<stg><name>sssp_kernel_0_Pipeline_VITIS_LOOP_54_15</name>


<trans_list>

<trans id="2046" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1940" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1941" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1942" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1943" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1944" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1945" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1946" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1947" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1948" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1949" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1950" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1951" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1952" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1953" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1954" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1955" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1956" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1957" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1958" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1959" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1960" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1961" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1962" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1963" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1964" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1965" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1966" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1967" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1968" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1969" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1970" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1971" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1972" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1973" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1974" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1975" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1976" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1977" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1978" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1979" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1980" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1981" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1982" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1983" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1984" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1985" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1986" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1987" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1988" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1989" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1990" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1991" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1992" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1993" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1994" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1995" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1996" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1997" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1998" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1999" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2000" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2001" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2002" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2003" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2004" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2005" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2006" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2007" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2008" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2009" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2010" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2011" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2012" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2013" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2014" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2015" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2016" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2017" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2018" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2019" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2020" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2021" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2022" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2023" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2024" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2025" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2026" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2027" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2028" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2029" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2030" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2031" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2032" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2033" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2034" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2035" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2036" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2037" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2038" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2039" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2040" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2041" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2042" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2043" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:1 %zext_ln72_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln72

]]></Node>
<StgValue><ssdm name="zext_ln72_read"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:2 %p_cast555_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast555

]]></Node>
<StgValue><ssdm name="p_cast555_read"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:3 %p_cast554_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast554

]]></Node>
<StgValue><ssdm name="p_cast554_read"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:4 %p_cast553_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast553

]]></Node>
<StgValue><ssdm name="p_cast553_read"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:5 %p_cast552_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast552

]]></Node>
<StgValue><ssdm name="p_cast552_read"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:6 %p_cast551_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast551

]]></Node>
<StgValue><ssdm name="p_cast551_read"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:7 %p_cast550_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast550

]]></Node>
<StgValue><ssdm name="p_cast550_read"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:8 %p_cast549_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast549

]]></Node>
<StgValue><ssdm name="p_cast549_read"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:9 %p_cast548_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast548

]]></Node>
<StgValue><ssdm name="p_cast548_read"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:10 %p_cast547_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast547

]]></Node>
<StgValue><ssdm name="p_cast547_read"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:11 %p_cast546_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast546

]]></Node>
<StgValue><ssdm name="p_cast546_read"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:12 %p_cast545_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast545

]]></Node>
<StgValue><ssdm name="p_cast545_read"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:13 %p_cast544_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast544

]]></Node>
<StgValue><ssdm name="p_cast544_read"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:14 %p_cast543_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast543

]]></Node>
<StgValue><ssdm name="p_cast543_read"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:15 %p_cast542_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast542

]]></Node>
<StgValue><ssdm name="p_cast542_read"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:16 %p_cast541_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast541

]]></Node>
<StgValue><ssdm name="p_cast541_read"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:17 %out_degree_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_degree

]]></Node>
<StgValue><ssdm name="out_degree_read"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:18 %zext_ln56_1_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln56_1

]]></Node>
<StgValue><ssdm name="zext_ln56_1_read"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:19 %p_cast539_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast539

]]></Node>
<StgValue><ssdm name="p_cast539_read"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:20 %p_cast538_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast538

]]></Node>
<StgValue><ssdm name="p_cast538_read"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:21 %p_cast537_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast537

]]></Node>
<StgValue><ssdm name="p_cast537_read"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:22 %p_cast536_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast536

]]></Node>
<StgValue><ssdm name="p_cast536_read"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:23 %p_cast535_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast535

]]></Node>
<StgValue><ssdm name="p_cast535_read"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:24 %p_cast534_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast534

]]></Node>
<StgValue><ssdm name="p_cast534_read"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:25 %p_cast533_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast533

]]></Node>
<StgValue><ssdm name="p_cast533_read"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:26 %p_cast532_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast532

]]></Node>
<StgValue><ssdm name="p_cast532_read"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:27 %p_cast531_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast531

]]></Node>
<StgValue><ssdm name="p_cast531_read"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:28 %p_cast530_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast530

]]></Node>
<StgValue><ssdm name="p_cast530_read"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:29 %p_cast529_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast529

]]></Node>
<StgValue><ssdm name="p_cast529_read"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:30 %p_cast528_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast528

]]></Node>
<StgValue><ssdm name="p_cast528_read"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:31 %p_cast527_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast527

]]></Node>
<StgValue><ssdm name="p_cast527_read"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:32 %p_cast526_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast526

]]></Node>
<StgValue><ssdm name="p_cast526_read"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:33 %p_cast525_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast525

]]></Node>
<StgValue><ssdm name="p_cast525_read"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:34 %e_dst_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %e_dst

]]></Node>
<StgValue><ssdm name="e_dst_read"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:35 %zext_ln56_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln56

]]></Node>
<StgValue><ssdm name="zext_ln56_read"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:36 %p_cast523_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast523

]]></Node>
<StgValue><ssdm name="p_cast523_read"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:37 %p_cast522_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast522

]]></Node>
<StgValue><ssdm name="p_cast522_read"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:38 %p_cast521_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast521

]]></Node>
<StgValue><ssdm name="p_cast521_read"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:39 %p_cast520_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast520

]]></Node>
<StgValue><ssdm name="p_cast520_read"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:40 %p_cast519_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast519

]]></Node>
<StgValue><ssdm name="p_cast519_read"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:41 %p_cast518_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast518

]]></Node>
<StgValue><ssdm name="p_cast518_read"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:42 %p_cast517_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast517

]]></Node>
<StgValue><ssdm name="p_cast517_read"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:43 %p_cast516_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast516

]]></Node>
<StgValue><ssdm name="p_cast516_read"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:44 %p_cast515_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast515

]]></Node>
<StgValue><ssdm name="p_cast515_read"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:45 %p_cast514_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast514

]]></Node>
<StgValue><ssdm name="p_cast514_read"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:46 %p_cast513_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast513

]]></Node>
<StgValue><ssdm name="p_cast513_read"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:47 %p_cast512_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast512

]]></Node>
<StgValue><ssdm name="p_cast512_read"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:48 %p_cast511_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast511

]]></Node>
<StgValue><ssdm name="p_cast511_read"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:49 %p_cast510_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast510

]]></Node>
<StgValue><ssdm name="p_cast510_read"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:50 %p_cast509_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast509

]]></Node>
<StgValue><ssdm name="p_cast509_read"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:51 %e_src_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %e_src

]]></Node>
<StgValue><ssdm name="e_src_read"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
newFuncRoot:52 %zext_ln54_read = read i37 @_ssdm_op_Read.ap_auto.i37, i37 %zext_ln54

]]></Node>
<StgValue><ssdm name="zext_ln54_read"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:53 %zext_ln72_cast = zext i9 %zext_ln72_read

]]></Node>
<StgValue><ssdm name="zext_ln72_cast"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:54 %p_cast555_cast = zext i9 %p_cast555_read

]]></Node>
<StgValue><ssdm name="p_cast555_cast"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:55 %p_cast554_cast = zext i9 %p_cast554_read

]]></Node>
<StgValue><ssdm name="p_cast554_cast"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:56 %p_cast553_cast = zext i9 %p_cast553_read

]]></Node>
<StgValue><ssdm name="p_cast553_cast"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:57 %p_cast552_cast = zext i9 %p_cast552_read

]]></Node>
<StgValue><ssdm name="p_cast552_cast"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:58 %p_cast551_cast = zext i9 %p_cast551_read

]]></Node>
<StgValue><ssdm name="p_cast551_cast"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:59 %p_cast550_cast = zext i9 %p_cast550_read

]]></Node>
<StgValue><ssdm name="p_cast550_cast"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:60 %p_cast549_cast = zext i9 %p_cast549_read

]]></Node>
<StgValue><ssdm name="p_cast549_cast"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:61 %p_cast548_cast = zext i9 %p_cast548_read

]]></Node>
<StgValue><ssdm name="p_cast548_cast"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:62 %p_cast547_cast = zext i9 %p_cast547_read

]]></Node>
<StgValue><ssdm name="p_cast547_cast"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:63 %p_cast546_cast = zext i9 %p_cast546_read

]]></Node>
<StgValue><ssdm name="p_cast546_cast"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:64 %p_cast545_cast = zext i9 %p_cast545_read

]]></Node>
<StgValue><ssdm name="p_cast545_cast"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:65 %p_cast544_cast = zext i9 %p_cast544_read

]]></Node>
<StgValue><ssdm name="p_cast544_cast"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:66 %p_cast543_cast = zext i9 %p_cast543_read

]]></Node>
<StgValue><ssdm name="p_cast543_cast"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:67 %p_cast542_cast = zext i9 %p_cast542_read

]]></Node>
<StgValue><ssdm name="p_cast542_cast"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:68 %p_cast541_cast = zext i9 %p_cast541_read

]]></Node>
<StgValue><ssdm name="p_cast541_cast"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:69 %zext_ln56_1_cast = zext i9 %zext_ln56_1_read

]]></Node>
<StgValue><ssdm name="zext_ln56_1_cast"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:70 %p_cast539_cast = zext i9 %p_cast539_read

]]></Node>
<StgValue><ssdm name="p_cast539_cast"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:71 %p_cast538_cast = zext i9 %p_cast538_read

]]></Node>
<StgValue><ssdm name="p_cast538_cast"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:72 %p_cast537_cast = zext i9 %p_cast537_read

]]></Node>
<StgValue><ssdm name="p_cast537_cast"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:73 %p_cast536_cast = zext i9 %p_cast536_read

]]></Node>
<StgValue><ssdm name="p_cast536_cast"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:74 %p_cast535_cast = zext i9 %p_cast535_read

]]></Node>
<StgValue><ssdm name="p_cast535_cast"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:75 %p_cast534_cast = zext i9 %p_cast534_read

]]></Node>
<StgValue><ssdm name="p_cast534_cast"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:76 %p_cast533_cast = zext i9 %p_cast533_read

]]></Node>
<StgValue><ssdm name="p_cast533_cast"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:77 %p_cast532_cast = zext i9 %p_cast532_read

]]></Node>
<StgValue><ssdm name="p_cast532_cast"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:78 %p_cast531_cast = zext i9 %p_cast531_read

]]></Node>
<StgValue><ssdm name="p_cast531_cast"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:79 %p_cast530_cast = zext i9 %p_cast530_read

]]></Node>
<StgValue><ssdm name="p_cast530_cast"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:80 %p_cast529_cast = zext i9 %p_cast529_read

]]></Node>
<StgValue><ssdm name="p_cast529_cast"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:81 %p_cast528_cast = zext i9 %p_cast528_read

]]></Node>
<StgValue><ssdm name="p_cast528_cast"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:82 %p_cast527_cast = zext i9 %p_cast527_read

]]></Node>
<StgValue><ssdm name="p_cast527_cast"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:83 %p_cast526_cast = zext i9 %p_cast526_read

]]></Node>
<StgValue><ssdm name="p_cast526_cast"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:84 %p_cast525_cast = zext i9 %p_cast525_read

]]></Node>
<StgValue><ssdm name="p_cast525_cast"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:85 %zext_ln56_cast = zext i9 %zext_ln56_read

]]></Node>
<StgValue><ssdm name="zext_ln56_cast"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:86 %p_cast523_cast = zext i9 %p_cast523_read

]]></Node>
<StgValue><ssdm name="p_cast523_cast"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:87 %p_cast522_cast = zext i9 %p_cast522_read

]]></Node>
<StgValue><ssdm name="p_cast522_cast"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:88 %p_cast521_cast = zext i9 %p_cast521_read

]]></Node>
<StgValue><ssdm name="p_cast521_cast"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:89 %p_cast520_cast = zext i9 %p_cast520_read

]]></Node>
<StgValue><ssdm name="p_cast520_cast"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:90 %p_cast519_cast = zext i9 %p_cast519_read

]]></Node>
<StgValue><ssdm name="p_cast519_cast"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:91 %p_cast518_cast = zext i9 %p_cast518_read

]]></Node>
<StgValue><ssdm name="p_cast518_cast"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:92 %p_cast517_cast = zext i9 %p_cast517_read

]]></Node>
<StgValue><ssdm name="p_cast517_cast"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:93 %p_cast516_cast = zext i9 %p_cast516_read

]]></Node>
<StgValue><ssdm name="p_cast516_cast"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:94 %p_cast515_cast = zext i9 %p_cast515_read

]]></Node>
<StgValue><ssdm name="p_cast515_cast"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:95 %p_cast514_cast = zext i9 %p_cast514_read

]]></Node>
<StgValue><ssdm name="p_cast514_cast"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:96 %p_cast513_cast = zext i9 %p_cast513_read

]]></Node>
<StgValue><ssdm name="p_cast513_cast"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:97 %p_cast512_cast = zext i9 %p_cast512_read

]]></Node>
<StgValue><ssdm name="p_cast512_cast"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:98 %p_cast511_cast = zext i9 %p_cast511_read

]]></Node>
<StgValue><ssdm name="p_cast511_cast"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:99 %p_cast510_cast = zext i9 %p_cast510_read

]]></Node>
<StgValue><ssdm name="p_cast510_cast"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:100 %p_cast509_cast = zext i9 %p_cast509_read

]]></Node>
<StgValue><ssdm name="p_cast509_cast"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="38" op_0_bw="37">
<![CDATA[
newFuncRoot:101 %zext_ln54_cast = zext i37 %zext_ln54_read

]]></Node>
<StgValue><ssdm name="zext_ln54_cast"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:102 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_11, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty, void @empty_0, void @empty_14, i32 64, i32 64, i32 64, i32 64, void @empty_14, void @empty_14

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:103 %store_ln0 = store i8 0, i8 %i_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:104 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader:0 %i = load i8 %i_2

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:1 %icmp_ln54 = icmp_eq  i8 %i, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:3 %add_ln54 = add i8 %i, i8 1

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4 %br_ln54 = br i1 %icmp_ln54, void %.split, void %_Z11buffer_loadPA32_jS0_S0_P7ap_uintILi512EES3_S3_.exit24.exitStub

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="7" op_0_bw="8">
<![CDATA[
.split:162 %trunc_ln56 = trunc i8 %i

]]></Node>
<StgValue><ssdm name="trunc_ln56"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
.split:163 %shl_ln56_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %trunc_ln56, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln56_3"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="38" op_0_bw="12">
<![CDATA[
.split:164 %zext_ln56_2 = zext i12 %shl_ln56_3

]]></Node>
<StgValue><ssdm name="zext_ln56_2"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:165 %add_ln56 = add i38 %zext_ln56_2, i38 %zext_ln54_cast

]]></Node>
<StgValue><ssdm name="add_ln56"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="44" op_0_bw="44" op_1_bw="38" op_2_bw="6">
<![CDATA[
.split:166 %shl_ln56_1 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i38.i6, i38 %add_ln56, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln56_1"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="44">
<![CDATA[
.split:167 %shl_ln56_1_cast = zext i44 %shl_ln56_1

]]></Node>
<StgValue><ssdm name="shl_ln56_1_cast"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:168 %empty_375 = add i64 %shl_ln56_1_cast, i64 %e_src_read

]]></Node>
<StgValue><ssdm name="empty_375"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:169 %p_cast = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_375, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:1032 %store_ln54 = store i8 %add_ln54, i8 %i_2

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="58">
<![CDATA[
.split:170 %p_cast253_cast = sext i58 %p_cast

]]></Node>
<StgValue><ssdm name="p_cast253_cast"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:171 %gmem_addr = getelementptr i512 %gmem, i64 %p_cast253_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split:172 %gmem_load_96_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_96_req"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:177 %empty_378 = add i64 %empty_375, i64 4

]]></Node>
<StgValue><ssdm name="empty_378"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:178 %p_cast2 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_378, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast2"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="233" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split:172 %gmem_load_96_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_96_req"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="58">
<![CDATA[
.split:179 %p_cast255_cast = sext i58 %p_cast2

]]></Node>
<StgValue><ssdm name="p_cast255_cast"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:180 %gmem_addr_63 = getelementptr i512 %gmem, i64 %p_cast255_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_63"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:181 %gmem_load_97_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_63, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_97_req"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:186 %empty_381 = add i64 %empty_375, i64 8

]]></Node>
<StgValue><ssdm name="empty_381"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:187 %p_cast4 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_381, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast4"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="239" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split:172 %gmem_load_96_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_96_req"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:181 %gmem_load_97_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_63, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_97_req"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="58">
<![CDATA[
.split:188 %p_cast257_cast = sext i58 %p_cast4

]]></Node>
<StgValue><ssdm name="p_cast257_cast"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:189 %gmem_addr_64 = getelementptr i512 %gmem, i64 %p_cast257_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_64"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:190 %gmem_load_98_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_64, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_98_req"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:195 %empty_384 = add i64 %empty_375, i64 12

]]></Node>
<StgValue><ssdm name="empty_384"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:196 %p_cast6 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_384, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast6"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="246" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split:172 %gmem_load_96_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_96_req"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:181 %gmem_load_97_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_63, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_97_req"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:190 %gmem_load_98_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_64, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_98_req"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="58">
<![CDATA[
.split:197 %p_cast259_cast = sext i58 %p_cast6

]]></Node>
<StgValue><ssdm name="p_cast259_cast"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:198 %gmem_addr_65 = getelementptr i512 %gmem, i64 %p_cast259_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_65"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:199 %gmem_load_99_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_65, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_99_req"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:204 %empty_387 = add i64 %empty_375, i64 16

]]></Node>
<StgValue><ssdm name="empty_387"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:205 %p_cast8 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_387, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast8"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="254" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split:172 %gmem_load_96_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_96_req"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:181 %gmem_load_97_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_63, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_97_req"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:190 %gmem_load_98_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_64, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_98_req"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:199 %gmem_load_99_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_65, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_99_req"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="58">
<![CDATA[
.split:206 %p_cast261_cast = sext i58 %p_cast8

]]></Node>
<StgValue><ssdm name="p_cast261_cast"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:207 %gmem_addr_66 = getelementptr i512 %gmem, i64 %p_cast261_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_66"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:208 %gmem_load_100_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_66, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_100_req"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:213 %empty_390 = add i64 %empty_375, i64 20

]]></Node>
<StgValue><ssdm name="empty_390"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:214 %p_cast10 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_390, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast10"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="263" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split:172 %gmem_load_96_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_96_req"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:181 %gmem_load_97_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_63, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_97_req"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:190 %gmem_load_98_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_64, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_98_req"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:199 %gmem_load_99_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_65, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_99_req"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:208 %gmem_load_100_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_66, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_100_req"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="58">
<![CDATA[
.split:215 %p_cast263_cast = sext i58 %p_cast10

]]></Node>
<StgValue><ssdm name="p_cast263_cast"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:216 %gmem_addr_67 = getelementptr i512 %gmem, i64 %p_cast263_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_67"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:217 %gmem_load_101_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_67, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_101_req"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:222 %empty_393 = add i64 %empty_375, i64 24

]]></Node>
<StgValue><ssdm name="empty_393"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:223 %p_cast12 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_393, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast12"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="273" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split:172 %gmem_load_96_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_96_req"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:181 %gmem_load_97_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_63, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_97_req"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:190 %gmem_load_98_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_64, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_98_req"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:199 %gmem_load_99_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_65, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_99_req"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:208 %gmem_load_100_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_66, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_100_req"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:217 %gmem_load_101_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_67, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_101_req"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="58">
<![CDATA[
.split:224 %p_cast265_cast = sext i58 %p_cast12

]]></Node>
<StgValue><ssdm name="p_cast265_cast"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:225 %gmem_addr_68 = getelementptr i512 %gmem, i64 %p_cast265_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_68"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:226 %gmem_load_102_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_68, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_102_req"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:231 %empty_396 = add i64 %empty_375, i64 28

]]></Node>
<StgValue><ssdm name="empty_396"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:232 %p_cast14 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_396, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast14"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="284" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:173 %gmem_addr_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="285" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:181 %gmem_load_97_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_63, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_97_req"/></StgValue>
</operation>

<operation id="286" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:190 %gmem_load_98_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_64, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_98_req"/></StgValue>
</operation>

<operation id="287" st_id="9" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:199 %gmem_load_99_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_65, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_99_req"/></StgValue>
</operation>

<operation id="288" st_id="9" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:208 %gmem_load_100_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_66, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_100_req"/></StgValue>
</operation>

<operation id="289" st_id="9" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:217 %gmem_load_101_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_67, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_101_req"/></StgValue>
</operation>

<operation id="290" st_id="9" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:226 %gmem_load_102_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_68, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_102_req"/></StgValue>
</operation>

<operation id="291" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="58">
<![CDATA[
.split:233 %p_cast267_cast = sext i58 %p_cast14

]]></Node>
<StgValue><ssdm name="p_cast267_cast"/></StgValue>
</operation>

<operation id="292" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:234 %gmem_addr_69 = getelementptr i512 %gmem, i64 %p_cast267_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_69"/></StgValue>
</operation>

<operation id="293" st_id="9" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:235 %gmem_load_103_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_69, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_103_req"/></StgValue>
</operation>

<operation id="294" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:240 %empty_399 = add i64 %empty_375, i64 32

]]></Node>
<StgValue><ssdm name="empty_399"/></StgValue>
</operation>

<operation id="295" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:241 %p_cast16 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_399, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast16"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="296" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:174 %empty_376 = lshr i512 %gmem_addr_read, i512 %p_cast509_cast

]]></Node>
<StgValue><ssdm name="empty_376"/></StgValue>
</operation>

<operation id="297" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="512">
<![CDATA[
.split:175 %empty_377 = trunc i512 %empty_376

]]></Node>
<StgValue><ssdm name="empty_377"/></StgValue>
</operation>

<operation id="298" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:182 %gmem_addr_63_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_63

]]></Node>
<StgValue><ssdm name="gmem_addr_63_read"/></StgValue>
</operation>

<operation id="299" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:190 %gmem_load_98_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_64, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_98_req"/></StgValue>
</operation>

<operation id="300" st_id="10" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:199 %gmem_load_99_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_65, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_99_req"/></StgValue>
</operation>

<operation id="301" st_id="10" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:208 %gmem_load_100_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_66, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_100_req"/></StgValue>
</operation>

<operation id="302" st_id="10" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:217 %gmem_load_101_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_67, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_101_req"/></StgValue>
</operation>

<operation id="303" st_id="10" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:226 %gmem_load_102_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_68, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_102_req"/></StgValue>
</operation>

<operation id="304" st_id="10" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:235 %gmem_load_103_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_69, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_103_req"/></StgValue>
</operation>

<operation id="305" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="58">
<![CDATA[
.split:242 %p_cast269_cast = sext i58 %p_cast16

]]></Node>
<StgValue><ssdm name="p_cast269_cast"/></StgValue>
</operation>

<operation id="306" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:243 %gmem_addr_70 = getelementptr i512 %gmem, i64 %p_cast269_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_70"/></StgValue>
</operation>

<operation id="307" st_id="10" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:244 %gmem_load_104_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_70, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_104_req"/></StgValue>
</operation>

<operation id="308" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:249 %empty_402 = add i64 %empty_375, i64 36

]]></Node>
<StgValue><ssdm name="empty_402"/></StgValue>
</operation>

<operation id="309" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:250 %p_cast18 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_402, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast18"/></StgValue>
</operation>

<operation id="1829" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="0">
<![CDATA[
_Z11buffer_loadPA32_jS0_S0_P7ap_uintILi512EES3_S3_.exit24.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="310" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
.split:0 %tmp_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %i, i5 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="311" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="13">
<![CDATA[
.split:1 %tmp_101_cast = zext i13 %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_101_cast"/></StgValue>
</operation>

<operation id="312" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2 %e_src_buffer_b_addr = getelementptr i32 %e_src_buffer_b, i64 0, i64 %tmp_101_cast

]]></Node>
<StgValue><ssdm name="e_src_buffer_b_addr"/></StgValue>
</operation>

<operation id="313" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:176 %store_ln56 = store i32 %empty_377, i12 %e_src_buffer_b_addr

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="314" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:183 %empty_379 = lshr i512 %gmem_addr_63_read, i512 %p_cast510_cast

]]></Node>
<StgValue><ssdm name="empty_379"/></StgValue>
</operation>

<operation id="315" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="512">
<![CDATA[
.split:184 %empty_380 = trunc i512 %empty_379

]]></Node>
<StgValue><ssdm name="empty_380"/></StgValue>
</operation>

<operation id="316" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:191 %gmem_addr_64_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_64

]]></Node>
<StgValue><ssdm name="gmem_addr_64_read"/></StgValue>
</operation>

<operation id="317" st_id="11" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:199 %gmem_load_99_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_65, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_99_req"/></StgValue>
</operation>

<operation id="318" st_id="11" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:208 %gmem_load_100_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_66, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_100_req"/></StgValue>
</operation>

<operation id="319" st_id="11" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:217 %gmem_load_101_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_67, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_101_req"/></StgValue>
</operation>

<operation id="320" st_id="11" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:226 %gmem_load_102_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_68, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_102_req"/></StgValue>
</operation>

<operation id="321" st_id="11" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:235 %gmem_load_103_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_69, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_103_req"/></StgValue>
</operation>

<operation id="322" st_id="11" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:244 %gmem_load_104_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_70, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_104_req"/></StgValue>
</operation>

<operation id="323" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="58">
<![CDATA[
.split:251 %p_cast271_cast = sext i58 %p_cast18

]]></Node>
<StgValue><ssdm name="p_cast271_cast"/></StgValue>
</operation>

<operation id="324" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:252 %gmem_addr_71 = getelementptr i512 %gmem, i64 %p_cast271_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_71"/></StgValue>
</operation>

<operation id="325" st_id="11" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:253 %gmem_load_105_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_71, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_105_req"/></StgValue>
</operation>

<operation id="326" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:258 %empty_405 = add i64 %empty_375, i64 40

]]></Node>
<StgValue><ssdm name="empty_405"/></StgValue>
</operation>

<operation id="327" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:259 %p_cast20 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_405, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast20"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="328" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split:3 %empty_344 = or i13 %tmp_s, i13 1

]]></Node>
<StgValue><ssdm name="empty_344"/></StgValue>
</operation>

<operation id="329" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split:4 %tmp_77 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_344

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="330" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:5 %e_src_buffer_b_addr_1 = getelementptr i32 %e_src_buffer_b, i64 0, i64 %tmp_77

]]></Node>
<StgValue><ssdm name="e_src_buffer_b_addr_1"/></StgValue>
</operation>

<operation id="331" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:185 %store_ln56 = store i32 %empty_380, i12 %e_src_buffer_b_addr_1

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="332" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:192 %empty_382 = lshr i512 %gmem_addr_64_read, i512 %p_cast511_cast

]]></Node>
<StgValue><ssdm name="empty_382"/></StgValue>
</operation>

<operation id="333" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="512">
<![CDATA[
.split:193 %empty_383 = trunc i512 %empty_382

]]></Node>
<StgValue><ssdm name="empty_383"/></StgValue>
</operation>

<operation id="334" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:200 %gmem_addr_65_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_65

]]></Node>
<StgValue><ssdm name="gmem_addr_65_read"/></StgValue>
</operation>

<operation id="335" st_id="12" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:208 %gmem_load_100_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_66, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_100_req"/></StgValue>
</operation>

<operation id="336" st_id="12" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:217 %gmem_load_101_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_67, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_101_req"/></StgValue>
</operation>

<operation id="337" st_id="12" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:226 %gmem_load_102_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_68, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_102_req"/></StgValue>
</operation>

<operation id="338" st_id="12" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:235 %gmem_load_103_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_69, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_103_req"/></StgValue>
</operation>

<operation id="339" st_id="12" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:244 %gmem_load_104_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_70, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_104_req"/></StgValue>
</operation>

<operation id="340" st_id="12" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:253 %gmem_load_105_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_71, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_105_req"/></StgValue>
</operation>

<operation id="341" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="58">
<![CDATA[
.split:260 %p_cast273_cast = sext i58 %p_cast20

]]></Node>
<StgValue><ssdm name="p_cast273_cast"/></StgValue>
</operation>

<operation id="342" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:261 %gmem_addr_72 = getelementptr i512 %gmem, i64 %p_cast273_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_72"/></StgValue>
</operation>

<operation id="343" st_id="12" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:262 %gmem_load_106_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_72, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_106_req"/></StgValue>
</operation>

<operation id="344" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:267 %empty_408 = add i64 %empty_375, i64 44

]]></Node>
<StgValue><ssdm name="empty_408"/></StgValue>
</operation>

<operation id="345" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:268 %p_cast22 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_408, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast22"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="346" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split:6 %empty_345 = or i13 %tmp_s, i13 2

]]></Node>
<StgValue><ssdm name="empty_345"/></StgValue>
</operation>

<operation id="347" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split:7 %tmp_78 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_345

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="348" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:8 %e_src_buffer_b_addr_2 = getelementptr i32 %e_src_buffer_b, i64 0, i64 %tmp_78

]]></Node>
<StgValue><ssdm name="e_src_buffer_b_addr_2"/></StgValue>
</operation>

<operation id="349" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:194 %store_ln56 = store i32 %empty_383, i12 %e_src_buffer_b_addr_2

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="350" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:201 %empty_385 = lshr i512 %gmem_addr_65_read, i512 %p_cast512_cast

]]></Node>
<StgValue><ssdm name="empty_385"/></StgValue>
</operation>

<operation id="351" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="512">
<![CDATA[
.split:202 %empty_386 = trunc i512 %empty_385

]]></Node>
<StgValue><ssdm name="empty_386"/></StgValue>
</operation>

<operation id="352" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:209 %gmem_addr_66_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_66

]]></Node>
<StgValue><ssdm name="gmem_addr_66_read"/></StgValue>
</operation>

<operation id="353" st_id="13" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:217 %gmem_load_101_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_67, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_101_req"/></StgValue>
</operation>

<operation id="354" st_id="13" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:226 %gmem_load_102_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_68, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_102_req"/></StgValue>
</operation>

<operation id="355" st_id="13" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:235 %gmem_load_103_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_69, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_103_req"/></StgValue>
</operation>

<operation id="356" st_id="13" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:244 %gmem_load_104_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_70, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_104_req"/></StgValue>
</operation>

<operation id="357" st_id="13" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:253 %gmem_load_105_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_71, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_105_req"/></StgValue>
</operation>

<operation id="358" st_id="13" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:262 %gmem_load_106_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_72, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_106_req"/></StgValue>
</operation>

<operation id="359" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="58">
<![CDATA[
.split:269 %p_cast275_cast = sext i58 %p_cast22

]]></Node>
<StgValue><ssdm name="p_cast275_cast"/></StgValue>
</operation>

<operation id="360" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:270 %gmem_addr_73 = getelementptr i512 %gmem, i64 %p_cast275_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_73"/></StgValue>
</operation>

<operation id="361" st_id="13" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:271 %gmem_load_107_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_73, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_107_req"/></StgValue>
</operation>

<operation id="362" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:276 %empty_411 = add i64 %empty_375, i64 48

]]></Node>
<StgValue><ssdm name="empty_411"/></StgValue>
</operation>

<operation id="363" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:277 %p_cast24 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_411, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast24"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="364" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split:9 %empty_346 = or i13 %tmp_s, i13 3

]]></Node>
<StgValue><ssdm name="empty_346"/></StgValue>
</operation>

<operation id="365" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split:10 %tmp_79 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_346

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="366" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:11 %e_src_buffer_b_addr_3 = getelementptr i32 %e_src_buffer_b, i64 0, i64 %tmp_79

]]></Node>
<StgValue><ssdm name="e_src_buffer_b_addr_3"/></StgValue>
</operation>

<operation id="367" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:203 %store_ln56 = store i32 %empty_386, i12 %e_src_buffer_b_addr_3

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="368" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:210 %empty_388 = lshr i512 %gmem_addr_66_read, i512 %p_cast513_cast

]]></Node>
<StgValue><ssdm name="empty_388"/></StgValue>
</operation>

<operation id="369" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="512">
<![CDATA[
.split:211 %empty_389 = trunc i512 %empty_388

]]></Node>
<StgValue><ssdm name="empty_389"/></StgValue>
</operation>

<operation id="370" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:218 %gmem_addr_67_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_67

]]></Node>
<StgValue><ssdm name="gmem_addr_67_read"/></StgValue>
</operation>

<operation id="371" st_id="14" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:226 %gmem_load_102_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_68, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_102_req"/></StgValue>
</operation>

<operation id="372" st_id="14" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:235 %gmem_load_103_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_69, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_103_req"/></StgValue>
</operation>

<operation id="373" st_id="14" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:244 %gmem_load_104_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_70, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_104_req"/></StgValue>
</operation>

<operation id="374" st_id="14" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:253 %gmem_load_105_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_71, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_105_req"/></StgValue>
</operation>

<operation id="375" st_id="14" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:262 %gmem_load_106_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_72, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_106_req"/></StgValue>
</operation>

<operation id="376" st_id="14" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:271 %gmem_load_107_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_73, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_107_req"/></StgValue>
</operation>

<operation id="377" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="58">
<![CDATA[
.split:278 %p_cast277_cast = sext i58 %p_cast24

]]></Node>
<StgValue><ssdm name="p_cast277_cast"/></StgValue>
</operation>

<operation id="378" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:279 %gmem_addr_74 = getelementptr i512 %gmem, i64 %p_cast277_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_74"/></StgValue>
</operation>

<operation id="379" st_id="14" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:280 %gmem_load_108_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_74, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_108_req"/></StgValue>
</operation>

<operation id="380" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:285 %empty_414 = add i64 %empty_375, i64 52

]]></Node>
<StgValue><ssdm name="empty_414"/></StgValue>
</operation>

<operation id="381" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:286 %p_cast26 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_414, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast26"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="382" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split:12 %empty_347 = or i13 %tmp_s, i13 4

]]></Node>
<StgValue><ssdm name="empty_347"/></StgValue>
</operation>

<operation id="383" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split:13 %tmp_80 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_347

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="384" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:14 %e_src_buffer_b_addr_4 = getelementptr i32 %e_src_buffer_b, i64 0, i64 %tmp_80

]]></Node>
<StgValue><ssdm name="e_src_buffer_b_addr_4"/></StgValue>
</operation>

<operation id="385" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:212 %store_ln56 = store i32 %empty_389, i12 %e_src_buffer_b_addr_4

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="386" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:219 %empty_391 = lshr i512 %gmem_addr_67_read, i512 %p_cast514_cast

]]></Node>
<StgValue><ssdm name="empty_391"/></StgValue>
</operation>

<operation id="387" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="512">
<![CDATA[
.split:220 %empty_392 = trunc i512 %empty_391

]]></Node>
<StgValue><ssdm name="empty_392"/></StgValue>
</operation>

<operation id="388" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:227 %gmem_addr_68_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_68

]]></Node>
<StgValue><ssdm name="gmem_addr_68_read"/></StgValue>
</operation>

<operation id="389" st_id="15" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:235 %gmem_load_103_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_69, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_103_req"/></StgValue>
</operation>

<operation id="390" st_id="15" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:244 %gmem_load_104_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_70, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_104_req"/></StgValue>
</operation>

<operation id="391" st_id="15" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:253 %gmem_load_105_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_71, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_105_req"/></StgValue>
</operation>

<operation id="392" st_id="15" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:262 %gmem_load_106_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_72, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_106_req"/></StgValue>
</operation>

<operation id="393" st_id="15" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:271 %gmem_load_107_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_73, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_107_req"/></StgValue>
</operation>

<operation id="394" st_id="15" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:280 %gmem_load_108_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_74, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_108_req"/></StgValue>
</operation>

<operation id="395" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="58">
<![CDATA[
.split:287 %p_cast279_cast = sext i58 %p_cast26

]]></Node>
<StgValue><ssdm name="p_cast279_cast"/></StgValue>
</operation>

<operation id="396" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:288 %gmem_addr_75 = getelementptr i512 %gmem, i64 %p_cast279_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_75"/></StgValue>
</operation>

<operation id="397" st_id="15" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:289 %gmem_load_109_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_75, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_109_req"/></StgValue>
</operation>

<operation id="398" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:294 %empty_417 = add i64 %empty_375, i64 56

]]></Node>
<StgValue><ssdm name="empty_417"/></StgValue>
</operation>

<operation id="399" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:295 %p_cast28 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_417, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast28"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="400" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split:15 %empty_348 = or i13 %tmp_s, i13 5

]]></Node>
<StgValue><ssdm name="empty_348"/></StgValue>
</operation>

<operation id="401" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split:16 %tmp_81 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_348

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="402" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:17 %e_src_buffer_b_addr_5 = getelementptr i32 %e_src_buffer_b, i64 0, i64 %tmp_81

]]></Node>
<StgValue><ssdm name="e_src_buffer_b_addr_5"/></StgValue>
</operation>

<operation id="403" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:221 %store_ln56 = store i32 %empty_392, i12 %e_src_buffer_b_addr_5

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="404" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:228 %empty_394 = lshr i512 %gmem_addr_68_read, i512 %p_cast515_cast

]]></Node>
<StgValue><ssdm name="empty_394"/></StgValue>
</operation>

<operation id="405" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="512">
<![CDATA[
.split:229 %empty_395 = trunc i512 %empty_394

]]></Node>
<StgValue><ssdm name="empty_395"/></StgValue>
</operation>

<operation id="406" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:236 %gmem_addr_69_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_69

]]></Node>
<StgValue><ssdm name="gmem_addr_69_read"/></StgValue>
</operation>

<operation id="407" st_id="16" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:244 %gmem_load_104_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_70, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_104_req"/></StgValue>
</operation>

<operation id="408" st_id="16" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:253 %gmem_load_105_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_71, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_105_req"/></StgValue>
</operation>

<operation id="409" st_id="16" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:262 %gmem_load_106_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_72, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_106_req"/></StgValue>
</operation>

<operation id="410" st_id="16" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:271 %gmem_load_107_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_73, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_107_req"/></StgValue>
</operation>

<operation id="411" st_id="16" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:280 %gmem_load_108_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_74, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_108_req"/></StgValue>
</operation>

<operation id="412" st_id="16" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:289 %gmem_load_109_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_75, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_109_req"/></StgValue>
</operation>

<operation id="413" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="58">
<![CDATA[
.split:296 %p_cast281_cast = sext i58 %p_cast28

]]></Node>
<StgValue><ssdm name="p_cast281_cast"/></StgValue>
</operation>

<operation id="414" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:297 %gmem_addr_76 = getelementptr i512 %gmem, i64 %p_cast281_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_76"/></StgValue>
</operation>

<operation id="415" st_id="16" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:298 %gmem_load_110_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_76, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_110_req"/></StgValue>
</operation>

<operation id="416" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:303 %empty_420 = add i64 %empty_375, i64 60

]]></Node>
<StgValue><ssdm name="empty_420"/></StgValue>
</operation>

<operation id="417" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:304 %p_cast30 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_420, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast30"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="418" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split:18 %empty_349 = or i13 %tmp_s, i13 6

]]></Node>
<StgValue><ssdm name="empty_349"/></StgValue>
</operation>

<operation id="419" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split:19 %tmp_82 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_349

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="420" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:20 %e_src_buffer_b_addr_6 = getelementptr i32 %e_src_buffer_b, i64 0, i64 %tmp_82

]]></Node>
<StgValue><ssdm name="e_src_buffer_b_addr_6"/></StgValue>
</operation>

<operation id="421" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:230 %store_ln56 = store i32 %empty_395, i12 %e_src_buffer_b_addr_6

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="422" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:237 %empty_397 = lshr i512 %gmem_addr_69_read, i512 %p_cast516_cast

]]></Node>
<StgValue><ssdm name="empty_397"/></StgValue>
</operation>

<operation id="423" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="512">
<![CDATA[
.split:238 %empty_398 = trunc i512 %empty_397

]]></Node>
<StgValue><ssdm name="empty_398"/></StgValue>
</operation>

<operation id="424" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:245 %gmem_addr_70_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_70

]]></Node>
<StgValue><ssdm name="gmem_addr_70_read"/></StgValue>
</operation>

<operation id="425" st_id="17" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:253 %gmem_load_105_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_71, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_105_req"/></StgValue>
</operation>

<operation id="426" st_id="17" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:262 %gmem_load_106_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_72, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_106_req"/></StgValue>
</operation>

<operation id="427" st_id="17" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:271 %gmem_load_107_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_73, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_107_req"/></StgValue>
</operation>

<operation id="428" st_id="17" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:280 %gmem_load_108_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_74, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_108_req"/></StgValue>
</operation>

<operation id="429" st_id="17" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:289 %gmem_load_109_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_75, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_109_req"/></StgValue>
</operation>

<operation id="430" st_id="17" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:298 %gmem_load_110_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_76, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_110_req"/></StgValue>
</operation>

<operation id="431" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="58">
<![CDATA[
.split:305 %p_cast283_cast = sext i58 %p_cast30

]]></Node>
<StgValue><ssdm name="p_cast283_cast"/></StgValue>
</operation>

<operation id="432" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:306 %gmem_addr_77 = getelementptr i512 %gmem, i64 %p_cast283_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_77"/></StgValue>
</operation>

<operation id="433" st_id="17" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:307 %gmem_load_111_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_77, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_111_req"/></StgValue>
</operation>

<operation id="434" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:312 %empty_423 = add i64 %empty_375, i64 64

]]></Node>
<StgValue><ssdm name="empty_423"/></StgValue>
</operation>

<operation id="435" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:313 %p_cast32 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_423, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast32"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="436" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split:21 %empty_350 = or i13 %tmp_s, i13 7

]]></Node>
<StgValue><ssdm name="empty_350"/></StgValue>
</operation>

<operation id="437" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split:22 %tmp_83 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_350

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="438" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:23 %e_src_buffer_b_addr_7 = getelementptr i32 %e_src_buffer_b, i64 0, i64 %tmp_83

]]></Node>
<StgValue><ssdm name="e_src_buffer_b_addr_7"/></StgValue>
</operation>

<operation id="439" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:239 %store_ln56 = store i32 %empty_398, i12 %e_src_buffer_b_addr_7

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="440" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:246 %empty_400 = lshr i512 %gmem_addr_70_read, i512 %p_cast517_cast

]]></Node>
<StgValue><ssdm name="empty_400"/></StgValue>
</operation>

<operation id="441" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="512">
<![CDATA[
.split:247 %empty_401 = trunc i512 %empty_400

]]></Node>
<StgValue><ssdm name="empty_401"/></StgValue>
</operation>

<operation id="442" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:254 %gmem_addr_71_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_71

]]></Node>
<StgValue><ssdm name="gmem_addr_71_read"/></StgValue>
</operation>

<operation id="443" st_id="18" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:262 %gmem_load_106_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_72, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_106_req"/></StgValue>
</operation>

<operation id="444" st_id="18" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:271 %gmem_load_107_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_73, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_107_req"/></StgValue>
</operation>

<operation id="445" st_id="18" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:280 %gmem_load_108_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_74, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_108_req"/></StgValue>
</operation>

<operation id="446" st_id="18" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:289 %gmem_load_109_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_75, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_109_req"/></StgValue>
</operation>

<operation id="447" st_id="18" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:298 %gmem_load_110_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_76, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_110_req"/></StgValue>
</operation>

<operation id="448" st_id="18" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:307 %gmem_load_111_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_77, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_111_req"/></StgValue>
</operation>

<operation id="449" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="58">
<![CDATA[
.split:314 %p_cast285_cast = sext i58 %p_cast32

]]></Node>
<StgValue><ssdm name="p_cast285_cast"/></StgValue>
</operation>

<operation id="450" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:315 %gmem_addr_78 = getelementptr i512 %gmem, i64 %p_cast285_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_78"/></StgValue>
</operation>

<operation id="451" st_id="18" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:316 %gmem_load_112_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_78, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_112_req"/></StgValue>
</operation>

<operation id="452" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:321 %empty_426 = add i64 %empty_375, i64 68

]]></Node>
<StgValue><ssdm name="empty_426"/></StgValue>
</operation>

<operation id="453" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:322 %p_cast34 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_426, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast34"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="454" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split:24 %empty_351 = or i13 %tmp_s, i13 8

]]></Node>
<StgValue><ssdm name="empty_351"/></StgValue>
</operation>

<operation id="455" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split:25 %tmp_84 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_351

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="456" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:26 %e_src_buffer_b_addr_8 = getelementptr i32 %e_src_buffer_b, i64 0, i64 %tmp_84

]]></Node>
<StgValue><ssdm name="e_src_buffer_b_addr_8"/></StgValue>
</operation>

<operation id="457" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:248 %store_ln56 = store i32 %empty_401, i12 %e_src_buffer_b_addr_8

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="458" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:255 %empty_403 = lshr i512 %gmem_addr_71_read, i512 %p_cast518_cast

]]></Node>
<StgValue><ssdm name="empty_403"/></StgValue>
</operation>

<operation id="459" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="512">
<![CDATA[
.split:256 %empty_404 = trunc i512 %empty_403

]]></Node>
<StgValue><ssdm name="empty_404"/></StgValue>
</operation>

<operation id="460" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:263 %gmem_addr_72_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_72

]]></Node>
<StgValue><ssdm name="gmem_addr_72_read"/></StgValue>
</operation>

<operation id="461" st_id="19" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:271 %gmem_load_107_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_73, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_107_req"/></StgValue>
</operation>

<operation id="462" st_id="19" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:280 %gmem_load_108_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_74, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_108_req"/></StgValue>
</operation>

<operation id="463" st_id="19" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:289 %gmem_load_109_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_75, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_109_req"/></StgValue>
</operation>

<operation id="464" st_id="19" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:298 %gmem_load_110_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_76, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_110_req"/></StgValue>
</operation>

<operation id="465" st_id="19" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:307 %gmem_load_111_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_77, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_111_req"/></StgValue>
</operation>

<operation id="466" st_id="19" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:316 %gmem_load_112_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_78, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_112_req"/></StgValue>
</operation>

<operation id="467" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="58">
<![CDATA[
.split:323 %p_cast287_cast = sext i58 %p_cast34

]]></Node>
<StgValue><ssdm name="p_cast287_cast"/></StgValue>
</operation>

<operation id="468" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:324 %gmem_addr_79 = getelementptr i512 %gmem, i64 %p_cast287_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_79"/></StgValue>
</operation>

<operation id="469" st_id="19" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:325 %gmem_load_113_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_79, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_113_req"/></StgValue>
</operation>

<operation id="470" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:330 %empty_429 = add i64 %empty_375, i64 72

]]></Node>
<StgValue><ssdm name="empty_429"/></StgValue>
</operation>

<operation id="471" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:331 %p_cast36 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_429, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast36"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="472" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split:27 %empty_352 = or i13 %tmp_s, i13 9

]]></Node>
<StgValue><ssdm name="empty_352"/></StgValue>
</operation>

<operation id="473" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split:28 %tmp_85 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_352

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="474" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:29 %e_src_buffer_b_addr_9 = getelementptr i32 %e_src_buffer_b, i64 0, i64 %tmp_85

]]></Node>
<StgValue><ssdm name="e_src_buffer_b_addr_9"/></StgValue>
</operation>

<operation id="475" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:257 %store_ln56 = store i32 %empty_404, i12 %e_src_buffer_b_addr_9

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="476" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:264 %empty_406 = lshr i512 %gmem_addr_72_read, i512 %p_cast519_cast

]]></Node>
<StgValue><ssdm name="empty_406"/></StgValue>
</operation>

<operation id="477" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="512">
<![CDATA[
.split:265 %empty_407 = trunc i512 %empty_406

]]></Node>
<StgValue><ssdm name="empty_407"/></StgValue>
</operation>

<operation id="478" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:272 %gmem_addr_73_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_73

]]></Node>
<StgValue><ssdm name="gmem_addr_73_read"/></StgValue>
</operation>

<operation id="479" st_id="20" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:280 %gmem_load_108_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_74, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_108_req"/></StgValue>
</operation>

<operation id="480" st_id="20" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:289 %gmem_load_109_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_75, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_109_req"/></StgValue>
</operation>

<operation id="481" st_id="20" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:298 %gmem_load_110_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_76, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_110_req"/></StgValue>
</operation>

<operation id="482" st_id="20" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:307 %gmem_load_111_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_77, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_111_req"/></StgValue>
</operation>

<operation id="483" st_id="20" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:316 %gmem_load_112_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_78, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_112_req"/></StgValue>
</operation>

<operation id="484" st_id="20" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:325 %gmem_load_113_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_79, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_113_req"/></StgValue>
</operation>

<operation id="485" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="58">
<![CDATA[
.split:332 %p_cast289_cast = sext i58 %p_cast36

]]></Node>
<StgValue><ssdm name="p_cast289_cast"/></StgValue>
</operation>

<operation id="486" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:333 %gmem_addr_80 = getelementptr i512 %gmem, i64 %p_cast289_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_80"/></StgValue>
</operation>

<operation id="487" st_id="20" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:334 %gmem_load_114_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_80, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_114_req"/></StgValue>
</operation>

<operation id="488" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:339 %empty_432 = add i64 %empty_375, i64 76

]]></Node>
<StgValue><ssdm name="empty_432"/></StgValue>
</operation>

<operation id="489" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:340 %p_cast38 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_432, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast38"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="490" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split:30 %empty_353 = or i13 %tmp_s, i13 10

]]></Node>
<StgValue><ssdm name="empty_353"/></StgValue>
</operation>

<operation id="491" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split:31 %tmp_86 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_353

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="492" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:32 %e_src_buffer_b_addr_10 = getelementptr i32 %e_src_buffer_b, i64 0, i64 %tmp_86

]]></Node>
<StgValue><ssdm name="e_src_buffer_b_addr_10"/></StgValue>
</operation>

<operation id="493" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:266 %store_ln56 = store i32 %empty_407, i12 %e_src_buffer_b_addr_10

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="494" st_id="21" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:273 %empty_409 = lshr i512 %gmem_addr_73_read, i512 %p_cast520_cast

]]></Node>
<StgValue><ssdm name="empty_409"/></StgValue>
</operation>

<operation id="495" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="512">
<![CDATA[
.split:274 %empty_410 = trunc i512 %empty_409

]]></Node>
<StgValue><ssdm name="empty_410"/></StgValue>
</operation>

<operation id="496" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:281 %gmem_addr_74_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_74

]]></Node>
<StgValue><ssdm name="gmem_addr_74_read"/></StgValue>
</operation>

<operation id="497" st_id="21" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:289 %gmem_load_109_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_75, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_109_req"/></StgValue>
</operation>

<operation id="498" st_id="21" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:298 %gmem_load_110_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_76, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_110_req"/></StgValue>
</operation>

<operation id="499" st_id="21" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:307 %gmem_load_111_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_77, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_111_req"/></StgValue>
</operation>

<operation id="500" st_id="21" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:316 %gmem_load_112_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_78, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_112_req"/></StgValue>
</operation>

<operation id="501" st_id="21" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:325 %gmem_load_113_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_79, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_113_req"/></StgValue>
</operation>

<operation id="502" st_id="21" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:334 %gmem_load_114_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_80, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_114_req"/></StgValue>
</operation>

<operation id="503" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="58">
<![CDATA[
.split:341 %p_cast291_cast = sext i58 %p_cast38

]]></Node>
<StgValue><ssdm name="p_cast291_cast"/></StgValue>
</operation>

<operation id="504" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:342 %gmem_addr_81 = getelementptr i512 %gmem, i64 %p_cast291_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_81"/></StgValue>
</operation>

<operation id="505" st_id="21" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:343 %gmem_load_115_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_81, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_115_req"/></StgValue>
</operation>

<operation id="506" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:348 %empty_435 = add i64 %empty_375, i64 80

]]></Node>
<StgValue><ssdm name="empty_435"/></StgValue>
</operation>

<operation id="507" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:349 %p_cast40 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_435, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast40"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="508" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split:33 %empty_354 = or i13 %tmp_s, i13 11

]]></Node>
<StgValue><ssdm name="empty_354"/></StgValue>
</operation>

<operation id="509" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split:34 %tmp_87 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_354

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="510" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:35 %e_src_buffer_b_addr_11 = getelementptr i32 %e_src_buffer_b, i64 0, i64 %tmp_87

]]></Node>
<StgValue><ssdm name="e_src_buffer_b_addr_11"/></StgValue>
</operation>

<operation id="511" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:275 %store_ln56 = store i32 %empty_410, i12 %e_src_buffer_b_addr_11

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="512" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:282 %empty_412 = lshr i512 %gmem_addr_74_read, i512 %p_cast521_cast

]]></Node>
<StgValue><ssdm name="empty_412"/></StgValue>
</operation>

<operation id="513" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="512">
<![CDATA[
.split:283 %empty_413 = trunc i512 %empty_412

]]></Node>
<StgValue><ssdm name="empty_413"/></StgValue>
</operation>

<operation id="514" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:290 %gmem_addr_75_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_75

]]></Node>
<StgValue><ssdm name="gmem_addr_75_read"/></StgValue>
</operation>

<operation id="515" st_id="22" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:298 %gmem_load_110_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_76, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_110_req"/></StgValue>
</operation>

<operation id="516" st_id="22" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:307 %gmem_load_111_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_77, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_111_req"/></StgValue>
</operation>

<operation id="517" st_id="22" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:316 %gmem_load_112_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_78, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_112_req"/></StgValue>
</operation>

<operation id="518" st_id="22" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:325 %gmem_load_113_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_79, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_113_req"/></StgValue>
</operation>

<operation id="519" st_id="22" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:334 %gmem_load_114_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_80, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_114_req"/></StgValue>
</operation>

<operation id="520" st_id="22" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:343 %gmem_load_115_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_81, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_115_req"/></StgValue>
</operation>

<operation id="521" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="58">
<![CDATA[
.split:350 %p_cast293_cast = sext i58 %p_cast40

]]></Node>
<StgValue><ssdm name="p_cast293_cast"/></StgValue>
</operation>

<operation id="522" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:351 %gmem_addr_82 = getelementptr i512 %gmem, i64 %p_cast293_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_82"/></StgValue>
</operation>

<operation id="523" st_id="22" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:352 %gmem_load_116_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_82, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_116_req"/></StgValue>
</operation>

<operation id="524" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:357 %empty_438 = add i64 %empty_375, i64 84

]]></Node>
<StgValue><ssdm name="empty_438"/></StgValue>
</operation>

<operation id="525" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:358 %p_cast42 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_438, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast42"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="526" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split:36 %empty_355 = or i13 %tmp_s, i13 12

]]></Node>
<StgValue><ssdm name="empty_355"/></StgValue>
</operation>

<operation id="527" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split:37 %tmp_88 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_355

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="528" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:38 %e_src_buffer_b_addr_12 = getelementptr i32 %e_src_buffer_b, i64 0, i64 %tmp_88

]]></Node>
<StgValue><ssdm name="e_src_buffer_b_addr_12"/></StgValue>
</operation>

<operation id="529" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:284 %store_ln56 = store i32 %empty_413, i12 %e_src_buffer_b_addr_12

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="530" st_id="23" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:291 %empty_415 = lshr i512 %gmem_addr_75_read, i512 %p_cast522_cast

]]></Node>
<StgValue><ssdm name="empty_415"/></StgValue>
</operation>

<operation id="531" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="512">
<![CDATA[
.split:292 %empty_416 = trunc i512 %empty_415

]]></Node>
<StgValue><ssdm name="empty_416"/></StgValue>
</operation>

<operation id="532" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:299 %gmem_addr_76_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_76

]]></Node>
<StgValue><ssdm name="gmem_addr_76_read"/></StgValue>
</operation>

<operation id="533" st_id="23" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:307 %gmem_load_111_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_77, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_111_req"/></StgValue>
</operation>

<operation id="534" st_id="23" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:316 %gmem_load_112_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_78, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_112_req"/></StgValue>
</operation>

<operation id="535" st_id="23" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:325 %gmem_load_113_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_79, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_113_req"/></StgValue>
</operation>

<operation id="536" st_id="23" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:334 %gmem_load_114_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_80, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_114_req"/></StgValue>
</operation>

<operation id="537" st_id="23" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:343 %gmem_load_115_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_81, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_115_req"/></StgValue>
</operation>

<operation id="538" st_id="23" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:352 %gmem_load_116_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_82, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_116_req"/></StgValue>
</operation>

<operation id="539" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="58">
<![CDATA[
.split:359 %p_cast295_cast = sext i58 %p_cast42

]]></Node>
<StgValue><ssdm name="p_cast295_cast"/></StgValue>
</operation>

<operation id="540" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:360 %gmem_addr_83 = getelementptr i512 %gmem, i64 %p_cast295_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_83"/></StgValue>
</operation>

<operation id="541" st_id="23" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:361 %gmem_load_117_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_83, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_117_req"/></StgValue>
</operation>

<operation id="542" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:366 %empty_441 = add i64 %empty_375, i64 88

]]></Node>
<StgValue><ssdm name="empty_441"/></StgValue>
</operation>

<operation id="543" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:367 %p_cast44 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_441, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast44"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="544" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split:39 %empty_356 = or i13 %tmp_s, i13 13

]]></Node>
<StgValue><ssdm name="empty_356"/></StgValue>
</operation>

<operation id="545" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split:40 %tmp_89 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_356

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="546" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:41 %e_src_buffer_b_addr_13 = getelementptr i32 %e_src_buffer_b, i64 0, i64 %tmp_89

]]></Node>
<StgValue><ssdm name="e_src_buffer_b_addr_13"/></StgValue>
</operation>

<operation id="547" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:293 %store_ln56 = store i32 %empty_416, i12 %e_src_buffer_b_addr_13

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="548" st_id="24" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:300 %empty_418 = lshr i512 %gmem_addr_76_read, i512 %p_cast523_cast

]]></Node>
<StgValue><ssdm name="empty_418"/></StgValue>
</operation>

<operation id="549" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="512">
<![CDATA[
.split:301 %empty_419 = trunc i512 %empty_418

]]></Node>
<StgValue><ssdm name="empty_419"/></StgValue>
</operation>

<operation id="550" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:308 %gmem_addr_77_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_77

]]></Node>
<StgValue><ssdm name="gmem_addr_77_read"/></StgValue>
</operation>

<operation id="551" st_id="24" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:316 %gmem_load_112_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_78, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_112_req"/></StgValue>
</operation>

<operation id="552" st_id="24" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:325 %gmem_load_113_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_79, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_113_req"/></StgValue>
</operation>

<operation id="553" st_id="24" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:334 %gmem_load_114_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_80, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_114_req"/></StgValue>
</operation>

<operation id="554" st_id="24" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:343 %gmem_load_115_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_81, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_115_req"/></StgValue>
</operation>

<operation id="555" st_id="24" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:352 %gmem_load_116_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_82, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_116_req"/></StgValue>
</operation>

<operation id="556" st_id="24" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:361 %gmem_load_117_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_83, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_117_req"/></StgValue>
</operation>

<operation id="557" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="58">
<![CDATA[
.split:368 %p_cast297_cast = sext i58 %p_cast44

]]></Node>
<StgValue><ssdm name="p_cast297_cast"/></StgValue>
</operation>

<operation id="558" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:369 %gmem_addr_84 = getelementptr i512 %gmem, i64 %p_cast297_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_84"/></StgValue>
</operation>

<operation id="559" st_id="24" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:370 %gmem_load_118_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_84, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_118_req"/></StgValue>
</operation>

<operation id="560" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:375 %empty_444 = add i64 %empty_375, i64 92

]]></Node>
<StgValue><ssdm name="empty_444"/></StgValue>
</operation>

<operation id="561" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:376 %p_cast46 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_444, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast46"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="562" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split:42 %empty_357 = or i13 %tmp_s, i13 14

]]></Node>
<StgValue><ssdm name="empty_357"/></StgValue>
</operation>

<operation id="563" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split:43 %tmp_90 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_357

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="564" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:44 %e_src_buffer_b_addr_14 = getelementptr i32 %e_src_buffer_b, i64 0, i64 %tmp_90

]]></Node>
<StgValue><ssdm name="e_src_buffer_b_addr_14"/></StgValue>
</operation>

<operation id="565" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:302 %store_ln56 = store i32 %empty_419, i12 %e_src_buffer_b_addr_14

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="566" st_id="25" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:309 %empty_421 = lshr i512 %gmem_addr_77_read, i512 %zext_ln56_cast

]]></Node>
<StgValue><ssdm name="empty_421"/></StgValue>
</operation>

<operation id="567" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="512">
<![CDATA[
.split:310 %empty_422 = trunc i512 %empty_421

]]></Node>
<StgValue><ssdm name="empty_422"/></StgValue>
</operation>

<operation id="568" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:317 %gmem_addr_78_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_78

]]></Node>
<StgValue><ssdm name="gmem_addr_78_read"/></StgValue>
</operation>

<operation id="569" st_id="25" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:325 %gmem_load_113_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_79, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_113_req"/></StgValue>
</operation>

<operation id="570" st_id="25" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:334 %gmem_load_114_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_80, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_114_req"/></StgValue>
</operation>

<operation id="571" st_id="25" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:343 %gmem_load_115_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_81, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_115_req"/></StgValue>
</operation>

<operation id="572" st_id="25" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:352 %gmem_load_116_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_82, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_116_req"/></StgValue>
</operation>

<operation id="573" st_id="25" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:361 %gmem_load_117_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_83, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_117_req"/></StgValue>
</operation>

<operation id="574" st_id="25" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:370 %gmem_load_118_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_84, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_118_req"/></StgValue>
</operation>

<operation id="575" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="58">
<![CDATA[
.split:377 %p_cast299_cast = sext i58 %p_cast46

]]></Node>
<StgValue><ssdm name="p_cast299_cast"/></StgValue>
</operation>

<operation id="576" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:378 %gmem_addr_85 = getelementptr i512 %gmem, i64 %p_cast299_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_85"/></StgValue>
</operation>

<operation id="577" st_id="25" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:379 %gmem_load_119_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_85, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_119_req"/></StgValue>
</operation>

<operation id="578" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:384 %empty_447 = add i64 %empty_375, i64 96

]]></Node>
<StgValue><ssdm name="empty_447"/></StgValue>
</operation>

<operation id="579" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:385 %p_cast48 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_447, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast48"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="580" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split:45 %empty_358 = or i13 %tmp_s, i13 15

]]></Node>
<StgValue><ssdm name="empty_358"/></StgValue>
</operation>

<operation id="581" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split:46 %tmp_91 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_358

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="582" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:47 %e_src_buffer_b_addr_15 = getelementptr i32 %e_src_buffer_b, i64 0, i64 %tmp_91

]]></Node>
<StgValue><ssdm name="e_src_buffer_b_addr_15"/></StgValue>
</operation>

<operation id="583" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:311 %store_ln56 = store i32 %empty_422, i12 %e_src_buffer_b_addr_15

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="584" st_id="26" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:318 %empty_424 = lshr i512 %gmem_addr_78_read, i512 %p_cast509_cast

]]></Node>
<StgValue><ssdm name="empty_424"/></StgValue>
</operation>

<operation id="585" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="512">
<![CDATA[
.split:319 %empty_425 = trunc i512 %empty_424

]]></Node>
<StgValue><ssdm name="empty_425"/></StgValue>
</operation>

<operation id="586" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:326 %gmem_addr_79_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_79

]]></Node>
<StgValue><ssdm name="gmem_addr_79_read"/></StgValue>
</operation>

<operation id="587" st_id="26" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:334 %gmem_load_114_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_80, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_114_req"/></StgValue>
</operation>

<operation id="588" st_id="26" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:343 %gmem_load_115_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_81, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_115_req"/></StgValue>
</operation>

<operation id="589" st_id="26" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:352 %gmem_load_116_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_82, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_116_req"/></StgValue>
</operation>

<operation id="590" st_id="26" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:361 %gmem_load_117_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_83, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_117_req"/></StgValue>
</operation>

<operation id="591" st_id="26" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:370 %gmem_load_118_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_84, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_118_req"/></StgValue>
</operation>

<operation id="592" st_id="26" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:379 %gmem_load_119_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_85, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_119_req"/></StgValue>
</operation>

<operation id="593" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="58">
<![CDATA[
.split:386 %p_cast301_cast = sext i58 %p_cast48

]]></Node>
<StgValue><ssdm name="p_cast301_cast"/></StgValue>
</operation>

<operation id="594" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:387 %gmem_addr_86 = getelementptr i512 %gmem, i64 %p_cast301_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_86"/></StgValue>
</operation>

<operation id="595" st_id="26" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:388 %gmem_load_120_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_86, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_120_req"/></StgValue>
</operation>

<operation id="596" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:393 %empty_450 = add i64 %empty_375, i64 100

]]></Node>
<StgValue><ssdm name="empty_450"/></StgValue>
</operation>

<operation id="597" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:394 %p_cast50 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_450, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast50"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="598" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split:48 %empty_359 = or i13 %tmp_s, i13 16

]]></Node>
<StgValue><ssdm name="empty_359"/></StgValue>
</operation>

<operation id="599" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split:49 %tmp_92 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_359

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="600" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:50 %e_src_buffer_b_addr_16 = getelementptr i32 %e_src_buffer_b, i64 0, i64 %tmp_92

]]></Node>
<StgValue><ssdm name="e_src_buffer_b_addr_16"/></StgValue>
</operation>

<operation id="601" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:320 %store_ln56 = store i32 %empty_425, i12 %e_src_buffer_b_addr_16

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="602" st_id="27" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:327 %empty_427 = lshr i512 %gmem_addr_79_read, i512 %p_cast510_cast

]]></Node>
<StgValue><ssdm name="empty_427"/></StgValue>
</operation>

<operation id="603" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="512">
<![CDATA[
.split:328 %empty_428 = trunc i512 %empty_427

]]></Node>
<StgValue><ssdm name="empty_428"/></StgValue>
</operation>

<operation id="604" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:335 %gmem_addr_80_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_80

]]></Node>
<StgValue><ssdm name="gmem_addr_80_read"/></StgValue>
</operation>

<operation id="605" st_id="27" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:343 %gmem_load_115_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_81, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_115_req"/></StgValue>
</operation>

<operation id="606" st_id="27" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:352 %gmem_load_116_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_82, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_116_req"/></StgValue>
</operation>

<operation id="607" st_id="27" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:361 %gmem_load_117_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_83, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_117_req"/></StgValue>
</operation>

<operation id="608" st_id="27" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:370 %gmem_load_118_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_84, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_118_req"/></StgValue>
</operation>

<operation id="609" st_id="27" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:379 %gmem_load_119_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_85, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_119_req"/></StgValue>
</operation>

<operation id="610" st_id="27" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:388 %gmem_load_120_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_86, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_120_req"/></StgValue>
</operation>

<operation id="611" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="58">
<![CDATA[
.split:395 %p_cast303_cast = sext i58 %p_cast50

]]></Node>
<StgValue><ssdm name="p_cast303_cast"/></StgValue>
</operation>

<operation id="612" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:396 %gmem_addr_87 = getelementptr i512 %gmem, i64 %p_cast303_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_87"/></StgValue>
</operation>

<operation id="613" st_id="27" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:397 %gmem_load_121_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_87, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_121_req"/></StgValue>
</operation>

<operation id="614" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:402 %empty_453 = add i64 %empty_375, i64 104

]]></Node>
<StgValue><ssdm name="empty_453"/></StgValue>
</operation>

<operation id="615" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:403 %p_cast52 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_453, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast52"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="616" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split:51 %empty_360 = or i13 %tmp_s, i13 17

]]></Node>
<StgValue><ssdm name="empty_360"/></StgValue>
</operation>

<operation id="617" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split:52 %tmp_93 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_360

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="618" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:53 %e_src_buffer_b_addr_17 = getelementptr i32 %e_src_buffer_b, i64 0, i64 %tmp_93

]]></Node>
<StgValue><ssdm name="e_src_buffer_b_addr_17"/></StgValue>
</operation>

<operation id="619" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:329 %store_ln56 = store i32 %empty_428, i12 %e_src_buffer_b_addr_17

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="620" st_id="28" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:336 %empty_430 = lshr i512 %gmem_addr_80_read, i512 %p_cast511_cast

]]></Node>
<StgValue><ssdm name="empty_430"/></StgValue>
</operation>

<operation id="621" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="512">
<![CDATA[
.split:337 %empty_431 = trunc i512 %empty_430

]]></Node>
<StgValue><ssdm name="empty_431"/></StgValue>
</operation>

<operation id="622" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:344 %gmem_addr_81_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_81

]]></Node>
<StgValue><ssdm name="gmem_addr_81_read"/></StgValue>
</operation>

<operation id="623" st_id="28" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:352 %gmem_load_116_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_82, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_116_req"/></StgValue>
</operation>

<operation id="624" st_id="28" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:361 %gmem_load_117_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_83, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_117_req"/></StgValue>
</operation>

<operation id="625" st_id="28" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:370 %gmem_load_118_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_84, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_118_req"/></StgValue>
</operation>

<operation id="626" st_id="28" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:379 %gmem_load_119_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_85, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_119_req"/></StgValue>
</operation>

<operation id="627" st_id="28" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:388 %gmem_load_120_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_86, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_120_req"/></StgValue>
</operation>

<operation id="628" st_id="28" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:397 %gmem_load_121_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_87, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_121_req"/></StgValue>
</operation>

<operation id="629" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="58">
<![CDATA[
.split:404 %p_cast305_cast = sext i58 %p_cast52

]]></Node>
<StgValue><ssdm name="p_cast305_cast"/></StgValue>
</operation>

<operation id="630" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:405 %gmem_addr_88 = getelementptr i512 %gmem, i64 %p_cast305_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_88"/></StgValue>
</operation>

<operation id="631" st_id="28" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:406 %gmem_load_122_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_88, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_122_req"/></StgValue>
</operation>

<operation id="632" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:411 %empty_456 = add i64 %empty_375, i64 108

]]></Node>
<StgValue><ssdm name="empty_456"/></StgValue>
</operation>

<operation id="633" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:412 %p_cast54 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_456, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast54"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="634" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split:54 %empty_361 = or i13 %tmp_s, i13 18

]]></Node>
<StgValue><ssdm name="empty_361"/></StgValue>
</operation>

<operation id="635" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split:55 %tmp_94 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_361

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="636" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:56 %e_src_buffer_b_addr_18 = getelementptr i32 %e_src_buffer_b, i64 0, i64 %tmp_94

]]></Node>
<StgValue><ssdm name="e_src_buffer_b_addr_18"/></StgValue>
</operation>

<operation id="637" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:338 %store_ln56 = store i32 %empty_431, i12 %e_src_buffer_b_addr_18

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="638" st_id="29" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:345 %empty_433 = lshr i512 %gmem_addr_81_read, i512 %p_cast512_cast

]]></Node>
<StgValue><ssdm name="empty_433"/></StgValue>
</operation>

<operation id="639" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="512">
<![CDATA[
.split:346 %empty_434 = trunc i512 %empty_433

]]></Node>
<StgValue><ssdm name="empty_434"/></StgValue>
</operation>

<operation id="640" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:353 %gmem_addr_82_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_82

]]></Node>
<StgValue><ssdm name="gmem_addr_82_read"/></StgValue>
</operation>

<operation id="641" st_id="29" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:361 %gmem_load_117_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_83, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_117_req"/></StgValue>
</operation>

<operation id="642" st_id="29" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:370 %gmem_load_118_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_84, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_118_req"/></StgValue>
</operation>

<operation id="643" st_id="29" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:379 %gmem_load_119_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_85, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_119_req"/></StgValue>
</operation>

<operation id="644" st_id="29" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:388 %gmem_load_120_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_86, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_120_req"/></StgValue>
</operation>

<operation id="645" st_id="29" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:397 %gmem_load_121_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_87, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_121_req"/></StgValue>
</operation>

<operation id="646" st_id="29" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:406 %gmem_load_122_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_88, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_122_req"/></StgValue>
</operation>

<operation id="647" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="64" op_0_bw="58">
<![CDATA[
.split:413 %p_cast307_cast = sext i58 %p_cast54

]]></Node>
<StgValue><ssdm name="p_cast307_cast"/></StgValue>
</operation>

<operation id="648" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:414 %gmem_addr_89 = getelementptr i512 %gmem, i64 %p_cast307_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_89"/></StgValue>
</operation>

<operation id="649" st_id="29" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:415 %gmem_load_123_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_89, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_123_req"/></StgValue>
</operation>

<operation id="650" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:420 %empty_459 = add i64 %empty_375, i64 112

]]></Node>
<StgValue><ssdm name="empty_459"/></StgValue>
</operation>

<operation id="651" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:421 %p_cast56 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_459, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast56"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="652" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split:57 %empty_362 = or i13 %tmp_s, i13 19

]]></Node>
<StgValue><ssdm name="empty_362"/></StgValue>
</operation>

<operation id="653" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split:58 %tmp_95 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_362

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="654" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:59 %e_src_buffer_b_addr_19 = getelementptr i32 %e_src_buffer_b, i64 0, i64 %tmp_95

]]></Node>
<StgValue><ssdm name="e_src_buffer_b_addr_19"/></StgValue>
</operation>

<operation id="655" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:347 %store_ln56 = store i32 %empty_434, i12 %e_src_buffer_b_addr_19

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="656" st_id="30" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:354 %empty_436 = lshr i512 %gmem_addr_82_read, i512 %p_cast513_cast

]]></Node>
<StgValue><ssdm name="empty_436"/></StgValue>
</operation>

<operation id="657" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="512">
<![CDATA[
.split:355 %empty_437 = trunc i512 %empty_436

]]></Node>
<StgValue><ssdm name="empty_437"/></StgValue>
</operation>

<operation id="658" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:362 %gmem_addr_83_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_83

]]></Node>
<StgValue><ssdm name="gmem_addr_83_read"/></StgValue>
</operation>

<operation id="659" st_id="30" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:370 %gmem_load_118_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_84, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_118_req"/></StgValue>
</operation>

<operation id="660" st_id="30" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:379 %gmem_load_119_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_85, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_119_req"/></StgValue>
</operation>

<operation id="661" st_id="30" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:388 %gmem_load_120_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_86, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_120_req"/></StgValue>
</operation>

<operation id="662" st_id="30" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:397 %gmem_load_121_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_87, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_121_req"/></StgValue>
</operation>

<operation id="663" st_id="30" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:406 %gmem_load_122_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_88, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_122_req"/></StgValue>
</operation>

<operation id="664" st_id="30" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:415 %gmem_load_123_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_89, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_123_req"/></StgValue>
</operation>

<operation id="665" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="58">
<![CDATA[
.split:422 %p_cast309_cast = sext i58 %p_cast56

]]></Node>
<StgValue><ssdm name="p_cast309_cast"/></StgValue>
</operation>

<operation id="666" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:423 %gmem_addr_90 = getelementptr i512 %gmem, i64 %p_cast309_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_90"/></StgValue>
</operation>

<operation id="667" st_id="30" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:424 %gmem_load_124_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_90, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_124_req"/></StgValue>
</operation>

<operation id="668" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:429 %empty_462 = add i64 %empty_375, i64 116

]]></Node>
<StgValue><ssdm name="empty_462"/></StgValue>
</operation>

<operation id="669" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:430 %p_cast58 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_462, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast58"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="670" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split:60 %empty_363 = or i13 %tmp_s, i13 20

]]></Node>
<StgValue><ssdm name="empty_363"/></StgValue>
</operation>

<operation id="671" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split:61 %tmp_96 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_363

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="672" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:62 %e_src_buffer_b_addr_20 = getelementptr i32 %e_src_buffer_b, i64 0, i64 %tmp_96

]]></Node>
<StgValue><ssdm name="e_src_buffer_b_addr_20"/></StgValue>
</operation>

<operation id="673" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:356 %store_ln56 = store i32 %empty_437, i12 %e_src_buffer_b_addr_20

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="674" st_id="31" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:363 %empty_439 = lshr i512 %gmem_addr_83_read, i512 %p_cast514_cast

]]></Node>
<StgValue><ssdm name="empty_439"/></StgValue>
</operation>

<operation id="675" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="512">
<![CDATA[
.split:364 %empty_440 = trunc i512 %empty_439

]]></Node>
<StgValue><ssdm name="empty_440"/></StgValue>
</operation>

<operation id="676" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:371 %gmem_addr_84_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_84

]]></Node>
<StgValue><ssdm name="gmem_addr_84_read"/></StgValue>
</operation>

<operation id="677" st_id="31" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:379 %gmem_load_119_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_85, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_119_req"/></StgValue>
</operation>

<operation id="678" st_id="31" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:388 %gmem_load_120_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_86, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_120_req"/></StgValue>
</operation>

<operation id="679" st_id="31" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:397 %gmem_load_121_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_87, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_121_req"/></StgValue>
</operation>

<operation id="680" st_id="31" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:406 %gmem_load_122_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_88, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_122_req"/></StgValue>
</operation>

<operation id="681" st_id="31" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:415 %gmem_load_123_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_89, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_123_req"/></StgValue>
</operation>

<operation id="682" st_id="31" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:424 %gmem_load_124_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_90, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_124_req"/></StgValue>
</operation>

<operation id="683" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="64" op_0_bw="58">
<![CDATA[
.split:431 %p_cast311_cast = sext i58 %p_cast58

]]></Node>
<StgValue><ssdm name="p_cast311_cast"/></StgValue>
</operation>

<operation id="684" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:432 %gmem_addr_91 = getelementptr i512 %gmem, i64 %p_cast311_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_91"/></StgValue>
</operation>

<operation id="685" st_id="31" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:433 %gmem_load_125_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_91, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_125_req"/></StgValue>
</operation>

<operation id="686" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:438 %empty_465 = add i64 %empty_375, i64 120

]]></Node>
<StgValue><ssdm name="empty_465"/></StgValue>
</operation>

<operation id="687" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:439 %p_cast60 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_465, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast60"/></StgValue>
</operation>

<operation id="688" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:447 %empty_468 = add i64 %empty_375, i64 124

]]></Node>
<StgValue><ssdm name="empty_468"/></StgValue>
</operation>

<operation id="689" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:448 %p_cast63 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_468, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast63"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="690" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split:63 %empty_364 = or i13 %tmp_s, i13 21

]]></Node>
<StgValue><ssdm name="empty_364"/></StgValue>
</operation>

<operation id="691" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split:64 %tmp_97 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_364

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="692" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:65 %e_src_buffer_b_addr_21 = getelementptr i32 %e_src_buffer_b, i64 0, i64 %tmp_97

]]></Node>
<StgValue><ssdm name="e_src_buffer_b_addr_21"/></StgValue>
</operation>

<operation id="693" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:365 %store_ln56 = store i32 %empty_440, i12 %e_src_buffer_b_addr_21

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="694" st_id="32" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:372 %empty_442 = lshr i512 %gmem_addr_84_read, i512 %p_cast515_cast

]]></Node>
<StgValue><ssdm name="empty_442"/></StgValue>
</operation>

<operation id="695" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="512">
<![CDATA[
.split:373 %empty_443 = trunc i512 %empty_442

]]></Node>
<StgValue><ssdm name="empty_443"/></StgValue>
</operation>

<operation id="696" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:380 %gmem_addr_85_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_85

]]></Node>
<StgValue><ssdm name="gmem_addr_85_read"/></StgValue>
</operation>

<operation id="697" st_id="32" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:388 %gmem_load_120_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_86, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_120_req"/></StgValue>
</operation>

<operation id="698" st_id="32" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:397 %gmem_load_121_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_87, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_121_req"/></StgValue>
</operation>

<operation id="699" st_id="32" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:406 %gmem_load_122_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_88, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_122_req"/></StgValue>
</operation>

<operation id="700" st_id="32" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:415 %gmem_load_123_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_89, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_123_req"/></StgValue>
</operation>

<operation id="701" st_id="32" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:424 %gmem_load_124_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_90, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_124_req"/></StgValue>
</operation>

<operation id="702" st_id="32" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:433 %gmem_load_125_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_91, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_125_req"/></StgValue>
</operation>

<operation id="703" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="64" op_0_bw="58">
<![CDATA[
.split:440 %p_cast313_cast = sext i58 %p_cast60

]]></Node>
<StgValue><ssdm name="p_cast313_cast"/></StgValue>
</operation>

<operation id="704" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:441 %gmem_addr_92 = getelementptr i512 %gmem, i64 %p_cast313_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_92"/></StgValue>
</operation>

<operation id="705" st_id="32" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:442 %gmem_load_126_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_92, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_126_req"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="706" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split:66 %empty_365 = or i13 %tmp_s, i13 22

]]></Node>
<StgValue><ssdm name="empty_365"/></StgValue>
</operation>

<operation id="707" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split:67 %tmp_98 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_365

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="708" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:68 %e_src_buffer_b_addr_22 = getelementptr i32 %e_src_buffer_b, i64 0, i64 %tmp_98

]]></Node>
<StgValue><ssdm name="e_src_buffer_b_addr_22"/></StgValue>
</operation>

<operation id="709" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:374 %store_ln56 = store i32 %empty_443, i12 %e_src_buffer_b_addr_22

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="710" st_id="33" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:381 %empty_445 = lshr i512 %gmem_addr_85_read, i512 %p_cast516_cast

]]></Node>
<StgValue><ssdm name="empty_445"/></StgValue>
</operation>

<operation id="711" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="512">
<![CDATA[
.split:382 %empty_446 = trunc i512 %empty_445

]]></Node>
<StgValue><ssdm name="empty_446"/></StgValue>
</operation>

<operation id="712" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:389 %gmem_addr_86_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_86

]]></Node>
<StgValue><ssdm name="gmem_addr_86_read"/></StgValue>
</operation>

<operation id="713" st_id="33" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:397 %gmem_load_121_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_87, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_121_req"/></StgValue>
</operation>

<operation id="714" st_id="33" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:406 %gmem_load_122_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_88, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_122_req"/></StgValue>
</operation>

<operation id="715" st_id="33" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:415 %gmem_load_123_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_89, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_123_req"/></StgValue>
</operation>

<operation id="716" st_id="33" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:424 %gmem_load_124_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_90, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_124_req"/></StgValue>
</operation>

<operation id="717" st_id="33" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:433 %gmem_load_125_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_91, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_125_req"/></StgValue>
</operation>

<operation id="718" st_id="33" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:442 %gmem_load_126_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_92, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_126_req"/></StgValue>
</operation>

<operation id="719" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="64" op_0_bw="58">
<![CDATA[
.split:449 %p_cast315_cast = sext i58 %p_cast63

]]></Node>
<StgValue><ssdm name="p_cast315_cast"/></StgValue>
</operation>

<operation id="720" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:450 %gmem_addr_93 = getelementptr i512 %gmem, i64 %p_cast315_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_93"/></StgValue>
</operation>

<operation id="721" st_id="33" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:451 %gmem_load_127_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_93, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_127_req"/></StgValue>
</operation>

<operation id="722" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:456 %empty_471 = add i64 %shl_ln56_1_cast, i64 %e_dst_read

]]></Node>
<StgValue><ssdm name="empty_471"/></StgValue>
</operation>

<operation id="723" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:457 %p_cast64 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_471, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast64"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="724" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split:69 %empty_366 = or i13 %tmp_s, i13 23

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>

<operation id="725" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split:70 %tmp_99 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_366

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="726" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:71 %e_src_buffer_b_addr_23 = getelementptr i32 %e_src_buffer_b, i64 0, i64 %tmp_99

]]></Node>
<StgValue><ssdm name="e_src_buffer_b_addr_23"/></StgValue>
</operation>

<operation id="727" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:383 %store_ln56 = store i32 %empty_446, i12 %e_src_buffer_b_addr_23

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="728" st_id="34" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:390 %empty_448 = lshr i512 %gmem_addr_86_read, i512 %p_cast517_cast

]]></Node>
<StgValue><ssdm name="empty_448"/></StgValue>
</operation>

<operation id="729" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="512">
<![CDATA[
.split:391 %empty_449 = trunc i512 %empty_448

]]></Node>
<StgValue><ssdm name="empty_449"/></StgValue>
</operation>

<operation id="730" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:398 %gmem_addr_87_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_87

]]></Node>
<StgValue><ssdm name="gmem_addr_87_read"/></StgValue>
</operation>

<operation id="731" st_id="34" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:406 %gmem_load_122_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_88, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_122_req"/></StgValue>
</operation>

<operation id="732" st_id="34" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:415 %gmem_load_123_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_89, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_123_req"/></StgValue>
</operation>

<operation id="733" st_id="34" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:424 %gmem_load_124_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_90, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_124_req"/></StgValue>
</operation>

<operation id="734" st_id="34" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:433 %gmem_load_125_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_91, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_125_req"/></StgValue>
</operation>

<operation id="735" st_id="34" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:442 %gmem_load_126_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_92, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_126_req"/></StgValue>
</operation>

<operation id="736" st_id="34" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:451 %gmem_load_127_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_93, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_127_req"/></StgValue>
</operation>

<operation id="737" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="64" op_0_bw="58">
<![CDATA[
.split:458 %p_cast317_cast = sext i58 %p_cast64

]]></Node>
<StgValue><ssdm name="p_cast317_cast"/></StgValue>
</operation>

<operation id="738" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:459 %gmem_addr_94 = getelementptr i512 %gmem, i64 %p_cast317_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_94"/></StgValue>
</operation>

<operation id="739" st_id="34" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:460 %gmem_load_128_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_94, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_128_req"/></StgValue>
</operation>

<operation id="740" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:465 %empty_474 = add i64 %empty_471, i64 4

]]></Node>
<StgValue><ssdm name="empty_474"/></StgValue>
</operation>

<operation id="741" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:466 %p_cast65 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_474, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast65"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="742" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split:72 %empty_367 = or i13 %tmp_s, i13 24

]]></Node>
<StgValue><ssdm name="empty_367"/></StgValue>
</operation>

<operation id="743" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split:73 %tmp_100 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_367

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="744" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:74 %e_src_buffer_b_addr_24 = getelementptr i32 %e_src_buffer_b, i64 0, i64 %tmp_100

]]></Node>
<StgValue><ssdm name="e_src_buffer_b_addr_24"/></StgValue>
</operation>

<operation id="745" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:392 %store_ln56 = store i32 %empty_449, i12 %e_src_buffer_b_addr_24

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="746" st_id="35" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:399 %empty_451 = lshr i512 %gmem_addr_87_read, i512 %p_cast518_cast

]]></Node>
<StgValue><ssdm name="empty_451"/></StgValue>
</operation>

<operation id="747" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="512">
<![CDATA[
.split:400 %empty_452 = trunc i512 %empty_451

]]></Node>
<StgValue><ssdm name="empty_452"/></StgValue>
</operation>

<operation id="748" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:407 %gmem_addr_88_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_88

]]></Node>
<StgValue><ssdm name="gmem_addr_88_read"/></StgValue>
</operation>

<operation id="749" st_id="35" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:415 %gmem_load_123_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_89, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_123_req"/></StgValue>
</operation>

<operation id="750" st_id="35" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:424 %gmem_load_124_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_90, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_124_req"/></StgValue>
</operation>

<operation id="751" st_id="35" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:433 %gmem_load_125_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_91, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_125_req"/></StgValue>
</operation>

<operation id="752" st_id="35" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:442 %gmem_load_126_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_92, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_126_req"/></StgValue>
</operation>

<operation id="753" st_id="35" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:451 %gmem_load_127_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_93, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_127_req"/></StgValue>
</operation>

<operation id="754" st_id="35" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:460 %gmem_load_128_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_94, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_128_req"/></StgValue>
</operation>

<operation id="755" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="58">
<![CDATA[
.split:467 %p_cast319_cast = sext i58 %p_cast65

]]></Node>
<StgValue><ssdm name="p_cast319_cast"/></StgValue>
</operation>

<operation id="756" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:468 %gmem_addr_95 = getelementptr i512 %gmem, i64 %p_cast319_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_95"/></StgValue>
</operation>

<operation id="757" st_id="35" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:469 %gmem_load_129_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_95, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_129_req"/></StgValue>
</operation>

<operation id="758" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:474 %empty_477 = add i64 %empty_471, i64 8

]]></Node>
<StgValue><ssdm name="empty_477"/></StgValue>
</operation>

<operation id="759" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:475 %p_cast66 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_477, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast66"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="760" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split:75 %empty_368 = or i13 %tmp_s, i13 25

]]></Node>
<StgValue><ssdm name="empty_368"/></StgValue>
</operation>

<operation id="761" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split:76 %tmp_101 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_368

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="762" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:77 %e_src_buffer_b_addr_25 = getelementptr i32 %e_src_buffer_b, i64 0, i64 %tmp_101

]]></Node>
<StgValue><ssdm name="e_src_buffer_b_addr_25"/></StgValue>
</operation>

<operation id="763" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:401 %store_ln56 = store i32 %empty_452, i12 %e_src_buffer_b_addr_25

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="764" st_id="36" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:408 %empty_454 = lshr i512 %gmem_addr_88_read, i512 %p_cast519_cast

]]></Node>
<StgValue><ssdm name="empty_454"/></StgValue>
</operation>

<operation id="765" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="512">
<![CDATA[
.split:409 %empty_455 = trunc i512 %empty_454

]]></Node>
<StgValue><ssdm name="empty_455"/></StgValue>
</operation>

<operation id="766" st_id="36" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:416 %gmem_addr_89_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_89

]]></Node>
<StgValue><ssdm name="gmem_addr_89_read"/></StgValue>
</operation>

<operation id="767" st_id="36" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:424 %gmem_load_124_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_90, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_124_req"/></StgValue>
</operation>

<operation id="768" st_id="36" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:433 %gmem_load_125_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_91, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_125_req"/></StgValue>
</operation>

<operation id="769" st_id="36" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:442 %gmem_load_126_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_92, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_126_req"/></StgValue>
</operation>

<operation id="770" st_id="36" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:451 %gmem_load_127_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_93, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_127_req"/></StgValue>
</operation>

<operation id="771" st_id="36" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:460 %gmem_load_128_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_94, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_128_req"/></StgValue>
</operation>

<operation id="772" st_id="36" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:469 %gmem_load_129_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_95, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_129_req"/></StgValue>
</operation>

<operation id="773" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="64" op_0_bw="58">
<![CDATA[
.split:476 %p_cast321_cast = sext i58 %p_cast66

]]></Node>
<StgValue><ssdm name="p_cast321_cast"/></StgValue>
</operation>

<operation id="774" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:477 %gmem_addr_96 = getelementptr i512 %gmem, i64 %p_cast321_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_96"/></StgValue>
</operation>

<operation id="775" st_id="36" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:478 %gmem_load_130_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_96, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_130_req"/></StgValue>
</operation>

<operation id="776" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:483 %empty_480 = add i64 %empty_471, i64 12

]]></Node>
<StgValue><ssdm name="empty_480"/></StgValue>
</operation>

<operation id="777" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:484 %p_cast67 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_480, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast67"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="778" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split:78 %empty_369 = or i13 %tmp_s, i13 26

]]></Node>
<StgValue><ssdm name="empty_369"/></StgValue>
</operation>

<operation id="779" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split:79 %tmp_102 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_369

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="780" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:80 %e_src_buffer_b_addr_26 = getelementptr i32 %e_src_buffer_b, i64 0, i64 %tmp_102

]]></Node>
<StgValue><ssdm name="e_src_buffer_b_addr_26"/></StgValue>
</operation>

<operation id="781" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:410 %store_ln56 = store i32 %empty_455, i12 %e_src_buffer_b_addr_26

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="782" st_id="37" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:417 %empty_457 = lshr i512 %gmem_addr_89_read, i512 %p_cast520_cast

]]></Node>
<StgValue><ssdm name="empty_457"/></StgValue>
</operation>

<operation id="783" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="512">
<![CDATA[
.split:418 %empty_458 = trunc i512 %empty_457

]]></Node>
<StgValue><ssdm name="empty_458"/></StgValue>
</operation>

<operation id="784" st_id="37" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:425 %gmem_addr_90_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_90

]]></Node>
<StgValue><ssdm name="gmem_addr_90_read"/></StgValue>
</operation>

<operation id="785" st_id="37" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:433 %gmem_load_125_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_91, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_125_req"/></StgValue>
</operation>

<operation id="786" st_id="37" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:442 %gmem_load_126_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_92, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_126_req"/></StgValue>
</operation>

<operation id="787" st_id="37" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:451 %gmem_load_127_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_93, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_127_req"/></StgValue>
</operation>

<operation id="788" st_id="37" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:460 %gmem_load_128_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_94, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_128_req"/></StgValue>
</operation>

<operation id="789" st_id="37" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:469 %gmem_load_129_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_95, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_129_req"/></StgValue>
</operation>

<operation id="790" st_id="37" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:478 %gmem_load_130_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_96, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_130_req"/></StgValue>
</operation>

<operation id="791" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="64" op_0_bw="58">
<![CDATA[
.split:485 %p_cast323_cast = sext i58 %p_cast67

]]></Node>
<StgValue><ssdm name="p_cast323_cast"/></StgValue>
</operation>

<operation id="792" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:486 %gmem_addr_97 = getelementptr i512 %gmem, i64 %p_cast323_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_97"/></StgValue>
</operation>

<operation id="793" st_id="37" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:487 %gmem_load_131_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_97, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_131_req"/></StgValue>
</operation>

<operation id="794" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:492 %empty_483 = add i64 %empty_471, i64 16

]]></Node>
<StgValue><ssdm name="empty_483"/></StgValue>
</operation>

<operation id="795" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:493 %p_cast68 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_483, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast68"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="796" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split:81 %empty_370 = or i13 %tmp_s, i13 27

]]></Node>
<StgValue><ssdm name="empty_370"/></StgValue>
</operation>

<operation id="797" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split:82 %tmp_103 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_370

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="798" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:83 %e_src_buffer_b_addr_27 = getelementptr i32 %e_src_buffer_b, i64 0, i64 %tmp_103

]]></Node>
<StgValue><ssdm name="e_src_buffer_b_addr_27"/></StgValue>
</operation>

<operation id="799" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:419 %store_ln56 = store i32 %empty_458, i12 %e_src_buffer_b_addr_27

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="800" st_id="38" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:426 %empty_460 = lshr i512 %gmem_addr_90_read, i512 %p_cast521_cast

]]></Node>
<StgValue><ssdm name="empty_460"/></StgValue>
</operation>

<operation id="801" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="512">
<![CDATA[
.split:427 %empty_461 = trunc i512 %empty_460

]]></Node>
<StgValue><ssdm name="empty_461"/></StgValue>
</operation>

<operation id="802" st_id="38" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:434 %gmem_addr_91_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_91

]]></Node>
<StgValue><ssdm name="gmem_addr_91_read"/></StgValue>
</operation>

<operation id="803" st_id="38" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:442 %gmem_load_126_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_92, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_126_req"/></StgValue>
</operation>

<operation id="804" st_id="38" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:451 %gmem_load_127_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_93, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_127_req"/></StgValue>
</operation>

<operation id="805" st_id="38" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:460 %gmem_load_128_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_94, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_128_req"/></StgValue>
</operation>

<operation id="806" st_id="38" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:469 %gmem_load_129_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_95, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_129_req"/></StgValue>
</operation>

<operation id="807" st_id="38" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:478 %gmem_load_130_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_96, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_130_req"/></StgValue>
</operation>

<operation id="808" st_id="38" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:487 %gmem_load_131_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_97, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_131_req"/></StgValue>
</operation>

<operation id="809" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="64" op_0_bw="58">
<![CDATA[
.split:494 %p_cast325_cast = sext i58 %p_cast68

]]></Node>
<StgValue><ssdm name="p_cast325_cast"/></StgValue>
</operation>

<operation id="810" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:495 %gmem_addr_98 = getelementptr i512 %gmem, i64 %p_cast325_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_98"/></StgValue>
</operation>

<operation id="811" st_id="38" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:496 %gmem_load_132_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_98, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_132_req"/></StgValue>
</operation>

<operation id="812" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:501 %empty_486 = add i64 %empty_471, i64 20

]]></Node>
<StgValue><ssdm name="empty_486"/></StgValue>
</operation>

<operation id="813" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:502 %p_cast69 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_486, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast69"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="814" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split:84 %empty_371 = or i13 %tmp_s, i13 28

]]></Node>
<StgValue><ssdm name="empty_371"/></StgValue>
</operation>

<operation id="815" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split:85 %tmp_104 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_371

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="816" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:86 %e_src_buffer_b_addr_28 = getelementptr i32 %e_src_buffer_b, i64 0, i64 %tmp_104

]]></Node>
<StgValue><ssdm name="e_src_buffer_b_addr_28"/></StgValue>
</operation>

<operation id="817" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:428 %store_ln56 = store i32 %empty_461, i12 %e_src_buffer_b_addr_28

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="818" st_id="39" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:435 %empty_463 = lshr i512 %gmem_addr_91_read, i512 %p_cast522_cast

]]></Node>
<StgValue><ssdm name="empty_463"/></StgValue>
</operation>

<operation id="819" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="512">
<![CDATA[
.split:436 %empty_464 = trunc i512 %empty_463

]]></Node>
<StgValue><ssdm name="empty_464"/></StgValue>
</operation>

<operation id="820" st_id="39" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:443 %gmem_addr_92_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_92

]]></Node>
<StgValue><ssdm name="gmem_addr_92_read"/></StgValue>
</operation>

<operation id="821" st_id="39" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:451 %gmem_load_127_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_93, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_127_req"/></StgValue>
</operation>

<operation id="822" st_id="39" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:460 %gmem_load_128_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_94, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_128_req"/></StgValue>
</operation>

<operation id="823" st_id="39" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:469 %gmem_load_129_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_95, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_129_req"/></StgValue>
</operation>

<operation id="824" st_id="39" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:478 %gmem_load_130_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_96, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_130_req"/></StgValue>
</operation>

<operation id="825" st_id="39" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:487 %gmem_load_131_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_97, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_131_req"/></StgValue>
</operation>

<operation id="826" st_id="39" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:496 %gmem_load_132_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_98, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_132_req"/></StgValue>
</operation>

<operation id="827" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="64" op_0_bw="58">
<![CDATA[
.split:503 %p_cast327_cast = sext i58 %p_cast69

]]></Node>
<StgValue><ssdm name="p_cast327_cast"/></StgValue>
</operation>

<operation id="828" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:504 %gmem_addr_99 = getelementptr i512 %gmem, i64 %p_cast327_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_99"/></StgValue>
</operation>

<operation id="829" st_id="39" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:505 %gmem_load_133_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_99, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_133_req"/></StgValue>
</operation>

<operation id="830" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:510 %empty_489 = add i64 %empty_471, i64 24

]]></Node>
<StgValue><ssdm name="empty_489"/></StgValue>
</operation>

<operation id="831" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:511 %p_cast70 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_489, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast70"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="832" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split:87 %empty_372 = or i13 %tmp_s, i13 29

]]></Node>
<StgValue><ssdm name="empty_372"/></StgValue>
</operation>

<operation id="833" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split:88 %tmp_105 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_372

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="834" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:89 %e_src_buffer_b_addr_29 = getelementptr i32 %e_src_buffer_b, i64 0, i64 %tmp_105

]]></Node>
<StgValue><ssdm name="e_src_buffer_b_addr_29"/></StgValue>
</operation>

<operation id="835" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:437 %store_ln56 = store i32 %empty_464, i12 %e_src_buffer_b_addr_29

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="836" st_id="40" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:444 %empty_466 = lshr i512 %gmem_addr_92_read, i512 %p_cast523_cast

]]></Node>
<StgValue><ssdm name="empty_466"/></StgValue>
</operation>

<operation id="837" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="512">
<![CDATA[
.split:445 %empty_467 = trunc i512 %empty_466

]]></Node>
<StgValue><ssdm name="empty_467"/></StgValue>
</operation>

<operation id="838" st_id="40" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:452 %gmem_addr_93_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_93

]]></Node>
<StgValue><ssdm name="gmem_addr_93_read"/></StgValue>
</operation>

<operation id="839" st_id="40" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:460 %gmem_load_128_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_94, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_128_req"/></StgValue>
</operation>

<operation id="840" st_id="40" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:469 %gmem_load_129_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_95, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_129_req"/></StgValue>
</operation>

<operation id="841" st_id="40" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:478 %gmem_load_130_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_96, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_130_req"/></StgValue>
</operation>

<operation id="842" st_id="40" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:487 %gmem_load_131_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_97, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_131_req"/></StgValue>
</operation>

<operation id="843" st_id="40" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:496 %gmem_load_132_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_98, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_132_req"/></StgValue>
</operation>

<operation id="844" st_id="40" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:505 %gmem_load_133_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_99, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_133_req"/></StgValue>
</operation>

<operation id="845" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="64" op_0_bw="58">
<![CDATA[
.split:512 %p_cast329_cast = sext i58 %p_cast70

]]></Node>
<StgValue><ssdm name="p_cast329_cast"/></StgValue>
</operation>

<operation id="846" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:513 %gmem_addr_100 = getelementptr i512 %gmem, i64 %p_cast329_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_100"/></StgValue>
</operation>

<operation id="847" st_id="40" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:514 %gmem_load_134_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_100, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_134_req"/></StgValue>
</operation>

<operation id="848" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:519 %empty_492 = add i64 %empty_471, i64 28

]]></Node>
<StgValue><ssdm name="empty_492"/></StgValue>
</operation>

<operation id="849" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:520 %p_cast71 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_492, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast71"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="850" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split:90 %empty_373 = or i13 %tmp_s, i13 30

]]></Node>
<StgValue><ssdm name="empty_373"/></StgValue>
</operation>

<operation id="851" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split:91 %tmp_106 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_373

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="852" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:92 %e_src_buffer_b_addr_30 = getelementptr i32 %e_src_buffer_b, i64 0, i64 %tmp_106

]]></Node>
<StgValue><ssdm name="e_src_buffer_b_addr_30"/></StgValue>
</operation>

<operation id="853" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:446 %store_ln56 = store i32 %empty_467, i12 %e_src_buffer_b_addr_30

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="854" st_id="41" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:453 %empty_469 = lshr i512 %gmem_addr_93_read, i512 %zext_ln56_cast

]]></Node>
<StgValue><ssdm name="empty_469"/></StgValue>
</operation>

<operation id="855" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="512">
<![CDATA[
.split:454 %empty_470 = trunc i512 %empty_469

]]></Node>
<StgValue><ssdm name="empty_470"/></StgValue>
</operation>

<operation id="856" st_id="41" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:461 %gmem_addr_94_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_94

]]></Node>
<StgValue><ssdm name="gmem_addr_94_read"/></StgValue>
</operation>

<operation id="857" st_id="41" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:469 %gmem_load_129_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_95, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_129_req"/></StgValue>
</operation>

<operation id="858" st_id="41" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:478 %gmem_load_130_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_96, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_130_req"/></StgValue>
</operation>

<operation id="859" st_id="41" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:487 %gmem_load_131_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_97, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_131_req"/></StgValue>
</operation>

<operation id="860" st_id="41" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:496 %gmem_load_132_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_98, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_132_req"/></StgValue>
</operation>

<operation id="861" st_id="41" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:505 %gmem_load_133_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_99, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_133_req"/></StgValue>
</operation>

<operation id="862" st_id="41" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:514 %gmem_load_134_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_100, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_134_req"/></StgValue>
</operation>

<operation id="863" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="64" op_0_bw="58">
<![CDATA[
.split:521 %p_cast331_cast = sext i58 %p_cast71

]]></Node>
<StgValue><ssdm name="p_cast331_cast"/></StgValue>
</operation>

<operation id="864" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:522 %gmem_addr_101 = getelementptr i512 %gmem, i64 %p_cast331_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_101"/></StgValue>
</operation>

<operation id="865" st_id="41" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:523 %gmem_load_135_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_101, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_135_req"/></StgValue>
</operation>

<operation id="866" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:528 %empty_495 = add i64 %empty_471, i64 32

]]></Node>
<StgValue><ssdm name="empty_495"/></StgValue>
</operation>

<operation id="867" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:529 %p_cast72 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_495, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast72"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="868" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split:93 %empty_374 = or i13 %tmp_s, i13 31

]]></Node>
<StgValue><ssdm name="empty_374"/></StgValue>
</operation>

<operation id="869" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split:94 %tmp_107 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_374

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="870" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:95 %e_src_buffer_b_addr_31 = getelementptr i32 %e_src_buffer_b, i64 0, i64 %tmp_107

]]></Node>
<StgValue><ssdm name="e_src_buffer_b_addr_31"/></StgValue>
</operation>

<operation id="871" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:455 %store_ln56 = store i32 %empty_470, i12 %e_src_buffer_b_addr_31

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="872" st_id="42" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:462 %empty_472 = lshr i512 %gmem_addr_94_read, i512 %p_cast525_cast

]]></Node>
<StgValue><ssdm name="empty_472"/></StgValue>
</operation>

<operation id="873" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="5" op_0_bw="512">
<![CDATA[
.split:463 %empty_473 = trunc i512 %empty_472

]]></Node>
<StgValue><ssdm name="empty_473"/></StgValue>
</operation>

<operation id="874" st_id="42" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:470 %gmem_addr_95_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_95

]]></Node>
<StgValue><ssdm name="gmem_addr_95_read"/></StgValue>
</operation>

<operation id="875" st_id="42" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:478 %gmem_load_130_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_96, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_130_req"/></StgValue>
</operation>

<operation id="876" st_id="42" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:487 %gmem_load_131_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_97, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_131_req"/></StgValue>
</operation>

<operation id="877" st_id="42" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:496 %gmem_load_132_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_98, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_132_req"/></StgValue>
</operation>

<operation id="878" st_id="42" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:505 %gmem_load_133_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_99, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_133_req"/></StgValue>
</operation>

<operation id="879" st_id="42" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:514 %gmem_load_134_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_100, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_134_req"/></StgValue>
</operation>

<operation id="880" st_id="42" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:523 %gmem_load_135_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_101, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_135_req"/></StgValue>
</operation>

<operation id="881" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="64" op_0_bw="58">
<![CDATA[
.split:530 %p_cast333_cast = sext i58 %p_cast72

]]></Node>
<StgValue><ssdm name="p_cast333_cast"/></StgValue>
</operation>

<operation id="882" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:531 %gmem_addr_102 = getelementptr i512 %gmem, i64 %p_cast333_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_102"/></StgValue>
</operation>

<operation id="883" st_id="42" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:532 %gmem_load_136_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_102, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_136_req"/></StgValue>
</operation>

<operation id="884" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:537 %empty_498 = add i64 %empty_471, i64 36

]]></Node>
<StgValue><ssdm name="empty_498"/></StgValue>
</operation>

<operation id="885" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:538 %p_cast73 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_498, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast73"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="886" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:96 %e_dst_buffer_b_addr = getelementptr i5 %e_dst_buffer_b, i64 0, i64 %tmp_101_cast

]]></Node>
<StgValue><ssdm name="e_dst_buffer_b_addr"/></StgValue>
</operation>

<operation id="887" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split:464 %store_ln56 = store i5 %empty_473, i12 %e_dst_buffer_b_addr

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="888" st_id="43" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:471 %empty_475 = lshr i512 %gmem_addr_95_read, i512 %p_cast526_cast

]]></Node>
<StgValue><ssdm name="empty_475"/></StgValue>
</operation>

<operation id="889" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="5" op_0_bw="512">
<![CDATA[
.split:472 %empty_476 = trunc i512 %empty_475

]]></Node>
<StgValue><ssdm name="empty_476"/></StgValue>
</operation>

<operation id="890" st_id="43" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:479 %gmem_addr_96_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_96

]]></Node>
<StgValue><ssdm name="gmem_addr_96_read"/></StgValue>
</operation>

<operation id="891" st_id="43" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:487 %gmem_load_131_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_97, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_131_req"/></StgValue>
</operation>

<operation id="892" st_id="43" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:496 %gmem_load_132_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_98, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_132_req"/></StgValue>
</operation>

<operation id="893" st_id="43" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:505 %gmem_load_133_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_99, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_133_req"/></StgValue>
</operation>

<operation id="894" st_id="43" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:514 %gmem_load_134_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_100, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_134_req"/></StgValue>
</operation>

<operation id="895" st_id="43" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:523 %gmem_load_135_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_101, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_135_req"/></StgValue>
</operation>

<operation id="896" st_id="43" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:532 %gmem_load_136_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_102, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_136_req"/></StgValue>
</operation>

<operation id="897" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="64" op_0_bw="58">
<![CDATA[
.split:539 %p_cast335_cast = sext i58 %p_cast73

]]></Node>
<StgValue><ssdm name="p_cast335_cast"/></StgValue>
</operation>

<operation id="898" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:540 %gmem_addr_103 = getelementptr i512 %gmem, i64 %p_cast335_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_103"/></StgValue>
</operation>

<operation id="899" st_id="43" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:541 %gmem_load_137_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_103, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_137_req"/></StgValue>
</operation>

<operation id="900" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:546 %empty_501 = add i64 %empty_471, i64 40

]]></Node>
<StgValue><ssdm name="empty_501"/></StgValue>
</operation>

<operation id="901" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:547 %p_cast74 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_501, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast74"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="902" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:97 %e_dst_buffer_b_addr_1 = getelementptr i5 %e_dst_buffer_b, i64 0, i64 %tmp_77

]]></Node>
<StgValue><ssdm name="e_dst_buffer_b_addr_1"/></StgValue>
</operation>

<operation id="903" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split:473 %store_ln56 = store i5 %empty_476, i12 %e_dst_buffer_b_addr_1

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="904" st_id="44" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:480 %empty_478 = lshr i512 %gmem_addr_96_read, i512 %p_cast527_cast

]]></Node>
<StgValue><ssdm name="empty_478"/></StgValue>
</operation>

<operation id="905" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="5" op_0_bw="512">
<![CDATA[
.split:481 %empty_479 = trunc i512 %empty_478

]]></Node>
<StgValue><ssdm name="empty_479"/></StgValue>
</operation>

<operation id="906" st_id="44" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:488 %gmem_addr_97_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_97

]]></Node>
<StgValue><ssdm name="gmem_addr_97_read"/></StgValue>
</operation>

<operation id="907" st_id="44" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:496 %gmem_load_132_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_98, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_132_req"/></StgValue>
</operation>

<operation id="908" st_id="44" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:505 %gmem_load_133_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_99, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_133_req"/></StgValue>
</operation>

<operation id="909" st_id="44" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:514 %gmem_load_134_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_100, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_134_req"/></StgValue>
</operation>

<operation id="910" st_id="44" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:523 %gmem_load_135_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_101, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_135_req"/></StgValue>
</operation>

<operation id="911" st_id="44" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:532 %gmem_load_136_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_102, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_136_req"/></StgValue>
</operation>

<operation id="912" st_id="44" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:541 %gmem_load_137_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_103, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_137_req"/></StgValue>
</operation>

<operation id="913" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="58">
<![CDATA[
.split:548 %p_cast337_cast = sext i58 %p_cast74

]]></Node>
<StgValue><ssdm name="p_cast337_cast"/></StgValue>
</operation>

<operation id="914" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:549 %gmem_addr_104 = getelementptr i512 %gmem, i64 %p_cast337_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_104"/></StgValue>
</operation>

<operation id="915" st_id="44" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:550 %gmem_load_138_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_104, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_138_req"/></StgValue>
</operation>

<operation id="916" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:555 %empty_504 = add i64 %empty_471, i64 44

]]></Node>
<StgValue><ssdm name="empty_504"/></StgValue>
</operation>

<operation id="917" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:556 %p_cast75 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_504, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast75"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="918" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:98 %e_dst_buffer_b_addr_2 = getelementptr i5 %e_dst_buffer_b, i64 0, i64 %tmp_78

]]></Node>
<StgValue><ssdm name="e_dst_buffer_b_addr_2"/></StgValue>
</operation>

<operation id="919" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split:482 %store_ln56 = store i5 %empty_479, i12 %e_dst_buffer_b_addr_2

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="920" st_id="45" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:489 %empty_481 = lshr i512 %gmem_addr_97_read, i512 %p_cast528_cast

]]></Node>
<StgValue><ssdm name="empty_481"/></StgValue>
</operation>

<operation id="921" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="5" op_0_bw="512">
<![CDATA[
.split:490 %empty_482 = trunc i512 %empty_481

]]></Node>
<StgValue><ssdm name="empty_482"/></StgValue>
</operation>

<operation id="922" st_id="45" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:497 %gmem_addr_98_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_98

]]></Node>
<StgValue><ssdm name="gmem_addr_98_read"/></StgValue>
</operation>

<operation id="923" st_id="45" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:505 %gmem_load_133_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_99, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_133_req"/></StgValue>
</operation>

<operation id="924" st_id="45" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:514 %gmem_load_134_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_100, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_134_req"/></StgValue>
</operation>

<operation id="925" st_id="45" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:523 %gmem_load_135_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_101, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_135_req"/></StgValue>
</operation>

<operation id="926" st_id="45" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:532 %gmem_load_136_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_102, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_136_req"/></StgValue>
</operation>

<operation id="927" st_id="45" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:541 %gmem_load_137_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_103, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_137_req"/></StgValue>
</operation>

<operation id="928" st_id="45" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:550 %gmem_load_138_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_104, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_138_req"/></StgValue>
</operation>

<operation id="929" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="58">
<![CDATA[
.split:557 %p_cast339_cast = sext i58 %p_cast75

]]></Node>
<StgValue><ssdm name="p_cast339_cast"/></StgValue>
</operation>

<operation id="930" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:558 %gmem_addr_105 = getelementptr i512 %gmem, i64 %p_cast339_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_105"/></StgValue>
</operation>

<operation id="931" st_id="45" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:559 %gmem_load_139_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_105, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_139_req"/></StgValue>
</operation>

<operation id="932" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:564 %empty_507 = add i64 %empty_471, i64 48

]]></Node>
<StgValue><ssdm name="empty_507"/></StgValue>
</operation>

<operation id="933" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:565 %p_cast76 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_507, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast76"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="934" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:99 %e_dst_buffer_b_addr_3 = getelementptr i5 %e_dst_buffer_b, i64 0, i64 %tmp_79

]]></Node>
<StgValue><ssdm name="e_dst_buffer_b_addr_3"/></StgValue>
</operation>

<operation id="935" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split:491 %store_ln56 = store i5 %empty_482, i12 %e_dst_buffer_b_addr_3

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="936" st_id="46" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:498 %empty_484 = lshr i512 %gmem_addr_98_read, i512 %p_cast529_cast

]]></Node>
<StgValue><ssdm name="empty_484"/></StgValue>
</operation>

<operation id="937" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="5" op_0_bw="512">
<![CDATA[
.split:499 %empty_485 = trunc i512 %empty_484

]]></Node>
<StgValue><ssdm name="empty_485"/></StgValue>
</operation>

<operation id="938" st_id="46" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:506 %gmem_addr_99_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_99

]]></Node>
<StgValue><ssdm name="gmem_addr_99_read"/></StgValue>
</operation>

<operation id="939" st_id="46" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:514 %gmem_load_134_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_100, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_134_req"/></StgValue>
</operation>

<operation id="940" st_id="46" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:523 %gmem_load_135_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_101, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_135_req"/></StgValue>
</operation>

<operation id="941" st_id="46" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:532 %gmem_load_136_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_102, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_136_req"/></StgValue>
</operation>

<operation id="942" st_id="46" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:541 %gmem_load_137_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_103, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_137_req"/></StgValue>
</operation>

<operation id="943" st_id="46" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:550 %gmem_load_138_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_104, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_138_req"/></StgValue>
</operation>

<operation id="944" st_id="46" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:559 %gmem_load_139_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_105, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_139_req"/></StgValue>
</operation>

<operation id="945" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="64" op_0_bw="58">
<![CDATA[
.split:566 %p_cast341_cast = sext i58 %p_cast76

]]></Node>
<StgValue><ssdm name="p_cast341_cast"/></StgValue>
</operation>

<operation id="946" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:567 %gmem_addr_106 = getelementptr i512 %gmem, i64 %p_cast341_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_106"/></StgValue>
</operation>

<operation id="947" st_id="46" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:568 %gmem_load_140_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_106, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_140_req"/></StgValue>
</operation>

<operation id="948" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:573 %empty_510 = add i64 %empty_471, i64 52

]]></Node>
<StgValue><ssdm name="empty_510"/></StgValue>
</operation>

<operation id="949" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:574 %p_cast77 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_510, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast77"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="950" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:100 %e_dst_buffer_b_addr_4 = getelementptr i5 %e_dst_buffer_b, i64 0, i64 %tmp_80

]]></Node>
<StgValue><ssdm name="e_dst_buffer_b_addr_4"/></StgValue>
</operation>

<operation id="951" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split:500 %store_ln56 = store i5 %empty_485, i12 %e_dst_buffer_b_addr_4

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="952" st_id="47" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:507 %empty_487 = lshr i512 %gmem_addr_99_read, i512 %p_cast530_cast

]]></Node>
<StgValue><ssdm name="empty_487"/></StgValue>
</operation>

<operation id="953" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="5" op_0_bw="512">
<![CDATA[
.split:508 %empty_488 = trunc i512 %empty_487

]]></Node>
<StgValue><ssdm name="empty_488"/></StgValue>
</operation>

<operation id="954" st_id="47" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:515 %gmem_addr_100_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_100

]]></Node>
<StgValue><ssdm name="gmem_addr_100_read"/></StgValue>
</operation>

<operation id="955" st_id="47" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:523 %gmem_load_135_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_101, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_135_req"/></StgValue>
</operation>

<operation id="956" st_id="47" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:532 %gmem_load_136_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_102, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_136_req"/></StgValue>
</operation>

<operation id="957" st_id="47" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:541 %gmem_load_137_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_103, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_137_req"/></StgValue>
</operation>

<operation id="958" st_id="47" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:550 %gmem_load_138_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_104, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_138_req"/></StgValue>
</operation>

<operation id="959" st_id="47" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:559 %gmem_load_139_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_105, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_139_req"/></StgValue>
</operation>

<operation id="960" st_id="47" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:568 %gmem_load_140_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_106, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_140_req"/></StgValue>
</operation>

<operation id="961" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="58">
<![CDATA[
.split:575 %p_cast343_cast = sext i58 %p_cast77

]]></Node>
<StgValue><ssdm name="p_cast343_cast"/></StgValue>
</operation>

<operation id="962" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:576 %gmem_addr_107 = getelementptr i512 %gmem, i64 %p_cast343_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_107"/></StgValue>
</operation>

<operation id="963" st_id="47" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:577 %gmem_load_141_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_107, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_141_req"/></StgValue>
</operation>

<operation id="964" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:582 %empty_513 = add i64 %empty_471, i64 56

]]></Node>
<StgValue><ssdm name="empty_513"/></StgValue>
</operation>

<operation id="965" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:583 %p_cast78 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_513, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast78"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="966" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:101 %e_dst_buffer_b_addr_5 = getelementptr i5 %e_dst_buffer_b, i64 0, i64 %tmp_81

]]></Node>
<StgValue><ssdm name="e_dst_buffer_b_addr_5"/></StgValue>
</operation>

<operation id="967" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split:509 %store_ln56 = store i5 %empty_488, i12 %e_dst_buffer_b_addr_5

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="968" st_id="48" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:516 %empty_490 = lshr i512 %gmem_addr_100_read, i512 %p_cast531_cast

]]></Node>
<StgValue><ssdm name="empty_490"/></StgValue>
</operation>

<operation id="969" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="5" op_0_bw="512">
<![CDATA[
.split:517 %empty_491 = trunc i512 %empty_490

]]></Node>
<StgValue><ssdm name="empty_491"/></StgValue>
</operation>

<operation id="970" st_id="48" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:524 %gmem_addr_101_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_101

]]></Node>
<StgValue><ssdm name="gmem_addr_101_read"/></StgValue>
</operation>

<operation id="971" st_id="48" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:532 %gmem_load_136_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_102, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_136_req"/></StgValue>
</operation>

<operation id="972" st_id="48" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:541 %gmem_load_137_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_103, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_137_req"/></StgValue>
</operation>

<operation id="973" st_id="48" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:550 %gmem_load_138_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_104, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_138_req"/></StgValue>
</operation>

<operation id="974" st_id="48" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:559 %gmem_load_139_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_105, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_139_req"/></StgValue>
</operation>

<operation id="975" st_id="48" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:568 %gmem_load_140_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_106, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_140_req"/></StgValue>
</operation>

<operation id="976" st_id="48" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:577 %gmem_load_141_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_107, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_141_req"/></StgValue>
</operation>

<operation id="977" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="64" op_0_bw="58">
<![CDATA[
.split:584 %p_cast345_cast = sext i58 %p_cast78

]]></Node>
<StgValue><ssdm name="p_cast345_cast"/></StgValue>
</operation>

<operation id="978" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:585 %gmem_addr_108 = getelementptr i512 %gmem, i64 %p_cast345_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_108"/></StgValue>
</operation>

<operation id="979" st_id="48" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:586 %gmem_load_142_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_108, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_142_req"/></StgValue>
</operation>

<operation id="980" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:591 %empty_516 = add i64 %empty_471, i64 60

]]></Node>
<StgValue><ssdm name="empty_516"/></StgValue>
</operation>

<operation id="981" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:592 %p_cast79 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_516, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast79"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="982" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:102 %e_dst_buffer_b_addr_6 = getelementptr i5 %e_dst_buffer_b, i64 0, i64 %tmp_82

]]></Node>
<StgValue><ssdm name="e_dst_buffer_b_addr_6"/></StgValue>
</operation>

<operation id="983" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split:518 %store_ln56 = store i5 %empty_491, i12 %e_dst_buffer_b_addr_6

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="984" st_id="49" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:525 %empty_493 = lshr i512 %gmem_addr_101_read, i512 %p_cast532_cast

]]></Node>
<StgValue><ssdm name="empty_493"/></StgValue>
</operation>

<operation id="985" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="5" op_0_bw="512">
<![CDATA[
.split:526 %empty_494 = trunc i512 %empty_493

]]></Node>
<StgValue><ssdm name="empty_494"/></StgValue>
</operation>

<operation id="986" st_id="49" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:533 %gmem_addr_102_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_102

]]></Node>
<StgValue><ssdm name="gmem_addr_102_read"/></StgValue>
</operation>

<operation id="987" st_id="49" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:541 %gmem_load_137_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_103, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_137_req"/></StgValue>
</operation>

<operation id="988" st_id="49" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:550 %gmem_load_138_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_104, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_138_req"/></StgValue>
</operation>

<operation id="989" st_id="49" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:559 %gmem_load_139_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_105, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_139_req"/></StgValue>
</operation>

<operation id="990" st_id="49" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:568 %gmem_load_140_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_106, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_140_req"/></StgValue>
</operation>

<operation id="991" st_id="49" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:577 %gmem_load_141_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_107, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_141_req"/></StgValue>
</operation>

<operation id="992" st_id="49" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:586 %gmem_load_142_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_108, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_142_req"/></StgValue>
</operation>

<operation id="993" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="64" op_0_bw="58">
<![CDATA[
.split:593 %p_cast347_cast = sext i58 %p_cast79

]]></Node>
<StgValue><ssdm name="p_cast347_cast"/></StgValue>
</operation>

<operation id="994" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:594 %gmem_addr_109 = getelementptr i512 %gmem, i64 %p_cast347_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_109"/></StgValue>
</operation>

<operation id="995" st_id="49" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:595 %gmem_load_143_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_109, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_143_req"/></StgValue>
</operation>

<operation id="996" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:600 %empty_519 = add i64 %empty_471, i64 64

]]></Node>
<StgValue><ssdm name="empty_519"/></StgValue>
</operation>

<operation id="997" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:601 %p_cast80 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_519, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast80"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="998" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:103 %e_dst_buffer_b_addr_7 = getelementptr i5 %e_dst_buffer_b, i64 0, i64 %tmp_83

]]></Node>
<StgValue><ssdm name="e_dst_buffer_b_addr_7"/></StgValue>
</operation>

<operation id="999" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split:527 %store_ln56 = store i5 %empty_494, i12 %e_dst_buffer_b_addr_7

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1000" st_id="50" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:534 %empty_496 = lshr i512 %gmem_addr_102_read, i512 %p_cast533_cast

]]></Node>
<StgValue><ssdm name="empty_496"/></StgValue>
</operation>

<operation id="1001" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="5" op_0_bw="512">
<![CDATA[
.split:535 %empty_497 = trunc i512 %empty_496

]]></Node>
<StgValue><ssdm name="empty_497"/></StgValue>
</operation>

<operation id="1002" st_id="50" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:542 %gmem_addr_103_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_103

]]></Node>
<StgValue><ssdm name="gmem_addr_103_read"/></StgValue>
</operation>

<operation id="1003" st_id="50" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:550 %gmem_load_138_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_104, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_138_req"/></StgValue>
</operation>

<operation id="1004" st_id="50" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:559 %gmem_load_139_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_105, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_139_req"/></StgValue>
</operation>

<operation id="1005" st_id="50" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:568 %gmem_load_140_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_106, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_140_req"/></StgValue>
</operation>

<operation id="1006" st_id="50" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:577 %gmem_load_141_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_107, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_141_req"/></StgValue>
</operation>

<operation id="1007" st_id="50" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:586 %gmem_load_142_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_108, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_142_req"/></StgValue>
</operation>

<operation id="1008" st_id="50" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:595 %gmem_load_143_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_109, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_143_req"/></StgValue>
</operation>

<operation id="1009" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="64" op_0_bw="58">
<![CDATA[
.split:602 %p_cast349_cast = sext i58 %p_cast80

]]></Node>
<StgValue><ssdm name="p_cast349_cast"/></StgValue>
</operation>

<operation id="1010" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:603 %gmem_addr_110 = getelementptr i512 %gmem, i64 %p_cast349_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_110"/></StgValue>
</operation>

<operation id="1011" st_id="50" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:604 %gmem_load_144_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_110, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_144_req"/></StgValue>
</operation>

<operation id="1012" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:609 %empty_522 = add i64 %empty_471, i64 68

]]></Node>
<StgValue><ssdm name="empty_522"/></StgValue>
</operation>

<operation id="1013" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:610 %p_cast81 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_522, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast81"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="1014" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:104 %e_dst_buffer_b_addr_8 = getelementptr i5 %e_dst_buffer_b, i64 0, i64 %tmp_84

]]></Node>
<StgValue><ssdm name="e_dst_buffer_b_addr_8"/></StgValue>
</operation>

<operation id="1015" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split:536 %store_ln56 = store i5 %empty_497, i12 %e_dst_buffer_b_addr_8

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1016" st_id="51" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:543 %empty_499 = lshr i512 %gmem_addr_103_read, i512 %p_cast534_cast

]]></Node>
<StgValue><ssdm name="empty_499"/></StgValue>
</operation>

<operation id="1017" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="5" op_0_bw="512">
<![CDATA[
.split:544 %empty_500 = trunc i512 %empty_499

]]></Node>
<StgValue><ssdm name="empty_500"/></StgValue>
</operation>

<operation id="1018" st_id="51" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:551 %gmem_addr_104_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_104

]]></Node>
<StgValue><ssdm name="gmem_addr_104_read"/></StgValue>
</operation>

<operation id="1019" st_id="51" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:559 %gmem_load_139_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_105, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_139_req"/></StgValue>
</operation>

<operation id="1020" st_id="51" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:568 %gmem_load_140_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_106, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_140_req"/></StgValue>
</operation>

<operation id="1021" st_id="51" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:577 %gmem_load_141_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_107, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_141_req"/></StgValue>
</operation>

<operation id="1022" st_id="51" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:586 %gmem_load_142_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_108, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_142_req"/></StgValue>
</operation>

<operation id="1023" st_id="51" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:595 %gmem_load_143_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_109, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_143_req"/></StgValue>
</operation>

<operation id="1024" st_id="51" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:604 %gmem_load_144_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_110, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_144_req"/></StgValue>
</operation>

<operation id="1025" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="64" op_0_bw="58">
<![CDATA[
.split:611 %p_cast351_cast = sext i58 %p_cast81

]]></Node>
<StgValue><ssdm name="p_cast351_cast"/></StgValue>
</operation>

<operation id="1026" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:612 %gmem_addr_111 = getelementptr i512 %gmem, i64 %p_cast351_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_111"/></StgValue>
</operation>

<operation id="1027" st_id="51" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:613 %gmem_load_145_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_111, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_145_req"/></StgValue>
</operation>

<operation id="1028" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:618 %empty_525 = add i64 %empty_471, i64 72

]]></Node>
<StgValue><ssdm name="empty_525"/></StgValue>
</operation>

<operation id="1029" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:619 %p_cast82 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_525, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast82"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="1030" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:105 %e_dst_buffer_b_addr_9 = getelementptr i5 %e_dst_buffer_b, i64 0, i64 %tmp_85

]]></Node>
<StgValue><ssdm name="e_dst_buffer_b_addr_9"/></StgValue>
</operation>

<operation id="1031" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split:545 %store_ln56 = store i5 %empty_500, i12 %e_dst_buffer_b_addr_9

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1032" st_id="52" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:552 %empty_502 = lshr i512 %gmem_addr_104_read, i512 %p_cast535_cast

]]></Node>
<StgValue><ssdm name="empty_502"/></StgValue>
</operation>

<operation id="1033" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="5" op_0_bw="512">
<![CDATA[
.split:553 %empty_503 = trunc i512 %empty_502

]]></Node>
<StgValue><ssdm name="empty_503"/></StgValue>
</operation>

<operation id="1034" st_id="52" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:560 %gmem_addr_105_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_105

]]></Node>
<StgValue><ssdm name="gmem_addr_105_read"/></StgValue>
</operation>

<operation id="1035" st_id="52" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:568 %gmem_load_140_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_106, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_140_req"/></StgValue>
</operation>

<operation id="1036" st_id="52" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:577 %gmem_load_141_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_107, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_141_req"/></StgValue>
</operation>

<operation id="1037" st_id="52" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:586 %gmem_load_142_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_108, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_142_req"/></StgValue>
</operation>

<operation id="1038" st_id="52" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:595 %gmem_load_143_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_109, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_143_req"/></StgValue>
</operation>

<operation id="1039" st_id="52" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:604 %gmem_load_144_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_110, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_144_req"/></StgValue>
</operation>

<operation id="1040" st_id="52" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:613 %gmem_load_145_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_111, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_145_req"/></StgValue>
</operation>

<operation id="1041" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="58">
<![CDATA[
.split:620 %p_cast353_cast = sext i58 %p_cast82

]]></Node>
<StgValue><ssdm name="p_cast353_cast"/></StgValue>
</operation>

<operation id="1042" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:621 %gmem_addr_112 = getelementptr i512 %gmem, i64 %p_cast353_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_112"/></StgValue>
</operation>

<operation id="1043" st_id="52" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:622 %gmem_load_146_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_112, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_146_req"/></StgValue>
</operation>

<operation id="1044" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:627 %empty_528 = add i64 %empty_471, i64 76

]]></Node>
<StgValue><ssdm name="empty_528"/></StgValue>
</operation>

<operation id="1045" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:628 %p_cast83 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_528, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast83"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="1046" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:106 %e_dst_buffer_b_addr_10 = getelementptr i5 %e_dst_buffer_b, i64 0, i64 %tmp_86

]]></Node>
<StgValue><ssdm name="e_dst_buffer_b_addr_10"/></StgValue>
</operation>

<operation id="1047" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split:554 %store_ln56 = store i5 %empty_503, i12 %e_dst_buffer_b_addr_10

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1048" st_id="53" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:561 %empty_505 = lshr i512 %gmem_addr_105_read, i512 %p_cast536_cast

]]></Node>
<StgValue><ssdm name="empty_505"/></StgValue>
</operation>

<operation id="1049" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="5" op_0_bw="512">
<![CDATA[
.split:562 %empty_506 = trunc i512 %empty_505

]]></Node>
<StgValue><ssdm name="empty_506"/></StgValue>
</operation>

<operation id="1050" st_id="53" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:569 %gmem_addr_106_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_106

]]></Node>
<StgValue><ssdm name="gmem_addr_106_read"/></StgValue>
</operation>

<operation id="1051" st_id="53" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:577 %gmem_load_141_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_107, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_141_req"/></StgValue>
</operation>

<operation id="1052" st_id="53" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:586 %gmem_load_142_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_108, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_142_req"/></StgValue>
</operation>

<operation id="1053" st_id="53" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:595 %gmem_load_143_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_109, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_143_req"/></StgValue>
</operation>

<operation id="1054" st_id="53" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:604 %gmem_load_144_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_110, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_144_req"/></StgValue>
</operation>

<operation id="1055" st_id="53" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:613 %gmem_load_145_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_111, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_145_req"/></StgValue>
</operation>

<operation id="1056" st_id="53" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:622 %gmem_load_146_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_112, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_146_req"/></StgValue>
</operation>

<operation id="1057" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="64" op_0_bw="58">
<![CDATA[
.split:629 %p_cast355_cast = sext i58 %p_cast83

]]></Node>
<StgValue><ssdm name="p_cast355_cast"/></StgValue>
</operation>

<operation id="1058" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:630 %gmem_addr_113 = getelementptr i512 %gmem, i64 %p_cast355_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_113"/></StgValue>
</operation>

<operation id="1059" st_id="53" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:631 %gmem_load_147_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_113, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_147_req"/></StgValue>
</operation>

<operation id="1060" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:636 %empty_531 = add i64 %empty_471, i64 80

]]></Node>
<StgValue><ssdm name="empty_531"/></StgValue>
</operation>

<operation id="1061" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:637 %p_cast84 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_531, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast84"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="1062" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:107 %e_dst_buffer_b_addr_11 = getelementptr i5 %e_dst_buffer_b, i64 0, i64 %tmp_87

]]></Node>
<StgValue><ssdm name="e_dst_buffer_b_addr_11"/></StgValue>
</operation>

<operation id="1063" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split:563 %store_ln56 = store i5 %empty_506, i12 %e_dst_buffer_b_addr_11

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1064" st_id="54" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:570 %empty_508 = lshr i512 %gmem_addr_106_read, i512 %p_cast537_cast

]]></Node>
<StgValue><ssdm name="empty_508"/></StgValue>
</operation>

<operation id="1065" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="5" op_0_bw="512">
<![CDATA[
.split:571 %empty_509 = trunc i512 %empty_508

]]></Node>
<StgValue><ssdm name="empty_509"/></StgValue>
</operation>

<operation id="1066" st_id="54" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:578 %gmem_addr_107_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_107

]]></Node>
<StgValue><ssdm name="gmem_addr_107_read"/></StgValue>
</operation>

<operation id="1067" st_id="54" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:586 %gmem_load_142_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_108, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_142_req"/></StgValue>
</operation>

<operation id="1068" st_id="54" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:595 %gmem_load_143_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_109, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_143_req"/></StgValue>
</operation>

<operation id="1069" st_id="54" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:604 %gmem_load_144_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_110, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_144_req"/></StgValue>
</operation>

<operation id="1070" st_id="54" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:613 %gmem_load_145_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_111, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_145_req"/></StgValue>
</operation>

<operation id="1071" st_id="54" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:622 %gmem_load_146_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_112, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_146_req"/></StgValue>
</operation>

<operation id="1072" st_id="54" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:631 %gmem_load_147_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_113, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_147_req"/></StgValue>
</operation>

<operation id="1073" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="64" op_0_bw="58">
<![CDATA[
.split:638 %p_cast357_cast = sext i58 %p_cast84

]]></Node>
<StgValue><ssdm name="p_cast357_cast"/></StgValue>
</operation>

<operation id="1074" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:639 %gmem_addr_114 = getelementptr i512 %gmem, i64 %p_cast357_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_114"/></StgValue>
</operation>

<operation id="1075" st_id="54" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:640 %gmem_load_148_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_114, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_148_req"/></StgValue>
</operation>

<operation id="1076" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:645 %empty_534 = add i64 %empty_471, i64 84

]]></Node>
<StgValue><ssdm name="empty_534"/></StgValue>
</operation>

<operation id="1077" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:646 %p_cast85 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_534, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast85"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="1078" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:108 %e_dst_buffer_b_addr_12 = getelementptr i5 %e_dst_buffer_b, i64 0, i64 %tmp_88

]]></Node>
<StgValue><ssdm name="e_dst_buffer_b_addr_12"/></StgValue>
</operation>

<operation id="1079" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split:572 %store_ln56 = store i5 %empty_509, i12 %e_dst_buffer_b_addr_12

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1080" st_id="55" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:579 %empty_511 = lshr i512 %gmem_addr_107_read, i512 %p_cast538_cast

]]></Node>
<StgValue><ssdm name="empty_511"/></StgValue>
</operation>

<operation id="1081" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="5" op_0_bw="512">
<![CDATA[
.split:580 %empty_512 = trunc i512 %empty_511

]]></Node>
<StgValue><ssdm name="empty_512"/></StgValue>
</operation>

<operation id="1082" st_id="55" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:587 %gmem_addr_108_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_108

]]></Node>
<StgValue><ssdm name="gmem_addr_108_read"/></StgValue>
</operation>

<operation id="1083" st_id="55" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:595 %gmem_load_143_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_109, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_143_req"/></StgValue>
</operation>

<operation id="1084" st_id="55" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:604 %gmem_load_144_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_110, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_144_req"/></StgValue>
</operation>

<operation id="1085" st_id="55" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:613 %gmem_load_145_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_111, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_145_req"/></StgValue>
</operation>

<operation id="1086" st_id="55" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:622 %gmem_load_146_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_112, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_146_req"/></StgValue>
</operation>

<operation id="1087" st_id="55" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:631 %gmem_load_147_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_113, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_147_req"/></StgValue>
</operation>

<operation id="1088" st_id="55" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:640 %gmem_load_148_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_114, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_148_req"/></StgValue>
</operation>

<operation id="1089" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="64" op_0_bw="58">
<![CDATA[
.split:647 %p_cast359_cast = sext i58 %p_cast85

]]></Node>
<StgValue><ssdm name="p_cast359_cast"/></StgValue>
</operation>

<operation id="1090" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:648 %gmem_addr_115 = getelementptr i512 %gmem, i64 %p_cast359_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_115"/></StgValue>
</operation>

<operation id="1091" st_id="55" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:649 %gmem_load_149_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_115, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_149_req"/></StgValue>
</operation>

<operation id="1092" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:654 %empty_537 = add i64 %empty_471, i64 88

]]></Node>
<StgValue><ssdm name="empty_537"/></StgValue>
</operation>

<operation id="1093" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:655 %p_cast86 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_537, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast86"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="1094" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:109 %e_dst_buffer_b_addr_13 = getelementptr i5 %e_dst_buffer_b, i64 0, i64 %tmp_89

]]></Node>
<StgValue><ssdm name="e_dst_buffer_b_addr_13"/></StgValue>
</operation>

<operation id="1095" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split:581 %store_ln56 = store i5 %empty_512, i12 %e_dst_buffer_b_addr_13

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1096" st_id="56" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:588 %empty_514 = lshr i512 %gmem_addr_108_read, i512 %p_cast539_cast

]]></Node>
<StgValue><ssdm name="empty_514"/></StgValue>
</operation>

<operation id="1097" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="5" op_0_bw="512">
<![CDATA[
.split:589 %empty_515 = trunc i512 %empty_514

]]></Node>
<StgValue><ssdm name="empty_515"/></StgValue>
</operation>

<operation id="1098" st_id="56" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:596 %gmem_addr_109_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_109

]]></Node>
<StgValue><ssdm name="gmem_addr_109_read"/></StgValue>
</operation>

<operation id="1099" st_id="56" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:604 %gmem_load_144_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_110, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_144_req"/></StgValue>
</operation>

<operation id="1100" st_id="56" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:613 %gmem_load_145_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_111, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_145_req"/></StgValue>
</operation>

<operation id="1101" st_id="56" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:622 %gmem_load_146_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_112, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_146_req"/></StgValue>
</operation>

<operation id="1102" st_id="56" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:631 %gmem_load_147_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_113, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_147_req"/></StgValue>
</operation>

<operation id="1103" st_id="56" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:640 %gmem_load_148_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_114, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_148_req"/></StgValue>
</operation>

<operation id="1104" st_id="56" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:649 %gmem_load_149_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_115, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_149_req"/></StgValue>
</operation>

<operation id="1105" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="64" op_0_bw="58">
<![CDATA[
.split:656 %p_cast361_cast = sext i58 %p_cast86

]]></Node>
<StgValue><ssdm name="p_cast361_cast"/></StgValue>
</operation>

<operation id="1106" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:657 %gmem_addr_116 = getelementptr i512 %gmem, i64 %p_cast361_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_116"/></StgValue>
</operation>

<operation id="1107" st_id="56" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:658 %gmem_load_150_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_116, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_150_req"/></StgValue>
</operation>

<operation id="1108" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:663 %empty_540 = add i64 %empty_471, i64 92

]]></Node>
<StgValue><ssdm name="empty_540"/></StgValue>
</operation>

<operation id="1109" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:664 %p_cast87 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_540, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast87"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="1110" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:110 %e_dst_buffer_b_addr_14 = getelementptr i5 %e_dst_buffer_b, i64 0, i64 %tmp_90

]]></Node>
<StgValue><ssdm name="e_dst_buffer_b_addr_14"/></StgValue>
</operation>

<operation id="1111" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split:590 %store_ln56 = store i5 %empty_515, i12 %e_dst_buffer_b_addr_14

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1112" st_id="57" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:597 %empty_517 = lshr i512 %gmem_addr_109_read, i512 %zext_ln56_1_cast

]]></Node>
<StgValue><ssdm name="empty_517"/></StgValue>
</operation>

<operation id="1113" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="5" op_0_bw="512">
<![CDATA[
.split:598 %empty_518 = trunc i512 %empty_517

]]></Node>
<StgValue><ssdm name="empty_518"/></StgValue>
</operation>

<operation id="1114" st_id="57" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:605 %gmem_addr_110_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_110

]]></Node>
<StgValue><ssdm name="gmem_addr_110_read"/></StgValue>
</operation>

<operation id="1115" st_id="57" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:613 %gmem_load_145_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_111, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_145_req"/></StgValue>
</operation>

<operation id="1116" st_id="57" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:622 %gmem_load_146_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_112, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_146_req"/></StgValue>
</operation>

<operation id="1117" st_id="57" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:631 %gmem_load_147_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_113, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_147_req"/></StgValue>
</operation>

<operation id="1118" st_id="57" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:640 %gmem_load_148_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_114, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_148_req"/></StgValue>
</operation>

<operation id="1119" st_id="57" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:649 %gmem_load_149_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_115, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_149_req"/></StgValue>
</operation>

<operation id="1120" st_id="57" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:658 %gmem_load_150_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_116, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_150_req"/></StgValue>
</operation>

<operation id="1121" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="64" op_0_bw="58">
<![CDATA[
.split:665 %p_cast363_cast = sext i58 %p_cast87

]]></Node>
<StgValue><ssdm name="p_cast363_cast"/></StgValue>
</operation>

<operation id="1122" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:666 %gmem_addr_117 = getelementptr i512 %gmem, i64 %p_cast363_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_117"/></StgValue>
</operation>

<operation id="1123" st_id="57" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:667 %gmem_load_151_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_117, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_151_req"/></StgValue>
</operation>

<operation id="1124" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:672 %empty_543 = add i64 %empty_471, i64 96

]]></Node>
<StgValue><ssdm name="empty_543"/></StgValue>
</operation>

<operation id="1125" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:673 %p_cast88 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_543, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast88"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="1126" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:111 %e_dst_buffer_b_addr_15 = getelementptr i5 %e_dst_buffer_b, i64 0, i64 %tmp_91

]]></Node>
<StgValue><ssdm name="e_dst_buffer_b_addr_15"/></StgValue>
</operation>

<operation id="1127" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split:599 %store_ln56 = store i5 %empty_518, i12 %e_dst_buffer_b_addr_15

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1128" st_id="58" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:606 %empty_520 = lshr i512 %gmem_addr_110_read, i512 %p_cast525_cast

]]></Node>
<StgValue><ssdm name="empty_520"/></StgValue>
</operation>

<operation id="1129" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="5" op_0_bw="512">
<![CDATA[
.split:607 %empty_521 = trunc i512 %empty_520

]]></Node>
<StgValue><ssdm name="empty_521"/></StgValue>
</operation>

<operation id="1130" st_id="58" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:614 %gmem_addr_111_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_111

]]></Node>
<StgValue><ssdm name="gmem_addr_111_read"/></StgValue>
</operation>

<operation id="1131" st_id="58" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:622 %gmem_load_146_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_112, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_146_req"/></StgValue>
</operation>

<operation id="1132" st_id="58" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:631 %gmem_load_147_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_113, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_147_req"/></StgValue>
</operation>

<operation id="1133" st_id="58" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:640 %gmem_load_148_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_114, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_148_req"/></StgValue>
</operation>

<operation id="1134" st_id="58" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:649 %gmem_load_149_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_115, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_149_req"/></StgValue>
</operation>

<operation id="1135" st_id="58" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:658 %gmem_load_150_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_116, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_150_req"/></StgValue>
</operation>

<operation id="1136" st_id="58" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:667 %gmem_load_151_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_117, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_151_req"/></StgValue>
</operation>

<operation id="1137" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="64" op_0_bw="58">
<![CDATA[
.split:674 %p_cast365_cast = sext i58 %p_cast88

]]></Node>
<StgValue><ssdm name="p_cast365_cast"/></StgValue>
</operation>

<operation id="1138" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:675 %gmem_addr_118 = getelementptr i512 %gmem, i64 %p_cast365_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_118"/></StgValue>
</operation>

<operation id="1139" st_id="58" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:676 %gmem_load_152_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_118, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_152_req"/></StgValue>
</operation>

<operation id="1140" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:681 %empty_546 = add i64 %empty_471, i64 100

]]></Node>
<StgValue><ssdm name="empty_546"/></StgValue>
</operation>

<operation id="1141" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:682 %p_cast89 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_546, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast89"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="1142" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:112 %e_dst_buffer_b_addr_16 = getelementptr i5 %e_dst_buffer_b, i64 0, i64 %tmp_92

]]></Node>
<StgValue><ssdm name="e_dst_buffer_b_addr_16"/></StgValue>
</operation>

<operation id="1143" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split:608 %store_ln56 = store i5 %empty_521, i12 %e_dst_buffer_b_addr_16

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1144" st_id="59" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:615 %empty_523 = lshr i512 %gmem_addr_111_read, i512 %p_cast526_cast

]]></Node>
<StgValue><ssdm name="empty_523"/></StgValue>
</operation>

<operation id="1145" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="5" op_0_bw="512">
<![CDATA[
.split:616 %empty_524 = trunc i512 %empty_523

]]></Node>
<StgValue><ssdm name="empty_524"/></StgValue>
</operation>

<operation id="1146" st_id="59" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:623 %gmem_addr_112_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_112

]]></Node>
<StgValue><ssdm name="gmem_addr_112_read"/></StgValue>
</operation>

<operation id="1147" st_id="59" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:631 %gmem_load_147_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_113, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_147_req"/></StgValue>
</operation>

<operation id="1148" st_id="59" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:640 %gmem_load_148_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_114, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_148_req"/></StgValue>
</operation>

<operation id="1149" st_id="59" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:649 %gmem_load_149_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_115, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_149_req"/></StgValue>
</operation>

<operation id="1150" st_id="59" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:658 %gmem_load_150_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_116, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_150_req"/></StgValue>
</operation>

<operation id="1151" st_id="59" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:667 %gmem_load_151_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_117, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_151_req"/></StgValue>
</operation>

<operation id="1152" st_id="59" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:676 %gmem_load_152_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_118, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_152_req"/></StgValue>
</operation>

<operation id="1153" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="64" op_0_bw="58">
<![CDATA[
.split:683 %p_cast367_cast = sext i58 %p_cast89

]]></Node>
<StgValue><ssdm name="p_cast367_cast"/></StgValue>
</operation>

<operation id="1154" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:684 %gmem_addr_119 = getelementptr i512 %gmem, i64 %p_cast367_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_119"/></StgValue>
</operation>

<operation id="1155" st_id="59" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:685 %gmem_load_153_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_119, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_153_req"/></StgValue>
</operation>

<operation id="1156" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:690 %empty_549 = add i64 %empty_471, i64 104

]]></Node>
<StgValue><ssdm name="empty_549"/></StgValue>
</operation>

<operation id="1157" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:691 %p_cast90 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_549, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast90"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="1158" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:113 %e_dst_buffer_b_addr_17 = getelementptr i5 %e_dst_buffer_b, i64 0, i64 %tmp_93

]]></Node>
<StgValue><ssdm name="e_dst_buffer_b_addr_17"/></StgValue>
</operation>

<operation id="1159" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split:617 %store_ln56 = store i5 %empty_524, i12 %e_dst_buffer_b_addr_17

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1160" st_id="60" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:624 %empty_526 = lshr i512 %gmem_addr_112_read, i512 %p_cast527_cast

]]></Node>
<StgValue><ssdm name="empty_526"/></StgValue>
</operation>

<operation id="1161" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="5" op_0_bw="512">
<![CDATA[
.split:625 %empty_527 = trunc i512 %empty_526

]]></Node>
<StgValue><ssdm name="empty_527"/></StgValue>
</operation>

<operation id="1162" st_id="60" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:632 %gmem_addr_113_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_113

]]></Node>
<StgValue><ssdm name="gmem_addr_113_read"/></StgValue>
</operation>

<operation id="1163" st_id="60" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:640 %gmem_load_148_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_114, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_148_req"/></StgValue>
</operation>

<operation id="1164" st_id="60" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:649 %gmem_load_149_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_115, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_149_req"/></StgValue>
</operation>

<operation id="1165" st_id="60" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:658 %gmem_load_150_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_116, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_150_req"/></StgValue>
</operation>

<operation id="1166" st_id="60" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:667 %gmem_load_151_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_117, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_151_req"/></StgValue>
</operation>

<operation id="1167" st_id="60" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:676 %gmem_load_152_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_118, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_152_req"/></StgValue>
</operation>

<operation id="1168" st_id="60" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:685 %gmem_load_153_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_119, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_153_req"/></StgValue>
</operation>

<operation id="1169" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="64" op_0_bw="58">
<![CDATA[
.split:692 %p_cast369_cast = sext i58 %p_cast90

]]></Node>
<StgValue><ssdm name="p_cast369_cast"/></StgValue>
</operation>

<operation id="1170" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:693 %gmem_addr_120 = getelementptr i512 %gmem, i64 %p_cast369_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_120"/></StgValue>
</operation>

<operation id="1171" st_id="60" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:694 %gmem_load_154_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_120, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_154_req"/></StgValue>
</operation>

<operation id="1172" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:699 %empty_552 = add i64 %empty_471, i64 108

]]></Node>
<StgValue><ssdm name="empty_552"/></StgValue>
</operation>

<operation id="1173" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:700 %p_cast91 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_552, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast91"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="1174" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:114 %e_dst_buffer_b_addr_18 = getelementptr i5 %e_dst_buffer_b, i64 0, i64 %tmp_94

]]></Node>
<StgValue><ssdm name="e_dst_buffer_b_addr_18"/></StgValue>
</operation>

<operation id="1175" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split:626 %store_ln56 = store i5 %empty_527, i12 %e_dst_buffer_b_addr_18

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1176" st_id="61" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:633 %empty_529 = lshr i512 %gmem_addr_113_read, i512 %p_cast528_cast

]]></Node>
<StgValue><ssdm name="empty_529"/></StgValue>
</operation>

<operation id="1177" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="5" op_0_bw="512">
<![CDATA[
.split:634 %empty_530 = trunc i512 %empty_529

]]></Node>
<StgValue><ssdm name="empty_530"/></StgValue>
</operation>

<operation id="1178" st_id="61" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:641 %gmem_addr_114_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_114

]]></Node>
<StgValue><ssdm name="gmem_addr_114_read"/></StgValue>
</operation>

<operation id="1179" st_id="61" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:649 %gmem_load_149_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_115, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_149_req"/></StgValue>
</operation>

<operation id="1180" st_id="61" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:658 %gmem_load_150_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_116, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_150_req"/></StgValue>
</operation>

<operation id="1181" st_id="61" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:667 %gmem_load_151_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_117, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_151_req"/></StgValue>
</operation>

<operation id="1182" st_id="61" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:676 %gmem_load_152_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_118, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_152_req"/></StgValue>
</operation>

<operation id="1183" st_id="61" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:685 %gmem_load_153_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_119, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_153_req"/></StgValue>
</operation>

<operation id="1184" st_id="61" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:694 %gmem_load_154_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_120, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_154_req"/></StgValue>
</operation>

<operation id="1185" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="64" op_0_bw="58">
<![CDATA[
.split:701 %p_cast371_cast = sext i58 %p_cast91

]]></Node>
<StgValue><ssdm name="p_cast371_cast"/></StgValue>
</operation>

<operation id="1186" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:702 %gmem_addr_121 = getelementptr i512 %gmem, i64 %p_cast371_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_121"/></StgValue>
</operation>

<operation id="1187" st_id="61" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:703 %gmem_load_155_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_121, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_155_req"/></StgValue>
</operation>

<operation id="1188" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:708 %empty_555 = add i64 %empty_471, i64 112

]]></Node>
<StgValue><ssdm name="empty_555"/></StgValue>
</operation>

<operation id="1189" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:709 %p_cast92 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_555, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast92"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="1190" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:115 %e_dst_buffer_b_addr_19 = getelementptr i5 %e_dst_buffer_b, i64 0, i64 %tmp_95

]]></Node>
<StgValue><ssdm name="e_dst_buffer_b_addr_19"/></StgValue>
</operation>

<operation id="1191" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split:635 %store_ln56 = store i5 %empty_530, i12 %e_dst_buffer_b_addr_19

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1192" st_id="62" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:642 %empty_532 = lshr i512 %gmem_addr_114_read, i512 %p_cast529_cast

]]></Node>
<StgValue><ssdm name="empty_532"/></StgValue>
</operation>

<operation id="1193" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="5" op_0_bw="512">
<![CDATA[
.split:643 %empty_533 = trunc i512 %empty_532

]]></Node>
<StgValue><ssdm name="empty_533"/></StgValue>
</operation>

<operation id="1194" st_id="62" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:650 %gmem_addr_115_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_115

]]></Node>
<StgValue><ssdm name="gmem_addr_115_read"/></StgValue>
</operation>

<operation id="1195" st_id="62" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:658 %gmem_load_150_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_116, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_150_req"/></StgValue>
</operation>

<operation id="1196" st_id="62" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:667 %gmem_load_151_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_117, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_151_req"/></StgValue>
</operation>

<operation id="1197" st_id="62" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:676 %gmem_load_152_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_118, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_152_req"/></StgValue>
</operation>

<operation id="1198" st_id="62" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:685 %gmem_load_153_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_119, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_153_req"/></StgValue>
</operation>

<operation id="1199" st_id="62" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:694 %gmem_load_154_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_120, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_154_req"/></StgValue>
</operation>

<operation id="1200" st_id="62" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:703 %gmem_load_155_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_121, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_155_req"/></StgValue>
</operation>

<operation id="1201" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="64" op_0_bw="58">
<![CDATA[
.split:710 %p_cast373_cast = sext i58 %p_cast92

]]></Node>
<StgValue><ssdm name="p_cast373_cast"/></StgValue>
</operation>

<operation id="1202" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:711 %gmem_addr_122 = getelementptr i512 %gmem, i64 %p_cast373_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_122"/></StgValue>
</operation>

<operation id="1203" st_id="62" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:712 %gmem_load_156_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_122, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_156_req"/></StgValue>
</operation>

<operation id="1204" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:717 %empty_558 = add i64 %empty_471, i64 116

]]></Node>
<StgValue><ssdm name="empty_558"/></StgValue>
</operation>

<operation id="1205" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:718 %p_cast93 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_558, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast93"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="1206" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:116 %e_dst_buffer_b_addr_20 = getelementptr i5 %e_dst_buffer_b, i64 0, i64 %tmp_96

]]></Node>
<StgValue><ssdm name="e_dst_buffer_b_addr_20"/></StgValue>
</operation>

<operation id="1207" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split:644 %store_ln56 = store i5 %empty_533, i12 %e_dst_buffer_b_addr_20

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1208" st_id="63" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:651 %empty_535 = lshr i512 %gmem_addr_115_read, i512 %p_cast530_cast

]]></Node>
<StgValue><ssdm name="empty_535"/></StgValue>
</operation>

<operation id="1209" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="5" op_0_bw="512">
<![CDATA[
.split:652 %empty_536 = trunc i512 %empty_535

]]></Node>
<StgValue><ssdm name="empty_536"/></StgValue>
</operation>

<operation id="1210" st_id="63" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:659 %gmem_addr_116_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_116

]]></Node>
<StgValue><ssdm name="gmem_addr_116_read"/></StgValue>
</operation>

<operation id="1211" st_id="63" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:667 %gmem_load_151_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_117, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_151_req"/></StgValue>
</operation>

<operation id="1212" st_id="63" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:676 %gmem_load_152_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_118, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_152_req"/></StgValue>
</operation>

<operation id="1213" st_id="63" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:685 %gmem_load_153_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_119, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_153_req"/></StgValue>
</operation>

<operation id="1214" st_id="63" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:694 %gmem_load_154_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_120, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_154_req"/></StgValue>
</operation>

<operation id="1215" st_id="63" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:703 %gmem_load_155_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_121, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_155_req"/></StgValue>
</operation>

<operation id="1216" st_id="63" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:712 %gmem_load_156_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_122, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_156_req"/></StgValue>
</operation>

<operation id="1217" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="64" op_0_bw="58">
<![CDATA[
.split:719 %p_cast375_cast = sext i58 %p_cast93

]]></Node>
<StgValue><ssdm name="p_cast375_cast"/></StgValue>
</operation>

<operation id="1218" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:720 %gmem_addr_123 = getelementptr i512 %gmem, i64 %p_cast375_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_123"/></StgValue>
</operation>

<operation id="1219" st_id="63" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:721 %gmem_load_157_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_123, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_157_req"/></StgValue>
</operation>

<operation id="1220" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:726 %empty_561 = add i64 %empty_471, i64 120

]]></Node>
<StgValue><ssdm name="empty_561"/></StgValue>
</operation>

<operation id="1221" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:727 %p_cast94 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_561, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast94"/></StgValue>
</operation>

<operation id="1222" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:735 %empty_564 = add i64 %empty_471, i64 124

]]></Node>
<StgValue><ssdm name="empty_564"/></StgValue>
</operation>

<operation id="1223" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:736 %p_cast95 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_564, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast95"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="1224" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:117 %e_dst_buffer_b_addr_21 = getelementptr i5 %e_dst_buffer_b, i64 0, i64 %tmp_97

]]></Node>
<StgValue><ssdm name="e_dst_buffer_b_addr_21"/></StgValue>
</operation>

<operation id="1225" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split:653 %store_ln56 = store i5 %empty_536, i12 %e_dst_buffer_b_addr_21

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1226" st_id="64" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:660 %empty_538 = lshr i512 %gmem_addr_116_read, i512 %p_cast531_cast

]]></Node>
<StgValue><ssdm name="empty_538"/></StgValue>
</operation>

<operation id="1227" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="5" op_0_bw="512">
<![CDATA[
.split:661 %empty_539 = trunc i512 %empty_538

]]></Node>
<StgValue><ssdm name="empty_539"/></StgValue>
</operation>

<operation id="1228" st_id="64" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:668 %gmem_addr_117_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_117

]]></Node>
<StgValue><ssdm name="gmem_addr_117_read"/></StgValue>
</operation>

<operation id="1229" st_id="64" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:676 %gmem_load_152_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_118, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_152_req"/></StgValue>
</operation>

<operation id="1230" st_id="64" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:685 %gmem_load_153_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_119, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_153_req"/></StgValue>
</operation>

<operation id="1231" st_id="64" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:694 %gmem_load_154_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_120, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_154_req"/></StgValue>
</operation>

<operation id="1232" st_id="64" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:703 %gmem_load_155_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_121, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_155_req"/></StgValue>
</operation>

<operation id="1233" st_id="64" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:712 %gmem_load_156_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_122, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_156_req"/></StgValue>
</operation>

<operation id="1234" st_id="64" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:721 %gmem_load_157_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_123, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_157_req"/></StgValue>
</operation>

<operation id="1235" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="64" op_0_bw="58">
<![CDATA[
.split:728 %p_cast377_cast = sext i58 %p_cast94

]]></Node>
<StgValue><ssdm name="p_cast377_cast"/></StgValue>
</operation>

<operation id="1236" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:729 %gmem_addr_124 = getelementptr i512 %gmem, i64 %p_cast377_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_124"/></StgValue>
</operation>

<operation id="1237" st_id="64" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:730 %gmem_load_158_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_124, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_158_req"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="1238" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:118 %e_dst_buffer_b_addr_22 = getelementptr i5 %e_dst_buffer_b, i64 0, i64 %tmp_98

]]></Node>
<StgValue><ssdm name="e_dst_buffer_b_addr_22"/></StgValue>
</operation>

<operation id="1239" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split:662 %store_ln56 = store i5 %empty_539, i12 %e_dst_buffer_b_addr_22

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1240" st_id="65" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:669 %empty_541 = lshr i512 %gmem_addr_117_read, i512 %p_cast532_cast

]]></Node>
<StgValue><ssdm name="empty_541"/></StgValue>
</operation>

<operation id="1241" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="5" op_0_bw="512">
<![CDATA[
.split:670 %empty_542 = trunc i512 %empty_541

]]></Node>
<StgValue><ssdm name="empty_542"/></StgValue>
</operation>

<operation id="1242" st_id="65" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:677 %gmem_addr_118_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_118

]]></Node>
<StgValue><ssdm name="gmem_addr_118_read"/></StgValue>
</operation>

<operation id="1243" st_id="65" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:685 %gmem_load_153_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_119, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_153_req"/></StgValue>
</operation>

<operation id="1244" st_id="65" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:694 %gmem_load_154_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_120, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_154_req"/></StgValue>
</operation>

<operation id="1245" st_id="65" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:703 %gmem_load_155_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_121, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_155_req"/></StgValue>
</operation>

<operation id="1246" st_id="65" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:712 %gmem_load_156_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_122, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_156_req"/></StgValue>
</operation>

<operation id="1247" st_id="65" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:721 %gmem_load_157_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_123, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_157_req"/></StgValue>
</operation>

<operation id="1248" st_id="65" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:730 %gmem_load_158_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_124, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_158_req"/></StgValue>
</operation>

<operation id="1249" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="64" op_0_bw="58">
<![CDATA[
.split:737 %p_cast379_cast = sext i58 %p_cast95

]]></Node>
<StgValue><ssdm name="p_cast379_cast"/></StgValue>
</operation>

<operation id="1250" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:738 %gmem_addr_125 = getelementptr i512 %gmem, i64 %p_cast379_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_125"/></StgValue>
</operation>

<operation id="1251" st_id="65" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:739 %gmem_load_159_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_125, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_159_req"/></StgValue>
</operation>

<operation id="1252" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:744 %empty_567 = add i64 %shl_ln56_1_cast, i64 %out_degree_read

]]></Node>
<StgValue><ssdm name="empty_567"/></StgValue>
</operation>

<operation id="1253" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:745 %p_cast96 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_567, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast96"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="1254" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:119 %e_dst_buffer_b_addr_23 = getelementptr i5 %e_dst_buffer_b, i64 0, i64 %tmp_99

]]></Node>
<StgValue><ssdm name="e_dst_buffer_b_addr_23"/></StgValue>
</operation>

<operation id="1255" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split:671 %store_ln56 = store i5 %empty_542, i12 %e_dst_buffer_b_addr_23

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1256" st_id="66" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:678 %empty_544 = lshr i512 %gmem_addr_118_read, i512 %p_cast533_cast

]]></Node>
<StgValue><ssdm name="empty_544"/></StgValue>
</operation>

<operation id="1257" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="5" op_0_bw="512">
<![CDATA[
.split:679 %empty_545 = trunc i512 %empty_544

]]></Node>
<StgValue><ssdm name="empty_545"/></StgValue>
</operation>

<operation id="1258" st_id="66" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:686 %gmem_addr_119_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_119

]]></Node>
<StgValue><ssdm name="gmem_addr_119_read"/></StgValue>
</operation>

<operation id="1259" st_id="66" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:694 %gmem_load_154_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_120, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_154_req"/></StgValue>
</operation>

<operation id="1260" st_id="66" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:703 %gmem_load_155_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_121, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_155_req"/></StgValue>
</operation>

<operation id="1261" st_id="66" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:712 %gmem_load_156_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_122, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_156_req"/></StgValue>
</operation>

<operation id="1262" st_id="66" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:721 %gmem_load_157_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_123, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_157_req"/></StgValue>
</operation>

<operation id="1263" st_id="66" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:730 %gmem_load_158_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_124, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_158_req"/></StgValue>
</operation>

<operation id="1264" st_id="66" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:739 %gmem_load_159_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_125, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_159_req"/></StgValue>
</operation>

<operation id="1265" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="58">
<![CDATA[
.split:746 %p_cast381_cast = sext i58 %p_cast96

]]></Node>
<StgValue><ssdm name="p_cast381_cast"/></StgValue>
</operation>

<operation id="1266" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:747 %gmem_addr_126 = getelementptr i512 %gmem, i64 %p_cast381_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_126"/></StgValue>
</operation>

<operation id="1267" st_id="66" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:748 %gmem_load_160_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_126, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_160_req"/></StgValue>
</operation>

<operation id="1268" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:753 %empty_570 = add i64 %empty_567, i64 4

]]></Node>
<StgValue><ssdm name="empty_570"/></StgValue>
</operation>

<operation id="1269" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:754 %p_cast97 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_570, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast97"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="1270" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:120 %e_dst_buffer_b_addr_24 = getelementptr i5 %e_dst_buffer_b, i64 0, i64 %tmp_100

]]></Node>
<StgValue><ssdm name="e_dst_buffer_b_addr_24"/></StgValue>
</operation>

<operation id="1271" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split:680 %store_ln56 = store i5 %empty_545, i12 %e_dst_buffer_b_addr_24

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1272" st_id="67" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:687 %empty_547 = lshr i512 %gmem_addr_119_read, i512 %p_cast534_cast

]]></Node>
<StgValue><ssdm name="empty_547"/></StgValue>
</operation>

<operation id="1273" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="5" op_0_bw="512">
<![CDATA[
.split:688 %empty_548 = trunc i512 %empty_547

]]></Node>
<StgValue><ssdm name="empty_548"/></StgValue>
</operation>

<operation id="1274" st_id="67" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:695 %gmem_addr_120_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_120

]]></Node>
<StgValue><ssdm name="gmem_addr_120_read"/></StgValue>
</operation>

<operation id="1275" st_id="67" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:703 %gmem_load_155_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_121, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_155_req"/></StgValue>
</operation>

<operation id="1276" st_id="67" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:712 %gmem_load_156_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_122, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_156_req"/></StgValue>
</operation>

<operation id="1277" st_id="67" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:721 %gmem_load_157_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_123, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_157_req"/></StgValue>
</operation>

<operation id="1278" st_id="67" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:730 %gmem_load_158_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_124, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_158_req"/></StgValue>
</operation>

<operation id="1279" st_id="67" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:739 %gmem_load_159_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_125, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_159_req"/></StgValue>
</operation>

<operation id="1280" st_id="67" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:748 %gmem_load_160_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_126, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_160_req"/></StgValue>
</operation>

<operation id="1281" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="64" op_0_bw="58">
<![CDATA[
.split:755 %p_cast383_cast = sext i58 %p_cast97

]]></Node>
<StgValue><ssdm name="p_cast383_cast"/></StgValue>
</operation>

<operation id="1282" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:756 %gmem_addr_127 = getelementptr i512 %gmem, i64 %p_cast383_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_127"/></StgValue>
</operation>

<operation id="1283" st_id="67" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:757 %gmem_load_161_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_127, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_161_req"/></StgValue>
</operation>

<operation id="1284" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:762 %empty_573 = add i64 %empty_567, i64 8

]]></Node>
<StgValue><ssdm name="empty_573"/></StgValue>
</operation>

<operation id="1285" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:763 %p_cast98 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_573, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast98"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="1286" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:121 %e_dst_buffer_b_addr_25 = getelementptr i5 %e_dst_buffer_b, i64 0, i64 %tmp_101

]]></Node>
<StgValue><ssdm name="e_dst_buffer_b_addr_25"/></StgValue>
</operation>

<operation id="1287" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split:689 %store_ln56 = store i5 %empty_548, i12 %e_dst_buffer_b_addr_25

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1288" st_id="68" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:696 %empty_550 = lshr i512 %gmem_addr_120_read, i512 %p_cast535_cast

]]></Node>
<StgValue><ssdm name="empty_550"/></StgValue>
</operation>

<operation id="1289" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="5" op_0_bw="512">
<![CDATA[
.split:697 %empty_551 = trunc i512 %empty_550

]]></Node>
<StgValue><ssdm name="empty_551"/></StgValue>
</operation>

<operation id="1290" st_id="68" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:704 %gmem_addr_121_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_121

]]></Node>
<StgValue><ssdm name="gmem_addr_121_read"/></StgValue>
</operation>

<operation id="1291" st_id="68" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:712 %gmem_load_156_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_122, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_156_req"/></StgValue>
</operation>

<operation id="1292" st_id="68" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:721 %gmem_load_157_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_123, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_157_req"/></StgValue>
</operation>

<operation id="1293" st_id="68" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:730 %gmem_load_158_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_124, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_158_req"/></StgValue>
</operation>

<operation id="1294" st_id="68" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:739 %gmem_load_159_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_125, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_159_req"/></StgValue>
</operation>

<operation id="1295" st_id="68" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:748 %gmem_load_160_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_126, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_160_req"/></StgValue>
</operation>

<operation id="1296" st_id="68" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:757 %gmem_load_161_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_127, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_161_req"/></StgValue>
</operation>

<operation id="1297" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="64" op_0_bw="58">
<![CDATA[
.split:764 %p_cast385_cast = sext i58 %p_cast98

]]></Node>
<StgValue><ssdm name="p_cast385_cast"/></StgValue>
</operation>

<operation id="1298" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:765 %gmem_addr_128 = getelementptr i512 %gmem, i64 %p_cast385_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_128"/></StgValue>
</operation>

<operation id="1299" st_id="68" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:766 %gmem_load_162_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_128, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_162_req"/></StgValue>
</operation>

<operation id="1300" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:771 %empty_576 = add i64 %empty_567, i64 12

]]></Node>
<StgValue><ssdm name="empty_576"/></StgValue>
</operation>

<operation id="1301" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:772 %p_cast99 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_576, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast99"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="1302" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:122 %e_dst_buffer_b_addr_26 = getelementptr i5 %e_dst_buffer_b, i64 0, i64 %tmp_102

]]></Node>
<StgValue><ssdm name="e_dst_buffer_b_addr_26"/></StgValue>
</operation>

<operation id="1303" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split:698 %store_ln56 = store i5 %empty_551, i12 %e_dst_buffer_b_addr_26

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1304" st_id="69" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:705 %empty_553 = lshr i512 %gmem_addr_121_read, i512 %p_cast536_cast

]]></Node>
<StgValue><ssdm name="empty_553"/></StgValue>
</operation>

<operation id="1305" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="5" op_0_bw="512">
<![CDATA[
.split:706 %empty_554 = trunc i512 %empty_553

]]></Node>
<StgValue><ssdm name="empty_554"/></StgValue>
</operation>

<operation id="1306" st_id="69" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:713 %gmem_addr_122_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_122

]]></Node>
<StgValue><ssdm name="gmem_addr_122_read"/></StgValue>
</operation>

<operation id="1307" st_id="69" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:721 %gmem_load_157_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_123, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_157_req"/></StgValue>
</operation>

<operation id="1308" st_id="69" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:730 %gmem_load_158_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_124, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_158_req"/></StgValue>
</operation>

<operation id="1309" st_id="69" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:739 %gmem_load_159_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_125, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_159_req"/></StgValue>
</operation>

<operation id="1310" st_id="69" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:748 %gmem_load_160_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_126, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_160_req"/></StgValue>
</operation>

<operation id="1311" st_id="69" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:757 %gmem_load_161_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_127, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_161_req"/></StgValue>
</operation>

<operation id="1312" st_id="69" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:766 %gmem_load_162_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_128, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_162_req"/></StgValue>
</operation>

<operation id="1313" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="64" op_0_bw="58">
<![CDATA[
.split:773 %p_cast387_cast = sext i58 %p_cast99

]]></Node>
<StgValue><ssdm name="p_cast387_cast"/></StgValue>
</operation>

<operation id="1314" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:774 %gmem_addr_129 = getelementptr i512 %gmem, i64 %p_cast387_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_129"/></StgValue>
</operation>

<operation id="1315" st_id="69" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:775 %gmem_load_163_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_129, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_163_req"/></StgValue>
</operation>

<operation id="1316" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:780 %empty_579 = add i64 %empty_567, i64 16

]]></Node>
<StgValue><ssdm name="empty_579"/></StgValue>
</operation>

<operation id="1317" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:781 %p_cast100 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_579, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast100"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="1318" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:123 %e_dst_buffer_b_addr_27 = getelementptr i5 %e_dst_buffer_b, i64 0, i64 %tmp_103

]]></Node>
<StgValue><ssdm name="e_dst_buffer_b_addr_27"/></StgValue>
</operation>

<operation id="1319" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split:707 %store_ln56 = store i5 %empty_554, i12 %e_dst_buffer_b_addr_27

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1320" st_id="70" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:714 %empty_556 = lshr i512 %gmem_addr_122_read, i512 %p_cast537_cast

]]></Node>
<StgValue><ssdm name="empty_556"/></StgValue>
</operation>

<operation id="1321" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="5" op_0_bw="512">
<![CDATA[
.split:715 %empty_557 = trunc i512 %empty_556

]]></Node>
<StgValue><ssdm name="empty_557"/></StgValue>
</operation>

<operation id="1322" st_id="70" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:722 %gmem_addr_123_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_123

]]></Node>
<StgValue><ssdm name="gmem_addr_123_read"/></StgValue>
</operation>

<operation id="1323" st_id="70" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:730 %gmem_load_158_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_124, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_158_req"/></StgValue>
</operation>

<operation id="1324" st_id="70" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:739 %gmem_load_159_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_125, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_159_req"/></StgValue>
</operation>

<operation id="1325" st_id="70" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:748 %gmem_load_160_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_126, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_160_req"/></StgValue>
</operation>

<operation id="1326" st_id="70" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:757 %gmem_load_161_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_127, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_161_req"/></StgValue>
</operation>

<operation id="1327" st_id="70" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:766 %gmem_load_162_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_128, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_162_req"/></StgValue>
</operation>

<operation id="1328" st_id="70" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:775 %gmem_load_163_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_129, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_163_req"/></StgValue>
</operation>

<operation id="1329" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="64" op_0_bw="58">
<![CDATA[
.split:782 %p_cast389_cast = sext i58 %p_cast100

]]></Node>
<StgValue><ssdm name="p_cast389_cast"/></StgValue>
</operation>

<operation id="1330" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:783 %gmem_addr_130 = getelementptr i512 %gmem, i64 %p_cast389_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_130"/></StgValue>
</operation>

<operation id="1331" st_id="70" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:784 %gmem_load_164_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_130, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_164_req"/></StgValue>
</operation>

<operation id="1332" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:789 %empty_582 = add i64 %empty_567, i64 20

]]></Node>
<StgValue><ssdm name="empty_582"/></StgValue>
</operation>

<operation id="1333" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:790 %p_cast101 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_582, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast101"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="1334" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:124 %e_dst_buffer_b_addr_28 = getelementptr i5 %e_dst_buffer_b, i64 0, i64 %tmp_104

]]></Node>
<StgValue><ssdm name="e_dst_buffer_b_addr_28"/></StgValue>
</operation>

<operation id="1335" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split:716 %store_ln56 = store i5 %empty_557, i12 %e_dst_buffer_b_addr_28

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1336" st_id="71" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:723 %empty_559 = lshr i512 %gmem_addr_123_read, i512 %p_cast538_cast

]]></Node>
<StgValue><ssdm name="empty_559"/></StgValue>
</operation>

<operation id="1337" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="5" op_0_bw="512">
<![CDATA[
.split:724 %empty_560 = trunc i512 %empty_559

]]></Node>
<StgValue><ssdm name="empty_560"/></StgValue>
</operation>

<operation id="1338" st_id="71" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:731 %gmem_addr_124_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_124

]]></Node>
<StgValue><ssdm name="gmem_addr_124_read"/></StgValue>
</operation>

<operation id="1339" st_id="71" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:739 %gmem_load_159_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_125, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_159_req"/></StgValue>
</operation>

<operation id="1340" st_id="71" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:748 %gmem_load_160_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_126, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_160_req"/></StgValue>
</operation>

<operation id="1341" st_id="71" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:757 %gmem_load_161_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_127, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_161_req"/></StgValue>
</operation>

<operation id="1342" st_id="71" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:766 %gmem_load_162_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_128, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_162_req"/></StgValue>
</operation>

<operation id="1343" st_id="71" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:775 %gmem_load_163_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_129, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_163_req"/></StgValue>
</operation>

<operation id="1344" st_id="71" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:784 %gmem_load_164_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_130, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_164_req"/></StgValue>
</operation>

<operation id="1345" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="64" op_0_bw="58">
<![CDATA[
.split:791 %p_cast391_cast = sext i58 %p_cast101

]]></Node>
<StgValue><ssdm name="p_cast391_cast"/></StgValue>
</operation>

<operation id="1346" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:792 %gmem_addr_131 = getelementptr i512 %gmem, i64 %p_cast391_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_131"/></StgValue>
</operation>

<operation id="1347" st_id="71" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:793 %gmem_load_165_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_131, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_165_req"/></StgValue>
</operation>

<operation id="1348" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:798 %empty_585 = add i64 %empty_567, i64 24

]]></Node>
<StgValue><ssdm name="empty_585"/></StgValue>
</operation>

<operation id="1349" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:799 %p_cast102 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_585, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast102"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="1350" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:125 %e_dst_buffer_b_addr_29 = getelementptr i5 %e_dst_buffer_b, i64 0, i64 %tmp_105

]]></Node>
<StgValue><ssdm name="e_dst_buffer_b_addr_29"/></StgValue>
</operation>

<operation id="1351" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split:725 %store_ln56 = store i5 %empty_560, i12 %e_dst_buffer_b_addr_29

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1352" st_id="72" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:732 %empty_562 = lshr i512 %gmem_addr_124_read, i512 %p_cast539_cast

]]></Node>
<StgValue><ssdm name="empty_562"/></StgValue>
</operation>

<operation id="1353" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="5" op_0_bw="512">
<![CDATA[
.split:733 %empty_563 = trunc i512 %empty_562

]]></Node>
<StgValue><ssdm name="empty_563"/></StgValue>
</operation>

<operation id="1354" st_id="72" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:740 %gmem_addr_125_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_125

]]></Node>
<StgValue><ssdm name="gmem_addr_125_read"/></StgValue>
</operation>

<operation id="1355" st_id="72" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:748 %gmem_load_160_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_126, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_160_req"/></StgValue>
</operation>

<operation id="1356" st_id="72" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:757 %gmem_load_161_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_127, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_161_req"/></StgValue>
</operation>

<operation id="1357" st_id="72" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:766 %gmem_load_162_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_128, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_162_req"/></StgValue>
</operation>

<operation id="1358" st_id="72" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:775 %gmem_load_163_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_129, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_163_req"/></StgValue>
</operation>

<operation id="1359" st_id="72" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:784 %gmem_load_164_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_130, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_164_req"/></StgValue>
</operation>

<operation id="1360" st_id="72" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:793 %gmem_load_165_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_131, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_165_req"/></StgValue>
</operation>

<operation id="1361" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="64" op_0_bw="58">
<![CDATA[
.split:800 %p_cast393_cast = sext i58 %p_cast102

]]></Node>
<StgValue><ssdm name="p_cast393_cast"/></StgValue>
</operation>

<operation id="1362" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:801 %gmem_addr_132 = getelementptr i512 %gmem, i64 %p_cast393_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_132"/></StgValue>
</operation>

<operation id="1363" st_id="72" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:802 %gmem_load_166_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_132, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_166_req"/></StgValue>
</operation>

<operation id="1364" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:807 %empty_588 = add i64 %empty_567, i64 28

]]></Node>
<StgValue><ssdm name="empty_588"/></StgValue>
</operation>

<operation id="1365" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:808 %p_cast103 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_588, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast103"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="1366" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:126 %e_dst_buffer_b_addr_30 = getelementptr i5 %e_dst_buffer_b, i64 0, i64 %tmp_106

]]></Node>
<StgValue><ssdm name="e_dst_buffer_b_addr_30"/></StgValue>
</operation>

<operation id="1367" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split:734 %store_ln56 = store i5 %empty_563, i12 %e_dst_buffer_b_addr_30

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1368" st_id="73" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:741 %empty_565 = lshr i512 %gmem_addr_125_read, i512 %zext_ln56_1_cast

]]></Node>
<StgValue><ssdm name="empty_565"/></StgValue>
</operation>

<operation id="1369" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="5" op_0_bw="512">
<![CDATA[
.split:742 %empty_566 = trunc i512 %empty_565

]]></Node>
<StgValue><ssdm name="empty_566"/></StgValue>
</operation>

<operation id="1370" st_id="73" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:749 %gmem_addr_126_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_126

]]></Node>
<StgValue><ssdm name="gmem_addr_126_read"/></StgValue>
</operation>

<operation id="1371" st_id="73" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:757 %gmem_load_161_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_127, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_161_req"/></StgValue>
</operation>

<operation id="1372" st_id="73" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:766 %gmem_load_162_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_128, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_162_req"/></StgValue>
</operation>

<operation id="1373" st_id="73" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:775 %gmem_load_163_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_129, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_163_req"/></StgValue>
</operation>

<operation id="1374" st_id="73" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:784 %gmem_load_164_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_130, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_164_req"/></StgValue>
</operation>

<operation id="1375" st_id="73" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:793 %gmem_load_165_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_131, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_165_req"/></StgValue>
</operation>

<operation id="1376" st_id="73" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:802 %gmem_load_166_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_132, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_166_req"/></StgValue>
</operation>

<operation id="1377" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="64" op_0_bw="58">
<![CDATA[
.split:809 %p_cast395_cast = sext i58 %p_cast103

]]></Node>
<StgValue><ssdm name="p_cast395_cast"/></StgValue>
</operation>

<operation id="1378" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:810 %gmem_addr_133 = getelementptr i512 %gmem, i64 %p_cast395_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_133"/></StgValue>
</operation>

<operation id="1379" st_id="73" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:811 %gmem_load_167_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_133, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_167_req"/></StgValue>
</operation>

<operation id="1380" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:816 %empty_591 = add i64 %empty_567, i64 32

]]></Node>
<StgValue><ssdm name="empty_591"/></StgValue>
</operation>

<operation id="1381" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:817 %p_cast104 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_591, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast104"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="1382" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:127 %e_dst_buffer_b_addr_31 = getelementptr i5 %e_dst_buffer_b, i64 0, i64 %tmp_107

]]></Node>
<StgValue><ssdm name="e_dst_buffer_b_addr_31"/></StgValue>
</operation>

<operation id="1383" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="5" op_1_bw="12">
<![CDATA[
.split:743 %store_ln56 = store i5 %empty_566, i12 %e_dst_buffer_b_addr_31

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1384" st_id="74" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:750 %empty_568 = lshr i512 %gmem_addr_126_read, i512 %p_cast541_cast

]]></Node>
<StgValue><ssdm name="empty_568"/></StgValue>
</operation>

<operation id="1385" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="512">
<![CDATA[
.split:751 %empty_569 = trunc i512 %empty_568

]]></Node>
<StgValue><ssdm name="empty_569"/></StgValue>
</operation>

<operation id="1386" st_id="74" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:758 %gmem_addr_127_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_127

]]></Node>
<StgValue><ssdm name="gmem_addr_127_read"/></StgValue>
</operation>

<operation id="1387" st_id="74" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:766 %gmem_load_162_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_128, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_162_req"/></StgValue>
</operation>

<operation id="1388" st_id="74" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:775 %gmem_load_163_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_129, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_163_req"/></StgValue>
</operation>

<operation id="1389" st_id="74" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:784 %gmem_load_164_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_130, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_164_req"/></StgValue>
</operation>

<operation id="1390" st_id="74" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:793 %gmem_load_165_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_131, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_165_req"/></StgValue>
</operation>

<operation id="1391" st_id="74" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:802 %gmem_load_166_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_132, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_166_req"/></StgValue>
</operation>

<operation id="1392" st_id="74" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:811 %gmem_load_167_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_133, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_167_req"/></StgValue>
</operation>

<operation id="1393" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="64" op_0_bw="58">
<![CDATA[
.split:818 %p_cast397_cast = sext i58 %p_cast104

]]></Node>
<StgValue><ssdm name="p_cast397_cast"/></StgValue>
</operation>

<operation id="1394" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:819 %gmem_addr_134 = getelementptr i512 %gmem, i64 %p_cast397_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_134"/></StgValue>
</operation>

<operation id="1395" st_id="74" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:820 %gmem_load_168_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_134, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_168_req"/></StgValue>
</operation>

<operation id="1396" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:825 %empty_594 = add i64 %empty_567, i64 36

]]></Node>
<StgValue><ssdm name="empty_594"/></StgValue>
</operation>

<operation id="1397" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:826 %p_cast105 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_594, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast105"/></StgValue>
</operation>
</state>

<state id="75" st_id="76">

<operation id="1398" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:128 %out_deg_buffer_b_addr = getelementptr i32 %out_deg_buffer_b, i64 0, i64 %tmp_101_cast

]]></Node>
<StgValue><ssdm name="out_deg_buffer_b_addr"/></StgValue>
</operation>

<operation id="1399" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:752 %store_ln56 = store i32 %empty_569, i12 %out_deg_buffer_b_addr

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1400" st_id="75" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:759 %empty_571 = lshr i512 %gmem_addr_127_read, i512 %p_cast542_cast

]]></Node>
<StgValue><ssdm name="empty_571"/></StgValue>
</operation>

<operation id="1401" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="512">
<![CDATA[
.split:760 %empty_572 = trunc i512 %empty_571

]]></Node>
<StgValue><ssdm name="empty_572"/></StgValue>
</operation>

<operation id="1402" st_id="75" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:767 %gmem_addr_128_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_128

]]></Node>
<StgValue><ssdm name="gmem_addr_128_read"/></StgValue>
</operation>

<operation id="1403" st_id="75" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:775 %gmem_load_163_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_129, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_163_req"/></StgValue>
</operation>

<operation id="1404" st_id="75" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:784 %gmem_load_164_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_130, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_164_req"/></StgValue>
</operation>

<operation id="1405" st_id="75" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:793 %gmem_load_165_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_131, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_165_req"/></StgValue>
</operation>

<operation id="1406" st_id="75" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:802 %gmem_load_166_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_132, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_166_req"/></StgValue>
</operation>

<operation id="1407" st_id="75" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:811 %gmem_load_167_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_133, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_167_req"/></StgValue>
</operation>

<operation id="1408" st_id="75" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:820 %gmem_load_168_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_134, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_168_req"/></StgValue>
</operation>

<operation id="1409" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="64" op_0_bw="58">
<![CDATA[
.split:827 %p_cast399_cast = sext i58 %p_cast105

]]></Node>
<StgValue><ssdm name="p_cast399_cast"/></StgValue>
</operation>

<operation id="1410" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:828 %gmem_addr_135 = getelementptr i512 %gmem, i64 %p_cast399_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_135"/></StgValue>
</operation>

<operation id="1411" st_id="75" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:829 %gmem_load_169_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_135, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_169_req"/></StgValue>
</operation>

<operation id="1412" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:834 %empty_597 = add i64 %empty_567, i64 40

]]></Node>
<StgValue><ssdm name="empty_597"/></StgValue>
</operation>

<operation id="1413" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:835 %p_cast106 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_597, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast106"/></StgValue>
</operation>
</state>

<state id="76" st_id="77">

<operation id="1414" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:129 %out_deg_buffer_b_addr_1 = getelementptr i32 %out_deg_buffer_b, i64 0, i64 %tmp_77

]]></Node>
<StgValue><ssdm name="out_deg_buffer_b_addr_1"/></StgValue>
</operation>

<operation id="1415" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:761 %store_ln56 = store i32 %empty_572, i12 %out_deg_buffer_b_addr_1

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1416" st_id="76" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:768 %empty_574 = lshr i512 %gmem_addr_128_read, i512 %p_cast543_cast

]]></Node>
<StgValue><ssdm name="empty_574"/></StgValue>
</operation>

<operation id="1417" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="512">
<![CDATA[
.split:769 %empty_575 = trunc i512 %empty_574

]]></Node>
<StgValue><ssdm name="empty_575"/></StgValue>
</operation>

<operation id="1418" st_id="76" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:776 %gmem_addr_129_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_129

]]></Node>
<StgValue><ssdm name="gmem_addr_129_read"/></StgValue>
</operation>

<operation id="1419" st_id="76" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:784 %gmem_load_164_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_130, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_164_req"/></StgValue>
</operation>

<operation id="1420" st_id="76" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:793 %gmem_load_165_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_131, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_165_req"/></StgValue>
</operation>

<operation id="1421" st_id="76" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:802 %gmem_load_166_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_132, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_166_req"/></StgValue>
</operation>

<operation id="1422" st_id="76" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:811 %gmem_load_167_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_133, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_167_req"/></StgValue>
</operation>

<operation id="1423" st_id="76" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:820 %gmem_load_168_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_134, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_168_req"/></StgValue>
</operation>

<operation id="1424" st_id="76" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:829 %gmem_load_169_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_135, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_169_req"/></StgValue>
</operation>

<operation id="1425" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="64" op_0_bw="58">
<![CDATA[
.split:836 %p_cast401_cast = sext i58 %p_cast106

]]></Node>
<StgValue><ssdm name="p_cast401_cast"/></StgValue>
</operation>

<operation id="1426" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:837 %gmem_addr_136 = getelementptr i512 %gmem, i64 %p_cast401_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_136"/></StgValue>
</operation>

<operation id="1427" st_id="76" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:838 %gmem_load_170_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_136, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_170_req"/></StgValue>
</operation>

<operation id="1428" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:843 %empty_600 = add i64 %empty_567, i64 44

]]></Node>
<StgValue><ssdm name="empty_600"/></StgValue>
</operation>

<operation id="1429" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:844 %p_cast107 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_600, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast107"/></StgValue>
</operation>
</state>

<state id="77" st_id="78">

<operation id="1430" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:130 %out_deg_buffer_b_addr_2 = getelementptr i32 %out_deg_buffer_b, i64 0, i64 %tmp_78

]]></Node>
<StgValue><ssdm name="out_deg_buffer_b_addr_2"/></StgValue>
</operation>

<operation id="1431" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:770 %store_ln56 = store i32 %empty_575, i12 %out_deg_buffer_b_addr_2

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1432" st_id="77" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:777 %empty_577 = lshr i512 %gmem_addr_129_read, i512 %p_cast544_cast

]]></Node>
<StgValue><ssdm name="empty_577"/></StgValue>
</operation>

<operation id="1433" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="512">
<![CDATA[
.split:778 %empty_578 = trunc i512 %empty_577

]]></Node>
<StgValue><ssdm name="empty_578"/></StgValue>
</operation>

<operation id="1434" st_id="77" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:785 %gmem_addr_130_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_130

]]></Node>
<StgValue><ssdm name="gmem_addr_130_read"/></StgValue>
</operation>

<operation id="1435" st_id="77" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:793 %gmem_load_165_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_131, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_165_req"/></StgValue>
</operation>

<operation id="1436" st_id="77" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:802 %gmem_load_166_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_132, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_166_req"/></StgValue>
</operation>

<operation id="1437" st_id="77" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:811 %gmem_load_167_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_133, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_167_req"/></StgValue>
</operation>

<operation id="1438" st_id="77" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:820 %gmem_load_168_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_134, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_168_req"/></StgValue>
</operation>

<operation id="1439" st_id="77" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:829 %gmem_load_169_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_135, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_169_req"/></StgValue>
</operation>

<operation id="1440" st_id="77" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:838 %gmem_load_170_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_136, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_170_req"/></StgValue>
</operation>

<operation id="1441" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="64" op_0_bw="58">
<![CDATA[
.split:845 %p_cast403_cast = sext i58 %p_cast107

]]></Node>
<StgValue><ssdm name="p_cast403_cast"/></StgValue>
</operation>

<operation id="1442" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:846 %gmem_addr_137 = getelementptr i512 %gmem, i64 %p_cast403_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_137"/></StgValue>
</operation>

<operation id="1443" st_id="77" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:847 %gmem_load_171_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_137, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_171_req"/></StgValue>
</operation>

<operation id="1444" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:852 %empty_603 = add i64 %empty_567, i64 48

]]></Node>
<StgValue><ssdm name="empty_603"/></StgValue>
</operation>

<operation id="1445" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:853 %p_cast108 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_603, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast108"/></StgValue>
</operation>
</state>

<state id="78" st_id="79">

<operation id="1446" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:131 %out_deg_buffer_b_addr_3 = getelementptr i32 %out_deg_buffer_b, i64 0, i64 %tmp_79

]]></Node>
<StgValue><ssdm name="out_deg_buffer_b_addr_3"/></StgValue>
</operation>

<operation id="1447" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:779 %store_ln56 = store i32 %empty_578, i12 %out_deg_buffer_b_addr_3

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1448" st_id="78" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:786 %empty_580 = lshr i512 %gmem_addr_130_read, i512 %p_cast545_cast

]]></Node>
<StgValue><ssdm name="empty_580"/></StgValue>
</operation>

<operation id="1449" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="512">
<![CDATA[
.split:787 %empty_581 = trunc i512 %empty_580

]]></Node>
<StgValue><ssdm name="empty_581"/></StgValue>
</operation>

<operation id="1450" st_id="78" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:794 %gmem_addr_131_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_131

]]></Node>
<StgValue><ssdm name="gmem_addr_131_read"/></StgValue>
</operation>

<operation id="1451" st_id="78" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:802 %gmem_load_166_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_132, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_166_req"/></StgValue>
</operation>

<operation id="1452" st_id="78" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:811 %gmem_load_167_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_133, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_167_req"/></StgValue>
</operation>

<operation id="1453" st_id="78" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:820 %gmem_load_168_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_134, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_168_req"/></StgValue>
</operation>

<operation id="1454" st_id="78" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:829 %gmem_load_169_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_135, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_169_req"/></StgValue>
</operation>

<operation id="1455" st_id="78" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:838 %gmem_load_170_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_136, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_170_req"/></StgValue>
</operation>

<operation id="1456" st_id="78" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:847 %gmem_load_171_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_137, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_171_req"/></StgValue>
</operation>

<operation id="1457" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="64" op_0_bw="58">
<![CDATA[
.split:854 %p_cast405_cast = sext i58 %p_cast108

]]></Node>
<StgValue><ssdm name="p_cast405_cast"/></StgValue>
</operation>

<operation id="1458" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:855 %gmem_addr_138 = getelementptr i512 %gmem, i64 %p_cast405_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_138"/></StgValue>
</operation>

<operation id="1459" st_id="78" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:856 %gmem_load_172_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_138, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_172_req"/></StgValue>
</operation>

<operation id="1460" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:861 %empty_606 = add i64 %empty_567, i64 52

]]></Node>
<StgValue><ssdm name="empty_606"/></StgValue>
</operation>

<operation id="1461" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:862 %p_cast109 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_606, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast109"/></StgValue>
</operation>
</state>

<state id="79" st_id="80">

<operation id="1462" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:132 %out_deg_buffer_b_addr_4 = getelementptr i32 %out_deg_buffer_b, i64 0, i64 %tmp_80

]]></Node>
<StgValue><ssdm name="out_deg_buffer_b_addr_4"/></StgValue>
</operation>

<operation id="1463" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:788 %store_ln56 = store i32 %empty_581, i12 %out_deg_buffer_b_addr_4

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1464" st_id="79" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:795 %empty_583 = lshr i512 %gmem_addr_131_read, i512 %p_cast546_cast

]]></Node>
<StgValue><ssdm name="empty_583"/></StgValue>
</operation>

<operation id="1465" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="512">
<![CDATA[
.split:796 %empty_584 = trunc i512 %empty_583

]]></Node>
<StgValue><ssdm name="empty_584"/></StgValue>
</operation>

<operation id="1466" st_id="79" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:803 %gmem_addr_132_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_132

]]></Node>
<StgValue><ssdm name="gmem_addr_132_read"/></StgValue>
</operation>

<operation id="1467" st_id="79" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:811 %gmem_load_167_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_133, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_167_req"/></StgValue>
</operation>

<operation id="1468" st_id="79" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:820 %gmem_load_168_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_134, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_168_req"/></StgValue>
</operation>

<operation id="1469" st_id="79" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:829 %gmem_load_169_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_135, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_169_req"/></StgValue>
</operation>

<operation id="1470" st_id="79" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:838 %gmem_load_170_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_136, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_170_req"/></StgValue>
</operation>

<operation id="1471" st_id="79" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:847 %gmem_load_171_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_137, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_171_req"/></StgValue>
</operation>

<operation id="1472" st_id="79" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:856 %gmem_load_172_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_138, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_172_req"/></StgValue>
</operation>

<operation id="1473" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="64" op_0_bw="58">
<![CDATA[
.split:863 %p_cast407_cast = sext i58 %p_cast109

]]></Node>
<StgValue><ssdm name="p_cast407_cast"/></StgValue>
</operation>

<operation id="1474" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:864 %gmem_addr_139 = getelementptr i512 %gmem, i64 %p_cast407_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_139"/></StgValue>
</operation>

<operation id="1475" st_id="79" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:865 %gmem_load_173_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_139, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_173_req"/></StgValue>
</operation>

<operation id="1476" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:870 %empty_609 = add i64 %empty_567, i64 56

]]></Node>
<StgValue><ssdm name="empty_609"/></StgValue>
</operation>

<operation id="1477" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:871 %p_cast110 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_609, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast110"/></StgValue>
</operation>
</state>

<state id="80" st_id="81">

<operation id="1478" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:133 %out_deg_buffer_b_addr_5 = getelementptr i32 %out_deg_buffer_b, i64 0, i64 %tmp_81

]]></Node>
<StgValue><ssdm name="out_deg_buffer_b_addr_5"/></StgValue>
</operation>

<operation id="1479" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:797 %store_ln56 = store i32 %empty_584, i12 %out_deg_buffer_b_addr_5

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1480" st_id="80" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:804 %empty_586 = lshr i512 %gmem_addr_132_read, i512 %p_cast547_cast

]]></Node>
<StgValue><ssdm name="empty_586"/></StgValue>
</operation>

<operation id="1481" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="512">
<![CDATA[
.split:805 %empty_587 = trunc i512 %empty_586

]]></Node>
<StgValue><ssdm name="empty_587"/></StgValue>
</operation>

<operation id="1482" st_id="80" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:812 %gmem_addr_133_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_133

]]></Node>
<StgValue><ssdm name="gmem_addr_133_read"/></StgValue>
</operation>

<operation id="1483" st_id="80" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:820 %gmem_load_168_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_134, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_168_req"/></StgValue>
</operation>

<operation id="1484" st_id="80" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:829 %gmem_load_169_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_135, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_169_req"/></StgValue>
</operation>

<operation id="1485" st_id="80" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:838 %gmem_load_170_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_136, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_170_req"/></StgValue>
</operation>

<operation id="1486" st_id="80" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:847 %gmem_load_171_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_137, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_171_req"/></StgValue>
</operation>

<operation id="1487" st_id="80" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:856 %gmem_load_172_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_138, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_172_req"/></StgValue>
</operation>

<operation id="1488" st_id="80" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:865 %gmem_load_173_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_139, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_173_req"/></StgValue>
</operation>

<operation id="1489" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="64" op_0_bw="58">
<![CDATA[
.split:872 %p_cast409_cast = sext i58 %p_cast110

]]></Node>
<StgValue><ssdm name="p_cast409_cast"/></StgValue>
</operation>

<operation id="1490" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:873 %gmem_addr_140 = getelementptr i512 %gmem, i64 %p_cast409_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_140"/></StgValue>
</operation>

<operation id="1491" st_id="80" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:874 %gmem_load_174_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_140, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_174_req"/></StgValue>
</operation>

<operation id="1492" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:879 %empty_612 = add i64 %empty_567, i64 60

]]></Node>
<StgValue><ssdm name="empty_612"/></StgValue>
</operation>

<operation id="1493" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:880 %p_cast111 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_612, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast111"/></StgValue>
</operation>
</state>

<state id="81" st_id="82">

<operation id="1494" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:134 %out_deg_buffer_b_addr_6 = getelementptr i32 %out_deg_buffer_b, i64 0, i64 %tmp_82

]]></Node>
<StgValue><ssdm name="out_deg_buffer_b_addr_6"/></StgValue>
</operation>

<operation id="1495" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:806 %store_ln56 = store i32 %empty_587, i12 %out_deg_buffer_b_addr_6

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1496" st_id="81" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:813 %empty_589 = lshr i512 %gmem_addr_133_read, i512 %p_cast548_cast

]]></Node>
<StgValue><ssdm name="empty_589"/></StgValue>
</operation>

<operation id="1497" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="512">
<![CDATA[
.split:814 %empty_590 = trunc i512 %empty_589

]]></Node>
<StgValue><ssdm name="empty_590"/></StgValue>
</operation>

<operation id="1498" st_id="81" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:821 %gmem_addr_134_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_134

]]></Node>
<StgValue><ssdm name="gmem_addr_134_read"/></StgValue>
</operation>

<operation id="1499" st_id="81" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:829 %gmem_load_169_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_135, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_169_req"/></StgValue>
</operation>

<operation id="1500" st_id="81" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:838 %gmem_load_170_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_136, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_170_req"/></StgValue>
</operation>

<operation id="1501" st_id="81" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:847 %gmem_load_171_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_137, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_171_req"/></StgValue>
</operation>

<operation id="1502" st_id="81" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:856 %gmem_load_172_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_138, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_172_req"/></StgValue>
</operation>

<operation id="1503" st_id="81" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:865 %gmem_load_173_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_139, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_173_req"/></StgValue>
</operation>

<operation id="1504" st_id="81" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:874 %gmem_load_174_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_140, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_174_req"/></StgValue>
</operation>

<operation id="1505" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="64" op_0_bw="58">
<![CDATA[
.split:881 %p_cast411_cast = sext i58 %p_cast111

]]></Node>
<StgValue><ssdm name="p_cast411_cast"/></StgValue>
</operation>

<operation id="1506" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:882 %gmem_addr_141 = getelementptr i512 %gmem, i64 %p_cast411_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_141"/></StgValue>
</operation>

<operation id="1507" st_id="81" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:883 %gmem_load_175_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_141, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_175_req"/></StgValue>
</operation>

<operation id="1508" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:888 %empty_615 = add i64 %empty_567, i64 64

]]></Node>
<StgValue><ssdm name="empty_615"/></StgValue>
</operation>

<operation id="1509" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:889 %p_cast112 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_615, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast112"/></StgValue>
</operation>
</state>

<state id="82" st_id="83">

<operation id="1510" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:135 %out_deg_buffer_b_addr_7 = getelementptr i32 %out_deg_buffer_b, i64 0, i64 %tmp_83

]]></Node>
<StgValue><ssdm name="out_deg_buffer_b_addr_7"/></StgValue>
</operation>

<operation id="1511" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:815 %store_ln56 = store i32 %empty_590, i12 %out_deg_buffer_b_addr_7

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1512" st_id="82" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:822 %empty_592 = lshr i512 %gmem_addr_134_read, i512 %p_cast549_cast

]]></Node>
<StgValue><ssdm name="empty_592"/></StgValue>
</operation>

<operation id="1513" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="512">
<![CDATA[
.split:823 %empty_593 = trunc i512 %empty_592

]]></Node>
<StgValue><ssdm name="empty_593"/></StgValue>
</operation>

<operation id="1514" st_id="82" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:830 %gmem_addr_135_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_135

]]></Node>
<StgValue><ssdm name="gmem_addr_135_read"/></StgValue>
</operation>

<operation id="1515" st_id="82" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:838 %gmem_load_170_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_136, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_170_req"/></StgValue>
</operation>

<operation id="1516" st_id="82" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:847 %gmem_load_171_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_137, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_171_req"/></StgValue>
</operation>

<operation id="1517" st_id="82" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:856 %gmem_load_172_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_138, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_172_req"/></StgValue>
</operation>

<operation id="1518" st_id="82" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:865 %gmem_load_173_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_139, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_173_req"/></StgValue>
</operation>

<operation id="1519" st_id="82" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:874 %gmem_load_174_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_140, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_174_req"/></StgValue>
</operation>

<operation id="1520" st_id="82" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:883 %gmem_load_175_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_141, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_175_req"/></StgValue>
</operation>

<operation id="1521" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="64" op_0_bw="58">
<![CDATA[
.split:890 %p_cast413_cast = sext i58 %p_cast112

]]></Node>
<StgValue><ssdm name="p_cast413_cast"/></StgValue>
</operation>

<operation id="1522" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:891 %gmem_addr_142 = getelementptr i512 %gmem, i64 %p_cast413_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_142"/></StgValue>
</operation>

<operation id="1523" st_id="82" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:892 %gmem_load_176_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_142, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_176_req"/></StgValue>
</operation>

<operation id="1524" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:897 %empty_618 = add i64 %empty_567, i64 68

]]></Node>
<StgValue><ssdm name="empty_618"/></StgValue>
</operation>

<operation id="1525" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:898 %p_cast113 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_618, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast113"/></StgValue>
</operation>
</state>

<state id="83" st_id="84">

<operation id="1526" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:136 %out_deg_buffer_b_addr_8 = getelementptr i32 %out_deg_buffer_b, i64 0, i64 %tmp_84

]]></Node>
<StgValue><ssdm name="out_deg_buffer_b_addr_8"/></StgValue>
</operation>

<operation id="1527" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:824 %store_ln56 = store i32 %empty_593, i12 %out_deg_buffer_b_addr_8

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1528" st_id="83" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:831 %empty_595 = lshr i512 %gmem_addr_135_read, i512 %p_cast550_cast

]]></Node>
<StgValue><ssdm name="empty_595"/></StgValue>
</operation>

<operation id="1529" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="512">
<![CDATA[
.split:832 %empty_596 = trunc i512 %empty_595

]]></Node>
<StgValue><ssdm name="empty_596"/></StgValue>
</operation>

<operation id="1530" st_id="83" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:839 %gmem_addr_136_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_136

]]></Node>
<StgValue><ssdm name="gmem_addr_136_read"/></StgValue>
</operation>

<operation id="1531" st_id="83" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:847 %gmem_load_171_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_137, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_171_req"/></StgValue>
</operation>

<operation id="1532" st_id="83" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:856 %gmem_load_172_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_138, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_172_req"/></StgValue>
</operation>

<operation id="1533" st_id="83" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:865 %gmem_load_173_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_139, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_173_req"/></StgValue>
</operation>

<operation id="1534" st_id="83" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:874 %gmem_load_174_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_140, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_174_req"/></StgValue>
</operation>

<operation id="1535" st_id="83" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:883 %gmem_load_175_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_141, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_175_req"/></StgValue>
</operation>

<operation id="1536" st_id="83" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:892 %gmem_load_176_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_142, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_176_req"/></StgValue>
</operation>

<operation id="1537" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="64" op_0_bw="58">
<![CDATA[
.split:899 %p_cast415_cast = sext i58 %p_cast113

]]></Node>
<StgValue><ssdm name="p_cast415_cast"/></StgValue>
</operation>

<operation id="1538" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:900 %gmem_addr_143 = getelementptr i512 %gmem, i64 %p_cast415_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_143"/></StgValue>
</operation>

<operation id="1539" st_id="83" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:901 %gmem_load_177_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_143, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_177_req"/></StgValue>
</operation>

<operation id="1540" st_id="83" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:906 %empty_621 = add i64 %empty_567, i64 72

]]></Node>
<StgValue><ssdm name="empty_621"/></StgValue>
</operation>

<operation id="1541" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:907 %p_cast114 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_621, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast114"/></StgValue>
</operation>
</state>

<state id="84" st_id="85">

<operation id="1542" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:137 %out_deg_buffer_b_addr_9 = getelementptr i32 %out_deg_buffer_b, i64 0, i64 %tmp_85

]]></Node>
<StgValue><ssdm name="out_deg_buffer_b_addr_9"/></StgValue>
</operation>

<operation id="1543" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:833 %store_ln56 = store i32 %empty_596, i12 %out_deg_buffer_b_addr_9

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1544" st_id="84" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:840 %empty_598 = lshr i512 %gmem_addr_136_read, i512 %p_cast551_cast

]]></Node>
<StgValue><ssdm name="empty_598"/></StgValue>
</operation>

<operation id="1545" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="512">
<![CDATA[
.split:841 %empty_599 = trunc i512 %empty_598

]]></Node>
<StgValue><ssdm name="empty_599"/></StgValue>
</operation>

<operation id="1546" st_id="84" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:848 %gmem_addr_137_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_137

]]></Node>
<StgValue><ssdm name="gmem_addr_137_read"/></StgValue>
</operation>

<operation id="1547" st_id="84" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:856 %gmem_load_172_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_138, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_172_req"/></StgValue>
</operation>

<operation id="1548" st_id="84" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:865 %gmem_load_173_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_139, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_173_req"/></StgValue>
</operation>

<operation id="1549" st_id="84" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:874 %gmem_load_174_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_140, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_174_req"/></StgValue>
</operation>

<operation id="1550" st_id="84" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:883 %gmem_load_175_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_141, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_175_req"/></StgValue>
</operation>

<operation id="1551" st_id="84" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:892 %gmem_load_176_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_142, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_176_req"/></StgValue>
</operation>

<operation id="1552" st_id="84" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:901 %gmem_load_177_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_143, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_177_req"/></StgValue>
</operation>

<operation id="1553" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="58">
<![CDATA[
.split:908 %p_cast417_cast = sext i58 %p_cast114

]]></Node>
<StgValue><ssdm name="p_cast417_cast"/></StgValue>
</operation>

<operation id="1554" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:909 %gmem_addr_144 = getelementptr i512 %gmem, i64 %p_cast417_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_144"/></StgValue>
</operation>

<operation id="1555" st_id="84" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:910 %gmem_load_178_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_144, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_178_req"/></StgValue>
</operation>

<operation id="1556" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:915 %empty_624 = add i64 %empty_567, i64 76

]]></Node>
<StgValue><ssdm name="empty_624"/></StgValue>
</operation>

<operation id="1557" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:916 %p_cast115 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_624, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast115"/></StgValue>
</operation>
</state>

<state id="85" st_id="86">

<operation id="1558" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:138 %out_deg_buffer_b_addr_10 = getelementptr i32 %out_deg_buffer_b, i64 0, i64 %tmp_86

]]></Node>
<StgValue><ssdm name="out_deg_buffer_b_addr_10"/></StgValue>
</operation>

<operation id="1559" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:842 %store_ln56 = store i32 %empty_599, i12 %out_deg_buffer_b_addr_10

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1560" st_id="85" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:849 %empty_601 = lshr i512 %gmem_addr_137_read, i512 %p_cast552_cast

]]></Node>
<StgValue><ssdm name="empty_601"/></StgValue>
</operation>

<operation id="1561" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="512">
<![CDATA[
.split:850 %empty_602 = trunc i512 %empty_601

]]></Node>
<StgValue><ssdm name="empty_602"/></StgValue>
</operation>

<operation id="1562" st_id="85" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:857 %gmem_addr_138_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_138

]]></Node>
<StgValue><ssdm name="gmem_addr_138_read"/></StgValue>
</operation>

<operation id="1563" st_id="85" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:865 %gmem_load_173_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_139, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_173_req"/></StgValue>
</operation>

<operation id="1564" st_id="85" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:874 %gmem_load_174_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_140, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_174_req"/></StgValue>
</operation>

<operation id="1565" st_id="85" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:883 %gmem_load_175_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_141, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_175_req"/></StgValue>
</operation>

<operation id="1566" st_id="85" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:892 %gmem_load_176_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_142, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_176_req"/></StgValue>
</operation>

<operation id="1567" st_id="85" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:901 %gmem_load_177_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_143, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_177_req"/></StgValue>
</operation>

<operation id="1568" st_id="85" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:910 %gmem_load_178_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_144, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_178_req"/></StgValue>
</operation>

<operation id="1569" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="64" op_0_bw="58">
<![CDATA[
.split:917 %p_cast419_cast = sext i58 %p_cast115

]]></Node>
<StgValue><ssdm name="p_cast419_cast"/></StgValue>
</operation>

<operation id="1570" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:918 %gmem_addr_145 = getelementptr i512 %gmem, i64 %p_cast419_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_145"/></StgValue>
</operation>

<operation id="1571" st_id="85" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:919 %gmem_load_179_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_145, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_179_req"/></StgValue>
</operation>

<operation id="1572" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:924 %empty_627 = add i64 %empty_567, i64 80

]]></Node>
<StgValue><ssdm name="empty_627"/></StgValue>
</operation>

<operation id="1573" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:925 %p_cast116 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_627, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast116"/></StgValue>
</operation>
</state>

<state id="86" st_id="87">

<operation id="1574" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:139 %out_deg_buffer_b_addr_11 = getelementptr i32 %out_deg_buffer_b, i64 0, i64 %tmp_87

]]></Node>
<StgValue><ssdm name="out_deg_buffer_b_addr_11"/></StgValue>
</operation>

<operation id="1575" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:851 %store_ln56 = store i32 %empty_602, i12 %out_deg_buffer_b_addr_11

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1576" st_id="86" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:858 %empty_604 = lshr i512 %gmem_addr_138_read, i512 %p_cast553_cast

]]></Node>
<StgValue><ssdm name="empty_604"/></StgValue>
</operation>

<operation id="1577" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="512">
<![CDATA[
.split:859 %empty_605 = trunc i512 %empty_604

]]></Node>
<StgValue><ssdm name="empty_605"/></StgValue>
</operation>

<operation id="1578" st_id="86" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:866 %gmem_addr_139_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_139

]]></Node>
<StgValue><ssdm name="gmem_addr_139_read"/></StgValue>
</operation>

<operation id="1579" st_id="86" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:874 %gmem_load_174_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_140, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_174_req"/></StgValue>
</operation>

<operation id="1580" st_id="86" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:883 %gmem_load_175_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_141, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_175_req"/></StgValue>
</operation>

<operation id="1581" st_id="86" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:892 %gmem_load_176_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_142, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_176_req"/></StgValue>
</operation>

<operation id="1582" st_id="86" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:901 %gmem_load_177_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_143, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_177_req"/></StgValue>
</operation>

<operation id="1583" st_id="86" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:910 %gmem_load_178_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_144, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_178_req"/></StgValue>
</operation>

<operation id="1584" st_id="86" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:919 %gmem_load_179_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_145, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_179_req"/></StgValue>
</operation>

<operation id="1585" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="64" op_0_bw="58">
<![CDATA[
.split:926 %p_cast421_cast = sext i58 %p_cast116

]]></Node>
<StgValue><ssdm name="p_cast421_cast"/></StgValue>
</operation>

<operation id="1586" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:927 %gmem_addr_146 = getelementptr i512 %gmem, i64 %p_cast421_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_146"/></StgValue>
</operation>

<operation id="1587" st_id="86" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:928 %gmem_load_180_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_146, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_180_req"/></StgValue>
</operation>

<operation id="1588" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:933 %empty_630 = add i64 %empty_567, i64 84

]]></Node>
<StgValue><ssdm name="empty_630"/></StgValue>
</operation>

<operation id="1589" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:934 %p_cast117 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_630, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast117"/></StgValue>
</operation>
</state>

<state id="87" st_id="88">

<operation id="1590" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:140 %out_deg_buffer_b_addr_12 = getelementptr i32 %out_deg_buffer_b, i64 0, i64 %tmp_88

]]></Node>
<StgValue><ssdm name="out_deg_buffer_b_addr_12"/></StgValue>
</operation>

<operation id="1591" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:860 %store_ln56 = store i32 %empty_605, i12 %out_deg_buffer_b_addr_12

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1592" st_id="87" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:867 %empty_607 = lshr i512 %gmem_addr_139_read, i512 %p_cast554_cast

]]></Node>
<StgValue><ssdm name="empty_607"/></StgValue>
</operation>

<operation id="1593" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="512">
<![CDATA[
.split:868 %empty_608 = trunc i512 %empty_607

]]></Node>
<StgValue><ssdm name="empty_608"/></StgValue>
</operation>

<operation id="1594" st_id="87" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:875 %gmem_addr_140_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_140

]]></Node>
<StgValue><ssdm name="gmem_addr_140_read"/></StgValue>
</operation>

<operation id="1595" st_id="87" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:883 %gmem_load_175_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_141, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_175_req"/></StgValue>
</operation>

<operation id="1596" st_id="87" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:892 %gmem_load_176_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_142, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_176_req"/></StgValue>
</operation>

<operation id="1597" st_id="87" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:901 %gmem_load_177_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_143, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_177_req"/></StgValue>
</operation>

<operation id="1598" st_id="87" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:910 %gmem_load_178_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_144, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_178_req"/></StgValue>
</operation>

<operation id="1599" st_id="87" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:919 %gmem_load_179_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_145, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_179_req"/></StgValue>
</operation>

<operation id="1600" st_id="87" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:928 %gmem_load_180_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_146, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_180_req"/></StgValue>
</operation>

<operation id="1601" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="64" op_0_bw="58">
<![CDATA[
.split:935 %p_cast423_cast = sext i58 %p_cast117

]]></Node>
<StgValue><ssdm name="p_cast423_cast"/></StgValue>
</operation>

<operation id="1602" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:936 %gmem_addr_147 = getelementptr i512 %gmem, i64 %p_cast423_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_147"/></StgValue>
</operation>

<operation id="1603" st_id="87" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:937 %gmem_load_181_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_147, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_181_req"/></StgValue>
</operation>

<operation id="1604" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:942 %empty_633 = add i64 %empty_567, i64 88

]]></Node>
<StgValue><ssdm name="empty_633"/></StgValue>
</operation>

<operation id="1605" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:943 %p_cast118 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_633, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast118"/></StgValue>
</operation>
</state>

<state id="88" st_id="89">

<operation id="1606" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:141 %out_deg_buffer_b_addr_13 = getelementptr i32 %out_deg_buffer_b, i64 0, i64 %tmp_89

]]></Node>
<StgValue><ssdm name="out_deg_buffer_b_addr_13"/></StgValue>
</operation>

<operation id="1607" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:869 %store_ln56 = store i32 %empty_608, i12 %out_deg_buffer_b_addr_13

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1608" st_id="88" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:876 %empty_610 = lshr i512 %gmem_addr_140_read, i512 %p_cast555_cast

]]></Node>
<StgValue><ssdm name="empty_610"/></StgValue>
</operation>

<operation id="1609" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="512">
<![CDATA[
.split:877 %empty_611 = trunc i512 %empty_610

]]></Node>
<StgValue><ssdm name="empty_611"/></StgValue>
</operation>

<operation id="1610" st_id="88" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:884 %gmem_addr_141_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_141

]]></Node>
<StgValue><ssdm name="gmem_addr_141_read"/></StgValue>
</operation>

<operation id="1611" st_id="88" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:892 %gmem_load_176_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_142, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_176_req"/></StgValue>
</operation>

<operation id="1612" st_id="88" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:901 %gmem_load_177_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_143, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_177_req"/></StgValue>
</operation>

<operation id="1613" st_id="88" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:910 %gmem_load_178_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_144, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_178_req"/></StgValue>
</operation>

<operation id="1614" st_id="88" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:919 %gmem_load_179_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_145, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_179_req"/></StgValue>
</operation>

<operation id="1615" st_id="88" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:928 %gmem_load_180_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_146, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_180_req"/></StgValue>
</operation>

<operation id="1616" st_id="88" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:937 %gmem_load_181_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_147, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_181_req"/></StgValue>
</operation>

<operation id="1617" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="64" op_0_bw="58">
<![CDATA[
.split:944 %p_cast425_cast = sext i58 %p_cast118

]]></Node>
<StgValue><ssdm name="p_cast425_cast"/></StgValue>
</operation>

<operation id="1618" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:945 %gmem_addr_148 = getelementptr i512 %gmem, i64 %p_cast425_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_148"/></StgValue>
</operation>

<operation id="1619" st_id="88" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:946 %gmem_load_182_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_148, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_182_req"/></StgValue>
</operation>

<operation id="1620" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:951 %empty_636 = add i64 %empty_567, i64 92

]]></Node>
<StgValue><ssdm name="empty_636"/></StgValue>
</operation>

<operation id="1621" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:952 %p_cast119 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_636, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast119"/></StgValue>
</operation>
</state>

<state id="89" st_id="90">

<operation id="1622" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:142 %out_deg_buffer_b_addr_14 = getelementptr i32 %out_deg_buffer_b, i64 0, i64 %tmp_90

]]></Node>
<StgValue><ssdm name="out_deg_buffer_b_addr_14"/></StgValue>
</operation>

<operation id="1623" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:878 %store_ln56 = store i32 %empty_611, i12 %out_deg_buffer_b_addr_14

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1624" st_id="89" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:885 %empty_613 = lshr i512 %gmem_addr_141_read, i512 %zext_ln72_cast

]]></Node>
<StgValue><ssdm name="empty_613"/></StgValue>
</operation>

<operation id="1625" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="512">
<![CDATA[
.split:886 %empty_614 = trunc i512 %empty_613

]]></Node>
<StgValue><ssdm name="empty_614"/></StgValue>
</operation>

<operation id="1626" st_id="89" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:893 %gmem_addr_142_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_142

]]></Node>
<StgValue><ssdm name="gmem_addr_142_read"/></StgValue>
</operation>

<operation id="1627" st_id="89" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:901 %gmem_load_177_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_143, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_177_req"/></StgValue>
</operation>

<operation id="1628" st_id="89" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:910 %gmem_load_178_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_144, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_178_req"/></StgValue>
</operation>

<operation id="1629" st_id="89" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:919 %gmem_load_179_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_145, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_179_req"/></StgValue>
</operation>

<operation id="1630" st_id="89" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:928 %gmem_load_180_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_146, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_180_req"/></StgValue>
</operation>

<operation id="1631" st_id="89" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:937 %gmem_load_181_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_147, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_181_req"/></StgValue>
</operation>

<operation id="1632" st_id="89" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:946 %gmem_load_182_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_148, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_182_req"/></StgValue>
</operation>

<operation id="1633" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="64" op_0_bw="58">
<![CDATA[
.split:953 %p_cast427_cast = sext i58 %p_cast119

]]></Node>
<StgValue><ssdm name="p_cast427_cast"/></StgValue>
</operation>

<operation id="1634" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:954 %gmem_addr_149 = getelementptr i512 %gmem, i64 %p_cast427_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_149"/></StgValue>
</operation>

<operation id="1635" st_id="89" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:955 %gmem_load_183_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_149, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_183_req"/></StgValue>
</operation>

<operation id="1636" st_id="89" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:960 %empty_639 = add i64 %empty_567, i64 96

]]></Node>
<StgValue><ssdm name="empty_639"/></StgValue>
</operation>

<operation id="1637" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:961 %p_cast120 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_639, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast120"/></StgValue>
</operation>
</state>

<state id="90" st_id="91">

<operation id="1638" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:143 %out_deg_buffer_b_addr_15 = getelementptr i32 %out_deg_buffer_b, i64 0, i64 %tmp_91

]]></Node>
<StgValue><ssdm name="out_deg_buffer_b_addr_15"/></StgValue>
</operation>

<operation id="1639" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:887 %store_ln56 = store i32 %empty_614, i12 %out_deg_buffer_b_addr_15

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1640" st_id="90" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:894 %empty_616 = lshr i512 %gmem_addr_142_read, i512 %p_cast541_cast

]]></Node>
<StgValue><ssdm name="empty_616"/></StgValue>
</operation>

<operation id="1641" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="512">
<![CDATA[
.split:895 %empty_617 = trunc i512 %empty_616

]]></Node>
<StgValue><ssdm name="empty_617"/></StgValue>
</operation>

<operation id="1642" st_id="90" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:902 %gmem_addr_143_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_143

]]></Node>
<StgValue><ssdm name="gmem_addr_143_read"/></StgValue>
</operation>

<operation id="1643" st_id="90" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:910 %gmem_load_178_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_144, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_178_req"/></StgValue>
</operation>

<operation id="1644" st_id="90" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:919 %gmem_load_179_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_145, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_179_req"/></StgValue>
</operation>

<operation id="1645" st_id="90" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:928 %gmem_load_180_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_146, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_180_req"/></StgValue>
</operation>

<operation id="1646" st_id="90" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:937 %gmem_load_181_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_147, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_181_req"/></StgValue>
</operation>

<operation id="1647" st_id="90" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:946 %gmem_load_182_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_148, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_182_req"/></StgValue>
</operation>

<operation id="1648" st_id="90" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:955 %gmem_load_183_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_149, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_183_req"/></StgValue>
</operation>

<operation id="1649" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="64" op_0_bw="58">
<![CDATA[
.split:962 %p_cast429_cast = sext i58 %p_cast120

]]></Node>
<StgValue><ssdm name="p_cast429_cast"/></StgValue>
</operation>

<operation id="1650" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:963 %gmem_addr_150 = getelementptr i512 %gmem, i64 %p_cast429_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_150"/></StgValue>
</operation>

<operation id="1651" st_id="90" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:964 %gmem_load_184_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_150, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_184_req"/></StgValue>
</operation>

<operation id="1652" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:969 %empty_642 = add i64 %empty_567, i64 100

]]></Node>
<StgValue><ssdm name="empty_642"/></StgValue>
</operation>

<operation id="1653" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:970 %p_cast121 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_642, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast121"/></StgValue>
</operation>
</state>

<state id="91" st_id="92">

<operation id="1654" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:144 %out_deg_buffer_b_addr_16 = getelementptr i32 %out_deg_buffer_b, i64 0, i64 %tmp_92

]]></Node>
<StgValue><ssdm name="out_deg_buffer_b_addr_16"/></StgValue>
</operation>

<operation id="1655" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:896 %store_ln56 = store i32 %empty_617, i12 %out_deg_buffer_b_addr_16

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1656" st_id="91" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:903 %empty_619 = lshr i512 %gmem_addr_143_read, i512 %p_cast542_cast

]]></Node>
<StgValue><ssdm name="empty_619"/></StgValue>
</operation>

<operation id="1657" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="512">
<![CDATA[
.split:904 %empty_620 = trunc i512 %empty_619

]]></Node>
<StgValue><ssdm name="empty_620"/></StgValue>
</operation>

<operation id="1658" st_id="91" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:911 %gmem_addr_144_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_144

]]></Node>
<StgValue><ssdm name="gmem_addr_144_read"/></StgValue>
</operation>

<operation id="1659" st_id="91" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:919 %gmem_load_179_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_145, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_179_req"/></StgValue>
</operation>

<operation id="1660" st_id="91" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:928 %gmem_load_180_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_146, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_180_req"/></StgValue>
</operation>

<operation id="1661" st_id="91" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:937 %gmem_load_181_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_147, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_181_req"/></StgValue>
</operation>

<operation id="1662" st_id="91" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:946 %gmem_load_182_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_148, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_182_req"/></StgValue>
</operation>

<operation id="1663" st_id="91" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:955 %gmem_load_183_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_149, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_183_req"/></StgValue>
</operation>

<operation id="1664" st_id="91" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:964 %gmem_load_184_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_150, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_184_req"/></StgValue>
</operation>

<operation id="1665" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="64" op_0_bw="58">
<![CDATA[
.split:971 %p_cast431_cast = sext i58 %p_cast121

]]></Node>
<StgValue><ssdm name="p_cast431_cast"/></StgValue>
</operation>

<operation id="1666" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:972 %gmem_addr_151 = getelementptr i512 %gmem, i64 %p_cast431_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_151"/></StgValue>
</operation>

<operation id="1667" st_id="91" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:973 %gmem_load_185_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_151, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_185_req"/></StgValue>
</operation>

<operation id="1668" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:978 %empty_645 = add i64 %empty_567, i64 104

]]></Node>
<StgValue><ssdm name="empty_645"/></StgValue>
</operation>

<operation id="1669" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:979 %p_cast122 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_645, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast122"/></StgValue>
</operation>
</state>

<state id="92" st_id="93">

<operation id="1670" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:145 %out_deg_buffer_b_addr_17 = getelementptr i32 %out_deg_buffer_b, i64 0, i64 %tmp_93

]]></Node>
<StgValue><ssdm name="out_deg_buffer_b_addr_17"/></StgValue>
</operation>

<operation id="1671" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:905 %store_ln56 = store i32 %empty_620, i12 %out_deg_buffer_b_addr_17

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1672" st_id="92" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:912 %empty_622 = lshr i512 %gmem_addr_144_read, i512 %p_cast543_cast

]]></Node>
<StgValue><ssdm name="empty_622"/></StgValue>
</operation>

<operation id="1673" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="512">
<![CDATA[
.split:913 %empty_623 = trunc i512 %empty_622

]]></Node>
<StgValue><ssdm name="empty_623"/></StgValue>
</operation>

<operation id="1674" st_id="92" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:920 %gmem_addr_145_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_145

]]></Node>
<StgValue><ssdm name="gmem_addr_145_read"/></StgValue>
</operation>

<operation id="1675" st_id="92" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:928 %gmem_load_180_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_146, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_180_req"/></StgValue>
</operation>

<operation id="1676" st_id="92" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:937 %gmem_load_181_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_147, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_181_req"/></StgValue>
</operation>

<operation id="1677" st_id="92" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:946 %gmem_load_182_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_148, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_182_req"/></StgValue>
</operation>

<operation id="1678" st_id="92" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:955 %gmem_load_183_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_149, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_183_req"/></StgValue>
</operation>

<operation id="1679" st_id="92" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:964 %gmem_load_184_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_150, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_184_req"/></StgValue>
</operation>

<operation id="1680" st_id="92" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:973 %gmem_load_185_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_151, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_185_req"/></StgValue>
</operation>

<operation id="1681" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="58">
<![CDATA[
.split:980 %p_cast433_cast = sext i58 %p_cast122

]]></Node>
<StgValue><ssdm name="p_cast433_cast"/></StgValue>
</operation>

<operation id="1682" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:981 %gmem_addr_152 = getelementptr i512 %gmem, i64 %p_cast433_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_152"/></StgValue>
</operation>

<operation id="1683" st_id="92" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:982 %gmem_load_186_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_152, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_186_req"/></StgValue>
</operation>

<operation id="1684" st_id="92" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:987 %empty_648 = add i64 %empty_567, i64 108

]]></Node>
<StgValue><ssdm name="empty_648"/></StgValue>
</operation>

<operation id="1685" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:988 %p_cast123 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_648, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast123"/></StgValue>
</operation>
</state>

<state id="93" st_id="94">

<operation id="1686" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:146 %out_deg_buffer_b_addr_18 = getelementptr i32 %out_deg_buffer_b, i64 0, i64 %tmp_94

]]></Node>
<StgValue><ssdm name="out_deg_buffer_b_addr_18"/></StgValue>
</operation>

<operation id="1687" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:914 %store_ln56 = store i32 %empty_623, i12 %out_deg_buffer_b_addr_18

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1688" st_id="93" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:921 %empty_625 = lshr i512 %gmem_addr_145_read, i512 %p_cast544_cast

]]></Node>
<StgValue><ssdm name="empty_625"/></StgValue>
</operation>

<operation id="1689" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="32" op_0_bw="512">
<![CDATA[
.split:922 %empty_626 = trunc i512 %empty_625

]]></Node>
<StgValue><ssdm name="empty_626"/></StgValue>
</operation>

<operation id="1690" st_id="93" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:929 %gmem_addr_146_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_146

]]></Node>
<StgValue><ssdm name="gmem_addr_146_read"/></StgValue>
</operation>

<operation id="1691" st_id="93" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:937 %gmem_load_181_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_147, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_181_req"/></StgValue>
</operation>

<operation id="1692" st_id="93" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:946 %gmem_load_182_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_148, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_182_req"/></StgValue>
</operation>

<operation id="1693" st_id="93" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:955 %gmem_load_183_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_149, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_183_req"/></StgValue>
</operation>

<operation id="1694" st_id="93" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:964 %gmem_load_184_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_150, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_184_req"/></StgValue>
</operation>

<operation id="1695" st_id="93" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:973 %gmem_load_185_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_151, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_185_req"/></StgValue>
</operation>

<operation id="1696" st_id="93" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:982 %gmem_load_186_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_152, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_186_req"/></StgValue>
</operation>

<operation id="1697" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="64" op_0_bw="58">
<![CDATA[
.split:989 %p_cast435_cast = sext i58 %p_cast123

]]></Node>
<StgValue><ssdm name="p_cast435_cast"/></StgValue>
</operation>

<operation id="1698" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:990 %gmem_addr_153 = getelementptr i512 %gmem, i64 %p_cast435_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_153"/></StgValue>
</operation>

<operation id="1699" st_id="93" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:991 %gmem_load_187_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_153, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_187_req"/></StgValue>
</operation>

<operation id="1700" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:996 %empty_651 = add i64 %empty_567, i64 112

]]></Node>
<StgValue><ssdm name="empty_651"/></StgValue>
</operation>

<operation id="1701" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:997 %p_cast124 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_651, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast124"/></StgValue>
</operation>
</state>

<state id="94" st_id="95">

<operation id="1702" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:147 %out_deg_buffer_b_addr_19 = getelementptr i32 %out_deg_buffer_b, i64 0, i64 %tmp_95

]]></Node>
<StgValue><ssdm name="out_deg_buffer_b_addr_19"/></StgValue>
</operation>

<operation id="1703" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:923 %store_ln56 = store i32 %empty_626, i12 %out_deg_buffer_b_addr_19

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1704" st_id="94" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:930 %empty_628 = lshr i512 %gmem_addr_146_read, i512 %p_cast545_cast

]]></Node>
<StgValue><ssdm name="empty_628"/></StgValue>
</operation>

<operation id="1705" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="512">
<![CDATA[
.split:931 %empty_629 = trunc i512 %empty_628

]]></Node>
<StgValue><ssdm name="empty_629"/></StgValue>
</operation>

<operation id="1706" st_id="94" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:938 %gmem_addr_147_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_147

]]></Node>
<StgValue><ssdm name="gmem_addr_147_read"/></StgValue>
</operation>

<operation id="1707" st_id="94" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:946 %gmem_load_182_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_148, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_182_req"/></StgValue>
</operation>

<operation id="1708" st_id="94" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:955 %gmem_load_183_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_149, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_183_req"/></StgValue>
</operation>

<operation id="1709" st_id="94" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:964 %gmem_load_184_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_150, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_184_req"/></StgValue>
</operation>

<operation id="1710" st_id="94" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:973 %gmem_load_185_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_151, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_185_req"/></StgValue>
</operation>

<operation id="1711" st_id="94" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:982 %gmem_load_186_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_152, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_186_req"/></StgValue>
</operation>

<operation id="1712" st_id="94" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:991 %gmem_load_187_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_153, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_187_req"/></StgValue>
</operation>

<operation id="1713" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="64" op_0_bw="58">
<![CDATA[
.split:998 %p_cast437_cast = sext i58 %p_cast124

]]></Node>
<StgValue><ssdm name="p_cast437_cast"/></StgValue>
</operation>

<operation id="1714" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:999 %gmem_addr_154 = getelementptr i512 %gmem, i64 %p_cast437_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_154"/></StgValue>
</operation>

<operation id="1715" st_id="94" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:1000 %gmem_load_188_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_154, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_188_req"/></StgValue>
</operation>

<operation id="1716" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:1005 %empty_654 = add i64 %empty_567, i64 116

]]></Node>
<StgValue><ssdm name="empty_654"/></StgValue>
</operation>

<operation id="1717" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1006 %p_cast125 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_654, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast125"/></StgValue>
</operation>
</state>

<state id="95" st_id="96">

<operation id="1718" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:148 %out_deg_buffer_b_addr_20 = getelementptr i32 %out_deg_buffer_b, i64 0, i64 %tmp_96

]]></Node>
<StgValue><ssdm name="out_deg_buffer_b_addr_20"/></StgValue>
</operation>

<operation id="1719" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:932 %store_ln56 = store i32 %empty_629, i12 %out_deg_buffer_b_addr_20

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1720" st_id="95" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:939 %empty_631 = lshr i512 %gmem_addr_147_read, i512 %p_cast546_cast

]]></Node>
<StgValue><ssdm name="empty_631"/></StgValue>
</operation>

<operation id="1721" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="512">
<![CDATA[
.split:940 %empty_632 = trunc i512 %empty_631

]]></Node>
<StgValue><ssdm name="empty_632"/></StgValue>
</operation>

<operation id="1722" st_id="95" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:947 %gmem_addr_148_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_148

]]></Node>
<StgValue><ssdm name="gmem_addr_148_read"/></StgValue>
</operation>

<operation id="1723" st_id="95" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:955 %gmem_load_183_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_149, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_183_req"/></StgValue>
</operation>

<operation id="1724" st_id="95" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:964 %gmem_load_184_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_150, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_184_req"/></StgValue>
</operation>

<operation id="1725" st_id="95" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:973 %gmem_load_185_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_151, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_185_req"/></StgValue>
</operation>

<operation id="1726" st_id="95" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:982 %gmem_load_186_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_152, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_186_req"/></StgValue>
</operation>

<operation id="1727" st_id="95" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:991 %gmem_load_187_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_153, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_187_req"/></StgValue>
</operation>

<operation id="1728" st_id="95" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:1000 %gmem_load_188_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_154, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_188_req"/></StgValue>
</operation>

<operation id="1729" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="64" op_0_bw="58">
<![CDATA[
.split:1007 %p_cast439_cast = sext i58 %p_cast125

]]></Node>
<StgValue><ssdm name="p_cast439_cast"/></StgValue>
</operation>

<operation id="1730" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:1008 %gmem_addr_155 = getelementptr i512 %gmem, i64 %p_cast439_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_155"/></StgValue>
</operation>

<operation id="1731" st_id="95" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:1009 %gmem_load_189_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_155, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_189_req"/></StgValue>
</operation>

<operation id="1732" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:1014 %empty_657 = add i64 %empty_567, i64 120

]]></Node>
<StgValue><ssdm name="empty_657"/></StgValue>
</operation>

<operation id="1733" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1015 %p_cast126 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_657, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast126"/></StgValue>
</operation>

<operation id="1734" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:1023 %empty_660 = add i64 %empty_567, i64 124

]]></Node>
<StgValue><ssdm name="empty_660"/></StgValue>
</operation>

<operation id="1735" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:1024 %p_cast127 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_660, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast127"/></StgValue>
</operation>
</state>

<state id="96" st_id="97">

<operation id="1736" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:149 %out_deg_buffer_b_addr_21 = getelementptr i32 %out_deg_buffer_b, i64 0, i64 %tmp_97

]]></Node>
<StgValue><ssdm name="out_deg_buffer_b_addr_21"/></StgValue>
</operation>

<operation id="1737" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:941 %store_ln56 = store i32 %empty_632, i12 %out_deg_buffer_b_addr_21

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1738" st_id="96" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:948 %empty_634 = lshr i512 %gmem_addr_148_read, i512 %p_cast547_cast

]]></Node>
<StgValue><ssdm name="empty_634"/></StgValue>
</operation>

<operation id="1739" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="512">
<![CDATA[
.split:949 %empty_635 = trunc i512 %empty_634

]]></Node>
<StgValue><ssdm name="empty_635"/></StgValue>
</operation>

<operation id="1740" st_id="96" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:956 %gmem_addr_149_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_149

]]></Node>
<StgValue><ssdm name="gmem_addr_149_read"/></StgValue>
</operation>

<operation id="1741" st_id="96" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:964 %gmem_load_184_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_150, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_184_req"/></StgValue>
</operation>

<operation id="1742" st_id="96" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:973 %gmem_load_185_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_151, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_185_req"/></StgValue>
</operation>

<operation id="1743" st_id="96" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:982 %gmem_load_186_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_152, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_186_req"/></StgValue>
</operation>

<operation id="1744" st_id="96" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:991 %gmem_load_187_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_153, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_187_req"/></StgValue>
</operation>

<operation id="1745" st_id="96" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:1000 %gmem_load_188_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_154, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_188_req"/></StgValue>
</operation>

<operation id="1746" st_id="96" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:1009 %gmem_load_189_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_155, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_189_req"/></StgValue>
</operation>

<operation id="1747" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="64" op_0_bw="58">
<![CDATA[
.split:1016 %p_cast441_cast = sext i58 %p_cast126

]]></Node>
<StgValue><ssdm name="p_cast441_cast"/></StgValue>
</operation>

<operation id="1748" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:1017 %gmem_addr_156 = getelementptr i512 %gmem, i64 %p_cast441_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_156"/></StgValue>
</operation>

<operation id="1749" st_id="96" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:1018 %gmem_load_190_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_156, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_190_req"/></StgValue>
</operation>
</state>

<state id="97" st_id="98">

<operation id="1750" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:150 %out_deg_buffer_b_addr_22 = getelementptr i32 %out_deg_buffer_b, i64 0, i64 %tmp_98

]]></Node>
<StgValue><ssdm name="out_deg_buffer_b_addr_22"/></StgValue>
</operation>

<operation id="1751" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:950 %store_ln56 = store i32 %empty_635, i12 %out_deg_buffer_b_addr_22

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1752" st_id="97" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:957 %empty_637 = lshr i512 %gmem_addr_149_read, i512 %p_cast548_cast

]]></Node>
<StgValue><ssdm name="empty_637"/></StgValue>
</operation>

<operation id="1753" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="512">
<![CDATA[
.split:958 %empty_638 = trunc i512 %empty_637

]]></Node>
<StgValue><ssdm name="empty_638"/></StgValue>
</operation>

<operation id="1754" st_id="97" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:965 %gmem_addr_150_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_150

]]></Node>
<StgValue><ssdm name="gmem_addr_150_read"/></StgValue>
</operation>

<operation id="1755" st_id="97" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:973 %gmem_load_185_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_151, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_185_req"/></StgValue>
</operation>

<operation id="1756" st_id="97" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:982 %gmem_load_186_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_152, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_186_req"/></StgValue>
</operation>

<operation id="1757" st_id="97" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:991 %gmem_load_187_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_153, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_187_req"/></StgValue>
</operation>

<operation id="1758" st_id="97" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:1000 %gmem_load_188_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_154, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_188_req"/></StgValue>
</operation>

<operation id="1759" st_id="97" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:1009 %gmem_load_189_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_155, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_189_req"/></StgValue>
</operation>

<operation id="1760" st_id="97" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:1018 %gmem_load_190_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_156, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_190_req"/></StgValue>
</operation>

<operation id="1761" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="64" op_0_bw="58">
<![CDATA[
.split:1025 %p_cast443_cast = sext i58 %p_cast127

]]></Node>
<StgValue><ssdm name="p_cast443_cast"/></StgValue>
</operation>

<operation id="1762" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split:1026 %gmem_addr_157 = getelementptr i512 %gmem, i64 %p_cast443_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_157"/></StgValue>
</operation>

<operation id="1763" st_id="97" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:1027 %gmem_load_191_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_157, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_191_req"/></StgValue>
</operation>
</state>

<state id="98" st_id="99">

<operation id="1764" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:151 %out_deg_buffer_b_addr_23 = getelementptr i32 %out_deg_buffer_b, i64 0, i64 %tmp_99

]]></Node>
<StgValue><ssdm name="out_deg_buffer_b_addr_23"/></StgValue>
</operation>

<operation id="1765" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:959 %store_ln56 = store i32 %empty_638, i12 %out_deg_buffer_b_addr_23

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1766" st_id="98" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:966 %empty_640 = lshr i512 %gmem_addr_150_read, i512 %p_cast549_cast

]]></Node>
<StgValue><ssdm name="empty_640"/></StgValue>
</operation>

<operation id="1767" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="512">
<![CDATA[
.split:967 %empty_641 = trunc i512 %empty_640

]]></Node>
<StgValue><ssdm name="empty_641"/></StgValue>
</operation>

<operation id="1768" st_id="98" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:974 %gmem_addr_151_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_151

]]></Node>
<StgValue><ssdm name="gmem_addr_151_read"/></StgValue>
</operation>

<operation id="1769" st_id="98" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:982 %gmem_load_186_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_152, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_186_req"/></StgValue>
</operation>

<operation id="1770" st_id="98" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:991 %gmem_load_187_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_153, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_187_req"/></StgValue>
</operation>

<operation id="1771" st_id="98" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:1000 %gmem_load_188_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_154, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_188_req"/></StgValue>
</operation>

<operation id="1772" st_id="98" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:1009 %gmem_load_189_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_155, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_189_req"/></StgValue>
</operation>

<operation id="1773" st_id="98" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:1018 %gmem_load_190_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_156, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_190_req"/></StgValue>
</operation>

<operation id="1774" st_id="98" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:1027 %gmem_load_191_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_157, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_191_req"/></StgValue>
</operation>
</state>

<state id="99" st_id="100">

<operation id="1775" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:152 %out_deg_buffer_b_addr_24 = getelementptr i32 %out_deg_buffer_b, i64 0, i64 %tmp_100

]]></Node>
<StgValue><ssdm name="out_deg_buffer_b_addr_24"/></StgValue>
</operation>

<operation id="1776" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:968 %store_ln56 = store i32 %empty_641, i12 %out_deg_buffer_b_addr_24

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1777" st_id="99" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:975 %empty_643 = lshr i512 %gmem_addr_151_read, i512 %p_cast550_cast

]]></Node>
<StgValue><ssdm name="empty_643"/></StgValue>
</operation>

<operation id="1778" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="512">
<![CDATA[
.split:976 %empty_644 = trunc i512 %empty_643

]]></Node>
<StgValue><ssdm name="empty_644"/></StgValue>
</operation>

<operation id="1779" st_id="99" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:983 %gmem_addr_152_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_152

]]></Node>
<StgValue><ssdm name="gmem_addr_152_read"/></StgValue>
</operation>

<operation id="1780" st_id="99" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:991 %gmem_load_187_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_153, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_187_req"/></StgValue>
</operation>

<operation id="1781" st_id="99" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:1000 %gmem_load_188_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_154, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_188_req"/></StgValue>
</operation>

<operation id="1782" st_id="99" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:1009 %gmem_load_189_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_155, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_189_req"/></StgValue>
</operation>

<operation id="1783" st_id="99" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:1018 %gmem_load_190_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_156, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_190_req"/></StgValue>
</operation>

<operation id="1784" st_id="99" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:1027 %gmem_load_191_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_157, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_191_req"/></StgValue>
</operation>
</state>

<state id="100" st_id="101">

<operation id="1785" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:153 %out_deg_buffer_b_addr_25 = getelementptr i32 %out_deg_buffer_b, i64 0, i64 %tmp_101

]]></Node>
<StgValue><ssdm name="out_deg_buffer_b_addr_25"/></StgValue>
</operation>

<operation id="1786" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:977 %store_ln56 = store i32 %empty_644, i12 %out_deg_buffer_b_addr_25

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1787" st_id="100" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:984 %empty_646 = lshr i512 %gmem_addr_152_read, i512 %p_cast551_cast

]]></Node>
<StgValue><ssdm name="empty_646"/></StgValue>
</operation>

<operation id="1788" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="512">
<![CDATA[
.split:985 %empty_647 = trunc i512 %empty_646

]]></Node>
<StgValue><ssdm name="empty_647"/></StgValue>
</operation>

<operation id="1789" st_id="100" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:992 %gmem_addr_153_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_153

]]></Node>
<StgValue><ssdm name="gmem_addr_153_read"/></StgValue>
</operation>

<operation id="1790" st_id="100" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:1000 %gmem_load_188_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_154, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_188_req"/></StgValue>
</operation>

<operation id="1791" st_id="100" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:1009 %gmem_load_189_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_155, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_189_req"/></StgValue>
</operation>

<operation id="1792" st_id="100" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:1018 %gmem_load_190_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_156, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_190_req"/></StgValue>
</operation>

<operation id="1793" st_id="100" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:1027 %gmem_load_191_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_157, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_191_req"/></StgValue>
</operation>
</state>

<state id="101" st_id="102">

<operation id="1794" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:154 %out_deg_buffer_b_addr_26 = getelementptr i32 %out_deg_buffer_b, i64 0, i64 %tmp_102

]]></Node>
<StgValue><ssdm name="out_deg_buffer_b_addr_26"/></StgValue>
</operation>

<operation id="1795" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:986 %store_ln56 = store i32 %empty_647, i12 %out_deg_buffer_b_addr_26

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1796" st_id="101" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:993 %empty_649 = lshr i512 %gmem_addr_153_read, i512 %p_cast552_cast

]]></Node>
<StgValue><ssdm name="empty_649"/></StgValue>
</operation>

<operation id="1797" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="512">
<![CDATA[
.split:994 %empty_650 = trunc i512 %empty_649

]]></Node>
<StgValue><ssdm name="empty_650"/></StgValue>
</operation>

<operation id="1798" st_id="101" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:1001 %gmem_addr_154_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_154

]]></Node>
<StgValue><ssdm name="gmem_addr_154_read"/></StgValue>
</operation>

<operation id="1799" st_id="101" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:1009 %gmem_load_189_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_155, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_189_req"/></StgValue>
</operation>

<operation id="1800" st_id="101" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:1018 %gmem_load_190_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_156, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_190_req"/></StgValue>
</operation>

<operation id="1801" st_id="101" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:1027 %gmem_load_191_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_157, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_191_req"/></StgValue>
</operation>
</state>

<state id="102" st_id="103">

<operation id="1802" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:155 %out_deg_buffer_b_addr_27 = getelementptr i32 %out_deg_buffer_b, i64 0, i64 %tmp_103

]]></Node>
<StgValue><ssdm name="out_deg_buffer_b_addr_27"/></StgValue>
</operation>

<operation id="1803" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:995 %store_ln56 = store i32 %empty_650, i12 %out_deg_buffer_b_addr_27

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1804" st_id="102" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:1002 %empty_652 = lshr i512 %gmem_addr_154_read, i512 %p_cast553_cast

]]></Node>
<StgValue><ssdm name="empty_652"/></StgValue>
</operation>

<operation id="1805" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="512">
<![CDATA[
.split:1003 %empty_653 = trunc i512 %empty_652

]]></Node>
<StgValue><ssdm name="empty_653"/></StgValue>
</operation>

<operation id="1806" st_id="102" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:1010 %gmem_addr_155_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_155

]]></Node>
<StgValue><ssdm name="gmem_addr_155_read"/></StgValue>
</operation>

<operation id="1807" st_id="102" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:1018 %gmem_load_190_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_156, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_190_req"/></StgValue>
</operation>

<operation id="1808" st_id="102" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:1027 %gmem_load_191_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_157, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_191_req"/></StgValue>
</operation>
</state>

<state id="103" st_id="104">

<operation id="1809" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:156 %out_deg_buffer_b_addr_28 = getelementptr i32 %out_deg_buffer_b, i64 0, i64 %tmp_104

]]></Node>
<StgValue><ssdm name="out_deg_buffer_b_addr_28"/></StgValue>
</operation>

<operation id="1810" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:1004 %store_ln56 = store i32 %empty_653, i12 %out_deg_buffer_b_addr_28

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1811" st_id="103" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:1011 %empty_655 = lshr i512 %gmem_addr_155_read, i512 %p_cast554_cast

]]></Node>
<StgValue><ssdm name="empty_655"/></StgValue>
</operation>

<operation id="1812" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="32" op_0_bw="512">
<![CDATA[
.split:1012 %empty_656 = trunc i512 %empty_655

]]></Node>
<StgValue><ssdm name="empty_656"/></StgValue>
</operation>

<operation id="1813" st_id="103" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:1019 %gmem_addr_156_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_156

]]></Node>
<StgValue><ssdm name="gmem_addr_156_read"/></StgValue>
</operation>

<operation id="1814" st_id="103" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:1027 %gmem_load_191_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr_157, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_191_req"/></StgValue>
</operation>
</state>

<state id="104" st_id="105">

<operation id="1815" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:157 %out_deg_buffer_b_addr_29 = getelementptr i32 %out_deg_buffer_b, i64 0, i64 %tmp_105

]]></Node>
<StgValue><ssdm name="out_deg_buffer_b_addr_29"/></StgValue>
</operation>

<operation id="1816" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:1013 %store_ln56 = store i32 %empty_656, i12 %out_deg_buffer_b_addr_29

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1817" st_id="104" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:1020 %empty_658 = lshr i512 %gmem_addr_156_read, i512 %p_cast555_cast

]]></Node>
<StgValue><ssdm name="empty_658"/></StgValue>
</operation>

<operation id="1818" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="512">
<![CDATA[
.split:1021 %empty_659 = trunc i512 %empty_658

]]></Node>
<StgValue><ssdm name="empty_659"/></StgValue>
</operation>

<operation id="1819" st_id="104" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:1028 %gmem_addr_157_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr_157

]]></Node>
<StgValue><ssdm name="gmem_addr_157_read"/></StgValue>
</operation>
</state>

<state id="105" st_id="106">

<operation id="1820" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:158 %out_deg_buffer_b_addr_30 = getelementptr i32 %out_deg_buffer_b, i64 0, i64 %tmp_106

]]></Node>
<StgValue><ssdm name="out_deg_buffer_b_addr_30"/></StgValue>
</operation>

<operation id="1821" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:1022 %store_ln56 = store i32 %empty_659, i12 %out_deg_buffer_b_addr_30

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1822" st_id="105" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:1029 %empty_661 = lshr i512 %gmem_addr_157_read, i512 %zext_ln72_cast

]]></Node>
<StgValue><ssdm name="empty_661"/></StgValue>
</operation>

<operation id="1823" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="512">
<![CDATA[
.split:1030 %empty_662 = trunc i512 %empty_661

]]></Node>
<StgValue><ssdm name="empty_662"/></StgValue>
</operation>
</state>

<state id="106" st_id="107">

<operation id="1824" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:159 %out_deg_buffer_b_addr_31 = getelementptr i32 %out_deg_buffer_b, i64 0, i64 %tmp_107

]]></Node>
<StgValue><ssdm name="out_deg_buffer_b_addr_31"/></StgValue>
</operation>

<operation id="1825" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split:160 %specpipeline_ln54 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_14

]]></Node>
<StgValue><ssdm name="specpipeline_ln54"/></StgValue>
</operation>

<operation id="1826" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:161 %specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln54"/></StgValue>
</operation>

<operation id="1827" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:1031 %store_ln56 = store i32 %empty_662, i12 %out_deg_buffer_b_addr_31

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1828" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="0" op_0_bw="0">
<![CDATA[
.split:1033 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
