 
****************************************
Report : qor
Design : fpu
Version: L-2016.03-SP5-1
Date   : Wed Mar  8 12:53:22 2017
****************************************


  Timing Path Group 'gclk'
  -----------------------------------
  Levels of Logic:              11.00
  Critical Path Length:          1.10
  Critical Path Slack:           0.00
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         10
  Hierarchical Port Count:       3181
  Leaf Cell Count:              32415
  Buf/Inv Cell Count:            2309
  Buf Cell Count:                 404
  Inv Cell Count:                1905
  CT Buf/Inv Cell Count:          251
  Combinational Cell Count:     25228
  Sequential Cell Count:         7187
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   249951.743696
  Noncombinational Area:
                        171720.806538
  Buf/Inv Area:          16645.017838
  Total Buffer Area:          5782.12
  Total Inverter Area:       10862.90
  Macro/Black Box Area:      0.000000
  Net Area:              88563.736265
  Net XLength        :      740328.56
  Net YLength        :      737240.00
  -----------------------------------
  Cell Area:            421672.550233
  Design Area:          510236.286498
  Net Length        :      1477568.50


  Design Rules
  -----------------------------------
  Total Number of Nets:         34298
  Nets With Violations:             2
  Max Trans Violations:             0
  Max Cap Violations:               2
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   12.29
  Logic Optimization:                 26.02
  Mapping Optimization:              145.74
  -----------------------------------------
  Overall Compile Time:              364.13
  Overall Compile Wall Clock Time:   375.67

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
