{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716679836322 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716679836323 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 25 17:30:36 2024 " "Processing started: Sat May 25 17:30:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716679836323 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716679836323 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off conv -c conv " "Command: quartus_map --read_settings_files=on --write_settings_files=off conv -c conv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716679836323 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716679836751 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716679836751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_aip.v 3 3 " "Found 3 design units, including 3 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_aip.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID1000500A_aip " "Found entity 1: ID1000500A_aip" {  } { { "../HDL/ID1000500A/src/ID1000500A_aip.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_aip.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716679846472 ""} { "Info" "ISGN_ENTITY_NAME" "2 ID1000500A_aipModules " "Found entity 2: ID1000500A_aipModules" {  } { { "../HDL/ID1000500A/src/ID1000500A_aip.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_aip.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716679846472 ""} { "Info" "ISGN_ENTITY_NAME" "3 ID1000500A_aipCtrl " "Found entity 3: ID1000500A_aipCtrl" {  } { { "../HDL/ID1000500A/src/ID1000500A_aip.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_aip.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716679846472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716679846472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_convCore.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_convCore.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID1000500A_convCore " "Found entity 1: ID1000500A_convCore" {  } { { "../HDL/ID1000500A/src/ID1000500A_convCore.sv" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_convCore.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716679846474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716679846474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_conv.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_conv.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID1000500A_conv " "Found entity 1: ID1000500A_conv" {  } { { "../HDL/ID1000500A/src/ID1000500A_conv.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_conv.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716679846475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716679846475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/ipm_ID1000500A_conv.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/ipm_ID1000500A_conv.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipm_ID1000500A_conv " "Found entity 1: ipm_ID1000500A_conv" {  } { { "../HDL/ID1000500A/ipm_ID1000500A_conv.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/ipm_ID1000500A_conv.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716679846476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716679846476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_comparatorGreatOrEqualThan.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_comparatorGreatOrEqualThan.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparatorGreatOrEqualThan " "Found entity 1: comparatorGreatOrEqualThan" {  } { { "../HDL/basicBlocks/conv_comparatorGreatOrEqualThan.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_comparatorGreatOrEqualThan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716679846477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716679846477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/ipm/ipm_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/ipm/ipm_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipm_register " "Found entity 1: ipm_register" {  } { { "../HDL/basicBlocks/ipm/ipm_register.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/ipm/ipm_register.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716679846478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716679846478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/ipm/ipm.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/ipm/ipm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipm " "Found entity 1: ipm" {  } { { "../HDL/basicBlocks/ipm/ipm.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/ipm/ipm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716679846479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716679846479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/aip/aipModules.v 4 4 " "Found 4 design units, including 4 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/aip/aipModules.v" { { "Info" "ISGN_ENTITY_NAME" "1 aipStatus " "Found entity 1: aipStatus" {  } { { "../HDL/basicBlocks/aip/aipModules.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/aip/aipModules.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716679846481 ""} { "Info" "ISGN_ENTITY_NAME" "2 aipParametricMux " "Found entity 2: aipParametricMux" {  } { { "../HDL/basicBlocks/aip/aipModules.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/aip/aipModules.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716679846481 ""} { "Info" "ISGN_ENTITY_NAME" "3 aipId " "Found entity 3: aipId" {  } { { "../HDL/basicBlocks/aip/aipModules.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/aip/aipModules.v" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716679846481 ""} { "Info" "ISGN_ENTITY_NAME" "4 aipConfigurationRegister " "Found entity 4: aipConfigurationRegister" {  } { { "../HDL/basicBlocks/aip/aipModules.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/aip/aipModules.v" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716679846481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716679846481 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "simple_dual_port_ram_single_clk.v(32) " "Verilog HDL information at simple_dual_port_ram_single_clk.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "../HDL/basicBlocks/simple_dual_port_ram_single_clk.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/simple_dual_port_ram_single_clk.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1716679846482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/simple_dual_port_ram_single_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/simple_dual_port_ram_single_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_dual_port_ram_single_clk " "Found entity 1: simple_dual_port_ram_single_clk" {  } { { "../HDL/basicBlocks/simple_dual_port_ram_single_clk.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/simple_dual_port_ram_single_clk.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716679846482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716679846482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_TB.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_TB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conv_TB " "Found entity 1: conv_TB" {  } { { "../HDL/basicBlocks/conv_TB.sv" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716679846483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716679846483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_subtractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_subtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor " "Found entity 1: subtractor" {  } { { "../HDL/basicBlocks/conv_subtractor.sv" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_subtractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716679846484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716679846484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_simple_dual_port_ram_single_clk_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_simple_dual_port_ram_single_clk_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_dual_port_ram_single_clk_sv " "Found entity 1: simple_dual_port_ram_single_clk_sv" {  } { { "../HDL/basicBlocks/conv_simple_dual_port_ram_single_clk_sv.sv" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_simple_dual_port_ram_single_clk_sv.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716679846485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716679846485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../HDL/basicBlocks/conv_register.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_register.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716679846486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716679846486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_muxNto1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_muxNto1.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxNto1 " "Found entity 1: muxNto1" {  } { { "../HDL/basicBlocks/conv_muxNto1.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_muxNto1.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716679846486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716679846486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "../HDL/basicBlocks/conv_multiplier.sv" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_multiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716679846487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716679846487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_memY_addr_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_memY_addr_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memY_addr_block " "Found entity 1: memY_addr_block" {  } { { "../HDL/basicBlocks/conv_memY_addr_block.sv" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_memY_addr_block.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716679846488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716679846488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_initalizable_cntr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_initalizable_cntr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 initializable_cntr " "Found entity 1: initializable_cntr" {  } { { "../HDL/basicBlocks/conv_initalizable_cntr.sv" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_initalizable_cntr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716679846489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716679846489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_fsm_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_fsm_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_reg " "Found entity 1: fsm_reg" {  } { { "../HDL/basicBlocks/conv_fsm_reg.sv" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_fsm_reg.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716679846490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716679846490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_dataZ_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_dataZ_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataZ_block " "Found entity 1: dataZ_block" {  } { { "../HDL/basicBlocks/conv_dataZ_block.sv" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_dataZ_block.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716679846491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716679846491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_comparatorLessThan.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_comparatorLessThan.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparatorLessThan " "Found entity 1: comparatorLessThan" {  } { { "../HDL/basicBlocks/conv_comparatorLessThan.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_comparatorLessThan.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716679846492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716679846492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_comparatorLessOrEqualThan.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_comparatorLessOrEqualThan.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparatorLessOrEqualThan " "Found entity 1: comparatorLessOrEqualThan" {  } { { "../HDL/basicBlocks/conv_comparatorLessOrEqualThan.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_comparatorLessOrEqualThan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716679846493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716679846493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_cntrK.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_cntrK.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cntrK " "Found entity 1: cntrK" {  } { { "../HDL/basicBlocks/conv_cntrK.sv" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_cntrK.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716679846494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716679846494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_adder_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_adder_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_reg " "Found entity 1: adder_reg" {  } { { "../HDL/basicBlocks/conv_adder_reg.sv" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_adder_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716679846495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716679846495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../HDL/basicBlocks/conv_adder.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_adder.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716679846496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716679846496 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ID1000500A_aip.v(671) " "Verilog HDL or VHDL warning at ID1000500A_aip.v(671): conditional expression evaluates to a constant" {  } { { "../HDL/ID1000500A/src/ID1000500A_aip.v" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_aip.v" 671 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1716679846499 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ipm_ID1000500A_conv " "Elaborating entity \"ipm_ID1000500A_conv\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716679846590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipm ipm:IPM " "Elaborating entity \"ipm\" for hierarchy \"ipm:IPM\"" {  } { { "../HDL/ID1000500A/ipm_ID1000500A_conv.v" "IPM" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/ipm_ID1000500A_conv.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716679846593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipm_register ipm:IPM\|ipm_register:IPM_REG " "Elaborating entity \"ipm_register\" for hierarchy \"ipm:IPM\|ipm_register:IPM_REG\"" {  } { { "../HDL/basicBlocks/ipm/ipm.v" "IPM_REG" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/ipm/ipm.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716679846594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID1000500A_conv ID1000500A_conv:IP_CONV " "Elaborating entity \"ID1000500A_conv\" for hierarchy \"ID1000500A_conv:IP_CONV\"" {  } { { "../HDL/ID1000500A/ipm_ID1000500A_conv.v" "IP_CONV" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/ipm_ID1000500A_conv.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716679846597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID1000500A_aip ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE " "Elaborating entity \"ID1000500A_aip\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\"" {  } { { "../HDL/ID1000500A/src/ID1000500A_conv.v" "INTERFACE" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_conv.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716679846612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID1000500A_aipModules ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP " "Elaborating entity \"ID1000500A_aipModules\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\"" {  } { { "../HDL/ID1000500A/src/ID1000500A_aip.v" "AIP" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_aip.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716679846614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_dual_port_ram_single_clk ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMIN\[0\].MEMIN " "Elaborating entity \"simple_dual_port_ram_single_clk\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMIN\[0\].MEMIN\"" {  } { { "../HDL/ID1000500A/src/ID1000500A_aip.v" "MEMIN\[0\].MEMIN" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_aip.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716679846617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_dual_port_ram_single_clk ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMOUT\[0\].MEMOUT " "Elaborating entity \"simple_dual_port_ram_single_clk\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMOUT\[0\].MEMOUT\"" {  } { { "../HDL/ID1000500A/src/ID1000500A_aip.v" "MEMOUT\[0\].MEMOUT" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_aip.v" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716679846620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aipConfigurationRegister ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|aipConfigurationRegister:CONFREG " "Elaborating entity \"aipConfigurationRegister\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|aipConfigurationRegister:CONFREG\"" {  } { { "../HDL/ID1000500A/src/ID1000500A_aip.v" "CONFREG" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_aip.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716679846622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID1000500A_aipCtrl ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|ID1000500A_aipCtrl:CNTRL " "Elaborating entity \"ID1000500A_aipCtrl\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|ID1000500A_aipCtrl:CNTRL\"" {  } { { "../HDL/ID1000500A/src/ID1000500A_aip.v" "CNTRL" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_aip.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716679846626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aipParametricMux ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|aipParametricMux:MUX " "Elaborating entity \"aipParametricMux\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|aipParametricMux:MUX\"" {  } { { "../HDL/ID1000500A/src/ID1000500A_aip.v" "MUX" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_aip.v" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716679846629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aipId ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|aipId:ID " "Elaborating entity \"aipId\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|aipId:ID\"" {  } { { "../HDL/ID1000500A/src/ID1000500A_aip.v" "ID" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_aip.v" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716679846631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aipStatus ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|aipStatus:STATUS " "Elaborating entity \"aipStatus\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|aipStatus:STATUS\"" {  } { { "../HDL/ID1000500A/src/ID1000500A_aip.v" "STATUS" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_aip.v" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716679846632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID1000500A_convCore ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE " "Elaborating entity \"ID1000500A_convCore\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\"" {  } { { "../HDL/ID1000500A/src/ID1000500A_conv.v" "CORE" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_conv.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716679846634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_reg ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|fsm_reg:FSM " "Elaborating entity \"fsm_reg\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|fsm_reg:FSM\"" {  } { { "../HDL/ID1000500A/src/ID1000500A_convCore.sv" "FSM" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_convCore.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716679846638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "initializable_cntr ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|initializable_cntr:iBlock " "Elaborating entity \"initializable_cntr\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|initializable_cntr:iBlock\"" {  } { { "../HDL/ID1000500A/src/ID1000500A_convCore.sv" "iBlock" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_convCore.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716679846640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|initializable_cntr:iBlock\|adder:conv_cntr_adder " "Elaborating entity \"adder\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|initializable_cntr:iBlock\|adder:conv_cntr_adder\"" {  } { { "../HDL/basicBlocks/conv_initalizable_cntr.sv" "conv_cntr_adder" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_initalizable_cntr.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716679846642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxNto1 ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|initializable_cntr:iBlock\|muxNto1:conv_cntr_mux2to1 " "Elaborating entity \"muxNto1\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|initializable_cntr:iBlock\|muxNto1:conv_cntr_mux2to1\"" {  } { { "../HDL/basicBlocks/conv_initalizable_cntr.sv" "conv_cntr_mux2to1" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_initalizable_cntr.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716679846643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|initializable_cntr:iBlock\|register:conv_cntr_register " "Elaborating entity \"register\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|initializable_cntr:iBlock\|register:conv_cntr_register\"" {  } { { "../HDL/basicBlocks/conv_initalizable_cntr.sv" "conv_cntr_register" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_initalizable_cntr.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716679846645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntrK ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|cntrK:kBlock " "Elaborating entity \"cntrK\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|cntrK:kBlock\"" {  } { { "../HDL/ID1000500A/src/ID1000500A_convCore.sv" "kBlock" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_convCore.sv" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716679846651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxNto1 ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|cntrK:kBlock\|muxNto1:conv_cntr_mux2to1 " "Elaborating entity \"muxNto1\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|cntrK:kBlock\|muxNto1:conv_cntr_mux2to1\"" {  } { { "../HDL/basicBlocks/conv_cntrK.sv" "conv_cntr_mux2to1" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_cntrK.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716679846652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|cntrK:kBlock\|subtractor:conv_cntrK_sub " "Elaborating entity \"subtractor\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|cntrK:kBlock\|subtractor:conv_cntrK_sub\"" {  } { { "../HDL/basicBlocks/conv_cntrK.sv" "conv_cntrK_sub" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_cntrK.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716679846653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|cntrK:kBlock\|register:conv_cntrK_reg " "Elaborating entity \"register\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|cntrK:kBlock\|register:conv_cntrK_reg\"" {  } { { "../HDL/basicBlocks/conv_cntrK.sv" "conv_cntrK_reg" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_cntrK.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716679846655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memY_addr_block ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|memY_addr_block:memY_addr_block_reg " "Elaborating entity \"memY_addr_block\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|memY_addr_block:memY_addr_block_reg\"" {  } { { "../HDL/ID1000500A/src/ID1000500A_convCore.sv" "memY_addr_block_reg" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_convCore.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716679846657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_reg ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|adder_reg:memZ_addr_block_reg " "Elaborating entity \"adder_reg\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|adder_reg:memZ_addr_block_reg\"" {  } { { "../HDL/ID1000500A/src/ID1000500A_convCore.sv" "memZ_addr_block_reg" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_convCore.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716679846661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|adder_reg:memZ_addr_block_reg\|adder:A_plus_B " "Elaborating entity \"adder\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|adder_reg:memZ_addr_block_reg\|adder:A_plus_B\"" {  } { { "../HDL/basicBlocks/conv_adder_reg.sv" "A_plus_B" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_adder_reg.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716679846662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|adder_reg:memZ_addr_block_reg\|register:A_plus_B_register " "Elaborating entity \"register\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|adder_reg:memZ_addr_block_reg\|register:A_plus_B_register\"" {  } { { "../HDL/basicBlocks/conv_adder_reg.sv" "A_plus_B_register" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_adder_reg.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716679846664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataZ_block ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|dataZ_block:dataZ_block_reg " "Elaborating entity \"dataZ_block\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|dataZ_block:dataZ_block_reg\"" {  } { { "../HDL/ID1000500A/src/ID1000500A_convCore.sv" "dataZ_block_reg" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_convCore.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716679846665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|dataZ_block:dataZ_block_reg\|multiplier:conv_dataZ_multiplier " "Elaborating entity \"multiplier\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|dataZ_block:dataZ_block_reg\|multiplier:conv_dataZ_multiplier\"" {  } { { "../HDL/basicBlocks/conv_dataZ_block.sv" "conv_dataZ_multiplier" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_dataZ_block.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716679846668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|dataZ_block:dataZ_block_reg\|adder:conv_dataZ_adder " "Elaborating entity \"adder\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|dataZ_block:dataZ_block_reg\|adder:conv_dataZ_adder\"" {  } { { "../HDL/basicBlocks/conv_dataZ_block.sv" "conv_dataZ_adder" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_dataZ_block.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716679846669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|dataZ_block:dataZ_block_reg\|register:conv_dataZ_register " "Elaborating entity \"register\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|dataZ_block:dataZ_block_reg\|register:conv_dataZ_register\"" {  } { { "../HDL/basicBlocks/conv_dataZ_block.sv" "conv_dataZ_register" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/basicBlocks/conv_dataZ_block.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716679846671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparatorLessThan ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|comparatorLessThan:comparator_I_sizeY " "Elaborating entity \"comparatorLessThan\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|comparatorLessThan:comparator_I_sizeY\"" {  } { { "../HDL/ID1000500A/src/ID1000500A_convCore.sv" "comparator_I_sizeY" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_convCore.sv" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716679846673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparatorLessOrEqualThan ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|comparatorLessOrEqualThan:comparator_J_I " "Elaborating entity \"comparatorLessOrEqualThan\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|comparatorLessOrEqualThan:comparator_J_I\"" {  } { { "../HDL/ID1000500A/src/ID1000500A_convCore.sv" "comparator_J_I" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_convCore.sv" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716679846676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparatorGreatOrEqualThan ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|comparatorGreatOrEqualThan:comparator_K_0 " "Elaborating entity \"comparatorGreatOrEqualThan\" for hierarchy \"ID1000500A_conv:IP_CONV\|ID1000500A_convCore:CORE\|comparatorGreatOrEqualThan:comparator_K_0\"" {  } { { "../HDL/ID1000500A/src/ID1000500A_convCore.sv" "comparator_K_0" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/HDL/ID1000500A/src/ID1000500A_convCore.sv" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716679846677 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMOUT\[0\].MEMOUT\|RAM_Structure_rtl_0 " "Inferred RAM node \"ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMOUT\[0\].MEMOUT\|RAM_Structure_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1716679847675 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMIN\[1\].MEMIN\|RAM_Structure_rtl_0 " "Inferred RAM node \"ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMIN\[1\].MEMIN\|RAM_Structure_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1716679847677 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMIN\[0\].MEMIN\|RAM_Structure_rtl_0 " "Inferred RAM node \"ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMIN\[0\].MEMIN\|RAM_Structure_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1716679847678 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMOUT\[0\].MEMOUT\|RAM_Structure_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMOUT\[0\].MEMOUT\|RAM_Structure_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716679847873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716679847873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716679847873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716679847873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716679847873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716679847873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716679847873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716679847873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716679847873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716679847873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716679847873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716679847873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716679847873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716679847873 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1716679847873 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMIN\[1\].MEMIN\|RAM_Structure_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMIN\[1\].MEMIN\|RAM_Structure_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716679847873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716679847873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716679847873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716679847873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716679847873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716679847873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716679847873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716679847873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716679847873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716679847873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716679847873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716679847873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716679847873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716679847873 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1716679847873 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMIN\[0\].MEMIN\|RAM_Structure_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMIN\[0\].MEMIN\|RAM_Structure_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716679847873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716679847873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716679847873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716679847873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716679847873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716679847873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716679847873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716679847873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716679847873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716679847873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716679847873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716679847873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716679847873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716679847873 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1716679847873 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1716679847873 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMOUT\[0\].MEMOUT\|altsyncram:RAM_Structure_rtl_0 " "Elaborated megafunction instantiation \"ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMOUT\[0\].MEMOUT\|altsyncram:RAM_Structure_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716679847964 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMOUT\[0\].MEMOUT\|altsyncram:RAM_Structure_rtl_0 " "Instantiated megafunction \"ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMOUT\[0\].MEMOUT\|altsyncram:RAM_Structure_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716679847964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716679847964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716679847964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716679847964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716679847964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716679847964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716679847964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716679847964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716679847964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716679847964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716679847964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716679847964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716679847964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716679847964 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716679847964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iji1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iji1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iji1 " "Found entity 1: altsyncram_iji1" {  } { { "db/altsyncram_iji1.tdf" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/newQuartus/db/altsyncram_iji1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716679848033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716679848033 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMIN\[1\].MEMIN\|altsyncram:RAM_Structure_rtl_0 " "Elaborated megafunction instantiation \"ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMIN\[1\].MEMIN\|altsyncram:RAM_Structure_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716679848042 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMIN\[1\].MEMIN\|altsyncram:RAM_Structure_rtl_0 " "Instantiated megafunction \"ID1000500A_conv:IP_CONV\|ID1000500A_aip:INTERFACE\|ID1000500A_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMIN\[1\].MEMIN\|altsyncram:RAM_Structure_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716679848042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716679848042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716679848042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716679848042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716679848042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716679848042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716679848042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716679848042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716679848042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716679848042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716679848042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716679848042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716679848042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716679848042 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716679848042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6ji1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6ji1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6ji1 " "Found entity 1: altsyncram_6ji1" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/newQuartus/db/altsyncram_6ji1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716679848109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716679848109 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1716679848395 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716679848833 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "122 " "122 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716679849416 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/newQuartus/output_files/conv.map.smsg " "Generated suppressed messages file /home/ihc/Documents/TAE/Soc/ConvolucionadorPractica1/CodigoSV/newQuartus/output_files/conv.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716679849506 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716679849743 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716679849743 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "638 " "Implemented 638 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716679849925 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716679849925 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1716679849925 ""} { "Info" "ICUT_CUT_TM_LCELLS" "522 " "Implemented 522 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716679849925 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1716679849925 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1716679849925 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716679849925 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "479 " "Peak virtual memory: 479 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716679849949 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 25 17:30:49 2024 " "Processing ended: Sat May 25 17:30:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716679849949 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716679849949 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716679849949 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716679849949 ""}
