
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010638                       # Number of seconds simulated
sim_ticks                                 10637973993                       # Number of ticks simulated
final_tick                               538413350538                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 185504                       # Simulator instruction rate (inst/s)
host_op_rate                                   235734                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 245386                       # Simulator tick rate (ticks/s)
host_mem_usage                               67375652                       # Number of bytes of host memory used
host_seconds                                 43352.06                       # Real time elapsed on the host
sim_insts                                  8041965172                       # Number of instructions simulated
sim_ops                                   10219544059                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       107904                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       351360                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       177920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       176512                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       175360                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       188416                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        88576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       301312                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1603072                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           35712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       636672                       # Number of bytes written to this memory
system.physmem.bytes_written::total            636672                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          843                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2745                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1390                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1379                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         1370                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         1472                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          692                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         2354                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 12524                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4974                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4974                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       433165                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     10143285                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       421133                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     33028846                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       421133                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16724989                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       445198                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     16592633                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       421133                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     16484342                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       336906                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     17711643                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       421133                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      8326397                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       457230                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     28324190                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               150693356                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       433165                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       421133                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       421133                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       445198                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       421133                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       336906                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       421133                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       457230                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3357030                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          59848990                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               59848990                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          59848990                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       433165                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     10143285                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       421133                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     33028846                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       421133                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16724989                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       445198                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     16592633                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       421133                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     16484342                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       336906                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     17711643                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       421133                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      8326397                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       457230                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     28324190                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              210542346                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus0.numCycles                25510730                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2068326                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1692387                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       204482                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       871611                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          815347                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          213916                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9308                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     19950215                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11556219                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2068326                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1029263                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2414076                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         556448                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        548133                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1221976                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       204503                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23261765                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.610311                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.950998                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20847689     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          112578      0.48%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          179547      0.77%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          242113      1.04%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          248787      1.07%     92.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          210369      0.90%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          118997      0.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          175562      0.75%     95.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1126123      4.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23261765                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081077                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.452994                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19746591                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       753741                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2409559                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2788                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        349081                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       340118                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          261                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14183858                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1512                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        349081                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        19800452                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         143705                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       485777                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2359163                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       123582                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14178170                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         17908                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        53230                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     19784701                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     65953686                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     65953686                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17153383                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         2631303                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3514                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1826                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           369391                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1330780                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       718540                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8471                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       254749                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14161136                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3524                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13453578                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         2036                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1560369                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      3728610                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          126                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23261765                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.578356                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.265485                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17501622     75.24%     75.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2423074     10.42%     85.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1212051      5.21%     90.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       867183      3.73%     94.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       688380      2.96%     97.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       284027      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       179444      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        93338      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        12646      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23261765                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           2510     11.13%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          8225     36.48%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        11814     52.39%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11314849     84.10%     84.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200021      1.49%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1687      0.01%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1220981      9.08%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       716040      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13453578                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.527369                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              22549                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001676                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50193506                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     15725086                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13247478                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13476127                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        27314                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       216229                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           60                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         9490                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        349081                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         114445                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        12189                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14164680                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1521                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1330780                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       718540                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1827                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10254                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           60                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       119246                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114120                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       233366                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13264117                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1147370                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       189461                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1863339                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1885158                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            715969                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.519943                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13247591                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13247478                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7604352                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20494736                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.519290                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371039                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12305296                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      1859384                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3398                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206807                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22912684                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.537052                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.375487                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17808909     77.73%     77.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2555578     11.15%     88.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       941132      4.11%     92.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       450032      1.96%     94.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       413941      1.81%     96.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       219252      0.96%     97.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       169411      0.74%     98.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        86564      0.38%     98.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       267865      1.17%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22912684                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12305296                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1823601                       # Number of memory references committed
system.switch_cpus0.commit.loads              1114551                       # Number of loads committed
system.switch_cpus0.commit.membars               1696                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1774541                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11086908                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       253435                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       267865                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            36809434                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           28678460                       # The number of ROB writes
system.switch_cpus0.timesIdled                 304313                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2248965                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12305296                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.551072                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.551072                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.391992                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.391992                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        59700813                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18454951                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13145361                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3394                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus1.numCycles                25510730                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         1901984                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1715713                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       101859                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       715895                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          676966                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          104642                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         4466                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     20138008                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              11960199                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            1901984                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       781608                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2363306                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         320688                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1305123                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1157746                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       102178                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     24022757                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.584168                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.903280                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        21659451     90.16%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           83801      0.35%     90.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          172745      0.72%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           71944      0.30%     91.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          391085      1.63%     93.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          349186      1.45%     94.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           67981      0.28%     94.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          142470      0.59%     95.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1084094      4.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     24022757                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.074556                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.468830                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        20002288                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      1442397                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2354242                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         7747                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        216078                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       167250                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          242                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      14024134                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1497                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        216078                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        20025498                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1261390                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       106997                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2340466                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        72321                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      14015548                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         32103                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        25670                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          554                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     16471164                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     66003689                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     66003689                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     14567646                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         1903500                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         1636                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          831                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           178461                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      3300427                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      1668154                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        15313                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        81990                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          13985382                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         1642                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13431894                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         8032                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1101495                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      2653717                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     24022757                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.559132                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.354343                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     19231019     80.05%     80.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1445395      6.02%     86.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1179728      4.91%     90.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       510491      2.13%     93.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       643687      2.68%     95.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       616379      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       350993      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        27551      0.11%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        17514      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     24022757                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          34009     11.20%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        261900     86.28%     97.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         7628      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      8434573     62.80%     62.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       117538      0.88%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          804      0.01%     63.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     63.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      3215303     23.94%     87.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      1663676     12.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13431894                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.526519                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             303537                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.022598                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     51198113                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     15088889                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13315592                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13735431                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        24769                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       131464                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           60                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          371                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        11141                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         1186                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        216078                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1217588                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        19992                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     13987036                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          115                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      3300427                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      1668154                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          832                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         13175                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           10                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          371                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        58337                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        60934                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       119271                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13336906                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      3204801                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        94987                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   12                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             4868295                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1747094                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           1663494                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.522796                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13316047                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13315592                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7197409                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         14202566                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.521960                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.506768                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10808319                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12701673                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      1286750                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         1623                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       103862                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     23806679                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.533534                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.355702                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     19193145     80.62%     80.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1689728      7.10%     87.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       790452      3.32%     91.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       779288      3.27%     94.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       213240      0.90%     95.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       900317      3.78%     98.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        67920      0.29%     99.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        49600      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       122989      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     23806679                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10808319                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12701673                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               4825975                       # Number of memory references committed
system.switch_cpus1.commit.loads              3168962                       # Number of loads committed
system.switch_cpus1.commit.membars                810                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1677376                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11295042                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       123141                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       122989                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            37672074                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           28192968                       # The number of ROB writes
system.switch_cpus1.timesIdled                 439331                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1487973                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10808319                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12701673                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10808319                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.360287                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.360287                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.423677                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.423677                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65917106                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       15476516                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       16684697                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          1620                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus2.numCycles                25510730                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2004778                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1644101                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       198394                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       819367                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          779827                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          205094                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8780                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     19112797                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              11401419                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2004778                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       984921                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2505387                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         568530                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       1047668                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1179929                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       196857                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     23032716                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.605344                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.952455                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        20527329     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          270898      1.18%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          313347      1.36%     91.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          171914      0.75%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          198663      0.86%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          109299      0.47%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           73804      0.32%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          194294      0.84%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1173168      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     23032716                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.078586                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.446926                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        18952870                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      1210982                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2483861                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        20233                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        364769                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       325087                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         2095                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      13916369                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        11005                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        364769                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        18984444                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         439164                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       685307                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2473554                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        85469                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      13906233                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         21390                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        39958                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     19317094                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     64752788                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     64752788                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16416748                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2900346                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3640                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2037                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           231810                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1333779                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       723690                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        18850                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       160219                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          13881699                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3649                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13089824                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        19426                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1788745                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      4169619                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          427                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     23032716                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.568314                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.259686                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     17520839     76.07%     76.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2214878      9.62%     85.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1190848      5.17%     90.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       825302      3.58%     94.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       721269      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       369022      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        89847      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        57612      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        43099      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     23032716                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           3352     11.64%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         12631     43.87%     55.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        12808     44.49%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     10952409     83.67%     83.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       204737      1.56%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1599      0.01%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1213857      9.27%     94.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       717222      5.48%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13089824                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.513111                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              28791                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002199                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     49260581                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     15674232                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     12865478                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      13118615                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        32319                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       245060                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           81                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          143                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        18872                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          799                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked          126                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        364769                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         389386                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        14673                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     13885374                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         6354                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1333779                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       723690                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2040                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10383                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          143                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       113685                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       112604                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       226289                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     12892049                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1138354                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       197775                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   26                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1855360                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1802395                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            717006                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.505358                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              12865798                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             12865478                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7648179                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         20039515                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.504316                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.381655                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9642881                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11830759                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      2054801                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3222                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       199356                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     22667947                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.521916                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.339742                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     17833968     78.67%     78.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2241746      9.89%     88.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       940363      4.15%     92.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       563838      2.49%     95.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       390493      1.72%     96.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       252006      1.11%     98.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       132030      0.58%     98.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       105433      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       208070      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     22667947                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9642881                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11830759                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1793537                       # Number of memory references committed
system.switch_cpus2.commit.loads              1088719                       # Number of loads committed
system.switch_cpus2.commit.membars               1608                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1693084                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10666093                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       240733                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       208070                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            36345372                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           28135901                       # The number of ROB writes
system.switch_cpus2.timesIdled                 296096                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2478014                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9642881                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11830759                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9642881                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.645551                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.645551                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.377993                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.377993                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        58154988                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       17851852                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       12986247                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3218                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus3.numCycles                25510730                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         1999756                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1639453                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       197956                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       817895                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          778113                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          204819                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8774                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     19096869                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              11382599                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            1999756                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       982932                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2501683                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         566232                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       1085857                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1178996                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       196657                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     23049342                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.603954                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.950443                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        20547659     89.15%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          270605      1.17%     90.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          313288      1.36%     91.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          171773      0.75%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          197921      0.86%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          108877      0.47%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           73788      0.32%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          193993      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1171438      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     23049342                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.078389                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.446189                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        18936473                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      1249562                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2480713                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        19748                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        362845                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       324690                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         2088                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      13894694                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        11115                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        362845                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        18967535                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         367598                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       796383                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2470349                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        84623                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      13885251                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         20890                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        39790                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     19289689                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     64659183                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     64659183                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16406560                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         2883086                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3665                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2065                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           230085                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1331022                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       723255                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19193                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       159871                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          13860748                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3675                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13077503                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        19176                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1776530                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      4130172                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          453                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     23049342                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.567370                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.258814                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     17542481     76.11%     76.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2213265      9.60%     85.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1189006      5.16%     90.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       824917      3.58%     94.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       720687      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       368744      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        89681      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        57567      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        42994      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     23049342                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           3260     11.27%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         12792     44.24%     55.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        12866     44.49%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     10941688     83.67%     83.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       204804      1.57%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1598      0.01%     85.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1212367      9.27%     94.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       717046      5.48%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13077503                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.512628                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              28918                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002211                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     49252439                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     15641093                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     12853918                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13106421                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        32791                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       242998                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           88                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          144                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        18872                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          799                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          157                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        362845                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         319414                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        13876                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     13864451                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         6585                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1331022                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       723255                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2066                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          9765                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          144                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       113552                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       112433                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       225985                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     12880372                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1137063                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       197128                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   28                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1853900                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1800470                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            716837                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.504900                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              12854224                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             12853918                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          7641483                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         20021784                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.503863                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381658                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9636933                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11823329                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2041248                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3222                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       198963                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     22686497                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.521162                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.339160                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     17856667     78.71%     78.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2239545      9.87%     88.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       939420      4.14%     92.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       563421      2.48%     95.21% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       390069      1.72%     96.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       251697      1.11%     98.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       132146      0.58%     98.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       105212      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       208320      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     22686497                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9636933                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11823329                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1792403                       # Number of memory references committed
system.switch_cpus3.commit.loads              1088020                       # Number of loads committed
system.switch_cpus3.commit.membars               1608                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1691963                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10659420                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       240567                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       208320                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            36342689                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           28092039                       # The number of ROB writes
system.switch_cpus3.timesIdled                 295833                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2461388                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9636933                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11823329                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9636933                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.647183                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.647183                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.377760                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.377760                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        58102516                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       17836697                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       12966236                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3218                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus4.numCycles                25510730                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2001648                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1641035                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       198128                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       818336                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          777926                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          204818                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         8811                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     19120481                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              11393333                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2001648                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       982744                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2503152                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         567360                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       1084351                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1180268                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       196841                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     23073856                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.603840                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.950460                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        20570704     89.15%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          270951      1.17%     90.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          313062      1.36%     91.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          171392      0.74%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          197823      0.86%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          109135      0.47%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           73677      0.32%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          194252      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1172860      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     23073856                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.078463                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.446609                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        18958917                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      1249291                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2481509                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        20352                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        363786                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       324966                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred         2086                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      13906577                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        11144                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        363786                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        18990542                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         363042                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       798978                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2471234                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        86265                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      13897099                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         21315                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        40427                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     19307008                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     64712538                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     64712538                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     16417640                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2889307                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3636                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         2036                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           233022                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1331413                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       724054                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        19044                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       160465                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          13872275                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3646                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         13086453                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        18663                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1780220                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      4136854                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          423                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     23073856                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.567155                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.258556                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     17561521     76.11%     76.11% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2216684      9.61%     85.72% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1190994      5.16%     90.88% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       824635      3.57%     94.45% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       720978      3.12%     97.58% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       368147      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        90136      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        57675      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        43086      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     23073856                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           3225     11.20%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         12697     44.09%     55.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        12879     44.72%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     10949564     83.67%     83.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       204812      1.57%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1599      0.01%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1212773      9.27%     94.52% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       717705      5.48%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      13086453                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.512978                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              28801                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002201                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     49294226                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     15656276                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     12862858                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      13115254                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        32936                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       242581                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           89                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          137                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        19151                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          800                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked          169                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        363786                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         315199                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        13878                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     13875948                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         6879                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1331413                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       724054                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         2037                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          9550                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          137                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       113444                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       112749                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       226193                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     12888870                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1137976                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       197583                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   27                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             1855438                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1801895                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            717462                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.505233                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              12863153                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             12862858                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          7646554                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         20033183                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.504214                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381694                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      9643515                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     11831515                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2044534                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3222                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       199149                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     22710070                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.520981                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.338813                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     17876272     78.72%     78.72% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2241546      9.87%     88.59% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       940440      4.14%     92.73% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       563425      2.48%     95.21% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       390560      1.72%     96.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       251975      1.11%     98.04% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       132381      0.58%     98.62% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       105355      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       208116      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     22710070                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      9643515                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      11831515                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1793712                       # Number of memory references committed
system.switch_cpus4.commit.loads              1088818                       # Number of loads committed
system.switch_cpus4.commit.membars               1608                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1693175                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         10666808                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       240752                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       208116                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            36377938                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           28115962                       # The number of ROB writes
system.switch_cpus4.timesIdled                 296301                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                2436874                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            9643515                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             11831515                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      9643515                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.645377                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.645377                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.378018                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.378018                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        58142535                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       17848983                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       12978762                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3218                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus5.numCycles                25510730                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         1871784                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1674670                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       151086                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      1265373                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         1231823                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          110049                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         4558                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     19846816                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              10641004                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            1871784                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1341872                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2372651                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         496916                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        448988                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1202324                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       147939                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     23013471                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.517070                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.755038                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        20640820     89.69%     89.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          365194      1.59%     91.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          180068      0.78%     92.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          360375      1.57%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          112502      0.49%     94.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          335326      1.46%     95.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           51665      0.22%     95.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           83684      0.36%     96.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          883837      3.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     23013471                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.073372                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.417119                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        19675728                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       625027                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2367618                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         2004                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        343093                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       173489                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred         1923                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      11877482                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         4566                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        343093                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        19696133                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         393208                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       169009                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2347210                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        64811                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      11859219                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          9289                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        48442                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     15512831                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     53708185                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     53708185                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     12534616                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         2978205                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         1565                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          799                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           152443                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      2165843                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       340295                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         3021                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        77555                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          11796448                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         1570                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         11028880                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         7330                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      2161650                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      4456845                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     23013471                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.479236                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.090906                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     18180129     79.00%     79.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      1501355      6.52%     85.52% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1640845      7.13%     92.65% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       942159      4.09%     96.75% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       481236      2.09%     98.84% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       120897      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       140765      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         3341      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         2744      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     23013471                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          18162     57.40%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          7395     23.37%     80.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         6084     19.23%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      8632495     78.27%     78.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        84678      0.77%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.04% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          768      0.01%     79.05% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     79.05% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.05% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.05% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1973953     17.90%     96.94% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       336986      3.06%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      11028880                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.432323                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              31641                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002869                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     45110202                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     13959699                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     10745846                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      11060521                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         8787                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       446747                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         8870                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        343093                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         322567                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         7815                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     11798027                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          865                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      2165843                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       340295                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          796                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          4012                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents          162                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           32                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       101634                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        58204                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       159838                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     10889358                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1945762                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       139522                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    9                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             2282700                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1656758                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            336938                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.426854                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              10748647                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             10745846                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          6509658                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         14081881                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.421228                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.462272                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      8564636                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      9619643                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2178818                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         1548                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       149954                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     22670378                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.424327                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.294717                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     19100823     84.25%     84.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      1394341      6.15%     90.41% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       903224      3.98%     94.39% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       282826      1.25%     95.64% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       475784      2.10%     97.74% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        90671      0.40%     98.14% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        57749      0.25%     98.39% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        52289      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       312671      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     22670378                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      8564636                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       9619643                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               2050517                       # Number of memory references committed
system.switch_cpus5.commit.loads              1719092                       # Number of loads committed
system.switch_cpus5.commit.membars                772                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1477805                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          8399838                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       117976                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       312671                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            34156142                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           23940273                       # The number of ROB writes
system.switch_cpus5.timesIdled                 447336                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                2497259                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            8564636                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              9619643                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      8564636                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.978612                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.978612                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.335727                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.335727                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        50654579                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       13977623                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       12650266                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          1548                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus6.numCycles                25510730                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2279796                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1898379                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       209230                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       898754                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          834259                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          244985                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         9795                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     19858569                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              12506809                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2279796                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1079244                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2606332                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         581788                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       1016233                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1234386                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       200027                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     23851785                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.644309                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.015477                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        21245453     89.07%     89.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          159323      0.67%     89.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          202023      0.85%     90.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          321535      1.35%     91.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          133973      0.56%     92.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          172351      0.72%     93.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          201154      0.84%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           92415      0.39%     94.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1323558      5.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     23851785                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.089366                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.490257                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        19742280                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      1143838                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2594051                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1237                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        370372                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       346461                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          279                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      15283892                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1641                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        370372                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        19762531                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          63778                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      1024551                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2575049                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        55498                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      15190500                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          8066                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        38512                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     21218704                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     70639677                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     70639677                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     17742564                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         3476133                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3735                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         1974                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           195731                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1421763                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       743447                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         8241                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       168641                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          14832244                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3749                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         14224915                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        14707                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1808967                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      3686536                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          196                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     23851785                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.596388                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.318323                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     17822033     74.72%     74.72% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2752762     11.54%     86.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1122378      4.71%     90.97% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       631096      2.65%     93.61% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       851781      3.57%     97.18% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       263488      1.10%     98.29% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       259106      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       138219      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        10922      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     23851785                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          98583     79.23%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         13099     10.53%     89.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        12747     10.24%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     11983861     84.25%     84.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       194461      1.37%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1760      0.01%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1304119      9.17%     94.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       740714      5.21%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      14224915                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.557605                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             124429                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008747                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     52440750                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     16645045                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     13854326                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      14349344                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        10523                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       268377                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           87                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        10390                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        370372                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          48797                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         6242                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     14835996                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        11005                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1421763                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       743447                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         1975                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          5431                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           87                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       124178                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       116861                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       241039                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     13977309                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1282721                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       247605                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             2023341                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1976445                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            740620                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.547899                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              13854406                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             13854326                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          8298390                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         22290101                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.543078                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372290                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     10322671                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     12720038                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2116013                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3553                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       210800                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     23481413                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.541707                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.361361                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     18096415     77.07%     77.07% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2729186     11.62%     88.69% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       991651      4.22%     92.91% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       492823      2.10%     95.01% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       451775      1.92%     96.94% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       189975      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       187551      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        89496      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       252541      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     23481413                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     10322671                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      12720038                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1886437                       # Number of memory references committed
system.switch_cpus6.commit.loads              1153384                       # Number of loads committed
system.switch_cpus6.commit.membars               1772                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1843702                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         11452221                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       262672                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       252541                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            38064845                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           30042496                       # The number of ROB writes
system.switch_cpus6.timesIdled                 303376                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1658945                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           10322671                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             12720038                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     10322671                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.471330                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.471330                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.404640                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.404640                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        62894084                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       19360347                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       14137666                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3550                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus7.numCycles                25510730                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         1971979                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1613029                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       194655                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       810544                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          774802                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          202013                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         8678                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     19111836                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              11192754                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            1971979                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       976815                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2344167                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         567515                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        553867                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines          1177507                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       195769                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     22378589                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.611153                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.960834                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        20034422     89.52%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          127528      0.57%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          200243      0.89%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          318861      1.42%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          131795      0.59%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          147622      0.66%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          157790      0.71%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          102510      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1157818      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     22378589                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.077300                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.438747                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        18934448                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       733089                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2336675                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         5947                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        368426                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       322887                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          271                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      13665376                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1610                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        368426                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        18964667                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         195228                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       453630                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2312785                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        83849                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      13655964                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents         1960                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         23223                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        31952                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents         3281                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands     18957580                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     63522121                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     63522121                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     16134948                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2822627                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3481                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1919                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           256351                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1302785                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       698828                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        20932                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       160292                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          13634780                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3490                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         12884040                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        16758                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1755336                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3958175                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          344                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     22378589                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.575731                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.268567                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     16947013     75.73%     75.73% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2180377      9.74%     85.47% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1190685      5.32%     90.79% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       813368      3.63%     94.43% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       760689      3.40%     97.83% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       217414      0.97%     98.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       170953      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        58075      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        40015      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     22378589                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           3068     12.70%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          9389     38.86%     51.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        11702     48.44%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     10793536     83.77%     83.77% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       203814      1.58%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1560      0.01%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1190884      9.24%     94.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       694246      5.39%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      12884040                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.505044                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              24159                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001875                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     48187586                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     15393760                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     12672865                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      12908199                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        38398                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       237783                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           45                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          158                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        21704                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          822                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        368426                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         131702                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        11978                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     13638288                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         5750                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1302785                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       698828                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1919                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          8926                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          158                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       112537                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       112100                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       224637                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     12697716                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1119360                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       186324                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   18                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1813279                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1786376                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            693919                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.497740                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              12673081                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             12672865                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          7410638                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         19364929                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.496766                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.382683                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      9477768                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     11617318                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      2020973                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3146                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       198443                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     22010163                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.527816                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.380536                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     17291569     78.56%     78.56% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2286517     10.39%     88.95% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       890497      4.05%     93.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       478637      2.17%     95.17% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       357734      1.63%     96.80% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       199782      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       124590      0.57%     98.27% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       110186      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       270651      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     22010163                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      9477768                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      11617318                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1742123                       # Number of memory references committed
system.switch_cpus7.commit.loads              1064999                       # Number of loads committed
system.switch_cpus7.commit.membars               1570                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1667576                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         10468091                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       236003                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       270651                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            35377738                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           27645042                       # The number of ROB writes
system.switch_cpus7.timesIdled                 310640                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                3132141                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            9477768                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             11617318                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      9477768                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.691639                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.691639                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.371521                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.371521                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        57254384                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       17569007                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       12743160                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3142                       # number of misc regfile writes
system.l20.replacements                           879                       # number of replacements
system.l20.tagsinuse                      4095.403393                       # Cycle average of tags in use
system.l20.total_refs                          266212                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4975                       # Sample count of references to valid blocks.
system.l20.avg_refs                         53.509950                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           78.361914                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    29.700198                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   386.527649                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3600.813632                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.019131                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.007251                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.094367                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.879105                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999854                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         3189                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3191                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             985                       # number of Writeback hits
system.l20.Writeback_hits::total                  985                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           15                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         3204                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3206                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         3204                       # number of overall hits
system.l20.overall_hits::total                   3206                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           36                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          844                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  880                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           36                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          844                       # number of demand (read+write) misses
system.l20.demand_misses::total                   880                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           36                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          844                       # number of overall misses
system.l20.overall_misses::total                  880                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     34512976                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    389969093                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      424482069                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     34512976                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    389969093                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       424482069                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     34512976                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    389969093                       # number of overall miss cycles
system.l20.overall_miss_latency::total      424482069                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           38                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         4033                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               4071                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          985                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              985                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           15                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           38                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         4048                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                4086                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           38                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         4048                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               4086                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.947368                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.209273                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.216163                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.947368                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.208498                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.215370                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.947368                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.208498                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.215370                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 958693.777778                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 462048.688389                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 482365.987500                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 958693.777778                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 462048.688389                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 482365.987500                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 958693.777778                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 462048.688389                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 482365.987500                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 476                       # number of writebacks
system.l20.writebacks::total                      476                       # number of writebacks
system.l20.ReadReq_mshr_hits::switch_cpus0.data            1                       # number of ReadReq MSHR hits
system.l20.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l20.demand_mshr_hits::switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.l20.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l20.overall_mshr_hits::switch_cpus0.data            1                       # number of overall MSHR hits
system.l20.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          843                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             879                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          843                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              879                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          843                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             879                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     31926397                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    328859634                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    360786031                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     31926397                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    328859634                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    360786031                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     31926397                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    328859634                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    360786031                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.947368                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.209026                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.215917                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.947368                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.208251                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.215125                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.947368                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.208251                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.215125                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 886844.361111                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 390106.327402                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 410450.547213                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 886844.361111                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 390106.327402                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 410450.547213                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 886844.361111                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 390106.327402                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 410450.547213                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2780                       # number of replacements
system.l21.tagsinuse                      4095.875409                       # Cycle average of tags in use
system.l21.total_refs                          326393                       # Total number of references to valid blocks.
system.l21.sampled_refs                          6876                       # Sample count of references to valid blocks.
system.l21.avg_refs                         47.468441                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           11.456402                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    28.460400                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1313.999752                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          2741.958854                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.002797                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.006948                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.320801                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.669424                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999970                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         5063                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   5064                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2166                       # number of Writeback hits
system.l21.Writeback_hits::total                 2166                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data            9                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         5072                       # number of demand (read+write) hits
system.l21.demand_hits::total                    5073                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         5072                       # number of overall hits
system.l21.overall_hits::total                   5073                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           35                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2745                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2780                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           35                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2745                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2780                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           35                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2745                       # number of overall misses
system.l21.overall_misses::total                 2780                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     34702851                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1413591864                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1448294715                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     34702851                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1413591864                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1448294715                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     34702851                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1413591864                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1448294715                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           36                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         7808                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               7844                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2166                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2166                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            9                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           36                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         7817                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                7853                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           36                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         7817                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               7853                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.351562                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.354411                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.351158                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.354005                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.351158                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.354005                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 991510.028571                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 514969.713661                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 520969.321942                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 991510.028571                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 514969.713661                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 520969.321942                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 991510.028571                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 514969.713661                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 520969.321942                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 611                       # number of writebacks
system.l21.writebacks::total                      611                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           35                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2745                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2780                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           35                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2745                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2780                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           35                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2745                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2780                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     32176499                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1215650088                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1247826587                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     32176499                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1215650088                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1247826587                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     32176499                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1215650088                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1247826587                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.351562                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.354411                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.351158                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.354005                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.351158                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.354005                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 919328.542857                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 442859.777049                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 448858.484532                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 919328.542857                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 442859.777049                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 448858.484532                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 919328.542857                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 442859.777049                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 448858.484532                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1426                       # number of replacements
system.l22.tagsinuse                      4095.391473                       # Cycle average of tags in use
system.l22.total_refs                          347349                       # Total number of references to valid blocks.
system.l22.sampled_refs                          5522                       # Sample count of references to valid blocks.
system.l22.avg_refs                         62.902753                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          147.034359                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    27.670604                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   710.431926                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3210.254583                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.035897                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.006756                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.173445                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.783754                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999851                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         4112                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   4113                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            2356                       # number of Writeback hits
system.l22.Writeback_hits::total                 2356                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           15                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         4127                       # number of demand (read+write) hits
system.l22.demand_hits::total                    4128                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         4127                       # number of overall hits
system.l22.overall_hits::total                   4128                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           35                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1387                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1422                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            3                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           35                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1390                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1425                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           35                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1390                       # number of overall misses
system.l22.overall_misses::total                 1425                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     29853916                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    691892220                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      721746136                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data      1866267                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total      1866267                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     29853916                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    693758487                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       723612403                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     29853916                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    693758487                       # number of overall miss cycles
system.l22.overall_miss_latency::total      723612403                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           36                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         5499                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               5535                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         2356                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             2356                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           18                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           36                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         5517                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                5553                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           36                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         5517                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               5553                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.972222                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.252228                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.256911                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data     0.166667                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total        0.166667                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.972222                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.251949                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.256618                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.972222                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.251949                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.256618                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 852969.028571                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 498840.821918                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 507557.057665                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data       622089                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total       622089                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 852969.028571                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 499106.825180                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 507798.177544                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 852969.028571                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 499106.825180                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 507798.177544                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 904                       # number of writebacks
system.l22.writebacks::total                      904                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1387                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1422                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            3                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1390                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1425                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1390                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1425                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     27340916                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    592305620                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    619646536                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data      1650867                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total      1650867                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     27340916                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    593956487                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    621297403                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     27340916                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    593956487                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    621297403                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.252228                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.256911                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.166667                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.972222                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.251949                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.256618                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.972222                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.251949                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.256618                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 781169.028571                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 427040.821918                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 435757.057665                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data       550289                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total       550289                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 781169.028571                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 427306.825180                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 435998.177544                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 781169.028571                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 427306.825180                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 435998.177544                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1417                       # number of replacements
system.l23.tagsinuse                      4095.392576                       # Cycle average of tags in use
system.l23.total_refs                          347343                       # Total number of references to valid blocks.
system.l23.sampled_refs                          5512                       # Sample count of references to valid blocks.
system.l23.avg_refs                         63.015784                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          147.088251                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    28.136607                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   707.520890                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3212.646829                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.035910                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.006869                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.172735                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.784338                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999852                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         4108                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   4109                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2355                       # number of Writeback hits
system.l23.Writeback_hits::total                 2355                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           15                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         4123                       # number of demand (read+write) hits
system.l23.demand_hits::total                    4124                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         4123                       # number of overall hits
system.l23.overall_hits::total                   4124                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           37                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1376                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1413                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           37                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1379                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1416                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           37                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1379                       # number of overall misses
system.l23.overall_misses::total                 1416                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     35859569                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    703150675                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      739010244                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      1490169                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      1490169                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     35859569                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    704640844                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       740500413                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     35859569                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    704640844                       # number of overall miss cycles
system.l23.overall_miss_latency::total      740500413                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           38                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5484                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5522                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2355                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2355                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           18                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           38                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5502                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5540                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           38                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5502                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5540                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.250912                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.255886                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.166667                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.166667                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.250636                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.255596                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.250636                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.255596                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 969177.540541                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 511010.664971                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 523007.957537                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       496723                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       496723                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 969177.540541                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 510979.582306                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 522952.269068                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 969177.540541                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 510979.582306                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 522952.269068                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 900                       # number of writebacks
system.l23.writebacks::total                      900                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           37                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1376                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1413                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            3                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           37                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1379                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1416                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           37                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1379                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1416                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     33200080                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    604279364                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    637479444                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      1274519                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      1274519                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     33200080                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    605553883                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    638753963                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     33200080                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    605553883                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    638753963                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.250912                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.255886                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.166667                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.250636                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.255596                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.250636                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.255596                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 897299.459459                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 439156.514535                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 451153.180467                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 424839.666667                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 424839.666667                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 897299.459459                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 439125.368383                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 451097.431497                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 897299.459459                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 439125.368383                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 451097.431497                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                          1406                       # number of replacements
system.l24.tagsinuse                      4095.380128                       # Cycle average of tags in use
system.l24.total_refs                          347352                       # Total number of references to valid blocks.
system.l24.sampled_refs                          5501                       # Sample count of references to valid blocks.
system.l24.avg_refs                         63.143428                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks          147.516759                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    27.308383                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   699.926551                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3220.628434                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.036015                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.006667                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.170881                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.786286                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999849                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data         4110                       # number of ReadReq hits
system.l24.ReadReq_hits::total                   4111                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            2362                       # number of Writeback hits
system.l24.Writeback_hits::total                 2362                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data           15                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data         4125                       # number of demand (read+write) hits
system.l24.demand_hits::total                    4126                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data         4125                       # number of overall hits
system.l24.overall_hits::total                   4126                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           35                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data         1368                       # number of ReadReq misses
system.l24.ReadReq_misses::total                 1403                       # number of ReadReq misses
system.l24.ReadExReq_misses::switch_cpus4.data            3                       # number of ReadExReq misses
system.l24.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l24.demand_misses::switch_cpus4.inst           35                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data         1371                       # number of demand (read+write) misses
system.l24.demand_misses::total                  1406                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           35                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data         1371                       # number of overall misses
system.l24.overall_misses::total                 1406                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     29487344                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data    677349600                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      706836944                       # number of ReadReq miss cycles
system.l24.ReadExReq_miss_latency::switch_cpus4.data      1862326                       # number of ReadExReq miss cycles
system.l24.ReadExReq_miss_latency::total      1862326                       # number of ReadExReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     29487344                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data    679211926                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       708699270                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     29487344                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data    679211926                       # number of overall miss cycles
system.l24.overall_miss_latency::total      708699270                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           36                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data         5478                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total               5514                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         2362                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             2362                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           18                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           36                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data         5496                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                5532                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           36                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data         5496                       # number of overall (read+write) accesses
system.l24.overall_accesses::total               5532                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.972222                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.249726                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.254443                       # miss rate for ReadReq accesses
system.l24.ReadExReq_miss_rate::switch_cpus4.data     0.166667                       # miss rate for ReadExReq accesses
system.l24.ReadExReq_miss_rate::total        0.166667                       # miss rate for ReadExReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.972222                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.249454                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.254158                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.972222                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.249454                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.254158                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 842495.542857                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 495138.596491                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 503803.951532                       # average ReadReq miss latency
system.l24.ReadExReq_avg_miss_latency::switch_cpus4.data 620775.333333                       # average ReadExReq miss latency
system.l24.ReadExReq_avg_miss_latency::total 620775.333333                       # average ReadExReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 842495.542857                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 495413.512764                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 504053.534851                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 842495.542857                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 495413.512764                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 504053.534851                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 889                       # number of writebacks
system.l24.writebacks::total                      889                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           35                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data         1368                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total            1403                       # number of ReadReq MSHR misses
system.l24.ReadExReq_mshr_misses::switch_cpus4.data            3                       # number of ReadExReq MSHR misses
system.l24.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           35                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data         1371                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total             1406                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           35                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data         1371                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total            1406                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     26973050                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data    579140943                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total    606113993                       # number of ReadReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::switch_cpus4.data      1646296                       # number of ReadExReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::total      1646296                       # number of ReadExReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     26973050                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data    580787239                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total    607760289                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     26973050                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data    580787239                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total    607760289                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.249726                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.254443                       # mshr miss rate for ReadReq accesses
system.l24.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.166667                       # mshr miss rate for ReadExReq accesses
system.l24.ReadExReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for ReadExReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.972222                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.249454                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.254158                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.972222                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.249454                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.254158                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 770658.571429                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 423348.642544                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 432012.824661                       # average ReadReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data 548765.333333                       # average ReadExReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::total 548765.333333                       # average ReadExReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 770658.571429                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 423623.077316                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 432261.940967                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 770658.571429                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 423623.077316                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 432261.940967                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          1500                       # number of replacements
system.l25.tagsinuse                      4095.848071                       # Cycle average of tags in use
system.l25.total_refs                          180798                       # Total number of references to valid blocks.
system.l25.sampled_refs                          5596                       # Sample count of references to valid blocks.
system.l25.avg_refs                         32.308435                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           53.843733                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    24.095968                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   687.647860                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3330.260510                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.013145                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.005883                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.167883                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.813052                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999963                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data         3938                       # number of ReadReq hits
system.l25.ReadReq_hits::total                   3939                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks             690                       # number of Writeback hits
system.l25.Writeback_hits::total                  690                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data            6                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data         3944                       # number of demand (read+write) hits
system.l25.demand_hits::total                    3945                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data         3944                       # number of overall hits
system.l25.overall_hits::total                   3945                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           28                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data         1472                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 1500                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           28                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data         1472                       # number of demand (read+write) misses
system.l25.demand_misses::total                  1500                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           28                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data         1472                       # number of overall misses
system.l25.overall_misses::total                 1500                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     27790594                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data    629801634                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total      657592228                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     27790594                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data    629801634                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total       657592228                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     27790594                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data    629801634                       # number of overall miss cycles
system.l25.overall_miss_latency::total      657592228                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           29                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data         5410                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total               5439                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks          690                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total              690                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data            6                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           29                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         5416                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                5445                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           29                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         5416                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               5445                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.965517                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.272089                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.275786                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.965517                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.271787                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.275482                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.965517                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.271787                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.275482                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 992521.214286                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 427854.370924                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 438394.818667                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 992521.214286                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 427854.370924                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 438394.818667                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 992521.214286                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 427854.370924                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 438394.818667                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 249                       # number of writebacks
system.l25.writebacks::total                      249                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           28                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data         1472                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            1500                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           28                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data         1472                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             1500                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           28                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data         1472                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            1500                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     25780194                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data    524090082                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total    549870276                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     25780194                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data    524090082                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total    549870276                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     25780194                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data    524090082                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total    549870276                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.965517                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.272089                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.275786                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.965517                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.271787                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.275482                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.965517                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.271787                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.275482                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 920721.214286                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 356039.457880                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 366580.184000                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 920721.214286                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 356039.457880                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 366580.184000                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 920721.214286                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 356039.457880                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 366580.184000                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                           727                       # number of replacements
system.l26.tagsinuse                      4095.526952                       # Cycle average of tags in use
system.l26.total_refs                          253960                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4821                       # Sample count of references to valid blocks.
system.l26.avg_refs                         52.677868                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          122.526952                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    29.875882                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   343.631501                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3599.492617                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.029914                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.007294                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.083894                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.878782                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999885                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data         3081                       # number of ReadReq hits
system.l26.ReadReq_hits::total                   3083                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks            1003                       # number of Writeback hits
system.l26.Writeback_hits::total                 1003                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data           14                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                   14                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data         3095                       # number of demand (read+write) hits
system.l26.demand_hits::total                    3097                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data         3095                       # number of overall hits
system.l26.overall_hits::total                   3097                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           35                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data          692                       # number of ReadReq misses
system.l26.ReadReq_misses::total                  727                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           35                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data          692                       # number of demand (read+write) misses
system.l26.demand_misses::total                   727                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           35                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data          692                       # number of overall misses
system.l26.overall_misses::total                  727                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     41564784                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data    313554273                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total      355119057                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     41564784                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data    313554273                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total       355119057                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     41564784                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data    313554273                       # number of overall miss cycles
system.l26.overall_miss_latency::total      355119057                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           37                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data         3773                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total               3810                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks         1003                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total             1003                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           14                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               14                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           37                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         3787                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                3824                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           37                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         3787                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               3824                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.945946                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.183408                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.190814                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.945946                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.182730                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.190115                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.945946                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.182730                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.190115                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 1187565.257143                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 453113.111272                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 488471.880330                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 1187565.257143                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 453113.111272                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 488471.880330                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 1187565.257143                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 453113.111272                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 488471.880330                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 435                       # number of writebacks
system.l26.writebacks::total                      435                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           35                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data          692                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total             727                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           35                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data          692                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total              727                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           35                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data          692                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total             727                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     39050476                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data    263833106                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total    302883582                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     39050476                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data    263833106                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total    302883582                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     39050476                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data    263833106                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total    302883582                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.945946                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.183408                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.190814                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.945946                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.182730                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.190115                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.945946                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.182730                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.190115                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1115727.885714                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 381261.713873                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 416621.158184                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 1115727.885714                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 381261.713873                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 416621.158184                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 1115727.885714                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 381261.713873                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 416621.158184                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          2392                       # number of replacements
system.l27.tagsinuse                      4095.588323                       # Cycle average of tags in use
system.l27.total_refs                          324712                       # Total number of references to valid blocks.
system.l27.sampled_refs                          6488                       # Sample count of references to valid blocks.
system.l27.avg_refs                         50.048089                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           36.951514                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    30.325497                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   914.183708                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3114.127604                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.009021                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.007404                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.223189                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.760285                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999899                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data         4554                       # number of ReadReq hits
system.l27.ReadReq_hits::total                   4555                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks            1434                       # number of Writeback hits
system.l27.Writeback_hits::total                 1434                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data           13                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                   13                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data         4567                       # number of demand (read+write) hits
system.l27.demand_hits::total                    4568                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data         4567                       # number of overall hits
system.l27.overall_hits::total                   4568                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           38                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         2353                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 2391                       # number of ReadReq misses
system.l27.ReadExReq_misses::switch_cpus7.data            1                       # number of ReadExReq misses
system.l27.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l27.demand_misses::switch_cpus7.inst           38                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         2354                       # number of demand (read+write) misses
system.l27.demand_misses::total                  2392                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           38                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         2354                       # number of overall misses
system.l27.overall_misses::total                 2392                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     39365871                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   1232160412                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     1271526283                       # number of ReadReq miss cycles
system.l27.ReadExReq_miss_latency::switch_cpus7.data       313018                       # number of ReadExReq miss cycles
system.l27.ReadExReq_miss_latency::total       313018                       # number of ReadExReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     39365871                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   1232473430                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      1271839301                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     39365871                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   1232473430                       # number of overall miss cycles
system.l27.overall_miss_latency::total     1271839301                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           39                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data         6907                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total               6946                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks         1434                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total             1434                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           14                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               14                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           39                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data         6921                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                6960                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           39                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data         6921                       # number of overall (read+write) accesses
system.l27.overall_accesses::total               6960                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.340669                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.344227                       # miss rate for ReadReq accesses
system.l27.ReadExReq_miss_rate::switch_cpus7.data     0.071429                       # miss rate for ReadExReq accesses
system.l27.ReadExReq_miss_rate::total        0.071429                       # miss rate for ReadExReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.340124                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.343678                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.340124                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.343678                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 1035943.973684                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 523655.083723                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 531796.856127                       # average ReadReq miss latency
system.l27.ReadExReq_avg_miss_latency::switch_cpus7.data       313018                       # average ReadExReq miss latency
system.l27.ReadExReq_avg_miss_latency::total       313018                       # average ReadExReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 1035943.973684                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 523565.603229                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 531705.393395                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 1035943.973684                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 523565.603229                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 531705.393395                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 510                       # number of writebacks
system.l27.writebacks::total                      510                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         2353                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            2391                       # number of ReadReq MSHR misses
system.l27.ReadExReq_mshr_misses::switch_cpus7.data            1                       # number of ReadExReq MSHR misses
system.l27.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         2354                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             2392                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         2354                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            2392                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     36636884                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   1063140852                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   1099777736                       # number of ReadReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::switch_cpus7.data       241218                       # number of ReadExReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::total       241218                       # number of ReadExReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     36636884                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   1063382070                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   1100018954                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     36636884                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   1063382070                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   1100018954                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.340669                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.344227                       # mshr miss rate for ReadReq accesses
system.l27.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.071429                       # mshr miss rate for ReadExReq accesses
system.l27.ReadExReq_mshr_miss_rate::total     0.071429                       # mshr miss rate for ReadExReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.340124                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.343678                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.340124                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.343678                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 964128.526316                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 451823.566511                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 459965.594312                       # average ReadReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data       241218                       # average ReadExReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::total       241218                       # average ReadExReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 964128.526316                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 451734.099405                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 459874.144649                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 964128.526316                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 451734.099405                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 459874.144649                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               506.147757                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001230023                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   513                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1951715.444444                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    31.147757                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          475                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.049916                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.761218                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.811134                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1221927                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1221927                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1221927                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1221927                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1221927                       # number of overall hits
system.cpu0.icache.overall_hits::total        1221927                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           49                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           49                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           49                       # number of overall misses
system.cpu0.icache.overall_misses::total           49                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     43469513                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     43469513                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     43469513                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     43469513                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     43469513                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     43469513                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1221976                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1221976                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1221976                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1221976                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1221976                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1221976                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 887132.918367                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 887132.918367                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 887132.918367                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 887132.918367                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 887132.918367                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 887132.918367                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           38                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           38                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           38                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     34991177                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     34991177                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     34991177                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     34991177                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     34991177                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     34991177                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 920820.447368                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 920820.447368                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 920820.447368                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 920820.447368                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 920820.447368                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 920820.447368                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  4048                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               152642937                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4304                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              35465.366403                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   220.963357                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    35.036643                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.863138                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.136862                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       839337                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         839337                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       705704                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        705704                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1806                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1806                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1697                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1697                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1545041                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1545041                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1545041                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1545041                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        12926                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        12926                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           86                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        13012                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         13012                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        13012                       # number of overall misses
system.cpu0.dcache.overall_misses::total        13012                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2375539708                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2375539708                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7010526                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7010526                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2382550234                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2382550234                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2382550234                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2382550234                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       852263                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       852263                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       705790                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       705790                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1806                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1806                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1697                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1697                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1558053                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1558053                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1558053                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1558053                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.015167                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015167                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000122                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000122                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008351                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008351                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008351                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008351                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 183779.955748                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 183779.955748                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 81517.744186                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 81517.744186                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 183104.075776                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 183104.075776                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 183104.075776                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 183104.075776                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          985                       # number of writebacks
system.cpu0.dcache.writebacks::total              985                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8893                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8893                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           71                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         8964                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8964                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         8964                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8964                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         4033                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         4033                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4048                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4048                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4048                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4048                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    604641334                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    604641334                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       971994                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       971994                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    605613328                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    605613328                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    605613328                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    605613328                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004732                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004732                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002598                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002598                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002598                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002598                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 149923.464914                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 149923.464914                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 64799.600000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 64799.600000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 149608.035573                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 149608.035573                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 149608.035573                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 149608.035573                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     1                       # number of replacements
system.cpu1.icache.tagsinuse               573.013785                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1032114457                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   579                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1782581.100173                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    30.951146                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   542.062639                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.049601                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.868690                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.918291                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1157692                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1157692                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1157692                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1157692                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1157692                       # number of overall hits
system.cpu1.icache.overall_hits::total        1157692                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           54                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           54                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           54                       # number of overall misses
system.cpu1.icache.overall_misses::total           54                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     46800149                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     46800149                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     46800149                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     46800149                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     46800149                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     46800149                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1157746                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1157746                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1157746                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1157746                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1157746                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1157746                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000047                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000047                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 866669.425926                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 866669.425926                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 866669.425926                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 866669.425926                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 866669.425926                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 866669.425926                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           18                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           18                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           18                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           36                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           36                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     35077314                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     35077314                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     35077314                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     35077314                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     35077314                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     35077314                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 974369.833333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 974369.833333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 974369.833333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 974369.833333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 974369.833333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 974369.833333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7817                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               406818345                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  8073                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              50392.461910                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   110.969373                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   145.030627                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.433474                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.566526                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      3022912                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3022912                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      1655335                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1655335                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          812                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          812                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          810                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          810                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      4678247                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4678247                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      4678247                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4678247                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        28217                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        28217                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           30                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        28247                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         28247                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        28247                       # number of overall misses
system.cpu1.dcache.overall_misses::total        28247                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   6931377577                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6931377577                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2297582                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2297582                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   6933675159                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6933675159                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   6933675159                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6933675159                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      3051129                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      3051129                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      1655365                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1655365                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          810                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          810                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      4706494                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4706494                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      4706494                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4706494                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009248                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009248                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000018                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000018                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006002                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006002                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006002                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006002                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 245645.446965                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 245645.446965                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 76586.066667                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 76586.066667                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 245465.895812                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 245465.895812                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 245465.895812                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 245465.895812                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2166                       # number of writebacks
system.cpu1.dcache.writebacks::total             2166                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        20409                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        20409                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           21                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        20430                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        20430                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        20430                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        20430                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7808                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7808                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            9                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7817                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7817                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7817                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7817                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1783656954                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1783656954                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       576900                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       576900                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1784233854                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1784233854                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1784233854                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1784233854                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002559                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002559                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001661                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001661                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001661                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001661                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 228439.671363                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 228439.671363                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 228250.461046                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 228250.461046                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 228250.461046                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 228250.461046                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               510.809740                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1002504031                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1935335.967181                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    28.809740                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          482                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.046169                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.772436                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.818605                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1179880                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1179880                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1179880                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1179880                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1179880                       # number of overall hits
system.cpu2.icache.overall_hits::total        1179880                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           49                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           49                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           49                       # number of overall misses
system.cpu2.icache.overall_misses::total           49                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     46097068                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     46097068                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     46097068                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     46097068                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     46097068                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     46097068                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1179929                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1179929                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1179929                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1179929                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1179929                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1179929                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000042                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000042                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 940756.489796                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 940756.489796                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 940756.489796                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 940756.489796                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 940756.489796                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 940756.489796                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           36                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           36                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           36                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     30232450                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     30232450                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     30232450                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     30232450                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     30232450                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     30232450                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 839790.277778                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 839790.277778                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 839790.277778                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 839790.277778                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 839790.277778                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 839790.277778                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  5517                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               158524351                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  5773                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              27459.613892                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   226.711223                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    29.288777                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.885591                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.114409                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       832341                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         832341                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       700677                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        700677                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1684                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1684                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1609                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1609                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1533018                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1533018                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1533018                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1533018                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        18903                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        18903                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          662                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          662                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        19565                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         19565                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        19565                       # number of overall misses
system.cpu2.dcache.overall_misses::total        19565                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4445811944                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4445811944                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    290121788                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    290121788                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4735933732                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4735933732                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4735933732                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4735933732                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       851244                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       851244                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       701339                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       701339                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1684                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1684                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1609                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1609                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1552583                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1552583                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1552583                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1552583                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.022206                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.022206                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000944                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000944                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.012602                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012602                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.012602                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012602                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 235190.813310                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 235190.813310                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 438250.435045                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 438250.435045                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 242061.524764                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 242061.524764                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 242061.524764                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 242061.524764                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      1478445                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 147844.500000                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         2356                       # number of writebacks
system.cpu2.dcache.writebacks::total             2356                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        13404                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        13404                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          644                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          644                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        14048                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        14048                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        14048                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        14048                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         5499                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         5499                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         5517                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         5517                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         5517                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         5517                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    973521603                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    973521603                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      2867941                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      2867941                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    976389544                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    976389544                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    976389544                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    976389544                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006460                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006460                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003553                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003553                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003553                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003553                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 177036.116203                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 177036.116203                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 159330.055556                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 159330.055556                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 176978.347653                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 176978.347653                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 176978.347653                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 176978.347653                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               511.274185                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1002503095                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1927890.567308                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    29.274185                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.046914                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.819350                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1178944                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1178944                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1178944                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1178944                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1178944                       # number of overall hits
system.cpu3.icache.overall_hits::total        1178944                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           52                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           52                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           52                       # number of overall misses
system.cpu3.icache.overall_misses::total           52                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     54967217                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     54967217                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     54967217                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     54967217                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     54967217                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     54967217                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1178996                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1178996                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1178996                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1178996                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1178996                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1178996                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000044                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000044                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 1057061.865385                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 1057061.865385                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 1057061.865385                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 1057061.865385                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 1057061.865385                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 1057061.865385                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           14                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           14                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           38                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           38                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     36255418                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     36255418                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     36255418                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     36255418                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     36255418                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     36255418                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 954089.947368                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 954089.947368                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 954089.947368                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 954089.947368                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 954089.947368                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 954089.947368                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5502                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158522403                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5758                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              27530.809830                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.705440                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.294560                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.885568                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.114432                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       830823                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         830823                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       700256                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        700256                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1675                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1675                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1609                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1609                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1531079                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1531079                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1531079                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1531079                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        18804                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        18804                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          649                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          649                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        19453                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         19453                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        19453                       # number of overall misses
system.cpu3.dcache.overall_misses::total        19453                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   4485063309                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   4485063309                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    272588721                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    272588721                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4757652030                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4757652030                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4757652030                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4757652030                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       849627                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       849627                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       700905                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       700905                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1675                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1675                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1609                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1609                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1550532                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1550532                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1550532                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1550532                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.022132                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.022132                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000926                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000926                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012546                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012546                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012546                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012546                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 238516.449107                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 238516.449107                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 420013.437596                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 420013.437596                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 244571.635737                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 244571.635737                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 244571.635737                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 244571.635737                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1794564                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 179456.400000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2355                       # number of writebacks
system.cpu3.dcache.writebacks::total             2355                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        13320                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        13320                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          631                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          631                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        13951                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        13951                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        13951                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        13951                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5484                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5484                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5502                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5502                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5502                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5502                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    984337460                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    984337460                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      2492162                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      2492162                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    986829622                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    986829622                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    986829622                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    986829622                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006455                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006455                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003548                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003548                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003548                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003548                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 179492.607586                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 179492.607586                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 138453.444444                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 138453.444444                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 179358.346419                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 179358.346419                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 179358.346419                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 179358.346419                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               510.447238                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1002504370                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1935336.621622                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    28.447238                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          482                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.045589                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.772436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.818024                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1180219                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1180219                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1180219                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1180219                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1180219                       # number of overall hits
system.cpu4.icache.overall_hits::total        1180219                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           49                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           49                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           49                       # number of overall misses
system.cpu4.icache.overall_misses::total           49                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     43688985                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     43688985                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     43688985                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     43688985                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     43688985                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     43688985                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1180268                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1180268                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1180268                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1180268                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1180268                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1180268                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000042                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000042                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 891611.938776                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 891611.938776                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 891611.938776                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 891611.938776                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 891611.938776                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 891611.938776                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           13                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           13                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           13                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           36                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           36                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           36                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     29843945                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     29843945                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     29843945                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     29843945                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     29843945                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     29843945                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 828998.472222                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 828998.472222                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 828998.472222                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 828998.472222                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 828998.472222                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 828998.472222                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  5495                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               158523437                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  5751                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              27564.499565                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   226.698970                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    29.301030                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.885543                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.114457                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       831433                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         831433                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       700718                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        700718                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1637                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1637                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1609                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1609                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1532151                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1532151                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1532151                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1532151                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        18806                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        18806                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          697                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          697                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        19503                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         19503                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        19503                       # number of overall misses
system.cpu4.dcache.overall_misses::total        19503                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   4400652705                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   4400652705                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data    295541693                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    295541693                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   4696194398                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   4696194398                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   4696194398                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   4696194398                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       850239                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       850239                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       701415                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       701415                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1637                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1637                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1609                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1609                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1551654                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1551654                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1551654                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1551654                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.022118                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.022118                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000994                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000994                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.012569                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.012569                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.012569                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.012569                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 234002.589865                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 234002.589865                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 424019.645624                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 424019.645624                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 240793.436805                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 240793.436805                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 240793.436805                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 240793.436805                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets      1978303                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets 197830.300000                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2362                       # number of writebacks
system.cpu4.dcache.writebacks::total             2362                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        13328                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        13328                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          679                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          679                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        14007                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        14007                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        14007                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        14007                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         5478                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         5478                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           18                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         5496                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         5496                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         5496                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         5496                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    958641307                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    958641307                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      2867626                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      2867626                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    961508933                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    961508933                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    961508933                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    961508933                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.006443                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.006443                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003542                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003542                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003542                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003542                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 174998.413107                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 174998.413107                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 159312.555556                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 159312.555556                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 174947.040211                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 174947.040211                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 174947.040211                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 174947.040211                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     1                       # number of replacements
system.cpu5.icache.tagsinuse               551.095859                       # Cycle average of tags in use
system.cpu5.icache.total_refs               921347316                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   556                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1657099.489209                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    24.925755                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   526.170103                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.039945                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.843221                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.883166                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1202284                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1202284                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1202284                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1202284                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1202284                       # number of overall hits
system.cpu5.icache.overall_hits::total        1202284                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           40                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           40                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           40                       # number of overall misses
system.cpu5.icache.overall_misses::total           40                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     40094839                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     40094839                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     40094839                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     40094839                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     40094839                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     40094839                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1202324                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1202324                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1202324                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1202324                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1202324                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1202324                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000033                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000033                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 1002370.975000                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 1002370.975000                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 1002370.975000                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 1002370.975000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 1002370.975000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 1002370.975000                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           11                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           11                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           29                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           29                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           29                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     28104982                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     28104982                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     28104982                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     28104982                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     28104982                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     28104982                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 969137.310345                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 969137.310345                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 969137.310345                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 969137.310345                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 969137.310345                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 969137.310345                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  5416                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               205470249                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  5672                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              36225.361248                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   192.841640                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    63.158360                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.753288                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.246712                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      1781036                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        1781036                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       329836                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        329836                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          783                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          783                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          774                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          774                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      2110872                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         2110872                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      2110872                       # number of overall hits
system.cpu5.dcache.overall_hits::total        2110872                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        18558                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        18558                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           26                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           26                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        18584                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         18584                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        18584                       # number of overall misses
system.cpu5.dcache.overall_misses::total        18584                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   4204431608                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   4204431608                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      2251650                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      2251650                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   4206683258                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   4206683258                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   4206683258                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   4206683258                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      1799594                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      1799594                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       329862                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       329862                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          783                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          783                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          774                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          774                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      2129456                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      2129456                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      2129456                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      2129456                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010312                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010312                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000079                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000079                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008727                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008727                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008727                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008727                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 226556.288824                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 226556.288824                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 86601.923077                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 86601.923077                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 226360.485256                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 226360.485256                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 226360.485256                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 226360.485256                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          690                       # number of writebacks
system.cpu5.dcache.writebacks::total              690                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        13148                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        13148                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           20                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        13168                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        13168                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        13168                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        13168                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         5410                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         5410                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            6                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         5416                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         5416                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         5416                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         5416                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    899835565                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    899835565                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       389731                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       389731                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    900225296                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    900225296                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    900225296                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    900225296                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003006                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003006                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002543                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002543                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002543                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002543                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 166328.200555                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 166328.200555                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 64955.166667                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 64955.166667                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 166215.896603                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 166215.896603                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 166215.896603                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 166215.896603                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               486.693324                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1004333774                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   492                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2041328.808943                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    31.693324                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.050791                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.779957                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1234334                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1234334                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1234334                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1234334                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1234334                       # number of overall hits
system.cpu6.icache.overall_hits::total        1234334                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           52                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           52                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           52                       # number of overall misses
system.cpu6.icache.overall_misses::total           52                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     63101389                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     63101389                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     63101389                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     63101389                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     63101389                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     63101389                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1234386                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1234386                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1234386                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1234386                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1234386                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1234386                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000042                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000042                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 1213488.250000                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 1213488.250000                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 1213488.250000                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 1213488.250000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 1213488.250000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 1213488.250000                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           15                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           15                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     41999283                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     41999283                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     41999283                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     41999283                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     41999283                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     41999283                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1135115.756757                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 1135115.756757                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 1135115.756757                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 1135115.756757                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 1135115.756757                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 1135115.756757                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  3787                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               148951361                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  4043                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              36841.790997                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   219.463346                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    36.536654                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.857279                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.142721                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       982159                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         982159                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       729407                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        729407                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1939                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1939                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1775                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1775                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1711566                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1711566                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1711566                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1711566                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         9644                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         9644                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           57                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           57                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         9701                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          9701                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         9701                       # number of overall misses
system.cpu6.dcache.overall_misses::total         9701                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   1344343310                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   1344343310                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      4529024                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      4529024                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   1348872334                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   1348872334                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   1348872334                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   1348872334                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       991803                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       991803                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       729464                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       729464                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1775                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1775                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1721267                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1721267                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1721267                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1721267                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009724                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009724                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000078                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000078                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005636                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005636                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005636                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005636                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 139396.859187                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 139396.859187                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 79456.561404                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 79456.561404                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 139044.669003                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 139044.669003                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 139044.669003                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 139044.669003                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         1003                       # number of writebacks
system.cpu6.dcache.writebacks::total             1003                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         5871                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         5871                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           43                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           43                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         5914                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         5914                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         5914                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         5914                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         3773                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         3773                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           14                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         3787                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         3787                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         3787                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         3787                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    520064452                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    520064452                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       960367                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       960367                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    521024819                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    521024819                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    521024819                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    521024819                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003804                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003804                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002200                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002200                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002200                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002200                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 137838.444739                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 137838.444739                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 68597.642857                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 68597.642857                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 137582.471349                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 137582.471349                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 137582.471349                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 137582.471349                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     1                       # number of replacements
system.cpu7.icache.tagsinuse               522.969737                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1006952778                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1903502.415879                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    33.308842                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   489.660896                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.053380                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.784713                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.838093                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1177453                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1177453                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1177453                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1177453                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1177453                       # number of overall hits
system.cpu7.icache.overall_hits::total        1177453                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           54                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           54                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           54                       # number of overall misses
system.cpu7.icache.overall_misses::total           54                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     47625512                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     47625512                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     47625512                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     47625512                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     47625512                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     47625512                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1177507                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1177507                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1177507                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1177507                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1177507                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1177507                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000046                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000046                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 881953.925926                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 881953.925926                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 881953.925926                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 881953.925926                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 881953.925926                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 881953.925926                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           15                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           15                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           15                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     39769140                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     39769140                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     39769140                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     39769140                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     39769140                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     39769140                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1019721.538462                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 1019721.538462                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 1019721.538462                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 1019721.538462                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 1019721.538462                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 1019721.538462                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  6921                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               167354061                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  7177                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              23318.107984                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   227.087390                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    28.912610                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.887060                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.112940                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       814524                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         814524                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       673869                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        673869                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1865                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1865                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1571                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1571                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1488393                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1488393                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1488393                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1488393                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        17830                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        17830                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           79                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           79                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        17909                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         17909                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        17909                       # number of overall misses
system.cpu7.dcache.overall_misses::total        17909                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   4232178964                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   4232178964                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      8541244                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      8541244                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   4240720208                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   4240720208                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   4240720208                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   4240720208                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       832354                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       832354                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       673948                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       673948                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1865                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1865                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1571                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1571                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1506302                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1506302                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1506302                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1506302                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021421                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021421                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000117                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000117                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011889                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011889                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011889                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011889                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 237362.813460                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 237362.813460                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 108117.012658                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 108117.012658                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 236792.685689                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 236792.685689                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 236792.685689                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 236792.685689                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         1434                       # number of writebacks
system.cpu7.dcache.writebacks::total             1434                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        10923                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        10923                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           65                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           65                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        10988                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        10988                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        10988                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        10988                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         6907                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         6907                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           14                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         6921                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         6921                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         6921                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         6921                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   1551253527                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   1551253527                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      1160126                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1160126                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   1552413653                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   1552413653                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   1552413653                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   1552413653                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.008298                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.008298                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.004595                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.004595                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.004595                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.004595                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 224591.505284                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 224591.505284                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 82866.142857                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 82866.142857                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 224304.819101                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 224304.819101                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 224304.819101                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 224304.819101                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
