ARM GAS  /tmp/ccZFXXbS.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 2
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"gpio.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_GPIO_Init,"ax",%progbits
  16              		.align	1
  17              		.p2align 2,,3
  18              		.global	MX_GPIO_Init
  19              		.arch armv6s-m
  20              		.syntax unified
  21              		.code	16
  22              		.thumb_func
  23              		.fpu softvfp
  25              	MX_GPIO_Init:
  26              	.LFB1053:
  27              		.file 1 "Core/Src/gpio.c"
   1:Core/Src/gpio.c **** /**
   2:Core/Src/gpio.c ****   ******************************************************************************
   3:Core/Src/gpio.c ****   * @file    gpio.c
   4:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   5:Core/Src/gpio.c ****   *          of all used GPIO pins.
   6:Core/Src/gpio.c ****   ******************************************************************************
   7:Core/Src/gpio.c ****   * @attention
   8:Core/Src/gpio.c ****   *
   9:Core/Src/gpio.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/gpio.c ****   * All rights reserved.</center></h2>
  11:Core/Src/gpio.c ****   *
  12:Core/Src/gpio.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/gpio.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/gpio.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/gpio.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** 
  20:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/gpio.c **** #include "gpio.h"
  22:Core/Src/gpio.c **** 
  23:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/gpio.c **** 
  25:Core/Src/gpio.c **** /* USER CODE END 0 */
  26:Core/Src/gpio.c **** 
  27:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  28:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  29:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  30:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  31:Core/Src/gpio.c **** 
ARM GAS  /tmp/ccZFXXbS.s 			page 2


  32:Core/Src/gpio.c **** /* USER CODE END 1 */
  33:Core/Src/gpio.c **** 
  34:Core/Src/gpio.c **** /** Configure pins as
  35:Core/Src/gpio.c ****         * Analog
  36:Core/Src/gpio.c ****         * Input
  37:Core/Src/gpio.c ****         * Output
  38:Core/Src/gpio.c ****         * EVENT_OUT
  39:Core/Src/gpio.c ****         * EXTI
  40:Core/Src/gpio.c ****         * Free pins are configured automatically as Analog (this feature is enabled through
  41:Core/Src/gpio.c ****         * the Code Generation settings)
  42:Core/Src/gpio.c **** */
  43:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  44:Core/Src/gpio.c **** {
  28              		.loc 1 44 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 48
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  45:Core/Src/gpio.c **** 
  46:Core/Src/gpio.c ****   LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
  32              		.loc 1 46 3 view .LVU1
  44:Core/Src/gpio.c **** 
  33              		.loc 1 44 1 is_stmt 0 view .LVU2
  34 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 20
  37              		.cfi_offset 4, -20
  38              		.cfi_offset 5, -16
  39              		.cfi_offset 6, -12
  40              		.cfi_offset 7, -8
  41              		.cfi_offset 14, -4
  42 0002 DE46     		mov	lr, fp
  43 0004 5746     		mov	r7, r10
  44 0006 4E46     		mov	r6, r9
  45 0008 4546     		mov	r5, r8
  46 000a E0B5     		push	{r5, r6, r7, lr}
  47              	.LCFI1:
  48              		.cfi_def_cfa_offset 36
  49              		.cfi_offset 8, -36
  50              		.cfi_offset 9, -32
  51              		.cfi_offset 10, -28
  52              		.cfi_offset 11, -24
  53 000c 8DB0     		sub	sp, sp, #52
  54              	.LCFI2:
  55              		.cfi_def_cfa_offset 88
  56              		.loc 1 46 23 view .LVU3
  57 000e 0822     		movs	r2, #8
  58 0010 0021     		movs	r1, #0
  59 0012 04A8     		add	r0, sp, #16
  60 0014 FFF7FEFF 		bl	memset
  61              	.LVL0:
  47:Core/Src/gpio.c ****   LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
  62              		.loc 1 47 3 is_stmt 1 view .LVU4
  63              		.loc 1 47 23 is_stmt 0 view .LVU5
  64 0018 1022     		movs	r2, #16
  65 001a 0021     		movs	r1, #0
  66 001c 08A8     		add	r0, sp, #32
  67 001e FFF7FEFF 		bl	memset
ARM GAS  /tmp/ccZFXXbS.s 			page 3


  68              	.LVL1:
  48:Core/Src/gpio.c **** 
  49:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  50:Core/Src/gpio.c ****   LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOC);
  69              		.loc 1 50 3 is_stmt 1 view .LVU6
  70              	.LBB38:
  71              	.LBI38:
  72              		.file 2 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h"
   1:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
   2:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   ******************************************************************************
   3:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @file    stm32l0xx_ll_bus.h
   4:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @author  MCD Application Team
   5:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief   Header file of BUS LL module.
   6:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
   7:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   @verbatim
   8:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****                       ##### RCC Limitations #####
   9:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   ==============================================================================
  10:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****     [..]
  11:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****       A delay between an RCC peripheral clock enable and the effective peripheral
  12:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****       enabling should be taken into account in order to manage the peripheral read/write
  13:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****       from/to registers.
  14:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****       (+) This delay depends on the peripheral mapping.
  15:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  16:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  17:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****     [..]
  18:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****       Workarounds:
  19:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  20:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****           inserted in each LL_{BUS}_GRP{x}_EnableClock() function.
  21:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  22:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   @endverbatim
  23:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   ******************************************************************************
  24:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @attention
  25:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
  26:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * <h2><center>&copy; Copyright(c) 2016 STMicroelectronics.
  27:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * All rights reserved.</center></h2>
  28:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
  29:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  30:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * the "License"; You may not use this file except in compliance with the
  31:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * License. You may obtain a copy of the License at:
  32:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *                        opensource.org/licenses/BSD-3-Clause
  33:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
  34:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   ******************************************************************************
  35:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
  36:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  37:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  38:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #ifndef __STM32L0xx_LL_BUS_H
  39:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define __STM32L0xx_LL_BUS_H
  40:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  41:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #ifdef __cplusplus
  42:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** extern "C" {
  43:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif
  44:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  45:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /* Includes ------------------------------------------------------------------*/
  46:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #include "stm32l0xx.h"
  47:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  48:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /** @addtogroup STM32L0xx_LL_Driver
  49:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @{
ARM GAS  /tmp/ccZFXXbS.s 			page 4


  50:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
  51:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  52:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(RCC)
  53:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  54:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /** @defgroup BUS_LL BUS
  55:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @{
  56:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
  57:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  58:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /* Private types -------------------------------------------------------------*/
  59:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /* Private variables ---------------------------------------------------------*/
  60:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  61:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /* Private constants ---------------------------------------------------------*/
  62:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  63:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /* Private macros ------------------------------------------------------------*/
  64:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  65:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /* Exported types ------------------------------------------------------------*/
  66:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /* Exported constants --------------------------------------------------------*/
  67:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Constants BUS Exported Constants
  68:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @{
  69:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
  70:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  71:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB1_GRP1_PERIPH  AHB1 GRP1 PERIPH
  72:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @{
  73:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
  74:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ALL            0xFFFFFFFFU
  75:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA1           RCC_AHBENR_DMA1EN      /*!< DMA1 clock enable */
  76:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_MIF            RCC_AHBENR_MIFEN       /*!< MIF clock enable */
  77:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_SRAM           RCC_AHBSMENR_SRAMSMEN  /*!< Sleep Mode SRAM clock enable
  78:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CRC            RCC_AHBENR_CRCEN       /*!< CRC clock enable */
  79:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(TSC)
  80:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_TSC            RCC_AHBENR_TSCEN       /*!< TSC clock enable */
  81:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif /*TSC*/
  82:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(RNG)
  83:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_RNG            RCC_AHBENR_RNGEN       /*!< RNG clock enable */
  84:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif /*RNG*/
  85:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(AES)
  86:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CRYP           RCC_AHBENR_CRYPEN      /*!< CRYP clock enable */
  87:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif /*AES*/
  88:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
  89:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @}
  90:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
  91:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  92:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
  93:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP1_PERIPH  APB1 GRP1 PERIPH
  94:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @{
  95:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
  96:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_ALL            0xFFFFFFFFU
  97:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM2           RCC_APB1ENR_TIM2EN     /*!< TIM2 clock enable */
  98:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(TIM3)
  99:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM3           RCC_APB1ENR_TIM3EN     /*!< TIM3 clock enable */
 100:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif
 101:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(TIM6)
 102:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM6           RCC_APB1ENR_TIM6EN     /*!< TIM6 clock enable */
 103:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif
 104:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(TIM7)
 105:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM7           RCC_APB1ENR_TIM7EN     /*!< TIM7 clock enable */
 106:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif
ARM GAS  /tmp/ccZFXXbS.s 			page 5


 107:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(LCD)
 108:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_LCD            RCC_APB1ENR_LCDEN      /*!< LCD clock enable */
 109:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif /*LCD*/
 110:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_WWDG           RCC_APB1ENR_WWDGEN     /*!< WWDG clock enable */
 111:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(SPI2)
 112:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI2           RCC_APB1ENR_SPI2EN     /*!< SPI2 clock enable */
 113:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif
 114:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART2         RCC_APB1ENR_USART2EN   /*!< USART2 clock enable */
 115:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_LPUART1        RCC_APB1ENR_LPUART1EN  /*!< LPUART1 clock enable */
 116:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(USART4)
 117:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART4         RCC_APB1ENR_USART4EN   /*!< USART4 clock enable */
 118:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif
 119:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(USART5)
 120:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART5         RCC_APB1ENR_USART5EN   /*!< USART5 clock enable */
 121:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif
 122:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C1           RCC_APB1ENR_I2C1EN     /*!< I2C1 clock enable */
 123:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(I2C2)
 124:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C2           RCC_APB1ENR_I2C2EN     /*!< I2C2 clock enable */
 125:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif
 126:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(USB)
 127:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USB            RCC_APB1ENR_USBEN      /*!< USB clock enable */
 128:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif /*USB*/
 129:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(CRS)
 130:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CRS            RCC_APB1ENR_CRSEN      /*!< CRS clock enable */
 131:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif /*CRS*/
 132:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_PWR            RCC_APB1ENR_PWREN      /*!< PWR clock enable */
 133:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(DAC)
 134:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_DAC1           RCC_APB1ENR_DACEN      /*!< DAC clock enable */
 135:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif
 136:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(I2C3)
 137:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C3           RCC_APB1ENR_I2C3EN     /*!< I2C3 clock enable */
 138:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif
 139:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_LPTIM1         RCC_APB1ENR_LPTIM1EN   /*!< LPTIM1 clock enable */
 140:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 141:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @}
 142:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
 143:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 144:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 145:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 146:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 147:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB2_GRP1_PERIPH  APB2 GRP1 PERIPH
 148:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @{
 149:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
 150:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ALL            0xFFFFFFFFU
 151:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SYSCFG         RCC_APB2ENR_SYSCFGEN  /*!< SYSCFG clock enable */
 152:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM21          RCC_APB2ENR_TIM21EN   /*!< TIM21 clock enable */
 153:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(TIM22)
 154:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM22          RCC_APB2ENR_TIM22EN   /*!< TIM22 clock enable */
 155:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif
 156:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_FW             RCC_APB2ENR_FWEN      /*!< FireWall clock enable */
 157:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ADC1           RCC_APB2ENR_ADC1EN    /*!< ADC1 clock enable */
 158:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI1           RCC_APB2ENR_SPI1EN    /*!< SPI1 clock enable */
 159:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(USART1)
 160:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_USART1         RCC_APB2ENR_USART1EN  /*!< USART1 clock enable */
 161:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif
 162:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_DBGMCU         RCC_APB2ENR_DBGMCUEN  /*!< DBGMCU clock enable */
 163:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
ARM GAS  /tmp/ccZFXXbS.s 			page 6


 164:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 165:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @}
 166:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
 167:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 168:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 169:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 170:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /** @defgroup BUS_LL_EC_IOP_GRP1_PERIPH  IOP GRP1 PERIPH
 171:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @{
 172:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
 173:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_IOP_GRP1_PERIPH_ALL             0xFFFFFFFFU
 174:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_IOP_GRP1_PERIPH_GPIOA           RCC_IOPENR_GPIOAEN    /*!< GPIO port A control */
 175:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_IOP_GRP1_PERIPH_GPIOB           RCC_IOPENR_GPIOBEN    /*!< GPIO port B control */
 176:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_IOP_GRP1_PERIPH_GPIOC           RCC_IOPENR_GPIOCEN    /*!< GPIO port C control */
 177:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(GPIOD)
 178:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_IOP_GRP1_PERIPH_GPIOD           RCC_IOPENR_GPIODEN    /*!< GPIO port D control */
 179:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif /*GPIOD*/
 180:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(GPIOE)
 181:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_IOP_GRP1_PERIPH_GPIOE           RCC_IOPENR_GPIOEEN    /*!< GPIO port H control */
 182:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif /*GPIOE*/
 183:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #if defined(GPIOH)
 184:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #define LL_IOP_GRP1_PERIPH_GPIOH           RCC_IOPENR_GPIOHEN    /*!< GPIO port H control */
 185:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** #endif /*GPIOH*/
 186:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 187:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @}
 188:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
 189:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 190:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 191:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 192:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @}
 193:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
 194:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 195:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /* Exported macro ------------------------------------------------------------*/
 196:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /* Exported functions --------------------------------------------------------*/
 197:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Functions BUS Exported Functions
 198:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @{
 199:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
 200:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 201:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB1 AHB1
 202:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @{
 203:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
 204:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 205:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 206:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Enable AHB1 peripherals clock.
 207:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll AHBENR      DMAEN        LL_AHB1_GRP1_EnableClock\n
 208:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      MIFEN        LL_AHB1_GRP1_EnableClock\n
 209:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      CRCEN        LL_AHB1_GRP1_EnableClock\n
 210:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      TSCEN        LL_AHB1_GRP1_EnableClock\n
 211:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      RNGEN        LL_AHB1_GRP1_EnableClock\n
 212:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      CRYPEN       LL_AHB1_GRP1_EnableClock
 213:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 214:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 215:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_MIF
 216:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 217:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC (*)
 218:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
 219:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 220:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
ARM GAS  /tmp/ccZFXXbS.s 			page 7


 221:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 222:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval None
 223:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 224:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
 225:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 226:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   __IO uint32_t tmpreg;
 227:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   SET_BIT(RCC->AHBENR, Periphs);
 228:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 229:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 230:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   (void)tmpreg;
 231:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 232:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 233:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 234:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Check if AHB1 peripheral clock is enabled or not
 235:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll AHBENR      DMAEN        LL_AHB1_GRP1_IsEnabledClock\n
 236:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      MIFEN        LL_AHB1_GRP1_IsEnabledClock\n
 237:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      CRCEN        LL_AHB1_GRP1_IsEnabledClock\n
 238:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      TSCEN        LL_AHB1_GRP1_IsEnabledClock\n
 239:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      RNGEN        LL_AHB1_GRP1_IsEnabledClock\n
 240:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      CRYPEN       LL_AHB1_GRP1_IsEnabledClock
 241:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 242:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 243:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_MIF
 244:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 245:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC (*)
 246:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
 247:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 248:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 249:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 250:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 251:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 252:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClock(uint32_t Periphs)
 253:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 254:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   return ((READ_BIT(RCC->AHBENR, Periphs) == (Periphs)) ? 1UL : 0UL);
 255:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 256:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 257:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 258:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Disable AHB1 peripherals clock.
 259:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll AHBENR      DMAEN        LL_AHB1_GRP1_DisableClock\n
 260:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      MIFEN        LL_AHB1_GRP1_DisableClock\n
 261:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      CRCEN        LL_AHB1_GRP1_DisableClock\n
 262:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      TSCEN        LL_AHB1_GRP1_DisableClock\n
 263:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      RNGEN        LL_AHB1_GRP1_DisableClock\n
 264:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBENR      CRYPEN       LL_AHB1_GRP1_DisableClock
 265:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 266:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 267:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_MIF
 268:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 269:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC (*)
 270:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
 271:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 272:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 273:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 274:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval None
 275:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 276:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClock(uint32_t Periphs)
 277:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
ARM GAS  /tmp/ccZFXXbS.s 			page 8


 278:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   CLEAR_BIT(RCC->AHBENR, Periphs);
 279:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 280:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 281:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 282:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Force AHB1 peripherals reset.
 283:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll AHBRSTR      DMARST        LL_AHB1_GRP1_ForceReset\n
 284:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBRSTR      MIFRST        LL_AHB1_GRP1_ForceReset\n
 285:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBRSTR      CRCRST        LL_AHB1_GRP1_ForceReset\n
 286:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBRSTR      TSCRST        LL_AHB1_GRP1_ForceReset\n
 287:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBRSTR      RNGRST        LL_AHB1_GRP1_ForceReset\n
 288:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBRSTR      CRYPRST       LL_AHB1_GRP1_ForceReset
 289:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 290:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 291:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 292:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_MIF
 293:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 294:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC (*)
 295:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
 296:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 297:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 298:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 299:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval None
 300:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 301:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ForceReset(uint32_t Periphs)
 302:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 303:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   SET_BIT(RCC->AHBRSTR, Periphs);
 304:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 305:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 306:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 307:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Release AHB1 peripherals reset.
 308:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll AHBRSTR      DMARST        LL_AHB1_GRP1_ReleaseReset\n
 309:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBRSTR      MIFRST        LL_AHB1_GRP1_ReleaseReset\n
 310:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBRSTR      CRCRST        LL_AHB1_GRP1_ReleaseReset\n
 311:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBRSTR      TSCRST        LL_AHB1_GRP1_ReleaseReset\n
 312:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBRSTR      RNGRST        LL_AHB1_GRP1_ReleaseReset\n
 313:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBRSTR      CRYPRST       LL_AHB1_GRP1_ReleaseReset
 314:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 315:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 316:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 317:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_MIF
 318:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 319:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC (*)
 320:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
 321:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 322:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 323:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 324:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval None
 325:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 326:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ReleaseReset(uint32_t Periphs)
 327:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 328:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   CLEAR_BIT(RCC->AHBRSTR, Periphs);
 329:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 330:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 331:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 332:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Enable AHB1 peripherals clock during Low Power (Sleep) mode.
 333:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll AHBSMENR     DMASMEN       LL_AHB1_GRP1_EnableClockSleep\n
 334:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBSMENR     MIFSMEN       LL_AHB1_GRP1_EnableClockSleep\n
ARM GAS  /tmp/ccZFXXbS.s 			page 9


 335:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBSMENR     SRAMSMEN      LL_AHB1_GRP1_EnableClockSleep\n
 336:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBSMENR     CRCSMEN       LL_AHB1_GRP1_EnableClockSleep\n
 337:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBSMENR     TSCSMEN       LL_AHB1_GRP1_EnableClockSleep\n
 338:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBSMENR     RNGSMEN       LL_AHB1_GRP1_EnableClockSleep\n
 339:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBSMENR     CRYPSMEN      LL_AHB1_GRP1_EnableClockSleep
 340:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 341:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 342:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_MIF
 343:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM
 344:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 345:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC (*)
 346:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
 347:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 348:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 349:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 350:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval None
 351:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 352:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClockSleep(uint32_t Periphs)
 353:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 354:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   __IO uint32_t tmpreg;
 355:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   SET_BIT(RCC->AHBSMENR, Periphs);
 356:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 357:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHBSMENR, Periphs);
 358:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   (void)tmpreg;
 359:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 360:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 361:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 362:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Disable AHB1 peripherals clock during Low Power (Sleep) mode.
 363:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll AHBSMENR     DMASMEN       LL_AHB1_GRP1_DisableClockSleep\n
 364:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBSMENR     MIFSMEN       LL_AHB1_GRP1_DisableClockSleep\n
 365:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBSMENR     SRAMSMEN      LL_AHB1_GRP1_DisableClockSleep\n
 366:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBSMENR     CRCSMEN       LL_AHB1_GRP1_DisableClockSleep\n
 367:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBSMENR     TSCSMEN       LL_AHB1_GRP1_DisableClockSleep\n
 368:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBSMENR     RNGSMEN       LL_AHB1_GRP1_DisableClockSleep\n
 369:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         AHBSMENR     CRYPSMEN      LL_AHB1_GRP1_DisableClockSleep
 370:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 371:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 372:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_MIF
 373:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM
 374:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 375:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC (*)
 376:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
 377:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 378:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 379:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 380:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval None
 381:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 382:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClockSleep(uint32_t Periphs)
 383:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 384:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   CLEAR_BIT(RCC->AHBSMENR, Periphs);
 385:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 386:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 387:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 388:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @}
 389:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
 390:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 391:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /** @defgroup BUS_LL_EF_APB1 APB1
ARM GAS  /tmp/ccZFXXbS.s 			page 10


 392:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @{
 393:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
 394:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 395:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 396:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Enable APB1 peripherals clock.
 397:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll APB1ENR     TIM2EN        LL_APB1_GRP1_EnableClock\n
 398:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     TIM3EN        LL_APB1_GRP1_EnableClock\n
 399:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     TIM6EN        LL_APB1_GRP1_EnableClock\n
 400:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     TIM7EN        LL_APB1_GRP1_EnableClock\n
 401:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     LCDEN         LL_APB1_GRP1_EnableClock\n
 402:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     WWDGEN        LL_APB1_GRP1_EnableClock\n
 403:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     SPI2EN        LL_APB1_GRP1_EnableClock\n
 404:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     USART2EN      LL_APB1_GRP1_EnableClock\n
 405:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     LPUART1EN     LL_APB1_GRP1_EnableClock\n
 406:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     USART4EN      LL_APB1_GRP1_EnableClock\n
 407:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     USART5EN      LL_APB1_GRP1_EnableClock\n
 408:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     I2C1EN        LL_APB1_GRP1_EnableClock\n
 409:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     I2C2EN        LL_APB1_GRP1_EnableClock\n
 410:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     USBEN         LL_APB1_GRP1_EnableClock\n
 411:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     CRSEN         LL_APB1_GRP1_EnableClock\n
 412:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     PWREN         LL_APB1_GRP1_EnableClock\n
 413:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     DACEN         LL_APB1_GRP1_EnableClock\n
 414:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     I2C3EN        LL_APB1_GRP1_EnableClock\n
 415:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     LPTIM1EN      LL_APB1_GRP1_EnableClock
 416:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 417:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 418:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
 419:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*)
 420:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
 421:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LCD (*)
 422:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 423:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
 424:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 425:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPUART1
 426:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART4 (*)
 427:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART5 (*)
 428:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 429:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*)
 430:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
 431:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS (*)
 432:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 433:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*)
 434:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
 435:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
 436:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 437:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 438:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval None
 439:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 440:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
 441:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 442:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   __IO uint32_t tmpreg;
 443:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   SET_BIT(RCC->APB1ENR, Periphs);
 444:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 445:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 446:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   (void)tmpreg;
 447:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 448:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
ARM GAS  /tmp/ccZFXXbS.s 			page 11


 449:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 450:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Check if APB1 peripheral clock is enabled or not
 451:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll APB1ENR     TIM2EN        LL_APB1_GRP1_IsEnabledClock\n
 452:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     TIM3EN        LL_APB1_GRP1_IsEnabledClock\n
 453:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     TIM6EN        LL_APB1_GRP1_IsEnabledClock\n
 454:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     TIM7EN        LL_APB1_GRP1_IsEnabledClock\n
 455:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     LCDEN         LL_APB1_GRP1_IsEnabledClock\n
 456:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     WWDGEN        LL_APB1_GRP1_IsEnabledClock\n
 457:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     SPI2EN        LL_APB1_GRP1_IsEnabledClock\n
 458:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     USART2EN      LL_APB1_GRP1_IsEnabledClock\n
 459:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     LPUART1EN     LL_APB1_GRP1_IsEnabledClock\n
 460:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     USART4EN      LL_APB1_GRP1_IsEnabledClock\n
 461:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     USART5EN      LL_APB1_GRP1_IsEnabledClock\n
 462:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     I2C1EN        LL_APB1_GRP1_IsEnabledClock\n
 463:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     I2C2EN        LL_APB1_GRP1_IsEnabledClock\n
 464:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     USBEN         LL_APB1_GRP1_IsEnabledClock\n
 465:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     CRSEN         LL_APB1_GRP1_IsEnabledClock\n
 466:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     PWREN         LL_APB1_GRP1_IsEnabledClock\n
 467:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     DACEN         LL_APB1_GRP1_IsEnabledClock\n
 468:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     I2C3EN        LL_APB1_GRP1_IsEnabledClock\n
 469:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     LPTIM1EN      LL_APB1_GRP1_IsEnabledClock
 470:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 471:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 472:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
 473:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*)
 474:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
 475:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LCD (*)
 476:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 477:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
 478:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 479:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPUART1
 480:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART4 (*)
 481:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART5 (*)
 482:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 483:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*)
 484:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
 485:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS (*)
 486:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 487:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*)
 488:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
 489:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
 490:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 491:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 492:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 493:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 494:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)
 495:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 496:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   return ((READ_BIT(RCC->APB1ENR, Periphs) == (Periphs)) ? 1UL : 0UL);
 497:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 498:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 499:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 500:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Disable APB1 peripherals clock.
 501:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll APB1ENR     TIM2EN        LL_APB1_GRP1_DisableClock\n
 502:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     TIM3EN        LL_APB1_GRP1_DisableClock\n
 503:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     TIM6EN        LL_APB1_GRP1_DisableClock\n
 504:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     TIM7EN        LL_APB1_GRP1_DisableClock\n
 505:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     LCDEN         LL_APB1_GRP1_DisableClock\n
ARM GAS  /tmp/ccZFXXbS.s 			page 12


 506:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     WWDGEN        LL_APB1_GRP1_DisableClock\n
 507:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     SPI2EN        LL_APB1_GRP1_DisableClock\n
 508:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     USART2EN      LL_APB1_GRP1_DisableClock\n
 509:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     LPUART1EN     LL_APB1_GRP1_DisableClock\n
 510:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     USART4EN      LL_APB1_GRP1_DisableClock\n
 511:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     USART5EN      LL_APB1_GRP1_DisableClock\n
 512:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     I2C1EN        LL_APB1_GRP1_DisableClock\n
 513:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     I2C2EN        LL_APB1_GRP1_DisableClock\n
 514:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     USBEN         LL_APB1_GRP1_DisableClock\n
 515:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     CRSEN         LL_APB1_GRP1_DisableClock\n
 516:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     PWREN         LL_APB1_GRP1_DisableClock\n
 517:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     DACEN         LL_APB1_GRP1_DisableClock\n
 518:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     I2C3EN        LL_APB1_GRP1_DisableClock\n
 519:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1ENR     LPTIM1EN      LL_APB1_GRP1_DisableClock
 520:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 521:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 522:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
 523:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*)
 524:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
 525:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LCD (*)
 526:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 527:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
 528:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 529:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPUART1
 530:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART4 (*)
 531:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART5 (*)
 532:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 533:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*)
 534:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
 535:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS (*)
 536:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 537:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*)
 538:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
 539:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
 540:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 541:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 542:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval None
 543:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 544:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
 545:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 546:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1ENR, Periphs);
 547:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 548:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 549:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 550:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Force APB1 peripherals reset.
 551:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll APB1RSTR     TIM2RST        LL_APB1_GRP1_ForceReset\n
 552:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     TIM3RST        LL_APB1_GRP1_ForceReset\n
 553:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     TIM6RST        LL_APB1_GRP1_ForceReset\n
 554:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     TIM7RST        LL_APB1_GRP1_ForceReset\n
 555:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     LCDRST         LL_APB1_GRP1_ForceReset\n
 556:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     WWDGRST        LL_APB1_GRP1_ForceReset\n
 557:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     SPI2RST        LL_APB1_GRP1_ForceReset\n
 558:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     USART2RST      LL_APB1_GRP1_ForceReset\n
 559:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     LPUART1RST     LL_APB1_GRP1_ForceReset\n
 560:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     USART4RST      LL_APB1_GRP1_ForceReset\n
 561:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     USART5RST      LL_APB1_GRP1_ForceReset\n
 562:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     I2C1RST        LL_APB1_GRP1_ForceReset\n
ARM GAS  /tmp/ccZFXXbS.s 			page 13


 563:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     I2C2RST        LL_APB1_GRP1_ForceReset\n
 564:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     USBRST         LL_APB1_GRP1_ForceReset\n
 565:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     CRSRST         LL_APB1_GRP1_ForceReset\n
 566:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     PWRRST         LL_APB1_GRP1_ForceReset\n
 567:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     DACRST         LL_APB1_GRP1_ForceReset\n
 568:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     I2C3RST        LL_APB1_GRP1_ForceReset\n
 569:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     LPTIM1RST      LL_APB1_GRP1_ForceReset
 570:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 571:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_ALL
 572:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 573:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
 574:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*)
 575:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
 576:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LCD (*)
 577:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 578:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
 579:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 580:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPUART1
 581:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART4 (*)
 582:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART5 (*)
 583:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 584:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*)
 585:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
 586:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS (*)
 587:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 588:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*)
 589:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
 590:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
 591:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 592:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 593:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval None
 594:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 595:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_ForceReset(uint32_t Periphs)
 596:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 597:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   SET_BIT(RCC->APB1RSTR, Periphs);
 598:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 599:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 600:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 601:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Release APB1 peripherals reset.
 602:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll APB1RSTR     TIM2RST        LL_APB1_GRP1_ReleaseReset\n
 603:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     TIM3RST        LL_APB1_GRP1_ReleaseReset\n
 604:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     TIM6RST        LL_APB1_GRP1_ReleaseReset\n
 605:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     TIM7RST        LL_APB1_GRP1_ReleaseReset\n
 606:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     LCDRST         LL_APB1_GRP1_ReleaseReset\n
 607:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     WWDGRST        LL_APB1_GRP1_ReleaseReset\n
 608:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     SPI2RST        LL_APB1_GRP1_ReleaseReset\n
 609:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     USART2RST      LL_APB1_GRP1_ReleaseReset\n
 610:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     LPUART1RST     LL_APB1_GRP1_ReleaseReset\n
 611:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     USART4RST      LL_APB1_GRP1_ReleaseReset\n
 612:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     USART5RST      LL_APB1_GRP1_ReleaseReset\n
 613:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     I2C1RST        LL_APB1_GRP1_ReleaseReset\n
 614:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     I2C2RST        LL_APB1_GRP1_ReleaseReset\n
 615:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     USBRST         LL_APB1_GRP1_ReleaseReset\n
 616:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     CRSRST         LL_APB1_GRP1_ReleaseReset\n
 617:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     PWRRST         LL_APB1_GRP1_ReleaseReset\n
 618:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     DACRST         LL_APB1_GRP1_ReleaseReset\n
 619:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     I2C3RST        LL_APB1_GRP1_ReleaseReset\n
ARM GAS  /tmp/ccZFXXbS.s 			page 14


 620:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1RSTR     LPTIM1RST      LL_APB1_GRP1_ReleaseReset
 621:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 622:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_ALL
 623:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 624:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
 625:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*)
 626:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
 627:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LCD (*)
 628:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 629:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
 630:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 631:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPUART1
 632:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART4 (*)
 633:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART5 (*)
 634:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 635:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*)
 636:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
 637:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS (*)
 638:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 639:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*)
 640:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
 641:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
 642:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 643:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 644:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval None
 645:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 646:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_ReleaseReset(uint32_t Periphs)
 647:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 648:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1RSTR, Periphs);
 649:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 650:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 651:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 652:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Enable APB1 peripherals clock during Low Power (Sleep) mode.
 653:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll APB1SMENR    TIM2SMEN      LL_APB1_GRP1_EnableClockSleep\n
 654:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    TIM3SMEN      LL_APB1_GRP1_EnableClockSleep\n
 655:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    TIM6SMEN      LL_APB1_GRP1_EnableClockSleep\n
 656:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    TIM7SMEN      LL_APB1_GRP1_EnableClockSleep\n
 657:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    LCDSMEN       LL_APB1_GRP1_EnableClockSleep\n
 658:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    WWDGSMEN      LL_APB1_GRP1_EnableClockSleep\n
 659:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    SPI2SMEN      LL_APB1_GRP1_EnableClockSleep\n
 660:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    USART2SMEN    LL_APB1_GRP1_EnableClockSleep\n
 661:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    LPUART1SMEN   LL_APB1_GRP1_EnableClockSleep\n
 662:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    USART4SMEN    LL_APB1_GRP1_EnableClockSleep\n
 663:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    USART5SMEN    LL_APB1_GRP1_EnableClockSleep\n
 664:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    I2C1SMEN      LL_APB1_GRP1_EnableClockSleep\n
 665:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    I2C2SMEN      LL_APB1_GRP1_EnableClockSleep\n
 666:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    USBSMEN       LL_APB1_GRP1_EnableClockSleep\n
 667:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    CRSSMEN       LL_APB1_GRP1_EnableClockSleep\n
 668:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    PWRSMEN       LL_APB1_GRP1_EnableClockSleep\n
 669:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    DACSMEN       LL_APB1_GRP1_EnableClockSleep\n
 670:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    I2C3SMEN      LL_APB1_GRP1_EnableClockSleep\n
 671:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    LPTIM1SMEN    LL_APB1_GRP1_EnableClockSleep
 672:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 673:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 674:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
 675:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*)
 676:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
ARM GAS  /tmp/ccZFXXbS.s 			page 15


 677:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LCD (*)
 678:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 679:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
 680:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 681:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPUART1
 682:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART4 (*)
 683:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART5 (*)
 684:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 685:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*)
 686:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
 687:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS (*)
 688:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 689:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*)
 690:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
 691:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
 692:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 693:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 694:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval None
 695:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 696:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_EnableClockSleep(uint32_t Periphs)
 697:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 698:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   __IO uint32_t tmpreg;
 699:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   SET_BIT(RCC->APB1SMENR, Periphs);
 700:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 701:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1SMENR, Periphs);
 702:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   (void)tmpreg;
 703:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 704:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 705:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 706:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Disable APB1 peripherals clock during Low Power (Sleep) mode.
 707:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll APB1SMENR    TIM2SMEN      LL_APB1_GRP1_DisableClockSleep\n
 708:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    TIM3SMEN      LL_APB1_GRP1_DisableClockSleep\n
 709:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    TIM6SMEN      LL_APB1_GRP1_DisableClockSleep\n
 710:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    TIM7SMEN      LL_APB1_GRP1_DisableClockSleep\n
 711:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    LCDSMEN       LL_APB1_GRP1_DisableClockSleep\n
 712:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    WWDGSMEN      LL_APB1_GRP1_DisableClockSleep\n
 713:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    SPI2SMEN      LL_APB1_GRP1_DisableClockSleep\n
 714:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    USART2SMEN    LL_APB1_GRP1_DisableClockSleep\n
 715:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    LPUART1SMEN   LL_APB1_GRP1_DisableClockSleep\n
 716:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    USART4SMEN    LL_APB1_GRP1_DisableClockSleep\n
 717:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    USART5SMEN    LL_APB1_GRP1_DisableClockSleep\n
 718:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    I2C1SMEN      LL_APB1_GRP1_DisableClockSleep\n
 719:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    I2C2SMEN      LL_APB1_GRP1_DisableClockSleep\n
 720:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    USBSMEN       LL_APB1_GRP1_DisableClockSleep\n
 721:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    CRSSMEN       LL_APB1_GRP1_DisableClockSleep\n
 722:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    PWRSMEN       LL_APB1_GRP1_DisableClockSleep\n
 723:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    DACSMEN       LL_APB1_GRP1_DisableClockSleep\n
 724:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    I2C3SMEN      LL_APB1_GRP1_DisableClockSleep\n
 725:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB1SMENR    LPTIM1SMEN    LL_APB1_GRP1_DisableClockSleep
 726:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 727:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 728:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
 729:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*)
 730:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
 731:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LCD (*)
 732:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 733:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
ARM GAS  /tmp/ccZFXXbS.s 			page 16


 734:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 735:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPUART1
 736:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART4 (*)
 737:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART5 (*)
 738:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 739:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*)
 740:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
 741:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS (*)
 742:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 743:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*)
 744:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
 745:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
 746:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 747:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 748:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval None
 749:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 750:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_DisableClockSleep(uint32_t Periphs)
 751:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 752:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1SMENR, Periphs);
 753:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 754:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 755:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 756:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @}
 757:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
 758:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 759:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /** @defgroup BUS_LL_EF_APB2 APB2
 760:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @{
 761:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
 762:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 763:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 764:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Enable APB2 peripherals clock.
 765:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll APB2ENR      SYSCFGEN      LL_APB2_GRP1_EnableClock\n
 766:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB2ENR      TIM21EN       LL_APB2_GRP1_EnableClock\n
 767:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB2ENR      TIM22EN       LL_APB2_GRP1_EnableClock\n
 768:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB2ENR      FWEN          LL_APB2_GRP1_EnableClock\n
 769:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB2ENR      ADCEN         LL_APB2_GRP1_EnableClock\n
 770:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB2ENR      SPI1EN        LL_APB2_GRP1_EnableClock\n
 771:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB2ENR      USART1EN      LL_APB2_GRP1_EnableClock\n
 772:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB2ENR      DBGEN         LL_APB2_GRP1_EnableClock
 773:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 774:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG
 775:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM21
 776:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM22  (*)
 777:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_FW
 778:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_ADC1
 779:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
 780:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART1 (*)
 781:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_DBGMCU
 782:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 783:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 784:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval None
 785:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 786:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
 787:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 788:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   __IO uint32_t tmpreg;
 789:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   SET_BIT(RCC->APB2ENR, Periphs);
 790:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
ARM GAS  /tmp/ccZFXXbS.s 			page 17


 791:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 792:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   (void)tmpreg;
 793:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 794:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 795:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 796:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Check if APB2 peripheral clock is enabled or not
 797:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll APB2ENR      SYSCFGEN      LL_APB2_GRP1_IsEnabledClock\n
 798:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB2ENR      TIM21EN       LL_APB2_GRP1_IsEnabledClock\n
 799:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB2ENR      TIM22EN       LL_APB2_GRP1_IsEnabledClock\n
 800:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB2ENR      FWEN          LL_APB2_GRP1_IsEnabledClock\n
 801:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB2ENR      ADCEN         LL_APB2_GRP1_IsEnabledClock\n
 802:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB2ENR      SPI1EN        LL_APB2_GRP1_IsEnabledClock\n
 803:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB2ENR      USART1EN      LL_APB2_GRP1_IsEnabledClock\n
 804:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB2ENR      DBGEN         LL_APB2_GRP1_IsEnabledClock
 805:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 806:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG
 807:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM21
 808:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM22  (*)
 809:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_FW
 810:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_ADC1
 811:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
 812:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART1 (*)
 813:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_DBGMCU
 814:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 815:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 816:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 817:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 818:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB2_GRP1_IsEnabledClock(uint32_t Periphs)
 819:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 820:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   return ((READ_BIT(RCC->APB2ENR, Periphs) == (Periphs)) ? 1UL : 0UL);
 821:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 822:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 823:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 824:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Disable APB2 peripherals clock.
 825:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll APB2ENR      SYSCFGEN      LL_APB2_GRP1_DisableClock\n
 826:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB2ENR      TIM21EN       LL_APB2_GRP1_DisableClock\n
 827:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB2ENR      TIM22EN       LL_APB2_GRP1_DisableClock\n
 828:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB2ENR      FWEN          LL_APB2_GRP1_DisableClock\n
 829:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB2ENR      ADCEN         LL_APB2_GRP1_DisableClock\n
 830:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB2ENR      SPI1EN        LL_APB2_GRP1_DisableClock\n
 831:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB2ENR      USART1EN      LL_APB2_GRP1_DisableClock\n
 832:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB2ENR      DBGEN         LL_APB2_GRP1_DisableClock
 833:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 834:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG
 835:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM21
 836:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM22  (*)
 837:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_FW
 838:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_ADC1
 839:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
 840:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART1  (*)
 841:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_DBGMCU
 842:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 843:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 844:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval None
 845:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 846:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
 847:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
ARM GAS  /tmp/ccZFXXbS.s 			page 18


 848:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   CLEAR_BIT(RCC->APB2ENR, Periphs);
 849:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 850:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 851:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 852:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Force APB2 peripherals reset.
 853:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll APB2RSTR     SYSCFGRST     LL_APB2_GRP1_ForceReset\n
 854:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB2RSTR     TIM21RST      LL_APB2_GRP1_ForceReset\n
 855:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB2RSTR     TIM22RST      LL_APB2_GRP1_ForceReset\n
 856:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB2RSTR     ADCRST        LL_APB2_GRP1_ForceReset\n
 857:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB2RSTR     SPI1RST       LL_APB2_GRP1_ForceReset\n
 858:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB2RSTR     USART1RST     LL_APB2_GRP1_ForceReset\n
 859:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB2RSTR     DBGRST        LL_APB2_GRP1_ForceReset
 860:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 861:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_ALL
 862:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG
 863:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM21
 864:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM22  (*)
 865:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_ADC1
 866:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
 867:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART1 (*)
 868:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_DBGMCU
 869:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 870:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 871:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval None
 872:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 873:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE void LL_APB2_GRP1_ForceReset(uint32_t Periphs)
 874:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 875:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   SET_BIT(RCC->APB2RSTR, Periphs);
 876:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 877:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 878:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 879:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Release APB2 peripherals reset.
 880:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll APB2RSTR     SYSCFGRST     LL_APB2_GRP1_ReleaseReset\n
 881:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB2RSTR     TIM21RST      LL_APB2_GRP1_ReleaseReset\n
 882:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB2RSTR     TIM22RST      LL_APB2_GRP1_ReleaseReset\n
 883:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB2RSTR     ADCRST        LL_APB2_GRP1_ReleaseReset\n
 884:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB2RSTR     SPI1RST       LL_APB2_GRP1_ReleaseReset\n
 885:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB2RSTR     USART1RST     LL_APB2_GRP1_ReleaseReset\n
 886:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB2RSTR     DBGRST        LL_APB2_GRP1_ReleaseReset
 887:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 888:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_ALL
 889:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG
 890:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM21
 891:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM22  (*)
 892:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_ADC1
 893:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
 894:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART1  (*)
 895:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_DBGMCU
 896:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 897:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 898:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval None
 899:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 900:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE void LL_APB2_GRP1_ReleaseReset(uint32_t Periphs)
 901:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 902:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   CLEAR_BIT(RCC->APB2RSTR, Periphs);
 903:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 904:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
ARM GAS  /tmp/ccZFXXbS.s 			page 19


 905:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 906:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Enable APB2 peripherals clock during Low Power (Sleep) mode.
 907:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll APB2SMENR    SYSCFGSMEN    LL_APB2_GRP1_EnableClockSleep\n
 908:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB2SMENR    TIM21SMEN     LL_APB2_GRP1_EnableClockSleep\n
 909:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB2SMENR    TIM22SMEN     LL_APB2_GRP1_EnableClockSleep\n
 910:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB2SMENR    ADCSMEN       LL_APB2_GRP1_EnableClockSleep\n
 911:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB2SMENR    SPI1SMEN      LL_APB2_GRP1_EnableClockSleep\n
 912:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB2SMENR    USART1SMEN    LL_APB2_GRP1_EnableClockSleep\n
 913:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB2SMENR    DBGSMEN       LL_APB2_GRP1_EnableClockSleep
 914:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 915:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG
 916:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM21
 917:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM22  (*)
 918:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_ADC1
 919:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
 920:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART1  (*)
 921:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_DBGMCU
 922:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 923:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 924:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval None
 925:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 926:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE void LL_APB2_GRP1_EnableClockSleep(uint32_t Periphs)
 927:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 928:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   __IO uint32_t tmpreg;
 929:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   SET_BIT(RCC->APB2SMENR, Periphs);
 930:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 931:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB2SMENR, Periphs);
 932:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   (void)tmpreg;
 933:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 934:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 935:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 936:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Disable APB2 peripherals clock during Low Power (Sleep) mode.
 937:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll APB2SMENR    SYSCFGSMEN    LL_APB2_GRP1_DisableClockSleep\n
 938:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB2SMENR    TIM21SMEN     LL_APB2_GRP1_DisableClockSleep\n
 939:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB2SMENR    TIM22SMEN     LL_APB2_GRP1_DisableClockSleep\n
 940:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB2SMENR    ADCSMEN       LL_APB2_GRP1_DisableClockSleep\n
 941:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB2SMENR    SPI1SMEN      LL_APB2_GRP1_DisableClockSleep\n
 942:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB2SMENR    USART1SMEN    LL_APB2_GRP1_DisableClockSleep\n
 943:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         APB2SMENR    DBGSMEN       LL_APB2_GRP1_DisableClockSleep
 944:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 945:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG
 946:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM21
 947:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM22  (*)
 948:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_ADC1
 949:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
 950:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART1  (*)
 951:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_DBGMCU
 952:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 953:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 954:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval None
 955:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 956:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE void LL_APB2_GRP1_DisableClockSleep(uint32_t Periphs)
 957:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 958:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   CLEAR_BIT(RCC->APB2SMENR, Periphs);
 959:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** }
 960:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 961:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
ARM GAS  /tmp/ccZFXXbS.s 			page 20


 962:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @}
 963:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
 964:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /** @defgroup BUS_LL_EF_IOP IOP
 965:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @{
 966:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   */
 967:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** 
 968:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** /**
 969:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @brief  Enable IOP peripherals clock.
 970:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @rmtoll IOPENR       GPIOAEN       LL_IOP_GRP1_EnableClock\n
 971:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         IOPENR       GPIOBEN       LL_IOP_GRP1_EnableClock\n
 972:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         IOPENR       GPIOCEN       LL_IOP_GRP1_EnableClock\n
 973:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         IOPENR       GPIODEN       LL_IOP_GRP1_EnableClock\n
 974:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         IOPENR       GPIOEEN       LL_IOP_GRP1_EnableClock\n
 975:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         IOPENR       GPIOHEN       LL_IOP_GRP1_EnableClock
 976:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 977:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOA
 978:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOB
 979:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOC
 980:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOD (*)
 981:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOE (*)
 982:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOH (*)
 983:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *
 984:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   *         (*) value not defined in all devices.
 985:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   * @retval None
 986:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** */
 987:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** __STATIC_INLINE void LL_IOP_GRP1_EnableClock(uint32_t Periphs)
  73              		.loc 2 987 22 view .LVU7
  74              	.LBB39:
 988:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 989:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   __IO uint32_t tmpreg;
  75              		.loc 2 989 3 view .LVU8
 990:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   SET_BIT(RCC->IOPENR, Periphs);
  76              		.loc 2 990 3 view .LVU9
  77 0022 0421     		movs	r1, #4
  78 0024 B84B     		ldr	r3, .L3
  79              	.LBE39:
  80              	.LBE38:
  81              	.LBB42:
  82              	.LBB43:
  83 0026 0127     		movs	r7, #1
  84              	.LBE43:
  85              	.LBE42:
  86              	.LBB47:
  87              	.LBB40:
  88 0028 DA6A     		ldr	r2, [r3, #44]
  89 002a 8946     		mov	r9, r1
  90 002c 0A43     		orrs	r2, r1
  91 002e DA62     		str	r2, [r3, #44]
 991:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 992:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->IOPENR, Periphs);
  92              		.loc 2 992 3 view .LVU10
  93              		.loc 2 992 12 is_stmt 0 view .LVU11
  94 0030 DA6A     		ldr	r2, [r3, #44]
  95              	.LBE40:
  96              	.LBE47:
  97              	.LBB48:
  98              	.LBB49:
ARM GAS  /tmp/ccZFXXbS.s 			page 21


  99              		.file 3 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h"
   1:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
   2:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   ******************************************************************************
   3:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @file    stm32l0xx_ll_gpio.h
   4:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @author  MCD Application Team
   5:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @brief   Header file of GPIO LL module.
   6:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   ******************************************************************************
   7:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @attention
   8:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *
   9:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * <h2><center>&copy; Copyright(c) 2016 STMicroelectronics.
  10:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * All rights reserved.</center></h2>
  11:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *
  12:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * the "License"; You may not use this file except in compliance with the
  14:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * License. You may obtain a copy of the License at:
  15:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *
  17:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   ******************************************************************************
  18:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
  19:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
  20:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #ifndef __STM32L0xx_LL_GPIO_H
  22:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define __STM32L0xx_LL_GPIO_H
  23:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
  24:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #ifdef __cplusplus
  25:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** extern "C" {
  26:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #endif
  27:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
  28:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /* Includes ------------------------------------------------------------------*/
  29:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #include "stm32l0xx.h"
  30:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
  31:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /** @addtogroup STM32L0xx_LL_Driver
  32:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @{
  33:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
  34:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
  35:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #if defined (GPIOA) || defined (GPIOB) || defined (GPIOC) || defined (GPIOD) || defined (GPIOE) || 
  36:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
  37:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /** @defgroup GPIO_LL GPIO
  38:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @{
  39:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
  40:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
  41:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /* Private types -------------------------------------------------------------*/
  42:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /* Private variables ---------------------------------------------------------*/
  43:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /* Private constants ---------------------------------------------------------*/
  44:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /* Private macros ------------------------------------------------------------*/
  45:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #if defined(USE_FULL_LL_DRIVER)
  46:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /** @defgroup GPIO_LL_Private_Macros GPIO Private Macros
  47:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @{
  48:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
  49:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
  50:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
  51:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @}
  52:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
  53:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #endif /*USE_FULL_LL_DRIVER*/
  54:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
  55:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /* Exported types ------------------------------------------------------------*/
  56:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #if defined(USE_FULL_LL_DRIVER)
ARM GAS  /tmp/ccZFXXbS.s 			page 22


  57:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /** @defgroup GPIO_LL_ES_INIT GPIO Exported Init structures
  58:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @{
  59:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
  60:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
  61:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
  62:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @brief LL GPIO Init Structure definition
  63:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
  64:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** typedef struct
  65:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
  66:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   uint32_t Pin;          /*!< Specifies the GPIO pins to be configured.
  67:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****                               This parameter can be any value of @ref GPIO_LL_EC_PIN */
  68:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
  69:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   uint32_t Mode;         /*!< Specifies the operating mode for the selected pins.
  70:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_MODE.
  71:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
  72:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  73:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
  74:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   uint32_t Speed;        /*!< Specifies the speed for the selected pins.
  75:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_SPEED.
  76:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
  77:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  78:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
  79:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   uint32_t OutputType;   /*!< Specifies the operating output type for the selected pins.
  80:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_OUTPUT.
  81:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
  82:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  83:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
  84:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   uint32_t Pull;         /*!< Specifies the operating Pull-up/Pull down for the selected pins.
  85:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_PULL.
  86:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
  87:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  88:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
  89:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   uint32_t Alternate;    /*!< Specifies the Peripheral to be connected to the selected pins.
  90:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_AF.
  91:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
  92:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  93:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** } LL_GPIO_InitTypeDef;
  94:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
  95:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
  96:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @}
  97:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
  98:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #endif /* USE_FULL_LL_DRIVER */
  99:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 100:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /* Exported constants --------------------------------------------------------*/
 101:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Constants GPIO Exported Constants
 102:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @{
 103:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 104:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 105:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_PIN PIN
 106:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @{
 107:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 108:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_PIN_0                      GPIO_BSRR_BS_0 /*!< Select pin 0 */
 109:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_PIN_1                      GPIO_BSRR_BS_1 /*!< Select pin 1 */
 110:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_PIN_2                      GPIO_BSRR_BS_2 /*!< Select pin 2 */
 111:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_PIN_3                      GPIO_BSRR_BS_3 /*!< Select pin 3 */
 112:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_PIN_4                      GPIO_BSRR_BS_4 /*!< Select pin 4 */
 113:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_PIN_5                      GPIO_BSRR_BS_5 /*!< Select pin 5 */
ARM GAS  /tmp/ccZFXXbS.s 			page 23


 114:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_PIN_6                      GPIO_BSRR_BS_6 /*!< Select pin 6 */
 115:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_PIN_7                      GPIO_BSRR_BS_7 /*!< Select pin 7 */
 116:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_PIN_8                      GPIO_BSRR_BS_8 /*!< Select pin 8 */
 117:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_PIN_9                      GPIO_BSRR_BS_9 /*!< Select pin 9 */
 118:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_PIN_10                     GPIO_BSRR_BS_10 /*!< Select pin 10 */
 119:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_PIN_11                     GPIO_BSRR_BS_11 /*!< Select pin 11 */
 120:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_PIN_12                     GPIO_BSRR_BS_12 /*!< Select pin 12 */
 121:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_PIN_13                     GPIO_BSRR_BS_13 /*!< Select pin 13 */
 122:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_PIN_14                     GPIO_BSRR_BS_14 /*!< Select pin 14 */
 123:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_PIN_15                     GPIO_BSRR_BS_15 /*!< Select pin 15 */
 124:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_PIN_ALL                    (GPIO_BSRR_BS_0 | GPIO_BSRR_BS_1  | GPIO_BSRR_BS_2  | \
 125:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****                                            GPIO_BSRR_BS_3  | GPIO_BSRR_BS_4  | GPIO_BSRR_BS_5  | \
 126:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****                                            GPIO_BSRR_BS_6  | GPIO_BSRR_BS_7  | GPIO_BSRR_BS_8  | \
 127:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****                                            GPIO_BSRR_BS_9  | GPIO_BSRR_BS_10 | GPIO_BSRR_BS_11 | \
 128:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****                                            GPIO_BSRR_BS_12 | GPIO_BSRR_BS_13 | GPIO_BSRR_BS_14 | \
 129:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****                                            GPIO_BSRR_BS_15) /*!< Select all pins */
 130:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 131:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @}
 132:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 133:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 134:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_MODE Mode
 135:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @{
 136:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 137:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_MODE_INPUT                 (0x00000000U)       /*!< Select input mode */
 138:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_MODE_OUTPUT                GPIO_MODER_MODE0_0  /*!< Select output mode */
 139:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_MODE_ALTERNATE             GPIO_MODER_MODE0_1  /*!< Select alternate function mode 
 140:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_MODE_ANALOG                GPIO_MODER_MODE0    /*!< Select analog mode */
 141:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 142:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @}
 143:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 144:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 145:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_OUTPUT Output Type
 146:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @{
 147:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 148:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_OUTPUT_PUSHPULL            (0x00000000U)    /*!< Select push-pull as output type */
 149:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_OUTPUT_OPENDRAIN           GPIO_OTYPER_OT_0 /*!< Select open-drain as output type *
 150:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 151:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @}
 152:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 153:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 154:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_SPEED Output Speed
 155:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @{
 156:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 157:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_LOW             (0x00000000U)           /*!< Select I/O low output speed
 158:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_MEDIUM          GPIO_OSPEEDER_OSPEED0_0 /*!< Select I/O medium output sp
 159:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_HIGH            GPIO_OSPEEDER_OSPEED0_1 /*!< Select I/O fast output spee
 160:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_VERY_HIGH       GPIO_OSPEEDER_OSPEED0   /*!< Select I/O high output spee
 161:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 162:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @}
 163:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 164:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_SPEED_LOW                  LL_GPIO_SPEED_FREQ_LOW
 165:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_SPEED_MEDIUM               LL_GPIO_SPEED_FREQ_MEDIUM
 166:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_SPEED_FAST                 LL_GPIO_SPEED_FREQ_HIGH
 167:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_SPEED_HIGH                 LL_GPIO_SPEED_FREQ_VERY_HIGH
 168:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 169:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_PULL Pull Up Pull Down
 170:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @{
ARM GAS  /tmp/ccZFXXbS.s 			page 24


 171:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 172:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_PULL_NO                    (0x00000000U)      /*!< Select I/O no pull */
 173:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_PULL_UP                    GPIO_PUPDR_PUPD0_0 /*!< Select I/O pull up */
 174:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_PULL_DOWN                  GPIO_PUPDR_PUPD0_1 /*!< Select I/O pull down */
 175:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 176:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @}
 177:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 178:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 179:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_AF Alternate Function
 180:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @{
 181:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 182:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_AF_0                       (0x0000000U) /*!< Select alternate function 0 */
 183:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_AF_1                       (0x0000001U) /*!< Select alternate function 1 */
 184:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_AF_2                       (0x0000002U) /*!< Select alternate function 2 */
 185:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_AF_3                       (0x0000003U) /*!< Select alternate function 3 */
 186:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_AF_4                       (0x0000004U) /*!< Select alternate function 4 */
 187:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_AF_5                       (0x0000005U) /*!< Select alternate function 5 */
 188:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_AF_6                       (0x0000006U) /*!< Select alternate function 6 */
 189:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_AF_7                       (0x0000007U) /*!< Select alternate function 7 */
 190:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 191:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @}
 192:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 193:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 194:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 195:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @}
 196:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 197:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 198:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /* Exported macro ------------------------------------------------------------*/
 199:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Macros GPIO Exported Macros
 200:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @{
 201:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 202:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 203:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /** @defgroup GPIO_LL_EM_WRITE_READ Common Write and read registers Macros
 204:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @{
 205:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 206:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 207:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 208:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @brief  Write a value in GPIO register
 209:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  __INSTANCE__ GPIO Instance
 210:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  __REG__ Register to be written
 211:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  __VALUE__ Value to be written in the register
 212:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @retval None
 213:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 214:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALU
 215:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 216:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 217:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @brief  Read a value in GPIO register
 218:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  __INSTANCE__ GPIO Instance
 219:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  __REG__ Register to be read
 220:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @retval Register value
 221:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 222:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** #define LL_GPIO_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
 223:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 224:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @}
 225:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 226:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 227:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
ARM GAS  /tmp/ccZFXXbS.s 			page 25


 228:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @}
 229:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 230:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 231:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /* Exported functions --------------------------------------------------------*/
 232:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Functions GPIO Exported Functions
 233:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @{
 234:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 235:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 236:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /** @defgroup GPIO_LL_EF_Port_Configuration Port Configuration
 237:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @{
 238:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 239:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 240:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 241:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @brief  Configure gpio mode for a dedicated pin on dedicated port.
 242:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @note   I/O mode can be Input mode, General purpose output, Alternate function mode or Analog.
 243:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 244:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @rmtoll MODER        MODEy         LL_GPIO_SetPinMode
 245:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 246:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 247:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 248:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 249:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 250:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 251:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 252:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 253:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 254:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 255:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 256:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 257:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 258:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 259:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 260:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 261:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 262:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 263:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  Mode This parameter can be one of the following values:
 264:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_INPUT
 265:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_OUTPUT
 266:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ALTERNATE
 267:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ANALOG
 268:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @retval None
 269:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 270:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
 271:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 272:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 273:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 274:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 275:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 276:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @brief  Return gpio mode for a dedicated pin on dedicated port.
 277:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @note   I/O mode can be Input mode, General purpose output, Alternate function mode or Analog.
 278:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 279:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @rmtoll MODER        MODEy         LL_GPIO_GetPinMode
 280:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 281:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 282:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 283:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 284:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
ARM GAS  /tmp/ccZFXXbS.s 			page 26


 285:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 286:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 287:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 288:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 289:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 290:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 291:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 292:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 293:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 294:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 295:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 296:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 297:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 298:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 299:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_INPUT
 300:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_OUTPUT
 301:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ALTERNATE
 302:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ANALOG
 303:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 304:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin)
 305:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 306:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0)) / (Pin * Pin));
 307:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 308:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 309:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 310:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @brief  Configure gpio output type for several pins on dedicated port.
 311:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @note   Output type as to be set when gpio pin is in output or
 312:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         alternate modes. Possible type are Push-pull or Open-drain.
 313:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @rmtoll OTYPER       OTy           LL_GPIO_SetPinOutputType
 314:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 315:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 316:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 317:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 318:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 319:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 320:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 321:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 322:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 323:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 324:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 325:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 326:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 327:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 328:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 329:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 330:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 331:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 332:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 333:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  OutputType This parameter can be one of the following values:
 334:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
 335:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
 336:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @retval None
 337:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 338:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t Outpu
 339:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 340:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 341:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
ARM GAS  /tmp/ccZFXXbS.s 			page 27


 342:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 343:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 344:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @brief  Return gpio output type for several pins on dedicated port.
 345:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @note   Output type as to be set when gpio pin is in output or
 346:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         alternate modes. Possible type are Push-pull or Open-drain.
 347:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 348:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @rmtoll OTYPER       OTy           LL_GPIO_GetPinOutputType
 349:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 350:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 351:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 352:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 353:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 354:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 355:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 356:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 357:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 358:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 359:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 360:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 361:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 362:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 363:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 364:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 365:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 366:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 367:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 368:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 369:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
 370:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
 371:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 372:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t Pin)
 373:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 374:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->OTYPER, Pin) / Pin);
 375:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 376:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 377:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 378:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @brief  Configure gpio speed for a dedicated pin on dedicated port.
 379:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @note   I/O speed can be Low, Medium, Fast or High speed.
 380:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 381:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @note   Refer to datasheet for frequency specifications and the power
 382:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         supply and load conditions for each speed.
 383:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @rmtoll OSPEEDR      OSPEEDy       LL_GPIO_SetPinSpeed
 384:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 385:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 386:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 387:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 388:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 389:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 390:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 391:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 392:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 393:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 394:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 395:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 396:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 397:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 398:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
ARM GAS  /tmp/ccZFXXbS.s 			page 28


 399:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 400:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 401:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 402:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  Speed This parameter can be one of the following values:
 403:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_LOW
 404:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
 405:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
 406:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
 407:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @retval None
 408:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 409:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
 410:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 411:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDER_OSPEED0), ((Pin * Pin) * Speed));
 412:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 413:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 414:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 415:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @brief  Return gpio speed for a dedicated pin on dedicated port.
 416:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @note   I/O speed can be Low, Medium, Fast or High speed.
 417:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 418:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @note   Refer to datasheet for frequency specifications and the power
 419:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         supply and load conditions for each speed.
 420:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @rmtoll OSPEEDR      OSPEEDy       LL_GPIO_GetPinSpeed
 421:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 422:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 423:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 424:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 425:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 426:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 427:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 428:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 429:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 430:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 431:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 432:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 433:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 434:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 435:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 436:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 437:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 438:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 439:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 440:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_LOW
 441:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
 442:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
 443:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
 444:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 445:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin)
 446:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 447:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDER_OSPEED0)) / (Pin * Pin));
 448:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 449:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 450:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 451:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @brief  Configure gpio pull-up or pull-down for a dedicated pin on a dedicated port.
 452:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 453:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @rmtoll PUPDR        PUPDy         LL_GPIO_SetPinPull
 454:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 455:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
ARM GAS  /tmp/ccZFXXbS.s 			page 29


 456:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 457:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 458:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 459:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 460:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 461:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 462:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 463:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 464:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 465:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 466:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 467:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 468:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 469:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 470:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 471:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 472:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  Pull This parameter can be one of the following values:
 473:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_NO
 474:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_UP
 475:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_DOWN
 476:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @retval None
 477:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 478:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
 479:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 480:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 481:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 482:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 483:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 484:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @brief  Return gpio pull-up or pull-down for a dedicated pin on a dedicated port
 485:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 486:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @rmtoll PUPDR        PUPDy         LL_GPIO_GetPinPull
 487:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 488:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 489:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 490:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 491:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 492:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 493:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 494:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 495:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 496:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 497:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 498:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 499:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 500:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 501:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 502:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 503:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 504:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 505:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 506:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_NO
 507:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_UP
 508:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_DOWN
 509:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 510:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin)
 511:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 512:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0)) / (Pin * Pin));
ARM GAS  /tmp/ccZFXXbS.s 			page 30


 513:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 514:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 515:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 516:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @brief  Configure gpio alternate function of a dedicated pin from 0 to 7 for a dedicated port.
 517:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @note   Possible values are from AF0 to AF7 depending on target.
 518:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 519:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @rmtoll AFRL         AFSELy        LL_GPIO_SetAFPin_0_7
 520:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 521:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 522:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 523:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 524:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 525:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 526:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 527:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 528:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 529:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 530:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  Alternate This parameter can be one of the following values:
 531:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 532:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 533:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 534:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 535:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 536:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 537:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 538:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 539:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @retval None
 540:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 541:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
 542:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 543:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 544:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****              ((((Pin * Pin) * Pin) * Pin) * Alternate));
 545:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 546:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 547:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 548:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @brief  Return gpio alternate function of a dedicated pin from 0 to 7 for a dedicated port.
 549:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @rmtoll AFRL         AFSELy        LL_GPIO_GetAFPin_0_7
 550:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 551:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 552:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 553:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 554:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 555:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 556:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 557:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 558:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 559:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 560:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 561:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 562:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 563:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 564:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 565:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 566:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 567:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 568:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 569:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
ARM GAS  /tmp/ccZFXXbS.s 			page 31


 570:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin)
 571:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 572:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->AFR[0],
 573:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****                              ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0)) / (((Pin * Pin) * Pi
 574:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 575:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 576:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 577:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @brief  Configure gpio alternate function of a dedicated pin from 8 to 15 for a dedicated port.
 578:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @note   Possible values are from AF0 to AF7 depending on target.
 579:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 580:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @rmtoll AFRH         AFSELy        LL_GPIO_SetAFPin_8_15
 581:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 582:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 583:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 584:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 585:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 586:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 587:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 588:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 589:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 590:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 591:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  Alternate This parameter can be one of the following values:
 592:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 593:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 594:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 595:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 596:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 597:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 598:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 599:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 600:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @retval None
 601:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 602:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
 603:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 604:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFR
 605:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****              (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * Alternate));
 606:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 607:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 608:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 609:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @brief  Return gpio alternate function of a dedicated pin from 8 to 15 for a dedicated port.
 610:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @note   Possible values are from AF0 to AF7 depending on target.
 611:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @rmtoll AFRH         AFSELy        LL_GPIO_GetAFPin_8_15
 612:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 613:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 614:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 615:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 616:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 617:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 618:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 619:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 620:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 621:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 622:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 623:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 624:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 625:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 626:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
ARM GAS  /tmp/ccZFXXbS.s 			page 32


 627:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 628:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 629:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 630:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 631:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 632:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin)
 633:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 634:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->AFR[1],
 635:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****                              (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AF
 636:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****                                  (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)));
 637:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 638:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 639:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 640:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 641:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @brief  Lock configuration of several pins for a dedicated port.
 642:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @note   When the lock sequence has been applied on a port bit, the
 643:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         value of this port bit can no longer be modified until the
 644:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         next reset.
 645:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @note   Each lock bit freezes a specific configuration register
 646:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         (control and alternate function registers).
 647:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @rmtoll LCKR         LCKK          LL_GPIO_LockPin
 648:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 649:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 650:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 651:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 652:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 653:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 654:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 655:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 656:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 657:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 658:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 659:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 660:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 661:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 662:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 663:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 664:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 665:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 666:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 667:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @retval None
 668:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 669:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 670:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 671:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   __IO uint32_t temp;
 672:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 673:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   WRITE_REG(GPIOx->LCKR, PinMask);
 674:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 675:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   /* Read LCKK register. This read is mandatory to complete key lock sequence */
 676:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   temp = READ_REG(GPIOx->LCKR);
 677:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   (void) temp;
 678:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 679:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 680:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 681:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @brief  Return 1 if all pins passed as parameter, of a dedicated port, are locked. else Return 
 682:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @rmtoll LCKR         LCKy          LL_GPIO_IsPinLocked
 683:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
ARM GAS  /tmp/ccZFXXbS.s 			page 33


 684:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 685:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 686:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 687:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 688:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 689:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 690:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 691:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 692:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 693:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 694:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 695:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 696:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 697:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 698:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 699:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 700:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 701:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 702:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 703:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 704:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsPinLocked(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 705:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 706:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   return (READ_BIT(GPIOx->LCKR, PinMask) == (PinMask));
 707:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 708:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 709:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 710:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @brief  Return 1 if one of the pin of a dedicated port is locked. else return 0.
 711:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @rmtoll LCKR         LCKK          LL_GPIO_IsAnyPinLocked
 712:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 713:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 714:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 715:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsAnyPinLocked(GPIO_TypeDef *GPIOx)
 716:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 717:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   return (READ_BIT(GPIOx->LCKR, GPIO_LCKR_LCKK) == (GPIO_LCKR_LCKK));
 718:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 719:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 720:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 721:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @}
 722:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 723:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 724:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /** @defgroup GPIO_LL_EF_Data_Access Data Access
 725:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @{
 726:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 727:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 728:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 729:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @brief  Return full input data register value for a dedicated port.
 730:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @rmtoll IDR          IDy           LL_GPIO_ReadInputPort
 731:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 732:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @retval Input data register value of port
 733:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 734:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_ReadInputPort(GPIO_TypeDef *GPIOx)
 735:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 736:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   return (uint32_t)(READ_REG(GPIOx->IDR));
 737:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 738:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 739:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 740:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @brief  Return if input data level for several pins of dedicated port is high or low.
ARM GAS  /tmp/ccZFXXbS.s 			page 34


 741:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @rmtoll IDR          IDy           LL_GPIO_IsInputPinSet
 742:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 743:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 744:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 745:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 746:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 747:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 748:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 749:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 750:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 751:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 752:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 753:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 754:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 755:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 756:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 757:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 758:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 759:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 760:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 761:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 762:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 763:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 764:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 765:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 766:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 767:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 768:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 769:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @brief  Write output data register for the port.
 770:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_WriteOutputPort
 771:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 772:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  PortValue Level value for each pin of the port
 773:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @retval None
 774:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 775:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_WriteOutputPort(GPIO_TypeDef *GPIOx, uint32_t PortValue)
 776:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 777:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   WRITE_REG(GPIOx->ODR, PortValue);
 778:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 779:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 780:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 781:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @brief  Return full output data register value for a dedicated port.
 782:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_ReadOutputPort
 783:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 784:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @retval Output data register value of port
 785:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 786:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_ReadOutputPort(GPIO_TypeDef *GPIOx)
 787:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 788:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   return (uint32_t)(READ_REG(GPIOx->ODR));
 789:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 790:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 791:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 792:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @brief  Return if input data level for several pins of dedicated port is high or low.
 793:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_IsOutputPinSet
 794:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 795:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 796:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 797:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
ARM GAS  /tmp/ccZFXXbS.s 			page 35


 798:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 799:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 800:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 801:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 802:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 803:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 804:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 805:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 806:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 807:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 808:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 809:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 810:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 811:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 812:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 813:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 814:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 815:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsOutputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 816:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 817:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   return (READ_BIT(GPIOx->ODR, PinMask) == (PinMask));
 818:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 819:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 820:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 821:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @brief  Set several pins to high level on dedicated gpio port.
 822:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @rmtoll BSRR         BSy           LL_GPIO_SetOutputPin
 823:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 824:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 825:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 826:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 827:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 828:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 829:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 830:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 831:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 832:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 833:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 834:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 835:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 836:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 837:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 838:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 839:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 840:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 841:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 842:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @retval None
 843:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 844:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 845:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 846:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   WRITE_REG(GPIOx->BSRR, PinMask);
 847:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 848:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** 
 849:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** /**
 850:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @brief  Set several pins to low level on dedicated gpio port.
 851:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @rmtoll BRR          BRy           LL_GPIO_ResetOutputPin
 852:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 853:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 854:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
ARM GAS  /tmp/ccZFXXbS.s 			page 36


 855:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 856:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 857:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 858:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 859:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 860:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 861:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 862:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 863:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 864:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 865:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 866:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 867:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 868:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 869:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 870:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 871:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   * @retval None
 872:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   */
 873:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 874:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 875:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h ****   WRITE_REG(GPIOx->BRR, PinMask);
 100              		.loc 3 875 3 view .LVU12
 101 0032 A026     		movs	r6, #160
 102              	.LBE49:
 103              	.LBE48:
 104              	.LBB53:
 105              	.LBB41:
 106              		.loc 2 992 12 view .LVU13
 107 0034 0A40     		ands	r2, r1
 108              		.loc 2 992 10 view .LVU14
 109 0036 0392     		str	r2, [sp, #12]
 993:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   (void)tmpreg;
 110              		.loc 2 993 3 is_stmt 1 view .LVU15
 111 0038 039A     		ldr	r2, [sp, #12]
 112              	.LVL2:
 113              		.loc 2 993 3 is_stmt 0 view .LVU16
 114              	.LBE41:
 115              	.LBE53:
  51:Core/Src/gpio.c ****   LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOH);
 116              		.loc 1 51 3 is_stmt 1 view .LVU17
 117              	.LBB54:
 118              	.LBI54:
 987:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 119              		.loc 2 987 22 view .LVU18
 120              	.LBB55:
 989:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   SET_BIT(RCC->IOPENR, Periphs);
 121              		.loc 2 989 3 view .LVU19
 990:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 122              		.loc 2 990 3 view .LVU20
 123 003a 8022     		movs	r2, #128
 124 003c D96A     		ldr	r1, [r3, #44]
 125              	.LBE55:
 126              	.LBE54:
 127              	.LBB59:
 128              	.LBB60:
 129              		.loc 3 875 3 is_stmt 0 view .LVU21
 130 003e 8020     		movs	r0, #128
ARM GAS  /tmp/ccZFXXbS.s 			page 37


 131              	.LBE60:
 132              	.LBE59:
 133              	.LBB63:
 134              	.LBB56:
 990:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 135              		.loc 2 990 3 view .LVU22
 136 0040 1143     		orrs	r1, r2
 137 0042 D962     		str	r1, [r3, #44]
 992:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   (void)tmpreg;
 138              		.loc 2 992 3 is_stmt 1 view .LVU23
 992:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   (void)tmpreg;
 139              		.loc 2 992 12 is_stmt 0 view .LVU24
 140 0044 D96A     		ldr	r1, [r3, #44]
 141              	.LBE56:
 142              	.LBE63:
 143              	.LBB64:
 144              	.LBB65:
 145              		.loc 3 875 3 view .LVU25
 146 0046 8024     		movs	r4, #128
 147              	.LBE65:
 148              	.LBE64:
 149              	.LBB68:
 150              	.LBB57:
 992:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   (void)tmpreg;
 151              		.loc 2 992 12 view .LVU26
 152 0048 0A40     		ands	r2, r1
 153              	.LBE57:
 154              	.LBE68:
 155              	.LBB69:
 156              	.LBB70:
 990:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 157              		.loc 2 990 3 view .LVU27
 158 004a 0221     		movs	r1, #2
 159              	.LBE70:
 160              	.LBE69:
 161              	.LBB74:
 162              	.LBB58:
 992:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   (void)tmpreg;
 163              		.loc 2 992 10 view .LVU28
 164 004c 0292     		str	r2, [sp, #8]
 165              		.loc 2 993 3 is_stmt 1 view .LVU29
 166 004e 029A     		ldr	r2, [sp, #8]
 167              	.LVL3:
 168              		.loc 2 993 3 is_stmt 0 view .LVU30
 169              	.LBE58:
 170              	.LBE74:
  52:Core/Src/gpio.c ****   LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 171              		.loc 1 52 3 is_stmt 1 view .LVU31
 172              	.LBB75:
 173              	.LBI42:
 987:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 174              		.loc 2 987 22 view .LVU32
 175              	.LBB44:
 989:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   SET_BIT(RCC->IOPENR, Periphs);
 176              		.loc 2 989 3 view .LVU33
 990:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 177              		.loc 2 990 3 view .LVU34
ARM GAS  /tmp/ccZFXXbS.s 			page 38


 178 0050 DA6A     		ldr	r2, [r3, #44]
 179              	.LBE44:
 180              	.LBE75:
 181              	.LBB76:
 182              	.LBB50:
 183              		.loc 3 875 3 is_stmt 0 view .LVU35
 184 0052 F605     		lsls	r6, r6, #23
 185              	.LBE50:
 186              	.LBE76:
 187              	.LBB77:
 188              	.LBB45:
 990:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 189              		.loc 2 990 3 view .LVU36
 190 0054 3A43     		orrs	r2, r7
 191 0056 DA62     		str	r2, [r3, #44]
 992:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   (void)tmpreg;
 192              		.loc 2 992 3 is_stmt 1 view .LVU37
 992:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   (void)tmpreg;
 193              		.loc 2 992 12 is_stmt 0 view .LVU38
 194 0058 DA6A     		ldr	r2, [r3, #44]
 195              	.LBE45:
 196              	.LBE77:
 197              	.LBB78:
 198              	.LBB71:
 990:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 199              		.loc 2 990 3 view .LVU39
 200 005a 8846     		mov	r8, r1
 201              	.LBE71:
 202              	.LBE78:
 203              	.LBB79:
 204              	.LBB46:
 992:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   (void)tmpreg;
 205              		.loc 2 992 12 view .LVU40
 206 005c 3A40     		ands	r2, r7
 992:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   (void)tmpreg;
 207              		.loc 2 992 10 view .LVU41
 208 005e 0192     		str	r2, [sp, #4]
 209              		.loc 2 993 3 is_stmt 1 view .LVU42
 210 0060 019A     		ldr	r2, [sp, #4]
 211              	.LVL4:
 212              		.loc 2 993 3 is_stmt 0 view .LVU43
 213              	.LBE46:
 214              	.LBE79:
  53:Core/Src/gpio.c ****   LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOB);
 215              		.loc 1 53 3 is_stmt 1 view .LVU44
 216              	.LBB80:
 217              	.LBI69:
 987:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h **** {
 218              		.loc 2 987 22 view .LVU45
 219              	.LBB72:
 989:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   SET_BIT(RCC->IOPENR, Periphs);
 220              		.loc 2 989 3 view .LVU46
 990:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 221              		.loc 2 990 3 view .LVU47
 222 0062 DA6A     		ldr	r2, [r3, #44]
 223              	.LBE72:
 224              	.LBE80:
ARM GAS  /tmp/ccZFXXbS.s 			page 39


 225              	.LBB81:
 226              	.LBB61:
 227              		.loc 3 875 3 is_stmt 0 view .LVU48
 228 0064 8000     		lsls	r0, r0, #2
 229              	.LBE61:
 230              	.LBE81:
 231              	.LBB82:
 232              	.LBB73:
 990:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 233              		.loc 2 990 3 view .LVU49
 234 0066 0A43     		orrs	r2, r1
 235 0068 DA62     		str	r2, [r3, #44]
 992:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   (void)tmpreg;
 236              		.loc 2 992 3 is_stmt 1 view .LVU50
 992:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   (void)tmpreg;
 237              		.loc 2 992 12 is_stmt 0 view .LVU51
 238 006a DB6A     		ldr	r3, [r3, #44]
 239 006c 0A00     		movs	r2, r1
 240 006e 0B40     		ands	r3, r1
 992:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_bus.h ****   (void)tmpreg;
 241              		.loc 2 992 10 view .LVU52
 242 0070 0093     		str	r3, [sp]
 243              		.loc 2 993 3 is_stmt 1 view .LVU53
 244 0072 009B     		ldr	r3, [sp]
 245              	.LVL5:
 246              		.loc 2 993 3 is_stmt 0 view .LVU54
 247              	.LBE73:
 248              	.LBE82:
  54:Core/Src/gpio.c **** 
  55:Core/Src/gpio.c ****   /**/
  56:Core/Src/gpio.c ****   LL_GPIO_ResetOutputPin(TRX_CE_GPIO_Port, TRX_CE_Pin);
 249              		.loc 1 56 3 is_stmt 1 view .LVU55
 250              	.LBB83:
 251              	.LBI48:
 873:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 252              		.loc 3 873 22 view .LVU56
 253              	.LBB51:
 254              		.loc 3 875 3 view .LVU57
 255              	.LBE51:
 256              	.LBE83:
 257              	.LBB84:
 258              	.LBB85:
 259 0074 4B46     		mov	r3, r9
 260              	.LBE85:
 261              	.LBE84:
 262              	.LBB88:
 263              	.LBB52:
 264 0076 B162     		str	r1, [r6, #40]
 265              	.LVL6:
 266              		.loc 3 875 3 is_stmt 0 view .LVU58
 267              	.LBE52:
 268              	.LBE88:
  57:Core/Src/gpio.c **** 
  58:Core/Src/gpio.c ****   /**/
  59:Core/Src/gpio.c ****   LL_GPIO_ResetOutputPin(TX_EN_GPIO_Port, TX_EN_Pin);
 269              		.loc 1 59 3 is_stmt 1 view .LVU59
 270              	.LBB89:
ARM GAS  /tmp/ccZFXXbS.s 			page 40


 271              	.LBI84:
 873:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 272              		.loc 3 873 22 view .LVU60
 273              	.LBB86:
 274              		.loc 3 875 3 view .LVU61
 275              	.LBE86:
 276              	.LBE89:
 277              	.LBB90:
 278              	.LBB91:
 279 0078 0E32     		adds	r2, r2, #14
 280              	.LBE91:
 281              	.LBE90:
 282              	.LBB94:
 283              	.LBB87:
 284 007a B362     		str	r3, [r6, #40]
 285              	.LVL7:
 286              		.loc 3 875 3 is_stmt 0 view .LVU62
 287              	.LBE87:
 288              	.LBE94:
  60:Core/Src/gpio.c **** 
  61:Core/Src/gpio.c ****   /**/
  62:Core/Src/gpio.c ****   LL_GPIO_ResetOutputPin(CS_BME_GPIO_Port, CS_BME_Pin);
 289              		.loc 1 62 3 is_stmt 1 view .LVU63
 290              	.LBB95:
 291              	.LBI95:
 873:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 292              		.loc 3 873 22 view .LVU64
 293              	.LBB96:
 294              		.loc 3 875 3 view .LVU65
 295              	.LBE96:
 296              	.LBE95:
 297              	.LBB99:
 298              	.LBB100:
 299 007c FE31     		adds	r1, r1, #254
 300              	.LBE100:
 301              	.LBE99:
 302              	.LBB102:
 303              	.LBB97:
 304 007e 0433     		adds	r3, r3, #4
 305              	.LBE97:
 306              	.LBE102:
 307              	.LBB103:
 308              	.LBB66:
 309 0080 E400     		lsls	r4, r4, #3
 310              	.LBE66:
 311              	.LBE103:
 312              	.LBB104:
 313              	.LBB98:
 314 0082 B362     		str	r3, [r6, #40]
 315              	.LVL8:
 316              		.loc 3 875 3 is_stmt 0 view .LVU66
 317              	.LBE98:
 318              	.LBE104:
  63:Core/Src/gpio.c **** 
  64:Core/Src/gpio.c ****   /**/
  65:Core/Src/gpio.c ****   LL_GPIO_ResetOutputPin(CS_NRF_GPIO_Port, CS_NRF_Pin);
 319              		.loc 1 65 3 is_stmt 1 view .LVU67
ARM GAS  /tmp/ccZFXXbS.s 			page 41


 320              	.LBB105:
 321              	.LBI90:
 873:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 322              		.loc 3 873 22 view .LVU68
 323              	.LBB92:
 324              		.loc 3 875 3 view .LVU69
 325              	.LBE92:
 326              	.LBE105:
 327              	.LBB106:
 328              	.LBB107:
 329 0084 8025     		movs	r5, #128
 330              	.LBE107:
 331              	.LBE106:
 332              	.LBB111:
 333              	.LBB93:
 334 0086 B262     		str	r2, [r6, #40]
 335              	.LVL9:
 336              		.loc 3 875 3 is_stmt 0 view .LVU70
 337              	.LBE93:
 338              	.LBE111:
  66:Core/Src/gpio.c **** 
  67:Core/Src/gpio.c ****   /**/
  68:Core/Src/gpio.c ****   LL_GPIO_ResetOutputPin(LED_1_GPIO_Port, LED_1_Pin);
 339              		.loc 1 68 3 is_stmt 1 view .LVU71
 340              	.LBB112:
 341              	.LBI99:
 873:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 342              		.loc 3 873 22 view .LVU72
 343              	.LBB101:
 344              		.loc 3 875 3 view .LVU73
 345 0088 B162     		str	r1, [r6, #40]
 346              	.LVL10:
 347              		.loc 3 875 3 is_stmt 0 view .LVU74
 348              	.LBE101:
 349              	.LBE112:
  69:Core/Src/gpio.c **** 
  70:Core/Src/gpio.c ****   /**/
  71:Core/Src/gpio.c ****   LL_GPIO_ResetOutputPin(LED_2_GPIO_Port, LED_2_Pin);
 350              		.loc 1 71 3 is_stmt 1 view .LVU75
 351              	.LBB113:
 352              	.LBI59:
 873:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 353              		.loc 3 873 22 view .LVU76
 354              	.LBB62:
 355              		.loc 3 875 3 view .LVU77
 356 008a B062     		str	r0, [r6, #40]
 357              	.LVL11:
 358              		.loc 3 875 3 is_stmt 0 view .LVU78
 359              	.LBE62:
 360              	.LBE113:
  72:Core/Src/gpio.c **** 
  73:Core/Src/gpio.c ****   /**/
  74:Core/Src/gpio.c ****   LL_GPIO_ResetOutputPin(StepUP_EN_GPIO_Port, StepUP_EN_Pin);
 361              		.loc 1 74 3 is_stmt 1 view .LVU79
 362              	.LBB114:
 363              	.LBI64:
 873:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
ARM GAS  /tmp/ccZFXXbS.s 			page 42


 364              		.loc 3 873 22 view .LVU80
 365              	.LBB67:
 366              		.loc 3 875 3 view .LVU81
 367 008c B462     		str	r4, [r6, #40]
 368              	.LVL12:
 369              		.loc 3 875 3 is_stmt 0 view .LVU82
 370              	.LBE67:
 371              	.LBE114:
  75:Core/Src/gpio.c **** 
  76:Core/Src/gpio.c ****   /**/
  77:Core/Src/gpio.c ****   LL_GPIO_ResetOutputPin(SlaveDevice_GPIO_Port, SlaveDevice_Pin);
 372              		.loc 1 77 3 is_stmt 1 view .LVU83
 373              	.LBB115:
 374              	.LBI106:
 873:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 375              		.loc 3 873 22 view .LVU84
 376              	.LBB108:
 377              		.loc 3 875 3 view .LVU85
 378              	.LBE108:
 379              	.LBE115:
 380              	.LBB116:
 381              	.LBB117:
 382 008e 8024     		movs	r4, #128
 383              	.LBE117:
 384              	.LBE116:
 385              	.LBB120:
 386              	.LBB109:
 387 0090 2D01     		lsls	r5, r5, #4
 388              	.LBE109:
 389              	.LBE120:
 390              	.LBB121:
 391              	.LBB118:
 392 0092 2402     		lsls	r4, r4, #8
 393              	.LBE118:
 394              	.LBE121:
 395              	.LBB122:
 396              	.LBB110:
 397 0094 B562     		str	r5, [r6, #40]
 398              	.LVL13:
 399              		.loc 3 875 3 is_stmt 0 view .LVU86
 400              	.LBE110:
 401              	.LBE122:
  78:Core/Src/gpio.c **** 
  79:Core/Src/gpio.c ****   /**/
  80:Core/Src/gpio.c ****   LL_GPIO_ResetOutputPin(NRF_POWER_GPIO_Port, NRF_POWER_Pin);
 402              		.loc 1 80 3 is_stmt 1 view .LVU87
 403              	.LBB123:
 404              	.LBI116:
 873:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 405              		.loc 3 873 22 view .LVU88
 406              	.LBB119:
 407              		.loc 3 875 3 view .LVU89
 408 0096 A246     		mov	r10, r4
 409 0098 B462     		str	r4, [r6, #40]
 410              	.LVL14:
 411              		.loc 3 875 3 is_stmt 0 view .LVU90
 412              	.LBE119:
ARM GAS  /tmp/ccZFXXbS.s 			page 43


 413              	.LBE123:
  81:Core/Src/gpio.c **** 
  82:Core/Src/gpio.c ****   /**/
  83:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_13;
 414              		.loc 1 83 3 is_stmt 1 view .LVU91
 415              		.loc 1 83 23 is_stmt 0 view .LVU92
 416 009a 8024     		movs	r4, #128
  84:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
  85:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  86:Core/Src/gpio.c ****   LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 417              		.loc 1 86 3 view .LVU93
 418 009c 9B4A     		ldr	r2, .L3+4
  83:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 419              		.loc 1 83 23 view .LVU94
 420 009e A401     		lsls	r4, r4, #6
 421              		.loc 1 86 3 view .LVU95
 422 00a0 9346     		mov	fp, r2
  84:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 423              		.loc 1 84 24 view .LVU96
 424 00a2 0325     		movs	r5, #3
  83:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 425              		.loc 1 83 23 view .LVU97
 426 00a4 0694     		str	r4, [sp, #24]
  84:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 427              		.loc 1 84 3 is_stmt 1 view .LVU98
  85:Core/Src/gpio.c ****   LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 428              		.loc 1 85 24 is_stmt 0 view .LVU99
 429 00a6 0024     		movs	r4, #0
 430              		.loc 1 86 3 view .LVU100
 431 00a8 06AA     		add	r2, sp, #24
 432 00aa 1100     		movs	r1, r2
 433 00ac 5846     		mov	r0, fp
  84:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 434              		.loc 1 84 24 view .LVU101
 435 00ae 0795     		str	r5, [sp, #28]
  85:Core/Src/gpio.c ****   LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 436              		.loc 1 85 3 is_stmt 1 view .LVU102
  85:Core/Src/gpio.c ****   LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 437              		.loc 1 85 24 is_stmt 0 view .LVU103
 438 00b0 0A94     		str	r4, [sp, #40]
 439              		.loc 1 86 3 is_stmt 1 view .LVU104
 440 00b2 FFF7FEFF 		bl	LL_GPIO_Init
 441              	.LVL15:
  87:Core/Src/gpio.c **** 
  88:Core/Src/gpio.c ****   /**/
  89:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_14;
 442              		.loc 1 89 3 view .LVU105
 443              		.loc 1 89 23 is_stmt 0 view .LVU106
 444 00b6 8022     		movs	r2, #128
  90:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
  91:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  92:Core/Src/gpio.c ****   LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 445              		.loc 1 92 3 view .LVU107
 446 00b8 06A9     		add	r1, sp, #24
  89:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 447              		.loc 1 89 23 view .LVU108
 448 00ba D201     		lsls	r2, r2, #7
ARM GAS  /tmp/ccZFXXbS.s 			page 44


 449              		.loc 1 92 3 view .LVU109
 450 00bc 5846     		mov	r0, fp
  89:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 451              		.loc 1 89 23 view .LVU110
 452 00be 0692     		str	r2, [sp, #24]
  90:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 453              		.loc 1 90 3 is_stmt 1 view .LVU111
  90:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 454              		.loc 1 90 24 is_stmt 0 view .LVU112
 455 00c0 0795     		str	r5, [sp, #28]
  91:Core/Src/gpio.c ****   LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 456              		.loc 1 91 3 is_stmt 1 view .LVU113
  91:Core/Src/gpio.c ****   LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 457              		.loc 1 91 24 is_stmt 0 view .LVU114
 458 00c2 0A94     		str	r4, [sp, #40]
 459              		.loc 1 92 3 is_stmt 1 view .LVU115
 460 00c4 FFF7FEFF 		bl	LL_GPIO_Init
 461              	.LVL16:
  93:Core/Src/gpio.c **** 
  94:Core/Src/gpio.c ****   /**/
  95:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 462              		.loc 1 95 3 view .LVU116
 463              		.loc 1 95 23 is_stmt 0 view .LVU117
 464 00c8 5346     		mov	r3, r10
  96:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
  97:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  98:Core/Src/gpio.c ****   LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 465              		.loc 1 98 3 view .LVU118
 466 00ca 06A9     		add	r1, sp, #24
 467 00cc 5846     		mov	r0, fp
  95:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 468              		.loc 1 95 23 view .LVU119
 469 00ce 0693     		str	r3, [sp, #24]
  96:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 470              		.loc 1 96 3 is_stmt 1 view .LVU120
  96:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 471              		.loc 1 96 24 is_stmt 0 view .LVU121
 472 00d0 0795     		str	r5, [sp, #28]
  97:Core/Src/gpio.c ****   LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 473              		.loc 1 97 3 is_stmt 1 view .LVU122
  97:Core/Src/gpio.c ****   LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 474              		.loc 1 97 24 is_stmt 0 view .LVU123
 475 00d2 0A94     		str	r4, [sp, #40]
 476              		.loc 1 98 3 is_stmt 1 view .LVU124
 477 00d4 FFF7FEFF 		bl	LL_GPIO_Init
 478              	.LVL17:
  99:Core/Src/gpio.c **** 
 100:Core/Src/gpio.c ****   /**/
 101:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_0;
 479              		.loc 1 101 3 view .LVU125
 102:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 103:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 104:Core/Src/gpio.c ****   LL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 480              		.loc 1 104 3 is_stmt 0 view .LVU126
 481 00d8 8D4B     		ldr	r3, .L3+8
 482 00da 06A9     		add	r1, sp, #24
 483 00dc 9B46     		mov	fp, r3
ARM GAS  /tmp/ccZFXXbS.s 			page 45


 484 00de 1800     		movs	r0, r3
 101:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 485              		.loc 1 101 23 view .LVU127
 486 00e0 0697     		str	r7, [sp, #24]
 102:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 487              		.loc 1 102 3 is_stmt 1 view .LVU128
 102:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 488              		.loc 1 102 24 is_stmt 0 view .LVU129
 489 00e2 0795     		str	r5, [sp, #28]
 103:Core/Src/gpio.c ****   LL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 490              		.loc 1 103 3 is_stmt 1 view .LVU130
 103:Core/Src/gpio.c ****   LL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 491              		.loc 1 103 24 is_stmt 0 view .LVU131
 492 00e4 0A94     		str	r4, [sp, #40]
 493              		.loc 1 104 3 is_stmt 1 view .LVU132
 494 00e6 FFF7FEFF 		bl	LL_GPIO_Init
 495              	.LVL18:
 105:Core/Src/gpio.c **** 
 106:Core/Src/gpio.c ****   /**/
 107:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 496              		.loc 1 107 3 view .LVU133
 497              		.loc 1 107 23 is_stmt 0 view .LVU134
 498 00ea 4346     		mov	r3, r8
 108:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 109:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 110:Core/Src/gpio.c ****   LL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 499              		.loc 1 110 3 view .LVU135
 500 00ec 06A9     		add	r1, sp, #24
 501 00ee 5846     		mov	r0, fp
 107:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 502              		.loc 1 107 23 view .LVU136
 503 00f0 0693     		str	r3, [sp, #24]
 108:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 504              		.loc 1 108 3 is_stmt 1 view .LVU137
 108:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 505              		.loc 1 108 24 is_stmt 0 view .LVU138
 506 00f2 0795     		str	r5, [sp, #28]
 109:Core/Src/gpio.c ****   LL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 507              		.loc 1 109 3 is_stmt 1 view .LVU139
 109:Core/Src/gpio.c ****   LL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 508              		.loc 1 109 24 is_stmt 0 view .LVU140
 509 00f4 0A94     		str	r4, [sp, #40]
 510              		.loc 1 110 3 is_stmt 1 view .LVU141
 511 00f6 FFF7FEFF 		bl	LL_GPIO_Init
 512              	.LVL19:
 111:Core/Src/gpio.c **** 
 112:Core/Src/gpio.c ****   /**/
 113:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = TRX_CE_Pin;
 513              		.loc 1 113 3 view .LVU142
 514              		.loc 1 113 23 is_stmt 0 view .LVU143
 515 00fa 4346     		mov	r3, r8
 114:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 115:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 116:Core/Src/gpio.c ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 117:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 118:Core/Src/gpio.c ****   LL_GPIO_Init(TRX_CE_GPIO_Port, &GPIO_InitStruct);
 516              		.loc 1 118 3 view .LVU144
ARM GAS  /tmp/ccZFXXbS.s 			page 46


 517 00fc 06A9     		add	r1, sp, #24
 518 00fe 3000     		movs	r0, r6
 113:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 519              		.loc 1 113 23 view .LVU145
 520 0100 0693     		str	r3, [sp, #24]
 114:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 521              		.loc 1 114 3 is_stmt 1 view .LVU146
 114:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 522              		.loc 1 114 24 is_stmt 0 view .LVU147
 523 0102 0797     		str	r7, [sp, #28]
 115:Core/Src/gpio.c ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 524              		.loc 1 115 3 is_stmt 1 view .LVU148
 115:Core/Src/gpio.c ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 525              		.loc 1 115 25 is_stmt 0 view .LVU149
 526 0104 0894     		str	r4, [sp, #32]
 116:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 527              		.loc 1 116 3 is_stmt 1 view .LVU150
 116:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 528              		.loc 1 116 30 is_stmt 0 view .LVU151
 529 0106 0994     		str	r4, [sp, #36]
 117:Core/Src/gpio.c ****   LL_GPIO_Init(TRX_CE_GPIO_Port, &GPIO_InitStruct);
 530              		.loc 1 117 3 is_stmt 1 view .LVU152
 117:Core/Src/gpio.c ****   LL_GPIO_Init(TRX_CE_GPIO_Port, &GPIO_InitStruct);
 531              		.loc 1 117 24 is_stmt 0 view .LVU153
 532 0108 0A94     		str	r4, [sp, #40]
 533              		.loc 1 118 3 is_stmt 1 view .LVU154
 534 010a FFF7FEFF 		bl	LL_GPIO_Init
 535              	.LVL20:
 119:Core/Src/gpio.c **** 
 120:Core/Src/gpio.c ****   /**/
 121:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = TX_EN_Pin;
 536              		.loc 1 121 3 view .LVU155
 537              		.loc 1 121 23 is_stmt 0 view .LVU156
 538 010e 4B46     		mov	r3, r9
 122:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 123:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 124:Core/Src/gpio.c ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 125:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 126:Core/Src/gpio.c ****   LL_GPIO_Init(TX_EN_GPIO_Port, &GPIO_InitStruct);
 539              		.loc 1 126 3 view .LVU157
 540 0110 06A9     		add	r1, sp, #24
 541 0112 3000     		movs	r0, r6
 121:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 542              		.loc 1 121 23 view .LVU158
 543 0114 0693     		str	r3, [sp, #24]
 122:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 544              		.loc 1 122 3 is_stmt 1 view .LVU159
 122:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 545              		.loc 1 122 24 is_stmt 0 view .LVU160
 546 0116 0797     		str	r7, [sp, #28]
 123:Core/Src/gpio.c ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 547              		.loc 1 123 3 is_stmt 1 view .LVU161
 123:Core/Src/gpio.c ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 548              		.loc 1 123 25 is_stmt 0 view .LVU162
 549 0118 0894     		str	r4, [sp, #32]
 124:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 550              		.loc 1 124 3 is_stmt 1 view .LVU163
ARM GAS  /tmp/ccZFXXbS.s 			page 47


 124:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 551              		.loc 1 124 30 is_stmt 0 view .LVU164
 552 011a 0994     		str	r4, [sp, #36]
 125:Core/Src/gpio.c ****   LL_GPIO_Init(TX_EN_GPIO_Port, &GPIO_InitStruct);
 553              		.loc 1 125 3 is_stmt 1 view .LVU165
 125:Core/Src/gpio.c ****   LL_GPIO_Init(TX_EN_GPIO_Port, &GPIO_InitStruct);
 554              		.loc 1 125 24 is_stmt 0 view .LVU166
 555 011c 0A94     		str	r4, [sp, #40]
 556              		.loc 1 126 3 is_stmt 1 view .LVU167
 557 011e FFF7FEFF 		bl	LL_GPIO_Init
 558              	.LVL21:
 127:Core/Src/gpio.c **** 
 128:Core/Src/gpio.c ****   /**/
 129:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = CS_BME_Pin;
 559              		.loc 1 129 3 view .LVU168
 560              		.loc 1 129 23 is_stmt 0 view .LVU169
 561 0122 0823     		movs	r3, #8
 130:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 131:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 132:Core/Src/gpio.c ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 133:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 134:Core/Src/gpio.c ****   LL_GPIO_Init(CS_BME_GPIO_Port, &GPIO_InitStruct);
 562              		.loc 1 134 3 view .LVU170
 563 0124 06A9     		add	r1, sp, #24
 564 0126 3000     		movs	r0, r6
 129:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 565              		.loc 1 129 23 view .LVU171
 566 0128 0693     		str	r3, [sp, #24]
 130:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 567              		.loc 1 130 3 is_stmt 1 view .LVU172
 130:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 568              		.loc 1 130 24 is_stmt 0 view .LVU173
 569 012a 0797     		str	r7, [sp, #28]
 131:Core/Src/gpio.c ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 570              		.loc 1 131 3 is_stmt 1 view .LVU174
 131:Core/Src/gpio.c ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 571              		.loc 1 131 25 is_stmt 0 view .LVU175
 572 012c 0894     		str	r4, [sp, #32]
 132:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 573              		.loc 1 132 3 is_stmt 1 view .LVU176
 132:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 574              		.loc 1 132 30 is_stmt 0 view .LVU177
 575 012e 0994     		str	r4, [sp, #36]
 133:Core/Src/gpio.c ****   LL_GPIO_Init(CS_BME_GPIO_Port, &GPIO_InitStruct);
 576              		.loc 1 133 3 is_stmt 1 view .LVU178
 133:Core/Src/gpio.c ****   LL_GPIO_Init(CS_BME_GPIO_Port, &GPIO_InitStruct);
 577              		.loc 1 133 24 is_stmt 0 view .LVU179
 578 0130 0A94     		str	r4, [sp, #40]
 579              		.loc 1 134 3 is_stmt 1 view .LVU180
 580 0132 FFF7FEFF 		bl	LL_GPIO_Init
 581              	.LVL22:
 135:Core/Src/gpio.c **** 
 136:Core/Src/gpio.c ****   /**/
 137:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = CS_NRF_Pin;
 582              		.loc 1 137 3 view .LVU181
 583              		.loc 1 137 23 is_stmt 0 view .LVU182
 584 0136 1022     		movs	r2, #16
ARM GAS  /tmp/ccZFXXbS.s 			page 48


 138:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 139:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 140:Core/Src/gpio.c ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 141:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 142:Core/Src/gpio.c ****   LL_GPIO_Init(CS_NRF_GPIO_Port, &GPIO_InitStruct);
 585              		.loc 1 142 3 view .LVU183
 586 0138 06A9     		add	r1, sp, #24
 587 013a 3000     		movs	r0, r6
 137:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 588              		.loc 1 137 23 view .LVU184
 589 013c 0692     		str	r2, [sp, #24]
 138:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 590              		.loc 1 138 3 is_stmt 1 view .LVU185
 138:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 591              		.loc 1 138 24 is_stmt 0 view .LVU186
 592 013e 0797     		str	r7, [sp, #28]
 139:Core/Src/gpio.c ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 593              		.loc 1 139 3 is_stmt 1 view .LVU187
 139:Core/Src/gpio.c ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 594              		.loc 1 139 25 is_stmt 0 view .LVU188
 595 0140 0894     		str	r4, [sp, #32]
 140:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 596              		.loc 1 140 3 is_stmt 1 view .LVU189
 140:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 597              		.loc 1 140 30 is_stmt 0 view .LVU190
 598 0142 0994     		str	r4, [sp, #36]
 141:Core/Src/gpio.c ****   LL_GPIO_Init(CS_NRF_GPIO_Port, &GPIO_InitStruct);
 599              		.loc 1 141 3 is_stmt 1 view .LVU191
 141:Core/Src/gpio.c ****   LL_GPIO_Init(CS_NRF_GPIO_Port, &GPIO_InitStruct);
 600              		.loc 1 141 24 is_stmt 0 view .LVU192
 601 0144 0A94     		str	r4, [sp, #40]
 602              		.loc 1 142 3 is_stmt 1 view .LVU193
 603 0146 FFF7FEFF 		bl	LL_GPIO_Init
 604              	.LVL23:
 143:Core/Src/gpio.c **** 
 144:Core/Src/gpio.c ****   /**/
 145:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 605              		.loc 1 145 3 view .LVU194
 606              		.loc 1 145 23 is_stmt 0 view .LVU195
 607 014a 4146     		mov	r1, r8
 608 014c 0691     		str	r1, [sp, #24]
 146:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 609              		.loc 1 146 3 is_stmt 1 view .LVU196
 147:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 148:Core/Src/gpio.c ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 610              		.loc 1 148 3 is_stmt 0 view .LVU197
 611 014e 7149     		ldr	r1, .L3+12
 146:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 612              		.loc 1 146 24 view .LVU198
 613 0150 0795     		str	r5, [sp, #28]
 147:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 614              		.loc 1 147 3 is_stmt 1 view .LVU199
 615              		.loc 1 148 3 is_stmt 0 view .LVU200
 616 0152 8846     		mov	r8, r1
 617 0154 06A9     		add	r1, sp, #24
 618 0156 4046     		mov	r0, r8
 147:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
ARM GAS  /tmp/ccZFXXbS.s 			page 49


 619              		.loc 1 147 24 view .LVU201
 620 0158 0A94     		str	r4, [sp, #40]
 621              		.loc 1 148 3 is_stmt 1 view .LVU202
 622 015a FFF7FEFF 		bl	LL_GPIO_Init
 623              	.LVL24:
 149:Core/Src/gpio.c **** 
 150:Core/Src/gpio.c ****   /**/
 151:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 624              		.loc 1 151 3 view .LVU203
 625              		.loc 1 151 23 is_stmt 0 view .LVU204
 626 015e 4946     		mov	r1, r9
 152:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 153:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 154:Core/Src/gpio.c ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 627              		.loc 1 154 3 view .LVU205
 628 0160 4046     		mov	r0, r8
 151:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 629              		.loc 1 151 23 view .LVU206
 630 0162 0691     		str	r1, [sp, #24]
 152:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 631              		.loc 1 152 3 is_stmt 1 view .LVU207
 632              		.loc 1 154 3 is_stmt 0 view .LVU208
 633 0164 06A9     		add	r1, sp, #24
 152:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 634              		.loc 1 152 24 view .LVU209
 635 0166 0795     		str	r5, [sp, #28]
 153:Core/Src/gpio.c ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 636              		.loc 1 153 3 is_stmt 1 view .LVU210
 153:Core/Src/gpio.c ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 637              		.loc 1 153 24 is_stmt 0 view .LVU211
 638 0168 0A94     		str	r4, [sp, #40]
 639              		.loc 1 154 3 is_stmt 1 view .LVU212
 640 016a FFF7FEFF 		bl	LL_GPIO_Init
 641              	.LVL25:
 155:Core/Src/gpio.c **** 
 156:Core/Src/gpio.c ****   /**/
 157:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_10;
 642              		.loc 1 157 3 view .LVU213
 643              		.loc 1 157 23 is_stmt 0 view .LVU214
 644 016e 8021     		movs	r1, #128
 645 0170 C900     		lsls	r1, r1, #3
 646 0172 0691     		str	r1, [sp, #24]
 158:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 647              		.loc 1 158 3 is_stmt 1 view .LVU215
 159:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 160:Core/Src/gpio.c ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 648              		.loc 1 160 3 is_stmt 0 view .LVU216
 649 0174 4046     		mov	r0, r8
 650 0176 06A9     		add	r1, sp, #24
 158:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 651              		.loc 1 158 24 view .LVU217
 652 0178 0795     		str	r5, [sp, #28]
 159:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 653              		.loc 1 159 3 is_stmt 1 view .LVU218
 159:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 654              		.loc 1 159 24 is_stmt 0 view .LVU219
 655 017a 0A94     		str	r4, [sp, #40]
ARM GAS  /tmp/ccZFXXbS.s 			page 50


 656              		.loc 1 160 3 is_stmt 1 view .LVU220
 657 017c FFF7FEFF 		bl	LL_GPIO_Init
 658              	.LVL26:
 161:Core/Src/gpio.c **** 
 162:Core/Src/gpio.c ****   /**/
 163:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_11;
 659              		.loc 1 163 3 view .LVU221
 660              		.loc 1 163 23 is_stmt 0 view .LVU222
 661 0180 8020     		movs	r0, #128
 662 0182 0001     		lsls	r0, r0, #4
 663 0184 0690     		str	r0, [sp, #24]
 164:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 664              		.loc 1 164 3 is_stmt 1 view .LVU223
 165:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 166:Core/Src/gpio.c ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 665              		.loc 1 166 3 is_stmt 0 view .LVU224
 666 0186 06A9     		add	r1, sp, #24
 667 0188 4046     		mov	r0, r8
 164:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 668              		.loc 1 164 24 view .LVU225
 669 018a 0795     		str	r5, [sp, #28]
 165:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 670              		.loc 1 165 3 is_stmt 1 view .LVU226
 165:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 671              		.loc 1 165 24 is_stmt 0 view .LVU227
 672 018c 0A94     		str	r4, [sp, #40]
 673              		.loc 1 166 3 is_stmt 1 view .LVU228
 674 018e FFF7FEFF 		bl	LL_GPIO_Init
 675              	.LVL27:
 167:Core/Src/gpio.c **** 
 168:Core/Src/gpio.c ****   /**/
 169:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_12;
 676              		.loc 1 169 3 view .LVU229
 677              		.loc 1 169 23 is_stmt 0 view .LVU230
 678 0192 8023     		movs	r3, #128
 170:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 171:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 172:Core/Src/gpio.c ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 679              		.loc 1 172 3 view .LVU231
 680 0194 06A9     		add	r1, sp, #24
 169:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 681              		.loc 1 169 23 view .LVU232
 682 0196 5B01     		lsls	r3, r3, #5
 683              		.loc 1 172 3 view .LVU233
 684 0198 4046     		mov	r0, r8
 169:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 685              		.loc 1 169 23 view .LVU234
 686 019a 9946     		mov	r9, r3
 687 019c 0693     		str	r3, [sp, #24]
 170:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 688              		.loc 1 170 3 is_stmt 1 view .LVU235
 170:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 689              		.loc 1 170 24 is_stmt 0 view .LVU236
 690 019e 0795     		str	r5, [sp, #28]
 171:Core/Src/gpio.c ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 691              		.loc 1 171 3 is_stmt 1 view .LVU237
 171:Core/Src/gpio.c ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
ARM GAS  /tmp/ccZFXXbS.s 			page 51


 692              		.loc 1 171 24 is_stmt 0 view .LVU238
 693 01a0 0A94     		str	r4, [sp, #40]
 694              		.loc 1 172 3 is_stmt 1 view .LVU239
 695 01a2 FFF7FEFF 		bl	LL_GPIO_Init
 696              	.LVL28:
 173:Core/Src/gpio.c **** 
 174:Core/Src/gpio.c ****   /**/
 175:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_13;
 697              		.loc 1 175 3 view .LVU240
 698              		.loc 1 175 23 is_stmt 0 view .LVU241
 699 01a6 8023     		movs	r3, #128
 700 01a8 9B01     		lsls	r3, r3, #6
 701 01aa 0693     		str	r3, [sp, #24]
 176:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 702              		.loc 1 176 3 is_stmt 1 view .LVU242
 177:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 178:Core/Src/gpio.c ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 703              		.loc 1 178 3 is_stmt 0 view .LVU243
 704 01ac 06AB     		add	r3, sp, #24
 705 01ae 1900     		movs	r1, r3
 706 01b0 4046     		mov	r0, r8
 176:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 707              		.loc 1 176 24 view .LVU244
 708 01b2 0795     		str	r5, [sp, #28]
 177:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 709              		.loc 1 177 3 is_stmt 1 view .LVU245
 177:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 710              		.loc 1 177 24 is_stmt 0 view .LVU246
 711 01b4 0A94     		str	r4, [sp, #40]
 712              		.loc 1 178 3 is_stmt 1 view .LVU247
 713 01b6 FFF7FEFF 		bl	LL_GPIO_Init
 714              	.LVL29:
 179:Core/Src/gpio.c **** 
 180:Core/Src/gpio.c ****   /**/
 181:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_14;
 715              		.loc 1 181 3 view .LVU248
 716              		.loc 1 181 23 is_stmt 0 view .LVU249
 717 01ba 8022     		movs	r2, #128
 182:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 183:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 184:Core/Src/gpio.c ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 718              		.loc 1 184 3 view .LVU250
 719 01bc 06AB     		add	r3, sp, #24
 181:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 720              		.loc 1 181 23 view .LVU251
 721 01be D201     		lsls	r2, r2, #7
 722              		.loc 1 184 3 view .LVU252
 723 01c0 1900     		movs	r1, r3
 724 01c2 4046     		mov	r0, r8
 181:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 725              		.loc 1 181 23 view .LVU253
 726 01c4 0692     		str	r2, [sp, #24]
 182:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 727              		.loc 1 182 3 is_stmt 1 view .LVU254
 182:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 728              		.loc 1 182 24 is_stmt 0 view .LVU255
 729 01c6 0795     		str	r5, [sp, #28]
ARM GAS  /tmp/ccZFXXbS.s 			page 52


 183:Core/Src/gpio.c ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 730              		.loc 1 183 3 is_stmt 1 view .LVU256
 183:Core/Src/gpio.c ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 731              		.loc 1 183 24 is_stmt 0 view .LVU257
 732 01c8 0A94     		str	r4, [sp, #40]
 733              		.loc 1 184 3 is_stmt 1 view .LVU258
 734 01ca FFF7FEFF 		bl	LL_GPIO_Init
 735              	.LVL30:
 185:Core/Src/gpio.c **** 
 186:Core/Src/gpio.c ****   /**/
 187:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 736              		.loc 1 187 3 view .LVU259
 737              		.loc 1 187 23 is_stmt 0 view .LVU260
 738 01ce 5346     		mov	r3, r10
 739 01d0 0693     		str	r3, [sp, #24]
 188:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 740              		.loc 1 188 3 is_stmt 1 view .LVU261
 189:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 190:Core/Src/gpio.c ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 741              		.loc 1 190 3 is_stmt 0 view .LVU262
 742 01d2 06AB     		add	r3, sp, #24
 743 01d4 1900     		movs	r1, r3
 744 01d6 4046     		mov	r0, r8
 188:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 745              		.loc 1 188 24 view .LVU263
 746 01d8 0795     		str	r5, [sp, #28]
 189:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 747              		.loc 1 189 3 is_stmt 1 view .LVU264
 189:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 748              		.loc 1 189 24 is_stmt 0 view .LVU265
 749 01da 0A94     		str	r4, [sp, #40]
 750              		.loc 1 190 3 is_stmt 1 view .LVU266
 751 01dc FFF7FEFF 		bl	LL_GPIO_Init
 752              	.LVL31:
 191:Core/Src/gpio.c **** 
 192:Core/Src/gpio.c ****   /**/
 193:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = LED_1_Pin;
 753              		.loc 1 193 3 view .LVU267
 754              		.loc 1 193 23 is_stmt 0 view .LVU268
 755 01e0 8021     		movs	r1, #128
 194:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 195:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 196:Core/Src/gpio.c ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 197:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 198:Core/Src/gpio.c ****   LL_GPIO_Init(LED_1_GPIO_Port, &GPIO_InitStruct);
 756              		.loc 1 198 3 view .LVU269
 757 01e2 06AB     		add	r3, sp, #24
 193:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 758              		.loc 1 193 23 view .LVU270
 759 01e4 4900     		lsls	r1, r1, #1
 760 01e6 0691     		str	r1, [sp, #24]
 194:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 761              		.loc 1 194 3 is_stmt 1 view .LVU271
 762              		.loc 1 198 3 is_stmt 0 view .LVU272
 763 01e8 3000     		movs	r0, r6
 764 01ea 1900     		movs	r1, r3
 194:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
ARM GAS  /tmp/ccZFXXbS.s 			page 53


 765              		.loc 1 194 24 view .LVU273
 766 01ec 0797     		str	r7, [sp, #28]
 195:Core/Src/gpio.c ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 767              		.loc 1 195 3 is_stmt 1 view .LVU274
 195:Core/Src/gpio.c ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 768              		.loc 1 195 25 is_stmt 0 view .LVU275
 769 01ee 0894     		str	r4, [sp, #32]
 196:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 770              		.loc 1 196 3 is_stmt 1 view .LVU276
 196:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 771              		.loc 1 196 30 is_stmt 0 view .LVU277
 772 01f0 0994     		str	r4, [sp, #36]
 197:Core/Src/gpio.c ****   LL_GPIO_Init(LED_1_GPIO_Port, &GPIO_InitStruct);
 773              		.loc 1 197 3 is_stmt 1 view .LVU278
 197:Core/Src/gpio.c ****   LL_GPIO_Init(LED_1_GPIO_Port, &GPIO_InitStruct);
 774              		.loc 1 197 24 is_stmt 0 view .LVU279
 775 01f2 0A94     		str	r4, [sp, #40]
 776              		.loc 1 198 3 is_stmt 1 view .LVU280
 777 01f4 FFF7FEFF 		bl	LL_GPIO_Init
 778              	.LVL32:
 199:Core/Src/gpio.c **** 
 200:Core/Src/gpio.c ****   /**/
 201:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = LED_2_Pin;
 779              		.loc 1 201 3 view .LVU281
 780              		.loc 1 201 23 is_stmt 0 view .LVU282
 781 01f8 8020     		movs	r0, #128
 202:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 203:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 204:Core/Src/gpio.c ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 205:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 206:Core/Src/gpio.c ****   LL_GPIO_Init(LED_2_GPIO_Port, &GPIO_InitStruct);
 782              		.loc 1 206 3 view .LVU283
 783 01fa 06AB     		add	r3, sp, #24
 201:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 784              		.loc 1 201 23 view .LVU284
 785 01fc 8000     		lsls	r0, r0, #2
 786              		.loc 1 206 3 view .LVU285
 787 01fe 1900     		movs	r1, r3
 201:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 788              		.loc 1 201 23 view .LVU286
 789 0200 0690     		str	r0, [sp, #24]
 202:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 790              		.loc 1 202 3 is_stmt 1 view .LVU287
 791              		.loc 1 206 3 is_stmt 0 view .LVU288
 792 0202 3000     		movs	r0, r6
 202:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 793              		.loc 1 202 24 view .LVU289
 794 0204 0797     		str	r7, [sp, #28]
 203:Core/Src/gpio.c ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 795              		.loc 1 203 3 is_stmt 1 view .LVU290
 203:Core/Src/gpio.c ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 796              		.loc 1 203 25 is_stmt 0 view .LVU291
 797 0206 0894     		str	r4, [sp, #32]
 204:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 798              		.loc 1 204 3 is_stmt 1 view .LVU292
 204:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 799              		.loc 1 204 30 is_stmt 0 view .LVU293
ARM GAS  /tmp/ccZFXXbS.s 			page 54


 800 0208 0994     		str	r4, [sp, #36]
 205:Core/Src/gpio.c ****   LL_GPIO_Init(LED_2_GPIO_Port, &GPIO_InitStruct);
 801              		.loc 1 205 3 is_stmt 1 view .LVU294
 205:Core/Src/gpio.c ****   LL_GPIO_Init(LED_2_GPIO_Port, &GPIO_InitStruct);
 802              		.loc 1 205 24 is_stmt 0 view .LVU295
 803 020a 0A94     		str	r4, [sp, #40]
 804              		.loc 1 206 3 is_stmt 1 view .LVU296
 805 020c FFF7FEFF 		bl	LL_GPIO_Init
 806              	.LVL33:
 207:Core/Src/gpio.c **** 
 208:Core/Src/gpio.c ****   /**/
 209:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = StepUP_EN_Pin;
 807              		.loc 1 209 3 view .LVU297
 808              		.loc 1 209 23 is_stmt 0 view .LVU298
 809 0210 8021     		movs	r1, #128
 810 0212 C900     		lsls	r1, r1, #3
 811 0214 0691     		str	r1, [sp, #24]
 210:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 812              		.loc 1 210 3 is_stmt 1 view .LVU299
 211:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 212:Core/Src/gpio.c ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 213:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 214:Core/Src/gpio.c ****   LL_GPIO_Init(StepUP_EN_GPIO_Port, &GPIO_InitStruct);
 813              		.loc 1 214 3 is_stmt 0 view .LVU300
 814 0216 3000     		movs	r0, r6
 815 0218 06A9     		add	r1, sp, #24
 210:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 816              		.loc 1 210 24 view .LVU301
 817 021a 0797     		str	r7, [sp, #28]
 211:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 818              		.loc 1 211 3 is_stmt 1 view .LVU302
 211:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 819              		.loc 1 211 25 is_stmt 0 view .LVU303
 820 021c 0894     		str	r4, [sp, #32]
 212:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 821              		.loc 1 212 3 is_stmt 1 view .LVU304
 212:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 822              		.loc 1 212 30 is_stmt 0 view .LVU305
 823 021e 0994     		str	r4, [sp, #36]
 213:Core/Src/gpio.c ****   LL_GPIO_Init(StepUP_EN_GPIO_Port, &GPIO_InitStruct);
 824              		.loc 1 213 3 is_stmt 1 view .LVU306
 213:Core/Src/gpio.c ****   LL_GPIO_Init(StepUP_EN_GPIO_Port, &GPIO_InitStruct);
 825              		.loc 1 213 24 is_stmt 0 view .LVU307
 826 0220 0A94     		str	r4, [sp, #40]
 827              		.loc 1 214 3 is_stmt 1 view .LVU308
 828 0222 FFF7FEFF 		bl	LL_GPIO_Init
 829              	.LVL34:
 215:Core/Src/gpio.c **** 
 216:Core/Src/gpio.c ****   /**/
 217:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = SlaveDevice_Pin;
 830              		.loc 1 217 3 view .LVU309
 831              		.loc 1 217 23 is_stmt 0 view .LVU310
 832 0226 8020     		movs	r0, #128
 833 0228 0001     		lsls	r0, r0, #4
 834 022a 0690     		str	r0, [sp, #24]
 218:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 835              		.loc 1 218 3 is_stmt 1 view .LVU311
ARM GAS  /tmp/ccZFXXbS.s 			page 55


 219:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 220:Core/Src/gpio.c ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 221:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 222:Core/Src/gpio.c ****   LL_GPIO_Init(SlaveDevice_GPIO_Port, &GPIO_InitStruct);
 836              		.loc 1 222 3 is_stmt 0 view .LVU312
 837 022c 06A9     		add	r1, sp, #24
 838 022e 3000     		movs	r0, r6
 218:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 839              		.loc 1 218 24 view .LVU313
 840 0230 0797     		str	r7, [sp, #28]
 219:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 841              		.loc 1 219 3 is_stmt 1 view .LVU314
 219:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 842              		.loc 1 219 25 is_stmt 0 view .LVU315
 843 0232 0894     		str	r4, [sp, #32]
 220:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 844              		.loc 1 220 3 is_stmt 1 view .LVU316
 220:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 845              		.loc 1 220 30 is_stmt 0 view .LVU317
 846 0234 0994     		str	r4, [sp, #36]
 221:Core/Src/gpio.c ****   LL_GPIO_Init(SlaveDevice_GPIO_Port, &GPIO_InitStruct);
 847              		.loc 1 221 3 is_stmt 1 view .LVU318
 221:Core/Src/gpio.c ****   LL_GPIO_Init(SlaveDevice_GPIO_Port, &GPIO_InitStruct);
 848              		.loc 1 221 24 is_stmt 0 view .LVU319
 849 0236 0A94     		str	r4, [sp, #40]
 850              		.loc 1 222 3 is_stmt 1 view .LVU320
 851 0238 FFF7FEFF 		bl	LL_GPIO_Init
 852              	.LVL35:
 223:Core/Src/gpio.c **** 
 224:Core/Src/gpio.c ****   /**/
 225:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = KEY_Pin;
 853              		.loc 1 225 3 view .LVU321
 854              		.loc 1 225 23 is_stmt 0 view .LVU322
 855 023c 4B46     		mov	r3, r9
 226:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 227:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 228:Core/Src/gpio.c ****   LL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 856              		.loc 1 228 3 view .LVU323
 857 023e 06A9     		add	r1, sp, #24
 858 0240 3000     		movs	r0, r6
 225:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 859              		.loc 1 225 23 view .LVU324
 860 0242 0693     		str	r3, [sp, #24]
 226:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 861              		.loc 1 226 3 is_stmt 1 view .LVU325
 226:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 862              		.loc 1 226 24 is_stmt 0 view .LVU326
 863 0244 0794     		str	r4, [sp, #28]
 227:Core/Src/gpio.c ****   LL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 864              		.loc 1 227 3 is_stmt 1 view .LVU327
 227:Core/Src/gpio.c ****   LL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 865              		.loc 1 227 24 is_stmt 0 view .LVU328
 866 0246 0A94     		str	r4, [sp, #40]
 867              		.loc 1 228 3 is_stmt 1 view .LVU329
 868 0248 FFF7FEFF 		bl	LL_GPIO_Init
 869              	.LVL36:
 229:Core/Src/gpio.c **** 
ARM GAS  /tmp/ccZFXXbS.s 			page 56


 230:Core/Src/gpio.c ****   /**/
 231:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = NRF_POWER_Pin;
 870              		.loc 1 231 3 view .LVU330
 871              		.loc 1 231 23 is_stmt 0 view .LVU331
 872 024c 5346     		mov	r3, r10
 232:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 233:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 234:Core/Src/gpio.c ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 235:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 236:Core/Src/gpio.c ****   LL_GPIO_Init(NRF_POWER_GPIO_Port, &GPIO_InitStruct);
 873              		.loc 1 236 3 view .LVU332
 874 024e 06A9     		add	r1, sp, #24
 875 0250 3000     		movs	r0, r6
 231:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 876              		.loc 1 231 23 view .LVU333
 877 0252 0693     		str	r3, [sp, #24]
 232:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 878              		.loc 1 232 3 is_stmt 1 view .LVU334
 232:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 879              		.loc 1 232 24 is_stmt 0 view .LVU335
 880 0254 0797     		str	r7, [sp, #28]
 233:Core/Src/gpio.c ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 881              		.loc 1 233 3 is_stmt 1 view .LVU336
 233:Core/Src/gpio.c ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 882              		.loc 1 233 25 is_stmt 0 view .LVU337
 883 0256 0894     		str	r4, [sp, #32]
 234:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 884              		.loc 1 234 3 is_stmt 1 view .LVU338
 234:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 885              		.loc 1 234 30 is_stmt 0 view .LVU339
 886 0258 0994     		str	r4, [sp, #36]
 235:Core/Src/gpio.c ****   LL_GPIO_Init(NRF_POWER_GPIO_Port, &GPIO_InitStruct);
 887              		.loc 1 235 3 is_stmt 1 view .LVU340
 235:Core/Src/gpio.c ****   LL_GPIO_Init(NRF_POWER_GPIO_Port, &GPIO_InitStruct);
 888              		.loc 1 235 24 is_stmt 0 view .LVU341
 889 025a 0A94     		str	r4, [sp, #40]
 890              		.loc 1 236 3 is_stmt 1 view .LVU342
 891 025c FFF7FEFF 		bl	LL_GPIO_Init
 892              	.LVL37:
 237:Core/Src/gpio.c **** 
 238:Core/Src/gpio.c ****   /**/
 239:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 893              		.loc 1 239 3 view .LVU343
 894              		.loc 1 239 23 is_stmt 0 view .LVU344
 895 0260 0823     		movs	r3, #8
 896 0262 0693     		str	r3, [sp, #24]
 240:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 897              		.loc 1 240 3 is_stmt 1 view .LVU345
 241:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 242:Core/Src/gpio.c ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 898              		.loc 1 242 3 is_stmt 0 view .LVU346
 899 0264 06AB     		add	r3, sp, #24
 900 0266 1900     		movs	r1, r3
 901 0268 4046     		mov	r0, r8
 240:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 902              		.loc 1 240 24 view .LVU347
 903 026a 0795     		str	r5, [sp, #28]
ARM GAS  /tmp/ccZFXXbS.s 			page 57


 241:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 904              		.loc 1 241 3 is_stmt 1 view .LVU348
 241:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 905              		.loc 1 241 24 is_stmt 0 view .LVU349
 906 026c 0A94     		str	r4, [sp, #40]
 907              		.loc 1 242 3 is_stmt 1 view .LVU350
 908 026e FFF7FEFF 		bl	LL_GPIO_Init
 909              	.LVL38:
 243:Core/Src/gpio.c **** 
 244:Core/Src/gpio.c ****   /**/
 245:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_4;
 910              		.loc 1 245 3 view .LVU351
 911              		.loc 1 245 23 is_stmt 0 view .LVU352
 912 0272 1022     		movs	r2, #16
 246:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 247:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 248:Core/Src/gpio.c ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 249:Core/Src/gpio.c **** 
 250:Core/Src/gpio.c ****   /**/
 251:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_5;
 913              		.loc 1 251 23 view .LVU353
 914 0274 2026     		movs	r6, #32
 248:Core/Src/gpio.c **** 
 915              		.loc 1 248 3 view .LVU354
 916 0276 06AB     		add	r3, sp, #24
 917 0278 1900     		movs	r1, r3
 918 027a 4046     		mov	r0, r8
 245:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 919              		.loc 1 245 23 view .LVU355
 920 027c 0692     		str	r2, [sp, #24]
 246:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 921              		.loc 1 246 3 is_stmt 1 view .LVU356
 246:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 922              		.loc 1 246 24 is_stmt 0 view .LVU357
 923 027e 0795     		str	r5, [sp, #28]
 247:Core/Src/gpio.c ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 924              		.loc 1 247 3 is_stmt 1 view .LVU358
 247:Core/Src/gpio.c ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 925              		.loc 1 247 24 is_stmt 0 view .LVU359
 926 0280 0A94     		str	r4, [sp, #40]
 248:Core/Src/gpio.c **** 
 927              		.loc 1 248 3 is_stmt 1 view .LVU360
 928 0282 FFF7FEFF 		bl	LL_GPIO_Init
 929              	.LVL39:
 930              		.loc 1 251 3 view .LVU361
 252:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 253:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 254:Core/Src/gpio.c ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 931              		.loc 1 254 3 is_stmt 0 view .LVU362
 932 0286 06AB     		add	r3, sp, #24
 933 0288 1900     		movs	r1, r3
 934 028a 4046     		mov	r0, r8
 251:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 935              		.loc 1 251 23 view .LVU363
 936 028c 0696     		str	r6, [sp, #24]
 252:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 937              		.loc 1 252 3 is_stmt 1 view .LVU364
ARM GAS  /tmp/ccZFXXbS.s 			page 58


 252:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 938              		.loc 1 252 24 is_stmt 0 view .LVU365
 939 028e 0795     		str	r5, [sp, #28]
 253:Core/Src/gpio.c ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 940              		.loc 1 253 3 is_stmt 1 view .LVU366
 253:Core/Src/gpio.c ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 941              		.loc 1 253 24 is_stmt 0 view .LVU367
 942 0290 0A94     		str	r4, [sp, #40]
 943              		.loc 1 254 3 is_stmt 1 view .LVU368
 944 0292 FFF7FEFF 		bl	LL_GPIO_Init
 945              	.LVL40:
 255:Core/Src/gpio.c **** 
 256:Core/Src/gpio.c ****   /**/
 257:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 946              		.loc 1 257 3 view .LVU369
 947              		.loc 1 257 23 is_stmt 0 view .LVU370
 948 0296 8021     		movs	r1, #128
 949 0298 4900     		lsls	r1, r1, #1
 950 029a 0691     		str	r1, [sp, #24]
 258:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 951              		.loc 1 258 3 is_stmt 1 view .LVU371
 259:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 260:Core/Src/gpio.c ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 952              		.loc 1 260 3 is_stmt 0 view .LVU372
 953 029c 4046     		mov	r0, r8
 954 029e 06A9     		add	r1, sp, #24
 258:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 955              		.loc 1 258 24 view .LVU373
 956 02a0 0795     		str	r5, [sp, #28]
 259:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 957              		.loc 1 259 3 is_stmt 1 view .LVU374
 259:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 958              		.loc 1 259 24 is_stmt 0 view .LVU375
 959 02a2 0A94     		str	r4, [sp, #40]
 960              		.loc 1 260 3 is_stmt 1 view .LVU376
 961 02a4 FFF7FEFF 		bl	LL_GPIO_Init
 962              	.LVL41:
 261:Core/Src/gpio.c **** 
 262:Core/Src/gpio.c ****   /**/
 263:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 963              		.loc 1 263 3 view .LVU377
 964              		.loc 1 263 23 is_stmt 0 view .LVU378
 965 02a8 8020     		movs	r0, #128
 966 02aa 8000     		lsls	r0, r0, #2
 967 02ac 0690     		str	r0, [sp, #24]
 264:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 968              		.loc 1 264 3 is_stmt 1 view .LVU379
 265:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 266:Core/Src/gpio.c ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 969              		.loc 1 266 3 is_stmt 0 view .LVU380
 970 02ae 06A9     		add	r1, sp, #24
 971 02b0 4046     		mov	r0, r8
 264:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 972              		.loc 1 264 24 view .LVU381
 973 02b2 0795     		str	r5, [sp, #28]
 265:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 974              		.loc 1 265 3 is_stmt 1 view .LVU382
ARM GAS  /tmp/ccZFXXbS.s 			page 59


 265:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 975              		.loc 1 265 24 is_stmt 0 view .LVU383
 976 02b4 0A94     		str	r4, [sp, #40]
 977              		.loc 1 266 3 is_stmt 1 view .LVU384
 978 02b6 FFF7FEFF 		bl	LL_GPIO_Init
 979              	.LVL42:
 267:Core/Src/gpio.c **** 
 268:Core/Src/gpio.c ****   /**/
 269:Core/Src/gpio.c ****   LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTB, LL_SYSCFG_EXTI_LINE0);
 980              		.loc 1 269 3 view .LVU385
 981              	.LBB124:
 982              	.LBI124:
 983              		.file 4 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h"
   1:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
   2:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   ******************************************************************************
   3:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @file    stm32l0xx_ll_system.h
   4:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @author  MCD Application Team
   5:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief   Header file of SYSTEM LL module.
   6:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   @verbatim
   7:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   ==============================================================================
   8:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****                      ##### How to use this driver #####
   9:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   ==============================================================================
  10:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****     [..]
  11:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****     The LL SYSTEM driver contains a set of generic APIs that can be
  12:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****     used by user:
  13:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****       (+) Some of the FLASH features need to be handled in the SYSTEM file.
  14:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****       (+) Access to DBGCMU registers
  15:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****       (+) Access to SYSCFG registers
  16:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
  17:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   @endverbatim
  18:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   ******************************************************************************
  19:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @attention
  20:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *
  21:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * <h2><center>&copy; Copyright (c) 2016 STMicroelectronics.
  22:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * All rights reserved.</center></h2>
  23:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *
  24:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  25:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * the "License"; You may not use this file except in compliance with the
  26:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * License. You may obtain a copy of the License at:
  27:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *                        opensource.org/licenses/BSD-3-Clause
  28:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *
  29:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   ******************************************************************************
  30:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
  31:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
  32:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  33:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #ifndef __STM32L0xx_LL_SYSTEM_H
  34:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define __STM32L0xx_LL_SYSTEM_H
  35:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
  36:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #ifdef __cplusplus
  37:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** extern "C" {
  38:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif
  39:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
  40:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /* Includes ------------------------------------------------------------------*/
  41:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #include "stm32l0xx.h"
  42:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
  43:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /** @addtogroup STM32L0xx_LL_Driver
  44:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @{
ARM GAS  /tmp/ccZFXXbS.s 			page 60


  45:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
  46:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
  47:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined (FLASH) || defined (SYSCFG) || defined (DBGMCU)
  48:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
  49:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL SYSTEM
  50:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @{
  51:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
  52:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
  53:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /* Private types -------------------------------------------------------------*/
  54:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /* Private variables ---------------------------------------------------------*/
  55:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
  56:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /* Private constants ---------------------------------------------------------*/
  57:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_Private_Constants SYSTEM Private Constants
  58:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @{
  59:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
  60:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
  61:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
  62:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****  * @brief Power-down in Run mode Flash key
  63:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****  */
  64:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define FLASH_PDKEY1                  (0x04152637U) /*!< Flash power down key1 */
  65:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define FLASH_PDKEY2                  (0xFAFBFCFDU) /*!< Flash power down key2: used with FLASH_PDK
  66:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****                                                                    to unlock the RUN_PD bit in FLAS
  67:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
  68:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
  69:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @}
  70:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
  71:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
  72:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /* Private macros ------------------------------------------------------------*/
  73:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
  74:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /* Exported types ------------------------------------------------------------*/
  75:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /* Exported constants --------------------------------------------------------*/
  76:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_Exported_Constants SYSTEM Exported Constants
  77:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @{
  78:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
  79:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
  80:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_REMAP SYSCFG Memory Remap
  81:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** * @{
  82:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** */
  83:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_REMAP_FLASH              0x00000000U                                           /*
  84:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_REMAP_SYSTEMFLASH        SYSCFG_CFGR1_MEM_MODE_0                               /*
  85:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_REMAP_SRAM               (SYSCFG_CFGR1_MEM_MODE_1 | SYSCFG_CFGR1_MEM_MODE_0)   /*
  86:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
  87:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
  88:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @}
  89:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
  90:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
  91:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined(SYSCFG_CFGR1_UFB)
  92:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_BANKMODE SYSCFG Bank Mode
  93:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @{
  94:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
  95:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_BANKMODE_BANK1           0x00000000U               /*!< Flash Bank1 mapped at 0x0
  96:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****                                                                           Flash Bank2 mapped at 0x0
  97:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****                                                                           Data EEPROM Bank1 mapped 
  98:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****                                                                           Data EEPROM Bank2 mapped 
  99:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_BANKMODE_BANK2           SYSCFG_CFGR1_UFB          /*!< Flash Bank2 mapped at 0x0
 100:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****                                                                           Flash Bank1 mapped at 0x0
 101:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****                                                                           Data EEPROM Bank2 mapped 
ARM GAS  /tmp/ccZFXXbS.s 			page 61


 102:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****                                                                           Data EEPROM Bank1 mapped 
 103:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 104:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @}
 105:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 106:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 107:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif /* SYSCFG_CFGR1_UFB */
 108:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 109:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_BOOTMODE SYSCFG Boot Mode
 110:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** * @{
 111:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** */
 112:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_BOOTMODE_FLASH           0x00000000U                                           /*
 113:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_BOOTMODE_SYSTEMFLASH     SYSCFG_CFGR1_BOOT_MODE_0                              /*
 114:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_BOOTMODE_SRAM            (SYSCFG_CFGR1_BOOT_MODE_1 | SYSCFG_CFGR1_BOOT_MODE_0) /*
 115:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 116:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 117:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @}
 118:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 119:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 120:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined(SYSCFG_CFGR2_CAPA)
 121:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_CFGR2 SYSCFG VLCD Rail Connection
 122:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @{
 123:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 124:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 125:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_CAPA_VLCD2_PB2           SYSCFG_CFGR2_CAPA_0       /*!< Connect PB2  pin to LCD_V
 126:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_CAPA_VLCD1_PB12          SYSCFG_CFGR2_CAPA_1       /*!< Connect PB12 pin to LCD_V
 127:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_CAPA_VLCD3_PB0           SYSCFG_CFGR2_CAPA_2       /*!< Connect PB0  pin to LCD_V
 128:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined (SYSCFG_CFGR2_CAPA_3)
 129:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_CAPA_VLCD1_PE11          SYSCFG_CFGR2_CAPA_3       /*!< Connect PE11 pin to LCD_V
 130:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif /* SYSCFG_CFGR2_CAPA_3 */
 131:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined (SYSCFG_CFGR2_CAPA_4)
 132:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_CAPA_VLCD3_PE12          SYSCFG_CFGR2_CAPA_4       /*!< Connect PE12 pin to LCD_V
 133:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif /* SYSCFG_CFGR2_CAPA_4 */
 134:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 135:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @}
 136:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 137:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif /* SYSCFG_CFGR2_CAPA */
 138:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 139:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_I2C_FASTMODEPLUS SYSCFG I2C FASTMODEPLUS
 140:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @{
 141:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 142:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB6     SYSCFG_CFGR2_I2C_PB6_FMP  /*!< Enable Fast Mode Plus on 
 143:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB7     SYSCFG_CFGR2_I2C_PB7_FMP  /*!< Enable Fast Mode Plus on 
 144:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB8     SYSCFG_CFGR2_I2C_PB8_FMP  /*!< Enable Fast Mode Plus on 
 145:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB9     SYSCFG_CFGR2_I2C_PB9_FMP  /*!< Enable Fast Mode Plus on 
 146:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C1    SYSCFG_CFGR2_I2C1_FMP     /*!< Enable Fast Mode Plus on 
 147:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined(SYSCFG_CFGR2_I2C2_FMP)
 148:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C2    SYSCFG_CFGR2_I2C2_FMP     /*!< Enable Fast Mode Plus on 
 149:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif /* SYSCFG_CFGR2_I2C2_FMP */
 150:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined(SYSCFG_CFGR2_I2C3_FMP)
 151:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C3    SYSCFG_CFGR2_I2C3_FMP     /*!< Enable Fast Mode Plus on 
 152:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif /* SYSCFG_CFGR2_I2C3_FMP */
 153:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 154:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @}
 155:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 156:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 157:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_VREFINT_CONTROL SYSCFG VREFINT Control
 158:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @{
ARM GAS  /tmp/ccZFXXbS.s 			page 62


 159:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 160:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_VREFINT_CONNECT_NONE        0x00000000U                       /*!< No pad connect
 161:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_VREFINT_CONNECT_IO1         SYSCFG_CFGR3_VREF_OUT_0           /*!< PB0 connected 
 162:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_VREFINT_CONNECT_IO2         SYSCFG_CFGR3_VREF_OUT_1           /*!< PB1 connected 
 163:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_VREFINT_CONNECT_IO1_IO2     (SYSCFG_CFGR3_VREF_OUT_0 | SYSCFG_CFGR3_VREF_OUT_1)  
 164:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 165:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @}
 166:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 167:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 168:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_EXTI_PORT SYSCFG EXTI Port
 169:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @{
 170:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 171:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTA               0U              /*!< EXTI PORT A */
 172:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTB               1U              /*!< EXTI PORT B */
 173:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTC               2U              /*!< EXTI PORT C */
 174:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined(GPIOD_BASE)
 175:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTD               3U              /*!< EXTI PORT D */
 176:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif /*GPIOD_BASE*/
 177:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined(GPIOE_BASE)
 178:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTE               4U              /*!< EXTI PORT E */
 179:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif /*GPIOE_BASE*/
 180:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined(GPIOH_BASE)
 181:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTH               5U              /*!< EXTI PORT H */
 182:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif /*GPIOH_BASE*/
 183:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 184:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @}
 185:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 186:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 187:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_EXTI_LINE SYSCFG EXTI Line
 188:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @{
 189:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 190:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE0               (uint32_t)(0U  << 16U | 0U)  /*!< EXTI_POSITION_0  | EXT
 191:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE1               (uint32_t)(4U  << 16U | 0U)  /*!< EXTI_POSITION_4  | EXT
 192:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE2               (uint32_t)(8U  << 16U | 0U)  /*!< EXTI_POSITION_8  | EXT
 193:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE3               (uint32_t)(12U << 16U | 0U)  /*!< EXTI_POSITION_12 | EXT
 194:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE4               (uint32_t)(0U  << 16U | 1U)  /*!< EXTI_POSITION_0  | EXT
 195:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE5               (uint32_t)(4U  << 16U | 1U)  /*!< EXTI_POSITION_4  | EXT
 196:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE6               (uint32_t)(8U  << 16U | 1U)  /*!< EXTI_POSITION_8  | EXT
 197:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE7               (uint32_t)(12U << 16U | 1U)  /*!< EXTI_POSITION_12 | EXT
 198:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE8               (uint32_t)(0U  << 16U | 2U)  /*!< EXTI_POSITION_0  | EXT
 199:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE9               (uint32_t)(4U  << 16U | 2U)  /*!< EXTI_POSITION_4  | EXT
 200:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE10              (uint32_t)(8U  << 16U | 2U)  /*!< EXTI_POSITION_8  | EXT
 201:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE11              (uint32_t)(12U << 16U | 2U)  /*!< EXTI_POSITION_12 | EXT
 202:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE12              (uint32_t)(0U  << 16U | 3U)  /*!< EXTI_POSITION_0  | EXT
 203:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE13              (uint32_t)(4U  << 16U | 3U)  /*!< EXTI_POSITION_4  | EXT
 204:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE14              (uint32_t)(8U  << 16U | 3U)  /*!< EXTI_POSITION_8  | EXT
 205:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE15              (uint32_t)(12U << 16U | 3U)  /*!< EXTI_POSITION_12 | EXT
 206:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 207:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @}
 208:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 209:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 210:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 211:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 212:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB1_GRP1_STOP_IP DBGMCU APB1 GRP1 STOP IP
 213:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @{
 214:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 215:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM2_STOP      DBGMCU_APB1_FZ_DBG_TIM2_STOP    /*!< TIM2 counter stoppe
ARM GAS  /tmp/ccZFXXbS.s 			page 63


 216:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined(TIM3)
 217:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM3_STOP      DBGMCU_APB1_FZ_DBG_TIM3_STOP    /*!< TIM3 counter stoppe
 218:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif /*TIM3*/
 219:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined(TIM6)
 220:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM6_STOP      DBGMCU_APB1_FZ_DBG_TIM6_STOP    /*!< TIM6 counter stoppe
 221:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif /*TIM6*/
 222:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined(TIM7)
 223:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM7_STOP      DBGMCU_APB1_FZ_DBG_TIM7_STOP    /*!< TIM7 counter stoppe
 224:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif /*TIM7*/
 225:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_RTC_STOP       DBGMCU_APB1_FZ_DBG_RTC_STOP     /*!< RTC Calendar frozen
 226:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_WWDG_STOP      DBGMCU_APB1_FZ_DBG_WWDG_STOP    /*!< Debug Window Watchd
 227:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_IWDG_STOP      DBGMCU_APB1_FZ_DBG_IWDG_STOP    /*!< Debug Independent W
 228:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C1_STOP      DBGMCU_APB1_FZ_DBG_I2C1_STOP    /*!< I2C1 SMBUS timeout 
 229:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined(I2C2)
 230:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C2_STOP      DBGMCU_APB1_FZ_DBG_I2C2_STOP    /*!< I2C2 SMBUS timeout 
 231:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif /*I2C2*/
 232:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined(I2C3)
 233:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C3_STOP      DBGMCU_APB1_FZ_DBG_I2C3_STOP    /*!< I2C3 SMBUS timeout 
 234:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif /*I2C3*/
 235:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_LPTIM1_STOP    DBGMCU_APB1_FZ_DBG_LPTIMER_STOP /*!< LPTIM1 counter stop
 236:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 237:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @}
 238:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 239:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 240:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB2_GRP1_STOP_IP DBGMCU APB2 GRP1 STOP IP
 241:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @{
 242:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 243:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined(TIM22)
 244:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM22_STOP     DBGMCU_APB2_FZ_DBG_TIM22_STOP /*!< TIM22 counter stopped
 245:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif /*TIM22*/
 246:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM21_STOP     DBGMCU_APB2_FZ_DBG_TIM21_STOP /*!< TIM21 counter stopped
 247:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 248:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @}
 249:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 250:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 251:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_LATENCY FLASH LATENCY
 252:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @{
 253:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 254:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_FLASH_LATENCY_0                 (0x00000000U)           /*!< FLASH Zero Latency cycle */
 255:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #define LL_FLASH_LATENCY_1                 FLASH_ACR_LATENCY       /*!< FLASH One Latency cycle */
 256:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 257:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @}
 258:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 259:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 260:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 261:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @}
 262:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 263:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 264:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /* Exported macro ------------------------------------------------------------*/
 265:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 266:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /* Exported functions --------------------------------------------------------*/
 267:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_Exported_Functions SYSTEM Exported Functions
 268:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @{
 269:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 270:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 271:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_SYSCFG SYSCFG
 272:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @{
ARM GAS  /tmp/ccZFXXbS.s 			page 64


 273:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 274:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 275:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 276:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Set memory mapping at address 0x00000000
 277:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 MEM_MODE      LL_SYSCFG_SetRemapMemory
 278:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @param  Memory This parameter can be one of the following values:
 279:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FLASH
 280:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH
 281:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SRAM
 282:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 283:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 284:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapMemory(uint32_t Memory)
 285:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 286:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR1, SYSCFG_CFGR1_MEM_MODE, Memory);
 287:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 288:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 289:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 290:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Get memory mapping at address 0x00000000
 291:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 MEM_MODE      LL_SYSCFG_GetRemapMemory
 292:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 293:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FLASH
 294:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH
 295:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SRAM
 296:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 297:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetRemapMemory(void)
 298:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 299:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_MEM_MODE));
 300:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 301:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 302:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined(SYSCFG_CFGR1_UFB)
 303:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 304:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Select Flash bank mode (Bank flashed at 0x08000000)
 305:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 UFB           LL_SYSCFG_SetFlashBankMode
 306:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @param  Bank This parameter can be one of the following values:
 307:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BANKMODE_BANK1
 308:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BANKMODE_BANK2
 309:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 310:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 311:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetFlashBankMode(uint32_t Bank)
 312:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 313:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR1, SYSCFG_CFGR1_UFB, Bank);
 314:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 315:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 316:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 317:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Get Flash bank mode (Bank flashed at 0x08000000)
 318:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 UFB           LL_SYSCFG_GetFlashBankMode
 319:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 320:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BANKMODE_BANK1
 321:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BANKMODE_BANK2
 322:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 323:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetFlashBankMode(void)
 324:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 325:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_UFB));
 326:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 327:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif /* SYSCFG_CFGR1_UFB */
 328:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 329:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
ARM GAS  /tmp/ccZFXXbS.s 			page 65


 330:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Get Boot mode selected by the boot pins status bits
 331:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @note   It indicates the boot mode selected by the boot pins. Bit 9
 332:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         corresponds to the complement of nBOOT1 bit in the FLASH_OPTR register.
 333:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         Its value is defined in the option bytes. Bit 8 corresponds to the
 334:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         value sampled on the BOOT0 pin.
 335:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 BOOT_MODE      LL_SYSCFG_GetBootMode
 336:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 337:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BOOTMODE_FLASH
 338:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BOOTMODE_SYSTEMFLASH
 339:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BOOTMODE_SRAM
 340:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 341:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetBootMode(void)
 342:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 343:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_BOOT_MODE));
 344:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 345:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 346:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 347:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Firewall protection enabled
 348:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 FWDIS         LL_SYSCFG_EnableFirewall
 349:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 350:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 351:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableFirewall(void)
 352:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 353:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_FWDISEN);
 354:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 355:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 356:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 357:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Check if Firewall protection is enabled or not
 358:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 FWDIS         LL_SYSCFG_IsEnabledFirewall
 359:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 360:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 361:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledFirewall(void)
 362:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 363:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   return !(READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_FWDISEN) == SYSCFG_CFGR2_FWDISEN);
 364:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 365:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 366:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined(SYSCFG_CFGR2_CAPA)
 367:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 368:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Set VLCD rail connection to optional external capacitor
 369:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @note   One to three external capacitors can be connected to pads to do
 370:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         VLCD biasing.
 371:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         - LCD_VLCD1 rail can be connected to PB12 or PE11(*),
 372:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         - LCD_VLCD2 rail can be connected to PB2,
 373:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         - LCD_VLCD3 rail can be connected to PB0 or PE12(*)
 374:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 CAPA      LL_SYSCFG_SetVLCDRailConnection
 375:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @param  IoPinConnect This parameter can be a combination of the following values:
 376:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CAPA_VLCD1_PB12
 377:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CAPA_VLCD1_PE11(*)
 378:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CAPA_VLCD2_PB2
 379:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CAPA_VLCD3_PB0
 380:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CAPA_VLCD3_PE12(*)
 381:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *
 382:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         (*) value not defined in all devices
 383:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 384:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 385:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetVLCDRailConnection(uint32_t IoPinConnect)
 386:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
ARM GAS  /tmp/ccZFXXbS.s 			page 66


 387:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR2, SYSCFG_CFGR2_CAPA, IoPinConnect);
 388:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 389:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 390:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 391:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 392:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Get VLCD rail connection configuration
 393:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @note   One to three external capacitors can be connected to pads to do
 394:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         VLCD biasing.
 395:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         - LCD_VLCD1 rail can be connected to PB12 or PE11(*),
 396:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         - LCD_VLCD2 rail can be connected to PB2,
 397:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         - LCD_VLCD3 rail can be connected to PB0 or PE12(*)
 398:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 CAPA      LL_SYSCFG_GetVLCDRailConnection
 399:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval Returned value can be a combination of the following values:
 400:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CAPA_VLCD1_PB12
 401:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CAPA_VLCD1_PE11(*)
 402:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CAPA_VLCD2_PB2
 403:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CAPA_VLCD3_PB0
 404:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CAPA_VLCD3_PE12(*)
 405:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *
 406:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         (*) value not defined in all devices
 407:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 408:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetVLCDRailConnection(void)
 409:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 410:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_CAPA));
 411:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 412:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif
 413:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 414:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 415:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Enable the I2C fast mode plus driving capability.
 416:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 I2C_PBx_FMP   LL_SYSCFG_EnableFastModePlus\n
 417:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_CFGR2 I2Cx_FMP      LL_SYSCFG_EnableFastModePlus
 418:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @param  ConfigFastModePlus This parameter can be a combination of the following values:
 419:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6
 420:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7
 421:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8
 422:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9
 423:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C1
 424:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C2 (*)
 425:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C3 (*)
 426:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *
 427:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         (*) value not defined in all devices
 428:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 429:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 430:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableFastModePlus(uint32_t ConfigFastModePlus)
 431:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 432:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR2, ConfigFastModePlus);
 433:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 434:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 435:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 436:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Disable the I2C fast mode plus driving capability.
 437:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 I2C_PBx_FMP   LL_SYSCFG_DisableFastModePlus\n
 438:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_CFGR2 I2Cx_FMP      LL_SYSCFG_DisableFastModePlus
 439:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @param  ConfigFastModePlus This parameter can be a combination of the following values:
 440:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6
 441:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7
 442:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8
 443:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9
ARM GAS  /tmp/ccZFXXbS.s 			page 67


 444:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C1
 445:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C2 (*)
 446:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C3 (*)
 447:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *
 448:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         (*) value not defined in all devices
 449:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 450:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 451:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableFastModePlus(uint32_t ConfigFastModePlus)
 452:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 453:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR2, ConfigFastModePlus);
 454:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 455:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 456:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 457:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Select which pad is connected to VREFINT_ADC
 458:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 SEL_VREF_OUT  LL_SYSCFG_VREFINT_SetConnection
 459:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @param  IoPinConnect This parameter can be one of the following values:
 460:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_VREFINT_CONNECT_NONE
 461:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_VREFINT_CONNECT_IO1
 462:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_VREFINT_CONNECT_IO2
 463:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_VREFINT_CONNECT_IO1_IO2
 464:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 465:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 466:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_VREFINT_SetConnection(uint32_t IoPinConnect)
 467:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 468:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR3, SYSCFG_CFGR3_VREF_OUT, IoPinConnect);
 469:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 470:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 471:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 472:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Get pad connection to VREFINT_ADC
 473:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 SEL_VREF_OUT  LL_SYSCFG_VREFINT_GetConnection
 474:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 475:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_VREFINT_CONNECT_NONE
 476:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_VREFINT_CONNECT_IO1
 477:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_VREFINT_CONNECT_IO2
 478:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_VREFINT_CONNECT_IO1_IO2
 479:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 480:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_VREFINT_GetConnection(void)
 481:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 482:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_VREF_OUT));
 483:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 484:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 485:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 486:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Buffer used to generate VREFINT reference for ADC enable
 487:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @note   The VrefInit buffer to ADC through internal path is also
 488:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         enabled using function LL_ADC_SetCommonPathInternalCh()
 489:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         with parameter LL_ADC_PATH_INTERNAL_VREFINT
 490:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 ENBUF_VREFINT_ADC   LL_SYSCFG_VREFINT_EnableADC
 491:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 492:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 493:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_VREFINT_EnableADC(void)
 494:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 495:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_ENBUF_VREFINT_ADC);
 496:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 497:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 498:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 499:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Buffer used to generate VREFINT reference for ADC disable
 500:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 ENBUF_VREFINT_ADC   LL_SYSCFG_VREFINT_DisableADC
ARM GAS  /tmp/ccZFXXbS.s 			page 68


 501:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 502:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 503:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_VREFINT_DisableADC(void)
 504:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 505:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_ENBUF_VREFINT_ADC);
 506:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 507:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 508:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 509:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Buffer used to generate temperature sensor reference for ADC enable
 510:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 ENBUF_SENSOR_ADC    LL_SYSCFG_TEMPSENSOR_Enable
 511:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 512:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 513:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_TEMPSENSOR_Enable(void)
 514:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 515:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_ENBUF_SENSOR_ADC);
 516:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 517:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 518:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 519:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Buffer used to generate temperature sensor reference for ADC disable
 520:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 ENBUF_SENSOR_ADC    LL_SYSCFG_TEMPSENSOR_Disable
 521:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 522:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 523:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_TEMPSENSOR_Disable(void)
 524:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 525:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_ENBUF_SENSOR_ADC);
 526:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 527:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 528:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 529:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Buffer used to generate VREFINT reference for comparator enable
 530:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 ENBUF_VREFINT_COMP  LL_SYSCFG_VREFINT_EnableCOMP
 531:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 532:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 533:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_VREFINT_EnableCOMP(void)
 534:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 535:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP);
 536:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 537:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 538:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 539:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Buffer used to generate VREFINT reference for comparator disable
 540:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 ENBUF_VREFINT_COMP  LL_SYSCFG_VREFINT_DisableCOMP
 541:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 542:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 543:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_VREFINT_DisableCOMP(void)
 544:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 545:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP);
 546:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 547:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 548:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #if defined (RCC_HSI48_SUPPORT)
 549:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 550:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Buffer used to generate VREFINT reference for HSI48 oscillator enable
 551:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 ENREF_HSI48         LL_SYSCFG_VREFINT_EnableHSI48
 552:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 553:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 554:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_VREFINT_EnableHSI48(void)
 555:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 556:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_ENREF_HSI48);
 557:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
ARM GAS  /tmp/ccZFXXbS.s 			page 69


 558:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 559:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 560:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Buffer used to generate VREFINT reference for HSI48 oscillator disable
 561:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 ENREF_HSI48         LL_SYSCFG_VREFINT_DisableHSI48
 562:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 563:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 564:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_VREFINT_DisableHSI48(void)
 565:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 566:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_ENREF_HSI48);
 567:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 568:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** #endif
 569:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 570:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 571:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Check if VREFINT is ready or not
 572:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @note   When set, it indicates that VREFINT is available for BOR, PVD and LCD
 573:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 VREFINT_RDYF        LL_SYSCFG_VREFINT_IsReady
 574:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 575:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 576:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_VREFINT_IsReady(void)
 577:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 578:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   return (READ_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_VREFINT_RDYF) == SYSCFG_CFGR3_VREFINT_RDYF);
 579:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 580:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 581:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 582:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Lock the whole content of SYSCFG_CFGR3 register
 583:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @note   After SYSCFG_CFGR3 register lock, only read access available.
 584:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         Only system hardware reset unlocks SYSCFG_CFGR3 register.
 585:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 REF_LOCK            LL_SYSCFG_VREFINT_Lock
 586:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 587:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 588:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_VREFINT_Lock(void)
 589:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 590:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_REF_LOCK);
 591:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 592:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 593:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 594:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Check if SYSCFG_CFGR3 register is locked (only read access) or not
 595:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @note   When set, it indicates that SYSCFG_CFGR3 register is locked, only read access available
 596:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 REF_LOCK              LL_SYSCFG_VREFINT_IsLocked
 597:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 598:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 599:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_VREFINT_IsLocked(void)
 600:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 601:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   return (READ_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_REF_LOCK) == SYSCFG_CFGR3_REF_LOCK);
 602:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** }
 603:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** 
 604:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** /**
 605:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @brief  Configure source input for the EXTI external interrupt.
 606:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @rmtoll SYSCFG_EXTICR1 EXTI0         LL_SYSCFG_SetEXTISource\n
 607:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI1         LL_SYSCFG_SetEXTISource\n
 608:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI2         LL_SYSCFG_SetEXTISource\n
 609:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI3         LL_SYSCFG_SetEXTISource\n
 610:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI4         LL_SYSCFG_SetEXTISource\n
 611:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI5         LL_SYSCFG_SetEXTISource\n
 612:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI6         LL_SYSCFG_SetEXTISource\n
 613:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI7         LL_SYSCFG_SetEXTISource\n
 614:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI8         LL_SYSCFG_SetEXTISource\n
ARM GAS  /tmp/ccZFXXbS.s 			page 70


 615:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI9         LL_SYSCFG_SetEXTISource\n
 616:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI10        LL_SYSCFG_SetEXTISource\n
 617:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI11        LL_SYSCFG_SetEXTISource\n
 618:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI12        LL_SYSCFG_SetEXTISource\n
 619:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI13        LL_SYSCFG_SetEXTISource\n
 620:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI14        LL_SYSCFG_SetEXTISource\n
 621:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI15        LL_SYSCFG_SetEXTISource
 622:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @param  Port This parameter can be one of the following values:
 623:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTA
 624:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTB
 625:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTC
 626:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTD (*)
 627:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTE (*)
 628:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTH (*)
 629:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *
 630:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         (*) value not defined in all devices
 631:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @param  Line This parameter can be one of the following values:
 632:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE0
 633:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE1
 634:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE2
 635:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE3
 636:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE4
 637:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE5
 638:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE6
 639:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE7
 640:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE8
 641:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE9
 642:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE10
 643:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE11
 644:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE12
 645:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE13
 646:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE14
 647:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE15
 648:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   * @retval None
 649:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   */
 650:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
 984              		.loc 4 650 22 view .LVU386
 985              	.LBB125:
 651:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h **** {
 652:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_system.h ****   MODIFY_REG(SYSCFG->EXTICR[Line & 0xFFU], SYSCFG_EXTICR1_EXTI0 << (Line >> 16U), Port << (Line >> 
 986              		.loc 4 652 3 view .LVU387
 987 02ba 0F21     		movs	r1, #15
 988 02bc 164A     		ldr	r2, .L3+16
 989              	.LBE125:
 990              	.LBE124:
 270:Core/Src/gpio.c **** 
 271:Core/Src/gpio.c ****   /**/
 272:Core/Src/gpio.c ****   LL_GPIO_SetPinPull(DR_GPIO_Port, DR_Pin, LL_GPIO_PULL_NO);
 273:Core/Src/gpio.c **** 
 274:Core/Src/gpio.c ****   /**/
 275:Core/Src/gpio.c ****   LL_GPIO_SetPinMode(DR_GPIO_Port, DR_Pin, LL_GPIO_MODE_INPUT);
 276:Core/Src/gpio.c **** 
 277:Core/Src/gpio.c ****   /**/
 278:Core/Src/gpio.c ****   EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_0;
 279:Core/Src/gpio.c ****   EXTI_InitStruct.LineCommand = ENABLE;
 280:Core/Src/gpio.c ****   EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 281:Core/Src/gpio.c ****   EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
ARM GAS  /tmp/ccZFXXbS.s 			page 71


 282:Core/Src/gpio.c ****   LL_EXTI_Init(&EXTI_InitStruct);
 991              		.loc 1 282 3 is_stmt 0 view .LVU388
 992 02be 04A8     		add	r0, sp, #16
 993              	.LBB127:
 994              	.LBB126:
 995              		.loc 4 652 3 view .LVU389
 996 02c0 9368     		ldr	r3, [r2, #8]
 997 02c2 8B43     		bics	r3, r1
 998 02c4 3B43     		orrs	r3, r7
 999 02c6 9360     		str	r3, [r2, #8]
 1000              	.LVL43:
 1001              		.loc 4 652 3 view .LVU390
 1002              	.LBE126:
 1003              	.LBE127:
 272:Core/Src/gpio.c **** 
 1004              		.loc 1 272 3 is_stmt 1 view .LVU391
 1005              	.LBB128:
 1006              	.LBI128:
 478:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 1007              		.loc 3 478 22 view .LVU392
 1008              	.LBB129:
 480:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 1009              		.loc 3 480 3 view .LVU393
 1010 02c8 4346     		mov	r3, r8
 1011 02ca 4246     		mov	r2, r8
 1012 02cc DB68     		ldr	r3, [r3, #12]
 1013 02ce AB43     		bics	r3, r5
 1014 02d0 D360     		str	r3, [r2, #12]
 1015              	.LVL44:
 480:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 1016              		.loc 3 480 3 is_stmt 0 view .LVU394
 1017              	.LBE129:
 1018              	.LBE128:
 275:Core/Src/gpio.c **** 
 1019              		.loc 1 275 3 is_stmt 1 view .LVU395
 1020              	.LBB130:
 1021              	.LBI130:
 270:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** {
 1022              		.loc 3 270 22 view .LVU396
 1023              	.LBB131:
 272:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 1024              		.loc 3 272 3 view .LVU397
 1025 02d2 1368     		ldr	r3, [r2]
 1026 02d4 AB43     		bics	r3, r5
 1027 02d6 1360     		str	r3, [r2]
 1028              	.LVL45:
 272:Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_gpio.h **** }
 1029              		.loc 3 272 3 is_stmt 0 view .LVU398
 1030              	.LBE131:
 1031              	.LBE130:
 278:Core/Src/gpio.c ****   EXTI_InitStruct.LineCommand = ENABLE;
 1032              		.loc 1 278 3 is_stmt 1 view .LVU399
 279:Core/Src/gpio.c ****   EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 1033              		.loc 1 279 3 view .LVU400
 280:Core/Src/gpio.c ****   EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 1034              		.loc 1 280 3 view .LVU401
 281:Core/Src/gpio.c ****   LL_EXTI_Init(&EXTI_InitStruct);
ARM GAS  /tmp/ccZFXXbS.s 			page 72


 1035              		.loc 1 281 3 view .LVU402
 279:Core/Src/gpio.c ****   EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 1036              		.loc 1 279 31 is_stmt 0 view .LVU403
 1037 02d8 6B46     		mov	r3, sp
 281:Core/Src/gpio.c ****   LL_EXTI_Init(&EXTI_InitStruct);
 1038              		.loc 1 281 27 view .LVU404
 1039 02da 6A46     		mov	r2, sp
 279:Core/Src/gpio.c ****   EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 1040              		.loc 1 279 31 view .LVU405
 1041 02dc 9F82     		strh	r7, [r3, #20]
 281:Core/Src/gpio.c ****   LL_EXTI_Init(&EXTI_InitStruct);
 1042              		.loc 1 281 27 view .LVU406
 1043 02de 0123     		movs	r3, #1
 278:Core/Src/gpio.c ****   EXTI_InitStruct.LineCommand = ENABLE;
 1044              		.loc 1 278 29 view .LVU407
 1045 02e0 0497     		str	r7, [sp, #16]
 281:Core/Src/gpio.c ****   LL_EXTI_Init(&EXTI_InitStruct);
 1046              		.loc 1 281 27 view .LVU408
 1047 02e2 9375     		strb	r3, [r2, #22]
 1048              		.loc 1 282 3 is_stmt 1 view .LVU409
 1049 02e4 FFF7FEFF 		bl	LL_EXTI_Init
 1050              	.LVL46:
 283:Core/Src/gpio.c **** 
 284:Core/Src/gpio.c ****   /* EXTI interrupt init*/
 285:Core/Src/gpio.c ****   NVIC_SetPriority(EXTI0_1_IRQn, 0);
 1051              		.loc 1 285 3 view .LVU410
 1052              	.LBB132:
 1053              	.LBI132:
 1054              		.file 5 "Drivers/CMSIS/Include/core_cm0plus.h"
   1:Drivers/CMSIS/Include/core_cm0plus.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm0plus.h ****  * @file     core_cm0plus.h
   3:Drivers/CMSIS/Include/core_cm0plus.h ****  * @brief    CMSIS Cortex-M0+ Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm0plus.h ****  * @version  V5.0.6
   5:Drivers/CMSIS/Include/core_cm0plus.h ****  * @date     28. May 2018
   6:Drivers/CMSIS/Include/core_cm0plus.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm0plus.h **** /*
   8:Drivers/CMSIS/Include/core_cm0plus.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm0plus.h ****  *
  10:Drivers/CMSIS/Include/core_cm0plus.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm0plus.h ****  *
  12:Drivers/CMSIS/Include/core_cm0plus.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm0plus.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm0plus.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm0plus.h ****  *
  16:Drivers/CMSIS/Include/core_cm0plus.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm0plus.h ****  *
  18:Drivers/CMSIS/Include/core_cm0plus.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm0plus.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm0plus.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm0plus.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm0plus.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm0plus.h ****  */
  24:Drivers/CMSIS/Include/core_cm0plus.h **** 
  25:Drivers/CMSIS/Include/core_cm0plus.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm0plus.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm0plus.h ****   #pragma clang system_header   /* treat file as system include file */
ARM GAS  /tmp/ccZFXXbS.s 			page 73


  29:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
  30:Drivers/CMSIS/Include/core_cm0plus.h **** 
  31:Drivers/CMSIS/Include/core_cm0plus.h **** #ifndef __CORE_CM0PLUS_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CORE_CM0PLUS_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm0plus.h **** 
  34:Drivers/CMSIS/Include/core_cm0plus.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm0plus.h **** 
  36:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm0plus.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
  39:Drivers/CMSIS/Include/core_cm0plus.h **** 
  40:Drivers/CMSIS/Include/core_cm0plus.h **** /**
  41:Drivers/CMSIS/Include/core_cm0plus.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm0plus.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm0plus.h **** 
  44:Drivers/CMSIS/Include/core_cm0plus.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm0plus.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm0plus.h **** 
  47:Drivers/CMSIS/Include/core_cm0plus.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm0plus.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm0plus.h **** 
  50:Drivers/CMSIS/Include/core_cm0plus.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm0plus.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm0plus.h ****  */
  53:Drivers/CMSIS/Include/core_cm0plus.h **** 
  54:Drivers/CMSIS/Include/core_cm0plus.h **** 
  55:Drivers/CMSIS/Include/core_cm0plus.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm0plus.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm0plus.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm0plus.h **** /**
  59:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup Cortex-M0+
  60:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
  61:Drivers/CMSIS/Include/core_cm0plus.h ****  */
  62:Drivers/CMSIS/Include/core_cm0plus.h **** 
  63:Drivers/CMSIS/Include/core_cm0plus.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm0plus.h ****  
  65:Drivers/CMSIS/Include/core_cm0plus.h **** /*  CMSIS CM0+ definitions */
  66:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CM0PLUS_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN)                  /*!< \deprecated [3
  67:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CM0PLUS_CMSIS_VERSION_SUB  (__CM_CMSIS_VERSION_SUB)                   /*!< \deprecated [1
  68:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CM0PLUS_CMSIS_VERSION      ((__CM0PLUS_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm0plus.h ****                                        __CM0PLUS_CMSIS_VERSION_SUB           )  /*!< \deprecated CM
  70:Drivers/CMSIS/Include/core_cm0plus.h **** 
  71:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CORTEX_M                   (0U)                                       /*!< Cortex-M Core 
  72:Drivers/CMSIS/Include/core_cm0plus.h **** 
  73:Drivers/CMSIS/Include/core_cm0plus.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm0plus.h ****     This core does not support an FPU at all
  75:Drivers/CMSIS/Include/core_cm0plus.h **** */
  76:Drivers/CMSIS/Include/core_cm0plus.h **** #define __FPU_USED       0U
  77:Drivers/CMSIS/Include/core_cm0plus.h **** 
  78:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined ( __CC_ARM )
  79:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __TARGET_FPU_VFP
  80:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  81:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
  82:Drivers/CMSIS/Include/core_cm0plus.h **** 
  83:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  84:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __ARM_PCS_VFP
  85:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
ARM GAS  /tmp/ccZFXXbS.s 			page 74


  86:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm0plus.h **** 
  88:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __GNUC__ )
  89:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
  90:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  91:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
  92:Drivers/CMSIS/Include/core_cm0plus.h **** 
  93:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __ICCARM__ )
  94:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __ARMVFP__
  95:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  96:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
  97:Drivers/CMSIS/Include/core_cm0plus.h **** 
  98:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __TI_ARM__ )
  99:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __TI_VFP_SUPPORT__
 100:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 101:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 102:Drivers/CMSIS/Include/core_cm0plus.h **** 
 103:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __TASKING__ )
 104:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __FPU_VFP__
 105:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 106:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 107:Drivers/CMSIS/Include/core_cm0plus.h **** 
 108:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __CSMC__ )
 109:Drivers/CMSIS/Include/core_cm0plus.h ****   #if ( __CSMC__ & 0x400U)
 110:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 111:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 112:Drivers/CMSIS/Include/core_cm0plus.h **** 
 113:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 114:Drivers/CMSIS/Include/core_cm0plus.h **** 
 115:Drivers/CMSIS/Include/core_cm0plus.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 116:Drivers/CMSIS/Include/core_cm0plus.h **** 
 117:Drivers/CMSIS/Include/core_cm0plus.h **** 
 118:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef __cplusplus
 119:Drivers/CMSIS/Include/core_cm0plus.h **** }
 120:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 121:Drivers/CMSIS/Include/core_cm0plus.h **** 
 122:Drivers/CMSIS/Include/core_cm0plus.h **** #endif /* __CORE_CM0PLUS_H_GENERIC */
 123:Drivers/CMSIS/Include/core_cm0plus.h **** 
 124:Drivers/CMSIS/Include/core_cm0plus.h **** #ifndef __CMSIS_GENERIC
 125:Drivers/CMSIS/Include/core_cm0plus.h **** 
 126:Drivers/CMSIS/Include/core_cm0plus.h **** #ifndef __CORE_CM0PLUS_H_DEPENDANT
 127:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CORE_CM0PLUS_H_DEPENDANT
 128:Drivers/CMSIS/Include/core_cm0plus.h **** 
 129:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef __cplusplus
 130:Drivers/CMSIS/Include/core_cm0plus.h ****  extern "C" {
 131:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 132:Drivers/CMSIS/Include/core_cm0plus.h **** 
 133:Drivers/CMSIS/Include/core_cm0plus.h **** /* check device defines and use defaults */
 134:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined __CHECK_DEVICE_DEFINES
 135:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __CM0PLUS_REV
 136:Drivers/CMSIS/Include/core_cm0plus.h ****     #define __CM0PLUS_REV             0x0000U
 137:Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__CM0PLUS_REV not defined in device header file; using default!"
 138:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 139:Drivers/CMSIS/Include/core_cm0plus.h **** 
 140:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __MPU_PRESENT
 141:Drivers/CMSIS/Include/core_cm0plus.h ****     #define __MPU_PRESENT             0U
 142:Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
ARM GAS  /tmp/ccZFXXbS.s 			page 75


 143:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 144:Drivers/CMSIS/Include/core_cm0plus.h **** 
 145:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __VTOR_PRESENT
 146:Drivers/CMSIS/Include/core_cm0plus.h ****     #define __VTOR_PRESENT            0U
 147:Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 148:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 149:Drivers/CMSIS/Include/core_cm0plus.h **** 
 150:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __NVIC_PRIO_BITS
 151:Drivers/CMSIS/Include/core_cm0plus.h ****     #define __NVIC_PRIO_BITS          2U
 152:Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 153:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 154:Drivers/CMSIS/Include/core_cm0plus.h **** 
 155:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __Vendor_SysTickConfig
 156:Drivers/CMSIS/Include/core_cm0plus.h ****     #define __Vendor_SysTickConfig    0U
 157:Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 158:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 159:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 160:Drivers/CMSIS/Include/core_cm0plus.h **** 
 161:Drivers/CMSIS/Include/core_cm0plus.h **** /* IO definitions (access restrictions to peripheral registers) */
 162:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 163:Drivers/CMSIS/Include/core_cm0plus.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 164:Drivers/CMSIS/Include/core_cm0plus.h **** 
 165:Drivers/CMSIS/Include/core_cm0plus.h ****     <strong>IO Type Qualifiers</strong> are used
 166:Drivers/CMSIS/Include/core_cm0plus.h ****     \li to specify the access to peripheral variables.
 167:Drivers/CMSIS/Include/core_cm0plus.h ****     \li for automatic generation of peripheral register debug information.
 168:Drivers/CMSIS/Include/core_cm0plus.h **** */
 169:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef __cplusplus
 170:Drivers/CMSIS/Include/core_cm0plus.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 171:Drivers/CMSIS/Include/core_cm0plus.h **** #else
 172:Drivers/CMSIS/Include/core_cm0plus.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 173:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 174:Drivers/CMSIS/Include/core_cm0plus.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 175:Drivers/CMSIS/Include/core_cm0plus.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 176:Drivers/CMSIS/Include/core_cm0plus.h **** 
 177:Drivers/CMSIS/Include/core_cm0plus.h **** /* following defines should be used for structure members */
 178:Drivers/CMSIS/Include/core_cm0plus.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 179:Drivers/CMSIS/Include/core_cm0plus.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 180:Drivers/CMSIS/Include/core_cm0plus.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 181:Drivers/CMSIS/Include/core_cm0plus.h **** 
 182:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group Cortex-M0+ */
 183:Drivers/CMSIS/Include/core_cm0plus.h **** 
 184:Drivers/CMSIS/Include/core_cm0plus.h **** 
 185:Drivers/CMSIS/Include/core_cm0plus.h **** 
 186:Drivers/CMSIS/Include/core_cm0plus.h **** /*******************************************************************************
 187:Drivers/CMSIS/Include/core_cm0plus.h ****  *                 Register Abstraction
 188:Drivers/CMSIS/Include/core_cm0plus.h ****   Core Register contain:
 189:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core Register
 190:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core NVIC Register
 191:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core SCB Register
 192:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core SysTick Register
 193:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core MPU Register
 194:Drivers/CMSIS/Include/core_cm0plus.h ****  ******************************************************************************/
 195:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 196:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 197:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 198:Drivers/CMSIS/Include/core_cm0plus.h **** */
 199:Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  /tmp/ccZFXXbS.s 			page 76


 200:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 201:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 202:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 203:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief      Core Register type definitions.
 204:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 205:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 206:Drivers/CMSIS/Include/core_cm0plus.h **** 
 207:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 208:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 209:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 210:Drivers/CMSIS/Include/core_cm0plus.h **** typedef union
 211:Drivers/CMSIS/Include/core_cm0plus.h **** {
 212:Drivers/CMSIS/Include/core_cm0plus.h ****   struct
 213:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 214:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
 215:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 216:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 217:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 218:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 219:Drivers/CMSIS/Include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 220:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 221:Drivers/CMSIS/Include/core_cm0plus.h **** } APSR_Type;
 222:Drivers/CMSIS/Include/core_cm0plus.h **** 
 223:Drivers/CMSIS/Include/core_cm0plus.h **** /* APSR Register Definitions */
 224:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 225:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 226:Drivers/CMSIS/Include/core_cm0plus.h **** 
 227:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 228:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 229:Drivers/CMSIS/Include/core_cm0plus.h **** 
 230:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 231:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 232:Drivers/CMSIS/Include/core_cm0plus.h **** 
 233:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 234:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 235:Drivers/CMSIS/Include/core_cm0plus.h **** 
 236:Drivers/CMSIS/Include/core_cm0plus.h **** 
 237:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 238:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 239:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 240:Drivers/CMSIS/Include/core_cm0plus.h **** typedef union
 241:Drivers/CMSIS/Include/core_cm0plus.h **** {
 242:Drivers/CMSIS/Include/core_cm0plus.h ****   struct
 243:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 244:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 245:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 246:Drivers/CMSIS/Include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 247:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 248:Drivers/CMSIS/Include/core_cm0plus.h **** } IPSR_Type;
 249:Drivers/CMSIS/Include/core_cm0plus.h **** 
 250:Drivers/CMSIS/Include/core_cm0plus.h **** /* IPSR Register Definitions */
 251:Drivers/CMSIS/Include/core_cm0plus.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 252:Drivers/CMSIS/Include/core_cm0plus.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 253:Drivers/CMSIS/Include/core_cm0plus.h **** 
 254:Drivers/CMSIS/Include/core_cm0plus.h **** 
 255:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 256:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
ARM GAS  /tmp/ccZFXXbS.s 			page 77


 257:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 258:Drivers/CMSIS/Include/core_cm0plus.h **** typedef union
 259:Drivers/CMSIS/Include/core_cm0plus.h **** {
 260:Drivers/CMSIS/Include/core_cm0plus.h ****   struct
 261:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 262:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 263:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
 264:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 265:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
 266:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 267:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 268:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 269:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 270:Drivers/CMSIS/Include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 271:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 272:Drivers/CMSIS/Include/core_cm0plus.h **** } xPSR_Type;
 273:Drivers/CMSIS/Include/core_cm0plus.h **** 
 274:Drivers/CMSIS/Include/core_cm0plus.h **** /* xPSR Register Definitions */
 275:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 276:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 277:Drivers/CMSIS/Include/core_cm0plus.h **** 
 278:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 279:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 280:Drivers/CMSIS/Include/core_cm0plus.h **** 
 281:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 282:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 283:Drivers/CMSIS/Include/core_cm0plus.h **** 
 284:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 285:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 286:Drivers/CMSIS/Include/core_cm0plus.h **** 
 287:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 288:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 289:Drivers/CMSIS/Include/core_cm0plus.h **** 
 290:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 291:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 292:Drivers/CMSIS/Include/core_cm0plus.h **** 
 293:Drivers/CMSIS/Include/core_cm0plus.h **** 
 294:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 295:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Union type to access the Control Registers (CONTROL).
 296:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 297:Drivers/CMSIS/Include/core_cm0plus.h **** typedef union
 298:Drivers/CMSIS/Include/core_cm0plus.h **** {
 299:Drivers/CMSIS/Include/core_cm0plus.h ****   struct
 300:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 301:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 302:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 303:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 304:Drivers/CMSIS/Include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Drivers/CMSIS/Include/core_cm0plus.h **** } CONTROL_Type;
 307:Drivers/CMSIS/Include/core_cm0plus.h **** 
 308:Drivers/CMSIS/Include/core_cm0plus.h **** /* CONTROL Register Definitions */
 309:Drivers/CMSIS/Include/core_cm0plus.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 310:Drivers/CMSIS/Include/core_cm0plus.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 311:Drivers/CMSIS/Include/core_cm0plus.h **** 
 312:Drivers/CMSIS/Include/core_cm0plus.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 313:Drivers/CMSIS/Include/core_cm0plus.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
ARM GAS  /tmp/ccZFXXbS.s 			page 78


 314:Drivers/CMSIS/Include/core_cm0plus.h **** 
 315:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_CORE */
 316:Drivers/CMSIS/Include/core_cm0plus.h **** 
 317:Drivers/CMSIS/Include/core_cm0plus.h **** 
 318:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 319:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 320:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 321:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief      Type definitions for the NVIC Registers
 322:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 323:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 324:Drivers/CMSIS/Include/core_cm0plus.h **** 
 325:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 326:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 327:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 328:Drivers/CMSIS/Include/core_cm0plus.h **** typedef struct
 329:Drivers/CMSIS/Include/core_cm0plus.h **** {
 330:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ISER[1U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 331:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED0[31U];
 332:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ICER[1U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 333:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RSERVED1[31U];
 334:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ISPR[1U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 335:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED2[31U];
 336:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ICPR[1U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 337:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED3[31U];
 338:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED4[64U];
 339:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t IP[8U];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
 340:Drivers/CMSIS/Include/core_cm0plus.h **** }  NVIC_Type;
 341:Drivers/CMSIS/Include/core_cm0plus.h **** 
 342:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_NVIC */
 343:Drivers/CMSIS/Include/core_cm0plus.h **** 
 344:Drivers/CMSIS/Include/core_cm0plus.h **** 
 345:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 346:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 347:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 348:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Type definitions for the System Control Block Registers
 349:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 350:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 351:Drivers/CMSIS/Include/core_cm0plus.h **** 
 352:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 353:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Structure type to access the System Control Block (SCB).
 354:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 355:Drivers/CMSIS/Include/core_cm0plus.h **** typedef struct
 356:Drivers/CMSIS/Include/core_cm0plus.h **** {
 357:Drivers/CMSIS/Include/core_cm0plus.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 358:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 359:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
 360:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 361:Drivers/CMSIS/Include/core_cm0plus.h **** #else
 362:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED0;
 363:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 364:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 365:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 366:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 367:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED1;
 368:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t SHP[2U];                /*!< Offset: 0x01C (R/W)  System Handlers Priority Registe
 369:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 370:Drivers/CMSIS/Include/core_cm0plus.h **** } SCB_Type;
ARM GAS  /tmp/ccZFXXbS.s 			page 79


 371:Drivers/CMSIS/Include/core_cm0plus.h **** 
 372:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB CPUID Register Definitions */
 373:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 374:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 375:Drivers/CMSIS/Include/core_cm0plus.h **** 
 376:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 377:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 378:Drivers/CMSIS/Include/core_cm0plus.h **** 
 379:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 380:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 381:Drivers/CMSIS/Include/core_cm0plus.h **** 
 382:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 383:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 384:Drivers/CMSIS/Include/core_cm0plus.h **** 
 385:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 386:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 387:Drivers/CMSIS/Include/core_cm0plus.h **** 
 388:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB Interrupt Control State Register Definitions */
 389:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 390:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 391:Drivers/CMSIS/Include/core_cm0plus.h **** 
 392:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 393:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 394:Drivers/CMSIS/Include/core_cm0plus.h **** 
 395:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 396:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 397:Drivers/CMSIS/Include/core_cm0plus.h **** 
 398:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 399:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 400:Drivers/CMSIS/Include/core_cm0plus.h **** 
 401:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 402:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 403:Drivers/CMSIS/Include/core_cm0plus.h **** 
 404:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 405:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 406:Drivers/CMSIS/Include/core_cm0plus.h **** 
 407:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 408:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 409:Drivers/CMSIS/Include/core_cm0plus.h **** 
 410:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 411:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 412:Drivers/CMSIS/Include/core_cm0plus.h **** 
 413:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 414:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 415:Drivers/CMSIS/Include/core_cm0plus.h **** 
 416:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
 417:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB Interrupt Control State Register Definitions */
 418:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_VTOR_TBLOFF_Pos                 8U                                            /*!< SCB 
 419:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_VTOR_TBLOFF_Msk                (0xFFFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 420:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 421:Drivers/CMSIS/Include/core_cm0plus.h **** 
 422:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 423:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 424:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 425:Drivers/CMSIS/Include/core_cm0plus.h **** 
 426:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 427:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
ARM GAS  /tmp/ccZFXXbS.s 			page 80


 428:Drivers/CMSIS/Include/core_cm0plus.h **** 
 429:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 430:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 431:Drivers/CMSIS/Include/core_cm0plus.h **** 
 432:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 433:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 434:Drivers/CMSIS/Include/core_cm0plus.h **** 
 435:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 436:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 437:Drivers/CMSIS/Include/core_cm0plus.h **** 
 438:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB System Control Register Definitions */
 439:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 440:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 441:Drivers/CMSIS/Include/core_cm0plus.h **** 
 442:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 443:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 444:Drivers/CMSIS/Include/core_cm0plus.h **** 
 445:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 446:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 447:Drivers/CMSIS/Include/core_cm0plus.h **** 
 448:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB Configuration Control Register Definitions */
 449:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 450:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 451:Drivers/CMSIS/Include/core_cm0plus.h **** 
 452:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 453:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 454:Drivers/CMSIS/Include/core_cm0plus.h **** 
 455:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB System Handler Control and State Register Definitions */
 456:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 457:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 458:Drivers/CMSIS/Include/core_cm0plus.h **** 
 459:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_SCB */
 460:Drivers/CMSIS/Include/core_cm0plus.h **** 
 461:Drivers/CMSIS/Include/core_cm0plus.h **** 
 462:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 463:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 464:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 465:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Type definitions for the System Timer Registers.
 466:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 467:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 468:Drivers/CMSIS/Include/core_cm0plus.h **** 
 469:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 470:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Structure type to access the System Timer (SysTick).
 471:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 472:Drivers/CMSIS/Include/core_cm0plus.h **** typedef struct
 473:Drivers/CMSIS/Include/core_cm0plus.h **** {
 474:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 475:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 476:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 477:Drivers/CMSIS/Include/core_cm0plus.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 478:Drivers/CMSIS/Include/core_cm0plus.h **** } SysTick_Type;
 479:Drivers/CMSIS/Include/core_cm0plus.h **** 
 480:Drivers/CMSIS/Include/core_cm0plus.h **** /* SysTick Control / Status Register Definitions */
 481:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 482:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 483:Drivers/CMSIS/Include/core_cm0plus.h **** 
 484:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
ARM GAS  /tmp/ccZFXXbS.s 			page 81


 485:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 486:Drivers/CMSIS/Include/core_cm0plus.h **** 
 487:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 488:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 489:Drivers/CMSIS/Include/core_cm0plus.h **** 
 490:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 491:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 492:Drivers/CMSIS/Include/core_cm0plus.h **** 
 493:Drivers/CMSIS/Include/core_cm0plus.h **** /* SysTick Reload Register Definitions */
 494:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 495:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 496:Drivers/CMSIS/Include/core_cm0plus.h **** 
 497:Drivers/CMSIS/Include/core_cm0plus.h **** /* SysTick Current Register Definitions */
 498:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 499:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 500:Drivers/CMSIS/Include/core_cm0plus.h **** 
 501:Drivers/CMSIS/Include/core_cm0plus.h **** /* SysTick Calibration Register Definitions */
 502:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 503:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 504:Drivers/CMSIS/Include/core_cm0plus.h **** 
 505:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 506:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 507:Drivers/CMSIS/Include/core_cm0plus.h **** 
 508:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 509:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 510:Drivers/CMSIS/Include/core_cm0plus.h **** 
 511:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_SysTick */
 512:Drivers/CMSIS/Include/core_cm0plus.h **** 
 513:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
 514:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 515:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 516:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
 517:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
 518:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 519:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 520:Drivers/CMSIS/Include/core_cm0plus.h **** 
 521:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 522:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
 523:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 524:Drivers/CMSIS/Include/core_cm0plus.h **** typedef struct
 525:Drivers/CMSIS/Include/core_cm0plus.h **** {
 526:Drivers/CMSIS/Include/core_cm0plus.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
 527:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
 528:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
 529:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
 530:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
 531:Drivers/CMSIS/Include/core_cm0plus.h **** } MPU_Type;
 532:Drivers/CMSIS/Include/core_cm0plus.h **** 
 533:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_RALIASES                  1U
 534:Drivers/CMSIS/Include/core_cm0plus.h **** 
 535:Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Type Register Definitions */
 536:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
 537:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 538:Drivers/CMSIS/Include/core_cm0plus.h **** 
 539:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
 540:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 541:Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  /tmp/ccZFXXbS.s 			page 82


 542:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
 543:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
 544:Drivers/CMSIS/Include/core_cm0plus.h **** 
 545:Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Control Register Definitions */
 546:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
 547:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 548:Drivers/CMSIS/Include/core_cm0plus.h **** 
 549:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
 550:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 551:Drivers/CMSIS/Include/core_cm0plus.h **** 
 552:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
 553:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
 554:Drivers/CMSIS/Include/core_cm0plus.h **** 
 555:Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Region Number Register Definitions */
 556:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
 557:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
 558:Drivers/CMSIS/Include/core_cm0plus.h **** 
 559:Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Region Base Address Register Definitions */
 560:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_ADDR_Pos                   8U                                            /*!< MPU 
 561:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_ADDR_Msk                  (0xFFFFFFUL << MPU_RBAR_ADDR_Pos)              /*!< MPU 
 562:Drivers/CMSIS/Include/core_cm0plus.h **** 
 563:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
 564:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 565:Drivers/CMSIS/Include/core_cm0plus.h **** 
 566:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
 567:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
 568:Drivers/CMSIS/Include/core_cm0plus.h **** 
 569:Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Region Attribute and Size Register Definitions */
 570:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
 571:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
 572:Drivers/CMSIS/Include/core_cm0plus.h **** 
 573:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
 574:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
 575:Drivers/CMSIS/Include/core_cm0plus.h **** 
 576:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
 577:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
 578:Drivers/CMSIS/Include/core_cm0plus.h **** 
 579:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
 580:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
 581:Drivers/CMSIS/Include/core_cm0plus.h **** 
 582:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
 583:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
 584:Drivers/CMSIS/Include/core_cm0plus.h **** 
 585:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
 586:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
 587:Drivers/CMSIS/Include/core_cm0plus.h **** 
 588:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
 589:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
 590:Drivers/CMSIS/Include/core_cm0plus.h **** 
 591:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
 592:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
 593:Drivers/CMSIS/Include/core_cm0plus.h **** 
 594:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
 595:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 596:Drivers/CMSIS/Include/core_cm0plus.h **** 
 597:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
 598:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
ARM GAS  /tmp/ccZFXXbS.s 			page 83


 599:Drivers/CMSIS/Include/core_cm0plus.h **** 
 600:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_MPU */
 601:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 602:Drivers/CMSIS/Include/core_cm0plus.h **** 
 603:Drivers/CMSIS/Include/core_cm0plus.h **** 
 604:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 605:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 606:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
 607:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Cortex-M0+ Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible ov
 608:Drivers/CMSIS/Include/core_cm0plus.h ****             Therefore they are not covered by the Cortex-M0+ header file.
 609:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 610:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 611:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_CoreDebug */
 612:Drivers/CMSIS/Include/core_cm0plus.h **** 
 613:Drivers/CMSIS/Include/core_cm0plus.h **** 
 614:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 615:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 616:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
 617:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
 618:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 619:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 620:Drivers/CMSIS/Include/core_cm0plus.h **** 
 621:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 622:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
 623:Drivers/CMSIS/Include/core_cm0plus.h ****   \param[in] field  Name of the register bit field.
 624:Drivers/CMSIS/Include/core_cm0plus.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
 625:Drivers/CMSIS/Include/core_cm0plus.h ****   \return           Masked and shifted value.
 626:Drivers/CMSIS/Include/core_cm0plus.h **** */
 627:Drivers/CMSIS/Include/core_cm0plus.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
 628:Drivers/CMSIS/Include/core_cm0plus.h **** 
 629:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 630:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief     Mask and shift a register value to extract a bit filed value.
 631:Drivers/CMSIS/Include/core_cm0plus.h ****   \param[in] field  Name of the register bit field.
 632:Drivers/CMSIS/Include/core_cm0plus.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
 633:Drivers/CMSIS/Include/core_cm0plus.h ****   \return           Masked and shifted bit field value.
 634:Drivers/CMSIS/Include/core_cm0plus.h **** */
 635:Drivers/CMSIS/Include/core_cm0plus.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
 636:Drivers/CMSIS/Include/core_cm0plus.h **** 
 637:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_core_bitfield */
 638:Drivers/CMSIS/Include/core_cm0plus.h **** 
 639:Drivers/CMSIS/Include/core_cm0plus.h **** 
 640:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 641:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 642:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup   CMSIS_core_base     Core Definitions
 643:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief      Definitions for base addresses, unions, and structures.
 644:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 645:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 646:Drivers/CMSIS/Include/core_cm0plus.h **** 
 647:Drivers/CMSIS/Include/core_cm0plus.h **** /* Memory mapping of Core Hardware */
 648:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
 649:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
 650:Drivers/CMSIS/Include/core_cm0plus.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
 651:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
 652:Drivers/CMSIS/Include/core_cm0plus.h **** 
 653:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
 654:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
 655:Drivers/CMSIS/Include/core_cm0plus.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
ARM GAS  /tmp/ccZFXXbS.s 			page 84


 656:Drivers/CMSIS/Include/core_cm0plus.h **** 
 657:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
 658:Drivers/CMSIS/Include/core_cm0plus.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
 659:Drivers/CMSIS/Include/core_cm0plus.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
 660:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 661:Drivers/CMSIS/Include/core_cm0plus.h **** 
 662:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} */
 663:Drivers/CMSIS/Include/core_cm0plus.h **** 
 664:Drivers/CMSIS/Include/core_cm0plus.h **** 
 665:Drivers/CMSIS/Include/core_cm0plus.h **** 
 666:Drivers/CMSIS/Include/core_cm0plus.h **** /*******************************************************************************
 667:Drivers/CMSIS/Include/core_cm0plus.h ****  *                Hardware Abstraction Layer
 668:Drivers/CMSIS/Include/core_cm0plus.h ****   Core Function Interface contains:
 669:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core NVIC Functions
 670:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core SysTick Functions
 671:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core Register Access Functions
 672:Drivers/CMSIS/Include/core_cm0plus.h ****  ******************************************************************************/
 673:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 674:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
 675:Drivers/CMSIS/Include/core_cm0plus.h **** */
 676:Drivers/CMSIS/Include/core_cm0plus.h **** 
 677:Drivers/CMSIS/Include/core_cm0plus.h **** 
 678:Drivers/CMSIS/Include/core_cm0plus.h **** 
 679:Drivers/CMSIS/Include/core_cm0plus.h **** /* ##########################   NVIC functions  #################################### */
 680:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 681:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_Core_FunctionInterface
 682:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
 683:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
 684:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 685:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 686:Drivers/CMSIS/Include/core_cm0plus.h **** 
 687:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef CMSIS_NVIC_VIRTUAL
 688:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
 689:Drivers/CMSIS/Include/core_cm0plus.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
 690:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 691:Drivers/CMSIS/Include/core_cm0plus.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
 692:Drivers/CMSIS/Include/core_cm0plus.h **** #else
 693:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
 694:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
 695:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
 696:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
 697:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
 698:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
 699:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
 700:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
 701:Drivers/CMSIS/Include/core_cm0plus.h **** /*#define NVIC_GetActive              __NVIC_GetActive             not available for Cortex-M0+ */
 702:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
 703:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
 704:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
 705:Drivers/CMSIS/Include/core_cm0plus.h **** #endif /* CMSIS_NVIC_VIRTUAL */
 706:Drivers/CMSIS/Include/core_cm0plus.h **** 
 707:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef CMSIS_VECTAB_VIRTUAL
 708:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 709:Drivers/CMSIS/Include/core_cm0plus.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
 710:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 711:Drivers/CMSIS/Include/core_cm0plus.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 712:Drivers/CMSIS/Include/core_cm0plus.h **** #else
ARM GAS  /tmp/ccZFXXbS.s 			page 85


 713:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_SetVector              __NVIC_SetVector
 714:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_GetVector              __NVIC_GetVector
 715:Drivers/CMSIS/Include/core_cm0plus.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
 716:Drivers/CMSIS/Include/core_cm0plus.h **** 
 717:Drivers/CMSIS/Include/core_cm0plus.h **** #define NVIC_USER_IRQ_OFFSET          16
 718:Drivers/CMSIS/Include/core_cm0plus.h **** 
 719:Drivers/CMSIS/Include/core_cm0plus.h **** 
 720:Drivers/CMSIS/Include/core_cm0plus.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
 721:Drivers/CMSIS/Include/core_cm0plus.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
 722:Drivers/CMSIS/Include/core_cm0plus.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
 723:Drivers/CMSIS/Include/core_cm0plus.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
 724:Drivers/CMSIS/Include/core_cm0plus.h **** 
 725:Drivers/CMSIS/Include/core_cm0plus.h **** 
 726:Drivers/CMSIS/Include/core_cm0plus.h **** /* Interrupt Priorities are WORD accessible only under Armv6-M                  */
 727:Drivers/CMSIS/Include/core_cm0plus.h **** /* The following MACROS handle generation of the register offset and byte masks */
 728:Drivers/CMSIS/Include/core_cm0plus.h **** #define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
 729:Drivers/CMSIS/Include/core_cm0plus.h **** #define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
 730:Drivers/CMSIS/Include/core_cm0plus.h **** #define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
 731:Drivers/CMSIS/Include/core_cm0plus.h **** 
 732:Drivers/CMSIS/Include/core_cm0plus.h **** #define __NVIC_SetPriorityGrouping(X) (void)(X)
 733:Drivers/CMSIS/Include/core_cm0plus.h **** #define __NVIC_GetPriorityGrouping()  (0U)
 734:Drivers/CMSIS/Include/core_cm0plus.h **** 
 735:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 736:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Enable Interrupt
 737:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
 738:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 739:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 740:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 741:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
 742:Drivers/CMSIS/Include/core_cm0plus.h **** {
 743:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 744:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 745:Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 746:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 747:Drivers/CMSIS/Include/core_cm0plus.h **** }
 748:Drivers/CMSIS/Include/core_cm0plus.h **** 
 749:Drivers/CMSIS/Include/core_cm0plus.h **** 
 750:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 751:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Get Interrupt Enable status
 752:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
 753:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 754:Drivers/CMSIS/Include/core_cm0plus.h ****   \return             0  Interrupt is not enabled.
 755:Drivers/CMSIS/Include/core_cm0plus.h ****   \return             1  Interrupt is enabled.
 756:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 757:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 758:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
 759:Drivers/CMSIS/Include/core_cm0plus.h **** {
 760:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 761:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 762:Drivers/CMSIS/Include/core_cm0plus.h ****     return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)
 763:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 764:Drivers/CMSIS/Include/core_cm0plus.h ****   else
 765:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 766:Drivers/CMSIS/Include/core_cm0plus.h ****     return(0U);
 767:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 768:Drivers/CMSIS/Include/core_cm0plus.h **** }
 769:Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  /tmp/ccZFXXbS.s 			page 86


 770:Drivers/CMSIS/Include/core_cm0plus.h **** 
 771:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 772:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Disable Interrupt
 773:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
 774:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 775:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 776:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 777:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
 778:Drivers/CMSIS/Include/core_cm0plus.h **** {
 779:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 780:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 781:Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 782:Drivers/CMSIS/Include/core_cm0plus.h ****     __DSB();
 783:Drivers/CMSIS/Include/core_cm0plus.h ****     __ISB();
 784:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 785:Drivers/CMSIS/Include/core_cm0plus.h **** }
 786:Drivers/CMSIS/Include/core_cm0plus.h **** 
 787:Drivers/CMSIS/Include/core_cm0plus.h **** 
 788:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 789:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Get Pending Interrupt
 790:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
 791:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 792:Drivers/CMSIS/Include/core_cm0plus.h ****   \return             0  Interrupt status is not pending.
 793:Drivers/CMSIS/Include/core_cm0plus.h ****   \return             1  Interrupt status is pending.
 794:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 795:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 796:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
 797:Drivers/CMSIS/Include/core_cm0plus.h **** {
 798:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 799:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 800:Drivers/CMSIS/Include/core_cm0plus.h ****     return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)
 801:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 802:Drivers/CMSIS/Include/core_cm0plus.h ****   else
 803:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 804:Drivers/CMSIS/Include/core_cm0plus.h ****     return(0U);
 805:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 806:Drivers/CMSIS/Include/core_cm0plus.h **** }
 807:Drivers/CMSIS/Include/core_cm0plus.h **** 
 808:Drivers/CMSIS/Include/core_cm0plus.h **** 
 809:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 810:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Set Pending Interrupt
 811:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
 812:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 813:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 814:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 815:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
 816:Drivers/CMSIS/Include/core_cm0plus.h **** {
 817:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 818:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 819:Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 820:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 821:Drivers/CMSIS/Include/core_cm0plus.h **** }
 822:Drivers/CMSIS/Include/core_cm0plus.h **** 
 823:Drivers/CMSIS/Include/core_cm0plus.h **** 
 824:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 825:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Clear Pending Interrupt
 826:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
ARM GAS  /tmp/ccZFXXbS.s 			page 87


 827:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 828:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 829:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 830:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 831:Drivers/CMSIS/Include/core_cm0plus.h **** {
 832:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 833:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 834:Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 835:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 836:Drivers/CMSIS/Include/core_cm0plus.h **** }
 837:Drivers/CMSIS/Include/core_cm0plus.h **** 
 838:Drivers/CMSIS/Include/core_cm0plus.h **** 
 839:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 840:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Set Interrupt Priority
 841:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
 842:Drivers/CMSIS/Include/core_cm0plus.h ****            The interrupt number can be positive to specify a device specific interrupt,
 843:Drivers/CMSIS/Include/core_cm0plus.h ****            or negative to specify a processor exception.
 844:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Interrupt number.
 845:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]  priority  Priority to set.
 846:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    The priority cannot be set for every processor exception.
 847:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 848:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
 1055              		.loc 5 848 22 view .LVU411
 1056              	.LBB133:
 849:Drivers/CMSIS/Include/core_cm0plus.h **** {
 850:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 1057              		.loc 5 850 3 view .LVU412
 851:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 852:Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))
 1058              		.loc 5 852 5 view .LVU413
 1059              		.loc 5 852 52 is_stmt 0 view .LVU414
 1060 02e8 C121     		movs	r1, #193
 1061 02ea 0C4B     		ldr	r3, .L3+20
 1062 02ec 8900     		lsls	r1, r1, #2
 1063 02ee 5A58     		ldr	r2, [r3, r1]
 1064              		.loc 5 852 33 view .LVU415
 1065 02f0 0B48     		ldr	r0, .L3+24
 1066 02f2 0240     		ands	r2, r0
 1067              		.loc 5 852 30 view .LVU416
 1068 02f4 5A50     		str	r2, [r3, r1]
 1069              	.LVL47:
 1070              		.loc 5 852 30 view .LVU417
 1071              	.LBE133:
 1072              	.LBE132:
 286:Core/Src/gpio.c ****   NVIC_EnableIRQ(EXTI0_1_IRQn);
 1073              		.loc 1 286 3 is_stmt 1 view .LVU418
 1074              	.LBB134:
 1075              	.LBI134:
 741:Drivers/CMSIS/Include/core_cm0plus.h **** {
 1076              		.loc 5 741 22 view .LVU419
 1077              	.LBB135:
 743:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 1078              		.loc 5 743 3 view .LVU420
 745:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 1079              		.loc 5 745 5 view .LVU421
 745:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 1080              		.loc 5 745 20 is_stmt 0 view .LVU422
ARM GAS  /tmp/ccZFXXbS.s 			page 88


 1081 02f6 1E60     		str	r6, [r3]
 1082              	.LVL48:
 745:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 1083              		.loc 5 745 20 view .LVU423
 1084              	.LBE135:
 1085              	.LBE134:
 287:Core/Src/gpio.c **** 
 288:Core/Src/gpio.c **** }
 1086              		.loc 1 288 1 view .LVU424
 1087 02f8 0DB0     		add	sp, sp, #52
 1088              		@ sp needed
 1089 02fa 3CBC     		pop	{r2, r3, r4, r5}
 1090 02fc 9046     		mov	r8, r2
 1091 02fe 9946     		mov	r9, r3
 1092 0300 A246     		mov	r10, r4
 1093 0302 AB46     		mov	fp, r5
 1094 0304 F0BD     		pop	{r4, r5, r6, r7, pc}
 1095              	.L4:
 1096 0306 C046     		.align	2
 1097              	.L3:
 1098 0308 00100240 		.word	1073876992
 1099 030c 00080050 		.word	1342179328
 1100 0310 001C0050 		.word	1342184448
 1101 0314 00040050 		.word	1342178304
 1102 0318 00000140 		.word	1073807360
 1103 031c 00E100E0 		.word	-536813312
 1104 0320 FF00FFFF 		.word	-65281
 1105              		.cfi_endproc
 1106              	.LFE1053:
 1108              		.text
 1109              	.Letext0:
 1110              		.file 6 "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l051xx.h"
 1111              		.file 7 "/usr/local/arm-none-eabi/include/machine/_default_types.h"
 1112              		.file 8 "/usr/local/arm-none-eabi/include/sys/_stdint.h"
 1113              		.file 9 "Drivers/CMSIS/Device/ST/STM32L0xx/Include/system_stm32l0xx.h"
 1114              		.file 10 "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h"
 1115              		.file 11 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_exti.h"
 1116              		.file 12 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_dma.h"
 1117              		.file 13 "<built-in>"
ARM GAS  /tmp/ccZFXXbS.s 			page 89


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gpio.c
     /tmp/ccZFXXbS.s:16     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccZFXXbS.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccZFXXbS.s:1098   .text.MX_GPIO_Init:0000000000000308 $d

UNDEFINED SYMBOLS
memset
LL_GPIO_Init
LL_EXTI_Init
