{
	"cts__timing__setup__tns__pre_repair": 0,
	"cts__timing__setup__ws__pre_repair": 2.98322,
	"cts__clock__skew__setup__pre_repair": 0.581585,
	"cts__clock__skew__hold__pre_repair": 0.581585,
	"cts__timing__drv__max_slew_limit__pre_repair": -2.33561,
	"cts__timing__drv__max_slew__pre_repair": 33792,
	"cts__timing__drv__max_cap_limit__pre_repair": -2.22224,
	"cts__timing__drv__max_cap__pre_repair": 33280,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 0,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__power__internal__total__pre_repair": 0.0620433,
	"cts__power__switching__total__pre_repair": 0.730617,
	"cts__power__leakage__total__pre_repair": 6.44777e-07,
	"cts__power__total__pre_repair": 0.792661,
	"cts__design__io__pre_repair": 80,
	"cts__design__die__area__pre_repair": 4.71625e+06,
	"cts__design__core__area__pre_repair": 4.6988e+06,
	"cts__design__instance__count__pre_repair": 157371,
	"cts__design__instance__area__pre_repair": 1.93383e+06,
	"cts__design__instance__count__stdcell__pre_repair": 157371,
	"cts__design__instance__area__stdcell__pre_repair": 1.93383e+06,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.411558,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.411558,
	"cts__timing__setup__tns__post_repair": 0,
	"cts__timing__setup__ws__post_repair": 2.98322,
	"cts__clock__skew__setup__post_repair": 0.581585,
	"cts__clock__skew__hold__post_repair": 0.581585,
	"cts__timing__drv__max_slew_limit__post_repair": -2.33561,
	"cts__timing__drv__max_slew__post_repair": 33792,
	"cts__timing__drv__max_cap_limit__post_repair": -2.22224,
	"cts__timing__drv__max_cap__post_repair": 33280,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 0,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__power__internal__total__post_repair": 0.0620433,
	"cts__power__switching__total__post_repair": 0.730617,
	"cts__power__leakage__total__post_repair": 6.44777e-07,
	"cts__power__total__post_repair": 0.792661,
	"cts__design__io__post_repair": 80,
	"cts__design__die__area__post_repair": 4.71625e+06,
	"cts__design__core__area__post_repair": 4.6988e+06,
	"cts__design__instance__count__post_repair": 157371,
	"cts__design__instance__area__post_repair": 1.93383e+06,
	"cts__design__instance__count__stdcell__post_repair": 157371,
	"cts__design__instance__area__stdcell__post_repair": 1.93383e+06,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.411558,
	"cts__design__instance__utilization__stdcell__post_repair": 0.411558,
	"cts__design__instance__displacement__total": 59749.7,
	"cts__design__instance__displacement__mean": 0.379,
	"cts__design__instance__displacement__max": 20.166,
	"cts__route__wirelength__estimated": 2.36769e+06,
	"cts__design__instance__count__setup_buffer": 0,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 0,
	"cts__design__instance__displacement__mean": 0,
	"cts__design__instance__displacement__max": 0,
	"cts__route__wirelength__estimated": 2.36769e+06,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 2.97126,
	"cts__clock__skew__setup": 0.593205,
	"cts__clock__skew__hold": 0.593205,
	"cts__timing__drv__max_slew_limit": -2.35526,
	"cts__timing__drv__max_slew": 33792,
	"cts__timing__drv__max_cap_limit": -2.24301,
	"cts__timing__drv__max_cap": 33280,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.0620511,
	"cts__power__switching__total": 0.730788,
	"cts__power__leakage__total": 6.44777e-07,
	"cts__power__total": 0.79284,
	"cts__design__io": 80,
	"cts__design__die__area": 4.71625e+06,
	"cts__design__core__area": 4.6988e+06,
	"cts__design__instance__count": 157371,
	"cts__design__instance__area": 1.93383e+06,
	"cts__design__instance__count__stdcell": 157371,
	"cts__design__instance__area__stdcell": 1.93383e+06,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.411558,
	"cts__design__instance__utilization__stdcell": 0.411558
}