{"Source Block": ["oh/accelerator/hdl/accelerator.v@133:144@HdlStmAssign", "   always @ (posedge clk)\n     if(input0_write)\n       reg_input0[31:0] <= data_in[31:0];\n\n   //arithmetic\n   assign result[31:0] = reg_input0[31:0] + \n\t\t\t reg_input1[31:0];\n   \n   //#########################\n   //#READBACK WITH PIPELINE\n   //#########################\n   \n"], "Clone Blocks": [], "Diff Content": {"Delete": [[138, "   assign result[31:0] = reg_input0[31:0] + \n"]], "Add": [[138, "   assign result[31:0] = reg_input0[31:0] +\n"]]}}