
####################################################
# Sites
sites - DSP48_X2Y24 DSP48_X2Y25 DSP48_X2Y26 DSP48_X2Y27 DSP48_X2Y28 DSP48_X2Y29 DSP48_X2Y30 DSP48_X2Y31 RAMB18_X2Y24 RAMB18_X2Y25 RAMB18_X2Y26 RAMB18_X2Y27 RAMB18_X2Y28 RAMB18_X2Y29 RAMB18_X2Y30 RAMB18_X2Y31 RAMB36_X2Y12 RAMB36_X2Y13 RAMB36_X2Y14 RAMB36_X2Y15 SLICE_X64Y59 SLICE_X64Y60 SLICE_X64Y61 SLICE_X64Y62 SLICE_X64Y63 SLICE_X64Y64 SLICE_X64Y65 SLICE_X64Y66 SLICE_X64Y67 SLICE_X64Y68 SLICE_X64Y69 SLICE_X64Y70 SLICE_X64Y71 SLICE_X64Y72 SLICE_X64Y73 SLICE_X64Y74 SLICE_X64Y75 SLICE_X64Y76 SLICE_X64Y77 SLICE_X64Y78 SLICE_X64Y79 SLICE_X64Y80 SLICE_X65Y59 SLICE_X65Y60 SLICE_X65Y61 SLICE_X65Y62 SLICE_X65Y63 SLICE_X65Y64 SLICE_X65Y65 SLICE_X65Y66 SLICE_X65Y67 SLICE_X65Y68 SLICE_X65Y69 SLICE_X65Y70 SLICE_X65Y71 SLICE_X65Y72 SLICE_X65Y73 SLICE_X65Y74 SLICE_X65Y75 SLICE_X65Y76 SLICE_X65Y77 SLICE_X65Y78 SLICE_X65Y79 SLICE_X65Y80 SLICE_X66Y59 SLICE_X66Y60 SLICE_X66Y61 SLICE_X66Y62 SLICE_X66Y63 SLICE_X66Y64 SLICE_X66Y65 SLICE_X66Y66 SLICE_X66Y67 SLICE_X66Y68 SLICE_X66Y69 SLICE_X66Y70 SLICE_X66Y71 SLICE_X66Y72 SLICE_X66Y73 SLICE_X66Y74 SLICE_X66Y75 SLICE_X66Y76 SLICE_X66Y77 SLICE_X66Y78 SLICE_X66Y79 SLICE_X66Y80 SLICE_X67Y59 SLICE_X67Y60 SLICE_X67Y61 SLICE_X67Y62 SLICE_X67Y63 SLICE_X67Y64 SLICE_X67Y65 SLICE_X67Y66 SLICE_X67Y67 SLICE_X67Y68 SLICE_X67Y69 SLICE_X67Y70 SLICE_X67Y71 SLICE_X67Y72 SLICE_X67Y73 SLICE_X67Y74 SLICE_X67Y75 SLICE_X67Y76 SLICE_X67Y77 SLICE_X67Y78 SLICE_X67Y79 SLICE_X67Y80 SLICE_X68Y59 SLICE_X68Y60 SLICE_X68Y61 SLICE_X68Y62 SLICE_X68Y63 SLICE_X68Y64 SLICE_X68Y65 SLICE_X68Y66 SLICE_X68Y67 SLICE_X68Y68 SLICE_X68Y69 SLICE_X68Y70 SLICE_X68Y71 SLICE_X68Y72 SLICE_X68Y73 SLICE_X68Y74 SLICE_X68Y75 SLICE_X68Y76 SLICE_X68Y77 SLICE_X68Y78 SLICE_X68Y79 SLICE_X68Y80 SLICE_X69Y59 SLICE_X69Y60 SLICE_X69Y61 SLICE_X69Y62 SLICE_X69Y63 SLICE_X69Y64 SLICE_X69Y65 SLICE_X69Y66 SLICE_X69Y67 SLICE_X69Y68 SLICE_X69Y69 SLICE_X69Y70 SLICE_X69Y71 SLICE_X69Y72 SLICE_X69Y73 SLICE_X69Y74 SLICE_X69Y75 SLICE_X69Y76 SLICE_X69Y77 SLICE_X69Y78 SLICE_X69Y79 SLICE_X69Y80 SLICE_X70Y59 SLICE_X70Y60 SLICE_X70Y61 SLICE_X70Y62 SLICE_X70Y63 SLICE_X70Y64 SLICE_X70Y65 SLICE_X70Y66 SLICE_X70Y67 SLICE_X70Y68 SLICE_X70Y69 SLICE_X70Y70 SLICE_X70Y71 SLICE_X70Y72 SLICE_X70Y73 SLICE_X70Y74 SLICE_X70Y75 SLICE_X70Y76 SLICE_X70Y77 SLICE_X70Y78 SLICE_X70Y79 SLICE_X70Y80 SLICE_X71Y59 SLICE_X71Y60 SLICE_X71Y61 SLICE_X71Y62 SLICE_X71Y63 SLICE_X71Y64 SLICE_X71Y65 SLICE_X71Y66 SLICE_X71Y67 SLICE_X71Y68 SLICE_X71Y69 SLICE_X71Y70 SLICE_X71Y71 SLICE_X71Y72 SLICE_X71Y73 SLICE_X71Y74 SLICE_X71Y75 SLICE_X71Y76 SLICE_X71Y77 SLICE_X71Y78 SLICE_X71Y79 SLICE_X71Y80 SLICE_X72Y59 SLICE_X72Y60 SLICE_X72Y61 SLICE_X72Y62 SLICE_X72Y63 SLICE_X72Y64 SLICE_X72Y65 SLICE_X72Y66 SLICE_X72Y67 SLICE_X72Y68 SLICE_X72Y69 SLICE_X72Y70 SLICE_X72Y71 SLICE_X72Y72 SLICE_X72Y73 SLICE_X72Y74 SLICE_X72Y75 SLICE_X72Y76 SLICE_X72Y77 SLICE_X72Y78 SLICE_X72Y79 SLICE_X72Y80 SLICE_X73Y59 SLICE_X73Y60 SLICE_X73Y61 SLICE_X73Y62 SLICE_X73Y63 SLICE_X73Y64 SLICE_X73Y65 SLICE_X73Y66 SLICE_X73Y67 SLICE_X73Y68 SLICE_X73Y69 SLICE_X73Y70 SLICE_X73Y71 SLICE_X73Y72 SLICE_X73Y73 SLICE_X73Y74 SLICE_X73Y75 SLICE_X73Y76 SLICE_X73Y77 SLICE_X73Y78 SLICE_X73Y79 SLICE_X73Y80 SLICE_X74Y59 SLICE_X74Y60 SLICE_X74Y61 SLICE_X74Y62 SLICE_X74Y63 SLICE_X74Y64 SLICE_X74Y65 SLICE_X74Y66 SLICE_X74Y67 SLICE_X74Y68 SLICE_X74Y69 SLICE_X74Y70 SLICE_X74Y71 SLICE_X74Y72 SLICE_X74Y73 SLICE_X74Y74 SLICE_X74Y75 SLICE_X74Y76 SLICE_X74Y77 SLICE_X74Y78 SLICE_X74Y79 SLICE_X74Y80 SLICE_X75Y59 SLICE_X75Y60 SLICE_X75Y61 SLICE_X75Y62 SLICE_X75Y63 SLICE_X75Y64 SLICE_X75Y65 SLICE_X75Y66 SLICE_X75Y67 SLICE_X75Y68 SLICE_X75Y69 SLICE_X75Y70 SLICE_X75Y71 SLICE_X75Y72 SLICE_X75Y73 SLICE_X75Y74 SLICE_X75Y75 SLICE_X75Y76 SLICE_X75Y77 SLICE_X75Y78 SLICE_X75Y79 SLICE_X75Y80 SLICE_X76Y59 SLICE_X76Y60 SLICE_X76Y61 SLICE_X76Y62 SLICE_X76Y63 SLICE_X76Y64 SLICE_X76Y65 SLICE_X76Y66 SLICE_X76Y67 SLICE_X76Y68 SLICE_X76Y69 SLICE_X76Y70 SLICE_X76Y71 SLICE_X76Y72 SLICE_X76Y73 SLICE_X76Y74 SLICE_X76Y75 SLICE_X76Y76 SLICE_X76Y77 SLICE_X76Y78 SLICE_X76Y79 SLICE_X76Y80 SLICE_X77Y59 SLICE_X77Y60 SLICE_X77Y61 SLICE_X77Y62 SLICE_X77Y63 SLICE_X77Y64 SLICE_X77Y65 SLICE_X77Y66 SLICE_X77Y67 SLICE_X77Y68 SLICE_X77Y69 SLICE_X77Y70 SLICE_X77Y71 SLICE_X77Y72 SLICE_X77Y73 SLICE_X77Y74 SLICE_X77Y75 SLICE_X77Y76 SLICE_X77Y77 SLICE_X77Y78 SLICE_X77Y79 SLICE_X77Y80 SLICE_X78Y59 SLICE_X78Y60 SLICE_X78Y61 SLICE_X78Y62 SLICE_X78Y63 SLICE_X78Y64 SLICE_X78Y65 SLICE_X78Y66 SLICE_X78Y67 SLICE_X78Y68 SLICE_X78Y69 SLICE_X78Y70 SLICE_X78Y71 SLICE_X78Y72 SLICE_X78Y73 SLICE_X78Y74 SLICE_X78Y75 SLICE_X78Y76 SLICE_X78Y77 SLICE_X78Y78 SLICE_X78Y79 SLICE_X78Y80 SLICE_X79Y59 SLICE_X79Y60 SLICE_X79Y61 SLICE_X79Y62 SLICE_X79Y63 SLICE_X79Y64 SLICE_X79Y65 SLICE_X79Y66 SLICE_X79Y67 SLICE_X79Y68 SLICE_X79Y69 SLICE_X79Y70 SLICE_X79Y71 SLICE_X79Y72 SLICE_X79Y73 SLICE_X79Y74 SLICE_X79Y75 SLICE_X79Y76 SLICE_X79Y77 SLICE_X79Y78 SLICE_X79Y79 SLICE_X79Y80 SLICE_X80Y59 SLICE_X80Y60 SLICE_X80Y61 SLICE_X80Y62 SLICE_X80Y63 SLICE_X80Y64 SLICE_X80Y65 SLICE_X80Y66 SLICE_X80Y67 SLICE_X80Y68 SLICE_X80Y69 SLICE_X80Y70 SLICE_X80Y71 SLICE_X80Y72 SLICE_X80Y73 SLICE_X80Y74 SLICE_X80Y75 SLICE_X80Y76 SLICE_X80Y77 SLICE_X80Y78 SLICE_X80Y79 SLICE_X80Y80 SLICE_X81Y59 SLICE_X81Y60 SLICE_X81Y61 SLICE_X81Y62 SLICE_X81Y63 SLICE_X81Y64 SLICE_X81Y65 SLICE_X81Y66 SLICE_X81Y67 SLICE_X81Y68 SLICE_X81Y69 SLICE_X81Y70 SLICE_X81Y71 SLICE_X81Y72 SLICE_X81Y73 SLICE_X81Y74 SLICE_X81Y75 SLICE_X81Y76 SLICE_X81Y77 SLICE_X81Y78 SLICE_X81Y79 SLICE_X81Y80

####################################################
# Cells
FSM_sequential_rxstate[0]_i_1 - 
nets: {FSM_sequential_rxstate[0]_i_1_n_0 FSM_sequential_rxstate[0]_i_1/O}, {FSM_sequential_rxstate[0]_i_2_n_0 FSM_sequential_rxstate[0]_i_1/I0}, {FSM_sequential_rxstate[2]_i_3_n_0 FSM_sequential_rxstate[0]_i_1/I1}, {u_core/u_rxfsm/rxstate__0[0] FSM_sequential_rxstate[0]_i_1/I2}, {u_core/u_rxfsm/rxstate__0[2] FSM_sequential_rxstate[0]_i_1/I3}, {FSM_sequential_rxstate[2]_i_4_n_0 FSM_sequential_rxstate[0]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h0504F0F4, 
LOC: SLICE_X70Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

FSM_sequential_rxstate[0]_i_2 - 
nets: {FSM_sequential_rxstate[0]_i_2_n_0 FSM_sequential_rxstate[0]_i_2/O}, {cfg_pri_mod[1] FSM_sequential_rxstate[0]_i_2/I0}, {cfg_pri_mod[0] FSM_sequential_rxstate[0]_i_2/I1}, {u_core/u_rxfsm/rxstate__0[1] FSM_sequential_rxstate[0]_i_2/I2}, {cfg_stop_bit FSM_sequential_rxstate[0]_i_2/I3}, {u_core/u_rxfsm/si_2d FSM_sequential_rxstate[0]_i_2/I4}, {u_core/u_rxfsm/rxstate__0[2] FSM_sequential_rxstate[0]_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h10FFFFFF10101010, 
LOC: SLICE_X70Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

FSM_sequential_rxstate[1]_i_1 - 
nets: {FSM_sequential_rxstate[1]_i_1_n_0 FSM_sequential_rxstate[1]_i_1/O}, {FSM_sequential_rxstate[1]_i_2_n_0 FSM_sequential_rxstate[1]_i_1/I0}, {FSM_sequential_rxstate[2]_i_3_n_0 FSM_sequential_rxstate[1]_i_1/I1}, {u_core/u_rxfsm/rxstate__0[0] FSM_sequential_rxstate[1]_i_1/I2}, {u_core/u_rxfsm/rxstate__0[2] FSM_sequential_rxstate[1]_i_1/I3}, {FSM_sequential_rxstate[2]_i_4_n_0 FSM_sequential_rxstate[1]_i_1/I4}, {u_core/u_rxfsm/rxstate__0[1] FSM_sequential_rxstate[1]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAAABFFFBAAA80008, 
LOC: SLICE_X71Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

FSM_sequential_rxstate[1]_i_2 - 
nets: {FSM_sequential_rxstate[1]_i_2_n_0 FSM_sequential_rxstate[1]_i_2/O}, {cfg_pri_mod[1] FSM_sequential_rxstate[1]_i_2/I0}, {cfg_pri_mod[0] FSM_sequential_rxstate[1]_i_2/I1}, {u_core/u_rxfsm/rxstate__0[2] FSM_sequential_rxstate[1]_i_2/I2}, {u_core/u_rxfsm/rxstate__0[1] FSM_sequential_rxstate[1]_i_2/I3}, {u_core/u_rxfsm/rxstate__0[0] FSM_sequential_rxstate[1]_i_2/I4}, {u_core/u_rxfsm/rxstate14_out FSM_sequential_rxstate[1]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h00000E00000F0E00, 
LOC: SLICE_X71Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

FSM_sequential_rxstate[1]_i_3 - 
nets: {u_core/u_rxfsm/rxstate14_out FSM_sequential_rxstate[1]_i_3/O}, {u_core/u_rxfsm/si_2d FSM_sequential_rxstate[1]_i_3/I0}, {u_core/u_rxfsm/cnt_reg_n_0_[2] FSM_sequential_rxstate[1]_i_3/I1}, {u_core/u_rxfsm/cnt_reg_n_0_[0] FSM_sequential_rxstate[1]_i_3/I2}, {u_core/u_rxfsm/cnt_reg_n_0_[1] FSM_sequential_rxstate[1]_i_3/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h2AAA, 
LOC: SLICE_X72Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

FSM_sequential_rxstate[2]_i_1 - 
nets: {FSM_sequential_rxstate[2]_i_1_n_0 FSM_sequential_rxstate[2]_i_1/O}, {FSM_sequential_rxstate[2]_i_2_n_0 FSM_sequential_rxstate[2]_i_1/I0}, {FSM_sequential_rxstate[2]_i_3_n_0 FSM_sequential_rxstate[2]_i_1/I1}, {u_core/u_rxfsm/rxstate__0[0] FSM_sequential_rxstate[2]_i_1/I2}, {u_core/u_rxfsm/rxstate__0[2] FSM_sequential_rxstate[2]_i_1/I3}, {FSM_sequential_rxstate[2]_i_4_n_0 FSM_sequential_rxstate[2]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hAAA8FF08, 
LOC: SLICE_X70Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

FSM_sequential_rxstate[2]_i_2 - 
nets: {FSM_sequential_rxstate[2]_i_2_n_0 FSM_sequential_rxstate[2]_i_2/O}, {FSM_sequential_rxstate[2]_i_5_n_0 FSM_sequential_rxstate[2]_i_2/I0}, {u_core/u_rxfsm/rxstate__0[2] FSM_sequential_rxstate[2]_i_2/I1}, {cfg_stop_bit FSM_sequential_rxstate[2]_i_2/I2}, {u_core/u_rxfsm/si_2d FSM_sequential_rxstate[2]_i_2/I3}, {u_core/u_rxfsm/rxstate__0[0] FSM_sequential_rxstate[2]_i_2/I4}, {u_core/u_rxfsm/rxstate__0[1] FSM_sequential_rxstate[2]_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFEAAAAAAAEAAA, 
LOC: SLICE_X70Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

FSM_sequential_rxstate[2]_i_3 - 
nets: {FSM_sequential_rxstate[2]_i_3_n_0 FSM_sequential_rxstate[2]_i_3/O}, {u_core/u_rxfsm/rxstate1 FSM_sequential_rxstate[2]_i_3/I0}, {fifo_wr_i_2_n_0 FSM_sequential_rxstate[2]_i_3/I1}, {u_core/u_rxfsm/rxstate__0[1] FSM_sequential_rxstate[2]_i_3/I2}, {cfg_rx_enable FSM_sequential_rxstate[2]_i_3/I3}, {u_core/u_rxfsm/si_2d FSM_sequential_rxstate[2]_i_3/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h80808F80, 
LOC: SLICE_X71Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

FSM_sequential_rxstate[2]_i_4 - 
nets: {FSM_sequential_rxstate[2]_i_4_n_0 FSM_sequential_rxstate[2]_i_4/O}, {u_core/u_rxfsm/rxstate__0[1] FSM_sequential_rxstate[2]_i_4/I0}, {u_core/u_rxfsm/rxstate1 FSM_sequential_rxstate[2]_i_4/I1}, {u_core/u_rxfsm/rxstate__0[2] FSM_sequential_rxstate[2]_i_4/I2}, {u_core/u_rxfsm/si_2d FSM_sequential_rxstate[2]_i_4/I3}, {fifo_wr_i_2_n_0 FSM_sequential_rxstate[2]_i_4/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h484D4D48, 
LOC: SLICE_X70Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

FSM_sequential_rxstate[2]_i_5 - 
nets: {FSM_sequential_rxstate[2]_i_5_n_0 FSM_sequential_rxstate[2]_i_5/O}, {u_core/u_rxfsm/rxstate__0[1] FSM_sequential_rxstate[2]_i_5/I0}, {cfg_pri_mod[0] FSM_sequential_rxstate[2]_i_5/I1}, {cfg_pri_mod[1] FSM_sequential_rxstate[2]_i_5/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'h02, 
LOC: SLICE_X70Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

FSM_sequential_spiif_cs[0]_i_1 - 
nets: {FSM_sequential_spiif_cs[0]_i_1_n_0 FSM_sequential_spiif_cs[0]_i_1/O}, {u_spi/u_spi_ctrl/FSM_sequential_spiif_cs[0]_i_2_n_0 FSM_sequential_spiif_cs[0]_i_1/I0}, {FSM_sequential_spiif_cs[2]_i_3_n_0 FSM_sequential_spiif_cs[0]_i_1/I1}, {u_spi/u_spi_ctrl/spiif_cs__1[2] FSM_sequential_spiif_cs[0]_i_1/I2}, {u_spi/u_spi_ctrl/spiif_cs__1[1] FSM_sequential_spiif_cs[0]_i_1/I3}, {u_spi/u_spi_ctrl/spiif_cs_n_0 FSM_sequential_spiif_cs[0]_i_1/I4}, {u_spi/u_spi_ctrl/spiif_cs__1[0] FSM_sequential_spiif_cs[0]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFBAAFBFF08AA0800, 
LOC: SLICE_X77Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

FSM_sequential_spiif_cs[1]_i_1 - 
nets: {FSM_sequential_spiif_cs[1]_i_1_n_0 FSM_sequential_spiif_cs[1]_i_1/O}, {u_spi/u_spi_ctrl/FSM_sequential_spiif_cs[1]_i_2_n_0 FSM_sequential_spiif_cs[1]_i_1/I0}, {FSM_sequential_spiif_cs[2]_i_3_n_0 FSM_sequential_spiif_cs[1]_i_1/I1}, {u_spi/u_spi_ctrl/spiif_cs__1[2] FSM_sequential_spiif_cs[1]_i_1/I2}, {u_spi/u_spi_ctrl/spiif_cs__1[1] FSM_sequential_spiif_cs[1]_i_1/I3}, {u_spi/u_spi_ctrl/spiif_cs_n_0 FSM_sequential_spiif_cs[1]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hFBAAFB00, 
LOC: SLICE_X76Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

FSM_sequential_spiif_cs[2]_i_1 - 
nets: {FSM_sequential_spiif_cs[2]_i_1_n_0 FSM_sequential_spiif_cs[2]_i_1/O}, {u_spi/u_spi_ctrl/FSM_sequential_spiif_cs[2]_i_2_n_0 FSM_sequential_spiif_cs[2]_i_1/I0}, {FSM_sequential_spiif_cs[2]_i_3_n_0 FSM_sequential_spiif_cs[2]_i_1/I1}, {u_spi/u_spi_ctrl/spiif_cs__1[2] FSM_sequential_spiif_cs[2]_i_1/I2}, {u_spi/u_spi_ctrl/spiif_cs__1[1] FSM_sequential_spiif_cs[2]_i_1/I3}, {u_spi/u_spi_ctrl/spiif_cs_n_0 FSM_sequential_spiif_cs[2]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hF8AAF8F0, 
LOC: SLICE_X77Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

FSM_sequential_spiif_cs[2]_i_3 - 
nets: {FSM_sequential_spiif_cs[2]_i_3_n_0 FSM_sequential_spiif_cs[2]_i_3/O}, {u_spi/u_spi_ctrl/sck_ne_reg_n_0 FSM_sequential_spiif_cs[2]_i_3/I0}, {u_spi/u_spi_ctrl/sck_cnt_reg__0[5] FSM_sequential_spiif_cs[2]_i_3/I1}, {u_spi/u_spi_ctrl/sck_cnt_reg__0[4] FSM_sequential_spiif_cs[2]_i_3/I2}, {u_spi/u_spi_ctrl/sck_cnt_reg__0[3] FSM_sequential_spiif_cs[2]_i_3/I3}, {sck_cnt[5]_i_2_n_0 FSM_sequential_spiif_cs[2]_i_3/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h00020000, 
LOC: SLICE_X79Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

FSM_sequential_txstate[0]_i_1 - 
nets: {FSM_sequential_txstate[0]_i_1_n_0 FSM_sequential_txstate[0]_i_1/O}, {u_core/u_txfsm/__4_n_0 FSM_sequential_txstate[0]_i_1/I0}, {FSM_sequential_txstate[2]_i_2_n_0 FSM_sequential_txstate[0]_i_1/I1}, {u_core/u_txfsm/txstate[0] FSM_sequential_txstate[0]_i_1/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X68Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

FSM_sequential_txstate[1]_i_1 - 
nets: {FSM_sequential_txstate[1]_i_1_n_0 FSM_sequential_txstate[1]_i_1/O}, {u_core/u_txfsm/txstate[0] FSM_sequential_txstate[1]_i_1/I0}, {u_core/u_txfsm/txstate[1] FSM_sequential_txstate[1]_i_1/I1}, {FSM_sequential_txstate[2]_i_2_n_0 FSM_sequential_txstate[1]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h6C, 
LOC: SLICE_X68Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

FSM_sequential_txstate[2]_i_1 - 
nets: {FSM_sequential_txstate[2]_i_1_n_0 FSM_sequential_txstate[2]_i_1/O}, {u_core/u_txfsm/txstate[0] FSM_sequential_txstate[2]_i_1/I0}, {cfg_stop_bit FSM_sequential_txstate[2]_i_1/I1}, {u_core/u_txfsm/txstate[1] FSM_sequential_txstate[2]_i_1/I2}, {FSM_sequential_txstate[2]_i_2_n_0 FSM_sequential_txstate[2]_i_1/I3}, {u_core/u_txfsm/txstate[2] FSM_sequential_txstate[2]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h80FF8000, 
LOC: SLICE_X68Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

FSM_sequential_txstate[2]_i_2 - 
nets: {FSM_sequential_txstate[2]_i_2_n_0 FSM_sequential_txstate[2]_i_2/O}, {cnt[0]_i_2_n_0 FSM_sequential_txstate[2]_i_2/I0}, {u_core/u_txfsm/txstate[2] FSM_sequential_txstate[2]_i_2/I1}, {u_core/u_txfsm/txstate[0] FSM_sequential_txstate[2]_i_2/I2}, {FSM_sequential_txstate[2]_i_3_n_0 FSM_sequential_txstate[2]_i_2/I3}, {u_core/u_txfsm/txstate[1] FSM_sequential_txstate[2]_i_2/I4}, {cnt[0]_i_3_n_0 FSM_sequential_txstate[2]_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h000000003333FE0E, 
LOC: SLICE_X66Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

FSM_sequential_txstate[2]_i_3 - 
nets: {FSM_sequential_txstate[2]_i_3_n_0 FSM_sequential_txstate[2]_i_3/O}, {u_core/u_txfsm/cnt_reg_n_0_[2] FSM_sequential_txstate[2]_i_3/I0}, {u_core/u_txfsm/cnt_reg_n_0_[0] FSM_sequential_txstate[2]_i_3/I1}, {u_core/u_txfsm/cnt_reg_n_0_[1] FSM_sequential_txstate[2]_i_3/I2}, {u_core/u_txfsm/txstate[2] FSM_sequential_txstate[2]_i_3/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'h0080, 
LOC: SLICE_X66Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

NextState[0]_i_1 - 
nets: {NextState[0]_i_1_n_0 NextState[0]_i_1/O}, {u_msg/State_reg_n_0_[3] NextState[0]_i_1/I0}, {u_msg/State_reg_n_0_[1] NextState[0]_i_1/I1}, {reg_ack NextState[0]_i_1/I2}, {u_msg/State_reg_n_0_[0] NextState[0]_i_1/I3}, {u_msg/State_reg_n_0_[2] NextState[0]_i_1/I4}, {u_msg/NextState[0] NextState[0]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFEEFF00402275, 
LOC: SLICE_X72Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

NextState[1]_i_1 - 
nets: {NextState[1]_i_1_n_0 NextState[1]_i_1/O}, {u_msg/State_reg_n_0_[3] NextState[1]_i_1/I0}, {u_msg/State_reg_n_0_[1] NextState[1]_i_1/I1}, {reg_ack NextState[1]_i_1/I2}, {u_msg/State_reg_n_0_[0] NextState[1]_i_1/I3}, {u_msg/State_reg_n_0_[2] NextState[1]_i_1/I4}, {u_msg/NextState[1] NextState[1]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFCE00403344, 
LOC: SLICE_X73Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

NextState[3]_i_1 - 
nets: {NextState[3]_i_1_n_0 NextState[3]_i_1/O}, {u_msg/State_reg_n_0_[3] NextState[3]_i_1/I0}, {u_msg/State_reg_n_0_[1] NextState[3]_i_1/I1}, {reg_ack NextState[3]_i_1/I2}, {u_msg/State_reg_n_0_[0] NextState[3]_i_1/I3}, {u_msg/State_reg_n_0_[2] NextState[3]_i_1/I4}, {u_msg/NextState[3] NextState[3]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFBFCCAA00000020, 
LOC: SLICE_X73Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

RxMsgCnt[0]_i_1 - 
nets: {RxMsgCnt[0]_i_1_n_0 RxMsgCnt[0]_i_1/O}, {u_msg/RxMsgCnt_reg_n_0_[0] RxMsgCnt[0]_i_1/I0}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X76Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

RxMsgCnt[1]_i_1 - 
nets: {RxMsgCnt[1]_i_1_n_0 RxMsgCnt[1]_i_1/O}, {u_msg/RxMsgCnt_reg_n_0_[0] RxMsgCnt[1]_i_1/I0}, {u_msg/RxMsgCnt_reg_n_0_[1] RxMsgCnt[1]_i_1/I1}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X76Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

RxMsgCnt[2]_i_1 - 
nets: {RxMsgCnt[2]_i_1_n_0 RxMsgCnt[2]_i_1/O}, {u_msg/RxMsgCnt_reg_n_0_[2] RxMsgCnt[2]_i_1/I0}, {u_msg/RxMsgCnt_reg_n_0_[1] RxMsgCnt[2]_i_1/I1}, {u_msg/RxMsgCnt_reg_n_0_[0] RxMsgCnt[2]_i_1/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X76Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

RxMsgCnt[3]_i_1 - 
nets: {RxMsgCnt[3]_i_1_n_0 RxMsgCnt[3]_i_1/O}, {u_msg/RxMsgCnt_reg_n_0_[3] RxMsgCnt[3]_i_1/I0}, {u_msg/RxMsgCnt_reg_n_0_[2] RxMsgCnt[3]_i_1/I1}, {u_msg/RxMsgCnt_reg_n_0_[0] RxMsgCnt[3]_i_1/I2}, {u_msg/RxMsgCnt_reg_n_0_[1] RxMsgCnt[3]_i_1/I3}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 16'h6AAA, 
LOC: SLICE_X76Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

RxMsgCnt[4]_i_1 - 
nets: {RxMsgCnt[4]_i_1_n_0 RxMsgCnt[4]_i_1/O}, {u_msg/State_reg_n_0_[1] RxMsgCnt[4]_i_1/I0}, {RxMsgCnt[4]_i_4_n_0 RxMsgCnt[4]_i_1/I1}, {RxMsgCnt[4]_i_5_n_0 RxMsgCnt[4]_i_1/I2}, {RxMsgCnt[4]_i_6_n_0 RxMsgCnt[4]_i_1/I3}, {RxMsgCnt[4]_i_7_n_0 RxMsgCnt[4]_i_1/I4}, {RxMsgCnt[4]_i_8_n_0 RxMsgCnt[4]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFA20000, 
LOC: SLICE_X75Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

RxMsgCnt[4]_i_10 - 
nets: {RxMsgCnt[4]_i_10_n_0 RxMsgCnt[4]_i_10/O}, {rx_data[2] RxMsgCnt[4]_i_10/I0}, {rx_data[1] RxMsgCnt[4]_i_10/I1}, {rx_data[5] RxMsgCnt[4]_i_10/I2}, {rx_data[3] RxMsgCnt[4]_i_10/I3}, {State[2]_i_4_n_0 RxMsgCnt[4]_i_10/I4}, {rx_wr RxMsgCnt[4]_i_10/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h00100000FFFFFFFF, 
LOC: SLICE_X76Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

RxMsgCnt[4]_i_11 - 
nets: {RxMsgCnt[4]_i_11_n_0 RxMsgCnt[4]_i_11/O}, {u_msg/cmd_reg_n_0_[9] RxMsgCnt[4]_i_11/I0}, {State[2]_i_5_n_0 RxMsgCnt[4]_i_11/I1}, {State[2]_i_4_n_0 RxMsgCnt[4]_i_11/I2}, {rx_data[3] RxMsgCnt[4]_i_11/I3}, {rx_data[5] RxMsgCnt[4]_i_11/I4}, {reg_wdata[31]_i_8_n_0 RxMsgCnt[4]_i_11/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFDFFFFF, 
LOC: SLICE_X75Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

RxMsgCnt[4]_i_2 - 
nets: {RxMsgCnt[4]_i_2_n_0 RxMsgCnt[4]_i_2/O}, {RxMsgCnt[4]_i_7_n_0 RxMsgCnt[4]_i_2/I0}, {RxMsgCnt[4]_i_6_n_0 RxMsgCnt[4]_i_2/I1}, {RxMsgCnt[4]_i_5_n_0 RxMsgCnt[4]_i_2/I2}, {u_msg/State_reg_n_0_[0] RxMsgCnt[4]_i_2/I3}, {RxMsgCnt[4]_i_9_n_0 RxMsgCnt[4]_i_2/I4}, {u_msg/State_reg_n_0_[1] RxMsgCnt[4]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAAA8A8A888888888, 
LOC: SLICE_X75Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

RxMsgCnt[4]_i_3 - 
nets: {RxMsgCnt[4]_i_3_n_0 RxMsgCnt[4]_i_3/O}, {u_msg/RxMsgCnt_reg_n_0_[4] RxMsgCnt[4]_i_3/I0}, {u_msg/RxMsgCnt_reg_n_0_[1] RxMsgCnt[4]_i_3/I1}, {u_msg/RxMsgCnt_reg_n_0_[0] RxMsgCnt[4]_i_3/I2}, {u_msg/RxMsgCnt_reg_n_0_[2] RxMsgCnt[4]_i_3/I3}, {u_msg/RxMsgCnt_reg_n_0_[3] RxMsgCnt[4]_i_3/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h6AAAAAAA, 
LOC: SLICE_X76Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

RxMsgCnt[4]_i_4 - 
nets: {RxMsgCnt[4]_i_4_n_0 RxMsgCnt[4]_i_4/O}, {u_msg/State_reg_n_0_[0] RxMsgCnt[4]_i_4/I0}, {reg_req_i_3_n_0 RxMsgCnt[4]_i_4/I1}, {u_msg/State_reg_n_0_[2] RxMsgCnt[4]_i_4/I2}, {RxMsgCnt[4]_i_10_n_0 RxMsgCnt[4]_i_4/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'hFFDF, 
LOC: SLICE_X76Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

RxMsgCnt[4]_i_5 - 
nets: {RxMsgCnt[4]_i_5_n_0 RxMsgCnt[4]_i_5/O}, {u_msg/State_reg_n_0_[2] RxMsgCnt[4]_i_5/I0}, {rx_wr RxMsgCnt[4]_i_5/I1}, {u_msg/cmd_reg_n_0_[8] RxMsgCnt[4]_i_5/I2}, {u_msg/cmd_reg_n_0_[10] RxMsgCnt[4]_i_5/I3}, {State[2]_i_6_n_0 RxMsgCnt[4]_i_5/I4}, {RxMsgCnt[4]_i_11_n_0 RxMsgCnt[4]_i_5/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000000004004, 
LOC: SLICE_X75Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

RxMsgCnt[4]_i_6 - 
nets: {RxMsgCnt[4]_i_6_n_0 RxMsgCnt[4]_i_6/O}, {reg_wdata[31]_i_5_n_0 RxMsgCnt[4]_i_6/I0}, {reg_req_i_3_n_0 RxMsgCnt[4]_i_6/I1}, {State[2]_i_2_n_0 RxMsgCnt[4]_i_6/I2}, {u_msg/State_reg_n_0_[2] RxMsgCnt[4]_i_6/I3}, {u_msg/State_reg_n_0_[1] RxMsgCnt[4]_i_6/I4}, {u_msg/State_reg_n_0_[0] RxMsgCnt[4]_i_6/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0002000000FF0200, 
LOC: SLICE_X75Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

RxMsgCnt[4]_i_7 - 
nets: {RxMsgCnt[4]_i_7_n_0 RxMsgCnt[4]_i_7/O}, {line_reset_n RxMsgCnt[4]_i_7/I0}, {u_msg/State_reg_n_0_[3] RxMsgCnt[4]_i_7/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X72Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

RxMsgCnt[4]_i_8 - 
nets: {RxMsgCnt[4]_i_8_n_0 RxMsgCnt[4]_i_8/O}, {u_msg/State_reg_n_0_[1] RxMsgCnt[4]_i_8/I0}, {u_msg/State_reg_n_0_[0] RxMsgCnt[4]_i_8/I1}, {u_msg/State_reg_n_0_[2] RxMsgCnt[4]_i_8/I2}, {State[2]_i_2_n_0 RxMsgCnt[4]_i_8/I3}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 16'hD0DD, 
LOC: SLICE_X74Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

RxMsgCnt[4]_i_9 - 
nets: {RxMsgCnt[4]_i_9_n_0 RxMsgCnt[4]_i_9/O}, {RxMsgCnt[4]_i_10_n_0 RxMsgCnt[4]_i_9/I0}, {u_msg/State_reg_n_0_[2] RxMsgCnt[4]_i_9/I1}, {reg_req_i_3_n_0 RxMsgCnt[4]_i_9/I2}, 
BEL: SLICEM.D5LUT, 
CLASS: cell, 
INIT: 8'h04, 
LOC: SLICE_X76Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

State[0]_i_1 - 
nets: {State[0]_i_1_n_0 State[0]_i_1/O}, {State[1]_i_2_n_0 State[0]_i_1/I0}, {u_msg/State_reg_n_0_[1] State[0]_i_1/I1}, {u_msg/State_reg_n_0_[0] State[0]_i_1/I2}, {u_msg/State_reg_n_0_[2] State[0]_i_1/I3}, {State[0]_i_2_n_0 State[0]_i_1/I4}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 32'hFFFF0040, 
LOC: SLICE_X72Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

State[0]_i_2 - 
nets: {State[0]_i_2_n_0 State[0]_i_2/O}, {State[2]_i_2_n_0 State[0]_i_2/I0}, {u_msg/State_reg_n_0_[2] State[0]_i_2/I1}, {u_msg/State_reg_n_0_[0] State[0]_i_2/I2}, {u_msg/State_reg_n_0_[3] State[0]_i_2/I3}, {u_msg/State_reg_n_0_[1] State[0]_i_2/I4}, {u_msg/NextState[0] State[0]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0300000800000008, 
LOC: SLICE_X72Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

State[1]_i_1 - 
nets: {State[1]_i_1_n_0 State[1]_i_1/O}, {u_msg/State_reg_n_0_[3] State[1]_i_1/I0}, {State[1]_i_2_n_0 State[1]_i_1/I1}, {u_msg/State_reg_n_0_[1] State[1]_i_1/I2}, {u_msg/NextState[1] State[1]_i_1/I3}, {u_msg/State_reg_n_0_[0] State[1]_i_1/I4}, {u_msg/State_reg_n_0_[2] State[1]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h050550503F3FFF7F, 
LOC: SLICE_X73Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

State[1]_i_2 - 
nets: {State[1]_i_2_n_0 State[1]_i_2/O}, {State[2]_i_2_n_0 State[1]_i_2/I0}, {u_msg/cmd_reg_n_0_[9] State[1]_i_2/I1}, {u_msg/State_reg_n_0_[3] State[1]_i_2/I2}, {u_msg/cmd_reg_n_0_[8] State[1]_i_2/I3}, {u_msg/cmd_reg_n_0_[10] State[1]_i_2/I4}, {State[2]_i_6_n_0 State[1]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFF7, 
LOC: SLICE_X73Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

State[2]_i_1 - 
nets: {State[2]_i_1_n_0 State[2]_i_1/O}, {State[2]_i_2_n_0 State[2]_i_1/I0}, {State[2]_i_3_n_0 State[2]_i_1/I1}, {u_msg/State_reg_n_0_[2] State[2]_i_1/I2}, {u_msg/State_reg_n_0_[1] State[2]_i_1/I3}, {u_msg/State_reg_n_0_[3] State[2]_i_1/I4}, {u_msg/State_reg_n_0_[0] State[2]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h000003F0000000A0, 
LOC: SLICE_X72Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

State[2]_i_2 - 
nets: {State[2]_i_2_n_0 State[2]_i_2/O}, {rx_data[2] State[2]_i_2/I0}, {rx_data[1] State[2]_i_2/I1}, {rx_data[5] State[2]_i_2/I2}, {rx_data[3] State[2]_i_2/I3}, {State[2]_i_4_n_0 State[2]_i_2/I4}, {State[2]_i_5_n_0 State[2]_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000000100000, 
LOC: SLICE_X76Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

State[2]_i_3 - 
nets: {State[2]_i_3_n_0 State[2]_i_3/O}, {State[2]_i_2_n_0 State[2]_i_3/I0}, {u_msg/cmd_reg_n_0_[9] State[2]_i_3/I1}, {State[2]_i_6_n_0 State[2]_i_3/I2}, {u_msg/cmd_reg_n_0_[10] State[2]_i_3/I3}, {u_msg/cmd_reg_n_0_[8] State[2]_i_3/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hF7FFFFF7, 
LOC: SLICE_X73Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

State[2]_i_4 - 
nets: {State[2]_i_4_n_0 State[2]_i_4/O}, {rx_data[4] State[2]_i_4/I0}, {rx_data[6] State[2]_i_4/I1}, {rx_data[7] State[2]_i_4/I2}, {rx_data[0] State[2]_i_4/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h0001, 
LOC: SLICE_X75Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

State[2]_i_5 - 
nets: {State[2]_i_5_n_0 State[2]_i_5/O}, {u_msg/RxMsgCnt_reg_n_0_[1] State[2]_i_5/I0}, {u_msg/RxMsgCnt_reg_n_0_[0] State[2]_i_5/I1}, {u_msg/RxMsgCnt_reg_n_0_[2] State[2]_i_5/I2}, {u_msg/RxMsgCnt_reg_n_0_[4] State[2]_i_5/I3}, {u_msg/RxMsgCnt_reg_n_0_[3] State[2]_i_5/I4}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 32'h00000001, 
LOC: SLICE_X76Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

State[2]_i_6 - 
nets: {State[2]_i_6_n_0 State[2]_i_6/O}, {State[2]_i_7_n_0 State[2]_i_6/I0}, {State[2]_i_8_n_0 State[2]_i_6/I1}, {u_msg/cmd_reg_n_0_[11] State[2]_i_6/I2}, {u_msg/cmd_reg_n_0_[14] State[2]_i_6/I3}, {u_msg/cmd_reg_n_0_[15] State[2]_i_6/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFEFF, 
LOC: SLICE_X74Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

State[2]_i_7 - 
nets: {State[2]_i_7_n_0 State[2]_i_7/O}, {u_msg/cmd0[10] State[2]_i_7/I0}, {u_msg/cmd0[12] State[2]_i_7/I1}, {u_msg/cmd0[9] State[2]_i_7/I2}, {u_msg/cmd0[11] State[2]_i_7/I3}, {u_msg/cmd_reg_n_0_[13] State[2]_i_7/I4}, {u_msg/cmd_reg_n_0_[12] State[2]_i_7/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFDFFFFFFFFFFFFFF, 
LOC: SLICE_X75Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

State[2]_i_8 - 
nets: {State[2]_i_8_n_0 State[2]_i_8/O}, {u_msg/cmd0[13] State[2]_i_8/I0}, {u_msg/cmd0[14] State[2]_i_8/I1}, {u_msg/cmd0[8] State[2]_i_8/I2}, {u_msg/cmd0[15] State[2]_i_8/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hFF7F, 
LOC: SLICE_X74Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

State[3]_i_1 - 
nets: {State[3]_i_1_n_0 State[3]_i_1/O}, {u_msg/State_reg_n_0_[3] State[3]_i_1/I0}, {State[3]_i_3_n_0 State[3]_i_1/I1}, {State[3]_i_4_n_0 State[3]_i_1/I2}, {State[3]_i_5_n_0 State[3]_i_1/I3}, {State[3]_i_6_n_0 State[3]_i_1/I4}, {State[3]_i_7_n_0 State[3]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFF15150500, 
LOC: SLICE_X72Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

State[3]_i_2 - 
nets: {State[3]_i_2_n_0 State[3]_i_2/O}, {u_msg/State_reg_n_0_[1] State[3]_i_2/I0}, {u_msg/State_reg_n_0_[3] State[3]_i_2/I1}, {u_msg/NextState[3] State[3]_i_2/I2}, {u_msg/State_reg_n_0_[0] State[3]_i_2/I3}, {u_msg/State_reg_n_0_[2] State[3]_i_2/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h222255F7, 
LOC: SLICE_X73Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

State[3]_i_3 - 
nets: {State[3]_i_3_n_0 State[3]_i_3/O}, {u_msg/State_reg_n_0_[1] State[3]_i_3/I0}, {u_msg/State_reg_n_0_[0] State[3]_i_3/I1}, {u_msg/State_reg_n_0_[2] State[3]_i_3/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X72Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

State[3]_i_4 - 
nets: {State[3]_i_4_n_0 State[3]_i_4/O}, {reg_req_i_3_n_0 State[3]_i_4/I0}, {State[2]_i_2_n_0 State[3]_i_4/I1}, {reg_wdata[31]_i_5_n_0 State[3]_i_4/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'h1F, 
LOC: SLICE_X74Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

State[3]_i_5 - 
nets: {State[3]_i_5_n_0 State[3]_i_5/O}, {u_msg/State_reg_n_0_[0] State[3]_i_5/I0}, {u_msg/State_reg_n_0_[1] State[3]_i_5/I1}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X68Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

State[3]_i_6 - 
nets: {State[3]_i_6_n_0 State[3]_i_6/O}, {rx_wr State[3]_i_6/I0}, {reg_req_i_3_n_0 State[3]_i_6/I1}, {u_msg/State_reg_n_0_[2] State[3]_i_6/I2}, {u_msg/State_reg_n_0_[1] State[3]_i_6/I3}, {reg_ack State[3]_i_6/I4}, {u_msg/State_reg_n_0_[0] State[3]_i_6/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h8F8F8F8FFF0F0F0F, 
LOC: SLICE_X72Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

State[3]_i_7 - 
nets: {State[3]_i_7_n_0 State[3]_i_7/O}, {reg_ack State[3]_i_7/I0}, {u_msg/State_reg_n_0_[2] State[3]_i_7/I1}, {u_msg/State_reg_n_0_[0] State[3]_i_7/I2}, {u_msg/State_reg_n_0_[3] State[3]_i_7/I3}, {u_msg/State_reg_n_0_[1] State[3]_i_7/I4}, {TxMsgSize[4]_i_4_n_0 State[3]_i_7/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0300320000003200, 
LOC: SLICE_X69Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

TxMsgBuf[100]_i_1 - 
nets: {u_msg/TxMsgBuf[100] TxMsgBuf[100]_i_1/O}, {u_msg/TxMsgBuf_reg_n_0_[92] TxMsgBuf[100]_i_1/I0}, {u_msg/State_reg_n_0_[2] TxMsgBuf[100]_i_1/I1}, {TxMsgBuf[102]_i_2_n_0 TxMsgBuf[100]_i_1/I2}, {u_msg/State_reg_n_0_[3] TxMsgBuf[100]_i_1/I3}, {u_msg/State_reg_n_0_[0] TxMsgBuf[100]_i_1/I4}, {u_msg/State_reg_n_0_[1] TxMsgBuf[100]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h223322330FFFFF00, 
LOC: SLICE_X68Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

TxMsgBuf[101]_i_1 - 
nets: {u_msg/TxMsgBuf[101] TxMsgBuf[101]_i_1/O}, {TxMsgBuf[126]_i_2_n_0 TxMsgBuf[101]_i_1/I0}, {u_msg/TxMsgBuf_reg_n_0_[93] TxMsgBuf[101]_i_1/I1}, {TxMsgBuf[126]_i_3_n_0 TxMsgBuf[101]_i_1/I2}, {reg_rdata[19] TxMsgBuf[101]_i_1/I3}, {reg_rdata[18] TxMsgBuf[101]_i_1/I4}, {reg_rdata[17] TxMsgBuf[101]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0EEE0EEE0EEEEEEE, 
LOC: SLICE_X72Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

TxMsgBuf[102]_i_1 - 
nets: {u_msg/TxMsgBuf[102] TxMsgBuf[102]_i_1/O}, {TxMsgBuf[102]_i_2_n_0 TxMsgBuf[102]_i_1/I0}, {u_msg/State_reg_n_0_[1] TxMsgBuf[102]_i_1/I1}, {u_msg/TxMsgBuf_reg_n_0_[94] TxMsgBuf[102]_i_1/I2}, {u_msg/State_reg_n_0_[3] TxMsgBuf[102]_i_1/I3}, {u_msg/State_reg_n_0_[0] TxMsgBuf[102]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hA200F333, 
LOC: SLICE_X73Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

TxMsgBuf[102]_i_2 - 
nets: {TxMsgBuf[102]_i_2_n_0 TxMsgBuf[102]_i_2/O}, {reg_rdata[19] TxMsgBuf[102]_i_2/I0}, {reg_rdata[18] TxMsgBuf[102]_i_2/I1}, {reg_rdata[17] TxMsgBuf[102]_i_2/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hA8, 
LOC: SLICE_X71Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

TxMsgBuf[104]_i_1 - 
nets: {u_msg/TxMsgBuf[104] TxMsgBuf[104]_i_1/O}, {u_msg/TxMsgBuf_reg_n_0_[96] TxMsgBuf[104]_i_1/I0}, {u_msg/State_reg_n_0_[0] TxMsgBuf[104]_i_1/I1}, {u_msg/State_reg_n_0_[1] TxMsgBuf[104]_i_1/I2}, {u_msg/State_reg_n_0_[3] TxMsgBuf[104]_i_1/I3}, {reg_rdata[20] TxMsgBuf[104]_i_1/I4}, {TxMsgBuf[110]_i_2_n_0 TxMsgBuf[104]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h2303AF03AF032303, 
LOC: SLICE_X72Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

TxMsgBuf[105]_i_1 - 
nets: {u_msg/TxMsgBuf[105] TxMsgBuf[105]_i_1/O}, {TxMsgBuf[105]_i_2_n_0 TxMsgBuf[105]_i_1/I0}, {u_msg/State_reg_n_0_[3] TxMsgBuf[105]_i_1/I1}, {u_msg/State_reg_n_0_[1] TxMsgBuf[105]_i_1/I2}, {u_msg/TxMsgBuf_reg_n_0_[97] TxMsgBuf[105]_i_1/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h8808, 
LOC: SLICE_X72Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

TxMsgBuf[105]_i_2 - 
nets: {TxMsgBuf[105]_i_2_n_0 TxMsgBuf[105]_i_2/O}, {reg_rdata[21] TxMsgBuf[105]_i_2/I0}, {reg_rdata[20] TxMsgBuf[105]_i_2/I1}, {reg_rdata[23] TxMsgBuf[105]_i_2/I2}, {reg_rdata[22] TxMsgBuf[105]_i_2/I3}, {u_msg/State_reg_n_0_[0] TxMsgBuf[105]_i_2/I4}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 32'h9A8AFFFF, 
LOC: SLICE_X72Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

TxMsgBuf[106]_i_1 - 
nets: {u_msg/TxMsgBuf[106] TxMsgBuf[106]_i_1/O}, {TxMsgBuf[106]_i_2_n_0 TxMsgBuf[106]_i_1/I0}, {u_msg/State_reg_n_0_[2] TxMsgBuf[106]_i_1/I1}, {u_msg/State_reg_n_0_[1] TxMsgBuf[106]_i_1/I2}, {u_msg/State_reg_n_0_[3] TxMsgBuf[106]_i_1/I3}, {u_msg/TxMsgBuf_reg_n_0_[98] TxMsgBuf[106]_i_1/I4}, {u_msg/State_reg_n_0_[0] TxMsgBuf[106]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFEEEEEEEFEEFEEEF, 
LOC: SLICE_X70Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

TxMsgBuf[106]_i_2 - 
nets: {TxMsgBuf[106]_i_2_n_0 TxMsgBuf[106]_i_2/O}, {reg_rdata[23] TxMsgBuf[106]_i_2/I0}, {reg_rdata[20] TxMsgBuf[106]_i_2/I1}, {reg_rdata[21] TxMsgBuf[106]_i_2/I2}, {u_msg/State_reg_n_0_[0] TxMsgBuf[106]_i_2/I3}, {u_msg/State_reg_n_0_[3] TxMsgBuf[106]_i_2/I4}, {reg_rdata[22] TxMsgBuf[106]_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hFD00000000000000, 
LOC: SLICE_X70Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

TxMsgBuf[107]_i_1 - 
nets: {u_msg/TxMsgBuf[107] TxMsgBuf[107]_i_1/O}, {reg_rdata[23] TxMsgBuf[107]_i_1/I0}, {TxMsgBuf[107]_i_2_n_0 TxMsgBuf[107]_i_1/I1}, {u_msg/TxMsgBuf_reg_n_0_[99] TxMsgBuf[107]_i_1/I2}, {u_msg/State_reg_n_0_[3] TxMsgBuf[107]_i_1/I3}, {u_msg/State_reg_n_0_[1] TxMsgBuf[107]_i_1/I4}, {u_msg/State_reg_n_0_[0] TxMsgBuf[107]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hF8008800F00000FF, 
LOC: SLICE_X70Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

TxMsgBuf[107]_i_2 - 
nets: {TxMsgBuf[107]_i_2_n_0 TxMsgBuf[107]_i_2/O}, {reg_rdata[21] TxMsgBuf[107]_i_2/I0}, {reg_rdata[22] TxMsgBuf[107]_i_2/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X70Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

TxMsgBuf[108]_i_1 - 
nets: {u_msg/TxMsgBuf[108] TxMsgBuf[108]_i_1/O}, {TxMsgBuf[110]_i_2_n_0 TxMsgBuf[108]_i_1/I0}, {u_msg/State_reg_n_0_[0] TxMsgBuf[108]_i_1/I1}, {u_msg/State_reg_n_0_[3] TxMsgBuf[108]_i_1/I2}, {u_msg/State_reg_n_0_[1] TxMsgBuf[108]_i_1/I3}, {u_msg/TxMsgBuf_reg_n_0_[100] TxMsgBuf[108]_i_1/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h70700070, 
LOC: SLICE_X69Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

TxMsgBuf[109]_i_1 - 
nets: {u_msg/TxMsgBuf[109] TxMsgBuf[109]_i_1/O}, {TxMsgBuf[126]_i_2_n_0 TxMsgBuf[109]_i_1/I0}, {u_msg/TxMsgBuf_reg_n_0_[101] TxMsgBuf[109]_i_1/I1}, {TxMsgBuf[126]_i_3_n_0 TxMsgBuf[109]_i_1/I2}, {reg_rdata[23] TxMsgBuf[109]_i_1/I3}, {reg_rdata[22] TxMsgBuf[109]_i_1/I4}, {reg_rdata[21] TxMsgBuf[109]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0EEE0EEE0EEEEEEE, 
LOC: SLICE_X72Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

TxMsgBuf[110]_i_1 - 
nets: {u_msg/TxMsgBuf[110] TxMsgBuf[110]_i_1/O}, {TxMsgBuf[110]_i_2_n_0 TxMsgBuf[110]_i_1/I0}, {u_msg/State_reg_n_0_[2] TxMsgBuf[110]_i_1/I1}, {u_msg/State_reg_n_0_[1] TxMsgBuf[110]_i_1/I2}, {u_msg/State_reg_n_0_[3] TxMsgBuf[110]_i_1/I3}, {u_msg/State_reg_n_0_[0] TxMsgBuf[110]_i_1/I4}, {u_msg/TxMsgBuf_reg_n_0_[102] TxMsgBuf[110]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAA00FFCF8A00CFCF, 
LOC: SLICE_X69Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

TxMsgBuf[110]_i_2 - 
nets: {TxMsgBuf[110]_i_2_n_0 TxMsgBuf[110]_i_2/O}, {reg_rdata[23] TxMsgBuf[110]_i_2/I0}, {reg_rdata[22] TxMsgBuf[110]_i_2/I1}, {reg_rdata[21] TxMsgBuf[110]_i_2/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hA8, 
LOC: SLICE_X72Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

TxMsgBuf[112]_i_1 - 
nets: {u_msg/TxMsgBuf[112] TxMsgBuf[112]_i_1/O}, {TxMsgBuf[126]_i_2_n_0 TxMsgBuf[112]_i_1/I0}, {u_msg/TxMsgBuf_reg_n_0_[104] TxMsgBuf[112]_i_1/I1}, {reg_rdata[24] TxMsgBuf[112]_i_1/I2}, {TxMsgBuf[112]_i_2_n_0 TxMsgBuf[112]_i_1/I3}, {u_msg/State_reg_n_0_[0] TxMsgBuf[112]_i_1/I4}, {u_msg/State_reg_n_0_[3] TxMsgBuf[112]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0EE0EEEEEEEEEEEE, 
LOC: SLICE_X71Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

TxMsgBuf[112]_i_2 - 
nets: {TxMsgBuf[112]_i_2_n_0 TxMsgBuf[112]_i_2/O}, {reg_rdata[27] TxMsgBuf[112]_i_2/I0}, {reg_rdata[26] TxMsgBuf[112]_i_2/I1}, {reg_rdata[25] TxMsgBuf[112]_i_2/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hA8, 
LOC: SLICE_X70Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

TxMsgBuf[113]_i_1 - 
nets: {u_msg/TxMsgBuf[113] TxMsgBuf[113]_i_1/O}, {TxMsgBuf[113]_i_2_n_0 TxMsgBuf[113]_i_1/I0}, {u_msg/TxMsgBuf_reg_n_0_[105] TxMsgBuf[113]_i_1/I1}, {u_msg/State_reg_n_0_[3] TxMsgBuf[113]_i_1/I2}, {u_msg/State_reg_n_0_[1] TxMsgBuf[113]_i_1/I3}, {u_msg/State_reg_n_0_[0] TxMsgBuf[113]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hEAAAEAAF, 
LOC: SLICE_X70Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

TxMsgBuf[113]_i_2 - 
nets: {TxMsgBuf[113]_i_2_n_0 TxMsgBuf[113]_i_2/O}, {u_msg/State_reg_n_0_[3] TxMsgBuf[113]_i_2/I0}, {u_msg/State_reg_n_0_[0] TxMsgBuf[113]_i_2/I1}, {reg_rdata[26] TxMsgBuf[113]_i_2/I2}, {reg_rdata[25] TxMsgBuf[113]_i_2/I3}, {reg_rdata[27] TxMsgBuf[113]_i_2/I4}, {reg_rdata[24] TxMsgBuf[113]_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h8800880000808800, 
LOC: SLICE_X70Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

TxMsgBuf[114]_i_1 - 
nets: {u_msg/TxMsgBuf[114] TxMsgBuf[114]_i_1/O}, {TxMsgBuf[126]_i_2_n_0 TxMsgBuf[114]_i_1/I0}, {u_msg/TxMsgBuf_reg_n_0_[106] TxMsgBuf[114]_i_1/I1}, {reg_rdata[26] TxMsgBuf[114]_i_1/I2}, {TxMsgBuf[114]_i_2_n_0 TxMsgBuf[114]_i_1/I3}, {reg_rdata[25] TxMsgBuf[114]_i_1/I4}, {TxMsgBuf[126]_i_3_n_0 TxMsgBuf[114]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hE0E0E000EEEEEEEE, 
LOC: SLICE_X70Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

TxMsgBuf[114]_i_2 - 
nets: {TxMsgBuf[114]_i_2_n_0 TxMsgBuf[114]_i_2/O}, {reg_rdata[24] TxMsgBuf[114]_i_2/I0}, {reg_rdata[27] TxMsgBuf[114]_i_2/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'hB, 
LOC: SLICE_X70Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

TxMsgBuf[115]_i_1 - 
nets: {u_msg/TxMsgBuf[115] TxMsgBuf[115]_i_1/O}, {u_msg/State_reg_n_0_[0] TxMsgBuf[115]_i_1/I0}, {reg_rdata[27] TxMsgBuf[115]_i_1/I1}, {TxMsgBuf[115]_i_2_n_0 TxMsgBuf[115]_i_1/I2}, {u_msg/State_reg_n_0_[1] TxMsgBuf[115]_i_1/I3}, {u_msg/TxMsgBuf_reg_n_0_[107] TxMsgBuf[115]_i_1/I4}, {TxMsgBuf[115]_i_3_n_0 TxMsgBuf[115]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFF808080FFFFFFFF, 
LOC: SLICE_X70Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

TxMsgBuf[115]_i_2 - 
nets: {TxMsgBuf[115]_i_2_n_0 TxMsgBuf[115]_i_2/O}, {reg_rdata[25] TxMsgBuf[115]_i_2/I0}, {reg_rdata[26] TxMsgBuf[115]_i_2/I1}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X70Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

TxMsgBuf[115]_i_3 - 
nets: {TxMsgBuf[115]_i_3_n_0 TxMsgBuf[115]_i_3/O}, {u_msg/State_reg_n_0_[3] TxMsgBuf[115]_i_3/I0}, {u_msg/State_reg_n_0_[2] TxMsgBuf[115]_i_3/I1}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X68Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

TxMsgBuf[116]_i_1 - 
nets: {u_msg/TxMsgBuf[116] TxMsgBuf[116]_i_1/O}, {reg_rdata[27] TxMsgBuf[116]_i_1/I0}, {reg_rdata[26] TxMsgBuf[116]_i_1/I1}, {reg_rdata[25] TxMsgBuf[116]_i_1/I2}, {TxMsgBuf[126]_i_3_n_0 TxMsgBuf[116]_i_1/I3}, {TxMsgSize[2]_i_2_n_0 TxMsgBuf[116]_i_1/I4}, {u_msg/TxMsgBuf_reg_n_0_[108] TxMsgBuf[116]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFF570057005700, 
LOC: SLICE_X69Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

TxMsgBuf[117]_i_1 - 
nets: {u_msg/TxMsgBuf[117] TxMsgBuf[117]_i_1/O}, {TxMsgBuf[126]_i_2_n_0 TxMsgBuf[117]_i_1/I0}, {u_msg/TxMsgBuf_reg_n_0_[109] TxMsgBuf[117]_i_1/I1}, {TxMsgBuf[126]_i_3_n_0 TxMsgBuf[117]_i_1/I2}, {reg_rdata[27] TxMsgBuf[117]_i_1/I3}, {reg_rdata[26] TxMsgBuf[117]_i_1/I4}, {reg_rdata[25] TxMsgBuf[117]_i_1/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h0EEE0EEE0EEEEEEE, 
LOC: SLICE_X70Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

TxMsgBuf[118]_i_1 - 
nets: {u_msg/TxMsgBuf[118] TxMsgBuf[118]_i_1/O}, {TxMsgBuf[126]_i_2_n_0 TxMsgBuf[118]_i_1/I0}, {u_msg/TxMsgBuf_reg_n_0_[110] TxMsgBuf[118]_i_1/I1}, {reg_rdata[27] TxMsgBuf[118]_i_1/I2}, {reg_rdata[26] TxMsgBuf[118]_i_1/I3}, {reg_rdata[25] TxMsgBuf[118]_i_1/I4}, {TxMsgBuf[126]_i_3_n_0 TxMsgBuf[118]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hE0E0E000EEEEEEEE, 
LOC: SLICE_X69Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

TxMsgBuf[120]_i_1 - 
nets: {u_msg/TxMsgBuf[120] TxMsgBuf[120]_i_1/O}, {u_msg/State_reg_n_0_[0] TxMsgBuf[120]_i_1/I0}, {reg_rdata[28] TxMsgBuf[120]_i_1/I1}, {TxMsgBuf[125]_i_2_n_0 TxMsgBuf[120]_i_1/I2}, {u_msg/TxMsgBuf[18] TxMsgBuf[120]_i_1/I3}, {u_msg/TxMsgBuf_reg_n_0_[112] TxMsgBuf[120]_i_1/I4}, {TxMsgSize[2]_i_2_n_0 TxMsgBuf[120]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFF28FF28FF28, 
LOC: SLICE_X69Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

TxMsgBuf[121]_i_1 - 
nets: {u_msg/TxMsgBuf[121] TxMsgBuf[121]_i_1/O}, {TxMsgBuf[126]_i_2_n_0 TxMsgBuf[121]_i_1/I0}, {u_msg/TxMsgBuf_reg_n_0_[113] TxMsgBuf[121]_i_1/I1}, {reg_rdata[30] TxMsgBuf[121]_i_1/I2}, {TxMsgBuf[121]_i_2_n_0 TxMsgBuf[121]_i_1/I3}, {reg_rdata[29] TxMsgBuf[121]_i_1/I4}, {TxMsgBuf[126]_i_3_n_0 TxMsgBuf[121]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00EEE000EEEEEEEE, 
LOC: SLICE_X68Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

TxMsgBuf[121]_i_2 - 
nets: {TxMsgBuf[121]_i_2_n_0 TxMsgBuf[121]_i_2/O}, {reg_rdata[31] TxMsgBuf[121]_i_2/I0}, {reg_rdata[28] TxMsgBuf[121]_i_2/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X68Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

TxMsgBuf[122]_i_1 - 
nets: {u_msg/TxMsgBuf[122] TxMsgBuf[122]_i_1/O}, {TxMsgBuf[122]_i_2_n_0 TxMsgBuf[122]_i_1/I0}, {u_msg/TxMsgBuf_reg_n_0_[114] TxMsgBuf[122]_i_1/I1}, {u_msg/State_reg_n_0_[3] TxMsgBuf[122]_i_1/I2}, {u_msg/State_reg_n_0_[1] TxMsgBuf[122]_i_1/I3}, {u_msg/State_reg_n_0_[0] TxMsgBuf[122]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hEFAFEAAA, 
LOC: SLICE_X69Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

TxMsgBuf[122]_i_2 - 
nets: {TxMsgBuf[122]_i_2_n_0 TxMsgBuf[122]_i_2/O}, {reg_rdata[31] TxMsgBuf[122]_i_2/I0}, {reg_rdata[28] TxMsgBuf[122]_i_2/I1}, {reg_rdata[29] TxMsgBuf[122]_i_2/I2}, {reg_rdata[30] TxMsgBuf[122]_i_2/I3}, {u_msg/State_reg_n_0_[0] TxMsgBuf[122]_i_2/I4}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 32'hFD000000, 
LOC: SLICE_X69Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

TxMsgBuf[123]_i_1 - 
nets: {u_msg/TxMsgBuf[123] TxMsgBuf[123]_i_1/O}, {u_msg/State_reg_n_0_[3] TxMsgBuf[123]_i_1/I0}, {u_msg/State_reg_n_0_[1] TxMsgBuf[123]_i_1/I1}, {u_msg/TxMsgBuf_reg_n_0_[115] TxMsgBuf[123]_i_1/I2}, {TxMsgBuf[123]_i_2_n_0 TxMsgBuf[123]_i_1/I3}, {reg_rdata[31] TxMsgBuf[123]_i_1/I4}, {u_msg/State_reg_n_0_[0] TxMsgBuf[123]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAA80808080808080, 
LOC: SLICE_X68Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

TxMsgBuf[123]_i_2 - 
nets: {TxMsgBuf[123]_i_2_n_0 TxMsgBuf[123]_i_2/O}, {reg_rdata[29] TxMsgBuf[123]_i_2/I0}, {reg_rdata[30] TxMsgBuf[123]_i_2/I1}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X68Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

TxMsgBuf[124]_i_1 - 
nets: {u_msg/TxMsgBuf[124] TxMsgBuf[124]_i_1/O}, {u_msg/TxMsgBuf_reg_n_0_[116] TxMsgBuf[124]_i_1/I0}, {u_msg/State_reg_n_0_[2] TxMsgBuf[124]_i_1/I1}, {TxMsgBuf[125]_i_2_n_0 TxMsgBuf[124]_i_1/I2}, {u_msg/State_reg_n_0_[3] TxMsgBuf[124]_i_1/I3}, {u_msg/State_reg_n_0_[0] TxMsgBuf[124]_i_1/I4}, {u_msg/State_reg_n_0_[1] TxMsgBuf[124]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h223322330FFFFF00, 
LOC: SLICE_X69Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

TxMsgBuf[125]_i_1 - 
nets: {u_msg/TxMsgBuf[125] TxMsgBuf[125]_i_1/O}, {TxMsgBuf[125]_i_2_n_0 TxMsgBuf[125]_i_1/I0}, {u_msg/State_reg_n_0_[1] TxMsgBuf[125]_i_1/I1}, {u_msg/TxMsgBuf_reg_n_0_[117] TxMsgBuf[125]_i_1/I2}, {u_msg/State_reg_n_0_[3] TxMsgBuf[125]_i_1/I3}, {u_msg/State_reg_n_0_[2] TxMsgBuf[125]_i_1/I4}, {u_msg/State_reg_n_0_[0] TxMsgBuf[125]_i_1/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hDDFFD5FFCCCCC0CC, 
LOC: SLICE_X70Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

TxMsgBuf[125]_i_2 - 
nets: {TxMsgBuf[125]_i_2_n_0 TxMsgBuf[125]_i_2/O}, {reg_rdata[31] TxMsgBuf[125]_i_2/I0}, {reg_rdata[30] TxMsgBuf[125]_i_2/I1}, {reg_rdata[29] TxMsgBuf[125]_i_2/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hA8, 
LOC: SLICE_X69Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

TxMsgBuf[126]_i_1 - 
nets: {u_msg/TxMsgBuf[126] TxMsgBuf[126]_i_1/O}, {TxMsgBuf[126]_i_2_n_0 TxMsgBuf[126]_i_1/I0}, {u_msg/TxMsgBuf_reg_n_0_[118] TxMsgBuf[126]_i_1/I1}, {reg_rdata[31] TxMsgBuf[126]_i_1/I2}, {reg_rdata[30] TxMsgBuf[126]_i_1/I3}, {reg_rdata[29] TxMsgBuf[126]_i_1/I4}, {TxMsgBuf[126]_i_3_n_0 TxMsgBuf[126]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hE0E0E000EEEEEEEE, 
LOC: SLICE_X68Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

TxMsgBuf[126]_i_2 - 
nets: {TxMsgBuf[126]_i_2_n_0 TxMsgBuf[126]_i_2/O}, {u_msg/State_reg_n_0_[2] TxMsgBuf[126]_i_2/I0}, {u_msg/State_reg_n_0_[3] TxMsgBuf[126]_i_2/I1}, {u_msg/State_reg_n_0_[1] TxMsgBuf[126]_i_2/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hBF, 
LOC: SLICE_X68Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

TxMsgBuf[126]_i_3 - 
nets: {TxMsgBuf[126]_i_3_n_0 TxMsgBuf[126]_i_3/O}, {u_msg/State_reg_n_0_[0] TxMsgBuf[126]_i_3/I0}, {u_msg/State_reg_n_0_[3] TxMsgBuf[126]_i_3/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X73Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

TxMsgBuf[13]_i_1 - 
nets: {TxMsgBuf[13]_i_1_n_0 TxMsgBuf[13]_i_1/O}, {u_msg/TxMsgBuf_reg_n_0_[5] TxMsgBuf[13]_i_1/I0}, {u_msg/State_reg_n_0_[1] TxMsgBuf[13]_i_1/I1}, {u_msg/State_reg_n_0_[3] TxMsgBuf[13]_i_1/I2}, {u_msg/State_reg_n_0_[2] TxMsgBuf[13]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hFFBF, 
LOC: SLICE_X64Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

TxMsgBuf[17]_i_1 - 
nets: {TxMsgBuf[17]_i_1_n_0 TxMsgBuf[17]_i_1/O}, {u_msg/State_reg_n_0_[1] TxMsgBuf[17]_i_1/I0}, {u_msg/State_reg_n_0_[3] TxMsgBuf[17]_i_1/I1}, {u_msg/TxMsgBuf_reg_n_0_[30] TxMsgBuf[17]_i_1/I2}, {u_msg/State_reg_n_0_[0] TxMsgBuf[17]_i_1/I3}, {u_msg/State_reg_n_0_[2] TxMsgBuf[17]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hFFAAFF80, 
LOC: SLICE_X66Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

TxMsgBuf[18]_i_1 - 
nets: {u_msg/TxMsgBuf[18] TxMsgBuf[18]_i_1/O}, {u_msg/State_reg_n_0_[1] TxMsgBuf[18]_i_1/I0}, {u_msg/State_reg_n_0_[2] TxMsgBuf[18]_i_1/I1}, {u_msg/State_reg_n_0_[3] TxMsgBuf[18]_i_1/I2}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 8'hCD, 
LOC: SLICE_X69Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

TxMsgBuf[20]_i_1 - 
nets: {u_msg/TxMsgBuf[20] TxMsgBuf[20]_i_1/O}, {u_msg/State_reg_n_0_[2] TxMsgBuf[20]_i_1/I0}, {u_msg/State_reg_n_0_[1] TxMsgBuf[20]_i_1/I1}, {u_msg/State_reg_n_0_[3] TxMsgBuf[20]_i_1/I2}, {u_msg/TxMsgBuf_reg_n_0_[22] TxMsgBuf[20]_i_1/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hEBAB, 
LOC: SLICE_X66Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

TxMsgBuf[22]_i_1 - 
nets: {u_msg/TxMsgBuf[1] TxMsgBuf[22]_i_1/O}, {u_msg/State_reg_n_0_[1] TxMsgBuf[22]_i_1/I0}, {u_msg/State_reg_n_0_[0] TxMsgBuf[22]_i_1/I1}, {u_msg/State_reg_n_0_[3] TxMsgBuf[22]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X68Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

TxMsgBuf[24]_i_1 - 
nets: {u_msg/TxMsgBuf[24] TxMsgBuf[24]_i_1/O}, {u_msg/State_reg_n_0_[1] TxMsgBuf[24]_i_1/I0}, {u_msg/State_reg_n_0_[3] TxMsgBuf[24]_i_1/I1}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X70Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

TxMsgBuf[25]_i_1 - 
nets: {TxMsgBuf[25]_i_1_n_0 TxMsgBuf[25]_i_1/O}, {u_msg/TxMsgBuf_reg_n_0_[17] TxMsgBuf[25]_i_1/I0}, {u_msg/State_reg_n_0_[3] TxMsgBuf[25]_i_1/I1}, {u_msg/State_reg_n_0_[1] TxMsgBuf[25]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h80, 
LOC: SLICE_X65Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

TxMsgBuf[26]_i_1 - 
nets: {TxMsgBuf[26]_i_1_n_0 TxMsgBuf[26]_i_1/O}, {u_msg/TxMsgBuf_reg_n_0_[18] TxMsgBuf[26]_i_1/I0}, {u_msg/State_reg_n_0_[3] TxMsgBuf[26]_i_1/I1}, {u_msg/State_reg_n_0_[1] TxMsgBuf[26]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h80, 
LOC: SLICE_X65Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

TxMsgBuf[28]_i_1 - 
nets: {TxMsgBuf[28]_i_1_n_0 TxMsgBuf[28]_i_1/O}, {u_msg/TxMsgBuf_reg_n_0_[20] TxMsgBuf[28]_i_1/I0}, {u_msg/State_reg_n_0_[3] TxMsgBuf[28]_i_1/I1}, {u_msg/State_reg_n_0_[1] TxMsgBuf[28]_i_1/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'h80, 
LOC: SLICE_X65Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

TxMsgBuf[30]_i_1 - 
nets: {u_msg/TxMsgBuf[30] TxMsgBuf[30]_i_1/O}, {u_msg/TxMsgBuf_reg_n_0_[22] TxMsgBuf[30]_i_1/I0}, {u_msg/State_reg_n_0_[3] TxMsgBuf[30]_i_1/I1}, {u_msg/State_reg_n_0_[1] TxMsgBuf[30]_i_1/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'h83, 
LOC: SLICE_X66Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

TxMsgBuf[32]_i_1 - 
nets: {u_msg/TxMsgBuf[32] TxMsgBuf[32]_i_1/O}, {u_msg/State_reg_n_0_[3] TxMsgBuf[32]_i_1/I0}, {u_msg/State_reg_n_0_[0] TxMsgBuf[32]_i_1/I1}, {u_msg/TxMsgBuf_reg_n_0_[24] TxMsgBuf[32]_i_1/I2}, {u_msg/State_reg_n_0_[1] TxMsgBuf[32]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h2011, 
LOC: SLICE_X65Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

TxMsgBuf[33]_i_1 - 
nets: {TxMsgBuf[33]_i_1_n_0 TxMsgBuf[33]_i_1/O}, {u_msg/State_reg_n_0_[2] TxMsgBuf[33]_i_1/I0}, {u_msg/State_reg_n_0_[1] TxMsgBuf[33]_i_1/I1}, {TxMsgBuf[54]_i_1_n_0 TxMsgBuf[33]_i_1/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h80, 
LOC: SLICE_X65Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

TxMsgBuf[33]_i_2 - 
nets: {TxMsgBuf[33]_i_2_n_0 TxMsgBuf[33]_i_2/O}, {u_msg/TxMsgBuf_reg_n_0_[25] TxMsgBuf[33]_i_2/I0}, {u_msg/State_reg_n_0_[3] TxMsgBuf[33]_i_2/I1}, {u_msg/State_reg_n_0_[1] TxMsgBuf[33]_i_2/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'h80, 
LOC: SLICE_X65Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

TxMsgBuf[34]_i_1 - 
nets: {u_msg/TxMsgBuf[34] TxMsgBuf[34]_i_1/O}, {u_msg/TxMsgBuf_reg_n_0_[26] TxMsgBuf[34]_i_1/I0}, {u_msg/State_reg_n_0_[3] TxMsgBuf[34]_i_1/I1}, {u_msg/State_reg_n_0_[1] TxMsgBuf[34]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h83, 
LOC: SLICE_X65Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

TxMsgBuf[35]_i_1 - 
nets: {TxMsgBuf[35]_i_1_n_0 TxMsgBuf[35]_i_1/O}, {u_msg/State_reg_n_0_[2] TxMsgBuf[35]_i_1/I0}, {u_msg/State_reg_n_0_[1] TxMsgBuf[35]_i_1/I1}, {u_msg/State_reg_n_0_[3] TxMsgBuf[35]_i_1/I2}, {u_msg/TxMsgBuf_reg_n_0_[25] TxMsgBuf[35]_i_1/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hEBAB, 
LOC: SLICE_X64Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

TxMsgBuf[36]_i_1 - 
nets: {u_msg/TxMsgBuf[36] TxMsgBuf[36]_i_1/O}, {u_msg/State_reg_n_0_[0] TxMsgBuf[36]_i_1/I0}, {u_msg/State_reg_n_0_[1] TxMsgBuf[36]_i_1/I1}, {u_msg/State_reg_n_0_[3] TxMsgBuf[36]_i_1/I2}, {u_msg/TxMsgBuf_reg_n_0_[28] TxMsgBuf[36]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hEAAA, 
LOC: SLICE_X65Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

TxMsgBuf[37]_i_1 - 
nets: {u_msg/TxMsgBuf[37] TxMsgBuf[37]_i_1/O}, {u_msg/State_reg_n_0_[2] TxMsgBuf[37]_i_1/I0}, {u_msg/TxMsgBuf_reg_n_0_[29] TxMsgBuf[37]_i_1/I1}, {u_msg/State_reg_n_0_[1] TxMsgBuf[37]_i_1/I2}, {u_msg/State_reg_n_0_[3] TxMsgBuf[37]_i_1/I3}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 16'h4F5F, 
LOC: SLICE_X66Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

TxMsgBuf[38]_i_1 - 
nets: {u_msg/TxMsgBuf[38] TxMsgBuf[38]_i_1/O}, {u_msg/TxMsgBuf_reg_n_0_[30] TxMsgBuf[38]_i_1/I0}, {u_msg/State_reg_n_0_[3] TxMsgBuf[38]_i_1/I1}, {u_msg/State_reg_n_0_[1] TxMsgBuf[38]_i_1/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'h83, 
LOC: SLICE_X66Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

TxMsgBuf[40]_i_1 - 
nets: {TxMsgBuf[40]_i_1_n_0 TxMsgBuf[40]_i_1/O}, {u_msg/State_reg_n_0_[1] TxMsgBuf[40]_i_1/I0}, {u_msg/State_reg_n_0_[3] TxMsgBuf[40]_i_1/I1}, {u_msg/TxMsgBuf_reg_n_0_[32] TxMsgBuf[40]_i_1/I2}, {u_msg/State_reg_n_0_[0] TxMsgBuf[40]_i_1/I3}, {u_msg/State_reg_n_0_[2] TxMsgBuf[40]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hFFAAFF80, 
LOC: SLICE_X64Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

TxMsgBuf[41]_i_1 - 
nets: {TxMsgBuf[41]_i_1_n_0 TxMsgBuf[41]_i_1/O}, {u_msg/State_reg_n_0_[2] TxMsgBuf[41]_i_1/I0}, {u_msg/State_reg_n_0_[1] TxMsgBuf[41]_i_1/I1}, {u_msg/State_reg_n_0_[3] TxMsgBuf[41]_i_1/I2}, {u_msg/TxMsgBuf_reg_n_0_[33] TxMsgBuf[41]_i_1/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hEBAB, 
LOC: SLICE_X64Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

TxMsgBuf[42]_i_1 - 
nets: {u_msg/TxMsgBuf[42] TxMsgBuf[42]_i_1/O}, {u_msg/TxMsgBuf_reg_n_0_[34] TxMsgBuf[42]_i_1/I0}, {u_msg/State_reg_n_0_[3] TxMsgBuf[42]_i_1/I1}, {u_msg/State_reg_n_0_[1] TxMsgBuf[42]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'h80, 
LOC: SLICE_X65Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

TxMsgBuf[43]_i_1 - 
nets: {u_msg/TxMsgBuf[43] TxMsgBuf[43]_i_1/O}, {u_msg/TxMsgBuf_reg_n_0_[35] TxMsgBuf[43]_i_1/I0}, {u_msg/State_reg_n_0_[3] TxMsgBuf[43]_i_1/I1}, {u_msg/State_reg_n_0_[1] TxMsgBuf[43]_i_1/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'h80, 
LOC: SLICE_X66Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

TxMsgBuf[44]_i_1 - 
nets: {TxMsgBuf[44]_i_1_n_0 TxMsgBuf[44]_i_1/O}, {u_msg/State_reg_n_0_[2] TxMsgBuf[44]_i_1/I0}, {u_msg/State_reg_n_0_[1] TxMsgBuf[44]_i_1/I1}, {u_msg/State_reg_n_0_[3] TxMsgBuf[44]_i_1/I2}, {u_msg/TxMsgBuf_reg_n_0_[36] TxMsgBuf[44]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hEBAB, 
LOC: SLICE_X64Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

TxMsgBuf[46]_i_1 - 
nets: {u_msg/TxMsgBuf[46] TxMsgBuf[46]_i_1/O}, {u_msg/State_reg_n_0_[2] TxMsgBuf[46]_i_1/I0}, {u_msg/State_reg_n_0_[1] TxMsgBuf[46]_i_1/I1}, {u_msg/State_reg_n_0_[3] TxMsgBuf[46]_i_1/I2}, {u_msg/TxMsgBuf_reg_n_0_[38] TxMsgBuf[46]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hEBAB, 
LOC: SLICE_X67Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

TxMsgBuf[48]_i_1 - 
nets: {TxMsgBuf[48]_i_1_n_0 TxMsgBuf[48]_i_1/O}, {u_msg/State_reg_n_0_[0] TxMsgBuf[48]_i_1/I0}, {TxMsgBuf[54]_i_1_n_0 TxMsgBuf[48]_i_1/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X64Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

TxMsgBuf[48]_i_2 - 
nets: {TxMsgBuf[48]_i_2_n_0 TxMsgBuf[48]_i_2/O}, {u_msg/State_reg_n_0_[2] TxMsgBuf[48]_i_2/I0}, {u_msg/State_reg_n_0_[1] TxMsgBuf[48]_i_2/I1}, {u_msg/State_reg_n_0_[3] TxMsgBuf[48]_i_2/I2}, {u_msg/TxMsgBuf_reg_n_0_[40] TxMsgBuf[48]_i_2/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'hEBAB, 
LOC: SLICE_X64Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

TxMsgBuf[49]_i_1 - 
nets: {u_msg/TxMsgBuf[49] TxMsgBuf[49]_i_1/O}, {u_msg/State_reg_n_0_[3] TxMsgBuf[49]_i_1/I0}, {u_msg/State_reg_n_0_[0] TxMsgBuf[49]_i_1/I1}, {u_msg/State_reg_n_0_[1] TxMsgBuf[49]_i_1/I2}, {u_msg/TxMsgBuf_reg_n_0_[41] TxMsgBuf[49]_i_1/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h3111, 
LOC: SLICE_X65Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

TxMsgBuf[50]_i_1 - 
nets: {TxMsgBuf[50]_i_1_n_0 TxMsgBuf[50]_i_1/O}, {u_msg/State_reg_n_0_[1] TxMsgBuf[50]_i_1/I0}, {u_msg/TxMsgBuf_reg_n_0_[42] TxMsgBuf[50]_i_1/I1}, {u_msg/State_reg_n_0_[2] TxMsgBuf[50]_i_1/I2}, {u_msg/State_reg_n_0_[3] TxMsgBuf[50]_i_1/I3}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 16'h080F, 
LOC: SLICE_X66Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

TxMsgBuf[51]_i_1 - 
nets: {u_msg/TxMsgBuf[51] TxMsgBuf[51]_i_1/O}, {u_msg/State_reg_n_0_[2] TxMsgBuf[51]_i_1/I0}, {u_msg/State_reg_n_0_[0] TxMsgBuf[51]_i_1/I1}, {u_msg/State_reg_n_0_[1] TxMsgBuf[51]_i_1/I2}, {u_msg/TxMsgBuf_reg_n_0_[43] TxMsgBuf[51]_i_1/I3}, {u_msg/State_reg_n_0_[3] TxMsgBuf[51]_i_1/I4}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 32'h10001111, 
LOC: SLICE_X66Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

TxMsgBuf[52]_i_1 - 
nets: {u_msg/TxMsgBuf[52] TxMsgBuf[52]_i_1/O}, {u_msg/State_reg_n_0_[1] TxMsgBuf[52]_i_1/I0}, {u_msg/TxMsgBuf_reg_n_0_[44] TxMsgBuf[52]_i_1/I1}, {u_msg/State_reg_n_0_[3] TxMsgBuf[52]_i_1/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'h8A, 
LOC: SLICE_X66Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

TxMsgBuf[53]_i_1 - 
nets: {TxMsgBuf[53]_i_1_n_0 TxMsgBuf[53]_i_1/O}, {u_msg/State_reg_n_0_[1] TxMsgBuf[53]_i_1/I0}, {u_msg/State_reg_n_0_[3] TxMsgBuf[53]_i_1/I1}, {u_msg/State_reg_n_0_[2] TxMsgBuf[53]_i_1/I2}, {TxMsgBuf[54]_i_1_n_0 TxMsgBuf[53]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hF700, 
LOC: SLICE_X67Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

TxMsgBuf[54]_i_1 - 
nets: {TxMsgBuf[54]_i_1_n_0 TxMsgBuf[54]_i_1/O}, {line_reset_n TxMsgBuf[54]_i_1/I0}, {TxMsgBuf[54]_i_3_n_0 TxMsgBuf[54]_i_1/I1}, {TxMsgBuf[99]_i_2_n_0 TxMsgBuf[54]_i_1/I2}, {u_msg/State_reg_n_0_[0] TxMsgBuf[54]_i_1/I3}, {u_msg/State_reg_n_0_[1] TxMsgBuf[54]_i_1/I4}, {TxMsgBuf[54]_i_4_n_0 TxMsgBuf[54]_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h888A8A8AAAAAAAAA, 
LOC: SLICE_X68Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

TxMsgBuf[54]_i_2 - 
nets: {u_msg/TxMsgBuf[54] TxMsgBuf[54]_i_2/O}, {u_msg/State_reg_n_0_[2] TxMsgBuf[54]_i_2/I0}, {u_msg/State_reg_n_0_[1] TxMsgBuf[54]_i_2/I1}, {u_msg/State_reg_n_0_[3] TxMsgBuf[54]_i_2/I2}, {u_msg/TxMsgBuf_reg_n_0_[46] TxMsgBuf[54]_i_2/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hEBAB, 
LOC: SLICE_X67Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

TxMsgBuf[54]_i_3 - 
nets: {TxMsgBuf[54]_i_3_n_0 TxMsgBuf[54]_i_3/O}, {reg_ack TxMsgBuf[54]_i_3/I0}, {u_msg/State_reg_n_0_[0] TxMsgBuf[54]_i_3/I1}, {u_msg/State_reg_n_0_[2] TxMsgBuf[54]_i_3/I2}, {u_msg/State_reg_n_0_[1] TxMsgBuf[54]_i_3/I3}, {u_msg/State_reg_n_0_[3] TxMsgBuf[54]_i_3/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h00022202, 
LOC: SLICE_X68Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

TxMsgBuf[54]_i_4 - 
nets: {TxMsgBuf[54]_i_4_n_0 TxMsgBuf[54]_i_4/O}, {TxMsgSize[4]_i_4_n_0 TxMsgBuf[54]_i_4/I0}, {tx_rd TxMsgBuf[54]_i_4/I1}, {u_msg/State_reg_n_0_[0] TxMsgBuf[54]_i_4/I2}, {u_msg/State_reg_n_0_[1] TxMsgBuf[54]_i_4/I3}, {u_msg/State_reg_n_0_[2] TxMsgBuf[54]_i_4/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFBFF, 
LOC: SLICE_X68Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

TxMsgBuf[56]_i_1 - 
nets: {u_msg/TxMsgBuf[56] TxMsgBuf[56]_i_1/O}, {u_msg/State_reg_n_0_[2] TxMsgBuf[56]_i_1/I0}, {u_msg/State_reg_n_0_[1] TxMsgBuf[56]_i_1/I1}, {u_msg/State_reg_n_0_[3] TxMsgBuf[56]_i_1/I2}, {u_msg/TxMsgBuf_reg_n_0_[48] TxMsgBuf[56]_i_1/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hC888, 
LOC: SLICE_X71Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

TxMsgBuf[57]_i_1 - 
nets: {u_msg/TxMsgBuf[57] TxMsgBuf[57]_i_1/O}, {u_msg/State_reg_n_0_[0] TxMsgBuf[57]_i_1/I0}, {u_msg/State_reg_n_0_[3] TxMsgBuf[57]_i_1/I1}, {u_msg/State_reg_n_0_[1] TxMsgBuf[57]_i_1/I2}, {u_msg/TxMsgBuf_reg_n_0_[49] TxMsgBuf[57]_i_1/I3}, {u_msg/State_reg_n_0_[2] TxMsgBuf[57]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h0505FD3D, 
LOC: SLICE_X68Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

TxMsgBuf[58]_i_1 - 
nets: {u_msg/TxMsgBuf[58] TxMsgBuf[58]_i_1/O}, {u_msg/State_reg_n_0_[2] TxMsgBuf[58]_i_1/I0}, {u_msg/State_reg_n_0_[3] TxMsgBuf[58]_i_1/I1}, {u_msg/TxMsgBuf_reg_n_0_[50] TxMsgBuf[58]_i_1/I2}, {u_msg/State_reg_n_0_[1] TxMsgBuf[58]_i_1/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'hFBBB, 
LOC: SLICE_X71Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

TxMsgBuf[59]_i_1 - 
nets: {u_msg/TxMsgBuf[59] TxMsgBuf[59]_i_1/O}, {u_msg/State_reg_n_0_[0] TxMsgBuf[59]_i_1/I0}, {u_msg/State_reg_n_0_[3] TxMsgBuf[59]_i_1/I1}, {u_msg/State_reg_n_0_[1] TxMsgBuf[59]_i_1/I2}, {u_msg/TxMsgBuf_reg_n_0_[51] TxMsgBuf[59]_i_1/I3}, {u_msg/State_reg_n_0_[2] TxMsgBuf[59]_i_1/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hAAAAFEBE, 
LOC: SLICE_X69Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

TxMsgBuf[5]_i_1 - 
nets: {u_msg/TxMsgBuf[5] TxMsgBuf[5]_i_1/O}, {u_msg/State_reg_n_0_[1] TxMsgBuf[5]_i_1/I0}, {u_msg/State_reg_n_0_[3] TxMsgBuf[5]_i_1/I1}, {u_msg/State_reg_n_0_[0] TxMsgBuf[5]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hF6, 
LOC: SLICE_X64Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

TxMsgBuf[60]_i_1 - 
nets: {u_msg/TxMsgBuf[60] TxMsgBuf[60]_i_1/O}, {u_msg/State_reg_n_0_[0] TxMsgBuf[60]_i_1/I0}, {u_msg/State_reg_n_0_[3] TxMsgBuf[60]_i_1/I1}, {u_msg/TxMsgBuf_reg_n_0_[52] TxMsgBuf[60]_i_1/I2}, {u_msg/State_reg_n_0_[1] TxMsgBuf[60]_i_1/I3}, {u_msg/State_reg_n_0_[2] TxMsgBuf[60]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h0066F366, 
LOC: SLICE_X66Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

TxMsgBuf[61]_i_1 - 
nets: {u_msg/TxMsgBuf[61] TxMsgBuf[61]_i_1/O}, {u_msg/TxMsgBuf_reg_n_0_[53] TxMsgBuf[61]_i_1/I0}, {u_msg/State_reg_n_0_[2] TxMsgBuf[61]_i_1/I1}, {u_msg/State_reg_n_0_[1] TxMsgBuf[61]_i_1/I2}, {u_msg/State_reg_n_0_[0] TxMsgBuf[61]_i_1/I3}, {u_msg/State_reg_n_0_[3] TxMsgBuf[61]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hE0EFFFF0, 
LOC: SLICE_X68Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

TxMsgBuf[62]_i_1 - 
nets: {TxMsgBuf[62]_i_1_n_0 TxMsgBuf[62]_i_1/O}, {u_msg/State_reg_n_0_[0] TxMsgBuf[62]_i_1/I0}, {u_msg/State_reg_n_0_[1] TxMsgBuf[62]_i_1/I1}, {u_msg/State_reg_n_0_[2] TxMsgBuf[62]_i_1/I2}, {u_msg/State_reg_n_0_[3] TxMsgBuf[62]_i_1/I3}, {u_msg/TxMsgBuf_reg_n_0_[54] TxMsgBuf[62]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h54515051, 
LOC: SLICE_X67Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

TxMsgBuf[64]_i_1 - 
nets: {u_msg/TxMsgBuf[64] TxMsgBuf[64]_i_1/O}, {u_msg/State_reg_n_0_[0] TxMsgBuf[64]_i_1/I0}, {reg_rdata[0] TxMsgBuf[64]_i_1/I1}, {TxMsgBuf[70]_i_2_n_0 TxMsgBuf[64]_i_1/I2}, {TxMsgBuf[99]_i_2_n_0 TxMsgBuf[64]_i_1/I3}, {TxMsgSize[4]_i_5_n_0 TxMsgBuf[64]_i_1/I4}, {u_msg/TxMsgBuf_reg_n_0_[56] TxMsgBuf[64]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h7D007D0000007D00, 
LOC: SLICE_X71Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

TxMsgBuf[65]_i_1 - 
nets: {u_msg/TxMsgBuf[65] TxMsgBuf[65]_i_1/O}, {u_msg/State_reg_n_0_[2] TxMsgBuf[65]_i_1/I0}, {u_msg/State_reg_n_0_[3] TxMsgBuf[65]_i_1/I1}, {u_msg/TxMsgBuf_reg_n_0_[57] TxMsgBuf[65]_i_1/I2}, {u_msg/State_reg_n_0_[1] TxMsgBuf[65]_i_1/I3}, {TxMsgBuf[65]_i_2_n_0 TxMsgBuf[65]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFB00, 
LOC: SLICE_X69Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

TxMsgBuf[65]_i_2 - 
nets: {TxMsgBuf[65]_i_2_n_0 TxMsgBuf[65]_i_2/O}, {u_msg/State_reg_n_0_[3] TxMsgBuf[65]_i_2/I0}, {u_msg/State_reg_n_0_[0] TxMsgBuf[65]_i_2/I1}, {reg_rdata[2] TxMsgBuf[65]_i_2/I2}, {reg_rdata[1] TxMsgBuf[65]_i_2/I3}, {reg_rdata[3] TxMsgBuf[65]_i_2/I4}, {reg_rdata[0] TxMsgBuf[65]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h8800880000808800, 
LOC: SLICE_X71Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

TxMsgBuf[66]_i_1 - 
nets: {u_msg/TxMsgBuf[66] TxMsgBuf[66]_i_1/O}, {TxMsgBuf[66]_i_2_n_0 TxMsgBuf[66]_i_1/I0}, {u_msg/State_reg_n_0_[3] TxMsgBuf[66]_i_1/I1}, {u_msg/State_reg_n_0_[1] TxMsgBuf[66]_i_1/I2}, {u_msg/TxMsgBuf_reg_n_0_[58] TxMsgBuf[66]_i_1/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h8808, 
LOC: SLICE_X71Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

TxMsgBuf[66]_i_2 - 
nets: {TxMsgBuf[66]_i_2_n_0 TxMsgBuf[66]_i_2/O}, {reg_rdata[1] TxMsgBuf[66]_i_2/I0}, {reg_rdata[3] TxMsgBuf[66]_i_2/I1}, {reg_rdata[0] TxMsgBuf[66]_i_2/I2}, {reg_rdata[2] TxMsgBuf[66]_i_2/I3}, {u_msg/State_reg_n_0_[0] TxMsgBuf[66]_i_2/I4}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 32'hFB00FFFF, 
LOC: SLICE_X71Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

TxMsgBuf[67]_i_1 - 
nets: {u_msg/TxMsgBuf[67] TxMsgBuf[67]_i_1/O}, {u_msg/TxMsgBuf_reg_n_0_[59] TxMsgBuf[67]_i_1/I0}, {TxMsgSize[4]_i_5_n_0 TxMsgBuf[67]_i_1/I1}, {reg_rdata[3] TxMsgBuf[67]_i_1/I2}, {TxMsgBuf[67]_i_2_n_0 TxMsgBuf[67]_i_1/I3}, {u_msg/State_reg_n_0_[0] TxMsgBuf[67]_i_1/I4}, {u_msg/State_reg_n_0_[3] TxMsgBuf[67]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hF8888888CCCCCCCC, 
LOC: SLICE_X71Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

TxMsgBuf[67]_i_2 - 
nets: {TxMsgBuf[67]_i_2_n_0 TxMsgBuf[67]_i_2/O}, {reg_rdata[1] TxMsgBuf[67]_i_2/I0}, {reg_rdata[2] TxMsgBuf[67]_i_2/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X71Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

TxMsgBuf[68]_i_1 - 
nets: {u_msg/TxMsgBuf[68] TxMsgBuf[68]_i_1/O}, {u_msg/State_reg_n_0_[3] TxMsgBuf[68]_i_1/I0}, {u_msg/State_reg_n_0_[1] TxMsgBuf[68]_i_1/I1}, {u_msg/TxMsgBuf_reg_n_0_[60] TxMsgBuf[68]_i_1/I2}, {TxMsgBuf[70]_i_2_n_0 TxMsgBuf[68]_i_1/I3}, {u_msg/State_reg_n_0_[0] TxMsgBuf[68]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h80AA8080, 
LOC: SLICE_X67Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

TxMsgBuf[69]_i_1 - 
nets: {u_msg/TxMsgBuf[69] TxMsgBuf[69]_i_1/O}, {TxMsgBuf[70]_i_2_n_0 TxMsgBuf[69]_i_1/I0}, {u_msg/State_reg_n_0_[0] TxMsgBuf[69]_i_1/I1}, {u_msg/State_reg_n_0_[3] TxMsgBuf[69]_i_1/I2}, {u_msg/TxMsgBuf_reg_n_0_[61] TxMsgBuf[69]_i_1/I3}, {u_msg/State_reg_n_0_[1] TxMsgBuf[69]_i_1/I4}, {u_msg/State_reg_n_0_[2] TxMsgBuf[69]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h7F7F7F7F70007F7F, 
LOC: SLICE_X69Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

TxMsgBuf[70]_i_1 - 
nets: {u_msg/TxMsgBuf[70] TxMsgBuf[70]_i_1/O}, {u_msg/State_reg_n_0_[0] TxMsgBuf[70]_i_1/I0}, {TxMsgBuf[70]_i_2_n_0 TxMsgBuf[70]_i_1/I1}, {u_msg/State_reg_n_0_[3] TxMsgBuf[70]_i_1/I2}, {u_msg/State_reg_n_0_[2] TxMsgBuf[70]_i_1/I3}, {u_msg/State_reg_n_0_[1] TxMsgBuf[70]_i_1/I4}, {u_msg/TxMsgBuf_reg_n_0_[62] TxMsgBuf[70]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hDDD0DDD0DD00DDD0, 
LOC: SLICE_X67Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

TxMsgBuf[70]_i_2 - 
nets: {TxMsgBuf[70]_i_2_n_0 TxMsgBuf[70]_i_2/O}, {reg_rdata[3] TxMsgBuf[70]_i_2/I0}, {reg_rdata[2] TxMsgBuf[70]_i_2/I1}, {reg_rdata[1] TxMsgBuf[70]_i_2/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hA8, 
LOC: SLICE_X71Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

TxMsgBuf[72]_i_1 - 
nets: {u_msg/TxMsgBuf[72] TxMsgBuf[72]_i_1/O}, {u_msg/State_reg_n_0_[0] TxMsgBuf[72]_i_1/I0}, {reg_rdata[4] TxMsgBuf[72]_i_1/I1}, {TxMsgBuf[78]_i_2_n_0 TxMsgBuf[72]_i_1/I2}, {TxMsgBuf[99]_i_2_n_0 TxMsgBuf[72]_i_1/I3}, {TxMsgSize[4]_i_5_n_0 TxMsgBuf[72]_i_1/I4}, {u_msg/TxMsgBuf_reg_n_0_[64] TxMsgBuf[72]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h7D007D0000007D00, 
LOC: SLICE_X70Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

TxMsgBuf[73]_i_1 - 
nets: {u_msg/TxMsgBuf[73] TxMsgBuf[73]_i_1/O}, {TxMsgBuf[73]_i_2_n_0 TxMsgBuf[73]_i_1/I0}, {u_msg/State_reg_n_0_[3] TxMsgBuf[73]_i_1/I1}, {u_msg/State_reg_n_0_[0] TxMsgBuf[73]_i_1/I2}, {u_msg/State_reg_n_0_[1] TxMsgBuf[73]_i_1/I3}, {u_msg/State_reg_n_0_[2] TxMsgBuf[73]_i_1/I4}, {u_msg/TxMsgBuf_reg_n_0_[65] TxMsgBuf[73]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFBEFFBEFFBEBBBE, 
LOC: SLICE_X69Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

TxMsgBuf[73]_i_2 - 
nets: {TxMsgBuf[73]_i_2_n_0 TxMsgBuf[73]_i_2/O}, {u_msg/State_reg_n_0_[1] TxMsgBuf[73]_i_2/I0}, {u_msg/State_reg_n_0_[3] TxMsgBuf[73]_i_2/I1}, {reg_rdata[5] TxMsgBuf[73]_i_2/I2}, {reg_rdata[6] TxMsgBuf[73]_i_2/I3}, {reg_rdata[7] TxMsgBuf[73]_i_2/I4}, {reg_rdata[4] TxMsgBuf[73]_i_2/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h4040404004004040, 
LOC: SLICE_X70Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

TxMsgBuf[74]_i_1 - 
nets: {u_msg/TxMsgBuf[74] TxMsgBuf[74]_i_1/O}, {TxMsgBuf[74]_i_2_n_0 TxMsgBuf[74]_i_1/I0}, {u_msg/State_reg_n_0_[3] TxMsgBuf[74]_i_1/I1}, {u_msg/State_reg_n_0_[2] TxMsgBuf[74]_i_1/I2}, {u_msg/TxMsgBuf_reg_n_0_[66] TxMsgBuf[74]_i_1/I3}, {u_msg/State_reg_n_0_[1] TxMsgBuf[74]_i_1/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hAFABABAB, 
LOC: SLICE_X69Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

TxMsgBuf[74]_i_2 - 
nets: {TxMsgBuf[74]_i_2_n_0 TxMsgBuf[74]_i_2/O}, {reg_rdata[4] TxMsgBuf[74]_i_2/I0}, {reg_rdata[7] TxMsgBuf[74]_i_2/I1}, {reg_rdata[5] TxMsgBuf[74]_i_2/I2}, {reg_rdata[6] TxMsgBuf[74]_i_2/I3}, {u_msg/State_reg_n_0_[0] TxMsgBuf[74]_i_2/I4}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 32'hFB000000, 
LOC: SLICE_X70Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

TxMsgBuf[75]_i_1 - 
nets: {u_msg/TxMsgBuf[75] TxMsgBuf[75]_i_1/O}, {TxMsgSize[4]_i_5_n_0 TxMsgBuf[75]_i_1/I0}, {u_msg/State_reg_n_0_[3] TxMsgBuf[75]_i_1/I1}, {u_msg/TxMsgBuf_reg_n_0_[67] TxMsgBuf[75]_i_1/I2}, {u_msg/State_reg_n_0_[0] TxMsgBuf[75]_i_1/I3}, {reg_rdata[7] TxMsgBuf[75]_i_1/I4}, {TxMsgBuf[75]_i_2_n_0 TxMsgBuf[75]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFA2B3A2B3A2B3A2, 
LOC: SLICE_X71Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

TxMsgBuf[75]_i_2 - 
nets: {TxMsgBuf[75]_i_2_n_0 TxMsgBuf[75]_i_2/O}, {reg_rdata[5] TxMsgBuf[75]_i_2/I0}, {reg_rdata[6] TxMsgBuf[75]_i_2/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X71Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

TxMsgBuf[76]_i_1 - 
nets: {u_msg/TxMsgBuf[76] TxMsgBuf[76]_i_1/O}, {u_msg/TxMsgBuf_reg_n_0_[68] TxMsgBuf[76]_i_1/I0}, {u_msg/State_reg_n_0_[2] TxMsgBuf[76]_i_1/I1}, {TxMsgBuf[78]_i_2_n_0 TxMsgBuf[76]_i_1/I2}, {u_msg/State_reg_n_0_[3] TxMsgBuf[76]_i_1/I3}, {u_msg/State_reg_n_0_[0] TxMsgBuf[76]_i_1/I4}, {u_msg/State_reg_n_0_[1] TxMsgBuf[76]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h223322330FFFFF00, 
LOC: SLICE_X68Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

TxMsgBuf[77]_i_1 - 
nets: {u_msg/TxMsgBuf[77] TxMsgBuf[77]_i_1/O}, {TxMsgBuf[126]_i_2_n_0 TxMsgBuf[77]_i_1/I0}, {u_msg/TxMsgBuf_reg_n_0_[69] TxMsgBuf[77]_i_1/I1}, {TxMsgBuf[126]_i_3_n_0 TxMsgBuf[77]_i_1/I2}, {reg_rdata[7] TxMsgBuf[77]_i_1/I3}, {reg_rdata[6] TxMsgBuf[77]_i_1/I4}, {reg_rdata[5] TxMsgBuf[77]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h0EEE0EEE0EEEEEEE, 
LOC: SLICE_X70Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

TxMsgBuf[78]_i_1 - 
nets: {u_msg/TxMsgBuf[78] TxMsgBuf[78]_i_1/O}, {TxMsgBuf[78]_i_2_n_0 TxMsgBuf[78]_i_1/I0}, {u_msg/State_reg_n_0_[2] TxMsgBuf[78]_i_1/I1}, {u_msg/State_reg_n_0_[1] TxMsgBuf[78]_i_1/I2}, {u_msg/State_reg_n_0_[3] TxMsgBuf[78]_i_1/I3}, {u_msg/State_reg_n_0_[0] TxMsgBuf[78]_i_1/I4}, {u_msg/TxMsgBuf_reg_n_0_[70] TxMsgBuf[78]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAA00FFCF8A00CFCF, 
LOC: SLICE_X68Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

TxMsgBuf[78]_i_2 - 
nets: {TxMsgBuf[78]_i_2_n_0 TxMsgBuf[78]_i_2/O}, {reg_rdata[7] TxMsgBuf[78]_i_2/I0}, {reg_rdata[6] TxMsgBuf[78]_i_2/I1}, {reg_rdata[5] TxMsgBuf[78]_i_2/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hA8, 
LOC: SLICE_X70Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

TxMsgBuf[80]_i_1 - 
nets: {u_msg/TxMsgBuf[80] TxMsgBuf[80]_i_1/O}, {reg_rdata[8] TxMsgBuf[80]_i_1/I0}, {TxMsgBuf[80]_i_2_n_0 TxMsgBuf[80]_i_1/I1}, {TxMsgBuf[126]_i_3_n_0 TxMsgBuf[80]_i_1/I2}, {u_msg/State_reg_n_0_[2] TxMsgBuf[80]_i_1/I3}, {TxMsgSize[2]_i_2_n_0 TxMsgBuf[80]_i_1/I4}, {u_msg/TxMsgBuf_reg_n_0_[72] TxMsgBuf[80]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFF60FF60FF60, 
LOC: SLICE_X70Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

TxMsgBuf[80]_i_2 - 
nets: {TxMsgBuf[80]_i_2_n_0 TxMsgBuf[80]_i_2/O}, {reg_rdata[11] TxMsgBuf[80]_i_2/I0}, {reg_rdata[10] TxMsgBuf[80]_i_2/I1}, {reg_rdata[9] TxMsgBuf[80]_i_2/I2}, 
BEL: SLICEM.D5LUT, 
CLASS: cell, 
INIT: 8'hA8, 
LOC: SLICE_X70Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

TxMsgBuf[81]_i_1 - 
nets: {u_msg/TxMsgBuf[81] TxMsgBuf[81]_i_1/O}, {TxMsgBuf[81]_i_2_n_0 TxMsgBuf[81]_i_1/I0}, {u_msg/State_reg_n_0_[1] TxMsgBuf[81]_i_1/I1}, {u_msg/TxMsgBuf_reg_n_0_[73] TxMsgBuf[81]_i_1/I2}, {u_msg/State_reg_n_0_[3] TxMsgBuf[81]_i_1/I3}, {u_msg/State_reg_n_0_[0] TxMsgBuf[81]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hA200A222, 
LOC: SLICE_X69Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

TxMsgBuf[81]_i_2 - 
nets: {TxMsgBuf[81]_i_2_n_0 TxMsgBuf[81]_i_2/O}, {reg_rdata[10] TxMsgBuf[81]_i_2/I0}, {u_msg/State_reg_n_0_[0] TxMsgBuf[81]_i_2/I1}, {reg_rdata[9] TxMsgBuf[81]_i_2/I2}, {reg_rdata[8] TxMsgBuf[81]_i_2/I3}, {reg_rdata[11] TxMsgBuf[81]_i_2/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hF33BF3F3, 
LOC: SLICE_X70Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

TxMsgBuf[82]_i_1 - 
nets: {u_msg/TxMsgBuf[82] TxMsgBuf[82]_i_1/O}, {TxMsgBuf[126]_i_2_n_0 TxMsgBuf[82]_i_1/I0}, {u_msg/TxMsgBuf_reg_n_0_[74] TxMsgBuf[82]_i_1/I1}, {reg_rdata[10] TxMsgBuf[82]_i_1/I2}, {TxMsgBuf[82]_i_2_n_0 TxMsgBuf[82]_i_1/I3}, {u_msg/State_reg_n_0_[0] TxMsgBuf[82]_i_1/I4}, {u_msg/State_reg_n_0_[3] TxMsgBuf[82]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h00E0EEEEEEEEEEEE, 
LOC: SLICE_X69Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

TxMsgBuf[82]_i_2 - 
nets: {TxMsgBuf[82]_i_2_n_0 TxMsgBuf[82]_i_2/O}, {reg_rdata[8] TxMsgBuf[82]_i_2/I0}, {reg_rdata[11] TxMsgBuf[82]_i_2/I1}, {reg_rdata[9] TxMsgBuf[82]_i_2/I2}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 8'h04, 
LOC: SLICE_X70Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

TxMsgBuf[83]_i_1 - 
nets: {u_msg/TxMsgBuf[83] TxMsgBuf[83]_i_1/O}, {reg_rdata[11] TxMsgBuf[83]_i_1/I0}, {TxMsgBuf[83]_i_2_n_0 TxMsgBuf[83]_i_1/I1}, {u_msg/State_reg_n_0_[1] TxMsgBuf[83]_i_1/I2}, {u_msg/TxMsgBuf_reg_n_0_[75] TxMsgBuf[83]_i_1/I3}, {u_msg/State_reg_n_0_[3] TxMsgBuf[83]_i_1/I4}, {u_msg/State_reg_n_0_[0] TxMsgBuf[83]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h88080000FF0F0F0F, 
LOC: SLICE_X71Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

TxMsgBuf[83]_i_2 - 
nets: {TxMsgBuf[83]_i_2_n_0 TxMsgBuf[83]_i_2/O}, {reg_rdata[9] TxMsgBuf[83]_i_2/I0}, {reg_rdata[10] TxMsgBuf[83]_i_2/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X71Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

TxMsgBuf[84]_i_1 - 
nets: {u_msg/TxMsgBuf[84] TxMsgBuf[84]_i_1/O}, {TxMsgBuf[84]_i_2_n_0 TxMsgBuf[84]_i_1/I0}, {u_msg/TxMsgBuf_reg_n_0_[76] TxMsgBuf[84]_i_1/I1}, {u_msg/State_reg_n_0_[3] TxMsgBuf[84]_i_1/I2}, {u_msg/State_reg_n_0_[1] TxMsgBuf[84]_i_1/I3}, {u_msg/State_reg_n_0_[2] TxMsgBuf[84]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hFFFFEAAA, 
LOC: SLICE_X68Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

TxMsgBuf[84]_i_2 - 
nets: {TxMsgBuf[84]_i_2_n_0 TxMsgBuf[84]_i_2/O}, {u_msg/State_reg_n_0_[3] TxMsgBuf[84]_i_2/I0}, {u_msg/State_reg_n_0_[0] TxMsgBuf[84]_i_2/I1}, {reg_rdata[9] TxMsgBuf[84]_i_2/I2}, {reg_rdata[10] TxMsgBuf[84]_i_2/I3}, {reg_rdata[11] TxMsgBuf[84]_i_2/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h00088888, 
LOC: SLICE_X70Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

TxMsgBuf[85]_i_1 - 
nets: {u_msg/TxMsgBuf[85] TxMsgBuf[85]_i_1/O}, {TxMsgBuf[126]_i_2_n_0 TxMsgBuf[85]_i_1/I0}, {u_msg/TxMsgBuf_reg_n_0_[77] TxMsgBuf[85]_i_1/I1}, {TxMsgBuf[126]_i_3_n_0 TxMsgBuf[85]_i_1/I2}, {reg_rdata[11] TxMsgBuf[85]_i_1/I3}, {reg_rdata[10] TxMsgBuf[85]_i_1/I4}, {reg_rdata[9] TxMsgBuf[85]_i_1/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h0EEE0EEE0EEEEEEE, 
LOC: SLICE_X70Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

TxMsgBuf[86]_i_1 - 
nets: {u_msg/TxMsgBuf[86] TxMsgBuf[86]_i_1/O}, {TxMsgBuf[126]_i_2_n_0 TxMsgBuf[86]_i_1/I0}, {u_msg/TxMsgBuf_reg_n_0_[78] TxMsgBuf[86]_i_1/I1}, {reg_rdata[11] TxMsgBuf[86]_i_1/I2}, {reg_rdata[10] TxMsgBuf[86]_i_1/I3}, {reg_rdata[9] TxMsgBuf[86]_i_1/I4}, {TxMsgBuf[126]_i_3_n_0 TxMsgBuf[86]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hE0E0E000EEEEEEEE, 
LOC: SLICE_X73Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

TxMsgBuf[88]_i_1 - 
nets: {u_msg/TxMsgBuf[88] TxMsgBuf[88]_i_1/O}, {TxMsgBuf[126]_i_2_n_0 TxMsgBuf[88]_i_1/I0}, {u_msg/TxMsgBuf_reg_n_0_[80] TxMsgBuf[88]_i_1/I1}, {reg_rdata[12] TxMsgBuf[88]_i_1/I2}, {TxMsgBuf[92]_i_2_n_0 TxMsgBuf[88]_i_1/I3}, {u_msg/State_reg_n_0_[0] TxMsgBuf[88]_i_1/I4}, {u_msg/State_reg_n_0_[3] TxMsgBuf[88]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0EE0EEEEEEEEEEEE, 
LOC: SLICE_X72Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

TxMsgBuf[89]_i_1 - 
nets: {u_msg/TxMsgBuf[89] TxMsgBuf[89]_i_1/O}, {TxMsgBuf[89]_i_2_n_0 TxMsgBuf[89]_i_1/I0}, {u_msg/State_reg_n_0_[3] TxMsgBuf[89]_i_1/I1}, {u_msg/State_reg_n_0_[2] TxMsgBuf[89]_i_1/I2}, {u_msg/State_reg_n_0_[1] TxMsgBuf[89]_i_1/I3}, {u_msg/TxMsgBuf_reg_n_0_[81] TxMsgBuf[89]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hA8A8A0A8, 
LOC: SLICE_X69Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

TxMsgBuf[89]_i_2 - 
nets: {TxMsgBuf[89]_i_2_n_0 TxMsgBuf[89]_i_2/O}, {reg_rdata[13] TxMsgBuf[89]_i_2/I0}, {reg_rdata[12] TxMsgBuf[89]_i_2/I1}, {reg_rdata[15] TxMsgBuf[89]_i_2/I2}, {reg_rdata[14] TxMsgBuf[89]_i_2/I3}, {u_msg/State_reg_n_0_[0] TxMsgBuf[89]_i_2/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h9A8AFFFF, 
LOC: SLICE_X73Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

TxMsgBuf[90]_i_1 - 
nets: {u_msg/TxMsgBuf[90] TxMsgBuf[90]_i_1/O}, {TxMsgBuf[90]_i_2_n_0 TxMsgBuf[90]_i_1/I0}, {u_msg/State_reg_n_0_[3] TxMsgBuf[90]_i_1/I1}, {u_msg/State_reg_n_0_[1] TxMsgBuf[90]_i_1/I2}, {u_msg/TxMsgBuf_reg_n_0_[82] TxMsgBuf[90]_i_1/I3}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 16'h8808, 
LOC: SLICE_X69Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

TxMsgBuf[90]_i_2 - 
nets: {TxMsgBuf[90]_i_2_n_0 TxMsgBuf[90]_i_2/O}, {reg_rdata[12] TxMsgBuf[90]_i_2/I0}, {reg_rdata[15] TxMsgBuf[90]_i_2/I1}, {reg_rdata[13] TxMsgBuf[90]_i_2/I2}, {reg_rdata[14] TxMsgBuf[90]_i_2/I3}, {u_msg/State_reg_n_0_[0] TxMsgBuf[90]_i_2/I4}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 32'hFB00FFFF, 
LOC: SLICE_X73Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

TxMsgBuf[91]_i_1 - 
nets: {u_msg/TxMsgBuf[91] TxMsgBuf[91]_i_1/O}, {u_msg/State_reg_n_0_[0] TxMsgBuf[91]_i_1/I0}, {reg_rdata[15] TxMsgBuf[91]_i_1/I1}, {TxMsgBuf[91]_i_2_n_0 TxMsgBuf[91]_i_1/I2}, {u_msg/State_reg_n_0_[3] TxMsgBuf[91]_i_1/I3}, {u_msg/State_reg_n_0_[1] TxMsgBuf[91]_i_1/I4}, {u_msg/TxMsgBuf_reg_n_0_[83] TxMsgBuf[91]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hD500D5000000D500, 
LOC: SLICE_X72Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

TxMsgBuf[91]_i_2 - 
nets: {TxMsgBuf[91]_i_2_n_0 TxMsgBuf[91]_i_2/O}, {reg_rdata[13] TxMsgBuf[91]_i_2/I0}, {reg_rdata[14] TxMsgBuf[91]_i_2/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X72Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

TxMsgBuf[92]_i_1 - 
nets: {u_msg/TxMsgBuf[92] TxMsgBuf[92]_i_1/O}, {TxMsgBuf[92]_i_2_n_0 TxMsgBuf[92]_i_1/I0}, {u_msg/State_reg_n_0_[0] TxMsgBuf[92]_i_1/I1}, {u_msg/TxMsgBuf_reg_n_0_[84] TxMsgBuf[92]_i_1/I2}, {u_msg/State_reg_n_0_[3] TxMsgBuf[92]_i_1/I3}, {u_msg/State_reg_n_0_[1] TxMsgBuf[92]_i_1/I4}, {u_msg/State_reg_n_0_[2] TxMsgBuf[92]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFF4004400, 
LOC: SLICE_X67Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

TxMsgBuf[92]_i_2 - 
nets: {TxMsgBuf[92]_i_2_n_0 TxMsgBuf[92]_i_2/O}, {reg_rdata[15] TxMsgBuf[92]_i_2/I0}, {reg_rdata[14] TxMsgBuf[92]_i_2/I1}, {reg_rdata[13] TxMsgBuf[92]_i_2/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hA8, 
LOC: SLICE_X72Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

TxMsgBuf[93]_i_1 - 
nets: {u_msg/TxMsgBuf[93] TxMsgBuf[93]_i_1/O}, {TxMsgBuf[126]_i_2_n_0 TxMsgBuf[93]_i_1/I0}, {u_msg/TxMsgBuf_reg_n_0_[85] TxMsgBuf[93]_i_1/I1}, {TxMsgBuf[126]_i_3_n_0 TxMsgBuf[93]_i_1/I2}, {reg_rdata[15] TxMsgBuf[93]_i_1/I3}, {reg_rdata[14] TxMsgBuf[93]_i_1/I4}, {reg_rdata[13] TxMsgBuf[93]_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0EEE0EEE0EEEEEEE, 
LOC: SLICE_X72Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

TxMsgBuf[94]_i_1 - 
nets: {u_msg/TxMsgBuf[94] TxMsgBuf[94]_i_1/O}, {TxMsgBuf[126]_i_2_n_0 TxMsgBuf[94]_i_1/I0}, {u_msg/TxMsgBuf_reg_n_0_[86] TxMsgBuf[94]_i_1/I1}, {reg_rdata[15] TxMsgBuf[94]_i_1/I2}, {reg_rdata[14] TxMsgBuf[94]_i_1/I3}, {reg_rdata[13] TxMsgBuf[94]_i_1/I4}, {TxMsgBuf[126]_i_3_n_0 TxMsgBuf[94]_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hE0E0E000EEEEEEEE, 
LOC: SLICE_X73Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

TxMsgBuf[96]_i_1 - 
nets: {u_msg/TxMsgBuf[96] TxMsgBuf[96]_i_1/O}, {TxMsgBuf[102]_i_2_n_0 TxMsgBuf[96]_i_1/I0}, {reg_rdata[16] TxMsgBuf[96]_i_1/I1}, {u_msg/TxMsgBuf_reg_n_0_[88] TxMsgBuf[96]_i_1/I2}, {u_msg/State_reg_n_0_[3] TxMsgBuf[96]_i_1/I3}, {u_msg/State_reg_n_0_[1] TxMsgBuf[96]_i_1/I4}, {u_msg/State_reg_n_0_[0] TxMsgBuf[96]_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hF6006600F00000FF, 
LOC: SLICE_X72Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

TxMsgBuf[97]_i_1 - 
nets: {u_msg/TxMsgBuf[97] TxMsgBuf[97]_i_1/O}, {reg_rdata[18] TxMsgBuf[97]_i_1/I0}, {TxMsgBuf[97]_i_2_n_0 TxMsgBuf[97]_i_1/I1}, {u_msg/State_reg_n_0_[3] TxMsgBuf[97]_i_1/I2}, {u_msg/State_reg_n_0_[0] TxMsgBuf[97]_i_1/I3}, {reg_rdata[17] TxMsgBuf[97]_i_1/I4}, {TxMsgBuf[97]_i_3_n_0 TxMsgBuf[97]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hCCCCECCCFCCCCCCC, 
LOC: SLICE_X71Y59, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

TxMsgBuf[97]_i_2 - 
nets: {TxMsgBuf[97]_i_2_n_0 TxMsgBuf[97]_i_2/O}, {u_msg/TxMsgBuf_reg_n_0_[89] TxMsgBuf[97]_i_2/I0}, {u_msg/State_reg_n_0_[3] TxMsgBuf[97]_i_2/I1}, {u_msg/State_reg_n_0_[1] TxMsgBuf[97]_i_2/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h80, 
LOC: SLICE_X69Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

TxMsgBuf[97]_i_3 - 
nets: {TxMsgBuf[97]_i_3_n_0 TxMsgBuf[97]_i_3/O}, {reg_rdata[19] TxMsgBuf[97]_i_3/I0}, {reg_rdata[16] TxMsgBuf[97]_i_3/I1}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X71Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

TxMsgBuf[98]_i_1 - 
nets: {u_msg/TxMsgBuf[98] TxMsgBuf[98]_i_1/O}, {u_msg/State_reg_n_0_[0] TxMsgBuf[98]_i_1/I0}, {reg_rdata[18] TxMsgBuf[98]_i_1/I1}, {TxMsgBuf[98]_i_2_n_0 TxMsgBuf[98]_i_1/I2}, {TxMsgBuf[99]_i_2_n_0 TxMsgBuf[98]_i_1/I3}, {u_msg/TxMsgBuf_reg_n_0_[90] TxMsgBuf[98]_i_1/I4}, {TxMsgSize[4]_i_5_n_0 TxMsgBuf[98]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFF08FF08FF08FF, 
LOC: SLICE_X71Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

TxMsgBuf[98]_i_2 - 
nets: {TxMsgBuf[98]_i_2_n_0 TxMsgBuf[98]_i_2/O}, {reg_rdata[16] TxMsgBuf[98]_i_2/I0}, {reg_rdata[19] TxMsgBuf[98]_i_2/I1}, {reg_rdata[17] TxMsgBuf[98]_i_2/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h04, 
LOC: SLICE_X71Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

TxMsgBuf[99]_i_1 - 
nets: {u_msg/TxMsgBuf[99] TxMsgBuf[99]_i_1/O}, {TxMsgSize[4]_i_5_n_0 TxMsgBuf[99]_i_1/I0}, {u_msg/TxMsgBuf_reg_n_0_[91] TxMsgBuf[99]_i_1/I1}, {TxMsgBuf[99]_i_2_n_0 TxMsgBuf[99]_i_1/I2}, {TxMsgBuf[99]_i_3_n_0 TxMsgBuf[99]_i_1/I3}, {reg_rdata[19] TxMsgBuf[99]_i_1/I4}, {u_msg/State_reg_n_0_[0] TxMsgBuf[99]_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hFF8F8F8F8F8F8F8F, 
LOC: SLICE_X71Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

TxMsgBuf[99]_i_2 - 
nets: {TxMsgBuf[99]_i_2_n_0 TxMsgBuf[99]_i_2/O}, {u_msg/State_reg_n_0_[3] TxMsgBuf[99]_i_2/I0}, {u_msg/State_reg_n_0_[2] TxMsgBuf[99]_i_2/I1}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X69Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

TxMsgBuf[99]_i_3 - 
nets: {TxMsgBuf[99]_i_3_n_0 TxMsgBuf[99]_i_3/O}, {reg_rdata[17] TxMsgBuf[99]_i_3/I0}, {reg_rdata[18] TxMsgBuf[99]_i_3/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X71Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

TxMsgSize[0]_i_1 - 
nets: {TxMsgSize[0]_i_1_n_0 TxMsgSize[0]_i_1/O}, {u_msg/State_reg_n_0_[0] TxMsgSize[0]_i_1/I0}, {u_msg/TxMsgSize_reg_n_0_[0] TxMsgSize[0]_i_1/I1}, {u_msg/State_reg_n_0_[1] TxMsgSize[0]_i_1/I2}, {u_msg/State_reg_n_0_[3] TxMsgSize[0]_i_1/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'hBAAA, 
LOC: SLICE_X68Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

TxMsgSize[1]_i_1 - 
nets: {TxMsgSize[1]_i_1_n_0 TxMsgSize[1]_i_1/O}, {u_msg/TxMsgSize_reg_n_0_[0] TxMsgSize[1]_i_1/I0}, {u_msg/TxMsgSize_reg_n_0_[1] TxMsgSize[1]_i_1/I1}, {u_msg/State_reg_n_0_[2] TxMsgSize[1]_i_1/I2}, {u_msg/State_reg_n_0_[1] TxMsgSize[1]_i_1/I3}, {u_msg/State_reg_n_0_[0] TxMsgSize[1]_i_1/I4}, {u_msg/State_reg_n_0_[3] TxMsgSize[1]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hF900F9FFFFFFFF00, 
LOC: SLICE_X68Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

TxMsgSize[2]_i_1 - 
nets: {TxMsgSize[2]_i_1_n_0 TxMsgSize[2]_i_1/O}, {u_msg/TxMsgSize_reg_n_0_[2] TxMsgSize[2]_i_1/I0}, {u_msg/TxMsgSize_reg_n_0_[1] TxMsgSize[2]_i_1/I1}, {u_msg/TxMsgSize_reg_n_0_[0] TxMsgSize[2]_i_1/I2}, {TxMsgSize[2]_i_2_n_0 TxMsgSize[2]_i_1/I3}, {TxMsgSize[2]_i_3_n_0 TxMsgSize[2]_i_1/I4}, {u_msg/State_reg_n_0_[2] TxMsgSize[2]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFA900, 
LOC: SLICE_X69Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

TxMsgSize[2]_i_2 - 
nets: {TxMsgSize[2]_i_2_n_0 TxMsgSize[2]_i_2/O}, {u_msg/State_reg_n_0_[1] TxMsgSize[2]_i_2/I0}, {u_msg/State_reg_n_0_[3] TxMsgSize[2]_i_2/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X69Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

TxMsgSize[2]_i_3 - 
nets: {TxMsgSize[2]_i_3_n_0 TxMsgSize[2]_i_3/O}, {u_msg/State_reg_n_0_[0] TxMsgSize[2]_i_3/I0}, {u_msg/State_reg_n_0_[3] TxMsgSize[2]_i_3/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X69Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

TxMsgSize[3]_i_1 - 
nets: {TxMsgSize[3]_i_1_n_0 TxMsgSize[3]_i_1/O}, {u_msg/TxMsgSize_reg_n_0_[3] TxMsgSize[3]_i_1/I0}, {u_msg/TxMsgSize_reg_n_0_[0] TxMsgSize[3]_i_1/I1}, {u_msg/TxMsgSize_reg_n_0_[1] TxMsgSize[3]_i_1/I2}, {u_msg/TxMsgSize_reg_n_0_[2] TxMsgSize[3]_i_1/I3}, {u_msg/State_reg_n_0_[3] TxMsgSize[3]_i_1/I4}, {TxMsgSize[3]_i_2_n_0 TxMsgSize[3]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAAA90000FFFFFFFF, 
LOC: SLICE_X68Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

TxMsgSize[3]_i_2 - 
nets: {TxMsgSize[3]_i_2_n_0 TxMsgSize[3]_i_2/O}, {u_msg/State_reg_n_0_[0] TxMsgSize[3]_i_2/I0}, {u_msg/State_reg_n_0_[3] TxMsgSize[3]_i_2/I1}, {u_msg/State_reg_n_0_[1] TxMsgSize[3]_i_2/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'h41, 
LOC: SLICE_X68Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

TxMsgSize[4]_i_1 - 
nets: {u_msg/TxMsgSize TxMsgSize[4]_i_1/O}, {line_reset_n TxMsgSize[4]_i_1/I0}, {TxMsgSize[4]_i_3_n_0 TxMsgSize[4]_i_1/I1}, {TxMsgSize[4]_i_4_n_0 TxMsgSize[4]_i_1/I2}, {tx_rd TxMsgSize[4]_i_1/I3}, {u_msg/State_reg_n_0_[0] TxMsgSize[4]_i_1/I4}, {TxMsgSize[4]_i_5_n_0 TxMsgSize[4]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h88888A8888888888, 
LOC: SLICE_X68Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

TxMsgSize[4]_i_2 - 
nets: {TxMsgSize[4]_i_2_n_0 TxMsgSize[4]_i_2/O}, {u_msg/State_reg_n_0_[3] TxMsgSize[4]_i_2/I0}, {u_msg/State_reg_n_0_[0] TxMsgSize[4]_i_2/I1}, {u_msg/State_reg_n_0_[1] TxMsgSize[4]_i_2/I2}, {u_msg/TxMsgSize_reg_n_0_[4] TxMsgSize[4]_i_2/I3}, {TxMsgSize[4]_i_6_n_0 TxMsgSize[4]_i_2/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h21010121, 
LOC: SLICE_X68Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

TxMsgSize[4]_i_3 - 
nets: {TxMsgSize[4]_i_3_n_0 TxMsgSize[4]_i_3/O}, {u_msg/State_reg_n_0_[3] TxMsgSize[4]_i_3/I0}, {u_msg/State_reg_n_0_[1] TxMsgSize[4]_i_3/I1}, {reg_ack TxMsgSize[4]_i_3/I2}, {u_msg/State_reg_n_0_[0] TxMsgSize[4]_i_3/I3}, {u_msg/State_reg_n_0_[2] TxMsgSize[4]_i_3/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h00403375, 
LOC: SLICE_X68Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

TxMsgSize[4]_i_4 - 
nets: {TxMsgSize[4]_i_4_n_0 TxMsgSize[4]_i_4/O}, {u_msg/TxMsgSize_reg_n_0_[4] TxMsgSize[4]_i_4/I0}, {u_msg/TxMsgSize_reg_n_0_[2] TxMsgSize[4]_i_4/I1}, {u_msg/TxMsgSize_reg_n_0_[1] TxMsgSize[4]_i_4/I2}, {u_msg/TxMsgSize_reg_n_0_[0] TxMsgSize[4]_i_4/I3}, {u_msg/TxMsgSize_reg_n_0_[3] TxMsgSize[4]_i_4/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h00000001, 
LOC: SLICE_X68Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

TxMsgSize[4]_i_5 - 
nets: {TxMsgSize[4]_i_5_n_0 TxMsgSize[4]_i_5/O}, {u_msg/State_reg_n_0_[1] TxMsgSize[4]_i_5/I0}, {u_msg/State_reg_n_0_[2] TxMsgSize[4]_i_5/I1}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X69Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

TxMsgSize[4]_i_6 - 
nets: {TxMsgSize[4]_i_6_n_0 TxMsgSize[4]_i_6/O}, {u_msg/TxMsgSize_reg_n_0_[3] TxMsgSize[4]_i_6/I0}, {u_msg/TxMsgSize_reg_n_0_[0] TxMsgSize[4]_i_6/I1}, {u_msg/TxMsgSize_reg_n_0_[1] TxMsgSize[4]_i_6/I2}, {u_msg/TxMsgSize_reg_n_0_[2] TxMsgSize[4]_i_6/I3}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 16'hFFFE, 
LOC: SLICE_X68Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

byte_cnt[0]_i_2 - 
nets: {u_spi/u_spi_ctrl/spiif_cs1 byte_cnt[0]_i_2/O}, {cfg_transfer_size[0] byte_cnt[0]_i_2/I0}, {u_spi/u_spi_ctrl/byte_cnt_reg_n_0_[0] byte_cnt[0]_i_2/I1}, {u_spi/u_spi_ctrl/byte_cnt_reg_n_0_[1] byte_cnt[0]_i_2/I2}, {cfg_transfer_size[1] byte_cnt[0]_i_2/I3}, {u_spi/u_spi_ctrl/byte_cnt_reg_n_0_[2] byte_cnt[0]_i_2/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h00009009, 
LOC: SLICE_X75Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

byte_cnt[0]_i_3 - 
nets: {u_spi/u_spi_ctrl/spiif_cs__0 byte_cnt[0]_i_3/O}, {u_spi/u_spi_ctrl/sck_ne_reg_n_0 byte_cnt[0]_i_3/I0}, {byte_cnt_i_1_n_0 byte_cnt[0]_i_3/I1}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X75Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

byte_cnt_i_1 - 
nets: {byte_cnt_i_1_n_0 byte_cnt_i_1/O}, {u_spi/u_spi_ctrl/sck_cnt_reg__0[5] byte_cnt_i_1/I0}, {cfg_sck_cs_period[4] byte_cnt_i_1/I1}, {u_spi/u_spi_ctrl/sck_cnt_reg__0[4] byte_cnt_i_1/I2}, {u_spi/u_spi_ctrl/sck_cnt_reg__0[3] byte_cnt_i_1/I3}, {cfg_sck_cs_period[3] byte_cnt_i_1/I4}, {byte_cnt_i_2_n_0 byte_cnt_i_1/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFBEFFFFBE, 
LOC: SLICE_X78Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

byte_cnt_i_2 - 
nets: {byte_cnt_i_2_n_0 byte_cnt_i_2/O}, {cfg_sck_cs_period[0] byte_cnt_i_2/I0}, {u_spi/u_spi_ctrl/sck_cnt_reg__0[0] byte_cnt_i_2/I1}, {u_spi/u_spi_ctrl/sck_cnt_reg__0[2] byte_cnt_i_2/I2}, {cfg_sck_cs_period[2] byte_cnt_i_2/I3}, {u_spi/u_spi_ctrl/sck_cnt_reg__0[1] byte_cnt_i_2/I4}, {cfg_sck_cs_period[1] byte_cnt_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h6FF6FFFFFFFF6FF6, 
LOC: SLICE_X78Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

cfg_dataout[15]_i_1 - 
nets: {cfg_dataout[15]_i_1_n_0 cfg_dataout[15]_i_1/O}, {u_spi/u_spi_ctrl/spiif_cs__1[2] cfg_dataout[15]_i_1/I0}, {u_spi/cfg_op_req cfg_dataout[15]_i_1/I1}, {cfg_dataout[31]_i_3_n_0 cfg_dataout[15]_i_1/I2}, {u_spi/u_spi_ctrl/byte_cnt_reg_n_0_[1] cfg_dataout[15]_i_1/I3}, {u_spi/u_spi_ctrl/byte_cnt_reg_n_0_[0] cfg_dataout[15]_i_1/I4}, {cfg_dataout[31]_i_4_n_0 cfg_dataout[15]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h44444E4400000000, 
LOC: SLICE_X76Y59, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

cfg_dataout[23]_i_1 - 
nets: {cfg_dataout[23]_i_1_n_0 cfg_dataout[23]_i_1/O}, {u_spi/u_spi_ctrl/spiif_cs__1[2] cfg_dataout[23]_i_1/I0}, {u_spi/cfg_op_req cfg_dataout[23]_i_1/I1}, {cfg_dataout[31]_i_3_n_0 cfg_dataout[23]_i_1/I2}, {u_spi/u_spi_ctrl/byte_cnt_reg_n_0_[0] cfg_dataout[23]_i_1/I3}, {u_spi/u_spi_ctrl/byte_cnt_reg_n_0_[1] cfg_dataout[23]_i_1/I4}, {cfg_dataout[31]_i_4_n_0 cfg_dataout[23]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h44444E4400000000, 
LOC: SLICE_X76Y59, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

cfg_dataout[24]_i_1 - 
nets: {cfg_dataout[24]_i_1_n_0 cfg_dataout[24]_i_1/O}, {u_spi/u_spi_ctrl/spiif_cs__1[2] cfg_dataout[24]_i_1/I0}, {u_spi/byte_in[0] cfg_dataout[24]_i_1/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X78Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

cfg_dataout[25]_i_1 - 
nets: {cfg_dataout[25]_i_1_n_0 cfg_dataout[25]_i_1/O}, {u_spi/u_spi_ctrl/spiif_cs__1[2] cfg_dataout[25]_i_1/I0}, {u_spi/byte_in[1] cfg_dataout[25]_i_1/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X78Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

cfg_dataout[26]_i_1 - 
nets: {cfg_dataout[26]_i_1_n_0 cfg_dataout[26]_i_1/O}, {u_spi/u_spi_ctrl/spiif_cs__1[2] cfg_dataout[26]_i_1/I0}, {u_spi/byte_in[2] cfg_dataout[26]_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X77Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

cfg_dataout[27]_i_1 - 
nets: {cfg_dataout[27]_i_1_n_0 cfg_dataout[27]_i_1/O}, {u_spi/u_spi_ctrl/spiif_cs__1[2] cfg_dataout[27]_i_1/I0}, {u_spi/byte_in[3] cfg_dataout[27]_i_1/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X77Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

cfg_dataout[28]_i_1 - 
nets: {cfg_dataout[28]_i_1_n_0 cfg_dataout[28]_i_1/O}, {u_spi/u_spi_ctrl/spiif_cs__1[2] cfg_dataout[28]_i_1/I0}, {u_spi/byte_in[4] cfg_dataout[28]_i_1/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X77Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

cfg_dataout[29]_i_1 - 
nets: {cfg_dataout[29]_i_1_n_0 cfg_dataout[29]_i_1/O}, {u_spi/u_spi_ctrl/spiif_cs__1[2] cfg_dataout[29]_i_1/I0}, {u_spi/byte_in[5] cfg_dataout[29]_i_1/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X77Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

cfg_dataout[30]_i_1 - 
nets: {cfg_dataout[30]_i_1_n_0 cfg_dataout[30]_i_1/O}, {u_spi/u_spi_ctrl/spiif_cs__1[2] cfg_dataout[30]_i_1/I0}, {u_spi/byte_in[6] cfg_dataout[30]_i_1/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X77Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

cfg_dataout[31]_i_1 - 
nets: {cfg_dataout[31]_i_1_n_0 cfg_dataout[31]_i_1/O}, {u_spi/u_spi_ctrl/spiif_cs__1[2] cfg_dataout[31]_i_1/I0}, {u_spi/cfg_op_req cfg_dataout[31]_i_1/I1}, {cfg_dataout[31]_i_3_n_0 cfg_dataout[31]_i_1/I2}, {u_spi/u_spi_ctrl/byte_cnt_reg_n_0_[1] cfg_dataout[31]_i_1/I3}, {u_spi/u_spi_ctrl/byte_cnt_reg_n_0_[0] cfg_dataout[31]_i_1/I4}, {cfg_dataout[31]_i_4_n_0 cfg_dataout[31]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h4444444E00000000, 
LOC: SLICE_X76Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

cfg_dataout[31]_i_2 - 
nets: {cfg_dataout[31]_i_2_n_0 cfg_dataout[31]_i_2/O}, {u_spi/u_spi_ctrl/spiif_cs__1[2] cfg_dataout[31]_i_2/I0}, {u_spi/byte_in[7] cfg_dataout[31]_i_2/I1}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X77Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

cfg_dataout[31]_i_3 - 
nets: {cfg_dataout[31]_i_3_n_0 cfg_dataout[31]_i_3/O}, {u_spi/u_spi_ctrl/sck_ne_reg_n_0 cfg_dataout[31]_i_3/I0}, {byte_cnt_i_1_n_0 cfg_dataout[31]_i_3/I1}, {u_spi/cfg_op_type[1] cfg_dataout[31]_i_3/I2}, {u_spi/cfg_op_type[0] cfg_dataout[31]_i_3/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hFDFF, 
LOC: SLICE_X76Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

cfg_dataout[31]_i_4 - 
nets: {cfg_dataout[31]_i_4_n_0 cfg_dataout[31]_i_4/O}, {u_spi/u_spi_ctrl/spiif_cs__1[0] cfg_dataout[31]_i_4/I0}, {u_spi/u_spi_ctrl/spiif_cs__1[1] cfg_dataout[31]_i_4/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X76Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

cfg_dataout[7]_i_1 - 
nets: {cfg_dataout[7]_i_1_n_0 cfg_dataout[7]_i_1/O}, {u_spi/u_spi_ctrl/spiif_cs__1[2] cfg_dataout[7]_i_1/I0}, {u_spi/cfg_op_req cfg_dataout[7]_i_1/I1}, {cfg_dataout[31]_i_3_n_0 cfg_dataout[7]_i_1/I2}, {u_spi/u_spi_ctrl/byte_cnt_reg_n_0_[1] cfg_dataout[7]_i_1/I3}, {u_spi/u_spi_ctrl/byte_cnt_reg_n_0_[0] cfg_dataout[7]_i_1/I4}, {cfg_dataout[31]_i_4_n_0 cfg_dataout[7]_i_1/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h4E44444400000000, 
LOC: SLICE_X76Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

clk_cnt[0]_i_1 - 
nets: {clk_cnt[0]_i_1_n_0 clk_cnt[0]_i_1/O}, {u_spi/u_spi_ctrl/clk_cnt_reg_n_0_[0] clk_cnt[0]_i_1/I0}, {clk_cnt[5]_i_2_n_0 clk_cnt[0]_i_1/I1}, {u_spi/cfg_op_req clk_cnt[0]_i_1/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hDF, 
LOC: SLICE_X78Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

clk_cnt[1]_i_1 - 
nets: {clk_cnt[1]_i_1_n_0 clk_cnt[1]_i_1/O}, {clk_cnt[5]_i_2_n_0 clk_cnt[1]_i_1/I0}, {u_spi/cfg_op_req clk_cnt[1]_i_1/I1}, {u_spi/u_spi_ctrl/clk_cnt_reg_n_0_[1] clk_cnt[1]_i_1/I2}, {u_spi/u_spi_ctrl/clk_cnt_reg_n_0_[0] clk_cnt[1]_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'h0440, 
LOC: SLICE_X78Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

clk_cnt[2]_i_1 - 
nets: {clk_cnt[2]_i_1_n_0 clk_cnt[2]_i_1/O}, {clk_cnt[5]_i_2_n_0 clk_cnt[2]_i_1/I0}, {u_spi/cfg_op_req clk_cnt[2]_i_1/I1}, {u_spi/u_spi_ctrl/clk_cnt_reg_n_0_[0] clk_cnt[2]_i_1/I2}, {u_spi/u_spi_ctrl/clk_cnt_reg_n_0_[1] clk_cnt[2]_i_1/I3}, {u_spi/u_spi_ctrl/clk_cnt_reg_n_0_[2] clk_cnt[2]_i_1/I4}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 32'h04444000, 
LOC: SLICE_X78Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

clk_cnt[3]_i_1 - 
nets: {clk_cnt[3]_i_1_n_0 clk_cnt[3]_i_1/O}, {clk_cnt[5]_i_2_n_0 clk_cnt[3]_i_1/I0}, {u_spi/cfg_op_req clk_cnt[3]_i_1/I1}, {u_spi/u_spi_ctrl/clk_cnt_reg_n_0_[1] clk_cnt[3]_i_1/I2}, {u_spi/u_spi_ctrl/clk_cnt_reg_n_0_[0] clk_cnt[3]_i_1/I3}, {u_spi/u_spi_ctrl/clk_cnt_reg_n_0_[2] clk_cnt[3]_i_1/I4}, {u_spi/u_spi_ctrl/clk_cnt_reg_n_0_[3] clk_cnt[3]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h0444444440000000, 
LOC: SLICE_X78Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

clk_cnt[4]_i_1 - 
nets: {clk_cnt[4]_i_1_n_0 clk_cnt[4]_i_1/O}, {clk_cnt[5]_i_2_n_0 clk_cnt[4]_i_1/I0}, {u_spi/cfg_op_req clk_cnt[4]_i_1/I1}, {clk_cnt[5]_i_3_n_0 clk_cnt[4]_i_1/I2}, {u_spi/u_spi_ctrl/clk_cnt_reg_n_0_[4] clk_cnt[4]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h0440, 
LOC: SLICE_X77Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

clk_cnt[5]_i_1 - 
nets: {clk_cnt[5]_i_1_n_0 clk_cnt[5]_i_1/O}, {clk_cnt[5]_i_2_n_0 clk_cnt[5]_i_1/I0}, {u_spi/cfg_op_req clk_cnt[5]_i_1/I1}, {u_spi/u_spi_ctrl/clk_cnt_reg_n_0_[4] clk_cnt[5]_i_1/I2}, {clk_cnt[5]_i_3_n_0 clk_cnt[5]_i_1/I3}, {u_spi/u_spi_ctrl/clk_cnt_reg_n_0_[5] clk_cnt[5]_i_1/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'h04444000, 
LOC: SLICE_X77Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

clk_cnt[5]_i_2 - 
nets: {clk_cnt[5]_i_2_n_0 clk_cnt[5]_i_2/O}, {sck_int_i_3_n_0 clk_cnt[5]_i_2/I0}, {sck_int_i_4_n_0 clk_cnt[5]_i_2/I1}, {sck_int_i_5_n_0 clk_cnt[5]_i_2/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X76Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

clk_cnt[5]_i_3 - 
nets: {clk_cnt[5]_i_3_n_0 clk_cnt[5]_i_3/O}, {u_spi/u_spi_ctrl/clk_cnt_reg_n_0_[2] clk_cnt[5]_i_3/I0}, {u_spi/u_spi_ctrl/clk_cnt_reg_n_0_[0] clk_cnt[5]_i_3/I1}, {u_spi/u_spi_ctrl/clk_cnt_reg_n_0_[1] clk_cnt[5]_i_3/I2}, {u_spi/u_spi_ctrl/clk_cnt_reg_n_0_[3] clk_cnt[5]_i_3/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'h8000, 
LOC: SLICE_X78Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

clr_sck_cnt_i_1 - 
nets: {clr_sck_cnt_i_1_n_0 clr_sck_cnt_i_1/O}, {u_spi/u_spi_ctrl/clr_sck_cnt_inferred__0_n_0 clr_sck_cnt_i_1/I0}, {u_spi/u_spi_ctrl/spiif_cs__1[0] clr_sck_cnt_i_1/I1}, {u_spi/u_spi_ctrl/spiif_cs__1[1] clr_sck_cnt_i_1/I2}, {u_spi/u_spi_ctrl/sck_ne_reg_n_0 clr_sck_cnt_i_1/I3}, {u_spi/u_spi_ctrl/spiif_cs__1[2] clr_sck_cnt_i_1/I4}, {clr_sck_cnt clr_sck_cnt_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFEFFAAFE0200AA02, 
LOC: SLICE_X77Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

clr_sck_cnt_inferred__0_i_1 - 
nets: {clr_sck_cnt_inferred__0_i_1_n_0 clr_sck_cnt_inferred__0_i_1/O}, {u_spi/u_spi_ctrl/sck_cnt_reg__0[2] clr_sck_cnt_inferred__0_i_1/I0}, {u_spi/u_spi_ctrl/sck_cnt_reg__0[1] clr_sck_cnt_inferred__0_i_1/I1}, {u_spi/u_spi_ctrl/sck_cnt_reg__0[0] clr_sck_cnt_inferred__0_i_1/I2}, {u_spi/u_spi_ctrl/sck_cnt_reg__0[3] clr_sck_cnt_inferred__0_i_1/I3}, {u_spi/u_spi_ctrl/sck_cnt_reg__0[4] clr_sck_cnt_inferred__0_i_1/I4}, {u_spi/u_spi_ctrl/sck_cnt_reg__0[5] clr_sck_cnt_inferred__0_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000080, 
LOC: SLICE_X79Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

cmd[15]_i_1 - 
nets: {u_msg/cmd cmd[15]_i_1/O}, {u_msg/State_reg_n_0_[0] cmd[15]_i_1/I0}, {u_msg/State_reg_n_0_[3] cmd[15]_i_1/I1}, {u_msg/State_reg_n_0_[1] cmd[15]_i_1/I2}, {u_msg/State_reg_n_0_[2] cmd[15]_i_1/I3}, {cmd[15]_i_2_n_0 cmd[15]_i_1/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h00000020, 
LOC: SLICE_X74Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

cmd[15]_i_2 - 
nets: {cmd[15]_i_2_n_0 cmd[15]_i_2/O}, {State[2]_i_2_n_0 cmd[15]_i_2/I0}, {reg_req_i_3_n_0 cmd[15]_i_2/I1}, {reg_wdata[31]_i_5_n_0 cmd[15]_i_2/I2}, {line_reset_n cmd[15]_i_2/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hEFFF, 
LOC: SLICE_X74Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

cnt[0]_i_2 - 
nets: {cnt[0]_i_2_n_0 cnt[0]_i_2/O}, {tx_data_avail cnt[0]_i_2/I0}, {cfg_tx_enable cnt[0]_i_2/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X66Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

cnt[0]_i_3 - 
nets: {cnt[0]_i_3_n_0 cnt[0]_i_3/O}, {u_core/u_txfsm/divcnt_reg[1] cnt[0]_i_3/I0}, {u_core/u_txfsm/divcnt_reg[0] cnt[0]_i_3/I1}, {u_core/u_txfsm/divcnt_reg__0[3] cnt[0]_i_3/I2}, {u_core/u_txfsm/divcnt_reg[2] cnt[0]_i_3/I3}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 16'hFFFE, 
LOC: SLICE_X70Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

cnt[1]_i_2 - 
nets: {cnt[1]_i_2_n_0 cnt[1]_i_2/O}, {u_core/u_rxfsm/rxstate__0[2] cnt[1]_i_2/I0}, {u_core/u_rxfsm/cnt_reg_n_0_[0] cnt[1]_i_2/I1}, {u_core/u_rxfsm/cnt_reg_n_0_[1] cnt[1]_i_2/I2}, {u_core/u_rxfsm/rxstate__0[0] cnt[1]_i_2/I3}, {u_core/u_rxfsm/si_2d cnt[1]_i_2/I4}, {u_core/u_rxfsm/rxstate__0[1] cnt[1]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h141414143CFF3C00, 
LOC: SLICE_X72Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

cnt[2]_i_2 - 
nets: {cnt[2]_i_2_n_0 cnt[2]_i_2/O}, {u_core/u_rxfsm/rxstate__0[2] cnt[2]_i_2/I0}, {u_core/u_rxfsm/cnt_reg_n_0_[2] cnt[2]_i_2/I1}, {fifo_data[3]_i_2_n_0 cnt[2]_i_2/I2}, {u_core/u_rxfsm/rxstate__0[0] cnt[2]_i_2/I3}, {u_core/u_rxfsm/si_2d cnt[2]_i_2/I4}, {u_core/u_rxfsm/rxstate__0[1] cnt[2]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h141414143CFF3C00, 
LOC: SLICE_X72Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

cnt[2]_i_2__0 - 
nets: {cnt[2]_i_2__0_n_0 cnt[2]_i_2__0/O}, {u_core/u_txfsm/txstate[1] cnt[2]_i_2__0/I0}, {u_core/u_txfsm/txstate[2] cnt[2]_i_2__0/I1}, {u_core/u_txfsm/txstate[0] cnt[2]_i_2__0/I2}, {cfg_tx_enable cnt[2]_i_2__0/I3}, {tx_data_avail cnt[2]_i_2__0/I4}, {cnt[0]_i_3_n_0 cnt[2]_i_2__0/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000011101010, 
LOC: SLICE_X66Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

cnt[2]_i_3 - 
nets: {cnt[2]_i_3_n_0 cnt[2]_i_3/O}, {u_core/u_rxfsm/rxstate cnt[2]_i_3/I0}, {u_core/u_rxfsm/rxstate__0[1] cnt[2]_i_3/I1}, {u_core/u_rxfsm/rxstate1 cnt[2]_i_3/I2}, {u_core/u_rxfsm/rxstate__0[0] cnt[2]_i_3/I3}, {u_core/u_rxfsm/rxstate14_out cnt[2]_i_3/I4}, {u_core/u_rxfsm/rxstate__0[2] cnt[2]_i_3/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0000000000E233E2, 
LOC: SLICE_X71Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

cnt[2]_i_4 - 
nets: {u_core/u_rxfsm/rxstate cnt[2]_i_4/O}, {cfg_rx_enable cnt[2]_i_4/I0}, {u_core/u_rxfsm/si_2d cnt[2]_i_4/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X71Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

cs_int_n_i_1 - 
nets: {cs_int_n_i_1_n_0 cs_int_n_i_1/O}, {cs_int_n_i_2_n_0 cs_int_n_i_1/I0}, {u_spi/u_spi_ctrl/spiif_cs__1[1] cs_int_n_i_1/I1}, {u_spi/u_spi_ctrl/spiif_cs__1[0] cs_int_n_i_1/I2}, {u_spi/u_spi_ctrl/spiif_cs__1[2] cs_int_n_i_1/I3}, {u_spi/u_spi_ctrl/sck_ne_reg_n_0 cs_int_n_i_1/I4}, {u_spi/cs_int_n cs_int_n_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFEEFFFFF02200000, 
LOC: SLICE_X75Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

cs_int_n_i_2 - 
nets: {cs_int_n_i_2_n_0 cs_int_n_i_2/O}, {u_spi/cfg_cs_byte[1] cs_int_n_i_2/I0}, {cs_int_n_i_3_n_0 cs_int_n_i_2/I1}, {u_spi/u_spi_ctrl/spiif_cs__1[0] cs_int_n_i_2/I2}, {u_spi/cfg_cs_byte[0] cs_int_n_i_2/I3}, {u_spi/u_spi_ctrl/byte_cnt_reg_n_0_[2] cs_int_n_i_2/I4}, {cs_int_n_i_4_n_0 cs_int_n_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

cs_int_n_i_3 - 
nets: {cs_int_n_i_3_n_0 cs_int_n_i_3/O}, {u_spi/cfg_cs_byte[1] cs_int_n_i_3/I0}, {u_spi/cfg_cs_byte[5] cs_int_n_i_3/I1}, {u_spi/u_spi_ctrl/byte_cnt_reg_n_0_[0] cs_int_n_i_3/I2}, {u_spi/cfg_cs_byte[3] cs_int_n_i_3/I3}, {u_spi/u_spi_ctrl/byte_cnt_reg_n_0_[1] cs_int_n_i_3/I4}, {u_spi/cfg_cs_byte[7] cs_int_n_i_3/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

cs_int_n_i_4 - 
nets: {cs_int_n_i_4_n_0 cs_int_n_i_4/O}, {u_spi/cfg_cs_byte[0] cs_int_n_i_4/I0}, {u_spi/cfg_cs_byte[4] cs_int_n_i_4/I1}, {u_spi/u_spi_ctrl/byte_cnt_reg_n_0_[0] cs_int_n_i_4/I2}, {u_spi/cfg_cs_byte[2] cs_int_n_i_4/I3}, {u_spi/u_spi_ctrl/byte_cnt_reg_n_0_[1] cs_int_n_i_4/I4}, {u_spi/cfg_cs_byte[6] cs_int_n_i_4/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

cs_n[0]_INST_0 - 
nets: {cs_n[0] cs_n[0]_INST_0/O}, {u_spi/cfg_tgt_sel[0] cs_n[0]_INST_0/I0}, {u_spi/cs_int_n cs_n[0]_INST_0/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X72Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

cs_n[1]_INST_0 - 
nets: {cs_n[1] cs_n[1]_INST_0/O}, {u_spi/cs_int_n cs_n[1]_INST_0/I0}, {u_spi/cfg_tgt_sel[0] cs_n[1]_INST_0/I1}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 4'hB, 
LOC: SLICE_X72Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

data_out_i_1 - 
nets: {u_spi/u_cfg/p_10_in data_out_i_1/O}, {reg_wr data_out_i_1/I0}, {reg_req data_out_i_1/I1}, {reg_addr[5] data_out_i_1/I2}, {reg_addr[4] data_out_i_1/I3}, {reg_addr[2] data_out_i_1/I4}, {reg_addr[3] data_out_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000000080000, 
LOC: SLICE_X72Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data_out_i_1__0 - 
nets: {u_spi/u_cfg/p_19_in data_out_i_1__0/O}, {reg_addr[3] data_out_i_1__0/I0}, {reg_addr[2] data_out_i_1__0/I1}, {reg_wr data_out_i_1__0/I2}, {reg_req data_out_i_1__0/I3}, {reg_addr[5] data_out_i_1__0/I4}, {reg_addr[4] data_out_i_1__0/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000000001000, 
LOC: SLICE_X72Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data_out_i_1__1 - 
nets: {data_out_i_1__1_n_0 data_out_i_1__1/O}, {u_spi/hware_op_done data_out_i_1__1/I0}, {u_spi/u_cfg/p_19_in data_out_i_1__1/I1}, {reg_wdata[31] data_out_i_1__1/I2}, {u_spi/cfg_op_req data_out_i_1__1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hD5C0, 
LOC: SLICE_X76Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

error_ind[1]_i_2 - 
nets: {error_ind[1]_i_2_n_0 error_ind[1]_i_2/O}, {u_core/u_rxfsm/si_2d error_ind[1]_i_2/I0}, {cfg_rx_enable error_ind[1]_i_2/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X71Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

error_ind[1]_i_3 - 
nets: {error_ind[1]_i_3_n_0 error_ind[1]_i_3/O}, {u_core/u_rxfsm/si_2d error_ind[1]_i_3/I0}, {u_core/u_rxfsm/rxstate__0[2] error_ind[1]_i_3/I1}, {error_ind[1]_i_4_n_0 error_ind[1]_i_3/I2}, {u_core/u_rxfsm/rxstate1 error_ind[1]_i_3/I3}, {u_core/u_rxfsm/rxstate__0[0] error_ind[1]_i_3/I4}, {u_core/u_rxfsm/rxstate__0[1] error_ind[1]_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h3000000044007733, 
LOC: SLICE_X71Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

error_ind[1]_i_4 - 
nets: {error_ind[1]_i_4_n_0 error_ind[1]_i_4/O}, {cfg_pri_mod[1] error_ind[1]_i_4/I0}, {cfg_pri_mod[0] error_ind[1]_i_4/I1}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X68Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

fifo_data[3]_i_2 - 
nets: {fifo_data[3]_i_2_n_0 fifo_data[3]_i_2/O}, {u_core/u_rxfsm/cnt_reg_n_0_[0] fifo_data[3]_i_2/I0}, {u_core/u_rxfsm/cnt_reg_n_0_[1] fifo_data[3]_i_2/I1}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X73Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

fifo_data[3]_i_3 - 
nets: {fifo_data[3]_i_3_n_0 fifo_data[3]_i_3/O}, {u_core/u_rxfsm/cnt_reg_n_0_[2] fifo_data[3]_i_3/I0}, {u_core/u_rxfsm/rxstate1 fifo_data[3]_i_3/I1}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 4'hB, 
LOC: SLICE_X73Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

fifo_data[4]_i_2 - 
nets: {fifo_data[4]_i_2_n_0 fifo_data[4]_i_2/O}, {u_core/u_rxfsm/cnt_reg_n_0_[0] fifo_data[4]_i_2/I0}, {u_core/u_rxfsm/cnt_reg_n_0_[1] fifo_data[4]_i_2/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X73Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

fifo_data[5]_i_2 - 
nets: {fifo_data[5]_i_2_n_0 fifo_data[5]_i_2/O}, {u_core/u_rxfsm/cnt_reg_n_0_[0] fifo_data[5]_i_2/I0}, {u_core/u_rxfsm/cnt_reg_n_0_[1] fifo_data[5]_i_2/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X73Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

fifo_data[6]_i_2 - 
nets: {fifo_data[6]_i_2_n_0 fifo_data[6]_i_2/O}, {u_core/u_rxfsm/rxstate__0[0] fifo_data[6]_i_2/I0}, {u_core/u_rxfsm/rxstate__0[2] fifo_data[6]_i_2/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X74Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

fifo_data[6]_i_3 - 
nets: {fifo_data[6]_i_3_n_0 fifo_data[6]_i_3/O}, {u_core/u_rxfsm/cnt_reg_n_0_[1] fifo_data[6]_i_3/I0}, {u_core/u_rxfsm/cnt_reg_n_0_[0] fifo_data[6]_i_3/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X73Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

fifo_data[6]_i_4 - 
nets: {fifo_data[6]_i_4_n_0 fifo_data[6]_i_4/O}, {u_core/u_rxfsm/rxstate1 fifo_data[6]_i_4/I0}, {u_core/u_rxfsm/cnt_reg_n_0_[2] fifo_data[6]_i_4/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X73Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

fifo_data[7]_i_2 - 
nets: {fifo_data[7]_i_2_n_0 fifo_data[7]_i_2/O}, {u_core/u_rxfsm/rxstate__0[1] fifo_data[7]_i_2/I0}, {u_core/u_rxfsm/cnt_reg_n_0_[1] fifo_data[7]_i_2/I1}, {u_core/u_rxfsm/cnt_reg_n_0_[0] fifo_data[7]_i_2/I2}, {u_core/u_rxfsm/cnt_reg_n_0_[2] fifo_data[7]_i_2/I3}, {u_core/u_rxfsm/rxstate1 fifo_data[7]_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h7FFFFFFF, 
LOC: SLICE_X73Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

fifo_rd_i_1 - 
nets: {fifo_rd_i_1_n_0 fifo_rd_i_1/O}, {u_core/u_txfsm/txstate[1] fifo_rd_i_1/I0}, {u_core/u_txfsm/txstate[2] fifo_rd_i_1/I1}, {u_core/u_txfsm/txstate[0] fifo_rd_i_1/I2}, {cnt[0]_i_2_n_0 fifo_rd_i_1/I3}, {cnt[0]_i_3_n_0 fifo_rd_i_1/I4}, {tx_rd fifo_rd_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0000EFEF00000100, 
LOC: SLICE_X68Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

fifo_wr_i_1 - 
nets: {fifo_wr_i_1_n_0 fifo_wr_i_1/O}, {u_core/u_rxfsm/rxstate__0[2] fifo_wr_i_1/I0}, {u_core/u_rxfsm/rxstate__0[0] fifo_wr_i_1/I1}, {u_core/u_rxfsm/rxstate__0[1] fifo_wr_i_1/I2}, {fifo_wr_i_2_n_0 fifo_wr_i_1/I3}, {u_core/u_rxfsm/rxstate1 fifo_wr_i_1/I4}, {rx_wr fifo_wr_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hBDBDBDBD10000000, 
LOC: SLICE_X70Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

fifo_wr_i_2 - 
nets: {fifo_wr_i_2_n_0 fifo_wr_i_2/O}, {u_core/u_rxfsm/cnt_reg_n_0_[1] fifo_wr_i_2/I0}, {u_core/u_rxfsm/cnt_reg_n_0_[0] fifo_wr_i_2/I1}, {u_core/u_rxfsm/cnt_reg_n_0_[2] fifo_wr_i_2/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h80, 
LOC: SLICE_X72Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

fifo_wr_i_3 - 
nets: {u_core/u_rxfsm/rxstate1 fifo_wr_i_3/O}, {u_core/u_txfsm/divcnt_reg[0] fifo_wr_i_3/I0}, {rxpos[0] fifo_wr_i_3/I1}, {u_core/u_txfsm/divcnt_reg[1] fifo_wr_i_3/I2}, {rxpos[1] fifo_wr_i_3/I3}, {fifo_wr_i_4_n_0 fifo_wr_i_3/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'h00009009, 
LOC: SLICE_X71Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

fifo_wr_i_4 - 
nets: {fifo_wr_i_4_n_0 fifo_wr_i_4/O}, {rxpos[2] fifo_wr_i_4/I0}, {u_core/u_txfsm/divcnt_reg[2] fifo_wr_i_4/I1}, {rxpos[3] fifo_wr_i_4/I2}, {u_core/u_txfsm/divcnt_reg__0[3] fifo_wr_i_4/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'h6FF6, 
LOC: SLICE_X71Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

frm_error_INST_0 - 
nets: {frm_error frm_error_INST_0/O}, {error_ind[0] frm_error_INST_0/I0}, {error_ind[1] frm_error_INST_0/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X70Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

high_count[10]_i_1 - 
nets: {high_count[10]_i_1_n_0 high_count[10]_i_1/O}, {load high_count[10]_i_1/I0}, {mclk_div_i_4_n_0 high_count[10]_i_1/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X69Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

high_count[10]_i_3 - 
nets: {p_0_out[8] high_count[10]_i_3/O}, {cfg_baud_16x[9] high_count[10]_i_3/I0}, {load high_count[10]_i_3/I1}, {u_core/u_clk_ctl/high_count_reg__0[8] high_count[10]_i_3/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hF8, 
LOC: SLICE_X69Y72, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

high_count[10]_i_4 - 
nets: {high_count[10]_i_4_n_0 high_count[10]_i_4/O}, {u_core/u_clk_ctl/high_count_reg__0[8] high_count[10]_i_4/I0}, {load high_count[10]_i_4/I1}, {cfg_baud_16x[9] high_count[10]_i_4/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'h15, 
LOC: SLICE_X69Y72, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

high_count[10]_i_5 - 
nets: {high_count[10]_i_5_n_0 high_count[10]_i_5/O}, {cfg_baud_16x[10] high_count[10]_i_5/I0}, {u_core/u_clk_ctl/high_count_reg__0[9] high_count[10]_i_5/I1}, {u_core/u_clk_ctl/high_count_reg__0[10] high_count[10]_i_5/I2}, {load high_count[10]_i_5/I3}, {cfg_baud_16x[11] high_count[10]_i_5/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hEEC3E1C3, 
LOC: SLICE_X69Y72, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

high_count[10]_i_6 - 
nets: {high_count[10]_i_6_n_0 high_count[10]_i_6/O}, {cfg_baud_16x[9] high_count[10]_i_6/I0}, {u_core/u_clk_ctl/high_count_reg__0[8] high_count[10]_i_6/I1}, {cfg_baud_16x[10] high_count[10]_i_6/I2}, {load high_count[10]_i_6/I3}, {u_core/u_clk_ctl/high_count_reg__0[9] high_count[10]_i_6/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hEECCE133, 
LOC: SLICE_X69Y72, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

high_count[10]_i_7 - 
nets: {high_count[10]_i_7_n_0 high_count[10]_i_7/O}, {cfg_baud_16x[8] high_count[10]_i_7/I0}, {u_core/u_clk_ctl/high_count_reg__0[7] high_count[10]_i_7/I1}, {cfg_baud_16x[9] high_count[10]_i_7/I2}, {load high_count[10]_i_7/I3}, {u_core/u_clk_ctl/high_count_reg__0[8] high_count[10]_i_7/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hEECCE133, 
LOC: SLICE_X69Y72, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

high_count[3]_i_2 - 
nets: {high_count[3]_i_2_n_0 high_count[3]_i_2/O}, {u_core/u_clk_ctl/high_count_reg__0[3] high_count[3]_i_2/I0}, {load high_count[3]_i_2/I1}, {cfg_baud_16x[4] high_count[3]_i_2/I2}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 8'h15, 
LOC: SLICE_X69Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

high_count[3]_i_3 - 
nets: {high_count[3]_i_3_n_0 high_count[3]_i_3/O}, {u_core/u_clk_ctl/high_count_reg__0[2] high_count[3]_i_3/I0}, {load high_count[3]_i_3/I1}, {cfg_baud_16x[3] high_count[3]_i_3/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'h15, 
LOC: SLICE_X69Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

high_count[3]_i_4 - 
nets: {high_count[3]_i_4_n_0 high_count[3]_i_4/O}, {u_core/u_clk_ctl/high_count_reg__0[1] high_count[3]_i_4/I0}, {load high_count[3]_i_4/I1}, {cfg_baud_16x[2] high_count[3]_i_4/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'h15, 
LOC: SLICE_X69Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

high_count[3]_i_5 - 
nets: {high_count[3]_i_5_n_0 high_count[3]_i_5/O}, {cfg_baud_16x[0] high_count[3]_i_5/I0}, {load high_count[3]_i_5/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'hB, 
LOC: SLICE_X69Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

high_count[3]_i_6 - 
nets: {high_count[3]_i_6_n_0 high_count[3]_i_6/O}, {cfg_baud_16x[3] high_count[3]_i_6/I0}, {u_core/u_clk_ctl/high_count_reg__0[2] high_count[3]_i_6/I1}, {cfg_baud_16x[4] high_count[3]_i_6/I2}, {load high_count[3]_i_6/I3}, {u_core/u_clk_ctl/high_count_reg__0[3] high_count[3]_i_6/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hEECCE133, 
LOC: SLICE_X69Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

high_count[3]_i_7 - 
nets: {high_count[3]_i_7_n_0 high_count[3]_i_7/O}, {cfg_baud_16x[2] high_count[3]_i_7/I0}, {u_core/u_clk_ctl/high_count_reg__0[1] high_count[3]_i_7/I1}, {cfg_baud_16x[3] high_count[3]_i_7/I2}, {load high_count[3]_i_7/I3}, {u_core/u_clk_ctl/high_count_reg__0[2] high_count[3]_i_7/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hEECCE133, 
LOC: SLICE_X69Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

high_count[3]_i_8 - 
nets: {high_count[3]_i_8_n_0 high_count[3]_i_8/O}, {cfg_baud_16x[2] high_count[3]_i_8/I0}, {u_core/u_clk_ctl/high_count_reg__0[1] high_count[3]_i_8/I1}, {load high_count[3]_i_8/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hE3, 
LOC: SLICE_X69Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

high_count[3]_i_9 - 
nets: {high_count[3]_i_9_n_0 high_count[3]_i_9/O}, {cfg_baud_16x[0] high_count[3]_i_9/I0}, {cfg_baud_16x[1] high_count[3]_i_9/I1}, {load high_count[3]_i_9/I2}, {u_core/u_clk_ctl/high_count_reg__0[0] high_count[3]_i_9/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h506F, 
LOC: SLICE_X69Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

high_count[7]_i_2 - 
nets: {high_count[7]_i_2_n_0 high_count[7]_i_2/O}, {u_core/u_clk_ctl/high_count_reg__0[7] high_count[7]_i_2/I0}, {load high_count[7]_i_2/I1}, {cfg_baud_16x[8] high_count[7]_i_2/I2}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 8'h15, 
LOC: SLICE_X69Y71, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

high_count[7]_i_3 - 
nets: {high_count[7]_i_3_n_0 high_count[7]_i_3/O}, {u_core/u_clk_ctl/high_count_reg__0[6] high_count[7]_i_3/I0}, {load high_count[7]_i_3/I1}, {cfg_baud_16x[7] high_count[7]_i_3/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'h15, 
LOC: SLICE_X69Y71, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

high_count[7]_i_4 - 
nets: {high_count[7]_i_4_n_0 high_count[7]_i_4/O}, {u_core/u_clk_ctl/high_count_reg__0[5] high_count[7]_i_4/I0}, {load high_count[7]_i_4/I1}, {cfg_baud_16x[6] high_count[7]_i_4/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'h15, 
LOC: SLICE_X69Y71, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

high_count[7]_i_5 - 
nets: {high_count[7]_i_5_n_0 high_count[7]_i_5/O}, {u_core/u_clk_ctl/high_count_reg__0[4] high_count[7]_i_5/I0}, {load high_count[7]_i_5/I1}, {cfg_baud_16x[5] high_count[7]_i_5/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'h15, 
LOC: SLICE_X69Y71, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

high_count[7]_i_6 - 
nets: {high_count[7]_i_6_n_0 high_count[7]_i_6/O}, {cfg_baud_16x[7] high_count[7]_i_6/I0}, {u_core/u_clk_ctl/high_count_reg__0[6] high_count[7]_i_6/I1}, {cfg_baud_16x[8] high_count[7]_i_6/I2}, {load high_count[7]_i_6/I3}, {u_core/u_clk_ctl/high_count_reg__0[7] high_count[7]_i_6/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hEECCE133, 
LOC: SLICE_X69Y71, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

high_count[7]_i_7 - 
nets: {high_count[7]_i_7_n_0 high_count[7]_i_7/O}, {cfg_baud_16x[6] high_count[7]_i_7/I0}, {u_core/u_clk_ctl/high_count_reg__0[5] high_count[7]_i_7/I1}, {cfg_baud_16x[7] high_count[7]_i_7/I2}, {load high_count[7]_i_7/I3}, {u_core/u_clk_ctl/high_count_reg__0[6] high_count[7]_i_7/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hEECCE133, 
LOC: SLICE_X69Y71, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

high_count[7]_i_8 - 
nets: {high_count[7]_i_8_n_0 high_count[7]_i_8/O}, {cfg_baud_16x[5] high_count[7]_i_8/I0}, {u_core/u_clk_ctl/high_count_reg__0[4] high_count[7]_i_8/I1}, {cfg_baud_16x[6] high_count[7]_i_8/I2}, {load high_count[7]_i_8/I3}, {u_core/u_clk_ctl/high_count_reg__0[5] high_count[7]_i_8/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hEECCE133, 
LOC: SLICE_X69Y71, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

high_count[7]_i_9 - 
nets: {high_count[7]_i_9_n_0 high_count[7]_i_9/O}, {cfg_baud_16x[4] high_count[7]_i_9/I0}, {u_core/u_clk_ctl/high_count_reg__0[3] high_count[7]_i_9/I1}, {cfg_baud_16x[5] high_count[7]_i_9/I2}, {load high_count[7]_i_9/I3}, {u_core/u_clk_ctl/high_count_reg__0[4] high_count[7]_i_9/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hEECCE133, 
LOC: SLICE_X69Y71, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

high_count_reg[10]_i_2 - 
nets: { high_count_reg[10]_i_2/CO[3]}, { high_count_reg[10]_i_2/CO[2]}, { high_count_reg[10]_i_2/CO[1]}, { high_count_reg[10]_i_2/CO[0]}, { high_count_reg[10]_i_2/O[3]}, {high_count[10] high_count_reg[10]_i_2/O[2]}, {high_count[9] high_count_reg[10]_i_2/O[1]}, {high_count[8] high_count_reg[10]_i_2/O[0]}, {high_count_reg[7]_i_1_n_0 high_count_reg[10]_i_2/CI}, {<const0> high_count_reg[10]_i_2/CYINIT}, {<const0> high_count_reg[10]_i_2/DI[3]}, {<const0> high_count_reg[10]_i_2/DI[2]}, {p_0_out[8] high_count_reg[10]_i_2/DI[1]}, {high_count[10]_i_4_n_0 high_count_reg[10]_i_2/DI[0]}, {<const0> high_count_reg[10]_i_2/S[3]}, {high_count[10]_i_5_n_0 high_count_reg[10]_i_2/S[2]}, {high_count[10]_i_6_n_0 high_count_reg[10]_i_2/S[1]}, {high_count[10]_i_7_n_0 high_count_reg[10]_i_2/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X69Y72, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

high_count_reg[3]_i_1 - 
nets: {high_count_reg[3]_i_1_n_0 high_count_reg[3]_i_1/CO[3]}, { high_count_reg[3]_i_1/CO[2]}, { high_count_reg[3]_i_1/CO[1]}, { high_count_reg[3]_i_1/CO[0]}, {high_count[3] high_count_reg[3]_i_1/O[3]}, {high_count[2] high_count_reg[3]_i_1/O[2]}, {high_count[1] high_count_reg[3]_i_1/O[1]}, {high_count[0] high_count_reg[3]_i_1/O[0]}, {<const0> high_count_reg[3]_i_1/CI}, {<const0> high_count_reg[3]_i_1/CYINIT}, {high_count[3]_i_2_n_0 high_count_reg[3]_i_1/DI[3]}, {high_count[3]_i_3_n_0 high_count_reg[3]_i_1/DI[2]}, {high_count[3]_i_4_n_0 high_count_reg[3]_i_1/DI[1]}, {high_count[3]_i_5_n_0 high_count_reg[3]_i_1/DI[0]}, {high_count[3]_i_6_n_0 high_count_reg[3]_i_1/S[3]}, {high_count[3]_i_7_n_0 high_count_reg[3]_i_1/S[2]}, {high_count[3]_i_8_n_0 high_count_reg[3]_i_1/S[1]}, {high_count[3]_i_9_n_0 high_count_reg[3]_i_1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X69Y70, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

high_count_reg[7]_i_1 - 
nets: {high_count_reg[7]_i_1_n_0 high_count_reg[7]_i_1/CO[3]}, { high_count_reg[7]_i_1/CO[2]}, { high_count_reg[7]_i_1/CO[1]}, { high_count_reg[7]_i_1/CO[0]}, {high_count[7] high_count_reg[7]_i_1/O[3]}, {high_count[6] high_count_reg[7]_i_1/O[2]}, {high_count[5] high_count_reg[7]_i_1/O[1]}, {high_count[4] high_count_reg[7]_i_1/O[0]}, {high_count_reg[3]_i_1_n_0 high_count_reg[7]_i_1/CI}, {<const0> high_count_reg[7]_i_1/CYINIT}, {high_count[7]_i_2_n_0 high_count_reg[7]_i_1/DI[3]}, {high_count[7]_i_3_n_0 high_count_reg[7]_i_1/DI[2]}, {high_count[7]_i_4_n_0 high_count_reg[7]_i_1/DI[1]}, {high_count[7]_i_5_n_0 high_count_reg[7]_i_1/DI[0]}, {high_count[7]_i_6_n_0 high_count_reg[7]_i_1/S[3]}, {high_count[7]_i_7_n_0 high_count_reg[7]_i_1/S[2]}, {high_count[7]_i_8_n_0 high_count_reg[7]_i_1/S[1]}, {high_count[7]_i_9_n_0 high_count_reg[7]_i_1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X69Y71, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

load_byte_i_1 - 
nets: {load_byte_i_1_n_0 load_byte_i_1/O}, {byte_cnt_i_1_n_0 load_byte_i_1/I0}, {u_spi/u_spi_ctrl/spiif_cs__1[1] load_byte_i_1/I1}, {u_spi/u_spi_ctrl/spiif_cs__1[0] load_byte_i_1/I2}, {load_byte_i_2_n_0 load_byte_i_1/I3}, {u_spi/u_spi_ctrl/spiif_cs__1[2] load_byte_i_1/I4}, {u_spi/load_byte load_byte_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFF31300000010, 
LOC: SLICE_X76Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

load_byte_i_2 - 
nets: {load_byte_i_2_n_0 load_byte_i_2/O}, {u_spi/u_spi_ctrl/spiif_cs__1[1] load_byte_i_2/I0}, {u_spi/cfg_op_type[1] load_byte_i_2/I1}, {byte_cnt_i_1_n_0 load_byte_i_2/I2}, {u_spi/u_spi_ctrl/sck_ne_reg_n_0 load_byte_i_2/I3}, {u_spi/cfg_op_type[0] load_byte_i_2/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFEFF, 
LOC: SLICE_X76Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

low_count[0]_i_1 - 
nets: {low_count[0]_i_1_n_0 low_count[0]_i_1/O}, {u_core/u_clk_ctl/low_count_reg__0[0] low_count[0]_i_1/I0}, {mclk_div_i_4_n_0 low_count[0]_i_1/I1}, {cfg_baud_16x[1] low_count[0]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h45, 
LOC: SLICE_X69Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

low_count[10]_i_3 - 
nets: {A[8] low_count[10]_i_3/O}, {cfg_baud_16x[9] low_count[10]_i_3/I0}, {mclk_div_i_4_n_0 low_count[10]_i_3/I1}, {u_core/u_clk_ctl/low_count_reg__0[8] low_count[10]_i_3/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hF2, 
LOC: SLICE_X68Y71, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

low_count[10]_i_4 - 
nets: {low_count[10]_i_4_n_0 low_count[10]_i_4/O}, {cfg_baud_16x[10] low_count[10]_i_4/I0}, {u_core/u_clk_ctl/low_count_reg__0[9] low_count[10]_i_4/I1}, {u_core/u_clk_ctl/low_count_reg__0[10] low_count[10]_i_4/I2}, {mclk_div_i_4_n_0 low_count[10]_i_4/I3}, {cfg_baud_16x[11] low_count[10]_i_4/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hC3EEC3E1, 
LOC: SLICE_X68Y71, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

low_count[10]_i_5 - 
nets: {low_count[10]_i_5_n_0 low_count[10]_i_5/O}, {cfg_baud_16x[9] low_count[10]_i_5/I0}, {u_core/u_clk_ctl/low_count_reg__0[8] low_count[10]_i_5/I1}, {cfg_baud_16x[10] low_count[10]_i_5/I2}, {mclk_div_i_4_n_0 low_count[10]_i_5/I3}, {u_core/u_clk_ctl/low_count_reg__0[9] low_count[10]_i_5/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hCCEE33E1, 
LOC: SLICE_X68Y71, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

low_count[4]_i_10 - 
nets: {low_count[4]_i_10_n_0 low_count[4]_i_10/O}, {cfg_baud_16x[2] low_count[4]_i_10/I0}, {u_core/u_clk_ctl/low_count_reg__0[1] low_count[4]_i_10/I1}, {mclk_div_i_4_n_0 low_count[4]_i_10/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h3E, 
LOC: SLICE_X68Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

low_count[4]_i_2 - 
nets: {A[0] low_count[4]_i_2/O}, {cfg_baud_16x[1] low_count[4]_i_2/I0}, {mclk_div_i_4_n_0 low_count[4]_i_2/I1}, {u_core/u_clk_ctl/low_count_reg__0[0] low_count[4]_i_2/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hF2, 
LOC: SLICE_X69Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

low_count[4]_i_3 - 
nets: {low_count[4]_i_3_n_0 low_count[4]_i_3/O}, {u_core/u_clk_ctl/low_count_reg__0[4] low_count[4]_i_3/I0}, {mclk_div_i_4_n_0 low_count[4]_i_3/I1}, {cfg_baud_16x[5] low_count[4]_i_3/I2}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 8'h45, 
LOC: SLICE_X68Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

low_count[4]_i_4 - 
nets: {low_count[4]_i_4_n_0 low_count[4]_i_4/O}, {u_core/u_clk_ctl/low_count_reg__0[3] low_count[4]_i_4/I0}, {mclk_div_i_4_n_0 low_count[4]_i_4/I1}, {cfg_baud_16x[4] low_count[4]_i_4/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'h45, 
LOC: SLICE_X68Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

low_count[4]_i_5 - 
nets: {low_count[4]_i_5_n_0 low_count[4]_i_5/O}, {u_core/u_clk_ctl/low_count_reg__0[2] low_count[4]_i_5/I0}, {mclk_div_i_4_n_0 low_count[4]_i_5/I1}, {cfg_baud_16x[3] low_count[4]_i_5/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'h45, 
LOC: SLICE_X68Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

low_count[4]_i_6 - 
nets: {low_count[4]_i_6_n_0 low_count[4]_i_6/O}, {u_core/u_clk_ctl/low_count_reg__0[1] low_count[4]_i_6/I0}, {mclk_div_i_4_n_0 low_count[4]_i_6/I1}, {cfg_baud_16x[2] low_count[4]_i_6/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'h45, 
LOC: SLICE_X68Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

low_count[4]_i_7 - 
nets: {low_count[4]_i_7_n_0 low_count[4]_i_7/O}, {cfg_baud_16x[4] low_count[4]_i_7/I0}, {u_core/u_clk_ctl/low_count_reg__0[3] low_count[4]_i_7/I1}, {cfg_baud_16x[5] low_count[4]_i_7/I2}, {mclk_div_i_4_n_0 low_count[4]_i_7/I3}, {u_core/u_clk_ctl/low_count_reg__0[4] low_count[4]_i_7/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hCCEE33E1, 
LOC: SLICE_X68Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

low_count[4]_i_8 - 
nets: {low_count[4]_i_8_n_0 low_count[4]_i_8/O}, {cfg_baud_16x[3] low_count[4]_i_8/I0}, {u_core/u_clk_ctl/low_count_reg__0[2] low_count[4]_i_8/I1}, {cfg_baud_16x[4] low_count[4]_i_8/I2}, {mclk_div_i_4_n_0 low_count[4]_i_8/I3}, {u_core/u_clk_ctl/low_count_reg__0[3] low_count[4]_i_8/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hCCEE33E1, 
LOC: SLICE_X68Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

low_count[4]_i_9 - 
nets: {low_count[4]_i_9_n_0 low_count[4]_i_9/O}, {cfg_baud_16x[2] low_count[4]_i_9/I0}, {u_core/u_clk_ctl/low_count_reg__0[1] low_count[4]_i_9/I1}, {cfg_baud_16x[3] low_count[4]_i_9/I2}, {mclk_div_i_4_n_0 low_count[4]_i_9/I3}, {u_core/u_clk_ctl/low_count_reg__0[2] low_count[4]_i_9/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hCCEE33E1, 
LOC: SLICE_X68Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

low_count[8]_i_2 - 
nets: {low_count[8]_i_2_n_0 low_count[8]_i_2/O}, {u_core/u_clk_ctl/low_count_reg__0[8] low_count[8]_i_2/I0}, {mclk_div_i_4_n_0 low_count[8]_i_2/I1}, {cfg_baud_16x[9] low_count[8]_i_2/I2}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 8'h45, 
LOC: SLICE_X68Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

low_count[8]_i_3 - 
nets: {low_count[8]_i_3_n_0 low_count[8]_i_3/O}, {u_core/u_clk_ctl/low_count_reg__0[7] low_count[8]_i_3/I0}, {mclk_div_i_4_n_0 low_count[8]_i_3/I1}, {cfg_baud_16x[8] low_count[8]_i_3/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'h45, 
LOC: SLICE_X68Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

low_count[8]_i_4 - 
nets: {low_count[8]_i_4_n_0 low_count[8]_i_4/O}, {u_core/u_clk_ctl/low_count_reg__0[6] low_count[8]_i_4/I0}, {mclk_div_i_4_n_0 low_count[8]_i_4/I1}, {cfg_baud_16x[7] low_count[8]_i_4/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'h45, 
LOC: SLICE_X68Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

low_count[8]_i_5 - 
nets: {low_count[8]_i_5_n_0 low_count[8]_i_5/O}, {u_core/u_clk_ctl/low_count_reg__0[5] low_count[8]_i_5/I0}, {mclk_div_i_4_n_0 low_count[8]_i_5/I1}, {cfg_baud_16x[6] low_count[8]_i_5/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'h45, 
LOC: SLICE_X68Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

low_count[8]_i_6 - 
nets: {low_count[8]_i_6_n_0 low_count[8]_i_6/O}, {cfg_baud_16x[8] low_count[8]_i_6/I0}, {u_core/u_clk_ctl/low_count_reg__0[7] low_count[8]_i_6/I1}, {cfg_baud_16x[9] low_count[8]_i_6/I2}, {mclk_div_i_4_n_0 low_count[8]_i_6/I3}, {u_core/u_clk_ctl/low_count_reg__0[8] low_count[8]_i_6/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hCCEE33E1, 
LOC: SLICE_X68Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

low_count[8]_i_7 - 
nets: {low_count[8]_i_7_n_0 low_count[8]_i_7/O}, {cfg_baud_16x[7] low_count[8]_i_7/I0}, {u_core/u_clk_ctl/low_count_reg__0[6] low_count[8]_i_7/I1}, {cfg_baud_16x[8] low_count[8]_i_7/I2}, {mclk_div_i_4_n_0 low_count[8]_i_7/I3}, {u_core/u_clk_ctl/low_count_reg__0[7] low_count[8]_i_7/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hCCEE33E1, 
LOC: SLICE_X68Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

low_count[8]_i_8 - 
nets: {low_count[8]_i_8_n_0 low_count[8]_i_8/O}, {cfg_baud_16x[6] low_count[8]_i_8/I0}, {u_core/u_clk_ctl/low_count_reg__0[5] low_count[8]_i_8/I1}, {cfg_baud_16x[7] low_count[8]_i_8/I2}, {mclk_div_i_4_n_0 low_count[8]_i_8/I3}, {u_core/u_clk_ctl/low_count_reg__0[6] low_count[8]_i_8/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hCCEE33E1, 
LOC: SLICE_X68Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

low_count[8]_i_9 - 
nets: {low_count[8]_i_9_n_0 low_count[8]_i_9/O}, {cfg_baud_16x[5] low_count[8]_i_9/I0}, {u_core/u_clk_ctl/low_count_reg__0[4] low_count[8]_i_9/I1}, {cfg_baud_16x[6] low_count[8]_i_9/I2}, {mclk_div_i_4_n_0 low_count[8]_i_9/I3}, {u_core/u_clk_ctl/low_count_reg__0[5] low_count[8]_i_9/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hCCEE33E1, 
LOC: SLICE_X68Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

low_count_reg[10]_i_2 - 
nets: { low_count_reg[10]_i_2/CO[3]}, { low_count_reg[10]_i_2/CO[2]}, { low_count_reg[10]_i_2/CO[1]}, { low_count_reg[10]_i_2/CO[0]}, { low_count_reg[10]_i_2/O[3]}, { low_count_reg[10]_i_2/O[2]}, {low_count_reg[10]_i_2_n_6 low_count_reg[10]_i_2/O[1]}, {low_count_reg[10]_i_2_n_7 low_count_reg[10]_i_2/O[0]}, {low_count_reg[8]_i_1_n_0 low_count_reg[10]_i_2/CI}, {<const0> low_count_reg[10]_i_2/CYINIT}, {<const0> low_count_reg[10]_i_2/DI[3]}, {<const0> low_count_reg[10]_i_2/DI[2]}, {<const0> low_count_reg[10]_i_2/DI[1]}, {A[8] low_count_reg[10]_i_2/DI[0]}, {<const0> low_count_reg[10]_i_2/S[3]}, {<const0> low_count_reg[10]_i_2/S[2]}, {low_count[10]_i_4_n_0 low_count_reg[10]_i_2/S[1]}, {low_count[10]_i_5_n_0 low_count_reg[10]_i_2/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X68Y71, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

low_count_reg[4]_i_1 - 
nets: {low_count_reg[4]_i_1_n_0 low_count_reg[4]_i_1/CO[3]}, { low_count_reg[4]_i_1/CO[2]}, { low_count_reg[4]_i_1/CO[1]}, { low_count_reg[4]_i_1/CO[0]}, {low_count_reg[4]_i_1_n_4 low_count_reg[4]_i_1/O[3]}, {low_count_reg[4]_i_1_n_5 low_count_reg[4]_i_1/O[2]}, {low_count_reg[4]_i_1_n_6 low_count_reg[4]_i_1/O[1]}, {low_count_reg[4]_i_1_n_7 low_count_reg[4]_i_1/O[0]}, {<const0> low_count_reg[4]_i_1/CI}, {A[0] low_count_reg[4]_i_1/CYINIT}, {low_count[4]_i_3_n_0 low_count_reg[4]_i_1/DI[3]}, {low_count[4]_i_4_n_0 low_count_reg[4]_i_1/DI[2]}, {low_count[4]_i_5_n_0 low_count_reg[4]_i_1/DI[1]}, {low_count[4]_i_6_n_0 low_count_reg[4]_i_1/DI[0]}, {low_count[4]_i_7_n_0 low_count_reg[4]_i_1/S[3]}, {low_count[4]_i_8_n_0 low_count_reg[4]_i_1/S[2]}, {low_count[4]_i_9_n_0 low_count_reg[4]_i_1/S[1]}, {low_count[4]_i_10_n_0 low_count_reg[4]_i_1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X68Y69, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

low_count_reg[8]_i_1 - 
nets: {low_count_reg[8]_i_1_n_0 low_count_reg[8]_i_1/CO[3]}, { low_count_reg[8]_i_1/CO[2]}, { low_count_reg[8]_i_1/CO[1]}, { low_count_reg[8]_i_1/CO[0]}, {low_count_reg[8]_i_1_n_4 low_count_reg[8]_i_1/O[3]}, {low_count_reg[8]_i_1_n_5 low_count_reg[8]_i_1/O[2]}, {low_count_reg[8]_i_1_n_6 low_count_reg[8]_i_1/O[1]}, {low_count_reg[8]_i_1_n_7 low_count_reg[8]_i_1/O[0]}, {low_count_reg[4]_i_1_n_0 low_count_reg[8]_i_1/CI}, {<const0> low_count_reg[8]_i_1/CYINIT}, {low_count[8]_i_2_n_0 low_count_reg[8]_i_1/DI[3]}, {low_count[8]_i_3_n_0 low_count_reg[8]_i_1/DI[2]}, {low_count[8]_i_4_n_0 low_count_reg[8]_i_1/DI[1]}, {low_count[8]_i_5_n_0 low_count_reg[8]_i_1/DI[0]}, {low_count[8]_i_6_n_0 low_count_reg[8]_i_1/S[3]}, {low_count[8]_i_7_n_0 low_count_reg[8]_i_1/S[2]}, {low_count[8]_i_8_n_0 low_count_reg[8]_i_1/S[1]}, {low_count[8]_i_9_n_0 low_count_reg[8]_i_1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X68Y70, 
METHODOLOGY_DRC_VIOS: {SYNTH-8 {cell *THIS*}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

mclk_div_i_1 - 
nets: {mclk_div_i_1_n_0 mclk_div_i_1/O}, {load mclk_div_i_1/I0}, {mclk_div_i_4_n_0 mclk_div_i_1/I1}, {baud_clk_16x mclk_div_i_1/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'h57, 
LOC: SLICE_X70Y71, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mclk_div_i_2 - 
nets: {mclk_div_i_2_n_0 mclk_div_i_2/O}, {line_reset_n mclk_div_i_2/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X69Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

mclk_div_i_3 - 
nets: {load mclk_div_i_3/O}, {u_core/u_clk_ctl/high_count_reg__0[7] mclk_div_i_3/I0}, {u_core/u_clk_ctl/high_count_reg__0[5] mclk_div_i_3/I1}, {u_core/u_clk_ctl/high_count_reg__0[10] mclk_div_i_3/I2}, {u_core/u_clk_ctl/high_count_reg__0[1] mclk_div_i_3/I3}, {u_core/u_clk_ctl/high_count_reg__0[6] mclk_div_i_3/I4}, {mclk_div_i_5_n_0 mclk_div_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000100000000, 
LOC: SLICE_X68Y72, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

mclk_div_i_4 - 
nets: {mclk_div_i_4_n_0 mclk_div_i_4/O}, {mclk_div_i_6_n_0 mclk_div_i_4/I0}, {mclk_div_i_7_n_0 mclk_div_i_4/I1}, {u_core/u_clk_ctl/low_count_reg__0[3] mclk_div_i_4/I2}, {u_core/u_clk_ctl/low_count_reg__0[5] mclk_div_i_4/I3}, {u_core/u_clk_ctl/low_count_reg__0[4] mclk_div_i_4/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X70Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mclk_div_i_5 - 
nets: {mclk_div_i_5_n_0 mclk_div_i_5/O}, {u_core/u_clk_ctl/high_count_reg__0[9] mclk_div_i_5/I0}, {u_core/u_clk_ctl/high_count_reg__0[8] mclk_div_i_5/I1}, {u_core/u_clk_ctl/high_count_reg__0[0] mclk_div_i_5/I2}, {u_core/u_clk_ctl/high_count_reg__0[4] mclk_div_i_5/I3}, {u_core/u_clk_ctl/high_count_reg__0[2] mclk_div_i_5/I4}, {u_core/u_clk_ctl/high_count_reg__0[3] mclk_div_i_5/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X68Y72, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

mclk_div_i_6 - 
nets: {mclk_div_i_6_n_0 mclk_div_i_6/O}, {u_core/u_clk_ctl/low_count_reg__0[9] mclk_div_i_6/I0}, {u_core/u_clk_ctl/low_count_reg__0[7] mclk_div_i_6/I1}, {u_core/u_clk_ctl/low_count_reg__0[10] mclk_div_i_6/I2}, {u_core/u_clk_ctl/low_count_reg__0[1] mclk_div_i_6/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hFFFE, 
LOC: SLICE_X70Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

mclk_div_i_7 - 
nets: {mclk_div_i_7_n_0 mclk_div_i_7/O}, {u_core/u_clk_ctl/low_count_reg__0[8] mclk_div_i_7/I0}, {u_core/u_clk_ctl/low_count_reg__0[6] mclk_div_i_7/I1}, {u_core/u_clk_ctl/low_count_reg__0[2] mclk_div_i_7/I2}, {u_core/u_clk_ctl/low_count_reg__0[0] mclk_div_i_7/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hFFFE, 
LOC: SLICE_X69Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

offset[0]_i_1 - 
nets: {p_0_in__0__0[0] offset[0]_i_1/O}, {u_core/u_txfsm/divcnt_reg[0] offset[0]_i_1/I0}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X70Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

offset[1]_i_1 - 
nets: {p_0_in__0__0[1] offset[1]_i_1/O}, {u_core/u_txfsm/divcnt_reg[0] offset[1]_i_1/I0}, {u_core/u_txfsm/divcnt_reg[1] offset[1]_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X71Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

offset[2]_i_1 - 
nets: {p_0_in__0__0[2] offset[2]_i_1/O}, {u_core/u_txfsm/divcnt_reg[2] offset[2]_i_1/I0}, {u_core/u_txfsm/divcnt_reg[1] offset[2]_i_1/I1}, {u_core/u_txfsm/divcnt_reg[0] offset[2]_i_1/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X70Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

offset[3]_i_1 - 
nets: {p_0_in__0__0[3] offset[3]_i_1/O}, {u_core/u_txfsm/divcnt_reg__0[3] offset[3]_i_1/I0}, {u_core/u_txfsm/divcnt_reg[0] offset[3]_i_1/I1}, {u_core/u_txfsm/divcnt_reg[1] offset[3]_i_1/I2}, {u_core/u_txfsm/divcnt_reg[2] offset[3]_i_1/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'h6AAA, 
LOC: SLICE_X70Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

op_done_i_1 - 
nets: {op_done_i_1_n_0 op_done_i_1/O}, {line_reset_n op_done_i_1/I0}, {cfg_dataout[31]_i_4_n_0 op_done_i_1/I1}, {u_spi/u_spi_ctrl/spiif_cs1 op_done_i_1/I2}, {u_spi/u_spi_ctrl/spiif_cs__0 op_done_i_1/I3}, {u_spi/u_spi_ctrl/spiif_cs__1[2] op_done_i_1/I4}, {u_spi/hware_op_done op_done_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFF777780000000, 
LOC: SLICE_X75Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

par_error_INST_0 - 
nets: {par_error par_error_INST_0/O}, {error_ind[1] par_error_INST_0/I0}, {error_ind[0] par_error_INST_0/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X70Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

reg_ack_i_1 - 
nets: {reg_ack_i_1_n_0 reg_ack_i_1/O}, {reg_req reg_ack_i_1/I0}, {reg_ack reg_ack_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X71Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

reg_addr[0]_i_1 - 
nets: {reg_addr[0]_i_1_n_0 reg_addr[0]_i_1/O}, {reg_addr[0]_i_2_n_0 reg_addr[0]_i_1/I0}, {rx_data[4] reg_addr[0]_i_1/I1}, {rx_data[0] reg_addr[0]_i_1/I2}, {rx_data[5] reg_addr[0]_i_1/I3}, {rx_data[6] reg_addr[0]_i_1/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hEFEFEBEF, 
LOC: SLICE_X74Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_addr[0]_i_2 - 
nets: {reg_addr[0]_i_2_n_0 reg_addr[0]_i_2/O}, {rx_data[6] reg_addr[0]_i_2/I0}, {rx_data[0] reg_addr[0]_i_2/I1}, {rx_data[3] reg_addr[0]_i_2/I2}, {rx_data[2] reg_addr[0]_i_2/I3}, {rx_data[1] reg_addr[0]_i_2/I4}, {rx_data[7] reg_addr[0]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFCF4F4C4, 
LOC: SLICE_X75Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_addr[1]_i_1 - 
nets: {reg_addr[1]_i_1_n_0 reg_addr[1]_i_1/O}, {rx_data[7] reg_addr[1]_i_1/I0}, {rx_data[3] reg_addr[1]_i_1/I1}, {rx_data[2] reg_addr[1]_i_1/I2}, {rx_data[4] reg_addr[1]_i_1/I3}, {rx_data[1] reg_addr[1]_i_1/I4}, {reg_addr[1]_i_2_n_0 reg_addr[1]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFEEAEFFFFFFFFF, 
LOC: SLICE_X74Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_addr[1]_i_2 - 
nets: {reg_addr[1]_i_2_n_0 reg_addr[1]_i_2/O}, {rx_data[6] reg_addr[1]_i_2/I0}, {rx_data[5] reg_addr[1]_i_2/I1}, {rx_data[2] reg_addr[1]_i_2/I2}, {rx_data[0] reg_addr[1]_i_2/I3}, {rx_data[4] reg_addr[1]_i_2/I4}, {rx_data[1] reg_addr[1]_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h44000A0044440AAA, 
LOC: SLICE_X74Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_addr[2]_i_1 - 
nets: {reg_addr[2]_i_1_n_0 reg_addr[2]_i_1/O}, {rx_data[3] reg_addr[2]_i_1/I0}, {rx_data[1] reg_addr[2]_i_1/I1}, {rx_data[7] reg_addr[2]_i_1/I2}, {rx_data[2] reg_addr[2]_i_1/I3}, {reg_addr[2]_i_2_n_0 reg_addr[2]_i_1/I4}, {reg_addr[2]_i_3_n_0 reg_addr[2]_i_1/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFF8FFFFFFFF, 
LOC: SLICE_X74Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_addr[2]_i_2 - 
nets: {reg_addr[2]_i_2_n_0 reg_addr[2]_i_2/O}, {rx_data[4] reg_addr[2]_i_2/I0}, {rx_data[6] reg_addr[2]_i_2/I1}, {rx_data[5] reg_addr[2]_i_2/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'h8A, 
LOC: SLICE_X74Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

reg_addr[2]_i_3 - 
nets: {reg_addr[2]_i_3_n_0 reg_addr[2]_i_3/O}, {rx_data[4] reg_addr[2]_i_3/I0}, {rx_data[6] reg_addr[2]_i_3/I1}, {rx_data[3] reg_addr[2]_i_3/I2}, {rx_data[1] reg_addr[2]_i_3/I3}, {rx_data[0] reg_addr[2]_i_3/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hAAAEAEAA, 
LOC: SLICE_X74Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_addr[3]_i_1 - 
nets: {reg_addr[3]_i_1_n_0 reg_addr[3]_i_1/O}, {rx_data[7] reg_addr[3]_i_1/I0}, {rx_data[3] reg_addr[3]_i_1/I1}, {rx_data[5] reg_addr[3]_i_1/I2}, {rx_data[6] reg_addr[3]_i_1/I3}, {rx_data[4] reg_addr[3]_i_1/I4}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 32'hFFEFFFFF, 
LOC: SLICE_X74Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_addr[5]_i_1 - 
nets: {reg_addr[5]_i_1_n_0 reg_addr[5]_i_1/O}, {RxMsgCnt[4]_i_5_n_0 reg_addr[5]_i_1/I0}, {RxMsgCnt[4]_i_9_n_0 reg_addr[5]_i_1/I1}, {reg_addr[5]_i_3_n_0 reg_addr[5]_i_1/I2}, {cmd[15]_i_2_n_0 reg_addr[5]_i_1/I3}, {reg_addr[5]_i_4_n_0 reg_addr[5]_i_1/I4}, {u_msg/State_reg_n_0_[2] reg_addr[5]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h000000000E0E0EFF, 
LOC: SLICE_X74Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_addr[5]_i_2 - 
nets: {reg_addr[5]_i_2_n_0 reg_addr[5]_i_2/O}, {reg_addr[5]_i_4_n_0 reg_addr[5]_i_2/I0}, {cmd[15]_i_2_n_0 reg_addr[5]_i_2/I1}, {reg_addr[5]_i_3_n_0 reg_addr[5]_i_2/I2}, {RxMsgCnt[4]_i_9_n_0 reg_addr[5]_i_2/I3}, {RxMsgCnt[4]_i_5_n_0 reg_addr[5]_i_2/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h1F1F1F11, 
LOC: SLICE_X74Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_addr[5]_i_3 - 
nets: {reg_addr[5]_i_3_n_0 reg_addr[5]_i_3/O}, {u_msg/State_reg_n_0_[3] reg_addr[5]_i_3/I0}, {u_msg/State_reg_n_0_[1] reg_addr[5]_i_3/I1}, {u_msg/State_reg_n_0_[0] reg_addr[5]_i_3/I2}, {line_reset_n reg_addr[5]_i_3/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hBFFF, 
LOC: SLICE_X68Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

reg_addr[5]_i_4 - 
nets: {reg_addr[5]_i_4_n_0 reg_addr[5]_i_4/O}, {u_msg/State_reg_n_0_[3] reg_addr[5]_i_4/I0}, {u_msg/State_reg_n_0_[0] reg_addr[5]_i_4/I1}, {u_msg/State_reg_n_0_[1] reg_addr[5]_i_4/I2}, {u_msg/State_reg_n_0_[2] reg_addr[5]_i_4/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hFEFF, 
LOC: SLICE_X66Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

reg_rdata[0]_i_1 - 
nets: {reg_rdata[0]_i_1_n_0 reg_rdata[0]_i_1/O}, {u_spi/cfg_cs_byte[0] reg_rdata[0]_i_1/I0}, {reg_addr[2] reg_rdata[0]_i_1/I1}, {data1[0] reg_rdata[0]_i_1/I2}, {reg_addr[3] reg_rdata[0]_i_1/I3}, {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[0] reg_rdata[0]_i_1/I4}, {reg_rdata[31]_i_3_n_0 reg_rdata[0]_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h33E200E200000000, 
LOC: SLICE_X73Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_rdata[10]_i_1 - 
nets: {reg_rdata[10]_i_1_n_0 reg_rdata[10]_i_1/O}, {cfg_sck_cs_period[2] reg_rdata[10]_i_1/I0}, {reg_addr[2] reg_rdata[10]_i_1/I1}, {data1[10] reg_rdata[10]_i_1/I2}, {reg_addr[3] reg_rdata[10]_i_1/I3}, {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[10] reg_rdata[10]_i_1/I4}, {reg_rdata[31]_i_3_n_0 reg_rdata[10]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h33E200E200000000, 
LOC: SLICE_X74Y59, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_rdata[11]_i_1 - 
nets: {reg_rdata[11]_i_1_n_0 reg_rdata[11]_i_1/O}, {cfg_sck_cs_period[3] reg_rdata[11]_i_1/I0}, {reg_addr[2] reg_rdata[11]_i_1/I1}, {data1[11] reg_rdata[11]_i_1/I2}, {reg_addr[3] reg_rdata[11]_i_1/I3}, {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[11] reg_rdata[11]_i_1/I4}, {reg_rdata[31]_i_3_n_0 reg_rdata[11]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h33E200E200000000, 
LOC: SLICE_X74Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_rdata[12]_i_1 - 
nets: {reg_rdata[12]_i_1_n_0 reg_rdata[12]_i_1/O}, {cfg_sck_cs_period[4] reg_rdata[12]_i_1/I0}, {reg_addr[2] reg_rdata[12]_i_1/I1}, {data1[12] reg_rdata[12]_i_1/I2}, {reg_addr[3] reg_rdata[12]_i_1/I3}, {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[12] reg_rdata[12]_i_1/I4}, {reg_rdata[31]_i_3_n_0 reg_rdata[12]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h33E200E200000000, 
LOC: SLICE_X74Y59, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_rdata[13]_i_1 - 
nets: {reg_rdata[13]_i_1_n_0 reg_rdata[13]_i_1/O}, {cfg_sck_period[0] reg_rdata[13]_i_1/I0}, {reg_addr[2] reg_rdata[13]_i_1/I1}, {data1[13] reg_rdata[13]_i_1/I2}, {reg_addr[3] reg_rdata[13]_i_1/I3}, {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[13] reg_rdata[13]_i_1/I4}, {reg_rdata[31]_i_3_n_0 reg_rdata[13]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h33E200E200000000, 
LOC: SLICE_X75Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_rdata[14]_i_1 - 
nets: {reg_rdata[14]_i_1_n_0 reg_rdata[14]_i_1/O}, {sck_half_period[0] reg_rdata[14]_i_1/I0}, {reg_addr[2] reg_rdata[14]_i_1/I1}, {data1[14] reg_rdata[14]_i_1/I2}, {reg_addr[3] reg_rdata[14]_i_1/I3}, {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[14] reg_rdata[14]_i_1/I4}, {reg_rdata[31]_i_3_n_0 reg_rdata[14]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h33E200E200000000, 
LOC: SLICE_X77Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_rdata[15]_i_1 - 
nets: {reg_rdata[15]_i_1_n_0 reg_rdata[15]_i_1/O}, {sck_half_period[1] reg_rdata[15]_i_1/I0}, {reg_addr[2] reg_rdata[15]_i_1/I1}, {data1[15] reg_rdata[15]_i_1/I2}, {reg_addr[3] reg_rdata[15]_i_1/I3}, {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[15] reg_rdata[15]_i_1/I4}, {reg_rdata[31]_i_3_n_0 reg_rdata[15]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h33E200E200000000, 
LOC: SLICE_X72Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_rdata[16]_i_1 - 
nets: {reg_rdata[16]_i_1_n_0 reg_rdata[16]_i_1/O}, {sck_half_period[2] reg_rdata[16]_i_1/I0}, {reg_addr[2] reg_rdata[16]_i_1/I1}, {data1[16] reg_rdata[16]_i_1/I2}, {reg_addr[3] reg_rdata[16]_i_1/I3}, {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[16] reg_rdata[16]_i_1/I4}, {reg_rdata[31]_i_3_n_0 reg_rdata[16]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h33E200E200000000, 
LOC: SLICE_X75Y59, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_rdata[17]_i_1 - 
nets: {reg_rdata[17]_i_1_n_0 reg_rdata[17]_i_1/O}, {sck_half_period[3] reg_rdata[17]_i_1/I0}, {reg_addr[2] reg_rdata[17]_i_1/I1}, {data1[17] reg_rdata[17]_i_1/I2}, {reg_addr[3] reg_rdata[17]_i_1/I3}, {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[17] reg_rdata[17]_i_1/I4}, {reg_rdata[31]_i_3_n_0 reg_rdata[17]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h33E200E200000000, 
LOC: SLICE_X75Y59, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_rdata[18]_i_1 - 
nets: {reg_rdata[18]_i_1_n_0 reg_rdata[18]_i_1/O}, {sck_half_period[4] reg_rdata[18]_i_1/I0}, {reg_addr[2] reg_rdata[18]_i_1/I1}, {data1[18] reg_rdata[18]_i_1/I2}, {reg_addr[3] reg_rdata[18]_i_1/I3}, {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[18] reg_rdata[18]_i_1/I4}, {reg_rdata[31]_i_3_n_0 reg_rdata[18]_i_1/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h33E200E200000000, 
LOC: SLICE_X74Y59, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_rdata[19]_i_1 - 
nets: {reg_rdata[19]_i_1_n_0 reg_rdata[19]_i_1/O}, {cfg_transfer_size[0] reg_rdata[19]_i_1/I0}, {reg_addr[2] reg_rdata[19]_i_1/I1}, {data1[19] reg_rdata[19]_i_1/I2}, {reg_addr[3] reg_rdata[19]_i_1/I3}, {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[19] reg_rdata[19]_i_1/I4}, {reg_rdata[31]_i_3_n_0 reg_rdata[19]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h33E200E200000000, 
LOC: SLICE_X73Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_rdata[1]_i_1 - 
nets: {reg_rdata[1]_i_1_n_0 reg_rdata[1]_i_1/O}, {u_spi/cfg_cs_byte[1] reg_rdata[1]_i_1/I0}, {reg_addr[2] reg_rdata[1]_i_1/I1}, {data1[1] reg_rdata[1]_i_1/I2}, {reg_addr[3] reg_rdata[1]_i_1/I3}, {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[1] reg_rdata[1]_i_1/I4}, {reg_rdata[31]_i_3_n_0 reg_rdata[1]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h33E200E200000000, 
LOC: SLICE_X75Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_rdata[20]_i_1 - 
nets: {reg_rdata[20]_i_1_n_0 reg_rdata[20]_i_1/O}, {cfg_transfer_size[1] reg_rdata[20]_i_1/I0}, {reg_addr[2] reg_rdata[20]_i_1/I1}, {data1[20] reg_rdata[20]_i_1/I2}, {reg_addr[3] reg_rdata[20]_i_1/I3}, {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[20] reg_rdata[20]_i_1/I4}, {reg_rdata[31]_i_3_n_0 reg_rdata[20]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h33E200E200000000, 
LOC: SLICE_X72Y59, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_rdata[21]_i_1 - 
nets: {reg_rdata[21]_i_1_n_0 reg_rdata[21]_i_1/O}, {u_spi/cfg_op_type[0] reg_rdata[21]_i_1/I0}, {reg_addr[2] reg_rdata[21]_i_1/I1}, {data1[21] reg_rdata[21]_i_1/I2}, {reg_addr[3] reg_rdata[21]_i_1/I3}, {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[21] reg_rdata[21]_i_1/I4}, {reg_rdata[31]_i_3_n_0 reg_rdata[21]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h33E200E200000000, 
LOC: SLICE_X77Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_rdata[22]_i_1 - 
nets: {reg_rdata[22]_i_1_n_0 reg_rdata[22]_i_1/O}, {u_spi/cfg_op_type[1] reg_rdata[22]_i_1/I0}, {reg_addr[2] reg_rdata[22]_i_1/I1}, {data1[22] reg_rdata[22]_i_1/I2}, {reg_addr[3] reg_rdata[22]_i_1/I3}, {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[22] reg_rdata[22]_i_1/I4}, {reg_rdata[31]_i_3_n_0 reg_rdata[22]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h33E200E200000000, 
LOC: SLICE_X76Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_rdata[23]_i_1 - 
nets: {reg_rdata[23]_i_1_n_0 reg_rdata[23]_i_1/O}, {u_spi/cfg_tgt_sel[0] reg_rdata[23]_i_1/I0}, {reg_addr[2] reg_rdata[23]_i_1/I1}, {data1[23] reg_rdata[23]_i_1/I2}, {reg_addr[3] reg_rdata[23]_i_1/I3}, {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[23] reg_rdata[23]_i_1/I4}, {reg_rdata[31]_i_3_n_0 reg_rdata[23]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h33E200E200000000, 
LOC: SLICE_X72Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_rdata[24]_i_1 - 
nets: {u_spi/u_cfg/reg_out[24] reg_rdata[24]_i_1/O}, {reg_addr[4] reg_rdata[24]_i_1/I0}, {reg_addr[5] reg_rdata[24]_i_1/I1}, {data1[24] reg_rdata[24]_i_1/I2}, {reg_addr[2] reg_rdata[24]_i_1/I3}, {reg_addr[3] reg_rdata[24]_i_1/I4}, {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[24] reg_rdata[24]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0011100000001000, 
LOC: SLICE_X77Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_rdata[25]_i_1 - 
nets: {u_spi/u_cfg/reg_out[25] reg_rdata[25]_i_1/O}, {reg_addr[4] reg_rdata[25]_i_1/I0}, {reg_addr[5] reg_rdata[25]_i_1/I1}, {data1[25] reg_rdata[25]_i_1/I2}, {reg_addr[2] reg_rdata[25]_i_1/I3}, {reg_addr[3] reg_rdata[25]_i_1/I4}, {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[25] reg_rdata[25]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h0011100000001000, 
LOC: SLICE_X74Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_rdata[26]_i_1 - 
nets: {u_spi/u_cfg/reg_out[26] reg_rdata[26]_i_1/O}, {reg_addr[4] reg_rdata[26]_i_1/I0}, {reg_addr[5] reg_rdata[26]_i_1/I1}, {data1[26] reg_rdata[26]_i_1/I2}, {reg_addr[2] reg_rdata[26]_i_1/I3}, {reg_addr[3] reg_rdata[26]_i_1/I4}, {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[26] reg_rdata[26]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0011100000001000, 
LOC: SLICE_X72Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_rdata[27]_i_1 - 
nets: {u_spi/u_cfg/reg_out[27] reg_rdata[27]_i_1/O}, {reg_addr[4] reg_rdata[27]_i_1/I0}, {reg_addr[5] reg_rdata[27]_i_1/I1}, {data1[27] reg_rdata[27]_i_1/I2}, {reg_addr[2] reg_rdata[27]_i_1/I3}, {reg_addr[3] reg_rdata[27]_i_1/I4}, {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[27] reg_rdata[27]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0011100000001000, 
LOC: SLICE_X72Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_rdata[28]_i_1 - 
nets: {u_spi/u_cfg/reg_out[28] reg_rdata[28]_i_1/O}, {reg_addr[4] reg_rdata[28]_i_1/I0}, {reg_addr[5] reg_rdata[28]_i_1/I1}, {data1[28] reg_rdata[28]_i_1/I2}, {reg_addr[2] reg_rdata[28]_i_1/I3}, {reg_addr[3] reg_rdata[28]_i_1/I4}, {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[28] reg_rdata[28]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0011100000001000, 
LOC: SLICE_X72Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_rdata[29]_i_1 - 
nets: {u_spi/u_cfg/reg_out[29] reg_rdata[29]_i_1/O}, {reg_addr[4] reg_rdata[29]_i_1/I0}, {reg_addr[5] reg_rdata[29]_i_1/I1}, {data1[29] reg_rdata[29]_i_1/I2}, {reg_addr[2] reg_rdata[29]_i_1/I3}, {reg_addr[3] reg_rdata[29]_i_1/I4}, {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[29] reg_rdata[29]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h0011100000001000, 
LOC: SLICE_X74Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_rdata[2]_i_1 - 
nets: {reg_rdata[2]_i_1_n_0 reg_rdata[2]_i_1/O}, {u_spi/cfg_cs_byte[2] reg_rdata[2]_i_1/I0}, {reg_addr[2] reg_rdata[2]_i_1/I1}, {data1[2] reg_rdata[2]_i_1/I2}, {reg_addr[3] reg_rdata[2]_i_1/I3}, {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[2] reg_rdata[2]_i_1/I4}, {reg_rdata[31]_i_3_n_0 reg_rdata[2]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h33E200E200000000, 
LOC: SLICE_X73Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_rdata[30]_i_1 - 
nets: {u_spi/u_cfg/reg_out[30] reg_rdata[30]_i_1/O}, {reg_addr[4] reg_rdata[30]_i_1/I0}, {reg_addr[5] reg_rdata[30]_i_1/I1}, {data1[30] reg_rdata[30]_i_1/I2}, {reg_addr[2] reg_rdata[30]_i_1/I3}, {reg_addr[3] reg_rdata[30]_i_1/I4}, {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[30] reg_rdata[30]_i_1/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h0011100000001000, 
LOC: SLICE_X74Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_rdata[31]_i_1 - 
nets: {u_spi/u_cfg/reg_rdata0 reg_rdata[31]_i_1/O}, {reg_ack reg_rdata[31]_i_1/I0}, {reg_req reg_rdata[31]_i_1/I1}, {reg_wr reg_rdata[31]_i_1/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h04, 
LOC: SLICE_X72Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

reg_rdata[31]_i_2 - 
nets: {reg_rdata[31]_i_2_n_0 reg_rdata[31]_i_2/O}, {u_spi/cfg_op_req reg_rdata[31]_i_2/I0}, {reg_addr[2] reg_rdata[31]_i_2/I1}, {data1[31] reg_rdata[31]_i_2/I2}, {reg_addr[3] reg_rdata[31]_i_2/I3}, {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[31] reg_rdata[31]_i_2/I4}, {reg_rdata[31]_i_3_n_0 reg_rdata[31]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h33E200E200000000, 
LOC: SLICE_X72Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_rdata[31]_i_3 - 
nets: {reg_rdata[31]_i_3_n_0 reg_rdata[31]_i_3/O}, {reg_addr[5] reg_rdata[31]_i_3/I0}, {reg_addr[4] reg_rdata[31]_i_3/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X74Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

reg_rdata[3]_i_1 - 
nets: {reg_rdata[3]_i_1_n_0 reg_rdata[3]_i_1/O}, {u_spi/cfg_cs_byte[3] reg_rdata[3]_i_1/I0}, {reg_addr[2] reg_rdata[3]_i_1/I1}, {data1[3] reg_rdata[3]_i_1/I2}, {reg_addr[3] reg_rdata[3]_i_1/I3}, {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[3] reg_rdata[3]_i_1/I4}, {reg_rdata[31]_i_3_n_0 reg_rdata[3]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h33E200E200000000, 
LOC: SLICE_X72Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_rdata[4]_i_1 - 
nets: {reg_rdata[4]_i_1_n_0 reg_rdata[4]_i_1/O}, {u_spi/cfg_cs_byte[4] reg_rdata[4]_i_1/I0}, {reg_addr[2] reg_rdata[4]_i_1/I1}, {data1[4] reg_rdata[4]_i_1/I2}, {reg_addr[3] reg_rdata[4]_i_1/I3}, {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[4] reg_rdata[4]_i_1/I4}, {reg_rdata[31]_i_3_n_0 reg_rdata[4]_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h33E200E200000000, 
LOC: SLICE_X72Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_rdata[5]_i_1 - 
nets: {reg_rdata[5]_i_1_n_0 reg_rdata[5]_i_1/O}, {u_spi/cfg_cs_byte[5] reg_rdata[5]_i_1/I0}, {reg_addr[2] reg_rdata[5]_i_1/I1}, {data1[5] reg_rdata[5]_i_1/I2}, {reg_addr[3] reg_rdata[5]_i_1/I3}, {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[5] reg_rdata[5]_i_1/I4}, {reg_rdata[31]_i_3_n_0 reg_rdata[5]_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h33E200E200000000, 
LOC: SLICE_X72Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_rdata[6]_i_1 - 
nets: {reg_rdata[6]_i_1_n_0 reg_rdata[6]_i_1/O}, {u_spi/cfg_cs_byte[6] reg_rdata[6]_i_1/I0}, {reg_addr[2] reg_rdata[6]_i_1/I1}, {data1[6] reg_rdata[6]_i_1/I2}, {reg_addr[3] reg_rdata[6]_i_1/I3}, {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[6] reg_rdata[6]_i_1/I4}, {reg_rdata[31]_i_3_n_0 reg_rdata[6]_i_1/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h33E200E200000000, 
LOC: SLICE_X74Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_rdata[7]_i_1 - 
nets: {reg_rdata[7]_i_1_n_0 reg_rdata[7]_i_1/O}, {u_spi/cfg_cs_byte[7] reg_rdata[7]_i_1/I0}, {reg_addr[2] reg_rdata[7]_i_1/I1}, {data1[7] reg_rdata[7]_i_1/I2}, {reg_addr[3] reg_rdata[7]_i_1/I3}, {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[7] reg_rdata[7]_i_1/I4}, {reg_rdata[31]_i_3_n_0 reg_rdata[7]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h33E200E200000000, 
LOC: SLICE_X73Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_rdata[8]_i_1 - 
nets: {reg_rdata[8]_i_1_n_0 reg_rdata[8]_i_1/O}, {cfg_sck_cs_period[0] reg_rdata[8]_i_1/I0}, {reg_addr[2] reg_rdata[8]_i_1/I1}, {data1[8] reg_rdata[8]_i_1/I2}, {reg_addr[3] reg_rdata[8]_i_1/I3}, {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[8] reg_rdata[8]_i_1/I4}, {reg_rdata[31]_i_3_n_0 reg_rdata[8]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h33E200E200000000, 
LOC: SLICE_X75Y59, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_rdata[9]_i_1 - 
nets: {reg_rdata[9]_i_1_n_0 reg_rdata[9]_i_1/O}, {cfg_sck_cs_period[1] reg_rdata[9]_i_1/I0}, {reg_addr[2] reg_rdata[9]_i_1/I1}, {data1[9] reg_rdata[9]_i_1/I2}, {reg_addr[3] reg_rdata[9]_i_1/I3}, {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[9] reg_rdata[9]_i_1/I4}, {reg_rdata[31]_i_3_n_0 reg_rdata[9]_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h33E200E200000000, 
LOC: SLICE_X77Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_req_i_1 - 
nets: {reg_req_i_1_n_0 reg_req_i_1/O}, {u_msg/State_reg_n_0_[2] reg_req_i_1/I0}, {reg_req_i_2_n_0 reg_req_i_1/I1}, {reg_req_i_3_n_0 reg_req_i_1/I2}, {u_msg/State_reg_n_0_[3] reg_req_i_1/I3}, {TxMsgBuf[54]_i_3_n_0 reg_req_i_1/I4}, {reg_req reg_req_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hCCDDFFFFCC880080, 
LOC: SLICE_X73Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_req_i_2 - 
nets: {reg_req_i_2_n_0 reg_req_i_2/O}, {rx_wr reg_req_i_2/I0}, {u_msg/State_reg_n_0_[0] reg_req_i_2/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X75Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

reg_req_i_3 - 
nets: {reg_req_i_3_n_0 reg_req_i_3/O}, {State[2]_i_4_n_0 reg_req_i_3/I0}, {rx_data[5] reg_req_i_3/I1}, {rx_data[2] reg_req_i_3/I2}, {rx_data[1] reg_req_i_3/I3}, {rx_data[3] reg_req_i_3/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h02000000, 
LOC: SLICE_X76Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_wdata[31]_i_1 - 
nets: {reg_wdata[31]_i_1_n_0 reg_wdata[31]_i_1/O}, {u_msg/TxMsgBuf[24] reg_wdata[31]_i_1/I0}, {RxMsgCnt[4]_i_9_n_0 reg_wdata[31]_i_1/I1}, {reg_wdata[31]_i_3_n_0 reg_wdata[31]_i_1/I2}, {line_reset_n reg_wdata[31]_i_1/I3}, {u_msg/State_reg_n_0_[0] reg_wdata[31]_i_1/I4}, {u_msg/State_reg_n_0_[2] reg_wdata[31]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h00000000F8000000, 
LOC: SLICE_X75Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_wdata[31]_i_2 - 
nets: {reg_wdata[31]_i_2_n_0 reg_wdata[31]_i_2/O}, {reg_wdata[31]_i_4_n_0 reg_wdata[31]_i_2/I0}, {reg_wdata[31]_i_5_n_0 reg_wdata[31]_i_2/I1}, {State[2]_i_2_n_0 reg_wdata[31]_i_2/I2}, {reg_wdata[31]_i_6_n_0 reg_wdata[31]_i_2/I3}, {RxMsgCnt[4]_i_9_n_0 reg_wdata[31]_i_2/I4}, {u_msg/TxMsgBuf[24] reg_wdata[31]_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAAAA008000800080, 
LOC: SLICE_X74Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_wdata[31]_i_3 - 
nets: {reg_wdata[31]_i_3_n_0 reg_wdata[31]_i_3/O}, {reg_wdata[31]_i_5_n_0 reg_wdata[31]_i_3/I0}, {State[2]_i_2_n_0 reg_wdata[31]_i_3/I1}, {State[2]_i_6_n_0 reg_wdata[31]_i_3/I2}, {reg_wdata[31]_i_7_n_0 reg_wdata[31]_i_3/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h0008, 
LOC: SLICE_X75Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

reg_wdata[31]_i_4 - 
nets: {reg_wdata[31]_i_4_n_0 reg_wdata[31]_i_4/O}, {line_reset_n reg_wdata[31]_i_4/I0}, {u_msg/State_reg_n_0_[0] reg_wdata[31]_i_4/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X74Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

reg_wdata[31]_i_5 - 
nets: {reg_wdata[31]_i_5_n_0 reg_wdata[31]_i_5/O}, {State[2]_i_5_n_0 reg_wdata[31]_i_5/I0}, {rx_wr reg_wdata[31]_i_5/I1}, {State[2]_i_4_n_0 reg_wdata[31]_i_5/I2}, {rx_data[3] reg_wdata[31]_i_5/I3}, {rx_data[5] reg_wdata[31]_i_5/I4}, {reg_wdata[31]_i_8_n_0 reg_wdata[31]_i_5/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hCCCCCCCCCC4CCCCC, 
LOC: SLICE_X75Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_wdata[31]_i_6 - 
nets: {reg_wdata[31]_i_6_n_0 reg_wdata[31]_i_6/O}, {State[2]_i_6_n_0 reg_wdata[31]_i_6/I0}, {u_msg/cmd_reg_n_0_[8] reg_wdata[31]_i_6/I1}, {u_msg/cmd_reg_n_0_[10] reg_wdata[31]_i_6/I2}, {u_msg/cmd_reg_n_0_[9] reg_wdata[31]_i_6/I3}, {u_msg/State_reg_n_0_[1] reg_wdata[31]_i_6/I4}, {TxMsgBuf[99]_i_2_n_0 reg_wdata[31]_i_6/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFBFFFFFFF, 
LOC: SLICE_X74Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_wdata[31]_i_7 - 
nets: {reg_wdata[31]_i_7_n_0 reg_wdata[31]_i_7/O}, {u_msg/State_reg_n_0_[2] reg_wdata[31]_i_7/I0}, {u_msg/State_reg_n_0_[3] reg_wdata[31]_i_7/I1}, {u_msg/State_reg_n_0_[1] reg_wdata[31]_i_7/I2}, {u_msg/cmd_reg_n_0_[9] reg_wdata[31]_i_7/I3}, {u_msg/cmd_reg_n_0_[10] reg_wdata[31]_i_7/I4}, {u_msg/cmd_reg_n_0_[8] reg_wdata[31]_i_7/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hEFFFFFFFFFFFFFFF, 
LOC: SLICE_X75Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_wdata[31]_i_8 - 
nets: {reg_wdata[31]_i_8_n_0 reg_wdata[31]_i_8/O}, {rx_data[1] reg_wdata[31]_i_8/I0}, {rx_data[2] reg_wdata[31]_i_8/I1}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X76Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

reg_wr_i_1 - 
nets: {reg_wr_i_1_n_0 reg_wr_i_1/O}, {rx_wr reg_wr_i_1/I0}, {u_msg/State_reg_n_0_[1] reg_wr_i_1/I1}, {reg_wr_i_2_n_0 reg_wr_i_1/I2}, {RxMsgCnt[4]_i_7_n_0 reg_wr_i_1/I3}, {u_msg/State_reg_n_0_[2] reg_wr_i_1/I4}, {reg_wr reg_wr_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h2FFFFFFF20000000, 
LOC: SLICE_X75Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_wr_i_2 - 
nets: {reg_wr_i_2_n_0 reg_wr_i_2/O}, {reg_req_i_3_n_0 reg_wr_i_2/I0}, {u_msg/State_reg_n_0_[0] reg_wr_i_2/I1}, {rx_wr reg_wr_i_2/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'h80, 
LOC: SLICE_X75Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

rxpos[3]_i_1 - 
nets: {rxpos[3]_i_1_n_0 rxpos[3]_i_1/O}, {u_core/u_rxfsm/rxstate__0[2] rxpos[3]_i_1/I0}, {u_core/u_rxfsm/rxstate__0[0] rxpos[3]_i_1/I1}, {cfg_rx_enable rxpos[3]_i_1/I2}, {u_core/u_rxfsm/si_2d rxpos[3]_i_1/I3}, {u_core/u_rxfsm/rxstate__0[1] rxpos[3]_i_1/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h00000010, 
LOC: SLICE_X71Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

rxpos[3]_i_2 - 
nets: {rxpos[3]_i_2_n_0 rxpos[3]_i_2/O}, {u_core/u_txfsm/divcnt_reg__0[3] rxpos[3]_i_2/I0}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X71Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

sck_cnt[0]_i_1 - 
nets: {p_0_in__0[0] sck_cnt[0]_i_1/O}, {u_spi/u_spi_ctrl/sck_cnt_reg__0[0] sck_cnt[0]_i_1/I0}, {clr_sck_cnt sck_cnt[0]_i_1/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X78Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sck_cnt[1]_i_1 - 
nets: {p_0_in__0[1] sck_cnt[1]_i_1/O}, {u_spi/u_spi_ctrl/sck_cnt_reg__0[0] sck_cnt[1]_i_1/I0}, {u_spi/u_spi_ctrl/sck_cnt_reg__0[1] sck_cnt[1]_i_1/I1}, {clr_sck_cnt sck_cnt[1]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'h06, 
LOC: SLICE_X79Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

sck_cnt[2]_i_1 - 
nets: {sck_cnt[2]_i_1_n_0 sck_cnt[2]_i_1/O}, {clr_sck_cnt sck_cnt[2]_i_1/I0}, {u_spi/u_spi_ctrl/sck_cnt_reg__0[1] sck_cnt[2]_i_1/I1}, {u_spi/u_spi_ctrl/sck_cnt_reg__0[0] sck_cnt[2]_i_1/I2}, {u_spi/u_spi_ctrl/sck_cnt_reg__0[2] sck_cnt[2]_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'h1540, 
LOC: SLICE_X78Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

sck_cnt[3]_i_1 - 
nets: {sck_cnt[3]_i_1_n_0 sck_cnt[3]_i_1/O}, {clr_sck_cnt sck_cnt[3]_i_1/I0}, {u_spi/u_spi_ctrl/sck_cnt_reg__0[0] sck_cnt[3]_i_1/I1}, {u_spi/u_spi_ctrl/sck_cnt_reg__0[1] sck_cnt[3]_i_1/I2}, {u_spi/u_spi_ctrl/sck_cnt_reg__0[2] sck_cnt[3]_i_1/I3}, {u_spi/u_spi_ctrl/sck_cnt_reg__0[3] sck_cnt[3]_i_1/I4}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 32'h15554000, 
LOC: SLICE_X78Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

sck_cnt[4]_i_1 - 
nets: {p_0_in__0[4] sck_cnt[4]_i_1/O}, {u_spi/u_spi_ctrl/sck_cnt_reg__0[2] sck_cnt[4]_i_1/I0}, {u_spi/u_spi_ctrl/sck_cnt_reg__0[1] sck_cnt[4]_i_1/I1}, {u_spi/u_spi_ctrl/sck_cnt_reg__0[0] sck_cnt[4]_i_1/I2}, {u_spi/u_spi_ctrl/sck_cnt_reg__0[3] sck_cnt[4]_i_1/I3}, {u_spi/u_spi_ctrl/sck_cnt_reg__0[4] sck_cnt[4]_i_1/I4}, {clr_sck_cnt sck_cnt[4]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h000000007FFF8000, 
LOC: SLICE_X78Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sck_cnt[5]_i_1 - 
nets: {sck_cnt[5]_i_1_n_0 sck_cnt[5]_i_1/O}, {clr_sck_cnt sck_cnt[5]_i_1/I0}, {u_spi/u_spi_ctrl/sck_cnt_reg__0[4] sck_cnt[5]_i_1/I1}, {u_spi/u_spi_ctrl/sck_cnt_reg__0[3] sck_cnt[5]_i_1/I2}, {sck_cnt[5]_i_2_n_0 sck_cnt[5]_i_1/I3}, {u_spi/u_spi_ctrl/sck_cnt_reg__0[5] sck_cnt[5]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h15554000, 
LOC: SLICE_X79Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

sck_cnt[5]_i_2 - 
nets: {sck_cnt[5]_i_2_n_0 sck_cnt[5]_i_2/O}, {u_spi/u_spi_ctrl/sck_cnt_reg__0[0] sck_cnt[5]_i_2/I0}, {u_spi/u_spi_ctrl/sck_cnt_reg__0[1] sck_cnt[5]_i_2/I1}, {u_spi/u_spi_ctrl/sck_cnt_reg__0[2] sck_cnt[5]_i_2/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h80, 
LOC: SLICE_X79Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

sck_int_i_1 - 
nets: {sck_int_i_1_n_0 sck_int_i_1/O}, {sck_int_i_3_n_0 sck_int_i_1/I0}, {sck_int_i_4_n_0 sck_int_i_1/I1}, {sck_int_i_5_n_0 sck_int_i_1/I2}, {u_spi/u_spi_ctrl/sck_out_en_reg_n_0 sck_int_i_1/I3}, {u_spi/cfg_op_req sck_int_i_1/I4}, {sck sck_int_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h0FFFFFFF01000000, 
LOC: SLICE_X76Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sck_int_i_2 - 
nets: {sck_int_i_2_n_0 sck_int_i_2/O}, {line_reset_n sck_int_i_2/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X75Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

sck_int_i_3 - 
nets: {sck_int_i_3_n_0 sck_int_i_3/O}, {sck_half_period[2] sck_int_i_3/I0}, {u_spi/u_spi_ctrl/clk_cnt_reg_n_0_[3] sck_int_i_3/I1}, {u_spi/u_spi_ctrl/clk_cnt_reg_n_0_[4] sck_int_i_3/I2}, {sck_half_period[3] sck_int_i_3/I3}, {u_spi/u_spi_ctrl/clk_cnt_reg_n_0_[5] sck_int_i_3/I4}, {sck_half_period[4] sck_int_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h6FF6FFFFFFFF6FF6, 
LOC: SLICE_X77Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sck_int_i_4 - 
nets: {sck_int_i_4_n_0 sck_int_i_4/O}, {cfg_sck_period[0] sck_int_i_4/I0}, {u_spi/u_spi_ctrl/clk_cnt_reg_n_0_[0] sck_int_i_4/I1}, {u_spi/u_spi_ctrl/clk_cnt_reg_n_0_[1] sck_int_i_4/I2}, {sck_half_period[0] sck_int_i_4/I3}, {u_spi/u_spi_ctrl/clk_cnt_reg_n_0_[2] sck_int_i_4/I4}, {sck_half_period[1] sck_int_i_4/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h6FF6FFFFFFFF6FF6, 
LOC: SLICE_X76Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sck_int_i_5 - 
nets: {sck_int_i_5_n_0 sck_int_i_5/O}, {u_spi/u_spi_ctrl/clk_cnt_reg_n_0_[5] sck_int_i_5/I0}, {sck_half_period[4] sck_int_i_5/I1}, {u_spi/u_spi_ctrl/clk_cnt_reg_n_0_[4] sck_int_i_5/I2}, {u_spi/u_spi_ctrl/clk_cnt_reg_n_0_[3] sck_int_i_5/I3}, {sck_half_period[3] sck_int_i_5/I4}, {sck_int_i_6_n_0 sck_int_i_5/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000041000041, 
LOC: SLICE_X77Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sck_int_i_6 - 
nets: {sck_int_i_6_n_0 sck_int_i_6/O}, {sck_half_period[0] sck_int_i_6/I0}, {u_spi/u_spi_ctrl/clk_cnt_reg_n_0_[0] sck_int_i_6/I1}, {u_spi/u_spi_ctrl/clk_cnt_reg_n_0_[2] sck_int_i_6/I2}, {sck_half_period[2] sck_int_i_6/I3}, {u_spi/u_spi_ctrl/clk_cnt_reg_n_0_[1] sck_int_i_6/I4}, {sck_half_period[1] sck_int_i_6/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h6FF6FFFFFFFF6FF6, 
LOC: SLICE_X77Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sck_ne_i_1 - 
nets: {sck_ne_i_1_n_0 sck_ne_i_1/O}, {sck_int_i_5_n_0 sck_ne_i_1/I0}, {u_spi/cfg_op_req sck_ne_i_1/I1}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X76Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sck_out_en_i_1 - 
nets: {sck_out_en_i_1_n_0 sck_out_en_i_1/O}, {clr_sck_cnt_inferred__0_i_1_n_0 sck_out_en_i_1/I0}, {u_spi/u_spi_ctrl/spiif_cs__1[2] sck_out_en_i_1/I1}, {u_spi/u_spi_ctrl/spiif_cs__1[0] sck_out_en_i_1/I2}, {u_spi/u_spi_ctrl/spiif_cs__1[1] sck_out_en_i_1/I3}, {u_spi/u_spi_ctrl/sck_ne_reg_n_0 sck_out_en_i_1/I4}, {u_spi/u_spi_ctrl/sck_out_en_reg_n_0 sck_out_en_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hDDFCFFFC11000000, 
LOC: SLICE_X76Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sck_pe_i_1 - 
nets: {sck_pe_i_1_n_0 sck_pe_i_1/O}, {clk_cnt[5]_i_2_n_0 sck_pe_i_1/I0}, {u_spi/cfg_op_req sck_pe_i_1/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X76Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

shift_enb_i_1 - 
nets: {shift_enb_i_1_n_0 shift_enb_i_1/O}, {u_spi/u_spi_ctrl/spiif_cs__1[1] shift_enb_i_1/I0}, {FSM_sequential_spiif_cs[2]_i_3_n_0 shift_enb_i_1/I1}, {u_spi/u_spi_ctrl/spiif_cs__1[2] shift_enb_i_1/I2}, {load_byte_i_2_n_0 shift_enb_i_1/I3}, {u_spi/u_spi_ctrl/spiif_cs__1[0] shift_enb_i_1/I4}, {u_spi/u_spi_ctrl/shift_enb_reg_n_0 shift_enb_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFF2F2F200020202, 
LOC: SLICE_X75Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

shift_in_i_1 - 
nets: {shift_in_i_1_n_0 shift_in_i_1/O}, {byte_cnt_i_1_n_0 shift_in_i_1/I0}, {shift_in_i_2_n_0 shift_in_i_1/I1}, {u_spi/u_spi_ctrl/shift_in0_out shift_in_i_1/I2}, {u_spi/u_spi_ctrl/spiif_cs__1[1] shift_in_i_1/I3}, {FSM_sequential_spiif_cs[2]_i_3_n_0 shift_in_i_1/I4}, {u_spi/shift_in shift_in_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h337FFF7F00400040, 
LOC: SLICE_X76Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

shift_in_i_2 - 
nets: {shift_in_i_2_n_0 shift_in_i_2/O}, {u_spi/u_spi_ctrl/spiif_cs__1[0] shift_in_i_2/I0}, {u_spi/u_spi_ctrl/spiif_cs__1[2] shift_in_i_2/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X77Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

shift_in_i_3 - 
nets: {u_spi/u_spi_ctrl/shift_in0_out shift_in_i_3/O}, {byte_cnt_i_1_n_0 shift_in_i_3/I0}, {u_spi/u_spi_ctrl/sck_ne_reg_n_0 shift_in_i_3/I1}, {u_spi/cfg_op_type[0] shift_in_i_3/I2}, {u_spi/cfg_op_type[1] shift_in_i_3/I3}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 16'h4440, 
LOC: SLICE_X76Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

si_reg[7]_i_1 - 
nets: {si_reg[7]_i_1_n_0 si_reg[7]_i_1/O}, {u_spi/sck_pe si_reg[7]_i_1/I0}, {u_spi/shift_in si_reg[7]_i_1/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X76Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

so_i_1 - 
nets: {so_i_1_n_0 so_i_1/O}, {u_core/u_txfsm/txstate[0] so_i_1/I0}, {u_core/u_txfsm/txstate[1] so_i_1/I1}, {u_core/u_txfsm/txstate[2] so_i_1/I2}, {u_core/u_txfsm/so_i_3_n_0 so_i_1/I3}, {so_i_4_n_0 so_i_1/I4}, {txd so_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h1F10FFFF1F100000, 
LOC: SLICE_X67Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

so_i_1__0 - 
nets: {so_i_1__0_n_0 so_i_1__0/O}, {p_0_in so_i_1__0/I0}, {u_spi/u_spi_ctrl/sck_ne_reg_n_0 so_i_1__0/I1}, {u_spi/u_spi_ctrl/shift_enb_reg_n_0 so_i_1__0/I2}, {so so_i_1__0/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hBF80, 
LOC: SLICE_X75Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

so_i_2 - 
nets: {so_i_2_n_0 so_i_2/O}, {line_reset_n so_i_2/I0}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X75Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

so_i_4 - 
nets: {so_i_4_n_0 so_i_4/O}, {u_core/u_txfsm/txstate[0] so_i_4/I0}, {u_core/u_txfsm/txstate[2] so_i_4/I1}, {cfg_tx_enable so_i_4/I2}, {tx_data_avail so_i_4/I3}, {u_core/u_txfsm/txstate[1] so_i_4/I4}, {cnt[0]_i_3_n_0 so_i_4/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000033337666, 
LOC: SLICE_X66Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

so_i_6 - 
nets: {so_i_6_n_0 so_i_6/O}, {u_core/u_txfsm/txdata_reg_n_0_[3] so_i_6/I0}, {u_core/u_txfsm/txdata_reg_n_0_[2] so_i_6/I1}, {u_core/u_txfsm/cnt_reg_n_0_[1] so_i_6/I2}, {u_core/u_txfsm/txdata_reg_n_0_[1] so_i_6/I3}, {u_core/u_txfsm/cnt_reg_n_0_[0] so_i_6/I4}, {u_core/u_txfsm/txdata_reg_n_0_[0] so_i_6/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

so_i_7 - 
nets: {so_i_7_n_0 so_i_7/O}, {u_core/u_txfsm/txdata_reg_n_0_[6] so_i_7/I0}, {u_core/u_txfsm/cnt_reg_n_0_[1] so_i_7/I1}, {u_core/u_txfsm/txdata_reg_n_0_[5] so_i_7/I2}, {u_core/u_txfsm/cnt_reg_n_0_[0] so_i_7/I3}, {u_core/u_txfsm/txdata_reg_n_0_[4] so_i_7/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h30BB3088, 
LOC: SLICE_X67Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

so_i_8 - 
nets: {so_i_8_n_0 so_i_8/O}, {u_core/u_txfsm/txdata_reg_n_0_[5] so_i_8/I0}, {u_core/u_txfsm/txdata_reg_n_0_[4] so_i_8/I1}, {cfg_pri_mod[1] so_i_8/I2}, {cfg_pri_mod[0] so_i_8/I3}, {u_core/u_txfsm/txdata_reg_n_0_[6] so_i_8/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h99696696, 
LOC: SLICE_X68Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

so_reg[0]_i_1 - 
nets: {so_reg[0]_i_1_n_0 so_reg[0]_i_1/O}, {data1[0] so_reg[0]_i_1/I0}, {u_spi/u_spi_ctrl/byte_cnt_reg_n_0_[1] so_reg[0]_i_1/I1}, {u_spi/u_spi_ctrl/byte_cnt_reg_n_0_[0] so_reg[0]_i_1/I2}, {u_spi/u_spi_ctrl/byte_cnt_reg_n_0_[2] so_reg[0]_i_1/I3}, {so_reg[0]_i_2_n_0 so_reg[0]_i_1/I4}, {u_spi/load_byte so_reg[0]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAABFAA8000000000, 
LOC: SLICE_X75Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

so_reg[0]_i_2 - 
nets: {so_reg[0]_i_2_n_0 so_reg[0]_i_2/O}, {data1[16] so_reg[0]_i_2/I0}, {u_spi/u_spi_ctrl/byte_cnt_reg_n_0_[0] so_reg[0]_i_2/I1}, {data1[24] so_reg[0]_i_2/I2}, {data1[8] so_reg[0]_i_2/I3}, {u_spi/u_spi_ctrl/byte_cnt_reg_n_0_[1] so_reg[0]_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hFF00B8B8, 
LOC: SLICE_X75Y59, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

so_reg[1]_i_1 - 
nets: {so_reg[1]_i_1_n_0 so_reg[1]_i_1/O}, {so_reg[1]_i_2_n_0 so_reg[1]_i_1/I0}, {so_reg[7]_i_4_n_0 so_reg[1]_i_1/I1}, {data1[1] so_reg[1]_i_1/I2}, {u_spi/load_byte so_reg[1]_i_1/I3}, {u_spi/u_spi_if/so_reg_reg_n_0_[0] so_reg[1]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X75Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

so_reg[1]_i_2 - 
nets: {so_reg[1]_i_2_n_0 so_reg[1]_i_2/O}, {data1[9] so_reg[1]_i_2/I0}, {u_spi/u_spi_ctrl/byte_cnt_reg_n_0_[1] so_reg[1]_i_2/I1}, {data1[17] so_reg[1]_i_2/I2}, {u_spi/u_spi_ctrl/byte_cnt_reg_n_0_[0] so_reg[1]_i_2/I3}, {data1[25] so_reg[1]_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X75Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

so_reg[2]_i_1 - 
nets: {so_reg[2]_i_1_n_0 so_reg[2]_i_1/O}, {so_reg[2]_i_2_n_0 so_reg[2]_i_1/I0}, {so_reg[7]_i_4_n_0 so_reg[2]_i_1/I1}, {data1[2] so_reg[2]_i_1/I2}, {u_spi/load_byte so_reg[2]_i_1/I3}, {u_spi/u_spi_if/so_reg_reg_n_0_[1] so_reg[2]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X75Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

so_reg[2]_i_2 - 
nets: {so_reg[2]_i_2_n_0 so_reg[2]_i_2/O}, {data1[10] so_reg[2]_i_2/I0}, {u_spi/u_spi_ctrl/byte_cnt_reg_n_0_[1] so_reg[2]_i_2/I1}, {data1[18] so_reg[2]_i_2/I2}, {u_spi/u_spi_ctrl/byte_cnt_reg_n_0_[0] so_reg[2]_i_2/I3}, {data1[26] so_reg[2]_i_2/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X73Y59, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

so_reg[3]_i_1 - 
nets: {so_reg[3]_i_1_n_0 so_reg[3]_i_1/O}, {so_reg[3]_i_2_n_0 so_reg[3]_i_1/I0}, {so_reg[7]_i_4_n_0 so_reg[3]_i_1/I1}, {data1[3] so_reg[3]_i_1/I2}, {u_spi/load_byte so_reg[3]_i_1/I3}, {u_spi/u_spi_if/so_reg_reg_n_0_[2] so_reg[3]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X73Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

so_reg[3]_i_2 - 
nets: {so_reg[3]_i_2_n_0 so_reg[3]_i_2/O}, {data1[11] so_reg[3]_i_2/I0}, {u_spi/u_spi_ctrl/byte_cnt_reg_n_0_[1] so_reg[3]_i_2/I1}, {data1[19] so_reg[3]_i_2/I2}, {u_spi/u_spi_ctrl/byte_cnt_reg_n_0_[0] so_reg[3]_i_2/I3}, {data1[27] so_reg[3]_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X73Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

so_reg[4]_i_1 - 
nets: {so_reg[4]_i_1_n_0 so_reg[4]_i_1/O}, {so_reg[4]_i_2_n_0 so_reg[4]_i_1/I0}, {so_reg[7]_i_4_n_0 so_reg[4]_i_1/I1}, {data1[4] so_reg[4]_i_1/I2}, {u_spi/load_byte so_reg[4]_i_1/I3}, {u_spi/u_spi_if/so_reg_reg_n_0_[3] so_reg[4]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X73Y59, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

so_reg[4]_i_2 - 
nets: {so_reg[4]_i_2_n_0 so_reg[4]_i_2/O}, {data1[12] so_reg[4]_i_2/I0}, {u_spi/u_spi_ctrl/byte_cnt_reg_n_0_[1] so_reg[4]_i_2/I1}, {data1[20] so_reg[4]_i_2/I2}, {u_spi/u_spi_ctrl/byte_cnt_reg_n_0_[0] so_reg[4]_i_2/I3}, {data1[28] so_reg[4]_i_2/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X73Y59, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

so_reg[5]_i_1 - 
nets: {so_reg[5]_i_1_n_0 so_reg[5]_i_1/O}, {so_reg[5]_i_2_n_0 so_reg[5]_i_1/I0}, {so_reg[7]_i_4_n_0 so_reg[5]_i_1/I1}, {data1[5] so_reg[5]_i_1/I2}, {u_spi/load_byte so_reg[5]_i_1/I3}, {u_spi/u_spi_if/so_reg_reg_n_0_[4] so_reg[5]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X73Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

so_reg[5]_i_2 - 
nets: {so_reg[5]_i_2_n_0 so_reg[5]_i_2/O}, {data1[13] so_reg[5]_i_2/I0}, {u_spi/u_spi_ctrl/byte_cnt_reg_n_0_[1] so_reg[5]_i_2/I1}, {data1[21] so_reg[5]_i_2/I2}, {u_spi/u_spi_ctrl/byte_cnt_reg_n_0_[0] so_reg[5]_i_2/I3}, {data1[29] so_reg[5]_i_2/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X74Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

so_reg[6]_i_1 - 
nets: {so_reg[6]_i_1_n_0 so_reg[6]_i_1/O}, {so_reg[6]_i_2_n_0 so_reg[6]_i_1/I0}, {so_reg[7]_i_4_n_0 so_reg[6]_i_1/I1}, {data1[6] so_reg[6]_i_1/I2}, {u_spi/load_byte so_reg[6]_i_1/I3}, {u_spi/u_spi_if/so_reg_reg_n_0_[5] so_reg[6]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X73Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

so_reg[6]_i_2 - 
nets: {so_reg[6]_i_2_n_0 so_reg[6]_i_2/O}, {data1[14] so_reg[6]_i_2/I0}, {u_spi/u_spi_ctrl/byte_cnt_reg_n_0_[1] so_reg[6]_i_2/I1}, {data1[22] so_reg[6]_i_2/I2}, {u_spi/u_spi_ctrl/byte_cnt_reg_n_0_[0] so_reg[6]_i_2/I3}, {data1[30] so_reg[6]_i_2/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X76Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

so_reg[7]_i_1 - 
nets: {so_reg[7]_i_1_n_0 so_reg[7]_i_1/O}, {u_spi/load_byte so_reg[7]_i_1/I0}, {u_spi/u_spi_ctrl/shift_enb_reg_n_0 so_reg[7]_i_1/I1}, {u_spi/u_spi_ctrl/sck_ne_reg_n_0 so_reg[7]_i_1/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hEA, 
LOC: SLICE_X74Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

so_reg[7]_i_2 - 
nets: {so_reg[7]_i_2_n_0 so_reg[7]_i_2/O}, {so_reg[7]_i_3_n_0 so_reg[7]_i_2/I0}, {so_reg[7]_i_4_n_0 so_reg[7]_i_2/I1}, {data1[7] so_reg[7]_i_2/I2}, {u_spi/load_byte so_reg[7]_i_2/I3}, {u_spi/u_spi_if/so_reg_reg_n_0_[6] so_reg[7]_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X73Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

so_reg[7]_i_3 - 
nets: {so_reg[7]_i_3_n_0 so_reg[7]_i_3/O}, {data1[15] so_reg[7]_i_3/I0}, {u_spi/u_spi_ctrl/byte_cnt_reg_n_0_[1] so_reg[7]_i_3/I1}, {data1[23] so_reg[7]_i_3/I2}, {u_spi/u_spi_ctrl/byte_cnt_reg_n_0_[0] so_reg[7]_i_3/I3}, {data1[31] so_reg[7]_i_3/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X72Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

so_reg[7]_i_4 - 
nets: {so_reg[7]_i_4_n_0 so_reg[7]_i_4/O}, {u_spi/u_spi_ctrl/byte_cnt_reg_n_0_[1] so_reg[7]_i_4/I0}, {u_spi/u_spi_ctrl/byte_cnt_reg_n_0_[0] so_reg[7]_i_4/I1}, {u_spi/u_spi_ctrl/byte_cnt_reg_n_0_[2] so_reg[7]_i_4/I2}, {u_spi/load_byte so_reg[7]_i_4/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h0700, 
LOC: SLICE_X75Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tx_data[6]_i_1 - 
nets: {tx_data[6]_i_1_n_0 tx_data[6]_i_1/O}, {line_reset_n tx_data[6]_i_1/I0}, {u_msg/State_reg_n_0_[1] tx_data[6]_i_1/I1}, {u_msg/State_reg_n_0_[3] tx_data[6]_i_1/I2}, {u_msg/State_reg_n_0_[0] tx_data[6]_i_1/I3}, {u_msg/State_reg_n_0_[2] tx_data[6]_i_1/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h00000080, 
LOC: SLICE_X68Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

tx_data_avail_i_1 - 
nets: {tx_data_avail_i_1_n_0 tx_data_avail_i_1/O}, {u_msg/State_reg_n_0_[3] tx_data_avail_i_1/I0}, {u_msg/State_reg_n_0_[1] tx_data_avail_i_1/I1}, {TxMsgSize[4]_i_4_n_0 tx_data_avail_i_1/I2}, {tx_data_avail_i_2_n_0 tx_data_avail_i_1/I3}, {tx_data_avail tx_data_avail_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h08FF0800, 
LOC: SLICE_X68Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

tx_data_avail_i_2 - 
nets: {tx_data_avail_i_2_n_0 tx_data_avail_i_2/O}, {u_msg/State_reg_n_0_[2] tx_data_avail_i_2/I0}, {u_msg/State_reg_n_0_[1] tx_data_avail_i_2/I1}, {u_msg/State_reg_n_0_[0] tx_data_avail_i_2/I2}, {reg_ack tx_data_avail_i_2/I3}, {u_msg/State_reg_n_0_[3] tx_data_avail_i_2/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'h15141D15, 
LOC: SLICE_X68Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

txdata[6]_i_1 - 
nets: {txdata[6]_i_1_n_0 txdata[6]_i_1/O}, {u_core/u_txfsm/txstate[1] txdata[6]_i_1/I0}, {cfg_tx_enable txdata[6]_i_1/I1}, {tx_data_avail txdata[6]_i_1/I2}, {u_core/u_txfsm/txstate[2] txdata[6]_i_1/I3}, {u_core/u_txfsm/txstate[0] txdata[6]_i_1/I4}, {cnt[0]_i_3_n_0 txdata[6]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000040, 
LOC: SLICE_X67Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

u_core/u_clk_ctl/high_count_reg[0] - 
nets: {u_core/u_clk_ctl/high_count_reg__0[0] u_core/u_clk_ctl/high_count_reg[0]/Q}, {line_clk u_core/u_clk_ctl/high_count_reg[0]/C}, {high_count[10]_i_1_n_0 u_core/u_clk_ctl/high_count_reg[0]/CE}, {mclk_div_i_2_n_0 u_core/u_clk_ctl/high_count_reg[0]/CLR}, {high_count[0] u_core/u_clk_ctl/high_count_reg[0]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_clk_ctl/high_count_reg[10] - 
nets: {u_core/u_clk_ctl/high_count_reg__0[10] u_core/u_clk_ctl/high_count_reg[10]/Q}, {line_clk u_core/u_clk_ctl/high_count_reg[10]/C}, {high_count[10]_i_1_n_0 u_core/u_clk_ctl/high_count_reg[10]/CE}, {mclk_div_i_2_n_0 u_core/u_clk_ctl/high_count_reg[10]/CLR}, {high_count[10] u_core/u_clk_ctl/high_count_reg[10]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y72, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_clk_ctl/high_count_reg[1] - 
nets: {u_core/u_clk_ctl/high_count_reg__0[1] u_core/u_clk_ctl/high_count_reg[1]/Q}, {line_clk u_core/u_clk_ctl/high_count_reg[1]/C}, {high_count[10]_i_1_n_0 u_core/u_clk_ctl/high_count_reg[1]/CE}, {mclk_div_i_2_n_0 u_core/u_clk_ctl/high_count_reg[1]/CLR}, {high_count[1] u_core/u_clk_ctl/high_count_reg[1]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_clk_ctl/high_count_reg[2] - 
nets: {u_core/u_clk_ctl/high_count_reg__0[2] u_core/u_clk_ctl/high_count_reg[2]/Q}, {line_clk u_core/u_clk_ctl/high_count_reg[2]/C}, {high_count[10]_i_1_n_0 u_core/u_clk_ctl/high_count_reg[2]/CE}, {mclk_div_i_2_n_0 u_core/u_clk_ctl/high_count_reg[2]/CLR}, {high_count[2] u_core/u_clk_ctl/high_count_reg[2]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_clk_ctl/high_count_reg[3] - 
nets: {u_core/u_clk_ctl/high_count_reg__0[3] u_core/u_clk_ctl/high_count_reg[3]/Q}, {line_clk u_core/u_clk_ctl/high_count_reg[3]/C}, {high_count[10]_i_1_n_0 u_core/u_clk_ctl/high_count_reg[3]/CE}, {mclk_div_i_2_n_0 u_core/u_clk_ctl/high_count_reg[3]/CLR}, {high_count[3] u_core/u_clk_ctl/high_count_reg[3]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_clk_ctl/high_count_reg[4] - 
nets: {u_core/u_clk_ctl/high_count_reg__0[4] u_core/u_clk_ctl/high_count_reg[4]/Q}, {line_clk u_core/u_clk_ctl/high_count_reg[4]/C}, {high_count[10]_i_1_n_0 u_core/u_clk_ctl/high_count_reg[4]/CE}, {mclk_div_i_2_n_0 u_core/u_clk_ctl/high_count_reg[4]/CLR}, {high_count[4] u_core/u_clk_ctl/high_count_reg[4]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y71, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_clk_ctl/high_count_reg[5] - 
nets: {u_core/u_clk_ctl/high_count_reg__0[5] u_core/u_clk_ctl/high_count_reg[5]/Q}, {line_clk u_core/u_clk_ctl/high_count_reg[5]/C}, {high_count[10]_i_1_n_0 u_core/u_clk_ctl/high_count_reg[5]/CE}, {mclk_div_i_2_n_0 u_core/u_clk_ctl/high_count_reg[5]/CLR}, {high_count[5] u_core/u_clk_ctl/high_count_reg[5]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y71, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_clk_ctl/high_count_reg[6] - 
nets: {u_core/u_clk_ctl/high_count_reg__0[6] u_core/u_clk_ctl/high_count_reg[6]/Q}, {line_clk u_core/u_clk_ctl/high_count_reg[6]/C}, {high_count[10]_i_1_n_0 u_core/u_clk_ctl/high_count_reg[6]/CE}, {mclk_div_i_2_n_0 u_core/u_clk_ctl/high_count_reg[6]/CLR}, {high_count[6] u_core/u_clk_ctl/high_count_reg[6]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y71, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_clk_ctl/high_count_reg[7] - 
nets: {u_core/u_clk_ctl/high_count_reg__0[7] u_core/u_clk_ctl/high_count_reg[7]/Q}, {line_clk u_core/u_clk_ctl/high_count_reg[7]/C}, {high_count[10]_i_1_n_0 u_core/u_clk_ctl/high_count_reg[7]/CE}, {mclk_div_i_2_n_0 u_core/u_clk_ctl/high_count_reg[7]/CLR}, {high_count[7] u_core/u_clk_ctl/high_count_reg[7]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y71, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_clk_ctl/high_count_reg[8] - 
nets: {u_core/u_clk_ctl/high_count_reg__0[8] u_core/u_clk_ctl/high_count_reg[8]/Q}, {line_clk u_core/u_clk_ctl/high_count_reg[8]/C}, {high_count[10]_i_1_n_0 u_core/u_clk_ctl/high_count_reg[8]/CE}, {mclk_div_i_2_n_0 u_core/u_clk_ctl/high_count_reg[8]/CLR}, {high_count[8] u_core/u_clk_ctl/high_count_reg[8]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y72, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_clk_ctl/high_count_reg[9] - 
nets: {u_core/u_clk_ctl/high_count_reg__0[9] u_core/u_clk_ctl/high_count_reg[9]/Q}, {line_clk u_core/u_clk_ctl/high_count_reg[9]/C}, {high_count[10]_i_1_n_0 u_core/u_clk_ctl/high_count_reg[9]/CE}, {mclk_div_i_2_n_0 u_core/u_clk_ctl/high_count_reg[9]/CLR}, {high_count[9] u_core/u_clk_ctl/high_count_reg[9]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y72, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_clk_ctl/low_count_reg[0] - 
nets: {u_core/u_clk_ctl/low_count_reg__0[0] u_core/u_clk_ctl/low_count_reg[0]/Q}, {line_clk u_core/u_clk_ctl/low_count_reg[0]/C}, {load u_core/u_clk_ctl/low_count_reg[0]/CE}, {mclk_div_i_2_n_0 u_core/u_clk_ctl/low_count_reg[0]/CLR}, {low_count[0]_i_1_n_0 u_core/u_clk_ctl/low_count_reg[0]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_clk_ctl/low_count_reg[10] - 
nets: {u_core/u_clk_ctl/low_count_reg__0[10] u_core/u_clk_ctl/low_count_reg[10]/Q}, {line_clk u_core/u_clk_ctl/low_count_reg[10]/C}, {load u_core/u_clk_ctl/low_count_reg[10]/CE}, {mclk_div_i_2_n_0 u_core/u_clk_ctl/low_count_reg[10]/CLR}, {low_count_reg[10]_i_2_n_6 u_core/u_clk_ctl/low_count_reg[10]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y71, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_clk_ctl/low_count_reg[1] - 
nets: {u_core/u_clk_ctl/low_count_reg__0[1] u_core/u_clk_ctl/low_count_reg[1]/Q}, {line_clk u_core/u_clk_ctl/low_count_reg[1]/C}, {load u_core/u_clk_ctl/low_count_reg[1]/CE}, {mclk_div_i_2_n_0 u_core/u_clk_ctl/low_count_reg[1]/CLR}, {low_count_reg[4]_i_1_n_7 u_core/u_clk_ctl/low_count_reg[1]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_clk_ctl/low_count_reg[2] - 
nets: {u_core/u_clk_ctl/low_count_reg__0[2] u_core/u_clk_ctl/low_count_reg[2]/Q}, {line_clk u_core/u_clk_ctl/low_count_reg[2]/C}, {load u_core/u_clk_ctl/low_count_reg[2]/CE}, {mclk_div_i_2_n_0 u_core/u_clk_ctl/low_count_reg[2]/CLR}, {low_count_reg[4]_i_1_n_6 u_core/u_clk_ctl/low_count_reg[2]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_clk_ctl/low_count_reg[3] - 
nets: {u_core/u_clk_ctl/low_count_reg__0[3] u_core/u_clk_ctl/low_count_reg[3]/Q}, {line_clk u_core/u_clk_ctl/low_count_reg[3]/C}, {load u_core/u_clk_ctl/low_count_reg[3]/CE}, {mclk_div_i_2_n_0 u_core/u_clk_ctl/low_count_reg[3]/CLR}, {low_count_reg[4]_i_1_n_5 u_core/u_clk_ctl/low_count_reg[3]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_clk_ctl/low_count_reg[4] - 
nets: {u_core/u_clk_ctl/low_count_reg__0[4] u_core/u_clk_ctl/low_count_reg[4]/Q}, {line_clk u_core/u_clk_ctl/low_count_reg[4]/C}, {load u_core/u_clk_ctl/low_count_reg[4]/CE}, {mclk_div_i_2_n_0 u_core/u_clk_ctl/low_count_reg[4]/CLR}, {low_count_reg[4]_i_1_n_4 u_core/u_clk_ctl/low_count_reg[4]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_clk_ctl/low_count_reg[5] - 
nets: {u_core/u_clk_ctl/low_count_reg__0[5] u_core/u_clk_ctl/low_count_reg[5]/Q}, {line_clk u_core/u_clk_ctl/low_count_reg[5]/C}, {load u_core/u_clk_ctl/low_count_reg[5]/CE}, {mclk_div_i_2_n_0 u_core/u_clk_ctl/low_count_reg[5]/CLR}, {low_count_reg[8]_i_1_n_7 u_core/u_clk_ctl/low_count_reg[5]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_clk_ctl/low_count_reg[6] - 
nets: {u_core/u_clk_ctl/low_count_reg__0[6] u_core/u_clk_ctl/low_count_reg[6]/Q}, {line_clk u_core/u_clk_ctl/low_count_reg[6]/C}, {load u_core/u_clk_ctl/low_count_reg[6]/CE}, {mclk_div_i_2_n_0 u_core/u_clk_ctl/low_count_reg[6]/CLR}, {low_count_reg[8]_i_1_n_6 u_core/u_clk_ctl/low_count_reg[6]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_clk_ctl/low_count_reg[7] - 
nets: {u_core/u_clk_ctl/low_count_reg__0[7] u_core/u_clk_ctl/low_count_reg[7]/Q}, {line_clk u_core/u_clk_ctl/low_count_reg[7]/C}, {load u_core/u_clk_ctl/low_count_reg[7]/CE}, {mclk_div_i_2_n_0 u_core/u_clk_ctl/low_count_reg[7]/CLR}, {low_count_reg[8]_i_1_n_5 u_core/u_clk_ctl/low_count_reg[7]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_clk_ctl/low_count_reg[8] - 
nets: {u_core/u_clk_ctl/low_count_reg__0[8] u_core/u_clk_ctl/low_count_reg[8]/Q}, {line_clk u_core/u_clk_ctl/low_count_reg[8]/C}, {load u_core/u_clk_ctl/low_count_reg[8]/CE}, {mclk_div_i_2_n_0 u_core/u_clk_ctl/low_count_reg[8]/CLR}, {low_count_reg[8]_i_1_n_4 u_core/u_clk_ctl/low_count_reg[8]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_clk_ctl/low_count_reg[9] - 
nets: {u_core/u_clk_ctl/low_count_reg__0[9] u_core/u_clk_ctl/low_count_reg[9]/Q}, {line_clk u_core/u_clk_ctl/low_count_reg[9]/C}, {load u_core/u_clk_ctl/low_count_reg[9]/CE}, {mclk_div_i_2_n_0 u_core/u_clk_ctl/low_count_reg[9]/CLR}, {low_count_reg[10]_i_2_n_7 u_core/u_clk_ctl/low_count_reg[9]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y71, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_clk_ctl/mclk_div_reg - 
nets: {baud_clk_16x u_core/u_clk_ctl/mclk_div_reg/Q}, {line_clk u_core/u_clk_ctl/mclk_div_reg/C}, {<const1> u_core/u_clk_ctl/mclk_div_reg/CE}, {mclk_div_i_2_n_0 u_core/u_clk_ctl/mclk_div_reg/CLR}, {mclk_div_i_1_n_0 u_core/u_clk_ctl/mclk_div_reg/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y71, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_rxfsm/FSM_sequential_rxstate_reg[0] - 
nets: {u_core/u_rxfsm/rxstate__0[0] u_core/u_rxfsm/FSM_sequential_rxstate_reg[0]/Q}, {baud_clk_16x u_core/u_rxfsm/FSM_sequential_rxstate_reg[0]/C}, {<const1> u_core/u_rxfsm/FSM_sequential_rxstate_reg[0]/CE}, {so_i_2_n_0 u_core/u_rxfsm/FSM_sequential_rxstate_reg[0]/CLR}, {FSM_sequential_rxstate[0]_i_1_n_0 u_core/u_rxfsm/FSM_sequential_rxstate_reg[0]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
KEEP: yes, 
LOC: SLICE_X70Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_rxfsm/FSM_sequential_rxstate_reg[1] - 
nets: {u_core/u_rxfsm/rxstate__0[1] u_core/u_rxfsm/FSM_sequential_rxstate_reg[1]/Q}, {baud_clk_16x u_core/u_rxfsm/FSM_sequential_rxstate_reg[1]/C}, {<const1> u_core/u_rxfsm/FSM_sequential_rxstate_reg[1]/CE}, {so_i_2_n_0 u_core/u_rxfsm/FSM_sequential_rxstate_reg[1]/CLR}, {FSM_sequential_rxstate[1]_i_1_n_0 u_core/u_rxfsm/FSM_sequential_rxstate_reg[1]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
KEEP: yes, 
LOC: SLICE_X71Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_rxfsm/FSM_sequential_rxstate_reg[2] - 
nets: {u_core/u_rxfsm/rxstate__0[2] u_core/u_rxfsm/FSM_sequential_rxstate_reg[2]/Q}, {baud_clk_16x u_core/u_rxfsm/FSM_sequential_rxstate_reg[2]/C}, {<const1> u_core/u_rxfsm/FSM_sequential_rxstate_reg[2]/CE}, {so_i_2_n_0 u_core/u_rxfsm/FSM_sequential_rxstate_reg[2]/CLR}, {FSM_sequential_rxstate[2]_i_1_n_0 u_core/u_rxfsm/FSM_sequential_rxstate_reg[2]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
KEEP: yes, 
LOC: SLICE_X70Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_rxfsm/cnt[0]_i_1 - 
nets: {u_core/u_rxfsm/cnt[0]_i_1_n_0 u_core/u_rxfsm/cnt[0]_i_1/O}, {u_core/u_rxfsm/rxstate__0[2] u_core/u_rxfsm/cnt[0]_i_1/I0}, {u_core/u_rxfsm/rxstate__0[0] u_core/u_rxfsm/cnt[0]_i_1/I1}, {u_core/u_rxfsm/si_2d u_core/u_rxfsm/cnt[0]_i_1/I2}, {u_core/u_rxfsm/rxstate__0[1] u_core/u_rxfsm/cnt[0]_i_1/I3}, {cnt[2]_i_3_n_0 u_core/u_rxfsm/cnt[0]_i_1/I4}, {u_core/u_rxfsm/cnt_reg_n_0_[0] u_core/u_rxfsm/cnt[0]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0030FFFF55FC0000, 
LOC: SLICE_X72Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

u_core/u_rxfsm/cnt[1]_i_1 - 
nets: {u_core/u_rxfsm/cnt[1]_i_1_n_0 u_core/u_rxfsm/cnt[1]_i_1/O}, {cnt[1]_i_2_n_0 u_core/u_rxfsm/cnt[1]_i_1/I0}, {cnt[2]_i_3_n_0 u_core/u_rxfsm/cnt[1]_i_1/I1}, {u_core/u_rxfsm/cnt_reg_n_0_[1] u_core/u_rxfsm/cnt[1]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X72Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

u_core/u_rxfsm/cnt[2]_i_1 - 
nets: {u_core/u_rxfsm/cnt[2]_i_1_n_0 u_core/u_rxfsm/cnt[2]_i_1/O}, {cnt[2]_i_2_n_0 u_core/u_rxfsm/cnt[2]_i_1/I0}, {cnt[2]_i_3_n_0 u_core/u_rxfsm/cnt[2]_i_1/I1}, {u_core/u_rxfsm/cnt_reg_n_0_[2] u_core/u_rxfsm/cnt[2]_i_1/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X72Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

u_core/u_rxfsm/cnt_reg[0] - 
nets: {u_core/u_rxfsm/cnt_reg_n_0_[0] u_core/u_rxfsm/cnt_reg[0]/Q}, {baud_clk_16x u_core/u_rxfsm/cnt_reg[0]/C}, {<const1> u_core/u_rxfsm/cnt_reg[0]/CE}, {so_i_2_n_0 u_core/u_rxfsm/cnt_reg[0]/CLR}, {u_core/u_rxfsm/cnt[0]_i_1_n_0 u_core/u_rxfsm/cnt_reg[0]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_rxfsm/cnt_reg[1] - 
nets: {u_core/u_rxfsm/cnt_reg_n_0_[1] u_core/u_rxfsm/cnt_reg[1]/Q}, {baud_clk_16x u_core/u_rxfsm/cnt_reg[1]/C}, {<const1> u_core/u_rxfsm/cnt_reg[1]/CE}, {so_i_2_n_0 u_core/u_rxfsm/cnt_reg[1]/CLR}, {u_core/u_rxfsm/cnt[1]_i_1_n_0 u_core/u_rxfsm/cnt_reg[1]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_rxfsm/cnt_reg[2] - 
nets: {u_core/u_rxfsm/cnt_reg_n_0_[2] u_core/u_rxfsm/cnt_reg[2]/Q}, {baud_clk_16x u_core/u_rxfsm/cnt_reg[2]/C}, {<const1> u_core/u_rxfsm/cnt_reg[2]/CE}, {so_i_2_n_0 u_core/u_rxfsm/cnt_reg[2]/CLR}, {u_core/u_rxfsm/cnt[2]_i_1_n_0 u_core/u_rxfsm/cnt_reg[2]/D}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_rxfsm/error_ind[0]_i_1 - 
nets: {u_core/u_rxfsm/error_ind[0]_i_1_n_0 u_core/u_rxfsm/error_ind[0]_i_1/O}, {cfg_pri_mod[0] u_core/u_rxfsm/error_ind[0]_i_1/I0}, {u_core/u_rxfsm/rxstate__0[1] u_core/u_rxfsm/error_ind[0]_i_1/I1}, {u_core/u_rxfsm/rxstate__0[2] u_core/u_rxfsm/error_ind[0]_i_1/I2}, {error_ind[1]_i_2_n_0 u_core/u_rxfsm/error_ind[0]_i_1/I3}, {error_ind[1]_i_3_n_0 u_core/u_rxfsm/error_ind[0]_i_1/I4}, {error_ind[0] u_core/u_rxfsm/error_ind[0]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h3B38FFFF3B380000, 
LOC: SLICE_X70Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

u_core/u_rxfsm/error_ind[1]_i_1 - 
nets: {u_core/u_rxfsm/error_ind[1]_i_1_n_0 u_core/u_rxfsm/error_ind[1]_i_1/O}, {error_ind[1]_i_2_n_0 u_core/u_rxfsm/error_ind[1]_i_1/I0}, {u_core/u_rxfsm/rxstate__0[1] u_core/u_rxfsm/error_ind[1]_i_1/I1}, {cfg_pri_mod[1] u_core/u_rxfsm/error_ind[1]_i_1/I2}, {u_core/u_rxfsm/rxstate__0[2] u_core/u_rxfsm/error_ind[1]_i_1/I3}, {error_ind[1]_i_3_n_0 u_core/u_rxfsm/error_ind[1]_i_1/I4}, {error_ind[1] u_core/u_rxfsm/error_ind[1]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h00E2FFFF00E20000, 
LOC: SLICE_X70Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

u_core/u_rxfsm/error_ind_reg[0] - 
nets: {error_ind[0] u_core/u_rxfsm/error_ind_reg[0]/Q}, {baud_clk_16x u_core/u_rxfsm/error_ind_reg[0]/C}, {<const1> u_core/u_rxfsm/error_ind_reg[0]/CE}, {so_i_2_n_0 u_core/u_rxfsm/error_ind_reg[0]/CLR}, {u_core/u_rxfsm/error_ind[0]_i_1_n_0 u_core/u_rxfsm/error_ind_reg[0]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_rxfsm/error_ind_reg[1] - 
nets: {error_ind[1] u_core/u_rxfsm/error_ind_reg[1]/Q}, {baud_clk_16x u_core/u_rxfsm/error_ind_reg[1]/C}, {<const1> u_core/u_rxfsm/error_ind_reg[1]/CE}, {so_i_2_n_0 u_core/u_rxfsm/error_ind_reg[1]/CLR}, {u_core/u_rxfsm/error_ind[1]_i_1_n_0 u_core/u_rxfsm/error_ind_reg[1]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_rxfsm/fifo_data[0]_i_1 - 
nets: {u_core/u_rxfsm/fifo_data[0]_i_1_n_0 u_core/u_rxfsm/fifo_data[0]_i_1/O}, {u_core/u_rxfsm/si_2d u_core/u_rxfsm/fifo_data[0]_i_1/I0}, {fifo_data[6]_i_2_n_0 u_core/u_rxfsm/fifo_data[0]_i_1/I1}, {fifo_data[4]_i_2_n_0 u_core/u_rxfsm/fifo_data[0]_i_1/I2}, {fifo_data[3]_i_3_n_0 u_core/u_rxfsm/fifo_data[0]_i_1/I3}, {u_core/u_rxfsm/rxstate__0[1] u_core/u_rxfsm/fifo_data[0]_i_1/I4}, {rx_data[0] u_core/u_rxfsm/fifo_data[0]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFBFFFFF00800000, 
LOC: SLICE_X74Y71, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

u_core/u_rxfsm/fifo_data[1]_i_1 - 
nets: {u_core/u_rxfsm/fifo_data[1]_i_1_n_0 u_core/u_rxfsm/fifo_data[1]_i_1/O}, {u_core/u_rxfsm/si_2d u_core/u_rxfsm/fifo_data[1]_i_1/I0}, {fifo_data[6]_i_2_n_0 u_core/u_rxfsm/fifo_data[1]_i_1/I1}, {fifo_data[5]_i_2_n_0 u_core/u_rxfsm/fifo_data[1]_i_1/I2}, {fifo_data[3]_i_3_n_0 u_core/u_rxfsm/fifo_data[1]_i_1/I3}, {u_core/u_rxfsm/rxstate__0[1] u_core/u_rxfsm/fifo_data[1]_i_1/I4}, {rx_data[1] u_core/u_rxfsm/fifo_data[1]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFBFFFFF00800000, 
LOC: SLICE_X76Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

u_core/u_rxfsm/fifo_data[2]_i_1 - 
nets: {u_core/u_rxfsm/fifo_data[2]_i_1_n_0 u_core/u_rxfsm/fifo_data[2]_i_1/O}, {u_core/u_rxfsm/si_2d u_core/u_rxfsm/fifo_data[2]_i_1/I0}, {fifo_data[6]_i_2_n_0 u_core/u_rxfsm/fifo_data[2]_i_1/I1}, {fifo_data[6]_i_3_n_0 u_core/u_rxfsm/fifo_data[2]_i_1/I2}, {fifo_data[3]_i_3_n_0 u_core/u_rxfsm/fifo_data[2]_i_1/I3}, {u_core/u_rxfsm/rxstate__0[1] u_core/u_rxfsm/fifo_data[2]_i_1/I4}, {rx_data[2] u_core/u_rxfsm/fifo_data[2]_i_1/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hFFBFFFFF00800000, 
LOC: SLICE_X76Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

u_core/u_rxfsm/fifo_data[3]_i_1 - 
nets: {u_core/u_rxfsm/fifo_data[3]_i_1_n_0 u_core/u_rxfsm/fifo_data[3]_i_1/O}, {u_core/u_rxfsm/si_2d u_core/u_rxfsm/fifo_data[3]_i_1/I0}, {fifo_data[6]_i_2_n_0 u_core/u_rxfsm/fifo_data[3]_i_1/I1}, {fifo_data[3]_i_2_n_0 u_core/u_rxfsm/fifo_data[3]_i_1/I2}, {fifo_data[3]_i_3_n_0 u_core/u_rxfsm/fifo_data[3]_i_1/I3}, {u_core/u_rxfsm/rxstate__0[1] u_core/u_rxfsm/fifo_data[3]_i_1/I4}, {rx_data[3] u_core/u_rxfsm/fifo_data[3]_i_1/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hFFBFFFFF00800000, 
LOC: SLICE_X76Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

u_core/u_rxfsm/fifo_data[4]_i_1 - 
nets: {u_core/u_rxfsm/fifo_data[4]_i_1_n_0 u_core/u_rxfsm/fifo_data[4]_i_1/O}, {u_core/u_rxfsm/si_2d u_core/u_rxfsm/fifo_data[4]_i_1/I0}, {fifo_data[6]_i_2_n_0 u_core/u_rxfsm/fifo_data[4]_i_1/I1}, {fifo_data[6]_i_4_n_0 u_core/u_rxfsm/fifo_data[4]_i_1/I2}, {fifo_data[4]_i_2_n_0 u_core/u_rxfsm/fifo_data[4]_i_1/I3}, {u_core/u_rxfsm/rxstate__0[1] u_core/u_rxfsm/fifo_data[4]_i_1/I4}, {rx_data[4] u_core/u_rxfsm/fifo_data[4]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hBFFFFFFF80000000, 
LOC: SLICE_X74Y71, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

u_core/u_rxfsm/fifo_data[5]_i_1 - 
nets: {u_core/u_rxfsm/fifo_data[5]_i_1_n_0 u_core/u_rxfsm/fifo_data[5]_i_1/O}, {u_core/u_rxfsm/si_2d u_core/u_rxfsm/fifo_data[5]_i_1/I0}, {fifo_data[6]_i_2_n_0 u_core/u_rxfsm/fifo_data[5]_i_1/I1}, {fifo_data[5]_i_2_n_0 u_core/u_rxfsm/fifo_data[5]_i_1/I2}, {fifo_data[6]_i_4_n_0 u_core/u_rxfsm/fifo_data[5]_i_1/I3}, {u_core/u_rxfsm/rxstate__0[1] u_core/u_rxfsm/fifo_data[5]_i_1/I4}, {rx_data[5] u_core/u_rxfsm/fifo_data[5]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hBFFFFFFF80000000, 
LOC: SLICE_X75Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

u_core/u_rxfsm/fifo_data[6]_i_1 - 
nets: {u_core/u_rxfsm/fifo_data[6]_i_1_n_0 u_core/u_rxfsm/fifo_data[6]_i_1/O}, {u_core/u_rxfsm/si_2d u_core/u_rxfsm/fifo_data[6]_i_1/I0}, {fifo_data[6]_i_2_n_0 u_core/u_rxfsm/fifo_data[6]_i_1/I1}, {fifo_data[6]_i_3_n_0 u_core/u_rxfsm/fifo_data[6]_i_1/I2}, {fifo_data[6]_i_4_n_0 u_core/u_rxfsm/fifo_data[6]_i_1/I3}, {u_core/u_rxfsm/rxstate__0[1] u_core/u_rxfsm/fifo_data[6]_i_1/I4}, {rx_data[6] u_core/u_rxfsm/fifo_data[6]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hBFFFFFFF80000000, 
LOC: SLICE_X75Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

u_core/u_rxfsm/fifo_data[7]_i_1 - 
nets: {u_core/u_rxfsm/fifo_data[7]_i_1_n_0 u_core/u_rxfsm/fifo_data[7]_i_1/O}, {u_core/u_rxfsm/si_2d u_core/u_rxfsm/fifo_data[7]_i_1/I0}, {u_core/u_rxfsm/rxstate__0[2] u_core/u_rxfsm/fifo_data[7]_i_1/I1}, {u_core/u_rxfsm/rxstate__0[0] u_core/u_rxfsm/fifo_data[7]_i_1/I2}, {fifo_data[7]_i_2_n_0 u_core/u_rxfsm/fifo_data[7]_i_1/I3}, {rx_data[7] u_core/u_rxfsm/fifo_data[7]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hFFFE0002, 
LOC: SLICE_X74Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

u_core/u_rxfsm/fifo_data_reg[0] - 
nets: {rx_data[0] u_core/u_rxfsm/fifo_data_reg[0]/Q}, {baud_clk_16x u_core/u_rxfsm/fifo_data_reg[0]/C}, {<const1> u_core/u_rxfsm/fifo_data_reg[0]/CE}, {so_i_2_n_0 u_core/u_rxfsm/fifo_data_reg[0]/CLR}, {u_core/u_rxfsm/fifo_data[0]_i_1_n_0 u_core/u_rxfsm/fifo_data_reg[0]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y71, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_rxfsm/fifo_data_reg[1] - 
nets: {rx_data[1] u_core/u_rxfsm/fifo_data_reg[1]/Q}, {baud_clk_16x u_core/u_rxfsm/fifo_data_reg[1]/C}, {<const1> u_core/u_rxfsm/fifo_data_reg[1]/CE}, {so_i_2_n_0 u_core/u_rxfsm/fifo_data_reg[1]/CLR}, {u_core/u_rxfsm/fifo_data[1]_i_1_n_0 u_core/u_rxfsm/fifo_data_reg[1]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_rxfsm/fifo_data_reg[2] - 
nets: {rx_data[2] u_core/u_rxfsm/fifo_data_reg[2]/Q}, {baud_clk_16x u_core/u_rxfsm/fifo_data_reg[2]/C}, {<const1> u_core/u_rxfsm/fifo_data_reg[2]/CE}, {so_i_2_n_0 u_core/u_rxfsm/fifo_data_reg[2]/CLR}, {u_core/u_rxfsm/fifo_data[2]_i_1_n_0 u_core/u_rxfsm/fifo_data_reg[2]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_rxfsm/fifo_data_reg[3] - 
nets: {rx_data[3] u_core/u_rxfsm/fifo_data_reg[3]/Q}, {baud_clk_16x u_core/u_rxfsm/fifo_data_reg[3]/C}, {<const1> u_core/u_rxfsm/fifo_data_reg[3]/CE}, {so_i_2_n_0 u_core/u_rxfsm/fifo_data_reg[3]/CLR}, {u_core/u_rxfsm/fifo_data[3]_i_1_n_0 u_core/u_rxfsm/fifo_data_reg[3]/D}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_rxfsm/fifo_data_reg[4] - 
nets: {rx_data[4] u_core/u_rxfsm/fifo_data_reg[4]/Q}, {baud_clk_16x u_core/u_rxfsm/fifo_data_reg[4]/C}, {<const1> u_core/u_rxfsm/fifo_data_reg[4]/CE}, {so_i_2_n_0 u_core/u_rxfsm/fifo_data_reg[4]/CLR}, {u_core/u_rxfsm/fifo_data[4]_i_1_n_0 u_core/u_rxfsm/fifo_data_reg[4]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y71, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_rxfsm/fifo_data_reg[5] - 
nets: {rx_data[5] u_core/u_rxfsm/fifo_data_reg[5]/Q}, {baud_clk_16x u_core/u_rxfsm/fifo_data_reg[5]/C}, {<const1> u_core/u_rxfsm/fifo_data_reg[5]/CE}, {so_i_2_n_0 u_core/u_rxfsm/fifo_data_reg[5]/CLR}, {u_core/u_rxfsm/fifo_data[5]_i_1_n_0 u_core/u_rxfsm/fifo_data_reg[5]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_rxfsm/fifo_data_reg[6] - 
nets: {rx_data[6] u_core/u_rxfsm/fifo_data_reg[6]/Q}, {baud_clk_16x u_core/u_rxfsm/fifo_data_reg[6]/C}, {<const1> u_core/u_rxfsm/fifo_data_reg[6]/CE}, {so_i_2_n_0 u_core/u_rxfsm/fifo_data_reg[6]/CLR}, {u_core/u_rxfsm/fifo_data[6]_i_1_n_0 u_core/u_rxfsm/fifo_data_reg[6]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_rxfsm/fifo_data_reg[7] - 
nets: {rx_data[7] u_core/u_rxfsm/fifo_data_reg[7]/Q}, {baud_clk_16x u_core/u_rxfsm/fifo_data_reg[7]/C}, {<const1> u_core/u_rxfsm/fifo_data_reg[7]/CE}, {so_i_2_n_0 u_core/u_rxfsm/fifo_data_reg[7]/CLR}, {u_core/u_rxfsm/fifo_data[7]_i_1_n_0 u_core/u_rxfsm/fifo_data_reg[7]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_rxfsm/fifo_wr_reg - 
nets: {rx_wr u_core/u_rxfsm/fifo_wr_reg/Q}, {baud_clk_16x u_core/u_rxfsm/fifo_wr_reg/C}, {<const1> u_core/u_rxfsm/fifo_wr_reg/CE}, {so_i_2_n_0 u_core/u_rxfsm/fifo_wr_reg/CLR}, {fifo_wr_i_1_n_0 u_core/u_rxfsm/fifo_wr_reg/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_rxfsm/offset_reg[0] - 
nets: {u_core/u_txfsm/divcnt_reg[0] u_core/u_rxfsm/offset_reg[0]/Q}, {baud_clk_16x u_core/u_rxfsm/offset_reg[0]/C}, {<const1> u_core/u_rxfsm/offset_reg[0]/CE}, {so_i_2_n_0 u_core/u_rxfsm/offset_reg[0]/CLR}, {p_0_in__0__0[0] u_core/u_rxfsm/offset_reg[0]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_rxfsm/offset_reg[1] - 
nets: {u_core/u_txfsm/divcnt_reg[1] u_core/u_rxfsm/offset_reg[1]/Q}, {baud_clk_16x u_core/u_rxfsm/offset_reg[1]/C}, {<const1> u_core/u_rxfsm/offset_reg[1]/CE}, {so_i_2_n_0 u_core/u_rxfsm/offset_reg[1]/CLR}, {p_0_in__0__0[1] u_core/u_rxfsm/offset_reg[1]/D}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_rxfsm/offset_reg[2] - 
nets: {u_core/u_txfsm/divcnt_reg[2] u_core/u_rxfsm/offset_reg[2]/Q}, {baud_clk_16x u_core/u_rxfsm/offset_reg[2]/C}, {<const1> u_core/u_rxfsm/offset_reg[2]/CE}, {so_i_2_n_0 u_core/u_rxfsm/offset_reg[2]/CLR}, {p_0_in__0__0[2] u_core/u_rxfsm/offset_reg[2]/D}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_rxfsm/offset_reg[3] - 
nets: {u_core/u_txfsm/divcnt_reg__0[3] u_core/u_rxfsm/offset_reg[3]/Q}, {baud_clk_16x u_core/u_rxfsm/offset_reg[3]/C}, {<const1> u_core/u_rxfsm/offset_reg[3]/CE}, {so_i_2_n_0 u_core/u_rxfsm/offset_reg[3]/CLR}, {p_0_in__0__0[3] u_core/u_rxfsm/offset_reg[3]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_rxfsm/rxpos_reg[0] - 
nets: {rxpos[0] u_core/u_rxfsm/rxpos_reg[0]/Q}, {baud_clk_16x u_core/u_rxfsm/rxpos_reg[0]/C}, {rxpos[3]_i_1_n_0 u_core/u_rxfsm/rxpos_reg[0]/CE}, {so_i_2_n_0 u_core/u_rxfsm/rxpos_reg[0]/CLR}, {u_core/u_txfsm/divcnt_reg[0] u_core/u_rxfsm/rxpos_reg[0]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_rxfsm/rxpos_reg[1] - 
nets: {rxpos[1] u_core/u_rxfsm/rxpos_reg[1]/Q}, {baud_clk_16x u_core/u_rxfsm/rxpos_reg[1]/C}, {rxpos[3]_i_1_n_0 u_core/u_rxfsm/rxpos_reg[1]/CE}, {so_i_2_n_0 u_core/u_rxfsm/rxpos_reg[1]/CLR}, {u_core/u_txfsm/divcnt_reg[1] u_core/u_rxfsm/rxpos_reg[1]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_rxfsm/rxpos_reg[2] - 
nets: {rxpos[2] u_core/u_rxfsm/rxpos_reg[2]/Q}, {baud_clk_16x u_core/u_rxfsm/rxpos_reg[2]/C}, {rxpos[3]_i_1_n_0 u_core/u_rxfsm/rxpos_reg[2]/CE}, {so_i_2_n_0 u_core/u_rxfsm/rxpos_reg[2]/CLR}, {u_core/u_txfsm/divcnt_reg[2] u_core/u_rxfsm/rxpos_reg[2]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_rxfsm/rxpos_reg[3] - 
nets: {rxpos[3] u_core/u_rxfsm/rxpos_reg[3]/Q}, {baud_clk_16x u_core/u_rxfsm/rxpos_reg[3]/C}, {rxpos[3]_i_1_n_0 u_core/u_rxfsm/rxpos_reg[3]/CE}, {so_i_2_n_0 u_core/u_rxfsm/rxpos_reg[3]/CLR}, {rxpos[3]_i_2_n_0 u_core/u_rxfsm/rxpos_reg[3]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_rxfsm/si_2d_reg - 
nets: {u_core/u_rxfsm/si_2d u_core/u_rxfsm/si_2d_reg/Q}, {baud_clk_16x u_core/u_rxfsm/si_2d_reg/C}, {<const1> u_core/u_rxfsm/si_2d_reg/CE}, {si_d u_core/u_rxfsm/si_2d_reg/D}, {so_i_2_n_0 u_core/u_rxfsm/si_2d_reg/PRE}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X72Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u_core/u_rxfsm/si_d_reg - 
nets: {si_d u_core/u_rxfsm/si_d_reg/Q}, {baud_clk_16x u_core/u_rxfsm/si_d_reg/C}, {<const1> u_core/u_rxfsm/si_d_reg/CE}, {rxd u_core/u_rxfsm/si_d_reg/D}, {so_i_2_n_0 u_core/u_rxfsm/si_d_reg/PRE}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X72Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u_core/u_txfsm/FSM_sequential_txstate_reg[0] - 
nets: {u_core/u_txfsm/txstate[0] u_core/u_txfsm/FSM_sequential_txstate_reg[0]/Q}, {baud_clk_16x u_core/u_txfsm/FSM_sequential_txstate_reg[0]/C}, {<const1> u_core/u_txfsm/FSM_sequential_txstate_reg[0]/CE}, {so_i_2_n_0 u_core/u_txfsm/FSM_sequential_txstate_reg[0]/CLR}, {FSM_sequential_txstate[0]_i_1_n_0 u_core/u_txfsm/FSM_sequential_txstate_reg[0]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
KEEP: yes, 
LOC: SLICE_X68Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_txfsm/FSM_sequential_txstate_reg[1] - 
nets: {u_core/u_txfsm/txstate[1] u_core/u_txfsm/FSM_sequential_txstate_reg[1]/Q}, {baud_clk_16x u_core/u_txfsm/FSM_sequential_txstate_reg[1]/C}, {<const1> u_core/u_txfsm/FSM_sequential_txstate_reg[1]/CE}, {so_i_2_n_0 u_core/u_txfsm/FSM_sequential_txstate_reg[1]/CLR}, {FSM_sequential_txstate[1]_i_1_n_0 u_core/u_txfsm/FSM_sequential_txstate_reg[1]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
KEEP: yes, 
LOC: SLICE_X68Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_txfsm/FSM_sequential_txstate_reg[2] - 
nets: {u_core/u_txfsm/txstate[2] u_core/u_txfsm/FSM_sequential_txstate_reg[2]/Q}, {baud_clk_16x u_core/u_txfsm/FSM_sequential_txstate_reg[2]/C}, {<const1> u_core/u_txfsm/FSM_sequential_txstate_reg[2]/CE}, {so_i_2_n_0 u_core/u_txfsm/FSM_sequential_txstate_reg[2]/CLR}, {FSM_sequential_txstate[2]_i_1_n_0 u_core/u_txfsm/FSM_sequential_txstate_reg[2]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
KEEP: yes, 
LOC: SLICE_X68Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_txfsm/__4 - 
nets: {u_core/u_txfsm/__4_n_0 u_core/u_txfsm/__4/O}, {u_core/u_txfsm/txstate[2] u_core/u_txfsm/__4/I0}, {cfg_pri_mod[1] u_core/u_txfsm/__4/I1}, {cfg_pri_mod[0] u_core/u_txfsm/__4/I2}, {u_core/u_txfsm/txstate[1] u_core/u_txfsm/__4/I3}, {u_core/u_txfsm/txstate[0] u_core/u_txfsm/__4/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h00015555, 
LOC: SLICE_X68Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

u_core/u_txfsm/cnt[0]_i_1 - 
nets: {u_core/u_txfsm/cnt[0]_i_1_n_0 u_core/u_txfsm/cnt[0]_i_1/O}, {u_core/u_txfsm/txstate[1] u_core/u_txfsm/cnt[0]_i_1/I0}, {u_core/u_txfsm/txstate[2] u_core/u_txfsm/cnt[0]_i_1/I1}, {u_core/u_txfsm/txstate[0] u_core/u_txfsm/cnt[0]_i_1/I2}, {cnt[0]_i_2_n_0 u_core/u_txfsm/cnt[0]_i_1/I3}, {cnt[0]_i_3_n_0 u_core/u_txfsm/cnt[0]_i_1/I4}, {u_core/u_txfsm/cnt_reg_n_0_[0] u_core/u_txfsm/cnt[0]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFEEEF00001010, 
LOC: SLICE_X66Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

u_core/u_txfsm/cnt[1]_i_1 - 
nets: {u_core/u_txfsm/cnt[1]_i_1_n_0 u_core/u_txfsm/cnt[1]_i_1/O}, {u_core/u_txfsm/txstate[2] u_core/u_txfsm/cnt[1]_i_1/I0}, {u_core/u_txfsm/txstate[0] u_core/u_txfsm/cnt[1]_i_1/I1}, {u_core/u_txfsm/cnt_reg_n_0_[0] u_core/u_txfsm/cnt[1]_i_1/I2}, {cnt[2]_i_2__0_n_0 u_core/u_txfsm/cnt[1]_i_1/I3}, {u_core/u_txfsm/cnt_reg_n_0_[1] u_core/u_txfsm/cnt[1]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h04FF4000, 
LOC: SLICE_X66Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

u_core/u_txfsm/cnt[2]_i_1 - 
nets: {u_core/u_txfsm/cnt[2]_i_1_n_0 u_core/u_txfsm/cnt[2]_i_1/O}, {u_core/u_txfsm/txstate[2] u_core/u_txfsm/cnt[2]_i_1/I0}, {u_core/u_txfsm/txstate[0] u_core/u_txfsm/cnt[2]_i_1/I1}, {u_core/u_txfsm/cnt_reg_n_0_[1] u_core/u_txfsm/cnt[2]_i_1/I2}, {u_core/u_txfsm/cnt_reg_n_0_[0] u_core/u_txfsm/cnt[2]_i_1/I3}, {cnt[2]_i_2__0_n_0 u_core/u_txfsm/cnt[2]_i_1/I4}, {u_core/u_txfsm/cnt_reg_n_0_[2] u_core/u_txfsm/cnt[2]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h0444FFFF40000000, 
LOC: SLICE_X66Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

u_core/u_txfsm/cnt_reg[0] - 
nets: {u_core/u_txfsm/cnt_reg_n_0_[0] u_core/u_txfsm/cnt_reg[0]/Q}, {baud_clk_16x u_core/u_txfsm/cnt_reg[0]/C}, {<const1> u_core/u_txfsm/cnt_reg[0]/CE}, {so_i_2_n_0 u_core/u_txfsm/cnt_reg[0]/CLR}, {u_core/u_txfsm/cnt[0]_i_1_n_0 u_core/u_txfsm/cnt_reg[0]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_txfsm/cnt_reg[1] - 
nets: {u_core/u_txfsm/cnt_reg_n_0_[1] u_core/u_txfsm/cnt_reg[1]/Q}, {baud_clk_16x u_core/u_txfsm/cnt_reg[1]/C}, {<const1> u_core/u_txfsm/cnt_reg[1]/CE}, {so_i_2_n_0 u_core/u_txfsm/cnt_reg[1]/CLR}, {u_core/u_txfsm/cnt[1]_i_1_n_0 u_core/u_txfsm/cnt_reg[1]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_txfsm/cnt_reg[2] - 
nets: {u_core/u_txfsm/cnt_reg_n_0_[2] u_core/u_txfsm/cnt_reg[2]/Q}, {baud_clk_16x u_core/u_txfsm/cnt_reg[2]/C}, {<const1> u_core/u_txfsm/cnt_reg[2]/CE}, {so_i_2_n_0 u_core/u_txfsm/cnt_reg[2]/CLR}, {u_core/u_txfsm/cnt[2]_i_1_n_0 u_core/u_txfsm/cnt_reg[2]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_txfsm/fifo_rd_reg - 
nets: {tx_rd u_core/u_txfsm/fifo_rd_reg/Q}, {baud_clk_16x u_core/u_txfsm/fifo_rd_reg/C}, {<const1> u_core/u_txfsm/fifo_rd_reg/CE}, {so_i_2_n_0 u_core/u_txfsm/fifo_rd_reg/CLR}, {fifo_rd_i_1_n_0 u_core/u_txfsm/fifo_rd_reg/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_txfsm/so_i_3 - 
nets: {u_core/u_txfsm/so_i_3_n_0 u_core/u_txfsm/so_i_3/O}, {u_core/u_txfsm/so_i_5_n_0 u_core/u_txfsm/so_i_3/I0}, {u_core/u_txfsm/txstate[1] u_core/u_txfsm/so_i_3/I1}, {so_i_6_n_0 u_core/u_txfsm/so_i_3/I2}, {u_core/u_txfsm/cnt_reg_n_0_[2] u_core/u_txfsm/so_i_3/I3}, {so_i_7_n_0 u_core/u_txfsm/so_i_3/I4}, {u_core/u_txfsm/txstate[0] u_core/u_txfsm/so_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFEEEFEAAAAAAAA, 
LOC: SLICE_X67Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

u_core/u_txfsm/so_i_5 - 
nets: {u_core/u_txfsm/so_i_5_n_0 u_core/u_txfsm/so_i_5/O}, {u_core/u_txfsm/txstate[1] u_core/u_txfsm/so_i_5/I0}, {so_i_8_n_0 u_core/u_txfsm/so_i_5/I1}, {u_core/u_txfsm/txdata_reg_n_0_[3] u_core/u_txfsm/so_i_5/I2}, {u_core/u_txfsm/txdata_reg_n_0_[2] u_core/u_txfsm/so_i_5/I3}, {u_core/u_txfsm/txdata_reg_n_0_[1] u_core/u_txfsm/so_i_5/I4}, {u_core/u_txfsm/txdata_reg_n_0_[0] u_core/u_txfsm/so_i_5/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h2882822882282882, 
LOC: SLICE_X67Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

u_core/u_txfsm/so_reg - 
nets: {txd u_core/u_txfsm/so_reg/Q}, {baud_clk_16x u_core/u_txfsm/so_reg/C}, {<const1> u_core/u_txfsm/so_reg/CE}, {so_i_1_n_0 u_core/u_txfsm/so_reg/D}, {so_i_2_n_0 u_core/u_txfsm/so_reg/PRE}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X67Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u_core/u_txfsm/txdata_reg[0] - 
nets: {u_core/u_txfsm/txdata_reg_n_0_[0] u_core/u_txfsm/txdata_reg[0]/Q}, {baud_clk_16x u_core/u_txfsm/txdata_reg[0]/C}, {txdata[6]_i_1_n_0 u_core/u_txfsm/txdata_reg[0]/CE}, {so_i_2_n_0 u_core/u_txfsm/txdata_reg[0]/CLR}, {tx_data[0] u_core/u_txfsm/txdata_reg[0]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_txfsm/txdata_reg[1] - 
nets: {u_core/u_txfsm/txdata_reg_n_0_[1] u_core/u_txfsm/txdata_reg[1]/Q}, {baud_clk_16x u_core/u_txfsm/txdata_reg[1]/C}, {txdata[6]_i_1_n_0 u_core/u_txfsm/txdata_reg[1]/CE}, {so_i_2_n_0 u_core/u_txfsm/txdata_reg[1]/CLR}, {tx_data[1] u_core/u_txfsm/txdata_reg[1]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_txfsm/txdata_reg[2] - 
nets: {u_core/u_txfsm/txdata_reg_n_0_[2] u_core/u_txfsm/txdata_reg[2]/Q}, {baud_clk_16x u_core/u_txfsm/txdata_reg[2]/C}, {txdata[6]_i_1_n_0 u_core/u_txfsm/txdata_reg[2]/CE}, {so_i_2_n_0 u_core/u_txfsm/txdata_reg[2]/CLR}, {tx_data[2] u_core/u_txfsm/txdata_reg[2]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_txfsm/txdata_reg[3] - 
nets: {u_core/u_txfsm/txdata_reg_n_0_[3] u_core/u_txfsm/txdata_reg[3]/Q}, {baud_clk_16x u_core/u_txfsm/txdata_reg[3]/C}, {txdata[6]_i_1_n_0 u_core/u_txfsm/txdata_reg[3]/CE}, {so_i_2_n_0 u_core/u_txfsm/txdata_reg[3]/CLR}, {tx_data[3] u_core/u_txfsm/txdata_reg[3]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_txfsm/txdata_reg[4] - 
nets: {u_core/u_txfsm/txdata_reg_n_0_[4] u_core/u_txfsm/txdata_reg[4]/Q}, {baud_clk_16x u_core/u_txfsm/txdata_reg[4]/C}, {txdata[6]_i_1_n_0 u_core/u_txfsm/txdata_reg[4]/CE}, {so_i_2_n_0 u_core/u_txfsm/txdata_reg[4]/CLR}, {tx_data[4] u_core/u_txfsm/txdata_reg[4]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_txfsm/txdata_reg[5] - 
nets: {u_core/u_txfsm/txdata_reg_n_0_[5] u_core/u_txfsm/txdata_reg[5]/Q}, {baud_clk_16x u_core/u_txfsm/txdata_reg[5]/C}, {txdata[6]_i_1_n_0 u_core/u_txfsm/txdata_reg[5]/CE}, {so_i_2_n_0 u_core/u_txfsm/txdata_reg[5]/CLR}, {tx_data[5] u_core/u_txfsm/txdata_reg[5]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_core/u_txfsm/txdata_reg[6] - 
nets: {u_core/u_txfsm/txdata_reg_n_0_[6] u_core/u_txfsm/txdata_reg[6]/Q}, {baud_clk_16x u_core/u_txfsm/txdata_reg[6]/C}, {txdata[6]_i_1_n_0 u_core/u_txfsm/txdata_reg[6]/CE}, {so_i_2_n_0 u_core/u_txfsm/txdata_reg[6]/CLR}, {tx_data[6] u_core/u_txfsm/txdata_reg[6]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_msg/NextState_reg[0] - 
nets: {u_msg/NextState[0] u_msg/NextState_reg[0]/Q}, {baud_clk_16x u_msg/NextState_reg[0]/C}, {<const1> u_msg/NextState_reg[0]/CE}, {so_i_2_n_0 u_msg/NextState_reg[0]/CLR}, {NextState[0]_i_1_n_0 u_msg/NextState_reg[0]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_msg/NextState_reg[1] - 
nets: {u_msg/NextState[1] u_msg/NextState_reg[1]/Q}, {baud_clk_16x u_msg/NextState_reg[1]/C}, {<const1> u_msg/NextState_reg[1]/CE}, {so_i_2_n_0 u_msg/NextState_reg[1]/CLR}, {NextState[1]_i_1_n_0 u_msg/NextState_reg[1]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_msg/NextState_reg[3] - 
nets: {u_msg/NextState[3] u_msg/NextState_reg[3]/Q}, {baud_clk_16x u_msg/NextState_reg[3]/C}, {<const1> u_msg/NextState_reg[3]/CE}, {so_i_2_n_0 u_msg/NextState_reg[3]/CLR}, {NextState[3]_i_1_n_0 u_msg/NextState_reg[3]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_msg/RxMsgCnt_reg[0] - 
nets: {u_msg/RxMsgCnt_reg_n_0_[0] u_msg/RxMsgCnt_reg[0]/Q}, {baud_clk_16x u_msg/RxMsgCnt_reg[0]/C}, {RxMsgCnt[4]_i_2_n_0 u_msg/RxMsgCnt_reg[0]/CE}, {RxMsgCnt[0]_i_1_n_0 u_msg/RxMsgCnt_reg[0]/D}, {RxMsgCnt[4]_i_1_n_0 u_msg/RxMsgCnt_reg[0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/RxMsgCnt_reg[1] - 
nets: {u_msg/RxMsgCnt_reg_n_0_[1] u_msg/RxMsgCnt_reg[1]/Q}, {baud_clk_16x u_msg/RxMsgCnt_reg[1]/C}, {RxMsgCnt[4]_i_2_n_0 u_msg/RxMsgCnt_reg[1]/CE}, {RxMsgCnt[1]_i_1_n_0 u_msg/RxMsgCnt_reg[1]/D}, {RxMsgCnt[4]_i_1_n_0 u_msg/RxMsgCnt_reg[1]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/RxMsgCnt_reg[2] - 
nets: {u_msg/RxMsgCnt_reg_n_0_[2] u_msg/RxMsgCnt_reg[2]/Q}, {baud_clk_16x u_msg/RxMsgCnt_reg[2]/C}, {RxMsgCnt[4]_i_2_n_0 u_msg/RxMsgCnt_reg[2]/CE}, {RxMsgCnt[2]_i_1_n_0 u_msg/RxMsgCnt_reg[2]/D}, {RxMsgCnt[4]_i_1_n_0 u_msg/RxMsgCnt_reg[2]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/RxMsgCnt_reg[3] - 
nets: {u_msg/RxMsgCnt_reg_n_0_[3] u_msg/RxMsgCnt_reg[3]/Q}, {baud_clk_16x u_msg/RxMsgCnt_reg[3]/C}, {RxMsgCnt[4]_i_2_n_0 u_msg/RxMsgCnt_reg[3]/CE}, {RxMsgCnt[3]_i_1_n_0 u_msg/RxMsgCnt_reg[3]/D}, {RxMsgCnt[4]_i_1_n_0 u_msg/RxMsgCnt_reg[3]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/RxMsgCnt_reg[4] - 
nets: {u_msg/RxMsgCnt_reg_n_0_[4] u_msg/RxMsgCnt_reg[4]/Q}, {baud_clk_16x u_msg/RxMsgCnt_reg[4]/C}, {RxMsgCnt[4]_i_2_n_0 u_msg/RxMsgCnt_reg[4]/CE}, {RxMsgCnt[4]_i_3_n_0 u_msg/RxMsgCnt_reg[4]/D}, {RxMsgCnt[4]_i_1_n_0 u_msg/RxMsgCnt_reg[4]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/State_reg[0] - 
nets: {u_msg/State_reg_n_0_[0] u_msg/State_reg[0]/Q}, {baud_clk_16x u_msg/State_reg[0]/C}, {State[3]_i_1_n_0 u_msg/State_reg[0]/CE}, {so_i_2_n_0 u_msg/State_reg[0]/CLR}, {State[0]_i_1_n_0 u_msg/State_reg[0]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_msg/State_reg[1] - 
nets: {u_msg/State_reg_n_0_[1] u_msg/State_reg[1]/Q}, {baud_clk_16x u_msg/State_reg[1]/C}, {State[3]_i_1_n_0 u_msg/State_reg[1]/CE}, {so_i_2_n_0 u_msg/State_reg[1]/CLR}, {State[1]_i_1_n_0 u_msg/State_reg[1]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_msg/State_reg[2] - 
nets: {u_msg/State_reg_n_0_[2] u_msg/State_reg[2]/Q}, {baud_clk_16x u_msg/State_reg[2]/C}, {State[3]_i_1_n_0 u_msg/State_reg[2]/CE}, {so_i_2_n_0 u_msg/State_reg[2]/CLR}, {State[2]_i_1_n_0 u_msg/State_reg[2]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_msg/State_reg[3] - 
nets: {u_msg/State_reg_n_0_[3] u_msg/State_reg[3]/Q}, {baud_clk_16x u_msg/State_reg[3]/C}, {State[3]_i_1_n_0 u_msg/State_reg[3]/CE}, {so_i_2_n_0 u_msg/State_reg[3]/CLR}, {State[3]_i_2_n_0 u_msg/State_reg[3]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_msg/TxMsgBuf_reg[100] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[100] u_msg/TxMsgBuf_reg[100]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[100]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[100]/CE}, {u_msg/TxMsgBuf[100] u_msg/TxMsgBuf_reg[100]/D}, {<const0> u_msg/TxMsgBuf_reg[100]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[101] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[101] u_msg/TxMsgBuf_reg[101]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[101]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[101]/CE}, {u_msg/TxMsgBuf[101] u_msg/TxMsgBuf_reg[101]/D}, {<const0> u_msg/TxMsgBuf_reg[101]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[102] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[102] u_msg/TxMsgBuf_reg[102]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[102]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[102]/CE}, {u_msg/TxMsgBuf[102] u_msg/TxMsgBuf_reg[102]/D}, {<const0> u_msg/TxMsgBuf_reg[102]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[104] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[104] u_msg/TxMsgBuf_reg[104]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[104]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[104]/CE}, {u_msg/TxMsgBuf[104] u_msg/TxMsgBuf_reg[104]/D}, {<const0> u_msg/TxMsgBuf_reg[104]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[105] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[105] u_msg/TxMsgBuf_reg[105]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[105]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[105]/CE}, {u_msg/TxMsgBuf[105] u_msg/TxMsgBuf_reg[105]/D}, {<const0> u_msg/TxMsgBuf_reg[105]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[106] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[106] u_msg/TxMsgBuf_reg[106]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[106]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[106]/CE}, {u_msg/TxMsgBuf[106] u_msg/TxMsgBuf_reg[106]/D}, {<const0> u_msg/TxMsgBuf_reg[106]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[107] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[107] u_msg/TxMsgBuf_reg[107]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[107]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[107]/CE}, {u_msg/TxMsgBuf[107] u_msg/TxMsgBuf_reg[107]/D}, {<const0> u_msg/TxMsgBuf_reg[107]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[108] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[108] u_msg/TxMsgBuf_reg[108]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[108]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[108]/CE}, {u_msg/TxMsgBuf[108] u_msg/TxMsgBuf_reg[108]/D}, {<const0> u_msg/TxMsgBuf_reg[108]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[109] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[109] u_msg/TxMsgBuf_reg[109]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[109]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[109]/CE}, {u_msg/TxMsgBuf[109] u_msg/TxMsgBuf_reg[109]/D}, {<const0> u_msg/TxMsgBuf_reg[109]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[110] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[110] u_msg/TxMsgBuf_reg[110]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[110]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[110]/CE}, {u_msg/TxMsgBuf[110] u_msg/TxMsgBuf_reg[110]/D}, {<const0> u_msg/TxMsgBuf_reg[110]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[112] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[112] u_msg/TxMsgBuf_reg[112]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[112]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[112]/CE}, {u_msg/TxMsgBuf[112] u_msg/TxMsgBuf_reg[112]/D}, {<const0> u_msg/TxMsgBuf_reg[112]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[113] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[113] u_msg/TxMsgBuf_reg[113]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[113]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[113]/CE}, {u_msg/TxMsgBuf[113] u_msg/TxMsgBuf_reg[113]/D}, {<const0> u_msg/TxMsgBuf_reg[113]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[114] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[114] u_msg/TxMsgBuf_reg[114]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[114]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[114]/CE}, {u_msg/TxMsgBuf[114] u_msg/TxMsgBuf_reg[114]/D}, {<const0> u_msg/TxMsgBuf_reg[114]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[115] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[115] u_msg/TxMsgBuf_reg[115]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[115]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[115]/CE}, {u_msg/TxMsgBuf[115] u_msg/TxMsgBuf_reg[115]/D}, {<const0> u_msg/TxMsgBuf_reg[115]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[116] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[116] u_msg/TxMsgBuf_reg[116]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[116]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[116]/CE}, {u_msg/TxMsgBuf[116] u_msg/TxMsgBuf_reg[116]/D}, {<const0> u_msg/TxMsgBuf_reg[116]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[117] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[117] u_msg/TxMsgBuf_reg[117]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[117]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[117]/CE}, {u_msg/TxMsgBuf[117] u_msg/TxMsgBuf_reg[117]/D}, {<const0> u_msg/TxMsgBuf_reg[117]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[118] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[118] u_msg/TxMsgBuf_reg[118]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[118]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[118]/CE}, {u_msg/TxMsgBuf[118] u_msg/TxMsgBuf_reg[118]/D}, {<const0> u_msg/TxMsgBuf_reg[118]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[120] - 
nets: {u_msg/p_0_in[0] u_msg/TxMsgBuf_reg[120]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[120]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[120]/CE}, {u_msg/TxMsgBuf[120] u_msg/TxMsgBuf_reg[120]/D}, {<const0> u_msg/TxMsgBuf_reg[120]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[121] - 
nets: {u_msg/p_0_in[1] u_msg/TxMsgBuf_reg[121]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[121]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[121]/CE}, {u_msg/TxMsgBuf[121] u_msg/TxMsgBuf_reg[121]/D}, {<const0> u_msg/TxMsgBuf_reg[121]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[122] - 
nets: {u_msg/p_0_in[2] u_msg/TxMsgBuf_reg[122]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[122]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[122]/CE}, {u_msg/TxMsgBuf[122] u_msg/TxMsgBuf_reg[122]/D}, {<const0> u_msg/TxMsgBuf_reg[122]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[123] - 
nets: {u_msg/p_0_in[3] u_msg/TxMsgBuf_reg[123]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[123]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[123]/CE}, {u_msg/TxMsgBuf[123] u_msg/TxMsgBuf_reg[123]/D}, {<const0> u_msg/TxMsgBuf_reg[123]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[124] - 
nets: {u_msg/p_0_in[4] u_msg/TxMsgBuf_reg[124]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[124]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[124]/CE}, {u_msg/TxMsgBuf[124] u_msg/TxMsgBuf_reg[124]/D}, {<const0> u_msg/TxMsgBuf_reg[124]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[125] - 
nets: {u_msg/p_0_in[5] u_msg/TxMsgBuf_reg[125]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[125]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[125]/CE}, {u_msg/TxMsgBuf[125] u_msg/TxMsgBuf_reg[125]/D}, {<const0> u_msg/TxMsgBuf_reg[125]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[126] - 
nets: {u_msg/p_0_in[6] u_msg/TxMsgBuf_reg[126]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[126]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[126]/CE}, {u_msg/TxMsgBuf[126] u_msg/TxMsgBuf_reg[126]/D}, {<const0> u_msg/TxMsgBuf_reg[126]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[13] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[13] u_msg/TxMsgBuf_reg[13]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[13]/C}, {TxMsgBuf[54]_i_1_n_0 u_msg/TxMsgBuf_reg[13]/CE}, {TxMsgBuf[13]_i_1_n_0 u_msg/TxMsgBuf_reg[13]/D}, {TxMsgBuf[48]_i_1_n_0 u_msg/TxMsgBuf_reg[13]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[17] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[17] u_msg/TxMsgBuf_reg[17]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[17]/C}, {TxMsgBuf[54]_i_1_n_0 u_msg/TxMsgBuf_reg[17]/CE}, {TxMsgBuf[17]_i_1_n_0 u_msg/TxMsgBuf_reg[17]/D}, {<const0> u_msg/TxMsgBuf_reg[17]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[18] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[18] u_msg/TxMsgBuf_reg[18]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[18]/C}, {TxMsgBuf[54]_i_1_n_0 u_msg/TxMsgBuf_reg[18]/CE}, {u_msg/TxMsgBuf[18] u_msg/TxMsgBuf_reg[18]/D}, {<const0> u_msg/TxMsgBuf_reg[18]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[20] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[20] u_msg/TxMsgBuf_reg[20]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[20]/C}, {TxMsgBuf[54]_i_1_n_0 u_msg/TxMsgBuf_reg[20]/CE}, {u_msg/TxMsgBuf[20] u_msg/TxMsgBuf_reg[20]/D}, {<const0> u_msg/TxMsgBuf_reg[20]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[21] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[21] u_msg/TxMsgBuf_reg[21]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[21]/C}, {TxMsgBuf[54]_i_1_n_0 u_msg/TxMsgBuf_reg[21]/CE}, {u_msg/TxMsgBuf_reg_n_0_[13] u_msg/TxMsgBuf_reg[21]/D}, {TxMsgBuf[53]_i_1_n_0 u_msg/TxMsgBuf_reg[21]/S}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X67Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

u_msg/TxMsgBuf_reg[22] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[22] u_msg/TxMsgBuf_reg[22]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[22]/C}, {TxMsgBuf[54]_i_1_n_0 u_msg/TxMsgBuf_reg[22]/CE}, {u_msg/TxMsgBuf[1] u_msg/TxMsgBuf_reg[22]/D}, {<const0> u_msg/TxMsgBuf_reg[22]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[24] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[24] u_msg/TxMsgBuf_reg[24]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[24]/C}, {TxMsgBuf[54]_i_1_n_0 u_msg/TxMsgBuf_reg[24]/CE}, {u_msg/TxMsgBuf[24] u_msg/TxMsgBuf_reg[24]/D}, {<const0> u_msg/TxMsgBuf_reg[24]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[25] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[25] u_msg/TxMsgBuf_reg[25]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[25]/C}, {TxMsgBuf[54]_i_1_n_0 u_msg/TxMsgBuf_reg[25]/CE}, {TxMsgBuf[25]_i_1_n_0 u_msg/TxMsgBuf_reg[25]/D}, {TxMsgBuf[33]_i_1_n_0 u_msg/TxMsgBuf_reg[25]/S}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X65Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

u_msg/TxMsgBuf_reg[26] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[26] u_msg/TxMsgBuf_reg[26]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[26]/C}, {TxMsgBuf[54]_i_1_n_0 u_msg/TxMsgBuf_reg[26]/CE}, {TxMsgBuf[26]_i_1_n_0 u_msg/TxMsgBuf_reg[26]/D}, {TxMsgBuf[33]_i_1_n_0 u_msg/TxMsgBuf_reg[26]/S}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X65Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

u_msg/TxMsgBuf_reg[28] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[28] u_msg/TxMsgBuf_reg[28]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[28]/C}, {TxMsgBuf[54]_i_1_n_0 u_msg/TxMsgBuf_reg[28]/CE}, {TxMsgBuf[28]_i_1_n_0 u_msg/TxMsgBuf_reg[28]/D}, {TxMsgBuf[33]_i_1_n_0 u_msg/TxMsgBuf_reg[28]/S}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X65Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

u_msg/TxMsgBuf_reg[29] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[29] u_msg/TxMsgBuf_reg[29]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[29]/C}, {TxMsgBuf[54]_i_1_n_0 u_msg/TxMsgBuf_reg[29]/CE}, {u_msg/TxMsgBuf_reg_n_0_[21] u_msg/TxMsgBuf_reg[29]/D}, {TxMsgBuf[53]_i_1_n_0 u_msg/TxMsgBuf_reg[29]/S}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X67Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

u_msg/TxMsgBuf_reg[30] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[30] u_msg/TxMsgBuf_reg[30]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[30]/C}, {TxMsgBuf[54]_i_1_n_0 u_msg/TxMsgBuf_reg[30]/CE}, {u_msg/TxMsgBuf[30] u_msg/TxMsgBuf_reg[30]/D}, {<const0> u_msg/TxMsgBuf_reg[30]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[32] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[32] u_msg/TxMsgBuf_reg[32]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[32]/C}, {TxMsgBuf[54]_i_1_n_0 u_msg/TxMsgBuf_reg[32]/CE}, {u_msg/TxMsgBuf[32] u_msg/TxMsgBuf_reg[32]/D}, {<const0> u_msg/TxMsgBuf_reg[32]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[33] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[33] u_msg/TxMsgBuf_reg[33]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[33]/C}, {TxMsgBuf[54]_i_1_n_0 u_msg/TxMsgBuf_reg[33]/CE}, {TxMsgBuf[33]_i_2_n_0 u_msg/TxMsgBuf_reg[33]/D}, {TxMsgBuf[33]_i_1_n_0 u_msg/TxMsgBuf_reg[33]/S}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X65Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

u_msg/TxMsgBuf_reg[34] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[34] u_msg/TxMsgBuf_reg[34]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[34]/C}, {TxMsgBuf[54]_i_1_n_0 u_msg/TxMsgBuf_reg[34]/CE}, {u_msg/TxMsgBuf[34] u_msg/TxMsgBuf_reg[34]/D}, {<const0> u_msg/TxMsgBuf_reg[34]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[35] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[35] u_msg/TxMsgBuf_reg[35]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[35]/C}, {TxMsgBuf[54]_i_1_n_0 u_msg/TxMsgBuf_reg[35]/CE}, {TxMsgBuf[35]_i_1_n_0 u_msg/TxMsgBuf_reg[35]/D}, {TxMsgBuf[48]_i_1_n_0 u_msg/TxMsgBuf_reg[35]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[36] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[36] u_msg/TxMsgBuf_reg[36]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[36]/C}, {TxMsgBuf[54]_i_1_n_0 u_msg/TxMsgBuf_reg[36]/CE}, {u_msg/TxMsgBuf[36] u_msg/TxMsgBuf_reg[36]/D}, {<const0> u_msg/TxMsgBuf_reg[36]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[37] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[37] u_msg/TxMsgBuf_reg[37]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[37]/C}, {TxMsgBuf[54]_i_1_n_0 u_msg/TxMsgBuf_reg[37]/CE}, {u_msg/TxMsgBuf[37] u_msg/TxMsgBuf_reg[37]/D}, {<const0> u_msg/TxMsgBuf_reg[37]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[38] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[38] u_msg/TxMsgBuf_reg[38]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[38]/C}, {TxMsgBuf[54]_i_1_n_0 u_msg/TxMsgBuf_reg[38]/CE}, {u_msg/TxMsgBuf[38] u_msg/TxMsgBuf_reg[38]/D}, {<const0> u_msg/TxMsgBuf_reg[38]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[40] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[40] u_msg/TxMsgBuf_reg[40]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[40]/C}, {TxMsgBuf[54]_i_1_n_0 u_msg/TxMsgBuf_reg[40]/CE}, {TxMsgBuf[40]_i_1_n_0 u_msg/TxMsgBuf_reg[40]/D}, {<const0> u_msg/TxMsgBuf_reg[40]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[41] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[41] u_msg/TxMsgBuf_reg[41]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[41]/C}, {TxMsgBuf[54]_i_1_n_0 u_msg/TxMsgBuf_reg[41]/CE}, {TxMsgBuf[41]_i_1_n_0 u_msg/TxMsgBuf_reg[41]/D}, {TxMsgBuf[48]_i_1_n_0 u_msg/TxMsgBuf_reg[41]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[42] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[42] u_msg/TxMsgBuf_reg[42]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[42]/C}, {TxMsgBuf[54]_i_1_n_0 u_msg/TxMsgBuf_reg[42]/CE}, {u_msg/TxMsgBuf[42] u_msg/TxMsgBuf_reg[42]/D}, {<const0> u_msg/TxMsgBuf_reg[42]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[43] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[43] u_msg/TxMsgBuf_reg[43]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[43]/C}, {TxMsgBuf[54]_i_1_n_0 u_msg/TxMsgBuf_reg[43]/CE}, {u_msg/TxMsgBuf[43] u_msg/TxMsgBuf_reg[43]/D}, {<const0> u_msg/TxMsgBuf_reg[43]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[44] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[44] u_msg/TxMsgBuf_reg[44]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[44]/C}, {TxMsgBuf[54]_i_1_n_0 u_msg/TxMsgBuf_reg[44]/CE}, {TxMsgBuf[44]_i_1_n_0 u_msg/TxMsgBuf_reg[44]/D}, {TxMsgBuf[48]_i_1_n_0 u_msg/TxMsgBuf_reg[44]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[45] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[45] u_msg/TxMsgBuf_reg[45]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[45]/C}, {TxMsgBuf[54]_i_1_n_0 u_msg/TxMsgBuf_reg[45]/CE}, {u_msg/TxMsgBuf_reg_n_0_[37] u_msg/TxMsgBuf_reg[45]/D}, {TxMsgBuf[53]_i_1_n_0 u_msg/TxMsgBuf_reg[45]/S}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X67Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

u_msg/TxMsgBuf_reg[46] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[46] u_msg/TxMsgBuf_reg[46]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[46]/C}, {TxMsgBuf[54]_i_1_n_0 u_msg/TxMsgBuf_reg[46]/CE}, {u_msg/TxMsgBuf[46] u_msg/TxMsgBuf_reg[46]/D}, {<const0> u_msg/TxMsgBuf_reg[46]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[48] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[48] u_msg/TxMsgBuf_reg[48]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[48]/C}, {TxMsgBuf[54]_i_1_n_0 u_msg/TxMsgBuf_reg[48]/CE}, {TxMsgBuf[48]_i_2_n_0 u_msg/TxMsgBuf_reg[48]/D}, {TxMsgBuf[48]_i_1_n_0 u_msg/TxMsgBuf_reg[48]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[49] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[49] u_msg/TxMsgBuf_reg[49]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[49]/C}, {TxMsgBuf[54]_i_1_n_0 u_msg/TxMsgBuf_reg[49]/CE}, {u_msg/TxMsgBuf[49] u_msg/TxMsgBuf_reg[49]/D}, {<const0> u_msg/TxMsgBuf_reg[49]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[50] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[50] u_msg/TxMsgBuf_reg[50]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[50]/C}, {TxMsgBuf[54]_i_1_n_0 u_msg/TxMsgBuf_reg[50]/CE}, {TxMsgBuf[50]_i_1_n_0 u_msg/TxMsgBuf_reg[50]/D}, {<const0> u_msg/TxMsgBuf_reg[50]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[51] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[51] u_msg/TxMsgBuf_reg[51]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[51]/C}, {TxMsgBuf[54]_i_1_n_0 u_msg/TxMsgBuf_reg[51]/CE}, {u_msg/TxMsgBuf[51] u_msg/TxMsgBuf_reg[51]/D}, {<const0> u_msg/TxMsgBuf_reg[51]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[52] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[52] u_msg/TxMsgBuf_reg[52]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[52]/C}, {TxMsgBuf[54]_i_1_n_0 u_msg/TxMsgBuf_reg[52]/CE}, {u_msg/TxMsgBuf[52] u_msg/TxMsgBuf_reg[52]/D}, {<const0> u_msg/TxMsgBuf_reg[52]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[53] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[53] u_msg/TxMsgBuf_reg[53]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[53]/C}, {TxMsgBuf[54]_i_1_n_0 u_msg/TxMsgBuf_reg[53]/CE}, {u_msg/TxMsgBuf_reg_n_0_[45] u_msg/TxMsgBuf_reg[53]/D}, {TxMsgBuf[53]_i_1_n_0 u_msg/TxMsgBuf_reg[53]/S}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X67Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

u_msg/TxMsgBuf_reg[54] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[54] u_msg/TxMsgBuf_reg[54]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[54]/C}, {TxMsgBuf[54]_i_1_n_0 u_msg/TxMsgBuf_reg[54]/CE}, {u_msg/TxMsgBuf[54] u_msg/TxMsgBuf_reg[54]/D}, {<const0> u_msg/TxMsgBuf_reg[54]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[56] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[56] u_msg/TxMsgBuf_reg[56]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[56]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[56]/CE}, {u_msg/TxMsgBuf[56] u_msg/TxMsgBuf_reg[56]/D}, {<const0> u_msg/TxMsgBuf_reg[56]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[57] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[57] u_msg/TxMsgBuf_reg[57]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[57]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[57]/CE}, {u_msg/TxMsgBuf[57] u_msg/TxMsgBuf_reg[57]/D}, {<const0> u_msg/TxMsgBuf_reg[57]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[58] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[58] u_msg/TxMsgBuf_reg[58]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[58]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[58]/CE}, {u_msg/TxMsgBuf[58] u_msg/TxMsgBuf_reg[58]/D}, {<const0> u_msg/TxMsgBuf_reg[58]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[59] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[59] u_msg/TxMsgBuf_reg[59]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[59]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[59]/CE}, {u_msg/TxMsgBuf[59] u_msg/TxMsgBuf_reg[59]/D}, {<const0> u_msg/TxMsgBuf_reg[59]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[5] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[5] u_msg/TxMsgBuf_reg[5]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[5]/C}, {TxMsgBuf[54]_i_1_n_0 u_msg/TxMsgBuf_reg[5]/CE}, {u_msg/TxMsgBuf[5] u_msg/TxMsgBuf_reg[5]/D}, {<const0> u_msg/TxMsgBuf_reg[5]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[60] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[60] u_msg/TxMsgBuf_reg[60]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[60]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[60]/CE}, {u_msg/TxMsgBuf[60] u_msg/TxMsgBuf_reg[60]/D}, {<const0> u_msg/TxMsgBuf_reg[60]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[61] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[61] u_msg/TxMsgBuf_reg[61]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[61]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[61]/CE}, {u_msg/TxMsgBuf[61] u_msg/TxMsgBuf_reg[61]/D}, {<const0> u_msg/TxMsgBuf_reg[61]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[62] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[62] u_msg/TxMsgBuf_reg[62]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[62]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[62]/CE}, {TxMsgBuf[62]_i_1_n_0 u_msg/TxMsgBuf_reg[62]/D}, {<const0> u_msg/TxMsgBuf_reg[62]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[64] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[64] u_msg/TxMsgBuf_reg[64]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[64]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[64]/CE}, {u_msg/TxMsgBuf[64] u_msg/TxMsgBuf_reg[64]/D}, {<const0> u_msg/TxMsgBuf_reg[64]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[65] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[65] u_msg/TxMsgBuf_reg[65]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[65]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[65]/CE}, {u_msg/TxMsgBuf[65] u_msg/TxMsgBuf_reg[65]/D}, {<const0> u_msg/TxMsgBuf_reg[65]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[66] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[66] u_msg/TxMsgBuf_reg[66]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[66]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[66]/CE}, {u_msg/TxMsgBuf[66] u_msg/TxMsgBuf_reg[66]/D}, {<const0> u_msg/TxMsgBuf_reg[66]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[67] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[67] u_msg/TxMsgBuf_reg[67]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[67]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[67]/CE}, {u_msg/TxMsgBuf[67] u_msg/TxMsgBuf_reg[67]/D}, {<const0> u_msg/TxMsgBuf_reg[67]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[68] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[68] u_msg/TxMsgBuf_reg[68]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[68]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[68]/CE}, {u_msg/TxMsgBuf[68] u_msg/TxMsgBuf_reg[68]/D}, {<const0> u_msg/TxMsgBuf_reg[68]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[69] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[69] u_msg/TxMsgBuf_reg[69]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[69]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[69]/CE}, {u_msg/TxMsgBuf[69] u_msg/TxMsgBuf_reg[69]/D}, {<const0> u_msg/TxMsgBuf_reg[69]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[70] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[70] u_msg/TxMsgBuf_reg[70]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[70]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[70]/CE}, {u_msg/TxMsgBuf[70] u_msg/TxMsgBuf_reg[70]/D}, {<const0> u_msg/TxMsgBuf_reg[70]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[72] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[72] u_msg/TxMsgBuf_reg[72]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[72]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[72]/CE}, {u_msg/TxMsgBuf[72] u_msg/TxMsgBuf_reg[72]/D}, {<const0> u_msg/TxMsgBuf_reg[72]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[73] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[73] u_msg/TxMsgBuf_reg[73]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[73]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[73]/CE}, {u_msg/TxMsgBuf[73] u_msg/TxMsgBuf_reg[73]/D}, {<const0> u_msg/TxMsgBuf_reg[73]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[74] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[74] u_msg/TxMsgBuf_reg[74]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[74]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[74]/CE}, {u_msg/TxMsgBuf[74] u_msg/TxMsgBuf_reg[74]/D}, {<const0> u_msg/TxMsgBuf_reg[74]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[75] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[75] u_msg/TxMsgBuf_reg[75]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[75]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[75]/CE}, {u_msg/TxMsgBuf[75] u_msg/TxMsgBuf_reg[75]/D}, {<const0> u_msg/TxMsgBuf_reg[75]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[76] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[76] u_msg/TxMsgBuf_reg[76]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[76]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[76]/CE}, {u_msg/TxMsgBuf[76] u_msg/TxMsgBuf_reg[76]/D}, {<const0> u_msg/TxMsgBuf_reg[76]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[77] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[77] u_msg/TxMsgBuf_reg[77]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[77]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[77]/CE}, {u_msg/TxMsgBuf[77] u_msg/TxMsgBuf_reg[77]/D}, {<const0> u_msg/TxMsgBuf_reg[77]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[78] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[78] u_msg/TxMsgBuf_reg[78]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[78]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[78]/CE}, {u_msg/TxMsgBuf[78] u_msg/TxMsgBuf_reg[78]/D}, {<const0> u_msg/TxMsgBuf_reg[78]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[80] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[80] u_msg/TxMsgBuf_reg[80]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[80]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[80]/CE}, {u_msg/TxMsgBuf[80] u_msg/TxMsgBuf_reg[80]/D}, {<const0> u_msg/TxMsgBuf_reg[80]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[81] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[81] u_msg/TxMsgBuf_reg[81]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[81]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[81]/CE}, {u_msg/TxMsgBuf[81] u_msg/TxMsgBuf_reg[81]/D}, {<const0> u_msg/TxMsgBuf_reg[81]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[82] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[82] u_msg/TxMsgBuf_reg[82]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[82]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[82]/CE}, {u_msg/TxMsgBuf[82] u_msg/TxMsgBuf_reg[82]/D}, {<const0> u_msg/TxMsgBuf_reg[82]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[83] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[83] u_msg/TxMsgBuf_reg[83]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[83]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[83]/CE}, {u_msg/TxMsgBuf[83] u_msg/TxMsgBuf_reg[83]/D}, {<const0> u_msg/TxMsgBuf_reg[83]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[84] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[84] u_msg/TxMsgBuf_reg[84]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[84]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[84]/CE}, {u_msg/TxMsgBuf[84] u_msg/TxMsgBuf_reg[84]/D}, {<const0> u_msg/TxMsgBuf_reg[84]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[85] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[85] u_msg/TxMsgBuf_reg[85]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[85]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[85]/CE}, {u_msg/TxMsgBuf[85] u_msg/TxMsgBuf_reg[85]/D}, {<const0> u_msg/TxMsgBuf_reg[85]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[86] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[86] u_msg/TxMsgBuf_reg[86]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[86]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[86]/CE}, {u_msg/TxMsgBuf[86] u_msg/TxMsgBuf_reg[86]/D}, {<const0> u_msg/TxMsgBuf_reg[86]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[88] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[88] u_msg/TxMsgBuf_reg[88]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[88]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[88]/CE}, {u_msg/TxMsgBuf[88] u_msg/TxMsgBuf_reg[88]/D}, {<const0> u_msg/TxMsgBuf_reg[88]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[89] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[89] u_msg/TxMsgBuf_reg[89]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[89]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[89]/CE}, {u_msg/TxMsgBuf[89] u_msg/TxMsgBuf_reg[89]/D}, {<const0> u_msg/TxMsgBuf_reg[89]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[90] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[90] u_msg/TxMsgBuf_reg[90]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[90]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[90]/CE}, {u_msg/TxMsgBuf[90] u_msg/TxMsgBuf_reg[90]/D}, {<const0> u_msg/TxMsgBuf_reg[90]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[91] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[91] u_msg/TxMsgBuf_reg[91]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[91]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[91]/CE}, {u_msg/TxMsgBuf[91] u_msg/TxMsgBuf_reg[91]/D}, {<const0> u_msg/TxMsgBuf_reg[91]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[92] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[92] u_msg/TxMsgBuf_reg[92]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[92]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[92]/CE}, {u_msg/TxMsgBuf[92] u_msg/TxMsgBuf_reg[92]/D}, {<const0> u_msg/TxMsgBuf_reg[92]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[93] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[93] u_msg/TxMsgBuf_reg[93]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[93]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[93]/CE}, {u_msg/TxMsgBuf[93] u_msg/TxMsgBuf_reg[93]/D}, {<const0> u_msg/TxMsgBuf_reg[93]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[94] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[94] u_msg/TxMsgBuf_reg[94]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[94]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[94]/CE}, {u_msg/TxMsgBuf[94] u_msg/TxMsgBuf_reg[94]/D}, {<const0> u_msg/TxMsgBuf_reg[94]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[96] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[96] u_msg/TxMsgBuf_reg[96]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[96]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[96]/CE}, {u_msg/TxMsgBuf[96] u_msg/TxMsgBuf_reg[96]/D}, {<const0> u_msg/TxMsgBuf_reg[96]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[97] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[97] u_msg/TxMsgBuf_reg[97]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[97]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[97]/CE}, {u_msg/TxMsgBuf[97] u_msg/TxMsgBuf_reg[97]/D}, {<const0> u_msg/TxMsgBuf_reg[97]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y59, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[98] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[98] u_msg/TxMsgBuf_reg[98]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[98]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[98]/CE}, {u_msg/TxMsgBuf[98] u_msg/TxMsgBuf_reg[98]/D}, {<const0> u_msg/TxMsgBuf_reg[98]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgBuf_reg[99] - 
nets: {u_msg/TxMsgBuf_reg_n_0_[99] u_msg/TxMsgBuf_reg[99]/Q}, {baud_clk_16x u_msg/TxMsgBuf_reg[99]/C}, {u_msg/TxMsgSize u_msg/TxMsgBuf_reg[99]/CE}, {u_msg/TxMsgBuf[99] u_msg/TxMsgBuf_reg[99]/D}, {<const0> u_msg/TxMsgBuf_reg[99]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgSize_reg[0] - 
nets: {u_msg/TxMsgSize_reg_n_0_[0] u_msg/TxMsgSize_reg[0]/Q}, {baud_clk_16x u_msg/TxMsgSize_reg[0]/C}, {u_msg/TxMsgSize u_msg/TxMsgSize_reg[0]/CE}, {TxMsgSize[0]_i_1_n_0 u_msg/TxMsgSize_reg[0]/D}, {<const0> u_msg/TxMsgSize_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgSize_reg[1] - 
nets: {u_msg/TxMsgSize_reg_n_0_[1] u_msg/TxMsgSize_reg[1]/Q}, {baud_clk_16x u_msg/TxMsgSize_reg[1]/C}, {u_msg/TxMsgSize u_msg/TxMsgSize_reg[1]/CE}, {TxMsgSize[1]_i_1_n_0 u_msg/TxMsgSize_reg[1]/D}, {<const0> u_msg/TxMsgSize_reg[1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgSize_reg[2] - 
nets: {u_msg/TxMsgSize_reg_n_0_[2] u_msg/TxMsgSize_reg[2]/Q}, {baud_clk_16x u_msg/TxMsgSize_reg[2]/C}, {u_msg/TxMsgSize u_msg/TxMsgSize_reg[2]/CE}, {TxMsgSize[2]_i_1_n_0 u_msg/TxMsgSize_reg[2]/D}, {<const0> u_msg/TxMsgSize_reg[2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgSize_reg[3] - 
nets: {u_msg/TxMsgSize_reg_n_0_[3] u_msg/TxMsgSize_reg[3]/Q}, {baud_clk_16x u_msg/TxMsgSize_reg[3]/C}, {u_msg/TxMsgSize u_msg/TxMsgSize_reg[3]/CE}, {TxMsgSize[3]_i_1_n_0 u_msg/TxMsgSize_reg[3]/D}, {<const0> u_msg/TxMsgSize_reg[3]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/TxMsgSize_reg[4] - 
nets: {u_msg/TxMsgSize_reg_n_0_[4] u_msg/TxMsgSize_reg[4]/Q}, {baud_clk_16x u_msg/TxMsgSize_reg[4]/C}, {u_msg/TxMsgSize u_msg/TxMsgSize_reg[4]/CE}, {TxMsgSize[4]_i_2_n_0 u_msg/TxMsgSize_reg[4]/D}, {<const0> u_msg/TxMsgSize_reg[4]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/cmd_reg[0] - 
nets: {u_msg/cmd0[8] u_msg/cmd_reg[0]/Q}, {baud_clk_16x u_msg/cmd_reg[0]/C}, {u_msg/cmd u_msg/cmd_reg[0]/CE}, {rx_data[0] u_msg/cmd_reg[0]/D}, {<const0> u_msg/cmd_reg[0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/cmd_reg[10] - 
nets: {u_msg/cmd_reg_n_0_[10] u_msg/cmd_reg[10]/Q}, {baud_clk_16x u_msg/cmd_reg[10]/C}, {u_msg/cmd u_msg/cmd_reg[10]/CE}, {u_msg/cmd0[10] u_msg/cmd_reg[10]/D}, {<const0> u_msg/cmd_reg[10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/cmd_reg[11] - 
nets: {u_msg/cmd_reg_n_0_[11] u_msg/cmd_reg[11]/Q}, {baud_clk_16x u_msg/cmd_reg[11]/C}, {u_msg/cmd u_msg/cmd_reg[11]/CE}, {u_msg/cmd0[11] u_msg/cmd_reg[11]/D}, {<const0> u_msg/cmd_reg[11]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/cmd_reg[12] - 
nets: {u_msg/cmd_reg_n_0_[12] u_msg/cmd_reg[12]/Q}, {baud_clk_16x u_msg/cmd_reg[12]/C}, {u_msg/cmd u_msg/cmd_reg[12]/CE}, {u_msg/cmd0[12] u_msg/cmd_reg[12]/D}, {<const0> u_msg/cmd_reg[12]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/cmd_reg[13] - 
nets: {u_msg/cmd_reg_n_0_[13] u_msg/cmd_reg[13]/Q}, {baud_clk_16x u_msg/cmd_reg[13]/C}, {u_msg/cmd u_msg/cmd_reg[13]/CE}, {u_msg/cmd0[13] u_msg/cmd_reg[13]/D}, {<const0> u_msg/cmd_reg[13]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/cmd_reg[14] - 
nets: {u_msg/cmd_reg_n_0_[14] u_msg/cmd_reg[14]/Q}, {baud_clk_16x u_msg/cmd_reg[14]/C}, {u_msg/cmd u_msg/cmd_reg[14]/CE}, {u_msg/cmd0[14] u_msg/cmd_reg[14]/D}, {<const0> u_msg/cmd_reg[14]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/cmd_reg[15] - 
nets: {u_msg/cmd_reg_n_0_[15] u_msg/cmd_reg[15]/Q}, {baud_clk_16x u_msg/cmd_reg[15]/C}, {u_msg/cmd u_msg/cmd_reg[15]/CE}, {u_msg/cmd0[15] u_msg/cmd_reg[15]/D}, {<const0> u_msg/cmd_reg[15]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/cmd_reg[1] - 
nets: {u_msg/cmd0[9] u_msg/cmd_reg[1]/Q}, {baud_clk_16x u_msg/cmd_reg[1]/C}, {u_msg/cmd u_msg/cmd_reg[1]/CE}, {rx_data[1] u_msg/cmd_reg[1]/D}, {<const0> u_msg/cmd_reg[1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/cmd_reg[2] - 
nets: {u_msg/cmd0[10] u_msg/cmd_reg[2]/Q}, {baud_clk_16x u_msg/cmd_reg[2]/C}, {u_msg/cmd u_msg/cmd_reg[2]/CE}, {rx_data[2] u_msg/cmd_reg[2]/D}, {<const0> u_msg/cmd_reg[2]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/cmd_reg[3] - 
nets: {u_msg/cmd0[11] u_msg/cmd_reg[3]/Q}, {baud_clk_16x u_msg/cmd_reg[3]/C}, {u_msg/cmd u_msg/cmd_reg[3]/CE}, {rx_data[3] u_msg/cmd_reg[3]/D}, {<const0> u_msg/cmd_reg[3]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/cmd_reg[4] - 
nets: {u_msg/cmd0[12] u_msg/cmd_reg[4]/Q}, {baud_clk_16x u_msg/cmd_reg[4]/C}, {u_msg/cmd u_msg/cmd_reg[4]/CE}, {rx_data[4] u_msg/cmd_reg[4]/D}, {<const0> u_msg/cmd_reg[4]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/cmd_reg[5] - 
nets: {u_msg/cmd0[13] u_msg/cmd_reg[5]/Q}, {baud_clk_16x u_msg/cmd_reg[5]/C}, {u_msg/cmd u_msg/cmd_reg[5]/CE}, {rx_data[5] u_msg/cmd_reg[5]/D}, {<const0> u_msg/cmd_reg[5]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/cmd_reg[6] - 
nets: {u_msg/cmd0[14] u_msg/cmd_reg[6]/Q}, {baud_clk_16x u_msg/cmd_reg[6]/C}, {u_msg/cmd u_msg/cmd_reg[6]/CE}, {rx_data[6] u_msg/cmd_reg[6]/D}, {<const0> u_msg/cmd_reg[6]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/cmd_reg[7] - 
nets: {u_msg/cmd0[15] u_msg/cmd_reg[7]/Q}, {baud_clk_16x u_msg/cmd_reg[7]/C}, {u_msg/cmd u_msg/cmd_reg[7]/CE}, {rx_data[7] u_msg/cmd_reg[7]/D}, {<const0> u_msg/cmd_reg[7]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y70, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/cmd_reg[8] - 
nets: {u_msg/cmd_reg_n_0_[8] u_msg/cmd_reg[8]/Q}, {baud_clk_16x u_msg/cmd_reg[8]/C}, {u_msg/cmd u_msg/cmd_reg[8]/CE}, {u_msg/cmd0[8] u_msg/cmd_reg[8]/D}, {<const0> u_msg/cmd_reg[8]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/cmd_reg[9] - 
nets: {u_msg/cmd_reg_n_0_[9] u_msg/cmd_reg[9]/Q}, {baud_clk_16x u_msg/cmd_reg[9]/C}, {u_msg/cmd u_msg/cmd_reg[9]/CE}, {u_msg/cmd0[9] u_msg/cmd_reg[9]/D}, {<const0> u_msg/cmd_reg[9]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y69, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/reg_addr_reg[0] - 
nets: {u_msg/reg_addr_reg_n_0_[0] u_msg/reg_addr_reg[0]/Q}, {baud_clk_16x u_msg/reg_addr_reg[0]/C}, {reg_addr[5]_i_2_n_0 u_msg/reg_addr_reg[0]/CE}, {reg_addr[0]_i_1_n_0 u_msg/reg_addr_reg[0]/D}, {reg_addr[5]_i_1_n_0 u_msg/reg_addr_reg[0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/reg_addr_reg[1] - 
nets: {u_msg/reg_addr_reg_n_0_[1] u_msg/reg_addr_reg[1]/Q}, {baud_clk_16x u_msg/reg_addr_reg[1]/C}, {reg_addr[5]_i_2_n_0 u_msg/reg_addr_reg[1]/CE}, {reg_addr[1]_i_1_n_0 u_msg/reg_addr_reg[1]/D}, {reg_addr[5]_i_1_n_0 u_msg/reg_addr_reg[1]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/reg_addr_reg[2] - 
nets: {reg_addr[2] u_msg/reg_addr_reg[2]/Q}, {baud_clk_16x u_msg/reg_addr_reg[2]/C}, {reg_addr[5]_i_2_n_0 u_msg/reg_addr_reg[2]/CE}, {reg_addr[2]_i_1_n_0 u_msg/reg_addr_reg[2]/D}, {reg_addr[5]_i_1_n_0 u_msg/reg_addr_reg[2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/reg_addr_reg[3] - 
nets: {reg_addr[3] u_msg/reg_addr_reg[3]/Q}, {baud_clk_16x u_msg/reg_addr_reg[3]/C}, {reg_addr[5]_i_2_n_0 u_msg/reg_addr_reg[3]/CE}, {reg_addr[3]_i_1_n_0 u_msg/reg_addr_reg[3]/D}, {reg_addr[5]_i_1_n_0 u_msg/reg_addr_reg[3]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y68, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/reg_addr_reg[4] - 
nets: {reg_addr[4] u_msg/reg_addr_reg[4]/Q}, {baud_clk_16x u_msg/reg_addr_reg[4]/C}, {reg_addr[5]_i_2_n_0 u_msg/reg_addr_reg[4]/CE}, {u_msg/reg_addr_reg_n_0_[0] u_msg/reg_addr_reg[4]/D}, {reg_addr[5]_i_1_n_0 u_msg/reg_addr_reg[4]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/reg_addr_reg[5] - 
nets: {reg_addr[5] u_msg/reg_addr_reg[5]/Q}, {baud_clk_16x u_msg/reg_addr_reg[5]/C}, {reg_addr[5]_i_2_n_0 u_msg/reg_addr_reg[5]/CE}, {u_msg/reg_addr_reg_n_0_[1] u_msg/reg_addr_reg[5]/D}, {reg_addr[5]_i_1_n_0 u_msg/reg_addr_reg[5]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/reg_req_reg - 
nets: {reg_req u_msg/reg_req_reg/Q}, {baud_clk_16x u_msg/reg_req_reg/C}, {<const1> u_msg/reg_req_reg/CE}, {so_i_2_n_0 u_msg/reg_req_reg/CLR}, {reg_req_i_1_n_0 u_msg/reg_req_reg/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_msg/reg_wdata_reg[0] - 
nets: {reg_wdata[0] u_msg/reg_wdata_reg[0]/Q}, {baud_clk_16x u_msg/reg_wdata_reg[0]/C}, {reg_wdata[31]_i_2_n_0 u_msg/reg_wdata_reg[0]/CE}, {reg_addr[0]_i_1_n_0 u_msg/reg_wdata_reg[0]/D}, {reg_wdata[31]_i_1_n_0 u_msg/reg_wdata_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/reg_wdata_reg[10] - 
nets: {reg_wdata[10] u_msg/reg_wdata_reg[10]/Q}, {baud_clk_16x u_msg/reg_wdata_reg[10]/C}, {reg_wdata[31]_i_2_n_0 u_msg/reg_wdata_reg[10]/CE}, {reg_wdata[6] u_msg/reg_wdata_reg[10]/D}, {reg_wdata[31]_i_1_n_0 u_msg/reg_wdata_reg[10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/reg_wdata_reg[11] - 
nets: {reg_wdata[11] u_msg/reg_wdata_reg[11]/Q}, {baud_clk_16x u_msg/reg_wdata_reg[11]/C}, {reg_wdata[31]_i_2_n_0 u_msg/reg_wdata_reg[11]/CE}, {reg_wdata[7] u_msg/reg_wdata_reg[11]/D}, {reg_wdata[31]_i_1_n_0 u_msg/reg_wdata_reg[11]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/reg_wdata_reg[12] - 
nets: {reg_wdata[12] u_msg/reg_wdata_reg[12]/Q}, {baud_clk_16x u_msg/reg_wdata_reg[12]/C}, {reg_wdata[31]_i_2_n_0 u_msg/reg_wdata_reg[12]/CE}, {reg_wdata[8] u_msg/reg_wdata_reg[12]/D}, {reg_wdata[31]_i_1_n_0 u_msg/reg_wdata_reg[12]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/reg_wdata_reg[13] - 
nets: {reg_wdata[13] u_msg/reg_wdata_reg[13]/Q}, {baud_clk_16x u_msg/reg_wdata_reg[13]/C}, {reg_wdata[31]_i_2_n_0 u_msg/reg_wdata_reg[13]/CE}, {reg_wdata[9] u_msg/reg_wdata_reg[13]/D}, {reg_wdata[31]_i_1_n_0 u_msg/reg_wdata_reg[13]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/reg_wdata_reg[14] - 
nets: {reg_wdata[14] u_msg/reg_wdata_reg[14]/Q}, {baud_clk_16x u_msg/reg_wdata_reg[14]/C}, {reg_wdata[31]_i_2_n_0 u_msg/reg_wdata_reg[14]/CE}, {reg_wdata[10] u_msg/reg_wdata_reg[14]/D}, {reg_wdata[31]_i_1_n_0 u_msg/reg_wdata_reg[14]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/reg_wdata_reg[15] - 
nets: {reg_wdata[15] u_msg/reg_wdata_reg[15]/Q}, {baud_clk_16x u_msg/reg_wdata_reg[15]/C}, {reg_wdata[31]_i_2_n_0 u_msg/reg_wdata_reg[15]/CE}, {reg_wdata[11] u_msg/reg_wdata_reg[15]/D}, {reg_wdata[31]_i_1_n_0 u_msg/reg_wdata_reg[15]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/reg_wdata_reg[16] - 
nets: {reg_wdata[16] u_msg/reg_wdata_reg[16]/Q}, {baud_clk_16x u_msg/reg_wdata_reg[16]/C}, {reg_wdata[31]_i_2_n_0 u_msg/reg_wdata_reg[16]/CE}, {reg_wdata[12] u_msg/reg_wdata_reg[16]/D}, {reg_wdata[31]_i_1_n_0 u_msg/reg_wdata_reg[16]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/reg_wdata_reg[17] - 
nets: {reg_wdata[17] u_msg/reg_wdata_reg[17]/Q}, {baud_clk_16x u_msg/reg_wdata_reg[17]/C}, {reg_wdata[31]_i_2_n_0 u_msg/reg_wdata_reg[17]/CE}, {reg_wdata[13] u_msg/reg_wdata_reg[17]/D}, {reg_wdata[31]_i_1_n_0 u_msg/reg_wdata_reg[17]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/reg_wdata_reg[18] - 
nets: {reg_wdata[18] u_msg/reg_wdata_reg[18]/Q}, {baud_clk_16x u_msg/reg_wdata_reg[18]/C}, {reg_wdata[31]_i_2_n_0 u_msg/reg_wdata_reg[18]/CE}, {reg_wdata[14] u_msg/reg_wdata_reg[18]/D}, {reg_wdata[31]_i_1_n_0 u_msg/reg_wdata_reg[18]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/reg_wdata_reg[19] - 
nets: {reg_wdata[19] u_msg/reg_wdata_reg[19]/Q}, {baud_clk_16x u_msg/reg_wdata_reg[19]/C}, {reg_wdata[31]_i_2_n_0 u_msg/reg_wdata_reg[19]/CE}, {reg_wdata[15] u_msg/reg_wdata_reg[19]/D}, {reg_wdata[31]_i_1_n_0 u_msg/reg_wdata_reg[19]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/reg_wdata_reg[1] - 
nets: {reg_wdata[1] u_msg/reg_wdata_reg[1]/Q}, {baud_clk_16x u_msg/reg_wdata_reg[1]/C}, {reg_wdata[31]_i_2_n_0 u_msg/reg_wdata_reg[1]/CE}, {reg_addr[1]_i_1_n_0 u_msg/reg_wdata_reg[1]/D}, {reg_wdata[31]_i_1_n_0 u_msg/reg_wdata_reg[1]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/reg_wdata_reg[20] - 
nets: {reg_wdata[20] u_msg/reg_wdata_reg[20]/Q}, {baud_clk_16x u_msg/reg_wdata_reg[20]/C}, {reg_wdata[31]_i_2_n_0 u_msg/reg_wdata_reg[20]/CE}, {reg_wdata[16] u_msg/reg_wdata_reg[20]/D}, {reg_wdata[31]_i_1_n_0 u_msg/reg_wdata_reg[20]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/reg_wdata_reg[21] - 
nets: {reg_wdata[21] u_msg/reg_wdata_reg[21]/Q}, {baud_clk_16x u_msg/reg_wdata_reg[21]/C}, {reg_wdata[31]_i_2_n_0 u_msg/reg_wdata_reg[21]/CE}, {reg_wdata[17] u_msg/reg_wdata_reg[21]/D}, {reg_wdata[31]_i_1_n_0 u_msg/reg_wdata_reg[21]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/reg_wdata_reg[22] - 
nets: {reg_wdata[22] u_msg/reg_wdata_reg[22]/Q}, {baud_clk_16x u_msg/reg_wdata_reg[22]/C}, {reg_wdata[31]_i_2_n_0 u_msg/reg_wdata_reg[22]/CE}, {reg_wdata[18] u_msg/reg_wdata_reg[22]/D}, {reg_wdata[31]_i_1_n_0 u_msg/reg_wdata_reg[22]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/reg_wdata_reg[23] - 
nets: {reg_wdata[23] u_msg/reg_wdata_reg[23]/Q}, {baud_clk_16x u_msg/reg_wdata_reg[23]/C}, {reg_wdata[31]_i_2_n_0 u_msg/reg_wdata_reg[23]/CE}, {reg_wdata[19] u_msg/reg_wdata_reg[23]/D}, {reg_wdata[31]_i_1_n_0 u_msg/reg_wdata_reg[23]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/reg_wdata_reg[24] - 
nets: {reg_wdata[24] u_msg/reg_wdata_reg[24]/Q}, {baud_clk_16x u_msg/reg_wdata_reg[24]/C}, {reg_wdata[31]_i_2_n_0 u_msg/reg_wdata_reg[24]/CE}, {reg_wdata[20] u_msg/reg_wdata_reg[24]/D}, {reg_wdata[31]_i_1_n_0 u_msg/reg_wdata_reg[24]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/reg_wdata_reg[25] - 
nets: {reg_wdata[25] u_msg/reg_wdata_reg[25]/Q}, {baud_clk_16x u_msg/reg_wdata_reg[25]/C}, {reg_wdata[31]_i_2_n_0 u_msg/reg_wdata_reg[25]/CE}, {reg_wdata[21] u_msg/reg_wdata_reg[25]/D}, {reg_wdata[31]_i_1_n_0 u_msg/reg_wdata_reg[25]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/reg_wdata_reg[26] - 
nets: {reg_wdata[26] u_msg/reg_wdata_reg[26]/Q}, {baud_clk_16x u_msg/reg_wdata_reg[26]/C}, {reg_wdata[31]_i_2_n_0 u_msg/reg_wdata_reg[26]/CE}, {reg_wdata[22] u_msg/reg_wdata_reg[26]/D}, {reg_wdata[31]_i_1_n_0 u_msg/reg_wdata_reg[26]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/reg_wdata_reg[27] - 
nets: {reg_wdata[27] u_msg/reg_wdata_reg[27]/Q}, {baud_clk_16x u_msg/reg_wdata_reg[27]/C}, {reg_wdata[31]_i_2_n_0 u_msg/reg_wdata_reg[27]/CE}, {reg_wdata[23] u_msg/reg_wdata_reg[27]/D}, {reg_wdata[31]_i_1_n_0 u_msg/reg_wdata_reg[27]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/reg_wdata_reg[28] - 
nets: {reg_wdata[28] u_msg/reg_wdata_reg[28]/Q}, {baud_clk_16x u_msg/reg_wdata_reg[28]/C}, {reg_wdata[31]_i_2_n_0 u_msg/reg_wdata_reg[28]/CE}, {reg_wdata[24] u_msg/reg_wdata_reg[28]/D}, {reg_wdata[31]_i_1_n_0 u_msg/reg_wdata_reg[28]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/reg_wdata_reg[29] - 
nets: {reg_wdata[29] u_msg/reg_wdata_reg[29]/Q}, {baud_clk_16x u_msg/reg_wdata_reg[29]/C}, {reg_wdata[31]_i_2_n_0 u_msg/reg_wdata_reg[29]/CE}, {reg_wdata[25] u_msg/reg_wdata_reg[29]/D}, {reg_wdata[31]_i_1_n_0 u_msg/reg_wdata_reg[29]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/reg_wdata_reg[2] - 
nets: {reg_wdata[2] u_msg/reg_wdata_reg[2]/Q}, {baud_clk_16x u_msg/reg_wdata_reg[2]/C}, {reg_wdata[31]_i_2_n_0 u_msg/reg_wdata_reg[2]/CE}, {reg_addr[2]_i_1_n_0 u_msg/reg_wdata_reg[2]/D}, {reg_wdata[31]_i_1_n_0 u_msg/reg_wdata_reg[2]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/reg_wdata_reg[30] - 
nets: {reg_wdata[30] u_msg/reg_wdata_reg[30]/Q}, {baud_clk_16x u_msg/reg_wdata_reg[30]/C}, {reg_wdata[31]_i_2_n_0 u_msg/reg_wdata_reg[30]/CE}, {reg_wdata[26] u_msg/reg_wdata_reg[30]/D}, {reg_wdata[31]_i_1_n_0 u_msg/reg_wdata_reg[30]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/reg_wdata_reg[31] - 
nets: {reg_wdata[31] u_msg/reg_wdata_reg[31]/Q}, {baud_clk_16x u_msg/reg_wdata_reg[31]/C}, {reg_wdata[31]_i_2_n_0 u_msg/reg_wdata_reg[31]/CE}, {reg_wdata[27] u_msg/reg_wdata_reg[31]/D}, {reg_wdata[31]_i_1_n_0 u_msg/reg_wdata_reg[31]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/reg_wdata_reg[3] - 
nets: {reg_wdata[3] u_msg/reg_wdata_reg[3]/Q}, {baud_clk_16x u_msg/reg_wdata_reg[3]/C}, {reg_wdata[31]_i_2_n_0 u_msg/reg_wdata_reg[3]/CE}, {reg_addr[3]_i_1_n_0 u_msg/reg_wdata_reg[3]/D}, {reg_wdata[31]_i_1_n_0 u_msg/reg_wdata_reg[3]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/reg_wdata_reg[4] - 
nets: {reg_wdata[4] u_msg/reg_wdata_reg[4]/Q}, {baud_clk_16x u_msg/reg_wdata_reg[4]/C}, {reg_wdata[31]_i_2_n_0 u_msg/reg_wdata_reg[4]/CE}, {reg_wdata[0] u_msg/reg_wdata_reg[4]/D}, {reg_wdata[31]_i_1_n_0 u_msg/reg_wdata_reg[4]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/reg_wdata_reg[5] - 
nets: {reg_wdata[5] u_msg/reg_wdata_reg[5]/Q}, {baud_clk_16x u_msg/reg_wdata_reg[5]/C}, {reg_wdata[31]_i_2_n_0 u_msg/reg_wdata_reg[5]/CE}, {reg_wdata[1] u_msg/reg_wdata_reg[5]/D}, {reg_wdata[31]_i_1_n_0 u_msg/reg_wdata_reg[5]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/reg_wdata_reg[6] - 
nets: {reg_wdata[6] u_msg/reg_wdata_reg[6]/Q}, {baud_clk_16x u_msg/reg_wdata_reg[6]/C}, {reg_wdata[31]_i_2_n_0 u_msg/reg_wdata_reg[6]/CE}, {reg_wdata[2] u_msg/reg_wdata_reg[6]/D}, {reg_wdata[31]_i_1_n_0 u_msg/reg_wdata_reg[6]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/reg_wdata_reg[7] - 
nets: {reg_wdata[7] u_msg/reg_wdata_reg[7]/Q}, {baud_clk_16x u_msg/reg_wdata_reg[7]/C}, {reg_wdata[31]_i_2_n_0 u_msg/reg_wdata_reg[7]/CE}, {reg_wdata[3] u_msg/reg_wdata_reg[7]/D}, {reg_wdata[31]_i_1_n_0 u_msg/reg_wdata_reg[7]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/reg_wdata_reg[8] - 
nets: {reg_wdata[8] u_msg/reg_wdata_reg[8]/Q}, {baud_clk_16x u_msg/reg_wdata_reg[8]/C}, {reg_wdata[31]_i_2_n_0 u_msg/reg_wdata_reg[8]/CE}, {reg_wdata[4] u_msg/reg_wdata_reg[8]/D}, {reg_wdata[31]_i_1_n_0 u_msg/reg_wdata_reg[8]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/reg_wdata_reg[9] - 
nets: {reg_wdata[9] u_msg/reg_wdata_reg[9]/Q}, {baud_clk_16x u_msg/reg_wdata_reg[9]/C}, {reg_wdata[31]_i_2_n_0 u_msg/reg_wdata_reg[9]/CE}, {reg_wdata[5] u_msg/reg_wdata_reg[9]/D}, {reg_wdata[31]_i_1_n_0 u_msg/reg_wdata_reg[9]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/reg_wr_reg - 
nets: {reg_wr u_msg/reg_wr_reg/Q}, {baud_clk_16x u_msg/reg_wr_reg/C}, {<const1> u_msg/reg_wr_reg/CE}, {reg_wr_i_1_n_0 u_msg/reg_wr_reg/D}, {<const0> u_msg/reg_wr_reg/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/tx_data_avail_reg - 
nets: {tx_data_avail u_msg/tx_data_avail_reg/Q}, {baud_clk_16x u_msg/tx_data_avail_reg/C}, {<const1> u_msg/tx_data_avail_reg/CE}, {so_i_2_n_0 u_msg/tx_data_avail_reg/CLR}, {tx_data_avail_i_1_n_0 u_msg/tx_data_avail_reg/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_msg/tx_data_reg[0] - 
nets: {tx_data[0] u_msg/tx_data_reg[0]/Q}, {baud_clk_16x u_msg/tx_data_reg[0]/C}, {tx_data[6]_i_1_n_0 u_msg/tx_data_reg[0]/CE}, {u_msg/p_0_in[0] u_msg/tx_data_reg[0]/D}, {<const0> u_msg/tx_data_reg[0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/tx_data_reg[1] - 
nets: {tx_data[1] u_msg/tx_data_reg[1]/Q}, {baud_clk_16x u_msg/tx_data_reg[1]/C}, {tx_data[6]_i_1_n_0 u_msg/tx_data_reg[1]/CE}, {u_msg/p_0_in[1] u_msg/tx_data_reg[1]/D}, {<const0> u_msg/tx_data_reg[1]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/tx_data_reg[2] - 
nets: {tx_data[2] u_msg/tx_data_reg[2]/Q}, {baud_clk_16x u_msg/tx_data_reg[2]/C}, {tx_data[6]_i_1_n_0 u_msg/tx_data_reg[2]/CE}, {u_msg/p_0_in[2] u_msg/tx_data_reg[2]/D}, {<const0> u_msg/tx_data_reg[2]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/tx_data_reg[3] - 
nets: {tx_data[3] u_msg/tx_data_reg[3]/Q}, {baud_clk_16x u_msg/tx_data_reg[3]/C}, {tx_data[6]_i_1_n_0 u_msg/tx_data_reg[3]/CE}, {u_msg/p_0_in[3] u_msg/tx_data_reg[3]/D}, {<const0> u_msg/tx_data_reg[3]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/tx_data_reg[4] - 
nets: {tx_data[4] u_msg/tx_data_reg[4]/Q}, {baud_clk_16x u_msg/tx_data_reg[4]/C}, {tx_data[6]_i_1_n_0 u_msg/tx_data_reg[4]/CE}, {u_msg/p_0_in[4] u_msg/tx_data_reg[4]/D}, {<const0> u_msg/tx_data_reg[4]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/tx_data_reg[5] - 
nets: {tx_data[5] u_msg/tx_data_reg[5]/Q}, {baud_clk_16x u_msg/tx_data_reg[5]/C}, {tx_data[6]_i_1_n_0 u_msg/tx_data_reg[5]/CE}, {u_msg/p_0_in[5] u_msg/tx_data_reg[5]/D}, {<const0> u_msg/tx_data_reg[5]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_msg/tx_data_reg[6] - 
nets: {tx_data[6] u_msg/tx_data_reg[6]/Q}, {baud_clk_16x u_msg/tx_data_reg[6]/C}, {tx_data[6]_i_1_n_0 u_msg/tx_data_reg[6]/CE}, {u_msg/p_0_in[6] u_msg/tx_data_reg[6]/D}, {<const0> u_msg/tx_data_reg[6]/R}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_spi/u_cfg/reg_ack_reg - 
nets: {reg_ack u_spi/u_cfg/reg_ack_reg/Q}, {baud_clk_16x u_spi/u_cfg/reg_ack_reg/C}, {<const1> u_spi/u_cfg/reg_ack_reg/CE}, {so_i_2_n_0 u_spi/u_cfg/reg_ack_reg/CLR}, {reg_ack_i_1_n_0 u_spi/u_cfg/reg_ack_reg/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/reg_rdata_reg[0] - 
nets: {reg_rdata[0] u_spi/u_cfg/reg_rdata_reg[0]/Q}, {baud_clk_16x u_spi/u_cfg/reg_rdata_reg[0]/C}, {u_spi/u_cfg/reg_rdata0 u_spi/u_cfg/reg_rdata_reg[0]/CE}, {so_i_2_n_0 u_spi/u_cfg/reg_rdata_reg[0]/CLR}, {reg_rdata[0]_i_1_n_0 u_spi/u_cfg/reg_rdata_reg[0]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/reg_rdata_reg[10] - 
nets: {reg_rdata[10] u_spi/u_cfg/reg_rdata_reg[10]/Q}, {baud_clk_16x u_spi/u_cfg/reg_rdata_reg[10]/C}, {u_spi/u_cfg/reg_rdata0 u_spi/u_cfg/reg_rdata_reg[10]/CE}, {so_i_2_n_0 u_spi/u_cfg/reg_rdata_reg[10]/CLR}, {reg_rdata[10]_i_1_n_0 u_spi/u_cfg/reg_rdata_reg[10]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y59, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/reg_rdata_reg[11] - 
nets: {reg_rdata[11] u_spi/u_cfg/reg_rdata_reg[11]/Q}, {baud_clk_16x u_spi/u_cfg/reg_rdata_reg[11]/C}, {u_spi/u_cfg/reg_rdata0 u_spi/u_cfg/reg_rdata_reg[11]/CE}, {so_i_2_n_0 u_spi/u_cfg/reg_rdata_reg[11]/CLR}, {reg_rdata[11]_i_1_n_0 u_spi/u_cfg/reg_rdata_reg[11]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/reg_rdata_reg[12] - 
nets: {reg_rdata[12] u_spi/u_cfg/reg_rdata_reg[12]/Q}, {baud_clk_16x u_spi/u_cfg/reg_rdata_reg[12]/C}, {u_spi/u_cfg/reg_rdata0 u_spi/u_cfg/reg_rdata_reg[12]/CE}, {so_i_2_n_0 u_spi/u_cfg/reg_rdata_reg[12]/CLR}, {reg_rdata[12]_i_1_n_0 u_spi/u_cfg/reg_rdata_reg[12]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y59, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/reg_rdata_reg[13] - 
nets: {reg_rdata[13] u_spi/u_cfg/reg_rdata_reg[13]/Q}, {baud_clk_16x u_spi/u_cfg/reg_rdata_reg[13]/C}, {u_spi/u_cfg/reg_rdata0 u_spi/u_cfg/reg_rdata_reg[13]/CE}, {so_i_2_n_0 u_spi/u_cfg/reg_rdata_reg[13]/CLR}, {reg_rdata[13]_i_1_n_0 u_spi/u_cfg/reg_rdata_reg[13]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/reg_rdata_reg[14] - 
nets: {reg_rdata[14] u_spi/u_cfg/reg_rdata_reg[14]/Q}, {baud_clk_16x u_spi/u_cfg/reg_rdata_reg[14]/C}, {u_spi/u_cfg/reg_rdata0 u_spi/u_cfg/reg_rdata_reg[14]/CE}, {so_i_2_n_0 u_spi/u_cfg/reg_rdata_reg[14]/CLR}, {reg_rdata[14]_i_1_n_0 u_spi/u_cfg/reg_rdata_reg[14]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/reg_rdata_reg[15] - 
nets: {reg_rdata[15] u_spi/u_cfg/reg_rdata_reg[15]/Q}, {baud_clk_16x u_spi/u_cfg/reg_rdata_reg[15]/C}, {u_spi/u_cfg/reg_rdata0 u_spi/u_cfg/reg_rdata_reg[15]/CE}, {so_i_2_n_0 u_spi/u_cfg/reg_rdata_reg[15]/CLR}, {reg_rdata[15]_i_1_n_0 u_spi/u_cfg/reg_rdata_reg[15]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/reg_rdata_reg[16] - 
nets: {reg_rdata[16] u_spi/u_cfg/reg_rdata_reg[16]/Q}, {baud_clk_16x u_spi/u_cfg/reg_rdata_reg[16]/C}, {u_spi/u_cfg/reg_rdata0 u_spi/u_cfg/reg_rdata_reg[16]/CE}, {so_i_2_n_0 u_spi/u_cfg/reg_rdata_reg[16]/CLR}, {reg_rdata[16]_i_1_n_0 u_spi/u_cfg/reg_rdata_reg[16]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y59, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/reg_rdata_reg[17] - 
nets: {reg_rdata[17] u_spi/u_cfg/reg_rdata_reg[17]/Q}, {baud_clk_16x u_spi/u_cfg/reg_rdata_reg[17]/C}, {u_spi/u_cfg/reg_rdata0 u_spi/u_cfg/reg_rdata_reg[17]/CE}, {so_i_2_n_0 u_spi/u_cfg/reg_rdata_reg[17]/CLR}, {reg_rdata[17]_i_1_n_0 u_spi/u_cfg/reg_rdata_reg[17]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y59, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/reg_rdata_reg[18] - 
nets: {reg_rdata[18] u_spi/u_cfg/reg_rdata_reg[18]/Q}, {baud_clk_16x u_spi/u_cfg/reg_rdata_reg[18]/C}, {u_spi/u_cfg/reg_rdata0 u_spi/u_cfg/reg_rdata_reg[18]/CE}, {so_i_2_n_0 u_spi/u_cfg/reg_rdata_reg[18]/CLR}, {reg_rdata[18]_i_1_n_0 u_spi/u_cfg/reg_rdata_reg[18]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y59, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/reg_rdata_reg[19] - 
nets: {reg_rdata[19] u_spi/u_cfg/reg_rdata_reg[19]/Q}, {baud_clk_16x u_spi/u_cfg/reg_rdata_reg[19]/C}, {u_spi/u_cfg/reg_rdata0 u_spi/u_cfg/reg_rdata_reg[19]/CE}, {so_i_2_n_0 u_spi/u_cfg/reg_rdata_reg[19]/CLR}, {reg_rdata[19]_i_1_n_0 u_spi/u_cfg/reg_rdata_reg[19]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/reg_rdata_reg[1] - 
nets: {reg_rdata[1] u_spi/u_cfg/reg_rdata_reg[1]/Q}, {baud_clk_16x u_spi/u_cfg/reg_rdata_reg[1]/C}, {u_spi/u_cfg/reg_rdata0 u_spi/u_cfg/reg_rdata_reg[1]/CE}, {so_i_2_n_0 u_spi/u_cfg/reg_rdata_reg[1]/CLR}, {reg_rdata[1]_i_1_n_0 u_spi/u_cfg/reg_rdata_reg[1]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/reg_rdata_reg[20] - 
nets: {reg_rdata[20] u_spi/u_cfg/reg_rdata_reg[20]/Q}, {baud_clk_16x u_spi/u_cfg/reg_rdata_reg[20]/C}, {u_spi/u_cfg/reg_rdata0 u_spi/u_cfg/reg_rdata_reg[20]/CE}, {so_i_2_n_0 u_spi/u_cfg/reg_rdata_reg[20]/CLR}, {reg_rdata[20]_i_1_n_0 u_spi/u_cfg/reg_rdata_reg[20]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y59, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/reg_rdata_reg[21] - 
nets: {reg_rdata[21] u_spi/u_cfg/reg_rdata_reg[21]/Q}, {baud_clk_16x u_spi/u_cfg/reg_rdata_reg[21]/C}, {u_spi/u_cfg/reg_rdata0 u_spi/u_cfg/reg_rdata_reg[21]/CE}, {so_i_2_n_0 u_spi/u_cfg/reg_rdata_reg[21]/CLR}, {reg_rdata[21]_i_1_n_0 u_spi/u_cfg/reg_rdata_reg[21]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/reg_rdata_reg[22] - 
nets: {reg_rdata[22] u_spi/u_cfg/reg_rdata_reg[22]/Q}, {baud_clk_16x u_spi/u_cfg/reg_rdata_reg[22]/C}, {u_spi/u_cfg/reg_rdata0 u_spi/u_cfg/reg_rdata_reg[22]/CE}, {so_i_2_n_0 u_spi/u_cfg/reg_rdata_reg[22]/CLR}, {reg_rdata[22]_i_1_n_0 u_spi/u_cfg/reg_rdata_reg[22]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/reg_rdata_reg[23] - 
nets: {reg_rdata[23] u_spi/u_cfg/reg_rdata_reg[23]/Q}, {baud_clk_16x u_spi/u_cfg/reg_rdata_reg[23]/C}, {u_spi/u_cfg/reg_rdata0 u_spi/u_cfg/reg_rdata_reg[23]/CE}, {so_i_2_n_0 u_spi/u_cfg/reg_rdata_reg[23]/CLR}, {reg_rdata[23]_i_1_n_0 u_spi/u_cfg/reg_rdata_reg[23]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/reg_rdata_reg[24] - 
nets: {reg_rdata[24] u_spi/u_cfg/reg_rdata_reg[24]/Q}, {baud_clk_16x u_spi/u_cfg/reg_rdata_reg[24]/C}, {u_spi/u_cfg/reg_rdata0 u_spi/u_cfg/reg_rdata_reg[24]/CE}, {so_i_2_n_0 u_spi/u_cfg/reg_rdata_reg[24]/CLR}, {u_spi/u_cfg/reg_out[24] u_spi/u_cfg/reg_rdata_reg[24]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/reg_rdata_reg[25] - 
nets: {reg_rdata[25] u_spi/u_cfg/reg_rdata_reg[25]/Q}, {baud_clk_16x u_spi/u_cfg/reg_rdata_reg[25]/C}, {u_spi/u_cfg/reg_rdata0 u_spi/u_cfg/reg_rdata_reg[25]/CE}, {so_i_2_n_0 u_spi/u_cfg/reg_rdata_reg[25]/CLR}, {u_spi/u_cfg/reg_out[25] u_spi/u_cfg/reg_rdata_reg[25]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/reg_rdata_reg[26] - 
nets: {reg_rdata[26] u_spi/u_cfg/reg_rdata_reg[26]/Q}, {baud_clk_16x u_spi/u_cfg/reg_rdata_reg[26]/C}, {u_spi/u_cfg/reg_rdata0 u_spi/u_cfg/reg_rdata_reg[26]/CE}, {so_i_2_n_0 u_spi/u_cfg/reg_rdata_reg[26]/CLR}, {u_spi/u_cfg/reg_out[26] u_spi/u_cfg/reg_rdata_reg[26]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/reg_rdata_reg[27] - 
nets: {reg_rdata[27] u_spi/u_cfg/reg_rdata_reg[27]/Q}, {baud_clk_16x u_spi/u_cfg/reg_rdata_reg[27]/C}, {u_spi/u_cfg/reg_rdata0 u_spi/u_cfg/reg_rdata_reg[27]/CE}, {so_i_2_n_0 u_spi/u_cfg/reg_rdata_reg[27]/CLR}, {u_spi/u_cfg/reg_out[27] u_spi/u_cfg/reg_rdata_reg[27]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/reg_rdata_reg[28] - 
nets: {reg_rdata[28] u_spi/u_cfg/reg_rdata_reg[28]/Q}, {baud_clk_16x u_spi/u_cfg/reg_rdata_reg[28]/C}, {u_spi/u_cfg/reg_rdata0 u_spi/u_cfg/reg_rdata_reg[28]/CE}, {so_i_2_n_0 u_spi/u_cfg/reg_rdata_reg[28]/CLR}, {u_spi/u_cfg/reg_out[28] u_spi/u_cfg/reg_rdata_reg[28]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/reg_rdata_reg[29] - 
nets: {reg_rdata[29] u_spi/u_cfg/reg_rdata_reg[29]/Q}, {baud_clk_16x u_spi/u_cfg/reg_rdata_reg[29]/C}, {u_spi/u_cfg/reg_rdata0 u_spi/u_cfg/reg_rdata_reg[29]/CE}, {so_i_2_n_0 u_spi/u_cfg/reg_rdata_reg[29]/CLR}, {u_spi/u_cfg/reg_out[29] u_spi/u_cfg/reg_rdata_reg[29]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/reg_rdata_reg[2] - 
nets: {reg_rdata[2] u_spi/u_cfg/reg_rdata_reg[2]/Q}, {baud_clk_16x u_spi/u_cfg/reg_rdata_reg[2]/C}, {u_spi/u_cfg/reg_rdata0 u_spi/u_cfg/reg_rdata_reg[2]/CE}, {so_i_2_n_0 u_spi/u_cfg/reg_rdata_reg[2]/CLR}, {reg_rdata[2]_i_1_n_0 u_spi/u_cfg/reg_rdata_reg[2]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/reg_rdata_reg[30] - 
nets: {reg_rdata[30] u_spi/u_cfg/reg_rdata_reg[30]/Q}, {baud_clk_16x u_spi/u_cfg/reg_rdata_reg[30]/C}, {u_spi/u_cfg/reg_rdata0 u_spi/u_cfg/reg_rdata_reg[30]/CE}, {so_i_2_n_0 u_spi/u_cfg/reg_rdata_reg[30]/CLR}, {u_spi/u_cfg/reg_out[30] u_spi/u_cfg/reg_rdata_reg[30]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/reg_rdata_reg[31] - 
nets: {reg_rdata[31] u_spi/u_cfg/reg_rdata_reg[31]/Q}, {baud_clk_16x u_spi/u_cfg/reg_rdata_reg[31]/C}, {u_spi/u_cfg/reg_rdata0 u_spi/u_cfg/reg_rdata_reg[31]/CE}, {so_i_2_n_0 u_spi/u_cfg/reg_rdata_reg[31]/CLR}, {reg_rdata[31]_i_2_n_0 u_spi/u_cfg/reg_rdata_reg[31]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/reg_rdata_reg[3] - 
nets: {reg_rdata[3] u_spi/u_cfg/reg_rdata_reg[3]/Q}, {baud_clk_16x u_spi/u_cfg/reg_rdata_reg[3]/C}, {u_spi/u_cfg/reg_rdata0 u_spi/u_cfg/reg_rdata_reg[3]/CE}, {so_i_2_n_0 u_spi/u_cfg/reg_rdata_reg[3]/CLR}, {reg_rdata[3]_i_1_n_0 u_spi/u_cfg/reg_rdata_reg[3]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/reg_rdata_reg[4] - 
nets: {reg_rdata[4] u_spi/u_cfg/reg_rdata_reg[4]/Q}, {baud_clk_16x u_spi/u_cfg/reg_rdata_reg[4]/C}, {u_spi/u_cfg/reg_rdata0 u_spi/u_cfg/reg_rdata_reg[4]/CE}, {so_i_2_n_0 u_spi/u_cfg/reg_rdata_reg[4]/CLR}, {reg_rdata[4]_i_1_n_0 u_spi/u_cfg/reg_rdata_reg[4]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/reg_rdata_reg[5] - 
nets: {reg_rdata[5] u_spi/u_cfg/reg_rdata_reg[5]/Q}, {baud_clk_16x u_spi/u_cfg/reg_rdata_reg[5]/C}, {u_spi/u_cfg/reg_rdata0 u_spi/u_cfg/reg_rdata_reg[5]/CE}, {so_i_2_n_0 u_spi/u_cfg/reg_rdata_reg[5]/CLR}, {reg_rdata[5]_i_1_n_0 u_spi/u_cfg/reg_rdata_reg[5]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/reg_rdata_reg[6] - 
nets: {reg_rdata[6] u_spi/u_cfg/reg_rdata_reg[6]/Q}, {baud_clk_16x u_spi/u_cfg/reg_rdata_reg[6]/C}, {u_spi/u_cfg/reg_rdata0 u_spi/u_cfg/reg_rdata_reg[6]/CE}, {so_i_2_n_0 u_spi/u_cfg/reg_rdata_reg[6]/CLR}, {reg_rdata[6]_i_1_n_0 u_spi/u_cfg/reg_rdata_reg[6]/D}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/reg_rdata_reg[7] - 
nets: {reg_rdata[7] u_spi/u_cfg/reg_rdata_reg[7]/Q}, {baud_clk_16x u_spi/u_cfg/reg_rdata_reg[7]/C}, {u_spi/u_cfg/reg_rdata0 u_spi/u_cfg/reg_rdata_reg[7]/CE}, {so_i_2_n_0 u_spi/u_cfg/reg_rdata_reg[7]/CLR}, {reg_rdata[7]_i_1_n_0 u_spi/u_cfg/reg_rdata_reg[7]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/reg_rdata_reg[8] - 
nets: {reg_rdata[8] u_spi/u_cfg/reg_rdata_reg[8]/Q}, {baud_clk_16x u_spi/u_cfg/reg_rdata_reg[8]/C}, {u_spi/u_cfg/reg_rdata0 u_spi/u_cfg/reg_rdata_reg[8]/CE}, {so_i_2_n_0 u_spi/u_cfg/reg_rdata_reg[8]/CLR}, {reg_rdata[8]_i_1_n_0 u_spi/u_cfg/reg_rdata_reg[8]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y59, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/reg_rdata_reg[9] - 
nets: {reg_rdata[9] u_spi/u_cfg/reg_rdata_reg[9]/Q}, {baud_clk_16x u_spi/u_cfg/reg_rdata_reg[9]/C}, {u_spi/u_cfg/reg_rdata0 u_spi/u_cfg/reg_rdata_reg[9]/CE}, {so_i_2_n_0 u_spi/u_cfg/reg_rdata_reg[9]/CLR}, {reg_rdata[9]_i_1_n_0 u_spi/u_cfg/reg_rdata_reg[9]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_ctrl_be0/gen_bit_reg[0].u_bit_reg/data_out_reg - 
nets: {u_spi/cfg_cs_byte[0] u_spi/u_cfg/u_spi_ctrl_be0/gen_bit_reg[0].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_ctrl_be0/gen_bit_reg[0].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_19_in u_spi/u_cfg/u_spi_ctrl_be0/gen_bit_reg[0].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_ctrl_be0/gen_bit_reg[0].u_bit_reg/data_out_reg/CLR}, {reg_wdata[0] u_spi/u_cfg/u_spi_ctrl_be0/gen_bit_reg[0].u_bit_reg/data_out_reg/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_ctrl_be0/gen_bit_reg[1].u_bit_reg/data_out_reg - 
nets: {u_spi/cfg_cs_byte[1] u_spi/u_cfg/u_spi_ctrl_be0/gen_bit_reg[1].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_ctrl_be0/gen_bit_reg[1].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_19_in u_spi/u_cfg/u_spi_ctrl_be0/gen_bit_reg[1].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_ctrl_be0/gen_bit_reg[1].u_bit_reg/data_out_reg/CLR}, {reg_wdata[1] u_spi/u_cfg/u_spi_ctrl_be0/gen_bit_reg[1].u_bit_reg/data_out_reg/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_ctrl_be0/gen_bit_reg[2].u_bit_reg/data_out_reg - 
nets: {u_spi/cfg_cs_byte[2] u_spi/u_cfg/u_spi_ctrl_be0/gen_bit_reg[2].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_ctrl_be0/gen_bit_reg[2].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_19_in u_spi/u_cfg/u_spi_ctrl_be0/gen_bit_reg[2].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_ctrl_be0/gen_bit_reg[2].u_bit_reg/data_out_reg/CLR}, {reg_wdata[2] u_spi/u_cfg/u_spi_ctrl_be0/gen_bit_reg[2].u_bit_reg/data_out_reg/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_ctrl_be0/gen_bit_reg[3].u_bit_reg/data_out_reg - 
nets: {u_spi/cfg_cs_byte[3] u_spi/u_cfg/u_spi_ctrl_be0/gen_bit_reg[3].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_ctrl_be0/gen_bit_reg[3].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_19_in u_spi/u_cfg/u_spi_ctrl_be0/gen_bit_reg[3].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_ctrl_be0/gen_bit_reg[3].u_bit_reg/data_out_reg/CLR}, {reg_wdata[3] u_spi/u_cfg/u_spi_ctrl_be0/gen_bit_reg[3].u_bit_reg/data_out_reg/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_ctrl_be0/gen_bit_reg[4].u_bit_reg/data_out_reg - 
nets: {u_spi/cfg_cs_byte[4] u_spi/u_cfg/u_spi_ctrl_be0/gen_bit_reg[4].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_ctrl_be0/gen_bit_reg[4].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_19_in u_spi/u_cfg/u_spi_ctrl_be0/gen_bit_reg[4].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_ctrl_be0/gen_bit_reg[4].u_bit_reg/data_out_reg/CLR}, {reg_wdata[4] u_spi/u_cfg/u_spi_ctrl_be0/gen_bit_reg[4].u_bit_reg/data_out_reg/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_ctrl_be0/gen_bit_reg[5].u_bit_reg/data_out_reg - 
nets: {u_spi/cfg_cs_byte[5] u_spi/u_cfg/u_spi_ctrl_be0/gen_bit_reg[5].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_ctrl_be0/gen_bit_reg[5].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_19_in u_spi/u_cfg/u_spi_ctrl_be0/gen_bit_reg[5].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_ctrl_be0/gen_bit_reg[5].u_bit_reg/data_out_reg/CLR}, {reg_wdata[5] u_spi/u_cfg/u_spi_ctrl_be0/gen_bit_reg[5].u_bit_reg/data_out_reg/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_ctrl_be0/gen_bit_reg[6].u_bit_reg/data_out_reg - 
nets: {u_spi/cfg_cs_byte[6] u_spi/u_cfg/u_spi_ctrl_be0/gen_bit_reg[6].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_ctrl_be0/gen_bit_reg[6].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_19_in u_spi/u_cfg/u_spi_ctrl_be0/gen_bit_reg[6].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_ctrl_be0/gen_bit_reg[6].u_bit_reg/data_out_reg/CLR}, {reg_wdata[6] u_spi/u_cfg/u_spi_ctrl_be0/gen_bit_reg[6].u_bit_reg/data_out_reg/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_ctrl_be0/gen_bit_reg[7].u_bit_reg/data_out_reg - 
nets: {u_spi/cfg_cs_byte[7] u_spi/u_cfg/u_spi_ctrl_be0/gen_bit_reg[7].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_ctrl_be0/gen_bit_reg[7].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_19_in u_spi/u_cfg/u_spi_ctrl_be0/gen_bit_reg[7].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_ctrl_be0/gen_bit_reg[7].u_bit_reg/data_out_reg/CLR}, {reg_wdata[7] u_spi/u_cfg/u_spi_ctrl_be0/gen_bit_reg[7].u_bit_reg/data_out_reg/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_ctrl_be1/gen_bit_reg[0].u_bit_reg/data_out_reg - 
nets: {cfg_sck_cs_period[0] u_spi/u_cfg/u_spi_ctrl_be1/gen_bit_reg[0].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_ctrl_be1/gen_bit_reg[0].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_19_in u_spi/u_cfg/u_spi_ctrl_be1/gen_bit_reg[0].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_ctrl_be1/gen_bit_reg[0].u_bit_reg/data_out_reg/CLR}, {reg_wdata[8] u_spi/u_cfg/u_spi_ctrl_be1/gen_bit_reg[0].u_bit_reg/data_out_reg/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_ctrl_be1/gen_bit_reg[1].u_bit_reg/data_out_reg - 
nets: {cfg_sck_cs_period[1] u_spi/u_cfg/u_spi_ctrl_be1/gen_bit_reg[1].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_ctrl_be1/gen_bit_reg[1].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_19_in u_spi/u_cfg/u_spi_ctrl_be1/gen_bit_reg[1].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_ctrl_be1/gen_bit_reg[1].u_bit_reg/data_out_reg/CLR}, {reg_wdata[9] u_spi/u_cfg/u_spi_ctrl_be1/gen_bit_reg[1].u_bit_reg/data_out_reg/D}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_ctrl_be1/gen_bit_reg[2].u_bit_reg/data_out_reg - 
nets: {cfg_sck_cs_period[2] u_spi/u_cfg/u_spi_ctrl_be1/gen_bit_reg[2].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_ctrl_be1/gen_bit_reg[2].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_19_in u_spi/u_cfg/u_spi_ctrl_be1/gen_bit_reg[2].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_ctrl_be1/gen_bit_reg[2].u_bit_reg/data_out_reg/CLR}, {reg_wdata[10] u_spi/u_cfg/u_spi_ctrl_be1/gen_bit_reg[2].u_bit_reg/data_out_reg/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_ctrl_be1/gen_bit_reg[3].u_bit_reg/data_out_reg - 
nets: {cfg_sck_cs_period[3] u_spi/u_cfg/u_spi_ctrl_be1/gen_bit_reg[3].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_ctrl_be1/gen_bit_reg[3].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_19_in u_spi/u_cfg/u_spi_ctrl_be1/gen_bit_reg[3].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_ctrl_be1/gen_bit_reg[3].u_bit_reg/data_out_reg/CLR}, {reg_wdata[11] u_spi/u_cfg/u_spi_ctrl_be1/gen_bit_reg[3].u_bit_reg/data_out_reg/D}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_ctrl_be1/gen_bit_reg[4].u_bit_reg/data_out_reg - 
nets: {cfg_sck_cs_period[4] u_spi/u_cfg/u_spi_ctrl_be1/gen_bit_reg[4].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_ctrl_be1/gen_bit_reg[4].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_19_in u_spi/u_cfg/u_spi_ctrl_be1/gen_bit_reg[4].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_ctrl_be1/gen_bit_reg[4].u_bit_reg/data_out_reg/CLR}, {reg_wdata[12] u_spi/u_cfg/u_spi_ctrl_be1/gen_bit_reg[4].u_bit_reg/data_out_reg/D}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_ctrl_be1/gen_bit_reg[5].u_bit_reg/data_out_reg - 
nets: {cfg_sck_period[0] u_spi/u_cfg/u_spi_ctrl_be1/gen_bit_reg[5].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_ctrl_be1/gen_bit_reg[5].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_19_in u_spi/u_cfg/u_spi_ctrl_be1/gen_bit_reg[5].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_ctrl_be1/gen_bit_reg[5].u_bit_reg/data_out_reg/CLR}, {reg_wdata[13] u_spi/u_cfg/u_spi_ctrl_be1/gen_bit_reg[5].u_bit_reg/data_out_reg/D}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_ctrl_be1/gen_bit_reg[6].u_bit_reg/data_out_reg - 
nets: {sck_half_period[0] u_spi/u_cfg/u_spi_ctrl_be1/gen_bit_reg[6].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_ctrl_be1/gen_bit_reg[6].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_19_in u_spi/u_cfg/u_spi_ctrl_be1/gen_bit_reg[6].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_ctrl_be1/gen_bit_reg[6].u_bit_reg/data_out_reg/CLR}, {reg_wdata[14] u_spi/u_cfg/u_spi_ctrl_be1/gen_bit_reg[6].u_bit_reg/data_out_reg/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_ctrl_be1/gen_bit_reg[7].u_bit_reg/data_out_reg - 
nets: {sck_half_period[1] u_spi/u_cfg/u_spi_ctrl_be1/gen_bit_reg[7].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_ctrl_be1/gen_bit_reg[7].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_19_in u_spi/u_cfg/u_spi_ctrl_be1/gen_bit_reg[7].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_ctrl_be1/gen_bit_reg[7].u_bit_reg/data_out_reg/CLR}, {reg_wdata[15] u_spi/u_cfg/u_spi_ctrl_be1/gen_bit_reg[7].u_bit_reg/data_out_reg/D}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_ctrl_be2/gen_bit_reg[0].u_bit_reg/data_out_reg - 
nets: {sck_half_period[2] u_spi/u_cfg/u_spi_ctrl_be2/gen_bit_reg[0].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_ctrl_be2/gen_bit_reg[0].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_19_in u_spi/u_cfg/u_spi_ctrl_be2/gen_bit_reg[0].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_ctrl_be2/gen_bit_reg[0].u_bit_reg/data_out_reg/CLR}, {reg_wdata[16] u_spi/u_cfg/u_spi_ctrl_be2/gen_bit_reg[0].u_bit_reg/data_out_reg/D}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_ctrl_be2/gen_bit_reg[1].u_bit_reg/data_out_reg - 
nets: {sck_half_period[3] u_spi/u_cfg/u_spi_ctrl_be2/gen_bit_reg[1].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_ctrl_be2/gen_bit_reg[1].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_19_in u_spi/u_cfg/u_spi_ctrl_be2/gen_bit_reg[1].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_ctrl_be2/gen_bit_reg[1].u_bit_reg/data_out_reg/CLR}, {reg_wdata[17] u_spi/u_cfg/u_spi_ctrl_be2/gen_bit_reg[1].u_bit_reg/data_out_reg/D}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_ctrl_be2/gen_bit_reg[2].u_bit_reg/data_out_reg - 
nets: {sck_half_period[4] u_spi/u_cfg/u_spi_ctrl_be2/gen_bit_reg[2].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_ctrl_be2/gen_bit_reg[2].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_19_in u_spi/u_cfg/u_spi_ctrl_be2/gen_bit_reg[2].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_ctrl_be2/gen_bit_reg[2].u_bit_reg/data_out_reg/CLR}, {reg_wdata[18] u_spi/u_cfg/u_spi_ctrl_be2/gen_bit_reg[2].u_bit_reg/data_out_reg/D}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_ctrl_be2/gen_bit_reg[3].u_bit_reg/data_out_reg - 
nets: {cfg_transfer_size[0] u_spi/u_cfg/u_spi_ctrl_be2/gen_bit_reg[3].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_ctrl_be2/gen_bit_reg[3].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_19_in u_spi/u_cfg/u_spi_ctrl_be2/gen_bit_reg[3].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_ctrl_be2/gen_bit_reg[3].u_bit_reg/data_out_reg/CLR}, {reg_wdata[19] u_spi/u_cfg/u_spi_ctrl_be2/gen_bit_reg[3].u_bit_reg/data_out_reg/D}, 
BEL: SLICEM.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_ctrl_be2/gen_bit_reg[4].u_bit_reg/data_out_reg - 
nets: {cfg_transfer_size[1] u_spi/u_cfg/u_spi_ctrl_be2/gen_bit_reg[4].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_ctrl_be2/gen_bit_reg[4].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_19_in u_spi/u_cfg/u_spi_ctrl_be2/gen_bit_reg[4].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_ctrl_be2/gen_bit_reg[4].u_bit_reg/data_out_reg/CLR}, {reg_wdata[20] u_spi/u_cfg/u_spi_ctrl_be2/gen_bit_reg[4].u_bit_reg/data_out_reg/D}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_ctrl_be2/gen_bit_reg[5].u_bit_reg/data_out_reg - 
nets: {u_spi/cfg_op_type[0] u_spi/u_cfg/u_spi_ctrl_be2/gen_bit_reg[5].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_ctrl_be2/gen_bit_reg[5].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_19_in u_spi/u_cfg/u_spi_ctrl_be2/gen_bit_reg[5].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_ctrl_be2/gen_bit_reg[5].u_bit_reg/data_out_reg/CLR}, {reg_wdata[21] u_spi/u_cfg/u_spi_ctrl_be2/gen_bit_reg[5].u_bit_reg/data_out_reg/D}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_ctrl_be2/gen_bit_reg[6].u_bit_reg/data_out_reg - 
nets: {u_spi/cfg_op_type[1] u_spi/u_cfg/u_spi_ctrl_be2/gen_bit_reg[6].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_ctrl_be2/gen_bit_reg[6].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_19_in u_spi/u_cfg/u_spi_ctrl_be2/gen_bit_reg[6].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_ctrl_be2/gen_bit_reg[6].u_bit_reg/data_out_reg/CLR}, {reg_wdata[22] u_spi/u_cfg/u_spi_ctrl_be2/gen_bit_reg[6].u_bit_reg/data_out_reg/D}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_ctrl_be2/gen_bit_reg[7].u_bit_reg/data_out_reg - 
nets: {u_spi/cfg_tgt_sel[0] u_spi/u_cfg/u_spi_ctrl_be2/gen_bit_reg[7].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_ctrl_be2/gen_bit_reg[7].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_19_in u_spi/u_cfg/u_spi_ctrl_be2/gen_bit_reg[7].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_ctrl_be2/gen_bit_reg[7].u_bit_reg/data_out_reg/CLR}, {reg_wdata[23] u_spi/u_cfg/u_spi_ctrl_be2/gen_bit_reg[7].u_bit_reg/data_out_reg/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_ctrl_req/data_out_reg - 
nets: {u_spi/cfg_op_req u_spi/u_cfg/u_spi_ctrl_req/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_ctrl_req/data_out_reg/C}, {<const1> u_spi/u_cfg/u_spi_ctrl_req/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_ctrl_req/data_out_reg/CLR}, {data_out_i_1__1_n_0 u_spi/u_cfg/u_spi_ctrl_req/data_out_reg/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_din_be0/gen_bit_reg[0].u_bit_reg/data_out_reg - 
nets: {data1[0] u_spi/u_cfg/u_spi_din_be0/gen_bit_reg[0].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_din_be0/gen_bit_reg[0].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_10_in u_spi/u_cfg/u_spi_din_be0/gen_bit_reg[0].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_din_be0/gen_bit_reg[0].u_bit_reg/data_out_reg/CLR}, {reg_wdata[0] u_spi/u_cfg/u_spi_din_be0/gen_bit_reg[0].u_bit_reg/data_out_reg/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_din_be0/gen_bit_reg[1].u_bit_reg/data_out_reg - 
nets: {data1[1] u_spi/u_cfg/u_spi_din_be0/gen_bit_reg[1].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_din_be0/gen_bit_reg[1].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_10_in u_spi/u_cfg/u_spi_din_be0/gen_bit_reg[1].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_din_be0/gen_bit_reg[1].u_bit_reg/data_out_reg/CLR}, {reg_wdata[1] u_spi/u_cfg/u_spi_din_be0/gen_bit_reg[1].u_bit_reg/data_out_reg/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_din_be0/gen_bit_reg[2].u_bit_reg/data_out_reg - 
nets: {data1[2] u_spi/u_cfg/u_spi_din_be0/gen_bit_reg[2].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_din_be0/gen_bit_reg[2].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_10_in u_spi/u_cfg/u_spi_din_be0/gen_bit_reg[2].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_din_be0/gen_bit_reg[2].u_bit_reg/data_out_reg/CLR}, {reg_wdata[2] u_spi/u_cfg/u_spi_din_be0/gen_bit_reg[2].u_bit_reg/data_out_reg/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_din_be0/gen_bit_reg[3].u_bit_reg/data_out_reg - 
nets: {data1[3] u_spi/u_cfg/u_spi_din_be0/gen_bit_reg[3].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_din_be0/gen_bit_reg[3].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_10_in u_spi/u_cfg/u_spi_din_be0/gen_bit_reg[3].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_din_be0/gen_bit_reg[3].u_bit_reg/data_out_reg/CLR}, {reg_wdata[3] u_spi/u_cfg/u_spi_din_be0/gen_bit_reg[3].u_bit_reg/data_out_reg/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_din_be0/gen_bit_reg[4].u_bit_reg/data_out_reg - 
nets: {data1[4] u_spi/u_cfg/u_spi_din_be0/gen_bit_reg[4].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_din_be0/gen_bit_reg[4].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_10_in u_spi/u_cfg/u_spi_din_be0/gen_bit_reg[4].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_din_be0/gen_bit_reg[4].u_bit_reg/data_out_reg/CLR}, {reg_wdata[4] u_spi/u_cfg/u_spi_din_be0/gen_bit_reg[4].u_bit_reg/data_out_reg/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_din_be0/gen_bit_reg[5].u_bit_reg/data_out_reg - 
nets: {data1[5] u_spi/u_cfg/u_spi_din_be0/gen_bit_reg[5].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_din_be0/gen_bit_reg[5].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_10_in u_spi/u_cfg/u_spi_din_be0/gen_bit_reg[5].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_din_be0/gen_bit_reg[5].u_bit_reg/data_out_reg/CLR}, {reg_wdata[5] u_spi/u_cfg/u_spi_din_be0/gen_bit_reg[5].u_bit_reg/data_out_reg/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_din_be0/gen_bit_reg[6].u_bit_reg/data_out_reg - 
nets: {data1[6] u_spi/u_cfg/u_spi_din_be0/gen_bit_reg[6].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_din_be0/gen_bit_reg[6].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_10_in u_spi/u_cfg/u_spi_din_be0/gen_bit_reg[6].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_din_be0/gen_bit_reg[6].u_bit_reg/data_out_reg/CLR}, {reg_wdata[6] u_spi/u_cfg/u_spi_din_be0/gen_bit_reg[6].u_bit_reg/data_out_reg/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_din_be0/gen_bit_reg[7].u_bit_reg/data_out_reg - 
nets: {data1[7] u_spi/u_cfg/u_spi_din_be0/gen_bit_reg[7].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_din_be0/gen_bit_reg[7].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_10_in u_spi/u_cfg/u_spi_din_be0/gen_bit_reg[7].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_din_be0/gen_bit_reg[7].u_bit_reg/data_out_reg/CLR}, {reg_wdata[7] u_spi/u_cfg/u_spi_din_be0/gen_bit_reg[7].u_bit_reg/data_out_reg/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_din_be1/gen_bit_reg[0].u_bit_reg/data_out_reg - 
nets: {data1[8] u_spi/u_cfg/u_spi_din_be1/gen_bit_reg[0].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_din_be1/gen_bit_reg[0].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_10_in u_spi/u_cfg/u_spi_din_be1/gen_bit_reg[0].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_din_be1/gen_bit_reg[0].u_bit_reg/data_out_reg/CLR}, {reg_wdata[8] u_spi/u_cfg/u_spi_din_be1/gen_bit_reg[0].u_bit_reg/data_out_reg/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_din_be1/gen_bit_reg[1].u_bit_reg/data_out_reg - 
nets: {data1[9] u_spi/u_cfg/u_spi_din_be1/gen_bit_reg[1].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_din_be1/gen_bit_reg[1].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_10_in u_spi/u_cfg/u_spi_din_be1/gen_bit_reg[1].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_din_be1/gen_bit_reg[1].u_bit_reg/data_out_reg/CLR}, {reg_wdata[9] u_spi/u_cfg/u_spi_din_be1/gen_bit_reg[1].u_bit_reg/data_out_reg/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_din_be1/gen_bit_reg[2].u_bit_reg/data_out_reg - 
nets: {data1[10] u_spi/u_cfg/u_spi_din_be1/gen_bit_reg[2].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_din_be1/gen_bit_reg[2].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_10_in u_spi/u_cfg/u_spi_din_be1/gen_bit_reg[2].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_din_be1/gen_bit_reg[2].u_bit_reg/data_out_reg/CLR}, {reg_wdata[10] u_spi/u_cfg/u_spi_din_be1/gen_bit_reg[2].u_bit_reg/data_out_reg/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_din_be1/gen_bit_reg[3].u_bit_reg/data_out_reg - 
nets: {data1[11] u_spi/u_cfg/u_spi_din_be1/gen_bit_reg[3].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_din_be1/gen_bit_reg[3].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_10_in u_spi/u_cfg/u_spi_din_be1/gen_bit_reg[3].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_din_be1/gen_bit_reg[3].u_bit_reg/data_out_reg/CLR}, {reg_wdata[11] u_spi/u_cfg/u_spi_din_be1/gen_bit_reg[3].u_bit_reg/data_out_reg/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_din_be1/gen_bit_reg[4].u_bit_reg/data_out_reg - 
nets: {data1[12] u_spi/u_cfg/u_spi_din_be1/gen_bit_reg[4].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_din_be1/gen_bit_reg[4].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_10_in u_spi/u_cfg/u_spi_din_be1/gen_bit_reg[4].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_din_be1/gen_bit_reg[4].u_bit_reg/data_out_reg/CLR}, {reg_wdata[12] u_spi/u_cfg/u_spi_din_be1/gen_bit_reg[4].u_bit_reg/data_out_reg/D}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_din_be1/gen_bit_reg[5].u_bit_reg/data_out_reg - 
nets: {data1[13] u_spi/u_cfg/u_spi_din_be1/gen_bit_reg[5].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_din_be1/gen_bit_reg[5].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_10_in u_spi/u_cfg/u_spi_din_be1/gen_bit_reg[5].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_din_be1/gen_bit_reg[5].u_bit_reg/data_out_reg/CLR}, {reg_wdata[13] u_spi/u_cfg/u_spi_din_be1/gen_bit_reg[5].u_bit_reg/data_out_reg/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_din_be1/gen_bit_reg[6].u_bit_reg/data_out_reg - 
nets: {data1[14] u_spi/u_cfg/u_spi_din_be1/gen_bit_reg[6].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_din_be1/gen_bit_reg[6].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_10_in u_spi/u_cfg/u_spi_din_be1/gen_bit_reg[6].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_din_be1/gen_bit_reg[6].u_bit_reg/data_out_reg/CLR}, {reg_wdata[14] u_spi/u_cfg/u_spi_din_be1/gen_bit_reg[6].u_bit_reg/data_out_reg/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_din_be1/gen_bit_reg[7].u_bit_reg/data_out_reg - 
nets: {data1[15] u_spi/u_cfg/u_spi_din_be1/gen_bit_reg[7].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_din_be1/gen_bit_reg[7].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_10_in u_spi/u_cfg/u_spi_din_be1/gen_bit_reg[7].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_din_be1/gen_bit_reg[7].u_bit_reg/data_out_reg/CLR}, {reg_wdata[15] u_spi/u_cfg/u_spi_din_be1/gen_bit_reg[7].u_bit_reg/data_out_reg/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_din_be2/gen_bit_reg[0].u_bit_reg/data_out_reg - 
nets: {data1[16] u_spi/u_cfg/u_spi_din_be2/gen_bit_reg[0].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_din_be2/gen_bit_reg[0].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_10_in u_spi/u_cfg/u_spi_din_be2/gen_bit_reg[0].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_din_be2/gen_bit_reg[0].u_bit_reg/data_out_reg/CLR}, {reg_wdata[16] u_spi/u_cfg/u_spi_din_be2/gen_bit_reg[0].u_bit_reg/data_out_reg/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_din_be2/gen_bit_reg[1].u_bit_reg/data_out_reg - 
nets: {data1[17] u_spi/u_cfg/u_spi_din_be2/gen_bit_reg[1].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_din_be2/gen_bit_reg[1].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_10_in u_spi/u_cfg/u_spi_din_be2/gen_bit_reg[1].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_din_be2/gen_bit_reg[1].u_bit_reg/data_out_reg/CLR}, {reg_wdata[17] u_spi/u_cfg/u_spi_din_be2/gen_bit_reg[1].u_bit_reg/data_out_reg/D}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_din_be2/gen_bit_reg[2].u_bit_reg/data_out_reg - 
nets: {data1[18] u_spi/u_cfg/u_spi_din_be2/gen_bit_reg[2].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_din_be2/gen_bit_reg[2].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_10_in u_spi/u_cfg/u_spi_din_be2/gen_bit_reg[2].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_din_be2/gen_bit_reg[2].u_bit_reg/data_out_reg/CLR}, {reg_wdata[18] u_spi/u_cfg/u_spi_din_be2/gen_bit_reg[2].u_bit_reg/data_out_reg/D}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_din_be2/gen_bit_reg[3].u_bit_reg/data_out_reg - 
nets: {data1[19] u_spi/u_cfg/u_spi_din_be2/gen_bit_reg[3].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_din_be2/gen_bit_reg[3].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_10_in u_spi/u_cfg/u_spi_din_be2/gen_bit_reg[3].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_din_be2/gen_bit_reg[3].u_bit_reg/data_out_reg/CLR}, {reg_wdata[19] u_spi/u_cfg/u_spi_din_be2/gen_bit_reg[3].u_bit_reg/data_out_reg/D}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_din_be2/gen_bit_reg[4].u_bit_reg/data_out_reg - 
nets: {data1[20] u_spi/u_cfg/u_spi_din_be2/gen_bit_reg[4].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_din_be2/gen_bit_reg[4].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_10_in u_spi/u_cfg/u_spi_din_be2/gen_bit_reg[4].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_din_be2/gen_bit_reg[4].u_bit_reg/data_out_reg/CLR}, {reg_wdata[20] u_spi/u_cfg/u_spi_din_be2/gen_bit_reg[4].u_bit_reg/data_out_reg/D}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_din_be2/gen_bit_reg[5].u_bit_reg/data_out_reg - 
nets: {data1[21] u_spi/u_cfg/u_spi_din_be2/gen_bit_reg[5].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_din_be2/gen_bit_reg[5].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_10_in u_spi/u_cfg/u_spi_din_be2/gen_bit_reg[5].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_din_be2/gen_bit_reg[5].u_bit_reg/data_out_reg/CLR}, {reg_wdata[21] u_spi/u_cfg/u_spi_din_be2/gen_bit_reg[5].u_bit_reg/data_out_reg/D}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_din_be2/gen_bit_reg[6].u_bit_reg/data_out_reg - 
nets: {data1[22] u_spi/u_cfg/u_spi_din_be2/gen_bit_reg[6].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_din_be2/gen_bit_reg[6].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_10_in u_spi/u_cfg/u_spi_din_be2/gen_bit_reg[6].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_din_be2/gen_bit_reg[6].u_bit_reg/data_out_reg/CLR}, {reg_wdata[22] u_spi/u_cfg/u_spi_din_be2/gen_bit_reg[6].u_bit_reg/data_out_reg/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_din_be2/gen_bit_reg[7].u_bit_reg/data_out_reg - 
nets: {data1[23] u_spi/u_cfg/u_spi_din_be2/gen_bit_reg[7].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_din_be2/gen_bit_reg[7].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_10_in u_spi/u_cfg/u_spi_din_be2/gen_bit_reg[7].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_din_be2/gen_bit_reg[7].u_bit_reg/data_out_reg/CLR}, {reg_wdata[23] u_spi/u_cfg/u_spi_din_be2/gen_bit_reg[7].u_bit_reg/data_out_reg/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_din_be3/gen_bit_reg[0].u_bit_reg/data_out_reg - 
nets: {data1[24] u_spi/u_cfg/u_spi_din_be3/gen_bit_reg[0].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_din_be3/gen_bit_reg[0].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_10_in u_spi/u_cfg/u_spi_din_be3/gen_bit_reg[0].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_din_be3/gen_bit_reg[0].u_bit_reg/data_out_reg/CLR}, {reg_wdata[24] u_spi/u_cfg/u_spi_din_be3/gen_bit_reg[0].u_bit_reg/data_out_reg/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_din_be3/gen_bit_reg[1].u_bit_reg/data_out_reg - 
nets: {data1[25] u_spi/u_cfg/u_spi_din_be3/gen_bit_reg[1].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_din_be3/gen_bit_reg[1].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_10_in u_spi/u_cfg/u_spi_din_be3/gen_bit_reg[1].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_din_be3/gen_bit_reg[1].u_bit_reg/data_out_reg/CLR}, {reg_wdata[25] u_spi/u_cfg/u_spi_din_be3/gen_bit_reg[1].u_bit_reg/data_out_reg/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_din_be3/gen_bit_reg[2].u_bit_reg/data_out_reg - 
nets: {data1[26] u_spi/u_cfg/u_spi_din_be3/gen_bit_reg[2].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_din_be3/gen_bit_reg[2].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_10_in u_spi/u_cfg/u_spi_din_be3/gen_bit_reg[2].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_din_be3/gen_bit_reg[2].u_bit_reg/data_out_reg/CLR}, {reg_wdata[26] u_spi/u_cfg/u_spi_din_be3/gen_bit_reg[2].u_bit_reg/data_out_reg/D}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_din_be3/gen_bit_reg[3].u_bit_reg/data_out_reg - 
nets: {data1[27] u_spi/u_cfg/u_spi_din_be3/gen_bit_reg[3].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_din_be3/gen_bit_reg[3].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_10_in u_spi/u_cfg/u_spi_din_be3/gen_bit_reg[3].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_din_be3/gen_bit_reg[3].u_bit_reg/data_out_reg/CLR}, {reg_wdata[27] u_spi/u_cfg/u_spi_din_be3/gen_bit_reg[3].u_bit_reg/data_out_reg/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_din_be3/gen_bit_reg[4].u_bit_reg/data_out_reg - 
nets: {data1[28] u_spi/u_cfg/u_spi_din_be3/gen_bit_reg[4].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_din_be3/gen_bit_reg[4].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_10_in u_spi/u_cfg/u_spi_din_be3/gen_bit_reg[4].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_din_be3/gen_bit_reg[4].u_bit_reg/data_out_reg/CLR}, {reg_wdata[28] u_spi/u_cfg/u_spi_din_be3/gen_bit_reg[4].u_bit_reg/data_out_reg/D}, 
BEL: SLICEM.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_din_be3/gen_bit_reg[5].u_bit_reg/data_out_reg - 
nets: {data1[29] u_spi/u_cfg/u_spi_din_be3/gen_bit_reg[5].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_din_be3/gen_bit_reg[5].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_10_in u_spi/u_cfg/u_spi_din_be3/gen_bit_reg[5].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_din_be3/gen_bit_reg[5].u_bit_reg/data_out_reg/CLR}, {reg_wdata[29] u_spi/u_cfg/u_spi_din_be3/gen_bit_reg[5].u_bit_reg/data_out_reg/D}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_din_be3/gen_bit_reg[6].u_bit_reg/data_out_reg - 
nets: {data1[30] u_spi/u_cfg/u_spi_din_be3/gen_bit_reg[6].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_din_be3/gen_bit_reg[6].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_10_in u_spi/u_cfg/u_spi_din_be3/gen_bit_reg[6].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_din_be3/gen_bit_reg[6].u_bit_reg/data_out_reg/CLR}, {reg_wdata[30] u_spi/u_cfg/u_spi_din_be3/gen_bit_reg[6].u_bit_reg/data_out_reg/D}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y60, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_cfg/u_spi_din_be3/gen_bit_reg[7].u_bit_reg/data_out_reg - 
nets: {data1[31] u_spi/u_cfg/u_spi_din_be3/gen_bit_reg[7].u_bit_reg/data_out_reg/Q}, {baud_clk_16x u_spi/u_cfg/u_spi_din_be3/gen_bit_reg[7].u_bit_reg/data_out_reg/C}, {u_spi/u_cfg/p_10_in u_spi/u_cfg/u_spi_din_be3/gen_bit_reg[7].u_bit_reg/data_out_reg/CE}, {sck_int_i_2_n_0 u_spi/u_cfg/u_spi_din_be3/gen_bit_reg[7].u_bit_reg/data_out_reg/CLR}, {reg_wdata[31] u_spi/u_cfg/u_spi_din_be3/gen_bit_reg[7].u_bit_reg/data_out_reg/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/FSM_sequential_spiif_cs[0]_i_2 - 
nets: {u_spi/u_spi_ctrl/FSM_sequential_spiif_cs[0]_i_2_n_0 u_spi/u_spi_ctrl/FSM_sequential_spiif_cs[0]_i_2/O}, {u_spi/u_spi_ctrl/spiif_cs__1[1] u_spi/u_spi_ctrl/FSM_sequential_spiif_cs[0]_i_2/I0}, {u_spi/u_spi_ctrl/spiif_cs__1[2] u_spi/u_spi_ctrl/FSM_sequential_spiif_cs[0]_i_2/I1}, {u_spi/cfg_op_req u_spi/u_spi_ctrl/FSM_sequential_spiif_cs[0]_i_2/I2}, {u_spi/u_spi_ctrl/spiif_cs__1[0] u_spi/u_spi_ctrl/FSM_sequential_spiif_cs[0]_i_2/I3}, {u_spi/cfg_op_type[0] u_spi/u_spi_ctrl/FSM_sequential_spiif_cs[0]_i_2/I4}, {u_spi/cfg_op_type[1] u_spi/u_spi_ctrl/FSM_sequential_spiif_cs[0]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h1154115411540054, 
LOC: SLICE_X77Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

u_spi/u_spi_ctrl/FSM_sequential_spiif_cs[1]_i_2 - 
nets: {u_spi/u_spi_ctrl/FSM_sequential_spiif_cs[1]_i_2_n_0 u_spi/u_spi_ctrl/FSM_sequential_spiif_cs[1]_i_2/O}, {u_spi/u_spi_ctrl/spiif_cs__1[1] u_spi/u_spi_ctrl/FSM_sequential_spiif_cs[1]_i_2/I0}, {u_spi/cfg_op_req u_spi/u_spi_ctrl/FSM_sequential_spiif_cs[1]_i_2/I1}, {u_spi/u_spi_ctrl/spiif_cs__1[2] u_spi/u_spi_ctrl/FSM_sequential_spiif_cs[1]_i_2/I2}, {u_spi/u_spi_ctrl/spiif_cs__1[0] u_spi/u_spi_ctrl/FSM_sequential_spiif_cs[1]_i_2/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'h4500, 
LOC: SLICE_X76Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

u_spi/u_spi_ctrl/FSM_sequential_spiif_cs[2]_i_2 - 
nets: {u_spi/u_spi_ctrl/FSM_sequential_spiif_cs[2]_i_2_n_0 u_spi/u_spi_ctrl/FSM_sequential_spiif_cs[2]_i_2/O}, {u_spi/u_spi_ctrl/spiif_cs__1[1] u_spi/u_spi_ctrl/FSM_sequential_spiif_cs[2]_i_2/I0}, {u_spi/cfg_op_req u_spi/u_spi_ctrl/FSM_sequential_spiif_cs[2]_i_2/I1}, {u_spi/u_spi_ctrl/spiif_cs__1[0] u_spi/u_spi_ctrl/FSM_sequential_spiif_cs[2]_i_2/I2}, {u_spi/u_spi_ctrl/spiif_cs1 u_spi/u_spi_ctrl/FSM_sequential_spiif_cs[2]_i_2/I3}, {u_spi/u_spi_ctrl/spiif_cs__1[2] u_spi/u_spi_ctrl/FSM_sequential_spiif_cs[2]_i_2/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hEFEAAAAA, 
LOC: SLICE_X76Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

u_spi/u_spi_ctrl/FSM_sequential_spiif_cs_reg[0] - 
nets: {u_spi/u_spi_ctrl/spiif_cs__1[0] u_spi/u_spi_ctrl/FSM_sequential_spiif_cs_reg[0]/Q}, {baud_clk_16x u_spi/u_spi_ctrl/FSM_sequential_spiif_cs_reg[0]/C}, {<const1> u_spi/u_spi_ctrl/FSM_sequential_spiif_cs_reg[0]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/FSM_sequential_spiif_cs_reg[0]/CLR}, {FSM_sequential_spiif_cs[0]_i_1_n_0 u_spi/u_spi_ctrl/FSM_sequential_spiif_cs_reg[0]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
KEEP: yes, 
LOC: SLICE_X77Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/FSM_sequential_spiif_cs_reg[1] - 
nets: {u_spi/u_spi_ctrl/spiif_cs__1[1] u_spi/u_spi_ctrl/FSM_sequential_spiif_cs_reg[1]/Q}, {baud_clk_16x u_spi/u_spi_ctrl/FSM_sequential_spiif_cs_reg[1]/C}, {<const1> u_spi/u_spi_ctrl/FSM_sequential_spiif_cs_reg[1]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/FSM_sequential_spiif_cs_reg[1]/CLR}, {FSM_sequential_spiif_cs[1]_i_1_n_0 u_spi/u_spi_ctrl/FSM_sequential_spiif_cs_reg[1]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
KEEP: yes, 
LOC: SLICE_X76Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/FSM_sequential_spiif_cs_reg[2] - 
nets: {u_spi/u_spi_ctrl/spiif_cs__1[2] u_spi/u_spi_ctrl/FSM_sequential_spiif_cs_reg[2]/Q}, {baud_clk_16x u_spi/u_spi_ctrl/FSM_sequential_spiif_cs_reg[2]/C}, {<const1> u_spi/u_spi_ctrl/FSM_sequential_spiif_cs_reg[2]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/FSM_sequential_spiif_cs_reg[2]/CLR}, {FSM_sequential_spiif_cs[2]_i_1_n_0 u_spi/u_spi_ctrl/FSM_sequential_spiif_cs_reg[2]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
KEEP: yes, 
LOC: SLICE_X77Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/byte_cnt - 
nets: {u_spi/u_spi_ctrl/byte_cnt__0 u_spi/u_spi_ctrl/byte_cnt/O}, {u_spi/u_spi_ctrl/spiif_cs__1[0] u_spi/u_spi_ctrl/byte_cnt/I0}, {u_spi/u_spi_ctrl/spiif_cs__1[1] u_spi/u_spi_ctrl/byte_cnt/I1}, {u_spi/u_spi_ctrl/sck_ne_reg_n_0 u_spi/u_spi_ctrl/byte_cnt/I2}, {byte_cnt_i_1_n_0 u_spi/u_spi_ctrl/byte_cnt/I3}, {u_spi/u_spi_ctrl/spiif_cs__1[2] u_spi/u_spi_ctrl/byte_cnt/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h00100000, 
LOC: SLICE_X75Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

u_spi/u_spi_ctrl/byte_cnt[0]_i_1 - 
nets: {u_spi/u_spi_ctrl/byte_cnt[0]_i_1_n_0 u_spi/u_spi_ctrl/byte_cnt[0]_i_1/O}, {u_spi/u_spi_ctrl/spiif_cs1 u_spi/u_spi_ctrl/byte_cnt[0]_i_1/I0}, {u_spi/u_spi_ctrl/spiif_cs__1[0] u_spi/u_spi_ctrl/byte_cnt[0]_i_1/I1}, {u_spi/u_spi_ctrl/spiif_cs__1[1] u_spi/u_spi_ctrl/byte_cnt[0]_i_1/I2}, {u_spi/u_spi_ctrl/spiif_cs__0 u_spi/u_spi_ctrl/byte_cnt[0]_i_1/I3}, {u_spi/u_spi_ctrl/spiif_cs__1[2] u_spi/u_spi_ctrl/byte_cnt[0]_i_1/I4}, {u_spi/u_spi_ctrl/byte_cnt_reg_n_0_[0] u_spi/u_spi_ctrl/byte_cnt[0]_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hFCFFFFFF01000000, 
LOC: SLICE_X75Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

u_spi/u_spi_ctrl/byte_cnt[1]_i_1 - 
nets: {u_spi/u_spi_ctrl/byte_cnt[1]_i_1_n_0 u_spi/u_spi_ctrl/byte_cnt[1]_i_1/O}, {u_spi/u_spi_ctrl/byte_cnt_reg_n_0_[2] u_spi/u_spi_ctrl/byte_cnt[1]_i_1/I0}, {cfg_transfer_size[1] u_spi/u_spi_ctrl/byte_cnt[1]_i_1/I1}, {u_spi/u_spi_ctrl/byte_cnt_reg_n_0_[0] u_spi/u_spi_ctrl/byte_cnt[1]_i_1/I2}, {cfg_transfer_size[0] u_spi/u_spi_ctrl/byte_cnt[1]_i_1/I3}, {u_spi/u_spi_ctrl/byte_cnt__0 u_spi/u_spi_ctrl/byte_cnt[1]_i_1/I4}, {u_spi/u_spi_ctrl/byte_cnt_reg_n_0_[1] u_spi/u_spi_ctrl/byte_cnt[1]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h0F0BFFFFE0F00000, 
LOC: SLICE_X74Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

u_spi/u_spi_ctrl/byte_cnt[2]_i_1 - 
nets: {u_spi/u_spi_ctrl/byte_cnt[2]_i_1_n_0 u_spi/u_spi_ctrl/byte_cnt[2]_i_1/O}, {cfg_transfer_size[1] u_spi/u_spi_ctrl/byte_cnt[2]_i_1/I0}, {u_spi/u_spi_ctrl/byte_cnt_reg_n_0_[1] u_spi/u_spi_ctrl/byte_cnt[2]_i_1/I1}, {u_spi/u_spi_ctrl/byte_cnt_reg_n_0_[0] u_spi/u_spi_ctrl/byte_cnt[2]_i_1/I2}, {cfg_transfer_size[0] u_spi/u_spi_ctrl/byte_cnt[2]_i_1/I3}, {u_spi/u_spi_ctrl/byte_cnt__0 u_spi/u_spi_ctrl/byte_cnt[2]_i_1/I4}, {u_spi/u_spi_ctrl/byte_cnt_reg_n_0_[2] u_spi/u_spi_ctrl/byte_cnt[2]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h3F3FFFFF40C00000, 
LOC: SLICE_X74Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

u_spi/u_spi_ctrl/byte_cnt_reg[0] - 
nets: {u_spi/u_spi_ctrl/byte_cnt_reg_n_0_[0] u_spi/u_spi_ctrl/byte_cnt_reg[0]/Q}, {baud_clk_16x u_spi/u_spi_ctrl/byte_cnt_reg[0]/C}, {<const1> u_spi/u_spi_ctrl/byte_cnt_reg[0]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/byte_cnt_reg[0]/CLR}, {u_spi/u_spi_ctrl/byte_cnt[0]_i_1_n_0 u_spi/u_spi_ctrl/byte_cnt_reg[0]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/byte_cnt_reg[1] - 
nets: {u_spi/u_spi_ctrl/byte_cnt_reg_n_0_[1] u_spi/u_spi_ctrl/byte_cnt_reg[1]/Q}, {baud_clk_16x u_spi/u_spi_ctrl/byte_cnt_reg[1]/C}, {<const1> u_spi/u_spi_ctrl/byte_cnt_reg[1]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/byte_cnt_reg[1]/CLR}, {u_spi/u_spi_ctrl/byte_cnt[1]_i_1_n_0 u_spi/u_spi_ctrl/byte_cnt_reg[1]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/byte_cnt_reg[2] - 
nets: {u_spi/u_spi_ctrl/byte_cnt_reg_n_0_[2] u_spi/u_spi_ctrl/byte_cnt_reg[2]/Q}, {baud_clk_16x u_spi/u_spi_ctrl/byte_cnt_reg[2]/C}, {<const1> u_spi/u_spi_ctrl/byte_cnt_reg[2]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/byte_cnt_reg[2]/CLR}, {u_spi/u_spi_ctrl/byte_cnt[2]_i_1_n_0 u_spi/u_spi_ctrl/byte_cnt_reg[2]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/cfg_dataout_reg[0] - 
nets: {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[0] u_spi/u_spi_ctrl/cfg_dataout_reg[0]/Q}, {baud_clk_16x u_spi/u_spi_ctrl/cfg_dataout_reg[0]/C}, {cfg_dataout[7]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[0]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[0]/CLR}, {cfg_dataout[24]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[0]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/cfg_dataout_reg[10] - 
nets: {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[10] u_spi/u_spi_ctrl/cfg_dataout_reg[10]/Q}, {baud_clk_16x u_spi/u_spi_ctrl/cfg_dataout_reg[10]/C}, {cfg_dataout[15]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[10]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[10]/CLR}, {cfg_dataout[26]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[10]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y59, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/cfg_dataout_reg[11] - 
nets: {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[11] u_spi/u_spi_ctrl/cfg_dataout_reg[11]/Q}, {baud_clk_16x u_spi/u_spi_ctrl/cfg_dataout_reg[11]/C}, {cfg_dataout[15]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[11]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[11]/CLR}, {cfg_dataout[27]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[11]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y59, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/cfg_dataout_reg[12] - 
nets: {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[12] u_spi/u_spi_ctrl/cfg_dataout_reg[12]/Q}, {baud_clk_16x u_spi/u_spi_ctrl/cfg_dataout_reg[12]/C}, {cfg_dataout[15]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[12]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[12]/CLR}, {cfg_dataout[28]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[12]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y59, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/cfg_dataout_reg[13] - 
nets: {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[13] u_spi/u_spi_ctrl/cfg_dataout_reg[13]/Q}, {baud_clk_16x u_spi/u_spi_ctrl/cfg_dataout_reg[13]/C}, {cfg_dataout[15]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[13]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[13]/CLR}, {cfg_dataout[29]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[13]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/cfg_dataout_reg[14] - 
nets: {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[14] u_spi/u_spi_ctrl/cfg_dataout_reg[14]/Q}, {baud_clk_16x u_spi/u_spi_ctrl/cfg_dataout_reg[14]/C}, {cfg_dataout[15]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[14]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[14]/CLR}, {cfg_dataout[30]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[14]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/cfg_dataout_reg[15] - 
nets: {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[15] u_spi/u_spi_ctrl/cfg_dataout_reg[15]/Q}, {baud_clk_16x u_spi/u_spi_ctrl/cfg_dataout_reg[15]/C}, {cfg_dataout[15]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[15]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[15]/CLR}, {cfg_dataout[31]_i_2_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[15]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/cfg_dataout_reg[16] - 
nets: {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[16] u_spi/u_spi_ctrl/cfg_dataout_reg[16]/Q}, {baud_clk_16x u_spi/u_spi_ctrl/cfg_dataout_reg[16]/C}, {cfg_dataout[23]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[16]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[16]/CLR}, {cfg_dataout[24]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[16]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y59, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/cfg_dataout_reg[17] - 
nets: {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[17] u_spi/u_spi_ctrl/cfg_dataout_reg[17]/Q}, {baud_clk_16x u_spi/u_spi_ctrl/cfg_dataout_reg[17]/C}, {cfg_dataout[23]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[17]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[17]/CLR}, {cfg_dataout[25]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[17]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y59, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/cfg_dataout_reg[18] - 
nets: {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[18] u_spi/u_spi_ctrl/cfg_dataout_reg[18]/Q}, {baud_clk_16x u_spi/u_spi_ctrl/cfg_dataout_reg[18]/C}, {cfg_dataout[23]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[18]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[18]/CLR}, {cfg_dataout[26]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[18]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y59, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/cfg_dataout_reg[19] - 
nets: {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[19] u_spi/u_spi_ctrl/cfg_dataout_reg[19]/Q}, {baud_clk_16x u_spi/u_spi_ctrl/cfg_dataout_reg[19]/C}, {cfg_dataout[23]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[19]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[19]/CLR}, {cfg_dataout[27]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[19]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y59, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/cfg_dataout_reg[1] - 
nets: {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[1] u_spi/u_spi_ctrl/cfg_dataout_reg[1]/Q}, {baud_clk_16x u_spi/u_spi_ctrl/cfg_dataout_reg[1]/C}, {cfg_dataout[7]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[1]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[1]/CLR}, {cfg_dataout[25]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[1]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/cfg_dataout_reg[20] - 
nets: {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[20] u_spi/u_spi_ctrl/cfg_dataout_reg[20]/Q}, {baud_clk_16x u_spi/u_spi_ctrl/cfg_dataout_reg[20]/C}, {cfg_dataout[23]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[20]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[20]/CLR}, {cfg_dataout[28]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[20]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y59, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/cfg_dataout_reg[21] - 
nets: {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[21] u_spi/u_spi_ctrl/cfg_dataout_reg[21]/Q}, {baud_clk_16x u_spi/u_spi_ctrl/cfg_dataout_reg[21]/C}, {cfg_dataout[23]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[21]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[21]/CLR}, {cfg_dataout[29]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[21]/D}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y59, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/cfg_dataout_reg[22] - 
nets: {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[22] u_spi/u_spi_ctrl/cfg_dataout_reg[22]/Q}, {baud_clk_16x u_spi/u_spi_ctrl/cfg_dataout_reg[22]/C}, {cfg_dataout[23]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[22]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[22]/CLR}, {cfg_dataout[30]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[22]/D}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y59, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/cfg_dataout_reg[23] - 
nets: {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[23] u_spi/u_spi_ctrl/cfg_dataout_reg[23]/Q}, {baud_clk_16x u_spi/u_spi_ctrl/cfg_dataout_reg[23]/C}, {cfg_dataout[23]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[23]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[23]/CLR}, {cfg_dataout[31]_i_2_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[23]/D}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y59, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/cfg_dataout_reg[24] - 
nets: {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[24] u_spi/u_spi_ctrl/cfg_dataout_reg[24]/Q}, {baud_clk_16x u_spi/u_spi_ctrl/cfg_dataout_reg[24]/C}, {cfg_dataout[31]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[24]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[24]/CLR}, {cfg_dataout[24]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[24]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/cfg_dataout_reg[25] - 
nets: {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[25] u_spi/u_spi_ctrl/cfg_dataout_reg[25]/Q}, {baud_clk_16x u_spi/u_spi_ctrl/cfg_dataout_reg[25]/C}, {cfg_dataout[31]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[25]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[25]/CLR}, {cfg_dataout[25]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[25]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/cfg_dataout_reg[26] - 
nets: {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[26] u_spi/u_spi_ctrl/cfg_dataout_reg[26]/Q}, {baud_clk_16x u_spi/u_spi_ctrl/cfg_dataout_reg[26]/C}, {cfg_dataout[31]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[26]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[26]/CLR}, {cfg_dataout[26]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[26]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/cfg_dataout_reg[27] - 
nets: {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[27] u_spi/u_spi_ctrl/cfg_dataout_reg[27]/Q}, {baud_clk_16x u_spi/u_spi_ctrl/cfg_dataout_reg[27]/C}, {cfg_dataout[31]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[27]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[27]/CLR}, {cfg_dataout[27]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[27]/D}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/cfg_dataout_reg[28] - 
nets: {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[28] u_spi/u_spi_ctrl/cfg_dataout_reg[28]/Q}, {baud_clk_16x u_spi/u_spi_ctrl/cfg_dataout_reg[28]/C}, {cfg_dataout[31]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[28]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[28]/CLR}, {cfg_dataout[28]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[28]/D}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/cfg_dataout_reg[29] - 
nets: {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[29] u_spi/u_spi_ctrl/cfg_dataout_reg[29]/Q}, {baud_clk_16x u_spi/u_spi_ctrl/cfg_dataout_reg[29]/C}, {cfg_dataout[31]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[29]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[29]/CLR}, {cfg_dataout[29]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[29]/D}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/cfg_dataout_reg[2] - 
nets: {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[2] u_spi/u_spi_ctrl/cfg_dataout_reg[2]/Q}, {baud_clk_16x u_spi/u_spi_ctrl/cfg_dataout_reg[2]/C}, {cfg_dataout[7]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[2]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[2]/CLR}, {cfg_dataout[26]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[2]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/cfg_dataout_reg[30] - 
nets: {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[30] u_spi/u_spi_ctrl/cfg_dataout_reg[30]/Q}, {baud_clk_16x u_spi/u_spi_ctrl/cfg_dataout_reg[30]/C}, {cfg_dataout[31]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[30]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[30]/CLR}, {cfg_dataout[30]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[30]/D}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/cfg_dataout_reg[31] - 
nets: {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[31] u_spi/u_spi_ctrl/cfg_dataout_reg[31]/Q}, {baud_clk_16x u_spi/u_spi_ctrl/cfg_dataout_reg[31]/C}, {cfg_dataout[31]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[31]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[31]/CLR}, {cfg_dataout[31]_i_2_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[31]/D}, 
BEL: SLICEM.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/cfg_dataout_reg[3] - 
nets: {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[3] u_spi/u_spi_ctrl/cfg_dataout_reg[3]/Q}, {baud_clk_16x u_spi/u_spi_ctrl/cfg_dataout_reg[3]/C}, {cfg_dataout[7]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[3]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[3]/CLR}, {cfg_dataout[27]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[3]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/cfg_dataout_reg[4] - 
nets: {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[4] u_spi/u_spi_ctrl/cfg_dataout_reg[4]/Q}, {baud_clk_16x u_spi/u_spi_ctrl/cfg_dataout_reg[4]/C}, {cfg_dataout[7]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[4]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[4]/CLR}, {cfg_dataout[28]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[4]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/cfg_dataout_reg[5] - 
nets: {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[5] u_spi/u_spi_ctrl/cfg_dataout_reg[5]/Q}, {baud_clk_16x u_spi/u_spi_ctrl/cfg_dataout_reg[5]/C}, {cfg_dataout[7]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[5]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[5]/CLR}, {cfg_dataout[29]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[5]/D}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/cfg_dataout_reg[6] - 
nets: {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[6] u_spi/u_spi_ctrl/cfg_dataout_reg[6]/Q}, {baud_clk_16x u_spi/u_spi_ctrl/cfg_dataout_reg[6]/C}, {cfg_dataout[7]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[6]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[6]/CLR}, {cfg_dataout[30]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[6]/D}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/cfg_dataout_reg[7] - 
nets: {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[7] u_spi/u_spi_ctrl/cfg_dataout_reg[7]/Q}, {baud_clk_16x u_spi/u_spi_ctrl/cfg_dataout_reg[7]/C}, {cfg_dataout[7]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[7]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[7]/CLR}, {cfg_dataout[31]_i_2_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[7]/D}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/cfg_dataout_reg[8] - 
nets: {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[8] u_spi/u_spi_ctrl/cfg_dataout_reg[8]/Q}, {baud_clk_16x u_spi/u_spi_ctrl/cfg_dataout_reg[8]/C}, {cfg_dataout[15]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[8]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[8]/CLR}, {cfg_dataout[24]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[8]/D}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y59, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/cfg_dataout_reg[9] - 
nets: {u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[9] u_spi/u_spi_ctrl/cfg_dataout_reg[9]/Q}, {baud_clk_16x u_spi/u_spi_ctrl/cfg_dataout_reg[9]/C}, {cfg_dataout[15]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[9]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[9]/CLR}, {cfg_dataout[25]_i_1_n_0 u_spi/u_spi_ctrl/cfg_dataout_reg[9]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/clk_cnt_reg[0] - 
nets: {u_spi/u_spi_ctrl/clk_cnt_reg_n_0_[0] u_spi/u_spi_ctrl/clk_cnt_reg[0]/Q}, {baud_clk_16x u_spi/u_spi_ctrl/clk_cnt_reg[0]/C}, {<const1> u_spi/u_spi_ctrl/clk_cnt_reg[0]/CE}, {clk_cnt[0]_i_1_n_0 u_spi/u_spi_ctrl/clk_cnt_reg[0]/D}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/clk_cnt_reg[0]/PRE}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X78Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u_spi/u_spi_ctrl/clk_cnt_reg[1] - 
nets: {u_spi/u_spi_ctrl/clk_cnt_reg_n_0_[1] u_spi/u_spi_ctrl/clk_cnt_reg[1]/Q}, {baud_clk_16x u_spi/u_spi_ctrl/clk_cnt_reg[1]/C}, {<const1> u_spi/u_spi_ctrl/clk_cnt_reg[1]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/clk_cnt_reg[1]/CLR}, {clk_cnt[1]_i_1_n_0 u_spi/u_spi_ctrl/clk_cnt_reg[1]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X78Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/clk_cnt_reg[2] - 
nets: {u_spi/u_spi_ctrl/clk_cnt_reg_n_0_[2] u_spi/u_spi_ctrl/clk_cnt_reg[2]/Q}, {baud_clk_16x u_spi/u_spi_ctrl/clk_cnt_reg[2]/C}, {<const1> u_spi/u_spi_ctrl/clk_cnt_reg[2]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/clk_cnt_reg[2]/CLR}, {clk_cnt[2]_i_1_n_0 u_spi/u_spi_ctrl/clk_cnt_reg[2]/D}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X78Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/clk_cnt_reg[3] - 
nets: {u_spi/u_spi_ctrl/clk_cnt_reg_n_0_[3] u_spi/u_spi_ctrl/clk_cnt_reg[3]/Q}, {baud_clk_16x u_spi/u_spi_ctrl/clk_cnt_reg[3]/C}, {<const1> u_spi/u_spi_ctrl/clk_cnt_reg[3]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/clk_cnt_reg[3]/CLR}, {clk_cnt[3]_i_1_n_0 u_spi/u_spi_ctrl/clk_cnt_reg[3]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X78Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/clk_cnt_reg[4] - 
nets: {u_spi/u_spi_ctrl/clk_cnt_reg_n_0_[4] u_spi/u_spi_ctrl/clk_cnt_reg[4]/Q}, {baud_clk_16x u_spi/u_spi_ctrl/clk_cnt_reg[4]/C}, {<const1> u_spi/u_spi_ctrl/clk_cnt_reg[4]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/clk_cnt_reg[4]/CLR}, {clk_cnt[4]_i_1_n_0 u_spi/u_spi_ctrl/clk_cnt_reg[4]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/clk_cnt_reg[5] - 
nets: {u_spi/u_spi_ctrl/clk_cnt_reg_n_0_[5] u_spi/u_spi_ctrl/clk_cnt_reg[5]/Q}, {baud_clk_16x u_spi/u_spi_ctrl/clk_cnt_reg[5]/C}, {<const1> u_spi/u_spi_ctrl/clk_cnt_reg[5]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/clk_cnt_reg[5]/CLR}, {clk_cnt[5]_i_1_n_0 u_spi/u_spi_ctrl/clk_cnt_reg[5]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/clr_sck_cnt_inferred__0 - 
nets: {u_spi/u_spi_ctrl/clr_sck_cnt_inferred__0_n_0 u_spi/u_spi_ctrl/clr_sck_cnt_inferred__0/O}, {clr_sck_cnt_inferred__0_i_1_n_0 u_spi/u_spi_ctrl/clr_sck_cnt_inferred__0/I0}, {u_spi/u_spi_ctrl/spiif_cs__1[0] u_spi/u_spi_ctrl/clr_sck_cnt_inferred__0/I1}, {u_spi/u_spi_ctrl/spiif_cs__1[1] u_spi/u_spi_ctrl/clr_sck_cnt_inferred__0/I2}, {byte_cnt_i_1_n_0 u_spi/u_spi_ctrl/clr_sck_cnt_inferred__0/I3}, {u_spi/u_spi_ctrl/spiif_cs__1[2] u_spi/u_spi_ctrl/clr_sck_cnt_inferred__0/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h00AFA3AF, 
LOC: SLICE_X77Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

u_spi/u_spi_ctrl/clr_sck_cnt_reg - 
nets: {clr_sck_cnt u_spi/u_spi_ctrl/clr_sck_cnt_reg/Q}, {baud_clk_16x u_spi/u_spi_ctrl/clr_sck_cnt_reg/C}, {<const1> u_spi/u_spi_ctrl/clr_sck_cnt_reg/CE}, {clr_sck_cnt_i_1_n_0 u_spi/u_spi_ctrl/clr_sck_cnt_reg/D}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/clr_sck_cnt_reg/PRE}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X77Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u_spi/u_spi_ctrl/cs_int_n_reg - 
nets: {u_spi/cs_int_n u_spi/u_spi_ctrl/cs_int_n_reg/Q}, {baud_clk_16x u_spi/u_spi_ctrl/cs_int_n_reg/C}, {<const1> u_spi/u_spi_ctrl/cs_int_n_reg/CE}, {cs_int_n_i_1_n_0 u_spi/u_spi_ctrl/cs_int_n_reg/D}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/cs_int_n_reg/PRE}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X75Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

u_spi/u_spi_ctrl/load_byte_reg - 
nets: {u_spi/load_byte u_spi/u_spi_ctrl/load_byte_reg/Q}, {baud_clk_16x u_spi/u_spi_ctrl/load_byte_reg/C}, {<const1> u_spi/u_spi_ctrl/load_byte_reg/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/load_byte_reg/CLR}, {load_byte_i_1_n_0 u_spi/u_spi_ctrl/load_byte_reg/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/op_done_reg - 
nets: {u_spi/hware_op_done u_spi/u_spi_ctrl/op_done_reg/Q}, {baud_clk_16x u_spi/u_spi_ctrl/op_done_reg/C}, {<const1> u_spi/u_spi_ctrl/op_done_reg/CE}, {op_done_i_1_n_0 u_spi/u_spi_ctrl/op_done_reg/D}, {<const0> u_spi/u_spi_ctrl/op_done_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y67, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

u_spi/u_spi_ctrl/sck_cnt_reg[0] - 
nets: {u_spi/u_spi_ctrl/sck_cnt_reg__0[0] u_spi/u_spi_ctrl/sck_cnt_reg[0]/Q}, {baud_clk_16x u_spi/u_spi_ctrl/sck_cnt_reg[0]/C}, {u_spi/u_spi_ctrl/sck_ne_reg_n_0 u_spi/u_spi_ctrl/sck_cnt_reg[0]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/sck_cnt_reg[0]/CLR}, {p_0_in__0[0] u_spi/u_spi_ctrl/sck_cnt_reg[0]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X78Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/sck_cnt_reg[1] - 
nets: {u_spi/u_spi_ctrl/sck_cnt_reg__0[1] u_spi/u_spi_ctrl/sck_cnt_reg[1]/Q}, {baud_clk_16x u_spi/u_spi_ctrl/sck_cnt_reg[1]/C}, {u_spi/u_spi_ctrl/sck_ne_reg_n_0 u_spi/u_spi_ctrl/sck_cnt_reg[1]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/sck_cnt_reg[1]/CLR}, {p_0_in__0[1] u_spi/u_spi_ctrl/sck_cnt_reg[1]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X79Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/sck_cnt_reg[2] - 
nets: {u_spi/u_spi_ctrl/sck_cnt_reg__0[2] u_spi/u_spi_ctrl/sck_cnt_reg[2]/Q}, {baud_clk_16x u_spi/u_spi_ctrl/sck_cnt_reg[2]/C}, {u_spi/u_spi_ctrl/sck_ne_reg_n_0 u_spi/u_spi_ctrl/sck_cnt_reg[2]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/sck_cnt_reg[2]/CLR}, {sck_cnt[2]_i_1_n_0 u_spi/u_spi_ctrl/sck_cnt_reg[2]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X78Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/sck_cnt_reg[3] - 
nets: {u_spi/u_spi_ctrl/sck_cnt_reg__0[3] u_spi/u_spi_ctrl/sck_cnt_reg[3]/Q}, {baud_clk_16x u_spi/u_spi_ctrl/sck_cnt_reg[3]/C}, {u_spi/u_spi_ctrl/sck_ne_reg_n_0 u_spi/u_spi_ctrl/sck_cnt_reg[3]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/sck_cnt_reg[3]/CLR}, {sck_cnt[3]_i_1_n_0 u_spi/u_spi_ctrl/sck_cnt_reg[3]/D}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X78Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/sck_cnt_reg[4] - 
nets: {u_spi/u_spi_ctrl/sck_cnt_reg__0[4] u_spi/u_spi_ctrl/sck_cnt_reg[4]/Q}, {baud_clk_16x u_spi/u_spi_ctrl/sck_cnt_reg[4]/C}, {u_spi/u_spi_ctrl/sck_ne_reg_n_0 u_spi/u_spi_ctrl/sck_cnt_reg[4]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/sck_cnt_reg[4]/CLR}, {p_0_in__0[4] u_spi/u_spi_ctrl/sck_cnt_reg[4]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X78Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/sck_cnt_reg[5] - 
nets: {u_spi/u_spi_ctrl/sck_cnt_reg__0[5] u_spi/u_spi_ctrl/sck_cnt_reg[5]/Q}, {baud_clk_16x u_spi/u_spi_ctrl/sck_cnt_reg[5]/C}, {u_spi/u_spi_ctrl/sck_ne_reg_n_0 u_spi/u_spi_ctrl/sck_cnt_reg[5]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/sck_cnt_reg[5]/CLR}, {sck_cnt[5]_i_1_n_0 u_spi/u_spi_ctrl/sck_cnt_reg[5]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X79Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/sck_int_reg - 
nets: {sck u_spi/u_spi_ctrl/sck_int_reg/Q}, {baud_clk_16x u_spi/u_spi_ctrl/sck_int_reg/C}, {<const1> u_spi/u_spi_ctrl/sck_int_reg/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/sck_int_reg/CLR}, {sck_int_i_1_n_0 u_spi/u_spi_ctrl/sck_int_reg/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/sck_ne_reg - 
nets: {u_spi/u_spi_ctrl/sck_ne_reg_n_0 u_spi/u_spi_ctrl/sck_ne_reg/Q}, {baud_clk_16x u_spi/u_spi_ctrl/sck_ne_reg/C}, {<const1> u_spi/u_spi_ctrl/sck_ne_reg/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/sck_ne_reg/CLR}, {sck_ne_i_1_n_0 u_spi/u_spi_ctrl/sck_ne_reg/D}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/sck_out_en_reg - 
nets: {u_spi/u_spi_ctrl/sck_out_en_reg_n_0 u_spi/u_spi_ctrl/sck_out_en_reg/Q}, {baud_clk_16x u_spi/u_spi_ctrl/sck_out_en_reg/C}, {<const1> u_spi/u_spi_ctrl/sck_out_en_reg/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/sck_out_en_reg/CLR}, {sck_out_en_i_1_n_0 u_spi/u_spi_ctrl/sck_out_en_reg/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/sck_pe_reg - 
nets: {u_spi/sck_pe u_spi/u_spi_ctrl/sck_pe_reg/Q}, {baud_clk_16x u_spi/u_spi_ctrl/sck_pe_reg/C}, {<const1> u_spi/u_spi_ctrl/sck_pe_reg/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/sck_pe_reg/CLR}, {sck_pe_i_1_n_0 u_spi/u_spi_ctrl/sck_pe_reg/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y66, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/shift_enb_reg - 
nets: {u_spi/u_spi_ctrl/shift_enb_reg_n_0 u_spi/u_spi_ctrl/shift_enb_reg/Q}, {baud_clk_16x u_spi/u_spi_ctrl/shift_enb_reg/C}, {<const1> u_spi/u_spi_ctrl/shift_enb_reg/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/shift_enb_reg/CLR}, {shift_enb_i_1_n_0 u_spi/u_spi_ctrl/shift_enb_reg/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/shift_in_reg - 
nets: {u_spi/shift_in u_spi/u_spi_ctrl/shift_in_reg/Q}, {baud_clk_16x u_spi/u_spi_ctrl/shift_in_reg/C}, {<const1> u_spi/u_spi_ctrl/shift_in_reg/CE}, {sck_int_i_2_n_0 u_spi/u_spi_ctrl/shift_in_reg/CLR}, {shift_in_i_1_n_0 u_spi/u_spi_ctrl/shift_in_reg/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_ctrl/spiif_cs - 
nets: {u_spi/u_spi_ctrl/spiif_cs_n_0 u_spi/u_spi_ctrl/spiif_cs/O}, {u_spi/u_spi_ctrl/spiif_cs__1[2] u_spi/u_spi_ctrl/spiif_cs/I0}, {u_spi/u_spi_ctrl/sck_ne_reg_n_0 u_spi/u_spi_ctrl/spiif_cs/I1}, {byte_cnt_i_1_n_0 u_spi/u_spi_ctrl/spiif_cs/I2}, {u_spi/u_spi_ctrl/spiif_cs__1[0] u_spi/u_spi_ctrl/spiif_cs/I3}, {u_spi/cfg_op_req u_spi/u_spi_ctrl/spiif_cs/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h045DAE5D, 
LOC: SLICE_X76Y65, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

u_spi/u_spi_if/si_reg_reg[0] - 
nets: {u_spi/byte_in[0] u_spi/u_spi_if/si_reg_reg[0]/Q}, {baud_clk_16x u_spi/u_spi_if/si_reg_reg[0]/C}, {si_reg[7]_i_1_n_0 u_spi/u_spi_if/si_reg_reg[0]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_if/si_reg_reg[0]/CLR}, {si u_spi/u_spi_if/si_reg_reg[0]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X79Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_if/si_reg_reg[1] - 
nets: {u_spi/byte_in[1] u_spi/u_spi_if/si_reg_reg[1]/Q}, {baud_clk_16x u_spi/u_spi_if/si_reg_reg[1]/C}, {si_reg[7]_i_1_n_0 u_spi/u_spi_if/si_reg_reg[1]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_if/si_reg_reg[1]/CLR}, {u_spi/byte_in[0] u_spi/u_spi_if/si_reg_reg[1]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X79Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_if/si_reg_reg[2] - 
nets: {u_spi/byte_in[2] u_spi/u_spi_if/si_reg_reg[2]/Q}, {baud_clk_16x u_spi/u_spi_if/si_reg_reg[2]/C}, {si_reg[7]_i_1_n_0 u_spi/u_spi_if/si_reg_reg[2]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_if/si_reg_reg[2]/CLR}, {u_spi/byte_in[1] u_spi/u_spi_if/si_reg_reg[2]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X78Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_if/si_reg_reg[3] - 
nets: {u_spi/byte_in[3] u_spi/u_spi_if/si_reg_reg[3]/Q}, {baud_clk_16x u_spi/u_spi_if/si_reg_reg[3]/C}, {si_reg[7]_i_1_n_0 u_spi/u_spi_if/si_reg_reg[3]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_if/si_reg_reg[3]/CLR}, {u_spi/byte_in[2] u_spi/u_spi_if/si_reg_reg[3]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X78Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_if/si_reg_reg[4] - 
nets: {u_spi/byte_in[4] u_spi/u_spi_if/si_reg_reg[4]/Q}, {baud_clk_16x u_spi/u_spi_if/si_reg_reg[4]/C}, {si_reg[7]_i_1_n_0 u_spi/u_spi_if/si_reg_reg[4]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_if/si_reg_reg[4]/CLR}, {u_spi/byte_in[3] u_spi/u_spi_if/si_reg_reg[4]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X78Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_if/si_reg_reg[5] - 
nets: {u_spi/byte_in[5] u_spi/u_spi_if/si_reg_reg[5]/Q}, {baud_clk_16x u_spi/u_spi_if/si_reg_reg[5]/C}, {si_reg[7]_i_1_n_0 u_spi/u_spi_if/si_reg_reg[5]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_if/si_reg_reg[5]/CLR}, {u_spi/byte_in[4] u_spi/u_spi_if/si_reg_reg[5]/D}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X78Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_if/si_reg_reg[6] - 
nets: {u_spi/byte_in[6] u_spi/u_spi_if/si_reg_reg[6]/Q}, {baud_clk_16x u_spi/u_spi_if/si_reg_reg[6]/C}, {si_reg[7]_i_1_n_0 u_spi/u_spi_if/si_reg_reg[6]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_if/si_reg_reg[6]/CLR}, {u_spi/byte_in[5] u_spi/u_spi_if/si_reg_reg[6]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_if/si_reg_reg[7] - 
nets: {u_spi/byte_in[7] u_spi/u_spi_if/si_reg_reg[7]/Q}, {baud_clk_16x u_spi/u_spi_if/si_reg_reg[7]/C}, {si_reg[7]_i_1_n_0 u_spi/u_spi_if/si_reg_reg[7]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_if/si_reg_reg[7]/CLR}, {u_spi/byte_in[6] u_spi/u_spi_if/si_reg_reg[7]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y61, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_if/so_reg - 
nets: {so u_spi/u_spi_if/so_reg/Q}, {baud_clk_16x u_spi/u_spi_if/so_reg/C}, {<const1> u_spi/u_spi_if/so_reg/CE}, {sck_int_i_2_n_0 u_spi/u_spi_if/so_reg/CLR}, {so_i_1__0_n_0 u_spi/u_spi_if/so_reg/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y64, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_if/so_reg_reg[0] - 
nets: {u_spi/u_spi_if/so_reg_reg_n_0_[0] u_spi/u_spi_if/so_reg_reg[0]/Q}, {baud_clk_16x u_spi/u_spi_if/so_reg_reg[0]/C}, {so_reg[7]_i_1_n_0 u_spi/u_spi_if/so_reg_reg[0]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_if/so_reg_reg[0]/CLR}, {so_reg[0]_i_1_n_0 u_spi/u_spi_if/so_reg_reg[0]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_if/so_reg_reg[1] - 
nets: {u_spi/u_spi_if/so_reg_reg_n_0_[1] u_spi/u_spi_if/so_reg_reg[1]/Q}, {baud_clk_16x u_spi/u_spi_if/so_reg_reg[1]/C}, {so_reg[7]_i_1_n_0 u_spi/u_spi_if/so_reg_reg[1]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_if/so_reg_reg[1]/CLR}, {so_reg[1]_i_1_n_0 u_spi/u_spi_if/so_reg_reg[1]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_if/so_reg_reg[2] - 
nets: {u_spi/u_spi_if/so_reg_reg_n_0_[2] u_spi/u_spi_if/so_reg_reg[2]/Q}, {baud_clk_16x u_spi/u_spi_if/so_reg_reg[2]/C}, {so_reg[7]_i_1_n_0 u_spi/u_spi_if/so_reg_reg[2]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_if/so_reg_reg[2]/CLR}, {so_reg[2]_i_1_n_0 u_spi/u_spi_if/so_reg_reg[2]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y62, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_if/so_reg_reg[3] - 
nets: {u_spi/u_spi_if/so_reg_reg_n_0_[3] u_spi/u_spi_if/so_reg_reg[3]/Q}, {baud_clk_16x u_spi/u_spi_if/so_reg_reg[3]/C}, {so_reg[7]_i_1_n_0 u_spi/u_spi_if/so_reg_reg[3]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_if/so_reg_reg[3]/CLR}, {so_reg[3]_i_1_n_0 u_spi/u_spi_if/so_reg_reg[3]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_if/so_reg_reg[4] - 
nets: {u_spi/u_spi_if/so_reg_reg_n_0_[4] u_spi/u_spi_if/so_reg_reg[4]/Q}, {baud_clk_16x u_spi/u_spi_if/so_reg_reg[4]/C}, {so_reg[7]_i_1_n_0 u_spi/u_spi_if/so_reg_reg[4]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_if/so_reg_reg[4]/CLR}, {so_reg[4]_i_1_n_0 u_spi/u_spi_if/so_reg_reg[4]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y59, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_if/so_reg_reg[5] - 
nets: {u_spi/u_spi_if/so_reg_reg_n_0_[5] u_spi/u_spi_if/so_reg_reg[5]/Q}, {baud_clk_16x u_spi/u_spi_if/so_reg_reg[5]/C}, {so_reg[7]_i_1_n_0 u_spi/u_spi_if/so_reg_reg[5]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_if/so_reg_reg[5]/CLR}, {so_reg[5]_i_1_n_0 u_spi/u_spi_if/so_reg_reg[5]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_if/so_reg_reg[6] - 
nets: {u_spi/u_spi_if/so_reg_reg_n_0_[6] u_spi/u_spi_if/so_reg_reg[6]/Q}, {baud_clk_16x u_spi/u_spi_if/so_reg_reg[6]/C}, {so_reg[7]_i_1_n_0 u_spi/u_spi_if/so_reg_reg[6]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_if/so_reg_reg[6]/CLR}, {so_reg[6]_i_1_n_0 u_spi/u_spi_if/so_reg_reg[6]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

u_spi/u_spi_if/so_reg_reg[7] - 
nets: {p_0_in u_spi/u_spi_if/so_reg_reg[7]/Q}, {baud_clk_16x u_spi/u_spi_if/so_reg_reg[7]/C}, {so_reg[7]_i_1_n_0 u_spi/u_spi_if/so_reg_reg[7]/CE}, {sck_int_i_2_n_0 u_spi/u_spi_if/so_reg_reg[7]/CLR}, {so_reg[7]_i_2_n_0 u_spi/u_spi_if/so_reg_reg[7]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y63, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 


####################################################
# Nets
Boundary Nets - 
<const1>, 
baud_clk_16x, 
cfg_baud_16x[0], 
cfg_baud_16x[10], 
cfg_baud_16x[11], 
cfg_baud_16x[1], 
cfg_baud_16x[2], 
cfg_baud_16x[3], 
cfg_baud_16x[4], 
cfg_baud_16x[5], 
cfg_baud_16x[6], 
cfg_baud_16x[7], 
cfg_baud_16x[8], 
cfg_baud_16x[9], 
cfg_pri_mod[0], 
cfg_pri_mod[1], 
cfg_rx_enable, 
cfg_stop_bit, 
cfg_tx_enable, 
cs_n[0], 
cs_n[1], 
frm_error, 
line_clk, 
line_reset_n, 
par_error, 
rxd, 
sck, 
si, 
so, 
txd, 

FSM_sequential_rxstate[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_rxstate[0]_i_2_n_0 - 
wires: CLBLM_R_X43Y68/CLBLM_IMUX11 CLBLM_R_X43Y68/CLBLM_LOGIC_OUTS13 CLBLM_R_X43Y68/CLBLM_M_A4 CLBLM_R_X43Y68/CLBLM_M_B INT_R_X43Y68/IMUX11 INT_R_X43Y68/LOGIC_OUTS13 
pips: CLBLM_R_X43Y68/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X43Y68/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X43Y68/INT_R.LOGIC_OUTS13->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_rxstate[2]_i_3_n_0 - 
wires: CLBLM_R_X43Y68/CLBLM_IMUX16 CLBLM_R_X43Y68/CLBLM_IMUX4 CLBLM_R_X43Y68/CLBLM_L_B3 CLBLM_R_X43Y68/CLBLM_M_A6 CLBLM_R_X43Y69/CLBLM_LOGIC_OUTS10 CLBLM_R_X43Y69/CLBLM_L_C CLBLM_R_X43Y70/CLBLM_IMUX2 CLBLM_R_X43Y70/CLBLM_M_A2 INT_R_X43Y68/FAN_ALT7 INT_R_X43Y68/FAN_BOUNCE7 INT_R_X43Y68/IMUX16 INT_R_X43Y68/IMUX4 INT_R_X43Y68/SL1END2 INT_R_X43Y69/LOGIC_OUTS10 INT_R_X43Y69/NL1BEG1 INT_R_X43Y69/SL1BEG2 INT_R_X43Y70/IMUX2 INT_R_X43Y70/NL1END1 
pips: CLBLM_R_X43Y68/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X43Y68/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X43Y69/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X43Y70/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_R_X43Y68/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X43Y68/INT_R.FAN_BOUNCE7->>IMUX16 INT_R_X43Y68/INT_R.SL1END2->>FAN_ALT7 INT_R_X43Y68/INT_R.SL1END2->>IMUX4 INT_R_X43Y69/INT_R.LOGIC_OUTS10->>NL1BEG1 INT_R_X43Y69/INT_R.LOGIC_OUTS10->>SL1BEG2 INT_R_X43Y70/INT_R.NL1END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u_core/u_rxfsm/rxstate__0[0] - 
wires: BRAM_INT_INTERFACE_L_X44Y69/INT_INTERFACE_EL1BEG3 BRAM_L_X44Y65/BRAM_EL1BEG3_4 CLBLL_R_X45Y68/CLBLL_SE2A2 CLBLL_R_X45Y69/CLBLL_ER1BEG3 CLBLL_R_X45Y69/CLBLL_IMUX31 CLBLL_R_X45Y69/CLBLL_IMUX44 CLBLL_R_X45Y69/CLBLL_LL_C5 CLBLL_R_X45Y69/CLBLL_LL_D4 CLBLL_R_X45Y70/CLBLL_IMUX7 CLBLL_R_X45Y70/CLBLL_LL_A1 CLBLM_L_X46Y68/CLBLM_IMUX4 CLBLM_L_X46Y68/CLBLM_M_A6 CLBLM_L_X46Y68/CLBLM_SE2A2 CLBLM_L_X46Y69/CLBLM_ER1BEG3 CLBLM_L_X46Y70/CLBLM_IMUX15 CLBLM_L_X46Y70/CLBLM_M_B1 CLBLM_R_X43Y67/CLBLM_IMUX0 CLBLM_R_X43Y67/CLBLM_L_A3 CLBLM_R_X43Y68/CLBLM_IMUX1 CLBLM_R_X43Y68/CLBLM_IMUX25 CLBLM_R_X43Y68/CLBLM_IMUX29 CLBLM_R_X43Y68/CLBLM_IMUX30 CLBLM_R_X43Y68/CLBLM_IMUX46 CLBLM_R_X43Y68/CLBLM_LOGIC_OUTS4 CLBLM_R_X43Y68/CLBLM_L_B5 CLBLM_R_X43Y68/CLBLM_L_C5 CLBLM_R_X43Y68/CLBLM_L_D5 CLBLM_R_X43Y68/CLBLM_M_A3 CLBLM_R_X43Y68/CLBLM_M_AQ CLBLM_R_X43Y68/CLBLM_M_C2 CLBLM_R_X43Y69/CLBLM_EL1BEG3 CLBLM_R_X43Y69/CLBLM_IMUX11 CLBLM_R_X43Y69/CLBLM_IMUX36 CLBLM_R_X43Y69/CLBLM_L_D2 CLBLM_R_X43Y69/CLBLM_M_A4 CLBLM_R_X43Y70/CLBLM_IMUX8 CLBLM_R_X43Y70/CLBLM_M_A5 INT_L_X44Y69/EL1BEG2 INT_L_X44Y69/EL1END3 INT_L_X44Y69/NE2BEG3 INT_L_X44Y70/NE2A3 INT_L_X46Y68/IMUX_L4 INT_L_X46Y68/SE2END2 INT_L_X46Y69/ER1END3 INT_L_X46Y69/NR1BEG3 INT_L_X46Y70/ER1END_N3_3 INT_L_X46Y70/IMUX_L15 INT_L_X46Y70/NR1END3 INT_R_X43Y66/NR1BEG0 INT_R_X43Y66/SS2END0 INT_R_X43Y67/IMUX0 INT_R_X43Y67/NR1END0 INT_R_X43Y67/SS2A0 INT_R_X43Y68/IMUX1 INT_R_X43Y68/IMUX25 INT_R_X43Y68/IMUX29 INT_R_X43Y68/IMUX30 INT_R_X43Y68/IMUX46 INT_R_X43Y68/LOGIC_OUTS4 INT_R_X43Y68/NL1BEG2 INT_R_X43Y68/NL1BEG_N3 INT_R_X43Y68/NN2BEG0 INT_R_X43Y68/SS2BEG0 INT_R_X43Y69/EL1BEG3 INT_R_X43Y69/IMUX11 INT_R_X43Y69/IMUX36 INT_R_X43Y69/NL1END2 INT_R_X43Y69/NN2A0 INT_R_X43Y69/NN2END_S2_0 INT_R_X43Y70/EL1BEG_N3 INT_R_X43Y70/IMUX8 INT_R_X43Y70/NN2END0 INT_R_X45Y68/SE2A2 INT_R_X45Y69/BYP_ALT5 INT_R_X45Y69/BYP_BOUNCE5 INT_R_X45Y69/EL1END2 INT_R_X45Y69/ER1BEG3 INT_R_X45Y69/IMUX31 INT_R_X45Y69/IMUX44 INT_R_X45Y69/SE2BEG2 INT_R_X45Y70/IMUX7 INT_R_X45Y70/NE2END3 VBRK_X113Y71/VBRK_SE2A2 VBRK_X113Y72/VBRK_ER1BEG3 
pips: CLBLL_R_X45Y69/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X45Y69/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X45Y70/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_L_X46Y68/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X46Y70/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X43Y67/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X43Y68/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X43Y68/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X43Y68/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X43Y68/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X43Y68/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X43Y68/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X43Y69/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X43Y69/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X43Y70/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X44Y69/INT_L.EL1END3->>EL1BEG2 INT_L_X44Y69/INT_L.EL1END3->>NE2BEG3 INT_L_X46Y68/INT_L.SE2END2->>IMUX_L4 INT_L_X46Y69/INT_L.ER1END3->>NR1BEG3 INT_L_X46Y70/INT_L.NR1END3->>IMUX_L15 INT_R_X43Y66/INT_R.SS2END0->>NR1BEG0 INT_R_X43Y67/INT_R.NR1END0->>IMUX0 INT_R_X43Y68/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X43Y68/INT_R.LOGIC_OUTS4->>IMUX25 INT_R_X43Y68/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X43Y68/INT_R.LOGIC_OUTS4->>NN2BEG0 INT_R_X43Y68/INT_R.LOGIC_OUTS4->>SS2BEG0 INT_R_X43Y68/INT_R.NL1BEG_N3->>IMUX29 INT_R_X43Y68/INT_R.NL1BEG_N3->>IMUX30 INT_R_X43Y68/INT_R.NL1BEG_N3->>IMUX46 INT_R_X43Y68/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X43Y69/INT_R.NL1END2->>IMUX11 INT_R_X43Y69/INT_R.NL1END2->>IMUX36 INT_R_X43Y70/INT_R.NN2END0->>EL1BEG_N3 INT_R_X43Y70/INT_R.NN2END0->>IMUX8 INT_R_X45Y69/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X45Y69/INT_R.BYP_BOUNCE5->>IMUX31 INT_R_X45Y69/INT_R.EL1END2->>BYP_ALT5 INT_R_X45Y69/INT_R.EL1END2->>ER1BEG3 INT_R_X45Y69/INT_R.EL1END2->>IMUX44 INT_R_X45Y69/INT_R.EL1END2->>SE2BEG2 INT_R_X45Y70/INT_R.NE2END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 15, 

u_core/u_rxfsm/rxstate__0[2] - 
wires: BRAM_INT_INTERFACE_L_X44Y67/INT_INTERFACE_WL1END2 BRAM_INT_INTERFACE_L_X44Y68/INT_INTERFACE_WR1END1 BRAM_INT_INTERFACE_L_X44Y70/INT_INTERFACE_EE2BEG0 BRAM_L_X44Y65/BRAM_WL1END2_2 BRAM_L_X44Y65/BRAM_WR1END1_3 BRAM_L_X44Y70/BRAM_EE2BEG0_0 CLBLL_R_X45Y69/CLBLL_IMUX32 CLBLL_R_X45Y69/CLBLL_IMUX40 CLBLL_R_X45Y69/CLBLL_LL_C1 CLBLL_R_X45Y69/CLBLL_LL_D1 CLBLL_R_X45Y70/CLBLL_IMUX8 CLBLL_R_X45Y70/CLBLL_LL_A5 CLBLL_R_X45Y71/CLBLL_NE2A0 CLBLM_L_X46Y68/CLBLM_IMUX2 CLBLM_L_X46Y68/CLBLM_M_A2 CLBLM_L_X46Y70/CLBLM_IMUX24 CLBLM_L_X46Y70/CLBLM_M_B5 CLBLM_L_X46Y71/CLBLM_NE2A0 CLBLM_R_X43Y67/CLBLM_IMUX15 CLBLM_R_X43Y67/CLBLM_IMUX5 CLBLM_R_X43Y67/CLBLM_IMUX7 CLBLM_R_X43Y67/CLBLM_L_A6 CLBLM_R_X43Y67/CLBLM_M_A1 CLBLM_R_X43Y67/CLBLM_M_B1 CLBLM_R_X43Y67/CLBLM_WL1END2 CLBLM_R_X43Y68/CLBLM_IMUX18 CLBLM_R_X43Y68/CLBLM_IMUX2 CLBLM_R_X43Y68/CLBLM_IMUX26 CLBLM_R_X43Y68/CLBLM_IMUX32 CLBLM_R_X43Y68/CLBLM_IMUX33 CLBLM_R_X43Y68/CLBLM_IMUX36 CLBLM_R_X43Y68/CLBLM_L_B4 CLBLM_R_X43Y68/CLBLM_L_C1 CLBLM_R_X43Y68/CLBLM_L_D2 CLBLM_R_X43Y68/CLBLM_M_A2 CLBLM_R_X43Y68/CLBLM_M_B2 CLBLM_R_X43Y68/CLBLM_M_C1 CLBLM_R_X43Y68/CLBLM_WR1END1 CLBLM_R_X43Y69/CLBLM_IMUX40 CLBLM_R_X43Y69/CLBLM_IMUX41 CLBLM_R_X43Y69/CLBLM_IMUX8 CLBLM_R_X43Y69/CLBLM_L_D1 CLBLM_R_X43Y69/CLBLM_M_A5 CLBLM_R_X43Y69/CLBLM_M_D1 CLBLM_R_X43Y70/CLBLM_EE2BEG0 CLBLM_R_X43Y70/CLBLM_IMUX1 CLBLM_R_X43Y70/CLBLM_LOGIC_OUTS4 CLBLM_R_X43Y70/CLBLM_M_A3 CLBLM_R_X43Y70/CLBLM_M_AQ INT_L_X44Y67/WL1BEG2 INT_L_X44Y67/WL1END3 INT_L_X44Y68/WL1END_N1_3 INT_L_X44Y68/WR1BEG1 INT_L_X44Y70/EE2A0 INT_L_X46Y68/IMUX_L2 INT_L_X46Y68/SS2END0 INT_L_X46Y69/SS2A0 INT_L_X46Y70/IMUX_L24 INT_L_X46Y70/NE2END_S3_0 INT_L_X46Y70/SL1END0 INT_L_X46Y70/SS2BEG0 INT_L_X46Y71/NE2END0 INT_L_X46Y71/SL1BEG0 INT_R_X43Y67/BYP_ALT3 INT_R_X43Y67/BYP_BOUNCE3 INT_R_X43Y67/IMUX15 INT_R_X43Y67/IMUX5 INT_R_X43Y67/IMUX7 INT_R_X43Y67/WL1END2 INT_R_X43Y68/BYP_ALT0 INT_R_X43Y68/BYP_BOUNCE0 INT_R_X43Y68/BYP_BOUNCE_N3_3 INT_R_X43Y68/IMUX18 INT_R_X43Y68/IMUX2 INT_R_X43Y68/IMUX26 INT_R_X43Y68/IMUX32 INT_R_X43Y68/IMUX33 INT_R_X43Y68/IMUX36 INT_R_X43Y68/NR1BEG0 INT_R_X43Y68/SS2END0 INT_R_X43Y68/WR1END1 INT_R_X43Y69/IMUX40 INT_R_X43Y69/IMUX41 INT_R_X43Y69/IMUX8 INT_R_X43Y69/NR1END0 INT_R_X43Y69/SS2A0 INT_R_X43Y70/EE2BEG0 INT_R_X43Y70/IMUX1 INT_R_X43Y70/LOGIC_OUTS4 INT_R_X43Y70/SS2BEG0 INT_R_X45Y67/WL1BEG3 INT_R_X45Y68/NR1BEG0 INT_R_X45Y68/SS2END0 INT_R_X45Y68/WL1BEG_N3 INT_R_X45Y69/IMUX32 INT_R_X45Y69/IMUX40 INT_R_X45Y69/NR1END0 INT_R_X45Y69/SS2A0 INT_R_X45Y70/EE2END0 INT_R_X45Y70/IMUX8 INT_R_X45Y70/NE2BEG0 INT_R_X45Y70/SS2BEG0 INT_R_X45Y71/NE2A0 VBRK_X113Y74/VBRK_NE2A0 
pips: CLBLL_R_X45Y69/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X45Y69/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X45Y70/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_L_X46Y68/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X46Y70/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X43Y67/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X43Y67/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X43Y67/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X43Y68/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X43Y68/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X43Y68/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X43Y68/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X43Y68/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X43Y68/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X43Y69/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X43Y69/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X43Y69/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X43Y70/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X43Y70/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X44Y67/INT_L.WL1END3->>WL1BEG2 INT_L_X44Y68/INT_L.WL1END_N1_3->>WR1BEG1 INT_L_X46Y68/INT_L.SS2END0->>IMUX_L2 INT_L_X46Y70/INT_L.SL1END0->>IMUX_L24 INT_L_X46Y70/INT_L.SL1END0->>SS2BEG0 INT_L_X46Y71/INT_L.NE2END0->>SL1BEG0 INT_R_X43Y67/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X43Y67/INT_R.BYP_BOUNCE3->>IMUX15 INT_R_X43Y67/INT_R.BYP_BOUNCE3->>IMUX7 INT_R_X43Y67/INT_R.WL1END2->>BYP_ALT3 INT_R_X43Y67/INT_R.WL1END2->>IMUX5 INT_R_X43Y68/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X43Y68/INT_R.BYP_BOUNCE0->>IMUX36 INT_R_X43Y68/INT_R.SS2END0->>BYP_ALT0 INT_R_X43Y68/INT_R.SS2END0->>IMUX18 INT_R_X43Y68/INT_R.SS2END0->>IMUX2 INT_R_X43Y68/INT_R.SS2END0->>IMUX32 INT_R_X43Y68/INT_R.SS2END0->>IMUX33 INT_R_X43Y68/INT_R.SS2END0->>NR1BEG0 INT_R_X43Y68/INT_R.WR1END1->>IMUX26 INT_R_X43Y69/INT_R.NR1END0->>IMUX40 INT_R_X43Y69/INT_R.NR1END0->>IMUX41 INT_R_X43Y69/INT_R.NR1END0->>IMUX8 INT_R_X43Y70/INT_R.LOGIC_OUTS4->>EE2BEG0 INT_R_X43Y70/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X43Y70/INT_R.LOGIC_OUTS4->>SS2BEG0 INT_R_X45Y68/INT_R.SS2END0->>NR1BEG0 INT_R_X45Y68/INT_R.SS2END0->>WL1BEG_N3 INT_R_X45Y69/INT_R.NR1END0->>IMUX32 INT_R_X45Y69/INT_R.NR1END0->>IMUX40 INT_R_X45Y70/INT_R.EE2END0->>IMUX8 INT_R_X45Y70/INT_R.EE2END0->>NE2BEG0 INT_R_X45Y70/INT_R.EE2END0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 19, 

FSM_sequential_rxstate[2]_i_4_n_0 - 
wires: CLBLM_R_X43Y68/CLBLM_IMUX14 CLBLM_R_X43Y68/CLBLM_IMUX7 CLBLM_R_X43Y68/CLBLM_L_B1 CLBLM_R_X43Y68/CLBLM_M_A1 CLBLM_R_X43Y69/CLBLM_LOGIC_OUTS15 CLBLM_R_X43Y69/CLBLM_M_D CLBLM_R_X43Y70/CLBLM_IMUX11 CLBLM_R_X43Y70/CLBLM_M_A4 INT_R_X43Y68/IMUX14 INT_R_X43Y68/IMUX7 INT_R_X43Y68/SL1END3 INT_R_X43Y69/LOGIC_OUTS15 INT_R_X43Y69/NL1BEG2 INT_R_X43Y69/SL1BEG3 INT_R_X43Y70/IMUX11 INT_R_X43Y70/NL1END2 
pips: CLBLM_R_X43Y68/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X43Y68/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X43Y69/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_R_X43Y70/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_R_X43Y68/INT_R.SL1END3->>IMUX14 INT_R_X43Y68/INT_R.SL1END3->>IMUX7 INT_R_X43Y69/INT_R.LOGIC_OUTS15->>NL1BEG2 INT_R_X43Y69/INT_R.LOGIC_OUTS15->>SL1BEG3 INT_R_X43Y70/INT_R.NL1END2->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u_core/u_rxfsm/rxstate__0[1] - 
wires: BRAM_INT_INTERFACE_L_X44Y69/INT_INTERFACE_EE2BEG1 BRAM_L_X44Y65/BRAM_EE2BEG1_4 CLBLL_R_X45Y69/CLBLL_IMUX35 CLBLL_R_X45Y69/CLBLL_IMUX42 CLBLL_R_X45Y69/CLBLL_IMUX43 CLBLL_R_X45Y69/CLBLL_LL_C6 CLBLL_R_X45Y69/CLBLL_LL_D6 CLBLL_R_X45Y69/CLBLL_L_D6 CLBLL_R_X45Y70/CLBLL_EL1BEG0 CLBLL_R_X45Y70/CLBLL_IMUX11 CLBLL_R_X45Y70/CLBLL_LL_A4 CLBLL_R_X45Y71/CLBLL_NE2A1 CLBLM_L_X46Y70/CLBLM_EL1BEG0 CLBLM_L_X46Y70/CLBLM_IMUX0 CLBLM_L_X46Y70/CLBLM_IMUX16 CLBLM_L_X46Y70/CLBLM_L_A3 CLBLM_L_X46Y70/CLBLM_L_B3 CLBLM_L_X46Y71/CLBLM_IMUX12 CLBLM_L_X46Y71/CLBLM_IMUX2 CLBLM_L_X46Y71/CLBLM_M_A2 CLBLM_L_X46Y71/CLBLM_M_B6 CLBLM_L_X46Y71/CLBLM_NE2A1 CLBLM_R_X43Y67/CLBLM_IMUX2 CLBLM_R_X43Y67/CLBLM_IMUX27 CLBLM_R_X43Y67/CLBLM_IMUX3 CLBLM_R_X43Y67/CLBLM_L_A2 CLBLM_R_X43Y67/CLBLM_M_A2 CLBLM_R_X43Y67/CLBLM_M_B4 CLBLM_R_X43Y68/CLBLM_IMUX15 CLBLM_R_X43Y68/CLBLM_IMUX19 CLBLM_R_X43Y68/CLBLM_IMUX23 CLBLM_R_X43Y68/CLBLM_IMUX35 CLBLM_R_X43Y68/CLBLM_IMUX39 CLBLM_R_X43Y68/CLBLM_IMUX43 CLBLM_R_X43Y68/CLBLM_LOGIC_OUTS1 CLBLM_R_X43Y68/CLBLM_L_B2 CLBLM_R_X43Y68/CLBLM_L_BQ CLBLM_R_X43Y68/CLBLM_L_C3 CLBLM_R_X43Y68/CLBLM_L_D3 CLBLM_R_X43Y68/CLBLM_M_B1 CLBLM_R_X43Y68/CLBLM_M_C6 CLBLM_R_X43Y68/CLBLM_M_D6 CLBLM_R_X43Y69/CLBLM_EE2BEG1 CLBLM_R_X43Y69/CLBLM_IMUX2 CLBLM_R_X43Y69/CLBLM_IMUX30 CLBLM_R_X43Y69/CLBLM_IMUX37 CLBLM_R_X43Y69/CLBLM_IMUX38 CLBLM_R_X43Y69/CLBLM_L_C5 CLBLM_R_X43Y69/CLBLM_L_D4 CLBLM_R_X43Y69/CLBLM_M_A2 CLBLM_R_X43Y69/CLBLM_M_D3 CLBLM_R_X47Y69/CLBLM_IMUX12 CLBLM_R_X47Y69/CLBLM_IMUX22 CLBLM_R_X47Y69/CLBLM_IMUX44 CLBLM_R_X47Y69/CLBLM_M_B6 CLBLM_R_X47Y69/CLBLM_M_C3 CLBLM_R_X47Y69/CLBLM_M_D4 INT_L_X44Y69/EE2A1 INT_L_X46Y69/EL1BEG3 INT_L_X46Y69/EL1END_S3_0 INT_L_X46Y70/EL1BEG_N3 INT_L_X46Y70/EL1END0 INT_L_X46Y70/IMUX_L0 INT_L_X46Y70/IMUX_L16 INT_L_X46Y71/BYP_ALT4 INT_L_X46Y71/BYP_BOUNCE4 INT_L_X46Y71/IMUX_L12 INT_L_X46Y71/IMUX_L2 INT_L_X46Y71/NE2END1 INT_R_X43Y67/IMUX2 INT_R_X43Y67/IMUX27 INT_R_X43Y67/IMUX3 INT_R_X43Y67/SL1END1 INT_R_X43Y68/IMUX15 INT_R_X43Y68/IMUX19 INT_R_X43Y68/IMUX23 INT_R_X43Y68/IMUX35 INT_R_X43Y68/IMUX39 INT_R_X43Y68/IMUX43 INT_R_X43Y68/LOGIC_OUTS1 INT_R_X43Y68/NL1BEG0 INT_R_X43Y68/NL1END_S3_0 INT_R_X43Y68/NR1BEG1 INT_R_X43Y68/SL1BEG1 INT_R_X43Y69/EE2BEG1 INT_R_X43Y69/IMUX2 INT_R_X43Y69/IMUX30 INT_R_X43Y69/IMUX37 INT_R_X43Y69/IMUX38 INT_R_X43Y69/NL1BEG_N3 INT_R_X43Y69/NL1END0 INT_R_X43Y69/NR1END1 INT_R_X45Y69/EE2END1 INT_R_X45Y69/IMUX35 INT_R_X45Y69/IMUX42 INT_R_X45Y69/IMUX43 INT_R_X45Y69/NR1BEG1 INT_R_X45Y70/EL1BEG0 INT_R_X45Y70/IMUX11 INT_R_X45Y70/NE2BEG1 INT_R_X45Y70/NR1END1 INT_R_X45Y71/NE2A1 INT_R_X47Y69/EL1END3 INT_R_X47Y69/FAN_ALT1 INT_R_X47Y69/FAN_BOUNCE1 INT_R_X47Y69/IMUX12 INT_R_X47Y69/IMUX22 INT_R_X47Y69/IMUX44 VBRK_X113Y73/VBRK_EL1BEG0 VBRK_X113Y74/VBRK_NE2A1 
pips: CLBLL_R_X45Y69/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X45Y69/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X45Y69/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X45Y70/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_L_X46Y70/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X46Y70/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X46Y71/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X46Y71/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X43Y67/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X43Y67/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X43Y67/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X43Y68/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X43Y68/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X43Y68/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X43Y68/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X43Y68/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X43Y68/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X43Y68/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X43Y69/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X43Y69/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X43Y69/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X43Y69/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X47Y69/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X47Y69/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X47Y69/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X46Y70/INT_L.EL1END0->>EL1BEG_N3 INT_L_X46Y70/INT_L.EL1END0->>IMUX_L0 INT_L_X46Y70/INT_L.EL1END0->>IMUX_L16 INT_L_X46Y71/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X46Y71/INT_L.BYP_BOUNCE4->>IMUX_L12 INT_L_X46Y71/INT_L.NE2END1->>BYP_ALT4 INT_L_X46Y71/INT_L.NE2END1->>IMUX_L2 INT_R_X43Y67/INT_R.SL1END1->>IMUX2 INT_R_X43Y67/INT_R.SL1END1->>IMUX27 INT_R_X43Y67/INT_R.SL1END1->>IMUX3 INT_R_X43Y68/INT_R.LOGIC_OUTS1->>IMUX19 INT_R_X43Y68/INT_R.LOGIC_OUTS1->>IMUX35 INT_R_X43Y68/INT_R.LOGIC_OUTS1->>IMUX43 INT_R_X43Y68/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X43Y68/INT_R.LOGIC_OUTS1->>NR1BEG1 INT_R_X43Y68/INT_R.LOGIC_OUTS1->>SL1BEG1 INT_R_X43Y68/INT_R.NL1END_S3_0->>IMUX15 INT_R_X43Y68/INT_R.NL1END_S3_0->>IMUX23 INT_R_X43Y68/INT_R.NL1END_S3_0->>IMUX39 INT_R_X43Y69/INT_R.NL1BEG_N3->>IMUX30 INT_R_X43Y69/INT_R.NL1BEG_N3->>IMUX37 INT_R_X43Y69/INT_R.NL1BEG_N3->>IMUX38 INT_R_X43Y69/INT_R.NL1END0->>NL1BEG_N3 INT_R_X43Y69/INT_R.NR1END1->>EE2BEG1 INT_R_X43Y69/INT_R.NR1END1->>IMUX2 INT_R_X45Y69/INT_R.EE2END1->>IMUX35 INT_R_X45Y69/INT_R.EE2END1->>IMUX42 INT_R_X45Y69/INT_R.EE2END1->>IMUX43 INT_R_X45Y69/INT_R.EE2END1->>NR1BEG1 INT_R_X45Y70/INT_R.NR1END1->>EL1BEG0 INT_R_X45Y70/INT_R.NR1END1->>IMUX11 INT_R_X45Y70/INT_R.NR1END1->>NE2BEG1 INT_R_X47Y69/INT_R.EL1END3->>FAN_ALT1 INT_R_X47Y69/INT_R.EL1END3->>IMUX22 INT_R_X47Y69/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X47Y69/INT_R.FAN_BOUNCE1->>IMUX12 INT_R_X47Y69/INT_R.FAN_BOUNCE1->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 25, 

u_core/u_rxfsm/si_2d - 
wires: BRAM_INT_INTERFACE_L_X44Y68/INT_INTERFACE_WL1END2 BRAM_INT_INTERFACE_L_X44Y69/INT_INTERFACE_WW2END0 BRAM_L_X44Y65/BRAM_WL1END2_3 BRAM_L_X44Y65/BRAM_WW2END0_4 CLBLL_R_X45Y68/CLBLL_SE2A0 CLBLL_R_X45Y69/CLBLL_IMUX1 CLBLL_R_X45Y69/CLBLL_IMUX29 CLBLL_R_X45Y69/CLBLL_IMUX45 CLBLL_R_X45Y69/CLBLL_LL_A3 CLBLL_R_X45Y69/CLBLL_LL_AQ CLBLL_R_X45Y69/CLBLL_LL_C2 CLBLL_R_X45Y69/CLBLL_LL_D2 CLBLL_R_X45Y69/CLBLL_LOGIC_OUTS4 CLBLL_R_X45Y70/CLBLL_IMUX4 CLBLL_R_X45Y70/CLBLL_LL_A6 CLBLL_R_X45Y70/CLBLL_NE2A3 CLBLM_L_X46Y68/CLBLM_IMUX8 CLBLM_L_X46Y68/CLBLM_M_A5 CLBLM_L_X46Y68/CLBLM_SE2A0 CLBLM_L_X46Y70/CLBLM_IMUX10 CLBLM_L_X46Y70/CLBLM_IMUX14 CLBLM_L_X46Y70/CLBLM_L_A4 CLBLM_L_X46Y70/CLBLM_L_B1 CLBLM_L_X46Y70/CLBLM_NE2A3 CLBLM_L_X46Y71/CLBLM_IMUX15 CLBLM_L_X46Y71/CLBLM_IMUX7 CLBLM_L_X46Y71/CLBLM_M_A1 CLBLM_L_X46Y71/CLBLM_M_B1 CLBLM_R_X43Y67/CLBLM_IMUX10 CLBLM_R_X43Y67/CLBLM_L_A4 CLBLM_R_X43Y68/CLBLM_IMUX24 CLBLM_R_X43Y68/CLBLM_IMUX28 CLBLM_R_X43Y68/CLBLM_IMUX6 CLBLM_R_X43Y68/CLBLM_L_A1 CLBLM_R_X43Y68/CLBLM_M_B5 CLBLM_R_X43Y68/CLBLM_M_C4 CLBLM_R_X43Y68/CLBLM_WL1END2 CLBLM_R_X43Y69/CLBLM_IMUX33 CLBLM_R_X43Y69/CLBLM_IMUX44 CLBLM_R_X43Y69/CLBLM_IMUX46 CLBLM_R_X43Y69/CLBLM_L_C1 CLBLM_R_X43Y69/CLBLM_L_D5 CLBLM_R_X43Y69/CLBLM_M_D4 CLBLM_R_X43Y69/CLBLM_WW2END0 CLBLM_R_X47Y69/CLBLM_IMUX15 CLBLM_R_X47Y69/CLBLM_IMUX28 CLBLM_R_X47Y69/CLBLM_IMUX45 CLBLM_R_X47Y69/CLBLM_M_B1 CLBLM_R_X47Y69/CLBLM_M_C4 CLBLM_R_X47Y69/CLBLM_M_D2 INT_L_X44Y68/WL1BEG2 INT_L_X44Y68/WL1END3 INT_L_X44Y69/WL1END_N1_3 INT_L_X44Y69/WW2A0 INT_L_X46Y68/IMUX_L8 INT_L_X46Y68/NE2BEG0 INT_L_X46Y68/SE2END0 INT_L_X46Y69/NE2A0 INT_L_X46Y69/SE2A3 INT_L_X46Y70/FAN_ALT1 INT_L_X46Y70/FAN_BOUNCE1 INT_L_X46Y70/IMUX_L10 INT_L_X46Y70/IMUX_L14 INT_L_X46Y70/NE2END3 INT_L_X46Y70/NR1BEG3 INT_L_X46Y70/SE2BEG3 INT_L_X46Y71/IMUX_L15 INT_L_X46Y71/IMUX_L7 INT_L_X46Y71/NR1END3 INT_R_X43Y67/IMUX10 INT_R_X43Y67/NR1BEG0 INT_R_X43Y67/SS2END0 INT_R_X43Y68/IMUX24 INT_R_X43Y68/IMUX28 INT_R_X43Y68/IMUX6 INT_R_X43Y68/NR1END0 INT_R_X43Y68/SS2A0 INT_R_X43Y68/WL1END2 INT_R_X43Y69/BYP_ALT4 INT_R_X43Y69/BYP_BOUNCE4 INT_R_X43Y69/IMUX33 INT_R_X43Y69/IMUX44 INT_R_X43Y69/IMUX46 INT_R_X43Y69/SS2BEG0 INT_R_X43Y69/WW2END0 INT_R_X45Y68/SE2A0 INT_R_X45Y68/WL1BEG3 INT_R_X45Y69/IMUX1 INT_R_X45Y69/IMUX29 INT_R_X45Y69/IMUX45 INT_R_X45Y69/LOGIC_OUTS4 INT_R_X45Y69/NE2BEG3 INT_R_X45Y69/NL1BEG2 INT_R_X45Y69/NL1BEG_N3 INT_R_X45Y69/SE2BEG0 INT_R_X45Y69/WL1BEG_N3 INT_R_X45Y69/WW2BEG0 INT_R_X45Y70/IMUX4 INT_R_X45Y70/NE2A3 INT_R_X45Y70/NL1END2 INT_R_X47Y68/NE2END_S3_0 INT_R_X47Y69/BYP_ALT0 INT_R_X47Y69/BYP_BOUNCE0 INT_R_X47Y69/IMUX15 INT_R_X47Y69/IMUX28 INT_R_X47Y69/IMUX45 INT_R_X47Y69/NE2END0 INT_R_X47Y69/NL1BEG_N3 INT_R_X47Y69/SE2END3 VBRK_X113Y71/VBRK_SE2A0 VBRK_X113Y73/VBRK_NE2A3 
pips: CLBLL_R_X45Y69/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X45Y69/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X45Y69/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X45Y69/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X45Y70/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_L_X46Y68/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X46Y70/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X46Y70/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X46Y71/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X46Y71/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X43Y67/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X43Y68/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X43Y68/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X43Y68/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X43Y69/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X43Y69/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X43Y69/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X47Y69/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X47Y69/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X47Y69/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X44Y68/INT_L.WL1END3->>WL1BEG2 INT_L_X46Y68/INT_L.SE2END0->>IMUX_L8 INT_L_X46Y68/INT_L.SE2END0->>NE2BEG0 INT_L_X46Y70/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X46Y70/INT_L.FAN_BOUNCE1->>IMUX_L10 INT_L_X46Y70/INT_L.NE2END3->>FAN_ALT1 INT_L_X46Y70/INT_L.NE2END3->>IMUX_L14 INT_L_X46Y70/INT_L.NE2END3->>NR1BEG3 INT_L_X46Y70/INT_L.NE2END3->>SE2BEG3 INT_L_X46Y71/INT_L.NR1END3->>IMUX_L15 INT_L_X46Y71/INT_L.NR1END3->>IMUX_L7 INT_R_X43Y67/INT_R.SS2END0->>IMUX10 INT_R_X43Y67/INT_R.SS2END0->>NR1BEG0 INT_R_X43Y68/INT_R.NR1END0->>IMUX24 INT_R_X43Y68/INT_R.WL1END2->>IMUX28 INT_R_X43Y68/INT_R.WL1END2->>IMUX6 INT_R_X43Y69/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X43Y69/INT_R.BYP_BOUNCE4->>IMUX44 INT_R_X43Y69/INT_R.BYP_BOUNCE4->>IMUX46 INT_R_X43Y69/INT_R.WW2END0->>BYP_ALT4 INT_R_X43Y69/INT_R.WW2END0->>IMUX33 INT_R_X43Y69/INT_R.WW2END0->>SS2BEG0 INT_R_X45Y69/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X45Y69/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X45Y69/INT_R.LOGIC_OUTS4->>SE2BEG0 INT_R_X45Y69/INT_R.LOGIC_OUTS4->>WL1BEG_N3 INT_R_X45Y69/INT_R.LOGIC_OUTS4->>WW2BEG0 INT_R_X45Y69/INT_R.NL1BEG_N3->>IMUX29 INT_R_X45Y69/INT_R.NL1BEG_N3->>IMUX45 INT_R_X45Y69/INT_R.NL1BEG_N3->>NE2BEG3 INT_R_X45Y69/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X45Y70/INT_R.NL1END2->>IMUX4 INT_R_X47Y69/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X47Y69/INT_R.BYP_BOUNCE0->>IMUX28 INT_R_X47Y69/INT_R.NE2END0->>BYP_ALT0 INT_R_X47Y69/INT_R.NE2END0->>NL1BEG_N3 INT_R_X47Y69/INT_R.NL1BEG_N3->>IMUX45 INT_R_X47Y69/INT_R.SE2END3->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 21, 

FSM_sequential_rxstate[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_rxstate[1]_i_2_n_0 - 
wires: CLBLM_R_X43Y68/CLBLM_IMUX13 CLBLM_R_X43Y68/CLBLM_LOGIC_OUTS10 CLBLM_R_X43Y68/CLBLM_L_B6 CLBLM_R_X43Y68/CLBLM_L_C INT_R_X43Y68/IMUX13 INT_R_X43Y68/LOGIC_OUTS10 
pips: CLBLM_R_X43Y68/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X43Y68/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X43Y68/INT_R.LOGIC_OUTS10->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_core/u_rxfsm/rxstate14_out - 
wires: BRAM_INT_INTERFACE_L_X44Y68/INT_INTERFACE_SW2A1 BRAM_L_X44Y65/BRAM_SW2A1_3 CLBLL_R_X45Y69/CLBLL_LL_AMUX CLBLL_R_X45Y69/CLBLL_LOGIC_OUTS20 CLBLM_R_X43Y68/CLBLM_IMUX34 CLBLM_R_X43Y68/CLBLM_IMUX42 CLBLM_R_X43Y68/CLBLM_L_C6 CLBLM_R_X43Y68/CLBLM_L_D6 CLBLM_R_X43Y68/CLBLM_SW2A1 INT_L_X44Y68/SW2A1 INT_L_X44Y69/SW2BEG1 INT_L_X44Y69/WL1END1 INT_R_X43Y68/IMUX34 INT_R_X43Y68/IMUX42 INT_R_X43Y68/SW2END1 INT_R_X45Y69/LOGIC_OUTS20 INT_R_X45Y69/WL1BEG1 
pips: CLBLL_R_X45Y69/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_R_X43Y68/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X43Y68/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X44Y69/INT_L.WL1END1->>SW2BEG1 INT_R_X43Y68/INT_R.SW2END1->>IMUX34 INT_R_X43Y68/INT_R.SW2END1->>IMUX42 INT_R_X45Y69/INT_R.LOGIC_OUTS20->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_core/u_rxfsm/cnt_reg_n_0_[2] - 
wires: CLBLL_R_X45Y69/CLBLL_IMUX17 CLBLL_R_X45Y69/CLBLL_IMUX23 CLBLL_R_X45Y69/CLBLL_IMUX39 CLBLL_R_X45Y69/CLBLL_IMUX47 CLBLL_R_X45Y69/CLBLL_IMUX7 CLBLL_R_X45Y69/CLBLL_LL_A1 CLBLL_R_X45Y69/CLBLL_LL_B3 CLBLL_R_X45Y69/CLBLL_LL_BMUX CLBLL_R_X45Y69/CLBLL_LL_D5 CLBLL_R_X45Y69/CLBLL_LOGIC_OUTS21 CLBLL_R_X45Y69/CLBLL_L_C3 CLBLL_R_X45Y69/CLBLL_L_D3 INT_R_X45Y69/IMUX17 INT_R_X45Y69/IMUX23 INT_R_X45Y69/IMUX39 INT_R_X45Y69/IMUX47 INT_R_X45Y69/IMUX7 INT_R_X45Y69/LOGIC_OUTS21 INT_R_X45Y69/SR1BEG_S0 
pips: CLBLL_R_X45Y69/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X45Y69/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X45Y69/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X45Y69/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X45Y69/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X45Y69/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_R_X45Y69/INT_R.LOGIC_OUTS21->>IMUX23 INT_R_X45Y69/INT_R.LOGIC_OUTS21->>IMUX39 INT_R_X45Y69/INT_R.LOGIC_OUTS21->>IMUX47 INT_R_X45Y69/INT_R.LOGIC_OUTS21->>IMUX7 INT_R_X45Y69/INT_R.LOGIC_OUTS21->>SR1BEG_S0 INT_R_X45Y69/INT_R.SR1BEG_S0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u_core/u_rxfsm/cnt_reg_n_0_[0] - 
wires: CLBLL_R_X45Y69/CLBLL_IMUX11 CLBLL_R_X45Y69/CLBLL_IMUX19 CLBLL_R_X45Y69/CLBLL_IMUX28 CLBLL_R_X45Y69/CLBLL_IMUX3 CLBLL_R_X45Y69/CLBLL_IMUX36 CLBLL_R_X45Y69/CLBLL_LL_A4 CLBLL_R_X45Y69/CLBLL_LL_C4 CLBLL_R_X45Y69/CLBLL_L_A2 CLBLL_R_X45Y69/CLBLL_L_B2 CLBLL_R_X45Y69/CLBLL_L_D2 CLBLL_R_X45Y70/CLBLL_IMUX1 CLBLL_R_X45Y70/CLBLL_LL_A3 CLBLL_R_X45Y70/CLBLL_LL_AQ CLBLL_R_X45Y70/CLBLL_LOGIC_OUTS4 INT_R_X45Y69/IMUX11 INT_R_X45Y69/IMUX19 INT_R_X45Y69/IMUX28 INT_R_X45Y69/IMUX3 INT_R_X45Y69/IMUX36 INT_R_X45Y69/SR1END1 INT_R_X45Y70/IMUX1 INT_R_X45Y70/LOGIC_OUTS4 INT_R_X45Y70/SR1BEG1 
pips: CLBLL_R_X45Y69/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X45Y69/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X45Y69/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X45Y69/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X45Y69/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X45Y70/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X45Y70/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_R_X45Y69/INT_R.SR1END1->>IMUX11 INT_R_X45Y69/INT_R.SR1END1->>IMUX19 INT_R_X45Y69/INT_R.SR1END1->>IMUX28 INT_R_X45Y69/INT_R.SR1END1->>IMUX3 INT_R_X45Y69/INT_R.SR1END1->>IMUX36 INT_R_X45Y70/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X45Y70/INT_R.LOGIC_OUTS4->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

u_core/u_rxfsm/cnt_reg_n_0_[1] - 
wires: CLBLL_R_X45Y69/CLBLL_IMUX10 CLBLL_R_X45Y69/CLBLL_IMUX18 CLBLL_R_X45Y69/CLBLL_IMUX2 CLBLL_R_X45Y69/CLBLL_IMUX22 CLBLL_R_X45Y69/CLBLL_IMUX26 CLBLL_R_X45Y69/CLBLL_IMUX46 CLBLL_R_X45Y69/CLBLL_LL_A2 CLBLL_R_X45Y69/CLBLL_LL_B2 CLBLL_R_X45Y69/CLBLL_LL_BQ CLBLL_R_X45Y69/CLBLL_LL_C3 CLBLL_R_X45Y69/CLBLL_LOGIC_OUTS5 CLBLL_R_X45Y69/CLBLL_L_A4 CLBLL_R_X45Y69/CLBLL_L_B4 CLBLL_R_X45Y69/CLBLL_L_D5 INT_R_X45Y69/BYP_ALT4 INT_R_X45Y69/BYP_BOUNCE4 INT_R_X45Y69/IMUX10 INT_R_X45Y69/IMUX18 INT_R_X45Y69/IMUX2 INT_R_X45Y69/IMUX22 INT_R_X45Y69/IMUX26 INT_R_X45Y69/IMUX46 INT_R_X45Y69/LOGIC_OUTS5 
pips: CLBLL_R_X45Y69/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X45Y69/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X45Y69/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X45Y69/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X45Y69/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X45Y69/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X45Y69/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_R_X45Y69/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X45Y69/INT_R.BYP_BOUNCE4->>IMUX22 INT_R_X45Y69/INT_R.BYP_BOUNCE4->>IMUX46 INT_R_X45Y69/INT_R.LOGIC_OUTS5->>BYP_ALT4 INT_R_X45Y69/INT_R.LOGIC_OUTS5->>IMUX10 INT_R_X45Y69/INT_R.LOGIC_OUTS5->>IMUX18 INT_R_X45Y69/INT_R.LOGIC_OUTS5->>IMUX2 INT_R_X45Y69/INT_R.LOGIC_OUTS5->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

FSM_sequential_rxstate[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_rxstate[2]_i_2_n_0 - 
wires: CLBLM_R_X43Y68/CLBLM_LOGIC_OUTS14 CLBLM_R_X43Y68/CLBLM_M_C CLBLM_R_X43Y70/CLBLM_IMUX4 CLBLM_R_X43Y70/CLBLM_M_A6 INT_R_X43Y68/LOGIC_OUTS14 INT_R_X43Y68/NN2BEG2 INT_R_X43Y69/NN2A2 INT_R_X43Y70/IMUX4 INT_R_X43Y70/NN2END2 
pips: CLBLM_R_X43Y68/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X43Y70/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_R_X43Y68/INT_R.LOGIC_OUTS14->>NN2BEG2 INT_R_X43Y70/INT_R.NN2END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_rxstate[2]_i_5_n_0 - 
wires: CLBLM_R_X43Y68/CLBLM_IMUX31 CLBLM_R_X43Y68/CLBLM_LOGIC_OUTS15 CLBLM_R_X43Y68/CLBLM_M_C5 CLBLM_R_X43Y68/CLBLM_M_D INT_R_X43Y68/IMUX31 INT_R_X43Y68/LOGIC_OUTS15 
pips: CLBLM_R_X43Y68/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X43Y68/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X43Y68/INT_R.LOGIC_OUTS15->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_core/u_rxfsm/rxstate1 - 
wires: BRAM_INT_INTERFACE_L_X44Y68/INT_INTERFACE_WL1END0 BRAM_INT_INTERFACE_L_X44Y69/INT_INTERFACE_EL1BEG1 BRAM_L_X44Y65/BRAM_EL1BEG1_4 BRAM_L_X44Y65/BRAM_WL1END0_3 CLBLL_R_X45Y69/CLBLL_IMUX21 CLBLL_R_X45Y69/CLBLL_IMUX37 CLBLL_R_X45Y69/CLBLL_L_C4 CLBLL_R_X45Y69/CLBLL_L_D4 CLBLM_R_X43Y67/CLBLM_IMUX6 CLBLM_R_X43Y67/CLBLM_L_A1 CLBLM_R_X43Y68/CLBLM_IMUX41 CLBLM_R_X43Y68/CLBLM_L_D1 CLBLM_R_X43Y68/CLBLM_WL1END0 CLBLM_R_X43Y69/CLBLM_EL1BEG1 CLBLM_R_X43Y69/CLBLM_IMUX21 CLBLM_R_X43Y69/CLBLM_IMUX45 CLBLM_R_X43Y69/CLBLM_IMUX7 CLBLM_R_X43Y69/CLBLM_LOGIC_OUTS16 CLBLM_R_X43Y69/CLBLM_L_AMUX CLBLM_R_X43Y69/CLBLM_L_C4 CLBLM_R_X43Y69/CLBLM_M_A1 CLBLM_R_X43Y69/CLBLM_M_D2 INT_L_X44Y68/SL1END1 INT_L_X44Y68/WL1BEG0 INT_L_X44Y69/EL1END1 INT_L_X44Y69/ER1BEG2 INT_L_X44Y69/SL1BEG1 INT_R_X43Y67/IMUX6 INT_R_X43Y67/SS2END2 INT_R_X43Y68/IMUX41 INT_R_X43Y68/SS2A2 INT_R_X43Y68/WL1END0 INT_R_X43Y69/BYP_ALT3 INT_R_X43Y69/BYP_BOUNCE3 INT_R_X43Y69/EL1BEG1 INT_R_X43Y69/IMUX21 INT_R_X43Y69/IMUX45 INT_R_X43Y69/IMUX7 INT_R_X43Y69/LOGIC_OUTS16 INT_R_X43Y69/SS2BEG2 INT_R_X43Y70/BYP_BOUNCE_N3_3 INT_R_X45Y69/ER1END2 INT_R_X45Y69/IMUX21 INT_R_X45Y69/IMUX37 
pips: CLBLL_R_X45Y69/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X45Y69/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLM_R_X43Y67/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X43Y68/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X43Y69/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X43Y69/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X43Y69/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X43Y69/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X44Y68/INT_L.SL1END1->>WL1BEG0 INT_L_X44Y69/INT_L.EL1END1->>ER1BEG2 INT_L_X44Y69/INT_L.EL1END1->>SL1BEG1 INT_R_X43Y67/INT_R.SS2END2->>IMUX6 INT_R_X43Y68/INT_R.WL1END0->>IMUX41 INT_R_X43Y69/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X43Y69/INT_R.BYP_BOUNCE3->>IMUX7 INT_R_X43Y69/INT_R.LOGIC_OUTS16->>BYP_ALT3 INT_R_X43Y69/INT_R.LOGIC_OUTS16->>EL1BEG1 INT_R_X43Y69/INT_R.LOGIC_OUTS16->>IMUX21 INT_R_X43Y69/INT_R.LOGIC_OUTS16->>IMUX45 INT_R_X43Y69/INT_R.LOGIC_OUTS16->>SS2BEG2 INT_R_X45Y69/INT_R.ER1END2->>IMUX21 INT_R_X45Y69/INT_R.ER1END2->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

fifo_wr_i_2_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y69/INT_INTERFACE_WR1END2 BRAM_L_X44Y65/BRAM_WR1END2_4 CLBLL_R_X45Y69/CLBLL_LL_A CLBLL_R_X45Y69/CLBLL_LOGIC_OUTS12 CLBLM_R_X43Y69/CLBLM_IMUX20 CLBLM_R_X43Y69/CLBLM_IMUX4 CLBLM_R_X43Y69/CLBLM_IMUX43 CLBLM_R_X43Y69/CLBLM_L_C2 CLBLM_R_X43Y69/CLBLM_M_A6 CLBLM_R_X43Y69/CLBLM_M_D6 CLBLM_R_X43Y69/CLBLM_WR1END2 INT_L_X44Y69/WR1BEG2 INT_L_X44Y69/WR1END1 INT_R_X43Y69/IMUX20 INT_R_X43Y69/IMUX4 INT_R_X43Y69/IMUX43 INT_R_X43Y69/WR1END2 INT_R_X45Y69/LOGIC_OUTS12 INT_R_X45Y69/WR1BEG1 
pips: CLBLL_R_X45Y69/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_R_X43Y69/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X43Y69/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X43Y69/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X44Y69/INT_L.WR1END1->>WR1BEG2 INT_R_X43Y69/INT_R.WR1END2->>IMUX20 INT_R_X43Y69/INT_R.WR1END2->>IMUX4 INT_R_X43Y69/INT_R.WR1END2->>IMUX43 INT_R_X45Y69/INT_R.LOGIC_OUTS12->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

FSM_sequential_spiif_cs[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_spi/u_spi_ctrl/FSM_sequential_spiif_cs[0]_i_2_n_0 - 
wires: CLBLM_R_X47Y63/CLBLM_LOGIC_OUTS8 CLBLM_R_X47Y63/CLBLM_L_A CLBLM_R_X47Y65/CLBLM_IMUX0 CLBLM_R_X47Y65/CLBLM_L_A3 INT_R_X47Y63/LOGIC_OUTS8 INT_R_X47Y63/NN2BEG0 INT_R_X47Y64/NN2A0 INT_R_X47Y64/NN2END_S2_0 INT_R_X47Y65/IMUX0 INT_R_X47Y65/NN2END0 
pips: CLBLM_R_X47Y63/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X47Y65/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_R_X47Y63/INT_R.LOGIC_OUTS8->>NN2BEG0 INT_R_X47Y65/INT_R.NN2END0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_spiif_cs[2]_i_3_n_0 - 
wires: CLBLM_L_X46Y64/CLBLM_IMUX13 CLBLM_L_X46Y64/CLBLM_L_B6 CLBLM_R_X47Y64/CLBLM_WW2A2 CLBLM_R_X47Y65/CLBLM_IMUX15 CLBLM_R_X47Y65/CLBLM_IMUX3 CLBLM_R_X47Y65/CLBLM_L_A2 CLBLM_R_X47Y65/CLBLM_M_B1 CLBLM_R_X47Y65/CLBLM_WR1END1 CLBLM_R_X47Y66/CLBLM_IMUX8 CLBLM_R_X47Y66/CLBLM_M_A5 CLBLM_R_X47Y67/CLBLM_IMUX9 CLBLM_R_X47Y67/CLBLM_L_A5 CLBLM_R_X49Y64/CLBLM_LOGIC_OUTS11 CLBLM_R_X49Y64/CLBLM_L_D DSP_L_X48Y60/DSP_WW2A2_4 DSP_L_X48Y65/DSP_WR1END1_0 INT_INTERFACE_L_X48Y64/INT_INTERFACE_WW2A2 INT_INTERFACE_L_X48Y65/INT_INTERFACE_WR1END1 INT_L_X46Y64/IMUX_L13 INT_L_X46Y64/WW2END2 INT_L_X48Y64/WL1END2 INT_L_X48Y64/WR1END_S1_0 INT_L_X48Y64/WW2BEG2 INT_L_X48Y65/WR1BEG1 INT_L_X48Y65/WR1END0 INT_R_X47Y64/WW2A2 INT_R_X47Y65/IMUX15 INT_R_X47Y65/IMUX3 INT_R_X47Y65/NL1BEG0 INT_R_X47Y65/NL1END_S3_0 INT_R_X47Y65/WR1END1 INT_R_X47Y66/IMUX8 INT_R_X47Y66/NL1END0 INT_R_X47Y66/NR1BEG0 INT_R_X47Y67/IMUX9 INT_R_X47Y67/NR1END0 INT_R_X49Y64/LOGIC_OUTS11 INT_R_X49Y64/WL1BEG2 INT_R_X49Y64/WR1BEG_S0 INT_R_X49Y65/WR1BEG0 VBRK_X118Y67/VBRK_WW2A2 VBRK_X118Y68/VBRK_WR1END1 
pips: CLBLM_L_X46Y64/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X47Y65/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X47Y65/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X47Y66/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X47Y67/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X49Y64/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X46Y64/INT_L.WW2END2->>IMUX_L13 INT_L_X48Y64/INT_L.WL1END2->>WW2BEG2 INT_L_X48Y65/INT_L.WR1END0->>WR1BEG1 INT_R_X47Y65/INT_R.NL1END_S3_0->>IMUX15 INT_R_X47Y65/INT_R.WR1END1->>IMUX3 INT_R_X47Y65/INT_R.WR1END1->>NL1BEG0 INT_R_X47Y66/INT_R.NL1END0->>IMUX8 INT_R_X47Y66/INT_R.NL1END0->>NR1BEG0 INT_R_X47Y67/INT_R.NR1END0->>IMUX9 INT_R_X49Y64/INT_R.LOGIC_OUTS11->>WL1BEG2 INT_R_X49Y64/INT_R.LOGIC_OUTS11->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

u_spi/u_spi_ctrl/spiif_cs__1[2] - 
wires: CLBLM_L_X46Y62/CLBLM_IMUX42 CLBLM_L_X46Y62/CLBLM_L_D6 CLBLM_L_X46Y64/CLBLM_IMUX19 CLBLM_L_X46Y64/CLBLM_IMUX3 CLBLM_L_X46Y64/CLBLM_IMUX37 CLBLM_L_X46Y64/CLBLM_L_A2 CLBLM_L_X46Y64/CLBLM_L_B2 CLBLM_L_X46Y64/CLBLM_L_D4 CLBLM_L_X46Y67/CLBLM_IMUX3 CLBLM_L_X46Y67/CLBLM_L_A2 CLBLM_R_X47Y59/CLBLM_IMUX11 CLBLM_R_X47Y59/CLBLM_IMUX27 CLBLM_R_X47Y59/CLBLM_M_A4 CLBLM_R_X47Y59/CLBLM_M_B4 CLBLM_R_X47Y60/CLBLM_IMUX27 CLBLM_R_X47Y60/CLBLM_IMUX35 CLBLM_R_X47Y60/CLBLM_M_B4 CLBLM_R_X47Y60/CLBLM_M_C6 CLBLM_R_X47Y61/CLBLM_EE2BEG1 CLBLM_R_X47Y61/CLBLM_IMUX10 CLBLM_R_X47Y61/CLBLM_IMUX26 CLBLM_R_X47Y61/CLBLM_IMUX34 CLBLM_R_X47Y61/CLBLM_IMUX42 CLBLM_R_X47Y61/CLBLM_L_A4 CLBLM_R_X47Y61/CLBLM_L_B4 CLBLM_R_X47Y61/CLBLM_L_C6 CLBLM_R_X47Y61/CLBLM_L_D6 CLBLM_R_X47Y62/CLBLM_IMUX15 CLBLM_R_X47Y62/CLBLM_M_B1 CLBLM_R_X47Y63/CLBLM_IMUX5 CLBLM_R_X47Y63/CLBLM_L_A6 CLBLM_R_X47Y64/CLBLM_IMUX27 CLBLM_R_X47Y64/CLBLM_M_B4 CLBLM_R_X47Y65/CLBLM_IMUX26 CLBLM_R_X47Y65/CLBLM_IMUX34 CLBLM_R_X47Y65/CLBLM_IMUX35 CLBLM_R_X47Y65/CLBLM_IMUX42 CLBLM_R_X47Y65/CLBLM_IMUX9 CLBLM_R_X47Y65/CLBLM_L_A5 CLBLM_R_X47Y65/CLBLM_L_B4 CLBLM_R_X47Y65/CLBLM_L_C6 CLBLM_R_X47Y65/CLBLM_L_D6 CLBLM_R_X47Y65/CLBLM_M_C6 CLBLM_R_X47Y66/CLBLM_IMUX11 CLBLM_R_X47Y66/CLBLM_IMUX35 CLBLM_R_X47Y66/CLBLM_IMUX43 CLBLM_R_X47Y66/CLBLM_M_A4 CLBLM_R_X47Y66/CLBLM_M_C6 CLBLM_R_X47Y66/CLBLM_M_D6 CLBLM_R_X47Y67/CLBLM_IMUX0 CLBLM_R_X47Y67/CLBLM_LOGIC_OUTS0 CLBLM_R_X47Y67/CLBLM_L_A3 CLBLM_R_X47Y67/CLBLM_L_AQ CLBLM_R_X49Y61/CLBLM_IMUX11 CLBLM_R_X49Y61/CLBLM_IMUX18 CLBLM_R_X49Y61/CLBLM_M_A4 CLBLM_R_X49Y61/CLBLM_M_B2 DSP_L_X48Y60/DSP_EE2BEG1_1 INT_INTERFACE_L_X48Y61/INT_INTERFACE_EE2BEG1 INT_L_X46Y61/SE2A1 INT_L_X46Y62/IMUX_L42 INT_L_X46Y62/SE2BEG1 INT_L_X46Y62/SW2END1 INT_L_X46Y64/BYP_ALT5 INT_L_X46Y64/BYP_BOUNCE5 INT_L_X46Y64/IMUX_L19 INT_L_X46Y64/IMUX_L3 INT_L_X46Y64/IMUX_L37 INT_L_X46Y64/SW2END1 INT_L_X46Y67/IMUX_L3 INT_L_X46Y67/WR1END1 INT_L_X48Y61/EE2A1 INT_R_X47Y59/IMUX11 INT_R_X47Y59/IMUX27 INT_R_X47Y59/SL1END1 INT_R_X47Y60/IMUX27 INT_R_X47Y60/IMUX35 INT_R_X47Y60/SL1BEG1 INT_R_X47Y60/SL1END1 INT_R_X47Y61/EE2BEG1 INT_R_X47Y61/IMUX10 INT_R_X47Y61/IMUX26 INT_R_X47Y61/IMUX34 INT_R_X47Y61/IMUX42 INT_R_X47Y61/SE2END1 INT_R_X47Y61/SL1BEG1 INT_R_X47Y62/BYP_ALT3 INT_R_X47Y62/BYP_BOUNCE3 INT_R_X47Y62/IMUX15 INT_R_X47Y62/SL1END2 INT_R_X47Y62/SW2A1 INT_R_X47Y63/BYP_BOUNCE_N3_3 INT_R_X47Y63/IMUX5 INT_R_X47Y63/SL1BEG2 INT_R_X47Y63/SR1END2 INT_R_X47Y63/SS2END1 INT_R_X47Y63/SW2BEG1 INT_R_X47Y64/IMUX27 INT_R_X47Y64/SL1END1 INT_R_X47Y64/SR1BEG2 INT_R_X47Y64/SS2A1 INT_R_X47Y64/SW2A1 INT_R_X47Y65/IMUX26 INT_R_X47Y65/IMUX34 INT_R_X47Y65/IMUX35 INT_R_X47Y65/IMUX42 INT_R_X47Y65/IMUX9 INT_R_X47Y65/SL1BEG1 INT_R_X47Y65/SL1END1 INT_R_X47Y65/SS2BEG1 INT_R_X47Y65/SS2END0 INT_R_X47Y65/SW2BEG1 INT_R_X47Y66/IMUX11 INT_R_X47Y66/IMUX35 INT_R_X47Y66/IMUX43 INT_R_X47Y66/SL1BEG1 INT_R_X47Y66/SR1END1 INT_R_X47Y66/SS2A0 INT_R_X47Y67/IMUX0 INT_R_X47Y67/LOGIC_OUTS0 INT_R_X47Y67/SR1BEG1 INT_R_X47Y67/SS2BEG0 INT_R_X47Y67/WR1BEG1 INT_R_X49Y61/EE2END1 INT_R_X49Y61/IMUX11 INT_R_X49Y61/IMUX18 VBRK_X118Y64/VBRK_EE2BEG1 
pips: CLBLM_L_X46Y62/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X46Y64/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X46Y64/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X46Y64/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X46Y67/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X47Y59/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X47Y59/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X47Y60/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X47Y60/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X47Y61/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X47Y61/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X47Y61/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X47Y61/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X47Y62/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X47Y63/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X47Y64/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X47Y65/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X47Y65/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X47Y65/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X47Y65/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X47Y65/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X47Y66/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X47Y66/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X47Y66/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X47Y67/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X47Y67/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X49Y61/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X49Y61/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X46Y62/INT_L.SW2END1->>IMUX_L42 INT_L_X46Y62/INT_L.SW2END1->>SE2BEG1 INT_L_X46Y64/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X46Y64/INT_L.BYP_BOUNCE5->>IMUX_L37 INT_L_X46Y64/INT_L.SW2END1->>BYP_ALT5 INT_L_X46Y64/INT_L.SW2END1->>IMUX_L19 INT_L_X46Y64/INT_L.SW2END1->>IMUX_L3 INT_L_X46Y67/INT_L.WR1END1->>IMUX_L3 INT_R_X47Y59/INT_R.SL1END1->>IMUX11 INT_R_X47Y59/INT_R.SL1END1->>IMUX27 INT_R_X47Y60/INT_R.SL1END1->>IMUX27 INT_R_X47Y60/INT_R.SL1END1->>IMUX35 INT_R_X47Y60/INT_R.SL1END1->>SL1BEG1 INT_R_X47Y61/INT_R.SE2END1->>EE2BEG1 INT_R_X47Y61/INT_R.SE2END1->>IMUX10 INT_R_X47Y61/INT_R.SE2END1->>IMUX26 INT_R_X47Y61/INT_R.SE2END1->>IMUX34 INT_R_X47Y61/INT_R.SE2END1->>IMUX42 INT_R_X47Y61/INT_R.SE2END1->>SL1BEG1 INT_R_X47Y62/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X47Y62/INT_R.BYP_BOUNCE3->>IMUX15 INT_R_X47Y62/INT_R.SL1END2->>BYP_ALT3 INT_R_X47Y63/INT_R.SR1END2->>IMUX5 INT_R_X47Y63/INT_R.SR1END2->>SL1BEG2 INT_R_X47Y63/INT_R.SS2END1->>SW2BEG1 INT_R_X47Y64/INT_R.SL1END1->>IMUX27 INT_R_X47Y64/INT_R.SL1END1->>SR1BEG2 INT_R_X47Y65/INT_R.SL1END1->>IMUX26 INT_R_X47Y65/INT_R.SL1END1->>IMUX34 INT_R_X47Y65/INT_R.SL1END1->>IMUX35 INT_R_X47Y65/INT_R.SL1END1->>IMUX42 INT_R_X47Y65/INT_R.SL1END1->>SL1BEG1 INT_R_X47Y65/INT_R.SL1END1->>SS2BEG1 INT_R_X47Y65/INT_R.SL1END1->>SW2BEG1 INT_R_X47Y65/INT_R.SS2END0->>IMUX9 INT_R_X47Y66/INT_R.SR1END1->>IMUX11 INT_R_X47Y66/INT_R.SR1END1->>IMUX35 INT_R_X47Y66/INT_R.SR1END1->>IMUX43 INT_R_X47Y66/INT_R.SR1END1->>SL1BEG1 INT_R_X47Y67/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X47Y67/INT_R.LOGIC_OUTS0->>SR1BEG1 INT_R_X47Y67/INT_R.LOGIC_OUTS0->>SS2BEG0 INT_R_X47Y67/INT_R.LOGIC_OUTS0->>WR1BEG1 INT_R_X49Y61/INT_R.EE2END1->>IMUX11 INT_R_X49Y61/INT_R.EE2END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 30, 

u_spi/u_spi_ctrl/spiif_cs__1[1] - 
wires: CLBLM_L_X46Y62/CLBLM_IMUX37 CLBLM_L_X46Y62/CLBLM_L_D4 CLBLM_L_X46Y64/CLBLM_IMUX10 CLBLM_L_X46Y64/CLBLM_IMUX26 CLBLM_L_X46Y64/CLBLM_IMUX42 CLBLM_L_X46Y64/CLBLM_L_A4 CLBLM_L_X46Y64/CLBLM_L_B4 CLBLM_L_X46Y64/CLBLM_L_D6 CLBLM_R_X47Y62/CLBLM_IMUX27 CLBLM_R_X47Y62/CLBLM_IMUX29 CLBLM_R_X47Y62/CLBLM_IMUX43 CLBLM_R_X47Y62/CLBLM_M_B4 CLBLM_R_X47Y62/CLBLM_M_C2 CLBLM_R_X47Y62/CLBLM_M_D6 CLBLM_R_X47Y63/CLBLM_IMUX3 CLBLM_R_X47Y63/CLBLM_L_A2 CLBLM_R_X47Y64/CLBLM_IMUX17 CLBLM_R_X47Y64/CLBLM_M_B3 CLBLM_R_X47Y65/CLBLM_IMUX10 CLBLM_R_X47Y65/CLBLM_IMUX12 CLBLM_R_X47Y65/CLBLM_IMUX25 CLBLM_R_X47Y65/CLBLM_IMUX33 CLBLM_R_X47Y65/CLBLM_L_A4 CLBLM_R_X47Y65/CLBLM_L_B5 CLBLM_R_X47Y65/CLBLM_L_C1 CLBLM_R_X47Y65/CLBLM_M_B6 CLBLM_R_X47Y66/CLBLM_IMUX1 CLBLM_R_X47Y66/CLBLM_IMUX29 CLBLM_R_X47Y66/CLBLM_IMUX45 CLBLM_R_X47Y66/CLBLM_LOGIC_OUTS4 CLBLM_R_X47Y66/CLBLM_M_A3 CLBLM_R_X47Y66/CLBLM_M_AQ CLBLM_R_X47Y66/CLBLM_M_C2 CLBLM_R_X47Y66/CLBLM_M_D2 CLBLM_R_X47Y67/CLBLM_IMUX3 CLBLM_R_X47Y67/CLBLM_L_A2 INT_L_X46Y62/BYP_ALT1 INT_L_X46Y62/BYP_BOUNCE1 INT_L_X46Y62/IMUX_L37 INT_L_X46Y62/NN2BEG1 INT_L_X46Y62/WL1END0 INT_L_X46Y63/NN2A1 INT_L_X46Y64/IMUX_L10 INT_L_X46Y64/IMUX_L26 INT_L_X46Y64/IMUX_L42 INT_L_X46Y64/NE2BEG1 INT_L_X46Y64/NN2END1 INT_L_X46Y65/NE2A1 INT_R_X47Y62/BYP_ALT5 INT_R_X47Y62/BYP_BOUNCE5 INT_R_X47Y62/IMUX27 INT_R_X47Y62/IMUX29 INT_R_X47Y62/IMUX43 INT_R_X47Y62/SL1END1 INT_R_X47Y62/WL1BEG0 INT_R_X47Y63/IMUX3 INT_R_X47Y63/SL1BEG1 INT_R_X47Y63/SR1END1 INT_R_X47Y64/IMUX17 INT_R_X47Y64/SR1BEG1 INT_R_X47Y64/SS2END0 INT_R_X47Y65/IMUX10 INT_R_X47Y65/IMUX12 INT_R_X47Y65/IMUX25 INT_R_X47Y65/IMUX33 INT_R_X47Y65/NE2END1 INT_R_X47Y65/SR1END1 INT_R_X47Y65/SS2A0 INT_R_X47Y66/IMUX1 INT_R_X47Y66/IMUX29 INT_R_X47Y66/IMUX45 INT_R_X47Y66/LOGIC_OUTS4 INT_R_X47Y66/NL1BEG2 INT_R_X47Y66/NL1BEG_N3 INT_R_X47Y66/SR1BEG1 INT_R_X47Y66/SS2BEG0 INT_R_X47Y67/IMUX3 INT_R_X47Y67/NL1END2 
pips: CLBLM_L_X46Y62/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X46Y64/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X46Y64/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X46Y64/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X47Y62/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X47Y62/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X47Y62/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X47Y63/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X47Y64/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X47Y65/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X47Y65/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X47Y65/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X47Y65/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X47Y66/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X47Y66/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X47Y66/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X47Y66/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X47Y67/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X46Y62/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X46Y62/INT_L.BYP_BOUNCE1->>IMUX_L37 INT_L_X46Y62/INT_L.WL1END0->>BYP_ALT1 INT_L_X46Y62/INT_L.WL1END0->>NN2BEG1 INT_L_X46Y64/INT_L.NN2END1->>IMUX_L10 INT_L_X46Y64/INT_L.NN2END1->>IMUX_L26 INT_L_X46Y64/INT_L.NN2END1->>IMUX_L42 INT_L_X46Y64/INT_L.NN2END1->>NE2BEG1 INT_R_X47Y62/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X47Y62/INT_R.BYP_BOUNCE5->>IMUX29 INT_R_X47Y62/INT_R.SL1END1->>BYP_ALT5 INT_R_X47Y62/INT_R.SL1END1->>IMUX27 INT_R_X47Y62/INT_R.SL1END1->>IMUX43 INT_R_X47Y62/INT_R.SL1END1->>WL1BEG0 INT_R_X47Y63/INT_R.SR1END1->>IMUX3 INT_R_X47Y63/INT_R.SR1END1->>SL1BEG1 INT_R_X47Y64/INT_R.SS2END0->>IMUX17 INT_R_X47Y64/INT_R.SS2END0->>SR1BEG1 INT_R_X47Y65/INT_R.NE2END1->>IMUX10 INT_R_X47Y65/INT_R.NE2END1->>IMUX25 INT_R_X47Y65/INT_R.NE2END1->>IMUX33 INT_R_X47Y65/INT_R.SR1END1->>IMUX12 INT_R_X47Y66/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X47Y66/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X47Y66/INT_R.LOGIC_OUTS4->>SR1BEG1 INT_R_X47Y66/INT_R.LOGIC_OUTS4->>SS2BEG0 INT_R_X47Y66/INT_R.NL1BEG_N3->>IMUX29 INT_R_X47Y66/INT_R.NL1BEG_N3->>IMUX45 INT_R_X47Y66/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X47Y67/INT_R.NL1END2->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 18, 

u_spi/u_spi_ctrl/spiif_cs_n_0 - 
wires: CLBLM_R_X47Y65/CLBLM_IMUX6 CLBLM_R_X47Y65/CLBLM_LOGIC_OUTS14 CLBLM_R_X47Y65/CLBLM_L_A1 CLBLM_R_X47Y65/CLBLM_M_C CLBLM_R_X47Y66/CLBLM_IMUX2 CLBLM_R_X47Y66/CLBLM_M_A2 CLBLM_R_X47Y67/CLBLM_IMUX5 CLBLM_R_X47Y67/CLBLM_L_A6 INT_R_X47Y65/BYP_ALT2 INT_R_X47Y65/BYP_BOUNCE2 INT_R_X47Y65/IMUX6 INT_R_X47Y65/LOGIC_OUTS14 INT_R_X47Y65/NL1BEG1 INT_R_X47Y65/NN2BEG2 INT_R_X47Y66/BYP_BOUNCE_N3_2 INT_R_X47Y66/IMUX2 INT_R_X47Y66/NL1END1 INT_R_X47Y66/NN2A2 INT_R_X47Y67/IMUX5 INT_R_X47Y67/NN2END2 
pips: CLBLM_R_X47Y65/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X47Y65/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X47Y66/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X47Y67/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_R_X47Y65/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X47Y65/INT_R.BYP_BOUNCE2->>IMUX6 INT_R_X47Y65/INT_R.LOGIC_OUTS14->>BYP_ALT2 INT_R_X47Y65/INT_R.LOGIC_OUTS14->>NL1BEG1 INT_R_X47Y65/INT_R.LOGIC_OUTS14->>NN2BEG2 INT_R_X47Y66/INT_R.NL1END1->>IMUX2 INT_R_X47Y67/INT_R.NN2END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u_spi/u_spi_ctrl/spiif_cs__1[0] - 
wires: CLBLL_R_X45Y62/CLBLL_SE2A3 CLBLL_R_X45Y63/CLBLL_SW2A3 CLBLM_L_X46Y62/CLBLM_IMUX39 CLBLM_L_X46Y62/CLBLM_L_D3 CLBLM_L_X46Y62/CLBLM_SE2A3 CLBLM_L_X46Y63/CLBLM_IMUX27 CLBLM_L_X46Y63/CLBLM_M_B4 CLBLM_L_X46Y63/CLBLM_SW2A3 CLBLM_L_X46Y64/CLBLM_IMUX25 CLBLM_L_X46Y64/CLBLM_IMUX46 CLBLM_L_X46Y64/CLBLM_IMUX9 CLBLM_L_X46Y64/CLBLM_L_A5 CLBLM_L_X46Y64/CLBLM_L_B5 CLBLM_L_X46Y64/CLBLM_L_D5 CLBLM_R_X47Y62/CLBLM_IMUX17 CLBLM_R_X47Y62/CLBLM_IMUX40 CLBLM_R_X47Y62/CLBLM_M_B3 CLBLM_R_X47Y62/CLBLM_M_D1 CLBLM_R_X47Y63/CLBLM_IMUX9 CLBLM_R_X47Y63/CLBLM_L_A5 CLBLM_R_X47Y64/CLBLM_IMUX24 CLBLM_R_X47Y64/CLBLM_M_B5 CLBLM_R_X47Y65/CLBLM_IMUX14 CLBLM_R_X47Y65/CLBLM_IMUX21 CLBLM_R_X47Y65/CLBLM_IMUX32 CLBLM_R_X47Y65/CLBLM_IMUX36 CLBLM_R_X47Y65/CLBLM_IMUX5 CLBLM_R_X47Y65/CLBLM_LOGIC_OUTS0 CLBLM_R_X47Y65/CLBLM_L_A6 CLBLM_R_X47Y65/CLBLM_L_AQ CLBLM_R_X47Y65/CLBLM_L_B1 CLBLM_R_X47Y65/CLBLM_L_C4 CLBLM_R_X47Y65/CLBLM_L_D2 CLBLM_R_X47Y65/CLBLM_M_C1 CLBLM_R_X47Y66/CLBLM_IMUX32 CLBLM_R_X47Y66/CLBLM_IMUX40 CLBLM_R_X47Y66/CLBLM_M_C1 CLBLM_R_X47Y66/CLBLM_M_D1 INT_L_X46Y62/IMUX_L39 INT_L_X46Y62/SE2END3 INT_L_X46Y63/FAN_ALT3 INT_L_X46Y63/FAN_BOUNCE3 INT_L_X46Y63/IMUX_L27 INT_L_X46Y63/SW2A3 INT_L_X46Y63/WL1END3 INT_L_X46Y64/IMUX_L25 INT_L_X46Y64/IMUX_L46 INT_L_X46Y64/IMUX_L9 INT_L_X46Y64/NE2BEG3 INT_L_X46Y64/NL1BEG_N3 INT_L_X46Y64/SW2BEG3 INT_L_X46Y64/SW2END0 INT_L_X46Y64/WL1END3 INT_L_X46Y64/WL1END_N1_3 INT_L_X46Y65/NE2A3 INT_L_X46Y65/WL1END_N1_3 INT_R_X45Y62/SE2A3 INT_R_X45Y63/SE2BEG3 INT_R_X45Y63/SW2END3 INT_R_X45Y64/SW2END_N0_3 INT_R_X47Y62/IMUX17 INT_R_X47Y62/IMUX40 INT_R_X47Y62/SL1END0 INT_R_X47Y63/IMUX9 INT_R_X47Y63/SL1BEG0 INT_R_X47Y63/SL1END0 INT_R_X47Y63/WL1BEG3 INT_R_X47Y64/IMUX24 INT_R_X47Y64/SL1BEG0 INT_R_X47Y64/SL1END0 INT_R_X47Y64/SW2A0 INT_R_X47Y64/WL1BEG3 INT_R_X47Y64/WL1BEG_N3 INT_R_X47Y65/BYP_ALT0 INT_R_X47Y65/BYP_ALT5 INT_R_X47Y65/BYP_BOUNCE0 INT_R_X47Y65/BYP_BOUNCE5 INT_R_X47Y65/IMUX14 INT_R_X47Y65/IMUX21 INT_R_X47Y65/IMUX32 INT_R_X47Y65/IMUX36 INT_R_X47Y65/IMUX5 INT_R_X47Y65/LOGIC_OUTS0 INT_R_X47Y65/NE2END3 INT_R_X47Y65/NR1BEG0 INT_R_X47Y65/SL1BEG0 INT_R_X47Y65/SW2BEG0 INT_R_X47Y65/WL1BEG_N3 INT_R_X47Y66/IMUX32 INT_R_X47Y66/IMUX40 INT_R_X47Y66/NR1END0 VBRK_X113Y65/VBRK_SE2A3 VBRK_X113Y66/VBRK_SW2A3 
pips: CLBLM_L_X46Y62/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X46Y63/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X46Y64/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X46Y64/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X46Y64/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X47Y62/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X47Y62/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X47Y63/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X47Y64/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X47Y65/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X47Y65/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X47Y65/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X47Y65/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X47Y65/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X47Y65/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X47Y66/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X47Y66/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X46Y62/INT_L.SE2END3->>IMUX_L39 INT_L_X46Y63/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X46Y63/INT_L.FAN_BOUNCE3->>IMUX_L27 INT_L_X46Y63/INT_L.WL1END3->>FAN_ALT3 INT_L_X46Y64/INT_L.NL1BEG_N3->>NE2BEG3 INT_L_X46Y64/INT_L.SW2END0->>IMUX_L25 INT_L_X46Y64/INT_L.SW2END0->>IMUX_L9 INT_L_X46Y64/INT_L.WL1END3->>IMUX_L46 INT_L_X46Y64/INT_L.WL1END3->>SW2BEG3 INT_L_X46Y64/INT_L.WL1END_N1_3->>NL1BEG_N3 INT_R_X45Y63/INT_R.SW2END3->>SE2BEG3 INT_R_X47Y62/INT_R.SL1END0->>IMUX17 INT_R_X47Y62/INT_R.SL1END0->>IMUX40 INT_R_X47Y63/INT_R.SL1END0->>IMUX9 INT_R_X47Y63/INT_R.SL1END0->>SL1BEG0 INT_R_X47Y64/INT_R.SL1END0->>IMUX24 INT_R_X47Y64/INT_R.SL1END0->>SL1BEG0 INT_R_X47Y64/INT_R.SL1END0->>WL1BEG_N3 INT_R_X47Y65/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X47Y65/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X47Y65/INT_R.BYP_BOUNCE0->>BYP_ALT5 INT_R_X47Y65/INT_R.BYP_BOUNCE0->>IMUX36 INT_R_X47Y65/INT_R.BYP_BOUNCE5->>IMUX21 INT_R_X47Y65/INT_R.BYP_BOUNCE5->>IMUX5 INT_R_X47Y65/INT_R.LOGIC_OUTS0->>BYP_ALT0 INT_R_X47Y65/INT_R.LOGIC_OUTS0->>IMUX32 INT_R_X47Y65/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X47Y65/INT_R.LOGIC_OUTS0->>SL1BEG0 INT_R_X47Y65/INT_R.LOGIC_OUTS0->>SW2BEG0 INT_R_X47Y65/INT_R.LOGIC_OUTS0->>WL1BEG_N3 INT_R_X47Y65/INT_R.NE2END3->>IMUX14 INT_R_X47Y66/INT_R.NR1END0->>IMUX32 INT_R_X47Y66/INT_R.NR1END0->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

FSM_sequential_spiif_cs[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_spi/u_spi_ctrl/FSM_sequential_spiif_cs[1]_i_2_n_0 - 
wires: CLBLM_R_X47Y66/CLBLM_IMUX7 CLBLM_R_X47Y66/CLBLM_LOGIC_OUTS15 CLBLM_R_X47Y66/CLBLM_M_A1 CLBLM_R_X47Y66/CLBLM_M_D INT_R_X47Y66/IMUX7 INT_R_X47Y66/LOGIC_OUTS15 
pips: CLBLM_R_X47Y66/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X47Y66/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X47Y66/INT_R.LOGIC_OUTS15->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_spiif_cs[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_spi/u_spi_ctrl/FSM_sequential_spiif_cs[2]_i_2_n_0 - 
wires: CLBLM_R_X47Y66/CLBLM_LOGIC_OUTS14 CLBLM_R_X47Y66/CLBLM_M_C CLBLM_R_X47Y67/CLBLM_IMUX10 CLBLM_R_X47Y67/CLBLM_L_A4 INT_R_X47Y66/LOGIC_OUTS14 INT_R_X47Y66/NL1BEG1 INT_R_X47Y67/IMUX10 INT_R_X47Y67/NL1END1 
pips: CLBLM_R_X47Y66/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X47Y67/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_R_X47Y66/INT_R.LOGIC_OUTS14->>NL1BEG1 INT_R_X47Y67/INT_R.NL1END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_spi/u_spi_ctrl/sck_ne_reg_n_0 - 
wires: CLBLM_L_X46Y62/CLBLM_IMUX36 CLBLM_L_X46Y62/CLBLM_L_D2 CLBLM_L_X46Y63/CLBLM_IMUX11 CLBLM_L_X46Y63/CLBLM_M_A4 CLBLM_L_X46Y64/CLBLM_IMUX21 CLBLM_L_X46Y64/CLBLM_IMUX5 CLBLM_L_X46Y64/CLBLM_L_A6 CLBLM_L_X46Y64/CLBLM_L_C4 CLBLM_R_X47Y62/CLBLM_IMUX31 CLBLM_R_X47Y62/CLBLM_IMUX7 CLBLM_R_X47Y62/CLBLM_M_A1 CLBLM_R_X47Y62/CLBLM_M_C5 CLBLM_R_X47Y64/CLBLM_IMUX12 CLBLM_R_X47Y64/CLBLM_M_B6 CLBLM_R_X47Y65/CLBLM_EL1BEG1 CLBLM_R_X47Y65/CLBLM_IMUX16 CLBLM_R_X47Y65/CLBLM_IMUX28 CLBLM_R_X47Y65/CLBLM_LOGIC_OUTS20 CLBLM_R_X47Y65/CLBLM_L_B3 CLBLM_R_X47Y65/CLBLM_M_AMUX CLBLM_R_X47Y65/CLBLM_M_C4 CLBLM_R_X49Y62/CLBLM_FAN7 CLBLM_R_X49Y62/CLBLM_M_CE CLBLM_R_X49Y63/CLBLM_FAN7 CLBLM_R_X49Y63/CLBLM_M_CE CLBLM_R_X49Y64/CLBLM_FAN6 CLBLM_R_X49Y64/CLBLM_IMUX36 CLBLM_R_X49Y64/CLBLM_L_CE CLBLM_R_X49Y64/CLBLM_L_D2 DSP_L_X48Y65/DSP_EL1BEG1_0 INT_INTERFACE_L_X48Y65/INT_INTERFACE_EL1BEG1 INT_L_X46Y62/IMUX_L36 INT_L_X46Y62/NL1BEG2 INT_L_X46Y62/WL1END2 INT_L_X46Y63/IMUX_L11 INT_L_X46Y63/NE2BEG2 INT_L_X46Y63/NL1END2 INT_L_X46Y64/IMUX_L21 INT_L_X46Y64/IMUX_L5 INT_L_X46Y64/NE2A2 INT_L_X46Y64/WL1END2 INT_L_X48Y64/SE2A1 INT_L_X48Y65/EL1END1 INT_L_X48Y65/SE2BEG1 INT_R_X47Y62/IMUX31 INT_R_X47Y62/IMUX7 INT_R_X47Y62/SS2END3 INT_R_X47Y62/WL1BEG2 INT_R_X47Y63/SS2A3 INT_R_X47Y63/SS2END_N0_3 INT_R_X47Y64/IMUX12 INT_R_X47Y64/NE2END2 INT_R_X47Y64/SR1END3 INT_R_X47Y64/SS2BEG3 INT_R_X47Y64/WL1BEG2 INT_R_X47Y65/EL1BEG1 INT_R_X47Y65/IMUX16 INT_R_X47Y65/IMUX28 INT_R_X47Y65/LOGIC_OUTS20 INT_R_X47Y65/SR1BEG3 INT_R_X47Y65/SR1END_N3_3 INT_R_X49Y62/FAN7 INT_R_X49Y62/FAN_ALT7 INT_R_X49Y62/NR1BEG1 INT_R_X49Y62/SS2END1 INT_R_X49Y63/FAN7 INT_R_X49Y63/FAN_ALT7 INT_R_X49Y63/GFAN1 INT_R_X49Y63/NR1END1 INT_R_X49Y63/SS2A1 INT_R_X49Y64/BYP_ALT4 INT_R_X49Y64/BYP_BOUNCE4 INT_R_X49Y64/FAN6 INT_R_X49Y64/FAN_ALT6 INT_R_X49Y64/IMUX36 INT_R_X49Y64/SE2END1 INT_R_X49Y64/SS2BEG1 VBRK_X118Y68/VBRK_EL1BEG1 
pips: CLBLM_L_X46Y62/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X46Y63/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X46Y64/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X46Y64/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X47Y62/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X47Y62/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X47Y64/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X47Y65/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X47Y65/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X47Y65/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X49Y62/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X49Y63/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X49Y64/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X49Y64/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 INT_L_X46Y62/INT_L.WL1END2->>IMUX_L36 INT_L_X46Y62/INT_L.WL1END2->>NL1BEG2 INT_L_X46Y63/INT_L.NL1END2->>IMUX_L11 INT_L_X46Y63/INT_L.NL1END2->>NE2BEG2 INT_L_X46Y64/INT_L.WL1END2->>IMUX_L21 INT_L_X46Y64/INT_L.WL1END2->>IMUX_L5 INT_L_X48Y65/INT_L.EL1END1->>SE2BEG1 INT_R_X47Y62/INT_R.SS2END3->>IMUX31 INT_R_X47Y62/INT_R.SS2END3->>IMUX7 INT_R_X47Y62/INT_R.SS2END3->>WL1BEG2 INT_R_X47Y64/INT_R.NE2END2->>IMUX12 INT_R_X47Y64/INT_R.SR1END3->>SS2BEG3 INT_R_X47Y64/INT_R.SR1END3->>WL1BEG2 INT_R_X47Y65/INT_R.LOGIC_OUTS20->>EL1BEG1 INT_R_X47Y65/INT_R.LOGIC_OUTS20->>IMUX28 INT_R_X47Y65/INT_R.LOGIC_OUTS20->>SR1BEG3 INT_R_X47Y65/INT_R.SR1END_N3_3->>IMUX16 INT_R_X49Y62/INT_R.FAN_ALT7->>FAN7 INT_R_X49Y62/INT_R.SS2END1->>FAN_ALT7 INT_R_X49Y62/INT_R.SS2END1->>NR1BEG1 INT_R_X49Y63/INT_R.FAN_ALT7->>FAN7 INT_R_X49Y63/INT_R.GFAN1->>FAN_ALT7 INT_R_X49Y63/INT_R.NR1END1->>GFAN1 INT_R_X49Y64/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X49Y64/INT_R.BYP_BOUNCE4->>IMUX36 INT_R_X49Y64/INT_R.FAN_ALT6->>FAN6 INT_R_X49Y64/INT_R.SE2END1->>BYP_ALT4 INT_R_X49Y64/INT_R.SE2END1->>FAN_ALT6 INT_R_X49Y64/INT_R.SE2END1->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 19, 

u_spi/u_spi_ctrl/sck_cnt_reg__0[5] - 
wires: CLBLM_R_X49Y63/CLBLM_IMUX35 CLBLM_R_X49Y63/CLBLM_M_C6 CLBLM_R_X49Y64/CLBLM_IMUX19 CLBLM_R_X49Y64/CLBLM_IMUX23 CLBLM_R_X49Y64/CLBLM_IMUX39 CLBLM_R_X49Y64/CLBLM_LOGIC_OUTS1 CLBLM_R_X49Y64/CLBLM_L_B2 CLBLM_R_X49Y64/CLBLM_L_BQ CLBLM_R_X49Y64/CLBLM_L_C3 CLBLM_R_X49Y64/CLBLM_L_D3 INT_R_X49Y63/IMUX35 INT_R_X49Y63/SL1END1 INT_R_X49Y64/BYP_ALT5 INT_R_X49Y64/BYP_BOUNCE5 INT_R_X49Y64/IMUX19 INT_R_X49Y64/IMUX23 INT_R_X49Y64/IMUX39 INT_R_X49Y64/LOGIC_OUTS1 INT_R_X49Y64/SL1BEG1 
pips: CLBLM_R_X49Y63/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X49Y64/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X49Y64/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X49Y64/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X49Y64/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X49Y63/INT_R.SL1END1->>IMUX35 INT_R_X49Y64/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X49Y64/INT_R.BYP_BOUNCE5->>IMUX23 INT_R_X49Y64/INT_R.BYP_BOUNCE5->>IMUX39 INT_R_X49Y64/INT_R.LOGIC_OUTS1->>BYP_ALT5 INT_R_X49Y64/INT_R.LOGIC_OUTS1->>IMUX19 INT_R_X49Y64/INT_R.LOGIC_OUTS1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

u_spi/u_spi_ctrl/sck_cnt_reg__0[4] - 
wires: CLBLM_R_X49Y63/CLBLM_IMUX18 CLBLM_R_X49Y63/CLBLM_IMUX22 CLBLM_R_X49Y63/CLBLM_LOGIC_OUTS5 CLBLM_R_X49Y63/CLBLM_M_B2 CLBLM_R_X49Y63/CLBLM_M_BQ CLBLM_R_X49Y63/CLBLM_M_C3 CLBLM_R_X49Y64/CLBLM_IMUX26 CLBLM_R_X49Y64/CLBLM_IMUX34 CLBLM_R_X49Y64/CLBLM_IMUX42 CLBLM_R_X49Y64/CLBLM_L_B4 CLBLM_R_X49Y64/CLBLM_L_C6 CLBLM_R_X49Y64/CLBLM_L_D6 INT_R_X49Y63/BYP_ALT4 INT_R_X49Y63/BYP_BOUNCE4 INT_R_X49Y63/IMUX18 INT_R_X49Y63/IMUX22 INT_R_X49Y63/LOGIC_OUTS5 INT_R_X49Y63/NR1BEG1 INT_R_X49Y64/IMUX26 INT_R_X49Y64/IMUX34 INT_R_X49Y64/IMUX42 INT_R_X49Y64/NR1END1 
pips: CLBLM_R_X49Y63/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X49Y63/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X49Y63/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X49Y64/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X49Y64/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X49Y64/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_R_X49Y63/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X49Y63/INT_R.BYP_BOUNCE4->>IMUX22 INT_R_X49Y63/INT_R.LOGIC_OUTS5->>BYP_ALT4 INT_R_X49Y63/INT_R.LOGIC_OUTS5->>IMUX18 INT_R_X49Y63/INT_R.LOGIC_OUTS5->>NR1BEG1 INT_R_X49Y64/INT_R.NR1END1->>IMUX26 INT_R_X49Y64/INT_R.NR1END1->>IMUX34 INT_R_X49Y64/INT_R.NR1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

u_spi/u_spi_ctrl/sck_cnt_reg__0[3] - 
wires: CLBLM_R_X49Y63/CLBLM_IMUX12 CLBLM_R_X49Y63/CLBLM_IMUX2 CLBLM_R_X49Y63/CLBLM_IMUX28 CLBLM_R_X49Y63/CLBLM_LOGIC_OUTS20 CLBLM_R_X49Y63/CLBLM_M_A2 CLBLM_R_X49Y63/CLBLM_M_AMUX CLBLM_R_X49Y63/CLBLM_M_B6 CLBLM_R_X49Y63/CLBLM_M_C4 CLBLM_R_X49Y64/CLBLM_IMUX16 CLBLM_R_X49Y64/CLBLM_IMUX21 CLBLM_R_X49Y64/CLBLM_IMUX37 CLBLM_R_X49Y64/CLBLM_L_B3 CLBLM_R_X49Y64/CLBLM_L_C4 CLBLM_R_X49Y64/CLBLM_L_D4 INT_R_X49Y63/BYP_ALT2 INT_R_X49Y63/BYP_BOUNCE2 INT_R_X49Y63/FAN_ALT1 INT_R_X49Y63/FAN_BOUNCE1 INT_R_X49Y63/IMUX12 INT_R_X49Y63/IMUX2 INT_R_X49Y63/IMUX28 INT_R_X49Y63/LOGIC_OUTS20 INT_R_X49Y63/NL1BEG1 INT_R_X49Y64/BYP_ALT1 INT_R_X49Y64/BYP_BOUNCE1 INT_R_X49Y64/BYP_BOUNCE_N3_2 INT_R_X49Y64/IMUX16 INT_R_X49Y64/IMUX21 INT_R_X49Y64/IMUX37 INT_R_X49Y64/NL1END1 
pips: CLBLM_R_X49Y63/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X49Y63/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X49Y63/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X49Y63/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X49Y64/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X49Y64/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X49Y64/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 INT_R_X49Y63/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X49Y63/INT_R.BYP_BOUNCE2->>FAN_ALT1 INT_R_X49Y63/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X49Y63/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X49Y63/INT_R.LOGIC_OUTS20->>BYP_ALT2 INT_R_X49Y63/INT_R.LOGIC_OUTS20->>IMUX12 INT_R_X49Y63/INT_R.LOGIC_OUTS20->>IMUX28 INT_R_X49Y63/INT_R.LOGIC_OUTS20->>NL1BEG1 INT_R_X49Y64/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X49Y64/INT_R.BYP_BOUNCE1->>IMUX21 INT_R_X49Y64/INT_R.BYP_BOUNCE1->>IMUX37 INT_R_X49Y64/INT_R.BYP_BOUNCE_N3_2->>IMUX16 INT_R_X49Y64/INT_R.NL1END1->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

sck_cnt[5]_i_2_n_0 - 
wires: CLBLM_R_X49Y64/CLBLM_IMUX25 CLBLM_R_X49Y64/CLBLM_IMUX41 CLBLM_R_X49Y64/CLBLM_LOGIC_OUTS8 CLBLM_R_X49Y64/CLBLM_L_A CLBLM_R_X49Y64/CLBLM_L_B5 CLBLM_R_X49Y64/CLBLM_L_D1 INT_R_X49Y64/IMUX25 INT_R_X49Y64/IMUX41 INT_R_X49Y64/LOGIC_OUTS8 
pips: CLBLM_R_X49Y64/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X49Y64/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X49Y64/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X49Y64/INT_R.LOGIC_OUTS8->>IMUX25 INT_R_X49Y64/INT_R.LOGIC_OUTS8->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

FSM_sequential_txstate[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_core/u_txfsm/__4_n_0 - 
wires: CLBLL_L_X42Y68/CLBLL_IMUX31 CLBLL_L_X42Y68/CLBLL_LL_C5 CLBLL_L_X42Y68/CLBLL_LL_D CLBLL_L_X42Y68/CLBLL_LOGIC_OUTS15 INT_L_X42Y68/IMUX_L31 INT_L_X42Y68/LOGIC_OUTS_L15 
pips: CLBLL_L_X42Y68/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X42Y68/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X42Y68/INT_L.LOGIC_OUTS_L15->>IMUX_L31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

FSM_sequential_txstate[2]_i_2_n_0 - 
wires: CLBLL_L_X42Y68/CLBLL_EL1BEG0 CLBLL_L_X42Y68/CLBLL_IMUX17 CLBLL_L_X42Y68/CLBLL_IMUX32 CLBLL_L_X42Y68/CLBLL_IMUX8 CLBLL_L_X42Y68/CLBLL_LL_A5 CLBLL_L_X42Y68/CLBLL_LL_B3 CLBLL_L_X42Y68/CLBLL_LL_C1 CLBLM_R_X41Y68/CLBLM_EL1BEG0 CLBLM_R_X41Y68/CLBLM_LOGIC_OUTS13 CLBLM_R_X41Y68/CLBLM_M_B INT_L_X42Y67/EL1END_S3_0 INT_L_X42Y68/EL1END0 INT_L_X42Y68/IMUX_L17 INT_L_X42Y68/IMUX_L32 INT_L_X42Y68/IMUX_L8 INT_R_X41Y68/EL1BEG0 INT_R_X41Y68/LOGIC_OUTS13 
pips: CLBLL_L_X42Y68/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X42Y68/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X42Y68/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_R_X41Y68/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X42Y68/INT_L.EL1END0->>IMUX_L17 INT_L_X42Y68/INT_L.EL1END0->>IMUX_L32 INT_L_X42Y68/INT_L.EL1END0->>IMUX_L8 INT_R_X41Y68/INT_R.LOGIC_OUTS13->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u_core/u_txfsm/txstate[0] - 
wires: CLBLL_L_X42Y66/CLBLL_SW2A2 CLBLL_L_X42Y67/CLBLL_IMUX4 CLBLL_L_X42Y67/CLBLL_LL_A6 CLBLL_L_X42Y67/CLBLL_SW2A2 CLBLL_L_X42Y67/CLBLL_WL1END1 CLBLL_L_X42Y68/CLBLL_IMUX15 CLBLL_L_X42Y68/CLBLL_IMUX29 CLBLL_L_X42Y68/CLBLL_IMUX47 CLBLL_L_X42Y68/CLBLL_IMUX7 CLBLL_L_X42Y68/CLBLL_LL_A1 CLBLL_L_X42Y68/CLBLL_LL_B1 CLBLL_L_X42Y68/CLBLL_LL_C2 CLBLL_L_X42Y68/CLBLL_LL_CQ CLBLL_L_X42Y68/CLBLL_LL_D5 CLBLL_L_X42Y68/CLBLL_LOGIC_OUTS6 CLBLM_R_X41Y66/CLBLM_IMUX14 CLBLM_R_X41Y66/CLBLM_IMUX15 CLBLM_R_X41Y66/CLBLM_IMUX5 CLBLM_R_X41Y66/CLBLM_IMUX7 CLBLM_R_X41Y66/CLBLM_L_A6 CLBLM_R_X41Y66/CLBLM_L_B1 CLBLM_R_X41Y66/CLBLM_M_A1 CLBLM_R_X41Y66/CLBLM_M_B1 CLBLM_R_X41Y66/CLBLM_SW2A2 CLBLM_R_X41Y67/CLBLM_IMUX1 CLBLM_R_X41Y67/CLBLM_IMUX12 CLBLM_R_X41Y67/CLBLM_IMUX13 CLBLM_R_X41Y67/CLBLM_L_B6 CLBLM_R_X41Y67/CLBLM_M_A3 CLBLM_R_X41Y67/CLBLM_M_B6 CLBLM_R_X41Y67/CLBLM_SW2A2 CLBLM_R_X41Y67/CLBLM_WL1END1 CLBLM_R_X41Y68/CLBLM_IMUX17 CLBLM_R_X41Y68/CLBLM_IMUX2 CLBLM_R_X41Y68/CLBLM_M_A2 CLBLM_R_X41Y68/CLBLM_M_B3 INT_L_X42Y66/SW2A2 INT_L_X42Y67/IMUX_L4 INT_L_X42Y67/SL1END2 INT_L_X42Y67/SW2A2 INT_L_X42Y67/SW2BEG2 INT_L_X42Y67/WL1BEG1 INT_L_X42Y68/BYP_ALT3 INT_L_X42Y68/BYP_BOUNCE3 INT_L_X42Y68/IMUX_L15 INT_L_X42Y68/IMUX_L29 INT_L_X42Y68/IMUX_L47 INT_L_X42Y68/IMUX_L7 INT_L_X42Y68/LOGIC_OUTS_L6 INT_L_X42Y68/SL1BEG2 INT_L_X42Y68/SW2BEG2 INT_L_X42Y69/BYP_BOUNCE_N3_3 INT_R_X41Y66/BYP_ALT3 INT_R_X41Y66/BYP_BOUNCE3 INT_R_X41Y66/IMUX14 INT_R_X41Y66/IMUX15 INT_R_X41Y66/IMUX5 INT_R_X41Y66/IMUX7 INT_R_X41Y66/SW2END2 INT_R_X41Y67/BYP_BOUNCE_N3_3 INT_R_X41Y67/IMUX1 INT_R_X41Y67/IMUX12 INT_R_X41Y67/IMUX13 INT_R_X41Y67/NL1BEG1 INT_R_X41Y67/SW2END2 INT_R_X41Y67/WL1END1 INT_R_X41Y68/IMUX17 INT_R_X41Y68/IMUX2 INT_R_X41Y68/NL1END1 
pips: CLBLL_L_X42Y67/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X42Y68/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X42Y68/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X42Y68/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X42Y68/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X42Y68/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X41Y66/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X41Y66/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y66/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X41Y66/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y67/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y67/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X41Y67/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X41Y68/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y68/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X42Y67/INT_L.SL1END2->>IMUX_L4 INT_L_X42Y67/INT_L.SL1END2->>SW2BEG2 INT_L_X42Y67/INT_L.SL1END2->>WL1BEG1 INT_L_X42Y68/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X42Y68/INT_L.BYP_BOUNCE3->>IMUX_L15 INT_L_X42Y68/INT_L.BYP_BOUNCE3->>IMUX_L47 INT_L_X42Y68/INT_L.BYP_BOUNCE3->>IMUX_L7 INT_L_X42Y68/INT_L.LOGIC_OUTS_L6->>BYP_ALT3 INT_L_X42Y68/INT_L.LOGIC_OUTS_L6->>IMUX_L29 INT_L_X42Y68/INT_L.LOGIC_OUTS_L6->>SL1BEG2 INT_L_X42Y68/INT_L.LOGIC_OUTS_L6->>SW2BEG2 INT_R_X41Y66/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X41Y66/INT_R.BYP_BOUNCE3->>IMUX15 INT_R_X41Y66/INT_R.BYP_BOUNCE3->>IMUX7 INT_R_X41Y66/INT_R.SW2END2->>BYP_ALT3 INT_R_X41Y66/INT_R.SW2END2->>IMUX14 INT_R_X41Y66/INT_R.SW2END2->>IMUX5 INT_R_X41Y67/INT_R.BYP_BOUNCE_N3_3->>IMUX1 INT_R_X41Y67/INT_R.SW2END2->>IMUX13 INT_R_X41Y67/INT_R.WL1END1->>IMUX12 INT_R_X41Y67/INT_R.WL1END1->>NL1BEG1 INT_R_X41Y68/INT_R.NL1END1->>IMUX17 INT_R_X41Y68/INT_R.NL1END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 15, 

FSM_sequential_txstate[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_core/u_txfsm/txstate[1] - 
wires: CLBLL_L_X42Y66/CLBLL_SW2A0 CLBLL_L_X42Y67/CLBLL_IMUX8 CLBLL_L_X42Y67/CLBLL_LL_A5 CLBLL_L_X42Y67/CLBLL_WL1END3 CLBLL_L_X42Y68/CLBLL_IMUX1 CLBLL_L_X42Y68/CLBLL_IMUX27 CLBLL_L_X42Y68/CLBLL_IMUX43 CLBLL_L_X42Y68/CLBLL_LL_A3 CLBLL_L_X42Y68/CLBLL_LL_AQ CLBLL_L_X42Y68/CLBLL_LL_B4 CLBLL_L_X42Y68/CLBLL_LL_D6 CLBLL_L_X42Y68/CLBLL_LOGIC_OUTS4 CLBLM_R_X41Y66/CLBLM_IMUX25 CLBLM_R_X41Y66/CLBLM_IMUX9 CLBLM_R_X41Y66/CLBLM_L_A5 CLBLM_R_X41Y66/CLBLM_L_B5 CLBLM_R_X41Y66/CLBLM_SW2A0 CLBLM_R_X41Y67/CLBLM_IMUX15 CLBLM_R_X41Y67/CLBLM_IMUX26 CLBLM_R_X41Y67/CLBLM_IMUX33 CLBLM_R_X41Y67/CLBLM_IMUX7 CLBLM_R_X41Y67/CLBLM_L_B4 CLBLM_R_X41Y67/CLBLM_L_C1 CLBLM_R_X41Y67/CLBLM_M_A1 CLBLM_R_X41Y67/CLBLM_M_B1 CLBLM_R_X41Y67/CLBLM_WL1END3 CLBLM_R_X41Y68/CLBLM_IMUX24 CLBLM_R_X41Y68/CLBLM_IMUX8 CLBLM_R_X41Y68/CLBLM_M_A5 CLBLM_R_X41Y68/CLBLM_M_B5 INT_L_X42Y66/SW2A0 INT_L_X42Y67/IMUX_L8 INT_L_X42Y67/SL1END0 INT_L_X42Y67/SW2BEG0 INT_L_X42Y67/WL1BEG3 INT_L_X42Y68/BYP_ALT1 INT_L_X42Y68/BYP_BOUNCE1 INT_L_X42Y68/IMUX_L1 INT_L_X42Y68/IMUX_L27 INT_L_X42Y68/IMUX_L43 INT_L_X42Y68/LOGIC_OUTS_L4 INT_L_X42Y68/SL1BEG0 INT_L_X42Y68/WL1BEG_N3 INT_R_X41Y66/IMUX25 INT_R_X41Y66/IMUX9 INT_R_X41Y66/SW2END0 INT_R_X41Y67/BYP_ALT6 INT_R_X41Y67/BYP_BOUNCE6 INT_R_X41Y67/IMUX15 INT_R_X41Y67/IMUX26 INT_R_X41Y67/IMUX33 INT_R_X41Y67/IMUX7 INT_R_X41Y67/SR1BEG_S0 INT_R_X41Y67/WL1END3 INT_R_X41Y68/BYP_BOUNCE_N3_6 INT_R_X41Y68/IMUX24 INT_R_X41Y68/IMUX8 INT_R_X41Y68/WL1END_N1_3 
pips: CLBLL_L_X42Y67/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X42Y68/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X42Y68/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X42Y68/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_L_X42Y68/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X41Y66/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X41Y66/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X41Y67/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y67/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X41Y67/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X41Y67/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y68/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X41Y68/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X42Y67/INT_L.SL1END0->>IMUX_L8 INT_L_X42Y67/INT_L.SL1END0->>SW2BEG0 INT_L_X42Y68/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X42Y68/INT_L.BYP_BOUNCE1->>IMUX_L27 INT_L_X42Y68/INT_L.BYP_BOUNCE1->>IMUX_L43 INT_L_X42Y68/INT_L.LOGIC_OUTS_L4->>BYP_ALT1 INT_L_X42Y68/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X42Y68/INT_L.LOGIC_OUTS_L4->>SL1BEG0 INT_L_X42Y68/INT_L.LOGIC_OUTS_L4->>WL1BEG_N3 INT_R_X41Y66/INT_R.SW2END0->>IMUX25 INT_R_X41Y66/INT_R.SW2END0->>IMUX9 INT_R_X41Y67/INT_R.BYP_ALT6->>BYP_BOUNCE6 INT_R_X41Y67/INT_R.SR1BEG_S0->>IMUX26 INT_R_X41Y67/INT_R.SR1BEG_S0->>IMUX33 INT_R_X41Y67/INT_R.WL1END3->>BYP_ALT6 INT_R_X41Y67/INT_R.WL1END3->>IMUX15 INT_R_X41Y67/INT_R.WL1END3->>IMUX7 INT_R_X41Y67/INT_R.WL1END3->>SR1BEG_S0 INT_R_X41Y68/INT_R.BYP_BOUNCE_N3_6->>IMUX24 INT_R_X41Y68/INT_R.WL1END_N1_3->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 13, 

FSM_sequential_txstate[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_core/u_txfsm/txstate[2] - 
wires: CLBLL_L_X42Y66/CLBLL_SW2A1 CLBLL_L_X42Y67/CLBLL_IMUX2 CLBLL_L_X42Y67/CLBLL_LL_A2 CLBLL_L_X42Y68/CLBLL_IMUX18 CLBLL_L_X42Y68/CLBLL_IMUX40 CLBLL_L_X42Y68/CLBLL_LL_B2 CLBLL_L_X42Y68/CLBLL_LL_BQ CLBLL_L_X42Y68/CLBLL_LL_D1 CLBLL_L_X42Y68/CLBLL_LOGIC_OUTS5 CLBLL_L_X42Y68/CLBLL_WR1END2 CLBLM_R_X41Y66/CLBLM_IMUX11 CLBLM_R_X41Y66/CLBLM_IMUX12 CLBLM_R_X41Y66/CLBLM_IMUX3 CLBLM_R_X41Y66/CLBLM_IMUX35 CLBLM_R_X41Y66/CLBLM_L_A2 CLBLM_R_X41Y66/CLBLM_M_A4 CLBLM_R_X41Y66/CLBLM_M_B6 CLBLM_R_X41Y66/CLBLM_M_C6 CLBLM_R_X41Y66/CLBLM_SW2A1 CLBLM_R_X41Y67/CLBLM_IMUX14 CLBLM_R_X41Y67/CLBLM_IMUX17 CLBLM_R_X41Y67/CLBLM_IMUX2 CLBLM_R_X41Y67/CLBLM_L_B1 CLBLM_R_X41Y67/CLBLM_M_A2 CLBLM_R_X41Y67/CLBLM_M_B3 CLBLM_R_X41Y68/CLBLM_IMUX11 CLBLM_R_X41Y68/CLBLM_IMUX18 CLBLM_R_X41Y68/CLBLM_M_A4 CLBLM_R_X41Y68/CLBLM_M_B2 CLBLM_R_X41Y68/CLBLM_WR1END2 INT_L_X42Y66/SW2A1 INT_L_X42Y67/FAN_BOUNCE_S3_2 INT_L_X42Y67/IMUX_L2 INT_L_X42Y67/SL1END1 INT_L_X42Y67/SW2BEG1 INT_L_X42Y68/FAN_ALT2 INT_L_X42Y68/FAN_BOUNCE2 INT_L_X42Y68/IMUX_L18 INT_L_X42Y68/IMUX_L40 INT_L_X42Y68/LOGIC_OUTS_L5 INT_L_X42Y68/SL1BEG1 INT_L_X42Y68/WR1BEG2 INT_R_X41Y66/IMUX11 INT_R_X41Y66/IMUX12 INT_R_X41Y66/IMUX3 INT_R_X41Y66/IMUX35 INT_R_X41Y66/NL1BEG1 INT_R_X41Y66/SW2END1 INT_R_X41Y67/IMUX14 INT_R_X41Y67/IMUX17 INT_R_X41Y67/IMUX2 INT_R_X41Y67/NL1END1 INT_R_X41Y67/NR1BEG1 INT_R_X41Y67/SR1END2 INT_R_X41Y68/IMUX11 INT_R_X41Y68/IMUX18 INT_R_X41Y68/NR1END1 INT_R_X41Y68/SR1BEG2 INT_R_X41Y68/WR1END2 
pips: CLBLL_L_X42Y67/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X42Y68/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X42Y68/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X42Y68/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X41Y66/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y66/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X41Y66/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X41Y66/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X41Y67/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X41Y67/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y67/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y68/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y68/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X42Y67/INT_L.SL1END1->>IMUX_L2 INT_L_X42Y67/INT_L.SL1END1->>SW2BEG1 INT_L_X42Y68/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X42Y68/INT_L.FAN_BOUNCE2->>IMUX_L40 INT_L_X42Y68/INT_L.LOGIC_OUTS_L5->>FAN_ALT2 INT_L_X42Y68/INT_L.LOGIC_OUTS_L5->>IMUX_L18 INT_L_X42Y68/INT_L.LOGIC_OUTS_L5->>SL1BEG1 INT_L_X42Y68/INT_L.LOGIC_OUTS_L5->>WR1BEG2 INT_R_X41Y66/INT_R.SW2END1->>IMUX11 INT_R_X41Y66/INT_R.SW2END1->>IMUX12 INT_R_X41Y66/INT_R.SW2END1->>IMUX3 INT_R_X41Y66/INT_R.SW2END1->>IMUX35 INT_R_X41Y66/INT_R.SW2END1->>NL1BEG1 INT_R_X41Y67/INT_R.NL1END1->>IMUX17 INT_R_X41Y67/INT_R.NL1END1->>IMUX2 INT_R_X41Y67/INT_R.NL1END1->>NR1BEG1 INT_R_X41Y67/INT_R.SR1END2->>IMUX14 INT_R_X41Y68/INT_R.NR1END1->>IMUX11 INT_R_X41Y68/INT_R.NR1END1->>IMUX18 INT_R_X41Y68/INT_R.WR1END2->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 13, 

cnt[0]_i_2_n_0 - 
wires: CLBLL_L_X42Y67/CLBLL_ER1BEG3 CLBLL_L_X42Y67/CLBLL_IMUX7 CLBLL_L_X42Y67/CLBLL_LL_A1 CLBLM_R_X41Y67/CLBLM_ER1BEG3 CLBLM_R_X41Y67/CLBLM_LOGIC_OUTS14 CLBLM_R_X41Y67/CLBLM_M_C CLBLM_R_X41Y68/CLBLM_IMUX12 CLBLM_R_X41Y68/CLBLM_IMUX4 CLBLM_R_X41Y68/CLBLM_M_A6 CLBLM_R_X41Y68/CLBLM_M_B6 INT_L_X42Y67/ER1END3 INT_L_X42Y67/IMUX_L7 INT_L_X42Y68/ER1END_N3_3 INT_R_X41Y67/ER1BEG3 INT_R_X41Y67/LOGIC_OUTS14 INT_R_X41Y67/NR1BEG2 INT_R_X41Y68/IMUX12 INT_R_X41Y68/IMUX4 INT_R_X41Y68/NR1END2 
pips: CLBLL_L_X42Y67/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_R_X41Y67/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X41Y68/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X41Y68/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X42Y67/INT_L.ER1END3->>IMUX_L7 INT_R_X41Y67/INT_R.LOGIC_OUTS14->>ER1BEG3 INT_R_X41Y67/INT_R.LOGIC_OUTS14->>NR1BEG2 INT_R_X41Y68/INT_R.NR1END2->>IMUX12 INT_R_X41Y68/INT_R.NR1END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

FSM_sequential_txstate[2]_i_3_n_0 - 
wires: CLBLM_R_X41Y66/CLBLM_LOGIC_OUTS14 CLBLM_R_X41Y66/CLBLM_M_C CLBLM_R_X41Y68/CLBLM_IMUX27 CLBLM_R_X41Y68/CLBLM_M_B4 INT_R_X41Y66/LOGIC_OUTS14 INT_R_X41Y66/NN2BEG2 INT_R_X41Y67/NN2A2 INT_R_X41Y68/IMUX27 INT_R_X41Y68/NN2END2 
pips: CLBLM_R_X41Y66/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X41Y68/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_R_X41Y66/INT_R.LOGIC_OUTS14->>NN2BEG2 INT_R_X41Y68/INT_R.NN2END2->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

cnt[0]_i_3_n_0 - 
wires: CLBLL_L_X42Y67/CLBLL_ER1BEG1 CLBLL_L_X42Y67/CLBLL_IMUX11 CLBLL_L_X42Y67/CLBLL_LL_A4 CLBLL_L_X42Y68/CLBLL_WL1END3 CLBLM_R_X41Y67/CLBLM_ER1BEG1 CLBLM_R_X41Y67/CLBLM_IMUX16 CLBLM_R_X41Y67/CLBLM_IMUX24 CLBLM_R_X41Y67/CLBLM_IMUX8 CLBLM_R_X41Y67/CLBLM_L_B3 CLBLM_R_X41Y67/CLBLM_M_A5 CLBLM_R_X41Y67/CLBLM_M_B5 CLBLM_R_X41Y68/CLBLM_IMUX15 CLBLM_R_X41Y68/CLBLM_IMUX7 CLBLM_R_X41Y68/CLBLM_M_A1 CLBLM_R_X41Y68/CLBLM_M_B1 CLBLM_R_X41Y68/CLBLM_WL1END3 CLBLM_R_X43Y69/CLBLM_LOGIC_OUTS22 CLBLM_R_X43Y69/CLBLM_M_CMUX INT_L_X42Y67/ER1END1 INT_L_X42Y67/IMUX_L11 INT_L_X42Y68/WL1BEG3 INT_L_X42Y69/WL1BEG_N3 INT_L_X42Y69/WR1END1 INT_R_X41Y67/ER1BEG1 INT_R_X41Y67/IMUX16 INT_R_X41Y67/IMUX24 INT_R_X41Y67/IMUX8 INT_R_X41Y67/SL1END0 INT_R_X41Y68/IMUX15 INT_R_X41Y68/IMUX7 INT_R_X41Y68/SL1BEG0 INT_R_X41Y68/SR1BEG_S0 INT_R_X41Y68/WL1END3 INT_R_X41Y69/WL1END_N1_3 INT_R_X43Y69/LOGIC_OUTS22 INT_R_X43Y69/WR1BEG1 
pips: CLBLL_L_X42Y67/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_R_X41Y67/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X41Y67/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X41Y67/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X41Y68/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y68/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X43Y69/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X42Y67/INT_L.ER1END1->>IMUX_L11 INT_L_X42Y69/INT_L.WR1END1->>WL1BEG_N3 INT_R_X41Y67/INT_R.SL1END0->>ER1BEG1 INT_R_X41Y67/INT_R.SL1END0->>IMUX16 INT_R_X41Y67/INT_R.SL1END0->>IMUX24 INT_R_X41Y67/INT_R.SL1END0->>IMUX8 INT_R_X41Y68/INT_R.SR1BEG_S0->>SL1BEG0 INT_R_X41Y68/INT_R.WL1END3->>IMUX15 INT_R_X41Y68/INT_R.WL1END3->>IMUX7 INT_R_X41Y68/INT_R.WL1END3->>SR1BEG_S0 INT_R_X43Y69/INT_R.LOGIC_OUTS22->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

u_core/u_txfsm/cnt_reg_n_0_[2] - 
wires: CLBLM_R_X41Y66/CLBLM_IMUX18 CLBLM_R_X41Y66/CLBLM_IMUX22 CLBLM_R_X41Y66/CLBLM_IMUX26 CLBLM_R_X41Y66/CLBLM_LOGIC_OUTS5 CLBLM_R_X41Y66/CLBLM_L_B4 CLBLM_R_X41Y66/CLBLM_M_B2 CLBLM_R_X41Y66/CLBLM_M_BQ CLBLM_R_X41Y66/CLBLM_M_C3 INT_R_X41Y66/BYP_ALT4 INT_R_X41Y66/BYP_BOUNCE4 INT_R_X41Y66/IMUX18 INT_R_X41Y66/IMUX22 INT_R_X41Y66/IMUX26 INT_R_X41Y66/LOGIC_OUTS5 
pips: CLBLM_R_X41Y66/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y66/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y66/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X41Y66/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X41Y66/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X41Y66/INT_R.BYP_BOUNCE4->>IMUX22 INT_R_X41Y66/INT_R.LOGIC_OUTS5->>BYP_ALT4 INT_R_X41Y66/INT_R.LOGIC_OUTS5->>IMUX18 INT_R_X41Y66/INT_R.LOGIC_OUTS5->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u_core/u_txfsm/cnt_reg_n_0_[0] - 
wires: CLBLM_R_X41Y66/CLBLM_IMUX2 CLBLM_R_X41Y66/CLBLM_IMUX24 CLBLM_R_X41Y66/CLBLM_IMUX32 CLBLM_R_X41Y66/CLBLM_IMUX33 CLBLM_R_X41Y66/CLBLM_L_C1 CLBLM_R_X41Y66/CLBLM_M_A2 CLBLM_R_X41Y66/CLBLM_M_B5 CLBLM_R_X41Y66/CLBLM_M_C1 CLBLM_R_X41Y67/CLBLM_IMUX0 CLBLM_R_X41Y67/CLBLM_L_A3 CLBLM_R_X41Y68/CLBLM_IMUX1 CLBLM_R_X41Y68/CLBLM_LOGIC_OUTS4 CLBLM_R_X41Y68/CLBLM_M_A3 CLBLM_R_X41Y68/CLBLM_M_AQ INT_R_X41Y66/IMUX2 INT_R_X41Y66/IMUX24 INT_R_X41Y66/IMUX32 INT_R_X41Y66/IMUX33 INT_R_X41Y66/NR1BEG0 INT_R_X41Y66/SS2END0 INT_R_X41Y67/IMUX0 INT_R_X41Y67/NR1END0 INT_R_X41Y67/SS2A0 INT_R_X41Y68/IMUX1 INT_R_X41Y68/LOGIC_OUTS4 INT_R_X41Y68/SS2BEG0 
pips: CLBLM_R_X41Y66/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y66/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X41Y66/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y66/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X41Y67/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X41Y68/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y68/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X41Y66/INT_R.SS2END0->>IMUX2 INT_R_X41Y66/INT_R.SS2END0->>IMUX24 INT_R_X41Y66/INT_R.SS2END0->>IMUX32 INT_R_X41Y66/INT_R.SS2END0->>IMUX33 INT_R_X41Y66/INT_R.SS2END0->>NR1BEG0 INT_R_X41Y67/INT_R.NR1END0->>IMUX0 INT_R_X41Y68/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X41Y68/INT_R.LOGIC_OUTS4->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

u_core/u_txfsm/cnt_reg_n_0_[1] - 
wires: CLBLM_R_X41Y66/CLBLM_IMUX1 CLBLM_R_X41Y66/CLBLM_IMUX17 CLBLM_R_X41Y66/CLBLM_IMUX21 CLBLM_R_X41Y66/CLBLM_IMUX29 CLBLM_R_X41Y66/CLBLM_LOGIC_OUTS4 CLBLM_R_X41Y66/CLBLM_L_C4 CLBLM_R_X41Y66/CLBLM_M_A3 CLBLM_R_X41Y66/CLBLM_M_AQ CLBLM_R_X41Y66/CLBLM_M_B3 CLBLM_R_X41Y66/CLBLM_M_C2 CLBLM_R_X41Y67/CLBLM_IMUX6 CLBLM_R_X41Y67/CLBLM_L_A1 INT_R_X41Y66/IMUX1 INT_R_X41Y66/IMUX17 INT_R_X41Y66/IMUX21 INT_R_X41Y66/IMUX29 INT_R_X41Y66/LOGIC_OUTS4 INT_R_X41Y66/NL1BEG_N3 INT_R_X41Y66/NR1BEG3 INT_R_X41Y67/IMUX6 INT_R_X41Y67/NR1END3 
pips: CLBLM_R_X41Y66/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y66/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y66/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X41Y66/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y66/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X41Y67/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_R_X41Y66/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X41Y66/INT_R.LOGIC_OUTS4->>IMUX17 INT_R_X41Y66/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X41Y66/INT_R.NL1BEG_N3->>IMUX21 INT_R_X41Y66/INT_R.NL1BEG_N3->>IMUX29 INT_R_X41Y66/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X41Y67/INT_R.NR1END3->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

NextState[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/State_reg_n_0_[3] - 
wires: BRAM_INT_INTERFACE_L_X44Y60/INT_INTERFACE_EE2BEG2 BRAM_INT_INTERFACE_L_X44Y62/INT_INTERFACE_EE2BEG1 BRAM_INT_INTERFACE_L_X44Y64/INT_INTERFACE_SW2A0 BRAM_INT_INTERFACE_L_X44Y64/INT_INTERFACE_WL1END3 BRAM_L_X44Y60/BRAM_EE2BEG1_2 BRAM_L_X44Y60/BRAM_EE2BEG2_0 BRAM_L_X44Y60/BRAM_SW2A0_4 BRAM_L_X44Y60/BRAM_WL1END3_4 CLBLL_L_X40Y62/CLBLL_IMUX11 CLBLL_L_X40Y62/CLBLL_IMUX3 CLBLL_L_X40Y62/CLBLL_LL_A4 CLBLL_L_X40Y62/CLBLL_L_A2 CLBLL_L_X40Y63/CLBLL_IMUX11 CLBLL_L_X40Y63/CLBLL_IMUX26 CLBLL_L_X40Y63/CLBLL_IMUX27 CLBLL_L_X40Y63/CLBLL_IMUX3 CLBLL_L_X40Y63/CLBLL_LL_A4 CLBLL_L_X40Y63/CLBLL_LL_B4 CLBLL_L_X40Y63/CLBLL_L_A2 CLBLL_L_X40Y63/CLBLL_L_B4 CLBLL_L_X40Y64/CLBLL_IMUX14 CLBLL_L_X40Y64/CLBLL_IMUX6 CLBLL_L_X40Y64/CLBLL_IMUX7 CLBLL_L_X40Y64/CLBLL_LL_A1 CLBLL_L_X40Y64/CLBLL_L_A1 CLBLL_L_X40Y64/CLBLL_L_B1 CLBLL_L_X42Y60/CLBLL_ER1BEG3 CLBLL_L_X42Y60/CLBLL_IMUX10 CLBLL_L_X42Y60/CLBLL_IMUX15 CLBLL_L_X42Y60/CLBLL_IMUX2 CLBLL_L_X42Y60/CLBLL_IMUX23 CLBLL_L_X42Y60/CLBLL_IMUX26 CLBLL_L_X42Y60/CLBLL_IMUX31 CLBLL_L_X42Y60/CLBLL_IMUX36 CLBLL_L_X42Y60/CLBLL_LL_A2 CLBLL_L_X42Y60/CLBLL_LL_B1 CLBLL_L_X42Y60/CLBLL_LL_C5 CLBLL_L_X42Y60/CLBLL_L_A4 CLBLL_L_X42Y60/CLBLL_L_B4 CLBLL_L_X42Y60/CLBLL_L_C3 CLBLL_L_X42Y60/CLBLL_L_D2 CLBLL_L_X42Y60/CLBLL_SE2A2 CLBLL_L_X42Y60/CLBLL_WL1END1 CLBLL_L_X42Y61/CLBLL_ER1BEG3 CLBLL_L_X42Y61/CLBLL_IMUX0 CLBLL_L_X42Y61/CLBLL_IMUX16 CLBLL_L_X42Y61/CLBLL_IMUX17 CLBLL_L_X42Y61/CLBLL_IMUX23 CLBLL_L_X42Y61/CLBLL_IMUX28 CLBLL_L_X42Y61/CLBLL_IMUX46 CLBLL_L_X42Y61/CLBLL_IMUX8 CLBLL_L_X42Y61/CLBLL_LL_A5 CLBLL_L_X42Y61/CLBLL_LL_B3 CLBLL_L_X42Y61/CLBLL_LL_C4 CLBLL_L_X42Y61/CLBLL_L_A3 CLBLL_L_X42Y61/CLBLL_L_B3 CLBLL_L_X42Y61/CLBLL_L_C3 CLBLL_L_X42Y61/CLBLL_L_D5 CLBLL_L_X42Y62/CLBLL_ER1BEG3 CLBLL_L_X42Y62/CLBLL_IMUX0 CLBLL_L_X42Y62/CLBLL_IMUX36 CLBLL_L_X42Y62/CLBLL_L_A3 CLBLL_L_X42Y62/CLBLL_L_D2 CLBLL_L_X42Y62/CLBLL_SE2A2 CLBLL_L_X42Y63/CLBLL_ER1BEG3 CLBLL_L_X42Y63/CLBLL_IMUX15 CLBLL_L_X42Y63/CLBLL_IMUX16 CLBLL_L_X42Y63/CLBLL_IMUX39 CLBLL_L_X42Y63/CLBLL_LL_B1 CLBLL_L_X42Y63/CLBLL_L_B3 CLBLL_L_X42Y63/CLBLL_L_D3 CLBLL_L_X42Y64/CLBLL_IMUX15 CLBLL_L_X42Y64/CLBLL_IMUX29 CLBLL_L_X42Y64/CLBLL_IMUX6 CLBLL_L_X42Y64/CLBLL_IMUX7 CLBLL_L_X42Y64/CLBLL_LL_A1 CLBLL_L_X42Y64/CLBLL_LL_B1 CLBLL_L_X42Y64/CLBLL_LL_C2 CLBLL_L_X42Y64/CLBLL_L_A1 CLBLL_L_X42Y64/CLBLL_WL1END1 CLBLL_L_X42Y65/CLBLL_IMUX18 CLBLL_L_X42Y65/CLBLL_IMUX2 CLBLL_L_X42Y65/CLBLL_IMUX47 CLBLL_L_X42Y65/CLBLL_LL_A2 CLBLL_L_X42Y65/CLBLL_LL_B2 CLBLL_L_X42Y65/CLBLL_LL_D5 CLBLL_L_X42Y66/CLBLL_IMUX0 CLBLL_L_X42Y66/CLBLL_IMUX32 CLBLL_L_X42Y66/CLBLL_IMUX8 CLBLL_L_X42Y66/CLBLL_LL_A5 CLBLL_L_X42Y66/CLBLL_LL_C1 CLBLL_L_X42Y66/CLBLL_L_A3 CLBLL_R_X45Y60/CLBLL_IMUX15 CLBLL_R_X45Y60/CLBLL_IMUX29 CLBLL_R_X45Y60/CLBLL_IMUX45 CLBLL_R_X45Y60/CLBLL_IMUX6 CLBLL_R_X45Y60/CLBLL_LL_B1 CLBLL_R_X45Y60/CLBLL_LL_C2 CLBLL_R_X45Y60/CLBLL_LL_D2 CLBLL_R_X45Y60/CLBLL_L_A1 CLBLL_R_X45Y62/CLBLL_IMUX2 CLBLL_R_X45Y62/CLBLL_LL_A2 CLBLL_R_X45Y65/CLBLL_IMUX11 CLBLL_R_X45Y65/CLBLL_LL_A4 CLBLL_R_X45Y67/CLBLL_IMUX11 CLBLL_R_X45Y67/CLBLL_IMUX14 CLBLL_R_X45Y67/CLBLL_IMUX18 CLBLL_R_X45Y67/CLBLL_IMUX30 CLBLL_R_X45Y67/CLBLL_IMUX35 CLBLL_R_X45Y67/CLBLL_IMUX5 CLBLL_R_X45Y67/CLBLL_LL_A4 CLBLL_R_X45Y67/CLBLL_LL_B2 CLBLL_R_X45Y67/CLBLL_LL_C6 CLBLL_R_X45Y67/CLBLL_L_A6 CLBLL_R_X45Y67/CLBLL_L_B1 CLBLL_R_X45Y67/CLBLL_L_C5 CLBLL_R_X45Y68/CLBLL_EL1BEG0 CLBLL_R_X45Y68/CLBLL_EL1BEG3 CLBLL_R_X45Y68/CLBLL_IMUX11 CLBLL_R_X45Y68/CLBLL_IMUX19 CLBLL_R_X45Y68/CLBLL_IMUX23 CLBLL_R_X45Y68/CLBLL_IMUX3 CLBLL_R_X45Y68/CLBLL_LL_A4 CLBLL_R_X45Y68/CLBLL_LOGIC_OUTS1 CLBLL_R_X45Y68/CLBLL_L_A2 CLBLL_R_X45Y68/CLBLL_L_B2 CLBLL_R_X45Y68/CLBLL_L_BQ CLBLL_R_X45Y68/CLBLL_L_C3 CLBLM_L_X46Y67/CLBLM_IMUX31 CLBLM_L_X46Y67/CLBLM_M_C5 CLBLM_L_X46Y68/CLBLM_EL1BEG0 CLBLM_L_X46Y68/CLBLM_EL1BEG3 CLBLM_L_X46Y68/CLBLM_IMUX30 CLBLM_L_X46Y68/CLBLM_L_C5 CLBLM_R_X41Y60/CLBLM_ER1BEG3 CLBLM_R_X41Y60/CLBLM_IMUX3 CLBLM_R_X41Y60/CLBLM_L_A2 CLBLM_R_X41Y60/CLBLM_SE2A2 CLBLM_R_X41Y60/CLBLM_WL1END1 CLBLM_R_X41Y61/CLBLM_ER1BEG3 CLBLM_R_X41Y61/CLBLM_IMUX4 CLBLM_R_X41Y61/CLBLM_IMUX5 CLBLM_R_X41Y61/CLBLM_L_A6 CLBLM_R_X41Y61/CLBLM_M_A6 CLBLM_R_X41Y62/CLBLM_ER1BEG3 CLBLM_R_X41Y62/CLBLM_IMUX1 CLBLM_R_X41Y62/CLBLM_IMUX13 CLBLM_R_X41Y62/CLBLM_IMUX9 CLBLM_R_X41Y62/CLBLM_L_A5 CLBLM_R_X41Y62/CLBLM_L_B6 CLBLM_R_X41Y62/CLBLM_M_A3 CLBLM_R_X41Y62/CLBLM_SE2A2 CLBLM_R_X41Y63/CLBLM_ER1BEG3 CLBLM_R_X41Y63/CLBLM_IMUX10 CLBLM_R_X41Y63/CLBLM_IMUX17 CLBLM_R_X41Y63/CLBLM_IMUX2 CLBLM_R_X41Y63/CLBLM_L_A4 CLBLM_R_X41Y63/CLBLM_M_A2 CLBLM_R_X41Y63/CLBLM_M_B3 CLBLM_R_X41Y64/CLBLM_IMUX11 CLBLM_R_X41Y64/CLBLM_IMUX27 CLBLM_R_X41Y64/CLBLM_IMUX3 CLBLM_R_X41Y64/CLBLM_L_A2 CLBLM_R_X41Y64/CLBLM_M_A4 CLBLM_R_X41Y64/CLBLM_M_B4 CLBLM_R_X41Y64/CLBLM_WL1END1 CLBLM_R_X43Y59/CLBLM_IMUX5 CLBLM_R_X43Y59/CLBLM_L_A6 CLBLM_R_X43Y60/CLBLM_EE2BEG2 CLBLM_R_X43Y60/CLBLM_IMUX40 CLBLM_R_X43Y60/CLBLM_M_D1 CLBLM_R_X43Y61/CLBLM_IMUX10 CLBLM_R_X43Y61/CLBLM_IMUX25 CLBLM_R_X43Y61/CLBLM_IMUX44 CLBLM_R_X43Y61/CLBLM_L_A4 CLBLM_R_X43Y61/CLBLM_L_B5 CLBLM_R_X43Y61/CLBLM_M_D4 CLBLM_R_X43Y62/CLBLM_EE2BEG1 CLBLM_R_X43Y62/CLBLM_IMUX11 CLBLM_R_X43Y62/CLBLM_IMUX18 CLBLM_R_X43Y62/CLBLM_IMUX29 CLBLM_R_X43Y62/CLBLM_IMUX34 CLBLM_R_X43Y62/CLBLM_IMUX36 CLBLM_R_X43Y62/CLBLM_L_C6 CLBLM_R_X43Y62/CLBLM_L_D2 CLBLM_R_X43Y62/CLBLM_M_A4 CLBLM_R_X43Y62/CLBLM_M_B2 CLBLM_R_X43Y62/CLBLM_M_C2 CLBLM_R_X43Y63/CLBLM_IMUX26 CLBLM_R_X43Y63/CLBLM_IMUX34 CLBLM_R_X43Y63/CLBLM_IMUX43 CLBLM_R_X43Y63/CLBLM_IMUX9 CLBLM_R_X43Y63/CLBLM_L_A5 CLBLM_R_X43Y63/CLBLM_L_B4 CLBLM_R_X43Y63/CLBLM_L_C6 CLBLM_R_X43Y63/CLBLM_M_D6 CLBLM_R_X43Y64/CLBLM_IMUX2 CLBLM_R_X43Y64/CLBLM_IMUX22 CLBLM_R_X43Y64/CLBLM_M_A2 CLBLM_R_X43Y64/CLBLM_M_C3 CLBLM_R_X43Y64/CLBLM_SW2A0 CLBLM_R_X43Y64/CLBLM_WL1END3 INT_L_X40Y62/IMUX_L11 INT_L_X40Y62/IMUX_L3 INT_L_X40Y62/WL1END1 INT_L_X40Y63/IMUX_L11 INT_L_X40Y63/IMUX_L26 INT_L_X40Y63/IMUX_L27 INT_L_X40Y63/IMUX_L3 INT_L_X40Y63/WL1END1 INT_L_X40Y64/IMUX_L14 INT_L_X40Y64/IMUX_L6 INT_L_X40Y64/IMUX_L7 INT_L_X40Y64/WR1END3 INT_L_X42Y59/NL1BEG1 INT_L_X42Y59/WL1END1 INT_L_X42Y60/EL1BEG0 INT_L_X42Y60/EL1BEG2 INT_L_X42Y60/ER1BEG_S0 INT_L_X42Y60/ER1END3 INT_L_X42Y60/IMUX_L10 INT_L_X42Y60/IMUX_L15 INT_L_X42Y60/IMUX_L2 INT_L_X42Y60/IMUX_L23 INT_L_X42Y60/IMUX_L26 INT_L_X42Y60/IMUX_L31 INT_L_X42Y60/IMUX_L36 INT_L_X42Y60/NL1END1 INT_L_X42Y60/NR1BEG2 INT_L_X42Y60/SE2END2 INT_L_X42Y60/WL1BEG1 INT_L_X42Y61/EL1BEG2 INT_L_X42Y61/ER1BEG0 INT_L_X42Y61/ER1END3 INT_L_X42Y61/ER1END_N3_3 INT_L_X42Y61/FAN_ALT5 INT_L_X42Y61/FAN_BOUNCE5 INT_L_X42Y61/IMUX_L0 INT_L_X42Y61/IMUX_L16 INT_L_X42Y61/IMUX_L17 INT_L_X42Y61/IMUX_L23 INT_L_X42Y61/IMUX_L28 INT_L_X42Y61/IMUX_L46 INT_L_X42Y61/IMUX_L8 INT_L_X42Y61/NR1END2 INT_L_X42Y62/EL1BEG1 INT_L_X42Y62/ER1END3 INT_L_X42Y62/ER1END_N3_3 INT_L_X42Y62/IMUX_L0 INT_L_X42Y62/IMUX_L36 INT_L_X42Y62/SE2END2 INT_L_X42Y63/EL1BEG2 INT_L_X42Y63/ER1END3 INT_L_X42Y63/ER1END_N3_3 INT_L_X42Y63/IMUX_L15 INT_L_X42Y63/IMUX_L16 INT_L_X42Y63/IMUX_L39 INT_L_X42Y63/NE2BEG3 INT_L_X42Y64/BYP_ALT3 INT_L_X42Y64/BYP_BOUNCE3 INT_L_X42Y64/ER1END_N3_3 INT_L_X42Y64/IMUX_L15 INT_L_X42Y64/IMUX_L29 INT_L_X42Y64/IMUX_L6 INT_L_X42Y64/IMUX_L7 INT_L_X42Y64/NE2A3 INT_L_X42Y64/WL1BEG1 INT_L_X42Y64/WL1END2 INT_L_X42Y65/BYP_BOUNCE_N3_3 INT_L_X42Y65/IMUX_L18 INT_L_X42Y65/IMUX_L2 INT_L_X42Y65/IMUX_L47 INT_L_X42Y65/NL1BEG0 INT_L_X42Y65/NL1END_S3_0 INT_L_X42Y65/WR1END1 INT_L_X42Y66/IMUX_L0 INT_L_X42Y66/IMUX_L32 INT_L_X42Y66/IMUX_L8 INT_L_X42Y66/NL1END0 INT_L_X44Y60/EE2A2 INT_L_X44Y62/EE2A1 INT_L_X44Y64/SW2A0 INT_L_X44Y64/WL1BEG3 INT_L_X44Y65/SW2BEG0 INT_L_X44Y65/WL1BEG_N3 INT_L_X44Y65/WL1END0 INT_L_X46Y67/EL1END_S3_0 INT_L_X46Y67/IMUX_L31 INT_L_X46Y68/EL1END0 INT_L_X46Y68/EL1END3 INT_L_X46Y68/IMUX_L30 INT_R_X41Y60/ER1BEG3 INT_R_X41Y60/IMUX3 INT_R_X41Y60/SE2A2 INT_R_X41Y60/SS2END2 INT_R_X41Y60/WL1END1 INT_R_X41Y61/ER1BEG3 INT_R_X41Y61/IMUX4 INT_R_X41Y61/IMUX5 INT_R_X41Y61/SE2BEG2 INT_R_X41Y61/SL1END2 INT_R_X41Y61/SS2A2 INT_R_X41Y62/ER1BEG3 INT_R_X41Y62/FAN_ALT5 INT_R_X41Y62/FAN_BOUNCE5 INT_R_X41Y62/IMUX1 INT_R_X41Y62/IMUX13 INT_R_X41Y62/IMUX9 INT_R_X41Y62/SE2A2 INT_R_X41Y62/SL1BEG2 INT_R_X41Y62/SL1END2 INT_R_X41Y62/SS2BEG2 INT_R_X41Y62/WL1BEG1 INT_R_X41Y63/ER1BEG3 INT_R_X41Y63/FAN_ALT1 INT_R_X41Y63/FAN_ALT5 INT_R_X41Y63/FAN_BOUNCE1 INT_R_X41Y63/FAN_BOUNCE5 INT_R_X41Y63/IMUX10 INT_R_X41Y63/IMUX17 INT_R_X41Y63/IMUX2 INT_R_X41Y63/SE2BEG2 INT_R_X41Y63/SL1BEG2 INT_R_X41Y63/SR1END2 INT_R_X41Y63/WL1BEG1 INT_R_X41Y64/IMUX11 INT_R_X41Y64/IMUX27 INT_R_X41Y64/IMUX3 INT_R_X41Y64/SR1BEG2 INT_R_X41Y64/WL1END1 INT_R_X41Y64/WR1BEG3 INT_R_X43Y59/EL1END_S3_0 INT_R_X43Y59/IMUX5 INT_R_X43Y59/SS2END2 INT_R_X43Y59/WL1BEG1 INT_R_X43Y60/EE2BEG2 INT_R_X43Y60/EL1END0 INT_R_X43Y60/EL1END2 INT_R_X43Y60/IMUX40 INT_R_X43Y60/SS2A2 INT_R_X43Y61/EL1END2 INT_R_X43Y61/ER1END0 INT_R_X43Y61/IMUX10 INT_R_X43Y61/IMUX25 INT_R_X43Y61/IMUX44 INT_R_X43Y61/NR1BEG2 INT_R_X43Y61/SS2BEG2 INT_R_X43Y62/EE2BEG1 INT_R_X43Y62/EL1END1 INT_R_X43Y62/IMUX11 INT_R_X43Y62/IMUX18 INT_R_X43Y62/IMUX29 INT_R_X43Y62/IMUX34 INT_R_X43Y62/IMUX36 INT_R_X43Y62/NL1BEG1 INT_R_X43Y62/NR1END2 INT_R_X43Y63/EL1END2 INT_R_X43Y63/IMUX26 INT_R_X43Y63/IMUX34 INT_R_X43Y63/IMUX43 INT_R_X43Y63/IMUX9 INT_R_X43Y63/NL1END1 INT_R_X43Y64/IMUX2 INT_R_X43Y64/IMUX22 INT_R_X43Y64/NE2END3 INT_R_X43Y64/SW2END0 INT_R_X43Y64/WL1BEG2 INT_R_X43Y64/WL1END3 INT_R_X43Y65/WL1END_N1_3 INT_R_X43Y65/WR1BEG1 INT_R_X45Y60/BYP_ALT2 INT_R_X45Y60/BYP_ALT3 INT_R_X45Y60/BYP_BOUNCE2 INT_R_X45Y60/BYP_BOUNCE3 INT_R_X45Y60/EE2END2 INT_R_X45Y60/IMUX15 INT_R_X45Y60/IMUX29 INT_R_X45Y60/IMUX45 INT_R_X45Y60/IMUX6 INT_R_X45Y61/BYP_BOUNCE_N3_2 INT_R_X45Y61/BYP_BOUNCE_N3_3 INT_R_X45Y62/EE2END1 INT_R_X45Y62/IMUX2 INT_R_X45Y65/IMUX11 INT_R_X45Y65/SS2END1 INT_R_X45Y65/WL1BEG0 INT_R_X45Y66/SS2A1 INT_R_X45Y67/IMUX11 INT_R_X45Y67/IMUX14 INT_R_X45Y67/IMUX18 INT_R_X45Y67/IMUX30 INT_R_X45Y67/IMUX35 INT_R_X45Y67/IMUX5 INT_R_X45Y67/SL1END1 INT_R_X45Y67/SR1END2 INT_R_X45Y67/SS2BEG1 INT_R_X45Y68/EL1BEG0 INT_R_X45Y68/EL1BEG3 INT_R_X45Y68/IMUX11 INT_R_X45Y68/IMUX19 INT_R_X45Y68/IMUX23 INT_R_X45Y68/IMUX3 INT_R_X45Y68/LOGIC_OUTS1 INT_R_X45Y68/NL1BEG0 INT_R_X45Y68/NL1END_S3_0 INT_R_X45Y68/SL1BEG1 INT_R_X45Y68/SR1BEG2 INT_R_X45Y69/EL1BEG_N3 INT_R_X45Y69/NL1END0 VBRK_X113Y71/VBRK_EL1BEG0 VBRK_X113Y71/VBRK_EL1BEG3 
pips: CLBLL_L_X40Y62/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X40Y62/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X40Y63/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X40Y63/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X40Y63/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X40Y63/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X40Y64/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X40Y64/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X40Y64/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X42Y60/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X42Y60/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X42Y60/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X42Y60/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X42Y60/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X42Y60/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X42Y60/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_L_X42Y61/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X42Y61/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X42Y61/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X42Y61/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X42Y61/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X42Y61/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X42Y61/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X42Y62/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X42Y62/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_L_X42Y63/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X42Y63/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X42Y63/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X42Y64/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X42Y64/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X42Y64/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X42Y64/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X42Y65/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X42Y65/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X42Y65/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X42Y66/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X42Y66/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X42Y66/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X45Y60/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X45Y60/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X45Y60/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X45Y60/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X45Y62/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X45Y65/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X45Y67/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X45Y67/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X45Y67/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X45Y67/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X45Y67/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X45Y67/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X45Y68/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X45Y68/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X45Y68/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X45Y68/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X45Y68/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_L_X46Y67/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X46Y68/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X41Y60/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X41Y61/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X41Y61/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X41Y62/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y62/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X41Y62/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X41Y63/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X41Y63/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y63/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y64/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y64/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y64/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X43Y59/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X43Y60/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X43Y61/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X43Y61/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X43Y61/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X43Y62/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X43Y62/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X43Y62/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X43Y62/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X43Y62/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X43Y63/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X43Y63/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X43Y63/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X43Y63/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X43Y64/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X43Y64/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X40Y62/INT_L.WL1END1->>IMUX_L11 INT_L_X40Y62/INT_L.WL1END1->>IMUX_L3 INT_L_X40Y63/INT_L.WL1END1->>IMUX_L11 INT_L_X40Y63/INT_L.WL1END1->>IMUX_L26 INT_L_X40Y63/INT_L.WL1END1->>IMUX_L27 INT_L_X40Y63/INT_L.WL1END1->>IMUX_L3 INT_L_X40Y64/INT_L.WR1END3->>IMUX_L14 INT_L_X40Y64/INT_L.WR1END3->>IMUX_L6 INT_L_X40Y64/INT_L.WR1END3->>IMUX_L7 INT_L_X42Y59/INT_L.WL1END1->>NL1BEG1 INT_L_X42Y60/INT_L.ER1END3->>EL1BEG2 INT_L_X42Y60/INT_L.ER1END3->>ER1BEG_S0 INT_L_X42Y60/INT_L.ER1END3->>IMUX_L15 INT_L_X42Y60/INT_L.ER1END3->>IMUX_L23 INT_L_X42Y60/INT_L.ER1END3->>IMUX_L31 INT_L_X42Y60/INT_L.NL1END1->>EL1BEG0 INT_L_X42Y60/INT_L.NL1END1->>IMUX_L10 INT_L_X42Y60/INT_L.NL1END1->>IMUX_L2 INT_L_X42Y60/INT_L.NL1END1->>IMUX_L26 INT_L_X42Y60/INT_L.SE2END2->>IMUX_L36 INT_L_X42Y60/INT_L.SE2END2->>NR1BEG2 INT_L_X42Y60/INT_L.SE2END2->>WL1BEG1 INT_L_X42Y61/INT_L.ER1END3->>EL1BEG2 INT_L_X42Y61/INT_L.ER1END3->>IMUX_L23 INT_L_X42Y61/INT_L.ER1END3->>IMUX_L46 INT_L_X42Y61/INT_L.ER1END_N3_3->>IMUX_L0 INT_L_X42Y61/INT_L.ER1END_N3_3->>IMUX_L16 INT_L_X42Y61/INT_L.ER1END_N3_3->>IMUX_L8 INT_L_X42Y61/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X42Y61/INT_L.FAN_BOUNCE5->>IMUX_L17 INT_L_X42Y61/INT_L.NR1END2->>FAN_ALT5 INT_L_X42Y61/INT_L.NR1END2->>IMUX_L28 INT_L_X42Y62/INT_L.ER1END_N3_3->>IMUX_L0 INT_L_X42Y62/INT_L.SE2END2->>EL1BEG1 INT_L_X42Y62/INT_L.SE2END2->>IMUX_L36 INT_L_X42Y63/INT_L.ER1END3->>EL1BEG2 INT_L_X42Y63/INT_L.ER1END3->>IMUX_L15 INT_L_X42Y63/INT_L.ER1END3->>IMUX_L39 INT_L_X42Y63/INT_L.ER1END3->>NE2BEG3 INT_L_X42Y63/INT_L.ER1END_N3_3->>IMUX_L16 INT_L_X42Y64/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X42Y64/INT_L.BYP_BOUNCE3->>IMUX_L15 INT_L_X42Y64/INT_L.BYP_BOUNCE3->>IMUX_L7 INT_L_X42Y64/INT_L.WL1END2->>BYP_ALT3 INT_L_X42Y64/INT_L.WL1END2->>IMUX_L29 INT_L_X42Y64/INT_L.WL1END2->>IMUX_L6 INT_L_X42Y64/INT_L.WL1END2->>WL1BEG1 INT_L_X42Y65/INT_L.NL1END_S3_0->>IMUX_L47 INT_L_X42Y65/INT_L.WR1END1->>IMUX_L18 INT_L_X42Y65/INT_L.WR1END1->>IMUX_L2 INT_L_X42Y65/INT_L.WR1END1->>NL1BEG0 INT_L_X42Y66/INT_L.NL1END0->>IMUX_L0 INT_L_X42Y66/INT_L.NL1END0->>IMUX_L32 INT_L_X42Y66/INT_L.NL1END0->>IMUX_L8 INT_L_X44Y65/INT_L.WL1END0->>SW2BEG0 INT_L_X44Y65/INT_L.WL1END0->>WL1BEG_N3 INT_L_X46Y67/INT_L.EL1END_S3_0->>IMUX_L31 INT_L_X46Y68/INT_L.EL1END3->>IMUX_L30 INT_R_X41Y60/INT_R.SS2END2->>ER1BEG3 INT_R_X41Y60/INT_R.WL1END1->>IMUX3 INT_R_X41Y61/INT_R.SL1END2->>ER1BEG3 INT_R_X41Y61/INT_R.SL1END2->>IMUX4 INT_R_X41Y61/INT_R.SL1END2->>IMUX5 INT_R_X41Y61/INT_R.SL1END2->>SE2BEG2 INT_R_X41Y62/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X41Y62/INT_R.FAN_BOUNCE5->>IMUX1 INT_R_X41Y62/INT_R.FAN_BOUNCE5->>IMUX9 INT_R_X41Y62/INT_R.SL1END2->>ER1BEG3 INT_R_X41Y62/INT_R.SL1END2->>FAN_ALT5 INT_R_X41Y62/INT_R.SL1END2->>IMUX13 INT_R_X41Y62/INT_R.SL1END2->>SL1BEG2 INT_R_X41Y62/INT_R.SL1END2->>SS2BEG2 INT_R_X41Y62/INT_R.SL1END2->>WL1BEG1 INT_R_X41Y63/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X41Y63/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X41Y63/INT_R.FAN_BOUNCE1->>FAN_ALT5 INT_R_X41Y63/INT_R.FAN_BOUNCE1->>IMUX10 INT_R_X41Y63/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X41Y63/INT_R.FAN_BOUNCE5->>IMUX17 INT_R_X41Y63/INT_R.SR1END2->>ER1BEG3 INT_R_X41Y63/INT_R.SR1END2->>FAN_ALT1 INT_R_X41Y63/INT_R.SR1END2->>SE2BEG2 INT_R_X41Y63/INT_R.SR1END2->>SL1BEG2 INT_R_X41Y63/INT_R.SR1END2->>WL1BEG1 INT_R_X41Y64/INT_R.WL1END1->>IMUX11 INT_R_X41Y64/INT_R.WL1END1->>IMUX27 INT_R_X41Y64/INT_R.WL1END1->>IMUX3 INT_R_X41Y64/INT_R.WL1END1->>SR1BEG2 INT_R_X41Y64/INT_R.WL1END1->>WR1BEG3 INT_R_X43Y59/INT_R.SS2END2->>IMUX5 INT_R_X43Y59/INT_R.SS2END2->>WL1BEG1 INT_R_X43Y60/INT_R.EL1END0->>IMUX40 INT_R_X43Y60/INT_R.EL1END2->>EE2BEG2 INT_R_X43Y61/INT_R.EL1END2->>IMUX44 INT_R_X43Y61/INT_R.EL1END2->>NR1BEG2 INT_R_X43Y61/INT_R.EL1END2->>SS2BEG2 INT_R_X43Y61/INT_R.ER1END0->>IMUX10 INT_R_X43Y61/INT_R.ER1END0->>IMUX25 INT_R_X43Y62/INT_R.EL1END1->>EE2BEG1 INT_R_X43Y62/INT_R.EL1END1->>IMUX11 INT_R_X43Y62/INT_R.EL1END1->>IMUX18 INT_R_X43Y62/INT_R.EL1END1->>IMUX34 INT_R_X43Y62/INT_R.NR1END2->>IMUX29 INT_R_X43Y62/INT_R.NR1END2->>IMUX36 INT_R_X43Y62/INT_R.NR1END2->>NL1BEG1 INT_R_X43Y63/INT_R.EL1END2->>IMUX43 INT_R_X43Y63/INT_R.NL1END1->>IMUX26 INT_R_X43Y63/INT_R.NL1END1->>IMUX34 INT_R_X43Y63/INT_R.NL1END1->>IMUX9 INT_R_X43Y64/INT_R.NE2END3->>IMUX22 INT_R_X43Y64/INT_R.SW2END0->>IMUX2 INT_R_X43Y64/INT_R.WL1END3->>WL1BEG2 INT_R_X43Y65/INT_R.WL1END_N1_3->>WR1BEG1 INT_R_X45Y60/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X45Y60/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X45Y60/INT_R.BYP_BOUNCE2->>BYP_ALT3 INT_R_X45Y60/INT_R.BYP_BOUNCE2->>IMUX6 INT_R_X45Y60/INT_R.BYP_BOUNCE3->>IMUX15 INT_R_X45Y60/INT_R.EE2END2->>BYP_ALT2 INT_R_X45Y60/INT_R.EE2END2->>IMUX29 INT_R_X45Y60/INT_R.EE2END2->>IMUX45 INT_R_X45Y62/INT_R.EE2END1->>IMUX2 INT_R_X45Y65/INT_R.SS2END1->>IMUX11 INT_R_X45Y65/INT_R.SS2END1->>WL1BEG0 INT_R_X45Y67/INT_R.SL1END1->>IMUX11 INT_R_X45Y67/INT_R.SL1END1->>IMUX18 INT_R_X45Y67/INT_R.SL1END1->>IMUX35 INT_R_X45Y67/INT_R.SL1END1->>SS2BEG1 INT_R_X45Y67/INT_R.SR1END2->>IMUX14 INT_R_X45Y67/INT_R.SR1END2->>IMUX30 INT_R_X45Y67/INT_R.SR1END2->>IMUX5 INT_R_X45Y68/INT_R.LOGIC_OUTS1->>EL1BEG0 INT_R_X45Y68/INT_R.LOGIC_OUTS1->>IMUX11 INT_R_X45Y68/INT_R.LOGIC_OUTS1->>IMUX19 INT_R_X45Y68/INT_R.LOGIC_OUTS1->>IMUX3 INT_R_X45Y68/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X45Y68/INT_R.LOGIC_OUTS1->>SL1BEG1 INT_R_X45Y68/INT_R.LOGIC_OUTS1->>SR1BEG2 INT_R_X45Y68/INT_R.NL1END_S3_0->>IMUX23 INT_R_X45Y69/INT_R.NL1END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 113, 

u_msg/State_reg_n_0_[1] - 
wires: BRAM_INT_INTERFACE_L_X44Y62/INT_INTERFACE_ER1BEG1 BRAM_INT_INTERFACE_L_X44Y64/INT_INTERFACE_EE2BEG3 BRAM_INT_INTERFACE_L_X44Y66/INT_INTERFACE_WL1END3 BRAM_L_X44Y60/BRAM_EE2BEG3_4 BRAM_L_X44Y60/BRAM_ER1BEG1_2 BRAM_L_X44Y65/BRAM_WL1END3_1 CLBLL_L_X40Y62/CLBLL_IMUX7 CLBLL_L_X40Y62/CLBLL_IMUX9 CLBLL_L_X40Y62/CLBLL_LL_A1 CLBLL_L_X40Y62/CLBLL_L_A5 CLBLL_L_X40Y63/CLBLL_IMUX1 CLBLL_L_X40Y63/CLBLL_IMUX16 CLBLL_L_X40Y63/CLBLL_IMUX21 CLBLL_L_X40Y63/CLBLL_IMUX24 CLBLL_L_X40Y63/CLBLL_IMUX6 CLBLL_L_X40Y63/CLBLL_LL_A3 CLBLL_L_X40Y63/CLBLL_LL_B5 CLBLL_L_X40Y63/CLBLL_L_A1 CLBLL_L_X40Y63/CLBLL_L_B3 CLBLL_L_X40Y63/CLBLL_L_C4 CLBLL_L_X40Y64/CLBLL_IMUX10 CLBLL_L_X40Y64/CLBLL_IMUX25 CLBLL_L_X40Y64/CLBLL_IMUX8 CLBLL_L_X40Y64/CLBLL_LL_A5 CLBLL_L_X40Y64/CLBLL_L_A4 CLBLL_L_X40Y64/CLBLL_L_B5 CLBLL_L_X42Y60/CLBLL_IMUX1 CLBLL_L_X42Y60/CLBLL_IMUX18 CLBLL_L_X42Y60/CLBLL_IMUX32 CLBLL_L_X42Y60/CLBLL_IMUX33 CLBLL_L_X42Y60/CLBLL_IMUX41 CLBLL_L_X42Y60/CLBLL_IMUX9 CLBLL_L_X42Y60/CLBLL_LL_A3 CLBLL_L_X42Y60/CLBLL_LL_B2 CLBLL_L_X42Y60/CLBLL_LL_C1 CLBLL_L_X42Y60/CLBLL_L_A5 CLBLL_L_X42Y60/CLBLL_L_C1 CLBLL_L_X42Y60/CLBLL_L_D1 CLBLL_L_X42Y61/CLBLL_ER1BEG1 CLBLL_L_X42Y61/CLBLL_IMUX1 CLBLL_L_X42Y61/CLBLL_IMUX24 CLBLL_L_X42Y61/CLBLL_IMUX25 CLBLL_L_X42Y61/CLBLL_IMUX3 CLBLL_L_X42Y61/CLBLL_IMUX30 CLBLL_L_X42Y61/CLBLL_IMUX31 CLBLL_L_X42Y61/CLBLL_IMUX41 CLBLL_L_X42Y61/CLBLL_LL_A3 CLBLL_L_X42Y61/CLBLL_LL_B5 CLBLL_L_X42Y61/CLBLL_LL_C5 CLBLL_L_X42Y61/CLBLL_L_A2 CLBLL_L_X42Y61/CLBLL_L_B5 CLBLL_L_X42Y61/CLBLL_L_C5 CLBLL_L_X42Y61/CLBLL_L_D1 CLBLL_L_X42Y61/CLBLL_WW2END0 CLBLL_L_X42Y62/CLBLL_IMUX10 CLBLL_L_X42Y62/CLBLL_IMUX39 CLBLL_L_X42Y62/CLBLL_L_A4 CLBLL_L_X42Y62/CLBLL_L_D3 CLBLL_L_X42Y62/CLBLL_WR1END1 CLBLL_L_X42Y62/CLBLL_WW2A0 CLBLL_L_X42Y62/CLBLL_WW2A3 CLBLL_L_X42Y63/CLBLL_IMUX14 CLBLL_L_X42Y63/CLBLL_IMUX18 CLBLL_L_X42Y63/CLBLL_IMUX46 CLBLL_L_X42Y63/CLBLL_LL_B2 CLBLL_L_X42Y63/CLBLL_L_B1 CLBLL_L_X42Y63/CLBLL_L_D5 CLBLL_L_X42Y63/CLBLL_WL1END2 CLBLL_L_X42Y63/CLBLL_WW2A3 CLBLL_L_X42Y63/CLBLL_WW2END3 CLBLL_L_X42Y64/CLBLL_IMUX2 CLBLL_L_X42Y64/CLBLL_IMUX22 CLBLL_L_X42Y64/CLBLL_IMUX3 CLBLL_L_X42Y64/CLBLL_LL_A2 CLBLL_L_X42Y64/CLBLL_LL_C3 CLBLL_L_X42Y64/CLBLL_L_A2 CLBLL_L_X42Y64/CLBLL_WL1END2 CLBLL_L_X42Y65/CLBLL_IMUX15 CLBLL_L_X42Y65/CLBLL_IMUX45 CLBLL_L_X42Y65/CLBLL_IMUX7 CLBLL_L_X42Y65/CLBLL_LL_A1 CLBLL_L_X42Y65/CLBLL_LL_B1 CLBLL_L_X42Y65/CLBLL_LL_D2 CLBLL_L_X42Y66/CLBLL_IMUX2 CLBLL_L_X42Y66/CLBLL_IMUX22 CLBLL_L_X42Y66/CLBLL_IMUX24 CLBLL_L_X42Y66/CLBLL_IMUX44 CLBLL_L_X42Y66/CLBLL_IMUX5 CLBLL_L_X42Y66/CLBLL_LL_A2 CLBLL_L_X42Y66/CLBLL_LL_B5 CLBLL_L_X42Y66/CLBLL_LL_C3 CLBLL_L_X42Y66/CLBLL_LL_D4 CLBLL_L_X42Y66/CLBLL_L_A6 CLBLL_R_X45Y60/CLBLL_IMUX10 CLBLL_R_X45Y60/CLBLL_IMUX32 CLBLL_R_X45Y60/CLBLL_IMUX43 CLBLL_R_X45Y60/CLBLL_LL_C1 CLBLL_R_X45Y60/CLBLL_LL_D6 CLBLL_R_X45Y60/CLBLL_L_A4 CLBLL_R_X45Y62/CLBLL_IMUX8 CLBLL_R_X45Y62/CLBLL_LL_A5 CLBLL_R_X45Y65/CLBLL_IMUX7 CLBLL_R_X45Y65/CLBLL_LL_A1 CLBLL_R_X45Y66/CLBLL_SE2A1 CLBLL_R_X45Y67/CLBLL_ER1BEG2 CLBLL_R_X45Y67/CLBLL_IMUX12 CLBLL_R_X45Y67/CLBLL_IMUX19 CLBLL_R_X45Y67/CLBLL_IMUX3 CLBLL_R_X45Y67/CLBLL_IMUX4 CLBLL_R_X45Y67/CLBLL_IMUX43 CLBLL_R_X45Y67/CLBLL_LL_A6 CLBLL_R_X45Y67/CLBLL_LL_B6 CLBLL_R_X45Y67/CLBLL_LL_D6 CLBLL_R_X45Y67/CLBLL_L_A2 CLBLL_R_X45Y67/CLBLL_L_B2 CLBLL_R_X45Y68/CLBLL_EL1BEG2 CLBLL_R_X45Y68/CLBLL_IMUX10 CLBLL_R_X45Y68/CLBLL_IMUX16 CLBLL_R_X45Y68/CLBLL_IMUX18 CLBLL_R_X45Y68/CLBLL_IMUX8 CLBLL_R_X45Y68/CLBLL_LL_A5 CLBLL_R_X45Y68/CLBLL_LL_B2 CLBLL_R_X45Y68/CLBLL_LOGIC_OUTS0 CLBLL_R_X45Y68/CLBLL_L_A4 CLBLL_R_X45Y68/CLBLL_L_AQ CLBLL_R_X45Y68/CLBLL_L_B3 CLBLL_R_X45Y68/CLBLL_NE2A1 CLBLM_L_X46Y66/CLBLM_IMUX26 CLBLM_L_X46Y66/CLBLM_IMUX3 CLBLM_L_X46Y66/CLBLM_IMUX8 CLBLM_L_X46Y66/CLBLM_L_A2 CLBLM_L_X46Y66/CLBLM_L_B4 CLBLM_L_X46Y66/CLBLM_M_A5 CLBLM_L_X46Y66/CLBLM_SE2A1 CLBLM_L_X46Y67/CLBLM_ER1BEG2 CLBLM_L_X46Y67/CLBLM_IMUX21 CLBLM_L_X46Y67/CLBLM_IMUX28 CLBLM_L_X46Y67/CLBLM_IMUX37 CLBLM_L_X46Y67/CLBLM_L_C4 CLBLM_L_X46Y67/CLBLM_L_D4 CLBLM_L_X46Y67/CLBLM_M_C4 CLBLM_L_X46Y68/CLBLM_EL1BEG2 CLBLM_L_X46Y68/CLBLM_IMUX33 CLBLM_L_X46Y68/CLBLM_IMUX35 CLBLM_L_X46Y68/CLBLM_L_C1 CLBLM_L_X46Y68/CLBLM_M_C6 CLBLM_L_X46Y68/CLBLM_NE2A1 CLBLM_R_X41Y60/CLBLM_IMUX6 CLBLM_R_X41Y60/CLBLM_L_A1 CLBLM_R_X41Y61/CLBLM_ER1BEG1 CLBLM_R_X41Y61/CLBLM_IMUX2 CLBLM_R_X41Y61/CLBLM_IMUX3 CLBLM_R_X41Y61/CLBLM_L_A2 CLBLM_R_X41Y61/CLBLM_M_A2 CLBLM_R_X41Y61/CLBLM_WW2END0 CLBLM_R_X41Y62/CLBLM_IMUX10 CLBLM_R_X41Y62/CLBLM_IMUX2 CLBLM_R_X41Y62/CLBLM_IMUX26 CLBLM_R_X41Y62/CLBLM_L_A4 CLBLM_R_X41Y62/CLBLM_L_B4 CLBLM_R_X41Y62/CLBLM_M_A2 CLBLM_R_X41Y62/CLBLM_WR1END1 CLBLM_R_X41Y62/CLBLM_WW2A0 CLBLM_R_X41Y62/CLBLM_WW2A3 CLBLM_R_X41Y63/CLBLM_IMUX15 CLBLM_R_X41Y63/CLBLM_IMUX6 CLBLM_R_X41Y63/CLBLM_IMUX8 CLBLM_R_X41Y63/CLBLM_L_A1 CLBLM_R_X41Y63/CLBLM_M_A5 CLBLM_R_X41Y63/CLBLM_M_B1 CLBLM_R_X41Y63/CLBLM_WL1END2 CLBLM_R_X41Y63/CLBLM_WW2A3 CLBLM_R_X41Y63/CLBLM_WW2END3 CLBLM_R_X41Y64/CLBLM_IMUX24 CLBLM_R_X41Y64/CLBLM_IMUX6 CLBLM_R_X41Y64/CLBLM_IMUX8 CLBLM_R_X41Y64/CLBLM_L_A1 CLBLM_R_X41Y64/CLBLM_M_A5 CLBLM_R_X41Y64/CLBLM_M_B5 CLBLM_R_X41Y64/CLBLM_WL1END2 CLBLM_R_X43Y61/CLBLM_IMUX19 CLBLM_R_X43Y61/CLBLM_IMUX40 CLBLM_R_X43Y61/CLBLM_L_B2 CLBLM_R_X43Y61/CLBLM_M_D1 CLBLM_R_X43Y62/CLBLM_ER1BEG1 CLBLM_R_X43Y62/CLBLM_IMUX1 CLBLM_R_X43Y62/CLBLM_IMUX17 CLBLM_R_X43Y62/CLBLM_IMUX33 CLBLM_R_X43Y62/CLBLM_L_C1 CLBLM_R_X43Y62/CLBLM_M_A3 CLBLM_R_X43Y62/CLBLM_M_B3 CLBLM_R_X43Y63/CLBLM_IMUX14 CLBLM_R_X43Y63/CLBLM_IMUX15 CLBLM_R_X43Y63/CLBLM_IMUX47 CLBLM_R_X43Y63/CLBLM_L_B1 CLBLM_R_X43Y63/CLBLM_M_B1 CLBLM_R_X43Y63/CLBLM_M_D5 CLBLM_R_X43Y64/CLBLM_EE2BEG3 CLBLM_R_X43Y64/CLBLM_IMUX7 CLBLM_R_X43Y64/CLBLM_M_A1 CLBLM_R_X43Y66/CLBLM_WL1END3 INT_L_X40Y62/IMUX_L7 INT_L_X40Y62/IMUX_L9 INT_L_X40Y62/WW2END0 INT_L_X40Y62/WW2END3 INT_L_X40Y63/IMUX_L1 INT_L_X40Y63/IMUX_L16 INT_L_X40Y63/IMUX_L21 INT_L_X40Y63/IMUX_L24 INT_L_X40Y63/IMUX_L6 INT_L_X40Y63/NW2END1 INT_L_X40Y63/WL1END2 INT_L_X40Y63/WW2END3 INT_L_X40Y63/WW2END_N0_3 INT_L_X40Y64/IMUX_L10 INT_L_X40Y64/IMUX_L25 INT_L_X40Y64/IMUX_L8 INT_L_X40Y64/WR1END1 INT_L_X40Y64/WW2END_N0_3 INT_L_X42Y60/IMUX_L1 INT_L_X42Y60/IMUX_L18 INT_L_X42Y60/IMUX_L32 INT_L_X42Y60/IMUX_L33 INT_L_X42Y60/IMUX_L41 INT_L_X42Y60/IMUX_L9 INT_L_X42Y60/SW2END0 INT_L_X42Y61/ER1END1 INT_L_X42Y61/IMUX_L1 INT_L_X42Y61/IMUX_L24 INT_L_X42Y61/IMUX_L25 INT_L_X42Y61/IMUX_L3 INT_L_X42Y61/IMUX_L30 INT_L_X42Y61/IMUX_L31 INT_L_X42Y61/IMUX_L41 INT_L_X42Y61/SW2END0 INT_L_X42Y61/WL1END3 INT_L_X42Y61/WW2A0 INT_L_X42Y62/IMUX_L10 INT_L_X42Y62/IMUX_L39 INT_L_X42Y62/SL1END3 INT_L_X42Y62/SW2END0 INT_L_X42Y62/WL1END_N1_3 INT_L_X42Y62/WR1BEG1 INT_L_X42Y62/WW2BEG0 INT_L_X42Y62/WW2BEG3 INT_L_X42Y63/FAN_ALT1 INT_L_X42Y63/FAN_BOUNCE1 INT_L_X42Y63/IMUX_L14 INT_L_X42Y63/IMUX_L18 INT_L_X42Y63/IMUX_L46 INT_L_X42Y63/SL1BEG3 INT_L_X42Y63/SL1END3 INT_L_X42Y63/WL1BEG2 INT_L_X42Y63/WW2A3 INT_L_X42Y63/WW2BEG3 INT_L_X42Y64/FAN_ALT3 INT_L_X42Y64/FAN_BOUNCE3 INT_L_X42Y64/IMUX_L2 INT_L_X42Y64/IMUX_L22 INT_L_X42Y64/IMUX_L3 INT_L_X42Y64/SE2A3 INT_L_X42Y64/SL1BEG3 INT_L_X42Y64/SL1END3 INT_L_X42Y64/SR1BEG_S0 INT_L_X42Y64/WL1BEG2 INT_L_X42Y65/FAN_ALT3 INT_L_X42Y65/FAN_BOUNCE3 INT_L_X42Y65/IMUX_L15 INT_L_X42Y65/IMUX_L45 INT_L_X42Y65/IMUX_L7 INT_L_X42Y65/SE2BEG3 INT_L_X42Y65/SL1BEG3 INT_L_X42Y65/SR1END3 INT_L_X42Y66/FAN_ALT1 INT_L_X42Y66/FAN_BOUNCE1 INT_L_X42Y66/IMUX_L2 INT_L_X42Y66/IMUX_L22 INT_L_X42Y66/IMUX_L24 INT_L_X42Y66/IMUX_L44 INT_L_X42Y66/IMUX_L5 INT_L_X42Y66/SR1BEG3 INT_L_X42Y66/SR1END_N3_3 INT_L_X42Y66/WL1END2 INT_L_X44Y60/SE2A1 INT_L_X44Y61/SE2BEG1 INT_L_X44Y61/SL1END1 INT_L_X44Y62/EL1BEG0 INT_L_X44Y62/ER1END1 INT_L_X44Y62/SL1BEG1 INT_L_X44Y64/EE2A3 INT_L_X44Y66/WL1BEG3 INT_L_X44Y67/ER1BEG1 INT_L_X44Y67/SW2END0 INT_L_X44Y67/WL1BEG_N3 INT_L_X46Y65/FAN_BOUNCE_S3_2 INT_L_X46Y66/FAN_ALT2 INT_L_X46Y66/FAN_BOUNCE2 INT_L_X46Y66/IMUX_L26 INT_L_X46Y66/IMUX_L3 INT_L_X46Y66/IMUX_L8 INT_L_X46Y66/SE2END1 INT_L_X46Y67/ER1END2 INT_L_X46Y67/IMUX_L21 INT_L_X46Y67/IMUX_L28 INT_L_X46Y67/IMUX_L37 INT_L_X46Y68/EL1END2 INT_L_X46Y68/IMUX_L33 INT_L_X46Y68/IMUX_L35 INT_L_X46Y68/NE2END1 INT_R_X41Y60/IMUX6 INT_R_X41Y60/SR1END2 INT_R_X41Y61/ER1BEG1 INT_R_X41Y61/IMUX2 INT_R_X41Y61/IMUX3 INT_R_X41Y61/SR1BEG2 INT_R_X41Y61/SR1END1 INT_R_X41Y61/WW2END0 INT_R_X41Y62/IMUX10 INT_R_X41Y62/IMUX2 INT_R_X41Y62/IMUX26 INT_R_X41Y62/NL1BEG0 INT_R_X41Y62/NL1END_S3_0 INT_R_X41Y62/NW2BEG1 INT_R_X41Y62/SR1BEG1 INT_R_X41Y62/WR1END1 INT_R_X41Y62/WW2A0 INT_R_X41Y62/WW2A3 INT_R_X41Y63/IMUX15 INT_R_X41Y63/IMUX6 INT_R_X41Y63/IMUX8 INT_R_X41Y63/NL1END0 INT_R_X41Y63/NW2A1 INT_R_X41Y63/WL1BEG2 INT_R_X41Y63/WL1END2 INT_R_X41Y63/WW2A3 INT_R_X41Y63/WW2END3 INT_R_X41Y64/IMUX24 INT_R_X41Y64/IMUX6 INT_R_X41Y64/IMUX8 INT_R_X41Y64/WL1END2 INT_R_X41Y64/WR1BEG1 INT_R_X41Y64/WW2END_N0_3 INT_R_X43Y60/SW2A0 INT_R_X43Y61/IMUX19 INT_R_X43Y61/IMUX40 INT_R_X43Y61/SL1END0 INT_R_X43Y61/SR1END1 INT_R_X43Y61/SW2A0 INT_R_X43Y61/SW2BEG0 INT_R_X43Y61/WL1BEG3 INT_R_X43Y61/WW2BEG0 INT_R_X43Y62/ER1BEG1 INT_R_X43Y62/IMUX1 INT_R_X43Y62/IMUX17 INT_R_X43Y62/IMUX33 INT_R_X43Y62/SL1BEG0 INT_R_X43Y62/SL1END0 INT_R_X43Y62/SR1BEG1 INT_R_X43Y62/SW2A0 INT_R_X43Y62/SW2BEG0 INT_R_X43Y62/WL1BEG_N3 INT_R_X43Y63/IMUX14 INT_R_X43Y63/IMUX15 INT_R_X43Y63/IMUX47 INT_R_X43Y63/SL1BEG0 INT_R_X43Y63/SL1END3 INT_R_X43Y63/SR1BEG_S0 INT_R_X43Y63/SW2BEG0 INT_R_X43Y63/WW2BEG3 INT_R_X43Y64/EE2BEG3 INT_R_X43Y64/IMUX7 INT_R_X43Y64/SE2END3 INT_R_X43Y64/SL1BEG3 INT_R_X43Y66/WL1BEG2 INT_R_X43Y66/WL1END3 INT_R_X43Y67/WL1END_N1_3 INT_R_X45Y59/FAN_BOUNCE_S3_2 INT_R_X45Y60/FAN_ALT2 INT_R_X45Y60/FAN_BOUNCE2 INT_R_X45Y60/IMUX10 INT_R_X45Y60/IMUX32 INT_R_X45Y60/IMUX43 INT_R_X45Y60/SE2END1 INT_R_X45Y61/EL1END_S3_0 INT_R_X45Y62/EL1END0 INT_R_X45Y62/IMUX8 INT_R_X45Y64/EE2END3 INT_R_X45Y64/NR1BEG3 INT_R_X45Y65/IMUX7 INT_R_X45Y65/NR1END3 INT_R_X45Y66/SE2A1 INT_R_X45Y67/ER1BEG2 INT_R_X45Y67/ER1END1 INT_R_X45Y67/IMUX12 INT_R_X45Y67/IMUX19 INT_R_X45Y67/IMUX3 INT_R_X45Y67/IMUX4 INT_R_X45Y67/IMUX43 INT_R_X45Y67/NE2BEG1 INT_R_X45Y67/SE2BEG1 INT_R_X45Y67/SW2A0 INT_R_X45Y68/EL1BEG2 INT_R_X45Y68/FAN_ALT1 INT_R_X45Y68/FAN_BOUNCE1 INT_R_X45Y68/IMUX10 INT_R_X45Y68/IMUX16 INT_R_X45Y68/IMUX18 INT_R_X45Y68/IMUX8 INT_R_X45Y68/LOGIC_OUTS0 INT_R_X45Y68/NE2A1 INT_R_X45Y68/NL1BEG_N3 INT_R_X45Y68/SW2BEG0 VBRK_X113Y69/VBRK_SE2A1 VBRK_X113Y70/VBRK_ER1BEG2 VBRK_X113Y71/VBRK_EL1BEG2 VBRK_X113Y71/VBRK_NE2A1 
pips: CLBLL_L_X40Y62/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X40Y62/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X40Y63/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X40Y63/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X40Y63/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X40Y63/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X40Y63/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X40Y64/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X40Y64/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X40Y64/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X42Y60/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X42Y60/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X42Y60/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X42Y60/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X42Y60/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_L_X42Y60/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X42Y61/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X42Y61/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X42Y61/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X42Y61/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X42Y61/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X42Y61/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X42Y61/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_L_X42Y62/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X42Y62/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X42Y63/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X42Y63/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X42Y63/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X42Y64/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X42Y64/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X42Y64/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X42Y65/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X42Y65/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X42Y65/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X42Y66/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X42Y66/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X42Y66/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X42Y66/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_L_X42Y66/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X45Y60/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X45Y60/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X45Y60/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X45Y62/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X45Y65/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X45Y67/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X45Y67/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X45Y67/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X45Y67/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X45Y67/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X45Y68/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X45Y68/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X45Y68/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X45Y68/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X45Y68/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X46Y66/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X46Y66/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X46Y66/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X46Y67/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X46Y67/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X46Y67/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X46Y68/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X46Y68/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X41Y60/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X41Y61/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y61/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X41Y62/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X41Y62/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y62/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X41Y63/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y63/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X41Y63/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X41Y64/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X41Y64/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X41Y64/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X43Y61/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X43Y61/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X43Y62/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X43Y62/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X43Y62/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X43Y63/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X43Y63/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X43Y63/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X43Y64/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X40Y62/INT_L.WW2END0->>IMUX_L9 INT_L_X40Y62/INT_L.WW2END3->>IMUX_L7 INT_L_X40Y63/INT_L.NW2END1->>IMUX_L1 INT_L_X40Y63/INT_L.WL1END2->>IMUX_L21 INT_L_X40Y63/INT_L.WL1END2->>IMUX_L6 INT_L_X40Y63/INT_L.WW2END_N0_3->>IMUX_L16 INT_L_X40Y63/INT_L.WW2END_N0_3->>IMUX_L24 INT_L_X40Y64/INT_L.WR1END1->>IMUX_L10 INT_L_X40Y64/INT_L.WR1END1->>IMUX_L25 INT_L_X40Y64/INT_L.WW2END_N0_3->>IMUX_L8 INT_L_X42Y60/INT_L.SW2END0->>IMUX_L1 INT_L_X42Y60/INT_L.SW2END0->>IMUX_L18 INT_L_X42Y60/INT_L.SW2END0->>IMUX_L32 INT_L_X42Y60/INT_L.SW2END0->>IMUX_L33 INT_L_X42Y60/INT_L.SW2END0->>IMUX_L41 INT_L_X42Y60/INT_L.SW2END0->>IMUX_L9 INT_L_X42Y61/INT_L.ER1END1->>IMUX_L3 INT_L_X42Y61/INT_L.SW2END0->>IMUX_L1 INT_L_X42Y61/INT_L.SW2END0->>IMUX_L24 INT_L_X42Y61/INT_L.SW2END0->>IMUX_L25 INT_L_X42Y61/INT_L.SW2END0->>IMUX_L41 INT_L_X42Y61/INT_L.WL1END3->>IMUX_L30 INT_L_X42Y61/INT_L.WL1END3->>IMUX_L31 INT_L_X42Y62/INT_L.SL1END3->>IMUX_L39 INT_L_X42Y62/INT_L.SL1END3->>WW2BEG3 INT_L_X42Y62/INT_L.SW2END0->>IMUX_L10 INT_L_X42Y62/INT_L.SW2END0->>WW2BEG0 INT_L_X42Y62/INT_L.WL1END_N1_3->>WR1BEG1 INT_L_X42Y63/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X42Y63/INT_L.FAN_BOUNCE1->>IMUX_L18 INT_L_X42Y63/INT_L.SL1END3->>FAN_ALT1 INT_L_X42Y63/INT_L.SL1END3->>IMUX_L14 INT_L_X42Y63/INT_L.SL1END3->>IMUX_L46 INT_L_X42Y63/INT_L.SL1END3->>SL1BEG3 INT_L_X42Y63/INT_L.SL1END3->>WL1BEG2 INT_L_X42Y63/INT_L.SL1END3->>WW2BEG3 INT_L_X42Y64/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X42Y64/INT_L.FAN_BOUNCE3->>IMUX_L3 INT_L_X42Y64/INT_L.SL1END3->>FAN_ALT3 INT_L_X42Y64/INT_L.SL1END3->>IMUX_L22 INT_L_X42Y64/INT_L.SL1END3->>SL1BEG3 INT_L_X42Y64/INT_L.SL1END3->>SR1BEG_S0 INT_L_X42Y64/INT_L.SL1END3->>WL1BEG2 INT_L_X42Y64/INT_L.SR1BEG_S0->>IMUX_L2 INT_L_X42Y65/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X42Y65/INT_L.FAN_BOUNCE3->>IMUX_L45 INT_L_X42Y65/INT_L.SR1END3->>FAN_ALT3 INT_L_X42Y65/INT_L.SR1END3->>IMUX_L15 INT_L_X42Y65/INT_L.SR1END3->>IMUX_L7 INT_L_X42Y65/INT_L.SR1END3->>SE2BEG3 INT_L_X42Y65/INT_L.SR1END3->>SL1BEG3 INT_L_X42Y66/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X42Y66/INT_L.FAN_BOUNCE1->>IMUX_L2 INT_L_X42Y66/INT_L.SR1END_N3_3->>IMUX_L24 INT_L_X42Y66/INT_L.WL1END2->>FAN_ALT1 INT_L_X42Y66/INT_L.WL1END2->>IMUX_L22 INT_L_X42Y66/INT_L.WL1END2->>IMUX_L44 INT_L_X42Y66/INT_L.WL1END2->>IMUX_L5 INT_L_X42Y66/INT_L.WL1END2->>SR1BEG3 INT_L_X44Y61/INT_L.SL1END1->>SE2BEG1 INT_L_X44Y62/INT_L.ER1END1->>EL1BEG0 INT_L_X44Y62/INT_L.ER1END1->>SL1BEG1 INT_L_X44Y67/INT_L.SW2END0->>ER1BEG1 INT_L_X44Y67/INT_L.SW2END0->>WL1BEG_N3 INT_L_X46Y66/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X46Y66/INT_L.FAN_BOUNCE2->>IMUX_L8 INT_L_X46Y66/INT_L.SE2END1->>FAN_ALT2 INT_L_X46Y66/INT_L.SE2END1->>IMUX_L26 INT_L_X46Y66/INT_L.SE2END1->>IMUX_L3 INT_L_X46Y67/INT_L.ER1END2->>IMUX_L21 INT_L_X46Y67/INT_L.ER1END2->>IMUX_L28 INT_L_X46Y67/INT_L.ER1END2->>IMUX_L37 INT_L_X46Y68/INT_L.EL1END2->>IMUX_L35 INT_L_X46Y68/INT_L.NE2END1->>IMUX_L33 INT_R_X41Y60/INT_R.SR1END2->>IMUX6 INT_R_X41Y61/INT_R.SR1END1->>IMUX3 INT_R_X41Y61/INT_R.SR1END1->>SR1BEG2 INT_R_X41Y61/INT_R.WW2END0->>ER1BEG1 INT_R_X41Y61/INT_R.WW2END0->>IMUX2 INT_R_X41Y62/INT_R.WR1END1->>IMUX10 INT_R_X41Y62/INT_R.WR1END1->>IMUX2 INT_R_X41Y62/INT_R.WR1END1->>IMUX26 INT_R_X41Y62/INT_R.WR1END1->>NL1BEG0 INT_R_X41Y62/INT_R.WR1END1->>NW2BEG1 INT_R_X41Y62/INT_R.WR1END1->>SR1BEG1 INT_R_X41Y63/INT_R.NL1END0->>IMUX8 INT_R_X41Y63/INT_R.WL1END2->>IMUX6 INT_R_X41Y63/INT_R.WW2END3->>IMUX15 INT_R_X41Y63/INT_R.WW2END3->>WL1BEG2 INT_R_X41Y64/INT_R.WL1END2->>IMUX6 INT_R_X41Y64/INT_R.WW2END_N0_3->>IMUX24 INT_R_X41Y64/INT_R.WW2END_N0_3->>IMUX8 INT_R_X41Y64/INT_R.WW2END_N0_3->>WR1BEG1 INT_R_X43Y61/INT_R.SL1END0->>IMUX40 INT_R_X43Y61/INT_R.SL1END0->>SW2BEG0 INT_R_X43Y61/INT_R.SL1END0->>WW2BEG0 INT_R_X43Y61/INT_R.SR1END1->>IMUX19 INT_R_X43Y62/INT_R.SL1END0->>ER1BEG1 INT_R_X43Y62/INT_R.SL1END0->>IMUX1 INT_R_X43Y62/INT_R.SL1END0->>IMUX17 INT_R_X43Y62/INT_R.SL1END0->>IMUX33 INT_R_X43Y62/INT_R.SL1END0->>SL1BEG0 INT_R_X43Y62/INT_R.SL1END0->>SR1BEG1 INT_R_X43Y62/INT_R.SL1END0->>SW2BEG0 INT_R_X43Y62/INT_R.SL1END0->>WL1BEG_N3 INT_R_X43Y63/INT_R.SL1END3->>IMUX14 INT_R_X43Y63/INT_R.SL1END3->>IMUX15 INT_R_X43Y63/INT_R.SL1END3->>IMUX47 INT_R_X43Y63/INT_R.SL1END3->>SR1BEG_S0 INT_R_X43Y63/INT_R.SL1END3->>WW2BEG3 INT_R_X43Y63/INT_R.SR1BEG_S0->>SL1BEG0 INT_R_X43Y63/INT_R.SR1BEG_S0->>SW2BEG0 INT_R_X43Y64/INT_R.SE2END3->>EE2BEG3 INT_R_X43Y64/INT_R.SE2END3->>IMUX7 INT_R_X43Y64/INT_R.SE2END3->>SL1BEG3 INT_R_X43Y66/INT_R.WL1END3->>WL1BEG2 INT_R_X45Y60/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X45Y60/INT_R.FAN_BOUNCE2->>IMUX32 INT_R_X45Y60/INT_R.SE2END1->>FAN_ALT2 INT_R_X45Y60/INT_R.SE2END1->>IMUX10 INT_R_X45Y60/INT_R.SE2END1->>IMUX43 INT_R_X45Y62/INT_R.EL1END0->>IMUX8 INT_R_X45Y64/INT_R.EE2END3->>NR1BEG3 INT_R_X45Y65/INT_R.NR1END3->>IMUX7 INT_R_X45Y67/INT_R.ER1END1->>ER1BEG2 INT_R_X45Y67/INT_R.ER1END1->>IMUX12 INT_R_X45Y67/INT_R.ER1END1->>IMUX19 INT_R_X45Y67/INT_R.ER1END1->>IMUX3 INT_R_X45Y67/INT_R.ER1END1->>IMUX4 INT_R_X45Y67/INT_R.ER1END1->>IMUX43 INT_R_X45Y67/INT_R.ER1END1->>NE2BEG1 INT_R_X45Y67/INT_R.ER1END1->>SE2BEG1 INT_R_X45Y68/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X45Y68/INT_R.FAN_BOUNCE1->>IMUX10 INT_R_X45Y68/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X45Y68/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X45Y68/INT_R.LOGIC_OUTS0->>IMUX8 INT_R_X45Y68/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X45Y68/INT_R.LOGIC_OUTS0->>SW2BEG0 INT_R_X45Y68/INT_R.NL1BEG_N3->>EL1BEG2 INT_R_X45Y68/INT_R.NL1BEG_N3->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 109, 

reg_ack - 
wires: BRAM_INT_INTERFACE_L_X44Y66/INT_INTERFACE_EE2BEG0 BRAM_L_X44Y65/BRAM_EE2BEG0_1 CLBLL_L_X42Y65/CLBLL_IMUX1 CLBLL_L_X42Y65/CLBLL_LL_A3 CLBLL_L_X42Y66/CLBLL_IMUX11 CLBLL_L_X42Y66/CLBLL_IMUX3 CLBLL_L_X42Y66/CLBLL_LL_A4 CLBLL_L_X42Y66/CLBLL_L_A2 CLBLL_R_X45Y65/CLBLL_IMUX40 CLBLL_R_X45Y65/CLBLL_LL_D1 CLBLL_R_X45Y67/CLBLL_IMUX16 CLBLL_R_X45Y67/CLBLL_IMUX45 CLBLL_R_X45Y67/CLBLL_IMUX6 CLBLL_R_X45Y67/CLBLL_IMUX8 CLBLL_R_X45Y67/CLBLL_LL_A5 CLBLL_R_X45Y67/CLBLL_LL_D2 CLBLL_R_X45Y67/CLBLL_L_A1 CLBLL_R_X45Y67/CLBLL_L_B3 CLBLM_R_X43Y66/CLBLM_EE2BEG0 CLBLM_R_X43Y66/CLBLM_IMUX0 CLBLM_R_X43Y66/CLBLM_LOGIC_OUTS0 CLBLM_R_X43Y66/CLBLM_L_A3 CLBLM_R_X43Y66/CLBLM_L_AQ INT_L_X42Y65/IMUX_L1 INT_L_X42Y65/SW2END0 INT_L_X42Y66/IMUX_L11 INT_L_X42Y66/IMUX_L3 INT_L_X42Y66/WR1END1 INT_L_X44Y66/EE2A0 INT_R_X43Y65/SW2A0 INT_R_X43Y66/EE2BEG0 INT_R_X43Y66/IMUX0 INT_R_X43Y66/LOGIC_OUTS0 INT_R_X43Y66/SW2BEG0 INT_R_X43Y66/WR1BEG1 INT_R_X45Y65/IMUX40 INT_R_X45Y65/SL1END0 INT_R_X45Y66/EE2END0 INT_R_X45Y66/NR1BEG0 INT_R_X45Y66/SL1BEG0 INT_R_X45Y67/IMUX16 INT_R_X45Y67/IMUX45 INT_R_X45Y67/IMUX6 INT_R_X45Y67/IMUX8 INT_R_X45Y67/NL1BEG_N3 INT_R_X45Y67/NR1END0 
pips: CLBLL_L_X42Y65/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X42Y66/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X42Y66/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X45Y65/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X45Y67/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X45Y67/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X45Y67/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X45Y67/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_R_X43Y66/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X43Y66/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X42Y65/INT_L.SW2END0->>IMUX_L1 INT_L_X42Y66/INT_L.WR1END1->>IMUX_L11 INT_L_X42Y66/INT_L.WR1END1->>IMUX_L3 INT_R_X43Y66/INT_R.LOGIC_OUTS0->>EE2BEG0 INT_R_X43Y66/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X43Y66/INT_R.LOGIC_OUTS0->>SW2BEG0 INT_R_X43Y66/INT_R.LOGIC_OUTS0->>WR1BEG1 INT_R_X45Y65/INT_R.SL1END0->>IMUX40 INT_R_X45Y66/INT_R.EE2END0->>NR1BEG0 INT_R_X45Y66/INT_R.EE2END0->>SL1BEG0 INT_R_X45Y67/INT_R.NL1BEG_N3->>IMUX45 INT_R_X45Y67/INT_R.NL1BEG_N3->>IMUX6 INT_R_X45Y67/INT_R.NR1END0->>IMUX16 INT_R_X45Y67/INT_R.NR1END0->>IMUX8 INT_R_X45Y67/INT_R.NR1END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

u_msg/State_reg_n_0_[0] - 
wires: BRAM_INT_INTERFACE_L_X44Y59/INT_INTERFACE_EE2BEG0 BRAM_INT_INTERFACE_L_X44Y60/INT_INTERFACE_ER1BEG3 BRAM_INT_INTERFACE_L_X44Y62/INT_INTERFACE_EE2BEG0 BRAM_INT_INTERFACE_L_X44Y62/INT_INTERFACE_EE2BEG3 BRAM_INT_INTERFACE_L_X44Y66/INT_INTERFACE_WW2A3 BRAM_L_X44Y55/BRAM_EE2BEG0_4 BRAM_L_X44Y60/BRAM_EE2BEG0_2 BRAM_L_X44Y60/BRAM_EE2BEG3_2 BRAM_L_X44Y60/BRAM_ER1BEG3_0 BRAM_L_X44Y65/BRAM_WW2A3_1 CLBLL_L_X40Y62/CLBLL_IMUX10 CLBLL_L_X40Y62/CLBLL_IMUX17 CLBLL_L_X40Y62/CLBLL_LL_B3 CLBLL_L_X40Y62/CLBLL_L_A4 CLBLL_L_X40Y64/CLBLL_IMUX0 CLBLL_L_X40Y64/CLBLL_IMUX1 CLBLL_L_X40Y64/CLBLL_LL_A3 CLBLL_L_X40Y64/CLBLL_L_A3 CLBLL_L_X42Y60/CLBLL_IMUX0 CLBLL_L_X42Y60/CLBLL_IMUX14 CLBLL_L_X42Y60/CLBLL_IMUX24 CLBLL_L_X42Y60/CLBLL_IMUX8 CLBLL_L_X42Y60/CLBLL_LL_A5 CLBLL_L_X42Y60/CLBLL_LL_B5 CLBLL_L_X42Y60/CLBLL_L_A3 CLBLL_L_X42Y60/CLBLL_L_B1 CLBLL_L_X42Y60/CLBLL_SE2A0 CLBLL_L_X42Y61/CLBLL_EE2BEG0 CLBLL_L_X42Y61/CLBLL_IMUX14 CLBLL_L_X42Y61/CLBLL_IMUX2 CLBLL_L_X42Y61/CLBLL_IMUX27 CLBLL_L_X42Y61/CLBLL_IMUX34 CLBLL_L_X42Y61/CLBLL_IMUX35 CLBLL_L_X42Y61/CLBLL_LL_A2 CLBLL_L_X42Y61/CLBLL_LL_B4 CLBLL_L_X42Y61/CLBLL_LL_C6 CLBLL_L_X42Y61/CLBLL_L_B1 CLBLL_L_X42Y61/CLBLL_L_C6 CLBLL_L_X42Y62/CLBLL_IMUX46 CLBLL_L_X42Y62/CLBLL_IMUX6 CLBLL_L_X42Y62/CLBLL_L_A1 CLBLL_L_X42Y62/CLBLL_L_D5 CLBLL_L_X42Y62/CLBLL_WL1END1 CLBLL_L_X42Y63/CLBLL_IMUX19 CLBLL_L_X42Y63/CLBLL_IMUX20 CLBLL_L_X42Y63/CLBLL_IMUX24 CLBLL_L_X42Y63/CLBLL_IMUX3 CLBLL_L_X42Y63/CLBLL_IMUX36 CLBLL_L_X42Y63/CLBLL_LL_B5 CLBLL_L_X42Y63/CLBLL_L_A2 CLBLL_L_X42Y63/CLBLL_L_B2 CLBLL_L_X42Y63/CLBLL_L_C2 CLBLL_L_X42Y63/CLBLL_L_D2 CLBLL_L_X42Y63/CLBLL_WL1END3 CLBLL_L_X42Y64/CLBLL_IMUX0 CLBLL_L_X42Y64/CLBLL_IMUX32 CLBLL_L_X42Y64/CLBLL_IMUX8 CLBLL_L_X42Y64/CLBLL_LL_A5 CLBLL_L_X42Y64/CLBLL_LL_C1 CLBLL_L_X42Y64/CLBLL_L_A3 CLBLL_L_X42Y64/CLBLL_WL1END3 CLBLL_L_X42Y64/CLBLL_WW2A0 CLBLL_L_X42Y65/CLBLL_IMUX24 CLBLL_L_X42Y65/CLBLL_IMUX32 CLBLL_L_X42Y65/CLBLL_IMUX40 CLBLL_L_X42Y65/CLBLL_IMUX8 CLBLL_L_X42Y65/CLBLL_LL_A5 CLBLL_L_X42Y65/CLBLL_LL_B5 CLBLL_L_X42Y65/CLBLL_LL_C1 CLBLL_L_X42Y65/CLBLL_LL_D1 CLBLL_L_X42Y66/CLBLL_IMUX18 CLBLL_L_X42Y66/CLBLL_IMUX47 CLBLL_L_X42Y66/CLBLL_IMUX7 CLBLL_L_X42Y66/CLBLL_IMUX9 CLBLL_L_X42Y66/CLBLL_LL_A1 CLBLL_L_X42Y66/CLBLL_LL_B2 CLBLL_L_X42Y66/CLBLL_LL_D5 CLBLL_L_X42Y66/CLBLL_L_A5 CLBLL_R_X45Y60/CLBLL_IMUX24 CLBLL_R_X45Y60/CLBLL_IMUX28 CLBLL_R_X45Y60/CLBLL_IMUX33 CLBLL_R_X45Y60/CLBLL_IMUX44 CLBLL_R_X45Y60/CLBLL_IMUX9 CLBLL_R_X45Y60/CLBLL_LL_B5 CLBLL_R_X45Y60/CLBLL_LL_C4 CLBLL_R_X45Y60/CLBLL_LL_D4 CLBLL_R_X45Y60/CLBLL_L_A5 CLBLL_R_X45Y60/CLBLL_L_C1 CLBLL_R_X45Y62/CLBLL_IMUX1 CLBLL_R_X45Y62/CLBLL_IMUX22 CLBLL_R_X45Y62/CLBLL_LL_A3 CLBLL_R_X45Y62/CLBLL_LL_C3 CLBLL_R_X45Y66/CLBLL_SE2A0 CLBLL_R_X45Y66/CLBLL_SE2A3 CLBLL_R_X45Y67/CLBLL_IMUX10 CLBLL_R_X45Y67/CLBLL_IMUX15 CLBLL_R_X45Y67/CLBLL_IMUX2 CLBLL_R_X45Y67/CLBLL_IMUX26 CLBLL_R_X45Y67/CLBLL_IMUX47 CLBLL_R_X45Y67/CLBLL_LL_A2 CLBLL_R_X45Y67/CLBLL_LL_B1 CLBLL_R_X45Y67/CLBLL_LL_D5 CLBLL_R_X45Y67/CLBLL_L_A4 CLBLL_R_X45Y67/CLBLL_L_B4 CLBLL_R_X45Y67/CLBLL_SE2A2 CLBLL_R_X45Y68/CLBLL_IMUX14 CLBLL_R_X45Y68/CLBLL_IMUX15 CLBLL_R_X45Y68/CLBLL_IMUX6 CLBLL_R_X45Y68/CLBLL_IMUX7 CLBLL_R_X45Y68/CLBLL_LL_A1 CLBLL_R_X45Y68/CLBLL_LL_AMUX CLBLL_R_X45Y68/CLBLL_LL_B1 CLBLL_R_X45Y68/CLBLL_LOGIC_OUTS20 CLBLL_R_X45Y68/CLBLL_L_A1 CLBLL_R_X45Y68/CLBLL_L_B1 CLBLM_L_X46Y66/CLBLM_IMUX16 CLBLM_L_X46Y66/CLBLM_IMUX30 CLBLM_L_X46Y66/CLBLM_IMUX7 CLBLM_L_X46Y66/CLBLM_L_B3 CLBLM_L_X46Y66/CLBLM_L_C5 CLBLM_L_X46Y66/CLBLM_M_A1 CLBLM_L_X46Y66/CLBLM_SE2A0 CLBLM_L_X46Y66/CLBLM_SE2A3 CLBLM_L_X46Y67/CLBLM_IMUX14 CLBLM_L_X46Y67/CLBLM_IMUX29 CLBLM_L_X46Y67/CLBLM_IMUX46 CLBLM_L_X46Y67/CLBLM_L_B1 CLBLM_L_X46Y67/CLBLM_L_D5 CLBLM_L_X46Y67/CLBLM_M_C2 CLBLM_L_X46Y67/CLBLM_SE2A2 CLBLM_R_X41Y60/CLBLM_IMUX0 CLBLM_R_X41Y60/CLBLM_L_A3 CLBLM_R_X41Y60/CLBLM_SE2A0 CLBLM_R_X41Y61/CLBLM_EE2BEG0 CLBLM_R_X41Y61/CLBLM_IMUX1 CLBLM_R_X41Y61/CLBLM_IMUX6 CLBLM_R_X41Y61/CLBLM_L_A1 CLBLM_R_X41Y61/CLBLM_M_A3 CLBLM_R_X41Y62/CLBLM_IMUX25 CLBLM_R_X41Y62/CLBLM_IMUX3 CLBLM_R_X41Y62/CLBLM_L_A2 CLBLM_R_X41Y62/CLBLM_L_B5 CLBLM_R_X41Y62/CLBLM_WL1END1 CLBLM_R_X41Y63/CLBLM_IMUX7 CLBLM_R_X41Y63/CLBLM_M_A1 CLBLM_R_X41Y63/CLBLM_WL1END3 CLBLM_R_X41Y64/CLBLM_IMUX15 CLBLM_R_X41Y64/CLBLM_M_B1 CLBLM_R_X41Y64/CLBLM_WL1END3 CLBLM_R_X41Y64/CLBLM_WW2A0 CLBLM_R_X43Y59/CLBLM_EE2BEG0 CLBLM_R_X43Y59/CLBLM_IMUX9 CLBLM_R_X43Y59/CLBLM_L_A5 CLBLM_R_X43Y60/CLBLM_ER1BEG3 CLBLM_R_X43Y60/CLBLM_IMUX16 CLBLM_R_X43Y60/CLBLM_IMUX32 CLBLM_R_X43Y60/CLBLM_IMUX36 CLBLM_R_X43Y60/CLBLM_IMUX4 CLBLM_R_X43Y60/CLBLM_IMUX45 CLBLM_R_X43Y60/CLBLM_L_B3 CLBLM_R_X43Y60/CLBLM_L_D2 CLBLM_R_X43Y60/CLBLM_M_A6 CLBLM_R_X43Y60/CLBLM_M_C1 CLBLM_R_X43Y60/CLBLM_M_D2 CLBLM_R_X43Y61/CLBLM_IMUX13 CLBLM_R_X43Y61/CLBLM_IMUX24 CLBLM_R_X43Y61/CLBLM_IMUX9 CLBLM_R_X43Y61/CLBLM_L_A5 CLBLM_R_X43Y61/CLBLM_L_B6 CLBLM_R_X43Y61/CLBLM_M_B5 CLBLM_R_X43Y62/CLBLM_EE2BEG0 CLBLM_R_X43Y62/CLBLM_EE2BEG3 CLBLM_R_X43Y62/CLBLM_IMUX0 CLBLM_R_X43Y62/CLBLM_IMUX16 CLBLM_R_X43Y62/CLBLM_IMUX24 CLBLM_R_X43Y62/CLBLM_IMUX31 CLBLM_R_X43Y62/CLBLM_IMUX39 CLBLM_R_X43Y62/CLBLM_IMUX7 CLBLM_R_X43Y62/CLBLM_L_A3 CLBLM_R_X43Y62/CLBLM_L_B3 CLBLM_R_X43Y62/CLBLM_L_D3 CLBLM_R_X43Y62/CLBLM_M_A1 CLBLM_R_X43Y62/CLBLM_M_B5 CLBLM_R_X43Y62/CLBLM_M_C5 CLBLM_R_X43Y63/CLBLM_IMUX23 CLBLM_R_X43Y63/CLBLM_IMUX27 CLBLM_R_X43Y63/CLBLM_IMUX3 CLBLM_R_X43Y63/CLBLM_IMUX44 CLBLM_R_X43Y63/CLBLM_L_A2 CLBLM_R_X43Y63/CLBLM_L_C3 CLBLM_R_X43Y63/CLBLM_M_B4 CLBLM_R_X43Y63/CLBLM_M_D4 CLBLM_R_X43Y64/CLBLM_IMUX11 CLBLM_R_X43Y64/CLBLM_IMUX29 CLBLM_R_X43Y64/CLBLM_M_A4 CLBLM_R_X43Y64/CLBLM_M_C2 CLBLM_R_X43Y66/CLBLM_WW2A3 CLBLM_R_X47Y67/CLBLM_IMUX38 CLBLM_R_X47Y67/CLBLM_M_D3 INT_L_X40Y61/SE2A0 INT_L_X40Y62/IMUX_L10 INT_L_X40Y62/IMUX_L17 INT_L_X40Y62/SE2BEG0 INT_L_X40Y62/SS2END0 INT_L_X40Y63/FAN_BOUNCE_S3_2 INT_L_X40Y63/SS2A0 INT_L_X40Y64/FAN_ALT2 INT_L_X40Y64/FAN_BOUNCE2 INT_L_X40Y64/IMUX_L0 INT_L_X40Y64/IMUX_L1 INT_L_X40Y64/SS2BEG0 INT_L_X40Y64/WW2END0 INT_L_X42Y60/IMUX_L0 INT_L_X42Y60/IMUX_L14 INT_L_X42Y60/IMUX_L24 INT_L_X42Y60/IMUX_L8 INT_L_X42Y60/SE2END0 INT_L_X42Y60/SR1END2 INT_L_X42Y61/BYP_ALT4 INT_L_X42Y61/BYP_BOUNCE4 INT_L_X42Y61/EE2A0 INT_L_X42Y61/ER1BEG2 INT_L_X42Y61/IMUX_L14 INT_L_X42Y61/IMUX_L2 INT_L_X42Y61/IMUX_L27 INT_L_X42Y61/IMUX_L34 INT_L_X42Y61/IMUX_L35 INT_L_X42Y61/SR1BEG2 INT_L_X42Y61/SS2END1 INT_L_X42Y61/WR1END1 INT_L_X42Y62/ER1BEG3 INT_L_X42Y62/IMUX_L46 INT_L_X42Y62/IMUX_L6 INT_L_X42Y62/NW2END_S0_0 INT_L_X42Y62/SR1END2 INT_L_X42Y62/SS2A1 INT_L_X42Y62/WL1BEG1 INT_L_X42Y63/ER1BEG2 INT_L_X42Y63/IMUX_L19 INT_L_X42Y63/IMUX_L20 INT_L_X42Y63/IMUX_L24 INT_L_X42Y63/IMUX_L3 INT_L_X42Y63/IMUX_L36 INT_L_X42Y63/NW2END0 INT_L_X42Y63/SR1BEG2 INT_L_X42Y63/SR1END1 INT_L_X42Y63/SS2BEG1 INT_L_X42Y63/WL1BEG3 INT_L_X42Y64/ER1BEG1 INT_L_X42Y64/IMUX_L0 INT_L_X42Y64/IMUX_L32 INT_L_X42Y64/IMUX_L8 INT_L_X42Y64/SL1END0 INT_L_X42Y64/SR1BEG1 INT_L_X42Y64/WL1BEG3 INT_L_X42Y64/WL1BEG_N3 INT_L_X42Y64/WW2BEG0 INT_L_X42Y65/IMUX_L24 INT_L_X42Y65/IMUX_L32 INT_L_X42Y65/IMUX_L40 INT_L_X42Y65/IMUX_L8 INT_L_X42Y65/SL1BEG0 INT_L_X42Y65/SL1END0 INT_L_X42Y65/WL1BEG_N3 INT_L_X42Y66/IMUX_L18 INT_L_X42Y66/IMUX_L47 INT_L_X42Y66/IMUX_L7 INT_L_X42Y66/IMUX_L9 INT_L_X42Y66/SL1BEG0 INT_L_X42Y66/SR1BEG_S0 INT_L_X42Y66/WW2END3 INT_L_X42Y67/WW2END_N0_3 INT_L_X44Y59/EE2A0 INT_L_X44Y60/EL1BEG2 INT_L_X44Y60/ER1END3 INT_L_X44Y61/ER1END_N3_3 INT_L_X44Y62/EE2A0 INT_L_X44Y62/EE2A3 INT_L_X44Y66/WL1END3 INT_L_X44Y66/WW2BEG3 INT_L_X44Y67/WL1END_N1_3 INT_L_X46Y66/IMUX_L16 INT_L_X46Y66/IMUX_L30 INT_L_X46Y66/IMUX_L7 INT_L_X46Y66/SE2END0 INT_L_X46Y66/SE2END3 INT_L_X46Y67/BYP_ALT2 INT_L_X46Y67/BYP_BOUNCE2 INT_L_X46Y67/ER1BEG3 INT_L_X46Y67/IMUX_L14 INT_L_X46Y67/IMUX_L29 INT_L_X46Y67/IMUX_L46 INT_L_X46Y67/SE2END2 INT_L_X46Y68/BYP_BOUNCE_N3_2 INT_R_X41Y60/IMUX0 INT_R_X41Y60/SE2A0 INT_R_X41Y60/SL1END0 INT_R_X41Y61/EE2BEG0 INT_R_X41Y61/IMUX1 INT_R_X41Y61/IMUX6 INT_R_X41Y61/NR1BEG0 INT_R_X41Y61/SE2BEG0 INT_R_X41Y61/SE2END0 INT_R_X41Y61/SL1BEG0 INT_R_X41Y61/SR1END2 INT_R_X41Y62/IMUX25 INT_R_X41Y62/IMUX3 INT_R_X41Y62/NR1END0 INT_R_X41Y62/SR1BEG2 INT_R_X41Y62/WL1END1 INT_R_X41Y63/IMUX7 INT_R_X41Y63/WL1END3 INT_R_X41Y64/IMUX15 INT_R_X41Y64/WL1END3 INT_R_X41Y64/WL1END_N1_3 INT_R_X41Y64/WW2A0 INT_R_X41Y65/WL1END_N1_3 INT_R_X43Y59/EE2BEG0 INT_R_X43Y59/IMUX9 INT_R_X43Y59/NR1BEG0 INT_R_X43Y59/SS2END0 INT_R_X43Y60/ER1BEG3 INT_R_X43Y60/IMUX16 INT_R_X43Y60/IMUX32 INT_R_X43Y60/IMUX36 INT_R_X43Y60/IMUX4 INT_R_X43Y60/IMUX45 INT_R_X43Y60/NR1END0 INT_R_X43Y60/SL1END2 INT_R_X43Y60/SS2A0 INT_R_X43Y61/EE2END0 INT_R_X43Y61/ER1END2 INT_R_X43Y61/IMUX13 INT_R_X43Y61/IMUX24 INT_R_X43Y61/IMUX9 INT_R_X43Y61/NR1BEG0 INT_R_X43Y61/SL1BEG2 INT_R_X43Y61/SS2BEG0 INT_R_X43Y61/WR1BEG1 INT_R_X43Y62/EE2BEG0 INT_R_X43Y62/EE2BEG3 INT_R_X43Y62/ER1END3 INT_R_X43Y62/IMUX0 INT_R_X43Y62/IMUX16 INT_R_X43Y62/IMUX24 INT_R_X43Y62/IMUX31 INT_R_X43Y62/IMUX39 INT_R_X43Y62/IMUX7 INT_R_X43Y62/NR1BEG3 INT_R_X43Y62/NR1END0 INT_R_X43Y62/NW2BEG0 INT_R_X43Y63/ER1END2 INT_R_X43Y63/ER1END_N3_3 INT_R_X43Y63/FAN_ALT5 INT_R_X43Y63/FAN_BOUNCE5 INT_R_X43Y63/IMUX23 INT_R_X43Y63/IMUX27 INT_R_X43Y63/IMUX3 INT_R_X43Y63/IMUX44 INT_R_X43Y63/NR1BEG2 INT_R_X43Y63/NR1END3 INT_R_X43Y63/NW2A0 INT_R_X43Y64/ER1END1 INT_R_X43Y64/IMUX11 INT_R_X43Y64/IMUX29 INT_R_X43Y64/NR1END2 INT_R_X43Y66/WW2A3 INT_R_X45Y59/EE2END0 INT_R_X45Y59/NR1BEG0 INT_R_X45Y60/EL1END2 INT_R_X45Y60/IMUX24 INT_R_X45Y60/IMUX28 INT_R_X45Y60/IMUX33 INT_R_X45Y60/IMUX44 INT_R_X45Y60/IMUX9 INT_R_X45Y60/NR1END0 INT_R_X45Y62/EE2END0 INT_R_X45Y62/EE2END3 INT_R_X45Y62/IMUX1 INT_R_X45Y62/IMUX22 INT_R_X45Y66/SE2A0 INT_R_X45Y66/SE2A3 INT_R_X45Y66/WL1BEG3 INT_R_X45Y67/IMUX10 INT_R_X45Y67/IMUX15 INT_R_X45Y67/IMUX2 INT_R_X45Y67/IMUX26 INT_R_X45Y67/IMUX47 INT_R_X45Y67/SE2A2 INT_R_X45Y67/SE2BEG0 INT_R_X45Y67/SE2BEG3 INT_R_X45Y67/SR1BEG_S0 INT_R_X45Y67/SR1END3 INT_R_X45Y67/WL1BEG_N3 INT_R_X45Y68/BYP_ALT2 INT_R_X45Y68/BYP_ALT3 INT_R_X45Y68/BYP_BOUNCE2 INT_R_X45Y68/BYP_BOUNCE3 INT_R_X45Y68/IMUX14 INT_R_X45Y68/IMUX15 INT_R_X45Y68/IMUX6 INT_R_X45Y68/IMUX7 INT_R_X45Y68/LOGIC_OUTS20 INT_R_X45Y68/SE2BEG2 INT_R_X45Y68/SR1BEG3 INT_R_X45Y68/SR1END_N3_3 INT_R_X45Y69/BYP_BOUNCE_N3_2 INT_R_X45Y69/BYP_BOUNCE_N3_3 INT_R_X47Y67/ER1END3 INT_R_X47Y67/IMUX38 INT_R_X47Y68/ER1END_N3_3 VBRK_X113Y69/VBRK_SE2A0 VBRK_X113Y69/VBRK_SE2A3 VBRK_X113Y70/VBRK_SE2A2 
pips: CLBLL_L_X40Y62/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X40Y62/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X40Y64/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X40Y64/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X42Y60/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X42Y60/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X42Y60/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X42Y60/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X42Y61/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X42Y61/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X42Y61/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X42Y61/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X42Y61/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X42Y62/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X42Y62/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X42Y63/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X42Y63/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X42Y63/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X42Y63/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X42Y63/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_L_X42Y64/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X42Y64/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X42Y64/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X42Y65/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X42Y65/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X42Y65/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X42Y65/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X42Y66/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X42Y66/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X42Y66/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X42Y66/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X45Y60/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X45Y60/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X45Y60/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X45Y60/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X45Y60/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X45Y62/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X45Y62/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X45Y67/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X45Y67/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X45Y67/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X45Y67/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X45Y67/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X45Y68/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X45Y68/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X45Y68/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X45Y68/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X45Y68/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_L_X46Y66/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X46Y66/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X46Y66/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X46Y67/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X46Y67/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X46Y67/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X41Y60/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X41Y61/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y61/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X41Y62/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X41Y62/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X41Y63/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y64/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X43Y59/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X43Y60/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X43Y60/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X43Y60/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X43Y60/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X43Y60/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X43Y61/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X43Y61/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X43Y61/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X43Y62/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X43Y62/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X43Y62/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X43Y62/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X43Y62/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X43Y62/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X43Y63/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X43Y63/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X43Y63/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X43Y63/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X43Y64/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X43Y64/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X47Y67/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X40Y62/INT_L.SS2END0->>IMUX_L10 INT_L_X40Y62/INT_L.SS2END0->>IMUX_L17 INT_L_X40Y62/INT_L.SS2END0->>SE2BEG0 INT_L_X40Y64/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X40Y64/INT_L.FAN_BOUNCE2->>IMUX_L0 INT_L_X40Y64/INT_L.WW2END0->>FAN_ALT2 INT_L_X40Y64/INT_L.WW2END0->>IMUX_L1 INT_L_X40Y64/INT_L.WW2END0->>SS2BEG0 INT_L_X42Y60/INT_L.SE2END0->>IMUX_L0 INT_L_X42Y60/INT_L.SE2END0->>IMUX_L24 INT_L_X42Y60/INT_L.SE2END0->>IMUX_L8 INT_L_X42Y60/INT_L.SR1END2->>IMUX_L14 INT_L_X42Y61/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X42Y61/INT_L.BYP_BOUNCE4->>IMUX_L14 INT_L_X42Y61/INT_L.SS2END1->>BYP_ALT4 INT_L_X42Y61/INT_L.SS2END1->>ER1BEG2 INT_L_X42Y61/INT_L.SS2END1->>IMUX_L27 INT_L_X42Y61/INT_L.SS2END1->>IMUX_L34 INT_L_X42Y61/INT_L.SS2END1->>IMUX_L35 INT_L_X42Y61/INT_L.SS2END1->>SR1BEG2 INT_L_X42Y61/INT_L.WR1END1->>IMUX_L2 INT_L_X42Y62/INT_L.SR1END2->>ER1BEG3 INT_L_X42Y62/INT_L.SR1END2->>IMUX_L46 INT_L_X42Y62/INT_L.SR1END2->>IMUX_L6 INT_L_X42Y62/INT_L.SR1END2->>WL1BEG1 INT_L_X42Y63/INT_L.NW2END0->>IMUX_L24 INT_L_X42Y63/INT_L.SR1END1->>ER1BEG2 INT_L_X42Y63/INT_L.SR1END1->>IMUX_L19 INT_L_X42Y63/INT_L.SR1END1->>IMUX_L20 INT_L_X42Y63/INT_L.SR1END1->>IMUX_L3 INT_L_X42Y63/INT_L.SR1END1->>IMUX_L36 INT_L_X42Y63/INT_L.SR1END1->>SR1BEG2 INT_L_X42Y63/INT_L.SR1END1->>SS2BEG1 INT_L_X42Y64/INT_L.SL1END0->>ER1BEG1 INT_L_X42Y64/INT_L.SL1END0->>IMUX_L0 INT_L_X42Y64/INT_L.SL1END0->>IMUX_L32 INT_L_X42Y64/INT_L.SL1END0->>IMUX_L8 INT_L_X42Y64/INT_L.SL1END0->>SR1BEG1 INT_L_X42Y64/INT_L.SL1END0->>WL1BEG_N3 INT_L_X42Y64/INT_L.SL1END0->>WW2BEG0 INT_L_X42Y65/INT_L.SL1END0->>IMUX_L24 INT_L_X42Y65/INT_L.SL1END0->>IMUX_L32 INT_L_X42Y65/INT_L.SL1END0->>IMUX_L40 INT_L_X42Y65/INT_L.SL1END0->>IMUX_L8 INT_L_X42Y65/INT_L.SL1END0->>SL1BEG0 INT_L_X42Y65/INT_L.SL1END0->>WL1BEG_N3 INT_L_X42Y66/INT_L.SR1BEG_S0->>IMUX_L18 INT_L_X42Y66/INT_L.SR1BEG_S0->>IMUX_L9 INT_L_X42Y66/INT_L.SR1BEG_S0->>SL1BEG0 INT_L_X42Y66/INT_L.WW2END3->>IMUX_L47 INT_L_X42Y66/INT_L.WW2END3->>IMUX_L7 INT_L_X42Y66/INT_L.WW2END3->>SR1BEG_S0 INT_L_X44Y60/INT_L.ER1END3->>EL1BEG2 INT_L_X44Y66/INT_L.WL1END3->>WW2BEG3 INT_L_X46Y66/INT_L.SE2END0->>IMUX_L16 INT_L_X46Y66/INT_L.SE2END3->>IMUX_L30 INT_L_X46Y66/INT_L.SE2END3->>IMUX_L7 INT_L_X46Y67/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X46Y67/INT_L.BYP_BOUNCE2->>IMUX_L14 INT_L_X46Y67/INT_L.BYP_BOUNCE2->>IMUX_L46 INT_L_X46Y67/INT_L.SE2END2->>BYP_ALT2 INT_L_X46Y67/INT_L.SE2END2->>ER1BEG3 INT_L_X46Y67/INT_L.SE2END2->>IMUX_L29 INT_R_X41Y60/INT_R.SL1END0->>IMUX0 INT_R_X41Y61/INT_R.SE2END0->>EE2BEG0 INT_R_X41Y61/INT_R.SE2END0->>IMUX1 INT_R_X41Y61/INT_R.SE2END0->>NR1BEG0 INT_R_X41Y61/INT_R.SE2END0->>SE2BEG0 INT_R_X41Y61/INT_R.SE2END0->>SL1BEG0 INT_R_X41Y61/INT_R.SR1END2->>IMUX6 INT_R_X41Y62/INT_R.NR1END0->>IMUX25 INT_R_X41Y62/INT_R.WL1END1->>IMUX3 INT_R_X41Y62/INT_R.WL1END1->>SR1BEG2 INT_R_X41Y63/INT_R.WL1END3->>IMUX7 INT_R_X41Y64/INT_R.WL1END3->>IMUX15 INT_R_X43Y59/INT_R.SS2END0->>EE2BEG0 INT_R_X43Y59/INT_R.SS2END0->>IMUX9 INT_R_X43Y59/INT_R.SS2END0->>NR1BEG0 INT_R_X43Y60/INT_R.NR1END0->>IMUX16 INT_R_X43Y60/INT_R.NR1END0->>IMUX32 INT_R_X43Y60/INT_R.SL1END2->>ER1BEG3 INT_R_X43Y60/INT_R.SL1END2->>IMUX36 INT_R_X43Y60/INT_R.SL1END2->>IMUX4 INT_R_X43Y60/INT_R.SL1END2->>IMUX45 INT_R_X43Y61/INT_R.EE2END0->>IMUX24 INT_R_X43Y61/INT_R.EE2END0->>IMUX9 INT_R_X43Y61/INT_R.EE2END0->>NR1BEG0 INT_R_X43Y61/INT_R.EE2END0->>SS2BEG0 INT_R_X43Y61/INT_R.EE2END0->>WR1BEG1 INT_R_X43Y61/INT_R.ER1END2->>IMUX13 INT_R_X43Y61/INT_R.ER1END2->>SL1BEG2 INT_R_X43Y62/INT_R.ER1END3->>EE2BEG3 INT_R_X43Y62/INT_R.ER1END3->>IMUX31 INT_R_X43Y62/INT_R.ER1END3->>IMUX39 INT_R_X43Y62/INT_R.ER1END3->>IMUX7 INT_R_X43Y62/INT_R.ER1END3->>NR1BEG3 INT_R_X43Y62/INT_R.NR1END0->>EE2BEG0 INT_R_X43Y62/INT_R.NR1END0->>IMUX0 INT_R_X43Y62/INT_R.NR1END0->>IMUX16 INT_R_X43Y62/INT_R.NR1END0->>IMUX24 INT_R_X43Y62/INT_R.NR1END0->>NW2BEG0 INT_R_X43Y63/INT_R.ER1END2->>FAN_ALT5 INT_R_X43Y63/INT_R.ER1END2->>IMUX44 INT_R_X43Y63/INT_R.ER1END2->>NR1BEG2 INT_R_X43Y63/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X43Y63/INT_R.FAN_BOUNCE5->>IMUX27 INT_R_X43Y63/INT_R.FAN_BOUNCE5->>IMUX3 INT_R_X43Y63/INT_R.NR1END3->>IMUX23 INT_R_X43Y64/INT_R.ER1END1->>IMUX11 INT_R_X43Y64/INT_R.NR1END2->>IMUX29 INT_R_X45Y59/INT_R.EE2END0->>NR1BEG0 INT_R_X45Y60/INT_R.EL1END2->>IMUX28 INT_R_X45Y60/INT_R.EL1END2->>IMUX44 INT_R_X45Y60/INT_R.NR1END0->>IMUX24 INT_R_X45Y60/INT_R.NR1END0->>IMUX33 INT_R_X45Y60/INT_R.NR1END0->>IMUX9 INT_R_X45Y62/INT_R.EE2END0->>IMUX1 INT_R_X45Y62/INT_R.EE2END3->>IMUX22 INT_R_X45Y67/INT_R.SR1BEG_S0->>IMUX10 INT_R_X45Y67/INT_R.SR1BEG_S0->>IMUX2 INT_R_X45Y67/INT_R.SR1BEG_S0->>IMUX26 INT_R_X45Y67/INT_R.SR1BEG_S0->>SE2BEG0 INT_R_X45Y67/INT_R.SR1BEG_S0->>WL1BEG_N3 INT_R_X45Y67/INT_R.SR1END3->>IMUX15 INT_R_X45Y67/INT_R.SR1END3->>IMUX47 INT_R_X45Y67/INT_R.SR1END3->>SE2BEG3 INT_R_X45Y67/INT_R.SR1END3->>SR1BEG_S0 INT_R_X45Y68/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X45Y68/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X45Y68/INT_R.BYP_BOUNCE2->>BYP_ALT3 INT_R_X45Y68/INT_R.BYP_BOUNCE2->>IMUX14 INT_R_X45Y68/INT_R.BYP_BOUNCE2->>IMUX6 INT_R_X45Y68/INT_R.BYP_BOUNCE3->>IMUX15 INT_R_X45Y68/INT_R.BYP_BOUNCE3->>IMUX7 INT_R_X45Y68/INT_R.LOGIC_OUTS20->>BYP_ALT2 INT_R_X45Y68/INT_R.LOGIC_OUTS20->>SE2BEG2 INT_R_X45Y68/INT_R.LOGIC_OUTS20->>SR1BEG3 INT_R_X47Y67/INT_R.ER1END3->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 97, 

u_msg/State_reg_n_0_[2] - 
wires: BRAM_INT_INTERFACE_L_X44Y66/INT_INTERFACE_WW2A0 BRAM_L_X44Y65/BRAM_WW2A0_1 CLBLL_L_X40Y62/CLBLL_IMUX4 CLBLL_L_X40Y62/CLBLL_LL_A6 CLBLL_L_X40Y63/CLBLL_IMUX15 CLBLL_L_X40Y63/CLBLL_IMUX2 CLBLL_L_X40Y63/CLBLL_IMUX23 CLBLL_L_X40Y63/CLBLL_LL_A2 CLBLL_L_X40Y63/CLBLL_LL_B1 CLBLL_L_X40Y63/CLBLL_L_C3 CLBLL_L_X40Y64/CLBLL_IMUX11 CLBLL_L_X40Y64/CLBLL_LL_A4 CLBLL_L_X42Y60/CLBLL_IMUX11 CLBLL_L_X42Y60/CLBLL_IMUX20 CLBLL_L_X42Y60/CLBLL_IMUX27 CLBLL_L_X42Y60/CLBLL_IMUX28 CLBLL_L_X42Y60/CLBLL_LL_A4 CLBLL_L_X42Y60/CLBLL_LL_B4 CLBLL_L_X42Y60/CLBLL_LL_C4 CLBLL_L_X42Y60/CLBLL_L_C2 CLBLL_L_X42Y60/CLBLL_SW2A2 CLBLL_L_X42Y60/CLBLL_WL1END0 CLBLL_L_X42Y61/CLBLL_EL1BEG1 CLBLL_L_X42Y61/CLBLL_IMUX13 CLBLL_L_X42Y61/CLBLL_IMUX18 CLBLL_L_X42Y61/CLBLL_IMUX21 CLBLL_L_X42Y61/CLBLL_IMUX29 CLBLL_L_X42Y61/CLBLL_IMUX36 CLBLL_L_X42Y61/CLBLL_IMUX5 CLBLL_L_X42Y61/CLBLL_IMUX7 CLBLL_L_X42Y61/CLBLL_LL_A1 CLBLL_L_X42Y61/CLBLL_LL_B2 CLBLL_L_X42Y61/CLBLL_LL_C2 CLBLL_L_X42Y61/CLBLL_L_A6 CLBLL_L_X42Y61/CLBLL_L_B6 CLBLL_L_X42Y61/CLBLL_L_C4 CLBLL_L_X42Y61/CLBLL_L_D2 CLBLL_L_X42Y61/CLBLL_SE2A2 CLBLL_L_X42Y62/CLBLL_IMUX3 CLBLL_L_X42Y62/CLBLL_L_A2 CLBLL_L_X42Y63/CLBLL_IMUX25 CLBLL_L_X42Y63/CLBLL_IMUX37 CLBLL_L_X42Y63/CLBLL_L_B5 CLBLL_L_X42Y63/CLBLL_L_D4 CLBLL_L_X42Y63/CLBLL_WL1END1 CLBLL_L_X42Y64/CLBLL_IMUX11 CLBLL_L_X42Y64/CLBLL_IMUX26 CLBLL_L_X42Y64/CLBLL_LL_A4 CLBLL_L_X42Y64/CLBLL_L_B4 CLBLL_L_X42Y64/CLBLL_WL1END0 CLBLL_L_X42Y65/CLBLL_IMUX11 CLBLL_L_X42Y65/CLBLL_IMUX43 CLBLL_L_X42Y65/CLBLL_LL_A4 CLBLL_L_X42Y65/CLBLL_LL_D6 CLBLL_L_X42Y66/CLBLL_IMUX1 CLBLL_L_X42Y66/CLBLL_IMUX10 CLBLL_L_X42Y66/CLBLL_IMUX17 CLBLL_L_X42Y66/CLBLL_LL_A3 CLBLL_L_X42Y66/CLBLL_LL_B3 CLBLL_L_X42Y66/CLBLL_L_A4 CLBLL_R_X45Y65/CLBLL_WL1END3 CLBLL_R_X45Y66/CLBLL_EL1BEG2 CLBLL_R_X45Y67/CLBLL_EL1BEG3 CLBLL_R_X45Y67/CLBLL_IMUX23 CLBLL_R_X45Y67/CLBLL_IMUX24 CLBLL_R_X45Y67/CLBLL_IMUX25 CLBLL_R_X45Y67/CLBLL_IMUX38 CLBLL_R_X45Y67/CLBLL_IMUX7 CLBLL_R_X45Y67/CLBLL_IMUX9 CLBLL_R_X45Y67/CLBLL_LL_A1 CLBLL_R_X45Y67/CLBLL_LL_B5 CLBLL_R_X45Y67/CLBLL_LL_D3 CLBLL_R_X45Y67/CLBLL_L_A5 CLBLL_R_X45Y67/CLBLL_L_B5 CLBLL_R_X45Y67/CLBLL_L_C3 CLBLL_R_X45Y67/CLBLL_SW2A0 CLBLL_R_X45Y67/CLBLL_WL1END3 CLBLL_R_X45Y68/CLBLL_EE2BEG0 CLBLL_R_X45Y68/CLBLL_IMUX17 CLBLL_R_X45Y68/CLBLL_IMUX25 CLBLL_R_X45Y68/CLBLL_IMUX4 CLBLL_R_X45Y68/CLBLL_IMUX9 CLBLL_R_X45Y68/CLBLL_LL_A6 CLBLL_R_X45Y68/CLBLL_LL_AQ CLBLL_R_X45Y68/CLBLL_LL_B3 CLBLL_R_X45Y68/CLBLL_LOGIC_OUTS4 CLBLL_R_X45Y68/CLBLL_L_A5 CLBLL_R_X45Y68/CLBLL_L_B5 CLBLL_R_X45Y68/CLBLL_WR1END2 CLBLM_L_X46Y65/CLBLM_WL1END3 CLBLM_L_X46Y66/CLBLM_EL1BEG2 CLBLM_L_X46Y66/CLBLM_IMUX1 CLBLM_L_X46Y66/CLBLM_IMUX21 CLBLM_L_X46Y66/CLBLM_IMUX25 CLBLM_L_X46Y66/CLBLM_L_B5 CLBLM_L_X46Y66/CLBLM_L_C4 CLBLM_L_X46Y66/CLBLM_M_A3 CLBLM_L_X46Y67/CLBLM_EL1BEG3 CLBLM_L_X46Y67/CLBLM_IMUX15 CLBLM_L_X46Y67/CLBLM_IMUX22 CLBLM_L_X46Y67/CLBLM_IMUX23 CLBLM_L_X46Y67/CLBLM_L_C3 CLBLM_L_X46Y67/CLBLM_M_B1 CLBLM_L_X46Y67/CLBLM_M_C3 CLBLM_L_X46Y67/CLBLM_SW2A0 CLBLM_L_X46Y67/CLBLM_WL1END3 CLBLM_L_X46Y68/CLBLM_EE2BEG0 CLBLM_L_X46Y68/CLBLM_IMUX3 CLBLM_L_X46Y68/CLBLM_IMUX34 CLBLM_L_X46Y68/CLBLM_L_A2 CLBLM_L_X46Y68/CLBLM_L_C6 CLBLM_L_X46Y68/CLBLM_WR1END2 CLBLM_R_X41Y60/CLBLM_IMUX10 CLBLM_R_X41Y60/CLBLM_L_A4 CLBLM_R_X41Y60/CLBLM_SW2A2 CLBLM_R_X41Y60/CLBLM_WL1END0 CLBLM_R_X41Y61/CLBLM_EL1BEG1 CLBLM_R_X41Y61/CLBLM_IMUX11 CLBLM_R_X41Y61/CLBLM_M_A4 CLBLM_R_X41Y61/CLBLM_SE2A2 CLBLM_R_X41Y62/CLBLM_IMUX14 CLBLM_R_X41Y62/CLBLM_IMUX6 CLBLM_R_X41Y62/CLBLM_L_A1 CLBLM_R_X41Y62/CLBLM_L_B1 CLBLM_R_X41Y63/CLBLM_IMUX11 CLBLM_R_X41Y63/CLBLM_IMUX24 CLBLM_R_X41Y63/CLBLM_IMUX3 CLBLM_R_X41Y63/CLBLM_L_A2 CLBLM_R_X41Y63/CLBLM_M_A4 CLBLM_R_X41Y63/CLBLM_M_B5 CLBLM_R_X41Y63/CLBLM_WL1END1 CLBLM_R_X41Y64/CLBLM_IMUX18 CLBLM_R_X41Y64/CLBLM_IMUX2 CLBLM_R_X41Y64/CLBLM_IMUX9 CLBLM_R_X41Y64/CLBLM_L_A5 CLBLM_R_X41Y64/CLBLM_M_A2 CLBLM_R_X41Y64/CLBLM_M_B2 CLBLM_R_X41Y64/CLBLM_WL1END0 CLBLM_R_X43Y60/CLBLM_IMUX18 CLBLM_R_X43Y60/CLBLM_M_B2 CLBLM_R_X43Y62/CLBLM_IMUX8 CLBLM_R_X43Y62/CLBLM_M_A5 CLBLM_R_X43Y63/CLBLM_IMUX25 CLBLM_R_X43Y63/CLBLM_IMUX40 CLBLM_R_X43Y63/CLBLM_L_B5 CLBLM_R_X43Y63/CLBLM_M_D1 CLBLM_R_X43Y66/CLBLM_WW2A0 CLBLM_R_X47Y67/CLBLM_IMUX45 CLBLM_R_X47Y67/CLBLM_M_D2 INT_L_X40Y62/IMUX_L4 INT_L_X40Y62/NL1BEG1 INT_L_X40Y62/NW2END2 INT_L_X40Y63/EL1BEG0 INT_L_X40Y63/IMUX_L15 INT_L_X40Y63/IMUX_L2 INT_L_X40Y63/IMUX_L23 INT_L_X40Y63/NL1END1 INT_L_X40Y63/WL1END3 INT_L_X40Y64/IMUX_L11 INT_L_X40Y64/NW2END2 INT_L_X40Y64/WL1END_N1_3 INT_L_X42Y59/FAN_BOUNCE_S3_2 INT_L_X42Y60/BYP_ALT0 INT_L_X42Y60/BYP_BOUNCE0 INT_L_X42Y60/FAN_ALT2 INT_L_X42Y60/FAN_BOUNCE2 INT_L_X42Y60/IMUX_L11 INT_L_X42Y60/IMUX_L20 INT_L_X42Y60/IMUX_L27 INT_L_X42Y60/IMUX_L28 INT_L_X42Y60/SE2A1 INT_L_X42Y60/SL1END1 INT_L_X42Y60/SW2A2 INT_L_X42Y60/WL1BEG0 INT_L_X42Y61/BYP_ALT3 INT_L_X42Y61/BYP_BOUNCE3 INT_L_X42Y61/EL1END1 INT_L_X42Y61/IMUX_L13 INT_L_X42Y61/IMUX_L18 INT_L_X42Y61/IMUX_L21 INT_L_X42Y61/IMUX_L29 INT_L_X42Y61/IMUX_L36 INT_L_X42Y61/IMUX_L5 INT_L_X42Y61/IMUX_L7 INT_L_X42Y61/NE2BEG1 INT_L_X42Y61/NR1BEG1 INT_L_X42Y61/SE2BEG1 INT_L_X42Y61/SE2END2 INT_L_X42Y61/SL1BEG1 INT_L_X42Y61/SW2BEG2 INT_L_X42Y62/BYP_BOUNCE_N3_3 INT_L_X42Y62/EL1BEG0 INT_L_X42Y62/IMUX_L3 INT_L_X42Y62/NE2A1 INT_L_X42Y62/NR1END1 INT_L_X42Y63/IMUX_L25 INT_L_X42Y63/IMUX_L37 INT_L_X42Y63/NW2END1 INT_L_X42Y63/SR1END2 INT_L_X42Y63/WL1BEG1 INT_L_X42Y64/IMUX_L11 INT_L_X42Y64/IMUX_L26 INT_L_X42Y64/SL1END1 INT_L_X42Y64/SR1BEG2 INT_L_X42Y64/WL1BEG0 INT_L_X42Y65/IMUX_L11 INT_L_X42Y65/IMUX_L43 INT_L_X42Y65/SL1BEG1 INT_L_X42Y65/SR1END1 INT_L_X42Y66/IMUX_L1 INT_L_X42Y66/IMUX_L10 INT_L_X42Y66/IMUX_L17 INT_L_X42Y66/SR1BEG1 INT_L_X42Y66/WW2END0 INT_L_X44Y66/SW2END0 INT_L_X44Y66/WW2BEG0 INT_L_X46Y65/WL1BEG3 INT_L_X46Y66/EL1END2 INT_L_X46Y66/IMUX_L1 INT_L_X46Y66/IMUX_L21 INT_L_X46Y66/IMUX_L25 INT_L_X46Y66/SW2END0 INT_L_X46Y66/WL1BEG_N3 INT_L_X46Y67/EL1END3 INT_L_X46Y67/IMUX_L15 INT_L_X46Y67/IMUX_L22 INT_L_X46Y67/IMUX_L23 INT_L_X46Y67/SW2A0 INT_L_X46Y67/WL1BEG3 INT_L_X46Y68/EE2A0 INT_L_X46Y68/IMUX_L3 INT_L_X46Y68/IMUX_L34 INT_L_X46Y68/SW2BEG0 INT_L_X46Y68/WL1BEG_N3 INT_L_X46Y68/WR1BEG2 INT_L_X46Y68/WR1END1 INT_R_X41Y60/IMUX10 INT_R_X41Y60/NL1BEG2 INT_R_X41Y60/SW2END2 INT_R_X41Y60/WL1END0 INT_R_X41Y61/EL1BEG1 INT_R_X41Y61/IMUX11 INT_R_X41Y61/NL1END2 INT_R_X41Y61/NW2BEG2 INT_R_X41Y61/SE2A2 INT_R_X41Y62/EL1END_S3_0 INT_R_X41Y62/IMUX14 INT_R_X41Y62/IMUX6 INT_R_X41Y62/NW2A2 INT_R_X41Y62/SE2BEG2 INT_R_X41Y62/SR1END2 INT_R_X41Y63/EL1END0 INT_R_X41Y63/IMUX11 INT_R_X41Y63/IMUX24 INT_R_X41Y63/IMUX3 INT_R_X41Y63/NW2BEG2 INT_R_X41Y63/SR1BEG2 INT_R_X41Y63/WL1BEG3 INT_R_X41Y63/WL1END1 INT_R_X41Y64/IMUX18 INT_R_X41Y64/IMUX2 INT_R_X41Y64/IMUX9 INT_R_X41Y64/NW2A2 INT_R_X41Y64/WL1BEG_N3 INT_R_X41Y64/WL1END0 INT_R_X43Y60/IMUX18 INT_R_X43Y60/SE2END1 INT_R_X43Y61/EL1END_S3_0 INT_R_X43Y62/EL1END0 INT_R_X43Y62/IMUX8 INT_R_X43Y62/NE2END1 INT_R_X43Y62/NR1BEG0 INT_R_X43Y62/NW2BEG1 INT_R_X43Y63/IMUX25 INT_R_X43Y63/IMUX40 INT_R_X43Y63/NR1END0 INT_R_X43Y63/NW2A1 INT_R_X43Y66/WW2A0 INT_R_X45Y65/WL1END3 INT_R_X45Y66/EL1BEG2 INT_R_X45Y66/NL1BEG_N3 INT_R_X45Y66/SW2A0 INT_R_X45Y66/WL1END_N1_3 INT_R_X45Y67/EL1BEG3 INT_R_X45Y67/IMUX23 INT_R_X45Y67/IMUX24 INT_R_X45Y67/IMUX25 INT_R_X45Y67/IMUX38 INT_R_X45Y67/IMUX7 INT_R_X45Y67/IMUX9 INT_R_X45Y67/SW2BEG0 INT_R_X45Y67/SW2END0 INT_R_X45Y67/WL1END3 INT_R_X45Y68/EE2BEG0 INT_R_X45Y68/EL1BEG_N3 INT_R_X45Y68/IMUX17 INT_R_X45Y68/IMUX25 INT_R_X45Y68/IMUX4 INT_R_X45Y68/IMUX9 INT_R_X45Y68/LOGIC_OUTS4 INT_R_X45Y68/WL1END_N1_3 INT_R_X45Y68/WR1END2 INT_R_X47Y66/SW2A0 INT_R_X47Y67/BYP_ALT1 INT_R_X47Y67/BYP_BOUNCE1 INT_R_X47Y67/IMUX45 INT_R_X47Y67/SL1END0 INT_R_X47Y67/SW2BEG0 INT_R_X47Y68/EE2END0 INT_R_X47Y68/SL1BEG0 INT_R_X47Y68/WR1BEG1 VBRK_X113Y68/VBRK_WL1END3 VBRK_X113Y69/VBRK_EL1BEG2 VBRK_X113Y70/VBRK_EL1BEG3 VBRK_X113Y70/VBRK_SW2A0 VBRK_X113Y70/VBRK_WL1END3 VBRK_X113Y71/VBRK_EE2BEG0 VBRK_X113Y71/VBRK_WR1END2 
pips: CLBLL_L_X40Y62/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X40Y63/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X40Y63/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X40Y63/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X40Y64/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X42Y60/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X42Y60/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X42Y60/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X42Y60/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X42Y61/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X42Y61/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X42Y61/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X42Y61/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X42Y61/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_L_X42Y61/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X42Y61/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X42Y62/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X42Y63/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X42Y63/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_L_X42Y64/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X42Y64/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X42Y65/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X42Y65/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_L_X42Y66/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X42Y66/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X42Y66/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X45Y67/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X45Y67/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X45Y67/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X45Y67/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X45Y67/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X45Y67/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X45Y68/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X45Y68/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X45Y68/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X45Y68/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X45Y68/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_L_X46Y66/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X46Y66/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X46Y66/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X46Y67/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X46Y67/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X46Y67/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X46Y68/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X46Y68/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X41Y60/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X41Y61/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y62/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X41Y62/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X41Y63/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y63/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X41Y63/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X41Y64/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y64/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y64/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X43Y60/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X43Y62/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X43Y63/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X43Y63/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X47Y67/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X40Y62/INT_L.NW2END2->>IMUX_L4 INT_L_X40Y62/INT_L.NW2END2->>NL1BEG1 INT_L_X40Y63/INT_L.NL1END1->>EL1BEG0 INT_L_X40Y63/INT_L.NL1END1->>IMUX_L2 INT_L_X40Y63/INT_L.WL1END3->>IMUX_L15 INT_L_X40Y63/INT_L.WL1END3->>IMUX_L23 INT_L_X40Y64/INT_L.NW2END2->>IMUX_L11 INT_L_X42Y60/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X42Y60/INT_L.BYP_BOUNCE0->>IMUX_L20 INT_L_X42Y60/INT_L.BYP_BOUNCE0->>IMUX_L28 INT_L_X42Y60/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X42Y60/INT_L.FAN_BOUNCE2->>BYP_ALT0 INT_L_X42Y60/INT_L.SL1END1->>FAN_ALT2 INT_L_X42Y60/INT_L.SL1END1->>IMUX_L11 INT_L_X42Y60/INT_L.SL1END1->>IMUX_L27 INT_L_X42Y60/INT_L.SL1END1->>WL1BEG0 INT_L_X42Y61/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X42Y61/INT_L.BYP_BOUNCE3->>IMUX_L7 INT_L_X42Y61/INT_L.EL1END1->>IMUX_L18 INT_L_X42Y61/INT_L.EL1END1->>NE2BEG1 INT_L_X42Y61/INT_L.EL1END1->>NR1BEG1 INT_L_X42Y61/INT_L.EL1END1->>SE2BEG1 INT_L_X42Y61/INT_L.EL1END1->>SL1BEG1 INT_L_X42Y61/INT_L.SE2END2->>BYP_ALT3 INT_L_X42Y61/INT_L.SE2END2->>IMUX_L13 INT_L_X42Y61/INT_L.SE2END2->>IMUX_L21 INT_L_X42Y61/INT_L.SE2END2->>IMUX_L29 INT_L_X42Y61/INT_L.SE2END2->>IMUX_L36 INT_L_X42Y61/INT_L.SE2END2->>IMUX_L5 INT_L_X42Y61/INT_L.SE2END2->>SW2BEG2 INT_L_X42Y62/INT_L.NR1END1->>EL1BEG0 INT_L_X42Y62/INT_L.NR1END1->>IMUX_L3 INT_L_X42Y63/INT_L.NW2END1->>IMUX_L25 INT_L_X42Y63/INT_L.SR1END2->>IMUX_L37 INT_L_X42Y63/INT_L.SR1END2->>WL1BEG1 INT_L_X42Y64/INT_L.SL1END1->>IMUX_L11 INT_L_X42Y64/INT_L.SL1END1->>IMUX_L26 INT_L_X42Y64/INT_L.SL1END1->>SR1BEG2 INT_L_X42Y64/INT_L.SL1END1->>WL1BEG0 INT_L_X42Y65/INT_L.SR1END1->>IMUX_L11 INT_L_X42Y65/INT_L.SR1END1->>IMUX_L43 INT_L_X42Y65/INT_L.SR1END1->>SL1BEG1 INT_L_X42Y66/INT_L.WW2END0->>IMUX_L1 INT_L_X42Y66/INT_L.WW2END0->>IMUX_L10 INT_L_X42Y66/INT_L.WW2END0->>IMUX_L17 INT_L_X42Y66/INT_L.WW2END0->>SR1BEG1 INT_L_X44Y66/INT_L.SW2END0->>WW2BEG0 INT_L_X46Y66/INT_L.EL1END2->>IMUX_L21 INT_L_X46Y66/INT_L.SW2END0->>IMUX_L1 INT_L_X46Y66/INT_L.SW2END0->>IMUX_L25 INT_L_X46Y66/INT_L.SW2END0->>WL1BEG_N3 INT_L_X46Y67/INT_L.EL1END3->>IMUX_L15 INT_L_X46Y67/INT_L.EL1END3->>IMUX_L22 INT_L_X46Y67/INT_L.EL1END3->>IMUX_L23 INT_L_X46Y68/INT_L.WR1END1->>IMUX_L3 INT_L_X46Y68/INT_L.WR1END1->>IMUX_L34 INT_L_X46Y68/INT_L.WR1END1->>SW2BEG0 INT_L_X46Y68/INT_L.WR1END1->>WL1BEG_N3 INT_L_X46Y68/INT_L.WR1END1->>WR1BEG2 INT_R_X41Y60/INT_R.SW2END2->>NL1BEG2 INT_R_X41Y60/INT_R.WL1END0->>IMUX10 INT_R_X41Y61/INT_R.NL1END2->>EL1BEG1 INT_R_X41Y61/INT_R.NL1END2->>IMUX11 INT_R_X41Y61/INT_R.NL1END2->>NW2BEG2 INT_R_X41Y62/INT_R.SR1END2->>IMUX14 INT_R_X41Y62/INT_R.SR1END2->>IMUX6 INT_R_X41Y62/INT_R.SR1END2->>SE2BEG2 INT_R_X41Y63/INT_R.EL1END0->>IMUX24 INT_R_X41Y63/INT_R.WL1END1->>IMUX11 INT_R_X41Y63/INT_R.WL1END1->>IMUX3 INT_R_X41Y63/INT_R.WL1END1->>NW2BEG2 INT_R_X41Y63/INT_R.WL1END1->>SR1BEG2 INT_R_X41Y64/INT_R.WL1END0->>IMUX18 INT_R_X41Y64/INT_R.WL1END0->>IMUX2 INT_R_X41Y64/INT_R.WL1END0->>IMUX9 INT_R_X41Y64/INT_R.WL1END0->>WL1BEG_N3 INT_R_X43Y60/INT_R.SE2END1->>IMUX18 INT_R_X43Y62/INT_R.EL1END0->>IMUX8 INT_R_X43Y62/INT_R.EL1END0->>NR1BEG0 INT_R_X43Y62/INT_R.NE2END1->>NW2BEG1 INT_R_X43Y63/INT_R.NR1END0->>IMUX25 INT_R_X43Y63/INT_R.NR1END0->>IMUX40 INT_R_X45Y66/INT_R.NL1BEG_N3->>EL1BEG2 INT_R_X45Y66/INT_R.WL1END_N1_3->>NL1BEG_N3 INT_R_X45Y67/INT_R.SW2END0->>IMUX24 INT_R_X45Y67/INT_R.SW2END0->>IMUX25 INT_R_X45Y67/INT_R.SW2END0->>IMUX9 INT_R_X45Y67/INT_R.SW2END0->>SW2BEG0 INT_R_X45Y67/INT_R.WL1END3->>IMUX23 INT_R_X45Y67/INT_R.WL1END3->>IMUX38 INT_R_X45Y67/INT_R.WL1END3->>IMUX7 INT_R_X45Y68/INT_R.LOGIC_OUTS4->>EE2BEG0 INT_R_X45Y68/INT_R.LOGIC_OUTS4->>EL1BEG_N3 INT_R_X45Y68/INT_R.LOGIC_OUTS4->>IMUX17 INT_R_X45Y68/INT_R.LOGIC_OUTS4->>IMUX25 INT_R_X45Y68/INT_R.LOGIC_OUTS4->>IMUX9 INT_R_X45Y68/INT_R.WR1END2->>IMUX4 INT_R_X47Y67/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X47Y67/INT_R.BYP_BOUNCE1->>IMUX45 INT_R_X47Y67/INT_R.SL1END0->>BYP_ALT1 INT_R_X47Y67/INT_R.SL1END0->>SW2BEG0 INT_R_X47Y68/INT_R.EE2END0->>SL1BEG0 INT_R_X47Y68/INT_R.EE2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 74, 

u_msg/NextState[0] - 
wires: CLBLL_R_X45Y67/CLBLL_IMUX1 CLBLL_R_X45Y67/CLBLL_IMUX17 CLBLL_R_X45Y67/CLBLL_LL_A3 CLBLL_R_X45Y67/CLBLL_LL_AQ CLBLL_R_X45Y67/CLBLL_LL_B3 CLBLL_R_X45Y67/CLBLL_LOGIC_OUTS4 INT_R_X45Y67/IMUX1 INT_R_X45Y67/IMUX17 INT_R_X45Y67/LOGIC_OUTS4 
pips: CLBLL_R_X45Y67/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X45Y67/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X45Y67/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_R_X45Y67/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X45Y67/INT_R.LOGIC_OUTS4->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

NextState[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/NextState[1] - 
wires: CLBLL_R_X45Y67/CLBLL_IMUX0 CLBLL_R_X45Y67/CLBLL_LOGIC_OUTS0 CLBLL_R_X45Y67/CLBLL_L_A3 CLBLL_R_X45Y67/CLBLL_L_AQ CLBLL_R_X45Y68/CLBLL_IMUX0 CLBLL_R_X45Y68/CLBLL_L_A3 INT_R_X45Y67/IMUX0 INT_R_X45Y67/LOGIC_OUTS0 INT_R_X45Y67/NR1BEG0 INT_R_X45Y68/IMUX0 INT_R_X45Y68/NR1END0 
pips: CLBLL_R_X45Y67/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X45Y67/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X45Y68/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 INT_R_X45Y67/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X45Y67/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X45Y68/INT_R.NR1END0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

NextState[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/NextState[3] - 
wires: CLBLL_R_X45Y67/CLBLL_IMUX13 CLBLL_R_X45Y67/CLBLL_LOGIC_OUTS1 CLBLL_R_X45Y67/CLBLL_L_B6 CLBLL_R_X45Y67/CLBLL_L_BQ CLBLL_R_X45Y68/CLBLL_IMUX26 CLBLL_R_X45Y68/CLBLL_L_B4 INT_R_X45Y67/BYP_ALT5 INT_R_X45Y67/BYP_BOUNCE5 INT_R_X45Y67/IMUX13 INT_R_X45Y67/LOGIC_OUTS1 INT_R_X45Y67/NR1BEG1 INT_R_X45Y68/IMUX26 INT_R_X45Y68/NR1END1 
pips: CLBLL_R_X45Y67/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X45Y67/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_R_X45Y68/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 INT_R_X45Y67/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X45Y67/INT_R.BYP_BOUNCE5->>IMUX13 INT_R_X45Y67/INT_R.LOGIC_OUTS1->>BYP_ALT5 INT_R_X45Y67/INT_R.LOGIC_OUTS1->>NR1BEG1 INT_R_X45Y68/INT_R.NR1END1->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

RxMsgCnt[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/RxMsgCnt_reg_n_0_[0] - 
wires: CLBLM_R_X47Y67/CLBLM_IMUX1 CLBLM_R_X47Y67/CLBLM_IMUX17 CLBLM_R_X47Y67/CLBLM_IMUX22 CLBLM_R_X47Y67/CLBLM_LOGIC_OUTS4 CLBLM_R_X47Y67/CLBLM_M_A3 CLBLM_R_X47Y67/CLBLM_M_AQ CLBLM_R_X47Y67/CLBLM_M_B3 CLBLM_R_X47Y67/CLBLM_M_C3 INT_R_X47Y67/IMUX1 INT_R_X47Y67/IMUX17 INT_R_X47Y67/IMUX22 INT_R_X47Y67/LOGIC_OUTS4 INT_R_X47Y67/NL1BEG_N3 
pips: CLBLM_R_X47Y67/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X47Y67/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X47Y67/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X47Y67/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X47Y67/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X47Y67/INT_R.LOGIC_OUTS4->>IMUX17 INT_R_X47Y67/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X47Y67/INT_R.NL1BEG_N3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

RxMsgCnt[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/RxMsgCnt_reg_n_0_[1] - 
wires: CLBLM_R_X47Y67/CLBLM_IMUX24 CLBLM_R_X47Y67/CLBLM_IMUX28 CLBLM_R_X47Y67/CLBLM_IMUX8 CLBLM_R_X47Y67/CLBLM_LOGIC_OUTS20 CLBLM_R_X47Y67/CLBLM_M_A5 CLBLM_R_X47Y67/CLBLM_M_AMUX CLBLM_R_X47Y67/CLBLM_M_B5 CLBLM_R_X47Y67/CLBLM_M_C4 INT_R_X47Y66/SR1END3 INT_R_X47Y67/IMUX24 INT_R_X47Y67/IMUX28 INT_R_X47Y67/IMUX8 INT_R_X47Y67/LOGIC_OUTS20 INT_R_X47Y67/SR1BEG3 INT_R_X47Y67/SR1END_N3_3 
pips: CLBLM_R_X47Y67/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X47Y67/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X47Y67/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X47Y67/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X47Y67/INT_R.LOGIC_OUTS20->>IMUX28 INT_R_X47Y67/INT_R.LOGIC_OUTS20->>SR1BEG3 INT_R_X47Y67/INT_R.SR1END_N3_3->>IMUX24 INT_R_X47Y67/INT_R.SR1END_N3_3->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

RxMsgCnt[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/RxMsgCnt_reg_n_0_[2] - 
wires: CLBLM_R_X47Y67/CLBLM_IMUX18 CLBLM_R_X47Y67/CLBLM_IMUX32 CLBLM_R_X47Y67/CLBLM_LOGIC_OUTS5 CLBLM_R_X47Y67/CLBLM_M_B2 CLBLM_R_X47Y67/CLBLM_M_BQ CLBLM_R_X47Y67/CLBLM_M_C1 INT_R_X47Y66/FAN_BOUNCE_S3_2 INT_R_X47Y67/FAN_ALT2 INT_R_X47Y67/FAN_BOUNCE2 INT_R_X47Y67/IMUX18 INT_R_X47Y67/IMUX32 INT_R_X47Y67/LOGIC_OUTS5 
pips: CLBLM_R_X47Y67/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X47Y67/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X47Y67/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X47Y67/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X47Y67/INT_R.FAN_BOUNCE2->>IMUX32 INT_R_X47Y67/INT_R.LOGIC_OUTS5->>FAN_ALT2 INT_R_X47Y67/INT_R.LOGIC_OUTS5->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

RxMsgCnt[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/RxMsgCnt_reg_n_0_[3] - 
wires: CLBLM_R_X47Y67/CLBLM_IMUX15 CLBLM_R_X47Y67/CLBLM_IMUX31 CLBLM_R_X47Y67/CLBLM_LOGIC_OUTS21 CLBLM_R_X47Y67/CLBLM_M_B1 CLBLM_R_X47Y67/CLBLM_M_BMUX CLBLM_R_X47Y67/CLBLM_M_C5 INT_R_X47Y67/IMUX15 INT_R_X47Y67/IMUX31 INT_R_X47Y67/LOGIC_OUTS21 
pips: CLBLM_R_X47Y67/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X47Y67/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X47Y67/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X47Y67/INT_R.LOGIC_OUTS21->>IMUX15 INT_R_X47Y67/INT_R.LOGIC_OUTS21->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

RxMsgCnt[4]_i_1_n_0 - 
wires: CLBLM_L_X46Y66/CLBLM_LOGIC_OUTS16 CLBLM_L_X46Y66/CLBLM_L_A CLBLM_L_X46Y66/CLBLM_L_AMUX CLBLM_R_X47Y67/CLBLM_CTRL1 CLBLM_R_X47Y67/CLBLM_M_SR INT_L_X46Y66/EL1BEG1 INT_L_X46Y66/LOGIC_OUTS_L16 INT_R_X47Y66/EL1END1 INT_R_X47Y66/NR1BEG1 INT_R_X47Y67/CTRL1 INT_R_X47Y67/GFAN0 INT_R_X47Y67/NR1END1 
pips: CLBLM_L_X46Y66/CLBLM_L.CLBLM_L_A->>CLBLM_L_AMUX CLBLM_L_X46Y66/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X47Y67/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR INT_L_X46Y66/INT_L.LOGIC_OUTS_L16->>EL1BEG1 INT_R_X47Y66/INT_R.EL1END1->>NR1BEG1 INT_R_X47Y67/INT_R.GFAN0->>CTRL1 INT_R_X47Y67/INT_R.NR1END1->>GFAN0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

RxMsgCnt[4]_i_4_n_0 - 
wires: CLBLM_L_X46Y66/CLBLM_IMUX5 CLBLM_L_X46Y66/CLBLM_L_A6 CLBLM_R_X47Y67/CLBLM_LOGIC_OUTS15 CLBLM_R_X47Y67/CLBLM_M_D INT_L_X46Y66/IMUX_L5 INT_L_X46Y66/WL1END2 INT_R_X47Y66/SL1END3 INT_R_X47Y66/WL1BEG2 INT_R_X47Y67/LOGIC_OUTS15 INT_R_X47Y67/SL1BEG3 
pips: CLBLM_L_X46Y66/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X47Y67/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X46Y66/INT_L.WL1END2->>IMUX_L5 INT_R_X47Y66/INT_R.SL1END3->>WL1BEG2 INT_R_X47Y67/INT_R.LOGIC_OUTS15->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

RxMsgCnt[4]_i_5_n_0 - 
wires: CLBLM_L_X46Y66/CLBLM_IMUX6 CLBLM_L_X46Y66/CLBLM_L_A1 CLBLM_L_X46Y67/CLBLM_IMUX12 CLBLM_L_X46Y67/CLBLM_IMUX36 CLBLM_L_X46Y67/CLBLM_IMUX44 CLBLM_L_X46Y67/CLBLM_L_D2 CLBLM_L_X46Y67/CLBLM_M_B6 CLBLM_L_X46Y67/CLBLM_M_D4 CLBLM_L_X46Y68/CLBLM_LOGIC_OUTS8 CLBLM_L_X46Y68/CLBLM_L_A INT_L_X46Y66/IMUX_L6 INT_L_X46Y66/SR1END2 INT_L_X46Y67/IMUX_L12 INT_L_X46Y67/IMUX_L36 INT_L_X46Y67/IMUX_L44 INT_L_X46Y67/SR1BEG2 INT_L_X46Y67/SR1END1 INT_L_X46Y68/LOGIC_OUTS_L8 INT_L_X46Y68/SR1BEG1 
pips: CLBLM_L_X46Y66/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X46Y67/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X46Y67/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X46Y67/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X46Y68/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X46Y66/INT_L.SR1END2->>IMUX_L6 INT_L_X46Y67/INT_L.SR1END1->>IMUX_L12 INT_L_X46Y67/INT_L.SR1END1->>IMUX_L36 INT_L_X46Y67/INT_L.SR1END1->>IMUX_L44 INT_L_X46Y67/INT_L.SR1END1->>SR1BEG2 INT_L_X46Y68/INT_L.LOGIC_OUTS_L8->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

RxMsgCnt[4]_i_6_n_0 - 
wires: CLBLM_L_X46Y66/CLBLM_IMUX10 CLBLM_L_X46Y66/CLBLM_LOGIC_OUTS9 CLBLM_L_X46Y66/CLBLM_L_A4 CLBLM_L_X46Y66/CLBLM_L_B CLBLM_L_X46Y67/CLBLM_IMUX42 CLBLM_L_X46Y67/CLBLM_L_D6 INT_L_X46Y66/IMUX_L10 INT_L_X46Y66/LOGIC_OUTS_L9 INT_L_X46Y66/NR1BEG1 INT_L_X46Y67/IMUX_L42 INT_L_X46Y67/NR1END1 
pips: CLBLM_L_X46Y66/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X46Y66/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_L_X46Y67/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X46Y66/INT_L.LOGIC_OUTS_L9->>IMUX_L10 INT_L_X46Y66/INT_L.LOGIC_OUTS_L9->>NR1BEG1 INT_L_X46Y67/INT_L.NR1END1->>IMUX_L42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

RxMsgCnt[4]_i_7_n_0 - 
wires: CLBLL_R_X45Y65/CLBLL_LL_A CLBLL_R_X45Y65/CLBLL_LOGIC_OUTS12 CLBLL_R_X45Y66/CLBLL_NE2A0 CLBLM_L_X46Y66/CLBLM_IMUX9 CLBLM_L_X46Y66/CLBLM_L_A5 CLBLM_L_X46Y66/CLBLM_NE2A0 CLBLM_L_X46Y67/CLBLM_IMUX33 CLBLM_L_X46Y67/CLBLM_IMUX41 CLBLM_L_X46Y67/CLBLM_L_C1 CLBLM_L_X46Y67/CLBLM_L_D1 INT_L_X46Y65/NE2END_S3_0 INT_L_X46Y66/IMUX_L9 INT_L_X46Y66/NE2END0 INT_L_X46Y66/NR1BEG0 INT_L_X46Y67/IMUX_L33 INT_L_X46Y67/IMUX_L41 INT_L_X46Y67/NR1END0 INT_R_X45Y65/LOGIC_OUTS12 INT_R_X45Y65/NE2BEG0 INT_R_X45Y66/NE2A0 VBRK_X113Y69/VBRK_NE2A0 
pips: CLBLL_R_X45Y65/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_L_X46Y66/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X46Y67/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X46Y67/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X46Y66/INT_L.NE2END0->>IMUX_L9 INT_L_X46Y66/INT_L.NE2END0->>NR1BEG0 INT_L_X46Y67/INT_L.NR1END0->>IMUX_L33 INT_L_X46Y67/INT_L.NR1END0->>IMUX_L41 INT_R_X45Y65/INT_R.LOGIC_OUTS12->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

RxMsgCnt[4]_i_8_n_0 - 
wires: CLBLM_L_X46Y66/CLBLM_IMUX0 CLBLM_L_X46Y66/CLBLM_LOGIC_OUTS20 CLBLM_L_X46Y66/CLBLM_L_A3 CLBLM_L_X46Y66/CLBLM_M_AMUX INT_L_X46Y65/SR1END3 INT_L_X46Y66/IMUX_L0 INT_L_X46Y66/LOGIC_OUTS_L20 INT_L_X46Y66/SR1BEG3 INT_L_X46Y66/SR1END_N3_3 
pips: CLBLM_L_X46Y66/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X46Y66/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X46Y66/INT_L.LOGIC_OUTS_L20->>SR1BEG3 INT_L_X46Y66/INT_L.SR1END_N3_3->>IMUX_L0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

RxMsgCnt[4]_i_10_n_0 - 
wires: CLBLM_R_X47Y67/CLBLM_IMUX44 CLBLM_R_X47Y67/CLBLM_M_D4 CLBLM_R_X47Y68/CLBLM_LOGIC_OUTS12 CLBLM_R_X47Y68/CLBLM_M_A INT_R_X47Y67/IMUX44 INT_R_X47Y67/SR1END1 INT_R_X47Y68/LOGIC_OUTS12 INT_R_X47Y68/SR1BEG1 
pips: CLBLM_R_X47Y67/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X47Y68/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X47Y67/INT_R.SR1END1->>IMUX44 INT_R_X47Y68/INT_R.LOGIC_OUTS12->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

rx_data[2] - 
wires: CLBLM_L_X46Y68/CLBLM_IMUX13 CLBLM_L_X46Y68/CLBLM_IMUX15 CLBLM_L_X46Y68/CLBLM_L_B6 CLBLM_L_X46Y68/CLBLM_M_B1 CLBLM_L_X46Y69/CLBLM_BYP4 CLBLM_L_X46Y69/CLBLM_IMUX12 CLBLM_L_X46Y69/CLBLM_IMUX35 CLBLM_L_X46Y69/CLBLM_M_B6 CLBLM_L_X46Y69/CLBLM_M_BX CLBLM_L_X46Y69/CLBLM_M_C6 CLBLM_R_X47Y68/CLBLM_IMUX15 CLBLM_R_X47Y68/CLBLM_IMUX7 CLBLM_R_X47Y68/CLBLM_M_A1 CLBLM_R_X47Y68/CLBLM_M_B1 CLBLM_R_X47Y69/CLBLM_IMUX29 CLBLM_R_X47Y69/CLBLM_IMUX8 CLBLM_R_X47Y69/CLBLM_LOGIC_OUTS6 CLBLM_R_X47Y69/CLBLM_M_A5 CLBLM_R_X47Y69/CLBLM_M_C2 CLBLM_R_X47Y69/CLBLM_M_CQ INT_L_X46Y68/BYP_ALT3 INT_L_X46Y68/BYP_BOUNCE3 INT_L_X46Y68/IMUX_L13 INT_L_X46Y68/IMUX_L15 INT_L_X46Y68/WL1END2 INT_L_X46Y69/BYP_ALT4 INT_L_X46Y69/BYP_BOUNCE_N3_3 INT_L_X46Y69/BYP_L4 INT_L_X46Y69/IMUX_L12 INT_L_X46Y69/IMUX_L35 INT_L_X46Y69/WL1END1 INT_R_X47Y68/IMUX15 INT_R_X47Y68/IMUX7 INT_R_X47Y68/SR1END3 INT_R_X47Y68/WL1BEG2 INT_R_X47Y69/IMUX29 INT_R_X47Y69/IMUX8 INT_R_X47Y69/LOGIC_OUTS6 INT_R_X47Y69/SR1BEG3 INT_R_X47Y69/SR1END_N3_3 INT_R_X47Y69/WL1BEG1 
pips: CLBLM_L_X46Y68/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X46Y68/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X46Y69/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X46Y69/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X46Y69/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X47Y68/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X47Y68/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X47Y69/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X47Y69/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X47Y69/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X46Y68/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X46Y68/INT_L.BYP_BOUNCE3->>IMUX_L15 INT_L_X46Y68/INT_L.WL1END2->>BYP_ALT3 INT_L_X46Y68/INT_L.WL1END2->>IMUX_L13 INT_L_X46Y69/INT_L.BYP_ALT4->>BYP_L4 INT_L_X46Y69/INT_L.WL1END1->>BYP_ALT4 INT_L_X46Y69/INT_L.WL1END1->>IMUX_L12 INT_L_X46Y69/INT_L.WL1END1->>IMUX_L35 INT_R_X47Y68/INT_R.SR1END3->>IMUX15 INT_R_X47Y68/INT_R.SR1END3->>IMUX7 INT_R_X47Y68/INT_R.SR1END3->>WL1BEG2 INT_R_X47Y69/INT_R.LOGIC_OUTS6->>IMUX29 INT_R_X47Y69/INT_R.LOGIC_OUTS6->>SR1BEG3 INT_R_X47Y69/INT_R.LOGIC_OUTS6->>WL1BEG1 INT_R_X47Y69/INT_R.SR1END_N3_3->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

rx_data[1] - 
wires: CLBLM_L_X46Y68/CLBLM_IMUX26 CLBLM_L_X46Y68/CLBLM_IMUX27 CLBLM_L_X46Y68/CLBLM_L_B4 CLBLM_L_X46Y68/CLBLM_M_B4 CLBLM_L_X46Y69/CLBLM_BYP5 CLBLM_L_X46Y69/CLBLM_IMUX24 CLBLM_L_X46Y69/CLBLM_IMUX29 CLBLM_L_X46Y69/CLBLM_IMUX40 CLBLM_L_X46Y69/CLBLM_L_BX CLBLM_L_X46Y69/CLBLM_M_B5 CLBLM_L_X46Y69/CLBLM_M_C2 CLBLM_L_X46Y69/CLBLM_M_D1 CLBLM_R_X47Y68/CLBLM_IMUX18 CLBLM_R_X47Y68/CLBLM_IMUX2 CLBLM_R_X47Y68/CLBLM_M_A2 CLBLM_R_X47Y68/CLBLM_M_B2 CLBLM_R_X47Y69/CLBLM_IMUX18 CLBLM_R_X47Y69/CLBLM_IMUX2 CLBLM_R_X47Y69/CLBLM_LOGIC_OUTS5 CLBLM_R_X47Y69/CLBLM_M_A2 CLBLM_R_X47Y69/CLBLM_M_B2 CLBLM_R_X47Y69/CLBLM_M_BQ INT_L_X46Y68/IMUX_L26 INT_L_X46Y68/IMUX_L27 INT_L_X46Y68/SW2END1 INT_L_X46Y69/BYP_ALT5 INT_L_X46Y69/BYP_BOUNCE5 INT_L_X46Y69/BYP_L5 INT_L_X46Y69/IMUX_L24 INT_L_X46Y69/IMUX_L29 INT_L_X46Y69/IMUX_L40 INT_L_X46Y69/WL1END0 INT_L_X46Y69/WR1END2 INT_R_X47Y68/IMUX18 INT_R_X47Y68/IMUX2 INT_R_X47Y68/SL1END1 INT_R_X47Y68/SW2A1 INT_R_X47Y69/IMUX18 INT_R_X47Y69/IMUX2 INT_R_X47Y69/LOGIC_OUTS5 INT_R_X47Y69/SL1BEG1 INT_R_X47Y69/SW2BEG1 INT_R_X47Y69/WL1BEG0 INT_R_X47Y69/WR1BEG2 
pips: CLBLM_L_X46Y68/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X46Y68/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X46Y69/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X46Y69/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X46Y69/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X46Y69/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X47Y68/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X47Y68/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X47Y69/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X47Y69/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X47Y69/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X46Y68/INT_L.SW2END1->>IMUX_L26 INT_L_X46Y68/INT_L.SW2END1->>IMUX_L27 INT_L_X46Y69/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X46Y69/INT_L.BYP_ALT5->>BYP_L5 INT_L_X46Y69/INT_L.BYP_BOUNCE5->>IMUX_L29 INT_L_X46Y69/INT_L.WL1END0->>IMUX_L24 INT_L_X46Y69/INT_L.WL1END0->>IMUX_L40 INT_L_X46Y69/INT_L.WR1END2->>BYP_ALT5 INT_R_X47Y68/INT_R.SL1END1->>IMUX18 INT_R_X47Y68/INT_R.SL1END1->>IMUX2 INT_R_X47Y69/INT_R.LOGIC_OUTS5->>IMUX18 INT_R_X47Y69/INT_R.LOGIC_OUTS5->>IMUX2 INT_R_X47Y69/INT_R.LOGIC_OUTS5->>SL1BEG1 INT_R_X47Y69/INT_R.LOGIC_OUTS5->>SW2BEG1 INT_R_X47Y69/INT_R.LOGIC_OUTS5->>WL1BEG0 INT_R_X47Y69/INT_R.LOGIC_OUTS5->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 12, 

rx_data[5] - 
wires: CLBLM_L_X46Y68/CLBLM_IMUX12 CLBLM_L_X46Y68/CLBLM_IMUX44 CLBLM_L_X46Y68/CLBLM_M_B6 CLBLM_L_X46Y68/CLBLM_M_D4 CLBLM_L_X46Y69/CLBLM_BYP3 CLBLM_L_X46Y69/CLBLM_IMUX19 CLBLM_L_X46Y69/CLBLM_IMUX46 CLBLM_L_X46Y69/CLBLM_IMUX8 CLBLM_L_X46Y69/CLBLM_L_B2 CLBLM_L_X46Y69/CLBLM_L_D5 CLBLM_L_X46Y69/CLBLM_M_A5 CLBLM_L_X46Y69/CLBLM_M_CX CLBLM_L_X46Y70/CLBLM_IMUX6 CLBLM_L_X46Y70/CLBLM_LOGIC_OUTS0 CLBLM_L_X46Y70/CLBLM_L_A1 CLBLM_L_X46Y70/CLBLM_L_AQ CLBLM_R_X47Y68/CLBLM_IMUX1 CLBLM_R_X47Y68/CLBLM_IMUX17 CLBLM_R_X47Y68/CLBLM_M_A3 CLBLM_R_X47Y68/CLBLM_M_B3 CLBLM_R_X47Y69/CLBLM_IMUX11 CLBLM_R_X47Y69/CLBLM_M_A4 INT_L_X46Y68/FAN_BOUNCE_S3_0 INT_L_X46Y68/IMUX_L12 INT_L_X46Y68/IMUX_L44 INT_L_X46Y68/SE2A0 INT_L_X46Y69/BYP_ALT3 INT_L_X46Y69/BYP_L3 INT_L_X46Y69/FAN_ALT0 INT_L_X46Y69/FAN_ALT3 INT_L_X46Y69/FAN_BOUNCE0 INT_L_X46Y69/FAN_BOUNCE3 INT_L_X46Y69/FAN_BOUNCE_S3_0 INT_L_X46Y69/IMUX_L19 INT_L_X46Y69/IMUX_L46 INT_L_X46Y69/IMUX_L8 INT_L_X46Y69/SE2BEG0 INT_L_X46Y69/SL1END0 INT_L_X46Y70/ER1BEG1 INT_L_X46Y70/FAN_ALT0 INT_L_X46Y70/FAN_BOUNCE0 INT_L_X46Y70/IMUX_L6 INT_L_X46Y70/LOGIC_OUTS_L0 INT_L_X46Y70/NL1BEG_N3 INT_L_X46Y70/SL1BEG0 INT_R_X47Y68/IMUX1 INT_R_X47Y68/IMUX17 INT_R_X47Y68/SE2END0 INT_R_X47Y69/IMUX11 INT_R_X47Y69/SL1END1 INT_R_X47Y70/ER1END1 INT_R_X47Y70/SL1BEG1 
pips: CLBLM_L_X46Y68/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X46Y68/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X46Y69/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X46Y69/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X46Y69/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X46Y69/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X46Y70/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X46Y70/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X47Y68/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X47Y68/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X47Y69/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X46Y68/INT_L.FAN_BOUNCE_S3_0->>IMUX_L12 INT_L_X46Y68/INT_L.FAN_BOUNCE_S3_0->>IMUX_L44 INT_L_X46Y69/INT_L.BYP_ALT3->>BYP_L3 INT_L_X46Y69/INT_L.FAN_ALT0->>FAN_BOUNCE0 INT_L_X46Y69/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X46Y69/INT_L.FAN_BOUNCE3->>BYP_ALT3 INT_L_X46Y69/INT_L.FAN_BOUNCE3->>IMUX_L19 INT_L_X46Y69/INT_L.FAN_BOUNCE_S3_0->>FAN_ALT3 INT_L_X46Y69/INT_L.FAN_BOUNCE_S3_0->>IMUX_L46 INT_L_X46Y69/INT_L.SL1END0->>FAN_ALT0 INT_L_X46Y69/INT_L.SL1END0->>IMUX_L8 INT_L_X46Y69/INT_L.SL1END0->>SE2BEG0 INT_L_X46Y70/INT_L.FAN_ALT0->>FAN_BOUNCE0 INT_L_X46Y70/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_L_X46Y70/INT_L.LOGIC_OUTS_L0->>FAN_ALT0 INT_L_X46Y70/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X46Y70/INT_L.LOGIC_OUTS_L0->>SL1BEG0 INT_L_X46Y70/INT_L.NL1BEG_N3->>IMUX_L6 INT_R_X47Y68/INT_R.SE2END0->>IMUX1 INT_R_X47Y68/INT_R.SE2END0->>IMUX17 INT_R_X47Y69/INT_R.SL1END1->>IMUX11 INT_R_X47Y70/INT_R.ER1END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 12, 

rx_data[3] - 
wires: CLBLM_L_X46Y68/CLBLM_IMUX16 CLBLM_L_X46Y68/CLBLM_L_B3 CLBLM_L_X46Y69/CLBLM_BYP2 CLBLM_L_X46Y69/CLBLM_IMUX18 CLBLM_L_X46Y69/CLBLM_IMUX2 CLBLM_L_X46Y69/CLBLM_IMUX22 CLBLM_L_X46Y69/CLBLM_IMUX26 CLBLM_L_X46Y69/CLBLM_IMUX36 CLBLM_L_X46Y69/CLBLM_IMUX44 CLBLM_L_X46Y69/CLBLM_L_B4 CLBLM_L_X46Y69/CLBLM_L_CX CLBLM_L_X46Y69/CLBLM_L_D2 CLBLM_L_X46Y69/CLBLM_M_A2 CLBLM_L_X46Y69/CLBLM_M_B2 CLBLM_L_X46Y69/CLBLM_M_C3 CLBLM_L_X46Y69/CLBLM_M_D4 CLBLM_R_X47Y68/CLBLM_IMUX12 CLBLM_R_X47Y68/CLBLM_IMUX4 CLBLM_R_X47Y68/CLBLM_M_A6 CLBLM_R_X47Y68/CLBLM_M_B6 CLBLM_R_X47Y69/CLBLM_IMUX1 CLBLM_R_X47Y69/CLBLM_IMUX38 CLBLM_R_X47Y69/CLBLM_LOGIC_OUTS7 CLBLM_R_X47Y69/CLBLM_M_A3 CLBLM_R_X47Y69/CLBLM_M_D3 CLBLM_R_X47Y69/CLBLM_M_DQ INT_L_X46Y68/BYP_ALT1 INT_L_X46Y68/BYP_BOUNCE1 INT_L_X46Y68/GFAN0 INT_L_X46Y68/IMUX_L16 INT_L_X46Y68/SW2END0 INT_L_X46Y69/BYP_ALT2 INT_L_X46Y69/BYP_L2 INT_L_X46Y69/FAN_ALT1 INT_L_X46Y69/FAN_BOUNCE1 INT_L_X46Y69/IMUX_L18 INT_L_X46Y69/IMUX_L2 INT_L_X46Y69/IMUX_L22 INT_L_X46Y69/IMUX_L26 INT_L_X46Y69/IMUX_L36 INT_L_X46Y69/IMUX_L44 INT_L_X46Y69/WL1END2 INT_R_X47Y68/IMUX12 INT_R_X47Y68/IMUX4 INT_R_X47Y68/SR1END1 INT_R_X47Y68/SW2A0 INT_R_X47Y69/IMUX1 INT_R_X47Y69/IMUX38 INT_R_X47Y69/LOGIC_OUTS7 INT_R_X47Y69/SR1BEG1 INT_R_X47Y69/SR1BEG_S0 INT_R_X47Y69/SW2BEG0 INT_R_X47Y69/WL1BEG2 
pips: CLBLM_L_X46Y68/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X46Y69/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X46Y69/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X46Y69/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X46Y69/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X46Y69/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X46Y69/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X46Y69/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X47Y68/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X47Y68/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X47Y69/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X47Y69/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X47Y69/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X46Y68/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X46Y68/INT_L.BYP_BOUNCE1->>GFAN0 INT_L_X46Y68/INT_L.GFAN0->>IMUX_L16 INT_L_X46Y68/INT_L.SW2END0->>BYP_ALT1 INT_L_X46Y69/INT_L.BYP_ALT2->>BYP_L2 INT_L_X46Y69/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X46Y69/INT_L.FAN_BOUNCE1->>IMUX_L18 INT_L_X46Y69/INT_L.FAN_BOUNCE1->>IMUX_L2 INT_L_X46Y69/INT_L.FAN_BOUNCE1->>IMUX_L26 INT_L_X46Y69/INT_L.WL1END2->>BYP_ALT2 INT_L_X46Y69/INT_L.WL1END2->>FAN_ALT1 INT_L_X46Y69/INT_L.WL1END2->>IMUX_L22 INT_L_X46Y69/INT_L.WL1END2->>IMUX_L36 INT_L_X46Y69/INT_L.WL1END2->>IMUX_L44 INT_R_X47Y68/INT_R.SR1END1->>IMUX12 INT_R_X47Y68/INT_R.SR1END1->>IMUX4 INT_R_X47Y69/INT_R.LOGIC_OUTS7->>IMUX38 INT_R_X47Y69/INT_R.LOGIC_OUTS7->>SR1BEG_S0 INT_R_X47Y69/INT_R.LOGIC_OUTS7->>WL1BEG2 INT_R_X47Y69/INT_R.SR1BEG_S0->>IMUX1 INT_R_X47Y69/INT_R.SR1BEG_S0->>SR1BEG1 INT_R_X47Y69/INT_R.SR1BEG_S0->>SW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 13, 

State[2]_i_4_n_0 - 
wires: CLBLM_L_X46Y69/CLBLM_IMUX25 CLBLM_L_X46Y69/CLBLM_IMUX41 CLBLM_L_X46Y69/CLBLM_LOGIC_OUTS8 CLBLM_L_X46Y69/CLBLM_L_A CLBLM_L_X46Y69/CLBLM_L_B5 CLBLM_L_X46Y69/CLBLM_L_D1 CLBLM_R_X47Y68/CLBLM_IMUX11 CLBLM_R_X47Y68/CLBLM_IMUX27 CLBLM_R_X47Y68/CLBLM_M_A4 CLBLM_R_X47Y68/CLBLM_M_B4 CLBLM_R_X47Y69/CLBLM_IMUX7 CLBLM_R_X47Y69/CLBLM_M_A1 INT_L_X46Y68/EL1BEG3 INT_L_X46Y69/EL1BEG_N3 INT_L_X46Y69/IMUX_L25 INT_L_X46Y69/IMUX_L41 INT_L_X46Y69/LOGIC_OUTS_L8 INT_R_X47Y68/EL1END3 INT_R_X47Y68/FAN_ALT3 INT_R_X47Y68/FAN_BOUNCE3 INT_R_X47Y68/IMUX11 INT_R_X47Y68/IMUX27 INT_R_X47Y68/NR1BEG3 INT_R_X47Y69/IMUX7 INT_R_X47Y69/NR1END3 
pips: CLBLM_L_X46Y69/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X46Y69/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X46Y69/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X47Y68/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X47Y68/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X47Y69/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X46Y69/INT_L.LOGIC_OUTS_L8->>EL1BEG_N3 INT_L_X46Y69/INT_L.LOGIC_OUTS_L8->>IMUX_L25 INT_L_X46Y69/INT_L.LOGIC_OUTS_L8->>IMUX_L41 INT_R_X47Y68/INT_R.EL1END3->>FAN_ALT3 INT_R_X47Y68/INT_R.EL1END3->>NR1BEG3 INT_R_X47Y68/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X47Y68/INT_R.FAN_BOUNCE3->>IMUX11 INT_R_X47Y68/INT_R.FAN_BOUNCE3->>IMUX27 INT_R_X47Y69/INT_R.NR1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

rx_wr - 
wires: BRAM_INT_INTERFACE_L_X44Y69/INT_INTERFACE_ER1BEG1 BRAM_L_X44Y65/BRAM_ER1BEG1_4 CLBLL_R_X45Y67/CLBLL_IMUX40 CLBLL_R_X45Y67/CLBLL_LL_D1 CLBLL_R_X45Y67/CLBLL_WL1END0 CLBLL_R_X45Y69/CLBLL_EE2A1 CLBLM_L_X46Y67/CLBLM_IMUX19 CLBLM_L_X46Y67/CLBLM_IMUX34 CLBLM_L_X46Y67/CLBLM_L_B2 CLBLM_L_X46Y67/CLBLM_L_C6 CLBLM_L_X46Y67/CLBLM_WL1END0 CLBLM_L_X46Y68/CLBLM_IMUX9 CLBLM_L_X46Y68/CLBLM_L_A5 CLBLM_L_X46Y69/CLBLM_EE2A1 CLBLM_L_X46Y69/CLBLM_IMUX42 CLBLM_L_X46Y69/CLBLM_L_D6 CLBLM_R_X43Y69/CLBLM_ER1BEG1 CLBLM_R_X43Y69/CLBLM_IMUX1 CLBLM_R_X43Y69/CLBLM_LOGIC_OUTS4 CLBLM_R_X43Y69/CLBLM_M_A3 CLBLM_R_X43Y69/CLBLM_M_AQ CLBLM_R_X47Y68/CLBLM_IMUX8 CLBLM_R_X47Y68/CLBLM_M_A5 INT_L_X44Y69/EE2BEG1 INT_L_X44Y69/ER1END1 INT_L_X46Y67/IMUX_L19 INT_L_X46Y67/IMUX_L34 INT_L_X46Y67/SW2END1 INT_L_X46Y67/WL1BEG0 INT_L_X46Y68/IMUX_L9 INT_L_X46Y68/SE2A1 INT_L_X46Y68/WL1END0 INT_L_X46Y69/EE2END1 INT_L_X46Y69/IMUX_L42 INT_L_X46Y69/SE2BEG1 INT_R_X43Y69/ER1BEG1 INT_R_X43Y69/IMUX1 INT_R_X43Y69/LOGIC_OUTS4 INT_R_X45Y67/IMUX40 INT_R_X45Y67/WL1END0 INT_R_X45Y69/EE2A1 INT_R_X47Y67/FAN_BOUNCE_S3_2 INT_R_X47Y67/SW2A1 INT_R_X47Y68/FAN_ALT2 INT_R_X47Y68/FAN_BOUNCE2 INT_R_X47Y68/IMUX8 INT_R_X47Y68/SE2END1 INT_R_X47Y68/SW2BEG1 INT_R_X47Y68/WL1BEG0 VBRK_X113Y70/VBRK_WL1END0 VBRK_X113Y72/VBRK_EE2A1 
pips: CLBLL_R_X45Y67/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLM_L_X46Y67/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X46Y67/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X46Y68/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X46Y69/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X43Y69/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X43Y69/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X47Y68/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X44Y69/INT_L.ER1END1->>EE2BEG1 INT_L_X46Y67/INT_L.SW2END1->>IMUX_L19 INT_L_X46Y67/INT_L.SW2END1->>IMUX_L34 INT_L_X46Y67/INT_L.SW2END1->>WL1BEG0 INT_L_X46Y68/INT_L.WL1END0->>IMUX_L9 INT_L_X46Y69/INT_L.EE2END1->>IMUX_L42 INT_L_X46Y69/INT_L.EE2END1->>SE2BEG1 INT_R_X43Y69/INT_R.LOGIC_OUTS4->>ER1BEG1 INT_R_X43Y69/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X45Y67/INT_R.WL1END0->>IMUX40 INT_R_X47Y68/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X47Y68/INT_R.FAN_BOUNCE2->>IMUX8 INT_R_X47Y68/INT_R.SE2END1->>FAN_ALT2 INT_R_X47Y68/INT_R.SE2END1->>SW2BEG1 INT_R_X47Y68/INT_R.SE2END1->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

RxMsgCnt[4]_i_11_n_0 - 
wires: CLBLM_L_X46Y68/CLBLM_IMUX10 CLBLM_L_X46Y68/CLBLM_L_A4 CLBLM_L_X46Y69/CLBLM_LOGIC_OUTS9 CLBLM_L_X46Y69/CLBLM_L_B INT_L_X46Y68/IMUX_L10 INT_L_X46Y68/SL1END1 INT_L_X46Y69/LOGIC_OUTS_L9 INT_L_X46Y69/SL1BEG1 
pips: CLBLM_L_X46Y68/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X46Y69/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X46Y68/INT_L.SL1END1->>IMUX_L10 INT_L_X46Y69/INT_L.LOGIC_OUTS_L9->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/cmd_reg_n_0_[9] - 
wires: CLBLL_R_X45Y68/CLBLL_IMUX21 CLBLL_R_X45Y68/CLBLL_IMUX37 CLBLL_R_X45Y68/CLBLL_L_C4 CLBLL_R_X45Y68/CLBLL_L_D4 CLBLL_R_X45Y68/CLBLL_SW2A2 CLBLM_L_X46Y68/CLBLM_IMUX20 CLBLM_L_X46Y68/CLBLM_IMUX28 CLBLM_L_X46Y68/CLBLM_L_C2 CLBLM_L_X46Y68/CLBLM_M_C4 CLBLM_L_X46Y68/CLBLM_SW2A2 CLBLM_L_X46Y69/CLBLM_IMUX13 CLBLM_L_X46Y69/CLBLM_LOGIC_OUTS16 CLBLM_L_X46Y69/CLBLM_L_AMUX CLBLM_L_X46Y69/CLBLM_L_B6 INT_L_X46Y68/IMUX_L20 INT_L_X46Y68/IMUX_L28 INT_L_X46Y68/SL1END2 INT_L_X46Y68/SW2A2 INT_L_X46Y69/IMUX_L13 INT_L_X46Y69/LOGIC_OUTS_L16 INT_L_X46Y69/SL1BEG2 INT_L_X46Y69/SW2BEG2 INT_R_X45Y68/IMUX21 INT_R_X45Y68/IMUX37 INT_R_X45Y68/SW2END2 VBRK_X113Y71/VBRK_SW2A2 
pips: CLBLL_R_X45Y68/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X45Y68/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLM_L_X46Y68/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X46Y68/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X46Y69/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X46Y69/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X46Y68/INT_L.SL1END2->>IMUX_L20 INT_L_X46Y68/INT_L.SL1END2->>IMUX_L28 INT_L_X46Y69/INT_L.LOGIC_OUTS_L16->>IMUX_L13 INT_L_X46Y69/INT_L.LOGIC_OUTS_L16->>SL1BEG2 INT_L_X46Y69/INT_L.LOGIC_OUTS_L16->>SW2BEG2 INT_R_X45Y68/INT_R.SW2END2->>IMUX21 INT_R_X45Y68/INT_R.SW2END2->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

State[2]_i_5_n_0 - 
wires: CLBLM_L_X46Y69/CLBLM_IMUX16 CLBLM_L_X46Y69/CLBLM_IMUX39 CLBLM_L_X46Y69/CLBLM_L_B3 CLBLM_L_X46Y69/CLBLM_L_D3 CLBLM_R_X47Y67/CLBLM_LOGIC_OUTS22 CLBLM_R_X47Y67/CLBLM_M_CMUX CLBLM_R_X47Y68/CLBLM_IMUX24 CLBLM_R_X47Y68/CLBLM_M_B5 INT_L_X46Y68/NW2END_S0_0 INT_L_X46Y69/IMUX_L16 INT_L_X46Y69/IMUX_L39 INT_L_X46Y69/NW2END0 INT_L_X46Y69/NW2END_S0_0 INT_L_X46Y70/NW2END0 INT_R_X47Y67/LOGIC_OUTS22 INT_R_X47Y67/NR1BEG0 INT_R_X47Y68/IMUX24 INT_R_X47Y68/NR1BEG0 INT_R_X47Y68/NR1END0 INT_R_X47Y68/NW2BEG0 INT_R_X47Y69/NR1END0 INT_R_X47Y69/NW2A0 INT_R_X47Y69/NW2BEG0 INT_R_X47Y70/NW2A0 
pips: CLBLM_L_X46Y69/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X46Y69/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X47Y67/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 CLBLM_R_X47Y68/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X46Y69/INT_L.NW2END0->>IMUX_L16 INT_L_X46Y69/INT_L.NW2END_S0_0->>IMUX_L39 INT_R_X47Y67/INT_R.LOGIC_OUTS22->>NR1BEG0 INT_R_X47Y68/INT_R.NR1END0->>IMUX24 INT_R_X47Y68/INT_R.NR1END0->>NR1BEG0 INT_R_X47Y68/INT_R.NR1END0->>NW2BEG0 INT_R_X47Y69/INT_R.NR1END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_wdata[31]_i_8_n_0 - 
wires: CLBLM_L_X46Y69/CLBLM_IMUX14 CLBLM_L_X46Y69/CLBLM_IMUX37 CLBLM_L_X46Y69/CLBLM_L_B1 CLBLM_L_X46Y69/CLBLM_L_D4 CLBLM_R_X47Y69/CLBLM_LOGIC_OUTS20 CLBLM_R_X47Y69/CLBLM_M_AMUX INT_L_X46Y69/IMUX_L14 INT_L_X46Y69/IMUX_L37 INT_L_X46Y69/WR1END3 INT_R_X47Y69/LOGIC_OUTS20 INT_R_X47Y69/WR1BEG3 
pips: CLBLM_L_X46Y69/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X46Y69/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X47Y69/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X46Y69/INT_L.WR1END3->>IMUX_L14 INT_L_X46Y69/INT_L.WR1END3->>IMUX_L37 INT_R_X47Y69/INT_R.LOGIC_OUTS20->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

RxMsgCnt[4]_i_2_n_0 - 
wires: CLBLM_L_X46Y67/CLBLM_LOGIC_OUTS11 CLBLM_L_X46Y67/CLBLM_L_D CLBLM_R_X47Y67/CLBLM_FAN7 CLBLM_R_X47Y67/CLBLM_M_CE INT_L_X46Y67/EL1BEG2 INT_L_X46Y67/LOGIC_OUTS_L11 INT_R_X47Y67/EL1END2 INT_R_X47Y67/FAN7 INT_R_X47Y67/FAN_ALT7 
pips: CLBLM_L_X46Y67/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_R_X47Y67/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X46Y67/INT_L.LOGIC_OUTS_L11->>EL1BEG2 INT_R_X47Y67/INT_R.EL1END2->>FAN_ALT7 INT_R_X47Y67/INT_R.FAN_ALT7->>FAN7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

RxMsgCnt[4]_i_9_n_0 - 
wires: CLBLM_L_X46Y66/CLBLM_IMUX20 CLBLM_L_X46Y66/CLBLM_IMUX27 CLBLM_L_X46Y66/CLBLM_L_C2 CLBLM_L_X46Y66/CLBLM_M_B4 CLBLM_L_X46Y67/CLBLM_IMUX17 CLBLM_L_X46Y67/CLBLM_IMUX39 CLBLM_L_X46Y67/CLBLM_IMUX45 CLBLM_L_X46Y67/CLBLM_L_D3 CLBLM_L_X46Y67/CLBLM_M_B3 CLBLM_L_X46Y67/CLBLM_M_D2 CLBLM_R_X47Y67/CLBLM_LOGIC_OUTS23 CLBLM_R_X47Y67/CLBLM_M_DMUX INT_L_X46Y66/IMUX_L20 INT_L_X46Y66/IMUX_L27 INT_L_X46Y66/SR1END1 INT_L_X46Y67/BYP_ALT5 INT_L_X46Y67/BYP_BOUNCE5 INT_L_X46Y67/IMUX_L17 INT_L_X46Y67/IMUX_L39 INT_L_X46Y67/IMUX_L45 INT_L_X46Y67/SR1BEG1 INT_L_X46Y67/WL1END0 INT_L_X46Y67/WR1END2 INT_R_X47Y67/LOGIC_OUTS23 INT_R_X47Y67/WL1BEG0 INT_R_X47Y67/WR1BEG2 
pips: CLBLM_L_X46Y66/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X46Y66/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X46Y67/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X46Y67/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X46Y67/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X47Y67/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X46Y66/INT_L.SR1END1->>IMUX_L20 INT_L_X46Y66/INT_L.SR1END1->>IMUX_L27 INT_L_X46Y67/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X46Y67/INT_L.BYP_BOUNCE5->>IMUX_L39 INT_L_X46Y67/INT_L.BYP_BOUNCE5->>IMUX_L45 INT_L_X46Y67/INT_L.WL1END0->>IMUX_L17 INT_L_X46Y67/INT_L.WL1END0->>SR1BEG1 INT_L_X46Y67/INT_L.WR1END2->>BYP_ALT5 INT_R_X47Y67/INT_R.LOGIC_OUTS23->>WL1BEG0 INT_R_X47Y67/INT_R.LOGIC_OUTS23->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

RxMsgCnt[4]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/RxMsgCnt_reg_n_0_[4] - 
wires: CLBLM_R_X47Y67/CLBLM_IMUX29 CLBLM_R_X47Y67/CLBLM_LOGIC_OUTS6 CLBLM_R_X47Y67/CLBLM_M_C2 CLBLM_R_X47Y67/CLBLM_M_CQ INT_R_X47Y67/IMUX29 INT_R_X47Y67/LOGIC_OUTS6 
pips: CLBLM_R_X47Y67/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X47Y67/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_R_X47Y67/INT_R.LOGIC_OUTS6->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_req_i_3_n_0 - 
wires: CLBLL_R_X45Y67/CLBLL_IMUX34 CLBLL_R_X45Y67/CLBLL_IMUX44 CLBLL_R_X45Y67/CLBLL_LL_D4 CLBLL_R_X45Y67/CLBLL_L_C6 CLBLL_R_X45Y67/CLBLL_WW2END0 CLBLM_L_X46Y66/CLBLM_IMUX13 CLBLM_L_X46Y66/CLBLM_L_B6 CLBLM_L_X46Y67/CLBLM_IMUX2 CLBLM_L_X46Y67/CLBLM_IMUX25 CLBLM_L_X46Y67/CLBLM_L_B5 CLBLM_L_X46Y67/CLBLM_M_A2 CLBLM_L_X46Y67/CLBLM_WW2END0 CLBLM_R_X47Y67/CLBLM_IMUX40 CLBLM_R_X47Y67/CLBLM_M_D1 CLBLM_R_X47Y69/CLBLM_LOGIC_OUTS12 CLBLM_R_X47Y69/CLBLM_M_A INT_L_X46Y66/FAN_BOUNCE_S3_4 INT_L_X46Y66/IMUX_L13 INT_L_X46Y67/FAN_ALT4 INT_L_X46Y67/FAN_BOUNCE4 INT_L_X46Y67/IMUX_L2 INT_L_X46Y67/IMUX_L25 INT_L_X46Y67/SW2END0 INT_L_X46Y67/WW2A0 INT_R_X45Y67/BYP_ALT4 INT_R_X45Y67/BYP_BOUNCE4 INT_R_X45Y67/IMUX34 INT_R_X45Y67/IMUX44 INT_R_X45Y67/WW2END0 INT_R_X47Y67/IMUX40 INT_R_X47Y67/SS2END0 INT_R_X47Y67/SW2A0 INT_R_X47Y67/WW2BEG0 INT_R_X47Y68/SL1END0 INT_R_X47Y68/SS2A0 INT_R_X47Y68/SW2BEG0 INT_R_X47Y69/LOGIC_OUTS12 INT_R_X47Y69/SL1BEG0 INT_R_X47Y69/SS2BEG0 VBRK_X113Y70/VBRK_WW2END0 
pips: CLBLL_R_X45Y67/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X45Y67/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLM_L_X46Y66/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X46Y67/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X46Y67/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X47Y67/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X47Y69/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X46Y66/INT_L.FAN_BOUNCE_S3_4->>IMUX_L13 INT_L_X46Y67/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X46Y67/INT_L.SW2END0->>FAN_ALT4 INT_L_X46Y67/INT_L.SW2END0->>IMUX_L2 INT_L_X46Y67/INT_L.SW2END0->>IMUX_L25 INT_R_X45Y67/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X45Y67/INT_R.BYP_BOUNCE4->>IMUX44 INT_R_X45Y67/INT_R.WW2END0->>BYP_ALT4 INT_R_X45Y67/INT_R.WW2END0->>IMUX34 INT_R_X47Y67/INT_R.SS2END0->>IMUX40 INT_R_X47Y67/INT_R.SS2END0->>WW2BEG0 INT_R_X47Y68/INT_R.SL1END0->>SW2BEG0 INT_R_X47Y69/INT_R.LOGIC_OUTS12->>SL1BEG0 INT_R_X47Y69/INT_R.LOGIC_OUTS12->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

u_msg/cmd_reg_n_0_[8] - 
wires: CLBLL_R_X45Y68/CLBLL_IMUX30 CLBLL_R_X45Y68/CLBLL_IMUX46 CLBLL_R_X45Y68/CLBLL_L_C5 CLBLL_R_X45Y68/CLBLL_L_D5 CLBLL_R_X45Y68/CLBLL_SW2A3 CLBLM_L_X46Y68/CLBLM_IMUX0 CLBLM_L_X46Y68/CLBLM_IMUX23 CLBLM_L_X46Y68/CLBLM_IMUX31 CLBLM_L_X46Y68/CLBLM_L_A3 CLBLM_L_X46Y68/CLBLM_L_C3 CLBLM_L_X46Y68/CLBLM_M_C5 CLBLM_L_X46Y68/CLBLM_SW2A3 CLBLM_L_X46Y69/CLBLM_LOGIC_OUTS7 CLBLM_L_X46Y69/CLBLM_M_DQ INT_L_X46Y67/NR1BEG3 INT_L_X46Y67/SS2END3 INT_L_X46Y68/IMUX_L0 INT_L_X46Y68/IMUX_L23 INT_L_X46Y68/IMUX_L31 INT_L_X46Y68/NR1END3 INT_L_X46Y68/SS2A3 INT_L_X46Y68/SS2END_N0_3 INT_L_X46Y68/SW2A3 INT_L_X46Y69/LOGIC_OUTS_L7 INT_L_X46Y69/SS2BEG3 INT_L_X46Y69/SW2BEG3 INT_R_X45Y68/IMUX30 INT_R_X45Y68/IMUX46 INT_R_X45Y68/SW2END3 INT_R_X45Y69/SW2END_N0_3 VBRK_X113Y71/VBRK_SW2A3 
pips: CLBLL_R_X45Y68/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X45Y68/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLM_L_X46Y68/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X46Y68/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X46Y68/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X46Y69/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X46Y67/INT_L.SS2END3->>NR1BEG3 INT_L_X46Y68/INT_L.NR1END3->>IMUX_L23 INT_L_X46Y68/INT_L.NR1END3->>IMUX_L31 INT_L_X46Y68/INT_L.SS2END_N0_3->>IMUX_L0 INT_L_X46Y69/INT_L.LOGIC_OUTS_L7->>SS2BEG3 INT_L_X46Y69/INT_L.LOGIC_OUTS_L7->>SW2BEG3 INT_R_X45Y68/INT_R.SW2END3->>IMUX30 INT_R_X45Y68/INT_R.SW2END3->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

u_msg/cmd_reg_n_0_[10] - 
wires: CLBLL_R_X45Y68/CLBLL_ER1BEG2 CLBLL_R_X45Y68/CLBLL_IMUX20 CLBLL_R_X45Y68/CLBLL_IMUX36 CLBLL_R_X45Y68/CLBLL_L_C2 CLBLL_R_X45Y68/CLBLL_L_D2 CLBLL_R_X45Y69/CLBLL_LOGIC_OUTS0 CLBLL_R_X45Y69/CLBLL_L_AQ CLBLM_L_X46Y68/CLBLM_ER1BEG2 CLBLM_L_X46Y68/CLBLM_IMUX21 CLBLM_L_X46Y68/CLBLM_IMUX29 CLBLM_L_X46Y68/CLBLM_IMUX6 CLBLM_L_X46Y68/CLBLM_L_A1 CLBLM_L_X46Y68/CLBLM_L_C4 CLBLM_L_X46Y68/CLBLM_M_C2 INT_L_X46Y68/ER1END2 INT_L_X46Y68/IMUX_L21 INT_L_X46Y68/IMUX_L29 INT_L_X46Y68/IMUX_L6 INT_R_X45Y68/ER1BEG2 INT_R_X45Y68/IMUX20 INT_R_X45Y68/IMUX36 INT_R_X45Y68/SR1END1 INT_R_X45Y69/LOGIC_OUTS0 INT_R_X45Y69/SR1BEG1 VBRK_X113Y71/VBRK_ER1BEG2 
pips: CLBLL_R_X45Y68/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X45Y68/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X45Y69/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X46Y68/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X46Y68/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X46Y68/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X46Y68/INT_L.ER1END2->>IMUX_L21 INT_L_X46Y68/INT_L.ER1END2->>IMUX_L29 INT_L_X46Y68/INT_L.ER1END2->>IMUX_L6 INT_R_X45Y68/INT_R.SR1END1->>ER1BEG2 INT_R_X45Y68/INT_R.SR1END1->>IMUX20 INT_R_X45Y68/INT_R.SR1END1->>IMUX36 INT_R_X45Y69/INT_R.LOGIC_OUTS0->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

State[2]_i_6_n_0 - 
wires: CLBLL_R_X45Y68/CLBLL_IMUX34 CLBLL_R_X45Y68/CLBLL_IMUX42 CLBLL_R_X45Y68/CLBLL_L_C6 CLBLL_R_X45Y68/CLBLL_L_D6 CLBLL_R_X45Y68/CLBLL_WL1END1 CLBLM_L_X46Y68/CLBLM_IMUX22 CLBLM_L_X46Y68/CLBLM_IMUX36 CLBLM_L_X46Y68/CLBLM_IMUX5 CLBLM_L_X46Y68/CLBLM_L_A6 CLBLM_L_X46Y68/CLBLM_L_D2 CLBLM_L_X46Y68/CLBLM_M_C3 CLBLM_L_X46Y68/CLBLM_WL1END1 CLBLM_L_X46Y70/CLBLM_LOGIC_OUTS14 CLBLM_L_X46Y70/CLBLM_M_C INT_L_X46Y68/IMUX_L22 INT_L_X46Y68/IMUX_L36 INT_L_X46Y68/IMUX_L5 INT_L_X46Y68/SS2END2 INT_L_X46Y68/WL1BEG1 INT_L_X46Y69/SS2A2 INT_L_X46Y70/LOGIC_OUTS_L14 INT_L_X46Y70/SS2BEG2 INT_R_X45Y68/IMUX34 INT_R_X45Y68/IMUX42 INT_R_X45Y68/WL1END1 VBRK_X113Y71/VBRK_WL1END1 
pips: CLBLL_R_X45Y68/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X45Y68/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLM_L_X46Y68/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X46Y68/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X46Y68/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X46Y70/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X46Y68/INT_L.SS2END2->>IMUX_L22 INT_L_X46Y68/INT_L.SS2END2->>IMUX_L36 INT_L_X46Y68/INT_L.SS2END2->>IMUX_L5 INT_L_X46Y68/INT_L.SS2END2->>WL1BEG1 INT_L_X46Y70/INT_L.LOGIC_OUTS_L14->>SS2BEG2 INT_R_X45Y68/INT_R.WL1END1->>IMUX34 INT_R_X45Y68/INT_R.WL1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

reg_wdata[31]_i_5_n_0 - 
wires: CLBLM_L_X46Y66/CLBLM_IMUX14 CLBLM_L_X46Y66/CLBLM_IMUX15 CLBLM_L_X46Y66/CLBLM_L_B1 CLBLM_L_X46Y66/CLBLM_M_B1 CLBLM_L_X46Y67/CLBLM_IMUX7 CLBLM_L_X46Y67/CLBLM_M_A1 CLBLM_L_X46Y68/CLBLM_IMUX46 CLBLM_L_X46Y68/CLBLM_L_D5 CLBLM_L_X46Y69/CLBLM_LOGIC_OUTS11 CLBLM_L_X46Y69/CLBLM_L_D INT_L_X46Y66/IMUX_L14 INT_L_X46Y66/IMUX_L15 INT_L_X46Y66/SL1END3 INT_L_X46Y67/IMUX_L7 INT_L_X46Y67/SL1BEG3 INT_L_X46Y67/SW2END3 INT_L_X46Y68/IMUX_L46 INT_L_X46Y68/SE2A3 INT_L_X46Y68/SL1END3 INT_L_X46Y68/SW2END_N0_3 INT_L_X46Y69/LOGIC_OUTS_L11 INT_L_X46Y69/SE2BEG3 INT_L_X46Y69/SL1BEG3 INT_R_X47Y67/SW2A3 INT_R_X47Y68/SE2END3 INT_R_X47Y68/SW2BEG3 
pips: CLBLM_L_X46Y66/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X46Y66/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X46Y67/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X46Y68/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X46Y69/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X46Y66/INT_L.SL1END3->>IMUX_L14 INT_L_X46Y66/INT_L.SL1END3->>IMUX_L15 INT_L_X46Y67/INT_L.SW2END3->>IMUX_L7 INT_L_X46Y67/INT_L.SW2END3->>SL1BEG3 INT_L_X46Y68/INT_L.SL1END3->>IMUX_L46 INT_L_X46Y69/INT_L.LOGIC_OUTS_L11->>SE2BEG3 INT_L_X46Y69/INT_L.LOGIC_OUTS_L11->>SL1BEG3 INT_R_X47Y68/INT_R.SE2END3->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

State[2]_i_2_n_0 - 
wires: CLBLL_R_X45Y67/CLBLL_IMUX27 CLBLL_R_X45Y67/CLBLL_LL_B4 CLBLL_R_X45Y67/CLBLL_SW2A1 CLBLL_R_X45Y68/CLBLL_IMUX1 CLBLL_R_X45Y68/CLBLL_IMUX33 CLBLL_R_X45Y68/CLBLL_IMUX41 CLBLL_R_X45Y68/CLBLL_LL_A3 CLBLL_R_X45Y68/CLBLL_L_C1 CLBLL_R_X45Y68/CLBLL_L_D1 CLBLL_R_X45Y68/CLBLL_WL1END0 CLBLM_L_X46Y66/CLBLM_IMUX11 CLBLM_L_X46Y66/CLBLM_IMUX17 CLBLM_L_X46Y66/CLBLM_IMUX19 CLBLM_L_X46Y66/CLBLM_L_B2 CLBLM_L_X46Y66/CLBLM_M_A4 CLBLM_L_X46Y66/CLBLM_M_B3 CLBLM_L_X46Y67/CLBLM_IMUX11 CLBLM_L_X46Y67/CLBLM_M_A4 CLBLM_L_X46Y67/CLBLM_SW2A1 CLBLM_L_X46Y68/CLBLM_IMUX42 CLBLM_L_X46Y68/CLBLM_L_D6 CLBLM_L_X46Y68/CLBLM_WL1END0 CLBLM_R_X47Y68/CLBLM_LOGIC_OUTS13 CLBLM_R_X47Y68/CLBLM_M_B INT_L_X46Y66/FAN_ALT5 INT_L_X46Y66/FAN_BOUNCE5 INT_L_X46Y66/IMUX_L11 INT_L_X46Y66/IMUX_L17 INT_L_X46Y66/IMUX_L19 INT_L_X46Y66/SW2END2 INT_L_X46Y67/IMUX_L11 INT_L_X46Y67/SW2A1 INT_L_X46Y67/WL1END1 INT_L_X46Y68/FAN_ALT7 INT_L_X46Y68/FAN_BOUNCE7 INT_L_X46Y68/IMUX_L42 INT_L_X46Y68/SW2BEG1 INT_L_X46Y68/WL1BEG0 INT_L_X46Y68/WR1END2 INT_R_X45Y67/IMUX27 INT_R_X45Y67/SW2END1 INT_R_X45Y68/IMUX1 INT_R_X45Y68/IMUX33 INT_R_X45Y68/IMUX41 INT_R_X45Y68/WL1END0 INT_R_X47Y66/SW2A2 INT_R_X47Y67/SR1END2 INT_R_X47Y67/SW2BEG2 INT_R_X47Y67/WL1BEG1 INT_R_X47Y68/LOGIC_OUTS13 INT_R_X47Y68/SR1BEG2 INT_R_X47Y68/WR1BEG2 VBRK_X113Y70/VBRK_SW2A1 VBRK_X113Y71/VBRK_WL1END0 
pips: CLBLL_R_X45Y67/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X45Y68/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X45Y68/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X45Y68/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLM_L_X46Y66/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X46Y66/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X46Y66/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X46Y67/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X46Y68/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X47Y68/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X46Y66/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X46Y66/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X46Y66/INT_L.FAN_BOUNCE5->>IMUX_L17 INT_L_X46Y66/INT_L.FAN_BOUNCE5->>IMUX_L19 INT_L_X46Y66/INT_L.SW2END2->>FAN_ALT5 INT_L_X46Y67/INT_L.WL1END1->>IMUX_L11 INT_L_X46Y68/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X46Y68/INT_L.FAN_BOUNCE7->>IMUX_L42 INT_L_X46Y68/INT_L.WR1END2->>FAN_ALT7 INT_L_X46Y68/INT_L.WR1END2->>SW2BEG1 INT_L_X46Y68/INT_L.WR1END2->>WL1BEG0 INT_R_X45Y67/INT_R.SW2END1->>IMUX27 INT_R_X45Y68/INT_R.WL1END0->>IMUX1 INT_R_X45Y68/INT_R.WL1END0->>IMUX33 INT_R_X45Y68/INT_R.WL1END0->>IMUX41 INT_R_X47Y67/INT_R.SR1END2->>SW2BEG2 INT_R_X47Y67/INT_R.SR1END2->>WL1BEG1 INT_R_X47Y68/INT_R.LOGIC_OUTS13->>SR1BEG2 INT_R_X47Y68/INT_R.LOGIC_OUTS13->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

State[0]_i_1_n_0 - 
wires: CLBLL_R_X45Y68/CLBLL_BYP1 CLBLL_R_X45Y68/CLBLL_LL_AX CLBLL_R_X45Y68/CLBLL_LL_BMUX CLBLL_R_X45Y68/CLBLL_LOGIC_OUTS21 INT_R_X45Y68/BYP1 INT_R_X45Y68/BYP_ALT1 INT_R_X45Y68/LOGIC_OUTS21 INT_R_X45Y68/SR1BEG_S0 
pips: CLBLL_R_X45Y68/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X45Y68/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_R_X45Y68/INT_R.BYP_ALT1->>BYP1 INT_R_X45Y68/INT_R.LOGIC_OUTS21->>SR1BEG_S0 INT_R_X45Y68/INT_R.SR1BEG_S0->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

State[1]_i_2_n_0 - 
wires: CLBLL_R_X45Y68/CLBLL_IMUX27 CLBLL_R_X45Y68/CLBLL_IMUX5 CLBLL_R_X45Y68/CLBLL_LL_B4 CLBLL_R_X45Y68/CLBLL_LOGIC_OUTS10 CLBLL_R_X45Y68/CLBLL_L_A6 CLBLL_R_X45Y68/CLBLL_L_C INT_R_X45Y68/FAN_ALT5 INT_R_X45Y68/FAN_BOUNCE5 INT_R_X45Y68/IMUX27 INT_R_X45Y68/IMUX5 INT_R_X45Y68/LOGIC_OUTS10 
pips: CLBLL_R_X45Y68/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X45Y68/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X45Y68/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_R_X45Y68/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X45Y68/INT_R.FAN_BOUNCE5->>IMUX27 INT_R_X45Y68/INT_R.LOGIC_OUTS10->>FAN_ALT5 INT_R_X45Y68/INT_R.LOGIC_OUTS10->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

State[0]_i_2_n_0 - 
wires: CLBLL_R_X45Y67/CLBLL_LL_B CLBLL_R_X45Y67/CLBLL_LOGIC_OUTS13 CLBLL_R_X45Y68/CLBLL_IMUX24 CLBLL_R_X45Y68/CLBLL_LL_B5 INT_R_X45Y67/LOGIC_OUTS13 INT_R_X45Y67/NL1BEG0 INT_R_X45Y67/NL1END_S3_0 INT_R_X45Y68/IMUX24 INT_R_X45Y68/NL1END0 
pips: CLBLL_R_X45Y67/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLL_R_X45Y68/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 INT_R_X45Y67/INT_R.LOGIC_OUTS13->>NL1BEG0 INT_R_X45Y68/INT_R.NL1END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

State[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

State[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

State[2]_i_3_n_0 - 
wires: CLBLL_R_X45Y68/CLBLL_IMUX2 CLBLL_R_X45Y68/CLBLL_LL_A2 CLBLL_R_X45Y68/CLBLL_LOGIC_OUTS19 CLBLL_R_X45Y68/CLBLL_L_D CLBLL_R_X45Y68/CLBLL_L_DMUX INT_R_X45Y68/IMUX2 INT_R_X45Y68/LOGIC_OUTS19 
pips: CLBLL_R_X45Y68/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X45Y68/CLBLL_R.CLBLL_L_D->>CLBLL_L_DMUX CLBLL_R_X45Y68/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 INT_R_X45Y68/INT_R.LOGIC_OUTS19->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rx_data[4] - 
wires: CLBLM_L_X46Y68/CLBLM_IMUX17 CLBLM_L_X46Y68/CLBLM_IMUX45 CLBLM_L_X46Y68/CLBLM_M_B3 CLBLM_L_X46Y68/CLBLM_M_D2 CLBLM_L_X46Y69/CLBLM_BYP7 CLBLM_L_X46Y69/CLBLM_IMUX11 CLBLM_L_X46Y69/CLBLM_IMUX15 CLBLM_L_X46Y69/CLBLM_IMUX3 CLBLM_L_X46Y69/CLBLM_IMUX47 CLBLM_L_X46Y69/CLBLM_L_A2 CLBLM_L_X46Y69/CLBLM_L_DX CLBLM_L_X46Y69/CLBLM_M_A4 CLBLM_L_X46Y69/CLBLM_M_B1 CLBLM_L_X46Y69/CLBLM_M_D5 CLBLM_L_X46Y71/CLBLM_IMUX18 CLBLM_L_X46Y71/CLBLM_LOGIC_OUTS5 CLBLM_L_X46Y71/CLBLM_M_B2 CLBLM_L_X46Y71/CLBLM_M_BQ INT_L_X46Y68/FAN_ALT5 INT_L_X46Y68/FAN_BOUNCE5 INT_L_X46Y68/IMUX_L17 INT_L_X46Y68/IMUX_L45 INT_L_X46Y68/SR1END2 INT_L_X46Y69/BYP_ALT7 INT_L_X46Y69/BYP_L7 INT_L_X46Y69/IMUX_L11 INT_L_X46Y69/IMUX_L15 INT_L_X46Y69/IMUX_L3 INT_L_X46Y69/IMUX_L47 INT_L_X46Y69/SR1BEG2 INT_L_X46Y69/SR1END3 INT_L_X46Y69/SS2END1 INT_L_X46Y70/SR1BEG3 INT_L_X46Y70/SR1END2 INT_L_X46Y70/SR1END_N3_3 INT_L_X46Y70/SS2A1 INT_L_X46Y71/IMUX_L18 INT_L_X46Y71/LOGIC_OUTS_L5 INT_L_X46Y71/SR1BEG2 INT_L_X46Y71/SS2BEG1 
pips: CLBLM_L_X46Y68/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X46Y68/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X46Y69/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X46Y69/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X46Y69/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X46Y69/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X46Y69/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X46Y71/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X46Y71/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X46Y68/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X46Y68/INT_L.FAN_BOUNCE5->>IMUX_L17 INT_L_X46Y68/INT_L.SR1END2->>FAN_ALT5 INT_L_X46Y68/INT_L.SR1END2->>IMUX_L45 INT_L_X46Y69/INT_L.BYP_ALT7->>BYP_L7 INT_L_X46Y69/INT_L.SR1END3->>BYP_ALT7 INT_L_X46Y69/INT_L.SR1END3->>IMUX_L15 INT_L_X46Y69/INT_L.SR1END3->>IMUX_L47 INT_L_X46Y69/INT_L.SS2END1->>IMUX_L11 INT_L_X46Y69/INT_L.SS2END1->>IMUX_L3 INT_L_X46Y69/INT_L.SS2END1->>SR1BEG2 INT_L_X46Y70/INT_L.SR1END2->>SR1BEG3 INT_L_X46Y71/INT_L.LOGIC_OUTS_L5->>IMUX_L18 INT_L_X46Y71/INT_L.LOGIC_OUTS_L5->>SR1BEG2 INT_L_X46Y71/INT_L.LOGIC_OUTS_L5->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

rx_data[6] - 
wires: CLBLM_L_X46Y68/CLBLM_IMUX18 CLBLM_L_X46Y68/CLBLM_IMUX25 CLBLM_L_X46Y68/CLBLM_IMUX47 CLBLM_L_X46Y68/CLBLM_L_B5 CLBLM_L_X46Y68/CLBLM_M_B2 CLBLM_L_X46Y68/CLBLM_M_D5 CLBLM_L_X46Y69/CLBLM_IMUX38 CLBLM_L_X46Y69/CLBLM_IMUX6 CLBLM_L_X46Y69/CLBLM_IMUX7 CLBLM_L_X46Y69/CLBLM_L_A1 CLBLM_L_X46Y69/CLBLM_M_A1 CLBLM_L_X46Y69/CLBLM_M_D3 CLBLM_L_X46Y70/CLBLM_BYP1 CLBLM_L_X46Y70/CLBLM_IMUX25 CLBLM_L_X46Y70/CLBLM_LOGIC_OUTS1 CLBLM_L_X46Y70/CLBLM_L_B5 CLBLM_L_X46Y70/CLBLM_L_BQ CLBLM_L_X46Y70/CLBLM_M_AX INT_L_X46Y68/IMUX_L18 INT_L_X46Y68/IMUX_L25 INT_L_X46Y68/IMUX_L47 INT_L_X46Y68/SR1BEG_S0 INT_L_X46Y68/SR1END3 INT_L_X46Y69/FAN_BOUNCE_S3_6 INT_L_X46Y69/IMUX_L38 INT_L_X46Y69/IMUX_L6 INT_L_X46Y69/IMUX_L7 INT_L_X46Y69/SR1BEG3 INT_L_X46Y69/SR1END2 INT_L_X46Y69/SR1END_N3_3 INT_L_X46Y70/BYP_ALT1 INT_L_X46Y70/BYP_L1 INT_L_X46Y70/FAN_ALT6 INT_L_X46Y70/FAN_BOUNCE6 INT_L_X46Y70/IMUX_L25 INT_L_X46Y70/LOGIC_OUTS_L1 INT_L_X46Y70/SR1BEG2 
pips: CLBLM_L_X46Y68/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X46Y68/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X46Y68/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X46Y69/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X46Y69/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X46Y69/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X46Y70/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X46Y70/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X46Y70/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X46Y68/INT_L.SR1BEG_S0->>IMUX_L18 INT_L_X46Y68/INT_L.SR1BEG_S0->>IMUX_L25 INT_L_X46Y68/INT_L.SR1END3->>IMUX_L47 INT_L_X46Y68/INT_L.SR1END3->>SR1BEG_S0 INT_L_X46Y69/INT_L.FAN_BOUNCE_S3_6->>IMUX_L7 INT_L_X46Y69/INT_L.SR1END2->>IMUX_L38 INT_L_X46Y69/INT_L.SR1END2->>IMUX_L6 INT_L_X46Y69/INT_L.SR1END2->>SR1BEG3 INT_L_X46Y70/INT_L.BYP_ALT1->>BYP_L1 INT_L_X46Y70/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X46Y70/INT_L.FAN_BOUNCE6->>BYP_ALT1 INT_L_X46Y70/INT_L.FAN_BOUNCE6->>IMUX_L25 INT_L_X46Y70/INT_L.LOGIC_OUTS_L1->>FAN_ALT6 INT_L_X46Y70/INT_L.LOGIC_OUTS_L1->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

rx_data[7] - 
wires: CLBLM_L_X46Y68/CLBLM_IMUX1 CLBLM_L_X46Y68/CLBLM_IMUX14 CLBLM_L_X46Y68/CLBLM_LOGIC_OUTS4 CLBLM_L_X46Y68/CLBLM_L_B1 CLBLM_L_X46Y68/CLBLM_M_A3 CLBLM_L_X46Y68/CLBLM_M_AQ CLBLM_L_X46Y69/CLBLM_IMUX0 CLBLM_L_X46Y69/CLBLM_IMUX1 CLBLM_L_X46Y69/CLBLM_IMUX17 CLBLM_L_X46Y69/CLBLM_IMUX28 CLBLM_L_X46Y69/CLBLM_L_A3 CLBLM_L_X46Y69/CLBLM_M_A3 CLBLM_L_X46Y69/CLBLM_M_B3 CLBLM_L_X46Y69/CLBLM_M_C4 CLBLM_L_X46Y70/CLBLM_BYP4 CLBLM_L_X46Y70/CLBLM_M_BX INT_L_X46Y68/IMUX_L1 INT_L_X46Y68/IMUX_L14 INT_L_X46Y68/LOGIC_OUTS_L4 INT_L_X46Y68/NL1BEG_N3 INT_L_X46Y68/NR1BEG0 INT_L_X46Y69/IMUX_L0 INT_L_X46Y69/IMUX_L1 INT_L_X46Y69/IMUX_L17 INT_L_X46Y69/IMUX_L28 INT_L_X46Y69/NE2BEG0 INT_L_X46Y69/NR1END0 INT_L_X46Y69/SR1END1 INT_L_X46Y70/BYP_ALT4 INT_L_X46Y70/BYP_L4 INT_L_X46Y70/NE2A0 INT_L_X46Y70/SR1BEG1 INT_L_X46Y70/WR1END1 INT_R_X47Y69/NE2END_S3_0 INT_R_X47Y70/NE2END0 INT_R_X47Y70/WR1BEG1 
pips: CLBLM_L_X46Y68/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X46Y68/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X46Y68/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X46Y69/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X46Y69/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X46Y69/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X46Y69/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X46Y70/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX INT_L_X46Y68/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X46Y68/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X46Y68/INT_L.LOGIC_OUTS_L4->>NR1BEG0 INT_L_X46Y68/INT_L.NL1BEG_N3->>IMUX_L14 INT_L_X46Y69/INT_L.NR1END0->>IMUX_L0 INT_L_X46Y69/INT_L.NR1END0->>IMUX_L1 INT_L_X46Y69/INT_L.NR1END0->>IMUX_L17 INT_L_X46Y69/INT_L.NR1END0->>NE2BEG0 INT_L_X46Y69/INT_L.SR1END1->>IMUX_L28 INT_L_X46Y70/INT_L.BYP_ALT4->>BYP_L4 INT_L_X46Y70/INT_L.WR1END1->>BYP_ALT4 INT_L_X46Y70/INT_L.WR1END1->>SR1BEG1 INT_R_X47Y70/INT_R.NE2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

rx_data[0] - 
wires: CLBLM_L_X46Y68/CLBLM_IMUX19 CLBLM_L_X46Y68/CLBLM_IMUX24 CLBLM_L_X46Y68/CLBLM_IMUX43 CLBLM_L_X46Y68/CLBLM_L_B2 CLBLM_L_X46Y68/CLBLM_M_B5 CLBLM_L_X46Y68/CLBLM_M_D6 CLBLM_L_X46Y69/CLBLM_IMUX10 CLBLM_L_X46Y69/CLBLM_IMUX43 CLBLM_L_X46Y69/CLBLM_L_A4 CLBLM_L_X46Y69/CLBLM_M_D6 CLBLM_L_X46Y70/CLBLM_IMUX11 CLBLM_L_X46Y70/CLBLM_M_A4 CLBLM_L_X46Y71/CLBLM_IMUX1 CLBLM_L_X46Y71/CLBLM_LOGIC_OUTS4 CLBLM_L_X46Y71/CLBLM_M_A3 CLBLM_L_X46Y71/CLBLM_M_AQ INT_L_X46Y67/NR1BEG0 INT_L_X46Y67/SS2END0 INT_L_X46Y68/IMUX_L19 INT_L_X46Y68/IMUX_L24 INT_L_X46Y68/IMUX_L43 INT_L_X46Y68/NR1END0 INT_L_X46Y68/SS2A0 INT_L_X46Y68/SS2END1 INT_L_X46Y69/IMUX_L10 INT_L_X46Y69/IMUX_L43 INT_L_X46Y69/SL1END1 INT_L_X46Y69/SS2A1 INT_L_X46Y69/SS2BEG0 INT_L_X46Y69/SS2END0 INT_L_X46Y70/IMUX_L11 INT_L_X46Y70/SL1BEG1 INT_L_X46Y70/SR1END1 INT_L_X46Y70/SS2A0 INT_L_X46Y70/SS2BEG1 INT_L_X46Y71/IMUX_L1 INT_L_X46Y71/LOGIC_OUTS_L4 INT_L_X46Y71/SR1BEG1 INT_L_X46Y71/SS2BEG0 
pips: CLBLM_L_X46Y68/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X46Y68/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X46Y68/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X46Y69/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X46Y69/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X46Y70/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X46Y71/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X46Y71/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X46Y67/INT_L.SS2END0->>NR1BEG0 INT_L_X46Y68/INT_L.NR1END0->>IMUX_L24 INT_L_X46Y68/INT_L.SS2END1->>IMUX_L19 INT_L_X46Y68/INT_L.SS2END1->>IMUX_L43 INT_L_X46Y69/INT_L.SL1END1->>IMUX_L10 INT_L_X46Y69/INT_L.SL1END1->>IMUX_L43 INT_L_X46Y69/INT_L.SS2END0->>SS2BEG0 INT_L_X46Y70/INT_L.SR1END1->>IMUX_L11 INT_L_X46Y70/INT_L.SR1END1->>SL1BEG1 INT_L_X46Y70/INT_L.SR1END1->>SS2BEG1 INT_L_X46Y71/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X46Y71/INT_L.LOGIC_OUTS_L4->>SR1BEG1 INT_L_X46Y71/INT_L.LOGIC_OUTS_L4->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

State[2]_i_7_n_0 - 
wires: CLBLM_L_X46Y69/CLBLM_LOGIC_OUTS10 CLBLM_L_X46Y69/CLBLM_L_C CLBLM_L_X46Y70/CLBLM_IMUX35 CLBLM_L_X46Y70/CLBLM_M_C6 INT_L_X46Y69/EL1BEG1 INT_L_X46Y69/LOGIC_OUTS_L10 INT_L_X46Y70/IMUX_L35 INT_L_X46Y70/WR1END2 INT_R_X47Y69/EL1END1 INT_R_X47Y69/NR1BEG1 INT_R_X47Y70/NR1END1 INT_R_X47Y70/WR1BEG2 
pips: CLBLM_L_X46Y69/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X46Y70/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X46Y69/INT_L.LOGIC_OUTS_L10->>EL1BEG1 INT_L_X46Y70/INT_L.WR1END2->>IMUX_L35 INT_R_X47Y69/INT_R.EL1END1->>NR1BEG1 INT_R_X47Y70/INT_R.NR1END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

State[2]_i_8_n_0 - 
wires: CLBLM_L_X46Y70/CLBLM_IMUX28 CLBLM_L_X46Y70/CLBLM_LOGIC_OUTS12 CLBLM_L_X46Y70/CLBLM_M_A CLBLM_L_X46Y70/CLBLM_M_C4 INT_L_X46Y70/BYP_ALT0 INT_L_X46Y70/BYP_BOUNCE0 INT_L_X46Y70/IMUX_L28 INT_L_X46Y70/LOGIC_OUTS_L12 
pips: CLBLM_L_X46Y70/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X46Y70/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X46Y70/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X46Y70/INT_L.BYP_BOUNCE0->>IMUX_L28 INT_L_X46Y70/INT_L.LOGIC_OUTS_L12->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/cmd_reg_n_0_[11] - 
wires: CLBLM_L_X46Y70/CLBLM_IMUX32 CLBLM_L_X46Y70/CLBLM_LOGIC_OUTS5 CLBLM_L_X46Y70/CLBLM_M_BQ CLBLM_L_X46Y70/CLBLM_M_C1 INT_L_X46Y69/FAN_BOUNCE_S3_2 INT_L_X46Y70/FAN_ALT2 INT_L_X46Y70/FAN_BOUNCE2 INT_L_X46Y70/IMUX_L32 INT_L_X46Y70/LOGIC_OUTS_L5 
pips: CLBLM_L_X46Y70/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X46Y70/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X46Y70/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X46Y70/INT_L.FAN_BOUNCE2->>IMUX_L32 INT_L_X46Y70/INT_L.LOGIC_OUTS_L5->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/cmd_reg_n_0_[14] - 
wires: CLBLM_L_X46Y70/CLBLM_IMUX29 CLBLM_L_X46Y70/CLBLM_LOGIC_OUTS6 CLBLM_L_X46Y70/CLBLM_M_C2 CLBLM_L_X46Y70/CLBLM_M_CQ INT_L_X46Y70/IMUX_L29 INT_L_X46Y70/LOGIC_OUTS_L6 
pips: CLBLM_L_X46Y70/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X46Y70/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X46Y70/INT_L.LOGIC_OUTS_L6->>IMUX_L29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/cmd_reg_n_0_[15] - 
wires: CLBLM_L_X46Y70/CLBLM_IMUX22 CLBLM_L_X46Y70/CLBLM_LOGIC_OUTS7 CLBLM_L_X46Y70/CLBLM_M_C3 CLBLM_L_X46Y70/CLBLM_M_DQ INT_L_X46Y70/IMUX_L22 INT_L_X46Y70/LOGIC_OUTS_L7 
pips: CLBLM_L_X46Y70/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X46Y70/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X46Y70/INT_L.LOGIC_OUTS_L7->>IMUX_L22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/cmd0[10] - 
wires: CLBLL_R_X45Y69/CLBLL_BYP0 CLBLL_R_X45Y69/CLBLL_L_AX CLBLL_R_X45Y69/CLBLL_WL1END0 CLBLM_L_X46Y69/CLBLM_IMUX34 CLBLM_L_X46Y69/CLBLM_LOGIC_OUTS5 CLBLM_L_X46Y69/CLBLM_L_C6 CLBLM_L_X46Y69/CLBLM_M_BQ CLBLM_L_X46Y69/CLBLM_WL1END0 INT_L_X46Y69/IMUX_L34 INT_L_X46Y69/LOGIC_OUTS_L5 INT_L_X46Y69/WL1BEG0 INT_R_X45Y69/BYP0 INT_R_X45Y69/BYP_ALT0 INT_R_X45Y69/WL1END0 VBRK_X113Y72/VBRK_WL1END0 
pips: CLBLL_R_X45Y69/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLM_L_X46Y69/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X46Y69/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X46Y69/INT_L.LOGIC_OUTS_L5->>IMUX_L34 INT_L_X46Y69/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_R_X45Y69/INT_R.BYP_ALT0->>BYP0 INT_R_X45Y69/INT_R.WL1END0->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_msg/cmd0[12] - 
wires: CLBLM_L_X46Y69/CLBLM_IMUX23 CLBLM_L_X46Y69/CLBLM_IMUX9 CLBLM_L_X46Y69/CLBLM_LOGIC_OUTS3 CLBLM_L_X46Y69/CLBLM_L_A5 CLBLM_L_X46Y69/CLBLM_L_C3 CLBLM_L_X46Y69/CLBLM_L_DQ INT_L_X46Y69/IMUX_L23 INT_L_X46Y69/IMUX_L9 INT_L_X46Y69/LOGIC_OUTS_L3 INT_L_X46Y69/SR1BEG_S0 
pips: CLBLM_L_X46Y69/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X46Y69/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X46Y69/CLBLM_L.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X46Y69/INT_L.LOGIC_OUTS_L3->>IMUX_L23 INT_L_X46Y69/INT_L.LOGIC_OUTS_L3->>SR1BEG_S0 INT_L_X46Y69/INT_L.SR1BEG_S0->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_msg/cmd0[9] - 
wires: CLBLM_L_X46Y69/CLBLM_BYP0 CLBLM_L_X46Y69/CLBLM_IMUX30 CLBLM_L_X46Y69/CLBLM_LOGIC_OUTS1 CLBLM_L_X46Y69/CLBLM_L_AX CLBLM_L_X46Y69/CLBLM_L_BQ CLBLM_L_X46Y69/CLBLM_L_C5 CLBLM_R_X47Y70/CLBLM_EE2A0 CLBLM_R_X47Y70/CLBLM_WR1END1 DSP_L_X48Y70/DSP_EE2A0_0 DSP_L_X48Y70/DSP_WR1END1_0 INT_INTERFACE_L_X48Y70/INT_INTERFACE_EE2A0 INT_INTERFACE_L_X48Y70/INT_INTERFACE_WR1END1 INT_L_X46Y69/BYP_ALT0 INT_L_X46Y69/BYP_L0 INT_L_X46Y69/IMUX_L30 INT_L_X46Y69/LOGIC_OUTS_L1 INT_L_X46Y69/NL1BEG0 INT_L_X46Y69/NL1END_S3_0 INT_L_X46Y69/SW2END0 INT_L_X46Y69/WL1END3 INT_L_X46Y70/EE2BEG0 INT_L_X46Y70/NL1END0 INT_L_X46Y70/WL1END_N1_3 INT_L_X48Y70/EE2END0 INT_L_X48Y70/WR1BEG1 INT_R_X47Y69/SW2A0 INT_R_X47Y69/WL1BEG3 INT_R_X47Y70/EE2A0 INT_R_X47Y70/SW2BEG0 INT_R_X47Y70/WL1BEG_N3 INT_R_X47Y70/WR1END1 VBRK_X118Y73/VBRK_EE2A0 VBRK_X118Y73/VBRK_WR1END1 
pips: CLBLM_L_X46Y69/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X46Y69/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X46Y69/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X46Y69/INT_L.BYP_ALT0->>BYP_L0 INT_L_X46Y69/INT_L.LOGIC_OUTS_L1->>NL1BEG0 INT_L_X46Y69/INT_L.SW2END0->>BYP_ALT0 INT_L_X46Y69/INT_L.WL1END3->>IMUX_L30 INT_L_X46Y70/INT_L.NL1END0->>EE2BEG0 INT_L_X48Y70/INT_L.EE2END0->>WR1BEG1 INT_R_X47Y70/INT_R.WR1END1->>SW2BEG0 INT_R_X47Y70/INT_R.WR1END1->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_msg/cmd0[11] - 
wires: CLBLL_R_X45Y70/CLBLL_EL1BEG1 CLBLL_R_X45Y70/CLBLL_NW2A2 CLBLM_L_X46Y69/CLBLM_IMUX20 CLBLM_L_X46Y69/CLBLM_LOGIC_OUTS2 CLBLM_L_X46Y69/CLBLM_L_C2 CLBLM_L_X46Y69/CLBLM_L_CQ CLBLM_L_X46Y70/CLBLM_EL1BEG1 CLBLM_L_X46Y70/CLBLM_IMUX18 CLBLM_L_X46Y70/CLBLM_M_B2 CLBLM_L_X46Y70/CLBLM_NW2A2 INT_L_X46Y69/IMUX_L20 INT_L_X46Y69/LOGIC_OUTS_L2 INT_L_X46Y69/NW2BEG2 INT_L_X46Y70/EL1END1 INT_L_X46Y70/IMUX_L18 INT_L_X46Y70/NW2A2 INT_R_X45Y70/EL1BEG1 INT_R_X45Y70/NW2END2 VBRK_X113Y73/VBRK_EL1BEG1 VBRK_X113Y73/VBRK_NW2A2 
pips: CLBLM_L_X46Y69/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X46Y69/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_L_X46Y70/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X46Y69/INT_L.LOGIC_OUTS_L2->>IMUX_L20 INT_L_X46Y69/INT_L.LOGIC_OUTS_L2->>NW2BEG2 INT_L_X46Y70/INT_L.EL1END1->>IMUX_L18 INT_R_X45Y70/INT_R.NW2END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_msg/cmd_reg_n_0_[13] - 
wires: CLBLM_L_X46Y69/CLBLM_IMUX33 CLBLM_L_X46Y69/CLBLM_LOGIC_OUTS4 CLBLM_L_X46Y69/CLBLM_L_C1 CLBLM_L_X46Y69/CLBLM_M_AQ INT_L_X46Y69/IMUX_L33 INT_L_X46Y69/LOGIC_OUTS_L4 
pips: CLBLM_L_X46Y69/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X46Y69/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X46Y69/INT_L.LOGIC_OUTS_L4->>IMUX_L33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/cmd_reg_n_0_[12] - 
wires: CLBLM_L_X46Y69/CLBLM_IMUX21 CLBLM_L_X46Y69/CLBLM_LOGIC_OUTS0 CLBLM_L_X46Y69/CLBLM_L_AQ CLBLM_L_X46Y69/CLBLM_L_C4 INT_L_X46Y69/IMUX_L21 INT_L_X46Y69/LOGIC_OUTS_L0 INT_L_X46Y69/NL1BEG_N3 
pips: CLBLM_L_X46Y69/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X46Y69/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X46Y69/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X46Y69/INT_L.NL1BEG_N3->>IMUX_L21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/cmd0[13] - 
wires: CLBLM_L_X46Y69/CLBLM_BYP1 CLBLM_L_X46Y69/CLBLM_LOGIC_OUTS6 CLBLM_L_X46Y69/CLBLM_M_AX CLBLM_L_X46Y69/CLBLM_M_CQ CLBLM_L_X46Y70/CLBLM_IMUX8 CLBLM_L_X46Y70/CLBLM_M_A5 CLBLM_R_X47Y69/CLBLM_EE2A2 CLBLM_R_X47Y69/CLBLM_WR1END3 DSP_L_X48Y65/DSP_EE2A2_4 DSP_L_X48Y65/DSP_WR1END3_4 INT_INTERFACE_L_X48Y69/INT_INTERFACE_EE2A2 INT_INTERFACE_L_X48Y69/INT_INTERFACE_WR1END3 INT_L_X46Y69/BYP_ALT1 INT_L_X46Y69/BYP_L1 INT_L_X46Y69/EE2BEG2 INT_L_X46Y69/FAN_ALT5 INT_L_X46Y69/FAN_BOUNCE5 INT_L_X46Y69/LOGIC_OUTS_L6 INT_L_X46Y69/WR1END_S1_0 INT_L_X46Y70/IMUX_L8 INT_L_X46Y70/WR1END0 INT_L_X48Y69/EE2END2 INT_L_X48Y69/WR1BEG3 INT_R_X47Y69/EE2A2 INT_R_X47Y69/WR1BEG_S0 INT_R_X47Y69/WR1END3 INT_R_X47Y70/WR1BEG0 VBRK_X118Y72/VBRK_EE2A2 VBRK_X118Y72/VBRK_WR1END3 
pips: CLBLM_L_X46Y69/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X46Y69/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_L_X46Y70/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X46Y69/INT_L.BYP_ALT1->>BYP_L1 INT_L_X46Y69/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X46Y69/INT_L.FAN_BOUNCE5->>BYP_ALT1 INT_L_X46Y69/INT_L.LOGIC_OUTS_L6->>EE2BEG2 INT_L_X46Y69/INT_L.LOGIC_OUTS_L6->>FAN_ALT5 INT_L_X46Y70/INT_L.WR1END0->>IMUX_L8 INT_L_X48Y69/INT_L.EE2END2->>WR1BEG3 INT_R_X47Y69/INT_R.WR1END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_msg/cmd0[14] - 
wires: CLBLM_L_X46Y70/CLBLM_BYP3 CLBLM_L_X46Y70/CLBLM_IMUX7 CLBLM_L_X46Y70/CLBLM_LOGIC_OUTS20 CLBLM_L_X46Y70/CLBLM_M_A1 CLBLM_L_X46Y70/CLBLM_M_AMUX CLBLM_L_X46Y70/CLBLM_M_CX INT_L_X46Y70/BYP_ALT2 INT_L_X46Y70/BYP_ALT3 INT_L_X46Y70/BYP_BOUNCE2 INT_L_X46Y70/BYP_BOUNCE3 INT_L_X46Y70/BYP_L3 INT_L_X46Y70/IMUX_L7 INT_L_X46Y70/LOGIC_OUTS_L20 INT_L_X46Y71/BYP_BOUNCE_N3_2 INT_L_X46Y71/BYP_BOUNCE_N3_3 
pips: CLBLM_L_X46Y70/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X46Y70/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X46Y70/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X46Y70/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X46Y70/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X46Y70/INT_L.BYP_ALT3->>BYP_L3 INT_L_X46Y70/INT_L.BYP_BOUNCE2->>BYP_ALT3 INT_L_X46Y70/INT_L.BYP_BOUNCE3->>IMUX_L7 INT_L_X46Y70/INT_L.LOGIC_OUTS_L20->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_msg/cmd0[8] - 
wires: CLBLL_R_X45Y69/CLBLL_EL1BEG3 CLBLL_R_X45Y69/CLBLL_SW2A0 CLBLM_L_X46Y69/CLBLM_BYP6 CLBLM_L_X46Y69/CLBLM_EL1BEG3 CLBLM_L_X46Y69/CLBLM_M_DX CLBLM_L_X46Y69/CLBLM_SW2A0 CLBLM_L_X46Y70/CLBLM_IMUX1 CLBLM_L_X46Y70/CLBLM_LOGIC_OUTS4 CLBLM_L_X46Y70/CLBLM_M_A3 CLBLM_L_X46Y70/CLBLM_M_AQ INT_L_X46Y69/BYP_ALT6 INT_L_X46Y69/BYP_L6 INT_L_X46Y69/EL1END3 INT_L_X46Y69/SW2A0 INT_L_X46Y70/IMUX_L1 INT_L_X46Y70/LOGIC_OUTS_L4 INT_L_X46Y70/SW2BEG0 INT_R_X45Y69/EL1BEG3 INT_R_X45Y69/NL1BEG0 INT_R_X45Y69/NL1END_S3_0 INT_R_X45Y69/SW2END0 INT_R_X45Y70/EL1BEG_N3 INT_R_X45Y70/NL1END0 VBRK_X113Y72/VBRK_EL1BEG3 VBRK_X113Y72/VBRK_SW2A0 
pips: CLBLM_L_X46Y69/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX CLBLM_L_X46Y70/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X46Y70/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X46Y69/INT_L.BYP_ALT6->>BYP_L6 INT_L_X46Y69/INT_L.EL1END3->>BYP_ALT6 INT_L_X46Y70/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X46Y70/INT_L.LOGIC_OUTS_L4->>SW2BEG0 INT_R_X45Y69/INT_R.SW2END0->>NL1BEG0 INT_R_X45Y70/INT_R.NL1END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_msg/cmd0[15] - 
wires: CLBLM_L_X46Y70/CLBLM_BYP6 CLBLM_L_X46Y70/CLBLM_IMUX2 CLBLM_L_X46Y70/CLBLM_LOGIC_OUTS21 CLBLM_L_X46Y70/CLBLM_M_A2 CLBLM_L_X46Y70/CLBLM_M_BMUX CLBLM_L_X46Y70/CLBLM_M_DX INT_L_X46Y70/BYP_ALT5 INT_L_X46Y70/BYP_ALT6 INT_L_X46Y70/BYP_BOUNCE5 INT_L_X46Y70/BYP_L6 INT_L_X46Y70/FAN_ALT3 INT_L_X46Y70/FAN_BOUNCE3 INT_L_X46Y70/IMUX_L2 INT_L_X46Y70/LOGIC_OUTS_L21 INT_L_X46Y70/SR1BEG_S0 
pips: CLBLM_L_X46Y70/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX CLBLM_L_X46Y70/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X46Y70/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X46Y70/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X46Y70/INT_L.BYP_ALT6->>BYP_L6 INT_L_X46Y70/INT_L.BYP_BOUNCE5->>BYP_ALT6 INT_L_X46Y70/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X46Y70/INT_L.FAN_BOUNCE3->>BYP_ALT5 INT_L_X46Y70/INT_L.LOGIC_OUTS_L21->>FAN_ALT3 INT_L_X46Y70/INT_L.LOGIC_OUTS_L21->>SR1BEG_S0 INT_L_X46Y70/INT_L.SR1BEG_S0->>IMUX_L2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

State[3]_i_1_n_0 - 
wires: CLBLL_R_X45Y67/CLBLL_LL_C CLBLL_R_X45Y67/CLBLL_LOGIC_OUTS14 CLBLL_R_X45Y68/CLBLL_FAN6 CLBLL_R_X45Y68/CLBLL_FAN7 CLBLL_R_X45Y68/CLBLL_LL_CE CLBLL_R_X45Y68/CLBLL_L_CE INT_R_X45Y67/LOGIC_OUTS14 INT_R_X45Y67/NL1BEG1 INT_R_X45Y68/BYP_ALT4 INT_R_X45Y68/BYP_BOUNCE4 INT_R_X45Y68/FAN6 INT_R_X45Y68/FAN7 INT_R_X45Y68/FAN_ALT6 INT_R_X45Y68/FAN_ALT7 INT_R_X45Y68/FAN_BOUNCE7 INT_R_X45Y68/NL1END1 
pips: CLBLL_R_X45Y67/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLL_R_X45Y68/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X45Y68/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE INT_R_X45Y67/INT_R.LOGIC_OUTS14->>NL1BEG1 INT_R_X45Y68/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X45Y68/INT_R.BYP_BOUNCE4->>FAN_ALT7 INT_R_X45Y68/INT_R.FAN_ALT6->>FAN6 INT_R_X45Y68/INT_R.FAN_ALT7->>FAN7 INT_R_X45Y68/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X45Y68/INT_R.FAN_BOUNCE7->>FAN_ALT6 INT_R_X45Y68/INT_R.NL1END1->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

State[3]_i_3_n_0 - 
wires: CLBLL_R_X45Y67/CLBLL_IMUX28 CLBLL_R_X45Y67/CLBLL_LL_C4 CLBLL_R_X45Y68/CLBLL_LL_B CLBLL_R_X45Y68/CLBLL_LOGIC_OUTS13 INT_L_X44Y67/ER1BEG2 INT_L_X44Y67/SW2END1 INT_R_X45Y67/ER1END2 INT_R_X45Y67/IMUX28 INT_R_X45Y67/SW2A1 INT_R_X45Y68/LOGIC_OUTS13 INT_R_X45Y68/SW2BEG1 
pips: CLBLL_R_X45Y67/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X45Y68/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X44Y67/INT_L.SW2END1->>ER1BEG2 INT_R_X45Y67/INT_R.ER1END2->>IMUX28 INT_R_X45Y68/INT_R.LOGIC_OUTS13->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

State[3]_i_4_n_0 - 
wires: CLBLL_R_X45Y67/CLBLL_IMUX22 CLBLL_R_X45Y67/CLBLL_LL_C3 CLBLL_R_X45Y67/CLBLL_WR1END3 CLBLM_L_X46Y67/CLBLM_LOGIC_OUTS20 CLBLM_L_X46Y67/CLBLM_M_AMUX CLBLM_L_X46Y67/CLBLM_WR1END3 INT_L_X46Y67/LOGIC_OUTS_L20 INT_L_X46Y67/WR1BEG3 INT_R_X45Y67/IMUX22 INT_R_X45Y67/WR1END3 VBRK_X113Y70/VBRK_WR1END3 
pips: CLBLL_R_X45Y67/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLM_L_X46Y67/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X46Y67/INT_L.LOGIC_OUTS_L20->>WR1BEG3 INT_R_X45Y67/INT_R.WR1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

State[3]_i_5_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y66/INT_INTERFACE_EE2A3 BRAM_L_X44Y65/BRAM_EE2A3_1 CLBLL_L_X42Y66/CLBLL_LL_BMUX CLBLL_L_X42Y66/CLBLL_LOGIC_OUTS21 CLBLL_R_X45Y67/CLBLL_IMUX29 CLBLL_R_X45Y67/CLBLL_LL_C2 CLBLM_R_X43Y66/CLBLM_EE2A3 INT_L_X42Y66/EE2BEG3 INT_L_X42Y66/LOGIC_OUTS_L21 INT_L_X44Y66/EE2END3 INT_L_X44Y66/NE2BEG3 INT_L_X44Y67/NE2A3 INT_R_X43Y66/EE2A3 INT_R_X45Y67/IMUX29 INT_R_X45Y67/NE2END3 
pips: CLBLL_L_X42Y66/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLL_R_X45Y67/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 INT_L_X42Y66/INT_L.LOGIC_OUTS_L21->>EE2BEG3 INT_L_X44Y66/INT_L.EE2END3->>NE2BEG3 INT_R_X45Y67/INT_R.NE2END3->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

State[3]_i_6_n_0 - 
wires: CLBLL_R_X45Y67/CLBLL_IMUX31 CLBLL_R_X45Y67/CLBLL_LL_C5 CLBLL_R_X45Y67/CLBLL_LL_D CLBLL_R_X45Y67/CLBLL_LOGIC_OUTS15 INT_R_X45Y67/IMUX31 INT_R_X45Y67/LOGIC_OUTS15 
pips: CLBLL_R_X45Y67/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X45Y67/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_R_X45Y67/INT_R.LOGIC_OUTS15->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

State[3]_i_7_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y66/INT_INTERFACE_EE2A0 BRAM_L_X44Y65/BRAM_EE2A0_1 CLBLL_L_X42Y66/CLBLL_LOGIC_OUTS8 CLBLL_L_X42Y66/CLBLL_L_A CLBLL_R_X45Y67/CLBLL_IMUX32 CLBLL_R_X45Y67/CLBLL_LL_C1 CLBLM_R_X43Y66/CLBLM_EE2A0 INT_L_X42Y66/EE2BEG0 INT_L_X42Y66/LOGIC_OUTS_L8 INT_L_X44Y66/EE2END0 INT_L_X44Y66/NE2BEG0 INT_L_X44Y67/NE2A0 INT_R_X43Y66/EE2A0 INT_R_X45Y66/NE2END_S3_0 INT_R_X45Y67/IMUX32 INT_R_X45Y67/NE2END0 
pips: CLBLL_L_X42Y66/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_R_X45Y67/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 INT_L_X42Y66/INT_L.LOGIC_OUTS_L8->>EE2BEG0 INT_L_X44Y66/INT_L.EE2END0->>NE2BEG0 INT_R_X45Y67/INT_R.NE2END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

State[3]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

TxMsgSize[4]_i_4_n_0 - 
wires: CLBLL_L_X42Y64/CLBLL_LL_D CLBLL_L_X42Y64/CLBLL_LOGIC_OUTS15 CLBLL_L_X42Y65/CLBLL_IMUX31 CLBLL_L_X42Y65/CLBLL_LL_C5 CLBLL_L_X42Y66/CLBLL_IMUX15 CLBLL_L_X42Y66/CLBLL_IMUX31 CLBLL_L_X42Y66/CLBLL_IMUX6 CLBLL_L_X42Y66/CLBLL_LL_B1 CLBLL_L_X42Y66/CLBLL_LL_C5 CLBLL_L_X42Y66/CLBLL_L_A1 INT_L_X42Y64/LOGIC_OUTS_L15 INT_L_X42Y64/NR1BEG3 INT_L_X42Y65/IMUX_L31 INT_L_X42Y65/NR1BEG3 INT_L_X42Y65/NR1END3 INT_L_X42Y66/IMUX_L15 INT_L_X42Y66/IMUX_L31 INT_L_X42Y66/IMUX_L6 INT_L_X42Y66/NR1END3 
pips: CLBLL_L_X42Y64/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLL_L_X42Y65/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X42Y66/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X42Y66/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X42Y66/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 INT_L_X42Y64/INT_L.LOGIC_OUTS_L15->>NR1BEG3 INT_L_X42Y65/INT_L.NR1END3->>IMUX_L31 INT_L_X42Y65/INT_L.NR1END3->>NR1BEG3 INT_L_X42Y66/INT_L.NR1END3->>IMUX_L15 INT_L_X42Y66/INT_L.NR1END3->>IMUX_L31 INT_L_X42Y66/INT_L.NR1END3->>IMUX_L6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

u_msg/TxMsgBuf[100] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[92] - 
wires: CLBLL_L_X42Y61/CLBLL_IMUX22 CLBLL_L_X42Y61/CLBLL_LL_C3 CLBLL_L_X42Y61/CLBLL_NE2A3 CLBLM_R_X41Y60/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y60/CLBLM_L_AQ CLBLM_R_X41Y61/CLBLM_NE2A3 INT_L_X42Y61/IMUX_L22 INT_L_X42Y61/NE2END3 INT_R_X41Y60/LOGIC_OUTS0 INT_R_X41Y60/NE2BEG3 INT_R_X41Y60/NL1BEG_N3 INT_R_X41Y61/NE2A3 
pips: CLBLL_L_X42Y61/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLM_R_X41Y60/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X42Y61/INT_L.NE2END3->>IMUX_L22 INT_R_X41Y60/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X41Y60/INT_R.NL1BEG_N3->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

TxMsgBuf[102]_i_2_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y60/INT_INTERFACE_ER1BEG1 BRAM_L_X44Y60/BRAM_ER1BEG1_0 CLBLL_L_X42Y61/CLBLL_IMUX32 CLBLL_L_X42Y61/CLBLL_LL_C1 CLBLL_R_X45Y60/CLBLL_IMUX0 CLBLL_R_X45Y60/CLBLL_IMUX40 CLBLL_R_X45Y60/CLBLL_LL_D1 CLBLL_R_X45Y60/CLBLL_L_A3 CLBLM_R_X43Y60/CLBLM_ER1BEG1 CLBLM_R_X43Y60/CLBLM_LOGIC_OUTS8 CLBLM_R_X43Y60/CLBLM_L_A INT_L_X42Y60/NW2END_S0_0 INT_L_X42Y61/IMUX_L32 INT_L_X42Y61/NW2END0 INT_L_X44Y60/EL1BEG0 INT_L_X44Y60/ER1END1 INT_R_X43Y60/ER1BEG1 INT_R_X43Y60/LOGIC_OUTS8 INT_R_X43Y60/NW2BEG0 INT_R_X43Y61/NW2A0 INT_R_X45Y59/EL1END_S3_0 INT_R_X45Y60/EL1END0 INT_R_X45Y60/IMUX0 INT_R_X45Y60/IMUX40 
pips: CLBLL_L_X42Y61/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X45Y60/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X45Y60/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLM_R_X43Y60/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X42Y61/INT_L.NW2END0->>IMUX_L32 INT_L_X44Y60/INT_L.ER1END1->>EL1BEG0 INT_R_X43Y60/INT_R.LOGIC_OUTS8->>ER1BEG1 INT_R_X43Y60/INT_R.LOGIC_OUTS8->>NW2BEG0 INT_R_X45Y60/INT_R.EL1END0->>IMUX0 INT_R_X45Y60/INT_R.EL1END0->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u_msg/TxMsgBuf[101] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

TxMsgBuf[126]_i_2_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y61/INT_INTERFACE_EE2BEG3 BRAM_INT_INTERFACE_L_X44Y63/INT_INTERFACE_EL1BEG1 BRAM_L_X44Y60/BRAM_EE2BEG3_1 BRAM_L_X44Y60/BRAM_EL1BEG1_3 CLBLL_L_X42Y60/CLBLL_IMUX13 CLBLL_L_X42Y60/CLBLL_L_B6 CLBLL_L_X42Y61/CLBLL_LL_AMUX CLBLL_L_X42Y61/CLBLL_LOGIC_OUTS20 CLBLL_L_X42Y62/CLBLL_IMUX21 CLBLL_L_X42Y62/CLBLL_L_C4 CLBLL_L_X42Y63/CLBLL_IMUX29 CLBLL_L_X42Y63/CLBLL_IMUX4 CLBLL_L_X42Y63/CLBLL_LL_A6 CLBLL_L_X42Y63/CLBLL_LL_C2 CLBLL_R_X45Y60/CLBLL_IMUX14 CLBLL_R_X45Y60/CLBLL_IMUX27 CLBLL_R_X45Y60/CLBLL_IMUX4 CLBLL_R_X45Y60/CLBLL_IMUX42 CLBLL_R_X45Y60/CLBLL_LL_A6 CLBLL_R_X45Y60/CLBLL_LL_B4 CLBLL_R_X45Y60/CLBLL_L_B1 CLBLL_R_X45Y60/CLBLL_L_D6 CLBLL_R_X45Y62/CLBLL_IMUX18 CLBLL_R_X45Y62/CLBLL_IMUX43 CLBLL_R_X45Y62/CLBLL_LL_B2 CLBLL_R_X45Y62/CLBLL_LL_D6 CLBLM_R_X43Y61/CLBLM_EE2BEG3 CLBLM_R_X43Y61/CLBLM_IMUX11 CLBLM_R_X43Y61/CLBLM_IMUX31 CLBLM_R_X43Y61/CLBLM_M_A4 CLBLM_R_X43Y61/CLBLM_M_C5 CLBLM_R_X43Y63/CLBLM_EL1BEG1 CLBLM_R_X43Y63/CLBLM_IMUX28 CLBLM_R_X43Y63/CLBLM_IMUX5 CLBLM_R_X43Y63/CLBLM_L_A6 CLBLM_R_X43Y63/CLBLM_M_C4 CLBLM_R_X43Y64/CLBLM_IMUX17 CLBLM_R_X43Y64/CLBLM_M_B3 INT_L_X42Y60/IMUX_L13 INT_L_X42Y60/SL1END2 INT_L_X42Y61/EL1BEG1 INT_L_X42Y61/ER1BEG3 INT_L_X42Y61/LOGIC_OUTS_L20 INT_L_X42Y61/NR1BEG2 INT_L_X42Y61/SL1BEG2 INT_L_X42Y62/IMUX_L21 INT_L_X42Y62/NE2BEG2 INT_L_X42Y62/NR1BEG2 INT_L_X42Y62/NR1END2 INT_L_X42Y63/IMUX_L29 INT_L_X42Y63/IMUX_L4 INT_L_X42Y63/NE2A2 INT_L_X42Y63/NR1END2 INT_L_X44Y61/EE2A3 INT_L_X44Y62/SE2A1 INT_L_X44Y63/EL1END1 INT_L_X44Y63/SE2BEG1 INT_R_X43Y61/EE2BEG3 INT_R_X43Y61/EL1END1 INT_R_X43Y61/ER1END3 INT_R_X43Y61/IMUX11 INT_R_X43Y61/IMUX31 INT_R_X43Y62/ER1END_N3_3 INT_R_X43Y63/EL1BEG1 INT_R_X43Y63/IMUX28 INT_R_X43Y63/IMUX5 INT_R_X43Y63/NE2END2 INT_R_X43Y63/NL1BEG1 INT_R_X43Y64/IMUX17 INT_R_X43Y64/NL1END1 INT_R_X45Y60/IMUX14 INT_R_X45Y60/IMUX27 INT_R_X45Y60/IMUX4 INT_R_X45Y60/IMUX42 INT_R_X45Y60/SL1END3 INT_R_X45Y60/SS2END1 INT_R_X45Y61/EE2END3 INT_R_X45Y61/SL1BEG3 INT_R_X45Y61/SS2A1 INT_R_X45Y62/IMUX18 INT_R_X45Y62/IMUX43 INT_R_X45Y62/SE2END1 INT_R_X45Y62/SS2BEG1 
pips: CLBLL_L_X42Y60/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X42Y61/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_L_X42Y62/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X42Y63/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X42Y63/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X45Y60/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X45Y60/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X45Y60/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X45Y60/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X45Y62/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X45Y62/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_R_X43Y61/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X43Y61/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X43Y63/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X43Y63/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X43Y64/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X42Y60/INT_L.SL1END2->>IMUX_L13 INT_L_X42Y61/INT_L.LOGIC_OUTS_L20->>EL1BEG1 INT_L_X42Y61/INT_L.LOGIC_OUTS_L20->>ER1BEG3 INT_L_X42Y61/INT_L.LOGIC_OUTS_L20->>NR1BEG2 INT_L_X42Y61/INT_L.LOGIC_OUTS_L20->>SL1BEG2 INT_L_X42Y62/INT_L.NR1END2->>IMUX_L21 INT_L_X42Y62/INT_L.NR1END2->>NE2BEG2 INT_L_X42Y62/INT_L.NR1END2->>NR1BEG2 INT_L_X42Y63/INT_L.NR1END2->>IMUX_L29 INT_L_X42Y63/INT_L.NR1END2->>IMUX_L4 INT_L_X44Y63/INT_L.EL1END1->>SE2BEG1 INT_R_X43Y61/INT_R.EL1END1->>IMUX11 INT_R_X43Y61/INT_R.ER1END3->>EE2BEG3 INT_R_X43Y61/INT_R.ER1END3->>IMUX31 INT_R_X43Y63/INT_R.NE2END2->>EL1BEG1 INT_R_X43Y63/INT_R.NE2END2->>IMUX28 INT_R_X43Y63/INT_R.NE2END2->>IMUX5 INT_R_X43Y63/INT_R.NE2END2->>NL1BEG1 INT_R_X43Y64/INT_R.NL1END1->>IMUX17 INT_R_X45Y60/INT_R.SL1END3->>IMUX14 INT_R_X45Y60/INT_R.SS2END1->>IMUX27 INT_R_X45Y60/INT_R.SS2END1->>IMUX4 INT_R_X45Y60/INT_R.SS2END1->>IMUX42 INT_R_X45Y61/INT_R.EE2END3->>SL1BEG3 INT_R_X45Y62/INT_R.SE2END1->>IMUX18 INT_R_X45Y62/INT_R.SE2END1->>IMUX43 INT_R_X45Y62/INT_R.SE2END1->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 16, 

u_msg/TxMsgBuf_reg_n_0_[93] - 
wires: CLBLL_R_X45Y60/CLBLL_IMUX7 CLBLL_R_X45Y60/CLBLL_LL_A1 CLBLL_R_X45Y62/CLBLL_LL_DQ CLBLL_R_X45Y62/CLBLL_LOGIC_OUTS7 INT_R_X45Y60/IMUX7 INT_R_X45Y60/SS2END3 INT_R_X45Y61/SS2A3 INT_R_X45Y61/SS2END_N0_3 INT_R_X45Y62/LOGIC_OUTS7 INT_R_X45Y62/SS2BEG3 
pips: CLBLL_R_X45Y60/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X45Y62/CLBLL_R.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 INT_R_X45Y60/INT_R.SS2END3->>IMUX7 INT_R_X45Y62/INT_R.LOGIC_OUTS7->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

TxMsgBuf[126]_i_3_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y61/INT_INTERFACE_ER1BEG0 BRAM_INT_INTERFACE_L_X44Y61/INT_INTERFACE_WR1END0 BRAM_L_X44Y60/BRAM_ER1BEG0_1 BRAM_L_X44Y60/BRAM_WR1END0_1 CLBLL_L_X42Y62/CLBLL_IMUX16 CLBLL_L_X42Y62/CLBLL_IMUX30 CLBLL_L_X42Y62/CLBLL_L_B3 CLBLL_L_X42Y62/CLBLL_L_C5 CLBLL_L_X42Y63/CLBLL_IMUX11 CLBLL_L_X42Y63/CLBLL_IMUX35 CLBLL_L_X42Y63/CLBLL_LL_A4 CLBLL_L_X42Y63/CLBLL_LL_C6 CLBLL_R_X45Y60/CLBLL_IMUX16 CLBLL_R_X45Y60/CLBLL_IMUX41 CLBLL_R_X45Y60/CLBLL_IMUX8 CLBLL_R_X45Y60/CLBLL_LL_A5 CLBLL_R_X45Y60/CLBLL_LOGIC_OUTS16 CLBLL_R_X45Y60/CLBLL_L_AMUX CLBLL_R_X45Y60/CLBLL_L_B3 CLBLL_R_X45Y60/CLBLL_L_D1 CLBLL_R_X45Y62/CLBLL_IMUX12 CLBLL_R_X45Y62/CLBLL_IMUX44 CLBLL_R_X45Y62/CLBLL_LL_B6 CLBLL_R_X45Y62/CLBLL_LL_D4 CLBLM_R_X43Y60/CLBLM_IMUX15 CLBLM_R_X43Y60/CLBLM_M_B1 CLBLM_R_X43Y61/CLBLM_ER1BEG0 CLBLM_R_X43Y61/CLBLM_IMUX29 CLBLM_R_X43Y61/CLBLM_IMUX8 CLBLM_R_X43Y61/CLBLM_M_A5 CLBLM_R_X43Y61/CLBLM_M_C2 CLBLM_R_X43Y61/CLBLM_WR1END0 CLBLM_R_X43Y63/CLBLM_IMUX32 CLBLM_R_X43Y63/CLBLM_M_C1 CLBLM_R_X43Y64/CLBLM_IMUX12 CLBLM_R_X43Y64/CLBLM_M_B6 INT_L_X42Y61/EL1BEG3 INT_L_X42Y61/NW2END_S0_0 INT_L_X42Y62/EL1BEG_N3 INT_L_X42Y62/IMUX_L16 INT_L_X42Y62/IMUX_L30 INT_L_X42Y62/NE2BEG0 INT_L_X42Y62/NL1BEG2 INT_L_X42Y62/NL1BEG_N3 INT_L_X42Y62/NW2END0 INT_L_X42Y63/IMUX_L11 INT_L_X42Y63/IMUX_L35 INT_L_X42Y63/NE2A0 INT_L_X42Y63/NE2BEG2 INT_L_X42Y63/NL1END2 INT_L_X42Y64/NE2A2 INT_L_X44Y60/SE2A0 INT_L_X44Y60/WR1BEG_S0 INT_L_X44Y60/WR1END3 INT_L_X44Y61/ER1END0 INT_L_X44Y61/SE2BEG0 INT_L_X44Y61/WR1BEG0 INT_R_X43Y60/ER1BEG_S0 INT_R_X43Y60/IMUX15 INT_R_X43Y60/SL1END3 INT_R_X43Y60/WR1END_S1_0 INT_R_X43Y61/EL1END3 INT_R_X43Y61/ER1BEG0 INT_R_X43Y61/IMUX29 INT_R_X43Y61/IMUX8 INT_R_X43Y61/NW2BEG0 INT_R_X43Y61/SL1BEG3 INT_R_X43Y61/WR1END0 INT_R_X43Y62/NE2END_S3_0 INT_R_X43Y62/NW2A0 INT_R_X43Y63/IMUX32 INT_R_X43Y63/NE2END0 INT_R_X43Y64/IMUX12 INT_R_X43Y64/NE2END2 INT_R_X45Y60/IMUX16 INT_R_X45Y60/IMUX41 INT_R_X45Y60/IMUX8 INT_R_X45Y60/LOGIC_OUTS16 INT_R_X45Y60/NN2BEG2 INT_R_X45Y60/SE2END0 INT_R_X45Y60/WR1BEG3 INT_R_X45Y61/NN2A2 INT_R_X45Y62/IMUX12 INT_R_X45Y62/IMUX44 INT_R_X45Y62/NN2END2 
pips: CLBLL_L_X42Y62/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X42Y62/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X42Y63/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X42Y63/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X45Y60/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X45Y60/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X45Y60/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X45Y60/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_R_X45Y62/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X45Y62/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLM_R_X43Y60/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X43Y61/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X43Y61/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X43Y63/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X43Y64/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X42Y62/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X42Y62/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X42Y62/INT_L.NW2END0->>EL1BEG_N3 INT_L_X42Y62/INT_L.NW2END0->>IMUX_L16 INT_L_X42Y62/INT_L.NW2END0->>NE2BEG0 INT_L_X42Y62/INT_L.NW2END0->>NL1BEG_N3 INT_L_X42Y63/INT_L.NL1END2->>IMUX_L11 INT_L_X42Y63/INT_L.NL1END2->>IMUX_L35 INT_L_X42Y63/INT_L.NL1END2->>NE2BEG2 INT_L_X44Y60/INT_L.WR1END3->>WR1BEG_S0 INT_L_X44Y61/INT_L.ER1END0->>SE2BEG0 INT_R_X43Y60/INT_R.SL1END3->>ER1BEG_S0 INT_R_X43Y60/INT_R.SL1END3->>IMUX15 INT_R_X43Y61/INT_R.EL1END3->>IMUX29 INT_R_X43Y61/INT_R.EL1END3->>SL1BEG3 INT_R_X43Y61/INT_R.WR1END0->>IMUX8 INT_R_X43Y61/INT_R.WR1END0->>NW2BEG0 INT_R_X43Y63/INT_R.NE2END0->>IMUX32 INT_R_X43Y64/INT_R.NE2END2->>IMUX12 INT_R_X45Y60/INT_R.LOGIC_OUTS16->>NN2BEG2 INT_R_X45Y60/INT_R.LOGIC_OUTS16->>WR1BEG3 INT_R_X45Y60/INT_R.SE2END0->>IMUX16 INT_R_X45Y60/INT_R.SE2END0->>IMUX41 INT_R_X45Y60/INT_R.SE2END0->>IMUX8 INT_R_X45Y62/INT_R.NN2END2->>IMUX12 INT_R_X45Y62/INT_R.NN2END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 15, 

reg_rdata[19] - 
wires: BRAM_INT_INTERFACE_L_X44Y60/INT_INTERFACE_WW2END0 BRAM_L_X44Y60/BRAM_WW2END0_0 CLBLL_R_X45Y60/CLBLL_IMUX2 CLBLL_R_X45Y60/CLBLL_LL_A2 CLBLL_R_X45Y62/CLBLL_LOGIC_OUTS0 CLBLL_R_X45Y62/CLBLL_L_AQ CLBLM_R_X43Y60/CLBLM_IMUX33 CLBLM_R_X43Y60/CLBLM_IMUX41 CLBLM_R_X43Y60/CLBLM_IMUX9 CLBLM_R_X43Y60/CLBLM_L_A5 CLBLM_R_X43Y60/CLBLM_L_C1 CLBLM_R_X43Y60/CLBLM_L_D1 CLBLM_R_X43Y60/CLBLM_WW2END0 INT_L_X44Y60/WW2A0 INT_R_X43Y60/IMUX33 INT_R_X43Y60/IMUX41 INT_R_X43Y60/IMUX9 INT_R_X43Y60/WW2END0 INT_R_X45Y60/IMUX2 INT_R_X45Y60/SS2END0 INT_R_X45Y60/WW2BEG0 INT_R_X45Y61/SS2A0 INT_R_X45Y62/LOGIC_OUTS0 INT_R_X45Y62/SS2BEG0 
pips: CLBLL_R_X45Y60/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X45Y62/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_R_X43Y60/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X43Y60/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X43Y60/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_R_X43Y60/INT_R.WW2END0->>IMUX33 INT_R_X43Y60/INT_R.WW2END0->>IMUX41 INT_R_X43Y60/INT_R.WW2END0->>IMUX9 INT_R_X45Y60/INT_R.SS2END0->>IMUX2 INT_R_X45Y60/INT_R.SS2END0->>WW2BEG0 INT_R_X45Y62/INT_R.LOGIC_OUTS0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

reg_rdata[18] - 
wires: BRAM_INT_INTERFACE_L_X44Y60/INT_INTERFACE_SW2A1 BRAM_L_X44Y60/BRAM_SW2A1_0 CLBLL_R_X45Y60/CLBLL_IMUX11 CLBLL_R_X45Y60/CLBLL_LL_A4 CLBLL_R_X45Y60/CLBLL_NW2A2 CLBLM_L_X46Y59/CLBLM_LOGIC_OUTS6 CLBLM_L_X46Y59/CLBLM_M_CQ CLBLM_L_X46Y60/CLBLM_NW2A2 CLBLM_R_X43Y59/CLBLM_IMUX10 CLBLM_R_X43Y59/CLBLM_L_A4 CLBLM_R_X43Y60/CLBLM_IMUX26 CLBLM_R_X43Y60/CLBLM_IMUX3 CLBLM_R_X43Y60/CLBLM_L_A2 CLBLM_R_X43Y60/CLBLM_L_B4 CLBLM_R_X43Y60/CLBLM_SW2A1 INT_L_X44Y60/SW2A1 INT_L_X44Y61/NW2END2 INT_L_X44Y61/SW2BEG1 INT_L_X46Y59/LOGIC_OUTS_L6 INT_L_X46Y59/NW2BEG2 INT_L_X46Y60/NW2A2 INT_R_X43Y59/IMUX10 INT_R_X43Y59/SL1END1 INT_R_X43Y60/IMUX26 INT_R_X43Y60/IMUX3 INT_R_X43Y60/SL1BEG1 INT_R_X43Y60/SW2END1 INT_R_X45Y60/IMUX11 INT_R_X45Y60/NW2BEG2 INT_R_X45Y60/NW2END2 INT_R_X45Y61/NW2A2 VBRK_X113Y63/VBRK_NW2A2 
pips: CLBLL_R_X45Y60/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_L_X46Y59/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_R_X43Y59/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X43Y60/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X43Y60/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X44Y61/INT_L.NW2END2->>SW2BEG1 INT_L_X46Y59/INT_L.LOGIC_OUTS_L6->>NW2BEG2 INT_R_X43Y59/INT_R.SL1END1->>IMUX10 INT_R_X43Y60/INT_R.SW2END1->>IMUX26 INT_R_X43Y60/INT_R.SW2END1->>IMUX3 INT_R_X43Y60/INT_R.SW2END1->>SL1BEG1 INT_R_X45Y60/INT_R.NW2END2->>IMUX11 INT_R_X45Y60/INT_R.NW2END2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

reg_rdata[17] - 
wires: BRAM_INT_INTERFACE_L_X44Y59/INT_INTERFACE_WW2END1 BRAM_L_X44Y55/BRAM_WW2END1_4 CLBLL_R_X45Y59/CLBLL_WR1END2 CLBLL_R_X45Y60/CLBLL_IMUX1 CLBLL_R_X45Y60/CLBLL_LL_A3 CLBLM_L_X46Y59/CLBLM_LOGIC_OUTS1 CLBLM_L_X46Y59/CLBLM_L_BQ CLBLM_L_X46Y59/CLBLM_WR1END2 CLBLM_R_X43Y59/CLBLM_IMUX3 CLBLM_R_X43Y59/CLBLM_L_A2 CLBLM_R_X43Y59/CLBLM_WW2END1 CLBLM_R_X43Y60/CLBLM_IMUX10 CLBLM_R_X43Y60/CLBLM_IMUX21 CLBLM_R_X43Y60/CLBLM_L_A4 CLBLM_R_X43Y60/CLBLM_L_C4 INT_L_X44Y59/WW2A1 INT_L_X46Y59/LOGIC_OUTS_L1 INT_L_X46Y59/WR1BEG2 INT_R_X43Y59/IMUX3 INT_R_X43Y59/NL1BEG1 INT_R_X43Y59/WW2END1 INT_R_X43Y60/BYP_ALT1 INT_R_X43Y60/BYP_BOUNCE1 INT_R_X43Y60/IMUX10 INT_R_X43Y60/IMUX21 INT_R_X43Y60/NL1END1 INT_R_X45Y59/NL1BEG1 INT_R_X45Y59/WR1END2 INT_R_X45Y59/WW2BEG1 INT_R_X45Y60/IMUX1 INT_R_X45Y60/NL1END1 VBRK_X113Y62/VBRK_WR1END2 
pips: CLBLL_R_X45Y60/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLM_L_X46Y59/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X43Y59/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X43Y60/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X43Y60/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 INT_L_X46Y59/INT_L.LOGIC_OUTS_L1->>WR1BEG2 INT_R_X43Y59/INT_R.WW2END1->>IMUX3 INT_R_X43Y59/INT_R.WW2END1->>NL1BEG1 INT_R_X43Y60/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X43Y60/INT_R.BYP_BOUNCE1->>IMUX21 INT_R_X43Y60/INT_R.NL1END1->>BYP_ALT1 INT_R_X43Y60/INT_R.NL1END1->>IMUX10 INT_R_X45Y59/INT_R.WR1END2->>NL1BEG1 INT_R_X45Y59/INT_R.WR1END2->>WW2BEG1 INT_R_X45Y60/INT_R.NL1END1->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

u_msg/TxMsgBuf[102] - 
wires: BRAM_INT_INTERFACE_L_X44Y62/INT_INTERFACE_NW2A0 BRAM_L_X44Y60/BRAM_NW2A0_2 CLBLL_L_X42Y62/CLBLL_BYP1 CLBLL_L_X42Y62/CLBLL_LL_AX CLBLL_R_X45Y60/CLBLL_LOGIC_OUTS8 CLBLL_R_X45Y60/CLBLL_L_A CLBLM_R_X43Y62/CLBLM_NW2A0 INT_L_X42Y62/BYP_ALT1 INT_L_X42Y62/BYP_L1 INT_L_X42Y62/WR1END1 INT_L_X44Y60/NW2END_S0_0 INT_L_X44Y61/NW2BEG0 INT_L_X44Y61/NW2END0 INT_L_X44Y62/NW2A0 INT_R_X43Y61/NW2END_S0_0 INT_R_X43Y62/NW2END0 INT_R_X43Y62/WR1BEG1 INT_R_X45Y60/LOGIC_OUTS8 INT_R_X45Y60/NW2BEG0 INT_R_X45Y61/NW2A0 
pips: CLBLL_L_X42Y62/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X45Y60/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_L_X42Y62/INT_L.BYP_ALT1->>BYP_L1 INT_L_X42Y62/INT_L.WR1END1->>BYP_ALT1 INT_L_X44Y61/INT_L.NW2END0->>NW2BEG0 INT_R_X43Y62/INT_R.NW2END0->>WR1BEG1 INT_R_X45Y60/INT_R.LOGIC_OUTS8->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[94] - 
wires: CLBLL_R_X45Y60/CLBLL_IMUX3 CLBLL_R_X45Y60/CLBLL_LOGIC_OUTS3 CLBLL_R_X45Y60/CLBLL_L_A2 CLBLL_R_X45Y60/CLBLL_L_DQ INT_R_X45Y60/FAN_ALT3 INT_R_X45Y60/FAN_BOUNCE3 INT_R_X45Y60/IMUX3 INT_R_X45Y60/LOGIC_OUTS3 
pips: CLBLL_R_X45Y60/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X45Y60/CLBLL_R.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 INT_R_X45Y60/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X45Y60/INT_R.FAN_BOUNCE3->>IMUX3 INT_R_X45Y60/INT_R.LOGIC_OUTS3->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[104] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[96] - 
wires: CLBLL_R_X45Y60/CLBLL_LL_DQ CLBLL_R_X45Y60/CLBLL_LOGIC_OUTS7 CLBLL_R_X45Y62/CLBLL_IMUX7 CLBLL_R_X45Y62/CLBLL_LL_A1 INT_R_X45Y60/LOGIC_OUTS7 INT_R_X45Y60/NN2BEG3 INT_R_X45Y61/NN2A3 INT_R_X45Y62/IMUX7 INT_R_X45Y62/NN2END3 
pips: CLBLL_R_X45Y60/CLBLL_R.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLL_R_X45Y62/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 INT_R_X45Y60/INT_R.LOGIC_OUTS7->>NN2BEG3 INT_R_X45Y62/INT_R.NN2END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_rdata[20] - 
wires: BRAM_INT_INTERFACE_L_X44Y62/INT_INTERFACE_WL1END2 BRAM_L_X44Y60/BRAM_WL1END2_2 CLBLL_R_X45Y59/CLBLL_LL_AQ CLBLL_R_X45Y59/CLBLL_LOGIC_OUTS4 CLBLL_R_X45Y62/CLBLL_IMUX11 CLBLL_R_X45Y62/CLBLL_IMUX31 CLBLL_R_X45Y62/CLBLL_LL_A4 CLBLL_R_X45Y62/CLBLL_LL_C5 CLBLM_R_X43Y62/CLBLM_IMUX22 CLBLM_R_X43Y62/CLBLM_M_C3 CLBLM_R_X43Y62/CLBLM_WL1END2 INT_L_X44Y62/WL1BEG2 INT_L_X44Y62/WR1END_S1_0 INT_L_X44Y63/WR1END0 INT_R_X43Y62/IMUX22 INT_R_X43Y62/WL1END2 INT_R_X45Y59/LOGIC_OUTS4 INT_R_X45Y59/NL1BEG_N3 INT_R_X45Y59/NN2BEG3 INT_R_X45Y60/NN2A3 INT_R_X45Y61/NL1BEG2 INT_R_X45Y61/NN2END3 INT_R_X45Y61/NR1BEG3 INT_R_X45Y62/IMUX11 INT_R_X45Y62/IMUX31 INT_R_X45Y62/NL1END2 INT_R_X45Y62/NR1END3 INT_R_X45Y62/WR1BEG_S0 INT_R_X45Y63/WR1BEG0 
pips: CLBLL_R_X45Y59/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X45Y62/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X45Y62/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLM_R_X43Y62/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X44Y62/INT_L.WR1END_S1_0->>WL1BEG2 INT_R_X43Y62/INT_R.WL1END2->>IMUX22 INT_R_X45Y59/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X45Y59/INT_R.NL1BEG_N3->>NN2BEG3 INT_R_X45Y61/INT_R.NN2END3->>NL1BEG2 INT_R_X45Y61/INT_R.NN2END3->>NR1BEG3 INT_R_X45Y62/INT_R.NL1END2->>IMUX11 INT_R_X45Y62/INT_R.NR1END3->>IMUX31 INT_R_X45Y62/INT_R.NR1END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

TxMsgBuf[110]_i_2_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y62/INT_INTERFACE_WW2A2 BRAM_L_X44Y60/BRAM_WW2A2_2 CLBLL_L_X42Y62/CLBLL_IMUX37 CLBLL_L_X42Y62/CLBLL_IMUX5 CLBLL_L_X42Y62/CLBLL_L_A6 CLBLL_L_X42Y62/CLBLL_L_D4 CLBLL_R_X45Y62/CLBLL_IMUX4 CLBLL_R_X45Y62/CLBLL_LL_A6 CLBLL_R_X45Y62/CLBLL_LL_C CLBLL_R_X45Y62/CLBLL_LOGIC_OUTS14 CLBLM_R_X43Y62/CLBLM_WW2A2 INT_L_X42Y62/IMUX_L37 INT_L_X42Y62/IMUX_L5 INT_L_X42Y62/WW2END2 INT_L_X44Y62/WR1END3 INT_L_X44Y62/WW2BEG2 INT_R_X43Y62/WW2A2 INT_R_X45Y62/IMUX4 INT_R_X45Y62/LOGIC_OUTS14 INT_R_X45Y62/WR1BEG3 
pips: CLBLL_L_X42Y62/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_L_X42Y62/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X45Y62/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X45Y62/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_L_X42Y62/INT_L.WW2END2->>IMUX_L37 INT_L_X42Y62/INT_L.WW2END2->>IMUX_L5 INT_L_X44Y62/INT_L.WR1END3->>WW2BEG2 INT_R_X45Y62/INT_R.LOGIC_OUTS14->>IMUX4 INT_R_X45Y62/INT_R.LOGIC_OUTS14->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u_msg/TxMsgBuf[105] - 
wires: BRAM_INT_INTERFACE_L_X44Y64/INT_INTERFACE_WW2END3 BRAM_L_X44Y60/BRAM_WW2END3_4 CLBLL_R_X45Y65/CLBLL_LL_AMUX CLBLL_R_X45Y65/CLBLL_LOGIC_OUTS20 CLBLM_R_X43Y64/CLBLM_BYP1 CLBLM_R_X43Y64/CLBLM_M_AX CLBLM_R_X43Y64/CLBLM_WW2END3 INT_L_X44Y64/WW2A3 INT_R_X43Y64/BYP1 INT_R_X43Y64/BYP_ALT1 INT_R_X43Y64/SR1BEG_S0 INT_R_X43Y64/WW2END3 INT_R_X43Y65/WW2END_N0_3 INT_R_X45Y64/SR1END3 INT_R_X45Y64/WW2BEG3 INT_R_X45Y65/LOGIC_OUTS20 INT_R_X45Y65/SR1BEG3 INT_R_X45Y65/SR1END_N3_3 
pips: CLBLL_R_X45Y65/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_R_X43Y64/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX INT_R_X43Y64/INT_R.BYP_ALT1->>BYP1 INT_R_X43Y64/INT_R.SR1BEG_S0->>BYP_ALT1 INT_R_X43Y64/INT_R.WW2END3->>SR1BEG_S0 INT_R_X45Y64/INT_R.SR1END3->>WW2BEG3 INT_R_X45Y65/INT_R.LOGIC_OUTS20->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

TxMsgBuf[105]_i_2_n_0 - 
wires: CLBLL_R_X45Y62/CLBLL_LL_CMUX CLBLL_R_X45Y62/CLBLL_LOGIC_OUTS22 CLBLL_R_X45Y65/CLBLL_IMUX1 CLBLL_R_X45Y65/CLBLL_LL_A3 INT_R_X45Y62/LOGIC_OUTS22 INT_R_X45Y62/NN2BEG0 INT_R_X45Y63/NN2A0 INT_R_X45Y63/NN2END_S2_0 INT_R_X45Y64/NN2END0 INT_R_X45Y64/NR1BEG0 INT_R_X45Y65/IMUX1 INT_R_X45Y65/NR1END0 
pips: CLBLL_R_X45Y62/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLL_R_X45Y65/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 INT_R_X45Y62/INT_R.LOGIC_OUTS22->>NN2BEG0 INT_R_X45Y64/INT_R.NN2END0->>NR1BEG0 INT_R_X45Y65/INT_R.NR1END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[97] - 
wires: BRAM_INT_INTERFACE_L_X44Y65/INT_INTERFACE_EE2BEG0 BRAM_L_X44Y65/BRAM_EE2BEG0_0 CLBLL_R_X45Y65/CLBLL_IMUX8 CLBLL_R_X45Y65/CLBLL_LL_A5 CLBLM_R_X43Y59/CLBLM_LOGIC_OUTS0 CLBLM_R_X43Y59/CLBLM_L_AQ CLBLM_R_X43Y65/CLBLM_EE2BEG0 INT_L_X44Y65/EE2A0 INT_R_X43Y59/LOGIC_OUTS0 INT_R_X43Y59/NN6BEG0 INT_R_X43Y60/NN6A0 INT_R_X43Y61/NN6B0 INT_R_X43Y62/NN6C0 INT_R_X43Y63/NN6D0 INT_R_X43Y64/NN6E0 INT_R_X43Y64/NN6END_S1_0 INT_R_X43Y65/EE2BEG0 INT_R_X43Y65/NN6END0 INT_R_X45Y65/EE2END0 INT_R_X45Y65/IMUX8 
pips: CLBLL_R_X45Y65/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_R_X43Y59/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X43Y59/INT_R.LOGIC_OUTS0->>NN6BEG0 INT_R_X43Y65/INT_R.NN6END0->>EE2BEG0 INT_R_X45Y65/INT_R.EE2END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_rdata[21] - 
wires: BRAM_INT_INTERFACE_L_X44Y62/INT_INTERFACE_WR1END2 BRAM_L_X44Y60/BRAM_WR1END2_2 CLBLL_R_X45Y62/CLBLL_IMUX27 CLBLL_R_X45Y62/CLBLL_IMUX28 CLBLL_R_X45Y62/CLBLL_LL_B4 CLBLL_R_X45Y62/CLBLL_LL_C4 CLBLL_R_X45Y62/CLBLL_WW2END1 CLBLM_L_X46Y62/CLBLM_WW2END1 CLBLM_R_X43Y62/CLBLM_IMUX28 CLBLM_R_X43Y62/CLBLM_IMUX43 CLBLM_R_X43Y62/CLBLM_M_C4 CLBLM_R_X43Y62/CLBLM_M_D6 CLBLM_R_X43Y62/CLBLM_WR1END2 CLBLM_R_X47Y62/CLBLM_LOGIC_OUTS1 CLBLM_R_X47Y62/CLBLM_L_BQ INT_L_X44Y62/WL1END0 INT_L_X44Y62/WR1BEG2 INT_L_X46Y62/WW2A1 INT_R_X43Y62/IMUX28 INT_R_X43Y62/IMUX43 INT_R_X43Y62/WR1END2 INT_R_X45Y62/IMUX27 INT_R_X45Y62/IMUX28 INT_R_X45Y62/WL1BEG0 INT_R_X45Y62/WW2END1 INT_R_X47Y62/LOGIC_OUTS1 INT_R_X47Y62/WW2BEG1 VBRK_X113Y65/VBRK_WW2END1 
pips: CLBLL_R_X45Y62/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X45Y62/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLM_R_X43Y62/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X43Y62/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X47Y62/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X44Y62/INT_L.WL1END0->>WR1BEG2 INT_R_X43Y62/INT_R.WR1END2->>IMUX28 INT_R_X43Y62/INT_R.WR1END2->>IMUX43 INT_R_X45Y62/INT_R.WW2END1->>IMUX27 INT_R_X45Y62/INT_R.WW2END1->>IMUX28 INT_R_X45Y62/INT_R.WW2END1->>WL1BEG0 INT_R_X47Y62/INT_R.LOGIC_OUTS1->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

reg_rdata[23] - 
wires: BRAM_INT_INTERFACE_L_X44Y64/INT_INTERFACE_WW2END1 BRAM_L_X44Y60/BRAM_WW2END1_4 CLBLL_R_X45Y62/CLBLL_IMUX15 CLBLL_R_X45Y62/CLBLL_IMUX29 CLBLL_R_X45Y62/CLBLL_LL_B1 CLBLL_R_X45Y62/CLBLL_LL_C2 CLBLL_R_X45Y64/CLBLL_LL_BQ CLBLL_R_X45Y64/CLBLL_LOGIC_OUTS5 CLBLM_R_X43Y62/CLBLM_IMUX12 CLBLM_R_X43Y62/CLBLM_IMUX35 CLBLM_R_X43Y62/CLBLM_M_B6 CLBLM_R_X43Y62/CLBLM_M_C6 CLBLM_R_X43Y64/CLBLM_WW2END1 INT_L_X44Y64/WW2A1 INT_R_X43Y62/IMUX12 INT_R_X43Y62/IMUX35 INT_R_X43Y62/SS2END1 INT_R_X43Y63/SS2A1 INT_R_X43Y64/SS2BEG1 INT_R_X43Y64/WW2END1 INT_R_X45Y62/BYP_ALT5 INT_R_X45Y62/BYP_BOUNCE5 INT_R_X45Y62/IMUX15 INT_R_X45Y62/IMUX29 INT_R_X45Y62/SS2END1 INT_R_X45Y63/SS2A1 INT_R_X45Y64/LOGIC_OUTS5 INT_R_X45Y64/SS2BEG1 INT_R_X45Y64/WW2BEG1 
pips: CLBLL_R_X45Y62/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X45Y62/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X45Y64/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X43Y62/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X43Y62/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_R_X43Y62/INT_R.SS2END1->>IMUX12 INT_R_X43Y62/INT_R.SS2END1->>IMUX35 INT_R_X43Y64/INT_R.WW2END1->>SS2BEG1 INT_R_X45Y62/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X45Y62/INT_R.BYP_BOUNCE5->>IMUX15 INT_R_X45Y62/INT_R.BYP_BOUNCE5->>IMUX29 INT_R_X45Y62/INT_R.SS2END1->>BYP_ALT5 INT_R_X45Y64/INT_R.LOGIC_OUTS5->>SS2BEG1 INT_R_X45Y64/INT_R.LOGIC_OUTS5->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

reg_rdata[22] - 
wires: BRAM_INT_INTERFACE_L_X44Y62/INT_INTERFACE_WR1END0 BRAM_L_X44Y60/BRAM_WR1END0_2 CLBLL_R_X45Y62/CLBLL_IMUX24 CLBLL_R_X45Y62/CLBLL_IMUX32 CLBLL_R_X45Y62/CLBLL_LL_B5 CLBLL_R_X45Y62/CLBLL_LL_C1 CLBLL_R_X45Y62/CLBLL_NW2A0 CLBLM_L_X46Y62/CLBLM_NW2A0 CLBLM_R_X43Y62/CLBLM_IMUX32 CLBLM_R_X43Y62/CLBLM_IMUX40 CLBLM_R_X43Y62/CLBLM_M_C1 CLBLM_R_X43Y62/CLBLM_M_D1 CLBLM_R_X43Y62/CLBLM_WR1END0 CLBLM_R_X47Y60/CLBLM_LOGIC_OUTS4 CLBLM_R_X47Y60/CLBLM_M_AQ INT_L_X44Y61/WL1END2 INT_L_X44Y61/WR1BEG_S0 INT_L_X44Y62/WR1BEG0 INT_L_X46Y60/NW2END_S0_0 INT_L_X46Y61/NW2BEG0 INT_L_X46Y61/NW2END0 INT_L_X46Y62/NW2A0 INT_R_X43Y61/WR1END_S1_0 INT_R_X43Y62/IMUX32 INT_R_X43Y62/IMUX40 INT_R_X43Y62/WR1END0 INT_R_X45Y61/NW2END_S0_0 INT_R_X45Y61/WL1BEG2 INT_R_X45Y62/IMUX24 INT_R_X45Y62/IMUX32 INT_R_X45Y62/NW2END0 INT_R_X47Y60/LOGIC_OUTS4 INT_R_X47Y60/NW2BEG0 INT_R_X47Y61/NW2A0 VBRK_X113Y65/VBRK_NW2A0 
pips: CLBLL_R_X45Y62/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X45Y62/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLM_R_X43Y62/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X43Y62/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X47Y60/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X44Y61/INT_L.WL1END2->>WR1BEG_S0 INT_L_X46Y61/INT_L.NW2END0->>NW2BEG0 INT_R_X43Y62/INT_R.WR1END0->>IMUX32 INT_R_X43Y62/INT_R.WR1END0->>IMUX40 INT_R_X45Y61/INT_R.NW2END_S0_0->>WL1BEG2 INT_R_X45Y62/INT_R.NW2END0->>IMUX24 INT_R_X45Y62/INT_R.NW2END0->>IMUX32 INT_R_X47Y60/INT_R.LOGIC_OUTS4->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

u_msg/TxMsgBuf[106] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

TxMsgBuf[106]_i_2_n_0 - 
wires: CLBLM_R_X43Y62/CLBLM_IMUX4 CLBLM_R_X43Y62/CLBLM_LOGIC_OUTS14 CLBLM_R_X43Y62/CLBLM_M_A6 CLBLM_R_X43Y62/CLBLM_M_C INT_R_X43Y62/IMUX4 INT_R_X43Y62/LOGIC_OUTS14 
pips: CLBLM_R_X43Y62/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X43Y62/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X43Y62/INT_R.LOGIC_OUTS14->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[98] - 
wires: CLBLM_R_X43Y60/CLBLM_LOGIC_OUTS1 CLBLM_R_X43Y60/CLBLM_L_BQ CLBLM_R_X43Y62/CLBLM_IMUX2 CLBLM_R_X43Y62/CLBLM_M_A2 INT_R_X43Y60/LOGIC_OUTS1 INT_R_X43Y60/NN2BEG1 INT_R_X43Y61/NN2A1 INT_R_X43Y62/IMUX2 INT_R_X43Y62/NN2END1 
pips: CLBLM_R_X43Y60/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X43Y62/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_R_X43Y60/INT_R.LOGIC_OUTS1->>NN2BEG1 INT_R_X43Y62/INT_R.NN2END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[107] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

TxMsgBuf[107]_i_2_n_0 - 
wires: CLBLM_R_X43Y62/CLBLM_IMUX27 CLBLM_R_X43Y62/CLBLM_LOGIC_OUTS23 CLBLM_R_X43Y62/CLBLM_M_B4 CLBLM_R_X43Y62/CLBLM_M_D CLBLM_R_X43Y62/CLBLM_M_DMUX INT_R_X43Y62/IMUX27 INT_R_X43Y62/LOGIC_OUTS23 
pips: CLBLM_R_X43Y62/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X43Y62/CLBLM_R.CLBLM_M_D->>CLBLM_M_DMUX CLBLM_R_X43Y62/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_R_X43Y62/INT_R.LOGIC_OUTS23->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[99] - 
wires: CLBLM_R_X43Y60/CLBLM_LOGIC_OUTS3 CLBLM_R_X43Y60/CLBLM_L_DQ CLBLM_R_X43Y62/CLBLM_IMUX15 CLBLM_R_X43Y62/CLBLM_M_B1 INT_R_X43Y60/LOGIC_OUTS3 INT_R_X43Y60/NN2BEG3 INT_R_X43Y61/NN2A3 INT_R_X43Y62/IMUX15 INT_R_X43Y62/NN2END3 
pips: CLBLM_R_X43Y60/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 CLBLM_R_X43Y62/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 INT_R_X43Y60/INT_R.LOGIC_OUTS3->>NN2BEG3 INT_R_X43Y62/INT_R.NN2END3->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[108] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[100] - 
wires: CLBLL_L_X42Y61/CLBLL_LL_CQ CLBLL_L_X42Y61/CLBLL_LOGIC_OUTS6 CLBLL_L_X42Y62/CLBLL_IMUX42 CLBLL_L_X42Y62/CLBLL_L_D6 INT_L_X42Y61/LOGIC_OUTS_L6 INT_L_X42Y61/NL1BEG1 INT_L_X42Y62/IMUX_L42 INT_L_X42Y62/NL1END1 
pips: CLBLL_L_X42Y61/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLL_L_X42Y62/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 INT_L_X42Y61/INT_L.LOGIC_OUTS_L6->>NL1BEG1 INT_L_X42Y62/INT_L.NL1END1->>IMUX_L42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[109] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[101] - 
wires: CLBLL_R_X45Y60/CLBLL_LL_AQ CLBLL_R_X45Y60/CLBLL_LOGIC_OUTS4 CLBLL_R_X45Y62/CLBLL_IMUX17 CLBLL_R_X45Y62/CLBLL_LL_B3 INT_R_X45Y60/LOGIC_OUTS4 INT_R_X45Y60/NN2BEG0 INT_R_X45Y61/NN2A0 INT_R_X45Y61/NN2END_S2_0 INT_R_X45Y62/IMUX17 INT_R_X45Y62/NN2END0 
pips: CLBLL_R_X45Y60/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X45Y62/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 INT_R_X45Y60/INT_R.LOGIC_OUTS4->>NN2BEG0 INT_R_X45Y62/INT_R.NN2END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[110] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[102] - 
wires: CLBLL_L_X42Y62/CLBLL_IMUX9 CLBLL_L_X42Y62/CLBLL_LL_AQ CLBLL_L_X42Y62/CLBLL_LOGIC_OUTS4 CLBLL_L_X42Y62/CLBLL_L_A5 INT_L_X42Y62/IMUX_L9 INT_L_X42Y62/LOGIC_OUTS_L4 
pips: CLBLL_L_X42Y62/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X42Y62/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X42Y62/INT_L.LOGIC_OUTS_L4->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[112] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[104] - 
wires: BRAM_INT_INTERFACE_L_X44Y63/INT_INTERFACE_WR1END1 BRAM_L_X44Y60/BRAM_WR1END1_3 CLBLL_R_X45Y62/CLBLL_LL_AQ CLBLL_R_X45Y62/CLBLL_LOGIC_OUTS4 CLBLM_R_X43Y63/CLBLM_IMUX10 CLBLM_R_X43Y63/CLBLM_L_A4 CLBLM_R_X43Y63/CLBLM_WR1END1 INT_L_X44Y62/NL1BEG0 INT_L_X44Y62/NL1END_S3_0 INT_L_X44Y62/WR1END1 INT_L_X44Y63/NL1END0 INT_L_X44Y63/WR1BEG1 INT_R_X43Y63/IMUX10 INT_R_X43Y63/WR1END1 INT_R_X45Y62/LOGIC_OUTS4 INT_R_X45Y62/WR1BEG1 
pips: CLBLL_R_X45Y62/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X43Y63/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X44Y62/INT_L.WR1END1->>NL1BEG0 INT_L_X44Y63/INT_L.NL1END0->>WR1BEG1 INT_R_X43Y63/INT_R.WR1END1->>IMUX10 INT_R_X45Y62/INT_R.LOGIC_OUTS4->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_rdata[24] - 
wires: BRAM_INT_INTERFACE_L_X44Y62/INT_INTERFACE_WW4END2 BRAM_L_X44Y60/BRAM_WW4END2_2 CLBLL_R_X45Y62/CLBLL_WW4B2 CLBLM_L_X46Y62/CLBLM_WW4B2 CLBLM_R_X43Y62/CLBLM_WW4END2 CLBLM_R_X43Y63/CLBLM_IMUX6 CLBLM_R_X43Y63/CLBLM_L_A1 CLBLM_R_X43Y64/CLBLM_IMUX28 CLBLM_R_X43Y64/CLBLM_IMUX43 CLBLM_R_X43Y64/CLBLM_M_C4 CLBLM_R_X43Y64/CLBLM_M_D6 CLBLM_R_X47Y62/CLBLM_LOGIC_OUTS2 CLBLM_R_X47Y62/CLBLM_L_CQ INT_L_X44Y62/WW4C2 INT_L_X46Y62/WW4A2 INT_R_X43Y62/NN2BEG2 INT_R_X43Y62/WW4END2 INT_R_X43Y63/IMUX6 INT_R_X43Y63/NN2A2 INT_R_X43Y63/SR1END2 INT_R_X43Y64/IMUX28 INT_R_X43Y64/IMUX43 INT_R_X43Y64/NN2END2 INT_R_X43Y64/SR1BEG2 INT_R_X45Y62/WW4B2 INT_R_X47Y62/LOGIC_OUTS2 INT_R_X47Y62/WW4BEG2 VBRK_X113Y65/VBRK_WW4B2 
pips: CLBLM_R_X43Y63/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X43Y64/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X43Y64/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X47Y62/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_R_X43Y62/INT_R.WW4END2->>NN2BEG2 INT_R_X43Y63/INT_R.SR1END2->>IMUX6 INT_R_X43Y64/INT_R.NN2END2->>IMUX28 INT_R_X43Y64/INT_R.NN2END2->>IMUX43 INT_R_X43Y64/INT_R.NN2END2->>SR1BEG2 INT_R_X47Y62/INT_R.LOGIC_OUTS2->>WW4BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

TxMsgBuf[112]_i_2_n_0 - 
wires: CLBLM_R_X43Y63/CLBLM_IMUX0 CLBLM_R_X43Y63/CLBLM_LOGIC_OUTS12 CLBLM_R_X43Y63/CLBLM_L_A3 CLBLM_R_X43Y63/CLBLM_M_A INT_R_X43Y63/IMUX0 INT_R_X43Y63/LOGIC_OUTS12 
pips: CLBLM_R_X43Y63/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X43Y63/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X43Y63/INT_R.LOGIC_OUTS12->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_rdata[27] - 
wires: BRAM_INT_INTERFACE_L_X44Y63/INT_INTERFACE_WW2END0 BRAM_L_X44Y60/BRAM_WW2END0_3 CLBLL_L_X42Y62/CLBLL_IMUX14 CLBLL_L_X42Y62/CLBLL_IMUX23 CLBLL_L_X42Y62/CLBLL_L_B1 CLBLL_L_X42Y62/CLBLL_L_C3 CLBLL_R_X45Y63/CLBLL_LL_AQ CLBLL_R_X45Y63/CLBLL_LOGIC_OUTS4 CLBLM_R_X43Y63/CLBLM_IMUX1 CLBLM_R_X43Y63/CLBLM_IMUX17 CLBLM_R_X43Y63/CLBLM_IMUX29 CLBLM_R_X43Y63/CLBLM_M_A3 CLBLM_R_X43Y63/CLBLM_M_B3 CLBLM_R_X43Y63/CLBLM_M_C2 CLBLM_R_X43Y63/CLBLM_WW2END0 CLBLM_R_X43Y64/CLBLM_IMUX32 CLBLM_R_X43Y64/CLBLM_IMUX40 CLBLM_R_X43Y64/CLBLM_M_C1 CLBLM_R_X43Y64/CLBLM_M_D1 INT_L_X42Y62/FAN_BOUNCE_S3_0 INT_L_X42Y62/IMUX_L14 INT_L_X42Y62/IMUX_L23 INT_L_X42Y62/WL1END3 INT_L_X42Y63/FAN_ALT0 INT_L_X42Y63/FAN_BOUNCE0 INT_L_X42Y63/WL1END_N1_3 INT_L_X44Y63/WW2A0 INT_R_X43Y62/WL1BEG3 INT_R_X43Y63/BYP_ALT1 INT_R_X43Y63/BYP_BOUNCE1 INT_R_X43Y63/IMUX1 INT_R_X43Y63/IMUX17 INT_R_X43Y63/IMUX29 INT_R_X43Y63/NL1BEG0 INT_R_X43Y63/NL1END_S3_0 INT_R_X43Y63/WL1BEG_N3 INT_R_X43Y63/WW2END0 INT_R_X43Y64/IMUX32 INT_R_X43Y64/IMUX40 INT_R_X43Y64/NL1END0 INT_R_X45Y63/LOGIC_OUTS4 INT_R_X45Y63/WW2BEG0 
pips: CLBLL_L_X42Y62/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X42Y62/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X45Y63/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X43Y63/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X43Y63/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X43Y63/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X43Y64/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X43Y64/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X42Y62/INT_L.FAN_BOUNCE_S3_0->>IMUX_L14 INT_L_X42Y62/INT_L.WL1END3->>IMUX_L23 INT_L_X42Y63/INT_L.FAN_ALT0->>FAN_BOUNCE0 INT_L_X42Y63/INT_L.WL1END_N1_3->>FAN_ALT0 INT_R_X43Y63/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X43Y63/INT_R.BYP_BOUNCE1->>IMUX29 INT_R_X43Y63/INT_R.WW2END0->>BYP_ALT1 INT_R_X43Y63/INT_R.WW2END0->>IMUX1 INT_R_X43Y63/INT_R.WW2END0->>IMUX17 INT_R_X43Y63/INT_R.WW2END0->>NL1BEG0 INT_R_X43Y63/INT_R.WW2END0->>WL1BEG_N3 INT_R_X43Y64/INT_R.NL1END0->>IMUX32 INT_R_X43Y64/INT_R.NL1END0->>IMUX40 INT_R_X45Y63/INT_R.LOGIC_OUTS4->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

reg_rdata[26] - 
wires: BRAM_INT_INTERFACE_L_X44Y62/INT_INTERFACE_WW2A0 BRAM_INT_INTERFACE_L_X44Y63/INT_INTERFACE_NW2A1 BRAM_INT_INTERFACE_L_X44Y64/INT_INTERFACE_WR1END2 BRAM_L_X44Y60/BRAM_NW2A1_3 BRAM_L_X44Y60/BRAM_WR1END2_4 BRAM_L_X44Y60/BRAM_WW2A0_2 CLBLL_L_X42Y62/CLBLL_IMUX26 CLBLL_L_X42Y62/CLBLL_IMUX34 CLBLL_L_X42Y62/CLBLL_L_B4 CLBLL_L_X42Y62/CLBLL_L_C6 CLBLL_R_X45Y61/CLBLL_LL_BQ CLBLL_R_X45Y61/CLBLL_LOGIC_OUTS5 CLBLM_R_X43Y62/CLBLM_WW2A0 CLBLM_R_X43Y63/CLBLM_IMUX2 CLBLM_R_X43Y63/CLBLM_IMUX22 CLBLM_R_X43Y63/CLBLM_M_A2 CLBLM_R_X43Y63/CLBLM_M_C3 CLBLM_R_X43Y63/CLBLM_NW2A1 CLBLM_R_X43Y64/CLBLM_IMUX27 CLBLM_R_X43Y64/CLBLM_IMUX35 CLBLM_R_X43Y64/CLBLM_M_B4 CLBLM_R_X43Y64/CLBLM_M_C6 CLBLM_R_X43Y64/CLBLM_WR1END2 INT_L_X42Y62/IMUX_L26 INT_L_X42Y62/IMUX_L34 INT_L_X42Y62/WW2END0 INT_L_X44Y62/NN2BEG1 INT_L_X44Y62/NW2BEG1 INT_L_X44Y62/NW2END1 INT_L_X44Y62/WW2BEG0 INT_L_X44Y63/NN2A1 INT_L_X44Y63/NW2A1 INT_L_X44Y64/NN2END1 INT_L_X44Y64/WR1BEG2 INT_R_X43Y62/WW2A0 INT_R_X43Y63/BYP_ALT4 INT_R_X43Y63/BYP_BOUNCE4 INT_R_X43Y63/IMUX2 INT_R_X43Y63/IMUX22 INT_R_X43Y63/NW2END1 INT_R_X43Y64/IMUX27 INT_R_X43Y64/IMUX35 INT_R_X43Y64/WR1END2 INT_R_X45Y61/LOGIC_OUTS5 INT_R_X45Y61/NW2BEG1 INT_R_X45Y62/NW2A1 
pips: CLBLL_L_X42Y62/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X42Y62/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X45Y61/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X43Y63/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X43Y63/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X43Y64/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X43Y64/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X42Y62/INT_L.WW2END0->>IMUX_L26 INT_L_X42Y62/INT_L.WW2END0->>IMUX_L34 INT_L_X44Y62/INT_L.NW2END1->>NN2BEG1 INT_L_X44Y62/INT_L.NW2END1->>NW2BEG1 INT_L_X44Y62/INT_L.NW2END1->>WW2BEG0 INT_L_X44Y64/INT_L.NN2END1->>WR1BEG2 INT_R_X43Y63/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X43Y63/INT_R.BYP_BOUNCE4->>IMUX22 INT_R_X43Y63/INT_R.NW2END1->>BYP_ALT4 INT_R_X43Y63/INT_R.NW2END1->>IMUX2 INT_R_X43Y64/INT_R.WR1END2->>IMUX27 INT_R_X43Y64/INT_R.WR1END2->>IMUX35 INT_R_X45Y61/INT_R.LOGIC_OUTS5->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

reg_rdata[25] - 
wires: BRAM_INT_INTERFACE_L_X44Y64/INT_INTERFACE_WW2END0 BRAM_L_X44Y60/BRAM_WW2END0_4 CLBLL_L_X42Y62/CLBLL_IMUX25 CLBLL_L_X42Y62/CLBLL_IMUX33 CLBLL_L_X42Y62/CLBLL_L_B5 CLBLL_L_X42Y62/CLBLL_L_C1 CLBLL_R_X45Y64/CLBLL_SW2A0 CLBLM_L_X46Y64/CLBLM_SW2A0 CLBLM_L_X46Y65/CLBLM_LOGIC_OUTS4 CLBLM_L_X46Y65/CLBLM_M_AQ CLBLM_R_X43Y63/CLBLM_IMUX31 CLBLM_R_X43Y63/CLBLM_IMUX7 CLBLM_R_X43Y63/CLBLM_M_A1 CLBLM_R_X43Y63/CLBLM_M_C5 CLBLM_R_X43Y64/CLBLM_IMUX18 CLBLM_R_X43Y64/CLBLM_IMUX31 CLBLM_R_X43Y64/CLBLM_M_B2 CLBLM_R_X43Y64/CLBLM_M_C5 CLBLM_R_X43Y64/CLBLM_WW2END0 INT_L_X42Y62/IMUX_L25 INT_L_X42Y62/IMUX_L33 INT_L_X42Y62/SL1END0 INT_L_X42Y63/SL1BEG0 INT_L_X42Y63/SW2END0 INT_L_X44Y64/WW2A0 INT_L_X46Y64/SW2A0 INT_L_X46Y65/LOGIC_OUTS_L4 INT_L_X46Y65/SW2BEG0 INT_R_X43Y63/FAN_BOUNCE_S3_4 INT_R_X43Y63/IMUX31 INT_R_X43Y63/IMUX7 INT_R_X43Y63/SW2A0 INT_R_X43Y64/FAN_ALT4 INT_R_X43Y64/FAN_BOUNCE4 INT_R_X43Y64/IMUX18 INT_R_X43Y64/IMUX31 INT_R_X43Y64/NL1BEG0 INT_R_X43Y64/NL1END_S3_0 INT_R_X43Y64/SW2BEG0 INT_R_X43Y64/WW2END0 INT_R_X43Y65/NL1END0 INT_R_X45Y64/SW2END0 INT_R_X45Y64/WW2BEG0 VBRK_X113Y67/VBRK_SW2A0 
pips: CLBLL_L_X42Y62/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X42Y62/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLM_L_X46Y65/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X43Y63/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X43Y63/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X43Y64/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X43Y64/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X42Y62/INT_L.SL1END0->>IMUX_L25 INT_L_X42Y62/INT_L.SL1END0->>IMUX_L33 INT_L_X42Y63/INT_L.SW2END0->>SL1BEG0 INT_L_X46Y65/INT_L.LOGIC_OUTS_L4->>SW2BEG0 INT_R_X43Y63/INT_R.FAN_BOUNCE_S3_4->>IMUX31 INT_R_X43Y63/INT_R.FAN_BOUNCE_S3_4->>IMUX7 INT_R_X43Y64/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X43Y64/INT_R.NL1END_S3_0->>IMUX31 INT_R_X43Y64/INT_R.WW2END0->>FAN_ALT4 INT_R_X43Y64/INT_R.WW2END0->>IMUX18 INT_R_X43Y64/INT_R.WW2END0->>NL1BEG0 INT_R_X43Y64/INT_R.WW2END0->>SW2BEG0 INT_R_X45Y64/INT_R.SW2END0->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u_msg/TxMsgBuf[113] - 
wires: CLBLM_R_X43Y64/CLBLM_BYP4 CLBLM_R_X43Y64/CLBLM_LOGIC_OUTS12 CLBLM_R_X43Y64/CLBLM_M_A CLBLM_R_X43Y64/CLBLM_M_BX INT_R_X43Y64/BYP4 INT_R_X43Y64/BYP_ALT4 INT_R_X43Y64/FAN_ALT1 INT_R_X43Y64/FAN_BOUNCE1 INT_R_X43Y64/LOGIC_OUTS12 INT_R_X43Y64/NL1BEG_N3 
pips: CLBLM_R_X43Y64/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X43Y64/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X43Y64/INT_R.BYP_ALT4->>BYP4 INT_R_X43Y64/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X43Y64/INT_R.FAN_BOUNCE1->>BYP_ALT4 INT_R_X43Y64/INT_R.LOGIC_OUTS12->>NL1BEG_N3 INT_R_X43Y64/INT_R.NL1BEG_N3->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

TxMsgBuf[113]_i_2_n_0 - 
wires: CLBLM_R_X43Y64/CLBLM_IMUX8 CLBLM_R_X43Y64/CLBLM_LOGIC_OUTS22 CLBLM_R_X43Y64/CLBLM_M_A5 CLBLM_R_X43Y64/CLBLM_M_C CLBLM_R_X43Y64/CLBLM_M_CMUX INT_R_X43Y64/IMUX8 INT_R_X43Y64/LOGIC_OUTS22 
pips: CLBLM_R_X43Y64/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X43Y64/CLBLM_R.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_R_X43Y64/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X43Y64/INT_R.LOGIC_OUTS22->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[105] - 
wires: CLBLM_R_X43Y64/CLBLM_IMUX1 CLBLM_R_X43Y64/CLBLM_LOGIC_OUTS4 CLBLM_R_X43Y64/CLBLM_M_A3 CLBLM_R_X43Y64/CLBLM_M_AQ INT_R_X43Y64/IMUX1 INT_R_X43Y64/LOGIC_OUTS4 
pips: CLBLM_R_X43Y64/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X43Y64/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X43Y64/INT_R.LOGIC_OUTS4->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[114] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[106] - 
wires: CLBLM_R_X43Y62/CLBLM_LOGIC_OUTS4 CLBLM_R_X43Y62/CLBLM_M_AQ CLBLM_R_X43Y64/CLBLM_IMUX24 CLBLM_R_X43Y64/CLBLM_M_B5 INT_R_X43Y62/LOGIC_OUTS4 INT_R_X43Y62/NN2BEG0 INT_R_X43Y63/NN2A0 INT_R_X43Y63/NN2END_S2_0 INT_R_X43Y64/IMUX24 INT_R_X43Y64/NN2END0 
pips: CLBLM_R_X43Y62/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X43Y64/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_R_X43Y62/INT_R.LOGIC_OUTS4->>NN2BEG0 INT_R_X43Y64/INT_R.NN2END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

TxMsgBuf[114]_i_2_n_0 - 
wires: CLBLM_R_X43Y64/CLBLM_IMUX15 CLBLM_R_X43Y64/CLBLM_LOGIC_OUTS15 CLBLM_R_X43Y64/CLBLM_M_B1 CLBLM_R_X43Y64/CLBLM_M_D INT_R_X43Y64/IMUX15 INT_R_X43Y64/LOGIC_OUTS15 
pips: CLBLM_R_X43Y64/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X43Y64/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X43Y64/INT_R.LOGIC_OUTS15->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[115] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

TxMsgBuf[115]_i_2_n_0 - 
wires: CLBLM_R_X43Y63/CLBLM_IMUX12 CLBLM_R_X43Y63/CLBLM_LOGIC_OUTS20 CLBLM_R_X43Y63/CLBLM_M_AMUX CLBLM_R_X43Y63/CLBLM_M_B6 INT_R_X43Y63/IMUX12 INT_R_X43Y63/LOGIC_OUTS20 
pips: CLBLM_R_X43Y63/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X43Y63/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X43Y63/INT_R.LOGIC_OUTS20->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[107] - 
wires: CLBLM_R_X43Y62/CLBLM_LOGIC_OUTS5 CLBLM_R_X43Y62/CLBLM_M_BQ CLBLM_R_X43Y63/CLBLM_IMUX18 CLBLM_R_X43Y63/CLBLM_M_B2 INT_R_X43Y62/LOGIC_OUTS5 INT_R_X43Y62/NR1BEG1 INT_R_X43Y63/IMUX18 INT_R_X43Y63/NR1END1 
pips: CLBLM_R_X43Y62/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X43Y63/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 INT_R_X43Y62/INT_R.LOGIC_OUTS5->>NR1BEG1 INT_R_X43Y63/INT_R.NR1END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

TxMsgBuf[115]_i_3_n_0 - 
wires: CLBLL_L_X42Y60/CLBLL_LL_CMUX CLBLL_L_X42Y60/CLBLL_LOGIC_OUTS22 CLBLM_R_X43Y63/CLBLM_IMUX24 CLBLM_R_X43Y63/CLBLM_M_B5 INT_L_X42Y60/LOGIC_OUTS_L22 INT_L_X42Y60/NE2BEG0 INT_L_X42Y61/NE2A0 INT_R_X43Y60/NE2END_S3_0 INT_R_X43Y61/NE2END0 INT_R_X43Y61/NN2BEG0 INT_R_X43Y62/NN2A0 INT_R_X43Y62/NN2END_S2_0 INT_R_X43Y63/IMUX24 INT_R_X43Y63/NN2END0 
pips: CLBLL_L_X42Y60/CLBLL_L.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLM_R_X43Y63/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X42Y60/INT_L.LOGIC_OUTS_L22->>NE2BEG0 INT_R_X43Y61/INT_R.NE2END0->>NN2BEG0 INT_R_X43Y63/INT_R.NN2END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[116] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

TxMsgSize[2]_i_2_n_0 - 
wires: CLBLL_L_X42Y61/CLBLL_ER1BEG0 CLBLL_L_X42Y61/CLBLL_SW2A2 CLBLL_L_X42Y62/CLBLL_IMUX13 CLBLL_L_X42Y62/CLBLL_L_B6 CLBLL_L_X42Y63/CLBLL_IMUX0 CLBLL_L_X42Y63/CLBLL_L_A3 CLBLL_L_X42Y64/CLBLL_IMUX13 CLBLL_L_X42Y64/CLBLL_LOGIC_OUTS16 CLBLL_L_X42Y64/CLBLL_L_AMUX CLBLL_L_X42Y64/CLBLL_L_B6 CLBLM_R_X41Y61/CLBLM_ER1BEG0 CLBLM_R_X41Y61/CLBLM_SW2A2 CLBLM_R_X43Y60/CLBLM_IMUX24 CLBLM_R_X43Y60/CLBLM_M_B5 INT_L_X42Y60/SE2A0 INT_L_X42Y61/ER1END0 INT_L_X42Y61/SE2BEG0 INT_L_X42Y61/SW2A2 INT_L_X42Y62/BYP_ALT2 INT_L_X42Y62/BYP_BOUNCE2 INT_L_X42Y62/IMUX_L13 INT_L_X42Y62/SS2END2 INT_L_X42Y62/SW2BEG2 INT_L_X42Y63/BYP_BOUNCE_N3_2 INT_L_X42Y63/IMUX_L0 INT_L_X42Y63/SS2A2 INT_L_X42Y64/IMUX_L13 INT_L_X42Y64/LOGIC_OUTS_L16 INT_L_X42Y64/SS2BEG2 INT_R_X41Y60/ER1BEG_S0 INT_R_X41Y60/SR1END3 INT_R_X41Y61/ER1BEG0 INT_R_X41Y61/SR1BEG3 INT_R_X41Y61/SR1END_N3_3 INT_R_X41Y61/SW2END2 INT_R_X43Y60/IMUX24 INT_R_X43Y60/SE2END0 
pips: CLBLL_L_X42Y62/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X42Y63/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X42Y64/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X42Y64/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_R_X43Y60/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X42Y61/INT_L.ER1END0->>SE2BEG0 INT_L_X42Y62/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X42Y62/INT_L.SS2END2->>BYP_ALT2 INT_L_X42Y62/INT_L.SS2END2->>IMUX_L13 INT_L_X42Y62/INT_L.SS2END2->>SW2BEG2 INT_L_X42Y63/INT_L.BYP_BOUNCE_N3_2->>IMUX_L0 INT_L_X42Y64/INT_L.LOGIC_OUTS_L16->>IMUX_L13 INT_L_X42Y64/INT_L.LOGIC_OUTS_L16->>SS2BEG2 INT_R_X41Y60/INT_R.SR1END3->>ER1BEG_S0 INT_R_X41Y61/INT_R.SW2END2->>SR1BEG3 INT_R_X43Y60/INT_R.SE2END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

u_msg/TxMsgBuf_reg_n_0_[108] - 
wires: CLBLL_L_X42Y62/CLBLL_IMUX19 CLBLL_L_X42Y62/CLBLL_LOGIC_OUTS3 CLBLL_L_X42Y62/CLBLL_L_B2 CLBLL_L_X42Y62/CLBLL_L_DQ INT_L_X42Y62/FAN_ALT3 INT_L_X42Y62/FAN_BOUNCE3 INT_L_X42Y62/IMUX_L19 INT_L_X42Y62/LOGIC_OUTS_L3 
pips: CLBLL_L_X42Y62/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X42Y62/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 INT_L_X42Y62/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X42Y62/INT_L.FAN_BOUNCE3->>IMUX_L19 INT_L_X42Y62/INT_L.LOGIC_OUTS_L3->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[117] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[109] - 
wires: BRAM_INT_INTERFACE_L_X44Y63/INT_INTERFACE_NW2A2 BRAM_L_X44Y60/BRAM_NW2A2_3 CLBLL_R_X45Y62/CLBLL_LL_BQ CLBLL_R_X45Y62/CLBLL_LOGIC_OUTS5 CLBLM_R_X43Y63/CLBLM_IMUX35 CLBLM_R_X43Y63/CLBLM_M_C6 CLBLM_R_X43Y63/CLBLM_NW2A2 INT_L_X44Y62/NW2BEG2 INT_L_X44Y62/WR1END2 INT_L_X44Y63/NW2A2 INT_R_X43Y63/IMUX35 INT_R_X43Y63/NW2END2 INT_R_X45Y62/LOGIC_OUTS5 INT_R_X45Y62/WR1BEG2 
pips: CLBLL_R_X45Y62/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X43Y63/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X44Y62/INT_L.WR1END2->>NW2BEG2 INT_R_X43Y63/INT_R.NW2END2->>IMUX35 INT_R_X45Y62/INT_R.LOGIC_OUTS5->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[118] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[110] - 
wires: CLBLL_L_X42Y62/CLBLL_IMUX20 CLBLL_L_X42Y62/CLBLL_LOGIC_OUTS0 CLBLL_L_X42Y62/CLBLL_L_AQ CLBLL_L_X42Y62/CLBLL_L_C2 INT_L_X42Y62/BYP_ALT0 INT_L_X42Y62/BYP_BOUNCE0 INT_L_X42Y62/IMUX_L20 INT_L_X42Y62/LOGIC_OUTS_L0 
pips: CLBLL_L_X42Y62/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X42Y62/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X42Y62/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X42Y62/INT_L.BYP_BOUNCE0->>IMUX_L20 INT_L_X42Y62/INT_L.LOGIC_OUTS_L0->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[120] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_rdata[28] - 
wires: BRAM_INT_INTERFACE_L_X44Y63/INT_INTERFACE_WW2END1 BRAM_L_X44Y60/BRAM_WW2END1_3 CLBLL_L_X42Y63/CLBLL_IMUX23 CLBLL_L_X42Y63/CLBLL_IMUX45 CLBLL_L_X42Y63/CLBLL_IMUX6 CLBLL_L_X42Y63/CLBLL_LL_D2 CLBLL_L_X42Y63/CLBLL_L_A1 CLBLL_L_X42Y63/CLBLL_L_C3 CLBLL_R_X45Y61/CLBLL_LL_CQ CLBLL_R_X45Y61/CLBLL_LOGIC_OUTS6 CLBLM_R_X43Y63/CLBLM_WW2END1 INT_L_X42Y63/IMUX_L23 INT_L_X42Y63/IMUX_L45 INT_L_X42Y63/IMUX_L6 INT_L_X42Y63/WR1END3 INT_L_X44Y63/WW2A1 INT_R_X43Y63/WR1BEG3 INT_R_X43Y63/WW2END1 INT_R_X45Y61/LOGIC_OUTS6 INT_R_X45Y61/NN2BEG2 INT_R_X45Y62/NN2A2 INT_R_X45Y63/NN2END2 INT_R_X45Y63/WW2BEG1 
pips: CLBLL_L_X42Y63/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X42Y63/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X42Y63/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X45Y61/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X42Y63/INT_L.WR1END3->>IMUX_L23 INT_L_X42Y63/INT_L.WR1END3->>IMUX_L45 INT_L_X42Y63/INT_L.WR1END3->>IMUX_L6 INT_R_X43Y63/INT_R.WW2END1->>WR1BEG3 INT_R_X45Y61/INT_R.LOGIC_OUTS6->>NN2BEG2 INT_R_X45Y63/INT_R.NN2END2->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

TxMsgBuf[125]_i_2_n_0 - 
wires: CLBLL_L_X42Y63/CLBLL_IMUX13 CLBLL_L_X42Y63/CLBLL_IMUX5 CLBLL_L_X42Y63/CLBLL_LOGIC_OUTS10 CLBLL_L_X42Y63/CLBLL_L_A6 CLBLL_L_X42Y63/CLBLL_L_B6 CLBLL_L_X42Y63/CLBLL_L_C CLBLM_R_X43Y63/CLBLM_IMUX38 CLBLM_R_X43Y63/CLBLM_M_D3 INT_L_X42Y63/ER1BEG3 INT_L_X42Y63/IMUX_L13 INT_L_X42Y63/IMUX_L5 INT_L_X42Y63/LOGIC_OUTS_L10 INT_R_X43Y63/ER1END3 INT_R_X43Y63/IMUX38 INT_R_X43Y64/ER1END_N3_3 
pips: CLBLL_L_X42Y63/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X42Y63/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X42Y63/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLM_R_X43Y63/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X42Y63/INT_L.LOGIC_OUTS_L10->>ER1BEG3 INT_L_X42Y63/INT_L.LOGIC_OUTS_L10->>IMUX_L13 INT_L_X42Y63/INT_L.LOGIC_OUTS_L10->>IMUX_L5 INT_R_X43Y63/INT_R.ER1END3->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u_msg/TxMsgBuf[18] - 
wires: CLBLL_L_X42Y61/CLBLL_LOGIC_OUTS19 CLBLL_L_X42Y61/CLBLL_L_DMUX CLBLL_L_X42Y63/CLBLL_IMUX9 CLBLL_L_X42Y63/CLBLL_L_A5 CLBLL_L_X42Y63/CLBLL_NW2A0 CLBLM_R_X41Y63/CLBLM_BYP3 CLBLM_R_X41Y63/CLBLM_M_CX CLBLM_R_X41Y63/CLBLM_NW2A0 INT_L_X42Y61/LOGIC_OUTS_L19 INT_L_X42Y61/NL1BEG0 INT_L_X42Y61/NL1END_S3_0 INT_L_X42Y62/NL1END0 INT_L_X42Y62/NR1BEG0 INT_L_X42Y62/NW2BEG0 INT_L_X42Y63/IMUX_L9 INT_L_X42Y63/NR1END0 INT_L_X42Y63/NW2A0 INT_R_X41Y62/NW2END_S0_0 INT_R_X41Y63/BYP3 INT_R_X41Y63/BYP_ALT3 INT_R_X41Y63/NL1BEG_N3 INT_R_X41Y63/NW2END0 
pips: CLBLL_L_X42Y61/CLBLL_L.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLL_L_X42Y63/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_R_X41Y63/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX INT_L_X42Y61/INT_L.LOGIC_OUTS_L19->>NL1BEG0 INT_L_X42Y62/INT_L.NL1END0->>NR1BEG0 INT_L_X42Y62/INT_L.NL1END0->>NW2BEG0 INT_L_X42Y63/INT_L.NR1END0->>IMUX_L9 INT_R_X41Y63/INT_R.BYP_ALT3->>BYP3 INT_R_X41Y63/INT_R.NL1BEG_N3->>BYP_ALT3 INT_R_X41Y63/INT_R.NW2END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_msg/TxMsgBuf_reg_n_0_[112] - 
wires: CLBLL_L_X42Y63/CLBLL_IMUX10 CLBLL_L_X42Y63/CLBLL_L_A4 CLBLM_R_X43Y63/CLBLM_LOGIC_OUTS0 CLBLM_R_X43Y63/CLBLM_L_AQ INT_L_X42Y63/IMUX_L10 INT_L_X42Y63/WR1END1 INT_R_X43Y63/LOGIC_OUTS0 INT_R_X43Y63/WR1BEG1 
pips: CLBLL_L_X42Y63/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_R_X43Y63/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X42Y63/INT_L.WR1END1->>IMUX_L10 INT_R_X43Y63/INT_R.LOGIC_OUTS0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[121] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[113] - 
wires: CLBLL_L_X42Y63/CLBLL_IMUX2 CLBLL_L_X42Y63/CLBLL_LL_A2 CLBLM_R_X43Y64/CLBLM_LOGIC_OUTS21 CLBLM_R_X43Y64/CLBLM_M_BMUX INT_L_X42Y63/IMUX_L2 INT_L_X42Y63/SR1BEG_S0 INT_L_X42Y63/SW2END3 INT_L_X42Y64/SW2END_N0_3 INT_R_X43Y63/SW2A3 INT_R_X43Y64/LOGIC_OUTS21 INT_R_X43Y64/SW2BEG3 
pips: CLBLL_L_X42Y63/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_R_X43Y64/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X42Y63/INT_L.SR1BEG_S0->>IMUX_L2 INT_L_X42Y63/INT_L.SW2END3->>SR1BEG_S0 INT_R_X43Y64/INT_R.LOGIC_OUTS21->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_rdata[30] - 
wires: BRAM_INT_INTERFACE_L_X44Y61/INT_INTERFACE_WW4C2 BRAM_L_X44Y60/BRAM_WW4C2_1 CLBLL_L_X42Y63/CLBLL_IMUX1 CLBLL_L_X42Y63/CLBLL_IMUX21 CLBLL_L_X42Y63/CLBLL_IMUX28 CLBLL_L_X42Y63/CLBLL_IMUX44 CLBLL_L_X42Y63/CLBLL_LL_A3 CLBLL_L_X42Y63/CLBLL_LL_C4 CLBLL_L_X42Y63/CLBLL_LL_D4 CLBLL_L_X42Y63/CLBLL_L_C4 CLBLL_R_X45Y61/CLBLL_WW4A2 CLBLM_L_X46Y61/CLBLM_LOGIC_OUTS6 CLBLM_L_X46Y61/CLBLM_M_CQ CLBLM_L_X46Y61/CLBLM_WW4A2 CLBLM_R_X43Y61/CLBLM_WW4C2 INT_L_X42Y61/NN2BEG2 INT_L_X42Y61/WW4END2 INT_L_X42Y62/NN2A2 INT_L_X42Y63/FAN_ALT5 INT_L_X42Y63/FAN_BOUNCE5 INT_L_X42Y63/IMUX_L1 INT_L_X42Y63/IMUX_L21 INT_L_X42Y63/IMUX_L28 INT_L_X42Y63/IMUX_L44 INT_L_X42Y63/NN2END2 INT_L_X44Y61/WW4B2 INT_L_X46Y61/LOGIC_OUTS_L6 INT_L_X46Y61/WW4BEG2 INT_R_X43Y61/WW4C2 INT_R_X45Y61/WW4A2 VBRK_X113Y64/VBRK_WW4A2 
pips: CLBLL_L_X42Y63/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X42Y63/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X42Y63/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X42Y63/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLM_L_X46Y61/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X42Y61/INT_L.WW4END2->>NN2BEG2 INT_L_X42Y63/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X42Y63/INT_L.FAN_BOUNCE5->>IMUX_L1 INT_L_X42Y63/INT_L.NN2END2->>FAN_ALT5 INT_L_X42Y63/INT_L.NN2END2->>IMUX_L21 INT_L_X42Y63/INT_L.NN2END2->>IMUX_L28 INT_L_X42Y63/INT_L.NN2END2->>IMUX_L44 INT_L_X46Y61/INT_L.LOGIC_OUTS_L6->>WW4BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

TxMsgBuf[121]_i_2_n_0 - 
wires: CLBLL_L_X42Y63/CLBLL_IMUX7 CLBLL_L_X42Y63/CLBLL_LL_A1 CLBLL_L_X42Y63/CLBLL_LL_D CLBLL_L_X42Y63/CLBLL_LOGIC_OUTS15 INT_L_X42Y63/IMUX_L7 INT_L_X42Y63/LOGIC_OUTS_L15 
pips: CLBLL_L_X42Y63/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X42Y63/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X42Y63/INT_L.LOGIC_OUTS_L15->>IMUX_L7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_rdata[29] - 
wires: BRAM_INT_INTERFACE_L_X44Y61/INT_INTERFACE_WW4C1 BRAM_L_X44Y60/BRAM_WW4C1_1 CLBLL_L_X42Y62/CLBLL_NW2A1 CLBLL_L_X42Y63/CLBLL_IMUX32 CLBLL_L_X42Y63/CLBLL_IMUX33 CLBLL_L_X42Y63/CLBLL_IMUX40 CLBLL_L_X42Y63/CLBLL_IMUX8 CLBLL_L_X42Y63/CLBLL_LL_A5 CLBLL_L_X42Y63/CLBLL_LL_C1 CLBLL_L_X42Y63/CLBLL_LL_D1 CLBLL_L_X42Y63/CLBLL_L_C1 CLBLL_L_X42Y63/CLBLL_NE2A1 CLBLL_R_X45Y61/CLBLL_WW4A1 CLBLM_L_X46Y61/CLBLM_LOGIC_OUTS5 CLBLM_L_X46Y61/CLBLM_M_BQ CLBLM_L_X46Y61/CLBLM_WW4A1 CLBLM_R_X41Y62/CLBLM_NW2A1 CLBLM_R_X41Y63/CLBLM_NE2A1 CLBLM_R_X43Y61/CLBLM_WW4C1 INT_L_X42Y61/NW2BEG1 INT_L_X42Y61/WW4END1 INT_L_X42Y62/FAN_BOUNCE_S3_2 INT_L_X42Y62/NW2A1 INT_L_X42Y63/FAN_ALT2 INT_L_X42Y63/FAN_BOUNCE2 INT_L_X42Y63/IMUX_L32 INT_L_X42Y63/IMUX_L33 INT_L_X42Y63/IMUX_L40 INT_L_X42Y63/IMUX_L8 INT_L_X42Y63/NE2END1 INT_L_X44Y61/WW4B1 INT_L_X46Y61/LOGIC_OUTS_L5 INT_L_X46Y61/WW4BEG1 INT_R_X41Y62/NE2BEG1 INT_R_X41Y62/NW2END1 INT_R_X41Y63/NE2A1 INT_R_X43Y61/WW4C1 INT_R_X45Y61/WW4A1 VBRK_X113Y64/VBRK_WW4A1 
pips: CLBLL_L_X42Y63/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X42Y63/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X42Y63/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X42Y63/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_L_X46Y61/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X42Y61/INT_L.WW4END1->>NW2BEG1 INT_L_X42Y63/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X42Y63/INT_L.FAN_BOUNCE2->>IMUX_L32 INT_L_X42Y63/INT_L.FAN_BOUNCE2->>IMUX_L40 INT_L_X42Y63/INT_L.FAN_BOUNCE2->>IMUX_L8 INT_L_X42Y63/INT_L.NE2END1->>FAN_ALT2 INT_L_X42Y63/INT_L.NE2END1->>IMUX_L33 INT_L_X46Y61/INT_L.LOGIC_OUTS_L5->>WW4BEG1 INT_R_X41Y62/INT_R.NW2END1->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

reg_rdata[31] - 
wires: BRAM_INT_INTERFACE_L_X44Y63/INT_INTERFACE_WW2A0 BRAM_L_X44Y60/BRAM_WW2A0_3 CLBLL_L_X42Y63/CLBLL_IMUX17 CLBLL_L_X42Y63/CLBLL_IMUX22 CLBLL_L_X42Y63/CLBLL_IMUX30 CLBLL_L_X42Y63/CLBLL_IMUX38 CLBLL_L_X42Y63/CLBLL_LL_B3 CLBLL_L_X42Y63/CLBLL_LL_C3 CLBLL_L_X42Y63/CLBLL_LL_D3 CLBLL_L_X42Y63/CLBLL_L_C5 CLBLL_R_X45Y63/CLBLL_LL_BQ CLBLL_R_X45Y63/CLBLL_LOGIC_OUTS5 CLBLM_R_X43Y63/CLBLM_WW2A0 INT_L_X42Y63/BYP_ALT4 INT_L_X42Y63/BYP_BOUNCE4 INT_L_X42Y63/IMUX_L17 INT_L_X42Y63/IMUX_L22 INT_L_X42Y63/IMUX_L30 INT_L_X42Y63/IMUX_L38 INT_L_X42Y63/WW2END0 INT_L_X44Y63/WL1END0 INT_L_X44Y63/WW2BEG0 INT_R_X43Y63/WW2A0 INT_R_X45Y63/LOGIC_OUTS5 INT_R_X45Y63/WL1BEG0 
pips: CLBLL_L_X42Y63/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X42Y63/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X42Y63/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X42Y63/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X45Y63/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X42Y63/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X42Y63/INT_L.BYP_BOUNCE4->>IMUX_L22 INT_L_X42Y63/INT_L.BYP_BOUNCE4->>IMUX_L30 INT_L_X42Y63/INT_L.BYP_BOUNCE4->>IMUX_L38 INT_L_X42Y63/INT_L.WW2END0->>BYP_ALT4 INT_L_X42Y63/INT_L.WW2END0->>IMUX_L17 INT_L_X44Y63/INT_L.WL1END0->>WW2BEG0 INT_R_X45Y63/INT_R.LOGIC_OUTS5->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

u_msg/TxMsgBuf[122] - 
wires: CLBLL_L_X42Y64/CLBLL_LOGIC_OUTS8 CLBLL_L_X42Y64/CLBLL_L_A CLBLL_L_X42Y65/CLBLL_NW2A0 CLBLM_R_X41Y65/CLBLM_BYP0 CLBLM_R_X41Y65/CLBLM_L_AX CLBLM_R_X41Y65/CLBLM_NW2A0 INT_L_X42Y64/LOGIC_OUTS_L8 INT_L_X42Y64/NW2BEG0 INT_L_X42Y65/NW2A0 INT_R_X41Y64/NW2END_S0_0 INT_R_X41Y65/BYP0 INT_R_X41Y65/BYP_ALT0 INT_R_X41Y65/NW2END0 
pips: CLBLL_L_X42Y64/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_R_X41Y65/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX INT_L_X42Y64/INT_L.LOGIC_OUTS_L8->>NW2BEG0 INT_R_X41Y65/INT_R.BYP_ALT0->>BYP0 INT_R_X41Y65/INT_R.NW2END0->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

TxMsgBuf[122]_i_2_n_0 - 
wires: CLBLL_L_X42Y63/CLBLL_LOGIC_OUTS18 CLBLL_L_X42Y63/CLBLL_L_CMUX CLBLL_L_X42Y64/CLBLL_IMUX9 CLBLL_L_X42Y64/CLBLL_L_A5 INT_L_X42Y63/LOGIC_OUTS_L18 INT_L_X42Y63/NR1BEG0 INT_L_X42Y64/IMUX_L9 INT_L_X42Y64/NR1END0 
pips: CLBLL_L_X42Y63/CLBLL_L.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLL_L_X42Y64/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 INT_L_X42Y63/INT_L.LOGIC_OUTS_L18->>NR1BEG0 INT_L_X42Y64/INT_L.NR1END0->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[114] - 
wires: CLBLL_L_X42Y64/CLBLL_IMUX10 CLBLL_L_X42Y64/CLBLL_L_A4 CLBLM_R_X43Y64/CLBLM_LOGIC_OUTS5 CLBLM_R_X43Y64/CLBLM_M_BQ INT_L_X42Y64/IMUX_L10 INT_L_X42Y64/WL1END0 INT_R_X43Y64/LOGIC_OUTS5 INT_R_X43Y64/WL1BEG0 
pips: CLBLL_L_X42Y64/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_R_X43Y64/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X42Y64/INT_L.WL1END0->>IMUX_L10 INT_R_X43Y64/INT_R.LOGIC_OUTS5->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[123] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[115] - 
wires: CLBLL_L_X42Y63/CLBLL_IMUX12 CLBLL_L_X42Y63/CLBLL_LL_B6 CLBLM_R_X43Y63/CLBLM_LOGIC_OUTS5 CLBLM_R_X43Y63/CLBLM_M_BQ INT_L_X42Y63/IMUX_L12 INT_L_X42Y63/WR1END2 INT_R_X43Y63/LOGIC_OUTS5 INT_R_X43Y63/WR1BEG2 
pips: CLBLL_L_X42Y63/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLM_R_X43Y63/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X42Y63/INT_L.WR1END2->>IMUX_L12 INT_R_X43Y63/INT_R.LOGIC_OUTS5->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

TxMsgBuf[123]_i_2_n_0 - 
wires: CLBLL_L_X42Y63/CLBLL_IMUX27 CLBLL_L_X42Y63/CLBLL_LL_B4 CLBLL_L_X42Y63/CLBLL_LL_DMUX CLBLL_L_X42Y63/CLBLL_LOGIC_OUTS23 INT_L_X42Y63/IMUX_L27 INT_L_X42Y63/LOGIC_OUTS_L23 
pips: CLBLL_L_X42Y63/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X42Y63/CLBLL_L.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 INT_L_X42Y63/INT_L.LOGIC_OUTS_L23->>IMUX_L27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[124] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[116] - 
wires: CLBLL_L_X42Y62/CLBLL_LOGIC_OUTS1 CLBLL_L_X42Y62/CLBLL_L_BQ CLBLL_L_X42Y63/CLBLL_IMUX26 CLBLL_L_X42Y63/CLBLL_L_B4 INT_L_X42Y62/LOGIC_OUTS_L1 INT_L_X42Y62/NR1BEG1 INT_L_X42Y63/IMUX_L26 INT_L_X42Y63/NR1END1 
pips: CLBLL_L_X42Y62/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_L_X42Y63/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 INT_L_X42Y62/INT_L.LOGIC_OUTS_L1->>NR1BEG1 INT_L_X42Y63/INT_L.NR1END1->>IMUX_L26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[125] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[117] - 
wires: CLBLM_R_X43Y63/CLBLM_IMUX45 CLBLM_R_X43Y63/CLBLM_LOGIC_OUTS6 CLBLM_R_X43Y63/CLBLM_M_CQ CLBLM_R_X43Y63/CLBLM_M_D2 INT_R_X43Y63/IMUX45 INT_R_X43Y63/LOGIC_OUTS6 
pips: CLBLM_R_X43Y63/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X43Y63/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_R_X43Y63/INT_R.LOGIC_OUTS6->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[126] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[118] - 
wires: CLBLL_L_X42Y62/CLBLL_LOGIC_OUTS2 CLBLL_L_X42Y62/CLBLL_L_CQ CLBLL_L_X42Y63/CLBLL_IMUX31 CLBLL_L_X42Y63/CLBLL_LL_C5 INT_L_X42Y62/LOGIC_OUTS_L2 INT_L_X42Y62/NL1BEG1 INT_L_X42Y63/BYP_ALT1 INT_L_X42Y63/BYP_BOUNCE1 INT_L_X42Y63/GFAN1 INT_L_X42Y63/IMUX_L31 INT_L_X42Y63/NL1END1 
pips: CLBLL_L_X42Y62/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLL_L_X42Y63/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 INT_L_X42Y62/INT_L.LOGIC_OUTS_L2->>NL1BEG1 INT_L_X42Y63/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X42Y63/INT_L.BYP_BOUNCE1->>GFAN1 INT_L_X42Y63/INT_L.GFAN1->>IMUX_L31 INT_L_X42Y63/INT_L.NL1END1->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

TxMsgBuf[13]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[5] - 
wires: CLBLL_L_X40Y63/CLBLL_IMUX7 CLBLL_L_X40Y63/CLBLL_LL_A1 CLBLL_L_X40Y64/CLBLL_LL_AMUX CLBLL_L_X40Y64/CLBLL_LOGIC_OUTS20 INT_L_X40Y63/IMUX_L7 INT_L_X40Y63/SR1END3 INT_L_X40Y64/LOGIC_OUTS_L20 INT_L_X40Y64/SR1BEG3 INT_L_X40Y64/SR1END_N3_3 
pips: CLBLL_L_X40Y63/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X40Y64/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X40Y63/INT_L.SR1END3->>IMUX_L7 INT_L_X40Y64/INT_L.LOGIC_OUTS_L20->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

TxMsgBuf[17]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[30] - 
wires: CLBLM_R_X41Y62/CLBLM_LOGIC_OUTS4 CLBLM_R_X41Y62/CLBLM_M_AQ CLBLM_R_X41Y63/CLBLM_IMUX1 CLBLM_R_X41Y63/CLBLM_M_A3 INT_R_X41Y62/LOGIC_OUTS4 INT_R_X41Y62/NR1BEG0 INT_R_X41Y63/IMUX1 INT_R_X41Y63/NR1END0 
pips: CLBLM_R_X41Y62/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X41Y63/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_R_X41Y62/INT_R.LOGIC_OUTS4->>NR1BEG0 INT_R_X41Y63/INT_R.NR1END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_msg/TxMsgBuf[20] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[22] - 
wires: CLBLM_R_X41Y62/CLBLM_IMUX7 CLBLM_R_X41Y62/CLBLM_M_A1 CLBLM_R_X41Y63/CLBLM_IMUX18 CLBLM_R_X41Y63/CLBLM_LOGIC_OUTS7 CLBLM_R_X41Y63/CLBLM_M_B2 CLBLM_R_X41Y63/CLBLM_M_DQ INT_R_X41Y62/IMUX7 INT_R_X41Y62/SL1END3 INT_R_X41Y63/IMUX18 INT_R_X41Y63/LOGIC_OUTS7 INT_R_X41Y63/SL1BEG3 INT_R_X41Y63/SR1BEG_S0 
pips: CLBLM_R_X41Y62/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y63/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y63/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_R_X41Y62/INT_R.SL1END3->>IMUX7 INT_R_X41Y63/INT_R.LOGIC_OUTS7->>SL1BEG3 INT_R_X41Y63/INT_R.LOGIC_OUTS7->>SR1BEG_S0 INT_R_X41Y63/INT_R.SR1BEG_S0->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_msg/TxMsgBuf[1] - 
wires: CLBLL_L_X42Y65/CLBLL_SW2A2 CLBLL_L_X42Y66/CLBLL_LL_AMUX CLBLL_L_X42Y66/CLBLL_LOGIC_OUTS20 CLBLM_R_X41Y63/CLBLM_BYP6 CLBLM_R_X41Y63/CLBLM_M_DX CLBLM_R_X41Y65/CLBLM_SW2A2 INT_L_X42Y65/SW2A2 INT_L_X42Y66/LOGIC_OUTS_L20 INT_L_X42Y66/SW2BEG2 INT_R_X41Y63/BYP6 INT_R_X41Y63/BYP_ALT6 INT_R_X41Y63/SL1END3 INT_R_X41Y64/SL1BEG3 INT_R_X41Y64/SR1END3 INT_R_X41Y65/SR1BEG3 INT_R_X41Y65/SR1END_N3_3 INT_R_X41Y65/SW2END2 
pips: CLBLL_L_X42Y66/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_R_X41Y63/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX INT_L_X42Y66/INT_L.LOGIC_OUTS_L20->>SW2BEG2 INT_R_X41Y63/INT_R.BYP_ALT6->>BYP6 INT_R_X41Y63/INT_R.SL1END3->>BYP_ALT6 INT_R_X41Y64/INT_R.SR1END3->>SL1BEG3 INT_R_X41Y65/INT_R.SW2END2->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[24] - 
wires: BRAM_INT_INTERFACE_L_X44Y64/INT_INTERFACE_EE2BEG2 BRAM_L_X44Y60/BRAM_EE2BEG2_4 CLBLL_L_X42Y64/CLBLL_SW2A1 CLBLL_R_X45Y65/CLBLL_NE2A2 CLBLM_L_X46Y65/CLBLM_NE2A2 CLBLM_L_X46Y66/CLBLM_IMUX18 CLBLM_L_X46Y66/CLBLM_IMUX33 CLBLM_L_X46Y66/CLBLM_L_C1 CLBLM_L_X46Y66/CLBLM_M_B2 CLBLM_R_X41Y64/CLBLM_BYP5 CLBLM_R_X41Y64/CLBLM_L_BX CLBLM_R_X41Y64/CLBLM_SW2A1 CLBLM_R_X43Y64/CLBLM_EE2BEG2 CLBLM_R_X43Y64/CLBLM_LOGIC_OUTS20 CLBLM_R_X43Y64/CLBLM_M_AMUX INT_L_X42Y64/SW2A1 INT_L_X42Y65/NW2END2 INT_L_X42Y65/SW2BEG1 INT_L_X44Y64/EE2A2 INT_L_X46Y65/NE2END2 INT_L_X46Y65/NL1BEG1 INT_L_X46Y66/IMUX_L18 INT_L_X46Y66/IMUX_L33 INT_L_X46Y66/NL1END1 INT_R_X41Y64/BYP5 INT_R_X41Y64/BYP_ALT5 INT_R_X41Y64/SW2END1 INT_R_X43Y64/EE2BEG2 INT_R_X43Y64/LOGIC_OUTS20 INT_R_X43Y64/NW2BEG2 INT_R_X43Y65/NW2A2 INT_R_X45Y64/EE2END2 INT_R_X45Y64/NE2BEG2 INT_R_X45Y65/NE2A2 VBRK_X113Y68/VBRK_NE2A2 
pips: CLBLM_L_X46Y66/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X46Y66/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X41Y64/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X43Y64/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X42Y65/INT_L.NW2END2->>SW2BEG1 INT_L_X46Y65/INT_L.NE2END2->>NL1BEG1 INT_L_X46Y66/INT_L.NL1END1->>IMUX_L18 INT_L_X46Y66/INT_L.NL1END1->>IMUX_L33 INT_R_X41Y64/INT_R.BYP_ALT5->>BYP5 INT_R_X41Y64/INT_R.SW2END1->>BYP_ALT5 INT_R_X43Y64/INT_R.LOGIC_OUTS20->>EE2BEG2 INT_R_X43Y64/INT_R.LOGIC_OUTS20->>NW2BEG2 INT_R_X45Y64/INT_R.EE2END2->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

TxMsgBuf[25]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[17] - 
wires: CLBLL_L_X40Y63/CLBLL_IMUX10 CLBLL_L_X40Y63/CLBLL_L_A4 CLBLM_R_X41Y63/CLBLM_LOGIC_OUTS4 CLBLM_R_X41Y63/CLBLM_M_AQ INT_L_X40Y63/IMUX_L10 INT_L_X40Y63/WR1END1 INT_R_X41Y63/LOGIC_OUTS4 INT_R_X41Y63/WR1BEG1 
pips: CLBLL_L_X40Y63/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_R_X41Y63/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X40Y63/INT_L.WR1END1->>IMUX_L10 INT_R_X41Y63/INT_R.LOGIC_OUTS4->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

TxMsgBuf[26]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[18] - 
wires: CLBLL_L_X40Y63/CLBLL_IMUX14 CLBLL_L_X40Y63/CLBLL_L_B1 CLBLM_R_X41Y63/CLBLM_LOGIC_OUTS6 CLBLM_R_X41Y63/CLBLM_M_CQ INT_L_X40Y63/IMUX_L14 INT_L_X40Y63/WR1END3 INT_R_X41Y63/LOGIC_OUTS6 INT_R_X41Y63/WR1BEG3 
pips: CLBLL_L_X40Y63/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLM_R_X41Y63/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X40Y63/INT_L.WR1END3->>IMUX_L14 INT_R_X41Y63/INT_R.LOGIC_OUTS6->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

TxMsgBuf[28]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[20] - 
wires: CLBLL_L_X40Y63/CLBLL_IMUX25 CLBLL_L_X40Y63/CLBLL_L_B5 CLBLM_R_X41Y63/CLBLM_LOGIC_OUTS5 CLBLM_R_X41Y63/CLBLM_M_BQ INT_L_X40Y63/IMUX_L25 INT_L_X40Y63/WL1END0 INT_R_X41Y63/LOGIC_OUTS5 INT_R_X41Y63/WL1BEG0 
pips: CLBLL_L_X40Y63/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLM_R_X41Y63/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X40Y63/INT_L.WL1END0->>IMUX_L25 INT_R_X41Y63/INT_R.LOGIC_OUTS5->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[30] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[32] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[24] - 
wires: CLBLL_L_X40Y64/CLBLL_IMUX9 CLBLL_L_X40Y64/CLBLL_L_A5 CLBLM_R_X41Y64/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y64/CLBLM_L_BQ INT_L_X40Y64/IMUX_L9 INT_L_X40Y64/WL1END0 INT_R_X41Y64/LOGIC_OUTS1 INT_R_X41Y64/WL1BEG0 
pips: CLBLL_L_X40Y64/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_R_X41Y64/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X40Y64/INT_L.WL1END0->>IMUX_L9 INT_R_X41Y64/INT_R.LOGIC_OUTS1->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

TxMsgBuf[33]_i_1_n_0 - 
wires: CLBLL_L_X40Y63/CLBLL_CTRL0 CLBLL_L_X40Y63/CLBLL_LOGIC_OUTS10 CLBLL_L_X40Y63/CLBLL_L_C CLBLL_L_X40Y63/CLBLL_L_SR INT_L_X40Y61/NR1BEG2 INT_L_X40Y61/SS2END2 INT_L_X40Y62/NR1BEG2 INT_L_X40Y62/NR1END2 INT_L_X40Y62/SS2A2 INT_L_X40Y63/CTRL_L0 INT_L_X40Y63/LOGIC_OUTS_L10 INT_L_X40Y63/NR1END2 INT_L_X40Y63/SS2BEG2 
pips: CLBLL_L_X40Y63/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_L_X40Y63/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_L_X40Y61/INT_L.SS2END2->>NR1BEG2 INT_L_X40Y62/INT_L.NR1END2->>NR1BEG2 INT_L_X40Y63/INT_L.LOGIC_OUTS_L10->>SS2BEG2 INT_L_X40Y63/INT_L.NR1END2->>CTRL_L0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

TxMsgBuf[54]_i_1_n_0 - 
wires: CLBLL_L_X40Y62/CLBLL_FAN6 CLBLL_L_X40Y62/CLBLL_FAN7 CLBLL_L_X40Y62/CLBLL_IMUX12 CLBLL_L_X40Y62/CLBLL_LL_B6 CLBLL_L_X40Y62/CLBLL_LL_CE CLBLL_L_X40Y62/CLBLL_L_CE CLBLL_L_X40Y63/CLBLL_FAN6 CLBLL_L_X40Y63/CLBLL_FAN7 CLBLL_L_X40Y63/CLBLL_IMUX34 CLBLL_L_X40Y63/CLBLL_LL_CE CLBLL_L_X40Y63/CLBLL_L_C6 CLBLL_L_X40Y63/CLBLL_L_CE CLBLL_L_X40Y64/CLBLL_FAN6 CLBLL_L_X40Y64/CLBLL_FAN7 CLBLL_L_X40Y64/CLBLL_LL_CE CLBLL_L_X40Y64/CLBLL_L_CE CLBLL_L_X42Y66/CLBLL_LL_D CLBLL_L_X42Y66/CLBLL_LOGIC_OUTS15 CLBLL_L_X42Y66/CLBLL_WL1END2 CLBLM_R_X41Y62/CLBLM_FAN7 CLBLM_R_X41Y62/CLBLM_M_CE CLBLM_R_X41Y63/CLBLM_FAN6 CLBLM_R_X41Y63/CLBLM_FAN7 CLBLM_R_X41Y63/CLBLM_IMUX0 CLBLM_R_X41Y63/CLBLM_L_A3 CLBLM_R_X41Y63/CLBLM_L_CE CLBLM_R_X41Y63/CLBLM_M_CE CLBLM_R_X41Y64/CLBLM_FAN6 CLBLM_R_X41Y64/CLBLM_FAN7 CLBLM_R_X41Y64/CLBLM_L_CE CLBLM_R_X41Y64/CLBLM_M_CE CLBLM_R_X41Y66/CLBLM_WL1END2 INT_L_X40Y62/FAN_ALT6 INT_L_X40Y62/FAN_ALT7 INT_L_X40Y62/FAN_BOUNCE7 INT_L_X40Y62/FAN_L6 INT_L_X40Y62/FAN_L7 INT_L_X40Y62/IMUX_L12 INT_L_X40Y62/SE2A2 INT_L_X40Y62/SL1END2 INT_L_X40Y63/FAN_ALT6 INT_L_X40Y63/FAN_ALT7 INT_L_X40Y63/FAN_BOUNCE7 INT_L_X40Y63/FAN_L6 INT_L_X40Y63/FAN_L7 INT_L_X40Y63/IMUX_L34 INT_L_X40Y63/SE2BEG2 INT_L_X40Y63/SL1BEG2 INT_L_X40Y63/SL1END2 INT_L_X40Y64/FAN_ALT6 INT_L_X40Y64/FAN_ALT7 INT_L_X40Y64/FAN_BOUNCE7 INT_L_X40Y64/FAN_L6 INT_L_X40Y64/FAN_L7 INT_L_X40Y64/SE2A2 INT_L_X40Y64/SL1BEG2 INT_L_X40Y64/SL1END2 INT_L_X40Y65/SE2BEG2 INT_L_X40Y65/SL1BEG2 INT_L_X40Y65/SW2END2 INT_L_X42Y66/LOGIC_OUTS_L15 INT_L_X42Y66/WL1BEG2 INT_R_X41Y62/FAN7 INT_R_X41Y62/FAN_ALT7 INT_R_X41Y62/SE2END2 INT_R_X41Y63/FAN6 INT_R_X41Y63/FAN7 INT_R_X41Y63/FAN_ALT6 INT_R_X41Y63/FAN_ALT7 INT_R_X41Y63/FAN_BOUNCE7 INT_R_X41Y63/IMUX0 INT_R_X41Y63/SL1END2 INT_R_X41Y64/FAN6 INT_R_X41Y64/FAN7 INT_R_X41Y64/FAN_ALT6 INT_R_X41Y64/FAN_ALT7 INT_R_X41Y64/FAN_BOUNCE7 INT_R_X41Y64/SE2END2 INT_R_X41Y64/SL1BEG2 INT_R_X41Y65/SW2A2 INT_R_X41Y66/SW2BEG2 INT_R_X41Y66/WL1END2 
pips: CLBLL_L_X40Y62/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X40Y62/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X40Y62/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X40Y63/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X40Y63/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X40Y63/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X40Y64/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X40Y64/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X42Y66/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLM_R_X41Y62/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y63/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X41Y63/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y63/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X41Y64/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X41Y64/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X40Y62/INT_L.FAN_ALT6->>FAN_L6 INT_L_X40Y62/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X40Y62/INT_L.FAN_ALT7->>FAN_L7 INT_L_X40Y62/INT_L.FAN_BOUNCE7->>FAN_ALT6 INT_L_X40Y62/INT_L.SL1END2->>FAN_ALT7 INT_L_X40Y62/INT_L.SL1END2->>IMUX_L12 INT_L_X40Y63/INT_L.FAN_ALT6->>FAN_L6 INT_L_X40Y63/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X40Y63/INT_L.FAN_ALT7->>FAN_L7 INT_L_X40Y63/INT_L.FAN_BOUNCE7->>FAN_ALT6 INT_L_X40Y63/INT_L.FAN_BOUNCE7->>IMUX_L34 INT_L_X40Y63/INT_L.SL1END2->>FAN_ALT7 INT_L_X40Y63/INT_L.SL1END2->>SE2BEG2 INT_L_X40Y63/INT_L.SL1END2->>SL1BEG2 INT_L_X40Y64/INT_L.FAN_ALT6->>FAN_L6 INT_L_X40Y64/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X40Y64/INT_L.FAN_ALT7->>FAN_L7 INT_L_X40Y64/INT_L.FAN_BOUNCE7->>FAN_ALT6 INT_L_X40Y64/INT_L.SL1END2->>FAN_ALT7 INT_L_X40Y64/INT_L.SL1END2->>SL1BEG2 INT_L_X40Y65/INT_L.SW2END2->>SE2BEG2 INT_L_X40Y65/INT_L.SW2END2->>SL1BEG2 INT_L_X42Y66/INT_L.LOGIC_OUTS_L15->>WL1BEG2 INT_R_X41Y62/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y62/INT_R.SE2END2->>FAN_ALT7 INT_R_X41Y63/INT_R.FAN_ALT6->>FAN6 INT_R_X41Y63/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y63/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X41Y63/INT_R.FAN_BOUNCE7->>FAN_ALT6 INT_R_X41Y63/INT_R.FAN_BOUNCE7->>IMUX0 INT_R_X41Y63/INT_R.SL1END2->>FAN_ALT7 INT_R_X41Y64/INT_R.FAN_ALT6->>FAN6 INT_R_X41Y64/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y64/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X41Y64/INT_R.FAN_BOUNCE7->>FAN_ALT6 INT_R_X41Y64/INT_R.SE2END2->>FAN_ALT7 INT_R_X41Y64/INT_R.SE2END2->>SL1BEG2 INT_R_X41Y66/INT_R.WL1END2->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 38, 

TxMsgBuf[33]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[25] - 
wires: CLBLL_L_X40Y63/CLBLL_IMUX0 CLBLL_L_X40Y63/CLBLL_IMUX8 CLBLL_L_X40Y63/CLBLL_LL_A5 CLBLL_L_X40Y63/CLBLL_LOGIC_OUTS0 CLBLL_L_X40Y63/CLBLL_L_A3 CLBLL_L_X40Y63/CLBLL_L_AQ INT_L_X40Y63/IMUX_L0 INT_L_X40Y63/IMUX_L8 INT_L_X40Y63/LOGIC_OUTS_L0 
pips: CLBLL_L_X40Y63/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X40Y63/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X40Y63/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X40Y63/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X40Y63/INT_L.LOGIC_OUTS_L0->>IMUX_L8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_msg/TxMsgBuf[34] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[26] - 
wires: CLBLL_L_X40Y63/CLBLL_LOGIC_OUTS1 CLBLL_L_X40Y63/CLBLL_L_BQ CLBLL_L_X40Y64/CLBLL_IMUX19 CLBLL_L_X40Y64/CLBLL_L_B2 INT_L_X40Y63/LOGIC_OUTS_L1 INT_L_X40Y63/NR1BEG1 INT_L_X40Y64/IMUX_L19 INT_L_X40Y64/NR1END1 
pips: CLBLL_L_X40Y63/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_L_X40Y64/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 INT_L_X40Y63/INT_L.LOGIC_OUTS_L1->>NR1BEG1 INT_L_X40Y64/INT_L.NR1END1->>IMUX_L19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

TxMsgBuf[35]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[36] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[28] - 
wires: CLBLL_L_X40Y62/CLBLL_IMUX0 CLBLL_L_X40Y62/CLBLL_L_A3 CLBLL_L_X40Y63/CLBLL_LOGIC_OUTS17 CLBLL_L_X40Y63/CLBLL_L_BMUX INT_L_X40Y61/SS2END3 INT_L_X40Y62/IMUX_L0 INT_L_X40Y62/SS2A3 INT_L_X40Y62/SS2END_N0_3 INT_L_X40Y63/LOGIC_OUTS_L17 INT_L_X40Y63/SS2BEG3 
pips: CLBLL_L_X40Y62/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X40Y63/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X40Y62/INT_L.SS2END_N0_3->>IMUX_L0 INT_L_X40Y63/INT_L.LOGIC_OUTS_L17->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[37] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[29] - 
wires: CLBLM_R_X41Y63/CLBLM_IMUX27 CLBLM_R_X41Y63/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y63/CLBLM_L_BQ CLBLM_R_X41Y63/CLBLM_M_B4 INT_R_X41Y63/IMUX27 INT_R_X41Y63/LOGIC_OUTS1 
pips: CLBLM_R_X41Y63/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y63/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X41Y63/INT_R.LOGIC_OUTS1->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[38] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

TxMsgBuf[40]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[32] - 
wires: CLBLL_L_X40Y64/CLBLL_IMUX2 CLBLL_L_X40Y64/CLBLL_LL_A2 CLBLL_L_X40Y64/CLBLL_LOGIC_OUTS0 CLBLL_L_X40Y64/CLBLL_L_AQ INT_L_X40Y64/BYP_ALT0 INT_L_X40Y64/BYP_BOUNCE0 INT_L_X40Y64/IMUX_L2 INT_L_X40Y64/LOGIC_OUTS_L0 
pips: CLBLL_L_X40Y64/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X40Y64/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X40Y64/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X40Y64/INT_L.BYP_BOUNCE0->>IMUX_L2 INT_L_X40Y64/INT_L.LOGIC_OUTS_L0->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

TxMsgBuf[41]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[33] - 
wires: CLBLL_L_X40Y63/CLBLL_IMUX18 CLBLL_L_X40Y63/CLBLL_LL_B2 CLBLL_L_X40Y63/CLBLL_LOGIC_OUTS16 CLBLL_L_X40Y63/CLBLL_L_AMUX INT_L_X40Y62/SR1END3 INT_L_X40Y63/BYP_ALT0 INT_L_X40Y63/BYP_BOUNCE0 INT_L_X40Y63/IMUX_L18 INT_L_X40Y63/LOGIC_OUTS_L16 INT_L_X40Y63/SR1BEG3 INT_L_X40Y63/SR1END_N3_3 
pips: CLBLL_L_X40Y63/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X40Y63/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X40Y63/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X40Y63/INT_L.BYP_BOUNCE0->>IMUX_L18 INT_L_X40Y63/INT_L.LOGIC_OUTS_L16->>SR1BEG3 INT_L_X40Y63/INT_L.SR1END_N3_3->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[42] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[34] - 
wires: CLBLL_L_X40Y64/CLBLL_IMUX3 CLBLL_L_X40Y64/CLBLL_LOGIC_OUTS1 CLBLL_L_X40Y64/CLBLL_L_A2 CLBLL_L_X40Y64/CLBLL_L_BQ INT_L_X40Y64/IMUX_L3 INT_L_X40Y64/LOGIC_OUTS_L1 
pips: CLBLL_L_X40Y64/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X40Y64/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X40Y64/INT_L.LOGIC_OUTS_L1->>IMUX_L3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[43] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[35] - 
wires: CLBLL_L_X40Y63/CLBLL_LL_AMUX CLBLL_L_X40Y63/CLBLL_LOGIC_OUTS20 CLBLM_R_X41Y64/CLBLM_IMUX1 CLBLM_R_X41Y64/CLBLM_M_A3 INT_L_X40Y63/LOGIC_OUTS_L20 INT_L_X40Y63/NL1BEG1 INT_L_X40Y64/EL1BEG0 INT_L_X40Y64/NL1END1 INT_R_X41Y63/EL1END_S3_0 INT_R_X41Y64/EL1END0 INT_R_X41Y64/IMUX1 
pips: CLBLL_L_X40Y63/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_R_X41Y64/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X40Y63/INT_L.LOGIC_OUTS_L20->>NL1BEG1 INT_L_X40Y64/INT_L.NL1END1->>EL1BEG0 INT_R_X41Y64/INT_R.EL1END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

TxMsgBuf[44]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[36] - 
wires: CLBLL_L_X40Y62/CLBLL_IMUX8 CLBLL_L_X40Y62/CLBLL_LL_A5 CLBLL_L_X40Y62/CLBLL_LOGIC_OUTS0 CLBLL_L_X40Y62/CLBLL_L_AQ INT_L_X40Y62/IMUX_L8 INT_L_X40Y62/LOGIC_OUTS_L0 
pips: CLBLL_L_X40Y62/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X40Y62/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X40Y62/INT_L.LOGIC_OUTS_L0->>IMUX_L8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[46] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[38] - 
wires: CLBLM_R_X41Y63/CLBLM_LOGIC_OUTS20 CLBLM_R_X41Y63/CLBLM_M_AMUX CLBLM_R_X41Y64/CLBLM_IMUX10 CLBLM_R_X41Y64/CLBLM_L_A4 INT_R_X41Y63/LOGIC_OUTS20 INT_R_X41Y63/NL1BEG1 INT_R_X41Y64/IMUX10 INT_R_X41Y64/NL1END1 
pips: CLBLM_R_X41Y63/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X41Y64/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_R_X41Y63/INT_R.LOGIC_OUTS20->>NL1BEG1 INT_R_X41Y64/INT_R.NL1END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

TxMsgBuf[48]_i_1_n_0 - 
wires: CLBLL_L_X40Y62/CLBLL_CTRL1 CLBLL_L_X40Y62/CLBLL_LL_B CLBLL_L_X40Y62/CLBLL_LL_SR CLBLL_L_X40Y62/CLBLL_LOGIC_OUTS13 CLBLL_L_X40Y63/CLBLL_CTRL1 CLBLL_L_X40Y63/CLBLL_LL_SR INT_L_X40Y62/CTRL_L1 INT_L_X40Y62/FAN_ALT1 INT_L_X40Y62/FAN_BOUNCE1 INT_L_X40Y62/FAN_BOUNCE_S3_4 INT_L_X40Y62/LOGIC_OUTS_L13 INT_L_X40Y62/NR1BEG1 INT_L_X40Y63/CTRL_L1 INT_L_X40Y63/FAN_ALT4 INT_L_X40Y63/FAN_BOUNCE4 INT_L_X40Y63/GFAN0 INT_L_X40Y63/NR1END1 
pips: CLBLL_L_X40Y62/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X40Y62/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLL_L_X40Y63/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR INT_L_X40Y62/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X40Y62/INT_L.FAN_BOUNCE1->>CTRL_L1 INT_L_X40Y62/INT_L.FAN_BOUNCE_S3_4->>FAN_ALT1 INT_L_X40Y62/INT_L.LOGIC_OUTS_L13->>NR1BEG1 INT_L_X40Y63/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X40Y63/INT_L.GFAN0->>CTRL_L1 INT_L_X40Y63/INT_L.GFAN0->>FAN_ALT4 INT_L_X40Y63/INT_L.NR1END1->>GFAN0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

TxMsgBuf[48]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[40] - 
wires: CLBLL_L_X40Y63/CLBLL_IMUX17 CLBLL_L_X40Y63/CLBLL_LL_B3 CLBLL_L_X40Y64/CLBLL_LL_AQ CLBLL_L_X40Y64/CLBLL_LOGIC_OUTS4 INT_L_X40Y63/IMUX_L17 INT_L_X40Y63/SL1END0 INT_L_X40Y64/LOGIC_OUTS_L4 INT_L_X40Y64/SL1BEG0 
pips: CLBLL_L_X40Y63/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X40Y64/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X40Y63/INT_L.SL1END0->>IMUX_L17 INT_L_X40Y64/INT_L.LOGIC_OUTS_L4->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[49] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[41] - 
wires: CLBLL_L_X40Y62/CLBLL_IMUX6 CLBLL_L_X40Y62/CLBLL_L_A1 CLBLL_L_X40Y63/CLBLL_LL_BQ CLBLL_L_X40Y63/CLBLL_LOGIC_OUTS5 INT_L_X40Y62/IMUX_L6 INT_L_X40Y62/SR1END2 INT_L_X40Y63/LOGIC_OUTS_L5 INT_L_X40Y63/SR1BEG2 
pips: CLBLL_L_X40Y62/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X40Y63/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X40Y62/INT_L.SR1END2->>IMUX_L6 INT_L_X40Y63/INT_L.LOGIC_OUTS_L5->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

TxMsgBuf[50]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[42] - 
wires: CLBLL_L_X40Y64/CLBLL_LOGIC_OUTS16 CLBLL_L_X40Y64/CLBLL_L_AMUX CLBLM_R_X41Y64/CLBLM_IMUX7 CLBLM_R_X41Y64/CLBLM_M_A1 INT_L_X40Y64/ER1BEG3 INT_L_X40Y64/LOGIC_OUTS_L16 INT_R_X41Y64/ER1END3 INT_R_X41Y64/IMUX7 INT_R_X41Y65/ER1END_N3_3 
pips: CLBLL_L_X40Y64/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_R_X41Y64/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X40Y64/INT_L.LOGIC_OUTS_L16->>ER1BEG3 INT_R_X41Y64/INT_R.ER1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[51] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[43] - 
wires: CLBLM_R_X41Y64/CLBLM_IMUX17 CLBLM_R_X41Y64/CLBLM_LOGIC_OUTS4 CLBLM_R_X41Y64/CLBLM_M_AQ CLBLM_R_X41Y64/CLBLM_M_B3 INT_R_X41Y64/IMUX17 INT_R_X41Y64/LOGIC_OUTS4 
pips: CLBLM_R_X41Y64/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y64/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X41Y64/INT_R.LOGIC_OUTS4->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[52] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[44] - 
wires: CLBLL_L_X40Y62/CLBLL_LL_AQ CLBLL_L_X40Y62/CLBLL_LOGIC_OUTS4 CLBLM_R_X41Y62/CLBLM_IMUX11 CLBLM_R_X41Y62/CLBLM_M_A4 INT_L_X40Y62/ER1BEG1 INT_L_X40Y62/LOGIC_OUTS_L4 INT_R_X41Y62/ER1END1 INT_R_X41Y62/IMUX11 
pips: CLBLL_L_X40Y62/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X41Y62/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X40Y62/INT_L.LOGIC_OUTS_L4->>ER1BEG1 INT_R_X41Y62/INT_R.ER1END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

TxMsgBuf[53]_i_1_n_0 - 
wires: CLBLM_R_X41Y63/CLBLM_CTRL0 CLBLM_R_X41Y63/CLBLM_LOGIC_OUTS8 CLBLM_R_X41Y63/CLBLM_L_A CLBLM_R_X41Y63/CLBLM_L_SR INT_R_X41Y63/BYP_ALT1 INT_R_X41Y63/BYP_BOUNCE1 INT_R_X41Y63/CTRL0 INT_R_X41Y63/GFAN0 INT_R_X41Y63/LOGIC_OUTS8 
pips: CLBLM_R_X41Y63/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X41Y63/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X41Y63/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X41Y63/INT_R.BYP_BOUNCE1->>GFAN0 INT_R_X41Y63/INT_R.GFAN0->>CTRL0 INT_R_X41Y63/INT_R.LOGIC_OUTS8->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

TxMsgBuf[54]_i_3_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y67/INT_INTERFACE_EE2BEG0 BRAM_L_X44Y65/BRAM_EE2BEG0_2 CLBLL_L_X42Y66/CLBLL_IMUX40 CLBLL_L_X42Y66/CLBLL_LL_A CLBLL_L_X42Y66/CLBLL_LL_D1 CLBLL_L_X42Y66/CLBLL_LOGIC_OUTS12 CLBLL_R_X45Y67/CLBLL_IMUX33 CLBLL_R_X45Y67/CLBLL_L_C1 CLBLM_R_X43Y67/CLBLM_EE2BEG0 INT_L_X42Y66/IMUX_L40 INT_L_X42Y66/LOGIC_OUTS_L12 INT_L_X42Y66/NE2BEG0 INT_L_X42Y67/NE2A0 INT_L_X44Y67/EE2A0 INT_R_X43Y66/NE2END_S3_0 INT_R_X43Y67/EE2BEG0 INT_R_X43Y67/NE2END0 INT_R_X45Y67/EE2END0 INT_R_X45Y67/IMUX33 
pips: CLBLL_L_X42Y66/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X42Y66/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLL_R_X45Y67/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 INT_L_X42Y66/INT_L.LOGIC_OUTS_L12->>IMUX_L40 INT_L_X42Y66/INT_L.LOGIC_OUTS_L12->>NE2BEG0 INT_R_X43Y67/INT_R.NE2END0->>EE2BEG0 INT_R_X45Y67/INT_R.EE2END0->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

TxMsgBuf[99]_i_2_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y66/INT_INTERFACE_EE4A0 BRAM_L_X44Y65/BRAM_EE4A0_1 CLBLL_L_X42Y60/CLBLL_LOGIC_OUTS18 CLBLL_L_X42Y60/CLBLL_L_CMUX CLBLL_L_X42Y66/CLBLL_IMUX45 CLBLL_L_X42Y66/CLBLL_LL_D2 CLBLL_R_X45Y66/CLBLL_EE4C0 CLBLM_L_X46Y66/CLBLM_EE4C0 CLBLM_L_X46Y68/CLBLM_IMUX32 CLBLM_L_X46Y68/CLBLM_M_C1 CLBLM_R_X43Y60/CLBLM_IMUX11 CLBLM_R_X43Y60/CLBLM_IMUX14 CLBLM_R_X43Y60/CLBLM_IMUX39 CLBLM_R_X43Y60/CLBLM_L_B1 CLBLM_R_X43Y60/CLBLM_L_D3 CLBLM_R_X43Y60/CLBLM_M_A4 CLBLM_R_X43Y62/CLBLM_IMUX6 CLBLM_R_X43Y62/CLBLM_L_A1 CLBLM_R_X43Y66/CLBLM_EE4A0 INT_L_X42Y59/EL1BEG3 INT_L_X42Y60/EL1BEG_N3 INT_L_X42Y60/LOGIC_OUTS_L18 INT_L_X42Y60/NN6BEG0 INT_L_X42Y61/NN6A0 INT_L_X42Y62/NN6B0 INT_L_X42Y63/NN6C0 INT_L_X42Y64/NN6D0 INT_L_X42Y65/NN6E0 INT_L_X42Y65/NN6END_S1_0 INT_L_X42Y66/EE4BEG0 INT_L_X42Y66/IMUX_L45 INT_L_X42Y66/NL1BEG_N3 INT_L_X42Y66/NN6END0 INT_L_X44Y66/EE4B0 INT_L_X46Y66/EE4END0 INT_L_X46Y66/NN2BEG0 INT_L_X46Y67/NN2A0 INT_L_X46Y67/NN2END_S2_0 INT_L_X46Y68/IMUX_L32 INT_L_X46Y68/NN2END0 INT_R_X43Y59/EL1END3 INT_R_X43Y59/NR1BEG3 INT_R_X43Y60/FAN_ALT3 INT_R_X43Y60/FAN_BOUNCE3 INT_R_X43Y60/IMUX11 INT_R_X43Y60/IMUX14 INT_R_X43Y60/IMUX39 INT_R_X43Y60/NR1BEG3 INT_R_X43Y60/NR1END3 INT_R_X43Y61/NR1BEG3 INT_R_X43Y61/NR1END3 INT_R_X43Y62/IMUX6 INT_R_X43Y62/NR1END3 INT_R_X43Y66/EE4A0 INT_R_X45Y66/EE4C0 VBRK_X113Y69/VBRK_EE4C0 
pips: CLBLL_L_X42Y60/CLBLL_L.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLL_L_X42Y66/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLM_L_X46Y68/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X43Y60/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X43Y60/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X43Y60/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X43Y62/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X42Y60/INT_L.LOGIC_OUTS_L18->>EL1BEG_N3 INT_L_X42Y60/INT_L.LOGIC_OUTS_L18->>NN6BEG0 INT_L_X42Y66/INT_L.NL1BEG_N3->>IMUX_L45 INT_L_X42Y66/INT_L.NN6END0->>EE4BEG0 INT_L_X42Y66/INT_L.NN6END0->>NL1BEG_N3 INT_L_X46Y66/INT_L.EE4END0->>NN2BEG0 INT_L_X46Y68/INT_L.NN2END0->>IMUX_L32 INT_R_X43Y59/INT_R.EL1END3->>NR1BEG3 INT_R_X43Y60/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X43Y60/INT_R.FAN_BOUNCE3->>IMUX11 INT_R_X43Y60/INT_R.NR1END3->>FAN_ALT3 INT_R_X43Y60/INT_R.NR1END3->>IMUX14 INT_R_X43Y60/INT_R.NR1END3->>IMUX39 INT_R_X43Y60/INT_R.NR1END3->>NR1BEG3 INT_R_X43Y61/INT_R.NR1END3->>NR1BEG3 INT_R_X43Y62/INT_R.NR1END3->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

TxMsgBuf[54]_i_4_n_0 - 
wires: CLBLL_L_X42Y66/CLBLL_IMUX43 CLBLL_L_X42Y66/CLBLL_LL_B CLBLL_L_X42Y66/CLBLL_LL_D6 CLBLL_L_X42Y66/CLBLL_LOGIC_OUTS13 INT_L_X42Y66/IMUX_L43 INT_L_X42Y66/LOGIC_OUTS_L13 
pips: CLBLL_L_X42Y66/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_L_X42Y66/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X42Y66/INT_L.LOGIC_OUTS_L13->>IMUX_L43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[54] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[46] - 
wires: CLBLM_R_X41Y64/CLBLM_IMUX0 CLBLM_R_X41Y64/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y64/CLBLM_L_A3 CLBLM_R_X41Y64/CLBLM_L_AQ INT_R_X41Y64/IMUX0 INT_R_X41Y64/LOGIC_OUTS0 
pips: CLBLM_R_X41Y64/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X41Y64/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X41Y64/INT_R.LOGIC_OUTS0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tx_rd - 
wires: CLBLL_L_X42Y65/CLBLL_IMUX35 CLBLL_L_X42Y65/CLBLL_LL_C6 CLBLL_L_X42Y66/CLBLL_IMUX27 CLBLL_L_X42Y66/CLBLL_LL_B4 CLBLL_L_X42Y67/CLBLL_IMUX1 CLBLL_L_X42Y67/CLBLL_LL_A3 CLBLL_L_X42Y67/CLBLL_LL_AQ CLBLL_L_X42Y67/CLBLL_LOGIC_OUTS4 INT_L_X42Y65/IMUX_L35 INT_L_X42Y65/SL1END1 INT_L_X42Y66/IMUX_L27 INT_L_X42Y66/SL1BEG1 INT_L_X42Y66/SR1END1 INT_L_X42Y67/IMUX_L1 INT_L_X42Y67/LOGIC_OUTS_L4 INT_L_X42Y67/SR1BEG1 
pips: CLBLL_L_X42Y65/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X42Y66/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X42Y67/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X42Y67/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X42Y65/INT_L.SL1END1->>IMUX_L35 INT_L_X42Y66/INT_L.SR1END1->>IMUX_L27 INT_L_X42Y66/INT_L.SR1END1->>SL1BEG1 INT_L_X42Y67/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X42Y67/INT_L.LOGIC_OUTS_L4->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u_msg/TxMsgBuf[56] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[48] - 
wires: CLBLL_L_X40Y63/CLBLL_LL_BMUX CLBLL_L_X40Y63/CLBLL_LOGIC_OUTS21 CLBLL_L_X42Y63/CLBLL_EL1BEG1 CLBLM_R_X41Y63/CLBLM_EL1BEG1 CLBLM_R_X43Y63/CLBLM_IMUX16 CLBLM_R_X43Y63/CLBLM_L_B3 INT_L_X40Y63/EL1BEG2 INT_L_X40Y63/LOGIC_OUTS_L21 INT_L_X42Y63/EL1BEG0 INT_L_X42Y63/EL1END1 INT_R_X41Y63/EL1BEG1 INT_R_X41Y63/EL1END2 INT_R_X43Y62/EL1END_S3_0 INT_R_X43Y63/EL1END0 INT_R_X43Y63/IMUX16 
pips: CLBLL_L_X40Y63/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_R_X43Y63/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X40Y63/INT_L.LOGIC_OUTS_L21->>EL1BEG2 INT_L_X42Y63/INT_L.EL1END1->>EL1BEG0 INT_R_X41Y63/INT_R.EL1END2->>EL1BEG1 INT_R_X43Y63/INT_R.EL1END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[57] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[49] - 
wires: CLBLL_L_X40Y62/CLBLL_LOGIC_OUTS16 CLBLL_L_X40Y62/CLBLL_L_AMUX CLBLL_L_X42Y61/CLBLL_IMUX11 CLBLL_L_X42Y61/CLBLL_LL_A4 CLBLL_L_X42Y61/CLBLL_SE2A1 CLBLM_R_X41Y61/CLBLM_SE2A1 INT_L_X40Y62/EL1BEG1 INT_L_X40Y62/LOGIC_OUTS_L16 INT_L_X42Y61/IMUX_L11 INT_L_X42Y61/SE2END1 INT_R_X41Y61/SE2A1 INT_R_X41Y62/EL1END1 INT_R_X41Y62/SE2BEG1 
pips: CLBLL_L_X40Y62/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_L_X42Y61/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 INT_L_X40Y62/INT_L.LOGIC_OUTS_L16->>EL1BEG1 INT_L_X42Y61/INT_L.SE2END1->>IMUX_L11 INT_R_X41Y62/INT_R.EL1END1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[58] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[50] - 
wires: CLBLL_L_X42Y64/CLBLL_EL1BEG1 CLBLM_R_X41Y64/CLBLM_EL1BEG1 CLBLM_R_X41Y64/CLBLM_LOGIC_OUTS20 CLBLM_R_X41Y64/CLBLM_M_AMUX CLBLM_R_X43Y63/CLBLM_IMUX19 CLBLM_R_X43Y63/CLBLM_L_B2 INT_L_X42Y63/SE2A1 INT_L_X42Y64/EL1END1 INT_L_X42Y64/SE2BEG1 INT_R_X41Y64/EL1BEG1 INT_R_X41Y64/LOGIC_OUTS20 INT_R_X43Y63/IMUX19 INT_R_X43Y63/SE2END1 
pips: CLBLM_R_X41Y64/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X43Y63/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X42Y64/INT_L.EL1END1->>SE2BEG1 INT_R_X41Y64/INT_R.LOGIC_OUTS20->>EL1BEG1 INT_R_X43Y63/INT_R.SE2END1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[59] - 
wires: CLBLL_L_X42Y62/CLBLL_SW2A3 CLBLL_L_X42Y63/CLBLL_BYP0 CLBLL_L_X42Y63/CLBLL_ER1BEG0 CLBLL_L_X42Y63/CLBLL_LOGIC_OUTS11 CLBLL_L_X42Y63/CLBLL_L_AX CLBLL_L_X42Y63/CLBLL_L_D CLBLM_R_X41Y62/CLBLM_SW2A3 CLBLM_R_X41Y63/CLBLM_ER1BEG0 INT_L_X42Y62/SW2A3 INT_L_X42Y63/BYP_ALT0 INT_L_X42Y63/BYP_L0 INT_L_X42Y63/ER1END0 INT_L_X42Y63/LOGIC_OUTS_L11 INT_L_X42Y63/SW2BEG3 INT_R_X41Y62/ER1BEG_S0 INT_R_X41Y62/SW2END3 INT_R_X41Y63/ER1BEG0 INT_R_X41Y63/SW2END_N0_3 
pips: CLBLL_L_X42Y63/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X42Y63/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_L_X42Y63/INT_L.BYP_ALT0->>BYP_L0 INT_L_X42Y63/INT_L.ER1END0->>BYP_ALT0 INT_L_X42Y63/INT_L.LOGIC_OUTS_L11->>SW2BEG3 INT_R_X41Y62/INT_R.SW2END3->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[51] - 
wires: CLBLL_L_X42Y63/CLBLL_IMUX41 CLBLL_L_X42Y63/CLBLL_L_D1 CLBLL_L_X42Y64/CLBLL_EL1BEG0 CLBLM_R_X41Y64/CLBLM_EL1BEG0 CLBLM_R_X41Y64/CLBLM_LOGIC_OUTS5 CLBLM_R_X41Y64/CLBLM_M_BQ INT_L_X42Y63/EL1END_S3_0 INT_L_X42Y63/IMUX_L41 INT_L_X42Y63/SL1END0 INT_L_X42Y64/EL1END0 INT_L_X42Y64/SL1BEG0 INT_R_X41Y64/EL1BEG0 INT_R_X41Y64/LOGIC_OUTS5 
pips: CLBLL_L_X42Y63/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLM_R_X41Y64/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X42Y63/INT_L.SL1END0->>IMUX_L41 INT_L_X42Y64/INT_L.EL1END0->>SL1BEG0 INT_R_X41Y64/INT_R.LOGIC_OUTS5->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[5] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[60] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[52] - 
wires: CLBLM_R_X41Y61/CLBLM_IMUX7 CLBLM_R_X41Y61/CLBLM_M_A1 CLBLM_R_X41Y62/CLBLM_LOGIC_OUTS20 CLBLM_R_X41Y62/CLBLM_M_AMUX INT_R_X41Y61/IMUX7 INT_R_X41Y61/SR1END3 INT_R_X41Y62/LOGIC_OUTS20 INT_R_X41Y62/SR1BEG3 INT_R_X41Y62/SR1END_N3_3 
pips: CLBLM_R_X41Y61/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y62/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X41Y61/INT_R.SR1END3->>IMUX7 INT_R_X41Y62/INT_R.LOGIC_OUTS20->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[61] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[53] - 
wires: CLBLL_L_X42Y61/CLBLL_IMUX15 CLBLL_L_X42Y61/CLBLL_LL_B1 CLBLL_L_X42Y62/CLBLL_SE2A3 CLBLM_R_X41Y62/CLBLM_SE2A3 CLBLM_R_X41Y63/CLBLM_LOGIC_OUTS3 CLBLM_R_X41Y63/CLBLM_L_DQ INT_L_X42Y61/IMUX_L15 INT_L_X42Y61/SL1END3 INT_L_X42Y62/SE2END3 INT_L_X42Y62/SL1BEG3 INT_R_X41Y62/SE2A3 INT_R_X41Y63/LOGIC_OUTS3 INT_R_X41Y63/SE2BEG3 
pips: CLBLL_L_X42Y61/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLM_R_X41Y63/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X42Y61/INT_L.SL1END3->>IMUX_L15 INT_L_X42Y62/INT_L.SE2END3->>SL1BEG3 INT_R_X41Y63/INT_R.LOGIC_OUTS3->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

TxMsgBuf[62]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[54] - 
wires: CLBLM_R_X41Y62/CLBLM_IMUX5 CLBLM_R_X41Y62/CLBLM_L_A6 CLBLM_R_X41Y64/CLBLM_LOGIC_OUTS16 CLBLM_R_X41Y64/CLBLM_L_AMUX INT_R_X41Y62/IMUX5 INT_R_X41Y62/SS2END2 INT_R_X41Y63/SS2A2 INT_R_X41Y64/LOGIC_OUTS16 INT_R_X41Y64/SS2BEG2 
pips: CLBLM_R_X41Y62/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X41Y64/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X41Y62/INT_R.SS2END2->>IMUX5 INT_R_X41Y64/INT_R.LOGIC_OUTS16->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[64] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_rdata[0] - 
wires: BRAM_INT_INTERFACE_L_X44Y62/INT_INTERFACE_WW2END3 BRAM_L_X44Y60/BRAM_WW2END3_2 CLBLL_R_X45Y62/CLBLL_LOGIC_OUTS3 CLBLL_R_X45Y62/CLBLL_L_DQ CLBLM_R_X43Y62/CLBLM_IMUX14 CLBLM_R_X43Y62/CLBLM_IMUX41 CLBLM_R_X43Y62/CLBLM_IMUX9 CLBLM_R_X43Y62/CLBLM_L_A5 CLBLM_R_X43Y62/CLBLM_L_B1 CLBLM_R_X43Y62/CLBLM_L_D1 CLBLM_R_X43Y62/CLBLM_WW2END3 INT_L_X44Y62/WW2A3 INT_R_X43Y62/BYP_ALT4 INT_R_X43Y62/BYP_BOUNCE4 INT_R_X43Y62/IMUX14 INT_R_X43Y62/IMUX41 INT_R_X43Y62/IMUX9 INT_R_X43Y62/SR1BEG_S0 INT_R_X43Y62/WW2END3 INT_R_X43Y63/WW2END_N0_3 INT_R_X45Y62/LOGIC_OUTS3 INT_R_X45Y62/WW2BEG3 
pips: CLBLL_R_X45Y62/CLBLL_R.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLM_R_X43Y62/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X43Y62/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X43Y62/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_R_X43Y62/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X43Y62/INT_R.BYP_BOUNCE4->>IMUX14 INT_R_X43Y62/INT_R.SR1BEG_S0->>BYP_ALT4 INT_R_X43Y62/INT_R.SR1BEG_S0->>IMUX41 INT_R_X43Y62/INT_R.SR1BEG_S0->>IMUX9 INT_R_X43Y62/INT_R.WW2END3->>SR1BEG_S0 INT_R_X45Y62/INT_R.LOGIC_OUTS3->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

TxMsgBuf[70]_i_2_n_0 - 
wires: CLBLL_L_X42Y61/CLBLL_IMUX19 CLBLL_L_X42Y61/CLBLL_L_B2 CLBLL_L_X42Y61/CLBLL_WL1END0 CLBLL_L_X42Y62/CLBLL_NW2A2 CLBLM_R_X41Y61/CLBLM_IMUX10 CLBLM_R_X41Y61/CLBLM_L_A4 CLBLM_R_X41Y61/CLBLM_WL1END0 CLBLM_R_X41Y62/CLBLM_IMUX19 CLBLM_R_X41Y62/CLBLM_L_B2 CLBLM_R_X41Y62/CLBLM_NW2A2 CLBLM_R_X43Y62/CLBLM_IMUX10 CLBLM_R_X43Y62/CLBLM_LOGIC_OUTS9 CLBLM_R_X43Y62/CLBLM_L_A4 CLBLM_R_X43Y62/CLBLM_L_B INT_L_X42Y61/IMUX_L19 INT_L_X42Y61/NW2BEG2 INT_L_X42Y61/SW2END1 INT_L_X42Y61/WL1BEG0 INT_L_X42Y62/NW2A2 INT_R_X41Y61/IMUX10 INT_R_X41Y61/WL1END0 INT_R_X41Y62/IMUX19 INT_R_X41Y62/NW2END2 INT_R_X43Y61/SW2A1 INT_R_X43Y62/IMUX10 INT_R_X43Y62/LOGIC_OUTS9 INT_R_X43Y62/SW2BEG1 
pips: CLBLL_L_X42Y61/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_R_X41Y61/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X41Y62/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X43Y62/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X43Y62/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X42Y61/INT_L.SW2END1->>IMUX_L19 INT_L_X42Y61/INT_L.SW2END1->>NW2BEG2 INT_L_X42Y61/INT_L.SW2END1->>WL1BEG0 INT_R_X41Y61/INT_R.WL1END0->>IMUX10 INT_R_X41Y62/INT_R.NW2END2->>IMUX19 INT_R_X43Y62/INT_R.LOGIC_OUTS9->>IMUX10 INT_R_X43Y62/INT_R.LOGIC_OUTS9->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

TxMsgSize[4]_i_5_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y63/INT_INTERFACE_EE2A1 BRAM_INT_INTERFACE_L_X44Y63/INT_INTERFACE_WR1END2 BRAM_L_X44Y60/BRAM_EE2A1_3 BRAM_L_X44Y60/BRAM_WR1END2_3 CLBLL_L_X42Y63/CLBLL_LOGIC_OUTS19 CLBLL_L_X42Y63/CLBLL_L_DMUX CLBLL_L_X42Y65/CLBLL_IMUX22 CLBLL_L_X42Y65/CLBLL_LL_C3 CLBLM_R_X43Y60/CLBLM_IMUX25 CLBLM_R_X43Y60/CLBLM_IMUX42 CLBLM_R_X43Y60/CLBLM_IMUX7 CLBLM_R_X43Y60/CLBLM_L_B5 CLBLM_R_X43Y60/CLBLM_L_D6 CLBLM_R_X43Y60/CLBLM_M_A1 CLBLM_R_X43Y61/CLBLM_IMUX0 CLBLM_R_X43Y61/CLBLM_L_A3 CLBLM_R_X43Y62/CLBLM_IMUX5 CLBLM_R_X43Y62/CLBLM_L_A6 CLBLM_R_X43Y63/CLBLM_EE2A1 CLBLM_R_X43Y63/CLBLM_IMUX20 CLBLM_R_X43Y63/CLBLM_L_C2 CLBLM_R_X43Y63/CLBLM_WR1END2 INT_L_X42Y63/EE2BEG1 INT_L_X42Y63/LOGIC_OUTS_L19 INT_L_X42Y65/IMUX_L22 INT_L_X42Y65/WR1END3 INT_L_X44Y63/EE2END1 INT_L_X44Y63/WR1BEG2 INT_R_X43Y60/IMUX25 INT_R_X43Y60/IMUX42 INT_R_X43Y60/IMUX7 INT_R_X43Y60/SR1BEG_S0 INT_R_X43Y60/SR1END3 INT_R_X43Y61/IMUX0 INT_R_X43Y61/SL1END2 INT_R_X43Y61/SR1BEG3 INT_R_X43Y61/SR1END_N3_3 INT_R_X43Y62/IMUX5 INT_R_X43Y62/SL1BEG2 INT_R_X43Y62/SR1END2 INT_R_X43Y63/EE2A1 INT_R_X43Y63/IMUX20 INT_R_X43Y63/NN2BEG2 INT_R_X43Y63/SR1BEG2 INT_R_X43Y63/WR1END2 INT_R_X43Y64/NN2A2 INT_R_X43Y65/NN2END2 INT_R_X43Y65/WR1BEG3 
pips: CLBLL_L_X42Y63/CLBLL_L.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLL_L_X42Y65/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLM_R_X43Y60/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X43Y60/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X43Y60/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X43Y61/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X43Y62/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X43Y63/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X42Y63/INT_L.LOGIC_OUTS_L19->>EE2BEG1 INT_L_X42Y65/INT_L.WR1END3->>IMUX_L22 INT_L_X44Y63/INT_L.EE2END1->>WR1BEG2 INT_R_X43Y60/INT_R.SR1BEG_S0->>IMUX25 INT_R_X43Y60/INT_R.SR1BEG_S0->>IMUX42 INT_R_X43Y60/INT_R.SR1END3->>IMUX7 INT_R_X43Y60/INT_R.SR1END3->>SR1BEG_S0 INT_R_X43Y61/INT_R.SL1END2->>SR1BEG3 INT_R_X43Y61/INT_R.SR1END_N3_3->>IMUX0 INT_R_X43Y62/INT_R.SR1END2->>IMUX5 INT_R_X43Y62/INT_R.SR1END2->>SL1BEG2 INT_R_X43Y63/INT_R.WR1END2->>IMUX20 INT_R_X43Y63/INT_R.WR1END2->>NN2BEG2 INT_R_X43Y63/INT_R.WR1END2->>SR1BEG2 INT_R_X43Y65/INT_R.NN2END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u_msg/TxMsgBuf_reg_n_0_[56] - 
wires: CLBLM_R_X43Y62/CLBLM_IMUX3 CLBLM_R_X43Y62/CLBLM_L_A2 CLBLM_R_X43Y63/CLBLM_LOGIC_OUTS1 CLBLM_R_X43Y63/CLBLM_L_BQ INT_R_X43Y62/IMUX3 INT_R_X43Y62/SL1END1 INT_R_X43Y63/LOGIC_OUTS1 INT_R_X43Y63/SL1BEG1 
pips: CLBLM_R_X43Y62/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X43Y63/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X43Y62/INT_R.SL1END1->>IMUX3 INT_R_X43Y63/INT_R.LOGIC_OUTS1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[65] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[57] - 
wires: CLBLL_L_X42Y61/CLBLL_IMUX9 CLBLL_L_X42Y61/CLBLL_LL_AQ CLBLL_L_X42Y61/CLBLL_LOGIC_OUTS4 CLBLL_L_X42Y61/CLBLL_L_A5 INT_L_X42Y61/IMUX_L9 INT_L_X42Y61/LOGIC_OUTS_L4 
pips: CLBLL_L_X42Y61/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X42Y61/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X42Y61/INT_L.LOGIC_OUTS_L4->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

TxMsgBuf[65]_i_2_n_0 - 
wires: CLBLL_L_X42Y61/CLBLL_IMUX10 CLBLL_L_X42Y61/CLBLL_L_A4 CLBLM_R_X43Y62/CLBLM_LOGIC_OUTS11 CLBLM_R_X43Y62/CLBLM_L_D INT_L_X42Y61/IMUX_L10 INT_L_X42Y61/SR1BEG_S0 INT_L_X42Y61/SW2END3 INT_L_X42Y62/SW2END_N0_3 INT_R_X43Y61/SW2A3 INT_R_X43Y62/LOGIC_OUTS11 INT_R_X43Y62/SW2BEG3 
pips: CLBLL_L_X42Y61/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_R_X43Y62/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X42Y61/INT_L.SR1BEG_S0->>IMUX_L10 INT_L_X42Y61/INT_L.SW2END3->>SR1BEG_S0 INT_R_X43Y62/INT_R.LOGIC_OUTS11->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_rdata[2] - 
wires: BRAM_INT_INTERFACE_L_X44Y62/INT_INTERFACE_SW2A0 BRAM_INT_INTERFACE_L_X44Y62/INT_INTERFACE_WL1END3 BRAM_L_X44Y60/BRAM_SW2A0_2 BRAM_L_X44Y60/BRAM_WL1END3_2 CLBLL_R_X45Y62/CLBLL_LOGIC_OUTS1 CLBLL_R_X45Y62/CLBLL_L_BQ CLBLM_R_X43Y62/CLBLM_IMUX25 CLBLM_R_X43Y62/CLBLM_IMUX46 CLBLM_R_X43Y62/CLBLM_L_B5 CLBLM_R_X43Y62/CLBLM_L_D5 CLBLM_R_X43Y62/CLBLM_SW2A0 CLBLM_R_X43Y62/CLBLM_WL1END3 CLBLM_R_X43Y63/CLBLM_IMUX46 CLBLM_R_X43Y63/CLBLM_L_D5 INT_L_X44Y62/SW2A0 INT_L_X44Y62/WL1BEG3 INT_L_X44Y63/NW2END1 INT_L_X44Y63/SW2BEG0 INT_L_X44Y63/WL1BEG_N3 INT_R_X43Y62/IMUX25 INT_R_X43Y62/IMUX46 INT_R_X43Y62/SW2END0 INT_R_X43Y62/WL1END3 INT_R_X43Y63/IMUX46 INT_R_X43Y63/NL1BEG_N3 INT_R_X43Y63/WL1END_N1_3 INT_R_X45Y62/LOGIC_OUTS1 INT_R_X45Y62/NW2BEG1 INT_R_X45Y63/NW2A1 
pips: CLBLL_R_X45Y62/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_R_X43Y62/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X43Y62/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X43Y63/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 INT_L_X44Y63/INT_L.NW2END1->>SW2BEG0 INT_L_X44Y63/INT_L.NW2END1->>WL1BEG_N3 INT_R_X43Y62/INT_R.SW2END0->>IMUX25 INT_R_X43Y62/INT_R.WL1END3->>IMUX46 INT_R_X43Y63/INT_R.NL1BEG_N3->>IMUX46 INT_R_X43Y63/INT_R.WL1END_N1_3->>NL1BEG_N3 INT_R_X45Y62/INT_R.LOGIC_OUTS1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

reg_rdata[1] - 
wires: BRAM_INT_INTERFACE_L_X44Y62/INT_INTERFACE_SW2A1 BRAM_INT_INTERFACE_L_X44Y63/INT_INTERFACE_WL1END0 BRAM_L_X44Y60/BRAM_SW2A1_2 BRAM_L_X44Y60/BRAM_WL1END0_3 CLBLL_R_X45Y63/CLBLL_WW2A1 CLBLM_L_X46Y63/CLBLM_LOGIC_OUTS1 CLBLM_L_X46Y63/CLBLM_L_BQ CLBLM_L_X46Y63/CLBLM_WW2A1 CLBLM_R_X43Y62/CLBLM_IMUX26 CLBLM_R_X43Y62/CLBLM_IMUX42 CLBLM_R_X43Y62/CLBLM_L_B4 CLBLM_R_X43Y62/CLBLM_L_D6 CLBLM_R_X43Y62/CLBLM_SW2A1 CLBLM_R_X43Y63/CLBLM_IMUX41 CLBLM_R_X43Y63/CLBLM_L_D1 CLBLM_R_X43Y63/CLBLM_WL1END0 INT_L_X44Y62/SW2A1 INT_L_X44Y63/SW2BEG1 INT_L_X44Y63/WL1BEG0 INT_L_X44Y63/WW2END1 INT_L_X46Y63/LOGIC_OUTS_L1 INT_L_X46Y63/WW2BEG1 INT_R_X43Y62/IMUX26 INT_R_X43Y62/IMUX42 INT_R_X43Y62/SW2END1 INT_R_X43Y63/IMUX41 INT_R_X43Y63/WL1END0 INT_R_X45Y63/WW2A1 VBRK_X113Y66/VBRK_WW2A1 
pips: CLBLM_L_X46Y63/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X43Y62/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X43Y62/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X43Y63/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X44Y63/INT_L.WW2END1->>SW2BEG1 INT_L_X44Y63/INT_L.WW2END1->>WL1BEG0 INT_L_X46Y63/INT_L.LOGIC_OUTS_L1->>WW2BEG1 INT_R_X43Y62/INT_R.SW2END1->>IMUX26 INT_R_X43Y62/INT_R.SW2END1->>IMUX42 INT_R_X43Y63/INT_R.WL1END0->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

reg_rdata[3] - 
wires: BRAM_INT_INTERFACE_L_X44Y63/INT_INTERFACE_WW2END2 BRAM_L_X44Y60/BRAM_WW2END2_3 CLBLL_R_X45Y63/CLBLL_LL_CQ CLBLL_R_X45Y63/CLBLL_LOGIC_OUTS6 CLBLM_R_X43Y62/CLBLM_IMUX19 CLBLM_R_X43Y62/CLBLM_IMUX37 CLBLM_R_X43Y62/CLBLM_L_B2 CLBLM_R_X43Y62/CLBLM_L_D4 CLBLM_R_X43Y63/CLBLM_IMUX21 CLBLM_R_X43Y63/CLBLM_L_C4 CLBLM_R_X43Y63/CLBLM_WW2END2 INT_L_X44Y63/WW2A2 INT_R_X43Y62/FAN_ALT3 INT_R_X43Y62/FAN_BOUNCE3 INT_R_X43Y62/IMUX19 INT_R_X43Y62/IMUX37 INT_R_X43Y62/SR1END3 INT_R_X43Y63/IMUX21 INT_R_X43Y63/SR1BEG3 INT_R_X43Y63/SR1END_N3_3 INT_R_X43Y63/WW2END2 INT_R_X45Y63/LOGIC_OUTS6 INT_R_X45Y63/WW2BEG2 
pips: CLBLL_R_X45Y63/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X43Y62/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X43Y62/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X43Y63/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 INT_R_X43Y62/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X43Y62/INT_R.FAN_BOUNCE3->>IMUX19 INT_R_X43Y62/INT_R.FAN_BOUNCE3->>IMUX37 INT_R_X43Y62/INT_R.SR1END3->>FAN_ALT3 INT_R_X43Y63/INT_R.WW2END2->>IMUX21 INT_R_X43Y63/INT_R.WW2END2->>SR1BEG3 INT_R_X45Y63/INT_R.LOGIC_OUTS6->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

u_msg/TxMsgBuf[66] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

TxMsgBuf[66]_i_2_n_0 - 
wires: CLBLM_R_X43Y62/CLBLM_IMUX30 CLBLM_R_X43Y62/CLBLM_LOGIC_OUTS17 CLBLM_R_X43Y62/CLBLM_L_BMUX CLBLM_R_X43Y62/CLBLM_L_C5 INT_R_X43Y62/IMUX30 INT_R_X43Y62/LOGIC_OUTS17 
pips: CLBLM_R_X43Y62/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X43Y62/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X43Y62/INT_R.LOGIC_OUTS17->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[58] - 
wires: CLBLM_R_X43Y62/CLBLM_IMUX23 CLBLM_R_X43Y62/CLBLM_L_C3 CLBLM_R_X43Y63/CLBLM_LOGIC_OUTS17 CLBLM_R_X43Y63/CLBLM_L_BMUX INT_R_X43Y62/IMUX23 INT_R_X43Y62/SL1END3 INT_R_X43Y63/LOGIC_OUTS17 INT_R_X43Y63/SL1BEG3 
pips: CLBLM_R_X43Y62/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X43Y63/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X43Y62/INT_R.SL1END3->>IMUX23 INT_R_X43Y63/INT_R.LOGIC_OUTS17->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[67] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[59] - 
wires: CLBLL_L_X42Y63/CLBLL_LOGIC_OUTS16 CLBLL_L_X42Y63/CLBLL_L_AMUX CLBLM_R_X43Y63/CLBLM_IMUX33 CLBLM_R_X43Y63/CLBLM_L_C1 INT_L_X42Y63/EL1BEG1 INT_L_X42Y63/LOGIC_OUTS_L16 INT_R_X43Y63/EL1END1 INT_R_X43Y63/IMUX33 
pips: CLBLL_L_X42Y63/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_R_X43Y63/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X42Y63/INT_L.LOGIC_OUTS_L16->>EL1BEG1 INT_R_X43Y63/INT_R.EL1END1->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

TxMsgBuf[67]_i_2_n_0 - 
wires: CLBLM_R_X43Y63/CLBLM_IMUX30 CLBLM_R_X43Y63/CLBLM_LOGIC_OUTS11 CLBLM_R_X43Y63/CLBLM_L_C5 CLBLM_R_X43Y63/CLBLM_L_D INT_R_X43Y63/IMUX30 INT_R_X43Y63/LOGIC_OUTS11 
pips: CLBLM_R_X43Y63/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X43Y63/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X43Y63/INT_R.LOGIC_OUTS11->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[68] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[60] - 
wires: CLBLM_R_X41Y61/CLBLM_IMUX9 CLBLM_R_X41Y61/CLBLM_LOGIC_OUTS4 CLBLM_R_X41Y61/CLBLM_L_A5 CLBLM_R_X41Y61/CLBLM_M_AQ INT_R_X41Y61/IMUX9 INT_R_X41Y61/LOGIC_OUTS4 
pips: CLBLM_R_X41Y61/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X41Y61/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X41Y61/INT_R.LOGIC_OUTS4->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[69] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[61] - 
wires: CLBLL_L_X42Y61/CLBLL_IMUX26 CLBLL_L_X42Y61/CLBLL_LL_BQ CLBLL_L_X42Y61/CLBLL_LOGIC_OUTS5 CLBLL_L_X42Y61/CLBLL_L_B4 INT_L_X42Y61/IMUX_L26 INT_L_X42Y61/LOGIC_OUTS_L5 
pips: CLBLL_L_X42Y61/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X42Y61/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X42Y61/INT_L.LOGIC_OUTS_L5->>IMUX_L26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[70] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[62] - 
wires: CLBLM_R_X41Y62/CLBLM_IMUX16 CLBLM_R_X41Y62/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y62/CLBLM_L_AQ CLBLM_R_X41Y62/CLBLM_L_B3 INT_R_X41Y62/IMUX16 INT_R_X41Y62/LOGIC_OUTS0 
pips: CLBLM_R_X41Y62/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X41Y62/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X41Y62/INT_R.LOGIC_OUTS0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[72] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_rdata[4] - 
wires: BRAM_INT_INTERFACE_L_X44Y61/INT_INTERFACE_WW2END3 BRAM_L_X44Y60/BRAM_WW2END3_1 CLBLL_R_X45Y61/CLBLL_LL_DQ CLBLL_R_X45Y61/CLBLL_LOGIC_OUTS7 CLBLM_R_X43Y60/CLBLM_IMUX8 CLBLM_R_X43Y60/CLBLM_M_A5 CLBLM_R_X43Y61/CLBLM_IMUX17 CLBLM_R_X43Y61/CLBLM_IMUX47 CLBLM_R_X43Y61/CLBLM_M_B3 CLBLM_R_X43Y61/CLBLM_M_D5 CLBLM_R_X43Y61/CLBLM_WW2END3 INT_L_X44Y61/WW2A3 INT_R_X43Y60/IMUX8 INT_R_X43Y60/SL1END0 INT_R_X43Y61/IMUX17 INT_R_X43Y61/IMUX47 INT_R_X43Y61/SL1BEG0 INT_R_X43Y61/SR1BEG_S0 INT_R_X43Y61/WW2END3 INT_R_X43Y62/WW2END_N0_3 INT_R_X45Y61/LOGIC_OUTS7 INT_R_X45Y61/WW2BEG3 
pips: CLBLL_R_X45Y61/CLBLL_R.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLM_R_X43Y60/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X43Y61/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X43Y61/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 INT_R_X43Y60/INT_R.SL1END0->>IMUX8 INT_R_X43Y61/INT_R.SR1BEG_S0->>IMUX17 INT_R_X43Y61/INT_R.SR1BEG_S0->>SL1BEG0 INT_R_X43Y61/INT_R.WW2END3->>IMUX47 INT_R_X43Y61/INT_R.WW2END3->>SR1BEG_S0 INT_R_X45Y61/INT_R.LOGIC_OUTS7->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

TxMsgBuf[78]_i_2_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y60/INT_INTERFACE_SE2A1 BRAM_INT_INTERFACE_L_X44Y60/INT_INTERFACE_WL1END0 BRAM_L_X44Y60/BRAM_SE2A1_0 BRAM_L_X44Y60/BRAM_WL1END0_0 CLBLL_L_X42Y60/CLBLL_IMUX12 CLBLL_L_X42Y60/CLBLL_IMUX4 CLBLL_L_X42Y60/CLBLL_LL_A6 CLBLL_L_X42Y60/CLBLL_LL_B6 CLBLM_R_X43Y60/CLBLM_IMUX1 CLBLM_R_X43Y60/CLBLM_M_A3 CLBLM_R_X43Y60/CLBLM_SE2A1 CLBLM_R_X43Y60/CLBLM_WL1END0 CLBLM_R_X43Y61/CLBLM_LOGIC_OUTS13 CLBLM_R_X43Y61/CLBLM_M_B INT_L_X42Y60/IMUX_L12 INT_L_X42Y60/IMUX_L4 INT_L_X42Y60/WR1END2 INT_L_X44Y60/SE2END1 INT_L_X44Y60/WL1BEG0 INT_R_X43Y60/IMUX1 INT_R_X43Y60/SE2A1 INT_R_X43Y60/WL1END0 INT_R_X43Y60/WR1BEG2 INT_R_X43Y61/LOGIC_OUTS13 INT_R_X43Y61/SE2BEG1 
pips: CLBLL_L_X42Y60/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X42Y60/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_R_X43Y60/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X43Y61/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X42Y60/INT_L.WR1END2->>IMUX_L12 INT_L_X42Y60/INT_L.WR1END2->>IMUX_L4 INT_L_X44Y60/INT_L.SE2END1->>WL1BEG0 INT_R_X43Y60/INT_R.WL1END0->>IMUX1 INT_R_X43Y60/INT_R.WL1END0->>WR1BEG2 INT_R_X43Y61/INT_R.LOGIC_OUTS13->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u_msg/TxMsgBuf_reg_n_0_[64] - 
wires: CLBLM_R_X43Y60/CLBLM_IMUX2 CLBLM_R_X43Y60/CLBLM_M_A2 CLBLM_R_X43Y62/CLBLM_LOGIC_OUTS0 CLBLM_R_X43Y62/CLBLM_L_AQ INT_R_X43Y60/IMUX2 INT_R_X43Y60/SS2END0 INT_R_X43Y61/SS2A0 INT_R_X43Y62/LOGIC_OUTS0 INT_R_X43Y62/SS2BEG0 
pips: CLBLM_R_X43Y60/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X43Y62/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X43Y60/INT_R.SS2END0->>IMUX2 INT_R_X43Y62/INT_R.LOGIC_OUTS0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[73] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

TxMsgBuf[73]_i_2_n_0 - 
wires: CLBLL_L_X42Y61/CLBLL_IMUX33 CLBLL_L_X42Y61/CLBLL_L_C1 CLBLM_R_X43Y61/CLBLM_LOGIC_OUTS23 CLBLM_R_X43Y61/CLBLM_M_D CLBLM_R_X43Y61/CLBLM_M_DMUX INT_L_X42Y61/IMUX_L33 INT_L_X42Y61/WL1END0 INT_R_X43Y61/LOGIC_OUTS23 INT_R_X43Y61/WL1BEG0 
pips: CLBLL_L_X42Y61/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLM_R_X43Y61/CLBLM_R.CLBLM_M_D->>CLBLM_M_DMUX CLBLM_R_X43Y61/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X42Y61/INT_L.WL1END0->>IMUX_L33 INT_R_X43Y61/INT_R.LOGIC_OUTS23->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[65] - 
wires: CLBLL_L_X42Y61/CLBLL_IMUX20 CLBLL_L_X42Y61/CLBLL_LOGIC_OUTS0 CLBLL_L_X42Y61/CLBLL_L_AQ CLBLL_L_X42Y61/CLBLL_L_C2 INT_L_X42Y61/BYP_ALT0 INT_L_X42Y61/BYP_BOUNCE0 INT_L_X42Y61/IMUX_L20 INT_L_X42Y61/LOGIC_OUTS_L0 
pips: CLBLL_L_X42Y61/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X42Y61/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X42Y61/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X42Y61/INT_L.BYP_BOUNCE0->>IMUX_L20 INT_L_X42Y61/INT_L.LOGIC_OUTS_L0->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_rdata[5] - 
wires: BRAM_INT_INTERFACE_L_X44Y61/INT_INTERFACE_SW2A3 BRAM_L_X44Y60/BRAM_SW2A3_1 CLBLL_R_X45Y63/CLBLL_LL_DQ CLBLL_R_X45Y63/CLBLL_LOGIC_OUTS7 CLBLM_R_X43Y61/CLBLM_IMUX15 CLBLM_R_X43Y61/CLBLM_IMUX23 CLBLM_R_X43Y61/CLBLM_IMUX38 CLBLM_R_X43Y61/CLBLM_IMUX7 CLBLM_R_X43Y61/CLBLM_L_C3 CLBLM_R_X43Y61/CLBLM_M_A1 CLBLM_R_X43Y61/CLBLM_M_B1 CLBLM_R_X43Y61/CLBLM_M_D3 CLBLM_R_X43Y61/CLBLM_SW2A3 INT_L_X44Y61/SW2A3 INT_L_X44Y62/SW2BEG3 INT_L_X44Y62/SW2END3 INT_L_X44Y63/SW2END_N0_3 INT_R_X43Y61/IMUX15 INT_R_X43Y61/IMUX23 INT_R_X43Y61/IMUX38 INT_R_X43Y61/IMUX7 INT_R_X43Y61/SW2END3 INT_R_X43Y62/SW2END_N0_3 INT_R_X45Y62/SW2A3 INT_R_X45Y63/LOGIC_OUTS7 INT_R_X45Y63/SW2BEG3 
pips: CLBLL_R_X45Y63/CLBLL_R.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLM_R_X43Y61/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X43Y61/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X43Y61/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X43Y61/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X44Y62/INT_L.SW2END3->>SW2BEG3 INT_R_X43Y61/INT_R.SW2END3->>IMUX15 INT_R_X43Y61/INT_R.SW2END3->>IMUX23 INT_R_X43Y61/INT_R.SW2END3->>IMUX38 INT_R_X43Y61/INT_R.SW2END3->>IMUX7 INT_R_X45Y63/INT_R.LOGIC_OUTS7->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

reg_rdata[6] - 
wires: BRAM_INT_INTERFACE_L_X44Y61/INT_INTERFACE_WW2END2 BRAM_L_X44Y60/BRAM_WW2END2_1 CLBLL_R_X45Y61/CLBLL_WL1END2 CLBLM_L_X46Y61/CLBLM_LOGIC_OUTS7 CLBLM_L_X46Y61/CLBLM_M_DQ CLBLM_L_X46Y61/CLBLM_WL1END2 CLBLM_R_X43Y61/CLBLM_IMUX18 CLBLM_R_X43Y61/CLBLM_IMUX2 CLBLM_R_X43Y61/CLBLM_IMUX21 CLBLM_R_X43Y61/CLBLM_IMUX45 CLBLM_R_X43Y61/CLBLM_L_C4 CLBLM_R_X43Y61/CLBLM_M_A2 CLBLM_R_X43Y61/CLBLM_M_B2 CLBLM_R_X43Y61/CLBLM_M_D2 CLBLM_R_X43Y61/CLBLM_WW2END2 INT_L_X44Y61/WW2A2 INT_L_X46Y61/LOGIC_OUTS_L7 INT_L_X46Y61/WL1BEG2 INT_R_X43Y61/FAN_ALT1 INT_R_X43Y61/FAN_BOUNCE1 INT_R_X43Y61/IMUX18 INT_R_X43Y61/IMUX2 INT_R_X43Y61/IMUX21 INT_R_X43Y61/IMUX45 INT_R_X43Y61/WW2END2 INT_R_X45Y61/WL1END2 INT_R_X45Y61/WW2BEG2 VBRK_X113Y64/VBRK_WL1END2 
pips: CLBLM_L_X46Y61/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 CLBLM_R_X43Y61/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X43Y61/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X43Y61/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X43Y61/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X46Y61/INT_L.LOGIC_OUTS_L7->>WL1BEG2 INT_R_X43Y61/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X43Y61/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X43Y61/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X43Y61/INT_R.WW2END2->>FAN_ALT1 INT_R_X43Y61/INT_R.WW2END2->>IMUX21 INT_R_X43Y61/INT_R.WW2END2->>IMUX45 INT_R_X45Y61/INT_R.WL1END2->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

reg_rdata[7] - 
wires: BRAM_INT_INTERFACE_L_X44Y61/INT_INTERFACE_SW2A1 BRAM_L_X44Y60/BRAM_SW2A1_1 CLBLL_R_X45Y62/CLBLL_LOGIC_OUTS2 CLBLL_R_X45Y62/CLBLL_L_CQ CLBLM_R_X43Y61/CLBLM_IMUX27 CLBLM_R_X43Y61/CLBLM_IMUX3 CLBLM_R_X43Y61/CLBLM_IMUX4 CLBLM_R_X43Y61/CLBLM_IMUX43 CLBLM_R_X43Y61/CLBLM_L_A2 CLBLM_R_X43Y61/CLBLM_M_A6 CLBLM_R_X43Y61/CLBLM_M_B4 CLBLM_R_X43Y61/CLBLM_M_D6 CLBLM_R_X43Y61/CLBLM_SW2A1 INT_L_X44Y61/SW2A1 INT_L_X44Y62/SW2BEG1 INT_L_X44Y62/WL1END1 INT_R_X43Y61/IMUX27 INT_R_X43Y61/IMUX3 INT_R_X43Y61/IMUX4 INT_R_X43Y61/IMUX43 INT_R_X43Y61/SW2END1 INT_R_X45Y62/LOGIC_OUTS2 INT_R_X45Y62/WL1BEG1 
pips: CLBLL_R_X45Y62/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLM_R_X43Y61/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X43Y61/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X43Y61/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X43Y61/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X44Y62/INT_L.WL1END1->>SW2BEG1 INT_R_X43Y61/INT_R.SW2END1->>IMUX27 INT_R_X43Y61/INT_R.SW2END1->>IMUX3 INT_R_X43Y61/INT_R.SW2END1->>IMUX4 INT_R_X43Y61/INT_R.SW2END1->>IMUX43 INT_R_X45Y62/INT_R.LOGIC_OUTS2->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

u_msg/TxMsgBuf[74] - 
wires: CLBLL_L_X42Y60/CLBLL_BYP1 CLBLL_L_X42Y60/CLBLL_LL_AX CLBLL_L_X42Y61/CLBLL_LOGIC_OUTS11 CLBLL_L_X42Y61/CLBLL_L_D INT_L_X42Y60/BYP_ALT1 INT_L_X42Y60/BYP_L1 INT_L_X42Y60/SL1END3 INT_L_X42Y60/SR1BEG_S0 INT_L_X42Y61/LOGIC_OUTS_L11 INT_L_X42Y61/SL1BEG3 
pips: CLBLL_L_X42Y60/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLL_L_X42Y61/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_L_X42Y60/INT_L.BYP_ALT1->>BYP_L1 INT_L_X42Y60/INT_L.SL1END3->>SR1BEG_S0 INT_L_X42Y60/INT_L.SR1BEG_S0->>BYP_ALT1 INT_L_X42Y61/INT_L.LOGIC_OUTS_L11->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

TxMsgBuf[74]_i_2_n_0 - 
wires: CLBLL_L_X42Y61/CLBLL_IMUX39 CLBLL_L_X42Y61/CLBLL_L_D3 CLBLM_R_X43Y61/CLBLM_LOGIC_OUTS21 CLBLM_R_X43Y61/CLBLM_M_BMUX INT_L_X42Y61/IMUX_L39 INT_L_X42Y61/WR1END_S1_0 INT_L_X42Y62/WR1END0 INT_R_X43Y61/LOGIC_OUTS21 INT_R_X43Y61/WR1BEG_S0 INT_R_X43Y62/WR1BEG0 
pips: CLBLL_L_X42Y61/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLM_R_X43Y61/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X42Y61/INT_L.WR1END_S1_0->>IMUX_L39 INT_R_X43Y61/INT_R.LOGIC_OUTS21->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[66] - 
wires: CLBLL_L_X42Y61/CLBLL_IMUX37 CLBLL_L_X42Y61/CLBLL_L_D4 CLBLM_R_X43Y62/CLBLM_LOGIC_OUTS2 CLBLM_R_X43Y62/CLBLM_L_CQ INT_L_X42Y61/IMUX_L37 INT_L_X42Y61/SW2END2 INT_R_X43Y61/SW2A2 INT_R_X43Y62/LOGIC_OUTS2 INT_R_X43Y62/SW2BEG2 
pips: CLBLL_L_X42Y61/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLM_R_X43Y62/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X42Y61/INT_L.SW2END2->>IMUX_L37 INT_R_X43Y62/INT_R.LOGIC_OUTS2->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[75] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[67] - 
wires: CLBLM_R_X43Y61/CLBLM_IMUX6 CLBLM_R_X43Y61/CLBLM_L_A1 CLBLM_R_X43Y63/CLBLM_LOGIC_OUTS2 CLBLM_R_X43Y63/CLBLM_L_CQ INT_R_X43Y61/IMUX6 INT_R_X43Y61/SS2END2 INT_R_X43Y62/SS2A2 INT_R_X43Y63/LOGIC_OUTS2 INT_R_X43Y63/SS2BEG2 
pips: CLBLM_R_X43Y61/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X43Y63/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_R_X43Y61/INT_R.SS2END2->>IMUX6 INT_R_X43Y63/INT_R.LOGIC_OUTS2->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

TxMsgBuf[75]_i_2_n_0 - 
wires: CLBLM_R_X43Y61/CLBLM_IMUX5 CLBLM_R_X43Y61/CLBLM_LOGIC_OUTS10 CLBLM_R_X43Y61/CLBLM_L_A6 CLBLM_R_X43Y61/CLBLM_L_C INT_R_X43Y61/IMUX5 INT_R_X43Y61/LOGIC_OUTS10 
pips: CLBLM_R_X43Y61/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X43Y61/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X43Y61/INT_R.LOGIC_OUTS10->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[76] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[68] - 
wires: CLBLL_L_X42Y60/CLBLL_EL1BEG3 CLBLL_L_X42Y60/CLBLL_IMUX7 CLBLL_L_X42Y60/CLBLL_LL_A1 CLBLM_R_X41Y60/CLBLM_EL1BEG3 CLBLM_R_X41Y61/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y61/CLBLM_L_AQ INT_L_X42Y60/EL1END3 INT_L_X42Y60/IMUX_L7 INT_R_X41Y60/EL1BEG3 INT_R_X41Y61/EL1BEG_N3 INT_R_X41Y61/LOGIC_OUTS0 
pips: CLBLL_L_X42Y60/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_R_X41Y61/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X42Y60/INT_L.EL1END3->>IMUX_L7 INT_R_X41Y61/INT_R.LOGIC_OUTS0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[77] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[69] - 
wires: CLBLL_L_X42Y61/CLBLL_LOGIC_OUTS1 CLBLL_L_X42Y61/CLBLL_L_BQ CLBLM_R_X43Y61/CLBLM_IMUX1 CLBLM_R_X43Y61/CLBLM_M_A3 INT_L_X42Y61/EL1BEG0 INT_L_X42Y61/LOGIC_OUTS_L1 INT_R_X43Y60/EL1END_S3_0 INT_R_X43Y61/EL1END0 INT_R_X43Y61/IMUX1 
pips: CLBLL_L_X42Y61/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_R_X43Y61/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X42Y61/INT_L.LOGIC_OUTS_L1->>EL1BEG0 INT_R_X43Y61/INT_R.EL1END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[78] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[70] - 
wires: CLBLL_L_X42Y60/CLBLL_IMUX17 CLBLL_L_X42Y60/CLBLL_LL_B3 CLBLL_L_X42Y62/CLBLL_EL1BEG0 CLBLM_R_X41Y62/CLBLM_EL1BEG0 CLBLM_R_X41Y62/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y62/CLBLM_L_BQ INT_L_X42Y60/IMUX_L17 INT_L_X42Y60/SS2END0 INT_L_X42Y61/EL1END_S3_0 INT_L_X42Y61/SS2A0 INT_L_X42Y62/EL1END0 INT_L_X42Y62/SS2BEG0 INT_R_X41Y62/EL1BEG0 INT_R_X41Y62/LOGIC_OUTS1 
pips: CLBLL_L_X42Y60/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_R_X41Y62/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X42Y60/INT_L.SS2END0->>IMUX_L17 INT_L_X42Y62/INT_L.EL1END0->>SS2BEG0 INT_R_X41Y62/INT_R.LOGIC_OUTS1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[80] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_rdata[8] - 
wires: BRAM_INT_INTERFACE_L_X44Y59/INT_INTERFACE_WW4C2 BRAM_L_X44Y55/BRAM_WW4C2_4 CLBLL_R_X45Y59/CLBLL_WW4A2 CLBLM_L_X46Y59/CLBLM_LOGIC_OUTS2 CLBLM_L_X46Y59/CLBLM_L_CQ CLBLM_L_X46Y59/CLBLM_WW4A2 CLBLM_R_X43Y59/CLBLM_WW4C2 CLBLM_R_X43Y60/CLBLM_IMUX12 CLBLM_R_X43Y60/CLBLM_IMUX29 CLBLM_R_X43Y60/CLBLM_M_B6 CLBLM_R_X43Y60/CLBLM_M_C2 INT_L_X42Y59/ER1BEG2 INT_L_X42Y59/WW4END2 INT_L_X44Y59/WW4B2 INT_L_X46Y59/LOGIC_OUTS_L2 INT_L_X46Y59/WW4BEG2 INT_R_X43Y59/ER1END2 INT_R_X43Y59/NR1BEG2 INT_R_X43Y59/WW4C2 INT_R_X43Y60/IMUX12 INT_R_X43Y60/IMUX29 INT_R_X43Y60/NR1END2 INT_R_X45Y59/WW4A2 VBRK_X113Y62/VBRK_WW4A2 
pips: CLBLM_L_X46Y59/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X43Y60/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X43Y60/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X42Y59/INT_L.WW4END2->>ER1BEG2 INT_L_X46Y59/INT_L.LOGIC_OUTS_L2->>WW4BEG2 INT_R_X43Y59/INT_R.ER1END2->>NR1BEG2 INT_R_X43Y60/INT_R.NR1END2->>IMUX12 INT_R_X43Y60/INT_R.NR1END2->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

TxMsgBuf[80]_i_2_n_0 - 
wires: CLBLM_R_X43Y60/CLBLM_IMUX27 CLBLM_R_X43Y60/CLBLM_LOGIC_OUTS23 CLBLM_R_X43Y60/CLBLM_M_B4 CLBLM_R_X43Y60/CLBLM_M_DMUX INT_R_X43Y60/IMUX27 INT_R_X43Y60/LOGIC_OUTS23 
pips: CLBLM_R_X43Y60/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X43Y60/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_R_X43Y60/INT_R.LOGIC_OUTS23->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[72] - 
wires: CLBLM_R_X43Y60/CLBLM_IMUX17 CLBLM_R_X43Y60/CLBLM_LOGIC_OUTS4 CLBLM_R_X43Y60/CLBLM_M_AQ CLBLM_R_X43Y60/CLBLM_M_B3 INT_R_X43Y60/IMUX17 INT_R_X43Y60/LOGIC_OUTS4 
pips: CLBLM_R_X43Y60/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X43Y60/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X43Y60/INT_R.LOGIC_OUTS4->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_rdata[11] - 
wires: BRAM_INT_INTERFACE_L_X44Y60/INT_INTERFACE_ER1BEG2 BRAM_INT_INTERFACE_L_X44Y61/INT_INTERFACE_WW2END0 BRAM_L_X44Y60/BRAM_ER1BEG2_0 BRAM_L_X44Y60/BRAM_WW2END0_1 CLBLL_R_X45Y60/CLBLL_IMUX26 CLBLL_R_X45Y60/CLBLL_L_B4 CLBLL_R_X45Y61/CLBLL_WR1END1 CLBLM_L_X46Y61/CLBLM_LOGIC_OUTS4 CLBLM_L_X46Y61/CLBLM_M_AQ CLBLM_L_X46Y61/CLBLM_WR1END1 CLBLM_R_X43Y60/CLBLM_ER1BEG2 CLBLM_R_X43Y60/CLBLM_IMUX28 CLBLM_R_X43Y60/CLBLM_IMUX44 CLBLM_R_X43Y60/CLBLM_M_C4 CLBLM_R_X43Y60/CLBLM_M_D4 CLBLM_R_X43Y61/CLBLM_IMUX22 CLBLM_R_X43Y61/CLBLM_IMUX26 CLBLM_R_X43Y61/CLBLM_L_B4 CLBLM_R_X43Y61/CLBLM_M_C3 CLBLM_R_X43Y61/CLBLM_WW2END0 INT_L_X44Y60/EL1BEG1 INT_L_X44Y60/ER1END2 INT_L_X44Y61/WW2A0 INT_L_X46Y61/LOGIC_OUTS_L4 INT_L_X46Y61/WR1BEG1 INT_R_X43Y60/ER1BEG2 INT_R_X43Y60/IMUX28 INT_R_X43Y60/IMUX44 INT_R_X43Y60/SR1END1 INT_R_X43Y61/BYP_ALT4 INT_R_X43Y61/BYP_BOUNCE4 INT_R_X43Y61/IMUX22 INT_R_X43Y61/IMUX26 INT_R_X43Y61/SR1BEG1 INT_R_X43Y61/WW2END0 INT_R_X45Y60/EL1END1 INT_R_X45Y60/IMUX26 INT_R_X45Y61/WR1END1 INT_R_X45Y61/WW2BEG0 VBRK_X113Y64/VBRK_WR1END1 
pips: CLBLL_R_X45Y60/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLM_L_X46Y61/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X43Y60/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X43Y60/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X43Y61/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X43Y61/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 INT_L_X44Y60/INT_L.ER1END2->>EL1BEG1 INT_L_X46Y61/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_R_X43Y60/INT_R.SR1END1->>ER1BEG2 INT_R_X43Y60/INT_R.SR1END1->>IMUX28 INT_R_X43Y60/INT_R.SR1END1->>IMUX44 INT_R_X43Y61/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X43Y61/INT_R.BYP_BOUNCE4->>IMUX22 INT_R_X43Y61/INT_R.WW2END0->>BYP_ALT4 INT_R_X43Y61/INT_R.WW2END0->>IMUX26 INT_R_X43Y61/INT_R.WW2END0->>SR1BEG1 INT_R_X45Y60/INT_R.EL1END1->>IMUX26 INT_R_X45Y61/INT_R.WR1END1->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

reg_rdata[10] - 
wires: BRAM_INT_INTERFACE_L_X44Y60/INT_INTERFACE_WR1END3 BRAM_INT_INTERFACE_L_X44Y60/INT_INTERFACE_WW2A1 BRAM_L_X44Y60/BRAM_WR1END3_0 BRAM_L_X44Y60/BRAM_WW2A1_0 CLBLL_L_X42Y60/CLBLL_IMUX19 CLBLL_L_X42Y60/CLBLL_L_B2 CLBLL_R_X45Y60/CLBLL_IMUX19 CLBLL_R_X45Y60/CLBLL_L_B2 CLBLL_R_X45Y60/CLBLL_WR1END1 CLBLM_L_X46Y59/CLBLM_LOGIC_OUTS4 CLBLM_L_X46Y59/CLBLM_M_AQ CLBLM_L_X46Y60/CLBLM_WR1END1 CLBLM_R_X43Y60/CLBLM_IMUX22 CLBLM_R_X43Y60/CLBLM_IMUX38 CLBLM_R_X43Y60/CLBLM_M_C3 CLBLM_R_X43Y60/CLBLM_M_D3 CLBLM_R_X43Y60/CLBLM_WR1END3 CLBLM_R_X43Y60/CLBLM_WW2A1 CLBLM_R_X43Y61/CLBLM_IMUX28 CLBLM_R_X43Y61/CLBLM_IMUX36 CLBLM_R_X43Y61/CLBLM_L_D2 CLBLM_R_X43Y61/CLBLM_M_C4 INT_L_X42Y60/IMUX_L19 INT_L_X42Y60/WW2END1 INT_L_X44Y60/WR1BEG3 INT_L_X44Y60/WR1END2 INT_L_X44Y60/WW2BEG1 INT_L_X46Y59/LOGIC_OUTS_L4 INT_L_X46Y59/NR1BEG0 INT_L_X46Y60/NR1END0 INT_L_X46Y60/WR1BEG1 INT_R_X43Y60/IMUX22 INT_R_X43Y60/IMUX38 INT_R_X43Y60/NL1BEG2 INT_R_X43Y60/WR1END3 INT_R_X43Y60/WW2A1 INT_R_X43Y61/IMUX28 INT_R_X43Y61/IMUX36 INT_R_X43Y61/NL1END2 INT_R_X45Y60/IMUX19 INT_R_X45Y60/WR1BEG2 INT_R_X45Y60/WR1END1 VBRK_X113Y63/VBRK_WR1END1 
pips: CLBLL_L_X42Y60/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X45Y60/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_L_X46Y59/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X43Y60/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X43Y60/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X43Y61/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X43Y61/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 INT_L_X42Y60/INT_L.WW2END1->>IMUX_L19 INT_L_X44Y60/INT_L.WR1END2->>WR1BEG3 INT_L_X44Y60/INT_L.WR1END2->>WW2BEG1 INT_L_X46Y59/INT_L.LOGIC_OUTS_L4->>NR1BEG0 INT_L_X46Y60/INT_L.NR1END0->>WR1BEG1 INT_R_X43Y60/INT_R.WR1END3->>IMUX22 INT_R_X43Y60/INT_R.WR1END3->>IMUX38 INT_R_X43Y60/INT_R.WR1END3->>NL1BEG2 INT_R_X43Y61/INT_R.NL1END2->>IMUX28 INT_R_X43Y61/INT_R.NL1END2->>IMUX36 INT_R_X45Y60/INT_R.WR1END1->>IMUX19 INT_R_X45Y60/INT_R.WR1END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

reg_rdata[9] - 
wires: BRAM_INT_INTERFACE_L_X44Y60/INT_INTERFACE_WW2END3 BRAM_L_X44Y60/BRAM_WW2END3_0 CLBLL_R_X45Y60/CLBLL_IMUX25 CLBLL_R_X45Y60/CLBLL_L_B5 CLBLL_R_X45Y60/CLBLL_WW2END3 CLBLM_L_X46Y60/CLBLM_WW2END3 CLBLM_R_X43Y60/CLBLM_IMUX31 CLBLM_R_X43Y60/CLBLM_IMUX47 CLBLM_R_X43Y60/CLBLM_M_C5 CLBLM_R_X43Y60/CLBLM_M_D5 CLBLM_R_X43Y60/CLBLM_WW2END3 CLBLM_R_X43Y61/CLBLM_IMUX32 CLBLM_R_X43Y61/CLBLM_IMUX42 CLBLM_R_X43Y61/CLBLM_L_D6 CLBLM_R_X43Y61/CLBLM_M_C1 CLBLM_R_X47Y62/CLBLM_LOGIC_OUTS3 CLBLM_R_X47Y62/CLBLM_L_DQ INT_L_X44Y60/WW2A3 INT_L_X46Y60/WW2A3 INT_R_X43Y60/IMUX31 INT_R_X43Y60/IMUX47 INT_R_X43Y60/WW2END3 INT_R_X43Y61/BYP_ALT0 INT_R_X43Y61/BYP_BOUNCE0 INT_R_X43Y61/IMUX32 INT_R_X43Y61/IMUX42 INT_R_X43Y61/WW2END_N0_3 INT_R_X45Y60/IMUX25 INT_R_X45Y60/SR1BEG_S0 INT_R_X45Y60/WW2BEG3 INT_R_X45Y60/WW2END3 INT_R_X45Y61/WW2END_N0_3 INT_R_X47Y60/SS2END3 INT_R_X47Y60/WW2BEG3 INT_R_X47Y61/SS2A3 INT_R_X47Y61/SS2END_N0_3 INT_R_X47Y62/LOGIC_OUTS3 INT_R_X47Y62/SS2BEG3 VBRK_X113Y63/VBRK_WW2END3 
pips: CLBLL_R_X45Y60/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLM_R_X43Y60/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X43Y60/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X43Y61/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X43Y61/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X47Y62/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_R_X43Y60/INT_R.WW2END3->>IMUX31 INT_R_X43Y60/INT_R.WW2END3->>IMUX47 INT_R_X43Y61/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X43Y61/INT_R.BYP_BOUNCE0->>IMUX42 INT_R_X43Y61/INT_R.WW2END_N0_3->>BYP_ALT0 INT_R_X43Y61/INT_R.WW2END_N0_3->>IMUX32 INT_R_X45Y60/INT_R.SR1BEG_S0->>IMUX25 INT_R_X45Y60/INT_R.WW2END3->>SR1BEG_S0 INT_R_X45Y60/INT_R.WW2END3->>WW2BEG3 INT_R_X47Y60/INT_R.SS2END3->>WW2BEG3 INT_R_X47Y62/INT_R.LOGIC_OUTS3->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u_msg/TxMsgBuf[81] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

TxMsgBuf[81]_i_2_n_0 - 
wires: CLBLL_L_X42Y60/CLBLL_IMUX6 CLBLL_L_X42Y60/CLBLL_L_A1 CLBLM_R_X43Y60/CLBLM_LOGIC_OUTS14 CLBLM_R_X43Y60/CLBLM_M_C INT_L_X42Y60/IMUX_L6 INT_L_X42Y60/WR1END3 INT_R_X43Y60/LOGIC_OUTS14 INT_R_X43Y60/WR1BEG3 
pips: CLBLL_L_X42Y60/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_R_X43Y60/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X42Y60/INT_L.WR1END3->>IMUX_L6 INT_R_X43Y60/INT_R.LOGIC_OUTS14->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[73] - 
wires: CLBLL_L_X42Y60/CLBLL_IMUX3 CLBLL_L_X42Y60/CLBLL_L_A2 CLBLL_L_X42Y61/CLBLL_LOGIC_OUTS2 CLBLL_L_X42Y61/CLBLL_L_CQ INT_L_X42Y60/IMUX_L3 INT_L_X42Y60/SE2A2 INT_L_X42Y60/WL1END1 INT_L_X42Y61/LOGIC_OUTS_L2 INT_L_X42Y61/SE2BEG2 INT_R_X43Y60/SE2END2 INT_R_X43Y60/WL1BEG1 
pips: CLBLL_L_X42Y60/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X42Y61/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_L_X42Y60/INT_L.WL1END1->>IMUX_L3 INT_L_X42Y61/INT_L.LOGIC_OUTS_L2->>SE2BEG2 INT_R_X43Y60/INT_R.SE2END2->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[82] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[74] - 
wires: CLBLL_L_X42Y60/CLBLL_IMUX16 CLBLL_L_X42Y60/CLBLL_LL_AMUX CLBLL_L_X42Y60/CLBLL_LOGIC_OUTS20 CLBLL_L_X42Y60/CLBLL_L_B3 INT_L_X42Y59/SR1END3 INT_L_X42Y60/IMUX_L16 INT_L_X42Y60/LOGIC_OUTS_L20 INT_L_X42Y60/SR1BEG3 INT_L_X42Y60/SR1END_N3_3 
pips: CLBLL_L_X42Y60/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X42Y60/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X42Y60/INT_L.LOGIC_OUTS_L20->>SR1BEG3 INT_L_X42Y60/INT_L.SR1END_N3_3->>IMUX_L16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

TxMsgBuf[82]_i_2_n_0 - 
wires: CLBLL_L_X42Y60/CLBLL_IMUX25 CLBLL_L_X42Y60/CLBLL_L_B5 CLBLM_R_X43Y60/CLBLM_LOGIC_OUTS22 CLBLM_R_X43Y60/CLBLM_M_CMUX INT_L_X42Y60/IMUX_L25 INT_L_X42Y60/WR1END1 INT_R_X43Y60/LOGIC_OUTS22 INT_R_X43Y60/WR1BEG1 
pips: CLBLL_L_X42Y60/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLM_R_X43Y60/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X42Y60/INT_L.WR1END1->>IMUX_L25 INT_R_X43Y60/INT_R.LOGIC_OUTS22->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[83] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

TxMsgBuf[83]_i_2_n_0 - 
wires: CLBLM_R_X43Y61/CLBLM_IMUX14 CLBLM_R_X43Y61/CLBLM_LOGIC_OUTS11 CLBLM_R_X43Y61/CLBLM_L_B1 CLBLM_R_X43Y61/CLBLM_L_D INT_R_X43Y61/IMUX14 INT_R_X43Y61/LOGIC_OUTS11 
pips: CLBLM_R_X43Y61/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X43Y61/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X43Y61/INT_R.LOGIC_OUTS11->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[75] - 
wires: CLBLM_R_X43Y61/CLBLM_IMUX16 CLBLM_R_X43Y61/CLBLM_LOGIC_OUTS0 CLBLM_R_X43Y61/CLBLM_L_AQ CLBLM_R_X43Y61/CLBLM_L_B3 INT_R_X43Y61/IMUX16 INT_R_X43Y61/LOGIC_OUTS0 
pips: CLBLM_R_X43Y61/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X43Y61/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X43Y61/INT_R.LOGIC_OUTS0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[84] - 
wires: CLBLL_L_X42Y60/CLBLL_LL_C CLBLL_L_X42Y60/CLBLL_LOGIC_OUTS14 CLBLL_L_X42Y60/CLBLL_WR1END3 CLBLM_R_X41Y60/CLBLM_BYP0 CLBLM_R_X41Y60/CLBLM_L_AX CLBLM_R_X41Y60/CLBLM_WR1END3 INT_L_X42Y60/LOGIC_OUTS_L14 INT_L_X42Y60/WR1BEG3 INT_R_X41Y59/SR1END3 INT_R_X41Y60/BYP0 INT_R_X41Y60/BYP_ALT0 INT_R_X41Y60/SR1BEG3 INT_R_X41Y60/SR1END_N3_3 INT_R_X41Y60/WR1END3 
pips: CLBLL_L_X42Y60/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLM_R_X41Y60/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX INT_L_X42Y60/INT_L.LOGIC_OUTS_L14->>WR1BEG3 INT_R_X41Y60/INT_R.BYP_ALT0->>BYP0 INT_R_X41Y60/INT_R.SR1END_N3_3->>BYP_ALT0 INT_R_X41Y60/INT_R.WR1END3->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

TxMsgBuf[84]_i_2_n_0 - 
wires: CLBLL_L_X42Y60/CLBLL_IMUX22 CLBLL_L_X42Y60/CLBLL_LL_C3 CLBLM_R_X43Y60/CLBLM_LOGIC_OUTS15 CLBLM_R_X43Y60/CLBLM_M_D INT_L_X42Y60/IMUX_L22 INT_L_X42Y60/WL1END2 INT_R_X43Y60/LOGIC_OUTS15 INT_R_X43Y60/WL1BEG2 
pips: CLBLL_L_X42Y60/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLM_R_X43Y60/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X42Y60/INT_L.WL1END2->>IMUX_L22 INT_R_X43Y60/INT_R.LOGIC_OUTS15->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[76] - 
wires: CLBLL_L_X42Y60/CLBLL_IMUX29 CLBLL_L_X42Y60/CLBLL_LL_AQ CLBLL_L_X42Y60/CLBLL_LL_C2 CLBLL_L_X42Y60/CLBLL_LOGIC_OUTS4 INT_L_X42Y60/FAN_BOUNCE_S3_4 INT_L_X42Y60/IMUX_L29 INT_L_X42Y60/LOGIC_OUTS_L4 INT_L_X42Y60/NR1BEG0 INT_L_X42Y61/FAN_ALT4 INT_L_X42Y61/FAN_BOUNCE4 INT_L_X42Y61/NR1END0 
pips: CLBLL_L_X42Y60/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X42Y60/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X42Y60/INT_L.FAN_BOUNCE_S3_4->>IMUX_L29 INT_L_X42Y60/INT_L.LOGIC_OUTS_L4->>NR1BEG0 INT_L_X42Y61/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X42Y61/INT_L.NR1END0->>FAN_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[85] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[77] - 
wires: CLBLM_R_X43Y61/CLBLM_IMUX35 CLBLM_R_X43Y61/CLBLM_LOGIC_OUTS4 CLBLM_R_X43Y61/CLBLM_M_AQ CLBLM_R_X43Y61/CLBLM_M_C6 INT_R_X43Y61/BYP_ALT1 INT_R_X43Y61/BYP_BOUNCE1 INT_R_X43Y61/IMUX35 INT_R_X43Y61/LOGIC_OUTS4 
pips: CLBLM_R_X43Y61/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X43Y61/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X43Y61/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X43Y61/INT_R.BYP_BOUNCE1->>IMUX35 INT_R_X43Y61/INT_R.LOGIC_OUTS4->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[86] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[78] - 
wires: BRAM_INT_INTERFACE_L_X44Y60/INT_INTERFACE_EE4A1 BRAM_L_X44Y60/BRAM_EE4A1_0 CLBLL_L_X42Y60/CLBLL_LL_BQ CLBLL_L_X42Y60/CLBLL_LOGIC_OUTS5 CLBLL_R_X45Y60/CLBLL_EE4C1 CLBLL_R_X45Y60/CLBLL_IMUX13 CLBLL_R_X45Y60/CLBLL_L_B6 CLBLL_R_X45Y60/CLBLL_WR1END2 CLBLM_L_X46Y60/CLBLM_EE4C1 CLBLM_L_X46Y60/CLBLM_WR1END2 CLBLM_R_X43Y60/CLBLM_EE4A1 INT_L_X42Y60/EE4BEG1 INT_L_X42Y60/LOGIC_OUTS_L5 INT_L_X44Y60/EE4B1 INT_L_X46Y60/EE4END1 INT_L_X46Y60/WR1BEG2 INT_R_X43Y60/EE4A1 INT_R_X45Y60/EE4C1 INT_R_X45Y60/IMUX13 INT_R_X45Y60/WR1END2 VBRK_X113Y63/VBRK_EE4C1 VBRK_X113Y63/VBRK_WR1END2 
pips: CLBLL_L_X42Y60/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_R_X45Y60/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 INT_L_X42Y60/INT_L.LOGIC_OUTS_L5->>EE4BEG1 INT_L_X46Y60/INT_L.EE4END1->>WR1BEG2 INT_R_X45Y60/INT_R.WR1END2->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[88] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[80] - 
wires: BRAM_INT_INTERFACE_L_X44Y60/INT_INTERFACE_EE2BEG1 BRAM_L_X44Y60/BRAM_EE2BEG1_0 CLBLL_R_X45Y60/CLBLL_IMUX18 CLBLL_R_X45Y60/CLBLL_LL_B2 CLBLM_R_X43Y60/CLBLM_EE2BEG1 CLBLM_R_X43Y60/CLBLM_LOGIC_OUTS5 CLBLM_R_X43Y60/CLBLM_M_BQ INT_L_X44Y60/EE2A1 INT_R_X43Y60/EE2BEG1 INT_R_X43Y60/LOGIC_OUTS5 INT_R_X45Y60/EE2END1 INT_R_X45Y60/IMUX18 
pips: CLBLL_R_X45Y60/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_R_X43Y60/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X43Y60/INT_R.LOGIC_OUTS5->>EE2BEG1 INT_R_X45Y60/INT_R.EE2END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_rdata[12] - 
wires: CLBLL_R_X45Y60/CLBLL_IMUX17 CLBLL_R_X45Y60/CLBLL_IMUX21 CLBLL_R_X45Y60/CLBLL_LL_B3 CLBLL_R_X45Y60/CLBLL_L_C4 CLBLL_R_X45Y60/CLBLL_NW2A1 CLBLM_L_X46Y59/CLBLM_LOGIC_OUTS5 CLBLM_L_X46Y59/CLBLM_M_BQ CLBLM_L_X46Y60/CLBLM_NW2A1 INT_L_X46Y59/LOGIC_OUTS_L5 INT_L_X46Y59/NW2BEG1 INT_L_X46Y60/NW2A1 INT_R_X45Y60/BYP_ALT1 INT_R_X45Y60/BYP_BOUNCE1 INT_R_X45Y60/IMUX17 INT_R_X45Y60/IMUX21 INT_R_X45Y60/NW2END1 VBRK_X113Y63/VBRK_NW2A1 
pips: CLBLL_R_X45Y60/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X45Y60/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLM_L_X46Y59/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X46Y59/INT_L.LOGIC_OUTS_L5->>NW2BEG1 INT_R_X45Y60/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X45Y60/INT_R.BYP_BOUNCE1->>IMUX21 INT_R_X45Y60/INT_R.NW2END1->>BYP_ALT1 INT_R_X45Y60/INT_R.NW2END1->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

TxMsgBuf[92]_i_2_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y61/INT_INTERFACE_WW4B0 BRAM_L_X44Y60/BRAM_WW4B0_1 CLBLL_L_X42Y61/CLBLL_WW4END0 CLBLL_R_X45Y60/CLBLL_IMUX12 CLBLL_R_X45Y60/CLBLL_LL_B6 CLBLL_R_X45Y61/CLBLL_LL_A CLBLL_R_X45Y61/CLBLL_LOGIC_OUTS12 CLBLM_R_X41Y60/CLBLM_IMUX9 CLBLM_R_X41Y60/CLBLM_L_A5 CLBLM_R_X41Y61/CLBLM_WW4END0 CLBLM_R_X43Y61/CLBLM_WW4B0 INT_L_X42Y61/WW4C0 INT_L_X44Y61/WW4A0 INT_R_X41Y60/IMUX9 INT_R_X41Y60/SR1BEG_S0 INT_R_X41Y60/WW4END_S0_0 INT_R_X41Y61/WW4END0 INT_R_X43Y61/WW4B0 INT_R_X45Y60/FAN_BOUNCE_S3_0 INT_R_X45Y60/IMUX12 INT_R_X45Y61/FAN_ALT0 INT_R_X45Y61/FAN_BOUNCE0 INT_R_X45Y61/LOGIC_OUTS12 INT_R_X45Y61/WW4BEG0 
pips: CLBLL_R_X45Y60/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X45Y61/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_R_X41Y60/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_R_X41Y60/INT_R.SR1BEG_S0->>IMUX9 INT_R_X41Y60/INT_R.WW4END_S0_0->>SR1BEG_S0 INT_R_X45Y60/INT_R.FAN_BOUNCE_S3_0->>IMUX12 INT_R_X45Y61/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X45Y61/INT_R.LOGIC_OUTS12->>FAN_ALT0 INT_R_X45Y61/INT_R.LOGIC_OUTS12->>WW4BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_msg/TxMsgBuf[89] - 
wires: CLBLL_L_X42Y60/CLBLL_BYP5 CLBLL_L_X42Y60/CLBLL_LOGIC_OUTS10 CLBLL_L_X42Y60/CLBLL_L_BX CLBLL_L_X42Y60/CLBLL_L_C INT_L_X42Y60/BYP_ALT5 INT_L_X42Y60/BYP_L5 INT_L_X42Y60/FAN_ALT5 INT_L_X42Y60/FAN_BOUNCE5 INT_L_X42Y60/LOGIC_OUTS_L10 
pips: CLBLL_L_X42Y60/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX CLBLL_L_X42Y60/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_L_X42Y60/INT_L.BYP_ALT5->>BYP_L5 INT_L_X42Y60/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X42Y60/INT_L.FAN_BOUNCE5->>BYP_ALT5 INT_L_X42Y60/INT_L.LOGIC_OUTS_L10->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

TxMsgBuf[89]_i_2_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y60/INT_INTERFACE_WW4B2 BRAM_L_X44Y60/BRAM_WW4B2_0 CLBLL_L_X42Y60/CLBLL_ER1BEG2 CLBLL_L_X42Y60/CLBLL_IMUX21 CLBLL_L_X42Y60/CLBLL_L_C4 CLBLL_L_X42Y60/CLBLL_WW4END2 CLBLL_R_X45Y60/CLBLL_LOGIC_OUTS10 CLBLL_R_X45Y60/CLBLL_L_C CLBLM_R_X41Y60/CLBLM_ER1BEG2 CLBLM_R_X41Y60/CLBLM_WW4END2 CLBLM_R_X43Y60/CLBLM_WW4B2 INT_L_X42Y60/ER1END2 INT_L_X42Y60/IMUX_L21 INT_L_X42Y60/WW4C2 INT_L_X44Y60/WW4A2 INT_R_X41Y60/ER1BEG2 INT_R_X41Y60/WW4END2 INT_R_X43Y60/WW4B2 INT_R_X45Y60/LOGIC_OUTS10 INT_R_X45Y60/WW4BEG2 
pips: CLBLL_L_X42Y60/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X45Y60/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_L_X42Y60/INT_L.ER1END2->>IMUX_L21 INT_R_X41Y60/INT_R.WW4END2->>ER1BEG2 INT_R_X45Y60/INT_R.LOGIC_OUTS10->>WW4BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[81] - 
wires: CLBLL_L_X42Y60/CLBLL_IMUX30 CLBLL_L_X42Y60/CLBLL_LOGIC_OUTS0 CLBLL_L_X42Y60/CLBLL_L_AQ CLBLL_L_X42Y60/CLBLL_L_C5 INT_L_X42Y60/IMUX_L30 INT_L_X42Y60/LOGIC_OUTS_L0 INT_L_X42Y60/NL1BEG_N3 
pips: CLBLL_L_X42Y60/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X42Y60/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X42Y60/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X42Y60/INT_L.NL1BEG_N3->>IMUX_L30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_rdata[13] - 
wires: CLBLL_R_X45Y60/CLBLL_IMUX20 CLBLL_R_X45Y60/CLBLL_IMUX36 CLBLL_R_X45Y60/CLBLL_L_C2 CLBLL_R_X45Y60/CLBLL_L_D2 CLBLL_R_X45Y61/CLBLL_IMUX8 CLBLL_R_X45Y61/CLBLL_LL_A5 CLBLL_R_X45Y62/CLBLL_IMUX45 CLBLL_R_X45Y62/CLBLL_LL_D2 CLBLL_R_X45Y62/CLBLL_SW2A0 CLBLM_L_X46Y62/CLBLM_SW2A0 CLBLM_L_X46Y63/CLBLM_LOGIC_OUTS0 CLBLM_L_X46Y63/CLBLM_L_AQ INT_L_X46Y62/SW2A0 INT_L_X46Y63/LOGIC_OUTS_L0 INT_L_X46Y63/SW2BEG0 INT_R_X45Y60/IMUX20 INT_R_X45Y60/IMUX36 INT_R_X45Y60/SR1END1 INT_R_X45Y61/IMUX8 INT_R_X45Y61/SL1END0 INT_R_X45Y61/SR1BEG1 INT_R_X45Y62/BYP_ALT1 INT_R_X45Y62/BYP_BOUNCE1 INT_R_X45Y62/IMUX45 INT_R_X45Y62/SL1BEG0 INT_R_X45Y62/SW2END0 VBRK_X113Y65/VBRK_SW2A0 
pips: CLBLL_R_X45Y60/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X45Y60/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X45Y61/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X45Y62/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLM_L_X46Y63/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X46Y63/INT_L.LOGIC_OUTS_L0->>SW2BEG0 INT_R_X45Y60/INT_R.SR1END1->>IMUX20 INT_R_X45Y60/INT_R.SR1END1->>IMUX36 INT_R_X45Y61/INT_R.SL1END0->>IMUX8 INT_R_X45Y61/INT_R.SL1END0->>SR1BEG1 INT_R_X45Y62/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X45Y62/INT_R.BYP_BOUNCE1->>IMUX45 INT_R_X45Y62/INT_R.SW2END0->>BYP_ALT1 INT_R_X45Y62/INT_R.SW2END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

reg_rdata[15] - 
wires: CLBLL_R_X45Y60/CLBLL_IMUX23 CLBLL_R_X45Y60/CLBLL_IMUX35 CLBLL_R_X45Y60/CLBLL_IMUX39 CLBLL_R_X45Y60/CLBLL_LL_C6 CLBLL_R_X45Y60/CLBLL_L_C3 CLBLL_R_X45Y60/CLBLL_L_D3 CLBLL_R_X45Y60/CLBLL_WL1END3 CLBLL_R_X45Y61/CLBLL_IMUX11 CLBLL_R_X45Y61/CLBLL_LL_A4 CLBLL_R_X45Y61/CLBLL_SE2A0 CLBLL_R_X45Y62/CLBLL_IMUX40 CLBLL_R_X45Y62/CLBLL_LL_D1 CLBLL_R_X45Y64/CLBLL_LL_AQ CLBLL_R_X45Y64/CLBLL_LOGIC_OUTS4 CLBLM_L_X46Y60/CLBLM_WL1END3 CLBLM_L_X46Y61/CLBLM_SE2A0 INT_L_X44Y61/SE2A1 INT_L_X44Y62/SE2A0 INT_L_X44Y62/SE2BEG1 INT_L_X44Y62/SR1END1 INT_L_X44Y63/SE2BEG0 INT_L_X44Y63/SR1BEG1 INT_L_X44Y63/SW2END0 INT_L_X46Y60/WL1BEG3 INT_L_X46Y61/SE2END0 INT_L_X46Y61/WL1BEG_N3 INT_R_X45Y60/IMUX23 INT_R_X45Y60/IMUX35 INT_R_X45Y60/IMUX39 INT_R_X45Y60/SL1END1 INT_R_X45Y60/WL1END3 INT_R_X45Y61/IMUX11 INT_R_X45Y61/SE2A0 INT_R_X45Y61/SE2END1 INT_R_X45Y61/SL1BEG1 INT_R_X45Y61/WL1END_N1_3 INT_R_X45Y62/IMUX40 INT_R_X45Y62/SE2BEG0 INT_R_X45Y62/SE2END0 INT_R_X45Y63/SW2A0 INT_R_X45Y64/LOGIC_OUTS4 INT_R_X45Y64/SW2BEG0 VBRK_X113Y63/VBRK_WL1END3 VBRK_X113Y64/VBRK_SE2A0 
pips: CLBLL_R_X45Y60/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X45Y60/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X45Y60/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X45Y61/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X45Y62/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X45Y64/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X44Y62/INT_L.SR1END1->>SE2BEG1 INT_L_X44Y63/INT_L.SW2END0->>SE2BEG0 INT_L_X44Y63/INT_L.SW2END0->>SR1BEG1 INT_L_X46Y61/INT_L.SE2END0->>WL1BEG_N3 INT_R_X45Y60/INT_R.SL1END1->>IMUX35 INT_R_X45Y60/INT_R.WL1END3->>IMUX23 INT_R_X45Y60/INT_R.WL1END3->>IMUX39 INT_R_X45Y61/INT_R.SE2END1->>IMUX11 INT_R_X45Y61/INT_R.SE2END1->>SL1BEG1 INT_R_X45Y62/INT_R.SE2END0->>IMUX40 INT_R_X45Y62/INT_R.SE2END0->>SE2BEG0 INT_R_X45Y64/INT_R.LOGIC_OUTS4->>SW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

reg_rdata[14] - 
wires: CLBLL_R_X45Y60/CLBLL_IMUX30 CLBLL_R_X45Y60/CLBLL_IMUX46 CLBLL_R_X45Y60/CLBLL_L_C5 CLBLL_R_X45Y60/CLBLL_L_D5 CLBLL_R_X45Y60/CLBLL_SW2A3 CLBLL_R_X45Y61/CLBLL_IMUX7 CLBLL_R_X45Y61/CLBLL_LL_A1 CLBLL_R_X45Y62/CLBLL_IMUX38 CLBLL_R_X45Y62/CLBLL_LL_D3 CLBLL_R_X45Y62/CLBLL_WW2END0 CLBLM_L_X46Y60/CLBLM_SW2A3 CLBLM_L_X46Y62/CLBLM_WW2END0 CLBLM_R_X47Y62/CLBLM_LOGIC_OUTS0 CLBLM_R_X47Y62/CLBLM_L_AQ INT_L_X46Y60/SW2A3 INT_L_X46Y61/SW2BEG3 INT_L_X46Y61/WL1END3 INT_L_X46Y62/WL1END_N1_3 INT_L_X46Y62/WW2A0 INT_R_X45Y60/IMUX30 INT_R_X45Y60/IMUX46 INT_R_X45Y60/SW2END3 INT_R_X45Y61/FAN_BOUNCE_S3_4 INT_R_X45Y61/IMUX7 INT_R_X45Y61/SW2END_N0_3 INT_R_X45Y62/BYP_ALT4 INT_R_X45Y62/BYP_BOUNCE4 INT_R_X45Y62/FAN_ALT4 INT_R_X45Y62/FAN_BOUNCE4 INT_R_X45Y62/IMUX38 INT_R_X45Y62/WW2END0 INT_R_X47Y61/WL1BEG3 INT_R_X47Y62/LOGIC_OUTS0 INT_R_X47Y62/WL1BEG_N3 INT_R_X47Y62/WW2BEG0 VBRK_X113Y63/VBRK_SW2A3 VBRK_X113Y65/VBRK_WW2END0 
pips: CLBLL_R_X45Y60/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X45Y60/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X45Y61/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X45Y62/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_R_X47Y62/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X46Y61/INT_L.WL1END3->>SW2BEG3 INT_R_X45Y60/INT_R.SW2END3->>IMUX30 INT_R_X45Y60/INT_R.SW2END3->>IMUX46 INT_R_X45Y61/INT_R.FAN_BOUNCE_S3_4->>IMUX7 INT_R_X45Y62/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X45Y62/INT_R.BYP_BOUNCE4->>IMUX38 INT_R_X45Y62/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X45Y62/INT_R.WW2END0->>BYP_ALT4 INT_R_X45Y62/INT_R.WW2END0->>FAN_ALT4 INT_R_X47Y62/INT_R.LOGIC_OUTS0->>WL1BEG_N3 INT_R_X47Y62/INT_R.LOGIC_OUTS0->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

u_msg/TxMsgBuf[90] - 
wires: CLBLL_L_X42Y60/CLBLL_BYP2 CLBLL_L_X42Y60/CLBLL_LOGIC_OUTS19 CLBLL_L_X42Y60/CLBLL_L_CX CLBLL_L_X42Y60/CLBLL_L_DMUX INT_L_X42Y60/BYP_ALT2 INT_L_X42Y60/BYP_ALT4 INT_L_X42Y60/BYP_BOUNCE4 INT_L_X42Y60/BYP_L2 INT_L_X42Y60/FAN_ALT1 INT_L_X42Y60/FAN_BOUNCE1 INT_L_X42Y60/LOGIC_OUTS_L19 
pips: CLBLL_L_X42Y60/CLBLL_L.CLBLL_BYP2->CLBLL_L_CX CLBLL_L_X42Y60/CLBLL_L.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 INT_L_X42Y60/INT_L.BYP_ALT2->>BYP_L2 INT_L_X42Y60/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X42Y60/INT_L.BYP_BOUNCE4->>FAN_ALT1 INT_L_X42Y60/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X42Y60/INT_L.FAN_BOUNCE1->>BYP_ALT2 INT_L_X42Y60/INT_L.LOGIC_OUTS_L19->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

TxMsgBuf[90]_i_2_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y61/INT_INTERFACE_NW2A3 BRAM_L_X44Y60/BRAM_NW2A3_1 CLBLL_L_X42Y60/CLBLL_IMUX37 CLBLL_L_X42Y60/CLBLL_L_D4 CLBLL_R_X45Y60/CLBLL_LOGIC_OUTS18 CLBLL_R_X45Y60/CLBLL_L_CMUX CLBLM_R_X43Y61/CLBLM_NW2A3 INT_L_X42Y60/IMUX_L37 INT_L_X42Y60/SW2END2 INT_L_X44Y59/WL1END3 INT_L_X44Y60/NL1BEG_N3 INT_L_X44Y60/NW2BEG3 INT_L_X44Y60/WL1END_N1_3 INT_L_X44Y61/NW2A3 INT_R_X43Y60/SW2A2 INT_R_X43Y61/NW2END3 INT_R_X43Y61/SW2BEG2 INT_R_X45Y59/WL1BEG3 INT_R_X45Y60/LOGIC_OUTS18 INT_R_X45Y60/WL1BEG_N3 
pips: CLBLL_L_X42Y60/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X45Y60/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_L_X42Y60/INT_L.SW2END2->>IMUX_L37 INT_L_X44Y60/INT_L.NL1BEG_N3->>NW2BEG3 INT_L_X44Y60/INT_L.WL1END_N1_3->>NL1BEG_N3 INT_R_X43Y61/INT_R.NW2END3->>SW2BEG2 INT_R_X45Y60/INT_R.LOGIC_OUTS18->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[82] - 
wires: CLBLL_L_X42Y60/CLBLL_IMUX39 CLBLL_L_X42Y60/CLBLL_LOGIC_OUTS1 CLBLL_L_X42Y60/CLBLL_L_BQ CLBLL_L_X42Y60/CLBLL_L_D3 INT_L_X42Y60/IMUX_L39 INT_L_X42Y60/LOGIC_OUTS_L1 INT_L_X42Y60/NL1BEG0 INT_L_X42Y60/NL1END_S3_0 INT_L_X42Y61/NL1END0 
pips: CLBLL_L_X42Y60/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X42Y60/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X42Y60/INT_L.LOGIC_OUTS_L1->>NL1BEG0 INT_L_X42Y60/INT_L.NL1END_S3_0->>IMUX_L39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[91] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

TxMsgBuf[91]_i_2_n_0 - 
wires: CLBLL_R_X45Y60/CLBLL_IMUX31 CLBLL_R_X45Y60/CLBLL_LL_C5 CLBLL_R_X45Y61/CLBLL_LL_AMUX CLBLL_R_X45Y61/CLBLL_LOGIC_OUTS20 INT_R_X45Y60/IMUX31 INT_R_X45Y60/SR1END3 INT_R_X45Y61/LOGIC_OUTS20 INT_R_X45Y61/SR1BEG3 INT_R_X45Y61/SR1END_N3_3 
pips: CLBLL_R_X45Y60/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X45Y61/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_R_X45Y60/INT_R.SR1END3->>IMUX31 INT_R_X45Y61/INT_R.LOGIC_OUTS20->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[83] - 
wires: BRAM_INT_INTERFACE_L_X44Y61/INT_INTERFACE_EL1BEG0 BRAM_L_X44Y60/BRAM_EL1BEG0_1 CLBLL_R_X45Y60/CLBLL_IMUX22 CLBLL_R_X45Y60/CLBLL_LL_C3 CLBLM_R_X43Y61/CLBLM_EL1BEG0 CLBLM_R_X43Y61/CLBLM_LOGIC_OUTS1 CLBLM_R_X43Y61/CLBLM_L_BQ INT_L_X44Y60/EL1BEG3 INT_L_X44Y60/EL1END_S3_0 INT_L_X44Y61/EL1BEG_N3 INT_L_X44Y61/EL1END0 INT_R_X43Y61/EL1BEG0 INT_R_X43Y61/LOGIC_OUTS1 INT_R_X45Y60/EL1END3 INT_R_X45Y60/IMUX22 
pips: CLBLL_R_X45Y60/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLM_R_X43Y61/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X44Y61/INT_L.EL1END0->>EL1BEG_N3 INT_R_X43Y61/INT_R.LOGIC_OUTS1->>EL1BEG0 INT_R_X45Y60/INT_R.EL1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[92] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[84] - 
wires: CLBLM_R_X41Y60/CLBLM_IMUX5 CLBLM_R_X41Y60/CLBLM_LOGIC_OUTS16 CLBLM_R_X41Y60/CLBLM_L_A6 CLBLM_R_X41Y60/CLBLM_L_AMUX INT_R_X41Y60/IMUX5 INT_R_X41Y60/LOGIC_OUTS16 
pips: CLBLM_R_X41Y60/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X41Y60/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X41Y60/INT_R.LOGIC_OUTS16->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[93] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[85] - 
wires: BRAM_INT_INTERFACE_L_X44Y61/INT_INTERFACE_EE2BEG2 BRAM_L_X44Y60/BRAM_EE2BEG2_1 CLBLL_R_X45Y62/CLBLL_IMUX47 CLBLL_R_X45Y62/CLBLL_LL_D5 CLBLM_R_X43Y61/CLBLM_EE2BEG2 CLBLM_R_X43Y61/CLBLM_LOGIC_OUTS6 CLBLM_R_X43Y61/CLBLM_M_CQ INT_L_X44Y61/EE2A2 INT_R_X43Y61/EE2BEG2 INT_R_X43Y61/LOGIC_OUTS6 INT_R_X45Y61/EE2END2 INT_R_X45Y61/NR1BEG2 INT_R_X45Y62/BYP_ALT3 INT_R_X45Y62/BYP_BOUNCE3 INT_R_X45Y62/IMUX47 INT_R_X45Y62/NR1END2 INT_R_X45Y63/BYP_BOUNCE_N3_3 
pips: CLBLL_R_X45Y62/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLM_R_X43Y61/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_R_X43Y61/INT_R.LOGIC_OUTS6->>EE2BEG2 INT_R_X45Y61/INT_R.EE2END2->>NR1BEG2 INT_R_X45Y62/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X45Y62/INT_R.BYP_BOUNCE3->>IMUX47 INT_R_X45Y62/INT_R.NR1END2->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[94] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[86] - 
wires: CLBLL_R_X45Y60/CLBLL_IMUX37 CLBLL_R_X45Y60/CLBLL_LOGIC_OUTS1 CLBLL_R_X45Y60/CLBLL_L_BQ CLBLL_R_X45Y60/CLBLL_L_D4 INT_R_X45Y60/BYP_ALT5 INT_R_X45Y60/BYP_BOUNCE5 INT_R_X45Y60/IMUX37 INT_R_X45Y60/LOGIC_OUTS1 
pips: CLBLL_R_X45Y60/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X45Y60/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_R_X45Y60/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X45Y60/INT_R.BYP_BOUNCE5->>IMUX37 INT_R_X45Y60/INT_R.LOGIC_OUTS1->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[96] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_rdata[16] - 
wires: BRAM_INT_INTERFACE_L_X44Y59/INT_INTERFACE_WW2END3 BRAM_INT_INTERFACE_L_X44Y60/INT_INTERFACE_EE2BEG3 BRAM_L_X44Y55/BRAM_WW2END3_4 BRAM_L_X44Y60/BRAM_EE2BEG3_0 CLBLL_R_X45Y60/CLBLL_IMUX47 CLBLL_R_X45Y60/CLBLL_LL_D5 CLBLL_R_X45Y60/CLBLL_NW2A0 CLBLM_L_X46Y59/CLBLM_LOGIC_OUTS0 CLBLM_L_X46Y59/CLBLM_L_AQ CLBLM_L_X46Y60/CLBLM_NW2A0 CLBLM_R_X43Y59/CLBLM_WW2END3 CLBLM_R_X43Y60/CLBLM_EE2BEG3 CLBLM_R_X43Y60/CLBLM_IMUX30 CLBLM_R_X43Y60/CLBLM_L_C5 INT_L_X44Y59/WW2A3 INT_L_X44Y60/EE2A3 INT_L_X46Y59/LOGIC_OUTS_L0 INT_L_X46Y59/NW2BEG0 INT_L_X46Y60/NW2A0 INT_R_X43Y59/WW2END3 INT_R_X43Y60/EE2BEG3 INT_R_X43Y60/IMUX30 INT_R_X43Y60/NL1BEG_N3 INT_R_X43Y60/WW2END_N0_3 INT_R_X45Y59/NW2END_S0_0 INT_R_X45Y59/WW2BEG3 INT_R_X45Y60/EE2END3 INT_R_X45Y60/IMUX47 INT_R_X45Y60/NW2END0 VBRK_X113Y63/VBRK_NW2A0 
pips: CLBLL_R_X45Y60/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLM_L_X46Y59/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X43Y60/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X46Y59/INT_L.LOGIC_OUTS_L0->>NW2BEG0 INT_R_X43Y60/INT_R.NL1BEG_N3->>EE2BEG3 INT_R_X43Y60/INT_R.NL1BEG_N3->>IMUX30 INT_R_X43Y60/INT_R.WW2END_N0_3->>NL1BEG_N3 INT_R_X45Y59/INT_R.NW2END_S0_0->>WW2BEG3 INT_R_X45Y60/INT_R.EE2END3->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u_msg/TxMsgBuf_reg_n_0_[88] - 
wires: CLBLL_R_X45Y60/CLBLL_IMUX38 CLBLL_R_X45Y60/CLBLL_LL_BQ CLBLL_R_X45Y60/CLBLL_LL_D3 CLBLL_R_X45Y60/CLBLL_LOGIC_OUTS5 INT_R_X45Y60/BYP_ALT4 INT_R_X45Y60/BYP_BOUNCE4 INT_R_X45Y60/IMUX38 INT_R_X45Y60/LOGIC_OUTS5 
pips: CLBLL_R_X45Y60/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X45Y60/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_R_X45Y60/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X45Y60/INT_R.BYP_BOUNCE4->>IMUX38 INT_R_X45Y60/INT_R.LOGIC_OUTS5->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[97] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

TxMsgBuf[97]_i_2_n_0 - 
wires: CLBLL_L_X42Y60/CLBLL_LOGIC_OUTS11 CLBLL_L_X42Y60/CLBLL_L_D CLBLM_R_X43Y59/CLBLM_IMUX6 CLBLM_R_X43Y59/CLBLM_L_A1 INT_L_X42Y59/SE2A3 INT_L_X42Y60/LOGIC_OUTS_L11 INT_L_X42Y60/SE2BEG3 INT_R_X43Y59/IMUX6 INT_R_X43Y59/SE2END3 
pips: CLBLL_L_X42Y60/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_R_X43Y59/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X42Y60/INT_L.LOGIC_OUTS_L11->>SE2BEG3 INT_R_X43Y59/INT_R.SE2END3->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

TxMsgBuf[97]_i_3_n_0 - 
wires: CLBLM_R_X43Y59/CLBLM_IMUX0 CLBLM_R_X43Y59/CLBLM_L_A3 CLBLM_R_X43Y60/CLBLM_LOGIC_OUTS18 CLBLM_R_X43Y60/CLBLM_L_CMUX INT_R_X43Y59/IMUX0 INT_R_X43Y59/SL1END0 INT_R_X43Y60/LOGIC_OUTS18 INT_R_X43Y60/SL1BEG0 
pips: CLBLM_R_X43Y59/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X43Y60/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X43Y59/INT_R.SL1END0->>IMUX0 INT_R_X43Y60/INT_R.LOGIC_OUTS18->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[89] - 
wires: CLBLL_L_X42Y60/CLBLL_IMUX46 CLBLL_L_X42Y60/CLBLL_LOGIC_OUTS17 CLBLL_L_X42Y60/CLBLL_L_BMUX CLBLL_L_X42Y60/CLBLL_L_D5 INT_L_X42Y60/IMUX_L46 INT_L_X42Y60/LOGIC_OUTS_L17 
pips: CLBLL_L_X42Y60/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X42Y60/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X42Y60/INT_L.LOGIC_OUTS_L17->>IMUX_L46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[98] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

TxMsgBuf[98]_i_2_n_0 - 
wires: CLBLM_R_X43Y60/CLBLM_IMUX13 CLBLM_R_X43Y60/CLBLM_LOGIC_OUTS10 CLBLM_R_X43Y60/CLBLM_L_B6 CLBLM_R_X43Y60/CLBLM_L_C INT_R_X43Y60/IMUX13 INT_R_X43Y60/LOGIC_OUTS10 
pips: CLBLM_R_X43Y60/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X43Y60/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X43Y60/INT_R.LOGIC_OUTS10->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[90] - 
wires: CLBLL_L_X42Y60/CLBLL_LOGIC_OUTS2 CLBLL_L_X42Y60/CLBLL_L_CQ CLBLM_R_X43Y60/CLBLM_IMUX19 CLBLM_R_X43Y60/CLBLM_L_B2 INT_L_X42Y60/EL1BEG1 INT_L_X42Y60/LOGIC_OUTS_L2 INT_R_X43Y60/EL1END1 INT_R_X43Y60/IMUX19 
pips: CLBLL_L_X42Y60/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLM_R_X43Y60/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X42Y60/INT_L.LOGIC_OUTS_L2->>EL1BEG1 INT_R_X43Y60/INT_R.EL1END1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf[99] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[91] - 
wires: BRAM_INT_INTERFACE_L_X44Y60/INT_INTERFACE_WW2END2 BRAM_L_X44Y60/BRAM_WW2END2_0 CLBLL_R_X45Y60/CLBLL_LL_CQ CLBLL_R_X45Y60/CLBLL_LOGIC_OUTS6 CLBLM_R_X43Y60/CLBLM_IMUX46 CLBLM_R_X43Y60/CLBLM_L_D5 CLBLM_R_X43Y60/CLBLM_WW2END2 INT_L_X44Y60/WW2A2 INT_R_X43Y60/IMUX46 INT_R_X43Y60/WW2END2 INT_R_X45Y60/LOGIC_OUTS6 INT_R_X45Y60/WW2BEG2 
pips: CLBLL_R_X45Y60/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X43Y60/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 INT_R_X43Y60/INT_R.WW2END2->>IMUX46 INT_R_X45Y60/INT_R.LOGIC_OUTS6->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

TxMsgBuf[99]_i_3_n_0 - 
wires: CLBLM_R_X43Y60/CLBLM_IMUX37 CLBLM_R_X43Y60/CLBLM_LOGIC_OUTS16 CLBLM_R_X43Y60/CLBLM_L_AMUX CLBLM_R_X43Y60/CLBLM_L_D4 INT_R_X43Y60/IMUX37 INT_R_X43Y60/LOGIC_OUTS16 
pips: CLBLM_R_X43Y60/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X43Y60/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X43Y60/INT_R.LOGIC_OUTS16->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

TxMsgSize[0]_i_1_n_0 - 
wires: CLBLL_L_X42Y65/CLBLL_BYP1 CLBLL_L_X42Y65/CLBLL_LL_AX CLBLL_L_X42Y65/CLBLL_LL_BMUX CLBLL_L_X42Y65/CLBLL_LOGIC_OUTS21 INT_L_X42Y65/BYP_ALT1 INT_L_X42Y65/BYP_L1 INT_L_X42Y65/LOGIC_OUTS_L21 INT_L_X42Y65/SR1BEG_S0 
pips: CLBLL_L_X42Y65/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLL_L_X42Y65/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_L_X42Y65/INT_L.BYP_ALT1->>BYP_L1 INT_L_X42Y65/INT_L.LOGIC_OUTS_L21->>SR1BEG_S0 INT_L_X42Y65/INT_L.SR1BEG_S0->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgSize_reg_n_0_[0] - 
wires: CLBLL_L_X42Y64/CLBLL_IMUX12 CLBLL_L_X42Y64/CLBLL_IMUX19 CLBLL_L_X42Y64/CLBLL_IMUX38 CLBLL_L_X42Y64/CLBLL_IMUX4 CLBLL_L_X42Y64/CLBLL_LL_A6 CLBLL_L_X42Y64/CLBLL_LL_B6 CLBLL_L_X42Y64/CLBLL_LL_D3 CLBLL_L_X42Y64/CLBLL_L_B2 CLBLL_L_X42Y65/CLBLL_IMUX17 CLBLL_L_X42Y65/CLBLL_LL_AQ CLBLL_L_X42Y65/CLBLL_LL_B3 CLBLL_L_X42Y65/CLBLL_LOGIC_OUTS4 INT_L_X42Y64/BYP_ALT2 INT_L_X42Y64/BYP_BOUNCE2 INT_L_X42Y64/IMUX_L12 INT_L_X42Y64/IMUX_L19 INT_L_X42Y64/IMUX_L38 INT_L_X42Y64/IMUX_L4 INT_L_X42Y64/SR1END1 INT_L_X42Y65/BYP_BOUNCE_N3_2 INT_L_X42Y65/IMUX_L17 INT_L_X42Y65/LOGIC_OUTS_L4 INT_L_X42Y65/SR1BEG1 
pips: CLBLL_L_X42Y64/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X42Y64/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X42Y64/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X42Y64/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X42Y65/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X42Y65/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X42Y64/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X42Y64/INT_L.BYP_BOUNCE2->>IMUX_L38 INT_L_X42Y64/INT_L.SR1END1->>BYP_ALT2 INT_L_X42Y64/INT_L.SR1END1->>IMUX_L12 INT_L_X42Y64/INT_L.SR1END1->>IMUX_L19 INT_L_X42Y64/INT_L.SR1END1->>IMUX_L4 INT_L_X42Y65/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_L_X42Y65/INT_L.LOGIC_OUTS_L4->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

TxMsgSize[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgSize_reg_n_0_[1] - 
wires: CLBLL_L_X42Y64/CLBLL_IMUX1 CLBLL_L_X42Y64/CLBLL_IMUX14 CLBLL_L_X42Y64/CLBLL_IMUX17 CLBLL_L_X42Y64/CLBLL_IMUX45 CLBLL_L_X42Y64/CLBLL_LL_A3 CLBLL_L_X42Y64/CLBLL_LL_AQ CLBLL_L_X42Y64/CLBLL_LL_B3 CLBLL_L_X42Y64/CLBLL_LL_D2 CLBLL_L_X42Y64/CLBLL_LOGIC_OUTS4 CLBLL_L_X42Y64/CLBLL_L_B1 INT_L_X42Y64/IMUX_L1 INT_L_X42Y64/IMUX_L14 INT_L_X42Y64/IMUX_L17 INT_L_X42Y64/IMUX_L45 INT_L_X42Y64/LOGIC_OUTS_L4 INT_L_X42Y64/NL1BEG_N3 
pips: CLBLL_L_X42Y64/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X42Y64/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X42Y64/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X42Y64/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X42Y64/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X42Y64/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X42Y64/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_L_X42Y64/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X42Y64/INT_L.NL1BEG_N3->>IMUX_L14 INT_L_X42Y64/INT_L.NL1BEG_N3->>IMUX_L45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

TxMsgSize[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgSize_reg_n_0_[2] - 
wires: CLBLL_L_X42Y64/CLBLL_IMUX25 CLBLL_L_X42Y64/CLBLL_IMUX27 CLBLL_L_X42Y64/CLBLL_IMUX47 CLBLL_L_X42Y64/CLBLL_LL_B4 CLBLL_L_X42Y64/CLBLL_LL_D5 CLBLL_L_X42Y64/CLBLL_LOGIC_OUTS1 CLBLL_L_X42Y64/CLBLL_L_B5 CLBLL_L_X42Y64/CLBLL_L_BQ INT_L_X42Y64/BYP_ALT5 INT_L_X42Y64/BYP_BOUNCE5 INT_L_X42Y64/FAN_ALT5 INT_L_X42Y64/FAN_BOUNCE5 INT_L_X42Y64/IMUX_L25 INT_L_X42Y64/IMUX_L27 INT_L_X42Y64/IMUX_L47 INT_L_X42Y64/LOGIC_OUTS_L1 
pips: CLBLL_L_X42Y64/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X42Y64/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X42Y64/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X42Y64/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X42Y64/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X42Y64/INT_L.BYP_BOUNCE5->>FAN_ALT5 INT_L_X42Y64/INT_L.BYP_BOUNCE5->>IMUX_L47 INT_L_X42Y64/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X42Y64/INT_L.FAN_BOUNCE5->>IMUX_L25 INT_L_X42Y64/INT_L.LOGIC_OUTS_L1->>BYP_ALT5 INT_L_X42Y64/INT_L.LOGIC_OUTS_L1->>IMUX_L27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

TxMsgSize[2]_i_3_n_0 - 
wires: CLBLL_L_X42Y60/CLBLL_LOGIC_OUTS16 CLBLL_L_X42Y60/CLBLL_L_AMUX CLBLL_L_X42Y64/CLBLL_IMUX16 CLBLL_L_X42Y64/CLBLL_L_B3 INT_L_X42Y60/LOGIC_OUTS_L16 INT_L_X42Y60/NL1BEG1 INT_L_X42Y61/NL1END1 INT_L_X42Y61/NN2BEG1 INT_L_X42Y62/NN2A1 INT_L_X42Y63/NL1BEG0 INT_L_X42Y63/NL1END_S3_0 INT_L_X42Y63/NN2END1 INT_L_X42Y64/IMUX_L16 INT_L_X42Y64/NL1END0 
pips: CLBLL_L_X42Y60/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_L_X42Y64/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 INT_L_X42Y60/INT_L.LOGIC_OUTS_L16->>NL1BEG1 INT_L_X42Y61/INT_L.NL1END1->>NN2BEG1 INT_L_X42Y63/INT_L.NN2END1->>NL1BEG0 INT_L_X42Y64/INT_L.NL1END0->>IMUX_L16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

TxMsgSize[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgSize_reg_n_0_[3] - 
wires: CLBLL_L_X42Y64/CLBLL_IMUX18 CLBLL_L_X42Y64/CLBLL_IMUX40 CLBLL_L_X42Y64/CLBLL_LL_B2 CLBLL_L_X42Y64/CLBLL_LL_BQ CLBLL_L_X42Y64/CLBLL_LL_D1 CLBLL_L_X42Y64/CLBLL_LOGIC_OUTS5 INT_L_X42Y63/FAN_BOUNCE_S3_2 INT_L_X42Y64/FAN_ALT2 INT_L_X42Y64/FAN_BOUNCE2 INT_L_X42Y64/IMUX_L18 INT_L_X42Y64/IMUX_L40 INT_L_X42Y64/LOGIC_OUTS_L5 
pips: CLBLL_L_X42Y64/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X42Y64/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X42Y64/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X42Y64/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X42Y64/INT_L.FAN_BOUNCE2->>IMUX_L40 INT_L_X42Y64/INT_L.LOGIC_OUTS_L5->>FAN_ALT2 INT_L_X42Y64/INT_L.LOGIC_OUTS_L5->>IMUX_L18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

TxMsgSize[3]_i_2_n_0 - 
wires: CLBLL_L_X42Y64/CLBLL_IMUX24 CLBLL_L_X42Y64/CLBLL_LL_B5 CLBLL_L_X42Y64/CLBLL_LL_CMUX CLBLL_L_X42Y64/CLBLL_LOGIC_OUTS22 INT_L_X42Y64/IMUX_L24 INT_L_X42Y64/LOGIC_OUTS_L22 
pips: CLBLL_L_X42Y64/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X42Y64/CLBLL_L.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_L_X42Y64/INT_L.LOGIC_OUTS_L22->>IMUX_L24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgSize - 
wires: BRAM_INT_INTERFACE_L_X44Y59/INT_INTERFACE_SW2A1 BRAM_INT_INTERFACE_L_X44Y61/INT_INTERFACE_SE2A2 BRAM_INT_INTERFACE_L_X44Y61/INT_INTERFACE_WL1END1 BRAM_INT_INTERFACE_L_X44Y62/INT_INTERFACE_ER1BEG3 BRAM_L_X44Y55/BRAM_SW2A1_4 BRAM_L_X44Y60/BRAM_ER1BEG3_2 BRAM_L_X44Y60/BRAM_SE2A2_1 BRAM_L_X44Y60/BRAM_WL1END1_1 CLBLL_L_X42Y60/CLBLL_EE2BEG1 CLBLL_L_X42Y60/CLBLL_FAN6 CLBLL_L_X42Y60/CLBLL_FAN7 CLBLL_L_X42Y60/CLBLL_LL_CE CLBLL_L_X42Y60/CLBLL_L_CE CLBLL_L_X42Y60/CLBLL_SE2A1 CLBLL_L_X42Y61/CLBLL_FAN6 CLBLL_L_X42Y61/CLBLL_FAN7 CLBLL_L_X42Y61/CLBLL_LL_CE CLBLL_L_X42Y61/CLBLL_L_CE CLBLL_L_X42Y61/CLBLL_SW2A1 CLBLL_L_X42Y62/CLBLL_FAN6 CLBLL_L_X42Y62/CLBLL_FAN7 CLBLL_L_X42Y62/CLBLL_LL_CE CLBLL_L_X42Y62/CLBLL_L_CE CLBLL_L_X42Y62/CLBLL_SW2A1 CLBLL_L_X42Y63/CLBLL_FAN6 CLBLL_L_X42Y63/CLBLL_FAN7 CLBLL_L_X42Y63/CLBLL_LL_CE CLBLL_L_X42Y63/CLBLL_L_CE CLBLL_L_X42Y64/CLBLL_FAN6 CLBLL_L_X42Y64/CLBLL_FAN7 CLBLL_L_X42Y64/CLBLL_LL_CE CLBLL_L_X42Y64/CLBLL_L_CE CLBLL_L_X42Y65/CLBLL_FAN7 CLBLL_L_X42Y65/CLBLL_LL_C CLBLL_L_X42Y65/CLBLL_LL_CE CLBLL_L_X42Y65/CLBLL_LOGIC_OUTS14 CLBLL_L_X42Y65/CLBLL_WL1END1 CLBLL_R_X45Y60/CLBLL_FAN6 CLBLL_R_X45Y60/CLBLL_FAN7 CLBLL_R_X45Y60/CLBLL_LL_CE CLBLL_R_X45Y60/CLBLL_L_CE CLBLL_R_X45Y62/CLBLL_FAN7 CLBLL_R_X45Y62/CLBLL_LL_CE CLBLM_R_X41Y60/CLBLM_EE2BEG1 CLBLM_R_X41Y60/CLBLM_FAN6 CLBLM_R_X41Y60/CLBLM_L_CE CLBLM_R_X41Y60/CLBLM_SE2A1 CLBLM_R_X41Y61/CLBLM_FAN6 CLBLM_R_X41Y61/CLBLM_FAN7 CLBLM_R_X41Y61/CLBLM_L_CE CLBLM_R_X41Y61/CLBLM_M_CE CLBLM_R_X41Y61/CLBLM_SW2A1 CLBLM_R_X41Y62/CLBLM_FAN6 CLBLM_R_X41Y62/CLBLM_L_CE CLBLM_R_X41Y62/CLBLM_SW2A1 CLBLM_R_X41Y65/CLBLM_FAN6 CLBLM_R_X41Y65/CLBLM_L_CE CLBLM_R_X41Y65/CLBLM_WL1END1 CLBLM_R_X43Y59/CLBLM_FAN6 CLBLM_R_X43Y59/CLBLM_L_CE CLBLM_R_X43Y59/CLBLM_SW2A1 CLBLM_R_X43Y60/CLBLM_FAN6 CLBLM_R_X43Y60/CLBLM_FAN7 CLBLM_R_X43Y60/CLBLM_L_CE CLBLM_R_X43Y60/CLBLM_M_CE CLBLM_R_X43Y61/CLBLM_FAN6 CLBLM_R_X43Y61/CLBLM_FAN7 CLBLM_R_X43Y61/CLBLM_L_CE CLBLM_R_X43Y61/CLBLM_M_CE CLBLM_R_X43Y61/CLBLM_SE2A2 CLBLM_R_X43Y61/CLBLM_WL1END1 CLBLM_R_X43Y62/CLBLM_ER1BEG3 CLBLM_R_X43Y62/CLBLM_FAN6 CLBLM_R_X43Y62/CLBLM_FAN7 CLBLM_R_X43Y62/CLBLM_L_CE CLBLM_R_X43Y62/CLBLM_M_CE CLBLM_R_X43Y63/CLBLM_FAN6 CLBLM_R_X43Y63/CLBLM_FAN7 CLBLM_R_X43Y63/CLBLM_L_CE CLBLM_R_X43Y63/CLBLM_M_CE CLBLM_R_X43Y64/CLBLM_FAN7 CLBLM_R_X43Y64/CLBLM_M_CE INT_L_X42Y60/EE2A1 INT_L_X42Y60/FAN_ALT6 INT_L_X42Y60/FAN_ALT7 INT_L_X42Y60/FAN_L6 INT_L_X42Y60/FAN_L7 INT_L_X42Y60/NR1BEG1 INT_L_X42Y60/SE2END1 INT_L_X42Y60/SW2END1 INT_L_X42Y61/FAN_ALT6 INT_L_X42Y61/FAN_ALT7 INT_L_X42Y61/FAN_L6 INT_L_X42Y61/FAN_L7 INT_L_X42Y61/GFAN1 INT_L_X42Y61/NR1END1 INT_L_X42Y61/SW2A1 INT_L_X42Y62/FAN_ALT6 INT_L_X42Y62/FAN_ALT7 INT_L_X42Y62/FAN_L6 INT_L_X42Y62/FAN_L7 INT_L_X42Y62/SW2A1 INT_L_X42Y62/SW2BEG1 INT_L_X42Y62/WL1END1 INT_L_X42Y63/FAN_ALT6 INT_L_X42Y63/FAN_ALT7 INT_L_X42Y63/FAN_L6 INT_L_X42Y63/FAN_L7 INT_L_X42Y63/SW2BEG1 INT_L_X42Y63/WL1END1 INT_L_X42Y64/FAN_ALT6 INT_L_X42Y64/FAN_ALT7 INT_L_X42Y64/FAN_BOUNCE7 INT_L_X42Y64/FAN_L6 INT_L_X42Y64/FAN_L7 INT_L_X42Y64/SE2A2 INT_L_X42Y64/SL1END2 INT_L_X42Y65/FAN_ALT7 INT_L_X42Y65/FAN_L7 INT_L_X42Y65/LOGIC_OUTS_L14 INT_L_X42Y65/SE2BEG2 INT_L_X42Y65/SL1BEG2 INT_L_X42Y65/WL1BEG1 INT_L_X44Y59/SW2A1 INT_L_X44Y60/SW2BEG1 INT_L_X44Y60/WL1END1 INT_L_X44Y61/SE2END2 INT_L_X44Y61/WL1BEG1 INT_L_X44Y62/EL1BEG2 INT_L_X44Y62/ER1END3 INT_L_X44Y63/ER1END_N3_3 INT_R_X41Y60/EE2BEG1 INT_R_X41Y60/FAN6 INT_R_X41Y60/FAN_ALT6 INT_R_X41Y60/SE2A1 INT_R_X41Y60/SL1END1 INT_R_X41Y60/SS2END1 INT_R_X41Y61/FAN6 INT_R_X41Y61/FAN7 INT_R_X41Y61/FAN_ALT6 INT_R_X41Y61/FAN_ALT7 INT_R_X41Y61/SE2BEG1 INT_R_X41Y61/SL1BEG1 INT_R_X41Y61/SS2A1 INT_R_X41Y61/SW2END1 INT_R_X41Y62/FAN6 INT_R_X41Y62/FAN_ALT6 INT_R_X41Y62/SS2BEG1 INT_R_X41Y62/SW2END1 INT_R_X41Y65/FAN6 INT_R_X41Y65/FAN_ALT6 INT_R_X41Y65/WL1END1 INT_R_X43Y59/FAN6 INT_R_X43Y59/FAN_ALT6 INT_R_X43Y59/SW2END1 INT_R_X43Y60/BYP_ALT4 INT_R_X43Y60/BYP_BOUNCE4 INT_R_X43Y60/EE2END1 INT_R_X43Y60/FAN6 INT_R_X43Y60/FAN7 INT_R_X43Y60/FAN_ALT6 INT_R_X43Y60/FAN_ALT7 INT_R_X43Y60/SW2A1 INT_R_X43Y61/FAN6 INT_R_X43Y61/FAN7 INT_R_X43Y61/FAN_ALT6 INT_R_X43Y61/FAN_ALT7 INT_R_X43Y61/SE2A2 INT_R_X43Y61/SW2BEG1 INT_R_X43Y61/WL1END1 INT_R_X43Y62/ER1BEG3 INT_R_X43Y62/FAN6 INT_R_X43Y62/FAN7 INT_R_X43Y62/FAN_ALT6 INT_R_X43Y62/FAN_ALT7 INT_R_X43Y62/FAN_BOUNCE7 INT_R_X43Y62/SE2BEG2 INT_R_X43Y62/SL1END2 INT_R_X43Y62/WL1BEG1 INT_R_X43Y63/FAN6 INT_R_X43Y63/FAN7 INT_R_X43Y63/FAN_ALT6 INT_R_X43Y63/FAN_ALT7 INT_R_X43Y63/FAN_BOUNCE7 INT_R_X43Y63/SL1BEG2 INT_R_X43Y63/SL1END2 INT_R_X43Y63/WL1BEG1 INT_R_X43Y64/FAN7 INT_R_X43Y64/FAN_ALT7 INT_R_X43Y64/SE2END2 INT_R_X43Y64/SL1BEG2 INT_R_X45Y60/FAN6 INT_R_X45Y60/FAN7 INT_R_X45Y60/FAN_ALT6 INT_R_X45Y60/FAN_ALT7 INT_R_X45Y60/FAN_BOUNCE7 INT_R_X45Y60/SL1END2 INT_R_X45Y60/WL1BEG1 INT_R_X45Y61/SL1BEG2 INT_R_X45Y61/SL1END2 INT_R_X45Y62/EL1END2 INT_R_X45Y62/FAN7 INT_R_X45Y62/FAN_ALT7 INT_R_X45Y62/SL1BEG2 
pips: CLBLL_L_X42Y60/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X42Y60/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X42Y61/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X42Y61/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X42Y62/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X42Y62/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X42Y63/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X42Y63/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X42Y64/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X42Y64/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X42Y65/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X42Y65/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLL_R_X45Y60/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X45Y60/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X45Y62/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLM_R_X41Y60/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X41Y61/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X41Y61/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y62/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X41Y65/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X43Y59/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X43Y60/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X43Y60/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X43Y61/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X43Y61/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X43Y62/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X43Y62/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X43Y63/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X43Y63/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X43Y64/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X42Y60/INT_L.FAN_ALT6->>FAN_L6 INT_L_X42Y60/INT_L.FAN_ALT7->>FAN_L7 INT_L_X42Y60/INT_L.SE2END1->>NR1BEG1 INT_L_X42Y60/INT_L.SW2END1->>FAN_ALT6 INT_L_X42Y60/INT_L.SW2END1->>FAN_ALT7 INT_L_X42Y61/INT_L.FAN_ALT6->>FAN_L6 INT_L_X42Y61/INT_L.FAN_ALT7->>FAN_L7 INT_L_X42Y61/INT_L.GFAN1->>FAN_ALT7 INT_L_X42Y61/INT_L.NR1END1->>FAN_ALT6 INT_L_X42Y61/INT_L.NR1END1->>GFAN1 INT_L_X42Y62/INT_L.FAN_ALT6->>FAN_L6 INT_L_X42Y62/INT_L.FAN_ALT7->>FAN_L7 INT_L_X42Y62/INT_L.WL1END1->>FAN_ALT6 INT_L_X42Y62/INT_L.WL1END1->>FAN_ALT7 INT_L_X42Y62/INT_L.WL1END1->>SW2BEG1 INT_L_X42Y63/INT_L.FAN_ALT6->>FAN_L6 INT_L_X42Y63/INT_L.FAN_ALT7->>FAN_L7 INT_L_X42Y63/INT_L.WL1END1->>FAN_ALT6 INT_L_X42Y63/INT_L.WL1END1->>FAN_ALT7 INT_L_X42Y63/INT_L.WL1END1->>SW2BEG1 INT_L_X42Y64/INT_L.FAN_ALT6->>FAN_L6 INT_L_X42Y64/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X42Y64/INT_L.FAN_ALT7->>FAN_L7 INT_L_X42Y64/INT_L.FAN_BOUNCE7->>FAN_ALT6 INT_L_X42Y64/INT_L.SL1END2->>FAN_ALT7 INT_L_X42Y65/INT_L.FAN_ALT7->>FAN_L7 INT_L_X42Y65/INT_L.LOGIC_OUTS_L14->>FAN_ALT7 INT_L_X42Y65/INT_L.LOGIC_OUTS_L14->>SE2BEG2 INT_L_X42Y65/INT_L.LOGIC_OUTS_L14->>SL1BEG2 INT_L_X42Y65/INT_L.LOGIC_OUTS_L14->>WL1BEG1 INT_L_X44Y60/INT_L.WL1END1->>SW2BEG1 INT_L_X44Y61/INT_L.SE2END2->>WL1BEG1 INT_L_X44Y62/INT_L.ER1END3->>EL1BEG2 INT_R_X41Y60/INT_R.FAN_ALT6->>FAN6 INT_R_X41Y60/INT_R.SL1END1->>FAN_ALT6 INT_R_X41Y60/INT_R.SS2END1->>EE2BEG1 INT_R_X41Y61/INT_R.FAN_ALT6->>FAN6 INT_R_X41Y61/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y61/INT_R.SW2END1->>FAN_ALT6 INT_R_X41Y61/INT_R.SW2END1->>FAN_ALT7 INT_R_X41Y61/INT_R.SW2END1->>SE2BEG1 INT_R_X41Y61/INT_R.SW2END1->>SL1BEG1 INT_R_X41Y62/INT_R.FAN_ALT6->>FAN6 INT_R_X41Y62/INT_R.SW2END1->>FAN_ALT6 INT_R_X41Y62/INT_R.SW2END1->>SS2BEG1 INT_R_X41Y65/INT_R.FAN_ALT6->>FAN6 INT_R_X41Y65/INT_R.WL1END1->>FAN_ALT6 INT_R_X43Y59/INT_R.FAN_ALT6->>FAN6 INT_R_X43Y59/INT_R.SW2END1->>FAN_ALT6 INT_R_X43Y60/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X43Y60/INT_R.BYP_BOUNCE4->>FAN_ALT7 INT_R_X43Y60/INT_R.EE2END1->>BYP_ALT4 INT_R_X43Y60/INT_R.EE2END1->>FAN_ALT6 INT_R_X43Y60/INT_R.FAN_ALT6->>FAN6 INT_R_X43Y60/INT_R.FAN_ALT7->>FAN7 INT_R_X43Y61/INT_R.FAN_ALT6->>FAN6 INT_R_X43Y61/INT_R.FAN_ALT7->>FAN7 INT_R_X43Y61/INT_R.WL1END1->>FAN_ALT6 INT_R_X43Y61/INT_R.WL1END1->>FAN_ALT7 INT_R_X43Y61/INT_R.WL1END1->>SW2BEG1 INT_R_X43Y62/INT_R.FAN_ALT6->>FAN6 INT_R_X43Y62/INT_R.FAN_ALT7->>FAN7 INT_R_X43Y62/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X43Y62/INT_R.FAN_BOUNCE7->>FAN_ALT6 INT_R_X43Y62/INT_R.SL1END2->>ER1BEG3 INT_R_X43Y62/INT_R.SL1END2->>FAN_ALT7 INT_R_X43Y62/INT_R.SL1END2->>SE2BEG2 INT_R_X43Y62/INT_R.SL1END2->>WL1BEG1 INT_R_X43Y63/INT_R.FAN_ALT6->>FAN6 INT_R_X43Y63/INT_R.FAN_ALT7->>FAN7 INT_R_X43Y63/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X43Y63/INT_R.FAN_BOUNCE7->>FAN_ALT6 INT_R_X43Y63/INT_R.SL1END2->>FAN_ALT7 INT_R_X43Y63/INT_R.SL1END2->>SL1BEG2 INT_R_X43Y63/INT_R.SL1END2->>WL1BEG1 INT_R_X43Y64/INT_R.FAN_ALT7->>FAN7 INT_R_X43Y64/INT_R.SE2END2->>FAN_ALT7 INT_R_X43Y64/INT_R.SE2END2->>SL1BEG2 INT_R_X45Y60/INT_R.FAN_ALT6->>FAN6 INT_R_X45Y60/INT_R.FAN_ALT7->>FAN7 INT_R_X45Y60/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X45Y60/INT_R.FAN_BOUNCE7->>FAN_ALT6 INT_R_X45Y60/INT_R.SL1END2->>FAN_ALT7 INT_R_X45Y60/INT_R.SL1END2->>WL1BEG1 INT_R_X45Y61/INT_R.SL1END2->>SL1BEG2 INT_R_X45Y62/INT_R.EL1END2->>FAN_ALT7 INT_R_X45Y62/INT_R.EL1END2->>SL1BEG2 INT_R_X45Y62/INT_R.FAN_ALT7->>FAN7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 69, 

TxMsgSize[4]_i_3_n_0 - 
wires: CLBLL_L_X42Y65/CLBLL_IMUX29 CLBLL_L_X42Y65/CLBLL_LL_A CLBLL_L_X42Y65/CLBLL_LL_C2 CLBLL_L_X42Y65/CLBLL_LOGIC_OUTS12 INT_L_X42Y65/IMUX_L29 INT_L_X42Y65/LOGIC_OUTS_L12 INT_L_X42Y65/NL1BEG_N3 
pips: CLBLL_L_X42Y65/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X42Y65/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_L_X42Y65/INT_L.LOGIC_OUTS_L12->>NL1BEG_N3 INT_L_X42Y65/INT_L.NL1BEG_N3->>IMUX_L29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

TxMsgSize[4]_i_2_n_0 - 
wires: CLBLL_L_X42Y64/CLBLL_BYP1 CLBLL_L_X42Y64/CLBLL_LL_AX CLBLL_L_X42Y64/CLBLL_LL_C CLBLL_L_X42Y64/CLBLL_LOGIC_OUTS14 INT_L_X42Y63/SR1END3 INT_L_X42Y64/BYP_ALT0 INT_L_X42Y64/BYP_ALT1 INT_L_X42Y64/BYP_BOUNCE0 INT_L_X42Y64/BYP_L1 INT_L_X42Y64/LOGIC_OUTS_L14 INT_L_X42Y64/SR1BEG3 INT_L_X42Y64/SR1END_N3_3 
pips: CLBLL_L_X42Y64/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLL_L_X42Y64/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_L_X42Y64/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X42Y64/INT_L.BYP_ALT1->>BYP_L1 INT_L_X42Y64/INT_L.BYP_BOUNCE0->>BYP_ALT1 INT_L_X42Y64/INT_L.LOGIC_OUTS_L14->>SR1BEG3 INT_L_X42Y64/INT_L.SR1END_N3_3->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgSize_reg_n_0_[4] - 
wires: CLBLL_L_X42Y64/CLBLL_IMUX28 CLBLL_L_X42Y64/CLBLL_IMUX44 CLBLL_L_X42Y64/CLBLL_LL_AMUX CLBLL_L_X42Y64/CLBLL_LL_C4 CLBLL_L_X42Y64/CLBLL_LL_D4 CLBLL_L_X42Y64/CLBLL_LOGIC_OUTS20 INT_L_X42Y64/IMUX_L28 INT_L_X42Y64/IMUX_L44 INT_L_X42Y64/LOGIC_OUTS_L20 
pips: CLBLL_L_X42Y64/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X42Y64/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_L_X42Y64/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X42Y64/INT_L.LOGIC_OUTS_L20->>IMUX_L28 INT_L_X42Y64/INT_L.LOGIC_OUTS_L20->>IMUX_L44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

TxMsgSize[4]_i_6_n_0 - 
wires: CLBLL_L_X42Y64/CLBLL_IMUX31 CLBLL_L_X42Y64/CLBLL_LL_C5 CLBLL_L_X42Y64/CLBLL_LL_DMUX CLBLL_L_X42Y64/CLBLL_LOGIC_OUTS23 INT_L_X42Y64/IMUX_L31 INT_L_X42Y64/LOGIC_OUTS_L23 INT_L_X42Y64/NL1BEG0 INT_L_X42Y64/NL1END_S3_0 INT_L_X42Y65/NL1END0 
pips: CLBLL_L_X42Y64/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X42Y64/CLBLL_L.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 INT_L_X42Y64/INT_L.LOGIC_OUTS_L23->>NL1BEG0 INT_L_X42Y64/INT_L.NL1END_S3_0->>IMUX_L31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_spi/u_spi_ctrl/spiif_cs1 - 
wires: CLBLM_L_X46Y63/CLBLM_LOGIC_OUTS10 CLBLM_L_X46Y63/CLBLM_L_C CLBLM_L_X46Y64/CLBLM_IMUX36 CLBLM_L_X46Y64/CLBLM_L_D2 CLBLM_L_X46Y67/CLBLM_IMUX10 CLBLM_L_X46Y67/CLBLM_L_A4 CLBLM_R_X47Y66/CLBLM_IMUX31 CLBLM_R_X47Y66/CLBLM_M_C5 INT_L_X46Y63/LOGIC_OUTS_L10 INT_L_X46Y63/NR1BEG2 INT_L_X46Y64/IMUX_L36 INT_L_X46Y64/NN2BEG2 INT_L_X46Y64/NR1END2 INT_L_X46Y65/NN2A2 INT_L_X46Y66/NL1BEG1 INT_L_X46Y66/NN2END2 INT_L_X46Y67/EL1BEG0 INT_L_X46Y67/IMUX_L10 INT_L_X46Y67/NL1END1 INT_R_X47Y66/EL1END_S3_0 INT_R_X47Y66/IMUX31 INT_R_X47Y67/EL1END0 
pips: CLBLM_L_X46Y63/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X46Y64/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X46Y67/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X47Y66/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X46Y63/INT_L.LOGIC_OUTS_L10->>NR1BEG2 INT_L_X46Y64/INT_L.NR1END2->>IMUX_L36 INT_L_X46Y64/INT_L.NR1END2->>NN2BEG2 INT_L_X46Y66/INT_L.NN2END2->>NL1BEG1 INT_L_X46Y67/INT_L.NL1END1->>EL1BEG0 INT_L_X46Y67/INT_L.NL1END1->>IMUX_L10 INT_R_X47Y66/INT_R.EL1END_S3_0->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

cfg_transfer_size[0] - 
wires: CLBLL_R_X45Y62/CLBLL_IMUX5 CLBLL_R_X45Y62/CLBLL_L_A6 CLBLL_R_X45Y62/CLBLL_WW2A1 CLBLL_R_X45Y63/CLBLL_NE2A2 CLBLM_L_X46Y62/CLBLM_IMUX11 CLBLM_L_X46Y62/CLBLM_IMUX12 CLBLM_L_X46Y62/CLBLM_M_A4 CLBLM_L_X46Y62/CLBLM_M_B6 CLBLM_L_X46Y62/CLBLM_WW2A1 CLBLM_L_X46Y63/CLBLM_IMUX20 CLBLM_L_X46Y63/CLBLM_L_C2 CLBLM_L_X46Y63/CLBLM_NE2A2 CLBLM_L_X46Y64/CLBLM_LOGIC_OUTS23 CLBLM_L_X46Y64/CLBLM_M_DMUX INT_L_X44Y62/ER1BEG2 INT_L_X44Y62/WW2END1 INT_L_X46Y62/IMUX_L11 INT_L_X46Y62/IMUX_L12 INT_L_X46Y62/SS2END1 INT_L_X46Y62/WW2BEG1 INT_L_X46Y63/IMUX_L20 INT_L_X46Y63/NE2END2 INT_L_X46Y63/SS2A1 INT_L_X46Y64/LOGIC_OUTS_L23 INT_L_X46Y64/SS2BEG1 INT_R_X45Y62/ER1END2 INT_R_X45Y62/IMUX5 INT_R_X45Y62/NE2BEG2 INT_R_X45Y62/WW2A1 INT_R_X45Y63/NE2A2 VBRK_X113Y65/VBRK_WW2A1 VBRK_X113Y66/VBRK_NE2A2 
pips: CLBLL_R_X45Y62/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLM_L_X46Y62/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X46Y62/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X46Y63/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X46Y64/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X44Y62/INT_L.WW2END1->>ER1BEG2 INT_L_X46Y62/INT_L.SS2END1->>IMUX_L11 INT_L_X46Y62/INT_L.SS2END1->>IMUX_L12 INT_L_X46Y62/INT_L.SS2END1->>WW2BEG1 INT_L_X46Y63/INT_L.NE2END2->>IMUX_L20 INT_L_X46Y64/INT_L.LOGIC_OUTS_L23->>SS2BEG1 INT_R_X45Y62/INT_R.ER1END2->>IMUX5 INT_R_X45Y62/INT_R.ER1END2->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

u_spi/u_spi_ctrl/byte_cnt_reg_n_0_[0] - 
wires: CLBLL_R_X45Y59/CLBLL_IMUX14 CLBLL_R_X45Y59/CLBLL_IMUX21 CLBLL_R_X45Y59/CLBLL_L_B1 CLBLL_R_X45Y59/CLBLL_L_C4 CLBLL_R_X45Y59/CLBLL_WL1END2 CLBLL_R_X45Y60/CLBLL_EE2BEG2 CLBLL_R_X45Y64/CLBLL_IMUX28 CLBLL_R_X45Y64/CLBLL_IMUX36 CLBLL_R_X45Y64/CLBLL_LL_C4 CLBLL_R_X45Y64/CLBLL_L_D2 CLBLL_R_X45Y64/CLBLL_WL1END2 CLBLM_L_X46Y59/CLBLM_IMUX39 CLBLM_L_X46Y59/CLBLM_L_D3 CLBLM_L_X46Y59/CLBLM_WL1END2 CLBLM_L_X46Y60/CLBLM_EE2BEG2 CLBLM_L_X46Y61/CLBLM_IMUX6 CLBLM_L_X46Y61/CLBLM_L_A1 CLBLM_L_X46Y62/CLBLM_IMUX14 CLBLM_L_X46Y62/CLBLM_IMUX15 CLBLM_L_X46Y62/CLBLM_IMUX22 CLBLM_L_X46Y62/CLBLM_IMUX7 CLBLM_L_X46Y62/CLBLM_L_B1 CLBLM_L_X46Y62/CLBLM_M_A1 CLBLM_L_X46Y62/CLBLM_M_B1 CLBLM_L_X46Y62/CLBLM_M_C3 CLBLM_L_X46Y63/CLBLM_IMUX22 CLBLM_L_X46Y63/CLBLM_IMUX23 CLBLM_L_X46Y63/CLBLM_IMUX39 CLBLM_L_X46Y63/CLBLM_IMUX47 CLBLM_L_X46Y63/CLBLM_L_C3 CLBLM_L_X46Y63/CLBLM_L_D3 CLBLM_L_X46Y63/CLBLM_M_C3 CLBLM_L_X46Y63/CLBLM_M_D5 CLBLM_L_X46Y64/CLBLM_IMUX39 CLBLM_L_X46Y64/CLBLM_LOGIC_OUTS3 CLBLM_L_X46Y64/CLBLM_L_D3 CLBLM_L_X46Y64/CLBLM_L_DQ CLBLM_L_X46Y64/CLBLM_WL1END2 CLBLM_R_X47Y59/CLBLM_IMUX18 CLBLM_R_X47Y59/CLBLM_IMUX2 CLBLM_R_X47Y59/CLBLM_M_A2 CLBLM_R_X47Y59/CLBLM_M_B2 CLBLM_R_X47Y60/CLBLM_IMUX15 CLBLM_R_X47Y60/CLBLM_IMUX31 CLBLM_R_X47Y60/CLBLM_IMUX44 CLBLM_R_X47Y60/CLBLM_M_B1 CLBLM_R_X47Y60/CLBLM_M_C5 CLBLM_R_X47Y60/CLBLM_M_D4 INT_L_X46Y59/IMUX_L39 INT_L_X46Y59/SW2END3 INT_L_X46Y59/WL1BEG2 INT_L_X46Y60/EE2A2 INT_L_X46Y60/SE2A3 INT_L_X46Y60/SW2END_N0_3 INT_L_X46Y61/IMUX_L6 INT_L_X46Y61/SE2BEG3 INT_L_X46Y61/SL1END3 INT_L_X46Y62/FAN_BOUNCE_S3_0 INT_L_X46Y62/IMUX_L14 INT_L_X46Y62/IMUX_L15 INT_L_X46Y62/IMUX_L22 INT_L_X46Y62/IMUX_L7 INT_L_X46Y62/NR1BEG3 INT_L_X46Y62/SL1BEG3 INT_L_X46Y62/SS2END3 INT_L_X46Y63/FAN_ALT0 INT_L_X46Y63/FAN_BOUNCE0 INT_L_X46Y63/IMUX_L22 INT_L_X46Y63/IMUX_L23 INT_L_X46Y63/IMUX_L39 INT_L_X46Y63/IMUX_L47 INT_L_X46Y63/NR1END3 INT_L_X46Y63/SS2A3 INT_L_X46Y63/SS2END_N0_3 INT_L_X46Y64/IMUX_L39 INT_L_X46Y64/LOGIC_OUTS_L3 INT_L_X46Y64/SS2BEG3 INT_L_X46Y64/WL1BEG2 INT_R_X45Y59/IMUX14 INT_R_X45Y59/IMUX21 INT_R_X45Y59/NL1BEG2 INT_R_X45Y59/WL1END2 INT_R_X45Y60/EE2BEG2 INT_R_X45Y60/NL1END2 INT_R_X45Y64/IMUX28 INT_R_X45Y64/IMUX36 INT_R_X45Y64/WL1END2 INT_R_X47Y59/IMUX18 INT_R_X47Y59/IMUX2 INT_R_X47Y59/SL1END3 INT_R_X47Y59/SR1BEG_S0 INT_R_X47Y59/SW2A3 INT_R_X47Y60/EE2END2 INT_R_X47Y60/IMUX15 INT_R_X47Y60/IMUX31 INT_R_X47Y60/IMUX44 INT_R_X47Y60/SE2END3 INT_R_X47Y60/SL1BEG3 INT_R_X47Y60/SW2BEG3 VBRK_X113Y62/VBRK_WL1END2 VBRK_X113Y63/VBRK_EE2BEG2 VBRK_X113Y67/VBRK_WL1END2 
pips: CLBLL_R_X45Y59/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X45Y59/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X45Y64/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X45Y64/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLM_L_X46Y59/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X46Y61/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X46Y62/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X46Y62/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X46Y62/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X46Y62/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X46Y63/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X46Y63/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X46Y63/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X46Y63/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X46Y64/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X46Y64/CLBLM_L.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 CLBLM_R_X47Y59/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X47Y59/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X47Y60/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X47Y60/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X47Y60/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X46Y59/INT_L.SW2END3->>IMUX_L39 INT_L_X46Y59/INT_L.SW2END3->>WL1BEG2 INT_L_X46Y61/INT_L.SL1END3->>IMUX_L6 INT_L_X46Y61/INT_L.SL1END3->>SE2BEG3 INT_L_X46Y62/INT_L.FAN_BOUNCE_S3_0->>IMUX_L14 INT_L_X46Y62/INT_L.FAN_BOUNCE_S3_0->>IMUX_L22 INT_L_X46Y62/INT_L.SS2END3->>IMUX_L15 INT_L_X46Y62/INT_L.SS2END3->>IMUX_L7 INT_L_X46Y62/INT_L.SS2END3->>NR1BEG3 INT_L_X46Y62/INT_L.SS2END3->>SL1BEG3 INT_L_X46Y63/INT_L.FAN_ALT0->>FAN_BOUNCE0 INT_L_X46Y63/INT_L.NR1END3->>IMUX_L22 INT_L_X46Y63/INT_L.NR1END3->>IMUX_L23 INT_L_X46Y63/INT_L.NR1END3->>IMUX_L39 INT_L_X46Y63/INT_L.NR1END3->>IMUX_L47 INT_L_X46Y63/INT_L.SS2END_N0_3->>FAN_ALT0 INT_L_X46Y64/INT_L.LOGIC_OUTS_L3->>IMUX_L39 INT_L_X46Y64/INT_L.LOGIC_OUTS_L3->>SS2BEG3 INT_L_X46Y64/INT_L.LOGIC_OUTS_L3->>WL1BEG2 INT_R_X45Y59/INT_R.WL1END2->>IMUX14 INT_R_X45Y59/INT_R.WL1END2->>IMUX21 INT_R_X45Y59/INT_R.WL1END2->>NL1BEG2 INT_R_X45Y60/INT_R.NL1END2->>EE2BEG2 INT_R_X45Y64/INT_R.WL1END2->>IMUX28 INT_R_X45Y64/INT_R.WL1END2->>IMUX36 INT_R_X47Y59/INT_R.SL1END3->>SR1BEG_S0 INT_R_X47Y59/INT_R.SR1BEG_S0->>IMUX18 INT_R_X47Y59/INT_R.SR1BEG_S0->>IMUX2 INT_R_X47Y60/INT_R.EE2END2->>IMUX44 INT_R_X47Y60/INT_R.SE2END3->>IMUX15 INT_R_X47Y60/INT_R.SE2END3->>IMUX31 INT_R_X47Y60/INT_R.SE2END3->>SL1BEG3 INT_R_X47Y60/INT_R.SE2END3->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 21, 

u_spi/u_spi_ctrl/byte_cnt_reg_n_0_[1] - 
wires: CLBLL_R_X45Y59/CLBLL_ER1BEG1 CLBLL_R_X45Y59/CLBLL_IMUX16 CLBLL_R_X45Y59/CLBLL_IMUX33 CLBLL_R_X45Y59/CLBLL_L_B3 CLBLL_R_X45Y59/CLBLL_L_C1 CLBLL_R_X45Y60/CLBLL_SW2A0 CLBLL_R_X45Y63/CLBLL_EL1BEG2 CLBLL_R_X45Y63/CLBLL_NW2A3 CLBLL_R_X45Y64/CLBLL_IMUX29 CLBLL_R_X45Y64/CLBLL_IMUX42 CLBLL_R_X45Y64/CLBLL_LL_C2 CLBLL_R_X45Y64/CLBLL_L_D6 CLBLL_R_X45Y64/CLBLL_WR1END1 CLBLM_L_X46Y59/CLBLM_ER1BEG1 CLBLM_L_X46Y59/CLBLM_IMUX37 CLBLM_L_X46Y59/CLBLM_L_D4 CLBLM_L_X46Y60/CLBLM_SW2A0 CLBLM_L_X46Y61/CLBLM_IMUX9 CLBLM_L_X46Y61/CLBLM_L_A5 CLBLM_L_X46Y62/CLBLM_IMUX1 CLBLM_L_X46Y62/CLBLM_IMUX17 CLBLM_L_X46Y62/CLBLM_IMUX25 CLBLM_L_X46Y62/CLBLM_IMUX29 CLBLM_L_X46Y62/CLBLM_LOGIC_OUTS4 CLBLM_L_X46Y62/CLBLM_L_B5 CLBLM_L_X46Y62/CLBLM_M_A3 CLBLM_L_X46Y62/CLBLM_M_AQ CLBLM_L_X46Y62/CLBLM_M_B3 CLBLM_L_X46Y62/CLBLM_M_C2 CLBLM_L_X46Y63/CLBLM_EL1BEG2 CLBLM_L_X46Y63/CLBLM_IMUX34 CLBLM_L_X46Y63/CLBLM_IMUX35 CLBLM_L_X46Y63/CLBLM_IMUX40 CLBLM_L_X46Y63/CLBLM_IMUX42 CLBLM_L_X46Y63/CLBLM_L_C6 CLBLM_L_X46Y63/CLBLM_L_D6 CLBLM_L_X46Y63/CLBLM_M_C6 CLBLM_L_X46Y63/CLBLM_M_D1 CLBLM_L_X46Y63/CLBLM_NW2A3 CLBLM_L_X46Y64/CLBLM_WR1END1 CLBLM_R_X47Y59/CLBLM_IMUX1 CLBLM_R_X47Y59/CLBLM_IMUX17 CLBLM_R_X47Y59/CLBLM_M_A3 CLBLM_R_X47Y59/CLBLM_M_B3 CLBLM_R_X47Y60/CLBLM_IMUX12 CLBLM_R_X47Y60/CLBLM_IMUX29 CLBLM_R_X47Y60/CLBLM_IMUX40 CLBLM_R_X47Y60/CLBLM_M_B6 CLBLM_R_X47Y60/CLBLM_M_C2 CLBLM_R_X47Y60/CLBLM_M_D1 INT_L_X46Y59/BYP_ALT5 INT_L_X46Y59/BYP_BOUNCE5 INT_L_X46Y59/EL1BEG0 INT_L_X46Y59/ER1END1 INT_L_X46Y59/IMUX_L37 INT_L_X46Y60/SE2A0 INT_L_X46Y60/SW2A0 INT_L_X46Y61/IMUX_L9 INT_L_X46Y61/SE2BEG0 INT_L_X46Y61/SL1END0 INT_L_X46Y61/SW2BEG0 INT_L_X46Y62/BYP_ALT6 INT_L_X46Y62/BYP_BOUNCE6 INT_L_X46Y62/IMUX_L1 INT_L_X46Y62/IMUX_L17 INT_L_X46Y62/IMUX_L25 INT_L_X46Y62/IMUX_L29 INT_L_X46Y62/LOGIC_OUTS_L4 INT_L_X46Y62/NL1BEG_N3 INT_L_X46Y62/NN2BEG0 INT_L_X46Y62/NW2BEG3 INT_L_X46Y62/SL1BEG0 INT_L_X46Y63/BYP_BOUNCE_N3_6 INT_L_X46Y63/EL1END2 INT_L_X46Y63/IMUX_L34 INT_L_X46Y63/IMUX_L35 INT_L_X46Y63/IMUX_L40 INT_L_X46Y63/IMUX_L42 INT_L_X46Y63/NN2A0 INT_L_X46Y63/NN2END_S2_0 INT_L_X46Y63/NW2A3 INT_L_X46Y64/NN2END0 INT_L_X46Y64/WR1BEG1 INT_R_X45Y59/ER1BEG1 INT_R_X45Y59/IMUX16 INT_R_X45Y59/IMUX33 INT_R_X45Y59/SL1END0 INT_R_X45Y60/SL1BEG0 INT_R_X45Y60/SW2END0 INT_R_X45Y63/EL1BEG2 INT_R_X45Y63/NW2END3 INT_R_X45Y64/BYP_ALT1 INT_R_X45Y64/BYP_BOUNCE1 INT_R_X45Y64/IMUX29 INT_R_X45Y64/IMUX42 INT_R_X45Y64/WR1END1 INT_R_X47Y58/EL1END_S3_0 INT_R_X47Y59/EL1END0 INT_R_X47Y59/IMUX1 INT_R_X47Y59/IMUX17 INT_R_X47Y60/BYP_ALT1 INT_R_X47Y60/BYP_BOUNCE1 INT_R_X47Y60/GFAN1 INT_R_X47Y60/IMUX12 INT_R_X47Y60/IMUX29 INT_R_X47Y60/IMUX40 INT_R_X47Y60/SE2END0 VBRK_X113Y62/VBRK_ER1BEG1 VBRK_X113Y63/VBRK_SW2A0 VBRK_X113Y66/VBRK_EL1BEG2 VBRK_X113Y66/VBRK_NW2A3 VBRK_X113Y67/VBRK_WR1END1 
pips: CLBLL_R_X45Y59/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X45Y59/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X45Y64/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X45Y64/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLM_L_X46Y59/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X46Y61/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X46Y62/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X46Y62/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X46Y62/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X46Y62/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X46Y62/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X46Y63/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X46Y63/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X46Y63/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X46Y63/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X47Y59/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X47Y59/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X47Y60/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X47Y60/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X47Y60/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X46Y59/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X46Y59/INT_L.BYP_BOUNCE5->>IMUX_L37 INT_L_X46Y59/INT_L.ER1END1->>BYP_ALT5 INT_L_X46Y59/INT_L.ER1END1->>EL1BEG0 INT_L_X46Y61/INT_L.SL1END0->>IMUX_L9 INT_L_X46Y61/INT_L.SL1END0->>SE2BEG0 INT_L_X46Y61/INT_L.SL1END0->>SW2BEG0 INT_L_X46Y62/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X46Y62/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X46Y62/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_L_X46Y62/INT_L.LOGIC_OUTS_L4->>IMUX_L25 INT_L_X46Y62/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X46Y62/INT_L.LOGIC_OUTS_L4->>NN2BEG0 INT_L_X46Y62/INT_L.LOGIC_OUTS_L4->>SL1BEG0 INT_L_X46Y62/INT_L.NL1BEG_N3->>BYP_ALT6 INT_L_X46Y62/INT_L.NL1BEG_N3->>IMUX_L29 INT_L_X46Y62/INT_L.NL1BEG_N3->>NW2BEG3 INT_L_X46Y63/INT_L.BYP_BOUNCE_N3_6->>IMUX_L34 INT_L_X46Y63/INT_L.BYP_BOUNCE_N3_6->>IMUX_L40 INT_L_X46Y63/INT_L.BYP_BOUNCE_N3_6->>IMUX_L42 INT_L_X46Y63/INT_L.EL1END2->>IMUX_L35 INT_L_X46Y64/INT_L.NN2END0->>WR1BEG1 INT_R_X45Y59/INT_R.SL1END0->>ER1BEG1 INT_R_X45Y59/INT_R.SL1END0->>IMUX16 INT_R_X45Y59/INT_R.SL1END0->>IMUX33 INT_R_X45Y60/INT_R.SW2END0->>SL1BEG0 INT_R_X45Y63/INT_R.NW2END3->>EL1BEG2 INT_R_X45Y64/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X45Y64/INT_R.BYP_BOUNCE1->>IMUX29 INT_R_X45Y64/INT_R.WR1END1->>BYP_ALT1 INT_R_X45Y64/INT_R.WR1END1->>IMUX42 INT_R_X47Y59/INT_R.EL1END0->>IMUX1 INT_R_X47Y59/INT_R.EL1END0->>IMUX17 INT_R_X47Y60/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X47Y60/INT_R.BYP_BOUNCE1->>GFAN1 INT_R_X47Y60/INT_R.BYP_BOUNCE1->>IMUX29 INT_R_X47Y60/INT_R.GFAN1->>IMUX12 INT_R_X47Y60/INT_R.SE2END0->>BYP_ALT1 INT_R_X47Y60/INT_R.SE2END0->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 20, 

cfg_transfer_size[1] - 
wires: CLBLL_R_X45Y59/CLBLL_IMUX1 CLBLL_R_X45Y59/CLBLL_LL_A3 CLBLL_R_X45Y62/CLBLL_WW2A0 CLBLM_L_X46Y61/CLBLM_LOGIC_OUTS18 CLBLM_L_X46Y61/CLBLM_L_CMUX CLBLM_L_X46Y62/CLBLM_IMUX24 CLBLM_L_X46Y62/CLBLM_IMUX8 CLBLM_L_X46Y62/CLBLM_M_A5 CLBLM_L_X46Y62/CLBLM_M_B5 CLBLM_L_X46Y62/CLBLM_WW2A0 CLBLM_L_X46Y63/CLBLM_IMUX33 CLBLM_L_X46Y63/CLBLM_L_C1 INT_L_X44Y59/SE2A0 INT_L_X44Y60/SE2BEG0 INT_L_X44Y60/SS2END0 INT_L_X44Y61/SS2A0 INT_L_X44Y62/SS2BEG0 INT_L_X44Y62/WW2END0 INT_L_X46Y61/FAN_BOUNCE_S3_2 INT_L_X46Y61/LOGIC_OUTS_L18 INT_L_X46Y61/NN2BEG0 INT_L_X46Y62/BYP_ALT7 INT_L_X46Y62/BYP_BOUNCE7 INT_L_X46Y62/FAN_ALT2 INT_L_X46Y62/FAN_BOUNCE2 INT_L_X46Y62/IMUX_L24 INT_L_X46Y62/IMUX_L8 INT_L_X46Y62/NN2A0 INT_L_X46Y62/NN2END_S2_0 INT_L_X46Y62/SR1BEG_S0 INT_L_X46Y62/WW2BEG0 INT_L_X46Y63/BYP_BOUNCE_N3_7 INT_L_X46Y63/IMUX_L33 INT_L_X46Y63/NN2END0 INT_R_X45Y59/IMUX1 INT_R_X45Y59/SE2END0 INT_R_X45Y62/WW2A0 VBRK_X113Y65/VBRK_WW2A0 
pips: CLBLL_R_X45Y59/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLM_L_X46Y61/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_L_X46Y62/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X46Y62/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X46Y63/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X44Y60/INT_L.SS2END0->>SE2BEG0 INT_L_X44Y62/INT_L.WW2END0->>SS2BEG0 INT_L_X46Y61/INT_L.LOGIC_OUTS_L18->>NN2BEG0 INT_L_X46Y62/INT_L.BYP_ALT7->>BYP_BOUNCE7 INT_L_X46Y62/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X46Y62/INT_L.FAN_BOUNCE2->>IMUX_L24 INT_L_X46Y62/INT_L.FAN_BOUNCE2->>IMUX_L8 INT_L_X46Y62/INT_L.NN2END_S2_0->>BYP_ALT7 INT_L_X46Y62/INT_L.NN2END_S2_0->>SR1BEG_S0 INT_L_X46Y62/INT_L.SR1BEG_S0->>FAN_ALT2 INT_L_X46Y62/INT_L.SR1BEG_S0->>WW2BEG0 INT_L_X46Y63/INT_L.BYP_BOUNCE_N3_7->>IMUX_L33 INT_R_X45Y59/INT_R.SE2END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

u_spi/u_spi_ctrl/byte_cnt_reg_n_0_[2] - 
wires: CLBLM_L_X46Y61/CLBLM_IMUX10 CLBLM_L_X46Y61/CLBLM_L_A4 CLBLM_L_X46Y62/CLBLM_IMUX18 CLBLM_L_X46Y62/CLBLM_IMUX2 CLBLM_L_X46Y62/CLBLM_IMUX26 CLBLM_L_X46Y62/CLBLM_LOGIC_OUTS5 CLBLM_L_X46Y62/CLBLM_L_B4 CLBLM_L_X46Y62/CLBLM_M_A2 CLBLM_L_X46Y62/CLBLM_M_B2 CLBLM_L_X46Y62/CLBLM_M_BQ CLBLM_L_X46Y63/CLBLM_IMUX21 CLBLM_L_X46Y63/CLBLM_IMUX24 CLBLM_L_X46Y63/CLBLM_L_C4 CLBLM_L_X46Y63/CLBLM_M_B5 INT_L_X46Y61/IMUX_L10 INT_L_X46Y61/SL1END1 INT_L_X46Y62/IMUX_L18 INT_L_X46Y62/IMUX_L2 INT_L_X46Y62/IMUX_L26 INT_L_X46Y62/LOGIC_OUTS_L5 INT_L_X46Y62/NL1BEG0 INT_L_X46Y62/NL1END_S3_0 INT_L_X46Y62/SL1BEG1 INT_L_X46Y63/IMUX_L21 INT_L_X46Y63/IMUX_L24 INT_L_X46Y63/NL1BEG_N3 INT_L_X46Y63/NL1END0 
pips: CLBLM_L_X46Y61/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X46Y62/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X46Y62/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X46Y62/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X46Y62/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X46Y63/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X46Y63/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X46Y61/INT_L.SL1END1->>IMUX_L10 INT_L_X46Y62/INT_L.LOGIC_OUTS_L5->>IMUX_L18 INT_L_X46Y62/INT_L.LOGIC_OUTS_L5->>IMUX_L2 INT_L_X46Y62/INT_L.LOGIC_OUTS_L5->>IMUX_L26 INT_L_X46Y62/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X46Y62/INT_L.LOGIC_OUTS_L5->>SL1BEG1 INT_L_X46Y63/INT_L.NL1BEG_N3->>IMUX_L21 INT_L_X46Y63/INT_L.NL1END0->>IMUX_L24 INT_L_X46Y63/INT_L.NL1END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

u_spi/u_spi_ctrl/spiif_cs__0 - 
wires: CLBLM_L_X46Y64/CLBLM_IMUX41 CLBLM_L_X46Y64/CLBLM_LOGIC_OUTS18 CLBLM_L_X46Y64/CLBLM_L_CMUX CLBLM_L_X46Y64/CLBLM_L_D1 CLBLM_L_X46Y67/CLBLM_IMUX9 CLBLM_L_X46Y67/CLBLM_L_A5 INT_L_X46Y64/IMUX_L41 INT_L_X46Y64/LOGIC_OUTS_L18 INT_L_X46Y64/NR1BEG0 INT_L_X46Y65/NN2BEG0 INT_L_X46Y65/NR1END0 INT_L_X46Y66/NN2A0 INT_L_X46Y66/NN2END_S2_0 INT_L_X46Y67/IMUX_L9 INT_L_X46Y67/NN2END0 
pips: CLBLM_L_X46Y64/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X46Y64/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_L_X46Y67/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X46Y64/INT_L.LOGIC_OUTS_L18->>IMUX_L41 INT_L_X46Y64/INT_L.LOGIC_OUTS_L18->>NR1BEG0 INT_L_X46Y65/INT_L.NR1END0->>NN2BEG0 INT_L_X46Y67/INT_L.NN2END0->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

byte_cnt_i_1_n_0 - 
wires: CLBLM_L_X46Y62/CLBLM_IMUX41 CLBLM_L_X46Y62/CLBLM_L_D1 CLBLM_L_X46Y64/CLBLM_IMUX33 CLBLM_L_X46Y64/CLBLM_L_C1 CLBLM_R_X47Y62/CLBLM_IMUX12 CLBLM_R_X47Y62/CLBLM_IMUX35 CLBLM_R_X47Y62/CLBLM_IMUX8 CLBLM_R_X47Y62/CLBLM_M_A5 CLBLM_R_X47Y62/CLBLM_M_B6 CLBLM_R_X47Y62/CLBLM_M_C6 CLBLM_R_X47Y62/CLBLM_SW2A1 CLBLM_R_X47Y63/CLBLM_WL1END0 CLBLM_R_X47Y65/CLBLM_IMUX18 CLBLM_R_X47Y65/CLBLM_IMUX22 CLBLM_R_X47Y65/CLBLM_IMUX30 CLBLM_R_X47Y65/CLBLM_L_C5 CLBLM_R_X47Y65/CLBLM_M_B2 CLBLM_R_X47Y65/CLBLM_M_C3 CLBLM_R_X49Y63/CLBLM_LOGIC_OUTS14 CLBLM_R_X49Y63/CLBLM_M_C DSP_L_X48Y60/DSP_SW2A1_2 DSP_L_X48Y60/DSP_WL1END0_3 INT_INTERFACE_L_X48Y62/INT_INTERFACE_SW2A1 INT_INTERFACE_L_X48Y63/INT_INTERFACE_WL1END0 INT_L_X46Y62/IMUX_L41 INT_L_X46Y62/SW2END0 INT_L_X46Y64/IMUX_L33 INT_L_X46Y64/NW2END1 INT_L_X48Y62/SW2A1 INT_L_X48Y63/SW2BEG1 INT_L_X48Y63/WL1BEG0 INT_L_X48Y63/WL1END1 INT_R_X47Y62/FAN_ALT7 INT_R_X47Y62/FAN_BOUNCE7 INT_R_X47Y62/IMUX12 INT_R_X47Y62/IMUX35 INT_R_X47Y62/IMUX8 INT_R_X47Y62/SW2A0 INT_R_X47Y62/SW2END1 INT_R_X47Y63/NN2BEG1 INT_R_X47Y63/NW2BEG1 INT_R_X47Y63/SW2BEG0 INT_R_X47Y63/WL1END0 INT_R_X47Y64/NN2A1 INT_R_X47Y64/NW2A1 INT_R_X47Y65/BYP_ALT4 INT_R_X47Y65/BYP_BOUNCE4 INT_R_X47Y65/IMUX18 INT_R_X47Y65/IMUX22 INT_R_X47Y65/IMUX30 INT_R_X47Y65/NN2END1 INT_R_X49Y63/LOGIC_OUTS14 INT_R_X49Y63/WL1BEG1 VBRK_X118Y65/VBRK_SW2A1 VBRK_X118Y66/VBRK_WL1END0 
pips: CLBLM_L_X46Y62/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X46Y64/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X47Y62/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X47Y62/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X47Y62/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X47Y65/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X47Y65/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X47Y65/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X49Y63/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X46Y62/INT_L.SW2END0->>IMUX_L41 INT_L_X46Y64/INT_L.NW2END1->>IMUX_L33 INT_L_X48Y63/INT_L.WL1END1->>SW2BEG1 INT_L_X48Y63/INT_L.WL1END1->>WL1BEG0 INT_R_X47Y62/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X47Y62/INT_R.FAN_BOUNCE7->>IMUX8 INT_R_X47Y62/INT_R.SW2END1->>FAN_ALT7 INT_R_X47Y62/INT_R.SW2END1->>IMUX12 INT_R_X47Y62/INT_R.SW2END1->>IMUX35 INT_R_X47Y63/INT_R.WL1END0->>NN2BEG1 INT_R_X47Y63/INT_R.WL1END0->>NW2BEG1 INT_R_X47Y63/INT_R.WL1END0->>SW2BEG0 INT_R_X47Y65/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X47Y65/INT_R.BYP_BOUNCE4->>IMUX22 INT_R_X47Y65/INT_R.BYP_BOUNCE4->>IMUX30 INT_R_X47Y65/INT_R.NN2END1->>BYP_ALT4 INT_R_X47Y65/INT_R.NN2END1->>IMUX18 INT_R_X49Y63/INT_R.LOGIC_OUTS14->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

cfg_sck_cs_period[4] - 
wires: CLBLM_L_X46Y59/CLBLM_IMUX15 CLBLM_L_X46Y59/CLBLM_M_B1 CLBLM_R_X47Y63/CLBLM_EE2BEG3 CLBLM_R_X47Y63/CLBLM_LOGIC_OUTS21 CLBLM_R_X47Y63/CLBLM_M_BMUX CLBLM_R_X49Y63/CLBLM_IMUX31 CLBLM_R_X49Y63/CLBLM_M_C5 DSP_L_X48Y60/DSP_EE2BEG3_3 INT_INTERFACE_L_X48Y63/INT_INTERFACE_EE2BEG3 INT_L_X46Y59/IMUX_L15 INT_L_X46Y59/SL1END3 INT_L_X46Y60/SL1BEG3 INT_L_X46Y60/SS2END3 INT_L_X46Y61/SS2A3 INT_L_X46Y61/SS2END_N0_3 INT_L_X46Y62/SS2BEG3 INT_L_X46Y62/SW2END3 INT_L_X46Y63/SW2END_N0_3 INT_L_X48Y63/EE2A3 INT_R_X47Y62/SW2A3 INT_R_X47Y63/EE2BEG3 INT_R_X47Y63/LOGIC_OUTS21 INT_R_X47Y63/SW2BEG3 INT_R_X49Y63/EE2END3 INT_R_X49Y63/IMUX31 VBRK_X118Y66/VBRK_EE2BEG3 
pips: CLBLM_L_X46Y59/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X47Y63/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_R_X49Y63/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X46Y59/INT_L.SL1END3->>IMUX_L15 INT_L_X46Y60/INT_L.SS2END3->>SL1BEG3 INT_L_X46Y62/INT_L.SW2END3->>SS2BEG3 INT_R_X47Y63/INT_R.LOGIC_OUTS21->>EE2BEG3 INT_R_X47Y63/INT_R.LOGIC_OUTS21->>SW2BEG3 INT_R_X49Y63/INT_R.EE2END3->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

cfg_sck_cs_period[3] - 
wires: CLBLM_L_X46Y61/CLBLM_IMUX7 CLBLM_L_X46Y61/CLBLM_M_A1 CLBLM_R_X47Y63/CLBLM_EE2BEG2 CLBLM_R_X47Y63/CLBLM_LOGIC_OUTS20 CLBLM_R_X47Y63/CLBLM_M_AMUX CLBLM_R_X49Y63/CLBLM_IMUX29 CLBLM_R_X49Y63/CLBLM_M_C2 DSP_L_X48Y60/DSP_EE2BEG2_3 INT_INTERFACE_L_X48Y63/INT_INTERFACE_EE2BEG2 INT_L_X46Y61/IMUX_L7 INT_L_X46Y61/SW2END3 INT_L_X46Y62/SW2END_N0_3 INT_L_X48Y63/EE2A2 INT_R_X47Y61/SW2A3 INT_R_X47Y62/SR1END3 INT_R_X47Y62/SW2BEG3 INT_R_X47Y63/EE2BEG2 INT_R_X47Y63/LOGIC_OUTS20 INT_R_X47Y63/SR1BEG3 INT_R_X47Y63/SR1END_N3_3 INT_R_X49Y63/EE2END2 INT_R_X49Y63/IMUX29 VBRK_X118Y66/VBRK_EE2BEG2 
pips: CLBLM_L_X46Y61/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X47Y63/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X49Y63/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X46Y61/INT_L.SW2END3->>IMUX_L7 INT_R_X47Y62/INT_R.SR1END3->>SW2BEG3 INT_R_X47Y63/INT_R.LOGIC_OUTS20->>EE2BEG2 INT_R_X47Y63/INT_R.LOGIC_OUTS20->>SR1BEG3 INT_R_X49Y63/INT_R.EE2END2->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

byte_cnt_i_2_n_0 - 
wires: CLBLM_R_X49Y62/CLBLM_LOGIC_OUTS13 CLBLM_R_X49Y62/CLBLM_M_B CLBLM_R_X49Y63/CLBLM_IMUX32 CLBLM_R_X49Y63/CLBLM_M_C1 INT_R_X49Y62/LOGIC_OUTS13 INT_R_X49Y62/NL1BEG0 INT_R_X49Y62/NL1END_S3_0 INT_R_X49Y63/IMUX32 INT_R_X49Y63/NL1END0 
pips: CLBLM_R_X49Y62/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_R_X49Y63/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 INT_R_X49Y62/INT_R.LOGIC_OUTS13->>NL1BEG0 INT_R_X49Y63/INT_R.NL1END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

cfg_sck_cs_period[0] - 
wires: CLBLM_L_X46Y59/CLBLM_IMUX21 CLBLM_L_X46Y59/CLBLM_L_C4 CLBLM_L_X46Y61/CLBLM_LOGIC_OUTS2 CLBLM_L_X46Y61/CLBLM_L_CQ CLBLM_R_X47Y61/CLBLM_EE2A2 CLBLM_R_X49Y62/CLBLM_IMUX27 CLBLM_R_X49Y62/CLBLM_M_B4 DSP_L_X48Y60/DSP_EE2A2_1 INT_INTERFACE_L_X48Y61/INT_INTERFACE_EE2A2 INT_L_X46Y59/IMUX_L21 INT_L_X46Y59/SS2END2 INT_L_X46Y60/SS2A2 INT_L_X46Y61/EE2BEG2 INT_L_X46Y61/LOGIC_OUTS_L2 INT_L_X46Y61/SS2BEG2 INT_L_X48Y61/EE2END2 INT_L_X48Y61/NE2BEG2 INT_L_X48Y62/NE2A2 INT_R_X47Y61/EE2A2 INT_R_X49Y62/IMUX27 INT_R_X49Y62/NE2END2 VBRK_X118Y64/VBRK_EE2A2 
pips: CLBLM_L_X46Y59/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X46Y61/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X49Y62/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X46Y59/INT_L.SS2END2->>IMUX_L21 INT_L_X46Y61/INT_L.LOGIC_OUTS_L2->>EE2BEG2 INT_L_X46Y61/INT_L.LOGIC_OUTS_L2->>SS2BEG2 INT_L_X48Y61/INT_L.EE2END2->>NE2BEG2 INT_R_X49Y62/INT_R.NE2END2->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_spi/u_spi_ctrl/sck_cnt_reg__0[0] - 
wires: CLBLM_R_X49Y62/CLBLM_IMUX1 CLBLM_R_X49Y62/CLBLM_IMUX17 CLBLM_R_X49Y62/CLBLM_LOGIC_OUTS4 CLBLM_R_X49Y62/CLBLM_M_A3 CLBLM_R_X49Y62/CLBLM_M_AQ CLBLM_R_X49Y62/CLBLM_M_B3 CLBLM_R_X49Y63/CLBLM_IMUX24 CLBLM_R_X49Y63/CLBLM_IMUX8 CLBLM_R_X49Y63/CLBLM_M_A5 CLBLM_R_X49Y63/CLBLM_M_B5 CLBLM_R_X49Y64/CLBLM_IMUX30 CLBLM_R_X49Y64/CLBLM_IMUX9 CLBLM_R_X49Y64/CLBLM_L_A5 CLBLM_R_X49Y64/CLBLM_L_C5 INT_R_X49Y62/IMUX1 INT_R_X49Y62/IMUX17 INT_R_X49Y62/LOGIC_OUTS4 INT_R_X49Y62/NL1BEG_N3 INT_R_X49Y62/NN2BEG0 INT_R_X49Y62/NN2BEG3 INT_R_X49Y62/NR1BEG0 INT_R_X49Y63/IMUX24 INT_R_X49Y63/IMUX8 INT_R_X49Y63/NN2A0 INT_R_X49Y63/NN2A3 INT_R_X49Y63/NN2END_S2_0 INT_R_X49Y63/NR1END0 INT_R_X49Y64/IMUX30 INT_R_X49Y64/IMUX9 INT_R_X49Y64/NN2END0 INT_R_X49Y64/NN2END3 
pips: CLBLM_R_X49Y62/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X49Y62/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X49Y62/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X49Y63/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X49Y63/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X49Y64/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X49Y64/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_R_X49Y62/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X49Y62/INT_R.LOGIC_OUTS4->>IMUX17 INT_R_X49Y62/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X49Y62/INT_R.LOGIC_OUTS4->>NN2BEG0 INT_R_X49Y62/INT_R.LOGIC_OUTS4->>NR1BEG0 INT_R_X49Y62/INT_R.NL1BEG_N3->>NN2BEG3 INT_R_X49Y63/INT_R.NR1END0->>IMUX24 INT_R_X49Y63/INT_R.NR1END0->>IMUX8 INT_R_X49Y64/INT_R.NN2END0->>IMUX9 INT_R_X49Y64/INT_R.NN2END3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

u_spi/u_spi_ctrl/sck_cnt_reg__0[2] - 
wires: CLBLM_R_X49Y62/CLBLM_IMUX12 CLBLM_R_X49Y62/CLBLM_M_B6 CLBLM_R_X49Y63/CLBLM_IMUX1 CLBLM_R_X49Y63/CLBLM_IMUX17 CLBLM_R_X49Y63/CLBLM_LOGIC_OUTS4 CLBLM_R_X49Y63/CLBLM_M_A3 CLBLM_R_X49Y63/CLBLM_M_AQ CLBLM_R_X49Y63/CLBLM_M_B3 CLBLM_R_X49Y64/CLBLM_IMUX0 CLBLM_R_X49Y64/CLBLM_IMUX33 CLBLM_R_X49Y64/CLBLM_L_A3 CLBLM_R_X49Y64/CLBLM_L_C1 INT_R_X49Y62/IMUX12 INT_R_X49Y62/SR1END1 INT_R_X49Y63/IMUX1 INT_R_X49Y63/IMUX17 INT_R_X49Y63/LOGIC_OUTS4 INT_R_X49Y63/NR1BEG0 INT_R_X49Y63/SR1BEG1 INT_R_X49Y64/IMUX0 INT_R_X49Y64/IMUX33 INT_R_X49Y64/NR1END0 
pips: CLBLM_R_X49Y62/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X49Y63/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X49Y63/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X49Y63/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X49Y64/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X49Y64/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_R_X49Y62/INT_R.SR1END1->>IMUX12 INT_R_X49Y63/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X49Y63/INT_R.LOGIC_OUTS4->>IMUX17 INT_R_X49Y63/INT_R.LOGIC_OUTS4->>NR1BEG0 INT_R_X49Y63/INT_R.LOGIC_OUTS4->>SR1BEG1 INT_R_X49Y64/INT_R.NR1END0->>IMUX0 INT_R_X49Y64/INT_R.NR1END0->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

cfg_sck_cs_period[2] - 
wires: CLBLM_L_X46Y59/CLBLM_IMUX7 CLBLM_L_X46Y59/CLBLM_M_A1 CLBLM_L_X46Y61/CLBLM_LOGIC_OUTS3 CLBLM_L_X46Y61/CLBLM_L_DQ CLBLM_L_X50Y59/CLBLM_WW4A1 CLBLM_L_X50Y61/CLBLM_SE2A0 CLBLM_R_X47Y59/CLBLM_WW4C1 CLBLM_R_X47Y62/CLBLM_EE2BEG0 CLBLM_R_X49Y59/CLBLM_WW4A1 CLBLM_R_X49Y61/CLBLM_SE2A0 CLBLM_R_X49Y62/CLBLM_IMUX24 CLBLM_R_X49Y62/CLBLM_M_B5 DSP_L_X48Y55/DSP_WW4C1_4 DSP_L_X48Y60/DSP_EE2BEG0_2 INT_INTERFACE_L_X48Y59/INT_INTERFACE_WW4C1 INT_INTERFACE_L_X48Y62/INT_INTERFACE_EE2BEG0 INT_L_X46Y59/GFAN1 INT_L_X46Y59/IMUX_L7 INT_L_X46Y59/WW4END1 INT_L_X46Y61/ER1BEG_S0 INT_L_X46Y61/LOGIC_OUTS_L3 INT_L_X46Y62/ER1BEG0 INT_L_X48Y59/WW4B1 INT_L_X48Y62/EE2A0 INT_L_X50Y59/SS2END0 INT_L_X50Y59/WW4BEG1 INT_L_X50Y60/SS2A0 INT_L_X50Y61/SE2END0 INT_L_X50Y61/SS2BEG0 INT_R_X47Y59/WW4C1 INT_R_X47Y62/EE2BEG0 INT_R_X47Y62/ER1END0 INT_R_X49Y59/WW4A1 INT_R_X49Y61/SE2A0 INT_R_X49Y62/EE2END0 INT_R_X49Y62/IMUX24 INT_R_X49Y62/SE2BEG0 VBRK_X118Y62/VBRK_WW4C1 VBRK_X118Y65/VBRK_EE2BEG0 
pips: CLBLM_L_X46Y59/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X46Y61/CLBLM_L.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 CLBLM_R_X49Y62/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X46Y59/INT_L.GFAN1->>IMUX_L7 INT_L_X46Y59/INT_L.WW4END1->>GFAN1 INT_L_X46Y61/INT_L.LOGIC_OUTS_L3->>ER1BEG_S0 INT_L_X50Y59/INT_L.SS2END0->>WW4BEG1 INT_L_X50Y61/INT_L.SE2END0->>SS2BEG0 INT_R_X47Y62/INT_R.ER1END0->>EE2BEG0 INT_R_X49Y62/INT_R.EE2END0->>IMUX24 INT_R_X49Y62/INT_R.EE2END0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_spi/u_spi_ctrl/sck_cnt_reg__0[1] - 
wires: CLBLM_R_X49Y62/CLBLM_IMUX18 CLBLM_R_X49Y62/CLBLM_M_B2 CLBLM_R_X49Y63/CLBLM_IMUX11 CLBLM_R_X49Y63/CLBLM_IMUX27 CLBLM_R_X49Y63/CLBLM_M_A4 CLBLM_R_X49Y63/CLBLM_M_B4 CLBLM_R_X49Y64/CLBLM_IMUX10 CLBLM_R_X49Y64/CLBLM_IMUX20 CLBLM_R_X49Y64/CLBLM_LOGIC_OUTS0 CLBLM_R_X49Y64/CLBLM_L_A4 CLBLM_R_X49Y64/CLBLM_L_AQ CLBLM_R_X49Y64/CLBLM_L_C2 INT_R_X49Y62/IMUX18 INT_R_X49Y62/SS2END0 INT_R_X49Y63/IMUX11 INT_R_X49Y63/IMUX27 INT_R_X49Y63/SR1END1 INT_R_X49Y63/SS2A0 INT_R_X49Y64/BYP_ALT0 INT_R_X49Y64/BYP_BOUNCE0 INT_R_X49Y64/IMUX10 INT_R_X49Y64/IMUX20 INT_R_X49Y64/LOGIC_OUTS0 INT_R_X49Y64/SR1BEG1 INT_R_X49Y64/SS2BEG0 
pips: CLBLM_R_X49Y62/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X49Y63/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X49Y63/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X49Y64/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X49Y64/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X49Y64/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X49Y62/INT_R.SS2END0->>IMUX18 INT_R_X49Y63/INT_R.SR1END1->>IMUX11 INT_R_X49Y63/INT_R.SR1END1->>IMUX27 INT_R_X49Y64/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X49Y64/INT_R.BYP_BOUNCE0->>IMUX10 INT_R_X49Y64/INT_R.BYP_BOUNCE0->>IMUX20 INT_R_X49Y64/INT_R.LOGIC_OUTS0->>BYP_ALT0 INT_R_X49Y64/INT_R.LOGIC_OUTS0->>SR1BEG1 INT_R_X49Y64/INT_R.LOGIC_OUTS0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

cfg_sck_cs_period[1] - 
wires: CLBLM_R_X47Y62/CLBLM_IMUX46 CLBLM_R_X47Y62/CLBLM_L_D5 CLBLM_R_X47Y63/CLBLM_ER1BEG0 CLBLM_R_X47Y63/CLBLM_LOGIC_OUTS7 CLBLM_R_X47Y63/CLBLM_M_DQ CLBLM_R_X49Y62/CLBLM_IMUX15 CLBLM_R_X49Y62/CLBLM_M_B1 DSP_L_X48Y60/DSP_ER1BEG0_3 INT_INTERFACE_L_X48Y63/INT_INTERFACE_ER1BEG0 INT_L_X48Y62/EL1BEG3 INT_L_X48Y63/EL1BEG_N3 INT_L_X48Y63/ER1END0 INT_R_X47Y62/ER1BEG_S0 INT_R_X47Y62/IMUX46 INT_R_X47Y62/SL1END3 INT_R_X47Y63/ER1BEG0 INT_R_X47Y63/LOGIC_OUTS7 INT_R_X47Y63/SL1BEG3 INT_R_X49Y62/EL1END3 INT_R_X49Y62/IMUX15 VBRK_X118Y66/VBRK_ER1BEG0 
pips: CLBLM_R_X47Y62/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X47Y63/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 CLBLM_R_X49Y62/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 INT_L_X48Y63/INT_L.ER1END0->>EL1BEG_N3 INT_R_X47Y62/INT_R.SL1END3->>ER1BEG_S0 INT_R_X47Y62/INT_R.SL1END3->>IMUX46 INT_R_X47Y63/INT_R.LOGIC_OUTS7->>SL1BEG3 INT_R_X49Y62/INT_R.EL1END3->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

cfg_dataout[15]_i_1_n_0 - 
wires: CLBLM_R_X47Y59/CLBLM_FAN7 CLBLM_R_X47Y59/CLBLM_LOGIC_OUTS20 CLBLM_R_X47Y59/CLBLM_M_A CLBLM_R_X47Y59/CLBLM_M_AMUX CLBLM_R_X47Y59/CLBLM_M_CE CLBLM_R_X47Y59/CLBLM_NE4BEG2 CLBLM_R_X47Y63/CLBLM_FAN6 CLBLM_R_X47Y63/CLBLM_L_CE CLBLM_R_X47Y63/CLBLM_WL1END1 DSP_L_X48Y55/DSP_NE4BEG2_4 DSP_L_X48Y60/DSP_WL1END1_3 INT_INTERFACE_L_X48Y59/INT_INTERFACE_NE4BEG2 INT_INTERFACE_L_X48Y63/INT_INTERFACE_WL1END1 INT_L_X48Y59/NE6A2 INT_L_X48Y60/NE6B2 INT_L_X48Y61/NE6C2 INT_L_X48Y62/NE6D2 INT_L_X48Y63/NE6E2 INT_L_X48Y63/WL1BEG1 INT_L_X48Y63/WR1END3 INT_R_X47Y59/FAN7 INT_R_X47Y59/FAN_ALT7 INT_R_X47Y59/LOGIC_OUTS20 INT_R_X47Y59/NE6BEG2 INT_R_X47Y63/FAN6 INT_R_X47Y63/FAN_ALT6 INT_R_X47Y63/WL1END1 INT_R_X49Y63/NE6END2 INT_R_X49Y63/WR1BEG3 VBRK_X118Y62/VBRK_NE4BEG2 VBRK_X118Y66/VBRK_WL1END1 
pips: CLBLM_R_X47Y59/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X47Y59/CLBLM_R.CLBLM_M_A->>CLBLM_M_AMUX CLBLM_R_X47Y59/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X47Y63/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X48Y63/INT_L.WR1END3->>WL1BEG1 INT_R_X47Y59/INT_R.FAN_ALT7->>FAN7 INT_R_X47Y59/INT_R.LOGIC_OUTS20->>FAN_ALT7 INT_R_X47Y59/INT_R.LOGIC_OUTS20->>NE6BEG2 INT_R_X47Y63/INT_R.FAN_ALT6->>FAN6 INT_R_X47Y63/INT_R.WL1END1->>FAN_ALT6 INT_R_X49Y63/INT_R.NE6END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

u_spi/cfg_op_req - 
wires: CLBLL_R_X45Y63/CLBLL_IMUX12 CLBLL_R_X45Y63/CLBLL_LL_B6 CLBLL_R_X45Y63/CLBLL_WW2END1 CLBLM_L_X46Y63/CLBLM_WW2END1 CLBLM_R_X47Y59/CLBLM_IMUX15 CLBLM_R_X47Y59/CLBLM_IMUX7 CLBLM_R_X47Y59/CLBLM_M_A1 CLBLM_R_X47Y59/CLBLM_M_B1 CLBLM_R_X47Y60/CLBLM_IMUX22 CLBLM_R_X47Y60/CLBLM_IMUX24 CLBLM_R_X47Y60/CLBLM_M_B5 CLBLM_R_X47Y60/CLBLM_M_C3 CLBLM_R_X47Y61/CLBLM_SW2A1 CLBLM_R_X47Y62/CLBLM_SE2A1 CLBLM_R_X47Y63/CLBLM_IMUX10 CLBLM_R_X47Y63/CLBLM_L_A4 CLBLM_R_X47Y64/CLBLM_EL1BEG3 CLBLM_R_X47Y64/CLBLM_IMUX11 CLBLM_R_X47Y64/CLBLM_IMUX3 CLBLM_R_X47Y64/CLBLM_L_A2 CLBLM_R_X47Y64/CLBLM_M_A4 CLBLM_R_X47Y65/CLBLM_IMUX1 CLBLM_R_X47Y65/CLBLM_IMUX29 CLBLM_R_X47Y65/CLBLM_LOGIC_OUTS4 CLBLM_R_X47Y65/CLBLM_M_A3 CLBLM_R_X47Y65/CLBLM_M_AQ CLBLM_R_X47Y65/CLBLM_M_C2 CLBLM_R_X47Y66/CLBLM_IMUX12 CLBLM_R_X47Y66/CLBLM_IMUX28 CLBLM_R_X47Y66/CLBLM_IMUX44 CLBLM_R_X47Y66/CLBLM_M_B6 CLBLM_R_X47Y66/CLBLM_M_C4 CLBLM_R_X47Y66/CLBLM_M_D4 CLBLM_R_X49Y64/CLBLM_IMUX2 CLBLM_R_X49Y64/CLBLM_IMUX24 CLBLM_R_X49Y64/CLBLM_IMUX28 CLBLM_R_X49Y64/CLBLM_M_A2 CLBLM_R_X49Y64/CLBLM_M_B5 CLBLM_R_X49Y64/CLBLM_M_C4 DSP_L_X48Y60/DSP_EL1BEG3_4 DSP_L_X48Y60/DSP_SE2A1_2 DSP_L_X48Y60/DSP_SW2A1_1 INT_INTERFACE_L_X48Y61/INT_INTERFACE_SW2A1 INT_INTERFACE_L_X48Y62/INT_INTERFACE_SE2A1 INT_INTERFACE_L_X48Y64/INT_INTERFACE_EL1BEG3 INT_L_X46Y63/WW2A1 INT_L_X48Y61/SW2A1 INT_L_X48Y62/SE2END1 INT_L_X48Y62/SW2BEG1 INT_L_X48Y64/EL1BEG2 INT_L_X48Y64/EL1END3 INT_R_X45Y63/IMUX12 INT_R_X45Y63/WW2END1 INT_R_X47Y59/IMUX15 INT_R_X47Y59/IMUX7 INT_R_X47Y59/SR1END3 INT_R_X47Y60/IMUX22 INT_R_X47Y60/IMUX24 INT_R_X47Y60/SR1BEG3 INT_R_X47Y60/SR1END2 INT_R_X47Y60/SR1END_N3_3 INT_R_X47Y61/SR1BEG2 INT_R_X47Y61/SW2END1 INT_R_X47Y62/SE2A1 INT_R_X47Y63/IMUX10 INT_R_X47Y63/SE2BEG1 INT_R_X47Y63/SL1END1 INT_R_X47Y63/WW2BEG1 INT_R_X47Y64/EL1BEG3 INT_R_X47Y64/IMUX11 INT_R_X47Y64/IMUX3 INT_R_X47Y64/SL1BEG1 INT_R_X47Y64/SR1END1 INT_R_X47Y65/EL1BEG_N3 INT_R_X47Y65/IMUX1 INT_R_X47Y65/IMUX29 INT_R_X47Y65/LOGIC_OUTS4 INT_R_X47Y65/NL1BEG2 INT_R_X47Y65/NL1BEG_N3 INT_R_X47Y65/SR1BEG1 INT_R_X47Y66/IMUX12 INT_R_X47Y66/IMUX28 INT_R_X47Y66/IMUX44 INT_R_X47Y66/NL1END2 INT_R_X49Y64/EL1END2 INT_R_X49Y64/FAN_ALT7 INT_R_X49Y64/FAN_BOUNCE7 INT_R_X49Y64/IMUX2 INT_R_X49Y64/IMUX24 INT_R_X49Y64/IMUX28 VBRK_X113Y66/VBRK_WW2END1 VBRK_X118Y64/VBRK_SW2A1 VBRK_X118Y65/VBRK_SE2A1 VBRK_X118Y67/VBRK_EL1BEG3 
pips: CLBLL_R_X45Y63/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLM_R_X47Y59/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X47Y59/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X47Y60/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X47Y60/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X47Y63/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X47Y64/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X47Y64/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X47Y65/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X47Y65/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X47Y65/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X47Y66/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X47Y66/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X47Y66/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X49Y64/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X49Y64/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X49Y64/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X48Y62/INT_L.SE2END1->>SW2BEG1 INT_L_X48Y64/INT_L.EL1END3->>EL1BEG2 INT_R_X45Y63/INT_R.WW2END1->>IMUX12 INT_R_X47Y59/INT_R.SR1END3->>IMUX15 INT_R_X47Y59/INT_R.SR1END3->>IMUX7 INT_R_X47Y60/INT_R.SR1END2->>IMUX22 INT_R_X47Y60/INT_R.SR1END2->>SR1BEG3 INT_R_X47Y60/INT_R.SR1END_N3_3->>IMUX24 INT_R_X47Y61/INT_R.SW2END1->>SR1BEG2 INT_R_X47Y63/INT_R.SL1END1->>IMUX10 INT_R_X47Y63/INT_R.SL1END1->>SE2BEG1 INT_R_X47Y63/INT_R.SL1END1->>WW2BEG1 INT_R_X47Y64/INT_R.SR1END1->>IMUX11 INT_R_X47Y64/INT_R.SR1END1->>IMUX3 INT_R_X47Y64/INT_R.SR1END1->>SL1BEG1 INT_R_X47Y65/INT_R.LOGIC_OUTS4->>EL1BEG_N3 INT_R_X47Y65/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X47Y65/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X47Y65/INT_R.LOGIC_OUTS4->>SR1BEG1 INT_R_X47Y65/INT_R.NL1BEG_N3->>IMUX29 INT_R_X47Y65/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X47Y66/INT_R.NL1END2->>IMUX12 INT_R_X47Y66/INT_R.NL1END2->>IMUX28 INT_R_X47Y66/INT_R.NL1END2->>IMUX44 INT_R_X49Y64/INT_R.EL1END2->>FAN_ALT7 INT_R_X49Y64/INT_R.EL1END2->>IMUX28 INT_R_X49Y64/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X49Y64/INT_R.FAN_BOUNCE7->>IMUX2 INT_R_X49Y64/INT_R.FAN_BOUNCE7->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 20, 

cfg_dataout[31]_i_3_n_0 - 
wires: CLBLM_R_X47Y59/CLBLM_IMUX12 CLBLM_R_X47Y59/CLBLM_IMUX4 CLBLM_R_X47Y59/CLBLM_M_A6 CLBLM_R_X47Y59/CLBLM_M_B6 CLBLM_R_X47Y60/CLBLM_IMUX17 CLBLM_R_X47Y60/CLBLM_IMUX32 CLBLM_R_X47Y60/CLBLM_M_B3 CLBLM_R_X47Y60/CLBLM_M_C1 CLBLM_R_X47Y62/CLBLM_LOGIC_OUTS12 CLBLM_R_X47Y62/CLBLM_M_A INT_R_X47Y59/IMUX12 INT_R_X47Y59/IMUX4 INT_R_X47Y59/SR1END1 INT_R_X47Y60/IMUX17 INT_R_X47Y60/IMUX32 INT_R_X47Y60/SR1BEG1 INT_R_X47Y60/SS2END0 INT_R_X47Y61/SS2A0 INT_R_X47Y62/LOGIC_OUTS12 INT_R_X47Y62/SS2BEG0 
pips: CLBLM_R_X47Y59/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X47Y59/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X47Y60/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X47Y60/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X47Y62/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X47Y59/INT_R.SR1END1->>IMUX12 INT_R_X47Y59/INT_R.SR1END1->>IMUX4 INT_R_X47Y60/INT_R.SS2END0->>IMUX17 INT_R_X47Y60/INT_R.SS2END0->>IMUX32 INT_R_X47Y60/INT_R.SS2END0->>SR1BEG1 INT_R_X47Y62/INT_R.LOGIC_OUTS12->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

cfg_dataout[31]_i_4_n_0 - 
wires: CLBLL_R_X45Y66/CLBLL_NW4END3 CLBLL_R_X45Y67/CLBLL_NE2A3 CLBLM_L_X46Y66/CLBLM_NW4END3 CLBLM_L_X46Y67/CLBLM_IMUX6 CLBLM_L_X46Y67/CLBLM_L_A1 CLBLM_L_X46Y67/CLBLM_NE2A3 CLBLM_R_X47Y59/CLBLM_IMUX24 CLBLM_R_X47Y59/CLBLM_IMUX8 CLBLM_R_X47Y59/CLBLM_M_A5 CLBLM_R_X47Y59/CLBLM_M_B5 CLBLM_R_X47Y60/CLBLM_IMUX18 CLBLM_R_X47Y60/CLBLM_IMUX28 CLBLM_R_X47Y60/CLBLM_M_B2 CLBLM_R_X47Y60/CLBLM_M_C4 CLBLM_R_X47Y60/CLBLM_SW2A3 CLBLM_R_X47Y61/CLBLM_SE2A3 CLBLM_R_X47Y62/CLBLM_LOGIC_OUTS15 CLBLM_R_X47Y62/CLBLM_M_D DSP_L_X48Y60/DSP_SE2A3_1 DSP_L_X48Y60/DSP_SW2A3_0 INT_INTERFACE_L_X48Y60/INT_INTERFACE_SW2A3 INT_INTERFACE_L_X48Y61/INT_INTERFACE_SE2A3 INT_L_X46Y62/NW6A3 INT_L_X46Y63/NW6B3 INT_L_X46Y64/NW6C3 INT_L_X46Y65/NW6D3 INT_L_X46Y66/NW6E3 INT_L_X46Y67/IMUX_L6 INT_L_X46Y67/NE2END3 INT_L_X48Y60/SW2A3 INT_L_X48Y61/SE2END3 INT_L_X48Y61/SW2BEG3 INT_R_X45Y66/NE2BEG3 INT_R_X45Y66/NW6END3 INT_R_X45Y67/NE2A3 INT_R_X47Y59/IMUX24 INT_R_X47Y59/IMUX8 INT_R_X47Y59/SL1END0 INT_R_X47Y60/BYP_ALT4 INT_R_X47Y60/BYP_BOUNCE4 INT_R_X47Y60/IMUX18 INT_R_X47Y60/IMUX28 INT_R_X47Y60/SL1BEG0 INT_R_X47Y60/SR1BEG_S0 INT_R_X47Y60/SW2END3 INT_R_X47Y61/SE2A3 INT_R_X47Y61/SW2END_N0_3 INT_R_X47Y62/LOGIC_OUTS15 INT_R_X47Y62/NW6BEG3 INT_R_X47Y62/SE2BEG3 VBRK_X113Y69/VBRK_NW4END3 VBRK_X113Y70/VBRK_NE2A3 VBRK_X118Y63/VBRK_SW2A3 VBRK_X118Y64/VBRK_SE2A3 
pips: CLBLM_L_X46Y67/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X47Y59/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X47Y59/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X47Y60/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X47Y60/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X47Y62/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X46Y67/INT_L.NE2END3->>IMUX_L6 INT_L_X48Y61/INT_L.SE2END3->>SW2BEG3 INT_R_X45Y66/INT_R.NW6END3->>NE2BEG3 INT_R_X47Y59/INT_R.SL1END0->>IMUX24 INT_R_X47Y59/INT_R.SL1END0->>IMUX8 INT_R_X47Y60/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X47Y60/INT_R.BYP_BOUNCE4->>IMUX28 INT_R_X47Y60/INT_R.SR1BEG_S0->>BYP_ALT4 INT_R_X47Y60/INT_R.SR1BEG_S0->>IMUX18 INT_R_X47Y60/INT_R.SR1BEG_S0->>SL1BEG0 INT_R_X47Y60/INT_R.SW2END3->>SR1BEG_S0 INT_R_X47Y62/INT_R.LOGIC_OUTS15->>NW6BEG3 INT_R_X47Y62/INT_R.LOGIC_OUTS15->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

cfg_dataout[23]_i_1_n_0 - 
wires: CLBLM_R_X47Y59/CLBLM_FAN6 CLBLM_R_X47Y59/CLBLM_LOGIC_OUTS13 CLBLM_R_X47Y59/CLBLM_L_CE CLBLM_R_X47Y59/CLBLM_M_B INT_R_X47Y59/FAN6 INT_R_X47Y59/FAN_ALT6 INT_R_X47Y59/LOGIC_OUTS13 
pips: CLBLM_R_X47Y59/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X47Y59/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X47Y59/INT_R.FAN_ALT6->>FAN6 INT_R_X47Y59/INT_R.LOGIC_OUTS13->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

cfg_dataout[24]_i_1_n_0 - 
wires: CLBLL_R_X45Y61/CLBLL_IMUX5 CLBLL_R_X45Y61/CLBLL_L_A6 CLBLL_R_X45Y61/CLBLL_WW4END0 CLBLL_R_X45Y62/CLBLL_NE2A3 CLBLM_L_X46Y61/CLBLM_WW4END0 CLBLM_L_X46Y62/CLBLM_NE2A3 CLBLM_R_X47Y59/CLBLM_BYP6 CLBLM_R_X47Y59/CLBLM_IMUX5 CLBLM_R_X47Y59/CLBLM_L_A6 CLBLM_R_X47Y59/CLBLM_M_DX CLBLM_R_X47Y59/CLBLM_SW2A3 CLBLM_R_X47Y61/CLBLM_IMUX4 CLBLM_R_X47Y61/CLBLM_M_A6 CLBLM_R_X47Y61/CLBLM_WW4B0 CLBLM_R_X49Y61/CLBLM_LOGIC_OUTS12 CLBLM_R_X49Y61/CLBLM_M_A DSP_L_X48Y55/DSP_SW2A3_4 DSP_L_X48Y60/DSP_WW4B0_1 INT_INTERFACE_L_X48Y59/INT_INTERFACE_SW2A3 INT_INTERFACE_L_X48Y61/INT_INTERFACE_WW4B0 INT_L_X46Y61/WW4C0 INT_L_X46Y62/EL1BEG2 INT_L_X46Y62/NE2END3 INT_L_X48Y59/SW2A3 INT_L_X48Y60/SW2BEG3 INT_L_X48Y60/WL1END3 INT_L_X48Y61/WL1END_N1_3 INT_L_X48Y61/WW4A0 INT_R_X45Y60/WW4END_S0_0 INT_R_X45Y61/IMUX5 INT_R_X45Y61/NE2BEG3 INT_R_X45Y61/NL1BEG_N3 INT_R_X45Y61/WW4END0 INT_R_X45Y62/NE2A3 INT_R_X47Y59/BYP6 INT_R_X47Y59/BYP_ALT6 INT_R_X47Y59/FAN_ALT3 INT_R_X47Y59/FAN_BOUNCE3 INT_R_X47Y59/IMUX5 INT_R_X47Y59/SW2END3 INT_R_X47Y60/SW2END_N0_3 INT_R_X47Y61/IMUX4 INT_R_X47Y61/SL1END2 INT_R_X47Y61/WW4B0 INT_R_X47Y62/EL1END2 INT_R_X47Y62/SL1BEG2 INT_R_X49Y60/WL1BEG3 INT_R_X49Y61/LOGIC_OUTS12 INT_R_X49Y61/WL1BEG_N3 INT_R_X49Y61/WW4BEG0 VBRK_X113Y64/VBRK_WW4END0 VBRK_X113Y65/VBRK_NE2A3 VBRK_X118Y62/VBRK_SW2A3 VBRK_X118Y64/VBRK_WW4B0 
pips: CLBLL_R_X45Y61/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLM_R_X47Y59/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX CLBLM_R_X47Y59/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X47Y61/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X49Y61/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X46Y62/INT_L.NE2END3->>EL1BEG2 INT_L_X48Y60/INT_L.WL1END3->>SW2BEG3 INT_R_X45Y61/INT_R.NL1BEG_N3->>IMUX5 INT_R_X45Y61/INT_R.NL1BEG_N3->>NE2BEG3 INT_R_X45Y61/INT_R.WW4END0->>NL1BEG_N3 INT_R_X47Y59/INT_R.BYP_ALT6->>BYP6 INT_R_X47Y59/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X47Y59/INT_R.FAN_BOUNCE3->>IMUX5 INT_R_X47Y59/INT_R.SW2END3->>BYP_ALT6 INT_R_X47Y59/INT_R.SW2END3->>FAN_ALT3 INT_R_X47Y61/INT_R.SL1END2->>IMUX4 INT_R_X47Y62/INT_R.EL1END2->>SL1BEG2 INT_R_X49Y61/INT_R.LOGIC_OUTS12->>WL1BEG_N3 INT_R_X49Y61/INT_R.LOGIC_OUTS12->>WW4BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

u_spi/byte_in[0] - 
wires: CLBLM_R_X49Y61/CLBLM_BYP5 CLBLM_R_X49Y61/CLBLM_IMUX8 CLBLM_R_X49Y61/CLBLM_LOGIC_OUTS0 CLBLM_R_X49Y61/CLBLM_L_AQ CLBLM_R_X49Y61/CLBLM_L_BX CLBLM_R_X49Y61/CLBLM_M_A5 INT_L_X48Y60/ER1BEG1 INT_L_X48Y60/SW2END0 INT_R_X49Y60/ER1END1 INT_R_X49Y60/NR1BEG1 INT_R_X49Y60/SW2A0 INT_R_X49Y61/BYP5 INT_R_X49Y61/BYP_ALT5 INT_R_X49Y61/IMUX8 INT_R_X49Y61/LOGIC_OUTS0 INT_R_X49Y61/NR1END1 INT_R_X49Y61/SW2BEG0 
pips: CLBLM_R_X49Y61/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X49Y61/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X49Y61/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X48Y60/INT_L.SW2END0->>ER1BEG1 INT_R_X49Y60/INT_R.ER1END1->>NR1BEG1 INT_R_X49Y61/INT_R.BYP_ALT5->>BYP5 INT_R_X49Y61/INT_R.LOGIC_OUTS0->>IMUX8 INT_R_X49Y61/INT_R.LOGIC_OUTS0->>SW2BEG0 INT_R_X49Y61/INT_R.NR1END1->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

cfg_dataout[25]_i_1_n_0 - 
wires: CLBLL_R_X45Y61/CLBLL_IMUX13 CLBLL_R_X45Y61/CLBLL_L_B6 CLBLL_R_X45Y61/CLBLL_WW4END1 CLBLM_L_X46Y61/CLBLM_WW4END1 CLBLM_R_X47Y59/CLBLM_IMUX13 CLBLM_R_X47Y59/CLBLM_L_B6 CLBLM_R_X47Y59/CLBLM_WW2END2 CLBLM_R_X47Y61/CLBLM_IMUX12 CLBLM_R_X47Y61/CLBLM_M_B6 CLBLM_R_X47Y61/CLBLM_WW4B1 CLBLM_R_X47Y63/CLBLM_BYP7 CLBLM_R_X47Y63/CLBLM_L_DX CLBLM_R_X49Y61/CLBLM_LOGIC_OUTS13 CLBLM_R_X49Y61/CLBLM_M_B DSP_L_X48Y55/DSP_WW2END2_4 DSP_L_X48Y60/DSP_WW4B1_1 INT_INTERFACE_L_X48Y59/INT_INTERFACE_WW2END2 INT_INTERFACE_L_X48Y61/INT_INTERFACE_WW4B1 INT_L_X46Y61/WW4C1 INT_L_X48Y59/WW2A2 INT_L_X48Y61/WW4A1 INT_R_X45Y61/GFAN1 INT_R_X45Y61/IMUX13 INT_R_X45Y61/WW4END1 INT_R_X47Y59/IMUX13 INT_R_X47Y59/NL1BEG2 INT_R_X47Y59/WW2END2 INT_R_X47Y60/NL1END2 INT_R_X47Y60/NR1BEG2 INT_R_X47Y61/IMUX12 INT_R_X47Y61/NL1BEG1 INT_R_X47Y61/NR1END2 INT_R_X47Y61/WW4B1 INT_R_X47Y62/NL1END1 INT_R_X47Y62/NR1BEG1 INT_R_X47Y63/BYP7 INT_R_X47Y63/BYP_ALT7 INT_R_X47Y63/GFAN1 INT_R_X47Y63/NR1END1 INT_R_X49Y59/SR1END2 INT_R_X49Y59/WW2BEG2 INT_R_X49Y60/SL1END1 INT_R_X49Y60/SR1BEG2 INT_R_X49Y61/LOGIC_OUTS13 INT_R_X49Y61/SL1BEG1 INT_R_X49Y61/WW4BEG1 VBRK_X113Y64/VBRK_WW4END1 VBRK_X118Y62/VBRK_WW2END2 VBRK_X118Y64/VBRK_WW4B1 
pips: CLBLL_R_X45Y61/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLM_R_X47Y59/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X47Y61/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X47Y63/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X49Y61/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X45Y61/INT_R.GFAN1->>IMUX13 INT_R_X45Y61/INT_R.WW4END1->>GFAN1 INT_R_X47Y59/INT_R.WW2END2->>IMUX13 INT_R_X47Y59/INT_R.WW2END2->>NL1BEG2 INT_R_X47Y60/INT_R.NL1END2->>NR1BEG2 INT_R_X47Y61/INT_R.NR1END2->>IMUX12 INT_R_X47Y61/INT_R.NR1END2->>NL1BEG1 INT_R_X47Y62/INT_R.NL1END1->>NR1BEG1 INT_R_X47Y63/INT_R.BYP_ALT7->>BYP7 INT_R_X47Y63/INT_R.GFAN1->>BYP_ALT7 INT_R_X47Y63/INT_R.NR1END1->>GFAN1 INT_R_X49Y59/INT_R.SR1END2->>WW2BEG2 INT_R_X49Y60/INT_R.SL1END1->>SR1BEG2 INT_R_X49Y61/INT_R.LOGIC_OUTS13->>SL1BEG1 INT_R_X49Y61/INT_R.LOGIC_OUTS13->>WW4BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

u_spi/byte_in[1] - 
wires: CLBLM_R_X49Y61/CLBLM_BYP1 CLBLM_R_X49Y61/CLBLM_IMUX27 CLBLM_R_X49Y61/CLBLM_LOGIC_OUTS1 CLBLM_R_X49Y61/CLBLM_L_BQ CLBLM_R_X49Y61/CLBLM_M_AX CLBLM_R_X49Y61/CLBLM_M_B4 INT_L_X48Y62/EL1BEG0 INT_L_X48Y62/NW2END1 INT_R_X49Y61/BYP1 INT_R_X49Y61/BYP_ALT1 INT_R_X49Y61/EL1END_S3_0 INT_R_X49Y61/IMUX27 INT_R_X49Y61/LOGIC_OUTS1 INT_R_X49Y61/NW2BEG1 INT_R_X49Y61/SL1END0 INT_R_X49Y62/EL1END0 INT_R_X49Y62/NW2A1 INT_R_X49Y62/SL1BEG0 
pips: CLBLM_R_X49Y61/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X49Y61/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X49Y61/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X48Y62/INT_L.NW2END1->>EL1BEG0 INT_R_X49Y61/INT_R.BYP_ALT1->>BYP1 INT_R_X49Y61/INT_R.LOGIC_OUTS1->>IMUX27 INT_R_X49Y61/INT_R.LOGIC_OUTS1->>NW2BEG1 INT_R_X49Y61/INT_R.SL1END0->>BYP_ALT1 INT_R_X49Y62/INT_R.EL1END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

cfg_dataout[26]_i_1_n_0 - 
wires: CLBLL_R_X45Y61/CLBLL_IMUX34 CLBLL_R_X45Y61/CLBLL_L_C6 CLBLL_R_X45Y61/CLBLL_WW2END0 CLBLM_L_X46Y61/CLBLM_WW2END0 CLBLM_R_X47Y59/CLBLM_BYP1 CLBLM_R_X47Y59/CLBLM_IMUX34 CLBLM_R_X47Y59/CLBLM_L_C6 CLBLM_R_X47Y59/CLBLM_M_AX CLBLM_R_X47Y61/CLBLM_IMUX35 CLBLM_R_X47Y61/CLBLM_LOGIC_OUTS8 CLBLM_R_X47Y61/CLBLM_L_A CLBLM_R_X47Y61/CLBLM_M_C6 INT_L_X46Y61/WW2A0 INT_R_X45Y61/IMUX34 INT_R_X45Y61/WW2END0 INT_R_X47Y59/BYP1 INT_R_X47Y59/BYP_ALT1 INT_R_X47Y59/BYP_BOUNCE1 INT_R_X47Y59/GFAN0 INT_R_X47Y59/IMUX34 INT_R_X47Y59/SS2END0 INT_R_X47Y60/SS2A0 INT_R_X47Y61/FAN_ALT5 INT_R_X47Y61/FAN_BOUNCE5 INT_R_X47Y61/IMUX35 INT_R_X47Y61/LOGIC_OUTS8 INT_R_X47Y61/NL1BEG_N3 INT_R_X47Y61/SS2BEG0 INT_R_X47Y61/WW2BEG0 VBRK_X113Y64/VBRK_WW2END0 
pips: CLBLL_R_X45Y61/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLM_R_X47Y59/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X47Y59/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X47Y61/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X47Y61/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X45Y61/INT_R.WW2END0->>IMUX34 INT_R_X47Y59/INT_R.BYP_ALT1->>BYP1 INT_R_X47Y59/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X47Y59/INT_R.BYP_BOUNCE1->>GFAN0 INT_R_X47Y59/INT_R.GFAN0->>IMUX34 INT_R_X47Y59/INT_R.SS2END0->>BYP_ALT1 INT_R_X47Y61/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X47Y61/INT_R.FAN_BOUNCE5->>IMUX35 INT_R_X47Y61/INT_R.LOGIC_OUTS8->>NL1BEG_N3 INT_R_X47Y61/INT_R.LOGIC_OUTS8->>SS2BEG0 INT_R_X47Y61/INT_R.LOGIC_OUTS8->>WW2BEG0 INT_R_X47Y61/INT_R.NL1BEG_N3->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

u_spi/byte_in[2] - 
wires: CLBLM_R_X47Y61/CLBLM_IMUX9 CLBLM_R_X47Y61/CLBLM_L_A5 CLBLM_R_X47Y61/CLBLM_WW2END0 CLBLM_R_X49Y61/CLBLM_BYP4 CLBLM_R_X49Y61/CLBLM_LOGIC_OUTS4 CLBLM_R_X49Y61/CLBLM_M_AQ CLBLM_R_X49Y61/CLBLM_M_BX DSP_L_X48Y60/DSP_WW2END0_1 INT_INTERFACE_L_X48Y61/INT_INTERFACE_WW2END0 INT_L_X48Y61/WW2A0 INT_R_X47Y61/IMUX9 INT_R_X47Y61/WW2END0 INT_R_X49Y61/BYP4 INT_R_X49Y61/BYP_ALT4 INT_R_X49Y61/FAN_ALT1 INT_R_X49Y61/FAN_BOUNCE1 INT_R_X49Y61/LOGIC_OUTS4 INT_R_X49Y61/NL1BEG_N3 INT_R_X49Y61/WW2BEG0 VBRK_X118Y64/VBRK_WW2END0 
pips: CLBLM_R_X47Y61/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X49Y61/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X49Y61/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X47Y61/INT_R.WW2END0->>IMUX9 INT_R_X49Y61/INT_R.BYP_ALT4->>BYP4 INT_R_X49Y61/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X49Y61/INT_R.FAN_BOUNCE1->>BYP_ALT4 INT_R_X49Y61/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X49Y61/INT_R.LOGIC_OUTS4->>WW2BEG0 INT_R_X49Y61/INT_R.NL1BEG_N3->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

cfg_dataout[27]_i_1_n_0 - 
wires: CLBLL_R_X45Y61/CLBLL_IMUX42 CLBLL_R_X45Y61/CLBLL_L_D6 CLBLL_R_X45Y61/CLBLL_WR1END3 CLBLM_L_X46Y61/CLBLM_WR1END3 CLBLM_R_X47Y59/CLBLM_BYP4 CLBLM_R_X47Y59/CLBLM_IMUX42 CLBLM_R_X47Y59/CLBLM_L_D6 CLBLM_R_X47Y59/CLBLM_M_BX CLBLM_R_X47Y61/CLBLM_IMUX43 CLBLM_R_X47Y61/CLBLM_LOGIC_OUTS9 CLBLM_R_X47Y61/CLBLM_L_B CLBLM_R_X47Y61/CLBLM_M_D6 INT_L_X46Y61/WR1BEG3 INT_L_X46Y61/WR1END2 INT_R_X45Y61/FAN_ALT1 INT_R_X45Y61/FAN_BOUNCE1 INT_R_X45Y61/IMUX42 INT_R_X45Y61/WR1END3 INT_R_X47Y59/BYP4 INT_R_X47Y59/BYP_ALT4 INT_R_X47Y59/IMUX42 INT_R_X47Y59/NR1BEG1 INT_R_X47Y59/SS2END1 INT_R_X47Y60/NR1BEG1 INT_R_X47Y60/NR1END1 INT_R_X47Y60/SS2A1 INT_R_X47Y61/IMUX43 INT_R_X47Y61/LOGIC_OUTS9 INT_R_X47Y61/NR1END1 INT_R_X47Y61/SS2BEG1 INT_R_X47Y61/WR1BEG2 VBRK_X113Y64/VBRK_WR1END3 
pips: CLBLL_R_X45Y61/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLM_R_X47Y59/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X47Y59/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X47Y61/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X47Y61/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X46Y61/INT_L.WR1END2->>WR1BEG3 INT_R_X45Y61/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X45Y61/INT_R.FAN_BOUNCE1->>IMUX42 INT_R_X45Y61/INT_R.WR1END3->>FAN_ALT1 INT_R_X47Y59/INT_R.BYP_ALT4->>BYP4 INT_R_X47Y59/INT_R.SS2END1->>BYP_ALT4 INT_R_X47Y59/INT_R.SS2END1->>IMUX42 INT_R_X47Y59/INT_R.SS2END1->>NR1BEG1 INT_R_X47Y60/INT_R.NR1END1->>NR1BEG1 INT_R_X47Y61/INT_R.LOGIC_OUTS9->>SS2BEG1 INT_R_X47Y61/INT_R.NR1END1->>IMUX43 INT_R_X47Y61/INT_R.NR1END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

u_spi/byte_in[3] - 
wires: CLBLM_R_X47Y61/CLBLM_IMUX14 CLBLM_R_X47Y61/CLBLM_L_B1 CLBLM_R_X47Y61/CLBLM_WR1END3 CLBLM_R_X49Y61/CLBLM_BYP3 CLBLM_R_X49Y61/CLBLM_LOGIC_OUTS5 CLBLM_R_X49Y61/CLBLM_M_BQ CLBLM_R_X49Y61/CLBLM_M_CX DSP_L_X48Y60/DSP_WR1END3_1 INT_INTERFACE_L_X48Y61/INT_INTERFACE_WR1END3 INT_L_X48Y61/WR1BEG3 INT_L_X48Y61/WR1END2 INT_R_X47Y61/IMUX14 INT_R_X47Y61/WR1END3 INT_R_X49Y61/BYP3 INT_R_X49Y61/BYP_ALT3 INT_R_X49Y61/FAN_ALT3 INT_R_X49Y61/FAN_BOUNCE3 INT_R_X49Y61/LOGIC_OUTS5 INT_R_X49Y61/NL1BEG0 INT_R_X49Y61/NL1END_S3_0 INT_R_X49Y61/WR1BEG2 INT_R_X49Y62/NL1END0 VBRK_X118Y64/VBRK_WR1END3 
pips: CLBLM_R_X47Y61/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X49Y61/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X49Y61/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X48Y61/INT_L.WR1END2->>WR1BEG3 INT_R_X47Y61/INT_R.WR1END3->>IMUX14 INT_R_X49Y61/INT_R.BYP_ALT3->>BYP3 INT_R_X49Y61/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X49Y61/INT_R.FAN_BOUNCE3->>BYP_ALT3 INT_R_X49Y61/INT_R.LOGIC_OUTS5->>NL1BEG0 INT_R_X49Y61/INT_R.LOGIC_OUTS5->>WR1BEG2 INT_R_X49Y61/INT_R.NL1END_S3_0->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

cfg_dataout[28]_i_1_n_0 - 
wires: CLBLL_R_X45Y59/CLBLL_WW2END0 CLBLL_R_X45Y61/CLBLL_BYP0 CLBLL_R_X45Y61/CLBLL_L_AX CLBLM_L_X46Y59/CLBLM_WW2END0 CLBLM_R_X47Y59/CLBLM_BYP0 CLBLM_R_X47Y59/CLBLM_BYP3 CLBLM_R_X47Y59/CLBLM_L_AX CLBLM_R_X47Y59/CLBLM_M_CX CLBLM_R_X47Y59/CLBLM_SW2A0 CLBLM_R_X47Y60/CLBLM_SE2A0 CLBLM_R_X47Y61/CLBLM_BYP1 CLBLM_R_X47Y61/CLBLM_LOGIC_OUTS10 CLBLM_R_X47Y61/CLBLM_LOGIC_OUTS18 CLBLM_R_X47Y61/CLBLM_L_C CLBLM_R_X47Y61/CLBLM_L_CMUX CLBLM_R_X47Y61/CLBLM_M_AX DSP_L_X48Y55/DSP_SW2A0_4 DSP_L_X48Y60/DSP_SE2A0_0 INT_INTERFACE_L_X48Y59/INT_INTERFACE_SW2A0 INT_INTERFACE_L_X48Y60/INT_INTERFACE_SE2A0 INT_L_X46Y59/WW2A0 INT_L_X48Y59/SW2A0 INT_L_X48Y60/SE2END0 INT_L_X48Y60/SW2BEG0 INT_R_X45Y59/NL1BEG0 INT_R_X45Y59/NL1END_S3_0 INT_R_X45Y59/WW2END0 INT_R_X45Y60/NL1END0 INT_R_X45Y60/NR1BEG0 INT_R_X45Y61/BYP0 INT_R_X45Y61/BYP_ALT0 INT_R_X45Y61/NR1END0 INT_R_X47Y59/BYP0 INT_R_X47Y59/BYP3 INT_R_X47Y59/BYP_ALT0 INT_R_X47Y59/BYP_ALT3 INT_R_X47Y59/SL1END2 INT_R_X47Y59/SW2END0 INT_R_X47Y59/WW2BEG0 INT_R_X47Y60/SE2A0 INT_R_X47Y60/SL1BEG2 INT_R_X47Y60/SL1END2 INT_R_X47Y61/BYP1 INT_R_X47Y61/BYP_ALT1 INT_R_X47Y61/LOGIC_OUTS10 INT_R_X47Y61/LOGIC_OUTS18 INT_R_X47Y61/SE2BEG0 INT_R_X47Y61/SL1BEG2 VBRK_X113Y62/VBRK_WW2END0 VBRK_X118Y62/VBRK_SW2A0 VBRK_X118Y63/VBRK_SE2A0 
pips: CLBLL_R_X45Y61/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLM_R_X47Y59/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X47Y59/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X47Y61/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X47Y61/CLBLM_R.CLBLM_L_C->>CLBLM_L_CMUX CLBLM_R_X47Y61/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X47Y61/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X48Y60/INT_L.SE2END0->>SW2BEG0 INT_R_X45Y59/INT_R.WW2END0->>NL1BEG0 INT_R_X45Y60/INT_R.NL1END0->>NR1BEG0 INT_R_X45Y61/INT_R.BYP_ALT0->>BYP0 INT_R_X45Y61/INT_R.NR1END0->>BYP_ALT0 INT_R_X47Y59/INT_R.BYP_ALT0->>BYP0 INT_R_X47Y59/INT_R.BYP_ALT3->>BYP3 INT_R_X47Y59/INT_R.SL1END2->>BYP_ALT3 INT_R_X47Y59/INT_R.SW2END0->>BYP_ALT0 INT_R_X47Y59/INT_R.SW2END0->>WW2BEG0 INT_R_X47Y60/INT_R.SL1END2->>SL1BEG2 INT_R_X47Y61/INT_R.BYP_ALT1->>BYP1 INT_R_X47Y61/INT_R.LOGIC_OUTS10->>SL1BEG2 INT_R_X47Y61/INT_R.LOGIC_OUTS18->>BYP_ALT1 INT_R_X47Y61/INT_R.LOGIC_OUTS18->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

u_spi/byte_in[4] - 
wires: CLBLM_R_X47Y61/CLBLM_ER1BEG3 CLBLM_R_X47Y61/CLBLM_IMUX21 CLBLM_R_X47Y61/CLBLM_L_C4 CLBLM_R_X47Y61/CLBLM_WW2END2 CLBLM_R_X49Y61/CLBLM_BYP6 CLBLM_R_X49Y61/CLBLM_LOGIC_OUTS6 CLBLM_R_X49Y61/CLBLM_M_CQ CLBLM_R_X49Y61/CLBLM_M_DX DSP_L_X48Y60/DSP_ER1BEG3_1 DSP_L_X48Y60/DSP_WW2END2_1 INT_INTERFACE_L_X48Y61/INT_INTERFACE_ER1BEG3 INT_INTERFACE_L_X48Y61/INT_INTERFACE_WW2END2 INT_L_X48Y61/ER1END3 INT_L_X48Y61/NE2BEG3 INT_L_X48Y61/WW2A2 INT_L_X48Y62/ER1END_N3_3 INT_L_X48Y62/NE2A3 INT_R_X47Y61/ER1BEG3 INT_R_X47Y61/IMUX21 INT_R_X47Y61/WW2END2 INT_R_X49Y61/BYP6 INT_R_X49Y61/BYP_ALT6 INT_R_X49Y61/LOGIC_OUTS6 INT_R_X49Y61/SL1END3 INT_R_X49Y61/WW2BEG2 INT_R_X49Y62/NE2END3 INT_R_X49Y62/SL1BEG3 VBRK_X118Y64/VBRK_ER1BEG3 VBRK_X118Y64/VBRK_WW2END2 
pips: CLBLM_R_X47Y61/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X49Y61/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX CLBLM_R_X49Y61/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X48Y61/INT_L.ER1END3->>NE2BEG3 INT_R_X47Y61/INT_R.WW2END2->>ER1BEG3 INT_R_X47Y61/INT_R.WW2END2->>IMUX21 INT_R_X49Y61/INT_R.BYP_ALT6->>BYP6 INT_R_X49Y61/INT_R.LOGIC_OUTS6->>WW2BEG2 INT_R_X49Y61/INT_R.SL1END3->>BYP_ALT6 INT_R_X49Y62/INT_R.NE2END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

cfg_dataout[29]_i_1_n_0 - 
wires: CLBLL_R_X45Y61/CLBLL_BYP5 CLBLL_R_X45Y61/CLBLL_L_BX CLBLL_R_X45Y61/CLBLL_WW2END1 CLBLM_L_X46Y61/CLBLM_WW2END1 CLBLM_R_X47Y59/CLBLM_BYP5 CLBLM_R_X47Y59/CLBLM_L_BX CLBLM_R_X47Y59/CLBLM_SW2A1 CLBLM_R_X47Y60/CLBLM_SE2A1 CLBLM_R_X47Y61/CLBLM_BYP4 CLBLM_R_X47Y61/CLBLM_LOGIC_OUTS11 CLBLM_R_X47Y61/CLBLM_LOGIC_OUTS19 CLBLM_R_X47Y61/CLBLM_L_D CLBLM_R_X47Y61/CLBLM_L_DMUX CLBLM_R_X47Y61/CLBLM_M_BX CLBLM_R_X47Y62/CLBLM_NE2A3 CLBLM_R_X47Y63/CLBLM_BYP0 CLBLM_R_X47Y63/CLBLM_L_AX CLBLM_R_X47Y63/CLBLM_WR1END0 DSP_L_X48Y55/DSP_SW2A1_4 DSP_L_X48Y60/DSP_NE2A3_2 DSP_L_X48Y60/DSP_SE2A1_0 DSP_L_X48Y60/DSP_WR1END0_3 INT_INTERFACE_L_X48Y59/INT_INTERFACE_SW2A1 INT_INTERFACE_L_X48Y60/INT_INTERFACE_SE2A1 INT_INTERFACE_L_X48Y62/INT_INTERFACE_NE2A3 INT_INTERFACE_L_X48Y63/INT_INTERFACE_WR1END0 INT_L_X46Y61/WW2A1 INT_L_X48Y59/SW2A1 INT_L_X48Y60/SE2END1 INT_L_X48Y60/SW2BEG1 INT_L_X48Y62/NE2END3 INT_L_X48Y62/WR1BEG_S0 INT_L_X48Y63/WR1BEG0 INT_R_X45Y61/BYP5 INT_R_X45Y61/BYP_ALT5 INT_R_X45Y61/WW2END1 INT_R_X47Y59/BYP5 INT_R_X47Y59/BYP_ALT5 INT_R_X47Y59/SW2END1 INT_R_X47Y60/SE2A1 INT_R_X47Y61/BYP4 INT_R_X47Y61/BYP_ALT4 INT_R_X47Y61/LOGIC_OUTS11 INT_R_X47Y61/LOGIC_OUTS19 INT_R_X47Y61/NE2BEG3 INT_R_X47Y61/SE2BEG1 INT_R_X47Y61/WW2BEG1 INT_R_X47Y62/NE2A3 INT_R_X47Y62/WR1END_S1_0 INT_R_X47Y63/BYP0 INT_R_X47Y63/BYP_ALT0 INT_R_X47Y63/WR1END0 VBRK_X113Y64/VBRK_WW2END1 VBRK_X118Y62/VBRK_SW2A1 VBRK_X118Y63/VBRK_SE2A1 VBRK_X118Y65/VBRK_NE2A3 VBRK_X118Y66/VBRK_WR1END0 
pips: CLBLL_R_X45Y61/CLBLL_R.CLBLL_BYP5->CLBLL_L_BX CLBLM_R_X47Y59/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X47Y61/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X47Y61/CLBLM_R.CLBLM_L_D->>CLBLM_L_DMUX CLBLM_R_X47Y61/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_R_X47Y61/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_R_X47Y63/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX INT_L_X48Y60/INT_L.SE2END1->>SW2BEG1 INT_L_X48Y62/INT_L.NE2END3->>WR1BEG_S0 INT_R_X45Y61/INT_R.BYP_ALT5->>BYP5 INT_R_X45Y61/INT_R.WW2END1->>BYP_ALT5 INT_R_X47Y59/INT_R.BYP_ALT5->>BYP5 INT_R_X47Y59/INT_R.SW2END1->>BYP_ALT5 INT_R_X47Y61/INT_R.BYP_ALT4->>BYP4 INT_R_X47Y61/INT_R.LOGIC_OUTS11->>NE2BEG3 INT_R_X47Y61/INT_R.LOGIC_OUTS19->>BYP_ALT4 INT_R_X47Y61/INT_R.LOGIC_OUTS19->>SE2BEG1 INT_R_X47Y61/INT_R.LOGIC_OUTS19->>WW2BEG1 INT_R_X47Y63/INT_R.BYP_ALT0->>BYP0 INT_R_X47Y63/INT_R.WR1END0->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

u_spi/byte_in[5] - 
wires: CLBLM_R_X47Y61/CLBLM_BYP0 CLBLM_R_X47Y61/CLBLM_IMUX39 CLBLM_R_X47Y61/CLBLM_L_AX CLBLM_R_X47Y61/CLBLM_L_D3 CLBLM_R_X47Y61/CLBLM_WW2END3 CLBLM_R_X49Y61/CLBLM_LOGIC_OUTS7 CLBLM_R_X49Y61/CLBLM_M_DQ DSP_L_X48Y60/DSP_WW2END3_1 INT_INTERFACE_L_X48Y61/INT_INTERFACE_WW2END3 INT_L_X46Y60/ER1BEG_S0 INT_L_X46Y60/SW2END3 INT_L_X46Y61/ER1BEG0 INT_L_X46Y61/SW2END_N0_3 INT_L_X48Y61/WW2A3 INT_R_X47Y60/SW2A3 INT_R_X47Y61/BYP0 INT_R_X47Y61/BYP_ALT0 INT_R_X47Y61/ER1END0 INT_R_X47Y61/IMUX39 INT_R_X47Y61/SW2BEG3 INT_R_X47Y61/WW2END3 INT_R_X47Y62/WW2END_N0_3 INT_R_X49Y61/LOGIC_OUTS7 INT_R_X49Y61/WW2BEG3 VBRK_X118Y64/VBRK_WW2END3 
pips: CLBLM_R_X47Y61/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X47Y61/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X49Y61/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X46Y60/INT_L.SW2END3->>ER1BEG_S0 INT_R_X47Y61/INT_R.BYP_ALT0->>BYP0 INT_R_X47Y61/INT_R.ER1END0->>BYP_ALT0 INT_R_X47Y61/INT_R.WW2END3->>IMUX39 INT_R_X47Y61/INT_R.WW2END3->>SW2BEG3 INT_R_X49Y61/INT_R.LOGIC_OUTS7->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

cfg_dataout[30]_i_1_n_0 - 
wires: CLBLL_R_X45Y61/CLBLL_BYP2 CLBLL_R_X45Y61/CLBLL_L_CX CLBLL_R_X45Y61/CLBLL_WW2A1 CLBLM_L_X46Y61/CLBLM_WW2A1 CLBLM_R_X47Y59/CLBLM_BYP2 CLBLM_R_X47Y59/CLBLM_L_CX CLBLM_R_X47Y61/CLBLM_BYP3 CLBLM_R_X47Y61/CLBLM_LOGIC_OUTS16 CLBLM_R_X47Y61/CLBLM_L_AMUX CLBLM_R_X47Y61/CLBLM_M_CX CLBLM_R_X47Y63/CLBLM_BYP5 CLBLM_R_X47Y63/CLBLM_L_BX INT_L_X44Y61/ER1BEG2 INT_L_X44Y61/WW2END1 INT_L_X46Y61/WL1END1 INT_L_X46Y61/WW2BEG1 INT_R_X45Y61/BYP2 INT_R_X45Y61/BYP_ALT2 INT_R_X45Y61/ER1END2 INT_R_X45Y61/WW2A1 INT_R_X47Y59/BYP2 INT_R_X47Y59/BYP_ALT2 INT_R_X47Y59/SS2END2 INT_R_X47Y60/SS2A2 INT_R_X47Y61/BYP3 INT_R_X47Y61/BYP_ALT3 INT_R_X47Y61/LOGIC_OUTS16 INT_R_X47Y61/NN2BEG2 INT_R_X47Y61/SS2BEG2 INT_R_X47Y61/WL1BEG1 INT_R_X47Y62/NN2A2 INT_R_X47Y63/BYP5 INT_R_X47Y63/BYP_ALT5 INT_R_X47Y63/NN2END2 VBRK_X113Y64/VBRK_WW2A1 
pips: CLBLL_R_X45Y61/CLBLL_R.CLBLL_BYP2->CLBLL_L_CX CLBLM_R_X47Y59/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X47Y61/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X47Y61/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X47Y63/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX INT_L_X44Y61/INT_L.WW2END1->>ER1BEG2 INT_L_X46Y61/INT_L.WL1END1->>WW2BEG1 INT_R_X45Y61/INT_R.BYP_ALT2->>BYP2 INT_R_X45Y61/INT_R.ER1END2->>BYP_ALT2 INT_R_X47Y59/INT_R.BYP_ALT2->>BYP2 INT_R_X47Y59/INT_R.SS2END2->>BYP_ALT2 INT_R_X47Y61/INT_R.BYP_ALT3->>BYP3 INT_R_X47Y61/INT_R.LOGIC_OUTS16->>BYP_ALT3 INT_R_X47Y61/INT_R.LOGIC_OUTS16->>NN2BEG2 INT_R_X47Y61/INT_R.LOGIC_OUTS16->>SS2BEG2 INT_R_X47Y61/INT_R.LOGIC_OUTS16->>WL1BEG1 INT_R_X47Y63/INT_R.BYP_ALT5->>BYP5 INT_R_X47Y63/INT_R.NN2END2->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

u_spi/byte_in[6] - 
wires: CLBLM_R_X47Y61/CLBLM_BYP5 CLBLM_R_X47Y61/CLBLM_IMUX0 CLBLM_R_X47Y61/CLBLM_LOGIC_OUTS0 CLBLM_R_X47Y61/CLBLM_L_A3 CLBLM_R_X47Y61/CLBLM_L_AQ CLBLM_R_X47Y61/CLBLM_L_BX INT_R_X47Y61/BYP5 INT_R_X47Y61/BYP_ALT5 INT_R_X47Y61/IMUX0 INT_R_X47Y61/LOGIC_OUTS0 INT_R_X47Y61/NN2BEG0 INT_R_X47Y61/SR1END1 INT_R_X47Y62/NN2A0 INT_R_X47Y62/NN2END_S2_0 INT_R_X47Y62/SR1BEG1 INT_R_X47Y62/SR1BEG_S0 INT_R_X47Y63/NN2END0 
pips: CLBLM_R_X47Y61/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X47Y61/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X47Y61/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X47Y61/INT_R.BYP_ALT5->>BYP5 INT_R_X47Y61/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X47Y61/INT_R.LOGIC_OUTS0->>NN2BEG0 INT_R_X47Y61/INT_R.SR1END1->>BYP_ALT5 INT_R_X47Y62/INT_R.NN2END_S2_0->>SR1BEG_S0 INT_R_X47Y62/INT_R.SR1BEG_S0->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

cfg_dataout[31]_i_1_n_0 - 
wires: CLBLM_R_X47Y60/CLBLM_LOGIC_OUTS13 CLBLM_R_X47Y60/CLBLM_M_B CLBLM_R_X47Y61/CLBLM_FAN7 CLBLM_R_X47Y61/CLBLM_M_CE CLBLM_R_X47Y61/CLBLM_NE2A1 CLBLM_R_X47Y61/CLBLM_WR1END2 DSP_L_X48Y60/DSP_NE2A1_1 DSP_L_X48Y60/DSP_WR1END2_1 INT_INTERFACE_L_X48Y61/INT_INTERFACE_NE2A1 INT_INTERFACE_L_X48Y61/INT_INTERFACE_WR1END2 INT_L_X48Y61/NE2END1 INT_L_X48Y61/WR1BEG2 INT_R_X47Y60/LOGIC_OUTS13 INT_R_X47Y60/NE2BEG1 INT_R_X47Y61/FAN7 INT_R_X47Y61/FAN_ALT7 INT_R_X47Y61/NE2A1 INT_R_X47Y61/WR1END2 VBRK_X118Y64/VBRK_NE2A1 VBRK_X118Y64/VBRK_WR1END2 
pips: CLBLM_R_X47Y60/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_R_X47Y61/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X48Y61/INT_L.NE2END1->>WR1BEG2 INT_R_X47Y60/INT_R.LOGIC_OUTS13->>NE2BEG1 INT_R_X47Y61/INT_R.FAN_ALT7->>FAN7 INT_R_X47Y61/INT_R.WR1END2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

cfg_dataout[31]_i_2_n_0 - 
wires: CLBLL_R_X45Y61/CLBLL_BYP7 CLBLL_R_X45Y61/CLBLL_L_DX CLBLL_R_X45Y61/CLBLL_WW2END3 CLBLM_L_X46Y61/CLBLM_WW2END3 CLBLM_R_X47Y59/CLBLM_BYP7 CLBLM_R_X47Y59/CLBLM_L_DX CLBLM_R_X47Y61/CLBLM_BYP6 CLBLM_R_X47Y61/CLBLM_LOGIC_OUTS17 CLBLM_R_X47Y61/CLBLM_L_BMUX CLBLM_R_X47Y61/CLBLM_M_DX CLBLM_R_X47Y63/CLBLM_BYP2 CLBLM_R_X47Y63/CLBLM_L_CX INT_L_X46Y61/WW2A3 INT_R_X45Y61/BYP7 INT_R_X45Y61/BYP_ALT7 INT_R_X45Y61/WW2END3 INT_R_X45Y62/WW2END_N0_3 INT_R_X47Y59/BYP7 INT_R_X47Y59/BYP_ALT7 INT_R_X47Y59/SS2END3 INT_R_X47Y60/SS2A3 INT_R_X47Y60/SS2END_N0_3 INT_R_X47Y61/BYP6 INT_R_X47Y61/BYP_ALT6 INT_R_X47Y61/LOGIC_OUTS17 INT_R_X47Y61/NR1BEG3 INT_R_X47Y61/SS2BEG3 INT_R_X47Y61/WW2BEG3 INT_R_X47Y62/NL1BEG2 INT_R_X47Y62/NR1END3 INT_R_X47Y63/BYP2 INT_R_X47Y63/BYP_ALT2 INT_R_X47Y63/NL1END2 VBRK_X113Y64/VBRK_WW2END3 
pips: CLBLL_R_X45Y61/CLBLL_R.CLBLL_BYP7->CLBLL_L_DX CLBLM_R_X47Y59/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X47Y61/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX CLBLM_R_X47Y61/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X47Y63/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX INT_R_X45Y61/INT_R.BYP_ALT7->>BYP7 INT_R_X45Y61/INT_R.WW2END3->>BYP_ALT7 INT_R_X47Y59/INT_R.BYP_ALT7->>BYP7 INT_R_X47Y59/INT_R.SS2END3->>BYP_ALT7 INT_R_X47Y61/INT_R.BYP_ALT6->>BYP6 INT_R_X47Y61/INT_R.LOGIC_OUTS17->>BYP_ALT6 INT_R_X47Y61/INT_R.LOGIC_OUTS17->>NR1BEG3 INT_R_X47Y61/INT_R.LOGIC_OUTS17->>SS2BEG3 INT_R_X47Y61/INT_R.LOGIC_OUTS17->>WW2BEG3 INT_R_X47Y62/INT_R.NR1END3->>NL1BEG2 INT_R_X47Y63/INT_R.BYP_ALT2->>BYP2 INT_R_X47Y63/INT_R.NL1END2->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

u_spi/byte_in[7] - 
wires: CLBLM_R_X47Y61/CLBLM_IMUX19 CLBLM_R_X47Y61/CLBLM_LOGIC_OUTS1 CLBLM_R_X47Y61/CLBLM_L_B2 CLBLM_R_X47Y61/CLBLM_L_BQ INT_R_X47Y61/IMUX19 INT_R_X47Y61/LOGIC_OUTS1 
pips: CLBLM_R_X47Y61/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X47Y61/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X47Y61/INT_R.LOGIC_OUTS1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_spi/cfg_op_type[1] - 
wires: CLBLM_L_X46Y61/CLBLM_LOGIC_OUTS19 CLBLM_L_X46Y61/CLBLM_L_DMUX CLBLM_R_X47Y60/CLBLM_IMUX2 CLBLM_R_X47Y60/CLBLM_M_A2 CLBLM_R_X47Y62/CLBLM_IMUX2 CLBLM_R_X47Y62/CLBLM_IMUX32 CLBLM_R_X47Y62/CLBLM_M_A2 CLBLM_R_X47Y62/CLBLM_M_C1 CLBLM_R_X47Y63/CLBLM_IMUX6 CLBLM_R_X47Y63/CLBLM_L_A1 INT_L_X46Y60/SE2A1 INT_L_X46Y61/LOGIC_OUTS_L19 INT_L_X46Y61/NE2BEG1 INT_L_X46Y61/SE2BEG1 INT_L_X46Y62/NE2A1 INT_R_X47Y60/IMUX2 INT_R_X47Y60/SE2END1 INT_R_X47Y61/FAN_BOUNCE_S3_2 INT_R_X47Y62/FAN_ALT2 INT_R_X47Y62/FAN_BOUNCE2 INT_R_X47Y62/IMUX2 INT_R_X47Y62/IMUX32 INT_R_X47Y62/NE2END1 INT_R_X47Y62/NL1BEG0 INT_R_X47Y62/NL1END_S3_0 INT_R_X47Y63/IMUX6 INT_R_X47Y63/NL1BEG_N3 INT_R_X47Y63/NL1END0 
pips: CLBLM_L_X46Y61/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_R_X47Y60/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X47Y62/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X47Y62/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X47Y63/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X46Y61/INT_L.LOGIC_OUTS_L19->>NE2BEG1 INT_L_X46Y61/INT_L.LOGIC_OUTS_L19->>SE2BEG1 INT_R_X47Y60/INT_R.SE2END1->>IMUX2 INT_R_X47Y62/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X47Y62/INT_R.FAN_BOUNCE2->>IMUX32 INT_R_X47Y62/INT_R.NE2END1->>FAN_ALT2 INT_R_X47Y62/INT_R.NE2END1->>IMUX2 INT_R_X47Y62/INT_R.NE2END1->>NL1BEG0 INT_R_X47Y63/INT_R.NL1BEG_N3->>IMUX6 INT_R_X47Y63/INT_R.NL1END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

u_spi/cfg_op_type[0] - 
wires: CLBLM_R_X47Y62/CLBLM_IMUX11 CLBLM_R_X47Y62/CLBLM_IMUX19 CLBLM_R_X47Y62/CLBLM_IMUX28 CLBLM_R_X47Y62/CLBLM_L_B2 CLBLM_R_X47Y62/CLBLM_M_A4 CLBLM_R_X47Y62/CLBLM_M_C4 CLBLM_R_X47Y63/CLBLM_IMUX0 CLBLM_R_X47Y63/CLBLM_LOGIC_OUTS22 CLBLM_R_X47Y63/CLBLM_L_A3 CLBLM_R_X47Y63/CLBLM_M_CMUX INT_R_X47Y62/IMUX11 INT_R_X47Y62/IMUX19 INT_R_X47Y62/IMUX28 INT_R_X47Y62/SR1END1 INT_R_X47Y63/IMUX0 INT_R_X47Y63/LOGIC_OUTS22 INT_R_X47Y63/SR1BEG1 
pips: CLBLM_R_X47Y62/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X47Y62/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X47Y62/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X47Y63/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X47Y63/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X47Y62/INT_R.SR1END1->>IMUX11 INT_R_X47Y62/INT_R.SR1END1->>IMUX19 INT_R_X47Y62/INT_R.SR1END1->>IMUX28 INT_R_X47Y63/INT_R.LOGIC_OUTS22->>IMUX0 INT_R_X47Y63/INT_R.LOGIC_OUTS22->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

cfg_dataout[7]_i_1_n_0 - 
wires: CLBLL_R_X45Y60/CLBLL_WW2END2 CLBLL_R_X45Y61/CLBLL_FAN6 CLBLL_R_X45Y61/CLBLL_L_CE CLBLM_L_X46Y60/CLBLM_WW2END2 CLBLM_R_X47Y60/CLBLM_LOGIC_OUTS14 CLBLM_R_X47Y60/CLBLM_M_C INT_L_X46Y60/WW2A2 INT_R_X45Y60/NL1BEG2 INT_R_X45Y60/WW2END2 INT_R_X45Y61/FAN6 INT_R_X45Y61/FAN_ALT6 INT_R_X45Y61/NL1END2 INT_R_X47Y60/LOGIC_OUTS14 INT_R_X47Y60/WW2BEG2 VBRK_X113Y63/VBRK_WW2END2 
pips: CLBLL_R_X45Y61/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLM_R_X47Y60/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X45Y60/INT_R.WW2END2->>NL1BEG2 INT_R_X45Y61/INT_R.FAN_ALT6->>FAN6 INT_R_X45Y61/INT_R.NL1END2->>FAN_ALT6 INT_R_X47Y60/INT_R.LOGIC_OUTS14->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

clk_cnt[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_spi/u_spi_ctrl/clk_cnt_reg_n_0_[0] - 
wires: CLBLM_R_X47Y64/CLBLM_IMUX22 CLBLM_R_X47Y64/CLBLM_IMUX37 CLBLM_R_X47Y64/CLBLM_L_D4 CLBLM_R_X47Y64/CLBLM_M_C3 CLBLM_R_X47Y64/CLBLM_WW2END2 CLBLM_R_X49Y64/CLBLM_IMUX11 CLBLM_R_X49Y64/CLBLM_IMUX27 CLBLM_R_X49Y64/CLBLM_IMUX29 CLBLM_R_X49Y64/CLBLM_IMUX45 CLBLM_R_X49Y64/CLBLM_LOGIC_OUTS6 CLBLM_R_X49Y64/CLBLM_M_A4 CLBLM_R_X49Y64/CLBLM_M_B4 CLBLM_R_X49Y64/CLBLM_M_C2 CLBLM_R_X49Y64/CLBLM_M_CQ CLBLM_R_X49Y64/CLBLM_M_D2 DSP_L_X48Y60/DSP_WW2END2_4 INT_INTERFACE_L_X48Y64/INT_INTERFACE_WW2END2 INT_L_X48Y64/WW2A2 INT_R_X47Y64/IMUX22 INT_R_X47Y64/IMUX37 INT_R_X47Y64/WW2END2 INT_R_X49Y64/FAN_ALT5 INT_R_X49Y64/FAN_BOUNCE5 INT_R_X49Y64/IMUX11 INT_R_X49Y64/IMUX27 INT_R_X49Y64/IMUX29 INT_R_X49Y64/IMUX45 INT_R_X49Y64/LOGIC_OUTS6 INT_R_X49Y64/WW2BEG2 VBRK_X118Y67/VBRK_WW2END2 
pips: CLBLM_R_X47Y64/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X47Y64/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X49Y64/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X49Y64/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X49Y64/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X49Y64/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X49Y64/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_R_X47Y64/INT_R.WW2END2->>IMUX22 INT_R_X47Y64/INT_R.WW2END2->>IMUX37 INT_R_X49Y64/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X49Y64/INT_R.FAN_BOUNCE5->>IMUX11 INT_R_X49Y64/INT_R.FAN_BOUNCE5->>IMUX27 INT_R_X49Y64/INT_R.LOGIC_OUTS6->>FAN_ALT5 INT_R_X49Y64/INT_R.LOGIC_OUTS6->>IMUX29 INT_R_X49Y64/INT_R.LOGIC_OUTS6->>IMUX45 INT_R_X49Y64/INT_R.LOGIC_OUTS6->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

clk_cnt[5]_i_2_n_0 - 
wires: CLBLM_R_X47Y64/CLBLM_EE2BEG3 CLBLM_R_X47Y64/CLBLM_IMUX10 CLBLM_R_X47Y64/CLBLM_LOGIC_OUTS15 CLBLM_R_X47Y64/CLBLM_L_A4 CLBLM_R_X47Y64/CLBLM_M_D CLBLM_R_X47Y66/CLBLM_IMUX15 CLBLM_R_X47Y66/CLBLM_M_B1 CLBLM_R_X49Y64/CLBLM_IMUX15 CLBLM_R_X49Y64/CLBLM_IMUX22 CLBLM_R_X49Y64/CLBLM_IMUX7 CLBLM_R_X49Y64/CLBLM_M_A1 CLBLM_R_X49Y64/CLBLM_M_B1 CLBLM_R_X49Y64/CLBLM_M_C3 DSP_L_X48Y60/DSP_EE2BEG3_4 INT_INTERFACE_L_X48Y64/INT_INTERFACE_EE2BEG3 INT_L_X48Y64/EE2A3 INT_R_X47Y64/EE2BEG3 INT_R_X47Y64/IMUX10 INT_R_X47Y64/LOGIC_OUTS15 INT_R_X47Y64/NN2BEG3 INT_R_X47Y64/SR1BEG_S0 INT_R_X47Y65/NN2A3 INT_R_X47Y66/IMUX15 INT_R_X47Y66/NN2END3 INT_R_X49Y64/EE2END3 INT_R_X49Y64/IMUX15 INT_R_X49Y64/IMUX22 INT_R_X49Y64/IMUX7 VBRK_X118Y67/VBRK_EE2BEG3 
pips: CLBLM_R_X47Y64/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X47Y64/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_R_X47Y66/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X49Y64/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X49Y64/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X49Y64/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_R_X47Y64/INT_R.LOGIC_OUTS15->>EE2BEG3 INT_R_X47Y64/INT_R.LOGIC_OUTS15->>NN2BEG3 INT_R_X47Y64/INT_R.LOGIC_OUTS15->>SR1BEG_S0 INT_R_X47Y64/INT_R.SR1BEG_S0->>IMUX10 INT_R_X47Y66/INT_R.NN2END3->>IMUX15 INT_R_X49Y64/INT_R.EE2END3->>IMUX15 INT_R_X49Y64/INT_R.EE2END3->>IMUX22 INT_R_X49Y64/INT_R.EE2END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

clk_cnt[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_spi/u_spi_ctrl/clk_cnt_reg_n_0_[1] - 
wires: CLBLM_R_X47Y64/CLBLM_IMUX35 CLBLM_R_X47Y64/CLBLM_IMUX41 CLBLM_R_X47Y64/CLBLM_L_D1 CLBLM_R_X47Y64/CLBLM_M_C6 CLBLM_R_X47Y64/CLBLM_WW2END0 CLBLM_R_X49Y64/CLBLM_IMUX1 CLBLM_R_X49Y64/CLBLM_IMUX17 CLBLM_R_X49Y64/CLBLM_IMUX38 CLBLM_R_X49Y64/CLBLM_LOGIC_OUTS4 CLBLM_R_X49Y64/CLBLM_M_A3 CLBLM_R_X49Y64/CLBLM_M_AQ CLBLM_R_X49Y64/CLBLM_M_B3 CLBLM_R_X49Y64/CLBLM_M_D3 DSP_L_X48Y60/DSP_WW2END0_4 INT_INTERFACE_L_X48Y64/INT_INTERFACE_WW2END0 INT_L_X48Y64/WW2A0 INT_R_X47Y64/BYP_ALT1 INT_R_X47Y64/BYP_BOUNCE1 INT_R_X47Y64/IMUX35 INT_R_X47Y64/IMUX41 INT_R_X47Y64/WW2END0 INT_R_X49Y64/IMUX1 INT_R_X49Y64/IMUX17 INT_R_X49Y64/IMUX38 INT_R_X49Y64/LOGIC_OUTS4 INT_R_X49Y64/NL1BEG_N3 INT_R_X49Y64/WW2BEG0 VBRK_X118Y67/VBRK_WW2END0 
pips: CLBLM_R_X47Y64/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X47Y64/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X49Y64/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X49Y64/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X49Y64/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X49Y64/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X47Y64/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X47Y64/INT_R.BYP_BOUNCE1->>IMUX35 INT_R_X47Y64/INT_R.WW2END0->>BYP_ALT1 INT_R_X47Y64/INT_R.WW2END0->>IMUX41 INT_R_X49Y64/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X49Y64/INT_R.LOGIC_OUTS4->>IMUX17 INT_R_X49Y64/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X49Y64/INT_R.LOGIC_OUTS4->>WW2BEG0 INT_R_X49Y64/INT_R.NL1BEG_N3->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

clk_cnt[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_spi/u_spi_ctrl/clk_cnt_reg_n_0_[2] - 
wires: CLBLM_R_X47Y64/CLBLM_IMUX29 CLBLM_R_X47Y64/CLBLM_IMUX46 CLBLM_R_X47Y64/CLBLM_L_D5 CLBLM_R_X47Y64/CLBLM_M_C2 CLBLM_R_X47Y64/CLBLM_NW2A3 CLBLM_R_X49Y64/CLBLM_IMUX12 CLBLM_R_X49Y64/CLBLM_IMUX44 CLBLM_R_X49Y64/CLBLM_IMUX8 CLBLM_R_X49Y64/CLBLM_LOGIC_OUTS20 CLBLM_R_X49Y64/CLBLM_M_A5 CLBLM_R_X49Y64/CLBLM_M_AMUX CLBLM_R_X49Y64/CLBLM_M_B6 CLBLM_R_X49Y64/CLBLM_M_D4 DSP_L_X48Y60/DSP_NW2A3_4 INT_INTERFACE_L_X48Y64/INT_INTERFACE_NW2A3 INT_L_X48Y63/NW2BEG3 INT_L_X48Y63/WL1END2 INT_L_X48Y64/NW2A3 INT_R_X47Y64/IMUX29 INT_R_X47Y64/IMUX46 INT_R_X47Y64/NW2END3 INT_R_X49Y63/SR1END3 INT_R_X49Y63/WL1BEG2 INT_R_X49Y64/IMUX12 INT_R_X49Y64/IMUX44 INT_R_X49Y64/IMUX8 INT_R_X49Y64/LOGIC_OUTS20 INT_R_X49Y64/SR1BEG3 INT_R_X49Y64/SR1END_N3_3 VBRK_X118Y67/VBRK_NW2A3 
pips: CLBLM_R_X47Y64/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X47Y64/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X49Y64/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X49Y64/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X49Y64/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X49Y64/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X48Y63/INT_L.WL1END2->>NW2BEG3 INT_R_X47Y64/INT_R.NW2END3->>IMUX29 INT_R_X47Y64/INT_R.NW2END3->>IMUX46 INT_R_X49Y63/INT_R.SR1END3->>WL1BEG2 INT_R_X49Y64/INT_R.LOGIC_OUTS20->>IMUX12 INT_R_X49Y64/INT_R.LOGIC_OUTS20->>IMUX44 INT_R_X49Y64/INT_R.LOGIC_OUTS20->>SR1BEG3 INT_R_X49Y64/INT_R.SR1END_N3_3->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

clk_cnt[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_spi/u_spi_ctrl/clk_cnt_reg_n_0_[3] - 
wires: CLBLM_R_X47Y64/CLBLM_IMUX19 CLBLM_R_X47Y64/CLBLM_IMUX20 CLBLM_R_X47Y64/CLBLM_L_B2 CLBLM_R_X47Y64/CLBLM_L_C2 CLBLM_R_X47Y64/CLBLM_WW2END1 CLBLM_R_X49Y64/CLBLM_IMUX18 CLBLM_R_X49Y64/CLBLM_IMUX40 CLBLM_R_X49Y64/CLBLM_LOGIC_OUTS5 CLBLM_R_X49Y64/CLBLM_M_B2 CLBLM_R_X49Y64/CLBLM_M_BQ CLBLM_R_X49Y64/CLBLM_M_D1 DSP_L_X48Y60/DSP_WW2END1_4 INT_INTERFACE_L_X48Y64/INT_INTERFACE_WW2END1 INT_L_X48Y64/WW2A1 INT_R_X47Y64/IMUX19 INT_R_X47Y64/IMUX20 INT_R_X47Y64/WW2END1 INT_R_X49Y63/FAN_BOUNCE_S3_2 INT_R_X49Y64/FAN_ALT2 INT_R_X49Y64/FAN_BOUNCE2 INT_R_X49Y64/IMUX18 INT_R_X49Y64/IMUX40 INT_R_X49Y64/LOGIC_OUTS5 INT_R_X49Y64/WW2BEG1 VBRK_X118Y67/VBRK_WW2END1 
pips: CLBLM_R_X47Y64/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X47Y64/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X49Y64/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X49Y64/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X49Y64/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X47Y64/INT_R.WW2END1->>IMUX19 INT_R_X47Y64/INT_R.WW2END1->>IMUX20 INT_R_X49Y64/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X49Y64/INT_R.FAN_BOUNCE2->>IMUX40 INT_R_X49Y64/INT_R.LOGIC_OUTS5->>FAN_ALT2 INT_R_X49Y64/INT_R.LOGIC_OUTS5->>IMUX18 INT_R_X49Y64/INT_R.LOGIC_OUTS5->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

clk_cnt[4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

clk_cnt[5]_i_3_n_0 - 
wires: CLBLM_R_X47Y64/CLBLM_IMUX6 CLBLM_R_X47Y64/CLBLM_L_A1 CLBLM_R_X47Y64/CLBLM_SW2A2 CLBLM_R_X49Y64/CLBLM_LOGIC_OUTS15 CLBLM_R_X49Y64/CLBLM_M_D DSP_L_X48Y60/DSP_SW2A2_4 INT_INTERFACE_L_X48Y64/INT_INTERFACE_SW2A2 INT_L_X48Y64/SW2A2 INT_L_X48Y65/NW2END3 INT_L_X48Y65/SW2BEG2 INT_R_X47Y64/IMUX6 INT_R_X47Y64/SW2END2 INT_R_X49Y64/LOGIC_OUTS15 INT_R_X49Y64/NW2BEG3 INT_R_X49Y65/NW2A3 VBRK_X118Y67/VBRK_SW2A2 
pips: CLBLM_R_X47Y64/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X49Y64/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X48Y65/INT_L.NW2END3->>SW2BEG2 INT_R_X47Y64/INT_R.SW2END2->>IMUX6 INT_R_X49Y64/INT_R.LOGIC_OUTS15->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_spi/u_spi_ctrl/clk_cnt_reg_n_0_[4] - 
wires: CLBLM_R_X47Y64/CLBLM_IMUX0 CLBLM_R_X47Y64/CLBLM_IMUX16 CLBLM_R_X47Y64/CLBLM_IMUX34 CLBLM_R_X47Y64/CLBLM_LOGIC_OUTS0 CLBLM_R_X47Y64/CLBLM_L_A3 CLBLM_R_X47Y64/CLBLM_L_AQ CLBLM_R_X47Y64/CLBLM_L_B3 CLBLM_R_X47Y64/CLBLM_L_C6 INT_R_X47Y64/BYP_ALT0 INT_R_X47Y64/BYP_BOUNCE0 INT_R_X47Y64/IMUX0 INT_R_X47Y64/IMUX16 INT_R_X47Y64/IMUX34 INT_R_X47Y64/LOGIC_OUTS0 
pips: CLBLM_R_X47Y64/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X47Y64/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X47Y64/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X47Y64/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X47Y64/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X47Y64/INT_R.BYP_BOUNCE0->>IMUX34 INT_R_X47Y64/INT_R.LOGIC_OUTS0->>BYP_ALT0 INT_R_X47Y64/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X47Y64/INT_R.LOGIC_OUTS0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

clk_cnt[5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_spi/u_spi_ctrl/clk_cnt_reg_n_0_[5] - 
wires: CLBLM_R_X47Y64/CLBLM_IMUX13 CLBLM_R_X47Y64/CLBLM_IMUX21 CLBLM_R_X47Y64/CLBLM_IMUX9 CLBLM_R_X47Y64/CLBLM_LOGIC_OUTS16 CLBLM_R_X47Y64/CLBLM_L_A5 CLBLM_R_X47Y64/CLBLM_L_AMUX CLBLM_R_X47Y64/CLBLM_L_B6 CLBLM_R_X47Y64/CLBLM_L_C4 INT_R_X47Y64/FAN_ALT5 INT_R_X47Y64/FAN_BOUNCE5 INT_R_X47Y64/IMUX13 INT_R_X47Y64/IMUX21 INT_R_X47Y64/IMUX9 INT_R_X47Y64/LOGIC_OUTS16 
pips: CLBLM_R_X47Y64/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X47Y64/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X47Y64/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X47Y64/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X47Y64/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X47Y64/INT_R.FAN_BOUNCE5->>IMUX9 INT_R_X47Y64/INT_R.LOGIC_OUTS16->>FAN_ALT5 INT_R_X47Y64/INT_R.LOGIC_OUTS16->>IMUX13 INT_R_X47Y64/INT_R.LOGIC_OUTS16->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

sck_int_i_3_n_0 - 
wires: CLBLM_R_X47Y64/CLBLM_IMUX38 CLBLM_R_X47Y64/CLBLM_IMUX8 CLBLM_R_X47Y64/CLBLM_LOGIC_OUTS17 CLBLM_R_X47Y64/CLBLM_LOGIC_OUTS9 CLBLM_R_X47Y64/CLBLM_L_B CLBLM_R_X47Y64/CLBLM_L_BMUX CLBLM_R_X47Y64/CLBLM_M_A5 CLBLM_R_X47Y64/CLBLM_M_D3 INT_R_X47Y63/FAN_BOUNCE_S3_2 INT_R_X47Y64/FAN_ALT2 INT_R_X47Y64/FAN_BOUNCE2 INT_R_X47Y64/IMUX38 INT_R_X47Y64/IMUX8 INT_R_X47Y64/LOGIC_OUTS17 INT_R_X47Y64/LOGIC_OUTS9 
pips: CLBLM_R_X47Y64/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X47Y64/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X47Y64/CLBLM_R.CLBLM_L_B->>CLBLM_L_BMUX CLBLM_R_X47Y64/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_R_X47Y64/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X47Y64/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X47Y64/INT_R.FAN_BOUNCE2->>IMUX8 INT_R_X47Y64/INT_R.LOGIC_OUTS17->>IMUX38 INT_R_X47Y64/INT_R.LOGIC_OUTS9->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sck_int_i_4_n_0 - 
wires: CLBLM_R_X47Y64/CLBLM_IMUX4 CLBLM_R_X47Y64/CLBLM_IMUX44 CLBLM_R_X47Y64/CLBLM_LOGIC_OUTS14 CLBLM_R_X47Y64/CLBLM_M_A6 CLBLM_R_X47Y64/CLBLM_M_C CLBLM_R_X47Y64/CLBLM_M_D4 INT_R_X47Y64/IMUX4 INT_R_X47Y64/IMUX44 INT_R_X47Y64/LOGIC_OUTS14 
pips: CLBLM_R_X47Y64/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X47Y64/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X47Y64/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X47Y64/INT_R.LOGIC_OUTS14->>IMUX4 INT_R_X47Y64/INT_R.LOGIC_OUTS14->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sck_int_i_5_n_0 - 
wires: CLBLM_R_X47Y64/CLBLM_IMUX45 CLBLM_R_X47Y64/CLBLM_IMUX7 CLBLM_R_X47Y64/CLBLM_LOGIC_OUTS10 CLBLM_R_X47Y64/CLBLM_L_C CLBLM_R_X47Y64/CLBLM_M_A1 CLBLM_R_X47Y64/CLBLM_M_D2 CLBLM_R_X47Y65/CLBLM_IMUX2 CLBLM_R_X47Y65/CLBLM_M_A2 INT_R_X47Y64/BYP_ALT3 INT_R_X47Y64/BYP_BOUNCE3 INT_R_X47Y64/IMUX45 INT_R_X47Y64/IMUX7 INT_R_X47Y64/LOGIC_OUTS10 INT_R_X47Y64/NL1BEG1 INT_R_X47Y65/BYP_BOUNCE_N3_3 INT_R_X47Y65/IMUX2 INT_R_X47Y65/NL1END1 
pips: CLBLM_R_X47Y64/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X47Y64/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X47Y64/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X47Y65/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_R_X47Y64/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X47Y64/INT_R.BYP_BOUNCE3->>IMUX7 INT_R_X47Y64/INT_R.LOGIC_OUTS10->>BYP_ALT3 INT_R_X47Y64/INT_R.LOGIC_OUTS10->>IMUX45 INT_R_X47Y64/INT_R.LOGIC_OUTS10->>NL1BEG1 INT_R_X47Y65/INT_R.NL1END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

clr_sck_cnt_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_spi/u_spi_ctrl/clr_sck_cnt_inferred__0_n_0 - 
wires: CLBLM_R_X47Y65/CLBLM_IMUX13 CLBLM_R_X47Y65/CLBLM_LOGIC_OUTS10 CLBLM_R_X47Y65/CLBLM_L_B6 CLBLM_R_X47Y65/CLBLM_L_C INT_R_X47Y65/IMUX13 INT_R_X47Y65/LOGIC_OUTS10 
pips: CLBLM_R_X47Y65/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X47Y65/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X47Y65/INT_R.LOGIC_OUTS10->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

clr_sck_cnt - 
wires: CLBLM_R_X47Y65/CLBLM_EL1BEG0 CLBLM_R_X47Y65/CLBLM_IMUX19 CLBLM_R_X47Y65/CLBLM_LOGIC_OUTS1 CLBLM_R_X47Y65/CLBLM_L_B2 CLBLM_R_X47Y65/CLBLM_L_BQ CLBLM_R_X49Y62/CLBLM_IMUX7 CLBLM_R_X49Y62/CLBLM_M_A1 CLBLM_R_X49Y63/CLBLM_IMUX15 CLBLM_R_X49Y63/CLBLM_IMUX7 CLBLM_R_X49Y63/CLBLM_M_A1 CLBLM_R_X49Y63/CLBLM_M_B1 CLBLM_R_X49Y64/CLBLM_IMUX14 CLBLM_R_X49Y64/CLBLM_IMUX6 CLBLM_R_X49Y64/CLBLM_L_A1 CLBLM_R_X49Y64/CLBLM_L_B1 DSP_L_X48Y65/DSP_EL1BEG0_0 INT_INTERFACE_L_X48Y65/INT_INTERFACE_EL1BEG0 INT_L_X48Y64/EL1BEG3 INT_L_X48Y64/EL1END_S3_0 INT_L_X48Y65/EL1BEG_N3 INT_L_X48Y65/EL1END0 INT_R_X47Y65/EL1BEG0 INT_R_X47Y65/IMUX19 INT_R_X47Y65/LOGIC_OUTS1 INT_R_X49Y62/IMUX7 INT_R_X49Y62/SL1END3 INT_R_X49Y63/IMUX15 INT_R_X49Y63/IMUX7 INT_R_X49Y63/SL1BEG3 INT_R_X49Y63/SL1END3 INT_R_X49Y64/EL1END3 INT_R_X49Y64/IMUX14 INT_R_X49Y64/IMUX6 INT_R_X49Y64/SL1BEG3 VBRK_X118Y68/VBRK_EL1BEG0 
pips: CLBLM_R_X47Y65/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X47Y65/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X49Y62/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X49Y63/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X49Y63/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X49Y64/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X49Y64/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X48Y65/INT_L.EL1END0->>EL1BEG_N3 INT_R_X47Y65/INT_R.LOGIC_OUTS1->>EL1BEG0 INT_R_X47Y65/INT_R.LOGIC_OUTS1->>IMUX19 INT_R_X49Y62/INT_R.SL1END3->>IMUX7 INT_R_X49Y63/INT_R.SL1END3->>IMUX15 INT_R_X49Y63/INT_R.SL1END3->>IMUX7 INT_R_X49Y63/INT_R.SL1END3->>SL1BEG3 INT_R_X49Y64/INT_R.EL1END3->>IMUX14 INT_R_X49Y64/INT_R.EL1END3->>IMUX6 INT_R_X49Y64/INT_R.EL1END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

clr_sck_cnt_inferred__0_i_1_n_0 - 
wires: CLBLM_R_X47Y64/CLBLM_IMUX15 CLBLM_R_X47Y64/CLBLM_M_B1 CLBLM_R_X47Y64/CLBLM_WR1END3 CLBLM_R_X47Y65/CLBLM_IMUX20 CLBLM_R_X47Y65/CLBLM_L_C2 CLBLM_R_X47Y65/CLBLM_NW2A2 CLBLM_R_X49Y64/CLBLM_LOGIC_OUTS10 CLBLM_R_X49Y64/CLBLM_L_C DSP_L_X48Y60/DSP_WR1END3_4 DSP_L_X48Y65/DSP_NW2A2_0 INT_INTERFACE_L_X48Y64/INT_INTERFACE_WR1END3 INT_INTERFACE_L_X48Y65/INT_INTERFACE_NW2A2 INT_L_X48Y64/NW2BEG2 INT_L_X48Y64/WL1END1 INT_L_X48Y64/WR1BEG3 INT_L_X48Y65/NW2A2 INT_R_X47Y64/IMUX15 INT_R_X47Y64/WR1END3 INT_R_X47Y65/IMUX20 INT_R_X47Y65/NW2END2 INT_R_X49Y64/LOGIC_OUTS10 INT_R_X49Y64/WL1BEG1 VBRK_X118Y67/VBRK_WR1END3 VBRK_X118Y68/VBRK_NW2A2 
pips: CLBLM_R_X47Y64/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X47Y65/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X49Y64/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X48Y64/INT_L.WL1END1->>NW2BEG2 INT_L_X48Y64/INT_L.WL1END1->>WR1BEG3 INT_R_X47Y64/INT_R.WR1END3->>IMUX15 INT_R_X47Y65/INT_R.NW2END2->>IMUX20 INT_R_X49Y64/INT_R.LOGIC_OUTS10->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_msg/cmd - 
wires: CLBLL_R_X45Y69/CLBLL_FAN6 CLBLL_R_X45Y69/CLBLL_L_CE CLBLL_R_X45Y69/CLBLL_WR1END3 CLBLM_L_X46Y67/CLBLM_LOGIC_OUTS14 CLBLM_L_X46Y67/CLBLM_M_C CLBLM_L_X46Y69/CLBLM_FAN6 CLBLM_L_X46Y69/CLBLM_FAN7 CLBLM_L_X46Y69/CLBLM_L_CE CLBLM_L_X46Y69/CLBLM_M_CE CLBLM_L_X46Y69/CLBLM_WR1END3 CLBLM_L_X46Y70/CLBLM_FAN7 CLBLM_L_X46Y70/CLBLM_M_CE INT_L_X46Y67/LOGIC_OUTS_L14 INT_L_X46Y67/NN2BEG2 INT_L_X46Y68/NN2A2 INT_L_X46Y69/FAN_ALT6 INT_L_X46Y69/FAN_ALT7 INT_L_X46Y69/FAN_BOUNCE7 INT_L_X46Y69/FAN_L6 INT_L_X46Y69/FAN_L7 INT_L_X46Y69/NN2END2 INT_L_X46Y69/NR1BEG2 INT_L_X46Y69/WR1BEG3 INT_L_X46Y70/FAN_ALT7 INT_L_X46Y70/FAN_L7 INT_L_X46Y70/NR1END2 INT_R_X45Y69/FAN6 INT_R_X45Y69/FAN_ALT1 INT_R_X45Y69/FAN_ALT6 INT_R_X45Y69/FAN_BOUNCE1 INT_R_X45Y69/WR1END3 VBRK_X113Y72/VBRK_WR1END3 
pips: CLBLL_R_X45Y69/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLM_L_X46Y67/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X46Y69/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X46Y69/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X46Y70/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE INT_L_X46Y67/INT_L.LOGIC_OUTS_L14->>NN2BEG2 INT_L_X46Y69/INT_L.FAN_ALT6->>FAN_L6 INT_L_X46Y69/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X46Y69/INT_L.FAN_ALT7->>FAN_L7 INT_L_X46Y69/INT_L.FAN_BOUNCE7->>FAN_ALT6 INT_L_X46Y69/INT_L.NN2END2->>FAN_ALT7 INT_L_X46Y69/INT_L.NN2END2->>NR1BEG2 INT_L_X46Y69/INT_L.NN2END2->>WR1BEG3 INT_L_X46Y70/INT_L.FAN_ALT7->>FAN_L7 INT_L_X46Y70/INT_L.NR1END2->>FAN_ALT7 INT_R_X45Y69/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X45Y69/INT_R.FAN_ALT6->>FAN6 INT_R_X45Y69/INT_R.FAN_BOUNCE1->>FAN_ALT6 INT_R_X45Y69/INT_R.WR1END3->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

cmd[15]_i_2_n_0 - 
wires: CLBLM_L_X46Y67/CLBLM_IMUX24 CLBLM_L_X46Y67/CLBLM_IMUX32 CLBLM_L_X46Y67/CLBLM_IMUX40 CLBLM_L_X46Y67/CLBLM_LOGIC_OUTS12 CLBLM_L_X46Y67/CLBLM_M_A CLBLM_L_X46Y67/CLBLM_M_B5 CLBLM_L_X46Y67/CLBLM_M_C1 CLBLM_L_X46Y67/CLBLM_M_D1 INT_L_X46Y67/IMUX_L24 INT_L_X46Y67/IMUX_L32 INT_L_X46Y67/IMUX_L40 INT_L_X46Y67/LOGIC_OUTS_L12 
pips: CLBLM_L_X46Y67/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X46Y67/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X46Y67/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X46Y67/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X46Y67/INT_L.LOGIC_OUTS_L12->>IMUX_L24 INT_L_X46Y67/INT_L.LOGIC_OUTS_L12->>IMUX_L32 INT_L_X46Y67/INT_L.LOGIC_OUTS_L12->>IMUX_L40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

tx_data_avail - 
wires: CLBLL_L_X42Y66/CLBLL_IMUX29 CLBLL_L_X42Y66/CLBLL_LL_C2 CLBLL_L_X42Y66/CLBLL_LL_CQ CLBLL_L_X42Y66/CLBLL_LOGIC_OUTS6 CLBLL_L_X42Y67/CLBLL_NW2A2 CLBLM_R_X41Y67/CLBLM_IMUX19 CLBLM_R_X41Y67/CLBLM_IMUX27 CLBLM_R_X41Y67/CLBLM_IMUX28 CLBLM_R_X41Y67/CLBLM_IMUX4 CLBLM_R_X41Y67/CLBLM_L_B2 CLBLM_R_X41Y67/CLBLM_M_A6 CLBLM_R_X41Y67/CLBLM_M_B4 CLBLM_R_X41Y67/CLBLM_M_C4 CLBLM_R_X41Y67/CLBLM_NW2A2 INT_L_X42Y66/IMUX_L29 INT_L_X42Y66/LOGIC_OUTS_L6 INT_L_X42Y66/NW2BEG2 INT_L_X42Y67/NW2A2 INT_R_X41Y67/IMUX19 INT_R_X41Y67/IMUX27 INT_R_X41Y67/IMUX28 INT_R_X41Y67/IMUX4 INT_R_X41Y67/NW2END2 
pips: CLBLL_L_X42Y66/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X42Y66/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X41Y67/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X41Y67/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y67/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y67/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X42Y66/INT_L.LOGIC_OUTS_L6->>IMUX_L29 INT_L_X42Y66/INT_L.LOGIC_OUTS_L6->>NW2BEG2 INT_R_X41Y67/INT_R.NW2END2->>IMUX19 INT_R_X41Y67/INT_R.NW2END2->>IMUX27 INT_R_X41Y67/INT_R.NW2END2->>IMUX28 INT_R_X41Y67/INT_R.NW2END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

u_core/u_txfsm/divcnt_reg[1] - 
wires: CLBLL_L_X42Y69/CLBLL_ER1BEG3 CLBLL_L_X42Y69/CLBLL_WW2END2 CLBLM_R_X41Y69/CLBLM_ER1BEG3 CLBLM_R_X41Y69/CLBLM_WW2END2 CLBLM_R_X43Y69/CLBLM_BYP5 CLBLM_R_X43Y69/CLBLM_IMUX10 CLBLM_R_X43Y69/CLBLM_IMUX27 CLBLM_R_X43Y69/CLBLM_IMUX28 CLBLM_R_X43Y69/CLBLM_LOGIC_OUTS20 CLBLM_R_X43Y69/CLBLM_L_A4 CLBLM_R_X43Y69/CLBLM_L_BX CLBLM_R_X43Y69/CLBLM_M_AMUX CLBLM_R_X43Y69/CLBLM_M_B4 CLBLM_R_X43Y69/CLBLM_M_C4 INT_L_X42Y69/EL1BEG2 INT_L_X42Y69/ER1END3 INT_L_X42Y69/WW2A2 INT_L_X42Y70/ER1END_N3_3 INT_R_X41Y69/ER1BEG3 INT_R_X41Y69/WW2END2 INT_R_X43Y69/BYP5 INT_R_X43Y69/BYP_ALT5 INT_R_X43Y69/EL1END2 INT_R_X43Y69/FAN_ALT7 INT_R_X43Y69/FAN_BOUNCE7 INT_R_X43Y69/IMUX10 INT_R_X43Y69/IMUX27 INT_R_X43Y69/IMUX28 INT_R_X43Y69/LOGIC_OUTS20 INT_R_X43Y69/WW2BEG2 
pips: CLBLM_R_X43Y69/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X43Y69/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X43Y69/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X43Y69/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X43Y69/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X42Y69/INT_L.ER1END3->>EL1BEG2 INT_R_X41Y69/INT_R.WW2END2->>ER1BEG3 INT_R_X43Y69/INT_R.BYP_ALT5->>BYP5 INT_R_X43Y69/INT_R.EL1END2->>BYP_ALT5 INT_R_X43Y69/INT_R.EL1END2->>FAN_ALT7 INT_R_X43Y69/INT_R.EL1END2->>IMUX27 INT_R_X43Y69/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X43Y69/INT_R.FAN_BOUNCE7->>IMUX10 INT_R_X43Y69/INT_R.LOGIC_OUTS20->>IMUX28 INT_R_X43Y69/INT_R.LOGIC_OUTS20->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

u_core/u_txfsm/divcnt_reg[0] - 
wires: CLBLM_R_X43Y69/CLBLM_BYP0 CLBLM_R_X43Y69/CLBLM_IMUX18 CLBLM_R_X43Y69/CLBLM_IMUX32 CLBLM_R_X43Y69/CLBLM_IMUX9 CLBLM_R_X43Y69/CLBLM_LOGIC_OUTS5 CLBLM_R_X43Y69/CLBLM_L_A5 CLBLM_R_X43Y69/CLBLM_L_AX CLBLM_R_X43Y69/CLBLM_M_B2 CLBLM_R_X43Y69/CLBLM_M_BQ CLBLM_R_X43Y69/CLBLM_M_C1 INT_L_X42Y68/NL1BEG1 INT_L_X42Y68/SW2END1 INT_L_X42Y69/EL1BEG0 INT_L_X42Y69/NL1END1 INT_R_X43Y68/EL1END_S3_0 INT_R_X43Y68/SW2A1 INT_R_X43Y69/BYP0 INT_R_X43Y69/BYP_ALT0 INT_R_X43Y69/EL1END0 INT_R_X43Y69/IMUX18 INT_R_X43Y69/IMUX32 INT_R_X43Y69/IMUX9 INT_R_X43Y69/LOGIC_OUTS5 INT_R_X43Y69/SW2BEG1 
pips: CLBLM_R_X43Y69/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X43Y69/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X43Y69/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X43Y69/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X43Y69/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X42Y68/INT_L.SW2END1->>NL1BEG1 INT_L_X42Y69/INT_L.NL1END1->>EL1BEG0 INT_R_X43Y69/INT_R.BYP_ALT0->>BYP0 INT_R_X43Y69/INT_R.EL1END0->>BYP_ALT0 INT_R_X43Y69/INT_R.EL1END0->>IMUX32 INT_R_X43Y69/INT_R.EL1END0->>IMUX9 INT_R_X43Y69/INT_R.LOGIC_OUTS5->>IMUX18 INT_R_X43Y69/INT_R.LOGIC_OUTS5->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u_core/u_txfsm/divcnt_reg__0[3] - 
wires: BRAM_INT_INTERFACE_L_X44Y68/INT_INTERFACE_SE2A2 BRAM_INT_INTERFACE_L_X44Y68/INT_INTERFACE_WL1END1 BRAM_L_X44Y65/BRAM_SE2A2_3 BRAM_L_X44Y65/BRAM_WL1END1_3 CLBLM_R_X43Y68/CLBLM_SE2A2 CLBLM_R_X43Y68/CLBLM_WL1END1 CLBLM_R_X43Y69/CLBLM_IMUX25 CLBLM_R_X43Y69/CLBLM_IMUX29 CLBLM_R_X43Y69/CLBLM_LOGIC_OUTS6 CLBLM_R_X43Y69/CLBLM_L_B5 CLBLM_R_X43Y69/CLBLM_M_C2 CLBLM_R_X43Y69/CLBLM_M_CQ INT_L_X44Y68/SE2END2 INT_L_X44Y68/WL1BEG1 INT_R_X43Y68/NL1BEG1 INT_R_X43Y68/SE2A2 INT_R_X43Y68/WL1END1 INT_R_X43Y69/IMUX25 INT_R_X43Y69/IMUX29 INT_R_X43Y69/LOGIC_OUTS6 INT_R_X43Y69/NL1END1 INT_R_X43Y69/SE2BEG2 
pips: CLBLM_R_X43Y69/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X43Y69/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X43Y69/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X44Y68/INT_L.SE2END2->>WL1BEG1 INT_R_X43Y68/INT_R.WL1END1->>NL1BEG1 INT_R_X43Y69/INT_R.LOGIC_OUTS6->>IMUX29 INT_R_X43Y69/INT_R.LOGIC_OUTS6->>SE2BEG2 INT_R_X43Y69/INT_R.NL1END1->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

u_core/u_txfsm/divcnt_reg[2] - 
wires: CLBLM_R_X43Y69/CLBLM_BYP2 CLBLM_R_X43Y69/CLBLM_IMUX15 CLBLM_R_X43Y69/CLBLM_IMUX26 CLBLM_R_X43Y69/CLBLM_IMUX31 CLBLM_R_X43Y69/CLBLM_LOGIC_OUTS21 CLBLM_R_X43Y69/CLBLM_L_B4 CLBLM_R_X43Y69/CLBLM_L_CX CLBLM_R_X43Y69/CLBLM_M_B1 CLBLM_R_X43Y69/CLBLM_M_BMUX CLBLM_R_X43Y69/CLBLM_M_C5 INT_L_X42Y69/WR1END_S1_0 INT_L_X42Y70/EL1BEG2 INT_L_X42Y70/NL1BEG_N3 INT_L_X42Y70/WR1END0 INT_R_X43Y69/BYP2 INT_R_X43Y69/BYP_ALT2 INT_R_X43Y69/IMUX15 INT_R_X43Y69/IMUX26 INT_R_X43Y69/IMUX31 INT_R_X43Y69/LOGIC_OUTS21 INT_R_X43Y69/SL1END2 INT_R_X43Y69/SR1BEG_S0 INT_R_X43Y69/WR1BEG_S0 INT_R_X43Y70/EL1END2 INT_R_X43Y70/SL1BEG2 INT_R_X43Y70/WR1BEG0 
pips: CLBLM_R_X43Y69/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X43Y69/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X43Y69/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X43Y69/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X43Y69/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X42Y70/INT_L.NL1BEG_N3->>EL1BEG2 INT_L_X42Y70/INT_L.WR1END0->>NL1BEG_N3 INT_R_X43Y69/INT_R.BYP_ALT2->>BYP2 INT_R_X43Y69/INT_R.LOGIC_OUTS21->>IMUX15 INT_R_X43Y69/INT_R.LOGIC_OUTS21->>IMUX31 INT_R_X43Y69/INT_R.LOGIC_OUTS21->>SR1BEG_S0 INT_R_X43Y69/INT_R.LOGIC_OUTS21->>WR1BEG_S0 INT_R_X43Y69/INT_R.SL1END2->>BYP_ALT2 INT_R_X43Y69/INT_R.SR1BEG_S0->>IMUX26 INT_R_X43Y70/INT_R.EL1END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

cnt[1]_i_2_n_0 - 
wires: CLBLL_R_X45Y69/CLBLL_IMUX24 CLBLL_R_X45Y69/CLBLL_LL_B5 CLBLL_R_X45Y69/CLBLL_LL_C CLBLL_R_X45Y69/CLBLL_LL_CMUX CLBLL_R_X45Y69/CLBLL_LOGIC_OUTS22 INT_R_X45Y69/IMUX24 INT_R_X45Y69/LOGIC_OUTS22 
pips: CLBLL_R_X45Y69/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X45Y69/CLBLL_R.CLBLL_LL_C->>CLBLL_LL_CMUX CLBLL_R_X45Y69/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_R_X45Y69/INT_R.LOGIC_OUTS22->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

cnt[2]_i_2_n_0 - 
wires: CLBLL_R_X45Y69/CLBLL_IMUX15 CLBLL_R_X45Y69/CLBLL_LL_B1 CLBLL_R_X45Y69/CLBLL_LL_D CLBLL_R_X45Y69/CLBLL_LOGIC_OUTS15 INT_R_X45Y69/IMUX15 INT_R_X45Y69/LOGIC_OUTS15 
pips: CLBLL_R_X45Y69/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X45Y69/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_R_X45Y69/INT_R.LOGIC_OUTS15->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

fifo_data[3]_i_2_n_0 - 
wires: CLBLL_R_X45Y69/CLBLL_EE2BEG3 CLBLL_R_X45Y69/CLBLL_IMUX38 CLBLL_R_X45Y69/CLBLL_LL_D3 CLBLL_R_X45Y69/CLBLL_LOGIC_OUTS17 CLBLL_R_X45Y69/CLBLL_L_BMUX CLBLM_L_X46Y69/CLBLM_EE2BEG3 CLBLM_R_X47Y69/CLBLM_IMUX47 CLBLM_R_X47Y69/CLBLM_M_D5 INT_L_X46Y69/EE2A3 INT_R_X45Y69/EE2BEG3 INT_R_X45Y69/IMUX38 INT_R_X45Y69/LOGIC_OUTS17 INT_R_X47Y69/EE2END3 INT_R_X47Y69/IMUX47 VBRK_X113Y72/VBRK_EE2BEG3 
pips: CLBLL_R_X45Y69/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X45Y69/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_R_X47Y69/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 INT_R_X45Y69/INT_R.LOGIC_OUTS17->>EE2BEG3 INT_R_X45Y69/INT_R.LOGIC_OUTS17->>IMUX38 INT_R_X47Y69/INT_R.EE2END3->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

cnt[2]_i_2__0_n_0 - 
wires: CLBLM_R_X41Y66/CLBLM_IMUX27 CLBLM_R_X41Y66/CLBLM_IMUX4 CLBLM_R_X41Y66/CLBLM_M_A6 CLBLM_R_X41Y66/CLBLM_M_B4 CLBLM_R_X41Y67/CLBLM_LOGIC_OUTS12 CLBLM_R_X41Y67/CLBLM_M_A INT_L_X40Y66/ER1BEG1 INT_L_X40Y66/SW2END0 INT_R_X41Y66/ER1END1 INT_R_X41Y66/IMUX27 INT_R_X41Y66/IMUX4 INT_R_X41Y66/SW2A0 INT_R_X41Y67/LOGIC_OUTS12 INT_R_X41Y67/SW2BEG0 
pips: CLBLM_R_X41Y66/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y66/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X41Y67/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X40Y66/INT_L.SW2END0->>ER1BEG1 INT_R_X41Y66/INT_R.ER1END1->>IMUX27 INT_R_X41Y66/INT_R.ER1END1->>IMUX4 INT_R_X41Y67/INT_R.LOGIC_OUTS12->>SW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

cnt[2]_i_3_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y68/INT_INTERFACE_EL1BEG2 BRAM_L_X44Y65/BRAM_EL1BEG2_3 CLBLL_R_X45Y69/CLBLL_IMUX27 CLBLL_R_X45Y69/CLBLL_LL_B4 CLBLL_R_X45Y70/CLBLL_IMUX2 CLBLL_R_X45Y70/CLBLL_LL_A2 CLBLM_R_X43Y68/CLBLM_EL1BEG2 CLBLM_R_X43Y68/CLBLM_LOGIC_OUTS11 CLBLM_R_X43Y68/CLBLM_L_D INT_L_X44Y68/EL1END2 INT_L_X44Y68/NE2BEG2 INT_L_X44Y69/NE2A2 INT_R_X43Y68/EL1BEG2 INT_R_X43Y68/LOGIC_OUTS11 INT_R_X45Y69/IMUX27 INT_R_X45Y69/NE2END2 INT_R_X45Y69/NL1BEG1 INT_R_X45Y70/IMUX2 INT_R_X45Y70/NL1END1 
pips: CLBLL_R_X45Y69/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X45Y70/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_R_X43Y68/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X44Y68/INT_L.EL1END2->>NE2BEG2 INT_R_X43Y68/INT_R.LOGIC_OUTS11->>EL1BEG2 INT_R_X45Y69/INT_R.NE2END2->>IMUX27 INT_R_X45Y69/INT_R.NE2END2->>NL1BEG1 INT_R_X45Y70/INT_R.NL1END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u_core/u_rxfsm/rxstate - 
wires: CLBLM_R_X43Y68/CLBLM_IMUX37 CLBLM_R_X43Y68/CLBLM_LOGIC_OUTS16 CLBLM_R_X43Y68/CLBLM_L_AMUX CLBLM_R_X43Y68/CLBLM_L_D4 INT_R_X43Y68/IMUX37 INT_R_X43Y68/LOGIC_OUTS16 
pips: CLBLM_R_X43Y68/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X43Y68/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X43Y68/INT_R.LOGIC_OUTS16->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

cs_int_n_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

cs_int_n_i_2_n_0 - 
wires: CLBLM_L_X46Y63/CLBLM_LOGIC_OUTS13 CLBLM_L_X46Y63/CLBLM_M_B CLBLM_L_X46Y64/CLBLM_IMUX6 CLBLM_L_X46Y64/CLBLM_L_A1 INT_L_X46Y63/LOGIC_OUTS_L13 INT_L_X46Y63/NR1BEG1 INT_L_X46Y64/GFAN1 INT_L_X46Y64/IMUX_L6 INT_L_X46Y64/NR1END1 
pips: CLBLM_L_X46Y63/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X46Y64/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X46Y63/INT_L.LOGIC_OUTS_L13->>NR1BEG1 INT_L_X46Y64/INT_L.GFAN1->>IMUX_L6 INT_L_X46Y64/INT_L.NR1END1->>GFAN1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_spi/cs_int_n - 
wires: CLBLL_R_X45Y64/CLBLL_IMUX47 CLBLL_R_X45Y64/CLBLL_LL_D5 CLBLL_R_X45Y65/CLBLL_NW2A0 CLBLM_L_X46Y64/CLBLM_IMUX0 CLBLM_L_X46Y64/CLBLM_LOGIC_OUTS0 CLBLM_L_X46Y64/CLBLM_L_A3 CLBLM_L_X46Y64/CLBLM_L_AQ CLBLM_L_X46Y65/CLBLM_NW2A0 INT_L_X46Y64/IMUX_L0 INT_L_X46Y64/LOGIC_OUTS_L0 INT_L_X46Y64/NW2BEG0 INT_L_X46Y65/NW2A0 INT_R_X45Y64/IMUX47 INT_R_X45Y64/NW2END_S0_0 INT_R_X45Y65/NW2END0 VBRK_X113Y68/VBRK_NW2A0 
pips: CLBLL_R_X45Y64/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLM_L_X46Y64/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X46Y64/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X46Y64/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X46Y64/INT_L.LOGIC_OUTS_L0->>NW2BEG0 INT_R_X45Y64/INT_R.NW2END_S0_0->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u_spi/cfg_cs_byte[1] - 
wires: CLBLM_L_X46Y63/CLBLM_IMUX17 CLBLM_L_X46Y63/CLBLM_IMUX25 CLBLM_L_X46Y63/CLBLM_IMUX32 CLBLM_L_X46Y63/CLBLM_L_B5 CLBLM_L_X46Y63/CLBLM_M_B3 CLBLM_L_X46Y63/CLBLM_M_C1 CLBLM_R_X47Y63/CLBLM_LOGIC_OUTS5 CLBLM_R_X47Y63/CLBLM_M_BQ INT_L_X46Y63/IMUX_L17 INT_L_X46Y63/IMUX_L25 INT_L_X46Y63/IMUX_L32 INT_L_X46Y63/WL1END0 INT_R_X47Y63/LOGIC_OUTS5 INT_R_X47Y63/WL1BEG0 
pips: CLBLM_L_X46Y63/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X46Y63/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X46Y63/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X47Y63/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X46Y63/INT_L.WL1END0->>IMUX_L17 INT_L_X46Y63/INT_L.WL1END0->>IMUX_L25 INT_L_X46Y63/INT_L.WL1END0->>IMUX_L32 INT_R_X47Y63/INT_R.LOGIC_OUTS5->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

cs_int_n_i_3_n_0 - 
wires: CLBLM_L_X46Y63/CLBLM_IMUX12 CLBLM_L_X46Y63/CLBLM_LOGIC_OUTS14 CLBLM_L_X46Y63/CLBLM_M_B6 CLBLM_L_X46Y63/CLBLM_M_C INT_L_X46Y63/IMUX_L12 INT_L_X46Y63/LOGIC_OUTS_L14 
pips: CLBLM_L_X46Y63/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X46Y63/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X46Y63/INT_L.LOGIC_OUTS_L14->>IMUX_L12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_spi/cfg_cs_byte[0] - 
wires: CLBLL_R_X45Y62/CLBLL_IMUX36 CLBLL_R_X45Y62/CLBLL_L_D2 CLBLL_R_X45Y62/CLBLL_WL1END2 CLBLM_L_X46Y62/CLBLM_IMUX31 CLBLM_L_X46Y62/CLBLM_M_C5 CLBLM_L_X46Y62/CLBLM_WL1END2 CLBLM_L_X46Y63/CLBLM_IMUX15 CLBLM_L_X46Y63/CLBLM_M_B1 CLBLM_R_X47Y63/CLBLM_LOGIC_OUTS4 CLBLM_R_X47Y63/CLBLM_M_AQ INT_L_X46Y62/IMUX_L31 INT_L_X46Y62/WL1BEG2 INT_L_X46Y62/WL1END3 INT_L_X46Y63/IMUX_L15 INT_L_X46Y63/NW2END_S0_0 INT_L_X46Y63/WL1END_N1_3 INT_L_X46Y64/NW2END0 INT_R_X45Y62/IMUX36 INT_R_X45Y62/WL1END2 INT_R_X47Y62/WL1BEG3 INT_R_X47Y63/LOGIC_OUTS4 INT_R_X47Y63/NW2BEG0 INT_R_X47Y63/WL1BEG_N3 INT_R_X47Y64/NW2A0 VBRK_X113Y65/VBRK_WL1END2 
pips: CLBLL_R_X45Y62/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLM_L_X46Y62/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X46Y63/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X47Y63/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X46Y62/INT_L.WL1END3->>IMUX_L31 INT_L_X46Y62/INT_L.WL1END3->>WL1BEG2 INT_L_X46Y63/INT_L.NW2END_S0_0->>IMUX_L15 INT_R_X45Y62/INT_R.WL1END2->>IMUX36 INT_R_X47Y63/INT_R.LOGIC_OUTS4->>NW2BEG0 INT_R_X47Y63/INT_R.LOGIC_OUTS4->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

cs_int_n_i_4_n_0 - 
wires: CLBLL_R_X45Y63/CLBLL_EL1BEG1 CLBLL_R_X45Y63/CLBLL_NW2A2 CLBLM_L_X46Y62/CLBLM_LOGIC_OUTS14 CLBLM_L_X46Y62/CLBLM_M_C CLBLM_L_X46Y63/CLBLM_EL1BEG1 CLBLM_L_X46Y63/CLBLM_IMUX18 CLBLM_L_X46Y63/CLBLM_M_B2 CLBLM_L_X46Y63/CLBLM_NW2A2 INT_L_X46Y62/LOGIC_OUTS_L14 INT_L_X46Y62/NW2BEG2 INT_L_X46Y63/EL1END1 INT_L_X46Y63/IMUX_L18 INT_L_X46Y63/NW2A2 INT_R_X45Y63/EL1BEG1 INT_R_X45Y63/NW2END2 VBRK_X113Y66/VBRK_EL1BEG1 VBRK_X113Y66/VBRK_NW2A2 
pips: CLBLM_L_X46Y62/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X46Y63/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X46Y62/INT_L.LOGIC_OUTS_L14->>NW2BEG2 INT_L_X46Y63/INT_L.EL1END1->>IMUX_L18 INT_R_X45Y63/INT_R.NW2END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_spi/cfg_cs_byte[5] - 
wires: CLBLL_R_X45Y63/CLBLL_ER1BEG2 CLBLL_R_X45Y63/CLBLL_IMUX44 CLBLL_R_X45Y63/CLBLL_LL_D4 CLBLL_R_X45Y63/CLBLL_SW2A1 CLBLM_L_X46Y63/CLBLM_ER1BEG2 CLBLM_L_X46Y63/CLBLM_IMUX29 CLBLM_L_X46Y63/CLBLM_M_C2 CLBLM_L_X46Y63/CLBLM_SW2A1 CLBLM_L_X46Y64/CLBLM_LOGIC_OUTS5 CLBLM_L_X46Y64/CLBLM_M_BQ INT_L_X46Y63/ER1END2 INT_L_X46Y63/IMUX_L29 INT_L_X46Y63/SW2A1 INT_L_X46Y64/LOGIC_OUTS_L5 INT_L_X46Y64/SW2BEG1 INT_R_X45Y63/BYP_ALT4 INT_R_X45Y63/BYP_BOUNCE4 INT_R_X45Y63/ER1BEG2 INT_R_X45Y63/IMUX44 INT_R_X45Y63/SW2END1 VBRK_X113Y66/VBRK_ER1BEG2 VBRK_X113Y66/VBRK_SW2A1 
pips: CLBLL_R_X45Y63/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLM_L_X46Y63/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X46Y64/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X46Y63/INT_L.ER1END2->>IMUX_L29 INT_L_X46Y64/INT_L.LOGIC_OUTS_L5->>SW2BEG1 INT_R_X45Y63/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X45Y63/INT_R.BYP_BOUNCE4->>IMUX44 INT_R_X45Y63/INT_R.SW2END1->>BYP_ALT4 INT_R_X45Y63/INT_R.SW2END1->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_spi/cfg_cs_byte[3] - 
wires: CLBLL_R_X45Y63/CLBLL_IMUX31 CLBLL_R_X45Y63/CLBLL_LL_C5 CLBLL_R_X45Y63/CLBLL_WL1END3 CLBLM_L_X46Y63/CLBLM_IMUX28 CLBLM_L_X46Y63/CLBLM_M_C4 CLBLM_L_X46Y63/CLBLM_WL1END3 CLBLM_L_X46Y64/CLBLM_LOGIC_OUTS4 CLBLM_L_X46Y64/CLBLM_M_AQ INT_L_X46Y62/NR1BEG0 INT_L_X46Y62/SS2END0 INT_L_X46Y63/BYP_ALT0 INT_L_X46Y63/BYP_BOUNCE0 INT_L_X46Y63/IMUX_L28 INT_L_X46Y63/NR1END0 INT_L_X46Y63/SS2A0 INT_L_X46Y63/WL1BEG3 INT_L_X46Y64/LOGIC_OUTS_L4 INT_L_X46Y64/SS2BEG0 INT_L_X46Y64/WL1BEG_N3 INT_R_X45Y63/IMUX31 INT_R_X45Y63/WL1END3 INT_R_X45Y64/WL1END_N1_3 VBRK_X113Y66/VBRK_WL1END3 
pips: CLBLL_R_X45Y63/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLM_L_X46Y63/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X46Y64/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X46Y62/INT_L.SS2END0->>NR1BEG0 INT_L_X46Y63/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X46Y63/INT_L.BYP_BOUNCE0->>IMUX_L28 INT_L_X46Y63/INT_L.NR1END0->>BYP_ALT0 INT_L_X46Y64/INT_L.LOGIC_OUTS_L4->>SS2BEG0 INT_L_X46Y64/INT_L.LOGIC_OUTS_L4->>WL1BEG_N3 INT_R_X45Y63/INT_R.WL1END3->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_spi/cfg_cs_byte[7] - 
wires: CLBLL_R_X45Y62/CLBLL_IMUX23 CLBLL_R_X45Y62/CLBLL_L_C3 CLBLL_R_X45Y62/CLBLL_SW2A3 CLBLM_L_X46Y62/CLBLM_SW2A3 CLBLM_L_X46Y63/CLBLM_IMUX31 CLBLM_L_X46Y63/CLBLM_M_C5 CLBLM_L_X46Y64/CLBLM_LOGIC_OUTS6 CLBLM_L_X46Y64/CLBLM_M_CQ INT_L_X46Y62/SW2A3 INT_L_X46Y63/IMUX_L31 INT_L_X46Y63/SR1END3 INT_L_X46Y63/SW2BEG3 INT_L_X46Y64/LOGIC_OUTS_L6 INT_L_X46Y64/SR1BEG3 INT_L_X46Y64/SR1END_N3_3 INT_R_X45Y62/IMUX23 INT_R_X45Y62/SW2END3 INT_R_X45Y63/SW2END_N0_3 VBRK_X113Y65/VBRK_SW2A3 
pips: CLBLL_R_X45Y62/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLM_L_X46Y63/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X46Y64/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X46Y63/INT_L.SR1END3->>IMUX_L31 INT_L_X46Y63/INT_L.SR1END3->>SW2BEG3 INT_L_X46Y64/INT_L.LOGIC_OUTS_L6->>SR1BEG3 INT_R_X45Y62/INT_R.SW2END3->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_spi/cfg_cs_byte[4] - 
wires: CLBLL_R_X45Y61/CLBLL_IMUX38 CLBLL_R_X45Y61/CLBLL_LL_D3 CLBLL_R_X45Y61/CLBLL_WW2A0 CLBLL_R_X45Y62/CLBLL_ER1BEG0 CLBLM_L_X46Y61/CLBLM_LOGIC_OUTS0 CLBLM_L_X46Y61/CLBLM_L_AQ CLBLM_L_X46Y61/CLBLM_WW2A0 CLBLM_L_X46Y62/CLBLM_ER1BEG0 CLBLM_L_X46Y62/CLBLM_IMUX32 CLBLM_L_X46Y62/CLBLM_M_C1 INT_L_X44Y61/EL1BEG3 INT_L_X44Y61/NL1BEG0 INT_L_X44Y61/NL1END_S3_0 INT_L_X44Y61/WW2END0 INT_L_X44Y62/EL1BEG_N3 INT_L_X44Y62/NL1END0 INT_L_X46Y61/LOGIC_OUTS_L0 INT_L_X46Y61/WW2BEG0 INT_L_X46Y62/ER1END0 INT_L_X46Y62/IMUX_L32 INT_R_X45Y61/EL1END3 INT_R_X45Y61/ER1BEG_S0 INT_R_X45Y61/IMUX38 INT_R_X45Y61/WW2A0 INT_R_X45Y62/ER1BEG0 VBRK_X113Y64/VBRK_WW2A0 VBRK_X113Y65/VBRK_ER1BEG0 
pips: CLBLL_R_X45Y61/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_L_X46Y61/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X46Y62/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X44Y61/INT_L.WW2END0->>NL1BEG0 INT_L_X44Y62/INT_L.NL1END0->>EL1BEG_N3 INT_L_X46Y61/INT_L.LOGIC_OUTS_L0->>WW2BEG0 INT_L_X46Y62/INT_L.ER1END0->>IMUX_L32 INT_R_X45Y61/INT_R.EL1END3->>ER1BEG_S0 INT_R_X45Y61/INT_R.EL1END3->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_spi/cfg_cs_byte[2] - 
wires: CLBLL_R_X45Y62/CLBLL_IMUX19 CLBLL_R_X45Y62/CLBLL_L_B2 CLBLL_R_X45Y62/CLBLL_WL1END1 CLBLM_L_X46Y62/CLBLM_IMUX28 CLBLM_L_X46Y62/CLBLM_M_C4 CLBLM_L_X46Y62/CLBLM_WL1END1 CLBLM_R_X47Y63/CLBLM_LOGIC_OUTS6 CLBLM_R_X47Y63/CLBLM_M_CQ INT_L_X46Y62/IMUX_L28 INT_L_X46Y62/SW2END2 INT_L_X46Y62/WL1BEG1 INT_R_X45Y62/IMUX19 INT_R_X45Y62/WL1END1 INT_R_X47Y62/SW2A2 INT_R_X47Y63/LOGIC_OUTS6 INT_R_X47Y63/SW2BEG2 VBRK_X113Y65/VBRK_WL1END1 
pips: CLBLL_R_X45Y62/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_L_X46Y62/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X47Y63/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X46Y62/INT_L.SW2END2->>IMUX_L28 INT_L_X46Y62/INT_L.SW2END2->>WL1BEG1 INT_R_X45Y62/INT_R.WL1END1->>IMUX19 INT_R_X47Y63/INT_R.LOGIC_OUTS6->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_spi/cfg_cs_byte[6] - 
wires: CLBLM_L_X46Y61/CLBLM_IMUX43 CLBLM_L_X46Y61/CLBLM_LOGIC_OUTS1 CLBLM_L_X46Y61/CLBLM_L_BQ CLBLM_L_X46Y61/CLBLM_M_D6 CLBLM_L_X46Y62/CLBLM_IMUX35 CLBLM_L_X46Y62/CLBLM_M_C6 INT_L_X46Y61/IMUX_L43 INT_L_X46Y61/LOGIC_OUTS_L1 INT_L_X46Y61/NR1BEG1 INT_L_X46Y62/IMUX_L35 INT_L_X46Y62/NR1END1 
pips: CLBLM_L_X46Y61/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X46Y61/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X46Y62/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X46Y61/INT_L.LOGIC_OUTS_L1->>IMUX_L43 INT_L_X46Y61/INT_L.LOGIC_OUTS_L1->>NR1BEG1 INT_L_X46Y62/INT_L.NR1END1->>IMUX_L35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_spi/cfg_tgt_sel[0] - 
wires: CLBLL_R_X45Y64/CLBLL_IMUX17 CLBLL_R_X45Y64/CLBLL_IMUX40 CLBLL_R_X45Y64/CLBLL_LL_B3 CLBLL_R_X45Y64/CLBLL_LL_D1 CLBLL_R_X45Y66/CLBLL_LL_AQ CLBLL_R_X45Y66/CLBLL_LOGIC_OUTS4 INT_R_X45Y64/IMUX17 INT_R_X45Y64/IMUX40 INT_R_X45Y64/SS2END0 INT_R_X45Y65/SS2A0 INT_R_X45Y66/LOGIC_OUTS4 INT_R_X45Y66/SS2BEG0 
pips: CLBLL_R_X45Y64/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X45Y64/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X45Y66/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_R_X45Y64/INT_R.SS2END0->>IMUX17 INT_R_X45Y64/INT_R.SS2END0->>IMUX40 INT_R_X45Y66/INT_R.LOGIC_OUTS4->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u_spi/u_cfg/p_10_in - 
wires: CLBLL_R_X45Y64/CLBLL_FAN6 CLBLL_R_X45Y64/CLBLL_L_CE CLBLL_R_X45Y64/CLBLL_WW2END1 CLBLL_R_X45Y65/CLBLL_FAN7 CLBLL_R_X45Y65/CLBLL_LL_B CLBLL_R_X45Y65/CLBLL_LL_BMUX CLBLL_R_X45Y65/CLBLL_LL_CE CLBLL_R_X45Y65/CLBLL_LOGIC_OUTS13 CLBLL_R_X45Y65/CLBLL_LOGIC_OUTS21 CLBLL_R_X45Y66/CLBLL_EE2BEG1 CLBLM_L_X46Y60/CLBLM_FAN7 CLBLM_L_X46Y60/CLBLM_M_CE CLBLM_L_X46Y63/CLBLM_FAN7 CLBLM_L_X46Y63/CLBLM_M_CE CLBLM_L_X46Y64/CLBLM_WW2END1 CLBLM_L_X46Y66/CLBLM_EE2BEG1 CLBLM_R_X47Y60/CLBLM_FAN6 CLBLM_R_X47Y60/CLBLM_L_CE CLBLM_R_X47Y60/CLBLM_WW2A1 CLBLM_R_X47Y61/CLBLM_WL1END0 CLBLM_R_X47Y63/CLBLM_WW2A1 CLBLM_R_X47Y64/CLBLM_SW2A1 CLBLM_R_X47Y65/CLBLM_SE2A1 CLBLM_R_X47Y66/CLBLM_FAN6 CLBLM_R_X47Y66/CLBLM_L_CE DSP_L_X48Y60/DSP_SW2A1_4 DSP_L_X48Y60/DSP_WL1END0_1 DSP_L_X48Y60/DSP_WW2A1_0 DSP_L_X48Y60/DSP_WW2A1_3 DSP_L_X48Y65/DSP_SE2A1_0 INT_INTERFACE_L_X48Y60/INT_INTERFACE_WW2A1 INT_INTERFACE_L_X48Y61/INT_INTERFACE_WL1END0 INT_INTERFACE_L_X48Y63/INT_INTERFACE_WW2A1 INT_INTERFACE_L_X48Y64/INT_INTERFACE_SW2A1 INT_INTERFACE_L_X48Y65/INT_INTERFACE_SE2A1 INT_L_X46Y60/FAN_ALT7 INT_L_X46Y60/FAN_L7 INT_L_X46Y60/WW2END1 INT_L_X46Y63/FAN_ALT7 INT_L_X46Y63/FAN_L7 INT_L_X46Y63/WW2END1 INT_L_X46Y64/WW2A1 INT_L_X46Y66/EE2A1 INT_L_X48Y60/SL1END1 INT_L_X48Y60/WW2BEG1 INT_L_X48Y61/SL1BEG1 INT_L_X48Y61/SS2END1 INT_L_X48Y61/WL1BEG0 INT_L_X48Y62/SS2A1 INT_L_X48Y63/SS2BEG1 INT_L_X48Y63/SS2END1 INT_L_X48Y63/WW2BEG1 INT_L_X48Y64/SS2A1 INT_L_X48Y64/SW2A1 INT_L_X48Y65/SE2END1 INT_L_X48Y65/SS2BEG1 INT_L_X48Y65/SW2BEG1 INT_R_X45Y64/FAN6 INT_R_X45Y64/FAN_ALT6 INT_R_X45Y64/WW2END1 INT_R_X45Y65/FAN7 INT_R_X45Y65/FAN_ALT3 INT_R_X45Y65/FAN_ALT7 INT_R_X45Y65/FAN_BOUNCE3 INT_R_X45Y65/LOGIC_OUTS13 INT_R_X45Y65/LOGIC_OUTS21 INT_R_X45Y65/NR1BEG1 INT_R_X45Y66/EE2BEG1 INT_R_X45Y66/NR1END1 INT_R_X47Y60/FAN6 INT_R_X47Y60/FAN_ALT6 INT_R_X47Y60/SR1END1 INT_R_X47Y60/WW2A1 INT_R_X47Y61/SR1BEG1 INT_R_X47Y61/WL1END0 INT_R_X47Y63/WW2A1 INT_R_X47Y64/SW2END1 INT_R_X47Y64/WW2BEG1 INT_R_X47Y65/SE2A1 INT_R_X47Y66/EE2END1 INT_R_X47Y66/FAN6 INT_R_X47Y66/FAN_ALT6 INT_R_X47Y66/SE2BEG1 VBRK_X113Y67/VBRK_WW2END1 VBRK_X113Y69/VBRK_EE2BEG1 VBRK_X118Y63/VBRK_WW2A1 VBRK_X118Y64/VBRK_WL1END0 VBRK_X118Y66/VBRK_WW2A1 VBRK_X118Y67/VBRK_SW2A1 VBRK_X118Y68/VBRK_SE2A1 
pips: CLBLL_R_X45Y64/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X45Y65/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X45Y65/CLBLL_R.CLBLL_LL_B->>CLBLL_LL_BMUX CLBLL_R_X45Y65/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLL_R_X45Y65/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_L_X46Y60/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X46Y63/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X47Y60/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X47Y66/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X46Y60/INT_L.FAN_ALT7->>FAN_L7 INT_L_X46Y60/INT_L.WW2END1->>FAN_ALT7 INT_L_X46Y63/INT_L.FAN_ALT7->>FAN_L7 INT_L_X46Y63/INT_L.WW2END1->>FAN_ALT7 INT_L_X48Y60/INT_L.SL1END1->>WW2BEG1 INT_L_X48Y61/INT_L.SS2END1->>SL1BEG1 INT_L_X48Y61/INT_L.SS2END1->>WL1BEG0 INT_L_X48Y63/INT_L.SS2END1->>SS2BEG1 INT_L_X48Y63/INT_L.SS2END1->>WW2BEG1 INT_L_X48Y65/INT_L.SE2END1->>SS2BEG1 INT_L_X48Y65/INT_L.SE2END1->>SW2BEG1 INT_R_X45Y64/INT_R.FAN_ALT6->>FAN6 INT_R_X45Y64/INT_R.WW2END1->>FAN_ALT6 INT_R_X45Y65/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X45Y65/INT_R.FAN_ALT7->>FAN7 INT_R_X45Y65/INT_R.FAN_BOUNCE3->>FAN_ALT7 INT_R_X45Y65/INT_R.LOGIC_OUTS13->>NR1BEG1 INT_R_X45Y65/INT_R.LOGIC_OUTS21->>FAN_ALT3 INT_R_X45Y66/INT_R.NR1END1->>EE2BEG1 INT_R_X47Y60/INT_R.FAN_ALT6->>FAN6 INT_R_X47Y60/INT_R.SR1END1->>FAN_ALT6 INT_R_X47Y61/INT_R.WL1END0->>SR1BEG1 INT_R_X47Y64/INT_R.SW2END1->>WW2BEG1 INT_R_X47Y66/INT_R.EE2END1->>FAN_ALT6 INT_R_X47Y66/INT_R.EE2END1->>SE2BEG1 INT_R_X47Y66/INT_R.FAN_ALT6->>FAN6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 33, 

reg_wr - 
wires: CLBLL_R_X45Y65/CLBLL_IMUX12 CLBLL_R_X45Y65/CLBLL_IMUX29 CLBLL_R_X45Y65/CLBLL_IMUX45 CLBLL_R_X45Y65/CLBLL_LL_B6 CLBLL_R_X45Y65/CLBLL_LL_C2 CLBLL_R_X45Y65/CLBLL_LL_D2 CLBLL_R_X45Y66/CLBLL_SW2A2 CLBLM_L_X46Y66/CLBLM_SW2A2 CLBLM_L_X46Y67/CLBLM_IMUX20 CLBLM_L_X46Y67/CLBLM_LOGIC_OUTS2 CLBLM_L_X46Y67/CLBLM_L_C2 CLBLM_L_X46Y67/CLBLM_L_CQ INT_L_X46Y66/SW2A2 INT_L_X46Y67/IMUX_L20 INT_L_X46Y67/LOGIC_OUTS_L2 INT_L_X46Y67/SW2BEG2 INT_R_X45Y65/IMUX12 INT_R_X45Y65/IMUX29 INT_R_X45Y65/IMUX45 INT_R_X45Y65/SL1END2 INT_R_X45Y66/SL1BEG2 INT_R_X45Y66/SW2END2 VBRK_X113Y69/VBRK_SW2A2 
pips: CLBLL_R_X45Y65/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X45Y65/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X45Y65/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLM_L_X46Y67/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X46Y67/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X46Y67/INT_L.LOGIC_OUTS_L2->>IMUX_L20 INT_L_X46Y67/INT_L.LOGIC_OUTS_L2->>SW2BEG2 INT_R_X45Y65/INT_R.SL1END2->>IMUX12 INT_R_X45Y65/INT_R.SL1END2->>IMUX29 INT_R_X45Y65/INT_R.SL1END2->>IMUX45 INT_R_X45Y66/INT_R.SW2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

reg_req - 
wires: BRAM_INT_INTERFACE_L_X44Y65/INT_INTERFACE_WW2END2 BRAM_L_X44Y65/BRAM_WW2END2_0 CLBLL_R_X45Y65/CLBLL_IMUX18 CLBLL_R_X45Y65/CLBLL_IMUX28 CLBLL_R_X45Y65/CLBLL_IMUX44 CLBLL_R_X45Y65/CLBLL_LL_B2 CLBLL_R_X45Y65/CLBLL_LL_C4 CLBLL_R_X45Y65/CLBLL_LL_D4 CLBLL_R_X45Y67/CLBLL_IMUX20 CLBLL_R_X45Y67/CLBLL_LOGIC_OUTS2 CLBLL_R_X45Y67/CLBLL_L_C2 CLBLL_R_X45Y67/CLBLL_L_CQ CLBLM_R_X43Y65/CLBLM_WW2END2 CLBLM_R_X43Y66/CLBLM_IMUX3 CLBLM_R_X43Y66/CLBLM_L_A2 INT_L_X44Y65/WW2A2 INT_R_X43Y65/NL1BEG2 INT_R_X43Y65/WW2END2 INT_R_X43Y66/IMUX3 INT_R_X43Y66/NL1END2 INT_R_X45Y65/FAN_ALT1 INT_R_X45Y65/FAN_BOUNCE1 INT_R_X45Y65/IMUX18 INT_R_X45Y65/IMUX28 INT_R_X45Y65/IMUX44 INT_R_X45Y65/SS2END2 INT_R_X45Y65/WW2BEG2 INT_R_X45Y66/SS2A2 INT_R_X45Y67/IMUX20 INT_R_X45Y67/LOGIC_OUTS2 INT_R_X45Y67/SS2BEG2 
pips: CLBLL_R_X45Y65/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X45Y65/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X45Y65/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X45Y67/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X45Y67/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLM_R_X43Y66/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_R_X43Y65/INT_R.WW2END2->>NL1BEG2 INT_R_X43Y66/INT_R.NL1END2->>IMUX3 INT_R_X45Y65/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X45Y65/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X45Y65/INT_R.SS2END2->>FAN_ALT1 INT_R_X45Y65/INT_R.SS2END2->>IMUX28 INT_R_X45Y65/INT_R.SS2END2->>IMUX44 INT_R_X45Y65/INT_R.SS2END2->>WW2BEG2 INT_R_X45Y67/INT_R.LOGIC_OUTS2->>IMUX20 INT_R_X45Y67/INT_R.LOGIC_OUTS2->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

reg_addr[5] - 
wires: CLBLL_R_X45Y61/CLBLL_IMUX15 CLBLL_R_X45Y61/CLBLL_IMUX22 CLBLL_R_X45Y61/CLBLL_LL_B1 CLBLL_R_X45Y61/CLBLL_LL_C3 CLBLL_R_X45Y61/CLBLL_SE2A3 CLBLL_R_X45Y63/CLBLL_IMUX7 CLBLL_R_X45Y63/CLBLL_LL_A1 CLBLL_R_X45Y65/CLBLL_IMUX15 CLBLL_R_X45Y65/CLBLL_IMUX31 CLBLL_R_X45Y65/CLBLL_LL_B1 CLBLL_R_X45Y65/CLBLL_LL_C5 CLBLL_R_X45Y66/CLBLL_SW2A3 CLBLM_L_X46Y61/CLBLM_IMUX15 CLBLM_L_X46Y61/CLBLM_IMUX22 CLBLM_L_X46Y61/CLBLM_M_B1 CLBLM_L_X46Y61/CLBLM_M_C3 CLBLM_L_X46Y61/CLBLM_SE2A3 CLBLM_L_X46Y65/CLBLM_IMUX15 CLBLM_L_X46Y65/CLBLM_IMUX7 CLBLM_L_X46Y65/CLBLM_M_A1 CLBLM_L_X46Y65/CLBLM_M_B1 CLBLM_L_X46Y66/CLBLM_SW2A3 CLBLM_L_X46Y67/CLBLM_LOGIC_OUTS7 CLBLM_L_X46Y67/CLBLM_M_DQ CLBLM_R_X47Y62/CLBLM_IMUX30 CLBLM_R_X47Y62/CLBLM_L_C5 INT_L_X46Y61/IMUX_L15 INT_L_X46Y61/IMUX_L22 INT_L_X46Y61/NE2BEG3 INT_L_X46Y61/SE2END3 INT_L_X46Y62/NE2A3 INT_L_X46Y65/IMUX_L15 INT_L_X46Y65/IMUX_L7 INT_L_X46Y65/SS2END3 INT_L_X46Y66/SS2A3 INT_L_X46Y66/SS2END_N0_3 INT_L_X46Y66/SW2A3 INT_L_X46Y67/LOGIC_OUTS_L7 INT_L_X46Y67/SS2BEG3 INT_L_X46Y67/SW2BEG3 INT_R_X45Y61/IMUX15 INT_R_X45Y61/IMUX22 INT_R_X45Y61/SE2A3 INT_R_X45Y61/SL1END3 INT_R_X45Y62/SE2BEG3 INT_R_X45Y62/SL1BEG3 INT_R_X45Y62/SL1END3 INT_R_X45Y63/IMUX7 INT_R_X45Y63/SL1BEG3 INT_R_X45Y63/SS2END3 INT_R_X45Y64/SS2A3 INT_R_X45Y64/SS2END_N0_3 INT_R_X45Y65/IMUX15 INT_R_X45Y65/IMUX31 INT_R_X45Y65/SL1END3 INT_R_X45Y65/SS2BEG3 INT_R_X45Y66/SL1BEG3 INT_R_X45Y66/SW2END3 INT_R_X45Y67/SW2END_N0_3 INT_R_X47Y62/IMUX30 INT_R_X47Y62/NE2END3 VBRK_X113Y64/VBRK_SE2A3 VBRK_X113Y69/VBRK_SW2A3 
pips: CLBLL_R_X45Y61/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X45Y61/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X45Y63/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X45Y65/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X45Y65/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLM_L_X46Y61/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X46Y61/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X46Y65/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X46Y65/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X46Y67/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 CLBLM_R_X47Y62/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X46Y61/INT_L.SE2END3->>IMUX_L15 INT_L_X46Y61/INT_L.SE2END3->>IMUX_L22 INT_L_X46Y61/INT_L.SE2END3->>NE2BEG3 INT_L_X46Y65/INT_L.SS2END3->>IMUX_L15 INT_L_X46Y65/INT_L.SS2END3->>IMUX_L7 INT_L_X46Y67/INT_L.LOGIC_OUTS_L7->>SS2BEG3 INT_L_X46Y67/INT_L.LOGIC_OUTS_L7->>SW2BEG3 INT_R_X45Y61/INT_R.SL1END3->>IMUX15 INT_R_X45Y61/INT_R.SL1END3->>IMUX22 INT_R_X45Y62/INT_R.SL1END3->>SE2BEG3 INT_R_X45Y62/INT_R.SL1END3->>SL1BEG3 INT_R_X45Y63/INT_R.SS2END3->>IMUX7 INT_R_X45Y63/INT_R.SS2END3->>SL1BEG3 INT_R_X45Y65/INT_R.SL1END3->>IMUX15 INT_R_X45Y65/INT_R.SL1END3->>IMUX31 INT_R_X45Y65/INT_R.SL1END3->>SS2BEG3 INT_R_X45Y66/INT_R.SW2END3->>SL1BEG3 INT_R_X47Y62/INT_R.NE2END3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

reg_addr[4] - 
wires: CLBLL_R_X45Y61/CLBLL_IMUX17 CLBLL_R_X45Y61/CLBLL_IMUX35 CLBLL_R_X45Y61/CLBLL_LL_B3 CLBLL_R_X45Y61/CLBLL_LL_C6 CLBLL_R_X45Y62/CLBLL_WR1END0 CLBLL_R_X45Y63/CLBLL_IMUX11 CLBLL_R_X45Y63/CLBLL_LL_A4 CLBLL_R_X45Y65/CLBLL_IMUX27 CLBLL_R_X45Y65/CLBLL_IMUX35 CLBLL_R_X45Y65/CLBLL_LL_B4 CLBLL_R_X45Y65/CLBLL_LL_C6 CLBLL_R_X45Y65/CLBLL_WL1END1 CLBLM_L_X46Y61/CLBLM_IMUX18 CLBLM_L_X46Y61/CLBLM_IMUX28 CLBLM_L_X46Y61/CLBLM_M_B2 CLBLM_L_X46Y61/CLBLM_M_C4 CLBLM_L_X46Y62/CLBLM_WR1END0 CLBLM_L_X46Y65/CLBLM_IMUX12 CLBLM_L_X46Y65/CLBLM_IMUX4 CLBLM_L_X46Y65/CLBLM_M_A6 CLBLM_L_X46Y65/CLBLM_M_B6 CLBLM_L_X46Y65/CLBLM_WL1END1 CLBLM_L_X46Y67/CLBLM_LOGIC_OUTS6 CLBLM_L_X46Y67/CLBLM_M_CQ CLBLM_R_X47Y61/CLBLM_WW2A2 CLBLM_R_X47Y62/CLBLM_IMUX23 CLBLM_R_X47Y62/CLBLM_L_C3 CLBLM_R_X47Y62/CLBLM_WR1END3 CLBLM_R_X47Y63/CLBLM_SE4C2 DSP_L_X48Y60/DSP_SE4C2_3 DSP_L_X48Y60/DSP_WR1END3_2 DSP_L_X48Y60/DSP_WW2A2_1 INT_INTERFACE_L_X48Y61/INT_INTERFACE_WW2A2 INT_INTERFACE_L_X48Y62/INT_INTERFACE_WR1END3 INT_INTERFACE_L_X48Y63/INT_INTERFACE_SE4C2 INT_L_X44Y63/SE2A1 INT_L_X44Y64/SE2BEG1 INT_L_X44Y64/SW2END1 INT_L_X46Y61/FAN_ALT1 INT_L_X46Y61/FAN_BOUNCE1 INT_L_X46Y61/IMUX_L18 INT_L_X46Y61/IMUX_L28 INT_L_X46Y61/WR1BEG_S0 INT_L_X46Y61/WW2END2 INT_L_X46Y62/WR1BEG0 INT_L_X46Y65/IMUX_L12 INT_L_X46Y65/IMUX_L4 INT_L_X46Y65/SL1END2 INT_L_X46Y65/WL1BEG1 INT_L_X46Y66/SL1BEG2 INT_L_X46Y66/SL1END2 INT_L_X46Y67/LOGIC_OUTS_L6 INT_L_X46Y67/SE6BEG2 INT_L_X46Y67/SL1BEG2 INT_L_X48Y61/NR1BEG2 INT_L_X48Y61/SS2END2 INT_L_X48Y61/WW2BEG2 INT_L_X48Y62/NR1END2 INT_L_X48Y62/SS2A2 INT_L_X48Y62/WR1BEG3 INT_L_X48Y63/SE6END2 INT_L_X48Y63/SS2BEG2 INT_R_X45Y61/IMUX17 INT_R_X45Y61/IMUX35 INT_R_X45Y61/SR1BEG_S0 INT_R_X45Y61/SS2END1 INT_R_X45Y61/WR1END_S1_0 INT_R_X45Y62/SS2A1 INT_R_X45Y62/WR1END0 INT_R_X45Y63/IMUX11 INT_R_X45Y63/SE2END1 INT_R_X45Y63/SS2BEG1 INT_R_X45Y64/SW2A1 INT_R_X45Y65/IMUX27 INT_R_X45Y65/IMUX35 INT_R_X45Y65/SW2BEG1 INT_R_X45Y65/WL1END1 INT_R_X47Y61/WW2A2 INT_R_X47Y62/IMUX23 INT_R_X47Y62/WR1END3 INT_R_X47Y63/SE6E2 INT_R_X47Y64/SE6D2 INT_R_X47Y65/SE6C2 INT_R_X47Y66/SE6B2 INT_R_X47Y67/SE6A2 VBRK_X113Y65/VBRK_WR1END0 VBRK_X113Y68/VBRK_WL1END1 VBRK_X118Y64/VBRK_WW2A2 VBRK_X118Y65/VBRK_WR1END3 VBRK_X118Y66/VBRK_SE4C2 
pips: CLBLL_R_X45Y61/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X45Y61/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X45Y63/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X45Y65/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X45Y65/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLM_L_X46Y61/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X46Y61/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X46Y65/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X46Y65/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X46Y67/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_R_X47Y62/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 INT_L_X44Y64/INT_L.SW2END1->>SE2BEG1 INT_L_X46Y61/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X46Y61/INT_L.FAN_BOUNCE1->>IMUX_L18 INT_L_X46Y61/INT_L.FAN_BOUNCE1->>IMUX_L28 INT_L_X46Y61/INT_L.WW2END2->>FAN_ALT1 INT_L_X46Y61/INT_L.WW2END2->>WR1BEG_S0 INT_L_X46Y65/INT_L.SL1END2->>IMUX_L12 INT_L_X46Y65/INT_L.SL1END2->>IMUX_L4 INT_L_X46Y65/INT_L.SL1END2->>WL1BEG1 INT_L_X46Y66/INT_L.SL1END2->>SL1BEG2 INT_L_X46Y67/INT_L.LOGIC_OUTS_L6->>SE6BEG2 INT_L_X46Y67/INT_L.LOGIC_OUTS_L6->>SL1BEG2 INT_L_X48Y61/INT_L.SS2END2->>NR1BEG2 INT_L_X48Y61/INT_L.SS2END2->>WW2BEG2 INT_L_X48Y62/INT_L.NR1END2->>WR1BEG3 INT_L_X48Y63/INT_L.SE6END2->>SS2BEG2 INT_R_X45Y61/INT_R.SR1BEG_S0->>IMUX17 INT_R_X45Y61/INT_R.SS2END1->>IMUX35 INT_R_X45Y61/INT_R.WR1END_S1_0->>SR1BEG_S0 INT_R_X45Y63/INT_R.SE2END1->>IMUX11 INT_R_X45Y63/INT_R.SE2END1->>SS2BEG1 INT_R_X45Y65/INT_R.WL1END1->>IMUX27 INT_R_X45Y65/INT_R.WL1END1->>IMUX35 INT_R_X45Y65/INT_R.WL1END1->>SW2BEG1 INT_R_X47Y62/INT_R.WR1END3->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

reg_addr[2] - 
wires: CLBLL_R_X45Y58/CLBLL_SW2A3 CLBLL_R_X45Y59/CLBLL_IMUX8 CLBLL_R_X45Y59/CLBLL_LL_A5 CLBLL_R_X45Y61/CLBLL_IMUX18 CLBLL_R_X45Y61/CLBLL_IMUX31 CLBLL_R_X45Y61/CLBLL_IMUX47 CLBLL_R_X45Y61/CLBLL_LL_B2 CLBLL_R_X45Y61/CLBLL_LL_C5 CLBLL_R_X45Y61/CLBLL_LL_D5 CLBLL_R_X45Y61/CLBLL_SW2A0 CLBLL_R_X45Y61/CLBLL_WL1END3 CLBLL_R_X45Y62/CLBLL_IMUX14 CLBLL_R_X45Y62/CLBLL_IMUX30 CLBLL_R_X45Y62/CLBLL_IMUX37 CLBLL_R_X45Y62/CLBLL_IMUX6 CLBLL_R_X45Y62/CLBLL_L_A1 CLBLL_R_X45Y62/CLBLL_L_B1 CLBLL_R_X45Y62/CLBLL_L_C5 CLBLL_R_X45Y62/CLBLL_L_D4 CLBLL_R_X45Y62/CLBLL_SE2A0 CLBLL_R_X45Y63/CLBLL_IMUX17 CLBLL_R_X45Y63/CLBLL_IMUX2 CLBLL_R_X45Y63/CLBLL_IMUX32 CLBLL_R_X45Y63/CLBLL_IMUX40 CLBLL_R_X45Y63/CLBLL_LL_A2 CLBLL_R_X45Y63/CLBLL_LL_B3 CLBLL_R_X45Y63/CLBLL_LL_C1 CLBLL_R_X45Y63/CLBLL_LL_D1 CLBLL_R_X45Y63/CLBLL_SE2A1 CLBLL_R_X45Y64/CLBLL_IMUX11 CLBLL_R_X45Y64/CLBLL_IMUX12 CLBLL_R_X45Y64/CLBLL_LL_A4 CLBLL_R_X45Y64/CLBLL_LL_B6 CLBLL_R_X45Y65/CLBLL_IMUX24 CLBLL_R_X45Y65/CLBLL_IMUX32 CLBLL_R_X45Y65/CLBLL_LL_B5 CLBLL_R_X45Y65/CLBLL_LL_C1 CLBLL_R_X45Y65/CLBLL_SW2A0 CLBLM_L_X46Y58/CLBLM_SW2A3 CLBLM_L_X46Y59/CLBLM_IMUX11 CLBLM_L_X46Y59/CLBLM_IMUX18 CLBLM_L_X46Y59/CLBLM_IMUX19 CLBLM_L_X46Y59/CLBLM_IMUX23 CLBLM_L_X46Y59/CLBLM_IMUX29 CLBLM_L_X46Y59/CLBLM_IMUX9 CLBLM_L_X46Y59/CLBLM_L_A5 CLBLM_L_X46Y59/CLBLM_L_B2 CLBLM_L_X46Y59/CLBLM_L_C3 CLBLM_L_X46Y59/CLBLM_M_A4 CLBLM_L_X46Y59/CLBLM_M_B2 CLBLM_L_X46Y59/CLBLM_M_C2 CLBLM_L_X46Y61/CLBLM_IMUX24 CLBLM_L_X46Y61/CLBLM_IMUX29 CLBLM_L_X46Y61/CLBLM_IMUX45 CLBLM_L_X46Y61/CLBLM_IMUX8 CLBLM_L_X46Y61/CLBLM_M_A5 CLBLM_L_X46Y61/CLBLM_M_B5 CLBLM_L_X46Y61/CLBLM_M_C2 CLBLM_L_X46Y61/CLBLM_M_D2 CLBLM_L_X46Y61/CLBLM_SW2A0 CLBLM_L_X46Y61/CLBLM_WL1END3 CLBLM_L_X46Y62/CLBLM_SE2A0 CLBLM_L_X46Y63/CLBLM_IMUX10 CLBLM_L_X46Y63/CLBLM_IMUX19 CLBLM_L_X46Y63/CLBLM_L_A4 CLBLM_L_X46Y63/CLBLM_L_B2 CLBLM_L_X46Y63/CLBLM_SE2A1 CLBLM_L_X46Y65/CLBLM_IMUX1 CLBLM_L_X46Y65/CLBLM_M_A3 CLBLM_L_X46Y65/CLBLM_SW2A0 CLBLM_L_X46Y68/CLBLM_LOGIC_OUTS0 CLBLM_L_X46Y68/CLBLM_L_AQ CLBLM_R_X47Y60/CLBLM_IMUX1 CLBLM_R_X47Y60/CLBLM_M_A3 CLBLM_R_X47Y62/CLBLM_IMUX0 CLBLM_R_X47Y62/CLBLM_IMUX25 CLBLM_R_X47Y62/CLBLM_IMUX33 CLBLM_R_X47Y62/CLBLM_IMUX39 CLBLM_R_X47Y62/CLBLM_L_A3 CLBLM_R_X47Y62/CLBLM_L_B5 CLBLM_R_X47Y62/CLBLM_L_C1 CLBLM_R_X47Y62/CLBLM_L_D3 INT_L_X46Y58/SW2A3 INT_L_X46Y59/FAN_ALT1 INT_L_X46Y59/FAN_ALT3 INT_L_X46Y59/FAN_ALT5 INT_L_X46Y59/FAN_BOUNCE1 INT_L_X46Y59/FAN_BOUNCE3 INT_L_X46Y59/FAN_BOUNCE5 INT_L_X46Y59/IMUX_L11 INT_L_X46Y59/IMUX_L18 INT_L_X46Y59/IMUX_L19 INT_L_X46Y59/IMUX_L23 INT_L_X46Y59/IMUX_L29 INT_L_X46Y59/IMUX_L9 INT_L_X46Y59/SW2BEG3 INT_L_X46Y59/WL1END3 INT_L_X46Y60/NL1BEG0 INT_L_X46Y60/NL1END_S3_0 INT_L_X46Y60/SW2END0 INT_L_X46Y60/WL1END3 INT_L_X46Y60/WL1END_N1_3 INT_L_X46Y61/IMUX_L24 INT_L_X46Y61/IMUX_L29 INT_L_X46Y61/IMUX_L45 INT_L_X46Y61/IMUX_L8 INT_L_X46Y61/NL1BEG_N3 INT_L_X46Y61/NL1END0 INT_L_X46Y61/SE2A0 INT_L_X46Y61/SW2A0 INT_L_X46Y61/WL1BEG3 INT_L_X46Y61/WL1END_N1_3 INT_L_X46Y62/SE2BEG0 INT_L_X46Y62/SE2END0 INT_L_X46Y62/SW2BEG0 INT_L_X46Y62/WL1BEG_N3 INT_L_X46Y63/EL1BEG0 INT_L_X46Y63/IMUX_L10 INT_L_X46Y63/IMUX_L19 INT_L_X46Y63/SE2END1 INT_L_X46Y65/IMUX_L1 INT_L_X46Y65/SS2END0 INT_L_X46Y65/SW2A0 INT_L_X46Y66/SS2A0 INT_L_X46Y66/SS2END0 INT_L_X46Y66/SW2BEG0 INT_L_X46Y67/SL1END0 INT_L_X46Y67/SS2A0 INT_L_X46Y67/SS2BEG0 INT_L_X46Y68/LOGIC_OUTS_L0 INT_L_X46Y68/SL1BEG0 INT_L_X46Y68/SS2BEG0 INT_R_X45Y58/SW2END3 INT_R_X45Y59/IMUX8 INT_R_X45Y59/SW2END_N0_3 INT_R_X45Y61/IMUX18 INT_R_X45Y61/IMUX31 INT_R_X45Y61/IMUX47 INT_R_X45Y61/SW2END0 INT_R_X45Y61/WL1END3 INT_R_X45Y62/FAN_BOUNCE_S3_2 INT_R_X45Y62/IMUX14 INT_R_X45Y62/IMUX30 INT_R_X45Y62/IMUX37 INT_R_X45Y62/IMUX6 INT_R_X45Y62/NL1BEG_N3 INT_R_X45Y62/SE2A0 INT_R_X45Y62/WL1END_N1_3 INT_R_X45Y63/FAN_ALT2 INT_R_X45Y63/FAN_BOUNCE2 INT_R_X45Y63/IMUX17 INT_R_X45Y63/IMUX2 INT_R_X45Y63/IMUX32 INT_R_X45Y63/IMUX40 INT_R_X45Y63/SE2A1 INT_R_X45Y63/SE2BEG0 INT_R_X45Y63/SS2END0 INT_R_X45Y64/IMUX11 INT_R_X45Y64/IMUX12 INT_R_X45Y64/SE2BEG1 INT_R_X45Y64/SR1END1 INT_R_X45Y64/SS2A0 INT_R_X45Y65/IMUX24 INT_R_X45Y65/IMUX32 INT_R_X45Y65/SR1BEG1 INT_R_X45Y65/SS2BEG0 INT_R_X45Y65/SW2END0 INT_R_X47Y59/WL1BEG3 INT_R_X47Y60/IMUX1 INT_R_X47Y60/SL1END0 INT_R_X47Y60/SW2A0 INT_R_X47Y60/WL1BEG3 INT_R_X47Y60/WL1BEG_N3 INT_R_X47Y61/NR1BEG0 INT_R_X47Y61/SE2END0 INT_R_X47Y61/SL1BEG0 INT_R_X47Y61/SW2BEG0 INT_R_X47Y61/WL1BEG_N3 INT_R_X47Y62/EL1END_S3_0 INT_R_X47Y62/IMUX0 INT_R_X47Y62/IMUX25 INT_R_X47Y62/IMUX33 INT_R_X47Y62/IMUX39 INT_R_X47Y62/NR1END0 INT_R_X47Y63/EL1END0 VBRK_X113Y61/VBRK_SW2A3 VBRK_X113Y64/VBRK_SW2A0 VBRK_X113Y64/VBRK_WL1END3 VBRK_X113Y65/VBRK_SE2A0 VBRK_X113Y66/VBRK_SE2A1 VBRK_X113Y68/VBRK_SW2A0 
pips: CLBLL_R_X45Y59/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X45Y61/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X45Y61/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X45Y61/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X45Y62/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X45Y62/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X45Y62/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X45Y62/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X45Y63/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X45Y63/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X45Y63/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X45Y63/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X45Y64/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X45Y64/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X45Y65/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X45Y65/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLM_L_X46Y59/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X46Y59/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X46Y59/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X46Y59/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X46Y59/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X46Y59/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X46Y61/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X46Y61/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X46Y61/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X46Y61/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X46Y63/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X46Y63/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X46Y65/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X46Y68/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X47Y60/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X47Y62/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X47Y62/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X47Y62/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X47Y62/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 INT_L_X46Y59/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X46Y59/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X46Y59/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X46Y59/INT_L.FAN_BOUNCE1->>FAN_ALT5 INT_L_X46Y59/INT_L.FAN_BOUNCE1->>IMUX_L18 INT_L_X46Y59/INT_L.FAN_BOUNCE3->>FAN_ALT1 INT_L_X46Y59/INT_L.FAN_BOUNCE3->>IMUX_L11 INT_L_X46Y59/INT_L.FAN_BOUNCE3->>IMUX_L19 INT_L_X46Y59/INT_L.FAN_BOUNCE3->>IMUX_L29 INT_L_X46Y59/INT_L.FAN_BOUNCE5->>IMUX_L9 INT_L_X46Y59/INT_L.WL1END3->>FAN_ALT3 INT_L_X46Y59/INT_L.WL1END3->>IMUX_L23 INT_L_X46Y59/INT_L.WL1END3->>SW2BEG3 INT_L_X46Y60/INT_L.SW2END0->>NL1BEG0 INT_L_X46Y61/INT_L.NL1BEG_N3->>IMUX_L29 INT_L_X46Y61/INT_L.NL1BEG_N3->>IMUX_L45 INT_L_X46Y61/INT_L.NL1END0->>IMUX_L24 INT_L_X46Y61/INT_L.WL1END_N1_3->>IMUX_L8 INT_L_X46Y61/INT_L.WL1END_N1_3->>NL1BEG_N3 INT_L_X46Y62/INT_L.SE2END0->>SE2BEG0 INT_L_X46Y62/INT_L.SE2END0->>SW2BEG0 INT_L_X46Y62/INT_L.SE2END0->>WL1BEG_N3 INT_L_X46Y63/INT_L.SE2END1->>EL1BEG0 INT_L_X46Y63/INT_L.SE2END1->>IMUX_L10 INT_L_X46Y63/INT_L.SE2END1->>IMUX_L19 INT_L_X46Y65/INT_L.SS2END0->>IMUX_L1 INT_L_X46Y66/INT_L.SS2END0->>SW2BEG0 INT_L_X46Y67/INT_L.SL1END0->>SS2BEG0 INT_L_X46Y68/INT_L.LOGIC_OUTS_L0->>SL1BEG0 INT_L_X46Y68/INT_L.LOGIC_OUTS_L0->>SS2BEG0 INT_R_X45Y59/INT_R.SW2END_N0_3->>IMUX8 INT_R_X45Y61/INT_R.SW2END0->>IMUX18 INT_R_X45Y61/INT_R.WL1END3->>IMUX31 INT_R_X45Y61/INT_R.WL1END3->>IMUX47 INT_R_X45Y62/INT_R.FAN_BOUNCE_S3_2->>IMUX14 INT_R_X45Y62/INT_R.FAN_BOUNCE_S3_2->>IMUX30 INT_R_X45Y62/INT_R.FAN_BOUNCE_S3_2->>IMUX6 INT_R_X45Y62/INT_R.NL1BEG_N3->>IMUX37 INT_R_X45Y62/INT_R.WL1END_N1_3->>NL1BEG_N3 INT_R_X45Y63/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X45Y63/INT_R.SS2END0->>FAN_ALT2 INT_R_X45Y63/INT_R.SS2END0->>IMUX17 INT_R_X45Y63/INT_R.SS2END0->>IMUX2 INT_R_X45Y63/INT_R.SS2END0->>IMUX32 INT_R_X45Y63/INT_R.SS2END0->>IMUX40 INT_R_X45Y63/INT_R.SS2END0->>SE2BEG0 INT_R_X45Y64/INT_R.SR1END1->>IMUX11 INT_R_X45Y64/INT_R.SR1END1->>IMUX12 INT_R_X45Y64/INT_R.SR1END1->>SE2BEG1 INT_R_X45Y65/INT_R.SW2END0->>IMUX24 INT_R_X45Y65/INT_R.SW2END0->>IMUX32 INT_R_X45Y65/INT_R.SW2END0->>SR1BEG1 INT_R_X45Y65/INT_R.SW2END0->>SS2BEG0 INT_R_X47Y60/INT_R.SL1END0->>IMUX1 INT_R_X47Y60/INT_R.SL1END0->>WL1BEG_N3 INT_R_X47Y61/INT_R.SE2END0->>NR1BEG0 INT_R_X47Y61/INT_R.SE2END0->>SL1BEG0 INT_R_X47Y61/INT_R.SE2END0->>SW2BEG0 INT_R_X47Y61/INT_R.SE2END0->>WL1BEG_N3 INT_R_X47Y62/INT_R.EL1END_S3_0->>IMUX39 INT_R_X47Y62/INT_R.NR1END0->>IMUX0 INT_R_X47Y62/INT_R.NR1END0->>IMUX25 INT_R_X47Y62/INT_R.NR1END0->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 35, 

reg_addr[3] - 
wires: CLBLL_R_X45Y59/CLBLL_IMUX11 CLBLL_R_X45Y59/CLBLL_LL_A4 CLBLL_R_X45Y59/CLBLL_SW2A1 CLBLL_R_X45Y60/CLBLL_SE2A1 CLBLL_R_X45Y61/CLBLL_IMUX12 CLBLL_R_X45Y61/CLBLL_IMUX28 CLBLL_R_X45Y61/CLBLL_IMUX43 CLBLL_R_X45Y61/CLBLL_LL_B6 CLBLL_R_X45Y61/CLBLL_LL_C4 CLBLL_R_X45Y61/CLBLL_LL_D6 CLBLL_R_X45Y61/CLBLL_SW2A1 CLBLL_R_X45Y62/CLBLL_IMUX10 CLBLL_R_X45Y62/CLBLL_IMUX13 CLBLL_R_X45Y62/CLBLL_IMUX33 CLBLL_R_X45Y62/CLBLL_IMUX39 CLBLL_R_X45Y62/CLBLL_L_A4 CLBLL_R_X45Y62/CLBLL_L_B6 CLBLL_R_X45Y62/CLBLL_L_C1 CLBLL_R_X45Y62/CLBLL_L_D3 CLBLL_R_X45Y62/CLBLL_WL1END0 CLBLL_R_X45Y63/CLBLL_IMUX27 CLBLL_R_X45Y63/CLBLL_IMUX29 CLBLL_R_X45Y63/CLBLL_IMUX38 CLBLL_R_X45Y63/CLBLL_IMUX8 CLBLL_R_X45Y63/CLBLL_LL_A5 CLBLL_R_X45Y63/CLBLL_LL_B4 CLBLL_R_X45Y63/CLBLL_LL_C2 CLBLL_R_X45Y63/CLBLL_LL_D3 CLBLL_R_X45Y64/CLBLL_IMUX18 CLBLL_R_X45Y64/CLBLL_IMUX2 CLBLL_R_X45Y64/CLBLL_LL_A2 CLBLL_R_X45Y64/CLBLL_LL_B2 CLBLL_R_X45Y64/CLBLL_NW2A1 CLBLL_R_X45Y65/CLBLL_IMUX17 CLBLL_R_X45Y65/CLBLL_IMUX22 CLBLL_R_X45Y65/CLBLL_LL_B3 CLBLL_R_X45Y65/CLBLL_LL_C3 CLBLL_R_X45Y65/CLBLL_WL1END0 CLBLM_L_X46Y59/CLBLM_IMUX0 CLBLM_L_X46Y59/CLBLM_IMUX16 CLBLM_L_X46Y59/CLBLM_IMUX2 CLBLM_L_X46Y59/CLBLM_IMUX24 CLBLM_L_X46Y59/CLBLM_IMUX32 CLBLM_L_X46Y59/CLBLM_IMUX34 CLBLM_L_X46Y59/CLBLM_L_A3 CLBLM_L_X46Y59/CLBLM_L_B3 CLBLM_L_X46Y59/CLBLM_L_C6 CLBLM_L_X46Y59/CLBLM_M_A2 CLBLM_L_X46Y59/CLBLM_M_B5 CLBLM_L_X46Y59/CLBLM_M_C1 CLBLM_L_X46Y59/CLBLM_SW2A1 CLBLM_L_X46Y60/CLBLM_SE2A1 CLBLM_L_X46Y61/CLBLM_IMUX11 CLBLM_L_X46Y61/CLBLM_IMUX27 CLBLM_L_X46Y61/CLBLM_IMUX35 CLBLM_L_X46Y61/CLBLM_IMUX38 CLBLM_L_X46Y61/CLBLM_M_A4 CLBLM_L_X46Y61/CLBLM_M_B4 CLBLM_L_X46Y61/CLBLM_M_C6 CLBLM_L_X46Y61/CLBLM_M_D3 CLBLM_L_X46Y61/CLBLM_SW2A1 CLBLM_L_X46Y62/CLBLM_WL1END0 CLBLM_L_X46Y63/CLBLM_IMUX26 CLBLM_L_X46Y63/CLBLM_IMUX9 CLBLM_L_X46Y63/CLBLM_L_A5 CLBLM_L_X46Y63/CLBLM_L_B4 CLBLM_L_X46Y64/CLBLM_NW2A1 CLBLM_L_X46Y65/CLBLM_IMUX11 CLBLM_L_X46Y65/CLBLM_M_A4 CLBLM_L_X46Y65/CLBLM_WL1END0 CLBLM_L_X46Y68/CLBLM_LOGIC_OUTS1 CLBLM_L_X46Y68/CLBLM_L_BQ CLBLM_R_X47Y60/CLBLM_IMUX11 CLBLM_R_X47Y60/CLBLM_M_A4 CLBLM_R_X47Y60/CLBLM_SW2A1 CLBLM_R_X47Y62/CLBLM_EE2A1 CLBLM_R_X47Y62/CLBLM_IMUX13 CLBLM_R_X47Y62/CLBLM_IMUX20 CLBLM_R_X47Y62/CLBLM_IMUX36 CLBLM_R_X47Y62/CLBLM_IMUX9 CLBLM_R_X47Y62/CLBLM_L_A5 CLBLM_R_X47Y62/CLBLM_L_B6 CLBLM_R_X47Y62/CLBLM_L_C2 CLBLM_R_X47Y62/CLBLM_L_D2 CLBLM_R_X47Y62/CLBLM_WR1END2 DSP_L_X48Y60/DSP_EE2A1_2 DSP_L_X48Y60/DSP_SW2A1_0 DSP_L_X48Y60/DSP_WR1END2_2 INT_INTERFACE_L_X48Y60/INT_INTERFACE_SW2A1 INT_INTERFACE_L_X48Y62/INT_INTERFACE_EE2A1 INT_INTERFACE_L_X48Y62/INT_INTERFACE_WR1END2 INT_L_X46Y58/FAN_BOUNCE_S3_2 INT_L_X46Y59/FAN_ALT2 INT_L_X46Y59/FAN_BOUNCE2 INT_L_X46Y59/IMUX_L0 INT_L_X46Y59/IMUX_L16 INT_L_X46Y59/IMUX_L2 INT_L_X46Y59/IMUX_L24 INT_L_X46Y59/IMUX_L32 INT_L_X46Y59/IMUX_L34 INT_L_X46Y59/SL1END1 INT_L_X46Y59/SW2A1 INT_L_X46Y60/NR1BEG1 INT_L_X46Y60/SE2END1 INT_L_X46Y60/SL1BEG1 INT_L_X46Y60/SS2END1 INT_L_X46Y60/SW2BEG1 INT_L_X46Y61/GFAN1 INT_L_X46Y61/IMUX_L11 INT_L_X46Y61/IMUX_L27 INT_L_X46Y61/IMUX_L35 INT_L_X46Y61/IMUX_L38 INT_L_X46Y61/NR1END1 INT_L_X46Y61/SS2A1 INT_L_X46Y61/SW2A1 INT_L_X46Y62/EE2BEG1 INT_L_X46Y62/NR1BEG1 INT_L_X46Y62/SS2BEG1 INT_L_X46Y62/SS6END1 INT_L_X46Y62/SW2BEG1 INT_L_X46Y62/WL1BEG0 INT_L_X46Y63/GFAN0 INT_L_X46Y63/IMUX_L26 INT_L_X46Y63/IMUX_L9 INT_L_X46Y63/NR1END1 INT_L_X46Y63/NW2BEG1 INT_L_X46Y63/SS6E1 INT_L_X46Y64/NW2A1 INT_L_X46Y64/SS6D1 INT_L_X46Y65/IMUX_L11 INT_L_X46Y65/SS2END1 INT_L_X46Y65/SS6C1 INT_L_X46Y65/WL1BEG0 INT_L_X46Y66/SS2A1 INT_L_X46Y66/SS6B1 INT_L_X46Y67/SL1END1 INT_L_X46Y67/SS2BEG1 INT_L_X46Y67/SS6A1 INT_L_X46Y68/LOGIC_OUTS_L1 INT_L_X46Y68/SL1BEG1 INT_L_X46Y68/SS6BEG1 INT_L_X48Y60/SW2A1 INT_L_X48Y61/SL1END1 INT_L_X48Y61/SW2BEG1 INT_L_X48Y62/EE2END1 INT_L_X48Y62/SL1BEG1 INT_L_X48Y62/WR1BEG2 INT_R_X45Y59/IMUX11 INT_R_X45Y59/SW2END1 INT_R_X45Y60/SE2A1 INT_R_X45Y61/BYP_ALT4 INT_R_X45Y61/BYP_BOUNCE4 INT_R_X45Y61/IMUX12 INT_R_X45Y61/IMUX28 INT_R_X45Y61/IMUX43 INT_R_X45Y61/SE2BEG1 INT_R_X45Y61/SW2END1 INT_R_X45Y62/FAN_ALT3 INT_R_X45Y62/FAN_BOUNCE3 INT_R_X45Y62/IMUX10 INT_R_X45Y62/IMUX13 INT_R_X45Y62/IMUX33 INT_R_X45Y62/IMUX39 INT_R_X45Y62/NL1BEG0 INT_R_X45Y62/NL1END_S3_0 INT_R_X45Y62/WL1END0 INT_R_X45Y63/FAN_ALT5 INT_R_X45Y63/FAN_BOUNCE5 INT_R_X45Y63/IMUX27 INT_R_X45Y63/IMUX29 INT_R_X45Y63/IMUX38 INT_R_X45Y63/IMUX8 INT_R_X45Y63/NL1BEG_N3 INT_R_X45Y63/NL1END0 INT_R_X45Y63/NN2BEG3 INT_R_X45Y64/IMUX18 INT_R_X45Y64/IMUX2 INT_R_X45Y64/NN2A3 INT_R_X45Y64/NW2END1 INT_R_X45Y65/IMUX17 INT_R_X45Y65/IMUX22 INT_R_X45Y65/NN2END3 INT_R_X45Y65/WL1END0 INT_R_X47Y60/IMUX11 INT_R_X47Y60/SW2END1 INT_R_X47Y62/EE2A1 INT_R_X47Y62/FAN_ALT5 INT_R_X47Y62/FAN_BOUNCE5 INT_R_X47Y62/IMUX13 INT_R_X47Y62/IMUX20 INT_R_X47Y62/IMUX36 INT_R_X47Y62/IMUX9 INT_R_X47Y62/WR1END2 VBRK_X113Y62/VBRK_SW2A1 VBRK_X113Y63/VBRK_SE2A1 VBRK_X113Y64/VBRK_SW2A1 VBRK_X113Y65/VBRK_WL1END0 VBRK_X113Y67/VBRK_NW2A1 VBRK_X113Y68/VBRK_WL1END0 VBRK_X118Y63/VBRK_SW2A1 VBRK_X118Y65/VBRK_EE2A1 VBRK_X118Y65/VBRK_WR1END2 
pips: CLBLL_R_X45Y59/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X45Y61/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X45Y61/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X45Y61/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X45Y62/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X45Y62/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X45Y62/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X45Y62/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X45Y63/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X45Y63/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X45Y63/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X45Y63/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X45Y64/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X45Y64/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X45Y65/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X45Y65/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLM_L_X46Y59/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X46Y59/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X46Y59/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X46Y59/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X46Y59/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X46Y59/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X46Y61/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X46Y61/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X46Y61/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X46Y61/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X46Y63/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X46Y63/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X46Y65/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X46Y68/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X47Y60/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X47Y62/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X47Y62/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X47Y62/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X47Y62/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X46Y59/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X46Y59/INT_L.FAN_BOUNCE2->>IMUX_L0 INT_L_X46Y59/INT_L.FAN_BOUNCE2->>IMUX_L16 INT_L_X46Y59/INT_L.FAN_BOUNCE2->>IMUX_L24 INT_L_X46Y59/INT_L.FAN_BOUNCE2->>IMUX_L32 INT_L_X46Y59/INT_L.SL1END1->>FAN_ALT2 INT_L_X46Y59/INT_L.SL1END1->>IMUX_L2 INT_L_X46Y59/INT_L.SL1END1->>IMUX_L34 INT_L_X46Y60/INT_L.SE2END1->>SW2BEG1 INT_L_X46Y60/INT_L.SS2END1->>NR1BEG1 INT_L_X46Y60/INT_L.SS2END1->>SL1BEG1 INT_L_X46Y61/INT_L.GFAN1->>IMUX_L38 INT_L_X46Y61/INT_L.NR1END1->>GFAN1 INT_L_X46Y61/INT_L.NR1END1->>IMUX_L11 INT_L_X46Y61/INT_L.NR1END1->>IMUX_L27 INT_L_X46Y61/INT_L.NR1END1->>IMUX_L35 INT_L_X46Y62/INT_L.SS6END1->>EE2BEG1 INT_L_X46Y62/INT_L.SS6END1->>NR1BEG1 INT_L_X46Y62/INT_L.SS6END1->>SS2BEG1 INT_L_X46Y62/INT_L.SS6END1->>SW2BEG1 INT_L_X46Y62/INT_L.SS6END1->>WL1BEG0 INT_L_X46Y63/INT_L.GFAN0->>IMUX_L9 INT_L_X46Y63/INT_L.NR1END1->>GFAN0 INT_L_X46Y63/INT_L.NR1END1->>IMUX_L26 INT_L_X46Y63/INT_L.NR1END1->>NW2BEG1 INT_L_X46Y65/INT_L.SS2END1->>IMUX_L11 INT_L_X46Y65/INT_L.SS2END1->>WL1BEG0 INT_L_X46Y67/INT_L.SL1END1->>SS2BEG1 INT_L_X46Y68/INT_L.LOGIC_OUTS_L1->>SL1BEG1 INT_L_X46Y68/INT_L.LOGIC_OUTS_L1->>SS6BEG1 INT_L_X48Y61/INT_L.SL1END1->>SW2BEG1 INT_L_X48Y62/INT_L.EE2END1->>SL1BEG1 INT_L_X48Y62/INT_L.EE2END1->>WR1BEG2 INT_R_X45Y59/INT_R.SW2END1->>IMUX11 INT_R_X45Y61/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X45Y61/INT_R.BYP_BOUNCE4->>IMUX28 INT_R_X45Y61/INT_R.SW2END1->>BYP_ALT4 INT_R_X45Y61/INT_R.SW2END1->>IMUX12 INT_R_X45Y61/INT_R.SW2END1->>IMUX43 INT_R_X45Y61/INT_R.SW2END1->>SE2BEG1 INT_R_X45Y62/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X45Y62/INT_R.FAN_BOUNCE3->>IMUX13 INT_R_X45Y62/INT_R.NL1END_S3_0->>FAN_ALT3 INT_R_X45Y62/INT_R.NL1END_S3_0->>IMUX39 INT_R_X45Y62/INT_R.WL1END0->>IMUX10 INT_R_X45Y62/INT_R.WL1END0->>IMUX33 INT_R_X45Y62/INT_R.WL1END0->>NL1BEG0 INT_R_X45Y63/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X45Y63/INT_R.FAN_BOUNCE5->>IMUX27 INT_R_X45Y63/INT_R.NL1BEG_N3->>FAN_ALT5 INT_R_X45Y63/INT_R.NL1BEG_N3->>IMUX29 INT_R_X45Y63/INT_R.NL1BEG_N3->>IMUX38 INT_R_X45Y63/INT_R.NL1BEG_N3->>NN2BEG3 INT_R_X45Y63/INT_R.NL1END0->>IMUX8 INT_R_X45Y63/INT_R.NL1END0->>NL1BEG_N3 INT_R_X45Y64/INT_R.NW2END1->>IMUX18 INT_R_X45Y64/INT_R.NW2END1->>IMUX2 INT_R_X45Y65/INT_R.NN2END3->>IMUX22 INT_R_X45Y65/INT_R.WL1END0->>IMUX17 INT_R_X47Y60/INT_R.SW2END1->>IMUX11 INT_R_X47Y62/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X47Y62/INT_R.FAN_BOUNCE5->>IMUX9 INT_R_X47Y62/INT_R.WR1END2->>FAN_ALT5 INT_R_X47Y62/INT_R.WR1END2->>IMUX13 INT_R_X47Y62/INT_R.WR1END2->>IMUX20 INT_R_X47Y62/INT_R.WR1END2->>IMUX36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 35, 

u_spi/u_cfg/p_19_in - 
wires: CLBLL_R_X45Y65/CLBLL_EE2BEG2 CLBLL_R_X45Y65/CLBLL_LL_C CLBLL_R_X45Y65/CLBLL_LOGIC_OUTS14 CLBLL_R_X45Y66/CLBLL_FAN7 CLBLL_R_X45Y66/CLBLL_LL_CE CLBLM_L_X46Y61/CLBLM_FAN6 CLBLM_L_X46Y61/CLBLM_L_CE CLBLM_L_X46Y64/CLBLM_FAN7 CLBLM_L_X46Y64/CLBLM_M_CE CLBLM_L_X46Y65/CLBLM_EE2BEG2 CLBLM_R_X47Y63/CLBLM_FAN7 CLBLM_R_X47Y63/CLBLM_M_CE CLBLM_R_X47Y65/CLBLM_IMUX11 CLBLM_R_X47Y65/CLBLM_M_A4 INT_L_X46Y60/NL1BEG2 INT_L_X46Y60/SW2END2 INT_L_X46Y61/FAN_ALT6 INT_L_X46Y61/FAN_L6 INT_L_X46Y61/NL1END2 INT_L_X46Y63/NL1BEG2 INT_L_X46Y63/SW2END2 INT_L_X46Y64/FAN_ALT7 INT_L_X46Y64/FAN_L7 INT_L_X46Y64/NL1END2 INT_L_X46Y65/EE2A2 INT_R_X45Y65/EE2BEG2 INT_R_X45Y65/LOGIC_OUTS14 INT_R_X45Y65/NR1BEG2 INT_R_X45Y66/FAN7 INT_R_X45Y66/FAN_ALT7 INT_R_X45Y66/NR1END2 INT_R_X47Y60/SW2A2 INT_R_X47Y61/SS2END2 INT_R_X47Y61/SW2BEG2 INT_R_X47Y62/SS2A2 INT_R_X47Y63/FAN7 INT_R_X47Y63/FAN_ALT5 INT_R_X47Y63/FAN_ALT7 INT_R_X47Y63/FAN_BOUNCE5 INT_R_X47Y63/SS2BEG2 INT_R_X47Y63/SS2END2 INT_R_X47Y63/SW2A2 INT_R_X47Y64/SL1END2 INT_R_X47Y64/SS2A2 INT_R_X47Y64/SW2BEG2 INT_R_X47Y65/EE2END2 INT_R_X47Y65/FAN_ALT5 INT_R_X47Y65/FAN_BOUNCE5 INT_R_X47Y65/IMUX11 INT_R_X47Y65/SL1BEG2 INT_R_X47Y65/SS2BEG2 VBRK_X113Y68/VBRK_EE2BEG2 
pips: CLBLL_R_X45Y65/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLL_R_X45Y66/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLM_L_X46Y61/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X46Y64/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X47Y63/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X47Y65/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X46Y60/INT_L.SW2END2->>NL1BEG2 INT_L_X46Y61/INT_L.FAN_ALT6->>FAN_L6 INT_L_X46Y61/INT_L.NL1END2->>FAN_ALT6 INT_L_X46Y63/INT_L.SW2END2->>NL1BEG2 INT_L_X46Y64/INT_L.FAN_ALT7->>FAN_L7 INT_L_X46Y64/INT_L.NL1END2->>FAN_ALT7 INT_R_X45Y65/INT_R.LOGIC_OUTS14->>EE2BEG2 INT_R_X45Y65/INT_R.LOGIC_OUTS14->>NR1BEG2 INT_R_X45Y66/INT_R.FAN_ALT7->>FAN7 INT_R_X45Y66/INT_R.NR1END2->>FAN_ALT7 INT_R_X47Y61/INT_R.SS2END2->>SW2BEG2 INT_R_X47Y63/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X47Y63/INT_R.FAN_ALT7->>FAN7 INT_R_X47Y63/INT_R.FAN_BOUNCE5->>FAN_ALT7 INT_R_X47Y63/INT_R.SS2END2->>FAN_ALT5 INT_R_X47Y63/INT_R.SS2END2->>SS2BEG2 INT_R_X47Y64/INT_R.SL1END2->>SW2BEG2 INT_R_X47Y65/INT_R.EE2END2->>FAN_ALT5 INT_R_X47Y65/INT_R.EE2END2->>SL1BEG2 INT_R_X47Y65/INT_R.EE2END2->>SS2BEG2 INT_R_X47Y65/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X47Y65/INT_R.FAN_BOUNCE5->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 26, 

data_out_i_1__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_spi/hware_op_done - 
wires: CLBLM_L_X46Y67/CLBLM_IMUX0 CLBLM_L_X46Y67/CLBLM_LOGIC_OUTS0 CLBLM_L_X46Y67/CLBLM_L_A3 CLBLM_L_X46Y67/CLBLM_L_AQ CLBLM_R_X47Y65/CLBLM_IMUX8 CLBLM_R_X47Y65/CLBLM_M_A5 INT_L_X46Y66/SE2A0 INT_L_X46Y67/IMUX_L0 INT_L_X46Y67/LOGIC_OUTS_L0 INT_L_X46Y67/SE2BEG0 INT_R_X47Y65/IMUX8 INT_R_X47Y65/SL1END0 INT_R_X47Y66/SE2END0 INT_R_X47Y66/SL1BEG0 
pips: CLBLM_L_X46Y67/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X46Y67/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X47Y65/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X46Y67/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X46Y67/INT_L.LOGIC_OUTS_L0->>SE2BEG0 INT_R_X47Y65/INT_R.SL1END0->>IMUX8 INT_R_X47Y66/INT_R.SE2END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_wdata[31] - 
wires: CLBLL_R_X45Y65/CLBLL_BYP6 CLBLL_R_X45Y65/CLBLL_EE2BEG3 CLBLL_R_X45Y65/CLBLL_LL_DX CLBLL_R_X45Y65/CLBLL_LOGIC_OUTS17 CLBLL_R_X45Y65/CLBLL_L_BMUX CLBLM_L_X46Y65/CLBLM_EE2BEG3 CLBLM_R_X47Y65/CLBLM_IMUX7 CLBLM_R_X47Y65/CLBLM_M_A1 INT_L_X46Y65/EE2A3 INT_R_X45Y65/BYP6 INT_R_X45Y65/BYP_ALT6 INT_R_X45Y65/EE2BEG3 INT_R_X45Y65/LOGIC_OUTS17 INT_R_X47Y65/EE2END3 INT_R_X47Y65/IMUX7 VBRK_X113Y68/VBRK_EE2BEG3 
pips: CLBLL_R_X45Y65/CLBLL_R.CLBLL_BYP6->CLBLL_LL_DX CLBLL_R_X45Y65/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_R_X47Y65/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_R_X45Y65/INT_R.BYP_ALT6->>BYP6 INT_R_X45Y65/INT_R.LOGIC_OUTS17->>BYP_ALT6 INT_R_X45Y65/INT_R.LOGIC_OUTS17->>EE2BEG3 INT_R_X47Y65/INT_R.EE2END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

error_ind[1]_i_2_n_0 - 
wires: CLBLM_R_X43Y67/CLBLM_IMUX1 CLBLM_R_X43Y67/CLBLM_IMUX24 CLBLM_R_X43Y67/CLBLM_M_A3 CLBLM_R_X43Y67/CLBLM_M_B5 CLBLM_R_X43Y68/CLBLM_LOGIC_OUTS8 CLBLM_R_X43Y68/CLBLM_L_A INT_R_X43Y67/IMUX1 INT_R_X43Y67/IMUX24 INT_R_X43Y67/SL1END0 INT_R_X43Y68/LOGIC_OUTS8 INT_R_X43Y68/SL1BEG0 
pips: CLBLM_R_X43Y67/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X43Y67/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X43Y68/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X43Y67/INT_R.SL1END0->>IMUX1 INT_R_X43Y67/INT_R.SL1END0->>IMUX24 INT_R_X43Y68/INT_R.LOGIC_OUTS8->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

error_ind[1]_i_3_n_0 - 
wires: CLBLM_R_X43Y67/CLBLM_IMUX11 CLBLM_R_X43Y67/CLBLM_IMUX17 CLBLM_R_X43Y67/CLBLM_LOGIC_OUTS8 CLBLM_R_X43Y67/CLBLM_L_A CLBLM_R_X43Y67/CLBLM_M_A4 CLBLM_R_X43Y67/CLBLM_M_B3 INT_R_X43Y67/BYP_ALT1 INT_R_X43Y67/BYP_BOUNCE1 INT_R_X43Y67/IMUX11 INT_R_X43Y67/IMUX17 INT_R_X43Y67/LOGIC_OUTS8 
pips: CLBLM_R_X43Y67/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X43Y67/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X43Y67/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X43Y67/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X43Y67/INT_R.BYP_BOUNCE1->>IMUX11 INT_R_X43Y67/INT_R.LOGIC_OUTS8->>BYP_ALT1 INT_R_X43Y67/INT_R.LOGIC_OUTS8->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

error_ind[1]_i_4_n_0 - 
wires: CLBLL_L_X42Y67/CLBLL_LL_BMUX CLBLL_L_X42Y67/CLBLL_LOGIC_OUTS21 CLBLM_R_X43Y67/CLBLM_IMUX9 CLBLM_R_X43Y67/CLBLM_L_A5 INT_L_X42Y66/ER1BEG_S0 INT_L_X42Y66/SL1END3 INT_L_X42Y67/ER1BEG0 INT_L_X42Y67/LOGIC_OUTS_L21 INT_L_X42Y67/SL1BEG3 INT_R_X43Y67/ER1END0 INT_R_X43Y67/IMUX9 
pips: CLBLL_L_X42Y67/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_R_X43Y67/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X42Y66/INT_L.SL1END3->>ER1BEG_S0 INT_L_X42Y67/INT_L.LOGIC_OUTS_L21->>SL1BEG3 INT_R_X43Y67/INT_R.ER1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

fifo_data[3]_i_3_n_0 - 
wires: CLBLL_R_X45Y69/CLBLL_EE2BEG0 CLBLL_R_X45Y69/CLBLL_LOGIC_OUTS18 CLBLL_R_X45Y69/CLBLL_L_CMUX CLBLM_L_X46Y69/CLBLM_EE2BEG0 CLBLM_L_X46Y71/CLBLM_IMUX11 CLBLM_L_X46Y71/CLBLM_M_A4 CLBLM_R_X47Y69/CLBLM_IMUX17 CLBLM_R_X47Y69/CLBLM_IMUX32 CLBLM_R_X47Y69/CLBLM_IMUX40 CLBLM_R_X47Y69/CLBLM_M_B3 CLBLM_R_X47Y69/CLBLM_M_C1 CLBLM_R_X47Y69/CLBLM_M_D1 INT_L_X46Y69/EE2A0 INT_L_X46Y71/IMUX_L11 INT_L_X46Y71/WR1END1 INT_R_X45Y69/EE2BEG0 INT_R_X45Y69/LOGIC_OUTS18 INT_R_X47Y69/EE2END0 INT_R_X47Y69/IMUX17 INT_R_X47Y69/IMUX32 INT_R_X47Y69/IMUX40 INT_R_X47Y69/NN2BEG0 INT_R_X47Y70/NN2A0 INT_R_X47Y70/NN2END_S2_0 INT_R_X47Y71/NN2END0 INT_R_X47Y71/WR1BEG1 VBRK_X113Y72/VBRK_EE2BEG0 
pips: CLBLL_R_X45Y69/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLM_L_X46Y71/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X47Y69/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X47Y69/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X47Y69/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X46Y71/INT_L.WR1END1->>IMUX_L11 INT_R_X45Y69/INT_R.LOGIC_OUTS18->>EE2BEG0 INT_R_X47Y69/INT_R.EE2END0->>IMUX17 INT_R_X47Y69/INT_R.EE2END0->>IMUX32 INT_R_X47Y69/INT_R.EE2END0->>IMUX40 INT_R_X47Y69/INT_R.EE2END0->>NN2BEG0 INT_R_X47Y71/INT_R.NN2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

fifo_data[4]_i_2_n_0 - 
wires: CLBLL_R_X45Y69/CLBLL_LOGIC_OUTS16 CLBLL_R_X45Y69/CLBLL_L_AMUX CLBLL_R_X45Y71/CLBLL_NE2A2 CLBLM_L_X46Y71/CLBLM_IMUX27 CLBLM_L_X46Y71/CLBLM_IMUX4 CLBLM_L_X46Y71/CLBLM_M_A6 CLBLM_L_X46Y71/CLBLM_M_B4 CLBLM_L_X46Y71/CLBLM_NE2A2 INT_L_X46Y71/IMUX_L27 INT_L_X46Y71/IMUX_L4 INT_L_X46Y71/NE2END2 INT_R_X45Y69/LOGIC_OUTS16 INT_R_X45Y69/NR1BEG2 INT_R_X45Y70/NE2BEG2 INT_R_X45Y70/NR1END2 INT_R_X45Y71/NE2A2 VBRK_X113Y74/VBRK_NE2A2 
pips: CLBLL_R_X45Y69/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_L_X46Y71/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X46Y71/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X46Y71/INT_L.NE2END2->>IMUX_L27 INT_L_X46Y71/INT_L.NE2END2->>IMUX_L4 INT_R_X45Y69/INT_R.LOGIC_OUTS16->>NR1BEG2 INT_R_X45Y70/INT_R.NR1END2->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

fifo_data[5]_i_2_n_0 - 
wires: CLBLL_R_X45Y69/CLBLL_LOGIC_OUTS8 CLBLL_R_X45Y69/CLBLL_L_A CLBLL_R_X45Y70/CLBLL_NE2A0 CLBLM_L_X46Y70/CLBLM_IMUX9 CLBLM_L_X46Y70/CLBLM_L_A5 CLBLM_L_X46Y70/CLBLM_NE2A0 CLBLM_R_X47Y69/CLBLM_IMUX24 CLBLM_R_X47Y69/CLBLM_M_B5 INT_L_X46Y69/NE2END_S3_0 INT_L_X46Y69/SE2A0 INT_L_X46Y70/IMUX_L9 INT_L_X46Y70/NE2END0 INT_L_X46Y70/SE2BEG0 INT_R_X45Y69/LOGIC_OUTS8 INT_R_X45Y69/NE2BEG0 INT_R_X45Y70/NE2A0 INT_R_X47Y69/IMUX24 INT_R_X47Y69/SE2END0 VBRK_X113Y73/VBRK_NE2A0 
pips: CLBLL_R_X45Y69/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_L_X46Y70/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X47Y69/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X46Y70/INT_L.NE2END0->>IMUX_L9 INT_L_X46Y70/INT_L.NE2END0->>SE2BEG0 INT_R_X45Y69/INT_R.LOGIC_OUTS8->>NE2BEG0 INT_R_X47Y69/INT_R.SE2END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

fifo_data[6]_i_2_n_0 - 
wires: CLBLM_L_X46Y70/CLBLM_IMUX19 CLBLM_L_X46Y70/CLBLM_IMUX3 CLBLM_L_X46Y70/CLBLM_LOGIC_OUTS13 CLBLM_L_X46Y70/CLBLM_L_A2 CLBLM_L_X46Y70/CLBLM_L_B2 CLBLM_L_X46Y70/CLBLM_M_B CLBLM_L_X46Y71/CLBLM_IMUX24 CLBLM_L_X46Y71/CLBLM_IMUX8 CLBLM_L_X46Y71/CLBLM_M_A5 CLBLM_L_X46Y71/CLBLM_M_B5 CLBLM_R_X47Y69/CLBLM_IMUX27 CLBLM_R_X47Y69/CLBLM_IMUX35 CLBLM_R_X47Y69/CLBLM_IMUX43 CLBLM_R_X47Y69/CLBLM_M_B4 CLBLM_R_X47Y69/CLBLM_M_C6 CLBLM_R_X47Y69/CLBLM_M_D6 INT_L_X46Y69/SE2A1 INT_L_X46Y70/IMUX_L19 INT_L_X46Y70/IMUX_L3 INT_L_X46Y70/LOGIC_OUTS_L13 INT_L_X46Y70/NL1BEG0 INT_L_X46Y70/NL1END_S3_0 INT_L_X46Y70/SE2BEG1 INT_L_X46Y71/IMUX_L24 INT_L_X46Y71/IMUX_L8 INT_L_X46Y71/NL1END0 INT_R_X47Y69/IMUX27 INT_R_X47Y69/IMUX35 INT_R_X47Y69/IMUX43 INT_R_X47Y69/SE2END1 
pips: CLBLM_L_X46Y70/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X46Y70/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X46Y70/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X46Y71/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X46Y71/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X47Y69/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X47Y69/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X47Y69/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X46Y70/INT_L.LOGIC_OUTS_L13->>IMUX_L19 INT_L_X46Y70/INT_L.LOGIC_OUTS_L13->>IMUX_L3 INT_L_X46Y70/INT_L.LOGIC_OUTS_L13->>NL1BEG0 INT_L_X46Y70/INT_L.LOGIC_OUTS_L13->>SE2BEG1 INT_L_X46Y71/INT_L.NL1END0->>IMUX_L24 INT_L_X46Y71/INT_L.NL1END0->>IMUX_L8 INT_R_X47Y69/INT_R.SE2END1->>IMUX27 INT_R_X47Y69/INT_R.SE2END1->>IMUX35 INT_R_X47Y69/INT_R.SE2END1->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

fifo_data[6]_i_3_n_0 - 
wires: CLBLL_R_X45Y69/CLBLL_LOGIC_OUTS9 CLBLL_R_X45Y69/CLBLL_L_B CLBLL_R_X45Y70/CLBLL_NE2A1 CLBLM_L_X46Y70/CLBLM_IMUX26 CLBLM_L_X46Y70/CLBLM_L_B4 CLBLM_L_X46Y70/CLBLM_NE2A1 CLBLM_R_X47Y69/CLBLM_IMUX31 CLBLM_R_X47Y69/CLBLM_M_C5 INT_L_X46Y70/EL1BEG0 INT_L_X46Y70/IMUX_L26 INT_L_X46Y70/NE2END1 INT_R_X45Y69/LOGIC_OUTS9 INT_R_X45Y69/NE2BEG1 INT_R_X45Y70/NE2A1 INT_R_X47Y69/EL1END_S3_0 INT_R_X47Y69/IMUX31 INT_R_X47Y70/EL1END0 VBRK_X113Y73/VBRK_NE2A1 
pips: CLBLL_R_X45Y69/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_L_X46Y70/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X47Y69/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X46Y70/INT_L.NE2END1->>EL1BEG0 INT_L_X46Y70/INT_L.NE2END1->>IMUX_L26 INT_R_X45Y69/INT_R.LOGIC_OUTS9->>NE2BEG1 INT_R_X47Y69/INT_R.EL1END_S3_0->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

fifo_data[6]_i_4_n_0 - 
wires: CLBLL_R_X45Y69/CLBLL_LOGIC_OUTS10 CLBLL_R_X45Y69/CLBLL_L_C CLBLL_R_X45Y70/CLBLL_NE2A2 CLBLM_L_X46Y70/CLBLM_IMUX13 CLBLM_L_X46Y70/CLBLM_IMUX5 CLBLM_L_X46Y70/CLBLM_L_A6 CLBLM_L_X46Y70/CLBLM_L_B6 CLBLM_L_X46Y70/CLBLM_NE2A2 CLBLM_L_X46Y71/CLBLM_IMUX17 CLBLM_L_X46Y71/CLBLM_M_B3 INT_L_X46Y70/IMUX_L13 INT_L_X46Y70/IMUX_L5 INT_L_X46Y70/NE2END2 INT_L_X46Y70/NL1BEG1 INT_L_X46Y71/IMUX_L17 INT_L_X46Y71/NL1END1 INT_R_X45Y69/LOGIC_OUTS10 INT_R_X45Y69/NE2BEG2 INT_R_X45Y70/NE2A2 VBRK_X113Y73/VBRK_NE2A2 
pips: CLBLL_R_X45Y69/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLM_L_X46Y70/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X46Y70/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X46Y71/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X46Y70/INT_L.NE2END2->>IMUX_L13 INT_L_X46Y70/INT_L.NE2END2->>IMUX_L5 INT_L_X46Y70/INT_L.NE2END2->>NL1BEG1 INT_L_X46Y71/INT_L.NL1END1->>IMUX_L17 INT_R_X45Y69/INT_R.LOGIC_OUTS10->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

fifo_data[7]_i_2_n_0 - 
wires: CLBLL_R_X45Y68/CLBLL_SE2A3 CLBLL_R_X45Y69/CLBLL_LOGIC_OUTS11 CLBLL_R_X45Y69/CLBLL_L_D CLBLM_L_X46Y68/CLBLM_IMUX7 CLBLM_L_X46Y68/CLBLM_M_A1 CLBLM_L_X46Y68/CLBLM_SE2A3 INT_L_X46Y68/IMUX_L7 INT_L_X46Y68/SE2END3 INT_R_X45Y68/SE2A3 INT_R_X45Y69/LOGIC_OUTS11 INT_R_X45Y69/SE2BEG3 VBRK_X113Y71/VBRK_SE2A3 
pips: CLBLL_R_X45Y69/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_L_X46Y68/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X46Y68/INT_L.SE2END3->>IMUX_L7 INT_R_X45Y69/INT_R.LOGIC_OUTS11->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

fifo_rd_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

fifo_wr_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rxpos[0] - 
wires: CLBLM_R_X43Y69/CLBLM_IMUX0 CLBLM_R_X43Y69/CLBLM_LOGIC_OUTS0 CLBLM_R_X43Y69/CLBLM_L_A3 CLBLM_R_X43Y69/CLBLM_L_AQ INT_R_X43Y69/IMUX0 INT_R_X43Y69/LOGIC_OUTS0 
pips: CLBLM_R_X43Y69/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X43Y69/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X43Y69/INT_R.LOGIC_OUTS0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rxpos[1] - 
wires: CLBLM_R_X43Y69/CLBLM_IMUX3 CLBLM_R_X43Y69/CLBLM_LOGIC_OUTS1 CLBLM_R_X43Y69/CLBLM_L_A2 CLBLM_R_X43Y69/CLBLM_L_BQ INT_R_X43Y69/IMUX3 INT_R_X43Y69/LOGIC_OUTS1 
pips: CLBLM_R_X43Y69/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X43Y69/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X43Y69/INT_R.LOGIC_OUTS1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

fifo_wr_i_4_n_0 - 
wires: CLBLM_R_X43Y69/CLBLM_IMUX6 CLBLM_R_X43Y69/CLBLM_LOGIC_OUTS17 CLBLM_R_X43Y69/CLBLM_L_A1 CLBLM_R_X43Y69/CLBLM_L_BMUX INT_R_X43Y69/IMUX6 INT_R_X43Y69/LOGIC_OUTS17 
pips: CLBLM_R_X43Y69/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X43Y69/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X43Y69/INT_R.LOGIC_OUTS17->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rxpos[2] - 
wires: CLBLM_R_X43Y69/CLBLM_IMUX16 CLBLM_R_X43Y69/CLBLM_LOGIC_OUTS2 CLBLM_R_X43Y69/CLBLM_L_B3 CLBLM_R_X43Y69/CLBLM_L_CQ INT_L_X42Y68/ER1BEG3 INT_L_X42Y68/SW2END2 INT_R_X43Y68/ER1END3 INT_R_X43Y68/SW2A2 INT_R_X43Y69/ER1END_N3_3 INT_R_X43Y69/IMUX16 INT_R_X43Y69/LOGIC_OUTS2 INT_R_X43Y69/SW2BEG2 
pips: CLBLM_R_X43Y69/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X43Y69/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X42Y68/INT_L.SW2END2->>ER1BEG3 INT_R_X43Y69/INT_R.ER1END_N3_3->>IMUX16 INT_R_X43Y69/INT_R.LOGIC_OUTS2->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rxpos[3] - 
wires: CLBLM_R_X43Y69/CLBLM_IMUX19 CLBLM_R_X43Y69/CLBLM_LOGIC_OUTS3 CLBLM_R_X43Y69/CLBLM_L_B2 CLBLM_R_X43Y69/CLBLM_L_DQ INT_R_X43Y69/FAN_ALT3 INT_R_X43Y69/FAN_BOUNCE3 INT_R_X43Y69/IMUX19 INT_R_X43Y69/LOGIC_OUTS3 
pips: CLBLM_R_X43Y69/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X43Y69/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_R_X43Y69/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X43Y69/INT_R.FAN_BOUNCE3->>IMUX19 INT_R_X43Y69/INT_R.LOGIC_OUTS3->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

error_ind[0] - 
wires: CLBLM_R_X43Y67/CLBLM_IMUX29 CLBLM_R_X43Y67/CLBLM_IMUX4 CLBLM_R_X43Y67/CLBLM_IMUX45 CLBLM_R_X43Y67/CLBLM_LOGIC_OUTS4 CLBLM_R_X43Y67/CLBLM_M_A6 CLBLM_R_X43Y67/CLBLM_M_AQ CLBLM_R_X43Y67/CLBLM_M_C2 CLBLM_R_X43Y67/CLBLM_M_D2 INT_R_X43Y67/FAN_ALT1 INT_R_X43Y67/FAN_BOUNCE1 INT_R_X43Y67/IMUX29 INT_R_X43Y67/IMUX4 INT_R_X43Y67/IMUX45 INT_R_X43Y67/LOGIC_OUTS4 INT_R_X43Y67/NL1BEG_N3 
pips: CLBLM_R_X43Y67/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X43Y67/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X43Y67/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X43Y67/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X43Y67/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X43Y67/INT_R.FAN_BOUNCE1->>IMUX4 INT_R_X43Y67/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X43Y67/INT_R.NL1BEG_N3->>FAN_ALT1 INT_R_X43Y67/INT_R.NL1BEG_N3->>IMUX29 INT_R_X43Y67/INT_R.NL1BEG_N3->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

error_ind[1] - 
wires: CLBLM_R_X43Y67/CLBLM_IMUX18 CLBLM_R_X43Y67/CLBLM_IMUX22 CLBLM_R_X43Y67/CLBLM_IMUX38 CLBLM_R_X43Y67/CLBLM_LOGIC_OUTS5 CLBLM_R_X43Y67/CLBLM_M_B2 CLBLM_R_X43Y67/CLBLM_M_BQ CLBLM_R_X43Y67/CLBLM_M_C3 CLBLM_R_X43Y67/CLBLM_M_D3 INT_R_X43Y67/BYP_ALT4 INT_R_X43Y67/BYP_BOUNCE4 INT_R_X43Y67/IMUX18 INT_R_X43Y67/IMUX22 INT_R_X43Y67/IMUX38 INT_R_X43Y67/LOGIC_OUTS5 
pips: CLBLM_R_X43Y67/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X43Y67/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X43Y67/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X43Y67/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X43Y67/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X43Y67/INT_R.BYP_BOUNCE4->>IMUX22 INT_R_X43Y67/INT_R.BYP_BOUNCE4->>IMUX38 INT_R_X43Y67/INT_R.LOGIC_OUTS5->>BYP_ALT4 INT_R_X43Y67/INT_R.LOGIC_OUTS5->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

high_count[10]_i_1_n_0 - 
wires: CLBLL_L_X42Y69/CLBLL_LOGIC_OUTS11 CLBLL_L_X42Y69/CLBLL_L_D CLBLL_L_X42Y70/CLBLL_FAN6 CLBLL_L_X42Y70/CLBLL_L_CE CLBLL_L_X42Y71/CLBLL_FAN6 CLBLL_L_X42Y71/CLBLL_L_CE CLBLL_L_X42Y72/CLBLL_FAN6 CLBLL_L_X42Y72/CLBLL_L_CE INT_L_X42Y69/LOGIC_OUTS_L11 INT_L_X42Y69/NL1BEG2 INT_L_X42Y69/NN2BEG3 INT_L_X42Y70/FAN_ALT6 INT_L_X42Y70/FAN_L6 INT_L_X42Y70/NL1END2 INT_L_X42Y70/NN2A3 INT_L_X42Y71/FAN_ALT1 INT_L_X42Y71/FAN_ALT6 INT_L_X42Y71/FAN_BOUNCE1 INT_L_X42Y71/FAN_L6 INT_L_X42Y71/NL1BEG2 INT_L_X42Y71/NN2END3 INT_L_X42Y72/FAN_ALT6 INT_L_X42Y72/FAN_L6 INT_L_X42Y72/NL1END2 
pips: CLBLL_L_X42Y69/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLL_L_X42Y70/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X42Y71/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X42Y72/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE INT_L_X42Y69/INT_L.LOGIC_OUTS_L11->>NL1BEG2 INT_L_X42Y69/INT_L.LOGIC_OUTS_L11->>NN2BEG3 INT_L_X42Y70/INT_L.FAN_ALT6->>FAN_L6 INT_L_X42Y70/INT_L.NL1END2->>FAN_ALT6 INT_L_X42Y71/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X42Y71/INT_L.FAN_ALT6->>FAN_L6 INT_L_X42Y71/INT_L.FAN_BOUNCE1->>FAN_ALT6 INT_L_X42Y71/INT_L.NN2END3->>FAN_ALT1 INT_L_X42Y71/INT_L.NN2END3->>NL1BEG2 INT_L_X42Y72/INT_L.FAN_ALT6->>FAN_L6 INT_L_X42Y72/INT_L.NL1END2->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 12, 

load - 
wires: CLBLL_L_X42Y69/CLBLL_FAN6 CLBLL_L_X42Y69/CLBLL_FAN7 CLBLL_L_X42Y69/CLBLL_IMUX41 CLBLL_L_X42Y69/CLBLL_LL_CE CLBLL_L_X42Y69/CLBLL_L_CE CLBLL_L_X42Y69/CLBLL_L_D1 CLBLL_L_X42Y70/CLBLL_FAN7 CLBLL_L_X42Y70/CLBLL_IMUX16 CLBLL_L_X42Y70/CLBLL_IMUX33 CLBLL_L_X42Y70/CLBLL_IMUX41 CLBLL_L_X42Y70/CLBLL_IMUX9 CLBLL_L_X42Y70/CLBLL_LL_CE CLBLL_L_X42Y70/CLBLL_L_A5 CLBLL_L_X42Y70/CLBLL_L_B3 CLBLL_L_X42Y70/CLBLL_L_C1 CLBLL_L_X42Y70/CLBLL_L_D1 CLBLL_L_X42Y71/CLBLL_FAN7 CLBLL_L_X42Y71/CLBLL_IMUX25 CLBLL_L_X42Y71/CLBLL_IMUX33 CLBLL_L_X42Y71/CLBLL_IMUX41 CLBLL_L_X42Y71/CLBLL_IMUX9 CLBLL_L_X42Y71/CLBLL_LL_CE CLBLL_L_X42Y71/CLBLL_L_A5 CLBLL_L_X42Y71/CLBLL_L_B5 CLBLL_L_X42Y71/CLBLL_L_C1 CLBLL_L_X42Y71/CLBLL_L_D1 CLBLL_L_X42Y72/CLBLL_IMUX0 CLBLL_L_X42Y72/CLBLL_IMUX14 CLBLL_L_X42Y72/CLBLL_IMUX21 CLBLL_L_X42Y72/CLBLL_LL_A CLBLL_L_X42Y72/CLBLL_LOGIC_OUTS12 CLBLL_L_X42Y72/CLBLL_L_A3 CLBLL_L_X42Y72/CLBLL_L_B1 CLBLL_L_X42Y72/CLBLL_L_C4 CLBLM_R_X43Y71/CLBLM_IMUX7 CLBLM_R_X43Y71/CLBLM_M_A1 INT_L_X42Y69/FAN_ALT6 INT_L_X42Y69/FAN_ALT7 INT_L_X42Y69/FAN_L6 INT_L_X42Y69/FAN_L7 INT_L_X42Y69/IMUX_L41 INT_L_X42Y69/SS2END0 INT_L_X42Y69/SS2END1 INT_L_X42Y70/FAN_ALT7 INT_L_X42Y70/FAN_L7 INT_L_X42Y70/IMUX_L16 INT_L_X42Y70/IMUX_L33 INT_L_X42Y70/IMUX_L41 INT_L_X42Y70/IMUX_L9 INT_L_X42Y70/SL1END0 INT_L_X42Y70/SR1END1 INT_L_X42Y70/SS2A0 INT_L_X42Y70/SS2A1 INT_L_X42Y71/EL1BEG3 INT_L_X42Y71/FAN_ALT7 INT_L_X42Y71/FAN_L7 INT_L_X42Y71/IMUX_L25 INT_L_X42Y71/IMUX_L33 INT_L_X42Y71/IMUX_L41 INT_L_X42Y71/IMUX_L9 INT_L_X42Y71/SL1BEG0 INT_L_X42Y71/SL1END0 INT_L_X42Y71/SR1BEG1 INT_L_X42Y71/SR1END1 INT_L_X42Y71/SS2BEG0 INT_L_X42Y71/SS2BEG1 INT_L_X42Y72/EL1BEG_N3 INT_L_X42Y72/IMUX_L0 INT_L_X42Y72/IMUX_L14 INT_L_X42Y72/IMUX_L21 INT_L_X42Y72/LOGIC_OUTS_L12 INT_L_X42Y72/NL1BEG_N3 INT_L_X42Y72/SL1BEG0 INT_L_X42Y72/SR1BEG1 INT_R_X43Y71/EL1END3 INT_R_X43Y71/IMUX7 
pips: CLBLL_L_X42Y69/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X42Y69/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X42Y69/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_L_X42Y70/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X42Y70/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X42Y70/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X42Y70/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_L_X42Y70/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X42Y71/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X42Y71/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X42Y71/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X42Y71/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_L_X42Y71/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X42Y72/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X42Y72/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X42Y72/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X42Y72/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_R_X43Y71/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X42Y69/INT_L.FAN_ALT6->>FAN_L6 INT_L_X42Y69/INT_L.FAN_ALT7->>FAN_L7 INT_L_X42Y69/INT_L.SS2END0->>IMUX_L41 INT_L_X42Y69/INT_L.SS2END1->>FAN_ALT6 INT_L_X42Y69/INT_L.SS2END1->>FAN_ALT7 INT_L_X42Y70/INT_L.FAN_ALT7->>FAN_L7 INT_L_X42Y70/INT_L.SL1END0->>IMUX_L16 INT_L_X42Y70/INT_L.SL1END0->>IMUX_L33 INT_L_X42Y70/INT_L.SL1END0->>IMUX_L41 INT_L_X42Y70/INT_L.SL1END0->>IMUX_L9 INT_L_X42Y70/INT_L.SR1END1->>FAN_ALT7 INT_L_X42Y71/INT_L.FAN_ALT7->>FAN_L7 INT_L_X42Y71/INT_L.SL1END0->>IMUX_L25 INT_L_X42Y71/INT_L.SL1END0->>IMUX_L33 INT_L_X42Y71/INT_L.SL1END0->>IMUX_L41 INT_L_X42Y71/INT_L.SL1END0->>IMUX_L9 INT_L_X42Y71/INT_L.SL1END0->>SL1BEG0 INT_L_X42Y71/INT_L.SL1END0->>SR1BEG1 INT_L_X42Y71/INT_L.SL1END0->>SS2BEG0 INT_L_X42Y71/INT_L.SR1END1->>FAN_ALT7 INT_L_X42Y71/INT_L.SR1END1->>SS2BEG1 INT_L_X42Y72/INT_L.LOGIC_OUTS_L12->>EL1BEG_N3 INT_L_X42Y72/INT_L.LOGIC_OUTS_L12->>IMUX_L0 INT_L_X42Y72/INT_L.LOGIC_OUTS_L12->>NL1BEG_N3 INT_L_X42Y72/INT_L.LOGIC_OUTS_L12->>SL1BEG0 INT_L_X42Y72/INT_L.LOGIC_OUTS_L12->>SR1BEG1 INT_L_X42Y72/INT_L.NL1BEG_N3->>IMUX_L14 INT_L_X42Y72/INT_L.NL1BEG_N3->>IMUX_L21 INT_R_X43Y71/INT_R.EL1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 35, 

mclk_div_i_4_n_0 - 
wires: CLBLL_L_X42Y69/CLBLL_IMUX11 CLBLL_L_X42Y69/CLBLL_IMUX27 CLBLL_L_X42Y69/CLBLL_IMUX3 CLBLL_L_X42Y69/CLBLL_IMUX31 CLBLL_L_X42Y69/CLBLL_IMUX34 CLBLL_L_X42Y69/CLBLL_IMUX42 CLBLL_L_X42Y69/CLBLL_IMUX47 CLBLL_L_X42Y69/CLBLL_LL_A4 CLBLL_L_X42Y69/CLBLL_LL_B4 CLBLL_L_X42Y69/CLBLL_LL_C5 CLBLL_L_X42Y69/CLBLL_LL_D5 CLBLL_L_X42Y69/CLBLL_L_A2 CLBLL_L_X42Y69/CLBLL_L_C6 CLBLL_L_X42Y69/CLBLL_L_D6 CLBLL_L_X42Y70/CLBLL_IMUX2 CLBLL_L_X42Y70/CLBLL_IMUX24 CLBLL_L_X42Y70/CLBLL_IMUX32 CLBLL_L_X42Y70/CLBLL_IMUX40 CLBLL_L_X42Y70/CLBLL_LL_A2 CLBLL_L_X42Y70/CLBLL_LL_B5 CLBLL_L_X42Y70/CLBLL_LL_C1 CLBLL_L_X42Y70/CLBLL_LL_D1 CLBLL_L_X42Y71/CLBLL_IMUX12 CLBLL_L_X42Y71/CLBLL_IMUX7 CLBLL_L_X42Y71/CLBLL_LL_A1 CLBLL_L_X42Y71/CLBLL_LL_B6 CLBLM_R_X43Y70/CLBLM_LOGIC_OUTS13 CLBLM_R_X43Y70/CLBLM_M_B CLBLM_R_X43Y71/CLBLM_IMUX11 CLBLM_R_X43Y71/CLBLM_M_A4 INT_L_X42Y69/BYP_ALT5 INT_L_X42Y69/BYP_BOUNCE5 INT_L_X42Y69/IMUX_L11 INT_L_X42Y69/IMUX_L27 INT_L_X42Y69/IMUX_L3 INT_L_X42Y69/IMUX_L31 INT_L_X42Y69/IMUX_L34 INT_L_X42Y69/IMUX_L42 INT_L_X42Y69/IMUX_L47 INT_L_X42Y69/SW2END1 INT_L_X42Y70/IMUX_L2 INT_L_X42Y70/IMUX_L24 INT_L_X42Y70/IMUX_L32 INT_L_X42Y70/IMUX_L40 INT_L_X42Y70/WL1END0 INT_L_X42Y71/BYP_ALT5 INT_L_X42Y71/BYP_BOUNCE5 INT_L_X42Y71/IMUX_L12 INT_L_X42Y71/IMUX_L7 INT_L_X42Y71/WR1END2 INT_R_X43Y69/SW2A1 INT_R_X43Y70/LOGIC_OUTS13 INT_R_X43Y70/NR1BEG1 INT_R_X43Y70/SW2BEG1 INT_R_X43Y70/WL1BEG0 INT_R_X43Y71/IMUX11 INT_R_X43Y71/NR1END1 INT_R_X43Y71/WR1BEG2 
pips: CLBLL_L_X42Y69/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X42Y69/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X42Y69/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X42Y69/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X42Y69/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X42Y69/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X42Y69/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X42Y70/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X42Y70/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X42Y70/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X42Y70/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X42Y71/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X42Y71/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_R_X43Y70/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_R_X43Y71/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X42Y69/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X42Y69/INT_L.BYP_BOUNCE5->>IMUX_L31 INT_L_X42Y69/INT_L.BYP_BOUNCE5->>IMUX_L47 INT_L_X42Y69/INT_L.SW2END1->>BYP_ALT5 INT_L_X42Y69/INT_L.SW2END1->>IMUX_L11 INT_L_X42Y69/INT_L.SW2END1->>IMUX_L27 INT_L_X42Y69/INT_L.SW2END1->>IMUX_L3 INT_L_X42Y69/INT_L.SW2END1->>IMUX_L34 INT_L_X42Y69/INT_L.SW2END1->>IMUX_L42 INT_L_X42Y70/INT_L.WL1END0->>IMUX_L2 INT_L_X42Y70/INT_L.WL1END0->>IMUX_L24 INT_L_X42Y70/INT_L.WL1END0->>IMUX_L32 INT_L_X42Y70/INT_L.WL1END0->>IMUX_L40 INT_L_X42Y71/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X42Y71/INT_L.BYP_BOUNCE5->>IMUX_L7 INT_L_X42Y71/INT_L.WR1END2->>BYP_ALT5 INT_L_X42Y71/INT_L.WR1END2->>IMUX_L12 INT_R_X43Y70/INT_R.LOGIC_OUTS13->>NR1BEG1 INT_R_X43Y70/INT_R.LOGIC_OUTS13->>SW2BEG1 INT_R_X43Y70/INT_R.LOGIC_OUTS13->>WL1BEG0 INT_R_X43Y71/INT_R.NR1END1->>IMUX11 INT_R_X43Y71/INT_R.NR1END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 24, 

p_0_out[8] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_core/u_clk_ctl/high_count_reg__0[8] - 
wires: CLBLL_L_X42Y72/CLBLL_IMUX10 CLBLL_L_X42Y72/CLBLL_IMUX16 CLBLL_L_X42Y72/CLBLL_IMUX18 CLBLL_L_X42Y72/CLBLL_LL_B2 CLBLL_L_X42Y72/CLBLL_LOGIC_OUTS0 CLBLL_L_X42Y72/CLBLL_L_A4 CLBLL_L_X42Y72/CLBLL_L_AQ CLBLL_L_X42Y72/CLBLL_L_B3 INT_L_X42Y72/BYP_ALT0 INT_L_X42Y72/BYP_BOUNCE0 INT_L_X42Y72/IMUX_L10 INT_L_X42Y72/IMUX_L16 INT_L_X42Y72/IMUX_L18 INT_L_X42Y72/LOGIC_OUTS_L0 
pips: CLBLL_L_X42Y72/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X42Y72/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X42Y72/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X42Y72/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X42Y72/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X42Y72/INT_L.BYP_BOUNCE0->>IMUX_L10 INT_L_X42Y72/INT_L.BYP_BOUNCE0->>IMUX_L18 INT_L_X42Y72/INT_L.LOGIC_OUTS_L0->>BYP_ALT0 INT_L_X42Y72/INT_L.LOGIC_OUTS_L0->>IMUX_L16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

high_count[10]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

high_count[10]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_core/u_clk_ctl/high_count_reg__0[9] - 
wires: CLBLL_L_X42Y72/CLBLL_IMUX19 CLBLL_L_X42Y72/CLBLL_IMUX23 CLBLL_L_X42Y72/CLBLL_IMUX27 CLBLL_L_X42Y72/CLBLL_LL_B4 CLBLL_L_X42Y72/CLBLL_LOGIC_OUTS1 CLBLL_L_X42Y72/CLBLL_L_B2 CLBLL_L_X42Y72/CLBLL_L_BQ CLBLL_L_X42Y72/CLBLL_L_C3 INT_L_X42Y72/BYP_ALT5 INT_L_X42Y72/BYP_BOUNCE5 INT_L_X42Y72/IMUX_L19 INT_L_X42Y72/IMUX_L23 INT_L_X42Y72/IMUX_L27 INT_L_X42Y72/LOGIC_OUTS_L1 
pips: CLBLL_L_X42Y72/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X42Y72/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X42Y72/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X42Y72/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X42Y72/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X42Y72/INT_L.BYP_BOUNCE5->>IMUX_L23 INT_L_X42Y72/INT_L.LOGIC_OUTS_L1->>BYP_ALT5 INT_L_X42Y72/INT_L.LOGIC_OUTS_L1->>IMUX_L19 INT_L_X42Y72/INT_L.LOGIC_OUTS_L1->>IMUX_L27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u_core/u_clk_ctl/high_count_reg__0[10] - 
wires: CLBLL_L_X42Y72/CLBLL_IMUX20 CLBLL_L_X42Y72/CLBLL_IMUX4 CLBLL_L_X42Y72/CLBLL_LL_A6 CLBLL_L_X42Y72/CLBLL_LOGIC_OUTS2 CLBLL_L_X42Y72/CLBLL_L_C2 CLBLL_L_X42Y72/CLBLL_L_CQ INT_L_X42Y72/IMUX_L20 INT_L_X42Y72/IMUX_L4 INT_L_X42Y72/LOGIC_OUTS_L2 
pips: CLBLL_L_X42Y72/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X42Y72/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X42Y72/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_L_X42Y72/INT_L.LOGIC_OUTS_L2->>IMUX_L20 INT_L_X42Y72/INT_L.LOGIC_OUTS_L2->>IMUX_L4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

high_count[10]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

high_count[10]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_core/u_clk_ctl/high_count_reg__0[7] - 
wires: CLBLL_L_X42Y71/CLBLL_IMUX39 CLBLL_L_X42Y71/CLBLL_LOGIC_OUTS3 CLBLL_L_X42Y71/CLBLL_L_D3 CLBLL_L_X42Y71/CLBLL_L_DQ CLBLL_L_X42Y72/CLBLL_IMUX6 CLBLL_L_X42Y72/CLBLL_IMUX7 CLBLL_L_X42Y72/CLBLL_LL_A1 CLBLL_L_X42Y72/CLBLL_L_A1 INT_L_X42Y71/IMUX_L39 INT_L_X42Y71/LOGIC_OUTS_L3 INT_L_X42Y71/NR1BEG3 INT_L_X42Y72/IMUX_L6 INT_L_X42Y72/IMUX_L7 INT_L_X42Y72/NR1END3 
pips: CLBLL_L_X42Y71/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X42Y71/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLL_L_X42Y72/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X42Y72/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 INT_L_X42Y71/INT_L.LOGIC_OUTS_L3->>IMUX_L39 INT_L_X42Y71/INT_L.LOGIC_OUTS_L3->>NR1BEG3 INT_L_X42Y72/INT_L.NR1END3->>IMUX_L6 INT_L_X42Y72/INT_L.NR1END3->>IMUX_L7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

high_count[3]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_core/u_clk_ctl/high_count_reg__0[3] - 
wires: CLBLL_L_X42Y70/CLBLL_IMUX39 CLBLL_L_X42Y70/CLBLL_LOGIC_OUTS3 CLBLL_L_X42Y70/CLBLL_L_D3 CLBLL_L_X42Y70/CLBLL_L_DQ CLBLL_L_X42Y71/CLBLL_IMUX3 CLBLL_L_X42Y71/CLBLL_L_A2 CLBLL_L_X42Y72/CLBLL_IMUX15 CLBLL_L_X42Y72/CLBLL_LL_B1 INT_L_X42Y70/BYP_ALT7 INT_L_X42Y70/BYP_BOUNCE7 INT_L_X42Y70/IMUX_L39 INT_L_X42Y70/LOGIC_OUTS_L3 INT_L_X42Y70/NN2BEG3 INT_L_X42Y71/BYP_BOUNCE_N3_7 INT_L_X42Y71/IMUX_L3 INT_L_X42Y71/NN2A3 INT_L_X42Y72/IMUX_L15 INT_L_X42Y72/NN2END3 
pips: CLBLL_L_X42Y70/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X42Y70/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLL_L_X42Y71/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X42Y72/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 INT_L_X42Y70/INT_L.BYP_ALT7->>BYP_BOUNCE7 INT_L_X42Y70/INT_L.LOGIC_OUTS_L3->>BYP_ALT7 INT_L_X42Y70/INT_L.LOGIC_OUTS_L3->>IMUX_L39 INT_L_X42Y70/INT_L.LOGIC_OUTS_L3->>NN2BEG3 INT_L_X42Y71/INT_L.BYP_BOUNCE_N3_7->>IMUX_L3 INT_L_X42Y72/INT_L.NN2END3->>IMUX_L15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

high_count[3]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_core/u_clk_ctl/high_count_reg__0[2] - 
wires: CLBLL_L_X42Y70/CLBLL_IMUX20 CLBLL_L_X42Y70/CLBLL_IMUX36 CLBLL_L_X42Y70/CLBLL_LOGIC_OUTS2 CLBLL_L_X42Y70/CLBLL_L_C2 CLBLL_L_X42Y70/CLBLL_L_CQ CLBLL_L_X42Y70/CLBLL_L_D2 CLBLL_L_X42Y72/CLBLL_IMUX12 CLBLL_L_X42Y72/CLBLL_LL_B6 INT_L_X42Y70/IMUX_L20 INT_L_X42Y70/IMUX_L36 INT_L_X42Y70/LOGIC_OUTS_L2 INT_L_X42Y70/NN2BEG2 INT_L_X42Y71/NN2A2 INT_L_X42Y72/IMUX_L12 INT_L_X42Y72/NN2END2 
pips: CLBLL_L_X42Y70/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X42Y70/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_L_X42Y70/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLL_L_X42Y72/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 INT_L_X42Y70/INT_L.LOGIC_OUTS_L2->>IMUX_L20 INT_L_X42Y70/INT_L.LOGIC_OUTS_L2->>IMUX_L36 INT_L_X42Y70/INT_L.LOGIC_OUTS_L2->>NN2BEG2 INT_L_X42Y72/INT_L.NN2END2->>IMUX_L12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

high_count[3]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_core/u_clk_ctl/high_count_reg__0[1] - 
wires: CLBLL_L_X42Y70/CLBLL_IMUX19 CLBLL_L_X42Y70/CLBLL_IMUX23 CLBLL_L_X42Y70/CLBLL_LOGIC_OUTS1 CLBLL_L_X42Y70/CLBLL_L_B2 CLBLL_L_X42Y70/CLBLL_L_BQ CLBLL_L_X42Y70/CLBLL_L_C3 CLBLL_L_X42Y72/CLBLL_IMUX2 CLBLL_L_X42Y72/CLBLL_LL_A2 INT_L_X42Y70/BYP_ALT5 INT_L_X42Y70/BYP_BOUNCE5 INT_L_X42Y70/IMUX_L19 INT_L_X42Y70/IMUX_L23 INT_L_X42Y70/LOGIC_OUTS_L1 INT_L_X42Y70/NN2BEG1 INT_L_X42Y71/NN2A1 INT_L_X42Y72/IMUX_L2 INT_L_X42Y72/NN2END1 
pips: CLBLL_L_X42Y70/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X42Y70/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X42Y70/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_L_X42Y72/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 INT_L_X42Y70/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X42Y70/INT_L.BYP_BOUNCE5->>IMUX_L23 INT_L_X42Y70/INT_L.LOGIC_OUTS_L1->>BYP_ALT5 INT_L_X42Y70/INT_L.LOGIC_OUTS_L1->>IMUX_L19 INT_L_X42Y70/INT_L.LOGIC_OUTS_L1->>NN2BEG1 INT_L_X42Y72/INT_L.NN2END1->>IMUX_L2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

high_count[3]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

high_count[3]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

high_count[3]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

high_count[3]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

high_count[3]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_core/u_clk_ctl/high_count_reg__0[0] - 
wires: CLBLL_L_X42Y70/CLBLL_IMUX0 CLBLL_L_X42Y70/CLBLL_LOGIC_OUTS0 CLBLL_L_X42Y70/CLBLL_L_A3 CLBLL_L_X42Y70/CLBLL_L_AQ CLBLL_L_X42Y72/CLBLL_IMUX24 CLBLL_L_X42Y72/CLBLL_LL_B5 INT_L_X42Y70/IMUX_L0 INT_L_X42Y70/LOGIC_OUTS_L0 INT_L_X42Y70/NN2BEG0 INT_L_X42Y71/NN2A0 INT_L_X42Y71/NN2END_S2_0 INT_L_X42Y72/IMUX_L24 INT_L_X42Y72/NN2END0 
pips: CLBLL_L_X42Y70/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X42Y70/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_L_X42Y72/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 INT_L_X42Y70/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X42Y70/INT_L.LOGIC_OUTS_L0->>NN2BEG0 INT_L_X42Y72/INT_L.NN2END0->>IMUX_L24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

high_count[7]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

high_count[7]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_core/u_clk_ctl/high_count_reg__0[6] - 
wires: CLBLL_L_X42Y71/CLBLL_IMUX20 CLBLL_L_X42Y71/CLBLL_IMUX46 CLBLL_L_X42Y71/CLBLL_LOGIC_OUTS2 CLBLL_L_X42Y71/CLBLL_L_C2 CLBLL_L_X42Y71/CLBLL_L_CQ CLBLL_L_X42Y71/CLBLL_L_D5 CLBLL_L_X42Y72/CLBLL_IMUX1 CLBLL_L_X42Y72/CLBLL_LL_A3 INT_L_X42Y71/BYP_ALT2 INT_L_X42Y71/BYP_BOUNCE2 INT_L_X42Y71/IMUX_L20 INT_L_X42Y71/IMUX_L46 INT_L_X42Y71/LOGIC_OUTS_L2 INT_L_X42Y71/NL1BEG1 INT_L_X42Y72/BYP_BOUNCE_N3_2 INT_L_X42Y72/IMUX_L1 INT_L_X42Y72/NL1END1 
pips: CLBLL_L_X42Y71/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X42Y71/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X42Y71/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLL_L_X42Y72/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 INT_L_X42Y71/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X42Y71/INT_L.BYP_BOUNCE2->>IMUX_L46 INT_L_X42Y71/INT_L.LOGIC_OUTS_L2->>BYP_ALT2 INT_L_X42Y71/INT_L.LOGIC_OUTS_L2->>IMUX_L20 INT_L_X42Y71/INT_L.LOGIC_OUTS_L2->>NL1BEG1 INT_L_X42Y72/INT_L.NL1END1->>IMUX_L1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

high_count[7]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_core/u_clk_ctl/high_count_reg__0[5] - 
wires: CLBLL_L_X42Y71/CLBLL_IMUX19 CLBLL_L_X42Y71/CLBLL_IMUX23 CLBLL_L_X42Y71/CLBLL_LOGIC_OUTS1 CLBLL_L_X42Y71/CLBLL_L_B2 CLBLL_L_X42Y71/CLBLL_L_BQ CLBLL_L_X42Y71/CLBLL_L_C3 CLBLL_L_X42Y72/CLBLL_IMUX8 CLBLL_L_X42Y72/CLBLL_LL_A5 INT_L_X42Y71/IMUX_L19 INT_L_X42Y71/IMUX_L23 INT_L_X42Y71/LOGIC_OUTS_L1 INT_L_X42Y71/NL1BEG0 INT_L_X42Y71/NL1END_S3_0 INT_L_X42Y72/IMUX_L8 INT_L_X42Y72/NL1END0 
pips: CLBLL_L_X42Y71/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X42Y71/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X42Y71/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_L_X42Y72/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 INT_L_X42Y71/INT_L.LOGIC_OUTS_L1->>IMUX_L19 INT_L_X42Y71/INT_L.LOGIC_OUTS_L1->>NL1BEG0 INT_L_X42Y71/INT_L.NL1END_S3_0->>IMUX_L23 INT_L_X42Y72/INT_L.NL1END0->>IMUX_L8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

high_count[7]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_core/u_clk_ctl/high_count_reg__0[4] - 
wires: CLBLL_L_X42Y71/CLBLL_IMUX16 CLBLL_L_X42Y71/CLBLL_IMUX6 CLBLL_L_X42Y71/CLBLL_LOGIC_OUTS0 CLBLL_L_X42Y71/CLBLL_L_A1 CLBLL_L_X42Y71/CLBLL_L_AQ CLBLL_L_X42Y71/CLBLL_L_B3 CLBLL_L_X42Y72/CLBLL_IMUX17 CLBLL_L_X42Y72/CLBLL_LL_B3 INT_L_X42Y71/IMUX_L16 INT_L_X42Y71/IMUX_L6 INT_L_X42Y71/LOGIC_OUTS_L0 INT_L_X42Y71/NL1BEG_N3 INT_L_X42Y71/NR1BEG0 INT_L_X42Y72/IMUX_L17 INT_L_X42Y72/NR1END0 
pips: CLBLL_L_X42Y71/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X42Y71/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X42Y71/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_L_X42Y72/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 INT_L_X42Y71/INT_L.LOGIC_OUTS_L0->>IMUX_L16 INT_L_X42Y71/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X42Y71/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X42Y71/INT_L.NL1BEG_N3->>IMUX_L6 INT_L_X42Y72/INT_L.NR1END0->>IMUX_L17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

high_count[7]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

high_count[7]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

high_count[7]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

high_count[7]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

high_count[10] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

high_count[9] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

high_count[8] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

high_count_reg[7]_i_1_n_0 - 
wires: CLBLL_L_X42Y71/CLBLL_L_COUT CLBLL_L_X42Y71/CLBLL_L_COUT_N CLBLL_L_X42Y72/CLBLL_L_CIN 
pips: CLBLL_L_X42Y71/CLBLL_L.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

<const0> - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 130, 

high_count_reg[3]_i_1_n_0 - 
wires: CLBLL_L_X42Y70/CLBLL_L_COUT CLBLL_L_X42Y70/CLBLL_L_COUT_N CLBLL_L_X42Y71/CLBLL_L_CIN 
pips: CLBLL_L_X42Y70/CLBLL_L.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

high_count[3] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

high_count[2] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

high_count[1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

high_count[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

high_count[7] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

high_count[6] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

high_count[5] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

high_count[4] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

load_byte_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

load_byte_i_2_n_0 - 
wires: CLBLM_L_X46Y64/CLBLM_IMUX16 CLBLM_L_X46Y64/CLBLM_L_B3 CLBLM_R_X47Y62/CLBLM_IMUX24 CLBLM_R_X47Y62/CLBLM_LOGIC_OUTS22 CLBLM_R_X47Y62/CLBLM_M_B5 CLBLM_R_X47Y62/CLBLM_M_C CLBLM_R_X47Y62/CLBLM_M_CMUX INT_L_X46Y63/WR1END_S1_0 INT_L_X46Y64/IMUX_L16 INT_L_X46Y64/WR1END0 INT_R_X47Y62/IMUX24 INT_R_X47Y62/LOGIC_OUTS22 INT_R_X47Y62/NL1BEG_N3 INT_R_X47Y62/NR1BEG3 INT_R_X47Y63/NR1END3 INT_R_X47Y63/WR1BEG_S0 INT_R_X47Y64/WR1BEG0 
pips: CLBLM_L_X46Y64/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X47Y62/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X47Y62/CLBLM_R.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_R_X47Y62/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X46Y64/INT_L.WR1END0->>IMUX_L16 INT_R_X47Y62/INT_R.LOGIC_OUTS22->>IMUX24 INT_R_X47Y62/INT_R.LOGIC_OUTS22->>NL1BEG_N3 INT_R_X47Y62/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X47Y63/INT_R.NR1END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_spi/load_byte - 
wires: CLBLL_R_X45Y59/CLBLL_IMUX5 CLBLL_R_X45Y59/CLBLL_L_A6 CLBLL_R_X45Y60/CLBLL_SW2A2 CLBLL_R_X45Y63/CLBLL_IMUX13 CLBLL_R_X45Y63/CLBLL_IMUX20 CLBLL_R_X45Y63/CLBLL_IMUX46 CLBLL_R_X45Y63/CLBLL_IMUX5 CLBLL_R_X45Y63/CLBLL_L_A6 CLBLL_R_X45Y63/CLBLL_L_B6 CLBLL_R_X45Y63/CLBLL_L_C2 CLBLL_R_X45Y63/CLBLL_L_D5 CLBLL_R_X45Y63/CLBLL_WR1END2 CLBLM_L_X46Y60/CLBLM_SW2A2 CLBLM_L_X46Y61/CLBLM_IMUX0 CLBLM_L_X46Y61/CLBLM_L_A3 CLBLM_L_X46Y62/CLBLM_IMUX13 CLBLM_L_X46Y62/CLBLM_IMUX20 CLBLM_L_X46Y62/CLBLM_IMUX5 CLBLM_L_X46Y62/CLBLM_L_A6 CLBLM_L_X46Y62/CLBLM_L_B6 CLBLM_L_X46Y62/CLBLM_L_C2 CLBLM_L_X46Y63/CLBLM_IMUX1 CLBLM_L_X46Y63/CLBLM_M_A3 CLBLM_L_X46Y63/CLBLM_WR1END2 CLBLM_R_X47Y62/CLBLM_IMUX18 CLBLM_R_X47Y62/CLBLM_LOGIC_OUTS5 CLBLM_R_X47Y62/CLBLM_M_B2 CLBLM_R_X47Y62/CLBLM_M_BQ INT_L_X46Y60/SR1END3 INT_L_X46Y60/SW2A2 INT_L_X46Y61/IMUX_L0 INT_L_X46Y61/SR1BEG3 INT_L_X46Y61/SR1END2 INT_L_X46Y61/SR1END_N3_3 INT_L_X46Y61/SW2BEG2 INT_L_X46Y62/IMUX_L13 INT_L_X46Y62/IMUX_L20 INT_L_X46Y62/IMUX_L5 INT_L_X46Y62/NL1BEG1 INT_L_X46Y62/SR1BEG2 INT_L_X46Y62/WR1END2 INT_L_X46Y63/IMUX_L1 INT_L_X46Y63/NL1END1 INT_L_X46Y63/WR1BEG2 INT_R_X45Y59/IMUX5 INT_R_X45Y59/SL1END2 INT_R_X45Y60/SL1BEG2 INT_R_X45Y60/SW2END2 INT_R_X45Y63/BYP_ALT2 INT_R_X45Y63/BYP_BOUNCE2 INT_R_X45Y63/IMUX13 INT_R_X45Y63/IMUX20 INT_R_X45Y63/IMUX46 INT_R_X45Y63/IMUX5 INT_R_X45Y63/WR1END2 INT_R_X45Y64/BYP_BOUNCE_N3_2 INT_R_X47Y62/IMUX18 INT_R_X47Y62/LOGIC_OUTS5 INT_R_X47Y62/WR1BEG2 VBRK_X113Y63/VBRK_SW2A2 VBRK_X113Y66/VBRK_WR1END2 
pips: CLBLL_R_X45Y59/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X45Y63/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X45Y63/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X45Y63/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X45Y63/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLM_L_X46Y61/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X46Y62/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X46Y62/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X46Y62/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X46Y63/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X47Y62/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X47Y62/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X46Y61/INT_L.SR1END2->>SR1BEG3 INT_L_X46Y61/INT_L.SR1END2->>SW2BEG2 INT_L_X46Y61/INT_L.SR1END_N3_3->>IMUX_L0 INT_L_X46Y62/INT_L.WR1END2->>IMUX_L13 INT_L_X46Y62/INT_L.WR1END2->>IMUX_L20 INT_L_X46Y62/INT_L.WR1END2->>IMUX_L5 INT_L_X46Y62/INT_L.WR1END2->>NL1BEG1 INT_L_X46Y62/INT_L.WR1END2->>SR1BEG2 INT_L_X46Y63/INT_L.NL1END1->>IMUX_L1 INT_L_X46Y63/INT_L.NL1END1->>WR1BEG2 INT_R_X45Y59/INT_R.SL1END2->>IMUX5 INT_R_X45Y60/INT_R.SW2END2->>SL1BEG2 INT_R_X45Y63/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X45Y63/INT_R.BYP_BOUNCE2->>IMUX46 INT_R_X45Y63/INT_R.WR1END2->>BYP_ALT2 INT_R_X45Y63/INT_R.WR1END2->>IMUX13 INT_R_X45Y63/INT_R.WR1END2->>IMUX20 INT_R_X45Y63/INT_R.WR1END2->>IMUX5 INT_R_X47Y62/INT_R.LOGIC_OUTS5->>IMUX18 INT_R_X47Y62/INT_R.LOGIC_OUTS5->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 12, 

low_count[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_core/u_clk_ctl/low_count_reg__0[0] - 
wires: CLBLL_L_X42Y69/CLBLL_IMUX0 CLBLL_L_X42Y69/CLBLL_IMUX16 CLBLL_L_X42Y69/CLBLL_IMUX30 CLBLL_L_X42Y69/CLBLL_LOGIC_OUTS0 CLBLL_L_X42Y69/CLBLL_L_A3 CLBLL_L_X42Y69/CLBLL_L_AQ CLBLL_L_X42Y69/CLBLL_L_B3 CLBLL_L_X42Y69/CLBLL_L_C5 INT_L_X42Y69/IMUX_L0 INT_L_X42Y69/IMUX_L16 INT_L_X42Y69/IMUX_L30 INT_L_X42Y69/LOGIC_OUTS_L0 INT_L_X42Y69/NL1BEG_N3 
pips: CLBLL_L_X42Y69/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X42Y69/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X42Y69/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X42Y69/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X42Y69/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X42Y69/INT_L.LOGIC_OUTS_L0->>IMUX_L16 INT_L_X42Y69/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X42Y69/INT_L.NL1BEG_N3->>IMUX_L30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

A[8] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_core/u_clk_ctl/low_count_reg__0[8] - 
wires: CLBLL_L_X42Y69/CLBLL_IMUX14 CLBLL_L_X42Y69/CLBLL_L_B1 CLBLL_L_X42Y70/CLBLL_IMUX44 CLBLL_L_X42Y70/CLBLL_LL_D4 CLBLL_L_X42Y70/CLBLL_LL_DQ CLBLL_L_X42Y70/CLBLL_LOGIC_OUTS7 CLBLL_L_X42Y71/CLBLL_IMUX11 CLBLL_L_X42Y71/CLBLL_LL_A4 INT_L_X42Y69/IMUX_L14 INT_L_X42Y69/SL1END3 INT_L_X42Y70/FAN_ALT1 INT_L_X42Y70/FAN_BOUNCE1 INT_L_X42Y70/IMUX_L44 INT_L_X42Y70/LOGIC_OUTS_L7 INT_L_X42Y70/NL1BEG2 INT_L_X42Y70/SL1BEG3 INT_L_X42Y71/IMUX_L11 INT_L_X42Y71/NL1END2 
pips: CLBLL_L_X42Y69/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X42Y70/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_L_X42Y70/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLL_L_X42Y71/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 INT_L_X42Y69/INT_L.SL1END3->>IMUX_L14 INT_L_X42Y70/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X42Y70/INT_L.FAN_BOUNCE1->>IMUX_L44 INT_L_X42Y70/INT_L.LOGIC_OUTS_L7->>FAN_ALT1 INT_L_X42Y70/INT_L.LOGIC_OUTS_L7->>NL1BEG2 INT_L_X42Y70/INT_L.LOGIC_OUTS_L7->>SL1BEG3 INT_L_X42Y71/INT_L.NL1END2->>IMUX_L11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

low_count[10]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_core/u_clk_ctl/low_count_reg__0[9] - 
wires: CLBLL_L_X42Y71/CLBLL_IMUX1 CLBLL_L_X42Y71/CLBLL_IMUX17 CLBLL_L_X42Y71/CLBLL_LL_A3 CLBLL_L_X42Y71/CLBLL_LL_AQ CLBLL_L_X42Y71/CLBLL_LL_B3 CLBLL_L_X42Y71/CLBLL_LOGIC_OUTS4 CLBLM_R_X43Y70/CLBLM_IMUX22 CLBLM_R_X43Y70/CLBLM_M_C3 INT_L_X42Y70/EL1BEG3 INT_L_X42Y71/EL1BEG_N3 INT_L_X42Y71/IMUX_L1 INT_L_X42Y71/IMUX_L17 INT_L_X42Y71/LOGIC_OUTS_L4 INT_R_X43Y70/EL1END3 INT_R_X43Y70/IMUX22 
pips: CLBLL_L_X42Y71/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X42Y71/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X42Y71/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X43Y70/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X42Y71/INT_L.LOGIC_OUTS_L4->>EL1BEG_N3 INT_L_X42Y71/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X42Y71/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_R_X43Y70/INT_R.EL1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u_core/u_clk_ctl/low_count_reg__0[10] - 
wires: CLBLL_L_X42Y71/CLBLL_IMUX18 CLBLL_L_X42Y71/CLBLL_LL_B2 CLBLL_L_X42Y71/CLBLL_LL_BQ CLBLL_L_X42Y71/CLBLL_LOGIC_OUTS5 CLBLM_R_X43Y70/CLBLM_IMUX35 CLBLM_R_X43Y70/CLBLM_M_C6 INT_L_X42Y70/SE2A1 INT_L_X42Y71/IMUX_L18 INT_L_X42Y71/LOGIC_OUTS_L5 INT_L_X42Y71/SE2BEG1 INT_R_X43Y70/IMUX35 INT_R_X43Y70/SE2END1 
pips: CLBLL_L_X42Y71/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X42Y71/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X43Y70/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X42Y71/INT_L.LOGIC_OUTS_L5->>IMUX_L18 INT_L_X42Y71/INT_L.LOGIC_OUTS_L5->>SE2BEG1 INT_R_X43Y70/INT_R.SE2END1->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

low_count[10]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

low_count[4]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_core/u_clk_ctl/low_count_reg__0[1] - 
wires: CLBLL_L_X42Y69/CLBLL_IMUX1 CLBLL_L_X42Y69/CLBLL_IMUX17 CLBLL_L_X42Y69/CLBLL_LL_A3 CLBLL_L_X42Y69/CLBLL_LL_AQ CLBLL_L_X42Y69/CLBLL_LL_B3 CLBLL_L_X42Y69/CLBLL_LOGIC_OUTS4 CLBLM_R_X43Y70/CLBLM_IMUX32 CLBLM_R_X43Y70/CLBLM_M_C1 INT_L_X42Y69/IMUX_L1 INT_L_X42Y69/IMUX_L17 INT_L_X42Y69/LOGIC_OUTS_L4 INT_L_X42Y69/NE2BEG0 INT_L_X42Y70/NE2A0 INT_R_X43Y69/NE2END_S3_0 INT_R_X43Y70/IMUX32 INT_R_X43Y70/NE2END0 
pips: CLBLL_L_X42Y69/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X42Y69/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X42Y69/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X43Y70/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X42Y69/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X42Y69/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_L_X42Y69/INT_L.LOGIC_OUTS_L4->>NE2BEG0 INT_R_X43Y70/INT_R.NE2END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

A[0] - 
wires: CLBLL_L_X42Y69/CLBLL_BYP1 CLBLL_L_X42Y69/CLBLL_LL_AX CLBLL_L_X42Y69/CLBLL_LOGIC_OUTS18 CLBLL_L_X42Y69/CLBLL_L_C CLBLL_L_X42Y69/CLBLL_L_CMUX INT_L_X42Y69/BYP_ALT1 INT_L_X42Y69/BYP_L1 INT_L_X42Y69/LOGIC_OUTS_L18 
pips: CLBLL_L_X42Y69/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLL_L_X42Y69/CLBLL_L.CLBLL_L_C->>CLBLL_L_CMUX CLBLL_L_X42Y69/CLBLL_L.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_L_X42Y69/INT_L.BYP_ALT1->>BYP_L1 INT_L_X42Y69/INT_L.LOGIC_OUTS_L18->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

low_count[4]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_core/u_clk_ctl/low_count_reg__0[4] - 
wires: CLBLL_L_X42Y69/CLBLL_IMUX44 CLBLL_L_X42Y69/CLBLL_LL_D4 CLBLL_L_X42Y69/CLBLL_LL_DQ CLBLL_L_X42Y69/CLBLL_LOGIC_OUTS7 CLBLL_L_X42Y69/CLBLL_WL1END2 CLBLL_L_X42Y70/CLBLL_EL1BEG1 CLBLL_L_X42Y70/CLBLL_IMUX11 CLBLL_L_X42Y70/CLBLL_LL_A4 CLBLM_R_X41Y69/CLBLM_WL1END2 CLBLM_R_X41Y70/CLBLM_EL1BEG1 CLBLM_R_X43Y70/CLBLM_IMUX17 CLBLM_R_X43Y70/CLBLM_M_B3 INT_L_X42Y69/ER1BEG_S0 INT_L_X42Y69/FAN_ALT1 INT_L_X42Y69/FAN_BOUNCE1 INT_L_X42Y69/IMUX_L44 INT_L_X42Y69/LOGIC_OUTS_L7 INT_L_X42Y69/WL1BEG2 INT_L_X42Y70/EL1END1 INT_L_X42Y70/ER1BEG0 INT_L_X42Y70/IMUX_L11 INT_R_X41Y69/NL1BEG2 INT_R_X41Y69/WL1END2 INT_R_X41Y70/EL1BEG1 INT_R_X41Y70/NL1END2 INT_R_X43Y70/ER1END0 INT_R_X43Y70/IMUX17 
pips: CLBLL_L_X42Y69/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_L_X42Y69/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLL_L_X42Y70/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_R_X43Y70/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X42Y69/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X42Y69/INT_L.FAN_BOUNCE1->>IMUX_L44 INT_L_X42Y69/INT_L.LOGIC_OUTS_L7->>ER1BEG_S0 INT_L_X42Y69/INT_L.LOGIC_OUTS_L7->>FAN_ALT1 INT_L_X42Y69/INT_L.LOGIC_OUTS_L7->>WL1BEG2 INT_L_X42Y70/INT_L.EL1END1->>IMUX_L11 INT_R_X41Y69/INT_R.WL1END2->>NL1BEG2 INT_R_X41Y70/INT_R.NL1END2->>EL1BEG1 INT_R_X43Y70/INT_R.ER1END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

low_count[4]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_core/u_clk_ctl/low_count_reg__0[3] - 
wires: CLBLL_L_X42Y69/CLBLL_IMUX29 CLBLL_L_X42Y69/CLBLL_IMUX45 CLBLL_L_X42Y69/CLBLL_LL_C2 CLBLL_L_X42Y69/CLBLL_LL_CQ CLBLL_L_X42Y69/CLBLL_LL_D2 CLBLL_L_X42Y69/CLBLL_LOGIC_OUTS6 CLBLM_R_X43Y70/CLBLM_IMUX24 CLBLM_R_X43Y70/CLBLM_M_B5 INT_L_X42Y69/IMUX_L29 INT_L_X42Y69/IMUX_L45 INT_L_X42Y69/LOGIC_OUTS_L6 INT_L_X42Y69/NL1BEG1 INT_L_X42Y70/EL1BEG0 INT_L_X42Y70/NL1END1 INT_R_X43Y69/EL1END_S3_0 INT_R_X43Y70/EL1END0 INT_R_X43Y70/IMUX24 
pips: CLBLL_L_X42Y69/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X42Y69/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X42Y69/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X43Y70/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X42Y69/INT_L.LOGIC_OUTS_L6->>IMUX_L29 INT_L_X42Y69/INT_L.LOGIC_OUTS_L6->>IMUX_L45 INT_L_X42Y69/INT_L.LOGIC_OUTS_L6->>NL1BEG1 INT_L_X42Y70/INT_L.NL1END1->>EL1BEG0 INT_R_X43Y70/INT_R.EL1END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

low_count[4]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_core/u_clk_ctl/low_count_reg__0[2] - 
wires: CLBLL_L_X42Y69/CLBLL_IMUX18 CLBLL_L_X42Y69/CLBLL_IMUX22 CLBLL_L_X42Y69/CLBLL_IMUX26 CLBLL_L_X42Y69/CLBLL_LL_B2 CLBLL_L_X42Y69/CLBLL_LL_BQ CLBLL_L_X42Y69/CLBLL_LL_C3 CLBLL_L_X42Y69/CLBLL_LOGIC_OUTS5 CLBLL_L_X42Y69/CLBLL_L_B4 INT_L_X42Y69/BYP_ALT4 INT_L_X42Y69/BYP_BOUNCE4 INT_L_X42Y69/IMUX_L18 INT_L_X42Y69/IMUX_L22 INT_L_X42Y69/IMUX_L26 INT_L_X42Y69/LOGIC_OUTS_L5 
pips: CLBLL_L_X42Y69/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X42Y69/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X42Y69/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X42Y69/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X42Y69/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X42Y69/INT_L.BYP_BOUNCE4->>IMUX_L22 INT_L_X42Y69/INT_L.LOGIC_OUTS_L5->>BYP_ALT4 INT_L_X42Y69/INT_L.LOGIC_OUTS_L5->>IMUX_L18 INT_L_X42Y69/INT_L.LOGIC_OUTS_L5->>IMUX_L26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

low_count[4]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

low_count[4]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

low_count[4]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

low_count[4]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

low_count[8]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

low_count[8]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_core/u_clk_ctl/low_count_reg__0[7] - 
wires: CLBLL_L_X42Y70/CLBLL_IMUX29 CLBLL_L_X42Y70/CLBLL_IMUX45 CLBLL_L_X42Y70/CLBLL_LL_C2 CLBLL_L_X42Y70/CLBLL_LL_CQ CLBLL_L_X42Y70/CLBLL_LL_D2 CLBLL_L_X42Y70/CLBLL_LOGIC_OUTS6 CLBLM_R_X43Y70/CLBLM_IMUX31 CLBLM_R_X43Y70/CLBLM_M_C5 INT_L_X42Y70/ER1BEG3 INT_L_X42Y70/IMUX_L29 INT_L_X42Y70/IMUX_L45 INT_L_X42Y70/LOGIC_OUTS_L6 INT_R_X43Y70/ER1END3 INT_R_X43Y70/IMUX31 INT_R_X43Y71/ER1END_N3_3 
pips: CLBLL_L_X42Y70/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X42Y70/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X42Y70/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X43Y70/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X42Y70/INT_L.LOGIC_OUTS_L6->>ER1BEG3 INT_L_X42Y70/INT_L.LOGIC_OUTS_L6->>IMUX_L29 INT_L_X42Y70/INT_L.LOGIC_OUTS_L6->>IMUX_L45 INT_R_X43Y70/INT_R.ER1END3->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

low_count[8]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_core/u_clk_ctl/low_count_reg__0[6] - 
wires: CLBLL_L_X42Y69/CLBLL_IMUX19 CLBLL_L_X42Y69/CLBLL_L_B2 CLBLL_L_X42Y70/CLBLL_IMUX18 CLBLL_L_X42Y70/CLBLL_IMUX31 CLBLL_L_X42Y70/CLBLL_LL_B2 CLBLL_L_X42Y70/CLBLL_LL_BQ CLBLL_L_X42Y70/CLBLL_LL_C5 CLBLL_L_X42Y70/CLBLL_LOGIC_OUTS5 INT_L_X42Y69/IMUX_L19 INT_L_X42Y69/SL1END1 INT_L_X42Y70/IMUX_L18 INT_L_X42Y70/IMUX_L31 INT_L_X42Y70/LOGIC_OUTS_L5 INT_L_X42Y70/NL1BEG0 INT_L_X42Y70/NL1END_S3_0 INT_L_X42Y70/SL1BEG1 INT_L_X42Y71/NL1END0 
pips: CLBLL_L_X42Y69/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X42Y70/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X42Y70/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X42Y70/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X42Y69/INT_L.SL1END1->>IMUX_L19 INT_L_X42Y70/INT_L.LOGIC_OUTS_L5->>IMUX_L18 INT_L_X42Y70/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X42Y70/INT_L.LOGIC_OUTS_L5->>SL1BEG1 INT_L_X42Y70/INT_L.NL1END_S3_0->>IMUX_L31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

low_count[8]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_core/u_clk_ctl/low_count_reg__0[5] - 
wires: CLBLL_L_X42Y70/CLBLL_IMUX1 CLBLL_L_X42Y70/CLBLL_IMUX17 CLBLL_L_X42Y70/CLBLL_LL_A3 CLBLL_L_X42Y70/CLBLL_LL_AQ CLBLL_L_X42Y70/CLBLL_LL_B3 CLBLL_L_X42Y70/CLBLL_LOGIC_OUTS4 CLBLM_R_X43Y70/CLBLM_IMUX27 CLBLM_R_X43Y70/CLBLM_M_B4 INT_L_X42Y70/ER1BEG1 INT_L_X42Y70/IMUX_L1 INT_L_X42Y70/IMUX_L17 INT_L_X42Y70/LOGIC_OUTS_L4 INT_R_X43Y70/ER1END1 INT_R_X43Y70/IMUX27 
pips: CLBLL_L_X42Y70/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X42Y70/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X42Y70/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X43Y70/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X42Y70/INT_L.LOGIC_OUTS_L4->>ER1BEG1 INT_L_X42Y70/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X42Y70/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_R_X43Y70/INT_R.ER1END1->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

low_count[8]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

low_count[8]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

low_count[8]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

low_count[8]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

low_count_reg[10]_i_2_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

low_count_reg[10]_i_2_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

low_count_reg[8]_i_1_n_0 - 
wires: CLBLL_L_X42Y70/CLBLL_LL_COUT CLBLL_L_X42Y70/CLBLL_LL_COUT_N CLBLL_L_X42Y71/CLBLL_LL_CIN 
pips: CLBLL_L_X42Y70/CLBLL_L.CLBLL_LL_COUT->CLBLL_LL_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

low_count_reg[4]_i_1_n_0 - 
wires: CLBLL_L_X42Y69/CLBLL_LL_COUT CLBLL_L_X42Y69/CLBLL_LL_COUT_N CLBLL_L_X42Y70/CLBLL_LL_CIN 
pips: CLBLL_L_X42Y69/CLBLL_L.CLBLL_LL_COUT->CLBLL_LL_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

low_count_reg[4]_i_1_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

low_count_reg[4]_i_1_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

low_count_reg[4]_i_1_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

low_count_reg[4]_i_1_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

low_count_reg[8]_i_1_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

low_count_reg[8]_i_1_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

low_count_reg[8]_i_1_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

low_count_reg[8]_i_1_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mclk_div_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mclk_div_i_2_n_0 - 
wires: CLBLL_L_X42Y67/CLBLL_LOGIC_OUTS8 CLBLL_L_X42Y67/CLBLL_L_A CLBLL_L_X42Y69/CLBLL_CTRL0 CLBLL_L_X42Y69/CLBLL_CTRL1 CLBLL_L_X42Y69/CLBLL_LL_SR CLBLL_L_X42Y69/CLBLL_L_SR CLBLL_L_X42Y70/CLBLL_CTRL0 CLBLL_L_X42Y70/CLBLL_CTRL1 CLBLL_L_X42Y70/CLBLL_LL_SR CLBLL_L_X42Y70/CLBLL_L_SR CLBLL_L_X42Y71/CLBLL_CTRL0 CLBLL_L_X42Y71/CLBLL_CTRL1 CLBLL_L_X42Y71/CLBLL_LL_SR CLBLL_L_X42Y71/CLBLL_L_SR CLBLL_L_X42Y72/CLBLL_CTRL0 CLBLL_L_X42Y72/CLBLL_L_SR CLBLM_R_X43Y71/CLBLM_CTRL1 CLBLM_R_X43Y71/CLBLM_M_SR INT_L_X42Y67/LOGIC_OUTS_L8 INT_L_X42Y67/NL1BEG2 INT_L_X42Y67/NL1BEG_N3 INT_L_X42Y68/NL1END2 INT_L_X42Y68/NR1BEG2 INT_L_X42Y69/CTRL_L0 INT_L_X42Y69/CTRL_L1 INT_L_X42Y69/NR1BEG2 INT_L_X42Y69/NR1END2 INT_L_X42Y70/CTRL_L0 INT_L_X42Y70/CTRL_L1 INT_L_X42Y70/NR1BEG2 INT_L_X42Y70/NR1END2 INT_L_X42Y71/CTRL_L0 INT_L_X42Y71/CTRL_L1 INT_L_X42Y71/EL1BEG1 INT_L_X42Y71/NR1BEG2 INT_L_X42Y71/NR1END2 INT_L_X42Y72/CTRL_L0 INT_L_X42Y72/NR1END2 INT_R_X43Y71/BYP_ALT4 INT_R_X43Y71/BYP_BOUNCE4 INT_R_X43Y71/CTRL1 INT_R_X43Y71/EL1END1 
pips: CLBLL_L_X42Y67/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_L_X42Y69/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_L_X42Y69/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X42Y70/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_L_X42Y70/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X42Y71/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_L_X42Y71/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X42Y72/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLM_R_X43Y71/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR INT_L_X42Y67/INT_L.LOGIC_OUTS_L8->>NL1BEG_N3 INT_L_X42Y67/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X42Y68/INT_L.NL1END2->>NR1BEG2 INT_L_X42Y69/INT_L.NR1END2->>CTRL_L0 INT_L_X42Y69/INT_L.NR1END2->>CTRL_L1 INT_L_X42Y69/INT_L.NR1END2->>NR1BEG2 INT_L_X42Y70/INT_L.NR1END2->>CTRL_L0 INT_L_X42Y70/INT_L.NR1END2->>CTRL_L1 INT_L_X42Y70/INT_L.NR1END2->>NR1BEG2 INT_L_X42Y71/INT_L.NR1END2->>CTRL_L0 INT_L_X42Y71/INT_L.NR1END2->>CTRL_L1 INT_L_X42Y71/INT_L.NR1END2->>EL1BEG1 INT_L_X42Y71/INT_L.NR1END2->>NR1BEG2 INT_L_X42Y72/INT_L.NR1END2->>CTRL_L0 INT_R_X43Y71/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X43Y71/INT_R.BYP_BOUNCE4->>CTRL1 INT_R_X43Y71/INT_R.EL1END1->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 24, 

mclk_div_i_5_n_0 - 
wires: CLBLL_L_X42Y72/CLBLL_IMUX11 CLBLL_L_X42Y72/CLBLL_LL_A4 CLBLL_L_X42Y72/CLBLL_LL_B CLBLL_L_X42Y72/CLBLL_LOGIC_OUTS13 INT_L_X42Y72/IMUX_L11 INT_L_X42Y72/LOGIC_OUTS_L13 
pips: CLBLL_L_X42Y72/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X42Y72/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X42Y72/INT_L.LOGIC_OUTS_L13->>IMUX_L11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mclk_div_i_6_n_0 - 
wires: CLBLM_R_X43Y70/CLBLM_IMUX12 CLBLM_R_X43Y70/CLBLM_LOGIC_OUTS14 CLBLM_R_X43Y70/CLBLM_M_B6 CLBLM_R_X43Y70/CLBLM_M_C INT_R_X43Y70/IMUX12 INT_R_X43Y70/LOGIC_OUTS14 
pips: CLBLM_R_X43Y70/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X43Y70/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X43Y70/INT_R.LOGIC_OUTS14->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mclk_div_i_7_n_0 - 
wires: CLBLL_L_X42Y69/CLBLL_LOGIC_OUTS9 CLBLL_L_X42Y69/CLBLL_L_B CLBLM_R_X43Y70/CLBLM_IMUX18 CLBLM_R_X43Y70/CLBLM_M_B2 INT_L_X42Y69/LOGIC_OUTS_L9 INT_L_X42Y69/NE2BEG1 INT_L_X42Y70/NE2A1 INT_R_X43Y70/IMUX18 INT_R_X43Y70/NE2END1 
pips: CLBLL_L_X42Y69/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_R_X43Y70/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X42Y69/INT_L.LOGIC_OUTS_L9->>NE2BEG1 INT_R_X43Y70/INT_R.NE2END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in__0__0[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in__0__0[1] - 
wires: CLBLM_R_X43Y69/CLBLM_BYP1 CLBLM_R_X43Y69/CLBLM_LOGIC_OUTS8 CLBLM_R_X43Y69/CLBLM_L_A CLBLM_R_X43Y69/CLBLM_M_AX INT_R_X43Y69/BYP1 INT_R_X43Y69/BYP_ALT1 INT_R_X43Y69/LOGIC_OUTS8 
pips: CLBLM_R_X43Y69/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X43Y69/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X43Y69/INT_R.BYP_ALT1->>BYP1 INT_R_X43Y69/INT_R.LOGIC_OUTS8->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in__0__0[2] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in__0__0[3] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

op_done_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_ack_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_addr[0]_i_1_n_0 - 
wires: CLBLL_R_X45Y66/CLBLL_ER1BEG0 CLBLL_R_X45Y67/CLBLL_ER1BEG0 CLBLL_R_X45Y67/CLBLL_SW2A3 CLBLM_L_X46Y66/CLBLM_BYP0 CLBLM_L_X46Y66/CLBLM_ER1BEG0 CLBLM_L_X46Y66/CLBLM_L_AX CLBLM_L_X46Y67/CLBLM_BYP1 CLBLM_L_X46Y67/CLBLM_ER1BEG0 CLBLM_L_X46Y67/CLBLM_M_AX CLBLM_L_X46Y67/CLBLM_SW2A3 CLBLM_L_X46Y68/CLBLM_LOGIC_OUTS15 CLBLM_L_X46Y68/CLBLM_M_D INT_L_X46Y66/BYP_ALT0 INT_L_X46Y66/BYP_L0 INT_L_X46Y66/ER1END0 INT_L_X46Y67/BYP_ALT1 INT_L_X46Y67/BYP_L1 INT_L_X46Y67/ER1END0 INT_L_X46Y67/SW2A3 INT_L_X46Y68/LOGIC_OUTS_L15 INT_L_X46Y68/SW2BEG3 INT_R_X45Y65/ER1BEG_S0 INT_R_X45Y65/SS2END3 INT_R_X45Y66/ER1BEG0 INT_R_X45Y66/ER1BEG_S0 INT_R_X45Y66/SL1END3 INT_R_X45Y66/SS2A3 INT_R_X45Y66/SS2END_N0_3 INT_R_X45Y67/ER1BEG0 INT_R_X45Y67/SL1BEG3 INT_R_X45Y67/SS2BEG3 INT_R_X45Y67/SW2END3 INT_R_X45Y68/SW2END_N0_3 VBRK_X113Y69/VBRK_ER1BEG0 VBRK_X113Y70/VBRK_ER1BEG0 VBRK_X113Y70/VBRK_SW2A3 
pips: CLBLM_L_X46Y66/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X46Y67/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X46Y68/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X46Y66/INT_L.BYP_ALT0->>BYP_L0 INT_L_X46Y66/INT_L.ER1END0->>BYP_ALT0 INT_L_X46Y67/INT_L.BYP_ALT1->>BYP_L1 INT_L_X46Y67/INT_L.ER1END0->>BYP_ALT1 INT_L_X46Y68/INT_L.LOGIC_OUTS_L15->>SW2BEG3 INT_R_X45Y65/INT_R.SS2END3->>ER1BEG_S0 INT_R_X45Y66/INT_R.SL1END3->>ER1BEG_S0 INT_R_X45Y67/INT_R.SW2END3->>SL1BEG3 INT_R_X45Y67/INT_R.SW2END3->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_addr[0]_i_2_n_0 - 
wires: CLBLM_L_X46Y68/CLBLM_IMUX38 CLBLM_L_X46Y68/CLBLM_LOGIC_OUTS17 CLBLM_L_X46Y68/CLBLM_L_B CLBLM_L_X46Y68/CLBLM_L_BMUX CLBLM_L_X46Y68/CLBLM_M_D3 INT_L_X46Y68/IMUX_L38 INT_L_X46Y68/LOGIC_OUTS_L17 
pips: CLBLM_L_X46Y68/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X46Y68/CLBLM_L.CLBLM_L_B->>CLBLM_L_BMUX CLBLM_L_X46Y68/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X46Y68/INT_L.LOGIC_OUTS_L17->>IMUX_L38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_addr[1]_i_1_n_0 - 
wires: CLBLM_L_X46Y66/CLBLM_BYP2 CLBLM_L_X46Y66/CLBLM_L_CX CLBLM_L_X46Y67/CLBLM_BYP4 CLBLM_L_X46Y67/CLBLM_M_BX CLBLM_L_X46Y69/CLBLM_LOGIC_OUTS13 CLBLM_L_X46Y69/CLBLM_M_B CLBLM_R_X47Y66/CLBLM_WW2A1 CLBLM_R_X47Y67/CLBLM_EE2A1 DSP_L_X48Y65/DSP_EE2A1_2 DSP_L_X48Y65/DSP_WW2A1_1 INT_INTERFACE_L_X48Y66/INT_INTERFACE_WW2A1 INT_INTERFACE_L_X48Y67/INT_INTERFACE_EE2A1 INT_L_X46Y66/BYP_ALT2 INT_L_X46Y66/BYP_L2 INT_L_X46Y66/WW2END1 INT_L_X46Y67/BYP_ALT4 INT_L_X46Y67/BYP_L4 INT_L_X46Y67/EE2BEG1 INT_L_X46Y67/SS2END1 INT_L_X46Y68/SS2A1 INT_L_X46Y69/LOGIC_OUTS_L13 INT_L_X46Y69/SS2BEG1 INT_L_X48Y66/SL1END1 INT_L_X48Y66/WW2BEG1 INT_L_X48Y67/EE2END1 INT_L_X48Y67/SL1BEG1 INT_R_X47Y66/WW2A1 INT_R_X47Y67/EE2A1 VBRK_X118Y69/VBRK_WW2A1 VBRK_X118Y70/VBRK_EE2A1 
pips: CLBLM_L_X46Y66/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X46Y67/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X46Y69/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X46Y66/INT_L.BYP_ALT2->>BYP_L2 INT_L_X46Y66/INT_L.WW2END1->>BYP_ALT2 INT_L_X46Y67/INT_L.BYP_ALT4->>BYP_L4 INT_L_X46Y67/INT_L.SS2END1->>BYP_ALT4 INT_L_X46Y67/INT_L.SS2END1->>EE2BEG1 INT_L_X46Y69/INT_L.LOGIC_OUTS_L13->>SS2BEG1 INT_L_X48Y66/INT_L.SL1END1->>WW2BEG1 INT_L_X48Y67/INT_L.EE2END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_addr[1]_i_2_n_0 - 
wires: CLBLM_L_X46Y68/CLBLM_LOGIC_OUTS13 CLBLM_L_X46Y68/CLBLM_M_B CLBLM_L_X46Y69/CLBLM_IMUX27 CLBLM_L_X46Y69/CLBLM_M_B4 INT_L_X46Y68/LOGIC_OUTS_L13 INT_L_X46Y68/NR1BEG1 INT_L_X46Y69/IMUX_L27 INT_L_X46Y69/NR1END1 
pips: CLBLM_L_X46Y68/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X46Y69/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X46Y68/INT_L.LOGIC_OUTS_L13->>NR1BEG1 INT_L_X46Y69/INT_L.NR1END1->>IMUX_L27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_addr[2]_i_1_n_0 - 
wires: CLBLM_L_X46Y66/CLBLM_BYP6 CLBLM_L_X46Y66/CLBLM_M_DX CLBLM_L_X46Y68/CLBLM_BYP0 CLBLM_L_X46Y68/CLBLM_L_AX CLBLM_L_X46Y69/CLBLM_LOGIC_OUTS22 CLBLM_L_X46Y69/CLBLM_M_C CLBLM_L_X46Y69/CLBLM_M_CMUX INT_L_X46Y66/BYP_ALT6 INT_L_X46Y66/BYP_L6 INT_L_X46Y66/WL1END3 INT_L_X46Y67/SE2A0 INT_L_X46Y67/WL1END_N1_3 INT_L_X46Y68/BYP_ALT0 INT_L_X46Y68/BYP_L0 INT_L_X46Y68/SE2BEG0 INT_L_X46Y68/SL1END0 INT_L_X46Y69/LOGIC_OUTS_L22 INT_L_X46Y69/SL1BEG0 INT_R_X47Y66/WL1BEG3 INT_R_X47Y67/SE2END0 INT_R_X47Y67/WL1BEG_N3 
pips: CLBLM_L_X46Y66/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX CLBLM_L_X46Y68/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X46Y69/CLBLM_L.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_L_X46Y69/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X46Y66/INT_L.BYP_ALT6->>BYP_L6 INT_L_X46Y66/INT_L.WL1END3->>BYP_ALT6 INT_L_X46Y68/INT_L.BYP_ALT0->>BYP_L0 INT_L_X46Y68/INT_L.SL1END0->>BYP_ALT0 INT_L_X46Y68/INT_L.SL1END0->>SE2BEG0 INT_L_X46Y69/INT_L.LOGIC_OUTS_L22->>SL1BEG0 INT_R_X47Y67/INT_R.SE2END0->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_addr[2]_i_2_n_0 - 
wires: CLBLM_L_X46Y69/CLBLM_IMUX32 CLBLM_L_X46Y69/CLBLM_LOGIC_OUTS12 CLBLM_L_X46Y69/CLBLM_M_A CLBLM_L_X46Y69/CLBLM_M_C1 INT_L_X46Y69/IMUX_L32 INT_L_X46Y69/LOGIC_OUTS_L12 
pips: CLBLM_L_X46Y69/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X46Y69/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X46Y69/INT_L.LOGIC_OUTS_L12->>IMUX_L32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_addr[2]_i_3_n_0 - 
wires: CLBLM_L_X46Y69/CLBLM_IMUX31 CLBLM_L_X46Y69/CLBLM_LOGIC_OUTS15 CLBLM_L_X46Y69/CLBLM_M_C5 CLBLM_L_X46Y69/CLBLM_M_D INT_L_X46Y69/IMUX_L31 INT_L_X46Y69/LOGIC_OUTS_L15 
pips: CLBLM_L_X46Y69/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X46Y69/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X46Y69/INT_L.LOGIC_OUTS_L15->>IMUX_L31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_addr[3]_i_1_n_0 - 
wires: CLBLL_R_X45Y64/CLBLL_SW4END2 CLBLL_R_X45Y65/CLBLL_BYP2 CLBLL_R_X45Y65/CLBLL_L_CX CLBLM_L_X46Y64/CLBLM_SW4END2 CLBLM_L_X46Y68/CLBLM_BYP5 CLBLM_L_X46Y68/CLBLM_L_BX CLBLM_L_X46Y69/CLBLM_LOGIC_OUTS20 CLBLM_L_X46Y69/CLBLM_M_AMUX INT_L_X46Y64/SW6E2 INT_L_X46Y65/SW6D2 INT_L_X46Y66/SW6C2 INT_L_X46Y67/SW6B2 INT_L_X46Y68/BYP_ALT5 INT_L_X46Y68/BYP_L5 INT_L_X46Y68/SE2A2 INT_L_X46Y68/SW6A2 INT_L_X46Y68/WL1END1 INT_L_X46Y69/LOGIC_OUTS_L20 INT_L_X46Y69/SE2BEG2 INT_R_X45Y64/NL1BEG2 INT_R_X45Y64/SW6END2 INT_R_X45Y65/BYP2 INT_R_X45Y65/BYP_ALT2 INT_R_X45Y65/NL1END2 INT_R_X47Y68/SE2END2 INT_R_X47Y68/SW6BEG2 INT_R_X47Y68/WL1BEG1 VBRK_X113Y67/VBRK_SW4END2 
pips: CLBLL_R_X45Y65/CLBLL_R.CLBLL_BYP2->CLBLL_L_CX CLBLM_L_X46Y68/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X46Y69/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X46Y68/INT_L.BYP_ALT5->>BYP_L5 INT_L_X46Y68/INT_L.WL1END1->>BYP_ALT5 INT_L_X46Y69/INT_L.LOGIC_OUTS_L20->>SE2BEG2 INT_R_X45Y64/INT_R.SW6END2->>NL1BEG2 INT_R_X45Y65/INT_R.BYP_ALT2->>BYP2 INT_R_X45Y65/INT_R.NL1END2->>BYP_ALT2 INT_R_X47Y68/INT_R.SE2END2->>SW6BEG2 INT_R_X47Y68/INT_R.SE2END2->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_addr[5]_i_1_n_0 - 
wires: CLBLL_R_X45Y66/CLBLL_ER1BEG2 CLBLL_R_X45Y66/CLBLL_SW2A1 CLBLM_L_X46Y66/CLBLM_ER1BEG2 CLBLM_L_X46Y66/CLBLM_SW2A1 CLBLM_L_X46Y67/CLBLM_CTRL1 CLBLM_L_X46Y67/CLBLM_LOGIC_OUTS13 CLBLM_L_X46Y67/CLBLM_M_B CLBLM_L_X46Y67/CLBLM_M_SR CLBLM_L_X46Y68/CLBLM_CTRL0 CLBLM_L_X46Y68/CLBLM_L_SR INT_L_X46Y66/ER1END2 INT_L_X46Y66/NR1BEG2 INT_L_X46Y66/SW2A1 INT_L_X46Y67/CTRL_L1 INT_L_X46Y67/LOGIC_OUTS_L13 INT_L_X46Y67/NR1BEG2 INT_L_X46Y67/NR1END2 INT_L_X46Y67/SW2BEG1 INT_L_X46Y68/CTRL_L0 INT_L_X46Y68/NR1END2 INT_R_X45Y66/ER1BEG2 INT_R_X45Y66/SW2END1 VBRK_X113Y69/VBRK_ER1BEG2 VBRK_X113Y69/VBRK_SW2A1 
pips: CLBLM_L_X46Y67/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X46Y67/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X46Y68/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR INT_L_X46Y66/INT_L.ER1END2->>NR1BEG2 INT_L_X46Y67/INT_L.LOGIC_OUTS_L13->>SW2BEG1 INT_L_X46Y67/INT_L.NR1END2->>CTRL_L1 INT_L_X46Y67/INT_L.NR1END2->>NR1BEG2 INT_L_X46Y68/INT_L.NR1END2->>CTRL_L0 INT_R_X45Y66/INT_R.SW2END1->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

reg_addr[5]_i_3_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y65/INT_INTERFACE_EE4A1 BRAM_L_X44Y65/BRAM_EE4A1_0 CLBLL_L_X42Y65/CLBLL_LL_B CLBLL_L_X42Y65/CLBLL_LOGIC_OUTS13 CLBLL_R_X45Y65/CLBLL_EE4C1 CLBLM_L_X46Y65/CLBLM_EE4C1 CLBLM_L_X46Y67/CLBLM_IMUX18 CLBLM_L_X46Y67/CLBLM_IMUX47 CLBLM_L_X46Y67/CLBLM_M_B2 CLBLM_L_X46Y67/CLBLM_M_D5 CLBLM_R_X43Y65/CLBLM_EE4A1 INT_L_X42Y65/EE4BEG1 INT_L_X42Y65/LOGIC_OUTS_L13 INT_L_X44Y65/EE4B1 INT_L_X46Y65/EE4END1 INT_L_X46Y65/NN2BEG1 INT_L_X46Y66/NN2A1 INT_L_X46Y67/IMUX_L18 INT_L_X46Y67/IMUX_L47 INT_L_X46Y67/NL1BEG0 INT_L_X46Y67/NL1END_S3_0 INT_L_X46Y67/NN2END1 INT_L_X46Y68/NL1END0 INT_R_X43Y65/EE4A1 INT_R_X45Y65/EE4C1 VBRK_X113Y68/VBRK_EE4C1 
pips: CLBLL_L_X42Y65/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_L_X46Y67/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X46Y67/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X42Y65/INT_L.LOGIC_OUTS_L13->>EE4BEG1 INT_L_X46Y65/INT_L.EE4END1->>NN2BEG1 INT_L_X46Y67/INT_L.NL1END_S3_0->>IMUX_L47 INT_L_X46Y67/INT_L.NN2END1->>IMUX_L18 INT_L_X46Y67/INT_L.NN2END1->>NL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_addr[5]_i_4_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y64/INT_INTERFACE_NE4BEG1 BRAM_L_X44Y60/BRAM_NE4BEG1_4 CLBLL_L_X42Y64/CLBLL_EE2BEG1 CLBLL_R_X45Y67/CLBLL_SE2A1 CLBLM_L_X46Y67/CLBLM_IMUX27 CLBLM_L_X46Y67/CLBLM_IMUX43 CLBLM_L_X46Y67/CLBLM_M_B4 CLBLM_L_X46Y67/CLBLM_M_D6 CLBLM_L_X46Y67/CLBLM_SE2A1 CLBLM_R_X41Y64/CLBLM_EE2BEG1 CLBLM_R_X41Y64/CLBLM_LOGIC_OUTS13 CLBLM_R_X41Y64/CLBLM_M_B CLBLM_R_X43Y64/CLBLM_NE4BEG1 INT_L_X42Y64/EE2A1 INT_L_X44Y64/NE6A1 INT_L_X44Y65/NE6B1 INT_L_X44Y66/NE6C1 INT_L_X44Y67/NE6D1 INT_L_X44Y68/NE6E1 INT_L_X46Y67/IMUX_L27 INT_L_X46Y67/IMUX_L43 INT_L_X46Y67/SE2END1 INT_R_X41Y64/EE2BEG1 INT_R_X41Y64/LOGIC_OUTS13 INT_R_X43Y64/EE2END1 INT_R_X43Y64/NE6BEG1 INT_R_X45Y67/SE2A1 INT_R_X45Y68/NE6END1 INT_R_X45Y68/SE2BEG1 VBRK_X113Y70/VBRK_SE2A1 
pips: CLBLM_L_X46Y67/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X46Y67/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X41Y64/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X46Y67/INT_L.SE2END1->>IMUX_L27 INT_L_X46Y67/INT_L.SE2END1->>IMUX_L43 INT_R_X41Y64/INT_R.LOGIC_OUTS13->>EE2BEG1 INT_R_X43Y64/INT_R.EE2END1->>NE6BEG1 INT_R_X45Y68/INT_R.NE6END1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_addr[5]_i_2_n_0 - 
wires: CLBLM_L_X46Y67/CLBLM_FAN7 CLBLM_L_X46Y67/CLBLM_LOGIC_OUTS15 CLBLM_L_X46Y67/CLBLM_M_CE CLBLM_L_X46Y67/CLBLM_M_D CLBLM_L_X46Y68/CLBLM_FAN6 CLBLM_L_X46Y68/CLBLM_L_CE INT_L_X46Y67/BYP_ALT7 INT_L_X46Y67/BYP_BOUNCE7 INT_L_X46Y67/FAN_ALT3 INT_L_X46Y67/FAN_ALT7 INT_L_X46Y67/FAN_BOUNCE3 INT_L_X46Y67/FAN_L7 INT_L_X46Y67/LOGIC_OUTS_L15 INT_L_X46Y68/BYP_BOUNCE_N3_7 INT_L_X46Y68/FAN_ALT6 INT_L_X46Y68/FAN_L6 
pips: CLBLM_L_X46Y67/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X46Y67/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_L_X46Y68/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE INT_L_X46Y67/INT_L.BYP_ALT7->>BYP_BOUNCE7 INT_L_X46Y67/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X46Y67/INT_L.FAN_ALT7->>FAN_L7 INT_L_X46Y67/INT_L.FAN_BOUNCE3->>FAN_ALT7 INT_L_X46Y67/INT_L.LOGIC_OUTS_L15->>BYP_ALT7 INT_L_X46Y67/INT_L.LOGIC_OUTS_L15->>FAN_ALT3 INT_L_X46Y68/INT_L.BYP_BOUNCE_N3_7->>FAN_ALT6 INT_L_X46Y68/INT_L.FAN_ALT6->>FAN_L6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

reg_rdata[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data1[0] - 
wires: CLBLL_R_X45Y62/CLBLL_IMUX46 CLBLL_R_X45Y62/CLBLL_L_D5 CLBLL_R_X45Y62/CLBLL_WL1END3 CLBLM_L_X46Y62/CLBLM_IMUX16 CLBLM_L_X46Y62/CLBLM_L_B3 CLBLM_L_X46Y62/CLBLM_WL1END3 CLBLM_L_X46Y63/CLBLM_LOGIC_OUTS4 CLBLM_L_X46Y63/CLBLM_M_AQ INT_L_X46Y62/IMUX_L16 INT_L_X46Y62/SL1END0 INT_L_X46Y62/WL1BEG3 INT_L_X46Y63/LOGIC_OUTS_L4 INT_L_X46Y63/SL1BEG0 INT_L_X46Y63/WL1BEG_N3 INT_R_X45Y62/IMUX46 INT_R_X45Y62/WL1END3 INT_R_X45Y63/WL1END_N1_3 VBRK_X113Y65/VBRK_WL1END3 
pips: CLBLL_R_X45Y62/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLM_L_X46Y62/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X46Y63/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X46Y62/INT_L.SL1END0->>IMUX_L16 INT_L_X46Y63/INT_L.LOGIC_OUTS_L4->>SL1BEG0 INT_L_X46Y63/INT_L.LOGIC_OUTS_L4->>WL1BEG_N3 INT_R_X45Y62/INT_R.WL1END3->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[0] - 
wires: CLBLL_R_X45Y61/CLBLL_LOGIC_OUTS0 CLBLL_R_X45Y61/CLBLL_L_AQ CLBLL_R_X45Y62/CLBLL_IMUX41 CLBLL_R_X45Y62/CLBLL_L_D1 INT_R_X45Y61/LOGIC_OUTS0 INT_R_X45Y61/NR1BEG0 INT_R_X45Y62/IMUX41 INT_R_X45Y62/NR1END0 
pips: CLBLL_R_X45Y61/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X45Y62/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 INT_R_X45Y61/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X45Y62/INT_R.NR1END0->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_rdata[31]_i_3_n_0 - 
wires: CLBLL_R_X45Y59/CLBLL_IMUX2 CLBLL_R_X45Y59/CLBLL_LL_A2 CLBLL_R_X45Y59/CLBLL_WL1END0 CLBLL_R_X45Y61/CLBLL_IMUX40 CLBLL_R_X45Y61/CLBLL_LL_D1 CLBLL_R_X45Y61/CLBLL_WL1END0 CLBLL_R_X45Y62/CLBLL_IMUX0 CLBLL_R_X45Y62/CLBLL_IMUX16 CLBLL_R_X45Y62/CLBLL_IMUX20 CLBLL_R_X45Y62/CLBLL_IMUX42 CLBLL_R_X45Y62/CLBLL_L_A3 CLBLL_R_X45Y62/CLBLL_L_B3 CLBLL_R_X45Y62/CLBLL_L_C2 CLBLL_R_X45Y62/CLBLL_L_D6 CLBLL_R_X45Y63/CLBLL_IMUX15 CLBLL_R_X45Y63/CLBLL_IMUX28 CLBLL_R_X45Y63/CLBLL_IMUX47 CLBLL_R_X45Y63/CLBLL_LL_B1 CLBLL_R_X45Y63/CLBLL_LL_C4 CLBLL_R_X45Y63/CLBLL_LL_D5 CLBLL_R_X45Y63/CLBLL_NE2A0 CLBLL_R_X45Y63/CLBLL_SW2A2 CLBLL_R_X45Y64/CLBLL_IMUX24 CLBLL_R_X45Y64/CLBLL_IMUX8 CLBLL_R_X45Y64/CLBLL_LL_A5 CLBLL_R_X45Y64/CLBLL_LL_B5 CLBLL_R_X45Y64/CLBLL_NW2A0 CLBLM_L_X46Y59/CLBLM_IMUX20 CLBLM_L_X46Y59/CLBLM_IMUX26 CLBLM_L_X46Y59/CLBLM_IMUX27 CLBLM_L_X46Y59/CLBLM_IMUX3 CLBLM_L_X46Y59/CLBLM_IMUX35 CLBLM_L_X46Y59/CLBLM_IMUX4 CLBLM_L_X46Y59/CLBLM_L_A2 CLBLM_L_X46Y59/CLBLM_L_B4 CLBLM_L_X46Y59/CLBLM_L_C2 CLBLM_L_X46Y59/CLBLM_M_A6 CLBLM_L_X46Y59/CLBLM_M_B4 CLBLM_L_X46Y59/CLBLM_M_C6 CLBLM_L_X46Y59/CLBLM_WL1END0 CLBLM_L_X46Y61/CLBLM_IMUX4 CLBLM_L_X46Y61/CLBLM_IMUX44 CLBLM_L_X46Y61/CLBLM_M_A6 CLBLM_L_X46Y61/CLBLM_M_D4 CLBLM_L_X46Y61/CLBLM_WL1END0 CLBLM_L_X46Y63/CLBLM_IMUX13 CLBLM_L_X46Y63/CLBLM_IMUX5 CLBLM_L_X46Y63/CLBLM_L_A6 CLBLM_L_X46Y63/CLBLM_L_B6 CLBLM_L_X46Y63/CLBLM_NE2A0 CLBLM_L_X46Y63/CLBLM_SW2A2 CLBLM_L_X46Y64/CLBLM_NW2A0 CLBLM_L_X46Y65/CLBLM_LOGIC_OUTS13 CLBLM_L_X46Y65/CLBLM_M_B CLBLM_R_X47Y60/CLBLM_IMUX4 CLBLM_R_X47Y60/CLBLM_M_A6 CLBLM_R_X47Y62/CLBLM_IMUX26 CLBLM_R_X47Y62/CLBLM_IMUX3 CLBLM_R_X47Y62/CLBLM_IMUX42 CLBLM_R_X47Y62/CLBLM_L_A2 CLBLM_R_X47Y62/CLBLM_L_B4 CLBLM_R_X47Y62/CLBLM_L_D6 INT_L_X46Y59/IMUX_L20 INT_L_X46Y59/IMUX_L26 INT_L_X46Y59/IMUX_L27 INT_L_X46Y59/IMUX_L3 INT_L_X46Y59/IMUX_L35 INT_L_X46Y59/IMUX_L4 INT_L_X46Y59/SS2END1 INT_L_X46Y59/WL1BEG0 INT_L_X46Y60/SS2A1 INT_L_X46Y61/BYP_ALT4 INT_L_X46Y61/BYP_BOUNCE4 INT_L_X46Y61/IMUX_L4 INT_L_X46Y61/IMUX_L44 INT_L_X46Y61/SS2BEG1 INT_L_X46Y61/SS2END1 INT_L_X46Y61/WL1BEG0 INT_L_X46Y62/NE2END_S3_0 INT_L_X46Y62/SE2A1 INT_L_X46Y62/SS2A1 INT_L_X46Y63/BYP_ALT5 INT_L_X46Y63/BYP_BOUNCE5 INT_L_X46Y63/IMUX_L13 INT_L_X46Y63/IMUX_L5 INT_L_X46Y63/NE2END0 INT_L_X46Y63/NW2BEG0 INT_L_X46Y63/SE2BEG1 INT_L_X46Y63/SS2BEG1 INT_L_X46Y63/SS2END1 INT_L_X46Y63/SW2A2 INT_L_X46Y64/NW2A0 INT_L_X46Y64/SR1END2 INT_L_X46Y64/SS2A1 INT_L_X46Y64/SW2BEG2 INT_L_X46Y65/LOGIC_OUTS_L13 INT_L_X46Y65/SR1BEG2 INT_L_X46Y65/SS2BEG1 INT_R_X45Y59/IMUX2 INT_R_X45Y59/WL1END0 INT_R_X45Y61/IMUX40 INT_R_X45Y61/NL1BEG0 INT_R_X45Y61/NL1END_S3_0 INT_R_X45Y61/WL1END0 INT_R_X45Y62/BYP_ALT0 INT_R_X45Y62/BYP_BOUNCE0 INT_R_X45Y62/IMUX0 INT_R_X45Y62/IMUX16 INT_R_X45Y62/IMUX20 INT_R_X45Y62/IMUX42 INT_R_X45Y62/NE2BEG0 INT_R_X45Y62/NL1END0 INT_R_X45Y63/IMUX15 INT_R_X45Y63/IMUX28 INT_R_X45Y63/IMUX47 INT_R_X45Y63/NE2A0 INT_R_X45Y63/NW2END_S0_0 INT_R_X45Y63/SW2END2 INT_R_X45Y64/IMUX24 INT_R_X45Y64/IMUX8 INT_R_X45Y64/NW2END0 INT_R_X47Y60/IMUX4 INT_R_X47Y60/SS2END1 INT_R_X47Y61/SS2A1 INT_R_X47Y62/IMUX26 INT_R_X47Y62/IMUX3 INT_R_X47Y62/IMUX42 INT_R_X47Y62/SE2END1 INT_R_X47Y62/SS2BEG1 VBRK_X113Y62/VBRK_WL1END0 VBRK_X113Y64/VBRK_WL1END0 VBRK_X113Y66/VBRK_NE2A0 VBRK_X113Y66/VBRK_SW2A2 VBRK_X113Y67/VBRK_NW2A0 
pips: CLBLL_R_X45Y59/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X45Y61/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X45Y62/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X45Y62/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X45Y62/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X45Y62/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X45Y63/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X45Y63/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X45Y63/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X45Y64/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X45Y64/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_L_X46Y59/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X46Y59/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X46Y59/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X46Y59/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X46Y59/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X46Y59/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X46Y61/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X46Y61/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X46Y63/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X46Y63/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X46Y65/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_R_X47Y60/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X47Y62/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X47Y62/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X47Y62/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X46Y59/INT_L.SS2END1->>IMUX_L20 INT_L_X46Y59/INT_L.SS2END1->>IMUX_L26 INT_L_X46Y59/INT_L.SS2END1->>IMUX_L27 INT_L_X46Y59/INT_L.SS2END1->>IMUX_L3 INT_L_X46Y59/INT_L.SS2END1->>IMUX_L35 INT_L_X46Y59/INT_L.SS2END1->>IMUX_L4 INT_L_X46Y59/INT_L.SS2END1->>WL1BEG0 INT_L_X46Y61/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X46Y61/INT_L.BYP_BOUNCE4->>IMUX_L44 INT_L_X46Y61/INT_L.SS2END1->>BYP_ALT4 INT_L_X46Y61/INT_L.SS2END1->>IMUX_L4 INT_L_X46Y61/INT_L.SS2END1->>SS2BEG1 INT_L_X46Y61/INT_L.SS2END1->>WL1BEG0 INT_L_X46Y63/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X46Y63/INT_L.BYP_BOUNCE5->>IMUX_L13 INT_L_X46Y63/INT_L.BYP_BOUNCE5->>IMUX_L5 INT_L_X46Y63/INT_L.NE2END0->>NW2BEG0 INT_L_X46Y63/INT_L.SS2END1->>BYP_ALT5 INT_L_X46Y63/INT_L.SS2END1->>SE2BEG1 INT_L_X46Y63/INT_L.SS2END1->>SS2BEG1 INT_L_X46Y64/INT_L.SR1END2->>SW2BEG2 INT_L_X46Y65/INT_L.LOGIC_OUTS_L13->>SR1BEG2 INT_L_X46Y65/INT_L.LOGIC_OUTS_L13->>SS2BEG1 INT_R_X45Y59/INT_R.WL1END0->>IMUX2 INT_R_X45Y61/INT_R.WL1END0->>IMUX40 INT_R_X45Y61/INT_R.WL1END0->>NL1BEG0 INT_R_X45Y62/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X45Y62/INT_R.BYP_BOUNCE0->>IMUX20 INT_R_X45Y62/INT_R.BYP_BOUNCE0->>IMUX42 INT_R_X45Y62/INT_R.NL1END0->>BYP_ALT0 INT_R_X45Y62/INT_R.NL1END0->>IMUX0 INT_R_X45Y62/INT_R.NL1END0->>IMUX16 INT_R_X45Y62/INT_R.NL1END0->>NE2BEG0 INT_R_X45Y63/INT_R.NW2END_S0_0->>IMUX15 INT_R_X45Y63/INT_R.NW2END_S0_0->>IMUX47 INT_R_X45Y63/INT_R.SW2END2->>IMUX28 INT_R_X45Y64/INT_R.NW2END0->>IMUX24 INT_R_X45Y64/INT_R.NW2END0->>IMUX8 INT_R_X47Y60/INT_R.SS2END1->>IMUX4 INT_R_X47Y62/INT_R.SE2END1->>IMUX26 INT_R_X47Y62/INT_R.SE2END1->>IMUX3 INT_R_X47Y62/INT_R.SE2END1->>IMUX42 INT_R_X47Y62/INT_R.SE2END1->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 26, 

reg_rdata[10]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data1[10] - 
wires: CLBLL_R_X45Y59/CLBLL_EL1BEG0 CLBLL_R_X45Y59/CLBLL_IMUX19 CLBLL_R_X45Y59/CLBLL_L_B2 CLBLL_R_X45Y61/CLBLL_NW2A2 CLBLM_L_X46Y59/CLBLM_EL1BEG0 CLBLM_L_X46Y59/CLBLM_IMUX1 CLBLM_L_X46Y59/CLBLM_M_A3 CLBLM_L_X46Y60/CLBLM_LOGIC_OUTS6 CLBLM_L_X46Y60/CLBLM_M_CQ CLBLM_L_X46Y61/CLBLM_NW2A2 INT_L_X44Y59/SE2A1 INT_L_X44Y60/SE2BEG1 INT_L_X44Y60/SW2END1 INT_L_X46Y58/EL1END_S3_0 INT_L_X46Y59/EL1END0 INT_L_X46Y59/IMUX_L1 INT_L_X46Y60/LOGIC_OUTS_L6 INT_L_X46Y60/NW2BEG2 INT_L_X46Y61/NW2A2 INT_R_X45Y59/EL1BEG0 INT_R_X45Y59/IMUX19 INT_R_X45Y59/SE2END1 INT_R_X45Y60/SW2A1 INT_R_X45Y61/NW2END2 INT_R_X45Y61/SW2BEG1 VBRK_X113Y62/VBRK_EL1BEG0 VBRK_X113Y64/VBRK_NW2A2 
pips: CLBLL_R_X45Y59/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_L_X46Y59/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X46Y60/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X44Y60/INT_L.SW2END1->>SE2BEG1 INT_L_X46Y59/INT_L.EL1END0->>IMUX_L1 INT_L_X46Y60/INT_L.LOGIC_OUTS_L6->>NW2BEG2 INT_R_X45Y59/INT_R.SE2END1->>EL1BEG0 INT_R_X45Y59/INT_R.SE2END1->>IMUX19 INT_R_X45Y61/INT_R.NW2END2->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[10] - 
wires: CLBLM_L_X46Y59/CLBLM_IMUX8 CLBLM_L_X46Y59/CLBLM_M_A5 CLBLM_R_X47Y59/CLBLM_LOGIC_OUTS4 CLBLM_R_X47Y59/CLBLM_M_AQ INT_L_X46Y58/WL1END3 INT_L_X46Y59/IMUX_L8 INT_L_X46Y59/WL1END_N1_3 INT_R_X47Y58/WL1BEG3 INT_R_X47Y59/LOGIC_OUTS4 INT_R_X47Y59/WL1BEG_N3 
pips: CLBLM_L_X46Y59/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X47Y59/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X46Y59/INT_L.WL1END_N1_3->>IMUX_L8 INT_R_X47Y59/INT_R.LOGIC_OUTS4->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_rdata[11]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data1[11] - 
wires: CLBLL_R_X45Y63/CLBLL_SE2A0 CLBLL_R_X45Y64/CLBLL_IMUX39 CLBLL_R_X45Y64/CLBLL_LOGIC_OUTS3 CLBLL_R_X45Y64/CLBLL_L_D3 CLBLL_R_X45Y64/CLBLL_L_DQ CLBLM_L_X46Y61/CLBLM_IMUX1 CLBLM_L_X46Y61/CLBLM_M_A3 CLBLM_L_X46Y63/CLBLM_SE2A0 INT_L_X46Y61/IMUX_L1 INT_L_X46Y61/SS2END0 INT_L_X46Y62/SS2A0 INT_L_X46Y63/SE2END0 INT_L_X46Y63/SS2BEG0 INT_R_X45Y63/SE2A0 INT_R_X45Y64/IMUX39 INT_R_X45Y64/LOGIC_OUTS3 INT_R_X45Y64/SE2BEG0 INT_R_X45Y64/SR1BEG_S0 VBRK_X113Y66/VBRK_SE2A0 
pips: CLBLL_R_X45Y64/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X45Y64/CLBLL_R.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLM_L_X46Y61/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X46Y61/INT_L.SS2END0->>IMUX_L1 INT_L_X46Y63/INT_L.SE2END0->>SS2BEG0 INT_R_X45Y64/INT_R.LOGIC_OUTS3->>IMUX39 INT_R_X45Y64/INT_R.LOGIC_OUTS3->>SR1BEG_S0 INT_R_X45Y64/INT_R.SR1BEG_S0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[11] - 
wires: CLBLM_L_X46Y61/CLBLM_IMUX2 CLBLM_L_X46Y61/CLBLM_M_A2 CLBLM_R_X47Y59/CLBLM_LOGIC_OUTS5 CLBLM_R_X47Y59/CLBLM_M_BQ INT_L_X46Y59/NN2BEG1 INT_L_X46Y59/WL1END0 INT_L_X46Y60/NN2A1 INT_L_X46Y61/IMUX_L2 INT_L_X46Y61/NN2END1 INT_R_X47Y59/LOGIC_OUTS5 INT_R_X47Y59/WL1BEG0 
pips: CLBLM_L_X46Y61/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X47Y59/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X46Y59/INT_L.WL1END0->>NN2BEG1 INT_L_X46Y61/INT_L.NN2END1->>IMUX_L2 INT_R_X47Y59/INT_R.LOGIC_OUTS5->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_rdata[12]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data1[12] - 
wires: CLBLL_R_X45Y59/CLBLL_IMUX23 CLBLL_R_X45Y59/CLBLL_L_C3 CLBLL_R_X45Y60/CLBLL_WL1END2 CLBLM_L_X46Y59/CLBLM_IMUX17 CLBLM_L_X46Y59/CLBLM_M_B3 CLBLM_L_X46Y60/CLBLM_LOGIC_OUTS7 CLBLM_L_X46Y60/CLBLM_M_DQ CLBLM_L_X46Y60/CLBLM_WL1END2 INT_L_X46Y59/IMUX_L17 INT_L_X46Y59/SL1END0 INT_L_X46Y60/LOGIC_OUTS_L7 INT_L_X46Y60/SL1BEG0 INT_L_X46Y60/SR1BEG_S0 INT_L_X46Y60/WL1BEG2 INT_R_X45Y59/IMUX23 INT_R_X45Y59/SR1END3 INT_R_X45Y60/SR1BEG3 INT_R_X45Y60/SR1END_N3_3 INT_R_X45Y60/WL1END2 VBRK_X113Y63/VBRK_WL1END2 
pips: CLBLL_R_X45Y59/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLM_L_X46Y59/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X46Y60/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X46Y59/INT_L.SL1END0->>IMUX_L17 INT_L_X46Y60/INT_L.LOGIC_OUTS_L7->>SR1BEG_S0 INT_L_X46Y60/INT_L.LOGIC_OUTS_L7->>WL1BEG2 INT_L_X46Y60/INT_L.SR1BEG_S0->>SL1BEG0 INT_R_X45Y59/INT_R.SR1END3->>IMUX23 INT_R_X45Y60/INT_R.WL1END2->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[12] - 
wires: CLBLM_L_X46Y59/CLBLM_IMUX12 CLBLM_L_X46Y59/CLBLM_M_B6 CLBLM_R_X47Y59/CLBLM_LOGIC_OUTS6 CLBLM_R_X47Y59/CLBLM_M_CQ INT_L_X46Y59/IMUX_L12 INT_L_X46Y59/WL1END1 INT_R_X47Y59/LOGIC_OUTS6 INT_R_X47Y59/WL1BEG1 
pips: CLBLM_L_X46Y59/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X47Y59/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X46Y59/INT_L.WL1END1->>IMUX_L12 INT_R_X47Y59/INT_R.LOGIC_OUTS6->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_rdata[13]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

cfg_sck_period[0] - 
wires: CLBLM_L_X46Y63/CLBLM_IMUX6 CLBLM_L_X46Y63/CLBLM_L_A1 CLBLM_L_X46Y64/CLBLM_LOGIC_OUTS7 CLBLM_L_X46Y64/CLBLM_M_DQ CLBLM_R_X47Y64/CLBLM_IMUX32 CLBLM_R_X47Y64/CLBLM_M_C1 INT_L_X46Y63/ER1BEG_S0 INT_L_X46Y63/IMUX_L6 INT_L_X46Y63/SL1END3 INT_L_X46Y64/ER1BEG0 INT_L_X46Y64/LOGIC_OUTS_L7 INT_L_X46Y64/SL1BEG3 INT_R_X47Y64/ER1END0 INT_R_X47Y64/IMUX32 
pips: CLBLM_L_X46Y63/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X46Y64/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 CLBLM_R_X47Y64/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X46Y63/INT_L.SL1END3->>ER1BEG_S0 INT_L_X46Y63/INT_L.SL1END3->>IMUX_L6 INT_L_X46Y64/INT_L.LOGIC_OUTS_L7->>SL1BEG3 INT_R_X47Y64/INT_R.ER1END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data1[13] - 
wires: CLBLM_L_X46Y63/CLBLM_IMUX3 CLBLM_L_X46Y63/CLBLM_IMUX43 CLBLM_L_X46Y63/CLBLM_L_A2 CLBLM_L_X46Y63/CLBLM_M_D6 CLBLM_R_X47Y66/CLBLM_LOGIC_OUTS1 CLBLM_R_X47Y66/CLBLM_L_BQ INT_L_X46Y63/IMUX_L3 INT_L_X46Y63/IMUX_L43 INT_L_X46Y63/SW2END1 INT_R_X47Y63/SW2A1 INT_R_X47Y64/SS2END1 INT_R_X47Y64/SW2BEG1 INT_R_X47Y65/SS2A1 INT_R_X47Y66/LOGIC_OUTS1 INT_R_X47Y66/SS2BEG1 
pips: CLBLM_L_X46Y63/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X46Y63/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X47Y66/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X46Y63/INT_L.SW2END1->>IMUX_L3 INT_L_X46Y63/INT_L.SW2END1->>IMUX_L43 INT_R_X47Y64/INT_R.SS2END1->>SW2BEG1 INT_R_X47Y66/INT_R.LOGIC_OUTS1->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[13] - 
wires: CLBLM_L_X46Y63/CLBLM_IMUX0 CLBLM_L_X46Y63/CLBLM_L_A3 CLBLM_R_X47Y63/CLBLM_LOGIC_OUTS0 CLBLM_R_X47Y63/CLBLM_L_AQ INT_L_X46Y62/FAN_BOUNCE_S3_2 INT_L_X46Y63/FAN_ALT2 INT_L_X46Y63/FAN_BOUNCE2 INT_L_X46Y63/IMUX_L0 INT_L_X46Y63/WR1END1 INT_R_X47Y63/LOGIC_OUTS0 INT_R_X47Y63/WR1BEG1 
pips: CLBLM_L_X46Y63/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X47Y63/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X46Y63/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X46Y63/INT_L.FAN_BOUNCE2->>IMUX_L0 INT_L_X46Y63/INT_L.WR1END1->>FAN_ALT2 INT_R_X47Y63/INT_R.LOGIC_OUTS0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_rdata[14]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sck_half_period[0] - 
wires: CLBLM_L_X46Y61/CLBLM_LOGIC_OUTS16 CLBLM_L_X46Y61/CLBLM_L_AMUX CLBLM_R_X47Y62/CLBLM_IMUX5 CLBLM_R_X47Y62/CLBLM_L_A6 CLBLM_R_X47Y64/CLBLM_IMUX28 CLBLM_R_X47Y64/CLBLM_IMUX36 CLBLM_R_X47Y64/CLBLM_L_D2 CLBLM_R_X47Y64/CLBLM_M_C4 INT_L_X46Y61/LOGIC_OUTS_L16 INT_L_X46Y61/NE2BEG2 INT_L_X46Y62/NE2A2 INT_R_X47Y62/IMUX5 INT_R_X47Y62/NE2END2 INT_R_X47Y62/NN2BEG2 INT_R_X47Y63/NN2A2 INT_R_X47Y64/IMUX28 INT_R_X47Y64/IMUX36 INT_R_X47Y64/NN2END2 
pips: CLBLM_L_X46Y61/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X47Y62/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X47Y64/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X47Y64/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 INT_L_X46Y61/INT_L.LOGIC_OUTS_L16->>NE2BEG2 INT_R_X47Y62/INT_R.NE2END2->>IMUX5 INT_R_X47Y62/INT_R.NE2END2->>NN2BEG2 INT_R_X47Y64/INT_R.NN2END2->>IMUX28 INT_R_X47Y64/INT_R.NN2END2->>IMUX36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

data1[14] - 
wires: CLBLM_R_X47Y60/CLBLM_IMUX43 CLBLM_R_X47Y60/CLBLM_LOGIC_OUTS1 CLBLM_R_X47Y60/CLBLM_L_BQ CLBLM_R_X47Y60/CLBLM_M_D6 CLBLM_R_X47Y62/CLBLM_IMUX10 CLBLM_R_X47Y62/CLBLM_L_A4 INT_R_X47Y60/IMUX43 INT_R_X47Y60/LOGIC_OUTS1 INT_R_X47Y60/NN2BEG1 INT_R_X47Y61/NN2A1 INT_R_X47Y62/IMUX10 INT_R_X47Y62/NN2END1 
pips: CLBLM_R_X47Y60/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X47Y60/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X47Y62/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_R_X47Y60/INT_R.LOGIC_OUTS1->>IMUX43 INT_R_X47Y60/INT_R.LOGIC_OUTS1->>NN2BEG1 INT_R_X47Y62/INT_R.NN2END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[14] - 
wires: CLBLM_R_X47Y62/CLBLM_IMUX6 CLBLM_R_X47Y62/CLBLM_L_A1 CLBLM_R_X47Y63/CLBLM_LOGIC_OUTS1 CLBLM_R_X47Y63/CLBLM_L_BQ INT_R_X47Y62/IMUX6 INT_R_X47Y62/SR1END2 INT_R_X47Y63/LOGIC_OUTS1 INT_R_X47Y63/SR1BEG2 
pips: CLBLM_R_X47Y62/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X47Y63/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X47Y62/INT_R.SR1END2->>IMUX6 INT_R_X47Y63/INT_R.LOGIC_OUTS1->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_rdata[15]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sck_half_period[1] - 
wires: CLBLL_R_X45Y64/CLBLL_IMUX7 CLBLL_R_X45Y64/CLBLL_LL_A1 CLBLL_R_X45Y64/CLBLL_WR1END3 CLBLM_L_X46Y64/CLBLM_LOGIC_OUTS20 CLBLM_L_X46Y64/CLBLM_M_AMUX CLBLM_L_X46Y64/CLBLM_WR1END3 CLBLM_R_X47Y64/CLBLM_IMUX31 CLBLM_R_X47Y64/CLBLM_IMUX39 CLBLM_R_X47Y64/CLBLM_L_D3 CLBLM_R_X47Y64/CLBLM_M_C5 INT_L_X46Y64/ER1BEG3 INT_L_X46Y64/LOGIC_OUTS_L20 INT_L_X46Y64/WR1BEG3 INT_R_X45Y64/IMUX7 INT_R_X45Y64/WR1END3 INT_R_X47Y64/ER1END3 INT_R_X47Y64/IMUX31 INT_R_X47Y64/IMUX39 INT_R_X47Y65/ER1END_N3_3 VBRK_X113Y67/VBRK_WR1END3 
pips: CLBLL_R_X45Y64/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_L_X46Y64/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X47Y64/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X47Y64/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 INT_L_X46Y64/INT_L.LOGIC_OUTS_L20->>ER1BEG3 INT_L_X46Y64/INT_L.LOGIC_OUTS_L20->>WR1BEG3 INT_R_X45Y64/INT_R.WR1END3->>IMUX7 INT_R_X47Y64/INT_R.ER1END3->>IMUX31 INT_R_X47Y64/INT_R.ER1END3->>IMUX39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

data1[15] - 
wires: CLBLL_R_X45Y64/CLBLL_IMUX1 CLBLL_R_X45Y64/CLBLL_IMUX35 CLBLL_R_X45Y64/CLBLL_LL_A3 CLBLL_R_X45Y64/CLBLL_LL_C6 CLBLL_R_X45Y64/CLBLL_LOGIC_OUTS16 CLBLL_R_X45Y64/CLBLL_L_AMUX INT_R_X45Y64/FAN_ALT5 INT_R_X45Y64/FAN_BOUNCE5 INT_R_X45Y64/IMUX1 INT_R_X45Y64/IMUX35 INT_R_X45Y64/LOGIC_OUTS16 
pips: CLBLL_R_X45Y64/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X45Y64/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X45Y64/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_R_X45Y64/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X45Y64/INT_R.FAN_BOUNCE5->>IMUX1 INT_R_X45Y64/INT_R.FAN_BOUNCE5->>IMUX35 INT_R_X45Y64/INT_R.LOGIC_OUTS16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[15] - 
wires: CLBLL_R_X45Y63/CLBLL_WW2END2 CLBLL_R_X45Y64/CLBLL_IMUX4 CLBLL_R_X45Y64/CLBLL_LL_A6 CLBLM_L_X46Y63/CLBLM_WW2END2 CLBLM_R_X47Y63/CLBLM_LOGIC_OUTS2 CLBLM_R_X47Y63/CLBLM_L_CQ INT_L_X46Y63/WW2A2 INT_R_X45Y63/NL1BEG2 INT_R_X45Y63/WW2END2 INT_R_X45Y64/IMUX4 INT_R_X45Y64/NL1END2 INT_R_X47Y63/LOGIC_OUTS2 INT_R_X47Y63/WW2BEG2 VBRK_X113Y66/VBRK_WW2END2 
pips: CLBLL_R_X45Y64/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_R_X47Y63/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_R_X45Y63/INT_R.WW2END2->>NL1BEG2 INT_R_X45Y64/INT_R.NL1END2->>IMUX4 INT_R_X47Y63/INT_R.LOGIC_OUTS2->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_rdata[16]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sck_half_period[2] - 
wires: CLBLL_R_X45Y59/CLBLL_EL1BEG2 CLBLL_R_X45Y64/CLBLL_SW4A3 CLBLM_L_X46Y59/CLBLM_EL1BEG2 CLBLM_L_X46Y59/CLBLM_IMUX5 CLBLM_L_X46Y59/CLBLM_L_A6 CLBLM_L_X46Y64/CLBLM_LOGIC_OUTS21 CLBLM_L_X46Y64/CLBLM_M_BMUX CLBLM_L_X46Y64/CLBLM_SW4A3 CLBLM_R_X47Y64/CLBLM_IMUX26 CLBLM_R_X47Y64/CLBLM_IMUX42 CLBLM_R_X47Y64/CLBLM_L_B4 CLBLM_R_X47Y64/CLBLM_L_D6 INT_L_X44Y59/SE2A3 INT_L_X44Y60/SE2BEG3 INT_L_X44Y60/SW6END3 INT_L_X44Y61/SW6END_N0_3 INT_L_X46Y59/EL1END2 INT_L_X46Y59/IMUX_L5 INT_L_X46Y64/EL1BEG2 INT_L_X46Y64/LOGIC_OUTS_L21 INT_L_X46Y64/SW6BEG3 INT_R_X45Y59/EL1BEG2 INT_R_X45Y59/SE2END3 INT_R_X45Y60/SW6E3 INT_R_X45Y61/SW6D3 INT_R_X45Y62/SW6C3 INT_R_X45Y63/SW6B3 INT_R_X45Y64/SW6A3 INT_R_X47Y64/EL1END2 INT_R_X47Y64/FAN_ALT7 INT_R_X47Y64/FAN_BOUNCE7 INT_R_X47Y64/IMUX26 INT_R_X47Y64/IMUX42 VBRK_X113Y62/VBRK_EL1BEG2 VBRK_X113Y67/VBRK_SW4A3 
pips: CLBLM_L_X46Y59/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X46Y64/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_R_X47Y64/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X47Y64/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X44Y60/INT_L.SW6END3->>SE2BEG3 INT_L_X46Y59/INT_L.EL1END2->>IMUX_L5 INT_L_X46Y64/INT_L.LOGIC_OUTS_L21->>EL1BEG2 INT_L_X46Y64/INT_L.LOGIC_OUTS_L21->>SW6BEG3 INT_R_X45Y59/INT_R.SE2END3->>EL1BEG2 INT_R_X47Y64/INT_R.EL1END2->>FAN_ALT7 INT_R_X47Y64/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X47Y64/INT_R.FAN_BOUNCE7->>IMUX26 INT_R_X47Y64/INT_R.FAN_BOUNCE7->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

data1[16] - 
wires: CLBLM_L_X46Y59/CLBLM_IMUX36 CLBLM_L_X46Y59/CLBLM_IMUX6 CLBLM_L_X46Y59/CLBLM_L_A1 CLBLM_L_X46Y59/CLBLM_L_D2 CLBLM_R_X47Y60/CLBLM_LOGIC_OUTS2 CLBLM_R_X47Y60/CLBLM_L_CQ INT_L_X46Y59/IMUX_L36 INT_L_X46Y59/IMUX_L6 INT_L_X46Y59/SW2END2 INT_R_X47Y59/SW2A2 INT_R_X47Y60/LOGIC_OUTS2 INT_R_X47Y60/SW2BEG2 
pips: CLBLM_L_X46Y59/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X46Y59/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X47Y60/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X46Y59/INT_L.SW2END2->>IMUX_L36 INT_L_X46Y59/INT_L.SW2END2->>IMUX_L6 INT_R_X47Y60/INT_R.LOGIC_OUTS2->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[16] - 
wires: CLBLM_L_X46Y59/CLBLM_IMUX10 CLBLM_L_X46Y59/CLBLM_L_A4 CLBLM_R_X47Y59/CLBLM_LOGIC_OUTS0 CLBLM_R_X47Y59/CLBLM_L_AQ INT_L_X46Y59/IMUX_L10 INT_L_X46Y59/WR1END1 INT_R_X47Y59/LOGIC_OUTS0 INT_R_X47Y59/WR1BEG1 
pips: CLBLM_L_X46Y59/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X47Y59/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X46Y59/INT_L.WR1END1->>IMUX_L10 INT_R_X47Y59/INT_R.LOGIC_OUTS0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_rdata[17]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sck_half_period[3] - 
wires: CLBLM_L_X46Y59/CLBLM_IMUX14 CLBLM_L_X46Y59/CLBLM_L_B1 CLBLM_L_X46Y64/CLBLM_LOGIC_OUTS22 CLBLM_L_X46Y64/CLBLM_M_CMUX CLBLM_R_X47Y59/CLBLM_WL1END3 CLBLM_R_X47Y60/CLBLM_SE4C0 CLBLM_R_X47Y64/CLBLM_IMUX25 CLBLM_R_X47Y64/CLBLM_IMUX33 CLBLM_R_X47Y64/CLBLM_L_B5 CLBLM_R_X47Y64/CLBLM_L_C1 DSP_L_X48Y55/DSP_WL1END3_4 DSP_L_X48Y60/DSP_SE4C0_0 INT_INTERFACE_L_X48Y59/INT_INTERFACE_WL1END3 INT_INTERFACE_L_X48Y60/INT_INTERFACE_SE4C0 INT_L_X46Y59/IMUX_L14 INT_L_X46Y59/WL1END2 INT_L_X46Y63/SE2A0 INT_L_X46Y64/LOGIC_OUTS_L22 INT_L_X46Y64/SE2BEG0 INT_L_X46Y64/SE6BEG0 INT_L_X48Y59/WL1BEG3 INT_L_X48Y60/SE6END0 INT_L_X48Y60/WL1BEG_N3 INT_R_X47Y59/WL1BEG2 INT_R_X47Y59/WL1END3 INT_R_X47Y60/SE6E0 INT_R_X47Y60/WL1END_N1_3 INT_R_X47Y61/SE6D0 INT_R_X47Y62/SE6C0 INT_R_X47Y63/NR1BEG0 INT_R_X47Y63/SE2END0 INT_R_X47Y63/SE6B0 INT_R_X47Y64/IMUX25 INT_R_X47Y64/IMUX33 INT_R_X47Y64/NR1END0 INT_R_X47Y64/SE6A0 VBRK_X118Y62/VBRK_WL1END3 VBRK_X118Y63/VBRK_SE4C0 
pips: CLBLM_L_X46Y59/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X46Y64/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 CLBLM_R_X47Y64/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X47Y64/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X46Y59/INT_L.WL1END2->>IMUX_L14 INT_L_X46Y64/INT_L.LOGIC_OUTS_L22->>SE2BEG0 INT_L_X46Y64/INT_L.LOGIC_OUTS_L22->>SE6BEG0 INT_L_X48Y60/INT_L.SE6END0->>WL1BEG_N3 INT_R_X47Y59/INT_R.WL1END3->>WL1BEG2 INT_R_X47Y63/INT_R.SE2END0->>NR1BEG0 INT_R_X47Y64/INT_R.NR1END0->>IMUX25 INT_R_X47Y64/INT_R.NR1END0->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

data1[17] - 
wires: CLBLL_R_X45Y63/CLBLL_SE2A3 CLBLL_R_X45Y64/CLBLL_LOGIC_OUTS17 CLBLL_R_X45Y64/CLBLL_L_BMUX CLBLM_L_X46Y59/CLBLM_IMUX25 CLBLM_L_X46Y59/CLBLM_L_B5 CLBLM_L_X46Y63/CLBLM_IMUX46 CLBLM_L_X46Y63/CLBLM_L_D5 CLBLM_L_X46Y63/CLBLM_SE2A3 CLBLM_R_X47Y63/CLBLM_EE2A3 CLBLM_R_X47Y63/CLBLM_SW4A3 DSP_L_X48Y60/DSP_EE2A3_3 DSP_L_X48Y60/DSP_SW4A3_3 INT_INTERFACE_L_X48Y63/INT_INTERFACE_EE2A3 INT_INTERFACE_L_X48Y63/INT_INTERFACE_SW4A3 INT_L_X46Y59/IMUX_L25 INT_L_X46Y59/SR1BEG_S0 INT_L_X46Y59/SW6END3 INT_L_X46Y60/SW6END_N0_3 INT_L_X46Y63/EE2BEG3 INT_L_X46Y63/IMUX_L46 INT_L_X46Y63/SE2END3 INT_L_X48Y63/EE2END3 INT_L_X48Y63/SW6BEG3 INT_R_X45Y63/SE2A3 INT_R_X45Y64/LOGIC_OUTS17 INT_R_X45Y64/SE2BEG3 INT_R_X47Y59/SW6E3 INT_R_X47Y60/SW6D3 INT_R_X47Y61/SW6C3 INT_R_X47Y62/SW6B3 INT_R_X47Y63/EE2A3 INT_R_X47Y63/SW6A3 VBRK_X113Y66/VBRK_SE2A3 VBRK_X118Y66/VBRK_EE2A3 VBRK_X118Y66/VBRK_SW4A3 
pips: CLBLL_R_X45Y64/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_L_X46Y59/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X46Y63/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 INT_L_X46Y59/INT_L.SR1BEG_S0->>IMUX_L25 INT_L_X46Y59/INT_L.SW6END3->>SR1BEG_S0 INT_L_X46Y63/INT_L.SE2END3->>EE2BEG3 INT_L_X46Y63/INT_L.SE2END3->>IMUX_L46 INT_L_X48Y63/INT_L.EE2END3->>SW6BEG3 INT_R_X45Y64/INT_R.LOGIC_OUTS17->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[17] - 
wires: CLBLM_L_X46Y59/CLBLM_IMUX13 CLBLM_L_X46Y59/CLBLM_L_B6 CLBLM_R_X47Y59/CLBLM_LOGIC_OUTS1 CLBLM_R_X47Y59/CLBLM_L_BQ INT_L_X46Y59/IMUX_L13 INT_L_X46Y59/WR1END2 INT_R_X47Y59/LOGIC_OUTS1 INT_R_X47Y59/WR1BEG2 
pips: CLBLM_L_X46Y59/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X47Y59/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X46Y59/INT_L.WR1END2->>IMUX_L13 INT_R_X47Y59/INT_R.LOGIC_OUTS1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_rdata[18]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sck_half_period[4] - 
wires: CLBLM_L_X46Y59/CLBLM_IMUX31 CLBLM_L_X46Y59/CLBLM_M_C5 CLBLM_L_X46Y61/CLBLM_LOGIC_OUTS17 CLBLM_L_X46Y61/CLBLM_L_BMUX CLBLM_R_X47Y64/CLBLM_IMUX14 CLBLM_R_X47Y64/CLBLM_IMUX23 CLBLM_R_X47Y64/CLBLM_L_B1 CLBLM_R_X47Y64/CLBLM_L_C3 INT_L_X46Y59/IMUX_L31 INT_L_X46Y59/SS2END3 INT_L_X46Y60/SS2A3 INT_L_X46Y60/SS2END_N0_3 INT_L_X46Y61/LOGIC_OUTS_L17 INT_L_X46Y61/NN2BEG3 INT_L_X46Y61/SS2BEG3 INT_L_X46Y62/NN2A3 INT_L_X46Y63/NE2BEG3 INT_L_X46Y63/NN2END3 INT_L_X46Y64/NE2A3 INT_R_X47Y64/IMUX14 INT_R_X47Y64/IMUX23 INT_R_X47Y64/NE2END3 
pips: CLBLM_L_X46Y59/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X46Y61/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X47Y64/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X47Y64/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 INT_L_X46Y59/INT_L.SS2END3->>IMUX_L31 INT_L_X46Y61/INT_L.LOGIC_OUTS_L17->>NN2BEG3 INT_L_X46Y61/INT_L.LOGIC_OUTS_L17->>SS2BEG3 INT_L_X46Y63/INT_L.NN2END3->>NE2BEG3 INT_R_X47Y64/INT_R.NE2END3->>IMUX14 INT_R_X47Y64/INT_R.NE2END3->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

data1[18] - 
wires: CLBLL_R_X45Y59/CLBLL_IMUX13 CLBLL_R_X45Y59/CLBLL_L_B6 CLBLL_R_X45Y59/CLBLL_SW2A2 CLBLM_L_X46Y59/CLBLM_IMUX28 CLBLM_L_X46Y59/CLBLM_M_C4 CLBLM_L_X46Y59/CLBLM_SW2A2 CLBLM_L_X46Y60/CLBLM_LOGIC_OUTS20 CLBLM_L_X46Y60/CLBLM_M_AMUX INT_L_X46Y59/IMUX_L28 INT_L_X46Y59/SL1END2 INT_L_X46Y59/SW2A2 INT_L_X46Y60/LOGIC_OUTS_L20 INT_L_X46Y60/SL1BEG2 INT_L_X46Y60/SW2BEG2 INT_R_X45Y59/IMUX13 INT_R_X45Y59/SW2END2 VBRK_X113Y62/VBRK_SW2A2 
pips: CLBLL_R_X45Y59/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLM_L_X46Y59/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X46Y60/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X46Y59/INT_L.SL1END2->>IMUX_L28 INT_L_X46Y60/INT_L.LOGIC_OUTS_L20->>SL1BEG2 INT_L_X46Y60/INT_L.LOGIC_OUTS_L20->>SW2BEG2 INT_R_X45Y59/INT_R.SW2END2->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[18] - 
wires: CLBLM_L_X46Y59/CLBLM_IMUX22 CLBLM_L_X46Y59/CLBLM_M_C3 CLBLM_R_X47Y59/CLBLM_LOGIC_OUTS2 CLBLM_R_X47Y59/CLBLM_L_CQ INT_L_X46Y59/IMUX_L22 INT_L_X46Y59/WR1END3 INT_R_X47Y59/LOGIC_OUTS2 INT_R_X47Y59/WR1BEG3 
pips: CLBLM_L_X46Y59/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X47Y59/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X46Y59/INT_L.WR1END3->>IMUX_L22 INT_R_X47Y59/INT_R.LOGIC_OUTS2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_rdata[19]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data1[19] - 
wires: CLBLL_R_X45Y62/CLBLL_IMUX9 CLBLL_R_X45Y62/CLBLL_L_A5 CLBLL_R_X45Y64/CLBLL_IMUX41 CLBLL_R_X45Y64/CLBLL_LOGIC_OUTS18 CLBLL_R_X45Y64/CLBLL_L_CMUX CLBLL_R_X45Y64/CLBLL_L_D1 INT_R_X45Y62/IMUX9 INT_R_X45Y62/SS2END0 INT_R_X45Y63/SS2A0 INT_R_X45Y64/IMUX41 INT_R_X45Y64/LOGIC_OUTS18 INT_R_X45Y64/SS2BEG0 
pips: CLBLL_R_X45Y62/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X45Y64/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X45Y64/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_R_X45Y62/INT_R.SS2END0->>IMUX9 INT_R_X45Y64/INT_R.LOGIC_OUTS18->>IMUX41 INT_R_X45Y64/INT_R.LOGIC_OUTS18->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[19] - 
wires: CLBLL_R_X45Y62/CLBLL_IMUX3 CLBLL_R_X45Y62/CLBLL_L_A2 CLBLL_R_X45Y62/CLBLL_WR1END1 CLBLM_L_X46Y62/CLBLM_WR1END1 CLBLM_R_X47Y59/CLBLM_LOGIC_OUTS3 CLBLM_R_X47Y59/CLBLM_L_DQ INT_L_X46Y59/WR1END_S1_0 INT_L_X46Y60/NN2BEG0 INT_L_X46Y60/WR1END0 INT_L_X46Y61/NN2A0 INT_L_X46Y61/NN2END_S2_0 INT_L_X46Y62/NN2END0 INT_L_X46Y62/WR1BEG1 INT_R_X45Y62/IMUX3 INT_R_X45Y62/WR1END1 INT_R_X47Y59/LOGIC_OUTS3 INT_R_X47Y59/WR1BEG_S0 INT_R_X47Y60/WR1BEG0 VBRK_X113Y65/VBRK_WR1END1 
pips: CLBLL_R_X45Y62/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_R_X47Y59/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X46Y60/INT_L.WR1END0->>NN2BEG0 INT_L_X46Y62/INT_L.NN2END0->>WR1BEG1 INT_R_X45Y62/INT_R.WR1END1->>IMUX3 INT_R_X47Y59/INT_R.LOGIC_OUTS3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_rdata[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data1[1] - 
wires: CLBLL_R_X45Y62/CLBLL_SE2A1 CLBLL_R_X45Y63/CLBLL_EL1BEG3 CLBLL_R_X45Y64/CLBLL_LOGIC_OUTS0 CLBLL_R_X45Y64/CLBLL_L_AQ CLBLM_L_X46Y62/CLBLM_IMUX34 CLBLM_L_X46Y62/CLBLM_L_C6 CLBLM_L_X46Y62/CLBLM_SE2A1 CLBLM_L_X46Y63/CLBLM_EL1BEG3 CLBLM_L_X46Y63/CLBLM_IMUX14 CLBLM_L_X46Y63/CLBLM_L_B1 INT_L_X46Y62/IMUX_L34 INT_L_X46Y62/SE2END1 INT_L_X46Y63/EL1END3 INT_L_X46Y63/IMUX_L14 INT_R_X45Y62/SE2A1 INT_R_X45Y63/EL1BEG3 INT_R_X45Y63/SE2BEG1 INT_R_X45Y63/SR1END1 INT_R_X45Y64/EL1BEG_N3 INT_R_X45Y64/LOGIC_OUTS0 INT_R_X45Y64/SR1BEG1 VBRK_X113Y65/VBRK_SE2A1 VBRK_X113Y66/VBRK_EL1BEG3 
pips: CLBLL_R_X45Y64/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X46Y62/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X46Y63/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 INT_L_X46Y62/INT_L.SE2END1->>IMUX_L34 INT_L_X46Y63/INT_L.EL1END3->>IMUX_L14 INT_R_X45Y63/INT_R.SR1END1->>SE2BEG1 INT_R_X45Y64/INT_R.LOGIC_OUTS0->>EL1BEG_N3 INT_R_X45Y64/INT_R.LOGIC_OUTS0->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[1] - 
wires: CLBLL_R_X45Y61/CLBLL_LOGIC_OUTS1 CLBLL_R_X45Y61/CLBLL_L_BQ CLBLL_R_X45Y62/CLBLL_NE2A1 CLBLL_R_X45Y63/CLBLL_EL1BEG0 CLBLL_R_X45Y63/CLBLL_NW2A1 CLBLM_L_X46Y62/CLBLM_NE2A1 CLBLM_L_X46Y63/CLBLM_EL1BEG0 CLBLM_L_X46Y63/CLBLM_IMUX16 CLBLM_L_X46Y63/CLBLM_L_B3 CLBLM_L_X46Y63/CLBLM_NW2A1 INT_L_X46Y62/EL1END_S3_0 INT_L_X46Y62/NE2END1 INT_L_X46Y62/NW2BEG1 INT_L_X46Y63/EL1END0 INT_L_X46Y63/IMUX_L16 INT_L_X46Y63/NW2A1 INT_R_X45Y61/LOGIC_OUTS1 INT_R_X45Y61/NE2BEG1 INT_R_X45Y62/NE2A1 INT_R_X45Y63/EL1BEG0 INT_R_X45Y63/NW2END1 VBRK_X113Y65/VBRK_NE2A1 VBRK_X113Y66/VBRK_EL1BEG0 VBRK_X113Y66/VBRK_NW2A1 
pips: CLBLL_R_X45Y61/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_L_X46Y63/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X46Y62/INT_L.NE2END1->>NW2BEG1 INT_L_X46Y63/INT_L.EL1END0->>IMUX_L16 INT_R_X45Y61/INT_R.LOGIC_OUTS1->>NE2BEG1 INT_R_X45Y63/INT_R.NW2END1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_rdata[20]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data1[20] - 
wires: CLBLL_R_X45Y59/CLBLL_IMUX30 CLBLL_R_X45Y59/CLBLL_IMUX7 CLBLL_R_X45Y59/CLBLL_LL_A1 CLBLL_R_X45Y59/CLBLL_L_C5 CLBLL_R_X45Y59/CLBLL_SW2A3 CLBLM_L_X46Y59/CLBLM_SW2A3 CLBLM_L_X46Y60/CLBLM_LOGIC_OUTS21 CLBLM_L_X46Y60/CLBLM_M_BMUX INT_L_X46Y59/SW2A3 INT_L_X46Y60/LOGIC_OUTS_L21 INT_L_X46Y60/SW2BEG3 INT_R_X45Y59/IMUX30 INT_R_X45Y59/IMUX7 INT_R_X45Y59/SW2END3 INT_R_X45Y60/SW2END_N0_3 VBRK_X113Y62/VBRK_SW2A3 
pips: CLBLL_R_X45Y59/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X45Y59/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_L_X46Y60/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X46Y60/INT_L.LOGIC_OUTS_L21->>SW2BEG3 INT_R_X45Y59/INT_R.SW2END3->>IMUX30 INT_R_X45Y59/INT_R.SW2END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[20] - 
wires: CLBLL_R_X45Y59/CLBLL_IMUX4 CLBLL_R_X45Y59/CLBLL_LL_A6 CLBLL_R_X45Y59/CLBLL_WW2END2 CLBLM_L_X46Y59/CLBLM_WW2END2 CLBLM_R_X47Y59/CLBLM_LOGIC_OUTS16 CLBLM_R_X47Y59/CLBLM_L_AMUX INT_L_X46Y59/WW2A2 INT_R_X45Y59/FAN_ALT1 INT_R_X45Y59/FAN_BOUNCE1 INT_R_X45Y59/IMUX4 INT_R_X45Y59/WW2END2 INT_R_X47Y59/LOGIC_OUTS16 INT_R_X47Y59/WW2BEG2 VBRK_X113Y62/VBRK_WW2END2 
pips: CLBLL_R_X45Y59/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_R_X47Y59/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X45Y59/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X45Y59/INT_R.FAN_BOUNCE1->>IMUX4 INT_R_X45Y59/INT_R.WW2END2->>FAN_ALT1 INT_R_X47Y59/INT_R.LOGIC_OUTS16->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_rdata[21]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data1[21] - 
wires: CLBLM_L_X46Y63/CLBLM_IMUX38 CLBLM_L_X46Y63/CLBLM_LOGIC_OUTS7 CLBLM_L_X46Y63/CLBLM_M_D3 CLBLM_L_X46Y63/CLBLM_M_DQ CLBLM_R_X47Y62/CLBLM_IMUX14 CLBLM_R_X47Y62/CLBLM_L_B1 INT_L_X46Y62/SE2A3 INT_L_X46Y63/IMUX_L38 INT_L_X46Y63/LOGIC_OUTS_L7 INT_L_X46Y63/SE2BEG3 INT_R_X47Y62/IMUX14 INT_R_X47Y62/SE2END3 
pips: CLBLM_L_X46Y63/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X46Y63/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 CLBLM_R_X47Y62/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 INT_L_X46Y63/INT_L.LOGIC_OUTS_L7->>IMUX_L38 INT_L_X46Y63/INT_L.LOGIC_OUTS_L7->>SE2BEG3 INT_R_X47Y62/INT_R.SE2END3->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[21] - 
wires: CLBLM_R_X47Y59/CLBLM_LOGIC_OUTS17 CLBLM_R_X47Y59/CLBLM_L_BMUX CLBLM_R_X47Y60/CLBLM_ER1BEG0 CLBLM_R_X47Y62/CLBLM_IMUX16 CLBLM_R_X47Y62/CLBLM_L_B3 CLBLM_R_X47Y62/CLBLM_NW2A0 DSP_L_X48Y60/DSP_ER1BEG0_0 DSP_L_X48Y60/DSP_NW2A0_2 INT_INTERFACE_L_X48Y60/INT_INTERFACE_ER1BEG0 INT_INTERFACE_L_X48Y62/INT_INTERFACE_NW2A0 INT_L_X48Y60/ER1END0 INT_L_X48Y60/NR1BEG0 INT_L_X48Y61/NR1END0 INT_L_X48Y61/NW2BEG0 INT_L_X48Y62/NW2A0 INT_R_X47Y59/ER1BEG_S0 INT_R_X47Y59/LOGIC_OUTS17 INT_R_X47Y60/ER1BEG0 INT_R_X47Y61/NW2END_S0_0 INT_R_X47Y62/IMUX16 INT_R_X47Y62/NW2END0 VBRK_X118Y63/VBRK_ER1BEG0 VBRK_X118Y65/VBRK_NW2A0 
pips: CLBLM_R_X47Y59/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X47Y62/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X48Y60/INT_L.ER1END0->>NR1BEG0 INT_L_X48Y61/INT_L.NR1END0->>NW2BEG0 INT_R_X47Y59/INT_R.LOGIC_OUTS17->>ER1BEG_S0 INT_R_X47Y62/INT_R.NW2END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_rdata[22]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data1[22] - 
wires: CLBLM_R_X47Y60/CLBLM_IMUX47 CLBLM_R_X47Y60/CLBLM_IMUX7 CLBLM_R_X47Y60/CLBLM_LOGIC_OUTS3 CLBLM_R_X47Y60/CLBLM_L_DQ CLBLM_R_X47Y60/CLBLM_M_A1 CLBLM_R_X47Y60/CLBLM_M_D5 INT_R_X47Y60/IMUX47 INT_R_X47Y60/IMUX7 INT_R_X47Y60/LOGIC_OUTS3 
pips: CLBLM_R_X47Y60/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X47Y60/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X47Y60/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_R_X47Y60/INT_R.LOGIC_OUTS3->>IMUX47 INT_R_X47Y60/INT_R.LOGIC_OUTS3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[22] - 
wires: CLBLM_R_X47Y59/CLBLM_LOGIC_OUTS18 CLBLM_R_X47Y59/CLBLM_L_CMUX CLBLM_R_X47Y60/CLBLM_IMUX8 CLBLM_R_X47Y60/CLBLM_M_A5 INT_R_X47Y59/LOGIC_OUTS18 INT_R_X47Y59/NR1BEG0 INT_R_X47Y60/IMUX8 INT_R_X47Y60/NR1END0 
pips: CLBLM_R_X47Y59/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_R_X47Y60/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_R_X47Y59/INT_R.LOGIC_OUTS18->>NR1BEG0 INT_R_X47Y60/INT_R.NR1END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_rdata[23]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data1[23] - 
wires: CLBLL_R_X45Y64/CLBLL_IMUX15 CLBLL_R_X45Y64/CLBLL_IMUX22 CLBLL_R_X45Y64/CLBLL_LL_B1 CLBLL_R_X45Y64/CLBLL_LL_C3 CLBLL_R_X45Y65/CLBLL_LL_AQ CLBLL_R_X45Y65/CLBLL_LOGIC_OUTS4 INT_L_X44Y64/ER1BEG2 INT_L_X44Y64/SR1END1 INT_L_X44Y65/SR1BEG1 INT_L_X44Y65/WR1END1 INT_R_X45Y64/BYP_ALT3 INT_R_X45Y64/BYP_BOUNCE3 INT_R_X45Y64/ER1END2 INT_R_X45Y64/IMUX15 INT_R_X45Y64/IMUX22 INT_R_X45Y65/BYP_BOUNCE_N3_3 INT_R_X45Y65/LOGIC_OUTS4 INT_R_X45Y65/WR1BEG1 
pips: CLBLL_R_X45Y64/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X45Y64/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X45Y65/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X44Y64/INT_L.SR1END1->>ER1BEG2 INT_L_X44Y65/INT_L.WR1END1->>SR1BEG1 INT_R_X45Y64/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X45Y64/INT_R.BYP_BOUNCE3->>IMUX15 INT_R_X45Y64/INT_R.ER1END2->>BYP_ALT3 INT_R_X45Y64/INT_R.ER1END2->>IMUX22 INT_R_X45Y65/INT_R.LOGIC_OUTS4->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[23] - 
wires: CLBLL_R_X45Y63/CLBLL_NW4END1 CLBLL_R_X45Y64/CLBLL_IMUX27 CLBLL_R_X45Y64/CLBLL_LL_B4 CLBLL_R_X45Y64/CLBLL_NE2A1 CLBLL_R_X45Y64/CLBLL_WR1END2 CLBLM_L_X46Y63/CLBLM_NW4END1 CLBLM_L_X46Y64/CLBLM_NE2A1 CLBLM_L_X46Y64/CLBLM_WR1END2 CLBLM_R_X47Y59/CLBLM_LOGIC_OUTS19 CLBLM_R_X47Y59/CLBLM_L_DMUX INT_L_X46Y59/NW6A1 INT_L_X46Y60/NW6B1 INT_L_X46Y61/NW6C1 INT_L_X46Y62/NW6D1 INT_L_X46Y63/NW6E1 INT_L_X46Y64/NE2END1 INT_L_X46Y64/WR1BEG2 INT_R_X45Y63/NE2BEG1 INT_R_X45Y63/NW6END1 INT_R_X45Y64/IMUX27 INT_R_X45Y64/NE2A1 INT_R_X45Y64/WR1END2 INT_R_X47Y59/LOGIC_OUTS19 INT_R_X47Y59/NW6BEG1 VBRK_X113Y66/VBRK_NW4END1 VBRK_X113Y67/VBRK_NE2A1 VBRK_X113Y67/VBRK_WR1END2 
pips: CLBLL_R_X45Y64/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_R_X47Y59/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X46Y64/INT_L.NE2END1->>WR1BEG2 INT_R_X45Y63/INT_R.NW6END1->>NE2BEG1 INT_R_X45Y64/INT_R.WR1END2->>IMUX27 INT_R_X47Y59/INT_R.LOGIC_OUTS19->>NW6BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_spi/u_cfg/reg_out[24] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data1[24] - 
wires: CLBLL_R_X45Y59/CLBLL_SE2A1 CLBLL_R_X45Y66/CLBLL_NW4END2 CLBLM_L_X46Y59/CLBLM_IMUX42 CLBLM_L_X46Y59/CLBLM_L_D6 CLBLM_L_X46Y59/CLBLM_SE2A1 CLBLM_L_X46Y66/CLBLM_NW4END2 CLBLM_R_X47Y60/CLBLM_LOGIC_OUTS16 CLBLM_R_X47Y60/CLBLM_L_AMUX CLBLM_R_X47Y62/CLBLM_IMUX21 CLBLM_R_X47Y62/CLBLM_L_C4 INT_L_X46Y59/IMUX_L42 INT_L_X46Y59/SE2END1 INT_L_X46Y62/NW6A2 INT_L_X46Y63/NW6B2 INT_L_X46Y64/NW6C2 INT_L_X46Y65/NW6D2 INT_L_X46Y66/NW6E2 INT_R_X45Y59/SE2A1 INT_R_X45Y60/SE2BEG1 INT_R_X45Y60/SS6END1 INT_R_X45Y61/SS6E1 INT_R_X45Y62/SS6D1 INT_R_X45Y63/SS6C1 INT_R_X45Y64/SS6B1 INT_R_X45Y65/SS6A1 INT_R_X45Y66/NW6END2 INT_R_X45Y66/SS6BEG1 INT_R_X47Y60/LOGIC_OUTS16 INT_R_X47Y60/NN2BEG2 INT_R_X47Y61/NN2A2 INT_R_X47Y62/IMUX21 INT_R_X47Y62/NN2END2 INT_R_X47Y62/NW6BEG2 VBRK_X113Y62/VBRK_SE2A1 VBRK_X113Y69/VBRK_NW4END2 
pips: CLBLM_L_X46Y59/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X47Y60/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X47Y62/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 INT_L_X46Y59/INT_L.SE2END1->>IMUX_L42 INT_R_X45Y60/INT_R.SS6END1->>SE2BEG1 INT_R_X45Y66/INT_R.NW6END2->>SS6BEG1 INT_R_X47Y60/INT_R.LOGIC_OUTS16->>NN2BEG2 INT_R_X47Y62/INT_R.NN2END2->>IMUX21 INT_R_X47Y62/INT_R.NN2END2->>NW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[24] - 
wires: CLBLM_R_X47Y61/CLBLM_LOGIC_OUTS4 CLBLM_R_X47Y61/CLBLM_M_AQ CLBLM_R_X47Y62/CLBLM_IMUX34 CLBLM_R_X47Y62/CLBLM_L_C6 CLBLM_R_X47Y62/CLBLM_NE2A0 CLBLM_R_X47Y62/CLBLM_WR1END1 DSP_L_X48Y60/DSP_NE2A0_2 DSP_L_X48Y60/DSP_WR1END1_2 INT_INTERFACE_L_X48Y62/INT_INTERFACE_NE2A0 INT_INTERFACE_L_X48Y62/INT_INTERFACE_WR1END1 INT_L_X48Y61/NE2END_S3_0 INT_L_X48Y62/NE2END0 INT_L_X48Y62/WR1BEG1 INT_R_X47Y61/LOGIC_OUTS4 INT_R_X47Y61/NE2BEG0 INT_R_X47Y62/IMUX34 INT_R_X47Y62/NE2A0 INT_R_X47Y62/WR1END1 VBRK_X118Y65/VBRK_NE2A0 VBRK_X118Y65/VBRK_WR1END1 
pips: CLBLM_R_X47Y61/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X47Y62/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X48Y62/INT_L.NE2END0->>WR1BEG1 INT_R_X47Y61/INT_R.LOGIC_OUTS4->>NE2BEG0 INT_R_X47Y62/INT_R.WR1END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_spi/u_cfg/reg_out[25] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data1[25] - 
wires: CLBLL_R_X45Y65/CLBLL_EL1BEG0 CLBLL_R_X45Y65/CLBLL_ER1BEG2 CLBLL_R_X45Y65/CLBLL_LL_BQ CLBLL_R_X45Y65/CLBLL_LOGIC_OUTS5 CLBLM_L_X46Y63/CLBLM_IMUX36 CLBLM_L_X46Y63/CLBLM_L_D2 CLBLM_L_X46Y65/CLBLM_EL1BEG0 CLBLM_L_X46Y65/CLBLM_ER1BEG2 CLBLM_L_X46Y65/CLBLM_IMUX8 CLBLM_L_X46Y65/CLBLM_M_A5 INT_L_X46Y63/IMUX_L36 INT_L_X46Y63/SL1END2 INT_L_X46Y64/EL1END_S3_0 INT_L_X46Y64/SL1BEG2 INT_L_X46Y64/SL1END2 INT_L_X46Y65/EL1END0 INT_L_X46Y65/ER1END2 INT_L_X46Y65/IMUX_L8 INT_L_X46Y65/SL1BEG2 INT_R_X45Y65/EL1BEG0 INT_R_X45Y65/ER1BEG2 INT_R_X45Y65/LOGIC_OUTS5 VBRK_X113Y68/VBRK_EL1BEG0 VBRK_X113Y68/VBRK_ER1BEG2 
pips: CLBLL_R_X45Y65/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_L_X46Y63/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X46Y65/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X46Y63/INT_L.SL1END2->>IMUX_L36 INT_L_X46Y64/INT_L.SL1END2->>SL1BEG2 INT_L_X46Y65/INT_L.EL1END0->>IMUX_L8 INT_L_X46Y65/INT_L.ER1END2->>SL1BEG2 INT_R_X45Y65/INT_R.LOGIC_OUTS5->>EL1BEG0 INT_R_X45Y65/INT_R.LOGIC_OUTS5->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[25] - 
wires: CLBLM_L_X46Y65/CLBLM_IMUX2 CLBLM_L_X46Y65/CLBLM_M_A2 CLBLM_R_X47Y61/CLBLM_LOGIC_OUTS5 CLBLM_R_X47Y61/CLBLM_M_BQ INT_L_X46Y65/IMUX_L2 INT_L_X46Y65/NW2END1 INT_R_X47Y61/LOGIC_OUTS5 INT_R_X47Y61/NR1BEG1 INT_R_X47Y62/NN2BEG1 INT_R_X47Y62/NR1END1 INT_R_X47Y63/NN2A1 INT_R_X47Y64/NN2END1 INT_R_X47Y64/NW2BEG1 INT_R_X47Y65/NW2A1 
pips: CLBLM_L_X46Y65/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X47Y61/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X46Y65/INT_L.NW2END1->>IMUX_L2 INT_R_X47Y61/INT_R.LOGIC_OUTS5->>NR1BEG1 INT_R_X47Y62/INT_R.NR1END1->>NN2BEG1 INT_R_X47Y64/INT_R.NN2END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_spi/u_cfg/reg_out[26] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data1[26] - 
wires: CLBLL_R_X45Y59/CLBLL_IMUX25 CLBLL_R_X45Y59/CLBLL_L_B5 CLBLL_R_X45Y59/CLBLL_SW2A0 CLBLL_R_X45Y61/CLBLL_IMUX24 CLBLL_R_X45Y61/CLBLL_LL_B5 CLBLL_R_X45Y61/CLBLL_NW2A0 CLBLM_L_X46Y59/CLBLM_SW2A0 CLBLM_L_X46Y60/CLBLM_LOGIC_OUTS22 CLBLM_L_X46Y60/CLBLM_M_CMUX CLBLM_L_X46Y61/CLBLM_NW2A0 INT_L_X46Y59/SW2A0 INT_L_X46Y60/LOGIC_OUTS_L22 INT_L_X46Y60/NW2BEG0 INT_L_X46Y60/SW2BEG0 INT_L_X46Y61/NW2A0 INT_R_X45Y59/IMUX25 INT_R_X45Y59/SW2END0 INT_R_X45Y60/NW2END_S0_0 INT_R_X45Y61/IMUX24 INT_R_X45Y61/NW2END0 VBRK_X113Y62/VBRK_SW2A0 VBRK_X113Y64/VBRK_NW2A0 
pips: CLBLL_R_X45Y59/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X45Y61/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLM_L_X46Y60/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X46Y60/INT_L.LOGIC_OUTS_L22->>NW2BEG0 INT_L_X46Y60/INT_L.LOGIC_OUTS_L22->>SW2BEG0 INT_R_X45Y59/INT_R.SW2END0->>IMUX25 INT_R_X45Y61/INT_R.NW2END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[26] - 
wires: CLBLL_R_X45Y61/CLBLL_IMUX27 CLBLL_R_X45Y61/CLBLL_LL_B4 CLBLL_R_X45Y61/CLBLL_WL1END1 CLBLM_L_X46Y61/CLBLM_WL1END1 CLBLM_R_X47Y61/CLBLM_LOGIC_OUTS6 CLBLM_R_X47Y61/CLBLM_M_CQ INT_L_X46Y61/WL1BEG1 INT_L_X46Y61/WR1END3 INT_R_X45Y61/IMUX27 INT_R_X45Y61/WL1END1 INT_R_X47Y61/LOGIC_OUTS6 INT_R_X47Y61/WR1BEG3 VBRK_X113Y64/VBRK_WL1END1 
pips: CLBLL_R_X45Y61/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_R_X47Y61/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X46Y61/INT_L.WR1END3->>WL1BEG1 INT_R_X45Y61/INT_R.WL1END1->>IMUX27 INT_R_X47Y61/INT_R.LOGIC_OUTS6->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_spi/u_cfg/reg_out[27] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data1[27] - 
wires: CLBLL_R_X45Y63/CLBLL_IMUX4 CLBLL_R_X45Y63/CLBLL_LL_A6 CLBLL_R_X45Y64/CLBLL_IMUX37 CLBLL_R_X45Y64/CLBLL_L_D4 CLBLL_R_X45Y65/CLBLL_LL_CQ CLBLL_R_X45Y65/CLBLL_LOGIC_OUTS6 INT_R_X45Y63/IMUX4 INT_R_X45Y63/SL1END2 INT_R_X45Y64/IMUX37 INT_R_X45Y64/SL1BEG2 INT_R_X45Y64/SL1END2 INT_R_X45Y65/LOGIC_OUTS6 INT_R_X45Y65/SL1BEG2 
pips: CLBLL_R_X45Y63/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X45Y64/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X45Y65/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_R_X45Y63/INT_R.SL1END2->>IMUX4 INT_R_X45Y64/INT_R.SL1END2->>IMUX37 INT_R_X45Y64/INT_R.SL1END2->>SL1BEG2 INT_R_X45Y65/INT_R.LOGIC_OUTS6->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[27] - 
wires: CLBLL_R_X45Y63/CLBLL_IMUX1 CLBLL_R_X45Y63/CLBLL_LL_A3 CLBLL_R_X45Y63/CLBLL_WR1END0 CLBLM_L_X46Y63/CLBLM_WR1END0 CLBLM_R_X47Y61/CLBLM_LOGIC_OUTS7 CLBLM_R_X47Y61/CLBLM_M_DQ INT_L_X46Y62/NW2END3 INT_L_X46Y62/WR1BEG_S0 INT_L_X46Y63/WR1BEG0 INT_R_X45Y62/WR1END_S1_0 INT_R_X45Y63/IMUX1 INT_R_X45Y63/WR1END0 INT_R_X47Y61/LOGIC_OUTS7 INT_R_X47Y61/NW2BEG3 INT_R_X47Y62/NW2A3 VBRK_X113Y66/VBRK_WR1END0 
pips: CLBLL_R_X45Y63/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLM_R_X47Y61/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X46Y62/INT_L.NW2END3->>WR1BEG_S0 INT_R_X45Y63/INT_R.WR1END0->>IMUX1 INT_R_X47Y61/INT_R.LOGIC_OUTS7->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_spi/u_cfg/reg_out[28] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data1[28] - 
wires: CLBLL_R_X45Y59/CLBLL_IMUX20 CLBLL_R_X45Y59/CLBLL_L_C2 CLBLL_R_X45Y60/CLBLL_WL1END0 CLBLL_R_X45Y61/CLBLL_IMUX32 CLBLL_R_X45Y61/CLBLL_LL_C1 CLBLM_L_X46Y60/CLBLM_LOGIC_OUTS23 CLBLM_L_X46Y60/CLBLM_M_DMUX CLBLM_L_X46Y60/CLBLM_WL1END0 INT_L_X46Y60/LOGIC_OUTS_L23 INT_L_X46Y60/WL1BEG0 INT_R_X45Y59/IMUX20 INT_R_X45Y59/SR1END1 INT_R_X45Y60/NL1BEG0 INT_R_X45Y60/NL1END_S3_0 INT_R_X45Y60/SR1BEG1 INT_R_X45Y60/WL1END0 INT_R_X45Y61/IMUX32 INT_R_X45Y61/NL1END0 VBRK_X113Y63/VBRK_WL1END0 
pips: CLBLL_R_X45Y59/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X45Y61/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLM_L_X46Y60/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X46Y60/INT_L.LOGIC_OUTS_L23->>WL1BEG0 INT_R_X45Y59/INT_R.SR1END1->>IMUX20 INT_R_X45Y60/INT_R.WL1END0->>NL1BEG0 INT_R_X45Y60/INT_R.WL1END0->>SR1BEG1 INT_R_X45Y61/INT_R.NL1END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[28] - 
wires: CLBLL_R_X45Y61/CLBLL_IMUX29 CLBLL_R_X45Y61/CLBLL_LL_C2 CLBLL_R_X45Y61/CLBLL_WW2END2 CLBLM_L_X46Y61/CLBLM_WW2END2 CLBLM_R_X47Y61/CLBLM_LOGIC_OUTS20 CLBLM_R_X47Y61/CLBLM_M_AMUX INT_L_X46Y61/WW2A2 INT_R_X45Y61/IMUX29 INT_R_X45Y61/WW2END2 INT_R_X47Y61/LOGIC_OUTS20 INT_R_X47Y61/WW2BEG2 VBRK_X113Y64/VBRK_WW2END2 
pips: CLBLL_R_X45Y61/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLM_R_X47Y61/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X45Y61/INT_R.WW2END2->>IMUX29 INT_R_X47Y61/INT_R.LOGIC_OUTS20->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_spi/u_cfg/reg_out[29] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data1[29] - 
wires: CLBLM_L_X46Y61/CLBLM_IMUX12 CLBLM_L_X46Y61/CLBLM_M_B6 CLBLM_L_X46Y63/CLBLM_IMUX44 CLBLM_L_X46Y63/CLBLM_LOGIC_OUTS20 CLBLM_L_X46Y63/CLBLM_M_AMUX CLBLM_L_X46Y63/CLBLM_M_D4 INT_L_X46Y61/IMUX_L12 INT_L_X46Y61/SL1END2 INT_L_X46Y62/SL1BEG2 INT_L_X46Y62/SL1END2 INT_L_X46Y63/IMUX_L44 INT_L_X46Y63/LOGIC_OUTS_L20 INT_L_X46Y63/SL1BEG2 
pips: CLBLM_L_X46Y61/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X46Y63/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X46Y63/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X46Y61/INT_L.SL1END2->>IMUX_L12 INT_L_X46Y62/INT_L.SL1END2->>SL1BEG2 INT_L_X46Y63/INT_L.LOGIC_OUTS_L20->>IMUX_L44 INT_L_X46Y63/INT_L.LOGIC_OUTS_L20->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[29] - 
wires: CLBLM_L_X46Y61/CLBLM_IMUX17 CLBLM_L_X46Y61/CLBLM_M_B3 CLBLM_R_X47Y61/CLBLM_LOGIC_OUTS21 CLBLM_R_X47Y61/CLBLM_M_BMUX INT_L_X46Y61/FAN_ALT5 INT_L_X46Y61/FAN_BOUNCE5 INT_L_X46Y61/IMUX_L17 INT_L_X46Y61/WL1END2 INT_R_X47Y61/LOGIC_OUTS21 INT_R_X47Y61/WL1BEG2 
pips: CLBLM_L_X46Y61/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X47Y61/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X46Y61/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X46Y61/INT_L.FAN_BOUNCE5->>IMUX_L17 INT_L_X46Y61/INT_L.WL1END2->>FAN_ALT5 INT_R_X47Y61/INT_R.LOGIC_OUTS21->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_rdata[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data1[2] - 
wires: CLBLL_R_X45Y62/CLBLL_IMUX26 CLBLL_R_X45Y62/CLBLL_L_B4 CLBLL_R_X45Y62/CLBLL_SW2A1 CLBLM_L_X46Y62/CLBLM_IMUX3 CLBLM_L_X46Y62/CLBLM_L_A2 CLBLM_L_X46Y62/CLBLM_SW2A1 CLBLM_L_X46Y63/CLBLM_LOGIC_OUTS5 CLBLM_L_X46Y63/CLBLM_M_BQ INT_L_X46Y62/IMUX_L3 INT_L_X46Y62/SL1END1 INT_L_X46Y62/SW2A1 INT_L_X46Y63/LOGIC_OUTS_L5 INT_L_X46Y63/SL1BEG1 INT_L_X46Y63/SW2BEG1 INT_R_X45Y62/IMUX26 INT_R_X45Y62/SW2END1 VBRK_X113Y65/VBRK_SW2A1 
pips: CLBLL_R_X45Y62/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLM_L_X46Y62/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X46Y63/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X46Y62/INT_L.SL1END1->>IMUX_L3 INT_L_X46Y63/INT_L.LOGIC_OUTS_L5->>SL1BEG1 INT_L_X46Y63/INT_L.LOGIC_OUTS_L5->>SW2BEG1 INT_R_X45Y62/INT_R.SW2END1->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[2] - 
wires: CLBLL_R_X45Y61/CLBLL_LOGIC_OUTS2 CLBLL_R_X45Y61/CLBLL_L_CQ CLBLL_R_X45Y62/CLBLL_IMUX25 CLBLL_R_X45Y62/CLBLL_L_B5 INT_R_X45Y61/LOGIC_OUTS2 INT_R_X45Y61/NL1BEG1 INT_R_X45Y62/IMUX25 INT_R_X45Y62/NL1END1 
pips: CLBLL_R_X45Y61/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLL_R_X45Y62/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 INT_R_X45Y61/INT_R.LOGIC_OUTS2->>NL1BEG1 INT_R_X45Y62/INT_R.NL1END1->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_spi/u_cfg/reg_out[30] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data1[30] - 
wires: CLBLM_L_X46Y61/CLBLM_IMUX32 CLBLM_L_X46Y61/CLBLM_M_C1 CLBLM_R_X47Y60/CLBLM_IMUX38 CLBLM_R_X47Y60/CLBLM_LOGIC_OUTS17 CLBLM_R_X47Y60/CLBLM_L_BMUX CLBLM_R_X47Y60/CLBLM_M_D3 INT_L_X46Y60/WR1END_S1_0 INT_L_X46Y61/IMUX_L32 INT_L_X46Y61/WR1END0 INT_R_X47Y60/IMUX38 INT_R_X47Y60/LOGIC_OUTS17 INT_R_X47Y60/WR1BEG_S0 INT_R_X47Y61/WR1BEG0 
pips: CLBLM_L_X46Y61/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X47Y60/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X47Y60/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X46Y61/INT_L.WR1END0->>IMUX_L32 INT_R_X47Y60/INT_R.LOGIC_OUTS17->>IMUX38 INT_R_X47Y60/INT_R.LOGIC_OUTS17->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[30] - 
wires: CLBLM_L_X46Y61/CLBLM_IMUX31 CLBLM_L_X46Y61/CLBLM_M_C5 CLBLM_R_X47Y61/CLBLM_LOGIC_OUTS22 CLBLM_R_X47Y61/CLBLM_M_CMUX INT_L_X46Y61/IMUX_L31 INT_L_X46Y61/NW2END_S0_0 INT_L_X46Y62/NW2END0 INT_R_X47Y61/LOGIC_OUTS22 INT_R_X47Y61/NW2BEG0 INT_R_X47Y62/NW2A0 
pips: CLBLM_L_X46Y61/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X47Y61/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X46Y61/INT_L.NW2END_S0_0->>IMUX_L31 INT_R_X47Y61/INT_R.LOGIC_OUTS22->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_spi/u_cfg/reg_rdata0 - 
wires: CLBLL_R_X45Y59/CLBLL_FAN7 CLBLL_R_X45Y59/CLBLL_LL_CE CLBLL_R_X45Y59/CLBLL_SE2A2 CLBLL_R_X45Y59/CLBLL_WL1END1 CLBLL_R_X45Y61/CLBLL_FAN7 CLBLL_R_X45Y61/CLBLL_LL_CE CLBLL_R_X45Y61/CLBLL_SE2A2 CLBLL_R_X45Y62/CLBLL_FAN6 CLBLL_R_X45Y62/CLBLL_L_CE CLBLL_R_X45Y63/CLBLL_FAN7 CLBLL_R_X45Y63/CLBLL_LL_CE CLBLL_R_X45Y64/CLBLL_FAN7 CLBLL_R_X45Y64/CLBLL_LL_CE CLBLL_R_X45Y64/CLBLL_NW2A2 CLBLL_R_X45Y65/CLBLL_EL1BEG2 CLBLL_R_X45Y65/CLBLL_LL_D CLBLL_R_X45Y65/CLBLL_LL_DMUX CLBLL_R_X45Y65/CLBLL_LOGIC_OUTS15 CLBLL_R_X45Y65/CLBLL_LOGIC_OUTS23 CLBLM_L_X46Y59/CLBLM_FAN6 CLBLM_L_X46Y59/CLBLM_FAN7 CLBLM_L_X46Y59/CLBLM_L_CE CLBLM_L_X46Y59/CLBLM_M_CE CLBLM_L_X46Y59/CLBLM_SE2A2 CLBLM_L_X46Y59/CLBLM_WL1END1 CLBLM_L_X46Y61/CLBLM_FAN7 CLBLM_L_X46Y61/CLBLM_M_CE CLBLM_L_X46Y61/CLBLM_SE2A2 CLBLM_L_X46Y63/CLBLM_FAN6 CLBLM_L_X46Y63/CLBLM_L_CE CLBLM_L_X46Y64/CLBLM_NW2A2 CLBLM_L_X46Y65/CLBLM_EL1BEG2 CLBLM_L_X46Y65/CLBLM_FAN7 CLBLM_L_X46Y65/CLBLM_M_CE CLBLM_R_X47Y60/CLBLM_FAN7 CLBLM_R_X47Y60/CLBLM_M_CE CLBLM_R_X47Y61/CLBLM_NE2A2 CLBLM_R_X47Y62/CLBLM_FAN6 CLBLM_R_X47Y62/CLBLM_L_CE CLBLM_R_X47Y62/CLBLM_NW2A2 DSP_L_X48Y60/DSP_NE2A2_1 DSP_L_X48Y60/DSP_NW2A2_2 INT_INTERFACE_L_X48Y61/INT_INTERFACE_NE2A2 INT_INTERFACE_L_X48Y62/INT_INTERFACE_NW2A2 INT_L_X46Y59/FAN_ALT6 INT_L_X46Y59/FAN_ALT7 INT_L_X46Y59/FAN_BOUNCE7 INT_L_X46Y59/FAN_L6 INT_L_X46Y59/FAN_L7 INT_L_X46Y59/SE2END2 INT_L_X46Y59/WL1BEG1 INT_L_X46Y60/SE2A2 INT_L_X46Y61/FAN_ALT7 INT_L_X46Y61/FAN_L7 INT_L_X46Y61/SE2BEG2 INT_L_X46Y61/SE2END2 INT_L_X46Y63/FAN_ALT6 INT_L_X46Y63/FAN_L6 INT_L_X46Y63/NW2BEG2 INT_L_X46Y63/NW2END2 INT_L_X46Y64/NW2A2 INT_L_X46Y65/EL1END2 INT_L_X46Y65/FAN_ALT7 INT_L_X46Y65/FAN_L7 INT_L_X48Y61/NE2END2 INT_L_X48Y61/NW2BEG2 INT_L_X48Y62/NW2A2 INT_R_X45Y59/FAN7 INT_R_X45Y59/FAN_ALT7 INT_R_X45Y59/SE2A2 INT_R_X45Y59/WL1END1 INT_R_X45Y60/NR1BEG2 INT_R_X45Y60/SE2BEG2 INT_R_X45Y60/SS2END2 INT_R_X45Y61/FAN7 INT_R_X45Y61/FAN_ALT7 INT_R_X45Y61/NR1END2 INT_R_X45Y61/SE2A2 INT_R_X45Y61/SS2A2 INT_R_X45Y62/FAN6 INT_R_X45Y62/FAN_ALT6 INT_R_X45Y62/SE2BEG2 INT_R_X45Y62/SL1END1 INT_R_X45Y62/SR1END2 INT_R_X45Y62/SS2BEG2 INT_R_X45Y63/FAN7 INT_R_X45Y63/FAN_ALT7 INT_R_X45Y63/SL1BEG1 INT_R_X45Y63/SR1BEG2 INT_R_X45Y63/SS2END1 INT_R_X45Y64/FAN7 INT_R_X45Y64/FAN_ALT7 INT_R_X45Y64/NW2END2 INT_R_X45Y64/SS2A1 INT_R_X45Y65/EL1BEG2 INT_R_X45Y65/LOGIC_OUTS15 INT_R_X45Y65/LOGIC_OUTS23 INT_R_X45Y65/SS2BEG1 INT_R_X47Y60/FAN7 INT_R_X47Y60/FAN_ALT7 INT_R_X47Y60/NE2BEG2 INT_R_X47Y60/SE2END2 INT_R_X47Y61/NE2A2 INT_R_X47Y62/FAN6 INT_R_X47Y62/FAN_ALT6 INT_R_X47Y62/NW2BEG2 INT_R_X47Y62/NW2END2 INT_R_X47Y63/NW2A2 VBRK_X113Y62/VBRK_SE2A2 VBRK_X113Y62/VBRK_WL1END1 VBRK_X113Y64/VBRK_SE2A2 VBRK_X113Y67/VBRK_NW2A2 VBRK_X113Y68/VBRK_EL1BEG2 VBRK_X118Y64/VBRK_NE2A2 VBRK_X118Y65/VBRK_NW2A2 
pips: CLBLL_R_X45Y59/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X45Y61/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X45Y62/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X45Y63/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X45Y64/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X45Y65/CLBLL_R.CLBLL_LL_D->>CLBLL_LL_DMUX CLBLL_R_X45Y65/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLL_R_X45Y65/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLM_L_X46Y59/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X46Y59/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X46Y61/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X46Y63/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X46Y65/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X47Y60/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X47Y62/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X46Y59/INT_L.FAN_ALT6->>FAN_L6 INT_L_X46Y59/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X46Y59/INT_L.FAN_ALT7->>FAN_L7 INT_L_X46Y59/INT_L.FAN_BOUNCE7->>FAN_ALT6 INT_L_X46Y59/INT_L.SE2END2->>FAN_ALT7 INT_L_X46Y59/INT_L.SE2END2->>WL1BEG1 INT_L_X46Y61/INT_L.FAN_ALT7->>FAN_L7 INT_L_X46Y61/INT_L.SE2END2->>FAN_ALT7 INT_L_X46Y61/INT_L.SE2END2->>SE2BEG2 INT_L_X46Y63/INT_L.FAN_ALT6->>FAN_L6 INT_L_X46Y63/INT_L.NW2END2->>FAN_ALT6 INT_L_X46Y63/INT_L.NW2END2->>NW2BEG2 INT_L_X46Y65/INT_L.EL1END2->>FAN_ALT7 INT_L_X46Y65/INT_L.FAN_ALT7->>FAN_L7 INT_L_X48Y61/INT_L.NE2END2->>NW2BEG2 INT_R_X45Y59/INT_R.FAN_ALT7->>FAN7 INT_R_X45Y59/INT_R.WL1END1->>FAN_ALT7 INT_R_X45Y60/INT_R.SS2END2->>NR1BEG2 INT_R_X45Y60/INT_R.SS2END2->>SE2BEG2 INT_R_X45Y61/INT_R.FAN_ALT7->>FAN7 INT_R_X45Y61/INT_R.NR1END2->>FAN_ALT7 INT_R_X45Y62/INT_R.FAN_ALT6->>FAN6 INT_R_X45Y62/INT_R.SL1END1->>FAN_ALT6 INT_R_X45Y62/INT_R.SR1END2->>SE2BEG2 INT_R_X45Y62/INT_R.SR1END2->>SS2BEG2 INT_R_X45Y63/INT_R.FAN_ALT7->>FAN7 INT_R_X45Y63/INT_R.SS2END1->>FAN_ALT7 INT_R_X45Y63/INT_R.SS2END1->>SL1BEG1 INT_R_X45Y63/INT_R.SS2END1->>SR1BEG2 INT_R_X45Y64/INT_R.FAN_ALT7->>FAN7 INT_R_X45Y64/INT_R.NW2END2->>FAN_ALT7 INT_R_X45Y65/INT_R.LOGIC_OUTS15->>EL1BEG2 INT_R_X45Y65/INT_R.LOGIC_OUTS23->>SS2BEG1 INT_R_X47Y60/INT_R.FAN_ALT7->>FAN7 INT_R_X47Y60/INT_R.SE2END2->>FAN_ALT7 INT_R_X47Y60/INT_R.SE2END2->>NE2BEG2 INT_R_X47Y62/INT_R.FAN_ALT6->>FAN6 INT_R_X47Y62/INT_R.NW2END2->>FAN_ALT6 INT_R_X47Y62/INT_R.NW2END2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 33, 

reg_rdata[31]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data1[31] - 
wires: CLBLL_R_X45Y63/CLBLL_IMUX24 CLBLL_R_X45Y63/CLBLL_LL_B5 CLBLL_R_X45Y64/CLBLL_IMUX31 CLBLL_R_X45Y64/CLBLL_LL_C5 CLBLL_R_X45Y65/CLBLL_LL_DQ CLBLL_R_X45Y65/CLBLL_LOGIC_OUTS7 INT_L_X44Y63/SE2A0 INT_L_X44Y64/SE2BEG0 INT_L_X44Y64/SR1BEG_S0 INT_L_X44Y64/SW2END3 INT_L_X44Y65/SW2END_N0_3 INT_R_X45Y63/IMUX24 INT_R_X45Y63/SE2END0 INT_R_X45Y64/IMUX31 INT_R_X45Y64/SL1END3 INT_R_X45Y64/SW2A3 INT_R_X45Y65/LOGIC_OUTS7 INT_R_X45Y65/SL1BEG3 INT_R_X45Y65/SW2BEG3 
pips: CLBLL_R_X45Y63/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X45Y64/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X45Y65/CLBLL_R.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 INT_L_X44Y64/INT_L.SR1BEG_S0->>SE2BEG0 INT_L_X44Y64/INT_L.SW2END3->>SR1BEG_S0 INT_R_X45Y63/INT_R.SE2END0->>IMUX24 INT_R_X45Y64/INT_R.SL1END3->>IMUX31 INT_R_X45Y65/INT_R.LOGIC_OUTS7->>SL1BEG3 INT_R_X45Y65/INT_R.LOGIC_OUTS7->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[31] - 
wires: CLBLL_R_X45Y63/CLBLL_IMUX18 CLBLL_R_X45Y63/CLBLL_LL_B2 CLBLL_R_X45Y63/CLBLL_WW2END0 CLBLM_L_X46Y63/CLBLM_WW2END0 CLBLM_R_X47Y61/CLBLM_LOGIC_OUTS23 CLBLM_R_X47Y61/CLBLM_M_DMUX INT_L_X46Y63/WW2A0 INT_R_X45Y63/IMUX18 INT_R_X45Y63/WW2END0 INT_R_X47Y61/LOGIC_OUTS23 INT_R_X47Y61/NN2BEG1 INT_R_X47Y62/NN2A1 INT_R_X47Y63/NN2END1 INT_R_X47Y63/WW2BEG0 VBRK_X113Y66/VBRK_WW2END0 
pips: CLBLL_R_X45Y63/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_R_X47Y61/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_R_X45Y63/INT_R.WW2END0->>IMUX18 INT_R_X47Y61/INT_R.LOGIC_OUTS23->>NN2BEG1 INT_R_X47Y63/INT_R.NN2END1->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_rdata[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data1[3] - 
wires: CLBLL_R_X45Y63/CLBLL_IMUX10 CLBLL_R_X45Y63/CLBLL_IMUX35 CLBLL_R_X45Y63/CLBLL_LL_C6 CLBLL_R_X45Y63/CLBLL_L_A4 CLBLL_R_X45Y64/CLBLL_LOGIC_OUTS1 CLBLL_R_X45Y64/CLBLL_L_BQ INT_R_X45Y63/IMUX10 INT_R_X45Y63/IMUX35 INT_R_X45Y63/SL1END1 INT_R_X45Y64/LOGIC_OUTS1 INT_R_X45Y64/SL1BEG1 
pips: CLBLL_R_X45Y63/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X45Y63/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X45Y64/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_R_X45Y63/INT_R.SL1END1->>IMUX10 INT_R_X45Y63/INT_R.SL1END1->>IMUX35 INT_R_X45Y64/INT_R.LOGIC_OUTS1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[3] - 
wires: CLBLL_R_X45Y61/CLBLL_LOGIC_OUTS3 CLBLL_R_X45Y61/CLBLL_L_DQ CLBLL_R_X45Y63/CLBLL_IMUX22 CLBLL_R_X45Y63/CLBLL_LL_C3 INT_R_X45Y61/LOGIC_OUTS3 INT_R_X45Y61/NN2BEG3 INT_R_X45Y62/NN2A3 INT_R_X45Y63/IMUX22 INT_R_X45Y63/NN2END3 
pips: CLBLL_R_X45Y61/CLBLL_R.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLL_R_X45Y63/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 INT_R_X45Y61/INT_R.LOGIC_OUTS3->>NN2BEG3 INT_R_X45Y63/INT_R.NN2END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_rdata[4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data1[4] - 
wires: CLBLL_R_X45Y59/CLBLL_IMUX3 CLBLL_R_X45Y59/CLBLL_L_A2 CLBLL_R_X45Y59/CLBLL_WL1END3 CLBLL_R_X45Y61/CLBLL_IMUX44 CLBLL_R_X45Y61/CLBLL_LL_D4 CLBLM_L_X46Y59/CLBLM_WL1END3 CLBLM_L_X46Y60/CLBLM_LOGIC_OUTS4 CLBLM_L_X46Y60/CLBLM_M_AQ INT_L_X44Y61/EL1BEG2 INT_L_X44Y61/NW2END3 INT_L_X46Y59/WL1BEG3 INT_L_X46Y60/LOGIC_OUTS_L4 INT_L_X46Y60/WL1BEG_N3 INT_R_X45Y59/FAN_ALT3 INT_R_X45Y59/FAN_BOUNCE3 INT_R_X45Y59/IMUX3 INT_R_X45Y59/WL1END3 INT_R_X45Y60/NL1BEG_N3 INT_R_X45Y60/NW2BEG3 INT_R_X45Y60/WL1END_N1_3 INT_R_X45Y61/EL1END2 INT_R_X45Y61/IMUX44 INT_R_X45Y61/NW2A3 VBRK_X113Y62/VBRK_WL1END3 
pips: CLBLL_R_X45Y59/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X45Y61/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLM_L_X46Y60/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X44Y61/INT_L.NW2END3->>EL1BEG2 INT_L_X46Y60/INT_L.LOGIC_OUTS_L4->>WL1BEG_N3 INT_R_X45Y59/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X45Y59/INT_R.FAN_BOUNCE3->>IMUX3 INT_R_X45Y59/INT_R.WL1END3->>FAN_ALT3 INT_R_X45Y60/INT_R.NL1BEG_N3->>NW2BEG3 INT_R_X45Y60/INT_R.WL1END_N1_3->>NL1BEG_N3 INT_R_X45Y61/INT_R.EL1END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[4] - 
wires: CLBLL_R_X45Y61/CLBLL_IMUX45 CLBLL_R_X45Y61/CLBLL_LL_D2 CLBLL_R_X45Y61/CLBLL_LOGIC_OUTS16 CLBLL_R_X45Y61/CLBLL_L_AMUX INT_R_X45Y61/IMUX45 INT_R_X45Y61/LOGIC_OUTS16 
pips: CLBLL_R_X45Y61/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X45Y61/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_R_X45Y61/INT_R.LOGIC_OUTS16->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_rdata[5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data1[5] - 
wires: CLBLL_R_X45Y63/CLBLL_IMUX19 CLBLL_R_X45Y63/CLBLL_IMUX43 CLBLL_R_X45Y63/CLBLL_LL_D6 CLBLL_R_X45Y63/CLBLL_L_B2 CLBLL_R_X45Y63/CLBLL_WL1END1 CLBLM_L_X46Y63/CLBLM_LOGIC_OUTS6 CLBLM_L_X46Y63/CLBLM_M_CQ CLBLM_L_X46Y63/CLBLM_WL1END1 INT_L_X46Y63/LOGIC_OUTS_L6 INT_L_X46Y63/WL1BEG1 INT_R_X45Y63/IMUX19 INT_R_X45Y63/IMUX43 INT_R_X45Y63/WL1END1 VBRK_X113Y66/VBRK_WL1END1 
pips: CLBLL_R_X45Y63/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X45Y63/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_L_X46Y63/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X46Y63/INT_L.LOGIC_OUTS_L6->>WL1BEG1 INT_R_X45Y63/INT_R.WL1END1->>IMUX19 INT_R_X45Y63/INT_R.WL1END1->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[5] - 
wires: CLBLL_R_X45Y61/CLBLL_LOGIC_OUTS17 CLBLL_R_X45Y61/CLBLL_L_BMUX CLBLL_R_X45Y63/CLBLL_IMUX45 CLBLL_R_X45Y63/CLBLL_LL_D2 INT_L_X44Y62/NE2BEG3 INT_L_X44Y62/NW2END3 INT_L_X44Y63/NE2A3 INT_R_X45Y61/LOGIC_OUTS17 INT_R_X45Y61/NW2BEG3 INT_R_X45Y62/NW2A3 INT_R_X45Y63/IMUX45 INT_R_X45Y63/NE2END3 
pips: CLBLL_R_X45Y61/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLL_R_X45Y63/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 INT_L_X44Y62/INT_L.NW2END3->>NE2BEG3 INT_R_X45Y61/INT_R.LOGIC_OUTS17->>NW2BEG3 INT_R_X45Y63/INT_R.NE2END3->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_rdata[6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data1[6] - 
wires: CLBLL_R_X45Y61/CLBLL_EL1BEG0 CLBLL_R_X45Y61/CLBLL_NW2A1 CLBLL_R_X45Y63/CLBLL_IMUX33 CLBLL_R_X45Y63/CLBLL_L_C1 CLBLM_L_X46Y60/CLBLM_LOGIC_OUTS5 CLBLM_L_X46Y60/CLBLM_M_BQ CLBLM_L_X46Y61/CLBLM_EL1BEG0 CLBLM_L_X46Y61/CLBLM_IMUX40 CLBLM_L_X46Y61/CLBLM_M_D1 CLBLM_L_X46Y61/CLBLM_NW2A1 INT_L_X46Y60/EL1END_S3_0 INT_L_X46Y60/LOGIC_OUTS_L5 INT_L_X46Y60/NW2BEG1 INT_L_X46Y61/EL1END0 INT_L_X46Y61/IMUX_L40 INT_L_X46Y61/NW2A1 INT_R_X45Y61/EL1BEG0 INT_R_X45Y61/NN2BEG1 INT_R_X45Y61/NW2END1 INT_R_X45Y62/NN2A1 INT_R_X45Y63/IMUX33 INT_R_X45Y63/NN2END1 VBRK_X113Y64/VBRK_EL1BEG0 VBRK_X113Y64/VBRK_NW2A1 
pips: CLBLL_R_X45Y63/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLM_L_X46Y60/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X46Y61/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X46Y60/INT_L.LOGIC_OUTS_L5->>NW2BEG1 INT_L_X46Y61/INT_L.EL1END0->>IMUX_L40 INT_R_X45Y61/INT_R.NW2END1->>EL1BEG0 INT_R_X45Y61/INT_R.NW2END1->>NN2BEG1 INT_R_X45Y63/INT_R.NN2END1->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[6] - 
wires: CLBLL_R_X45Y61/CLBLL_LOGIC_OUTS18 CLBLL_R_X45Y61/CLBLL_L_CMUX CLBLL_R_X45Y62/CLBLL_NE2A0 CLBLM_L_X46Y61/CLBLM_IMUX47 CLBLM_L_X46Y61/CLBLM_M_D5 CLBLM_L_X46Y62/CLBLM_NE2A0 INT_L_X46Y61/IMUX_L47 INT_L_X46Y61/NE2END_S3_0 INT_L_X46Y62/NE2END0 INT_R_X45Y61/LOGIC_OUTS18 INT_R_X45Y61/NE2BEG0 INT_R_X45Y62/NE2A0 VBRK_X113Y65/VBRK_NE2A0 
pips: CLBLL_R_X45Y61/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLM_L_X46Y61/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X46Y61/INT_L.NE2END_S3_0->>IMUX_L47 INT_R_X45Y61/INT_R.LOGIC_OUTS18->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_rdata[7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data1[7] - 
wires: CLBLL_R_X45Y62/CLBLL_IMUX21 CLBLL_R_X45Y62/CLBLL_L_C4 CLBLL_R_X45Y62/CLBLL_SW2A2 CLBLL_R_X45Y63/CLBLL_IMUX39 CLBLL_R_X45Y63/CLBLL_L_D3 CLBLL_R_X45Y63/CLBLL_SE2A2 CLBLL_R_X45Y64/CLBLL_LOGIC_OUTS2 CLBLL_R_X45Y64/CLBLL_L_CQ CLBLM_L_X46Y62/CLBLM_SW2A2 CLBLM_L_X46Y63/CLBLM_SE2A2 INT_L_X46Y62/SW2A2 INT_L_X46Y63/SE2END2 INT_L_X46Y63/SW2BEG2 INT_R_X45Y62/IMUX21 INT_R_X45Y62/SW2END2 INT_R_X45Y63/IMUX39 INT_R_X45Y63/SE2A2 INT_R_X45Y63/SR1END3 INT_R_X45Y64/LOGIC_OUTS2 INT_R_X45Y64/SE2BEG2 INT_R_X45Y64/SR1BEG3 INT_R_X45Y64/SR1END_N3_3 VBRK_X113Y65/VBRK_SW2A2 VBRK_X113Y66/VBRK_SE2A2 
pips: CLBLL_R_X45Y62/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X45Y63/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X45Y64/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_L_X46Y63/INT_L.SE2END2->>SW2BEG2 INT_R_X45Y62/INT_R.SW2END2->>IMUX21 INT_R_X45Y63/INT_R.SR1END3->>IMUX39 INT_R_X45Y64/INT_R.LOGIC_OUTS2->>SE2BEG2 INT_R_X45Y64/INT_R.LOGIC_OUTS2->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[7] - 
wires: CLBLL_R_X45Y61/CLBLL_LOGIC_OUTS19 CLBLL_R_X45Y61/CLBLL_L_DMUX CLBLL_R_X45Y62/CLBLL_IMUX34 CLBLL_R_X45Y62/CLBLL_L_C6 INT_R_X45Y61/LOGIC_OUTS19 INT_R_X45Y61/NR1BEG1 INT_R_X45Y62/IMUX34 INT_R_X45Y62/NR1END1 
pips: CLBLL_R_X45Y61/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLL_R_X45Y62/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 INT_R_X45Y61/INT_R.LOGIC_OUTS19->>NR1BEG1 INT_R_X45Y62/INT_R.NR1END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_rdata[8]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data1[8] - 
wires: CLBLM_L_X46Y59/CLBLM_IMUX33 CLBLM_L_X46Y59/CLBLM_IMUX41 CLBLM_L_X46Y59/CLBLM_L_C1 CLBLM_L_X46Y59/CLBLM_L_D1 CLBLM_R_X47Y60/CLBLM_LOGIC_OUTS0 CLBLM_R_X47Y60/CLBLM_L_AQ INT_L_X46Y59/IMUX_L33 INT_L_X46Y59/IMUX_L41 INT_L_X46Y59/SW2END0 INT_R_X47Y59/SW2A0 INT_R_X47Y60/LOGIC_OUTS0 INT_R_X47Y60/SW2BEG0 
pips: CLBLM_L_X46Y59/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X46Y59/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X47Y60/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X46Y59/INT_L.SW2END0->>IMUX_L33 INT_L_X46Y59/INT_L.SW2END0->>IMUX_L41 INT_R_X47Y60/INT_R.LOGIC_OUTS0->>SW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[8] - 
wires: CLBLM_L_X46Y59/CLBLM_IMUX30 CLBLM_L_X46Y59/CLBLM_L_C5 CLBLM_R_X47Y59/CLBLM_LOGIC_OUTS7 CLBLM_R_X47Y59/CLBLM_M_DQ INT_L_X46Y58/SW2END3 INT_L_X46Y59/IMUX_L30 INT_L_X46Y59/NL1BEG_N3 INT_L_X46Y59/SW2END_N0_3 INT_R_X47Y58/SW2A3 INT_R_X47Y59/LOGIC_OUTS7 INT_R_X47Y59/SW2BEG3 
pips: CLBLM_L_X46Y59/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X47Y59/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X46Y59/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X46Y59/INT_L.SW2END_N0_3->>NL1BEG_N3 INT_R_X47Y59/INT_R.LOGIC_OUTS7->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_rdata[9]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data1[9] - 
wires: CLBLM_L_X46Y63/CLBLM_IMUX41 CLBLM_L_X46Y63/CLBLM_L_D1 CLBLM_R_X47Y62/CLBLM_IMUX41 CLBLM_R_X47Y62/CLBLM_L_D1 CLBLM_R_X47Y62/CLBLM_SW2A0 CLBLM_R_X47Y63/CLBLM_WW2A0 CLBLM_R_X47Y65/CLBLM_SE2A0 CLBLM_R_X47Y66/CLBLM_LOGIC_OUTS0 CLBLM_R_X47Y66/CLBLM_L_AQ DSP_L_X48Y60/DSP_SW2A0_2 DSP_L_X48Y60/DSP_WW2A0_3 DSP_L_X48Y65/DSP_SE2A0_0 INT_INTERFACE_L_X48Y62/INT_INTERFACE_SW2A0 INT_INTERFACE_L_X48Y63/INT_INTERFACE_WW2A0 INT_INTERFACE_L_X48Y65/INT_INTERFACE_SE2A0 INT_L_X46Y63/IMUX_L41 INT_L_X46Y63/WW2END0 INT_L_X48Y62/SW2A0 INT_L_X48Y63/SS2END0 INT_L_X48Y63/SW2BEG0 INT_L_X48Y63/WW2BEG0 INT_L_X48Y64/SS2A0 INT_L_X48Y65/SE2END0 INT_L_X48Y65/SS2BEG0 INT_R_X47Y62/IMUX41 INT_R_X47Y62/SW2END0 INT_R_X47Y63/WW2A0 INT_R_X47Y65/SE2A0 INT_R_X47Y66/LOGIC_OUTS0 INT_R_X47Y66/SE2BEG0 VBRK_X118Y65/VBRK_SW2A0 VBRK_X118Y66/VBRK_WW2A0 VBRK_X118Y68/VBRK_SE2A0 
pips: CLBLM_L_X46Y63/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X47Y62/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X47Y66/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X46Y63/INT_L.WW2END0->>IMUX_L41 INT_L_X48Y63/INT_L.SS2END0->>SW2BEG0 INT_L_X48Y63/INT_L.SS2END0->>WW2BEG0 INT_L_X48Y65/INT_L.SE2END0->>SS2BEG0 INT_R_X47Y62/INT_R.SW2END0->>IMUX41 INT_R_X47Y66/INT_R.LOGIC_OUTS0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_spi/u_spi_ctrl/cfg_dataout_reg_n_0_[9] - 
wires: CLBLM_R_X47Y62/CLBLM_IMUX37 CLBLM_R_X47Y62/CLBLM_L_D4 CLBLM_R_X47Y62/CLBLM_SE2A3 CLBLM_R_X47Y62/CLBLM_WL1END2 CLBLM_R_X47Y63/CLBLM_LOGIC_OUTS3 CLBLM_R_X47Y63/CLBLM_L_DQ DSP_L_X48Y60/DSP_SE2A3_2 DSP_L_X48Y60/DSP_WL1END2_2 INT_INTERFACE_L_X48Y62/INT_INTERFACE_SE2A3 INT_INTERFACE_L_X48Y62/INT_INTERFACE_WL1END2 INT_L_X48Y62/SE2END3 INT_L_X48Y62/WL1BEG2 INT_R_X47Y62/IMUX37 INT_R_X47Y62/SE2A3 INT_R_X47Y62/WL1END2 INT_R_X47Y63/LOGIC_OUTS3 INT_R_X47Y63/SE2BEG3 VBRK_X118Y65/VBRK_SE2A3 VBRK_X118Y65/VBRK_WL1END2 
pips: CLBLM_R_X47Y62/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X47Y63/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X48Y62/INT_L.SE2END3->>WL1BEG2 INT_R_X47Y62/INT_R.WL1END2->>IMUX37 INT_R_X47Y63/INT_R.LOGIC_OUTS3->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_req_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_req_i_2_n_0 - 
wires: CLBLL_R_X45Y67/CLBLL_IMUX21 CLBLL_R_X45Y67/CLBLL_L_C4 CLBLL_R_X45Y67/CLBLL_WR1END2 CLBLM_L_X46Y67/CLBLM_LOGIC_OUTS9 CLBLM_L_X46Y67/CLBLM_L_B CLBLM_L_X46Y67/CLBLM_WR1END2 INT_L_X46Y67/LOGIC_OUTS_L9 INT_L_X46Y67/WR1BEG2 INT_R_X45Y67/IMUX21 INT_R_X45Y67/WR1END2 VBRK_X113Y70/VBRK_WR1END2 
pips: CLBLL_R_X45Y67/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLM_L_X46Y67/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X46Y67/INT_L.LOGIC_OUTS_L9->>WR1BEG2 INT_R_X45Y67/INT_R.WR1END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_wdata[31]_i_1_n_0 - 
wires: CLBLL_R_X45Y65/CLBLL_CTRL0 CLBLL_R_X45Y65/CLBLL_L_SR CLBLL_R_X45Y66/CLBLL_CTRL0 CLBLL_R_X45Y66/CLBLL_L_SR CLBLL_R_X45Y66/CLBLL_WL1END1 CLBLM_L_X46Y60/CLBLM_CTRL0 CLBLM_L_X46Y60/CLBLM_L_SR CLBLM_L_X46Y65/CLBLM_CTRL0 CLBLM_L_X46Y65/CLBLM_L_SR CLBLM_L_X46Y66/CLBLM_CTRL0 CLBLM_L_X46Y66/CLBLM_CTRL1 CLBLM_L_X46Y66/CLBLM_LOGIC_OUTS10 CLBLM_L_X46Y66/CLBLM_L_C CLBLM_L_X46Y66/CLBLM_L_SR CLBLM_L_X46Y66/CLBLM_M_SR CLBLM_L_X46Y66/CLBLM_WL1END1 INT_L_X46Y60/CTRL_L0 INT_L_X46Y60/SS6END2 INT_L_X46Y61/SS6E2 INT_L_X46Y62/SS6D2 INT_L_X46Y63/SS6C2 INT_L_X46Y64/NR1BEG2 INT_L_X46Y64/SS2END2 INT_L_X46Y64/SS6B2 INT_L_X46Y65/CTRL_L0 INT_L_X46Y65/NR1BEG2 INT_L_X46Y65/NR1END2 INT_L_X46Y65/SS2A2 INT_L_X46Y65/SS6A2 INT_L_X46Y66/CTRL_L0 INT_L_X46Y66/CTRL_L1 INT_L_X46Y66/LOGIC_OUTS_L10 INT_L_X46Y66/NR1END2 INT_L_X46Y66/SS2BEG2 INT_L_X46Y66/SS6BEG2 INT_L_X46Y66/WL1BEG1 INT_R_X45Y65/CTRL0 INT_R_X45Y65/SR1END2 INT_R_X45Y66/BYP_ALT4 INT_R_X45Y66/BYP_BOUNCE4 INT_R_X45Y66/CTRL0 INT_R_X45Y66/SR1BEG2 INT_R_X45Y66/WL1END1 VBRK_X113Y69/VBRK_WL1END1 
pips: CLBLL_R_X45Y65/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X45Y66/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLM_L_X46Y60/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X46Y65/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X46Y66/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X46Y66/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X46Y66/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X46Y60/INT_L.SS6END2->>CTRL_L0 INT_L_X46Y64/INT_L.SS2END2->>NR1BEG2 INT_L_X46Y65/INT_L.NR1END2->>CTRL_L0 INT_L_X46Y65/INT_L.NR1END2->>NR1BEG2 INT_L_X46Y66/INT_L.LOGIC_OUTS_L10->>SS2BEG2 INT_L_X46Y66/INT_L.LOGIC_OUTS_L10->>SS6BEG2 INT_L_X46Y66/INT_L.LOGIC_OUTS_L10->>WL1BEG1 INT_L_X46Y66/INT_L.NR1END2->>CTRL_L0 INT_L_X46Y66/INT_L.NR1END2->>CTRL_L1 INT_R_X45Y65/INT_R.SR1END2->>CTRL0 INT_R_X45Y66/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X45Y66/INT_R.BYP_BOUNCE4->>CTRL0 INT_R_X45Y66/INT_R.WL1END1->>BYP_ALT4 INT_R_X45Y66/INT_R.WL1END1->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 33, 

reg_wdata[31]_i_3_n_0 - 
wires: CLBLM_L_X46Y66/CLBLM_IMUX23 CLBLM_L_X46Y66/CLBLM_L_C3 CLBLM_L_X46Y68/CLBLM_LOGIC_OUTS11 CLBLM_L_X46Y68/CLBLM_L_D INT_L_X46Y66/IMUX_L23 INT_L_X46Y66/SW2END3 INT_L_X46Y67/SE2A3 INT_L_X46Y67/SW2END_N0_3 INT_L_X46Y68/LOGIC_OUTS_L11 INT_L_X46Y68/SE2BEG3 INT_R_X47Y66/SW2A3 INT_R_X47Y67/SE2END3 INT_R_X47Y67/SW2BEG3 
pips: CLBLM_L_X46Y66/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X46Y68/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X46Y66/INT_L.SW2END3->>IMUX_L23 INT_L_X46Y68/INT_L.LOGIC_OUTS_L11->>SE2BEG3 INT_R_X47Y67/INT_R.SE2END3->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_wdata[31]_i_2_n_0 - 
wires: CLBLL_R_X45Y60/CLBLL_EE2A1 CLBLL_R_X45Y65/CLBLL_FAN6 CLBLL_R_X45Y65/CLBLL_L_CE CLBLL_R_X45Y65/CLBLL_SW2A1 CLBLL_R_X45Y66/CLBLL_FAN6 CLBLL_R_X45Y66/CLBLL_L_CE CLBLM_L_X46Y60/CLBLM_EE2A1 CLBLM_L_X46Y60/CLBLM_FAN6 CLBLM_L_X46Y60/CLBLM_L_CE CLBLM_L_X46Y65/CLBLM_FAN6 CLBLM_L_X46Y65/CLBLM_L_CE CLBLM_L_X46Y65/CLBLM_SW2A1 CLBLM_L_X46Y66/CLBLM_FAN6 CLBLM_L_X46Y66/CLBLM_FAN7 CLBLM_L_X46Y66/CLBLM_LOGIC_OUTS13 CLBLM_L_X46Y66/CLBLM_L_CE CLBLM_L_X46Y66/CLBLM_M_B CLBLM_L_X46Y66/CLBLM_M_CE INT_L_X44Y60/EE2BEG1 INT_L_X44Y60/SS6END1 INT_L_X44Y61/SS6E1 INT_L_X44Y62/SS6D1 INT_L_X44Y63/SS6C1 INT_L_X44Y64/SS6B1 INT_L_X44Y65/SS6A1 INT_L_X44Y66/EL1BEG1 INT_L_X44Y66/NW2END2 INT_L_X44Y66/SS6BEG1 INT_L_X46Y60/EE2END1 INT_L_X46Y60/FAN_ALT6 INT_L_X46Y60/FAN_L6 INT_L_X46Y65/FAN_ALT6 INT_L_X46Y65/FAN_L6 INT_L_X46Y65/SE2A1 INT_L_X46Y65/SL1END1 INT_L_X46Y65/SW2A1 INT_L_X46Y66/FAN_ALT6 INT_L_X46Y66/FAN_ALT7 INT_L_X46Y66/FAN_L6 INT_L_X46Y66/FAN_L7 INT_L_X46Y66/LOGIC_OUTS_L13 INT_L_X46Y66/SE2BEG1 INT_L_X46Y66/SL1BEG1 INT_L_X46Y66/SW2BEG1 INT_L_X46Y66/WR1END2 INT_R_X45Y60/EE2A1 INT_R_X45Y65/FAN6 INT_R_X45Y65/FAN_ALT6 INT_R_X45Y65/NW2BEG2 INT_R_X45Y65/SW2END1 INT_R_X45Y66/EL1END1 INT_R_X45Y66/FAN6 INT_R_X45Y66/FAN_ALT6 INT_R_X45Y66/NW2A2 INT_R_X47Y65/NR1BEG1 INT_R_X47Y65/SE2END1 INT_R_X47Y66/NR1END1 INT_R_X47Y66/WR1BEG2 VBRK_X113Y63/VBRK_EE2A1 VBRK_X113Y68/VBRK_SW2A1 
pips: CLBLL_R_X45Y65/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X45Y66/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLM_L_X46Y60/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X46Y65/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X46Y66/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X46Y66/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X46Y66/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X44Y60/INT_L.SS6END1->>EE2BEG1 INT_L_X44Y66/INT_L.NW2END2->>EL1BEG1 INT_L_X44Y66/INT_L.NW2END2->>SS6BEG1 INT_L_X46Y60/INT_L.EE2END1->>FAN_ALT6 INT_L_X46Y60/INT_L.FAN_ALT6->>FAN_L6 INT_L_X46Y65/INT_L.FAN_ALT6->>FAN_L6 INT_L_X46Y65/INT_L.SL1END1->>FAN_ALT6 INT_L_X46Y66/INT_L.FAN_ALT6->>FAN_L6 INT_L_X46Y66/INT_L.FAN_ALT7->>FAN_L7 INT_L_X46Y66/INT_L.LOGIC_OUTS_L13->>FAN_ALT6 INT_L_X46Y66/INT_L.LOGIC_OUTS_L13->>SE2BEG1 INT_L_X46Y66/INT_L.LOGIC_OUTS_L13->>SL1BEG1 INT_L_X46Y66/INT_L.LOGIC_OUTS_L13->>SW2BEG1 INT_L_X46Y66/INT_L.WR1END2->>FAN_ALT7 INT_R_X45Y65/INT_R.FAN_ALT6->>FAN6 INT_R_X45Y65/INT_R.SW2END1->>FAN_ALT6 INT_R_X45Y65/INT_R.SW2END1->>NW2BEG2 INT_R_X45Y66/INT_R.EL1END1->>FAN_ALT6 INT_R_X45Y66/INT_R.FAN_ALT6->>FAN6 INT_R_X47Y65/INT_R.SE2END1->>NR1BEG1 INT_R_X47Y66/INT_R.NR1END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 33, 

reg_wdata[31]_i_4_n_0 - 
wires: CLBLM_L_X46Y66/CLBLM_IMUX24 CLBLM_L_X46Y66/CLBLM_LOGIC_OUTS12 CLBLM_L_X46Y66/CLBLM_M_A CLBLM_L_X46Y66/CLBLM_M_B5 INT_L_X46Y66/IMUX_L24 INT_L_X46Y66/LOGIC_OUTS_L12 
pips: CLBLM_L_X46Y66/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X46Y66/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X46Y66/INT_L.LOGIC_OUTS_L12->>IMUX_L24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_wdata[31]_i_6_n_0 - 
wires: CLBLL_R_X45Y66/CLBLL_SE2A2 CLBLL_R_X45Y67/CLBLL_SW2A2 CLBLM_L_X46Y66/CLBLM_IMUX12 CLBLM_L_X46Y66/CLBLM_M_B6 CLBLM_L_X46Y66/CLBLM_SE2A2 CLBLM_L_X46Y67/CLBLM_SW2A2 CLBLM_L_X46Y68/CLBLM_LOGIC_OUTS14 CLBLM_L_X46Y68/CLBLM_M_C INT_L_X46Y66/IMUX_L12 INT_L_X46Y66/SE2END2 INT_L_X46Y67/SW2A2 INT_L_X46Y68/LOGIC_OUTS_L14 INT_L_X46Y68/SW2BEG2 INT_R_X45Y66/SE2A2 INT_R_X45Y67/SE2BEG2 INT_R_X45Y67/SW2END2 VBRK_X113Y69/VBRK_SE2A2 VBRK_X113Y70/VBRK_SW2A2 
pips: CLBLM_L_X46Y66/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X46Y68/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X46Y66/INT_L.SE2END2->>IMUX_L12 INT_L_X46Y68/INT_L.LOGIC_OUTS_L14->>SW2BEG2 INT_R_X45Y67/INT_R.SW2END2->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_wdata[31]_i_7_n_0 - 
wires: CLBLM_L_X46Y68/CLBLM_IMUX37 CLBLM_L_X46Y68/CLBLM_LOGIC_OUTS10 CLBLM_L_X46Y68/CLBLM_L_C CLBLM_L_X46Y68/CLBLM_L_D4 INT_L_X46Y68/IMUX_L37 INT_L_X46Y68/LOGIC_OUTS_L10 
pips: CLBLM_L_X46Y68/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X46Y68/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X46Y68/INT_L.LOGIC_OUTS_L10->>IMUX_L37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_wr_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_wr_i_2_n_0 - 
wires: CLBLM_L_X46Y67/CLBLM_IMUX30 CLBLM_L_X46Y67/CLBLM_LOGIC_OUTS17 CLBLM_L_X46Y67/CLBLM_L_BMUX CLBLM_L_X46Y67/CLBLM_L_C5 INT_L_X46Y67/IMUX_L30 INT_L_X46Y67/LOGIC_OUTS_L17 
pips: CLBLM_L_X46Y67/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X46Y67/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X46Y67/INT_L.LOGIC_OUTS_L17->>IMUX_L30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rxpos[3]_i_1_n_0 - 
wires: CLBLM_R_X43Y69/CLBLM_FAN6 CLBLM_R_X43Y69/CLBLM_LOGIC_OUTS11 CLBLM_R_X43Y69/CLBLM_L_CE CLBLM_R_X43Y69/CLBLM_L_D INT_R_X43Y69/FAN6 INT_R_X43Y69/FAN_ALT1 INT_R_X43Y69/FAN_ALT6 INT_R_X43Y69/FAN_BOUNCE1 INT_R_X43Y69/LOGIC_OUTS11 
pips: CLBLM_R_X43Y69/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X43Y69/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X43Y69/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X43Y69/INT_R.FAN_ALT6->>FAN6 INT_R_X43Y69/INT_R.FAN_BOUNCE1->>FAN_ALT6 INT_R_X43Y69/INT_R.LOGIC_OUTS11->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

rxpos[3]_i_2_n_0 - 
wires: CLBLM_R_X43Y69/CLBLM_BYP7 CLBLM_R_X43Y69/CLBLM_LOGIC_OUTS9 CLBLM_R_X43Y69/CLBLM_L_B CLBLM_R_X43Y69/CLBLM_L_DX INT_R_X43Y69/BYP7 INT_R_X43Y69/BYP_ALT7 INT_R_X43Y69/LOGIC_OUTS9 INT_R_X43Y69/NL1BEG0 INT_R_X43Y69/NL1END_S3_0 INT_R_X43Y70/NL1END0 
pips: CLBLM_R_X43Y69/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X43Y69/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X43Y69/INT_R.BYP_ALT7->>BYP7 INT_R_X43Y69/INT_R.LOGIC_OUTS9->>NL1BEG0 INT_R_X43Y69/INT_R.NL1END_S3_0->>BYP_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in__0[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in__0[1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sck_cnt[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sck_cnt[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in__0[4] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sck_cnt[5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sck_int_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_spi/u_spi_ctrl/sck_out_en_reg_n_0 - 
wires: CLBLM_R_X47Y64/CLBLM_IMUX18 CLBLM_R_X47Y64/CLBLM_IMUX2 CLBLM_R_X47Y64/CLBLM_LOGIC_OUTS5 CLBLM_R_X47Y64/CLBLM_M_A2 CLBLM_R_X47Y64/CLBLM_M_B2 CLBLM_R_X47Y64/CLBLM_M_BQ INT_R_X47Y64/IMUX18 INT_R_X47Y64/IMUX2 INT_R_X47Y64/LOGIC_OUTS5 
pips: CLBLM_R_X47Y64/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X47Y64/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X47Y64/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X47Y64/INT_R.LOGIC_OUTS5->>IMUX18 INT_R_X47Y64/INT_R.LOGIC_OUTS5->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sck_int_i_2_n_0 - 
wires: CLBLL_R_X45Y59/CLBLL_CTRL0 CLBLL_R_X45Y59/CLBLL_L_SR CLBLL_R_X45Y60/CLBLL_WL1END1 CLBLL_R_X45Y61/CLBLL_CTRL0 CLBLL_R_X45Y61/CLBLL_L_SR CLBLL_R_X45Y61/CLBLL_WR1END2 CLBLL_R_X45Y63/CLBLL_CTRL0 CLBLL_R_X45Y63/CLBLL_L_SR CLBLL_R_X45Y63/CLBLL_WR1END3 CLBLL_R_X45Y64/CLBLL_CTRL0 CLBLL_R_X45Y64/CLBLL_L_SR CLBLL_R_X45Y65/CLBLL_CTRL1 CLBLL_R_X45Y65/CLBLL_LL_SR CLBLL_R_X45Y66/CLBLL_CTRL1 CLBLL_R_X45Y66/CLBLL_LL_SR CLBLL_R_X45Y67/CLBLL_WL1END1 CLBLM_L_X46Y60/CLBLM_CTRL1 CLBLM_L_X46Y60/CLBLM_M_SR CLBLM_L_X46Y60/CLBLM_WL1END1 CLBLM_L_X46Y61/CLBLM_CTRL0 CLBLM_L_X46Y61/CLBLM_L_SR CLBLM_L_X46Y61/CLBLM_WR1END2 CLBLM_L_X46Y62/CLBLM_CTRL0 CLBLM_L_X46Y62/CLBLM_CTRL1 CLBLM_L_X46Y62/CLBLM_L_SR CLBLM_L_X46Y62/CLBLM_M_SR CLBLM_L_X46Y63/CLBLM_CTRL1 CLBLM_L_X46Y63/CLBLM_M_SR CLBLM_L_X46Y63/CLBLM_WR1END3 CLBLM_L_X46Y64/CLBLM_CTRL0 CLBLM_L_X46Y64/CLBLM_CTRL1 CLBLM_L_X46Y64/CLBLM_L_SR CLBLM_L_X46Y64/CLBLM_M_SR CLBLM_L_X46Y65/CLBLM_LOGIC_OUTS8 CLBLM_L_X46Y65/CLBLM_L_A CLBLM_L_X46Y67/CLBLM_WL1END1 CLBLM_R_X47Y59/CLBLM_CTRL0 CLBLM_R_X47Y59/CLBLM_CTRL1 CLBLM_R_X47Y59/CLBLM_L_SR CLBLM_R_X47Y59/CLBLM_M_SR CLBLM_R_X47Y59/CLBLM_SW2A2 CLBLM_R_X47Y60/CLBLM_CTRL0 CLBLM_R_X47Y60/CLBLM_L_SR CLBLM_R_X47Y60/CLBLM_WW2END2 CLBLM_R_X47Y61/CLBLM_CTRL0 CLBLM_R_X47Y61/CLBLM_CTRL1 CLBLM_R_X47Y61/CLBLM_L_SR CLBLM_R_X47Y61/CLBLM_M_SR CLBLM_R_X47Y62/CLBLM_CTRL1 CLBLM_R_X47Y62/CLBLM_M_SR CLBLM_R_X47Y62/CLBLM_WL1END1 CLBLM_R_X47Y63/CLBLM_CTRL0 CLBLM_R_X47Y63/CLBLM_CTRL1 CLBLM_R_X47Y63/CLBLM_EE2A2 CLBLM_R_X47Y63/CLBLM_L_SR CLBLM_R_X47Y63/CLBLM_M_SR CLBLM_R_X47Y63/CLBLM_WR1END3 CLBLM_R_X47Y64/CLBLM_CTRL0 CLBLM_R_X47Y64/CLBLM_CTRL1 CLBLM_R_X47Y64/CLBLM_L_SR CLBLM_R_X47Y64/CLBLM_M_SR CLBLM_R_X47Y65/CLBLM_CTRL0 CLBLM_R_X47Y65/CLBLM_CTRL1 CLBLM_R_X47Y65/CLBLM_L_SR CLBLM_R_X47Y65/CLBLM_M_SR CLBLM_R_X47Y66/CLBLM_CTRL0 CLBLM_R_X47Y66/CLBLM_CTRL1 CLBLM_R_X47Y66/CLBLM_L_SR CLBLM_R_X47Y66/CLBLM_M_SR CLBLM_R_X47Y67/CLBLM_CTRL0 CLBLM_R_X47Y67/CLBLM_L_SR CLBLM_R_X49Y61/CLBLM_CTRL0 CLBLM_R_X49Y61/CLBLM_CTRL1 CLBLM_R_X49Y61/CLBLM_L_SR CLBLM_R_X49Y61/CLBLM_M_SR CLBLM_R_X49Y62/CLBLM_CTRL1 CLBLM_R_X49Y62/CLBLM_M_SR CLBLM_R_X49Y63/CLBLM_CTRL1 CLBLM_R_X49Y63/CLBLM_M_SR CLBLM_R_X49Y64/CLBLM_CTRL0 CLBLM_R_X49Y64/CLBLM_CTRL1 CLBLM_R_X49Y64/CLBLM_L_SR CLBLM_R_X49Y64/CLBLM_M_SR DSP_L_X48Y55/DSP_SW2A2_4 DSP_L_X48Y60/DSP_EE2A2_3 DSP_L_X48Y60/DSP_WL1END1_2 DSP_L_X48Y60/DSP_WR1END3_3 DSP_L_X48Y60/DSP_WW2END2_0 INT_INTERFACE_L_X48Y59/INT_INTERFACE_SW2A2 INT_INTERFACE_L_X48Y60/INT_INTERFACE_WW2END2 INT_INTERFACE_L_X48Y62/INT_INTERFACE_WL1END1 INT_INTERFACE_L_X48Y63/INT_INTERFACE_EE2A2 INT_INTERFACE_L_X48Y63/INT_INTERFACE_WR1END3 INT_L_X46Y60/CTRL_L1 INT_L_X46Y60/SR1END2 INT_L_X46Y60/WL1BEG1 INT_L_X46Y61/CTRL_L0 INT_L_X46Y61/NR1BEG2 INT_L_X46Y61/SR1BEG2 INT_L_X46Y61/SS6END2 INT_L_X46Y61/SW2END1 INT_L_X46Y61/WL1END0 INT_L_X46Y61/WR1BEG2 INT_L_X46Y62/CTRL_L0 INT_L_X46Y62/CTRL_L1 INT_L_X46Y62/EL1BEG1 INT_L_X46Y62/NR1BEG2 INT_L_X46Y62/NR1END2 INT_L_X46Y62/SS6E2 INT_L_X46Y63/CTRL_L1 INT_L_X46Y63/EE2BEG2 INT_L_X46Y63/NR1END2 INT_L_X46Y63/SS6D2 INT_L_X46Y63/WR1BEG3 INT_L_X46Y64/CTRL_L0 INT_L_X46Y64/CTRL_L1 INT_L_X46Y64/FAN_ALT1 INT_L_X46Y64/FAN_BOUNCE1 INT_L_X46Y64/FAN_BOUNCE_S3_4 INT_L_X46Y64/SS6C2 INT_L_X46Y65/EL1BEG3 INT_L_X46Y65/FAN_ALT4 INT_L_X46Y65/FAN_BOUNCE4 INT_L_X46Y65/LOGIC_OUTS_L8 INT_L_X46Y65/NR1BEG0 INT_L_X46Y65/SS6B2 INT_L_X46Y66/EL1BEG_N3 INT_L_X46Y66/NR1END0 INT_L_X46Y66/SS6A2 INT_L_X46Y67/NW2END3 INT_L_X46Y67/SS6BEG2 INT_L_X46Y67/WL1BEG1 INT_L_X48Y59/SW2A2 INT_L_X48Y60/SS2END2 INT_L_X48Y60/SW2BEG2 INT_L_X48Y60/WW2A2 INT_L_X48Y61/SS2A2 INT_L_X48Y62/SE2A2 INT_L_X48Y62/SL1END2 INT_L_X48Y62/SS2BEG2 INT_L_X48Y62/WL1BEG1 INT_L_X48Y63/EE2END2 INT_L_X48Y63/SE2BEG2 INT_L_X48Y63/SL1BEG2 INT_L_X48Y63/WR1BEG3 INT_R_X45Y59/CTRL0 INT_R_X45Y59/SR1END2 INT_R_X45Y60/SR1BEG2 INT_R_X45Y60/WL1END1 INT_R_X45Y61/CTRL0 INT_R_X45Y61/WR1END2 INT_R_X45Y63/CTRL0 INT_R_X45Y63/FAN_ALT1 INT_R_X45Y63/FAN_BOUNCE1 INT_R_X45Y63/WR1END3 INT_R_X45Y64/CTRL0 INT_R_X45Y64/FAN_ALT1 INT_R_X45Y64/FAN_BOUNCE1 INT_R_X45Y64/NR1BEG2 INT_R_X45Y64/SS2END2 INT_R_X45Y65/CTRL1 INT_R_X45Y65/NR1END2 INT_R_X45Y65/SS2A2 INT_R_X45Y66/CTRL1 INT_R_X45Y66/SR1END2 INT_R_X45Y66/SS2BEG2 INT_R_X45Y67/SR1BEG2 INT_R_X45Y67/WL1END1 INT_R_X47Y59/CTRL0 INT_R_X47Y59/CTRL1 INT_R_X47Y59/FAN_ALT1 INT_R_X47Y59/FAN_BOUNCE1 INT_R_X47Y59/SW2END2 INT_R_X47Y60/CTRL0 INT_R_X47Y60/FAN_ALT1 INT_R_X47Y60/FAN_BOUNCE1 INT_R_X47Y60/WW2END2 INT_R_X47Y61/CTRL0 INT_R_X47Y61/CTRL1 INT_R_X47Y61/SL1END1 INT_R_X47Y61/SR1END2 INT_R_X47Y61/SW2A1 INT_R_X47Y61/WL1BEG0 INT_R_X47Y62/BYP_ALT4 INT_R_X47Y62/BYP_BOUNCE4 INT_R_X47Y62/CTRL1 INT_R_X47Y62/EL1END1 INT_R_X47Y62/SL1BEG1 INT_R_X47Y62/SR1BEG2 INT_R_X47Y62/SW2BEG1 INT_R_X47Y62/WL1END1 INT_R_X47Y63/CTRL0 INT_R_X47Y63/CTRL1 INT_R_X47Y63/EE2A2 INT_R_X47Y63/FAN_ALT1 INT_R_X47Y63/FAN_BOUNCE1 INT_R_X47Y63/WR1END3 INT_R_X47Y64/CTRL0 INT_R_X47Y64/CTRL1 INT_R_X47Y64/FAN_ALT1 INT_R_X47Y64/FAN_BOUNCE1 INT_R_X47Y64/SL1END3 INT_R_X47Y65/CTRL0 INT_R_X47Y65/CTRL1 INT_R_X47Y65/EL1END3 INT_R_X47Y65/FAN_ALT1 INT_R_X47Y65/FAN_BOUNCE1 INT_R_X47Y65/NR1BEG3 INT_R_X47Y65/SL1BEG3 INT_R_X47Y66/CTRL0 INT_R_X47Y66/CTRL1 INT_R_X47Y66/FAN_ALT1 INT_R_X47Y66/FAN_BOUNCE1 INT_R_X47Y66/NR1BEG3 INT_R_X47Y66/NR1END3 INT_R_X47Y66/NW2BEG3 INT_R_X47Y67/CTRL0 INT_R_X47Y67/FAN_ALT1 INT_R_X47Y67/FAN_BOUNCE1 INT_R_X47Y67/NR1END3 INT_R_X47Y67/NW2A3 INT_R_X49Y60/NR1BEG2 INT_R_X49Y60/SS2END2 INT_R_X49Y60/WW2BEG2 INT_R_X49Y61/CTRL0 INT_R_X49Y61/CTRL1 INT_R_X49Y61/NR1END2 INT_R_X49Y61/SS2A2 INT_R_X49Y62/BYP_ALT2 INT_R_X49Y62/BYP_BOUNCE2 INT_R_X49Y62/CTRL1 INT_R_X49Y62/FAN_ALT1 INT_R_X49Y62/FAN_BOUNCE1 INT_R_X49Y62/NR1BEG2 INT_R_X49Y62/SE2END2 INT_R_X49Y62/SS2BEG2 INT_R_X49Y63/BYP_BOUNCE_N3_2 INT_R_X49Y63/CTRL1 INT_R_X49Y63/NR1BEG2 INT_R_X49Y63/NR1END2 INT_R_X49Y64/CTRL0 INT_R_X49Y64/CTRL1 INT_R_X49Y64/NR1END2 VBRK_X113Y63/VBRK_WL1END1 VBRK_X113Y64/VBRK_WR1END2 VBRK_X113Y66/VBRK_WR1END3 VBRK_X113Y70/VBRK_WL1END1 VBRK_X118Y62/VBRK_SW2A2 VBRK_X118Y63/VBRK_WW2END2 VBRK_X118Y65/VBRK_WL1END1 VBRK_X118Y66/VBRK_EE2A2 VBRK_X118Y66/VBRK_WR1END3 
pips: CLBLL_R_X45Y59/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X45Y61/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X45Y63/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X45Y64/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X45Y65/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X45Y66/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLM_L_X46Y60/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X46Y61/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X46Y62/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X46Y62/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X46Y63/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X46Y64/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X46Y64/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X46Y65/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X47Y59/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X47Y59/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X47Y60/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X47Y61/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X47Y61/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X47Y62/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X47Y63/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X47Y63/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X47Y64/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X47Y64/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X47Y65/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X47Y65/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X47Y66/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X47Y66/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X47Y67/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X49Y61/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X49Y61/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X49Y62/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X49Y63/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X49Y64/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X49Y64/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR INT_L_X46Y60/INT_L.SR1END2->>CTRL_L1 INT_L_X46Y60/INT_L.SR1END2->>WL1BEG1 INT_L_X46Y61/INT_L.SS6END2->>CTRL_L0 INT_L_X46Y61/INT_L.SS6END2->>NR1BEG2 INT_L_X46Y61/INT_L.SW2END1->>SR1BEG2 INT_L_X46Y61/INT_L.WL1END0->>WR1BEG2 INT_L_X46Y62/INT_L.NR1END2->>CTRL_L0 INT_L_X46Y62/INT_L.NR1END2->>CTRL_L1 INT_L_X46Y62/INT_L.NR1END2->>EL1BEG1 INT_L_X46Y62/INT_L.NR1END2->>NR1BEG2 INT_L_X46Y63/INT_L.NR1END2->>CTRL_L1 INT_L_X46Y63/INT_L.NR1END2->>EE2BEG2 INT_L_X46Y63/INT_L.NR1END2->>WR1BEG3 INT_L_X46Y64/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X46Y64/INT_L.FAN_BOUNCE1->>CTRL_L0 INT_L_X46Y64/INT_L.FAN_BOUNCE1->>CTRL_L1 INT_L_X46Y64/INT_L.FAN_BOUNCE_S3_4->>FAN_ALT1 INT_L_X46Y65/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X46Y65/INT_L.LOGIC_OUTS_L8->>FAN_ALT4 INT_L_X46Y65/INT_L.LOGIC_OUTS_L8->>NR1BEG0 INT_L_X46Y66/INT_L.NR1END0->>EL1BEG_N3 INT_L_X46Y67/INT_L.NW2END3->>SS6BEG2 INT_L_X46Y67/INT_L.NW2END3->>WL1BEG1 INT_L_X48Y60/INT_L.SS2END2->>SW2BEG2 INT_L_X48Y62/INT_L.SL1END2->>SS2BEG2 INT_L_X48Y62/INT_L.SL1END2->>WL1BEG1 INT_L_X48Y63/INT_L.EE2END2->>SE2BEG2 INT_L_X48Y63/INT_L.EE2END2->>SL1BEG2 INT_L_X48Y63/INT_L.EE2END2->>WR1BEG3 INT_R_X45Y59/INT_R.SR1END2->>CTRL0 INT_R_X45Y60/INT_R.WL1END1->>SR1BEG2 INT_R_X45Y61/INT_R.WR1END2->>CTRL0 INT_R_X45Y63/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X45Y63/INT_R.FAN_BOUNCE1->>CTRL0 INT_R_X45Y63/INT_R.WR1END3->>FAN_ALT1 INT_R_X45Y64/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X45Y64/INT_R.FAN_BOUNCE1->>CTRL0 INT_R_X45Y64/INT_R.SS2END2->>FAN_ALT1 INT_R_X45Y64/INT_R.SS2END2->>NR1BEG2 INT_R_X45Y65/INT_R.NR1END2->>CTRL1 INT_R_X45Y66/INT_R.SR1END2->>CTRL1 INT_R_X45Y66/INT_R.SR1END2->>SS2BEG2 INT_R_X45Y67/INT_R.WL1END1->>SR1BEG2 INT_R_X47Y59/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X47Y59/INT_R.FAN_BOUNCE1->>CTRL0 INT_R_X47Y59/INT_R.FAN_BOUNCE1->>CTRL1 INT_R_X47Y59/INT_R.SW2END2->>FAN_ALT1 INT_R_X47Y60/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X47Y60/INT_R.FAN_BOUNCE1->>CTRL0 INT_R_X47Y60/INT_R.WW2END2->>FAN_ALT1 INT_R_X47Y61/INT_R.SL1END1->>WL1BEG0 INT_R_X47Y61/INT_R.SR1END2->>CTRL0 INT_R_X47Y61/INT_R.SR1END2->>CTRL1 INT_R_X47Y62/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X47Y62/INT_R.BYP_BOUNCE4->>CTRL1 INT_R_X47Y62/INT_R.EL1END1->>BYP_ALT4 INT_R_X47Y62/INT_R.EL1END1->>SL1BEG1 INT_R_X47Y62/INT_R.WL1END1->>SR1BEG2 INT_R_X47Y62/INT_R.WL1END1->>SW2BEG1 INT_R_X47Y63/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X47Y63/INT_R.FAN_BOUNCE1->>CTRL0 INT_R_X47Y63/INT_R.FAN_BOUNCE1->>CTRL1 INT_R_X47Y63/INT_R.WR1END3->>FAN_ALT1 INT_R_X47Y64/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X47Y64/INT_R.FAN_BOUNCE1->>CTRL0 INT_R_X47Y64/INT_R.FAN_BOUNCE1->>CTRL1 INT_R_X47Y64/INT_R.SL1END3->>FAN_ALT1 INT_R_X47Y65/INT_R.EL1END3->>FAN_ALT1 INT_R_X47Y65/INT_R.EL1END3->>NR1BEG3 INT_R_X47Y65/INT_R.EL1END3->>SL1BEG3 INT_R_X47Y65/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X47Y65/INT_R.FAN_BOUNCE1->>CTRL0 INT_R_X47Y65/INT_R.FAN_BOUNCE1->>CTRL1 INT_R_X47Y66/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X47Y66/INT_R.FAN_BOUNCE1->>CTRL0 INT_R_X47Y66/INT_R.FAN_BOUNCE1->>CTRL1 INT_R_X47Y66/INT_R.NR1END3->>FAN_ALT1 INT_R_X47Y66/INT_R.NR1END3->>NR1BEG3 INT_R_X47Y66/INT_R.NR1END3->>NW2BEG3 INT_R_X47Y67/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X47Y67/INT_R.FAN_BOUNCE1->>CTRL0 INT_R_X47Y67/INT_R.NR1END3->>FAN_ALT1 INT_R_X49Y60/INT_R.SS2END2->>NR1BEG2 INT_R_X49Y60/INT_R.SS2END2->>WW2BEG2 INT_R_X49Y61/INT_R.NR1END2->>CTRL0 INT_R_X49Y61/INT_R.NR1END2->>CTRL1 INT_R_X49Y62/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X49Y62/INT_R.BYP_BOUNCE2->>FAN_ALT1 INT_R_X49Y62/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X49Y62/INT_R.FAN_BOUNCE1->>CTRL1 INT_R_X49Y62/INT_R.SE2END2->>BYP_ALT2 INT_R_X49Y62/INT_R.SE2END2->>NR1BEG2 INT_R_X49Y62/INT_R.SE2END2->>SS2BEG2 INT_R_X49Y63/INT_R.NR1END2->>CTRL1 INT_R_X49Y63/INT_R.NR1END2->>NR1BEG2 INT_R_X49Y64/INT_R.NR1END2->>CTRL0 INT_R_X49Y64/INT_R.NR1END2->>CTRL1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 134, 

sck_int_i_6_n_0 - 
wires: CLBLM_R_X47Y64/CLBLM_IMUX30 CLBLM_R_X47Y64/CLBLM_LOGIC_OUTS11 CLBLM_R_X47Y64/CLBLM_L_C5 CLBLM_R_X47Y64/CLBLM_L_D INT_R_X47Y64/IMUX30 INT_R_X47Y64/LOGIC_OUTS11 
pips: CLBLM_R_X47Y64/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X47Y64/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X47Y64/INT_R.LOGIC_OUTS11->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sck_ne_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sck_out_en_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sck_pe_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

shift_enb_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_spi/u_spi_ctrl/shift_enb_reg_n_0 - 
wires: CLBLM_L_X46Y63/CLBLM_IMUX2 CLBLM_L_X46Y63/CLBLM_M_A2 CLBLM_L_X46Y64/CLBLM_IMUX14 CLBLM_L_X46Y64/CLBLM_IMUX23 CLBLM_L_X46Y64/CLBLM_LOGIC_OUTS1 CLBLM_L_X46Y64/CLBLM_L_B1 CLBLM_L_X46Y64/CLBLM_L_BQ CLBLM_L_X46Y64/CLBLM_L_C3 INT_L_X46Y63/IMUX_L2 INT_L_X46Y63/SL1END1 INT_L_X46Y64/FAN_BOUNCE_S3_0 INT_L_X46Y64/IMUX_L14 INT_L_X46Y64/IMUX_L23 INT_L_X46Y64/LOGIC_OUTS_L1 INT_L_X46Y64/NL1BEG0 INT_L_X46Y64/NL1END_S3_0 INT_L_X46Y64/SL1BEG1 INT_L_X46Y65/FAN_ALT0 INT_L_X46Y65/FAN_BOUNCE0 INT_L_X46Y65/NL1END0 
pips: CLBLM_L_X46Y63/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X46Y64/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X46Y64/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X46Y64/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X46Y63/INT_L.SL1END1->>IMUX_L2 INT_L_X46Y64/INT_L.FAN_BOUNCE_S3_0->>IMUX_L14 INT_L_X46Y64/INT_L.LOGIC_OUTS_L1->>NL1BEG0 INT_L_X46Y64/INT_L.LOGIC_OUTS_L1->>SL1BEG1 INT_L_X46Y64/INT_L.NL1END_S3_0->>IMUX_L23 INT_L_X46Y65/INT_L.FAN_ALT0->>FAN_BOUNCE0 INT_L_X46Y65/INT_L.NL1END0->>FAN_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

shift_in_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

shift_in_i_2_n_0 - 
wires: CLBLM_R_X47Y65/CLBLM_IMUX17 CLBLM_R_X47Y65/CLBLM_LOGIC_OUTS11 CLBLM_R_X47Y65/CLBLM_L_D CLBLM_R_X47Y65/CLBLM_M_B3 INT_R_X47Y65/IMUX17 INT_R_X47Y65/LOGIC_OUTS11 INT_R_X47Y65/SR1BEG_S0 
pips: CLBLM_R_X47Y65/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X47Y65/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X47Y65/INT_R.LOGIC_OUTS11->>SR1BEG_S0 INT_R_X47Y65/INT_R.SR1BEG_S0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_spi/u_spi_ctrl/shift_in0_out - 
wires: CLBLM_R_X47Y62/CLBLM_LOGIC_OUTS20 CLBLM_R_X47Y62/CLBLM_M_AMUX CLBLM_R_X47Y65/CLBLM_IMUX27 CLBLM_R_X47Y65/CLBLM_M_B4 INT_R_X47Y62/LOGIC_OUTS20 INT_R_X47Y62/NR1BEG2 INT_R_X47Y63/NN2BEG2 INT_R_X47Y63/NR1END2 INT_R_X47Y64/NN2A2 INT_R_X47Y65/IMUX27 INT_R_X47Y65/NN2END2 
pips: CLBLM_R_X47Y62/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X47Y65/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_R_X47Y62/INT_R.LOGIC_OUTS20->>NR1BEG2 INT_R_X47Y63/INT_R.NR1END2->>NN2BEG2 INT_R_X47Y65/INT_R.NN2END2->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_spi/shift_in - 
wires: CLBLM_R_X47Y65/CLBLM_IMUX24 CLBLM_R_X47Y65/CLBLM_IMUX40 CLBLM_R_X47Y65/CLBLM_LOGIC_OUTS5 CLBLM_R_X47Y65/CLBLM_M_B5 CLBLM_R_X47Y65/CLBLM_M_BQ CLBLM_R_X47Y65/CLBLM_M_D1 INT_R_X47Y64/FAN_BOUNCE_S3_2 INT_R_X47Y65/FAN_ALT2 INT_R_X47Y65/FAN_BOUNCE2 INT_R_X47Y65/IMUX24 INT_R_X47Y65/IMUX40 INT_R_X47Y65/LOGIC_OUTS5 
pips: CLBLM_R_X47Y65/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X47Y65/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X47Y65/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X47Y65/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X47Y65/INT_R.FAN_BOUNCE2->>IMUX24 INT_R_X47Y65/INT_R.FAN_BOUNCE2->>IMUX40 INT_R_X47Y65/INT_R.LOGIC_OUTS5->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

si_reg[7]_i_1_n_0 - 
wires: CLBLM_R_X47Y61/CLBLM_EE2BEG2 CLBLM_R_X47Y61/CLBLM_FAN6 CLBLM_R_X47Y61/CLBLM_L_CE CLBLM_R_X47Y65/CLBLM_LOGIC_OUTS15 CLBLM_R_X47Y65/CLBLM_M_D CLBLM_R_X49Y61/CLBLM_FAN6 CLBLM_R_X49Y61/CLBLM_FAN7 CLBLM_R_X49Y61/CLBLM_L_CE CLBLM_R_X49Y61/CLBLM_M_CE DSP_L_X48Y60/DSP_EE2BEG2_1 INT_INTERFACE_L_X48Y61/INT_INTERFACE_EE2BEG2 INT_L_X48Y61/EE2A2 INT_R_X47Y59/NR1BEG3 INT_R_X47Y59/SS6END3 INT_R_X47Y60/NL1BEG2 INT_R_X47Y60/NR1END3 INT_R_X47Y60/SS6E3 INT_R_X47Y60/SS6END_N0_3 INT_R_X47Y61/EE2BEG2 INT_R_X47Y61/FAN6 INT_R_X47Y61/FAN_ALT6 INT_R_X47Y61/NL1END2 INT_R_X47Y61/SS6D3 INT_R_X47Y62/SS6C3 INT_R_X47Y63/SS6B3 INT_R_X47Y64/SS6A3 INT_R_X47Y65/LOGIC_OUTS15 INT_R_X47Y65/SS6BEG3 INT_R_X49Y61/EE2END2 INT_R_X49Y61/FAN6 INT_R_X49Y61/FAN7 INT_R_X49Y61/FAN_ALT6 INT_R_X49Y61/FAN_ALT7 INT_R_X49Y61/FAN_BOUNCE7 VBRK_X118Y64/VBRK_EE2BEG2 
pips: CLBLM_R_X47Y61/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X47Y65/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_R_X49Y61/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X49Y61/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_R_X47Y59/INT_R.SS6END3->>NR1BEG3 INT_R_X47Y60/INT_R.NR1END3->>NL1BEG2 INT_R_X47Y61/INT_R.FAN_ALT6->>FAN6 INT_R_X47Y61/INT_R.NL1END2->>EE2BEG2 INT_R_X47Y61/INT_R.NL1END2->>FAN_ALT6 INT_R_X47Y65/INT_R.LOGIC_OUTS15->>SS6BEG3 INT_R_X49Y61/INT_R.EE2END2->>FAN_ALT7 INT_R_X49Y61/INT_R.FAN_ALT6->>FAN6 INT_R_X49Y61/INT_R.FAN_ALT7->>FAN7 INT_R_X49Y61/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X49Y61/INT_R.FAN_BOUNCE7->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

u_spi/sck_pe - 
wires: CLBLM_R_X47Y65/CLBLM_IMUX38 CLBLM_R_X47Y65/CLBLM_M_D3 CLBLM_R_X47Y66/CLBLM_LOGIC_OUTS5 CLBLM_R_X47Y66/CLBLM_M_BQ INT_R_X47Y65/IMUX38 INT_R_X47Y65/SR1END2 INT_R_X47Y66/LOGIC_OUTS5 INT_R_X47Y66/SR1BEG2 
pips: CLBLM_R_X47Y65/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X47Y66/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X47Y65/INT_R.SR1END2->>IMUX38 INT_R_X47Y66/INT_R.LOGIC_OUTS5->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

so_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_core/u_txfsm/so_i_3_n_0 - 
wires: CLBLM_R_X41Y66/CLBLM_IMUX6 CLBLM_R_X41Y66/CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y66/CLBLM_L_A1 CLBLM_R_X41Y66/CLBLM_L_B CLBLM_R_X41Y66/CLBLM_L_BMUX INT_R_X41Y66/IMUX6 INT_R_X41Y66/LOGIC_OUTS17 
pips: CLBLM_R_X41Y66/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X41Y66/CLBLM_R.CLBLM_L_B->>CLBLM_L_BMUX CLBLM_R_X41Y66/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X41Y66/INT_R.LOGIC_OUTS17->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

so_i_4_n_0 - 
wires: CLBLM_R_X41Y66/CLBLM_IMUX10 CLBLM_R_X41Y66/CLBLM_L_A4 CLBLM_R_X41Y67/CLBLM_LOGIC_OUTS13 CLBLM_R_X41Y67/CLBLM_M_B INT_R_X41Y66/IMUX10 INT_R_X41Y66/SL1END1 INT_R_X41Y67/LOGIC_OUTS13 INT_R_X41Y67/SL1BEG1 
pips: CLBLM_R_X41Y66/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X41Y67/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X41Y66/INT_R.SL1END1->>IMUX10 INT_R_X41Y67/INT_R.LOGIC_OUTS13->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

so_i_1__0_n_0 - 
wires: CLBLM_L_X46Y64/CLBLM_BYP0 CLBLM_L_X46Y64/CLBLM_LOGIC_OUTS10 CLBLM_L_X46Y64/CLBLM_L_AX CLBLM_L_X46Y64/CLBLM_L_C INT_L_X46Y63/FAN_BOUNCE_S3_2 INT_L_X46Y64/BYP_ALT0 INT_L_X46Y64/BYP_L0 INT_L_X46Y64/FAN_ALT2 INT_L_X46Y64/FAN_ALT5 INT_L_X46Y64/FAN_BOUNCE2 INT_L_X46Y64/FAN_BOUNCE5 INT_L_X46Y64/LOGIC_OUTS_L10 
pips: CLBLM_L_X46Y64/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X46Y64/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X46Y64/INT_L.BYP_ALT0->>BYP_L0 INT_L_X46Y64/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X46Y64/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X46Y64/INT_L.FAN_BOUNCE2->>BYP_ALT0 INT_L_X46Y64/INT_L.FAN_BOUNCE5->>FAN_ALT2 INT_L_X46Y64/INT_L.LOGIC_OUTS_L10->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in - 
wires: CLBLL_R_X45Y63/CLBLL_LOGIC_OUTS3 CLBLL_R_X45Y63/CLBLL_L_DQ CLBLL_R_X45Y64/CLBLL_EL1BEG2 CLBLM_L_X46Y64/CLBLM_EL1BEG2 CLBLM_L_X46Y64/CLBLM_IMUX20 CLBLM_L_X46Y64/CLBLM_L_C2 INT_L_X46Y64/EL1END2 INT_L_X46Y64/IMUX_L20 INT_R_X45Y63/LOGIC_OUTS3 INT_R_X45Y63/NR1BEG3 INT_R_X45Y64/EL1BEG2 INT_R_X45Y64/NR1END3 VBRK_X113Y67/VBRK_EL1BEG2 
pips: CLBLL_R_X45Y63/CLBLL_R.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLM_L_X46Y64/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X46Y64/INT_L.EL1END2->>IMUX_L20 INT_R_X45Y63/INT_R.LOGIC_OUTS3->>NR1BEG3 INT_R_X45Y64/INT_R.NR1END3->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

so_i_2_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y66/INT_INTERFACE_WR1END2 BRAM_INT_INTERFACE_L_X44Y67/INT_INTERFACE_WR1END2 BRAM_INT_INTERFACE_L_X44Y68/INT_INTERFACE_WR1END2 BRAM_INT_INTERFACE_L_X44Y70/INT_INTERFACE_EL1BEG1 BRAM_L_X44Y65/BRAM_WR1END2_1 BRAM_L_X44Y65/BRAM_WR1END2_2 BRAM_L_X44Y65/BRAM_WR1END2_3 BRAM_L_X44Y70/BRAM_EL1BEG1_0 CLBLL_L_X42Y66/CLBLL_CTRL1 CLBLL_L_X42Y66/CLBLL_ER1BEG2 CLBLL_L_X42Y66/CLBLL_LL_SR CLBLL_L_X42Y66/CLBLL_WR1END2 CLBLL_L_X42Y66/CLBLL_WW2END1 CLBLL_L_X42Y67/CLBLL_CTRL1 CLBLL_L_X42Y67/CLBLL_LL_SR CLBLL_L_X42Y67/CLBLL_WR1END2 CLBLL_L_X42Y68/CLBLL_CTRL1 CLBLL_L_X42Y68/CLBLL_ER1BEG2 CLBLL_L_X42Y68/CLBLL_LL_SR CLBLL_L_X42Y68/CLBLL_WW2END1 CLBLL_L_X42Y69/CLBLL_EL1BEG1 CLBLL_R_X45Y59/CLBLL_CTRL1 CLBLL_R_X45Y59/CLBLL_LL_SR CLBLL_R_X45Y60/CLBLL_SW2A1 CLBLL_R_X45Y61/CLBLL_CTRL1 CLBLL_R_X45Y61/CLBLL_LL_SR CLBLL_R_X45Y62/CLBLL_CTRL0 CLBLL_R_X45Y62/CLBLL_EL1BEG1 CLBLL_R_X45Y62/CLBLL_L_SR CLBLL_R_X45Y62/CLBLL_NW2A2 CLBLL_R_X45Y63/CLBLL_CTRL1 CLBLL_R_X45Y63/CLBLL_LL_SR CLBLL_R_X45Y64/CLBLL_CTRL1 CLBLL_R_X45Y64/CLBLL_LL_SR CLBLL_R_X45Y64/CLBLL_SW2A1 CLBLL_R_X45Y67/CLBLL_CTRL0 CLBLL_R_X45Y67/CLBLL_CTRL1 CLBLL_R_X45Y67/CLBLL_LL_SR CLBLL_R_X45Y67/CLBLL_L_SR CLBLL_R_X45Y68/CLBLL_CTRL0 CLBLL_R_X45Y68/CLBLL_CTRL1 CLBLL_R_X45Y68/CLBLL_EL1BEG1 CLBLL_R_X45Y68/CLBLL_LL_SR CLBLL_R_X45Y68/CLBLL_L_SR CLBLL_R_X45Y69/CLBLL_CTRL1 CLBLL_R_X45Y69/CLBLL_EL1BEG1 CLBLL_R_X45Y69/CLBLL_LL_SR CLBLL_R_X45Y70/CLBLL_CTRL1 CLBLL_R_X45Y70/CLBLL_LL_SR CLBLM_L_X46Y59/CLBLM_CTRL0 CLBLM_L_X46Y59/CLBLM_CTRL1 CLBLM_L_X46Y59/CLBLM_L_SR CLBLM_L_X46Y59/CLBLM_M_SR CLBLM_L_X46Y60/CLBLM_SW2A1 CLBLM_L_X46Y61/CLBLM_CTRL1 CLBLM_L_X46Y61/CLBLM_M_SR CLBLM_L_X46Y62/CLBLM_EL1BEG1 CLBLM_L_X46Y62/CLBLM_NW2A2 CLBLM_L_X46Y63/CLBLM_CTRL0 CLBLM_L_X46Y63/CLBLM_L_SR CLBLM_L_X46Y64/CLBLM_SW2A1 CLBLM_L_X46Y65/CLBLM_CTRL1 CLBLM_L_X46Y65/CLBLM_LOGIC_OUTS9 CLBLM_L_X46Y65/CLBLM_L_B CLBLM_L_X46Y65/CLBLM_M_SR CLBLM_L_X46Y68/CLBLM_CTRL1 CLBLM_L_X46Y68/CLBLM_EL1BEG1 CLBLM_L_X46Y68/CLBLM_M_SR CLBLM_L_X46Y69/CLBLM_EL1BEG1 CLBLM_L_X46Y70/CLBLM_CTRL0 CLBLM_L_X46Y70/CLBLM_L_SR CLBLM_L_X46Y71/CLBLM_CTRL1 CLBLM_L_X46Y71/CLBLM_M_SR CLBLM_R_X41Y66/CLBLM_CTRL0 CLBLM_R_X41Y66/CLBLM_CTRL1 CLBLM_R_X41Y66/CLBLM_ER1BEG2 CLBLM_R_X41Y66/CLBLM_L_SR CLBLM_R_X41Y66/CLBLM_M_SR CLBLM_R_X41Y66/CLBLM_WR1END2 CLBLM_R_X41Y66/CLBLM_WW2END1 CLBLM_R_X41Y67/CLBLM_CTRL0 CLBLM_R_X41Y67/CLBLM_CTRL1 CLBLM_R_X41Y67/CLBLM_L_SR CLBLM_R_X41Y67/CLBLM_M_SR CLBLM_R_X41Y67/CLBLM_WR1END2 CLBLM_R_X41Y68/CLBLM_CTRL1 CLBLM_R_X41Y68/CLBLM_ER1BEG2 CLBLM_R_X41Y68/CLBLM_M_SR CLBLM_R_X41Y68/CLBLM_WW2END1 CLBLM_R_X41Y69/CLBLM_EL1BEG1 CLBLM_R_X43Y66/CLBLM_CTRL0 CLBLM_R_X43Y66/CLBLM_L_SR CLBLM_R_X43Y66/CLBLM_WR1END2 CLBLM_R_X43Y67/CLBLM_CTRL1 CLBLM_R_X43Y67/CLBLM_M_SR CLBLM_R_X43Y67/CLBLM_WR1END2 CLBLM_R_X43Y68/CLBLM_CTRL0 CLBLM_R_X43Y68/CLBLM_CTRL1 CLBLM_R_X43Y68/CLBLM_L_SR CLBLM_R_X43Y68/CLBLM_M_SR CLBLM_R_X43Y68/CLBLM_WR1END2 CLBLM_R_X43Y69/CLBLM_CTRL0 CLBLM_R_X43Y69/CLBLM_CTRL1 CLBLM_R_X43Y69/CLBLM_L_SR CLBLM_R_X43Y69/CLBLM_M_SR CLBLM_R_X43Y70/CLBLM_CTRL1 CLBLM_R_X43Y70/CLBLM_EL1BEG1 CLBLM_R_X43Y70/CLBLM_M_SR CLBLM_R_X47Y60/CLBLM_CTRL1 CLBLM_R_X47Y60/CLBLM_M_SR CLBLM_R_X47Y62/CLBLM_CTRL0 CLBLM_R_X47Y62/CLBLM_L_SR CLBLM_R_X47Y65/CLBLM_EE2A1 CLBLM_R_X47Y65/CLBLM_SW4A1 CLBLM_R_X47Y69/CLBLM_CTRL1 CLBLM_R_X47Y69/CLBLM_M_SR DSP_L_X48Y65/DSP_EE2A1_0 DSP_L_X48Y65/DSP_SW4A1_0 INT_INTERFACE_L_X48Y65/INT_INTERFACE_EE2A1 INT_INTERFACE_L_X48Y65/INT_INTERFACE_SW4A1 INT_L_X42Y66/CTRL_L1 INT_L_X42Y66/ER1END2 INT_L_X42Y66/WL1END0 INT_L_X42Y66/WR1BEG2 INT_L_X42Y66/WW2A1 INT_L_X42Y67/CTRL_L1 INT_L_X42Y67/WL1END0 INT_L_X42Y67/WR1BEG2 INT_L_X42Y67/WR1END2 INT_L_X42Y68/CTRL_L1 INT_L_X42Y68/ER1END2 INT_L_X42Y68/WW2A1 INT_L_X42Y69/EL1END1 INT_L_X42Y69/ER1BEG2 INT_L_X44Y65/NE2BEG2 INT_L_X44Y65/NL1BEG1 INT_L_X44Y65/NW2END2 INT_L_X44Y66/NE2A2 INT_L_X44Y66/NL1END1 INT_L_X44Y66/NR1BEG1 INT_L_X44Y66/WR1BEG2 INT_L_X44Y67/NR1BEG1 INT_L_X44Y67/NR1END1 INT_L_X44Y67/WR1BEG2 INT_L_X44Y68/NR1END1 INT_L_X44Y68/WR1BEG2 INT_L_X44Y70/EL1END1 INT_L_X44Y70/ER1BEG2 INT_L_X46Y59/CTRL_L0 INT_L_X46Y59/CTRL_L1 INT_L_X46Y59/SR1END2 INT_L_X46Y60/ER1BEG2 INT_L_X46Y60/SL1END1 INT_L_X46Y60/SR1BEG2 INT_L_X46Y60/SW2A1 INT_L_X46Y61/CTRL_L1 INT_L_X46Y61/NL1BEG1 INT_L_X46Y61/NW2BEG2 INT_L_X46Y61/SL1BEG1 INT_L_X46Y61/SW2BEG1 INT_L_X46Y61/SW6END1 INT_L_X46Y62/EL1END1 INT_L_X46Y62/ER1BEG2 INT_L_X46Y62/NE2BEG1 INT_L_X46Y62/NL1END1 INT_L_X46Y62/NW2A2 INT_L_X46Y63/CTRL_L0 INT_L_X46Y63/NE2A1 INT_L_X46Y63/WR1END2 INT_L_X46Y64/SW2A1 INT_L_X46Y65/BYP_ALT4 INT_L_X46Y65/BYP_BOUNCE4 INT_L_X46Y65/CTRL_L1 INT_L_X46Y65/EE2BEG1 INT_L_X46Y65/LOGIC_OUTS_L9 INT_L_X46Y65/SW2BEG1 INT_L_X46Y68/BYP_ALT4 INT_L_X46Y68/BYP_BOUNCE4 INT_L_X46Y68/CTRL_L1 INT_L_X46Y68/EL1END1 INT_L_X46Y69/EL1END1 INT_L_X46Y69/ER1BEG2 INT_L_X46Y69/NR1BEG1 INT_L_X46Y70/CTRL_L0 INT_L_X46Y70/GFAN0 INT_L_X46Y70/NR1BEG1 INT_L_X46Y70/NR1END1 INT_L_X46Y71/CTRL_L1 INT_L_X46Y71/GFAN0 INT_L_X46Y71/NR1END1 INT_L_X48Y65/EE2END1 INT_L_X48Y65/SW6BEG1 INT_R_X41Y66/CTRL0 INT_R_X41Y66/CTRL1 INT_R_X41Y66/ER1BEG2 INT_R_X41Y66/WR1END2 INT_R_X41Y66/WW2END1 INT_R_X41Y67/CTRL0 INT_R_X41Y67/CTRL1 INT_R_X41Y67/NN2BEG2 INT_R_X41Y67/WR1END2 INT_R_X41Y68/CTRL1 INT_R_X41Y68/ER1BEG2 INT_R_X41Y68/NN2A2 INT_R_X41Y68/SR1END2 INT_R_X41Y68/WW2END1 INT_R_X41Y69/EL1BEG1 INT_R_X41Y69/NN2END2 INT_R_X41Y69/SR1BEG2 INT_R_X43Y66/CTRL0 INT_R_X43Y66/NL1BEG1 INT_R_X43Y66/WL1BEG0 INT_R_X43Y66/WR1END2 INT_R_X43Y66/WW2BEG1 INT_R_X43Y67/CTRL1 INT_R_X43Y67/NL1END1 INT_R_X43Y67/WL1BEG0 INT_R_X43Y67/WR1BEG2 INT_R_X43Y67/WR1END2 INT_R_X43Y68/CTRL0 INT_R_X43Y68/CTRL1 INT_R_X43Y68/WR1END2 INT_R_X43Y68/WW2BEG1 INT_R_X43Y69/CTRL0 INT_R_X43Y69/CTRL1 INT_R_X43Y69/ER1END2 INT_R_X43Y69/NR1BEG2 INT_R_X43Y70/CTRL1 INT_R_X43Y70/EL1BEG1 INT_R_X43Y70/NR1END2 INT_R_X45Y59/BYP_ALT4 INT_R_X45Y59/BYP_BOUNCE4 INT_R_X45Y59/CTRL1 INT_R_X45Y59/SL1END1 INT_R_X45Y60/SL1BEG1 INT_R_X45Y60/SW2END1 INT_R_X45Y61/CTRL1 INT_R_X45Y61/SR1END2 INT_R_X45Y62/BYP_ALT2 INT_R_X45Y62/BYP_BOUNCE2 INT_R_X45Y62/CTRL0 INT_R_X45Y62/EL1BEG1 INT_R_X45Y62/FAN_ALT1 INT_R_X45Y62/FAN_BOUNCE1 INT_R_X45Y62/NW2END2 INT_R_X45Y62/SR1BEG2 INT_R_X45Y63/BYP_BOUNCE_N3_2 INT_R_X45Y63/CTRL1 INT_R_X45Y63/SR1END2 INT_R_X45Y64/BYP_ALT4 INT_R_X45Y64/BYP_BOUNCE4 INT_R_X45Y64/CTRL1 INT_R_X45Y64/NW2BEG2 INT_R_X45Y64/SR1BEG2 INT_R_X45Y64/SW2END1 INT_R_X45Y65/NW2A2 INT_R_X45Y66/NE2END2 INT_R_X45Y66/NR1BEG2 INT_R_X45Y67/CTRL0 INT_R_X45Y67/CTRL1 INT_R_X45Y67/NR1BEG2 INT_R_X45Y67/NR1END2 INT_R_X45Y68/CTRL0 INT_R_X45Y68/CTRL1 INT_R_X45Y68/EL1BEG1 INT_R_X45Y68/NR1BEG2 INT_R_X45Y68/NR1END2 INT_R_X45Y69/CTRL1 INT_R_X45Y69/EL1BEG1 INT_R_X45Y69/NR1END2 INT_R_X45Y70/CTRL1 INT_R_X45Y70/ER1END2 INT_R_X47Y60/CTRL1 INT_R_X47Y60/ER1END2 INT_R_X47Y61/SW6E1 INT_R_X47Y62/CTRL0 INT_R_X47Y62/ER1END2 INT_R_X47Y62/SW6D1 INT_R_X47Y63/NE2END1 INT_R_X47Y63/SW6C1 INT_R_X47Y63/WR1BEG2 INT_R_X47Y64/SW6B1 INT_R_X47Y65/EE2A1 INT_R_X47Y65/SW6A1 INT_R_X47Y69/CTRL1 INT_R_X47Y69/ER1END2 VBRK_X113Y63/VBRK_SW2A1 VBRK_X113Y65/VBRK_EL1BEG1 VBRK_X113Y65/VBRK_NW2A2 VBRK_X113Y67/VBRK_SW2A1 VBRK_X113Y71/VBRK_EL1BEG1 VBRK_X113Y72/VBRK_EL1BEG1 VBRK_X118Y68/VBRK_EE2A1 VBRK_X118Y68/VBRK_SW4A1 
pips: CLBLL_L_X42Y66/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X42Y67/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X42Y68/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X45Y59/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X45Y61/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X45Y62/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X45Y63/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X45Y64/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X45Y67/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X45Y67/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X45Y68/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X45Y68/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X45Y69/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X45Y70/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLM_L_X46Y59/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X46Y59/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X46Y61/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X46Y63/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X46Y65/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X46Y65/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_L_X46Y68/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X46Y70/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X46Y71/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X41Y66/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X41Y66/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X41Y67/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X41Y67/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X41Y68/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X43Y66/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X43Y67/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X43Y68/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X43Y68/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X43Y69/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X43Y69/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X43Y70/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X47Y60/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X47Y62/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X47Y69/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR INT_L_X42Y66/INT_L.ER1END2->>CTRL_L1 INT_L_X42Y66/INT_L.WL1END0->>WR1BEG2 INT_L_X42Y67/INT_L.WL1END0->>WR1BEG2 INT_L_X42Y67/INT_L.WR1END2->>CTRL_L1 INT_L_X42Y68/INT_L.ER1END2->>CTRL_L1 INT_L_X42Y69/INT_L.EL1END1->>ER1BEG2 INT_L_X44Y65/INT_L.NW2END2->>NE2BEG2 INT_L_X44Y65/INT_L.NW2END2->>NL1BEG1 INT_L_X44Y66/INT_L.NL1END1->>NR1BEG1 INT_L_X44Y66/INT_L.NL1END1->>WR1BEG2 INT_L_X44Y67/INT_L.NR1END1->>NR1BEG1 INT_L_X44Y67/INT_L.NR1END1->>WR1BEG2 INT_L_X44Y68/INT_L.NR1END1->>WR1BEG2 INT_L_X44Y70/INT_L.EL1END1->>ER1BEG2 INT_L_X46Y59/INT_L.SR1END2->>CTRL_L0 INT_L_X46Y59/INT_L.SR1END2->>CTRL_L1 INT_L_X46Y60/INT_L.SL1END1->>ER1BEG2 INT_L_X46Y60/INT_L.SL1END1->>SR1BEG2 INT_L_X46Y61/INT_L.SW6END1->>CTRL_L1 INT_L_X46Y61/INT_L.SW6END1->>NL1BEG1 INT_L_X46Y61/INT_L.SW6END1->>NW2BEG2 INT_L_X46Y61/INT_L.SW6END1->>SL1BEG1 INT_L_X46Y61/INT_L.SW6END1->>SW2BEG1 INT_L_X46Y62/INT_L.EL1END1->>ER1BEG2 INT_L_X46Y62/INT_L.NL1END1->>NE2BEG1 INT_L_X46Y63/INT_L.WR1END2->>CTRL_L0 INT_L_X46Y65/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X46Y65/INT_L.BYP_BOUNCE4->>CTRL_L1 INT_L_X46Y65/INT_L.LOGIC_OUTS_L9->>BYP_ALT4 INT_L_X46Y65/INT_L.LOGIC_OUTS_L9->>EE2BEG1 INT_L_X46Y65/INT_L.LOGIC_OUTS_L9->>SW2BEG1 INT_L_X46Y68/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X46Y68/INT_L.BYP_BOUNCE4->>CTRL_L1 INT_L_X46Y68/INT_L.EL1END1->>BYP_ALT4 INT_L_X46Y69/INT_L.EL1END1->>ER1BEG2 INT_L_X46Y69/INT_L.EL1END1->>NR1BEG1 INT_L_X46Y70/INT_L.GFAN0->>CTRL_L0 INT_L_X46Y70/INT_L.NR1END1->>GFAN0 INT_L_X46Y70/INT_L.NR1END1->>NR1BEG1 INT_L_X46Y71/INT_L.GFAN0->>CTRL_L1 INT_L_X46Y71/INT_L.NR1END1->>GFAN0 INT_L_X48Y65/INT_L.EE2END1->>SW6BEG1 INT_R_X41Y66/INT_R.WR1END2->>CTRL0 INT_R_X41Y66/INT_R.WR1END2->>CTRL1 INT_R_X41Y66/INT_R.WW2END1->>ER1BEG2 INT_R_X41Y67/INT_R.WR1END2->>CTRL0 INT_R_X41Y67/INT_R.WR1END2->>CTRL1 INT_R_X41Y67/INT_R.WR1END2->>NN2BEG2 INT_R_X41Y68/INT_R.SR1END2->>CTRL1 INT_R_X41Y68/INT_R.WW2END1->>ER1BEG2 INT_R_X41Y69/INT_R.NN2END2->>EL1BEG1 INT_R_X41Y69/INT_R.NN2END2->>SR1BEG2 INT_R_X43Y66/INT_R.WR1END2->>CTRL0 INT_R_X43Y66/INT_R.WR1END2->>NL1BEG1 INT_R_X43Y66/INT_R.WR1END2->>WL1BEG0 INT_R_X43Y66/INT_R.WR1END2->>WW2BEG1 INT_R_X43Y67/INT_R.NL1END1->>WR1BEG2 INT_R_X43Y67/INT_R.WR1END2->>CTRL1 INT_R_X43Y67/INT_R.WR1END2->>WL1BEG0 INT_R_X43Y68/INT_R.WR1END2->>CTRL0 INT_R_X43Y68/INT_R.WR1END2->>CTRL1 INT_R_X43Y68/INT_R.WR1END2->>WW2BEG1 INT_R_X43Y69/INT_R.ER1END2->>CTRL0 INT_R_X43Y69/INT_R.ER1END2->>CTRL1 INT_R_X43Y69/INT_R.ER1END2->>NR1BEG2 INT_R_X43Y70/INT_R.NR1END2->>CTRL1 INT_R_X43Y70/INT_R.NR1END2->>EL1BEG1 INT_R_X45Y59/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X45Y59/INT_R.BYP_BOUNCE4->>CTRL1 INT_R_X45Y59/INT_R.SL1END1->>BYP_ALT4 INT_R_X45Y60/INT_R.SW2END1->>SL1BEG1 INT_R_X45Y61/INT_R.SR1END2->>CTRL1 INT_R_X45Y62/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X45Y62/INT_R.BYP_BOUNCE2->>FAN_ALT1 INT_R_X45Y62/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X45Y62/INT_R.FAN_BOUNCE1->>CTRL0 INT_R_X45Y62/INT_R.NW2END2->>BYP_ALT2 INT_R_X45Y62/INT_R.NW2END2->>EL1BEG1 INT_R_X45Y62/INT_R.NW2END2->>SR1BEG2 INT_R_X45Y63/INT_R.SR1END2->>CTRL1 INT_R_X45Y64/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X45Y64/INT_R.BYP_BOUNCE4->>CTRL1 INT_R_X45Y64/INT_R.SW2END1->>BYP_ALT4 INT_R_X45Y64/INT_R.SW2END1->>NW2BEG2 INT_R_X45Y64/INT_R.SW2END1->>SR1BEG2 INT_R_X45Y66/INT_R.NE2END2->>NR1BEG2 INT_R_X45Y67/INT_R.NR1END2->>CTRL0 INT_R_X45Y67/INT_R.NR1END2->>CTRL1 INT_R_X45Y67/INT_R.NR1END2->>NR1BEG2 INT_R_X45Y68/INT_R.NR1END2->>CTRL0 INT_R_X45Y68/INT_R.NR1END2->>CTRL1 INT_R_X45Y68/INT_R.NR1END2->>EL1BEG1 INT_R_X45Y68/INT_R.NR1END2->>NR1BEG2 INT_R_X45Y69/INT_R.NR1END2->>CTRL1 INT_R_X45Y69/INT_R.NR1END2->>EL1BEG1 INT_R_X45Y70/INT_R.ER1END2->>CTRL1 INT_R_X47Y60/INT_R.ER1END2->>CTRL1 INT_R_X47Y62/INT_R.ER1END2->>CTRL0 INT_R_X47Y63/INT_R.NE2END1->>WR1BEG2 INT_R_X47Y69/INT_R.ER1END2->>CTRL1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 85, 

so_i_6_n_0 - 
wires: CLBLM_R_X41Y66/CLBLM_IMUX16 CLBLM_R_X41Y66/CLBLM_L_B3 CLBLM_R_X41Y67/CLBLM_LOGIC_OUTS8 CLBLM_R_X41Y67/CLBLM_L_A INT_R_X41Y66/IMUX16 INT_R_X41Y66/SL1END0 INT_R_X41Y67/LOGIC_OUTS8 INT_R_X41Y67/SL1BEG0 
pips: CLBLM_R_X41Y66/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X41Y67/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X41Y66/INT_R.SL1END0->>IMUX16 INT_R_X41Y67/INT_R.LOGIC_OUTS8->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_core/u_txfsm/txdata_reg_n_0_[3] - 
wires: CLBLM_R_X41Y67/CLBLM_IMUX20 CLBLM_R_X41Y67/CLBLM_IMUX3 CLBLM_R_X41Y67/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y67/CLBLM_L_A2 CLBLM_R_X41Y67/CLBLM_L_BQ CLBLM_R_X41Y67/CLBLM_L_C2 INT_L_X40Y66/ER1BEG2 INT_L_X40Y66/SW2END1 INT_R_X41Y66/ER1END2 INT_R_X41Y66/NR1BEG2 INT_R_X41Y66/SW2A1 INT_R_X41Y67/IMUX20 INT_R_X41Y67/IMUX3 INT_R_X41Y67/LOGIC_OUTS1 INT_R_X41Y67/NR1END2 INT_R_X41Y67/SW2BEG1 
pips: CLBLM_R_X41Y67/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X41Y67/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X41Y67/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X40Y66/INT_L.SW2END1->>ER1BEG2 INT_R_X41Y66/INT_R.ER1END2->>NR1BEG2 INT_R_X41Y67/INT_R.LOGIC_OUTS1->>IMUX3 INT_R_X41Y67/INT_R.LOGIC_OUTS1->>SW2BEG1 INT_R_X41Y67/INT_R.NR1END2->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_core/u_txfsm/txdata_reg_n_0_[2] - 
wires: CLBLM_R_X41Y67/CLBLM_IMUX10 CLBLM_R_X41Y67/CLBLM_IMUX34 CLBLM_R_X41Y67/CLBLM_LOGIC_OUTS5 CLBLM_R_X41Y67/CLBLM_L_A4 CLBLM_R_X41Y67/CLBLM_L_C6 CLBLM_R_X41Y67/CLBLM_M_BQ INT_R_X41Y67/IMUX10 INT_R_X41Y67/IMUX34 INT_R_X41Y67/LOGIC_OUTS5 
pips: CLBLM_R_X41Y67/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X41Y67/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X41Y67/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X41Y67/INT_R.LOGIC_OUTS5->>IMUX10 INT_R_X41Y67/INT_R.LOGIC_OUTS5->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_core/u_txfsm/txdata_reg_n_0_[1] - 
wires: CLBLM_R_X41Y67/CLBLM_IMUX30 CLBLM_R_X41Y67/CLBLM_IMUX5 CLBLM_R_X41Y67/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y67/CLBLM_L_A6 CLBLM_R_X41Y67/CLBLM_L_AQ CLBLM_R_X41Y67/CLBLM_L_C5 INT_R_X41Y67/IMUX30 INT_R_X41Y67/IMUX5 INT_R_X41Y67/LOGIC_OUTS0 INT_R_X41Y67/NL1BEG_N3 
pips: CLBLM_R_X41Y67/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X41Y67/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X41Y67/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X41Y67/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X41Y67/INT_R.NL1BEG_N3->>IMUX30 INT_R_X41Y67/INT_R.NL1BEG_N3->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_core/u_txfsm/txdata_reg_n_0_[0] - 
wires: CLBLM_R_X41Y67/CLBLM_IMUX23 CLBLM_R_X41Y67/CLBLM_IMUX9 CLBLM_R_X41Y67/CLBLM_LOGIC_OUTS4 CLBLM_R_X41Y67/CLBLM_L_A5 CLBLM_R_X41Y67/CLBLM_L_C3 CLBLM_R_X41Y67/CLBLM_M_AQ INT_L_X40Y67/EL1BEG3 INT_L_X40Y67/NW2END_S0_0 INT_L_X40Y68/EL1BEG_N3 INT_L_X40Y68/NW2END0 INT_R_X41Y67/EL1END3 INT_R_X41Y67/IMUX23 INT_R_X41Y67/IMUX9 INT_R_X41Y67/LOGIC_OUTS4 INT_R_X41Y67/NW2BEG0 INT_R_X41Y68/NW2A0 
pips: CLBLM_R_X41Y67/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X41Y67/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X41Y67/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X40Y68/INT_L.NW2END0->>EL1BEG_N3 INT_R_X41Y67/INT_R.EL1END3->>IMUX23 INT_R_X41Y67/INT_R.LOGIC_OUTS4->>IMUX9 INT_R_X41Y67/INT_R.LOGIC_OUTS4->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

so_i_7_n_0 - 
wires: CLBLM_R_X41Y66/CLBLM_IMUX13 CLBLM_R_X41Y66/CLBLM_LOGIC_OUTS10 CLBLM_R_X41Y66/CLBLM_L_B6 CLBLM_R_X41Y66/CLBLM_L_C INT_R_X41Y66/IMUX13 INT_R_X41Y66/LOGIC_OUTS10 
pips: CLBLM_R_X41Y66/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X41Y66/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X41Y66/INT_R.LOGIC_OUTS10->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_core/u_txfsm/txdata_reg_n_0_[6] - 
wires: CLBLL_L_X42Y66/CLBLL_WL1END1 CLBLL_L_X42Y67/CLBLL_EL1BEG2 CLBLL_L_X42Y67/CLBLL_IMUX27 CLBLL_L_X42Y67/CLBLL_LL_B4 CLBLM_R_X41Y66/CLBLM_IMUX34 CLBLM_R_X41Y66/CLBLM_L_C6 CLBLM_R_X41Y66/CLBLM_WL1END1 CLBLM_R_X41Y67/CLBLM_EL1BEG2 CLBLM_R_X41Y67/CLBLM_LOGIC_OUTS3 CLBLM_R_X41Y67/CLBLM_L_DQ INT_L_X42Y66/SL1END2 INT_L_X42Y66/WL1BEG1 INT_L_X42Y67/EL1END2 INT_L_X42Y67/IMUX_L27 INT_L_X42Y67/SL1BEG2 INT_R_X41Y66/IMUX34 INT_R_X41Y66/WL1END1 INT_R_X41Y67/EL1BEG2 INT_R_X41Y67/LOGIC_OUTS3 
pips: CLBLL_L_X42Y67/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_R_X41Y66/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X41Y67/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X42Y66/INT_L.SL1END2->>WL1BEG1 INT_L_X42Y67/INT_L.EL1END2->>IMUX_L27 INT_L_X42Y67/INT_L.EL1END2->>SL1BEG2 INT_R_X41Y66/INT_R.WL1END1->>IMUX34 INT_R_X41Y67/INT_R.LOGIC_OUTS3->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_core/u_txfsm/txdata_reg_n_0_[5] - 
wires: CLBLL_L_X42Y67/CLBLL_EL1BEG1 CLBLL_L_X42Y67/CLBLL_IMUX18 CLBLL_L_X42Y67/CLBLL_LL_B2 CLBLM_R_X41Y66/CLBLM_IMUX30 CLBLM_R_X41Y66/CLBLM_L_C5 CLBLM_R_X41Y67/CLBLM_EL1BEG1 CLBLM_R_X41Y67/CLBLM_LOGIC_OUTS2 CLBLM_R_X41Y67/CLBLM_L_CQ INT_L_X40Y66/ER1BEG3 INT_L_X40Y66/SW2END2 INT_L_X42Y67/EL1END1 INT_L_X42Y67/IMUX_L18 INT_R_X41Y66/ER1END3 INT_R_X41Y66/IMUX30 INT_R_X41Y66/SW2A2 INT_R_X41Y67/EL1BEG1 INT_R_X41Y67/ER1END_N3_3 INT_R_X41Y67/LOGIC_OUTS2 INT_R_X41Y67/SW2BEG2 
pips: CLBLL_L_X42Y67/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_R_X41Y66/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X41Y67/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X40Y66/INT_L.SW2END2->>ER1BEG3 INT_L_X42Y67/INT_L.EL1END1->>IMUX_L18 INT_R_X41Y66/INT_R.ER1END3->>IMUX30 INT_R_X41Y67/INT_R.LOGIC_OUTS2->>EL1BEG1 INT_R_X41Y67/INT_R.LOGIC_OUTS2->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_core/u_txfsm/txdata_reg_n_0_[4] - 
wires: CLBLL_L_X42Y67/CLBLL_ER1BEG0 CLBLL_L_X42Y67/CLBLL_IMUX24 CLBLL_L_X42Y67/CLBLL_LL_B5 CLBLM_R_X41Y66/CLBLM_IMUX23 CLBLM_R_X41Y66/CLBLM_L_C3 CLBLM_R_X41Y67/CLBLM_ER1BEG0 CLBLM_R_X41Y67/CLBLM_LOGIC_OUTS6 CLBLM_R_X41Y67/CLBLM_M_CQ INT_L_X42Y67/ER1END0 INT_L_X42Y67/IMUX_L24 INT_R_X41Y66/ER1BEG_S0 INT_R_X41Y66/IMUX23 INT_R_X41Y66/SR1END3 INT_R_X41Y67/ER1BEG0 INT_R_X41Y67/LOGIC_OUTS6 INT_R_X41Y67/SR1BEG3 INT_R_X41Y67/SR1END_N3_3 
pips: CLBLL_L_X42Y67/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLM_R_X41Y66/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X41Y67/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X42Y67/INT_L.ER1END0->>IMUX_L24 INT_R_X41Y66/INT_R.SR1END3->>ER1BEG_S0 INT_R_X41Y66/INT_R.SR1END3->>IMUX23 INT_R_X41Y67/INT_R.LOGIC_OUTS6->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

so_i_8_n_0 - 
wires: CLBLL_L_X42Y67/CLBLL_LL_B CLBLL_L_X42Y67/CLBLL_LOGIC_OUTS13 CLBLL_L_X42Y67/CLBLL_WW2A1 CLBLM_R_X41Y67/CLBLM_IMUX21 CLBLM_R_X41Y67/CLBLM_L_C4 CLBLM_R_X41Y67/CLBLM_WW2A1 INT_L_X40Y67/ER1BEG2 INT_L_X40Y67/WW2END1 INT_L_X42Y67/LOGIC_OUTS_L13 INT_L_X42Y67/WW2BEG1 INT_R_X41Y67/ER1END2 INT_R_X41Y67/IMUX21 INT_R_X41Y67/WW2A1 
pips: CLBLL_L_X42Y67/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_R_X41Y67/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 INT_L_X40Y67/INT_L.WW2END1->>ER1BEG2 INT_L_X42Y67/INT_L.LOGIC_OUTS_L13->>WW2BEG1 INT_R_X41Y67/INT_R.ER1END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

so_reg[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

so_reg[0]_i_2_n_0 - 
wires: CLBLM_L_X46Y59/CLBLM_LOGIC_OUTS11 CLBLM_L_X46Y59/CLBLM_L_D CLBLM_L_X46Y62/CLBLM_IMUX19 CLBLM_L_X46Y62/CLBLM_L_B2 INT_L_X46Y59/LOGIC_OUTS_L11 INT_L_X46Y59/NN2BEG3 INT_L_X46Y60/NN2A3 INT_L_X46Y61/NL1BEG2 INT_L_X46Y61/NN2END3 INT_L_X46Y62/IMUX_L19 INT_L_X46Y62/NL1END2 
pips: CLBLM_L_X46Y59/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_L_X46Y62/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X46Y59/INT_L.LOGIC_OUTS_L11->>NN2BEG3 INT_L_X46Y61/INT_L.NN2END3->>NL1BEG2 INT_L_X46Y62/INT_L.NL1END2->>IMUX_L19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

so_reg[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

so_reg[1]_i_2_n_0 - 
wires: CLBLM_L_X46Y62/CLBLM_IMUX30 CLBLM_L_X46Y62/CLBLM_L_C5 CLBLM_L_X46Y63/CLBLM_LOGIC_OUTS19 CLBLM_L_X46Y63/CLBLM_L_D CLBLM_L_X46Y63/CLBLM_L_DMUX INT_L_X46Y62/IMUX_L30 INT_L_X46Y62/SR1END2 INT_L_X46Y63/LOGIC_OUTS_L19 INT_L_X46Y63/SR1BEG2 
pips: CLBLM_L_X46Y62/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X46Y63/CLBLM_L.CLBLM_L_D->>CLBLM_L_DMUX CLBLM_L_X46Y63/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X46Y62/INT_L.SR1END2->>IMUX_L30 INT_L_X46Y63/INT_L.LOGIC_OUTS_L19->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

so_reg[7]_i_4_n_0 - 
wires: CLBLL_R_X45Y58/CLBLL_WL1END3 CLBLL_R_X45Y59/CLBLL_IMUX0 CLBLL_R_X45Y59/CLBLL_L_A3 CLBLL_R_X45Y59/CLBLL_NW4A1 CLBLL_R_X45Y63/CLBLL_IMUX26 CLBLL_R_X45Y63/CLBLL_IMUX34 CLBLL_R_X45Y63/CLBLL_IMUX42 CLBLL_R_X45Y63/CLBLL_IMUX9 CLBLL_R_X45Y63/CLBLL_L_A5 CLBLL_R_X45Y63/CLBLL_L_B4 CLBLL_R_X45Y63/CLBLL_L_C6 CLBLL_R_X45Y63/CLBLL_L_D6 CLBLM_L_X46Y58/CLBLM_WL1END3 CLBLM_L_X46Y59/CLBLM_NW4A1 CLBLM_L_X46Y61/CLBLM_LOGIC_OUTS8 CLBLM_L_X46Y61/CLBLM_L_A CLBLM_L_X46Y62/CLBLM_IMUX0 CLBLM_L_X46Y62/CLBLM_IMUX33 CLBLM_L_X46Y62/CLBLM_L_A3 CLBLM_L_X46Y62/CLBLM_L_C1 INT_L_X44Y63/EL1BEG0 INT_L_X44Y63/NW6END1 INT_L_X46Y58/WL1BEG3 INT_L_X46Y59/NW6BEG1 INT_L_X46Y59/SS2END0 INT_L_X46Y59/WL1BEG_N3 INT_L_X46Y60/SS2A0 INT_L_X46Y61/LOGIC_OUTS_L8 INT_L_X46Y61/NR1BEG0 INT_L_X46Y61/SS2BEG0 INT_L_X46Y62/IMUX_L0 INT_L_X46Y62/IMUX_L33 INT_L_X46Y62/NR1END0 INT_R_X45Y58/WL1END3 INT_R_X45Y59/IMUX0 INT_R_X45Y59/NW6A1 INT_R_X45Y59/WL1END_N1_3 INT_R_X45Y60/NW6B1 INT_R_X45Y61/NW6C1 INT_R_X45Y62/EL1END_S3_0 INT_R_X45Y62/NW6D1 INT_R_X45Y63/BYP_ALT0 INT_R_X45Y63/BYP_BOUNCE0 INT_R_X45Y63/EL1END0 INT_R_X45Y63/IMUX26 INT_R_X45Y63/IMUX34 INT_R_X45Y63/IMUX42 INT_R_X45Y63/IMUX9 INT_R_X45Y63/NW6E1 VBRK_X113Y61/VBRK_WL1END3 VBRK_X113Y62/VBRK_NW4A1 
pips: CLBLL_R_X45Y59/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X45Y63/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X45Y63/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X45Y63/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X45Y63/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_L_X46Y61/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_L_X46Y62/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X46Y62/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X44Y63/INT_L.NW6END1->>EL1BEG0 INT_L_X46Y59/INT_L.SS2END0->>NW6BEG1 INT_L_X46Y59/INT_L.SS2END0->>WL1BEG_N3 INT_L_X46Y61/INT_L.LOGIC_OUTS_L8->>NR1BEG0 INT_L_X46Y61/INT_L.LOGIC_OUTS_L8->>SS2BEG0 INT_L_X46Y62/INT_L.NR1END0->>IMUX_L0 INT_L_X46Y62/INT_L.NR1END0->>IMUX_L33 INT_R_X45Y59/INT_R.WL1END_N1_3->>IMUX0 INT_R_X45Y63/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X45Y63/INT_R.BYP_BOUNCE0->>IMUX26 INT_R_X45Y63/INT_R.BYP_BOUNCE0->>IMUX34 INT_R_X45Y63/INT_R.BYP_BOUNCE0->>IMUX42 INT_R_X45Y63/INT_R.EL1END0->>BYP_ALT0 INT_R_X45Y63/INT_R.EL1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u_spi/u_spi_if/so_reg_reg_n_0_[0] - 
wires: CLBLM_L_X46Y62/CLBLM_IMUX21 CLBLM_L_X46Y62/CLBLM_LOGIC_OUTS1 CLBLM_L_X46Y62/CLBLM_L_BQ CLBLM_L_X46Y62/CLBLM_L_C4 INT_L_X46Y62/BYP_ALT5 INT_L_X46Y62/BYP_BOUNCE5 INT_L_X46Y62/IMUX_L21 INT_L_X46Y62/LOGIC_OUTS_L1 
pips: CLBLM_L_X46Y62/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X46Y62/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X46Y62/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X46Y62/INT_L.BYP_BOUNCE5->>IMUX_L21 INT_L_X46Y62/INT_L.LOGIC_OUTS_L1->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

so_reg[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

so_reg[2]_i_2_n_0 - 
wires: CLBLL_R_X45Y59/CLBLL_LOGIC_OUTS9 CLBLL_R_X45Y59/CLBLL_L_B CLBLL_R_X45Y60/CLBLL_NE2A1 CLBLM_L_X46Y60/CLBLM_NE2A1 CLBLM_L_X46Y62/CLBLM_IMUX10 CLBLM_L_X46Y62/CLBLM_L_A4 INT_L_X46Y60/NE2END1 INT_L_X46Y60/NN2BEG1 INT_L_X46Y61/NN2A1 INT_L_X46Y62/IMUX_L10 INT_L_X46Y62/NN2END1 INT_R_X45Y59/LOGIC_OUTS9 INT_R_X45Y59/NE2BEG1 INT_R_X45Y60/NE2A1 VBRK_X113Y63/VBRK_NE2A1 
pips: CLBLL_R_X45Y59/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_L_X46Y62/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X46Y60/INT_L.NE2END1->>NN2BEG1 INT_L_X46Y62/INT_L.NN2END1->>IMUX_L10 INT_R_X45Y59/INT_R.LOGIC_OUTS9->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_spi/u_spi_if/so_reg_reg_n_0_[1] - 
wires: CLBLM_L_X46Y62/CLBLM_IMUX6 CLBLM_L_X46Y62/CLBLM_LOGIC_OUTS2 CLBLM_L_X46Y62/CLBLM_L_A1 CLBLM_L_X46Y62/CLBLM_L_CQ INT_L_X46Y62/BYP_ALT2 INT_L_X46Y62/BYP_BOUNCE2 INT_L_X46Y62/IMUX_L6 INT_L_X46Y62/LOGIC_OUTS_L2 INT_L_X46Y63/BYP_BOUNCE_N3_2 
pips: CLBLM_L_X46Y62/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X46Y62/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X46Y62/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X46Y62/INT_L.BYP_BOUNCE2->>IMUX_L6 INT_L_X46Y62/INT_L.LOGIC_OUTS_L2->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

so_reg[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

so_reg[3]_i_2_n_0 - 
wires: CLBLL_R_X45Y63/CLBLL_IMUX6 CLBLL_R_X45Y63/CLBLL_L_A1 CLBLL_R_X45Y64/CLBLL_LOGIC_OUTS11 CLBLL_R_X45Y64/CLBLL_L_D INT_R_X45Y63/IMUX6 INT_R_X45Y63/SL1END3 INT_R_X45Y64/LOGIC_OUTS11 INT_R_X45Y64/SL1BEG3 
pips: CLBLL_R_X45Y63/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X45Y64/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_R_X45Y63/INT_R.SL1END3->>IMUX6 INT_R_X45Y64/INT_R.LOGIC_OUTS11->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_spi/u_spi_if/so_reg_reg_n_0_[2] - 
wires: CLBLL_R_X45Y63/CLBLL_IMUX0 CLBLL_R_X45Y63/CLBLL_L_A3 CLBLL_R_X45Y63/CLBLL_NW2A0 CLBLM_L_X46Y62/CLBLM_LOGIC_OUTS0 CLBLM_L_X46Y62/CLBLM_L_AQ CLBLM_L_X46Y63/CLBLM_NW2A0 INT_L_X46Y62/LOGIC_OUTS_L0 INT_L_X46Y62/NW2BEG0 INT_L_X46Y63/NW2A0 INT_R_X45Y62/NW2END_S0_0 INT_R_X45Y63/IMUX0 INT_R_X45Y63/NW2END0 VBRK_X113Y66/VBRK_NW2A0 
pips: CLBLL_R_X45Y63/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLM_L_X46Y62/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X46Y62/INT_L.LOGIC_OUTS_L0->>NW2BEG0 INT_R_X45Y63/INT_R.NW2END0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

so_reg[4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

so_reg[4]_i_2_n_0 - 
wires: CLBLL_R_X45Y59/CLBLL_IMUX9 CLBLL_R_X45Y59/CLBLL_LOGIC_OUTS18 CLBLL_R_X45Y59/CLBLL_L_A5 CLBLL_R_X45Y59/CLBLL_L_C CLBLL_R_X45Y59/CLBLL_L_CMUX INT_R_X45Y59/IMUX9 INT_R_X45Y59/LOGIC_OUTS18 
pips: CLBLL_R_X45Y59/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X45Y59/CLBLL_R.CLBLL_L_C->>CLBLL_L_CMUX CLBLL_R_X45Y59/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_R_X45Y59/INT_R.LOGIC_OUTS18->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_spi/u_spi_if/so_reg_reg_n_0_[3] - 
wires: CLBLL_R_X45Y59/CLBLL_IMUX10 CLBLL_R_X45Y59/CLBLL_L_A4 CLBLL_R_X45Y63/CLBLL_LOGIC_OUTS0 CLBLL_R_X45Y63/CLBLL_L_AQ INT_R_X45Y59/IMUX10 INT_R_X45Y59/SS2END0 INT_R_X45Y60/SS2A0 INT_R_X45Y61/SS2BEG0 INT_R_X45Y61/SS2END0 INT_R_X45Y62/SS2A0 INT_R_X45Y63/LOGIC_OUTS0 INT_R_X45Y63/SS2BEG0 
pips: CLBLL_R_X45Y59/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X45Y63/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_R_X45Y59/INT_R.SS2END0->>IMUX10 INT_R_X45Y61/INT_R.SS2END0->>SS2BEG0 INT_R_X45Y63/INT_R.LOGIC_OUTS0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

so_reg[5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

so_reg[5]_i_2_n_0 - 
wires: CLBLL_R_X45Y63/CLBLL_IMUX14 CLBLL_R_X45Y63/CLBLL_L_B1 CLBLL_R_X45Y63/CLBLL_WL1END2 CLBLM_L_X46Y63/CLBLM_LOGIC_OUTS15 CLBLM_L_X46Y63/CLBLM_M_D CLBLM_L_X46Y63/CLBLM_WL1END2 INT_L_X46Y63/LOGIC_OUTS_L15 INT_L_X46Y63/WL1BEG2 INT_R_X45Y63/IMUX14 INT_R_X45Y63/WL1END2 VBRK_X113Y66/VBRK_WL1END2 
pips: CLBLL_R_X45Y63/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLM_L_X46Y63/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X46Y63/INT_L.LOGIC_OUTS_L15->>WL1BEG2 INT_R_X45Y63/INT_R.WL1END2->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_spi/u_spi_if/so_reg_reg_n_0_[4] - 
wires: CLBLL_R_X45Y59/CLBLL_LOGIC_OUTS0 CLBLL_R_X45Y59/CLBLL_L_AQ CLBLL_R_X45Y63/CLBLL_IMUX16 CLBLL_R_X45Y63/CLBLL_L_B3 INT_R_X45Y59/LOGIC_OUTS0 INT_R_X45Y59/NN2BEG0 INT_R_X45Y60/NN2A0 INT_R_X45Y60/NN2END_S2_0 INT_R_X45Y61/NN2BEG0 INT_R_X45Y61/NN2END0 INT_R_X45Y62/NN2A0 INT_R_X45Y62/NN2END_S2_0 INT_R_X45Y63/IMUX16 INT_R_X45Y63/NN2END0 
pips: CLBLL_R_X45Y59/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X45Y63/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 INT_R_X45Y59/INT_R.LOGIC_OUTS0->>NN2BEG0 INT_R_X45Y61/INT_R.NN2END0->>NN2BEG0 INT_R_X45Y63/INT_R.NN2END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

so_reg[6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

so_reg[6]_i_2_n_0 - 
wires: CLBLL_R_X45Y63/CLBLL_IMUX23 CLBLL_R_X45Y63/CLBLL_L_C3 CLBLL_R_X45Y64/CLBLL_NW4END3 CLBLM_L_X46Y64/CLBLM_NW4END3 CLBLM_R_X47Y60/CLBLM_LOGIC_OUTS15 CLBLM_R_X47Y60/CLBLM_M_D INT_L_X44Y63/ER1BEG3 INT_L_X44Y63/SW2END2 INT_L_X46Y60/NW6A3 INT_L_X46Y61/NW6B3 INT_L_X46Y62/NW6C3 INT_L_X46Y63/NW6D3 INT_L_X46Y64/NW6E3 INT_R_X45Y63/ER1END3 INT_R_X45Y63/IMUX23 INT_R_X45Y63/SW2A2 INT_R_X45Y64/ER1END_N3_3 INT_R_X45Y64/NW6END3 INT_R_X45Y64/SW2BEG2 INT_R_X47Y60/LOGIC_OUTS15 INT_R_X47Y60/NW6BEG3 VBRK_X113Y67/VBRK_NW4END3 
pips: CLBLL_R_X45Y63/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLM_R_X47Y60/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X44Y63/INT_L.SW2END2->>ER1BEG3 INT_R_X45Y63/INT_R.ER1END3->>IMUX23 INT_R_X45Y64/INT_R.NW6END3->>SW2BEG2 INT_R_X47Y60/INT_R.LOGIC_OUTS15->>NW6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_spi/u_spi_if/so_reg_reg_n_0_[5] - 
wires: CLBLL_R_X45Y63/CLBLL_IMUX21 CLBLL_R_X45Y63/CLBLL_LOGIC_OUTS1 CLBLL_R_X45Y63/CLBLL_L_BQ CLBLL_R_X45Y63/CLBLL_L_C4 INT_R_X45Y63/BYP_ALT5 INT_R_X45Y63/BYP_BOUNCE5 INT_R_X45Y63/IMUX21 INT_R_X45Y63/LOGIC_OUTS1 
pips: CLBLL_R_X45Y63/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X45Y63/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_R_X45Y63/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X45Y63/INT_R.BYP_BOUNCE5->>IMUX21 INT_R_X45Y63/INT_R.LOGIC_OUTS1->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

so_reg[7]_i_1_n_0 - 
wires: CLBLL_R_X45Y59/CLBLL_FAN6 CLBLL_R_X45Y59/CLBLL_L_CE CLBLL_R_X45Y63/CLBLL_FAN6 CLBLL_R_X45Y63/CLBLL_L_CE CLBLL_R_X45Y63/CLBLL_WR1END1 CLBLM_L_X46Y62/CLBLM_FAN6 CLBLM_L_X46Y62/CLBLM_L_CE CLBLM_L_X46Y63/CLBLM_LOGIC_OUTS12 CLBLM_L_X46Y63/CLBLM_M_A CLBLM_L_X46Y63/CLBLM_WR1END1 INT_L_X46Y62/FAN_ALT6 INT_L_X46Y62/FAN_L6 INT_L_X46Y62/SR1END1 INT_L_X46Y63/LOGIC_OUTS_L12 INT_L_X46Y63/SR1BEG1 INT_L_X46Y63/WR1BEG1 INT_R_X45Y59/FAN6 INT_R_X45Y59/FAN_ALT6 INT_R_X45Y59/SS2END1 INT_R_X45Y60/SS2A1 INT_R_X45Y61/SL1END1 INT_R_X45Y61/SS2BEG1 INT_R_X45Y62/SL1BEG1 INT_R_X45Y62/SR1END1 INT_R_X45Y63/FAN6 INT_R_X45Y63/FAN_ALT6 INT_R_X45Y63/SR1BEG1 INT_R_X45Y63/WR1END1 VBRK_X113Y66/VBRK_WR1END1 
pips: CLBLL_R_X45Y59/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X45Y63/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLM_L_X46Y62/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X46Y63/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X46Y62/INT_L.FAN_ALT6->>FAN_L6 INT_L_X46Y62/INT_L.SR1END1->>FAN_ALT6 INT_L_X46Y63/INT_L.LOGIC_OUTS_L12->>SR1BEG1 INT_L_X46Y63/INT_L.LOGIC_OUTS_L12->>WR1BEG1 INT_R_X45Y59/INT_R.FAN_ALT6->>FAN6 INT_R_X45Y59/INT_R.SS2END1->>FAN_ALT6 INT_R_X45Y61/INT_R.SL1END1->>SS2BEG1 INT_R_X45Y62/INT_R.SR1END1->>SL1BEG1 INT_R_X45Y63/INT_R.FAN_ALT6->>FAN6 INT_R_X45Y63/INT_R.WR1END1->>FAN_ALT6 INT_R_X45Y63/INT_R.WR1END1->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

so_reg[7]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

so_reg[7]_i_3_n_0 - 
wires: CLBLL_R_X45Y63/CLBLL_IMUX41 CLBLL_R_X45Y63/CLBLL_L_D1 CLBLL_R_X45Y64/CLBLL_LL_C CLBLL_R_X45Y64/CLBLL_LL_CMUX CLBLL_R_X45Y64/CLBLL_LOGIC_OUTS22 INT_R_X45Y63/IMUX41 INT_R_X45Y63/SL1END0 INT_R_X45Y64/LOGIC_OUTS22 INT_R_X45Y64/SL1BEG0 
pips: CLBLL_R_X45Y63/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X45Y64/CLBLL_R.CLBLL_LL_C->>CLBLL_LL_CMUX CLBLL_R_X45Y64/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_R_X45Y63/INT_R.SL1END0->>IMUX41 INT_R_X45Y64/INT_R.LOGIC_OUTS22->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_spi/u_spi_if/so_reg_reg_n_0_[6] - 
wires: CLBLL_R_X45Y63/CLBLL_IMUX36 CLBLL_R_X45Y63/CLBLL_LOGIC_OUTS2 CLBLL_R_X45Y63/CLBLL_L_CQ CLBLL_R_X45Y63/CLBLL_L_D2 INT_R_X45Y63/IMUX36 INT_R_X45Y63/LOGIC_OUTS2 
pips: CLBLL_R_X45Y63/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X45Y63/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_R_X45Y63/INT_R.LOGIC_OUTS2->>IMUX36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tx_data[6]_i_1_n_0 - 
wires: CLBLL_L_X42Y65/CLBLL_LL_D CLBLL_L_X42Y65/CLBLL_LL_DMUX CLBLL_L_X42Y65/CLBLL_LOGIC_OUTS23 CLBLL_L_X42Y65/CLBLL_WR1END2 CLBLM_R_X41Y65/CLBLM_FAN7 CLBLM_R_X41Y65/CLBLM_M_CE CLBLM_R_X41Y65/CLBLM_WR1END2 INT_L_X42Y65/LOGIC_OUTS_L23 INT_L_X42Y65/WR1BEG2 INT_R_X41Y65/FAN7 INT_R_X41Y65/FAN_ALT7 INT_R_X41Y65/WR1END2 
pips: CLBLL_L_X42Y65/CLBLL_L.CLBLL_LL_D->>CLBLL_LL_DMUX CLBLL_L_X42Y65/CLBLL_L.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLM_R_X41Y65/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X42Y65/INT_L.LOGIC_OUTS_L23->>WR1BEG2 INT_R_X41Y65/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y65/INT_R.WR1END2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

tx_data_avail_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tx_data_avail_i_2_n_0 - 
wires: CLBLL_L_X42Y65/CLBLL_LL_AMUX CLBLL_L_X42Y65/CLBLL_LOGIC_OUTS20 CLBLL_L_X42Y66/CLBLL_IMUX28 CLBLL_L_X42Y66/CLBLL_LL_C4 INT_L_X42Y65/LOGIC_OUTS_L20 INT_L_X42Y65/NR1BEG2 INT_L_X42Y66/IMUX_L28 INT_L_X42Y66/NR1END2 
pips: CLBLL_L_X42Y65/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_L_X42Y66/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 INT_L_X42Y65/INT_L.LOGIC_OUTS_L20->>NR1BEG2 INT_L_X42Y66/INT_L.NR1END2->>IMUX_L28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

txdata[6]_i_1_n_0 - 
wires: CLBLM_R_X41Y67/CLBLM_FAN6 CLBLM_R_X41Y67/CLBLM_FAN7 CLBLM_R_X41Y67/CLBLM_LOGIC_OUTS9 CLBLM_R_X41Y67/CLBLM_L_B CLBLM_R_X41Y67/CLBLM_L_CE CLBLM_R_X41Y67/CLBLM_M_CE INT_R_X41Y67/FAN6 INT_R_X41Y67/FAN7 INT_R_X41Y67/FAN_ALT3 INT_R_X41Y67/FAN_ALT6 INT_R_X41Y67/FAN_ALT7 INT_R_X41Y67/FAN_BOUNCE3 INT_R_X41Y67/FAN_BOUNCE7 INT_R_X41Y67/LOGIC_OUTS9 INT_R_X41Y67/NL1BEG0 INT_R_X41Y67/NL1END_S3_0 INT_R_X41Y68/NL1END0 
pips: CLBLM_R_X41Y67/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X41Y67/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X41Y67/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X41Y67/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X41Y67/INT_R.FAN_ALT6->>FAN6 INT_R_X41Y67/INT_R.FAN_ALT7->>FAN7 INT_R_X41Y67/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X41Y67/INT_R.FAN_BOUNCE3->>FAN_ALT7 INT_R_X41Y67/INT_R.FAN_BOUNCE7->>FAN_ALT6 INT_R_X41Y67/INT_R.LOGIC_OUTS9->>NL1BEG0 INT_R_X41Y67/INT_R.NL1END_S3_0->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

u_core/u_rxfsm/cnt[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_core/u_rxfsm/cnt[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_core/u_rxfsm/cnt[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_core/u_rxfsm/error_ind[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_core/u_rxfsm/error_ind[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_core/u_rxfsm/fifo_data[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_core/u_rxfsm/fifo_data[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_core/u_rxfsm/fifo_data[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_core/u_rxfsm/fifo_data[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_core/u_rxfsm/fifo_data[4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_core/u_rxfsm/fifo_data[5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_core/u_rxfsm/fifo_data[6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_core/u_rxfsm/fifo_data[7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

si_d - 
wires: CLBLL_R_X45Y69/CLBLL_BYP1 CLBLL_R_X45Y69/CLBLL_LL_AX CLBLL_R_X45Y69/CLBLL_LL_CQ CLBLL_R_X45Y69/CLBLL_LOGIC_OUTS6 INT_R_X45Y69/BYP1 INT_R_X45Y69/BYP_ALT1 INT_R_X45Y69/FAN_ALT5 INT_R_X45Y69/FAN_BOUNCE5 INT_R_X45Y69/LOGIC_OUTS6 
pips: CLBLL_R_X45Y69/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X45Y69/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_R_X45Y69/INT_R.BYP_ALT1->>BYP1 INT_R_X45Y69/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X45Y69/INT_R.FAN_BOUNCE5->>BYP_ALT1 INT_R_X45Y69/INT_R.LOGIC_OUTS6->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_core/u_txfsm/cnt[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_core/u_txfsm/cnt[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_core/u_txfsm/cnt[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_core/u_txfsm/so_i_5_n_0 - 
wires: CLBLM_R_X41Y66/CLBLM_IMUX19 CLBLM_R_X41Y66/CLBLM_L_B2 CLBLM_R_X41Y67/CLBLM_LOGIC_OUTS10 CLBLM_R_X41Y67/CLBLM_L_C INT_R_X41Y66/FAN_ALT5 INT_R_X41Y66/FAN_BOUNCE5 INT_R_X41Y66/IMUX19 INT_R_X41Y66/SL1END2 INT_R_X41Y67/LOGIC_OUTS10 INT_R_X41Y67/SL1BEG2 
pips: CLBLM_R_X41Y66/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X41Y67/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X41Y66/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X41Y66/INT_R.FAN_BOUNCE5->>IMUX19 INT_R_X41Y66/INT_R.SL1END2->>FAN_ALT5 INT_R_X41Y67/INT_R.LOGIC_OUTS10->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tx_data[0] - 
wires: CLBLL_L_X42Y66/CLBLL_NE2A0 CLBLL_L_X42Y67/CLBLL_WR1END1 CLBLM_R_X41Y65/CLBLM_LOGIC_OUTS4 CLBLM_R_X41Y65/CLBLM_M_AQ CLBLM_R_X41Y66/CLBLM_NE2A0 CLBLM_R_X41Y67/CLBLM_BYP1 CLBLM_R_X41Y67/CLBLM_M_AX CLBLM_R_X41Y67/CLBLM_WR1END1 INT_L_X42Y65/NE2END_S3_0 INT_L_X42Y66/NE2END0 INT_L_X42Y66/NR1BEG0 INT_L_X42Y67/NR1END0 INT_L_X42Y67/WR1BEG1 INT_R_X41Y65/LOGIC_OUTS4 INT_R_X41Y65/NE2BEG0 INT_R_X41Y66/NE2A0 INT_R_X41Y67/BYP1 INT_R_X41Y67/BYP_ALT1 INT_R_X41Y67/WR1END1 
pips: CLBLM_R_X41Y65/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X41Y67/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX INT_L_X42Y66/INT_L.NE2END0->>NR1BEG0 INT_L_X42Y67/INT_L.NR1END0->>WR1BEG1 INT_R_X41Y65/INT_R.LOGIC_OUTS4->>NE2BEG0 INT_R_X41Y67/INT_R.BYP_ALT1->>BYP1 INT_R_X41Y67/INT_R.WR1END1->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tx_data[1] - 
wires: CLBLM_R_X41Y65/CLBLM_LOGIC_OUTS5 CLBLM_R_X41Y65/CLBLM_M_BQ CLBLM_R_X41Y67/CLBLM_BYP0 CLBLM_R_X41Y67/CLBLM_L_AX INT_R_X41Y65/LOGIC_OUTS5 INT_R_X41Y65/NR1BEG1 INT_R_X41Y66/NL1BEG0 INT_R_X41Y66/NL1END_S3_0 INT_R_X41Y66/NR1END1 INT_R_X41Y67/BYP0 INT_R_X41Y67/BYP_ALT0 INT_R_X41Y67/NL1END0 
pips: CLBLM_R_X41Y65/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X41Y67/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX INT_R_X41Y65/INT_R.LOGIC_OUTS5->>NR1BEG1 INT_R_X41Y66/INT_R.NR1END1->>NL1BEG0 INT_R_X41Y67/INT_R.BYP_ALT0->>BYP0 INT_R_X41Y67/INT_R.NL1END0->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tx_data[2] - 
wires: CLBLM_R_X41Y65/CLBLM_LOGIC_OUTS6 CLBLM_R_X41Y65/CLBLM_M_CQ CLBLM_R_X41Y67/CLBLM_BYP4 CLBLM_R_X41Y67/CLBLM_M_BX INT_R_X41Y65/LOGIC_OUTS6 INT_R_X41Y65/NL1BEG1 INT_R_X41Y66/NL1END1 INT_R_X41Y66/NR1BEG1 INT_R_X41Y67/BYP4 INT_R_X41Y67/BYP_ALT4 INT_R_X41Y67/NR1END1 
pips: CLBLM_R_X41Y65/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_R_X41Y67/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX INT_R_X41Y65/INT_R.LOGIC_OUTS6->>NL1BEG1 INT_R_X41Y66/INT_R.NL1END1->>NR1BEG1 INT_R_X41Y67/INT_R.BYP_ALT4->>BYP4 INT_R_X41Y67/INT_R.NR1END1->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tx_data[3] - 
wires: CLBLM_R_X41Y65/CLBLM_LOGIC_OUTS7 CLBLM_R_X41Y65/CLBLM_M_DQ CLBLM_R_X41Y67/CLBLM_BYP5 CLBLM_R_X41Y67/CLBLM_L_BX INT_R_X41Y65/LOGIC_OUTS7 INT_R_X41Y65/NR1BEG3 INT_R_X41Y66/NL1BEG2 INT_R_X41Y66/NR1END3 INT_R_X41Y67/BYP5 INT_R_X41Y67/BYP_ALT5 INT_R_X41Y67/NL1END2 
pips: CLBLM_R_X41Y65/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 CLBLM_R_X41Y67/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX INT_R_X41Y65/INT_R.LOGIC_OUTS7->>NR1BEG3 INT_R_X41Y66/INT_R.NR1END3->>NL1BEG2 INT_R_X41Y67/INT_R.BYP_ALT5->>BYP5 INT_R_X41Y67/INT_R.NL1END2->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tx_data[4] - 
wires: CLBLL_L_X42Y66/CLBLL_NE2A2 CLBLL_L_X42Y67/CLBLL_WR1END3 CLBLM_R_X41Y65/CLBLM_LOGIC_OUTS20 CLBLM_R_X41Y65/CLBLM_M_AMUX CLBLM_R_X41Y66/CLBLM_NE2A2 CLBLM_R_X41Y67/CLBLM_BYP3 CLBLM_R_X41Y67/CLBLM_M_CX CLBLM_R_X41Y67/CLBLM_WR1END3 INT_L_X42Y66/NE2END2 INT_L_X42Y66/NR1BEG2 INT_L_X42Y67/NR1END2 INT_L_X42Y67/WR1BEG3 INT_R_X41Y65/LOGIC_OUTS20 INT_R_X41Y65/NE2BEG2 INT_R_X41Y66/NE2A2 INT_R_X41Y67/BYP3 INT_R_X41Y67/BYP_ALT3 INT_R_X41Y67/WR1END3 
pips: CLBLM_R_X41Y65/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X41Y67/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX INT_L_X42Y66/INT_L.NE2END2->>NR1BEG2 INT_L_X42Y67/INT_L.NR1END2->>WR1BEG3 INT_R_X41Y65/INT_R.LOGIC_OUTS20->>NE2BEG2 INT_R_X41Y67/INT_R.BYP_ALT3->>BYP3 INT_R_X41Y67/INT_R.WR1END3->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tx_data[5] - 
wires: CLBLM_R_X41Y65/CLBLM_LOGIC_OUTS21 CLBLM_R_X41Y65/CLBLM_M_BMUX CLBLM_R_X41Y67/CLBLM_BYP2 CLBLM_R_X41Y67/CLBLM_L_CX INT_R_X41Y65/LOGIC_OUTS21 INT_R_X41Y65/NN2BEG3 INT_R_X41Y66/NN2A3 INT_R_X41Y67/BYP2 INT_R_X41Y67/BYP_ALT2 INT_R_X41Y67/FAN_ALT1 INT_R_X41Y67/FAN_BOUNCE1 INT_R_X41Y67/NN2END3 
pips: CLBLM_R_X41Y65/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_R_X41Y67/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX INT_R_X41Y65/INT_R.LOGIC_OUTS21->>NN2BEG3 INT_R_X41Y67/INT_R.BYP_ALT2->>BYP2 INT_R_X41Y67/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X41Y67/INT_R.FAN_BOUNCE1->>BYP_ALT2 INT_R_X41Y67/INT_R.NN2END3->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tx_data[6] - 
wires: CLBLM_R_X41Y65/CLBLM_LOGIC_OUTS22 CLBLM_R_X41Y65/CLBLM_M_CMUX CLBLM_R_X41Y67/CLBLM_BYP7 CLBLM_R_X41Y67/CLBLM_L_DX INT_L_X40Y64/WL1END3 INT_L_X40Y65/NN2BEG0 INT_L_X40Y65/WL1END_N1_3 INT_L_X40Y66/NN2A0 INT_L_X40Y66/NN2END_S2_0 INT_L_X40Y67/NE2BEG0 INT_L_X40Y67/NN2END0 INT_L_X40Y68/NE2A0 INT_R_X41Y64/WL1BEG3 INT_R_X41Y65/LOGIC_OUTS22 INT_R_X41Y65/WL1BEG_N3 INT_R_X41Y67/BYP7 INT_R_X41Y67/BYP_ALT7 INT_R_X41Y67/NE2END_S3_0 INT_R_X41Y68/NE2END0 
pips: CLBLM_R_X41Y65/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 CLBLM_R_X41Y67/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX INT_L_X40Y65/INT_L.WL1END_N1_3->>NN2BEG0 INT_L_X40Y67/INT_L.NN2END0->>NE2BEG0 INT_R_X41Y65/INT_R.LOGIC_OUTS22->>WL1BEG_N3 INT_R_X41Y67/INT_R.BYP_ALT7->>BYP7 INT_R_X41Y67/INT_R.NE2END_S3_0->>BYP_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/p_0_in[0] - 
wires: CLBLL_L_X42Y63/CLBLL_LOGIC_OUTS0 CLBLL_L_X42Y63/CLBLL_L_AQ CLBLL_L_X42Y64/CLBLL_NW2A0 CLBLM_R_X41Y64/CLBLM_NW2A0 CLBLM_R_X41Y65/CLBLM_IMUX4 CLBLM_R_X41Y65/CLBLM_M_A6 INT_L_X42Y63/LOGIC_OUTS_L0 INT_L_X42Y63/NW2BEG0 INT_L_X42Y64/NW2A0 INT_R_X41Y63/NW2END_S0_0 INT_R_X41Y64/NL1BEG2 INT_R_X41Y64/NL1BEG_N3 INT_R_X41Y64/NW2END0 INT_R_X41Y65/IMUX4 INT_R_X41Y65/NL1END2 
pips: CLBLL_L_X42Y63/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_R_X41Y65/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X42Y63/INT_L.LOGIC_OUTS_L0->>NW2BEG0 INT_R_X41Y64/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X41Y64/INT_R.NW2END0->>NL1BEG_N3 INT_R_X41Y65/INT_R.NL1END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/p_0_in[1] - 
wires: CLBLL_L_X42Y63/CLBLL_LL_AQ CLBLL_L_X42Y63/CLBLL_LOGIC_OUTS4 CLBLL_L_X42Y65/CLBLL_NW2A2 CLBLM_R_X41Y65/CLBLM_IMUX12 CLBLM_R_X41Y65/CLBLM_M_B6 CLBLM_R_X41Y65/CLBLM_NW2A2 INT_L_X42Y63/LOGIC_OUTS_L4 INT_L_X42Y63/NL1BEG2 INT_L_X42Y63/NL1BEG_N3 INT_L_X42Y64/NL1END2 INT_L_X42Y64/NW2BEG2 INT_L_X42Y65/NW2A2 INT_R_X41Y65/IMUX12 INT_R_X41Y65/NW2END2 
pips: CLBLL_L_X42Y63/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X41Y65/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X42Y63/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X42Y63/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X42Y64/INT_L.NL1END2->>NW2BEG2 INT_R_X41Y65/INT_R.NW2END2->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/p_0_in[2] - 
wires: CLBLM_R_X41Y65/CLBLM_IMUX35 CLBLM_R_X41Y65/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y65/CLBLM_L_AQ CLBLM_R_X41Y65/CLBLM_M_C6 INT_R_X41Y65/FAN_ALT5 INT_R_X41Y65/FAN_BOUNCE5 INT_R_X41Y65/IMUX35 INT_R_X41Y65/LOGIC_OUTS0 INT_R_X41Y65/NL1BEG_N3 
pips: CLBLM_R_X41Y65/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X41Y65/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X41Y65/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X41Y65/INT_R.FAN_BOUNCE5->>IMUX35 INT_R_X41Y65/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X41Y65/INT_R.NL1BEG_N3->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/p_0_in[3] - 
wires: CLBLL_L_X42Y63/CLBLL_LL_BQ CLBLL_L_X42Y63/CLBLL_LOGIC_OUTS5 CLBLL_L_X42Y63/CLBLL_WR1END2 CLBLM_R_X41Y63/CLBLM_WR1END2 CLBLM_R_X41Y65/CLBLM_BYP6 CLBLM_R_X41Y65/CLBLM_M_DX INT_L_X42Y63/LOGIC_OUTS_L5 INT_L_X42Y63/WR1BEG2 INT_R_X41Y63/NN2BEG2 INT_R_X41Y63/WR1END2 INT_R_X41Y64/NN2A2 INT_R_X41Y65/BYP6 INT_R_X41Y65/BYP_ALT5 INT_R_X41Y65/BYP_ALT6 INT_R_X41Y65/BYP_BOUNCE5 INT_R_X41Y65/NN2END2 
pips: CLBLL_L_X42Y63/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X41Y65/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX INT_L_X42Y63/INT_L.LOGIC_OUTS_L5->>WR1BEG2 INT_R_X41Y63/INT_R.WR1END2->>NN2BEG2 INT_R_X41Y65/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X41Y65/INT_R.BYP_ALT6->>BYP6 INT_R_X41Y65/INT_R.BYP_BOUNCE5->>BYP_ALT6 INT_R_X41Y65/INT_R.NN2END2->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/p_0_in[4] - 
wires: CLBLL_L_X42Y63/CLBLL_LOGIC_OUTS1 CLBLL_L_X42Y63/CLBLL_L_BQ CLBLL_L_X42Y65/CLBLL_NW2A1 CLBLM_R_X41Y65/CLBLM_BYP1 CLBLM_R_X41Y65/CLBLM_M_AX CLBLM_R_X41Y65/CLBLM_NW2A1 INT_L_X42Y63/LOGIC_OUTS_L1 INT_L_X42Y63/NR1BEG1 INT_L_X42Y64/NR1END1 INT_L_X42Y64/NW2BEG1 INT_L_X42Y65/NW2A1 INT_R_X41Y65/BYP1 INT_R_X41Y65/BYP_ALT1 INT_R_X41Y65/NW2END1 
pips: CLBLL_L_X42Y63/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_R_X41Y65/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX INT_L_X42Y63/INT_L.LOGIC_OUTS_L1->>NR1BEG1 INT_L_X42Y64/INT_L.NR1END1->>NW2BEG1 INT_R_X41Y65/INT_R.BYP_ALT1->>BYP1 INT_R_X41Y65/INT_R.NW2END1->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/p_0_in[5] - 
wires: CLBLL_L_X42Y65/CLBLL_WR1END1 CLBLM_R_X41Y65/CLBLM_BYP4 CLBLM_R_X41Y65/CLBLM_M_BX CLBLM_R_X41Y65/CLBLM_WR1END1 CLBLM_R_X43Y63/CLBLM_LOGIC_OUTS7 CLBLM_R_X43Y63/CLBLM_M_DQ INT_L_X42Y64/WR1END_S1_0 INT_L_X42Y65/WR1BEG1 INT_L_X42Y65/WR1END0 INT_R_X41Y65/BYP4 INT_R_X41Y65/BYP_ALT4 INT_R_X41Y65/WR1END1 INT_R_X43Y63/LOGIC_OUTS7 INT_R_X43Y63/NR1BEG3 INT_R_X43Y64/NR1END3 INT_R_X43Y64/WR1BEG_S0 INT_R_X43Y65/WR1BEG0 
pips: CLBLM_R_X41Y65/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X43Y63/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X42Y65/INT_L.WR1END0->>WR1BEG1 INT_R_X41Y65/INT_R.BYP_ALT4->>BYP4 INT_R_X41Y65/INT_R.WR1END1->>BYP_ALT4 INT_R_X43Y63/INT_R.LOGIC_OUTS7->>NR1BEG3 INT_R_X43Y64/INT_R.NR1END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/p_0_in[6] - 
wires: CLBLL_L_X42Y63/CLBLL_LL_CQ CLBLL_L_X42Y63/CLBLL_LOGIC_OUTS6 CLBLL_L_X42Y65/CLBLL_WR1END3 CLBLM_R_X41Y65/CLBLM_BYP3 CLBLM_R_X41Y65/CLBLM_M_CX CLBLM_R_X41Y65/CLBLM_WR1END3 INT_L_X42Y63/LOGIC_OUTS_L6 INT_L_X42Y63/NN2BEG2 INT_L_X42Y64/NN2A2 INT_L_X42Y65/NN2END2 INT_L_X42Y65/WR1BEG3 INT_R_X41Y65/BYP3 INT_R_X41Y65/BYP_ALT3 INT_R_X41Y65/WR1END3 
pips: CLBLL_L_X42Y63/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X41Y65/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX INT_L_X42Y63/INT_L.LOGIC_OUTS_L6->>NN2BEG2 INT_L_X42Y65/INT_L.NN2END2->>WR1BEG3 INT_R_X41Y65/INT_R.BYP_ALT3->>BYP3 INT_R_X41Y65/INT_R.WR1END3->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[13] - 
wires: CLBLL_L_X40Y63/CLBLL_LL_AQ CLBLL_L_X40Y63/CLBLL_LOGIC_OUTS4 CLBLM_R_X41Y63/CLBLM_BYP0 CLBLM_R_X41Y63/CLBLM_L_AX INT_L_X40Y63/LOGIC_OUTS_L4 INT_L_X40Y63/NE2BEG0 INT_L_X40Y64/NE2A0 INT_R_X41Y63/BYP0 INT_R_X41Y63/BYP_ALT0 INT_R_X41Y63/NE2END_S3_0 INT_R_X41Y63/SL1END0 INT_R_X41Y64/NE2END0 INT_R_X41Y64/SL1BEG0 
pips: CLBLL_L_X40Y63/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X41Y63/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX INT_L_X40Y63/INT_L.LOGIC_OUTS_L4->>NE2BEG0 INT_R_X41Y63/INT_R.BYP_ALT0->>BYP0 INT_R_X41Y63/INT_R.SL1END0->>BYP_ALT0 INT_R_X41Y64/INT_R.NE2END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[21] - 
wires: CLBLM_R_X41Y63/CLBLM_BYP5 CLBLM_R_X41Y63/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y63/CLBLM_L_AQ CLBLM_R_X41Y63/CLBLM_L_BX INT_L_X40Y63/ER1BEG1 INT_L_X40Y63/NW2END_S0_0 INT_L_X40Y63/SR1BEG_S0 INT_L_X40Y64/NW2END0 INT_R_X41Y63/BYP5 INT_R_X41Y63/BYP_ALT5 INT_R_X41Y63/ER1END1 INT_R_X41Y63/LOGIC_OUTS0 INT_R_X41Y63/NW2BEG0 INT_R_X41Y64/NW2A0 
pips: CLBLM_R_X41Y63/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X41Y63/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X40Y63/INT_L.NW2END_S0_0->>SR1BEG_S0 INT_L_X40Y63/INT_L.SR1BEG_S0->>ER1BEG1 INT_R_X41Y63/INT_R.BYP_ALT5->>BYP5 INT_R_X41Y63/INT_R.ER1END1->>BYP_ALT5 INT_R_X41Y63/INT_R.LOGIC_OUTS0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[37] - 
wires: CLBLM_R_X41Y63/CLBLM_BYP2 CLBLM_R_X41Y63/CLBLM_LOGIC_OUTS21 CLBLM_R_X41Y63/CLBLM_L_CX CLBLM_R_X41Y63/CLBLM_M_BMUX INT_R_X41Y61/NR1BEG3 INT_R_X41Y61/SS2END3 INT_R_X41Y62/NL1BEG2 INT_R_X41Y62/NR1END3 INT_R_X41Y62/SS2A3 INT_R_X41Y62/SS2END_N0_3 INT_R_X41Y63/BYP2 INT_R_X41Y63/BYP_ALT2 INT_R_X41Y63/LOGIC_OUTS21 INT_R_X41Y63/NL1END2 INT_R_X41Y63/SS2BEG3 
pips: CLBLM_R_X41Y63/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X41Y63/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X41Y61/INT_R.SS2END3->>NR1BEG3 INT_R_X41Y62/INT_R.NR1END3->>NL1BEG2 INT_R_X41Y63/INT_R.BYP_ALT2->>BYP2 INT_R_X41Y63/INT_R.LOGIC_OUTS21->>SS2BEG3 INT_R_X41Y63/INT_R.NL1END2->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/TxMsgBuf_reg_n_0_[45] - 
wires: CLBLM_R_X41Y63/CLBLM_BYP7 CLBLM_R_X41Y63/CLBLM_LOGIC_OUTS2 CLBLM_R_X41Y63/CLBLM_L_CQ CLBLM_R_X41Y63/CLBLM_L_DX INT_L_X40Y62/ER1BEG3 INT_L_X40Y62/SW2END2 INT_R_X41Y62/ER1END3 INT_R_X41Y62/NR1BEG3 INT_R_X41Y62/SW2A2 INT_R_X41Y63/BYP7 INT_R_X41Y63/BYP_ALT7 INT_R_X41Y63/ER1END_N3_3 INT_R_X41Y63/LOGIC_OUTS2 INT_R_X41Y63/NR1END3 INT_R_X41Y63/SW2BEG2 
pips: CLBLM_R_X41Y63/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X41Y63/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X40Y62/INT_L.SW2END2->>ER1BEG3 INT_R_X41Y62/INT_R.ER1END3->>NR1BEG3 INT_R_X41Y63/INT_R.BYP_ALT7->>BYP7 INT_R_X41Y63/INT_R.LOGIC_OUTS2->>SW2BEG2 INT_R_X41Y63/INT_R.NR1END3->>BYP_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/reg_addr_reg_n_0_[0] - 
wires: CLBLM_L_X46Y67/CLBLM_BYP3 CLBLM_L_X46Y67/CLBLM_LOGIC_OUTS4 CLBLM_L_X46Y67/CLBLM_M_AQ CLBLM_L_X46Y67/CLBLM_M_CX INT_L_X46Y67/BYP_ALT3 INT_L_X46Y67/BYP_L3 INT_L_X46Y67/LOGIC_OUTS_L4 INT_L_X46Y67/NL1BEG_N3 
pips: CLBLM_L_X46Y67/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X46Y67/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X46Y67/INT_L.BYP_ALT3->>BYP_L3 INT_L_X46Y67/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X46Y67/INT_L.NL1BEG_N3->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_msg/reg_addr_reg_n_0_[1] - 
wires: CLBLM_L_X46Y67/CLBLM_BYP6 CLBLM_L_X46Y67/CLBLM_LOGIC_OUTS5 CLBLM_L_X46Y67/CLBLM_M_BQ CLBLM_L_X46Y67/CLBLM_M_DX INT_L_X46Y67/BYP_ALT6 INT_L_X46Y67/BYP_L6 INT_L_X46Y67/FAN_BOUNCE_S3_2 INT_L_X46Y67/LOGIC_OUTS_L5 INT_L_X46Y67/NR1BEG1 INT_L_X46Y68/FAN_ALT2 INT_L_X46Y68/FAN_BOUNCE2 INT_L_X46Y68/NR1END1 
pips: CLBLM_L_X46Y67/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX CLBLM_L_X46Y67/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X46Y67/INT_L.BYP_ALT6->>BYP_L6 INT_L_X46Y67/INT_L.FAN_BOUNCE_S3_2->>BYP_ALT6 INT_L_X46Y67/INT_L.LOGIC_OUTS_L5->>NR1BEG1 INT_L_X46Y68/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X46Y68/INT_L.NR1END1->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_wdata[0] - 
wires: CLBLL_R_X45Y66/CLBLL_EE2A3 CLBLL_R_X45Y66/CLBLL_WR1END1 CLBLM_L_X46Y63/CLBLM_IMUX7 CLBLM_L_X46Y63/CLBLM_M_A1 CLBLM_L_X46Y66/CLBLM_BYP7 CLBLM_L_X46Y66/CLBLM_EE2A3 CLBLM_L_X46Y66/CLBLM_LOGIC_OUTS0 CLBLM_L_X46Y66/CLBLM_L_AQ CLBLM_L_X46Y66/CLBLM_L_DX CLBLM_L_X46Y66/CLBLM_WR1END1 CLBLM_R_X47Y63/CLBLM_IMUX4 CLBLM_R_X47Y63/CLBLM_M_A6 INT_L_X44Y65/WL1END3 INT_L_X44Y66/EE2BEG3 INT_L_X44Y66/NL1BEG_N3 INT_L_X44Y66/WL1END_N1_3 INT_L_X46Y63/FAN_BOUNCE_S3_4 INT_L_X46Y63/IMUX_L7 INT_L_X46Y64/FAN_ALT4 INT_L_X46Y64/FAN_BOUNCE4 INT_L_X46Y64/SS2END0 INT_L_X46Y65/SS2A0 INT_L_X46Y66/BYP_ALT7 INT_L_X46Y66/BYP_L7 INT_L_X46Y66/EE2END3 INT_L_X46Y66/EL1BEG2 INT_L_X46Y66/LOGIC_OUTS_L0 INT_L_X46Y66/SS2BEG0 INT_L_X46Y66/WR1BEG1 INT_R_X45Y65/WL1BEG3 INT_R_X45Y66/EE2A3 INT_R_X45Y66/WL1BEG_N3 INT_R_X45Y66/WR1END1 INT_R_X47Y63/IMUX4 INT_R_X47Y63/SL1END2 INT_R_X47Y64/SL1BEG2 INT_R_X47Y64/SS2END2 INT_R_X47Y65/SS2A2 INT_R_X47Y66/EL1END2 INT_R_X47Y66/SS2BEG2 VBRK_X113Y69/VBRK_EE2A3 VBRK_X113Y69/VBRK_WR1END1 
pips: CLBLM_L_X46Y63/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X46Y66/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X46Y66/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X47Y63/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X44Y66/INT_L.NL1BEG_N3->>EE2BEG3 INT_L_X44Y66/INT_L.WL1END_N1_3->>NL1BEG_N3 INT_L_X46Y63/INT_L.FAN_BOUNCE_S3_4->>IMUX_L7 INT_L_X46Y64/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X46Y64/INT_L.SS2END0->>FAN_ALT4 INT_L_X46Y66/INT_L.BYP_ALT7->>BYP_L7 INT_L_X46Y66/INT_L.EE2END3->>BYP_ALT7 INT_L_X46Y66/INT_L.EE2END3->>EL1BEG2 INT_L_X46Y66/INT_L.LOGIC_OUTS_L0->>SS2BEG0 INT_L_X46Y66/INT_L.LOGIC_OUTS_L0->>WR1BEG1 INT_R_X45Y66/INT_R.WR1END1->>WL1BEG_N3 INT_R_X47Y63/INT_R.SL1END2->>IMUX4 INT_R_X47Y64/INT_R.SS2END2->>SL1BEG2 INT_R_X47Y66/INT_R.EL1END2->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_wdata[10] - 
wires: CLBLM_L_X46Y60/CLBLM_IMUX35 CLBLM_L_X46Y60/CLBLM_IMUX5 CLBLM_L_X46Y60/CLBLM_L_A6 CLBLM_L_X46Y60/CLBLM_M_C6 CLBLM_L_X46Y61/CLBLM_IMUX42 CLBLM_L_X46Y61/CLBLM_L_D6 CLBLM_L_X46Y65/CLBLM_LOGIC_OUTS0 CLBLM_L_X46Y65/CLBLM_L_AQ CLBLM_R_X47Y60/CLBLM_WL1END3 CLBLM_R_X47Y61/CLBLM_SE4C0 DSP_L_X48Y60/DSP_SE4C0_1 DSP_L_X48Y60/DSP_WL1END3_0 INT_INTERFACE_L_X48Y60/INT_INTERFACE_WL1END3 INT_INTERFACE_L_X48Y61/INT_INTERFACE_SE4C0 INT_L_X46Y60/FAN_ALT5 INT_L_X46Y60/FAN_BOUNCE5 INT_L_X46Y60/IMUX_L35 INT_L_X46Y60/IMUX_L5 INT_L_X46Y60/WL1END2 INT_L_X46Y61/IMUX_L42 INT_L_X46Y61/WR1END1 INT_L_X46Y65/LOGIC_OUTS_L0 INT_L_X46Y65/SE6BEG0 INT_L_X48Y60/WL1BEG3 INT_L_X48Y61/SE6END0 INT_L_X48Y61/WL1BEG_N3 INT_R_X47Y60/WL1BEG2 INT_R_X47Y60/WL1END3 INT_R_X47Y61/SE6E0 INT_R_X47Y61/WL1END_N1_3 INT_R_X47Y61/WR1BEG1 INT_R_X47Y62/SE6D0 INT_R_X47Y63/SE6C0 INT_R_X47Y64/SE6B0 INT_R_X47Y65/SE6A0 VBRK_X118Y63/VBRK_WL1END3 VBRK_X118Y64/VBRK_SE4C0 
pips: CLBLM_L_X46Y60/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X46Y60/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X46Y61/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X46Y65/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X46Y60/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X46Y60/INT_L.FAN_BOUNCE5->>IMUX_L35 INT_L_X46Y60/INT_L.WL1END2->>FAN_ALT5 INT_L_X46Y60/INT_L.WL1END2->>IMUX_L5 INT_L_X46Y61/INT_L.WR1END1->>IMUX_L42 INT_L_X46Y65/INT_L.LOGIC_OUTS_L0->>SE6BEG0 INT_L_X48Y61/INT_L.SE6END0->>WL1BEG_N3 INT_R_X47Y60/INT_R.WL1END3->>WL1BEG2 INT_R_X47Y61/INT_R.WL1END_N1_3->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_wdata[6] - 
wires: CLBLM_L_X46Y60/CLBLM_IMUX12 CLBLM_L_X46Y60/CLBLM_M_B6 CLBLM_L_X46Y61/CLBLM_IMUX13 CLBLM_L_X46Y61/CLBLM_L_B6 CLBLM_L_X46Y65/CLBLM_IMUX3 CLBLM_L_X46Y65/CLBLM_LOGIC_OUTS16 CLBLM_L_X46Y65/CLBLM_L_A2 CLBLM_L_X46Y65/CLBLM_L_AMUX INT_L_X46Y59/NR1BEG2 INT_L_X46Y59/SS6END2 INT_L_X46Y60/IMUX_L12 INT_L_X46Y60/NR1END2 INT_L_X46Y60/SS6E2 INT_L_X46Y61/IMUX_L13 INT_L_X46Y61/SS2END2 INT_L_X46Y61/SS6D2 INT_L_X46Y62/SS2A2 INT_L_X46Y62/SS6C2 INT_L_X46Y63/SS2BEG2 INT_L_X46Y63/SS2END2 INT_L_X46Y63/SS6B2 INT_L_X46Y64/SS2A2 INT_L_X46Y64/SS6A2 INT_L_X46Y65/FAN_ALT5 INT_L_X46Y65/FAN_BOUNCE5 INT_L_X46Y65/IMUX_L3 INT_L_X46Y65/LOGIC_OUTS_L16 INT_L_X46Y65/SS2BEG2 INT_L_X46Y65/SS6BEG2 
pips: CLBLM_L_X46Y60/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X46Y61/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X46Y65/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X46Y65/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X46Y59/INT_L.SS6END2->>NR1BEG2 INT_L_X46Y60/INT_L.NR1END2->>IMUX_L12 INT_L_X46Y61/INT_L.SS2END2->>IMUX_L13 INT_L_X46Y63/INT_L.SS2END2->>SS2BEG2 INT_L_X46Y65/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X46Y65/INT_L.FAN_BOUNCE5->>IMUX_L3 INT_L_X46Y65/INT_L.LOGIC_OUTS_L16->>FAN_ALT5 INT_L_X46Y65/INT_L.LOGIC_OUTS_L16->>SS2BEG2 INT_L_X46Y65/INT_L.LOGIC_OUTS_L16->>SS6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_wdata[11] - 
wires: CLBLL_R_X45Y64/CLBLL_BYP7 CLBLL_R_X45Y64/CLBLL_L_DX CLBLL_R_X45Y64/CLBLL_WL1END3 CLBLL_R_X45Y65/CLBLL_EE2BEG0 CLBLL_R_X45Y65/CLBLL_IMUX13 CLBLL_R_X45Y65/CLBLL_LOGIC_OUTS0 CLBLL_R_X45Y65/CLBLL_L_AQ CLBLL_R_X45Y65/CLBLL_L_B6 CLBLM_L_X46Y64/CLBLM_WL1END3 CLBLM_L_X46Y65/CLBLM_EE2BEG0 CLBLM_R_X47Y63/CLBLM_BYP1 CLBLM_R_X47Y63/CLBLM_M_AX INT_L_X46Y64/WL1BEG3 INT_L_X46Y65/EE2A0 INT_L_X46Y65/WL1BEG_N3 INT_L_X46Y65/WR1END1 INT_R_X45Y64/BYP7 INT_R_X45Y64/BYP_ALT7 INT_R_X45Y64/WL1END3 INT_R_X45Y65/EE2BEG0 INT_R_X45Y65/IMUX13 INT_R_X45Y65/LOGIC_OUTS0 INT_R_X45Y65/NL1BEG_N3 INT_R_X45Y65/WL1END_N1_3 INT_R_X47Y63/BYP1 INT_R_X47Y63/BYP_ALT1 INT_R_X47Y63/SS2END0 INT_R_X47Y64/SS2A0 INT_R_X47Y65/EE2END0 INT_R_X47Y65/SS2BEG0 INT_R_X47Y65/WR1BEG1 VBRK_X113Y67/VBRK_WL1END3 VBRK_X113Y68/VBRK_EE2BEG0 
pips: CLBLL_R_X45Y64/CLBLL_R.CLBLL_BYP7->CLBLL_L_DX CLBLL_R_X45Y65/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X45Y65/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_R_X47Y63/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX INT_L_X46Y65/INT_L.WR1END1->>WL1BEG_N3 INT_R_X45Y64/INT_R.BYP_ALT7->>BYP7 INT_R_X45Y64/INT_R.WL1END3->>BYP_ALT7 INT_R_X45Y65/INT_R.LOGIC_OUTS0->>EE2BEG0 INT_R_X45Y65/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X45Y65/INT_R.NL1BEG_N3->>IMUX13 INT_R_X47Y63/INT_R.BYP_ALT1->>BYP1 INT_R_X47Y63/INT_R.SS2END0->>BYP_ALT1 INT_R_X47Y65/INT_R.EE2END0->>SS2BEG0 INT_R_X47Y65/INT_R.EE2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_wdata[7] - 
wires: CLBLL_R_X45Y64/CLBLL_IMUX34 CLBLL_R_X45Y64/CLBLL_L_C6 CLBLL_R_X45Y64/CLBLL_SE2A1 CLBLL_R_X45Y65/CLBLL_IMUX5 CLBLL_R_X45Y65/CLBLL_LOGIC_OUTS19 CLBLL_R_X45Y65/CLBLL_L_A6 CLBLL_R_X45Y65/CLBLL_L_DMUX CLBLL_R_X45Y65/CLBLL_WL1END2 CLBLM_L_X46Y64/CLBLM_IMUX35 CLBLM_L_X46Y64/CLBLM_M_C6 CLBLM_L_X46Y64/CLBLM_SE2A1 CLBLM_L_X46Y65/CLBLM_WL1END2 INT_L_X46Y64/EL1BEG0 INT_L_X46Y64/IMUX_L35 INT_L_X46Y64/SE2END1 INT_L_X46Y65/NW2END_S0_0 INT_L_X46Y65/WL1BEG2 INT_L_X46Y66/NW2END0 INT_R_X45Y64/IMUX34 INT_R_X45Y64/SE2A1 INT_R_X45Y64/SL1END1 INT_R_X45Y65/IMUX5 INT_R_X45Y65/LOGIC_OUTS19 INT_R_X45Y65/SE2BEG1 INT_R_X45Y65/SL1BEG1 INT_R_X45Y65/WL1END2 INT_R_X47Y63/EL1END_S3_0 INT_R_X47Y64/EL1END0 INT_R_X47Y64/NR1BEG0 INT_R_X47Y65/NR1END0 INT_R_X47Y65/NW2BEG0 INT_R_X47Y66/NW2A0 VBRK_X113Y67/VBRK_SE2A1 VBRK_X113Y68/VBRK_WL1END2 
pips: CLBLL_R_X45Y64/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X45Y65/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X45Y65/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLM_L_X46Y64/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X46Y64/INT_L.SE2END1->>EL1BEG0 INT_L_X46Y64/INT_L.SE2END1->>IMUX_L35 INT_L_X46Y65/INT_L.NW2END_S0_0->>WL1BEG2 INT_R_X45Y64/INT_R.SL1END1->>IMUX34 INT_R_X45Y65/INT_R.LOGIC_OUTS19->>SE2BEG1 INT_R_X45Y65/INT_R.LOGIC_OUTS19->>SL1BEG1 INT_R_X45Y65/INT_R.WL1END2->>IMUX5 INT_R_X47Y64/INT_R.EL1END0->>NR1BEG0 INT_R_X47Y65/INT_R.NR1END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_wdata[12] - 
wires: CLBLM_L_X46Y60/CLBLM_IMUX43 CLBLM_L_X46Y60/CLBLM_M_D6 CLBLM_L_X46Y65/CLBLM_IMUX34 CLBLM_L_X46Y65/CLBLM_LOGIC_OUTS1 CLBLM_L_X46Y65/CLBLM_L_BQ CLBLM_L_X46Y65/CLBLM_L_C6 CLBLM_R_X47Y63/CLBLM_BYP4 CLBLM_R_X47Y63/CLBLM_M_BX CLBLM_R_X47Y63/CLBLM_SW2A1 CLBLM_R_X47Y65/CLBLM_WW2A0 CLBLM_R_X47Y66/CLBLM_EL1BEG0 DSP_L_X48Y60/DSP_SW2A1_3 DSP_L_X48Y65/DSP_EL1BEG0_1 DSP_L_X48Y65/DSP_WW2A0_0 INT_INTERFACE_L_X48Y63/INT_INTERFACE_SW2A1 INT_INTERFACE_L_X48Y65/INT_INTERFACE_WW2A0 INT_INTERFACE_L_X48Y66/INT_INTERFACE_EL1BEG0 INT_L_X46Y60/IMUX_L43 INT_L_X46Y60/SW2END1 INT_L_X46Y65/IMUX_L34 INT_L_X46Y65/LOGIC_OUTS_L1 INT_L_X46Y65/NE2BEG1 INT_L_X46Y65/WW2END0 INT_L_X46Y66/NE2A1 INT_L_X48Y63/SW2A1 INT_L_X48Y64/SR1END1 INT_L_X48Y64/SW2BEG1 INT_L_X48Y65/EL1END_S3_0 INT_L_X48Y65/SL1END0 INT_L_X48Y65/SR1BEG1 INT_L_X48Y65/WW2BEG0 INT_L_X48Y66/EL1END0 INT_L_X48Y66/SL1BEG0 INT_R_X47Y60/SW2A1 INT_R_X47Y61/SS2END1 INT_R_X47Y61/SW2BEG1 INT_R_X47Y62/SS2A1 INT_R_X47Y63/BYP4 INT_R_X47Y63/BYP_ALT4 INT_R_X47Y63/SS2BEG1 INT_R_X47Y63/SW2END1 INT_R_X47Y65/WW2A0 INT_R_X47Y66/EL1BEG0 INT_R_X47Y66/NE2END1 VBRK_X118Y66/VBRK_SW2A1 VBRK_X118Y68/VBRK_WW2A0 VBRK_X118Y69/VBRK_EL1BEG0 
pips: CLBLM_L_X46Y60/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X46Y65/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X46Y65/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X47Y63/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX INT_L_X46Y60/INT_L.SW2END1->>IMUX_L43 INT_L_X46Y65/INT_L.LOGIC_OUTS_L1->>NE2BEG1 INT_L_X46Y65/INT_L.WW2END0->>IMUX_L34 INT_L_X48Y64/INT_L.SR1END1->>SW2BEG1 INT_L_X48Y65/INT_L.SL1END0->>SR1BEG1 INT_L_X48Y65/INT_L.SL1END0->>WW2BEG0 INT_L_X48Y66/INT_L.EL1END0->>SL1BEG0 INT_R_X47Y61/INT_R.SS2END1->>SW2BEG1 INT_R_X47Y63/INT_R.BYP_ALT4->>BYP4 INT_R_X47Y63/INT_R.SW2END1->>BYP_ALT4 INT_R_X47Y63/INT_R.SW2END1->>SS2BEG1 INT_R_X47Y66/INT_R.NE2END1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_wdata[8] - 
wires: CLBLM_L_X46Y61/CLBLM_IMUX34 CLBLM_L_X46Y61/CLBLM_L_C6 CLBLM_L_X46Y65/CLBLM_IMUX14 CLBLM_L_X46Y65/CLBLM_LOGIC_OUTS17 CLBLM_L_X46Y65/CLBLM_L_B1 CLBLM_L_X46Y65/CLBLM_L_BMUX CLBLM_R_X47Y60/CLBLM_IMUX5 CLBLM_R_X47Y60/CLBLM_L_A6 CLBLM_R_X47Y60/CLBLM_WL1END2 CLBLM_R_X47Y61/CLBLM_SE4C3 CLBLM_R_X47Y65/CLBLM_EE2A3 CLBLM_R_X47Y65/CLBLM_SW4A3 DSP_L_X48Y60/DSP_SE4C3_1 DSP_L_X48Y60/DSP_WL1END2_0 DSP_L_X48Y65/DSP_EE2A3_0 DSP_L_X48Y65/DSP_SW4A3_0 INT_INTERFACE_L_X48Y60/INT_INTERFACE_WL1END2 INT_INTERFACE_L_X48Y61/INT_INTERFACE_SE4C3 INT_INTERFACE_L_X48Y65/INT_INTERFACE_EE2A3 INT_INTERFACE_L_X48Y65/INT_INTERFACE_SW4A3 INT_L_X46Y61/IMUX_L34 INT_L_X46Y61/SR1BEG_S0 INT_L_X46Y61/SW6END3 INT_L_X46Y62/SW6END_N0_3 INT_L_X46Y65/EE2BEG3 INT_L_X46Y65/IMUX_L14 INT_L_X46Y65/LOGIC_OUTS_L17 INT_L_X46Y65/SE6BEG3 INT_L_X48Y60/SL1END3 INT_L_X48Y60/WL1BEG2 INT_L_X48Y61/SE6END3 INT_L_X48Y61/SL1BEG3 INT_L_X48Y65/EE2END3 INT_L_X48Y65/SW6BEG3 INT_R_X47Y60/IMUX5 INT_R_X47Y60/WL1END2 INT_R_X47Y61/SE6E3 INT_R_X47Y61/SW6E3 INT_R_X47Y62/SE6D3 INT_R_X47Y62/SW6D3 INT_R_X47Y63/SE6C3 INT_R_X47Y63/SW6C3 INT_R_X47Y64/SE6B3 INT_R_X47Y64/SW6B3 INT_R_X47Y65/EE2A3 INT_R_X47Y65/SE6A3 INT_R_X47Y65/SW6A3 VBRK_X118Y63/VBRK_WL1END2 VBRK_X118Y64/VBRK_SE4C3 VBRK_X118Y68/VBRK_EE2A3 VBRK_X118Y68/VBRK_SW4A3 
pips: CLBLM_L_X46Y61/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X46Y65/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X46Y65/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X47Y60/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X46Y61/INT_L.SR1BEG_S0->>IMUX_L34 INT_L_X46Y61/INT_L.SW6END3->>SR1BEG_S0 INT_L_X46Y65/INT_L.LOGIC_OUTS_L17->>EE2BEG3 INT_L_X46Y65/INT_L.LOGIC_OUTS_L17->>IMUX_L14 INT_L_X46Y65/INT_L.LOGIC_OUTS_L17->>SE6BEG3 INT_L_X48Y60/INT_L.SL1END3->>WL1BEG2 INT_L_X48Y61/INT_L.SE6END3->>SL1BEG3 INT_L_X48Y65/INT_L.EE2END3->>SW6BEG3 INT_R_X47Y60/INT_R.WL1END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_wdata[13] - 
wires: CLBLM_L_X46Y64/CLBLM_IMUX43 CLBLM_L_X46Y64/CLBLM_M_D6 CLBLM_L_X46Y66/CLBLM_BYP1 CLBLM_L_X46Y66/CLBLM_LOGIC_OUTS1 CLBLM_L_X46Y66/CLBLM_L_BQ CLBLM_L_X46Y66/CLBLM_M_AX CLBLM_R_X47Y66/CLBLM_BYP5 CLBLM_R_X47Y66/CLBLM_EE2A1 CLBLM_R_X47Y66/CLBLM_L_BX CLBLM_R_X47Y66/CLBLM_WR1END2 DSP_L_X48Y65/DSP_EE2A1_1 DSP_L_X48Y65/DSP_WR1END2_1 INT_INTERFACE_L_X48Y66/INT_INTERFACE_EE2A1 INT_INTERFACE_L_X48Y66/INT_INTERFACE_WR1END2 INT_L_X46Y64/IMUX_L43 INT_L_X46Y64/NR1BEG1 INT_L_X46Y64/SS2END1 INT_L_X46Y65/NR1BEG1 INT_L_X46Y65/NR1END1 INT_L_X46Y65/SS2A1 INT_L_X46Y66/BYP_ALT1 INT_L_X46Y66/BYP_L1 INT_L_X46Y66/EE2BEG1 INT_L_X46Y66/GFAN0 INT_L_X46Y66/LOGIC_OUTS_L1 INT_L_X46Y66/NR1END1 INT_L_X46Y66/SS2BEG1 INT_L_X48Y66/EE2END1 INT_L_X48Y66/WR1BEG2 INT_R_X47Y66/BYP5 INT_R_X47Y66/BYP_ALT5 INT_R_X47Y66/EE2A1 INT_R_X47Y66/WR1END2 VBRK_X118Y69/VBRK_EE2A1 VBRK_X118Y69/VBRK_WR1END2 
pips: CLBLM_L_X46Y64/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X46Y66/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X46Y66/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X47Y66/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX INT_L_X46Y64/INT_L.SS2END1->>IMUX_L43 INT_L_X46Y64/INT_L.SS2END1->>NR1BEG1 INT_L_X46Y65/INT_L.NR1END1->>NR1BEG1 INT_L_X46Y66/INT_L.BYP_ALT1->>BYP_L1 INT_L_X46Y66/INT_L.GFAN0->>BYP_ALT1 INT_L_X46Y66/INT_L.LOGIC_OUTS_L1->>SS2BEG1 INT_L_X46Y66/INT_L.NR1END1->>EE2BEG1 INT_L_X46Y66/INT_L.NR1END1->>GFAN0 INT_L_X48Y66/INT_L.EE2END1->>WR1BEG2 INT_R_X47Y66/INT_R.BYP_ALT5->>BYP5 INT_R_X47Y66/INT_R.WR1END2->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_wdata[9] - 
wires: CLBLM_L_X46Y65/CLBLM_LOGIC_OUTS18 CLBLM_L_X46Y65/CLBLM_L_CMUX CLBLM_L_X46Y66/CLBLM_BYP5 CLBLM_L_X46Y66/CLBLM_L_BX CLBLM_R_X47Y63/CLBLM_BYP6 CLBLM_R_X47Y63/CLBLM_M_DX CLBLM_R_X47Y66/CLBLM_BYP0 CLBLM_R_X47Y66/CLBLM_L_AX INT_L_X46Y64/EL1BEG3 INT_L_X46Y65/EL1BEG_N3 INT_L_X46Y65/LOGIC_OUTS_L18 INT_L_X46Y65/NE2BEG0 INT_L_X46Y65/NL1BEG2 INT_L_X46Y65/NL1BEG_N3 INT_L_X46Y66/BYP_ALT5 INT_L_X46Y66/BYP_L5 INT_L_X46Y66/NE2A0 INT_L_X46Y66/NL1END2 INT_R_X47Y63/BYP6 INT_R_X47Y63/BYP_ALT6 INT_R_X47Y63/SL1END3 INT_R_X47Y64/EL1END3 INT_R_X47Y64/SL1BEG3 INT_R_X47Y65/NE2END_S3_0 INT_R_X47Y66/BYP0 INT_R_X47Y66/BYP_ALT0 INT_R_X47Y66/NE2END0 
pips: CLBLM_L_X46Y65/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_L_X46Y66/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X47Y63/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX CLBLM_R_X47Y66/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX INT_L_X46Y65/INT_L.LOGIC_OUTS_L18->>EL1BEG_N3 INT_L_X46Y65/INT_L.LOGIC_OUTS_L18->>NE2BEG0 INT_L_X46Y65/INT_L.LOGIC_OUTS_L18->>NL1BEG_N3 INT_L_X46Y65/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X46Y66/INT_L.BYP_ALT5->>BYP_L5 INT_L_X46Y66/INT_L.NL1END2->>BYP_ALT5 INT_R_X47Y63/INT_R.BYP_ALT6->>BYP6 INT_R_X47Y63/INT_R.SL1END3->>BYP_ALT6 INT_R_X47Y64/INT_R.EL1END3->>SL1BEG3 INT_R_X47Y66/INT_R.BYP_ALT0->>BYP0 INT_R_X47Y66/INT_R.NE2END0->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_wdata[14] - 
wires: CLBLM_L_X46Y60/CLBLM_IMUX13 CLBLM_L_X46Y60/CLBLM_LOGIC_OUTS0 CLBLM_L_X46Y60/CLBLM_L_AQ CLBLM_L_X46Y60/CLBLM_L_B6 CLBLM_L_X46Y61/CLBLM_BYP0 CLBLM_L_X46Y61/CLBLM_L_AX CLBLM_R_X47Y60/CLBLM_IMUX13 CLBLM_R_X47Y60/CLBLM_L_B6 INT_L_X46Y60/EL1BEG3 INT_L_X46Y60/FAN_BOUNCE_S3_4 INT_L_X46Y60/IMUX_L13 INT_L_X46Y60/LOGIC_OUTS_L0 INT_L_X46Y60/NR1BEG0 INT_L_X46Y61/BYP_ALT0 INT_L_X46Y61/BYP_L0 INT_L_X46Y61/EL1BEG_N3 INT_L_X46Y61/FAN_ALT4 INT_L_X46Y61/FAN_BOUNCE4 INT_L_X46Y61/NR1END0 INT_R_X47Y60/EL1END3 INT_R_X47Y60/FAN_ALT3 INT_R_X47Y60/FAN_BOUNCE3 INT_R_X47Y60/IMUX13 
pips: CLBLM_L_X46Y60/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X46Y60/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X46Y61/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X47Y60/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X46Y60/INT_L.FAN_BOUNCE_S3_4->>IMUX_L13 INT_L_X46Y60/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X46Y61/INT_L.BYP_ALT0->>BYP_L0 INT_L_X46Y61/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X46Y61/INT_L.NR1END0->>BYP_ALT0 INT_L_X46Y61/INT_L.NR1END0->>EL1BEG_N3 INT_L_X46Y61/INT_L.NR1END0->>FAN_ALT4 INT_R_X47Y60/INT_R.EL1END3->>FAN_ALT3 INT_R_X47Y60/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X47Y60/INT_R.FAN_BOUNCE3->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_wdata[15] - 
wires: BRAM_INT_INTERFACE_L_X44Y65/INT_INTERFACE_ER1BEG2 BRAM_INT_INTERFACE_L_X44Y65/INT_INTERFACE_WW2END1 BRAM_L_X44Y65/BRAM_ER1BEG2_0 BRAM_L_X44Y65/BRAM_WW2END1_0 CLBLL_R_X45Y64/CLBLL_BYP0 CLBLL_R_X45Y64/CLBLL_EL1BEG1 CLBLL_R_X45Y64/CLBLL_L_AX CLBLL_R_X45Y65/CLBLL_IMUX34 CLBLL_R_X45Y65/CLBLL_LOGIC_OUTS1 CLBLL_R_X45Y65/CLBLL_L_BQ CLBLL_R_X45Y65/CLBLL_L_C6 CLBLM_L_X46Y64/CLBLM_BYP1 CLBLM_L_X46Y64/CLBLM_EL1BEG1 CLBLM_L_X46Y64/CLBLM_M_AX CLBLM_R_X43Y65/CLBLM_ER1BEG2 CLBLM_R_X43Y65/CLBLM_WW2END1 INT_L_X44Y63/ER1BEG_S0 INT_L_X44Y63/SR1END3 INT_L_X44Y64/ER1BEG0 INT_L_X44Y64/SE2A2 INT_L_X44Y64/SL1END2 INT_L_X44Y64/SR1BEG3 INT_L_X44Y64/SR1END_N3_3 INT_L_X44Y65/EL1BEG1 INT_L_X44Y65/ER1END2 INT_L_X44Y65/SE2BEG2 INT_L_X44Y65/SL1BEG2 INT_L_X44Y65/WW2A1 INT_L_X46Y64/BYP_ALT1 INT_L_X46Y64/BYP_L1 INT_L_X46Y64/EL1END1 INT_R_X43Y65/ER1BEG2 INT_R_X43Y65/WW2END1 INT_R_X45Y64/BYP0 INT_R_X45Y64/BYP_ALT0 INT_R_X45Y64/EL1BEG1 INT_R_X45Y64/ER1END0 INT_R_X45Y64/SE2END2 INT_R_X45Y65/EL1END1 INT_R_X45Y65/IMUX34 INT_R_X45Y65/LOGIC_OUTS1 INT_R_X45Y65/WW2BEG1 VBRK_X113Y67/VBRK_EL1BEG1 
pips: CLBLL_R_X45Y64/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X45Y65/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X45Y65/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_L_X46Y64/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX INT_L_X44Y63/INT_L.SR1END3->>ER1BEG_S0 INT_L_X44Y64/INT_L.SL1END2->>SR1BEG3 INT_L_X44Y65/INT_L.ER1END2->>EL1BEG1 INT_L_X44Y65/INT_L.ER1END2->>SE2BEG2 INT_L_X44Y65/INT_L.ER1END2->>SL1BEG2 INT_L_X46Y64/INT_L.BYP_ALT1->>BYP_L1 INT_L_X46Y64/INT_L.EL1END1->>BYP_ALT1 INT_R_X43Y65/INT_R.WW2END1->>ER1BEG2 INT_R_X45Y64/INT_R.BYP_ALT0->>BYP0 INT_R_X45Y64/INT_R.ER1END0->>BYP_ALT0 INT_R_X45Y64/INT_R.SE2END2->>EL1BEG1 INT_R_X45Y65/INT_R.EL1END1->>IMUX34 INT_R_X45Y65/INT_R.LOGIC_OUTS1->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_wdata[16] - 
wires: CLBLM_L_X46Y60/CLBLM_IMUX34 CLBLM_L_X46Y60/CLBLM_L_C6 CLBLM_L_X46Y64/CLBLM_BYP4 CLBLM_L_X46Y64/CLBLM_M_BX CLBLM_L_X46Y65/CLBLM_LOGIC_OUTS2 CLBLM_L_X46Y65/CLBLM_L_CQ CLBLM_R_X47Y60/CLBLM_BYP2 CLBLM_R_X47Y60/CLBLM_L_CX CLBLM_R_X47Y60/CLBLM_SW2A2 CLBLM_R_X47Y61/CLBLM_SE4C2 DSP_L_X48Y60/DSP_SE4C2_1 DSP_L_X48Y60/DSP_SW2A2_0 INT_INTERFACE_L_X48Y60/INT_INTERFACE_SW2A2 INT_INTERFACE_L_X48Y61/INT_INTERFACE_SE4C2 INT_L_X46Y60/IMUX_L34 INT_L_X46Y60/WL1END1 INT_L_X46Y64/BYP_ALT4 INT_L_X46Y64/BYP_L4 INT_L_X46Y64/SE2A2 INT_L_X46Y64/WL1END1 INT_L_X46Y65/LOGIC_OUTS_L2 INT_L_X46Y65/SE2BEG2 INT_L_X46Y65/SE6BEG2 INT_L_X48Y60/SW2A2 INT_L_X48Y61/SE6END2 INT_L_X48Y61/SW2BEG2 INT_R_X47Y60/BYP2 INT_R_X47Y60/BYP_ALT2 INT_R_X47Y60/SW2END2 INT_R_X47Y60/WL1BEG1 INT_R_X47Y61/SE6E2 INT_R_X47Y62/SE6D2 INT_R_X47Y63/SE6C2 INT_R_X47Y64/SE2END2 INT_R_X47Y64/SE6B2 INT_R_X47Y64/WL1BEG1 INT_R_X47Y65/SE6A2 VBRK_X118Y63/VBRK_SW2A2 VBRK_X118Y64/VBRK_SE4C2 
pips: CLBLM_L_X46Y60/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X46Y64/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X46Y65/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X47Y60/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX INT_L_X46Y60/INT_L.WL1END1->>IMUX_L34 INT_L_X46Y64/INT_L.BYP_ALT4->>BYP_L4 INT_L_X46Y64/INT_L.WL1END1->>BYP_ALT4 INT_L_X46Y65/INT_L.LOGIC_OUTS_L2->>SE2BEG2 INT_L_X46Y65/INT_L.LOGIC_OUTS_L2->>SE6BEG2 INT_L_X48Y61/INT_L.SE6END2->>SW2BEG2 INT_R_X47Y60/INT_R.BYP_ALT2->>BYP2 INT_R_X47Y60/INT_R.SW2END2->>BYP_ALT2 INT_R_X47Y60/INT_R.SW2END2->>WL1BEG1 INT_R_X47Y64/INT_R.SE2END2->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_wdata[17] - 
wires: CLBLL_R_X45Y64/CLBLL_BYP5 CLBLL_R_X45Y64/CLBLL_L_BX CLBLL_R_X45Y64/CLBLL_WL1END1 CLBLM_L_X46Y64/CLBLM_BYP3 CLBLM_L_X46Y64/CLBLM_M_CX CLBLM_L_X46Y64/CLBLM_WL1END1 CLBLM_L_X46Y66/CLBLM_BYP4 CLBLM_L_X46Y66/CLBLM_LOGIC_OUTS4 CLBLM_L_X46Y66/CLBLM_M_AQ CLBLM_L_X46Y66/CLBLM_M_BX CLBLM_R_X47Y65/CLBLM_WL1END2 CLBLM_R_X47Y66/CLBLM_EE2A3 DSP_L_X48Y65/DSP_EE2A3_1 DSP_L_X48Y65/DSP_WL1END2_0 INT_INTERFACE_L_X48Y65/INT_INTERFACE_WL1END2 INT_INTERFACE_L_X48Y66/INT_INTERFACE_EE2A3 INT_L_X46Y64/BYP_ALT3 INT_L_X46Y64/BYP_L3 INT_L_X46Y64/SW2END2 INT_L_X46Y64/WL1BEG1 INT_L_X46Y66/BYP_ALT4 INT_L_X46Y66/BYP_L4 INT_L_X46Y66/EE2BEG3 INT_L_X46Y66/FAN_ALT1 INT_L_X46Y66/FAN_BOUNCE1 INT_L_X46Y66/LOGIC_OUTS_L4 INT_L_X46Y66/NL1BEG_N3 INT_L_X48Y65/SL1END3 INT_L_X48Y65/WL1BEG2 INT_L_X48Y66/EE2END3 INT_L_X48Y66/SL1BEG3 INT_R_X45Y64/BYP5 INT_R_X45Y64/BYP_ALT5 INT_R_X45Y64/WL1END1 INT_R_X47Y64/SW2A2 INT_R_X47Y65/SW2BEG2 INT_R_X47Y65/WL1END2 INT_R_X47Y66/EE2A3 VBRK_X113Y67/VBRK_WL1END1 VBRK_X118Y68/VBRK_WL1END2 VBRK_X118Y69/VBRK_EE2A3 
pips: CLBLL_R_X45Y64/CLBLL_R.CLBLL_BYP5->CLBLL_L_BX CLBLM_L_X46Y64/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X46Y66/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X46Y66/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X46Y64/INT_L.BYP_ALT3->>BYP_L3 INT_L_X46Y64/INT_L.SW2END2->>BYP_ALT3 INT_L_X46Y64/INT_L.SW2END2->>WL1BEG1 INT_L_X46Y66/INT_L.BYP_ALT4->>BYP_L4 INT_L_X46Y66/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X46Y66/INT_L.FAN_BOUNCE1->>BYP_ALT4 INT_L_X46Y66/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X46Y66/INT_L.NL1BEG_N3->>EE2BEG3 INT_L_X46Y66/INT_L.NL1BEG_N3->>FAN_ALT1 INT_L_X48Y65/INT_L.SL1END3->>WL1BEG2 INT_L_X48Y66/INT_L.EE2END3->>SL1BEG3 INT_R_X45Y64/INT_R.BYP_ALT5->>BYP5 INT_R_X45Y64/INT_R.WL1END1->>BYP_ALT5 INT_R_X47Y65/INT_R.WL1END2->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_wdata[18] - 
wires: CLBLL_R_X45Y60/CLBLL_EL1BEG1 CLBLL_R_X45Y60/CLBLL_WW2A1 CLBLL_R_X45Y61/CLBLL_NE2A2 CLBLM_L_X46Y60/CLBLM_BYP1 CLBLM_L_X46Y60/CLBLM_EL1BEG1 CLBLM_L_X46Y60/CLBLM_IMUX42 CLBLM_L_X46Y60/CLBLM_LOGIC_OUTS1 CLBLM_L_X46Y60/CLBLM_L_BQ CLBLM_L_X46Y60/CLBLM_L_D6 CLBLM_L_X46Y60/CLBLM_M_AX CLBLM_L_X46Y60/CLBLM_WW2A1 CLBLM_L_X46Y61/CLBLM_BYP5 CLBLM_L_X46Y61/CLBLM_L_BX CLBLM_L_X46Y61/CLBLM_NE2A2 INT_L_X44Y60/ER1BEG2 INT_L_X44Y60/WW2END1 INT_L_X46Y60/BYP_ALT1 INT_L_X46Y60/BYP_L1 INT_L_X46Y60/EL1END1 INT_L_X46Y60/IMUX_L42 INT_L_X46Y60/LOGIC_OUTS_L1 INT_L_X46Y60/WW2BEG1 INT_L_X46Y61/BYP_ALT5 INT_L_X46Y61/BYP_L5 INT_L_X46Y61/NE2END2 INT_R_X45Y60/EL1BEG1 INT_R_X45Y60/ER1END2 INT_R_X45Y60/NE2BEG2 INT_R_X45Y60/WW2A1 INT_R_X45Y61/NE2A2 VBRK_X113Y63/VBRK_EL1BEG1 VBRK_X113Y63/VBRK_WW2A1 VBRK_X113Y64/VBRK_NE2A2 
pips: CLBLM_L_X46Y60/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X46Y60/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X46Y60/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X46Y61/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX INT_L_X44Y60/INT_L.WW2END1->>ER1BEG2 INT_L_X46Y60/INT_L.BYP_ALT1->>BYP_L1 INT_L_X46Y60/INT_L.EL1END1->>BYP_ALT1 INT_L_X46Y60/INT_L.EL1END1->>IMUX_L42 INT_L_X46Y60/INT_L.LOGIC_OUTS_L1->>WW2BEG1 INT_L_X46Y61/INT_L.BYP_ALT5->>BYP_L5 INT_L_X46Y61/INT_L.NE2END2->>BYP_ALT5 INT_R_X45Y60/INT_R.ER1END2->>EL1BEG1 INT_R_X45Y60/INT_R.ER1END2->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_wdata[19] - 
wires: CLBLL_R_X45Y63/CLBLL_ER1BEG3 CLBLL_R_X45Y64/CLBLL_BYP2 CLBLL_R_X45Y64/CLBLL_L_CX CLBLL_R_X45Y65/CLBLL_IMUX42 CLBLL_R_X45Y65/CLBLL_LOGIC_OUTS2 CLBLL_R_X45Y65/CLBLL_L_CQ CLBLL_R_X45Y65/CLBLL_L_D6 CLBLM_L_X46Y63/CLBLM_ER1BEG3 CLBLM_L_X46Y64/CLBLM_BYP6 CLBLM_L_X46Y64/CLBLM_M_DX INT_L_X44Y63/SE2A2 INT_L_X44Y64/SE2BEG2 INT_L_X44Y64/SW2END2 INT_L_X46Y63/ER1END3 INT_L_X46Y63/NR1BEG3 INT_L_X46Y64/BYP_ALT6 INT_L_X46Y64/BYP_L6 INT_L_X46Y64/ER1END_N3_3 INT_L_X46Y64/NR1END3 INT_R_X45Y63/ER1BEG3 INT_R_X45Y63/NR1BEG2 INT_R_X45Y63/SE2END2 INT_R_X45Y64/BYP2 INT_R_X45Y64/BYP_ALT2 INT_R_X45Y64/NL1BEG1 INT_R_X45Y64/NR1END2 INT_R_X45Y64/SW2A2 INT_R_X45Y65/IMUX42 INT_R_X45Y65/LOGIC_OUTS2 INT_R_X45Y65/NL1END1 INT_R_X45Y65/SW2BEG2 VBRK_X113Y66/VBRK_ER1BEG3 
pips: CLBLL_R_X45Y64/CLBLL_R.CLBLL_BYP2->CLBLL_L_CX CLBLL_R_X45Y65/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X45Y65/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLM_L_X46Y64/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX INT_L_X44Y64/INT_L.SW2END2->>SE2BEG2 INT_L_X46Y63/INT_L.ER1END3->>NR1BEG3 INT_L_X46Y64/INT_L.BYP_ALT6->>BYP_L6 INT_L_X46Y64/INT_L.NR1END3->>BYP_ALT6 INT_R_X45Y63/INT_R.SE2END2->>ER1BEG3 INT_R_X45Y63/INT_R.SE2END2->>NR1BEG2 INT_R_X45Y64/INT_R.BYP_ALT2->>BYP2 INT_R_X45Y64/INT_R.NR1END2->>BYP_ALT2 INT_R_X45Y64/INT_R.NR1END2->>NL1BEG1 INT_R_X45Y65/INT_R.LOGIC_OUTS2->>SW2BEG2 INT_R_X45Y65/INT_R.NL1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_wdata[1] - 
wires: CLBLL_R_X45Y64/CLBLL_EE2A2 CLBLL_R_X45Y64/CLBLL_IMUX5 CLBLL_R_X45Y64/CLBLL_L_A6 CLBLL_R_X45Y64/CLBLL_SW2A3 CLBLL_R_X45Y65/CLBLL_SE2A3 CLBLL_R_X45Y66/CLBLL_WW2A2 CLBLM_L_X46Y64/CLBLM_EE2A2 CLBLM_L_X46Y64/CLBLM_SW2A3 CLBLM_L_X46Y65/CLBLM_BYP7 CLBLM_L_X46Y65/CLBLM_L_DX CLBLM_L_X46Y65/CLBLM_SE2A3 CLBLM_L_X46Y66/CLBLM_LOGIC_OUTS2 CLBLM_L_X46Y66/CLBLM_L_CQ CLBLM_L_X46Y66/CLBLM_WW2A2 CLBLM_R_X47Y63/CLBLM_IMUX12 CLBLM_R_X47Y63/CLBLM_M_B6 INT_L_X44Y64/EE2BEG2 INT_L_X44Y64/SS2END2 INT_L_X44Y65/SS2A2 INT_L_X44Y66/ER1BEG3 INT_L_X44Y66/SS2BEG2 INT_L_X44Y66/WW2END2 INT_L_X46Y63/SE2A2 INT_L_X46Y64/EE2END2 INT_L_X46Y64/SE2BEG2 INT_L_X46Y64/SW2A3 INT_L_X46Y65/BYP_ALT7 INT_L_X46Y65/BYP_L7 INT_L_X46Y65/SE2END3 INT_L_X46Y65/SW2BEG3 INT_L_X46Y66/LOGIC_OUTS_L2 INT_L_X46Y66/WW2BEG2 INT_R_X45Y64/EE2A2 INT_R_X45Y64/FAN_ALT3 INT_R_X45Y64/FAN_BOUNCE3 INT_R_X45Y64/IMUX5 INT_R_X45Y64/SW2END3 INT_R_X45Y65/SE2A3 INT_R_X45Y65/SW2END_N0_3 INT_R_X45Y66/ER1END3 INT_R_X45Y66/SE2BEG3 INT_R_X45Y66/WW2A2 INT_R_X45Y67/ER1END_N3_3 INT_R_X47Y63/IMUX12 INT_R_X47Y63/SE2END2 VBRK_X113Y67/VBRK_EE2A2 VBRK_X113Y67/VBRK_SW2A3 VBRK_X113Y68/VBRK_SE2A3 VBRK_X113Y69/VBRK_WW2A2 
pips: CLBLL_R_X45Y64/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLM_L_X46Y65/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X46Y66/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X47Y63/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X44Y64/INT_L.SS2END2->>EE2BEG2 INT_L_X44Y66/INT_L.WW2END2->>ER1BEG3 INT_L_X44Y66/INT_L.WW2END2->>SS2BEG2 INT_L_X46Y64/INT_L.EE2END2->>SE2BEG2 INT_L_X46Y65/INT_L.BYP_ALT7->>BYP_L7 INT_L_X46Y65/INT_L.SE2END3->>BYP_ALT7 INT_L_X46Y65/INT_L.SE2END3->>SW2BEG3 INT_L_X46Y66/INT_L.LOGIC_OUTS_L2->>WW2BEG2 INT_R_X45Y64/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X45Y64/INT_R.FAN_BOUNCE3->>IMUX5 INT_R_X45Y64/INT_R.SW2END3->>FAN_ALT3 INT_R_X45Y66/INT_R.ER1END3->>SE2BEG3 INT_R_X47Y63/INT_R.SE2END2->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_wdata[20] - 
wires: CLBLM_L_X46Y60/CLBLM_BYP0 CLBLM_L_X46Y60/CLBLM_BYP4 CLBLM_L_X46Y60/CLBLM_LOGIC_OUTS2 CLBLM_L_X46Y60/CLBLM_L_AX CLBLM_L_X46Y60/CLBLM_L_CQ CLBLM_L_X46Y60/CLBLM_M_BX CLBLM_L_X46Y61/CLBLM_BYP2 CLBLM_L_X46Y61/CLBLM_L_CX INT_L_X46Y59/BYP_ALT7 INT_L_X46Y59/BYP_BOUNCE7 INT_L_X46Y59/SR1END3 INT_L_X46Y60/BYP_ALT0 INT_L_X46Y60/BYP_ALT4 INT_L_X46Y60/BYP_BOUNCE_N3_7 INT_L_X46Y60/BYP_L0 INT_L_X46Y60/BYP_L4 INT_L_X46Y60/LOGIC_OUTS_L2 INT_L_X46Y60/NR1BEG2 INT_L_X46Y60/SR1BEG3 INT_L_X46Y60/SR1END_N3_3 INT_L_X46Y61/BYP_ALT2 INT_L_X46Y61/BYP_L2 INT_L_X46Y61/NR1END2 
pips: CLBLM_L_X46Y60/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X46Y60/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X46Y60/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_L_X46Y61/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX INT_L_X46Y59/INT_L.BYP_ALT7->>BYP_BOUNCE7 INT_L_X46Y59/INT_L.SR1END3->>BYP_ALT7 INT_L_X46Y60/INT_L.BYP_ALT0->>BYP_L0 INT_L_X46Y60/INT_L.BYP_ALT4->>BYP_L4 INT_L_X46Y60/INT_L.BYP_BOUNCE_N3_7->>BYP_ALT4 INT_L_X46Y60/INT_L.LOGIC_OUTS_L2->>NR1BEG2 INT_L_X46Y60/INT_L.LOGIC_OUTS_L2->>SR1BEG3 INT_L_X46Y60/INT_L.SR1END_N3_3->>BYP_ALT0 INT_L_X46Y61/INT_L.BYP_ALT2->>BYP_L2 INT_L_X46Y61/INT_L.NR1END2->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_wdata[21] - 
wires: CLBLM_L_X46Y63/CLBLM_BYP6 CLBLM_L_X46Y63/CLBLM_M_DX CLBLM_L_X46Y66/CLBLM_BYP3 CLBLM_L_X46Y66/CLBLM_LOGIC_OUTS5 CLBLM_L_X46Y66/CLBLM_M_BQ CLBLM_L_X46Y66/CLBLM_M_CX CLBLM_R_X47Y63/CLBLM_BYP3 CLBLM_R_X47Y63/CLBLM_M_CX CLBLM_R_X47Y63/CLBLM_SE2A3 CLBLM_R_X47Y63/CLBLM_WL1END2 DSP_L_X48Y60/DSP_SE2A3_3 DSP_L_X48Y60/DSP_WL1END2_3 INT_INTERFACE_L_X48Y63/INT_INTERFACE_SE2A3 INT_INTERFACE_L_X48Y63/INT_INTERFACE_WL1END2 INT_L_X46Y63/BYP_ALT6 INT_L_X46Y63/BYP_L6 INT_L_X46Y63/SW2END3 INT_L_X46Y64/SW2END_N0_3 INT_L_X46Y66/BYP_ALT3 INT_L_X46Y66/BYP_L3 INT_L_X46Y66/EL1BEG3 INT_L_X46Y66/FAN_ALT3 INT_L_X46Y66/FAN_BOUNCE3 INT_L_X46Y66/LOGIC_OUTS_L5 INT_L_X46Y66/NL1BEG0 INT_L_X46Y66/NL1END_S3_0 INT_L_X46Y67/EL1BEG_N3 INT_L_X46Y67/NL1END0 INT_L_X48Y63/SE2END3 INT_L_X48Y63/WL1BEG2 INT_R_X47Y63/BYP3 INT_R_X47Y63/BYP_ALT3 INT_R_X47Y63/SE2A3 INT_R_X47Y63/SW2A3 INT_R_X47Y63/WL1END2 INT_R_X47Y64/SE2BEG3 INT_R_X47Y64/SS2END3 INT_R_X47Y64/SW2BEG3 INT_R_X47Y65/SS2A3 INT_R_X47Y65/SS2END_N0_3 INT_R_X47Y66/EL1END3 INT_R_X47Y66/SS2BEG3 VBRK_X118Y66/VBRK_SE2A3 VBRK_X118Y66/VBRK_WL1END2 
pips: CLBLM_L_X46Y63/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX CLBLM_L_X46Y66/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X46Y66/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X47Y63/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX INT_L_X46Y63/INT_L.BYP_ALT6->>BYP_L6 INT_L_X46Y63/INT_L.SW2END3->>BYP_ALT6 INT_L_X46Y66/INT_L.BYP_ALT3->>BYP_L3 INT_L_X46Y66/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X46Y66/INT_L.FAN_BOUNCE3->>BYP_ALT3 INT_L_X46Y66/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X46Y66/INT_L.NL1END_S3_0->>FAN_ALT3 INT_L_X46Y67/INT_L.NL1END0->>EL1BEG_N3 INT_L_X48Y63/INT_L.SE2END3->>WL1BEG2 INT_R_X47Y63/INT_R.BYP_ALT3->>BYP3 INT_R_X47Y63/INT_R.WL1END2->>BYP_ALT3 INT_R_X47Y64/INT_R.SS2END3->>SE2BEG3 INT_R_X47Y64/INT_R.SS2END3->>SW2BEG3 INT_R_X47Y66/INT_R.EL1END3->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_wdata[22] - 
wires: CLBLM_L_X46Y60/CLBLM_BYP5 CLBLM_L_X46Y60/CLBLM_LOGIC_OUTS3 CLBLM_L_X46Y60/CLBLM_L_BX CLBLM_L_X46Y60/CLBLM_L_DQ CLBLM_L_X46Y61/CLBLM_BYP7 CLBLM_L_X46Y61/CLBLM_L_DX CLBLM_R_X47Y60/CLBLM_BYP7 CLBLM_R_X47Y60/CLBLM_L_DX INT_L_X46Y60/BYP_ALT5 INT_L_X46Y60/BYP_L5 INT_L_X46Y60/FAN_ALT3 INT_L_X46Y60/FAN_BOUNCE3 INT_L_X46Y60/LOGIC_OUTS_L3 INT_L_X46Y60/NE2BEG3 INT_L_X46Y60/NR1BEG3 INT_L_X46Y61/BYP_ALT7 INT_L_X46Y61/BYP_L7 INT_L_X46Y61/NE2A3 INT_L_X46Y61/NR1END3 INT_R_X47Y60/BYP7 INT_R_X47Y60/BYP_ALT7 INT_R_X47Y60/SL1END3 INT_R_X47Y61/NE2END3 INT_R_X47Y61/SL1BEG3 
pips: CLBLM_L_X46Y60/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X46Y60/CLBLM_L.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 CLBLM_L_X46Y61/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X47Y60/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX INT_L_X46Y60/INT_L.BYP_ALT5->>BYP_L5 INT_L_X46Y60/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X46Y60/INT_L.FAN_BOUNCE3->>BYP_ALT5 INT_L_X46Y60/INT_L.LOGIC_OUTS_L3->>FAN_ALT3 INT_L_X46Y60/INT_L.LOGIC_OUTS_L3->>NE2BEG3 INT_L_X46Y60/INT_L.LOGIC_OUTS_L3->>NR1BEG3 INT_L_X46Y61/INT_L.BYP_ALT7->>BYP_L7 INT_L_X46Y61/INT_L.NR1END3->>BYP_ALT7 INT_R_X47Y60/INT_R.BYP_ALT7->>BYP7 INT_R_X47Y60/INT_R.SL1END3->>BYP_ALT7 INT_R_X47Y61/INT_R.NE2END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_wdata[23] - 
wires: CLBLL_R_X45Y65/CLBLL_BYP1 CLBLL_R_X45Y65/CLBLL_LL_AX CLBLL_R_X45Y65/CLBLL_LOGIC_OUTS3 CLBLL_R_X45Y65/CLBLL_L_DQ CLBLL_R_X45Y66/CLBLL_BYP0 CLBLL_R_X45Y66/CLBLL_BYP1 CLBLL_R_X45Y66/CLBLL_LL_AX CLBLL_R_X45Y66/CLBLL_L_AX INT_R_X45Y65/BYP1 INT_R_X45Y65/BYP_ALT1 INT_R_X45Y65/FAN_BOUNCE_S3_2 INT_R_X45Y65/LOGIC_OUTS3 INT_R_X45Y65/NN2BEG3 INT_R_X45Y65/SR1BEG_S0 INT_R_X45Y66/BYP0 INT_R_X45Y66/BYP1 INT_R_X45Y66/BYP_ALT0 INT_R_X45Y66/BYP_ALT1 INT_R_X45Y66/FAN_ALT2 INT_R_X45Y66/FAN_BOUNCE2 INT_R_X45Y66/NN2A3 INT_R_X45Y66/SR1BEG_S0 INT_R_X45Y66/SR1END3 INT_R_X45Y67/NN2END3 INT_R_X45Y67/SR1BEG3 INT_R_X45Y67/SR1END_N3_3 
pips: CLBLL_R_X45Y65/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X45Y65/CLBLL_R.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLL_R_X45Y66/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X45Y66/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX INT_R_X45Y65/INT_R.BYP_ALT1->>BYP1 INT_R_X45Y65/INT_R.LOGIC_OUTS3->>NN2BEG3 INT_R_X45Y65/INT_R.LOGIC_OUTS3->>SR1BEG_S0 INT_R_X45Y65/INT_R.SR1BEG_S0->>BYP_ALT1 INT_R_X45Y66/INT_R.BYP_ALT0->>BYP0 INT_R_X45Y66/INT_R.BYP_ALT1->>BYP1 INT_R_X45Y66/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X45Y66/INT_R.FAN_BOUNCE2->>BYP_ALT0 INT_R_X45Y66/INT_R.SR1BEG_S0->>BYP_ALT1 INT_R_X45Y66/INT_R.SR1BEG_S0->>FAN_ALT2 INT_R_X45Y66/INT_R.SR1END3->>SR1BEG_S0 INT_R_X45Y67/INT_R.NN2END3->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_wdata[24] - 
wires: CLBLL_R_X45Y59/CLBLL_SE2A3 CLBLL_R_X45Y60/CLBLL_EL1BEG2 CLBLL_R_X45Y60/CLBLL_WW2A2 CLBLM_L_X46Y59/CLBLM_SE2A3 CLBLM_L_X46Y60/CLBLM_BYP2 CLBLM_L_X46Y60/CLBLM_EL1BEG2 CLBLM_L_X46Y60/CLBLM_LOGIC_OUTS16 CLBLM_L_X46Y60/CLBLM_L_AMUX CLBLM_L_X46Y60/CLBLM_L_CX CLBLM_L_X46Y60/CLBLM_WW2A2 CLBLM_R_X47Y60/CLBLM_BYP0 CLBLM_R_X47Y60/CLBLM_L_AX INT_L_X44Y60/ER1BEG3 INT_L_X44Y60/WW2END2 INT_L_X46Y59/ER1BEG_S0 INT_L_X46Y59/SE2END3 INT_L_X46Y60/BYP_ALT2 INT_L_X46Y60/BYP_L2 INT_L_X46Y60/EL1END2 INT_L_X46Y60/ER1BEG0 INT_L_X46Y60/LOGIC_OUTS_L16 INT_L_X46Y60/WW2BEG2 INT_R_X45Y59/SE2A3 INT_R_X45Y60/EL1BEG2 INT_R_X45Y60/ER1END3 INT_R_X45Y60/SE2BEG3 INT_R_X45Y60/WW2A2 INT_R_X45Y61/ER1END_N3_3 INT_R_X47Y60/BYP0 INT_R_X47Y60/BYP_ALT0 INT_R_X47Y60/ER1END0 VBRK_X113Y62/VBRK_SE2A3 VBRK_X113Y63/VBRK_EL1BEG2 VBRK_X113Y63/VBRK_WW2A2 
pips: CLBLM_L_X46Y60/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X46Y60/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X47Y60/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX INT_L_X44Y60/INT_L.WW2END2->>ER1BEG3 INT_L_X46Y59/INT_L.SE2END3->>ER1BEG_S0 INT_L_X46Y60/INT_L.BYP_ALT2->>BYP_L2 INT_L_X46Y60/INT_L.EL1END2->>BYP_ALT2 INT_L_X46Y60/INT_L.LOGIC_OUTS_L16->>WW2BEG2 INT_R_X45Y60/INT_R.ER1END3->>EL1BEG2 INT_R_X45Y60/INT_R.ER1END3->>SE2BEG3 INT_R_X47Y60/INT_R.BYP_ALT0->>BYP0 INT_R_X47Y60/INT_R.ER1END0->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_wdata[25] - 
wires: CLBLL_R_X45Y65/CLBLL_BYP0 CLBLL_R_X45Y65/CLBLL_BYP4 CLBLL_R_X45Y65/CLBLL_LL_BX CLBLL_R_X45Y65/CLBLL_L_AX CLBLL_R_X45Y67/CLBLL_NW2A2 CLBLM_L_X46Y66/CLBLM_LOGIC_OUTS6 CLBLM_L_X46Y66/CLBLM_M_CQ CLBLM_L_X46Y67/CLBLM_NW2A2 INT_L_X44Y65/SE2A1 INT_L_X44Y66/SE2BEG1 INT_L_X44Y66/SW2END1 INT_L_X46Y66/LOGIC_OUTS_L6 INT_L_X46Y66/NW2BEG2 INT_L_X46Y67/NW2A2 INT_R_X45Y64/FAN_BOUNCE_S3_2 INT_R_X45Y65/BYP0 INT_R_X45Y65/BYP4 INT_R_X45Y65/BYP_ALT0 INT_R_X45Y65/BYP_ALT4 INT_R_X45Y65/FAN_ALT2 INT_R_X45Y65/FAN_BOUNCE2 INT_R_X45Y65/SE2END1 INT_R_X45Y66/SW2A1 INT_R_X45Y67/NW2END2 INT_R_X45Y67/SW2BEG1 VBRK_X113Y70/VBRK_NW2A2 
pips: CLBLL_R_X45Y65/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X45Y65/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLM_L_X46Y66/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X44Y66/INT_L.SW2END1->>SE2BEG1 INT_L_X46Y66/INT_L.LOGIC_OUTS_L6->>NW2BEG2 INT_R_X45Y65/INT_R.BYP_ALT0->>BYP0 INT_R_X45Y65/INT_R.BYP_ALT4->>BYP4 INT_R_X45Y65/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X45Y65/INT_R.FAN_BOUNCE2->>BYP_ALT0 INT_R_X45Y65/INT_R.SE2END1->>BYP_ALT4 INT_R_X45Y65/INT_R.SE2END1->>FAN_ALT2 INT_R_X45Y67/INT_R.NW2END2->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_wdata[26] - 
wires: CLBLL_R_X45Y60/CLBLL_EL1BEG3 CLBLL_R_X45Y60/CLBLL_WW2A3 CLBLM_L_X46Y60/CLBLM_BYP3 CLBLM_L_X46Y60/CLBLM_BYP7 CLBLM_L_X46Y60/CLBLM_EL1BEG3 CLBLM_L_X46Y60/CLBLM_LOGIC_OUTS17 CLBLM_L_X46Y60/CLBLM_L_BMUX CLBLM_L_X46Y60/CLBLM_L_DX CLBLM_L_X46Y60/CLBLM_M_CX CLBLM_L_X46Y60/CLBLM_WW2A3 INT_L_X44Y60/ER1BEG_S0 INT_L_X44Y60/WW2END3 INT_L_X44Y61/ER1BEG0 INT_L_X44Y61/WW2END_N0_3 INT_L_X46Y60/BYP_ALT3 INT_L_X46Y60/BYP_ALT7 INT_L_X46Y60/BYP_L3 INT_L_X46Y60/BYP_L7 INT_L_X46Y60/EL1END3 INT_L_X46Y60/LOGIC_OUTS_L17 INT_L_X46Y60/NN2BEG3 INT_L_X46Y60/SL1END3 INT_L_X46Y60/WW2BEG3 INT_L_X46Y61/NN2A3 INT_L_X46Y61/SL1BEG3 INT_L_X46Y61/SR1END3 INT_L_X46Y62/NN2END3 INT_L_X46Y62/SR1BEG3 INT_L_X46Y62/SR1END_N3_3 INT_R_X45Y60/EL1BEG3 INT_R_X45Y60/WW2A3 INT_R_X45Y61/EL1BEG_N3 INT_R_X45Y61/ER1END0 VBRK_X113Y63/VBRK_EL1BEG3 VBRK_X113Y63/VBRK_WW2A3 
pips: CLBLM_L_X46Y60/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X46Y60/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X46Y60/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X44Y60/INT_L.WW2END3->>ER1BEG_S0 INT_L_X46Y60/INT_L.BYP_ALT3->>BYP_L3 INT_L_X46Y60/INT_L.BYP_ALT7->>BYP_L7 INT_L_X46Y60/INT_L.EL1END3->>BYP_ALT3 INT_L_X46Y60/INT_L.LOGIC_OUTS_L17->>NN2BEG3 INT_L_X46Y60/INT_L.SL1END3->>BYP_ALT7 INT_L_X46Y60/INT_L.SL1END3->>WW2BEG3 INT_L_X46Y61/INT_L.SR1END3->>SL1BEG3 INT_L_X46Y62/INT_L.NN2END3->>SR1BEG3 INT_R_X45Y61/INT_R.ER1END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_wdata[27] - 
wires: CLBLL_R_X45Y65/CLBLL_BYP3 CLBLL_R_X45Y65/CLBLL_BYP5 CLBLL_R_X45Y65/CLBLL_LL_CX CLBLL_R_X45Y65/CLBLL_L_BX CLBLL_R_X45Y66/CLBLL_LOGIC_OUTS0 CLBLL_R_X45Y66/CLBLL_L_AQ INT_L_X44Y65/EL1BEG3 INT_L_X44Y65/ER1BEG1 INT_L_X44Y65/NL1BEG0 INT_L_X44Y65/NL1END_S3_0 INT_L_X44Y65/SW2END0 INT_L_X44Y66/EL1BEG_N3 INT_L_X44Y66/NL1END0 INT_R_X45Y65/BYP3 INT_R_X45Y65/BYP5 INT_R_X45Y65/BYP_ALT3 INT_R_X45Y65/BYP_ALT5 INT_R_X45Y65/EL1END3 INT_R_X45Y65/ER1END1 INT_R_X45Y65/SW2A0 INT_R_X45Y66/LOGIC_OUTS0 INT_R_X45Y66/SW2BEG0 
pips: CLBLL_R_X45Y65/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX CLBLL_R_X45Y65/CLBLL_R.CLBLL_BYP5->CLBLL_L_BX CLBLL_R_X45Y66/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X44Y65/INT_L.SW2END0->>ER1BEG1 INT_L_X44Y65/INT_L.SW2END0->>NL1BEG0 INT_L_X44Y66/INT_L.NL1END0->>EL1BEG_N3 INT_R_X45Y65/INT_R.BYP_ALT3->>BYP3 INT_R_X45Y65/INT_R.BYP_ALT5->>BYP5 INT_R_X45Y65/INT_R.EL1END3->>BYP_ALT3 INT_R_X45Y65/INT_R.ER1END1->>BYP_ALT5 INT_R_X45Y66/INT_R.LOGIC_OUTS0->>SW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_wdata[28] - 
wires: CLBLM_L_X46Y60/CLBLM_BYP6 CLBLM_L_X46Y60/CLBLM_LOGIC_OUTS18 CLBLM_L_X46Y60/CLBLM_L_CMUX CLBLM_L_X46Y60/CLBLM_M_DX INT_L_X46Y60/BYP_ALT6 INT_L_X46Y60/BYP_L6 INT_L_X46Y60/LOGIC_OUTS_L18 INT_L_X46Y60/NL1BEG_N3 
pips: CLBLM_L_X46Y60/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX CLBLM_L_X46Y60/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X46Y60/INT_L.BYP_ALT6->>BYP_L6 INT_L_X46Y60/INT_L.LOGIC_OUTS_L18->>NL1BEG_N3 INT_L_X46Y60/INT_L.NL1BEG_N3->>BYP_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_wdata[29] - 
wires: CLBLL_R_X45Y65/CLBLL_ER1BEG3 CLBLL_R_X45Y65/CLBLL_LOGIC_OUTS16 CLBLL_R_X45Y65/CLBLL_L_AMUX CLBLM_L_X46Y63/CLBLM_BYP1 CLBLM_L_X46Y63/CLBLM_M_AX CLBLM_L_X46Y65/CLBLM_ER1BEG3 INT_L_X46Y63/BYP_ALT1 INT_L_X46Y63/BYP_L1 INT_L_X46Y63/SR1BEG_S0 INT_L_X46Y63/SS2END3 INT_L_X46Y64/SS2A3 INT_L_X46Y64/SS2END_N0_3 INT_L_X46Y65/ER1END3 INT_L_X46Y65/SS2BEG3 INT_L_X46Y66/ER1END_N3_3 INT_R_X45Y65/ER1BEG3 INT_R_X45Y65/LOGIC_OUTS16 VBRK_X113Y68/VBRK_ER1BEG3 
pips: CLBLL_R_X45Y65/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_L_X46Y63/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX INT_L_X46Y63/INT_L.BYP_ALT1->>BYP_L1 INT_L_X46Y63/INT_L.SR1BEG_S0->>BYP_ALT1 INT_L_X46Y63/INT_L.SS2END3->>SR1BEG_S0 INT_L_X46Y65/INT_L.ER1END3->>SS2BEG3 INT_R_X45Y65/INT_R.LOGIC_OUTS16->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_wdata[2] - 
wires: CLBLL_R_X45Y63/CLBLL_ER1BEG1 CLBLL_R_X45Y65/CLBLL_NE2A0 CLBLL_R_X45Y66/CLBLL_SW4A3 CLBLM_L_X46Y63/CLBLM_BYP4 CLBLM_L_X46Y63/CLBLM_ER1BEG1 CLBLM_L_X46Y63/CLBLM_M_BX CLBLM_L_X46Y65/CLBLM_BYP0 CLBLM_L_X46Y65/CLBLM_L_AX CLBLM_L_X46Y65/CLBLM_NE2A0 CLBLM_L_X46Y66/CLBLM_LOGIC_OUTS7 CLBLM_L_X46Y66/CLBLM_M_DQ CLBLM_L_X46Y66/CLBLM_SW4A3 CLBLM_R_X47Y63/CLBLM_EE2A1 CLBLM_R_X47Y63/CLBLM_IMUX35 CLBLM_R_X47Y63/CLBLM_M_C6 CLBLM_R_X47Y63/CLBLM_WR1END2 DSP_L_X48Y60/DSP_EE2A1_3 DSP_L_X48Y60/DSP_WR1END2_3 INT_INTERFACE_L_X48Y63/INT_INTERFACE_EE2A1 INT_INTERFACE_L_X48Y63/INT_INTERFACE_WR1END2 INT_L_X44Y62/ER1BEG_S0 INT_L_X44Y62/SW6END3 INT_L_X44Y63/ER1BEG0 INT_L_X44Y63/SW6END_N0_3 INT_L_X46Y63/BYP_ALT4 INT_L_X46Y63/BYP_L4 INT_L_X46Y63/EE2BEG1 INT_L_X46Y63/ER1END1 INT_L_X46Y64/NE2END_S3_0 INT_L_X46Y65/BYP_ALT0 INT_L_X46Y65/BYP_L0 INT_L_X46Y65/NE2END0 INT_L_X46Y66/LOGIC_OUTS_L7 INT_L_X46Y66/SW6BEG3 INT_L_X48Y63/EE2END1 INT_L_X48Y63/WR1BEG2 INT_R_X45Y62/SW6E3 INT_R_X45Y63/ER1BEG1 INT_R_X45Y63/ER1END0 INT_R_X45Y63/NR1BEG0 INT_R_X45Y63/SW6D3 INT_R_X45Y64/NE2BEG0 INT_R_X45Y64/NR1END0 INT_R_X45Y64/SW6C3 INT_R_X45Y65/NE2A0 INT_R_X45Y65/SW6B3 INT_R_X45Y66/SW6A3 INT_R_X47Y63/EE2A1 INT_R_X47Y63/IMUX35 INT_R_X47Y63/WR1END2 VBRK_X113Y66/VBRK_ER1BEG1 VBRK_X113Y68/VBRK_NE2A0 VBRK_X113Y69/VBRK_SW4A3 VBRK_X118Y66/VBRK_EE2A1 VBRK_X118Y66/VBRK_WR1END2 
pips: CLBLM_L_X46Y63/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X46Y65/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X46Y66/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 CLBLM_R_X47Y63/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X44Y62/INT_L.SW6END3->>ER1BEG_S0 INT_L_X46Y63/INT_L.BYP_ALT4->>BYP_L4 INT_L_X46Y63/INT_L.ER1END1->>BYP_ALT4 INT_L_X46Y63/INT_L.ER1END1->>EE2BEG1 INT_L_X46Y65/INT_L.BYP_ALT0->>BYP_L0 INT_L_X46Y65/INT_L.NE2END0->>BYP_ALT0 INT_L_X46Y66/INT_L.LOGIC_OUTS_L7->>SW6BEG3 INT_L_X48Y63/INT_L.EE2END1->>WR1BEG2 INT_R_X45Y63/INT_R.ER1END0->>ER1BEG1 INT_R_X45Y63/INT_R.ER1END0->>NR1BEG0 INT_R_X45Y64/INT_R.NR1END0->>NE2BEG0 INT_R_X47Y63/INT_R.WR1END2->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_wdata[30] - 
wires: CLBLM_L_X46Y60/CLBLM_LOGIC_OUTS19 CLBLM_L_X46Y60/CLBLM_L_DMUX CLBLM_R_X47Y60/CLBLM_BYP5 CLBLM_R_X47Y60/CLBLM_EE2A1 CLBLM_R_X47Y60/CLBLM_L_BX CLBLM_R_X47Y60/CLBLM_WR1END2 DSP_L_X48Y60/DSP_EE2A1_0 DSP_L_X48Y60/DSP_WR1END2_0 INT_INTERFACE_L_X48Y60/INT_INTERFACE_EE2A1 INT_INTERFACE_L_X48Y60/INT_INTERFACE_WR1END2 INT_L_X46Y60/EE2BEG1 INT_L_X46Y60/LOGIC_OUTS_L19 INT_L_X48Y60/EE2END1 INT_L_X48Y60/WR1BEG2 INT_R_X47Y60/BYP5 INT_R_X47Y60/BYP_ALT5 INT_R_X47Y60/EE2A1 INT_R_X47Y60/WR1END2 VBRK_X118Y63/VBRK_EE2A1 VBRK_X118Y63/VBRK_WR1END2 
pips: CLBLM_L_X46Y60/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_R_X47Y60/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX INT_L_X46Y60/INT_L.LOGIC_OUTS_L19->>EE2BEG1 INT_L_X48Y60/INT_L.EE2END1->>WR1BEG2 INT_R_X47Y60/INT_R.BYP_ALT5->>BYP5 INT_R_X47Y60/INT_R.WR1END2->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_wdata[3] - 
wires: CLBLL_R_X45Y64/CLBLL_ER1BEG1 CLBLL_R_X45Y64/CLBLL_IMUX13 CLBLL_R_X45Y64/CLBLL_L_B6 CLBLL_R_X45Y65/CLBLL_BYP7 CLBLL_R_X45Y65/CLBLL_LOGIC_OUTS18 CLBLL_R_X45Y65/CLBLL_L_CMUX CLBLL_R_X45Y65/CLBLL_L_DX CLBLM_L_X46Y64/CLBLM_ER1BEG1 CLBLM_L_X46Y64/CLBLM_IMUX4 CLBLM_L_X46Y64/CLBLM_M_A6 INT_L_X46Y64/ER1END1 INT_L_X46Y64/IMUX_L4 INT_R_X45Y64/ER1BEG1 INT_R_X45Y64/FAN_BOUNCE_S3_4 INT_R_X45Y64/IMUX13 INT_R_X45Y64/SL1END0 INT_R_X45Y65/BYP7 INT_R_X45Y65/BYP_ALT7 INT_R_X45Y65/FAN_ALT4 INT_R_X45Y65/FAN_BOUNCE4 INT_R_X45Y65/FAN_BOUNCE_S3_4 INT_R_X45Y65/LOGIC_OUTS18 INT_R_X45Y65/NR1BEG0 INT_R_X45Y65/SL1BEG0 INT_R_X45Y66/FAN_ALT4 INT_R_X45Y66/FAN_BOUNCE4 INT_R_X45Y66/NR1END0 VBRK_X113Y67/VBRK_ER1BEG1 
pips: CLBLL_R_X45Y64/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X45Y65/CLBLL_R.CLBLL_BYP7->CLBLL_L_DX CLBLL_R_X45Y65/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLM_L_X46Y64/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X46Y64/INT_L.ER1END1->>IMUX_L4 INT_R_X45Y64/INT_R.FAN_BOUNCE_S3_4->>IMUX13 INT_R_X45Y64/INT_R.SL1END0->>ER1BEG1 INT_R_X45Y65/INT_R.BYP_ALT7->>BYP7 INT_R_X45Y65/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X45Y65/INT_R.FAN_BOUNCE_S3_4->>BYP_ALT7 INT_R_X45Y65/INT_R.LOGIC_OUTS18->>FAN_ALT4 INT_R_X45Y65/INT_R.LOGIC_OUTS18->>NR1BEG0 INT_R_X45Y65/INT_R.LOGIC_OUTS18->>SL1BEG0 INT_R_X45Y66/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X45Y66/INT_R.NR1END0->>FAN_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_wdata[4] - 
wires: CLBLL_R_X45Y60/CLBLL_SE2A2 CLBLL_R_X45Y61/CLBLL_ER1BEG3 CLBLL_R_X45Y67/CLBLL_NW2A3 CLBLM_L_X46Y60/CLBLM_IMUX4 CLBLM_L_X46Y60/CLBLM_M_A6 CLBLM_L_X46Y60/CLBLM_SE2A2 CLBLM_L_X46Y61/CLBLM_ER1BEG3 CLBLM_L_X46Y61/CLBLM_IMUX3 CLBLM_L_X46Y61/CLBLM_L_A2 CLBLM_L_X46Y65/CLBLM_BYP5 CLBLM_L_X46Y65/CLBLM_L_BX CLBLM_L_X46Y66/CLBLM_LOGIC_OUTS3 CLBLM_L_X46Y66/CLBLM_L_DQ CLBLM_L_X46Y67/CLBLM_NW2A3 INT_L_X46Y60/IMUX_L4 INT_L_X46Y60/SE2END2 INT_L_X46Y61/ER1END3 INT_L_X46Y61/FAN_ALT3 INT_L_X46Y61/FAN_BOUNCE3 INT_L_X46Y61/IMUX_L3 INT_L_X46Y62/ER1END_N3_3 INT_L_X46Y65/BYP_ALT5 INT_L_X46Y65/BYP_L5 INT_L_X46Y65/FAN_ALT3 INT_L_X46Y65/FAN_BOUNCE3 INT_L_X46Y65/SL1END3 INT_L_X46Y66/LOGIC_OUTS_L3 INT_L_X46Y66/NW2BEG3 INT_L_X46Y66/SL1BEG3 INT_L_X46Y67/NW2A3 INT_R_X45Y60/SE2A2 INT_R_X45Y61/ER1BEG3 INT_R_X45Y61/SE2BEG2 INT_R_X45Y61/SS6END2 INT_R_X45Y62/SS6E2 INT_R_X45Y63/SS6D2 INT_R_X45Y64/SS6C2 INT_R_X45Y65/SS6B2 INT_R_X45Y66/SS6A2 INT_R_X45Y67/NW2END3 INT_R_X45Y67/SS6BEG2 VBRK_X113Y63/VBRK_SE2A2 VBRK_X113Y64/VBRK_ER1BEG3 VBRK_X113Y70/VBRK_NW2A3 
pips: CLBLM_L_X46Y60/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X46Y61/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X46Y65/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X46Y66/CLBLM_L.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X46Y60/INT_L.SE2END2->>IMUX_L4 INT_L_X46Y61/INT_L.ER1END3->>FAN_ALT3 INT_L_X46Y61/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X46Y61/INT_L.FAN_BOUNCE3->>IMUX_L3 INT_L_X46Y65/INT_L.BYP_ALT5->>BYP_L5 INT_L_X46Y65/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X46Y65/INT_L.FAN_BOUNCE3->>BYP_ALT5 INT_L_X46Y65/INT_L.SL1END3->>FAN_ALT3 INT_L_X46Y66/INT_L.LOGIC_OUTS_L3->>NW2BEG3 INT_L_X46Y66/INT_L.LOGIC_OUTS_L3->>SL1BEG3 INT_R_X45Y61/INT_R.SS6END2->>ER1BEG3 INT_R_X45Y61/INT_R.SS6END2->>SE2BEG2 INT_R_X45Y67/INT_R.NW2END3->>SS6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_wdata[5] - 
wires: CLBLM_L_X46Y63/CLBLM_BYP3 CLBLM_L_X46Y63/CLBLM_M_CX CLBLM_L_X46Y64/CLBLM_IMUX12 CLBLM_L_X46Y64/CLBLM_M_B6 CLBLM_L_X46Y65/CLBLM_BYP2 CLBLM_L_X46Y65/CLBLM_LOGIC_OUTS3 CLBLM_L_X46Y65/CLBLM_L_CX CLBLM_L_X46Y65/CLBLM_L_DQ INT_L_X46Y63/BYP_ALT3 INT_L_X46Y63/BYP_L3 INT_L_X46Y63/SR1END2 INT_L_X46Y64/IMUX_L12 INT_L_X46Y64/SR1BEG2 INT_L_X46Y64/SR1END1 INT_L_X46Y65/BYP_ALT1 INT_L_X46Y65/BYP_ALT2 INT_L_X46Y65/BYP_BOUNCE1 INT_L_X46Y65/BYP_L2 INT_L_X46Y65/LOGIC_OUTS_L3 INT_L_X46Y65/SR1BEG1 INT_L_X46Y65/SR1BEG_S0 
pips: CLBLM_L_X46Y63/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X46Y64/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X46Y65/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X46Y65/CLBLM_L.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X46Y63/INT_L.BYP_ALT3->>BYP_L3 INT_L_X46Y63/INT_L.SR1END2->>BYP_ALT3 INT_L_X46Y64/INT_L.SR1END1->>IMUX_L12 INT_L_X46Y64/INT_L.SR1END1->>SR1BEG2 INT_L_X46Y65/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X46Y65/INT_L.BYP_ALT2->>BYP_L2 INT_L_X46Y65/INT_L.BYP_BOUNCE1->>BYP_ALT2 INT_L_X46Y65/INT_L.LOGIC_OUTS_L3->>SR1BEG_S0 INT_L_X46Y65/INT_L.SR1BEG_S0->>BYP_ALT1 INT_L_X46Y65/INT_L.SR1BEG_S0->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

u_spi/u_spi_ctrl/byte_cnt__0 - 
wires: CLBLM_L_X46Y62/CLBLM_IMUX27 CLBLM_L_X46Y62/CLBLM_IMUX4 CLBLM_L_X46Y62/CLBLM_LOGIC_OUTS11 CLBLM_L_X46Y62/CLBLM_L_D CLBLM_L_X46Y62/CLBLM_M_A6 CLBLM_L_X46Y62/CLBLM_M_B4 INT_L_X46Y62/FAN_ALT1 INT_L_X46Y62/FAN_ALT5 INT_L_X46Y62/FAN_BOUNCE1 INT_L_X46Y62/FAN_BOUNCE5 INT_L_X46Y62/IMUX_L27 INT_L_X46Y62/IMUX_L4 INT_L_X46Y62/LOGIC_OUTS_L11 
pips: CLBLM_L_X46Y62/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X46Y62/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X46Y62/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X46Y62/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X46Y62/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X46Y62/INT_L.FAN_BOUNCE1->>FAN_ALT5 INT_L_X46Y62/INT_L.FAN_BOUNCE1->>IMUX_L4 INT_L_X46Y62/INT_L.FAN_BOUNCE5->>IMUX_L27 INT_L_X46Y62/INT_L.LOGIC_OUTS_L11->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

u_spi/u_spi_ctrl/byte_cnt[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_spi/u_spi_ctrl/byte_cnt[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

u_spi/u_spi_ctrl/byte_cnt[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 


####################################################
# Bels
SLICE_X70Y68/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*(~A1))+((~A4)*A6*A3*(~A1))+((~A4)*A6*(~A3)*A2*A1)+((~A4)*A6*(~A3)*(~A2))+((~A4)*(~A6)*A3*(~A1))+((~A4)*(~A6)*(~A3)*A2*A1) , 
NAME: SLICE_X70Y68/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y68/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*(~A5)*A2)+(A3*(~A4)*A2)+((~A3)*A6*A4*(~A5)*A2)+((~A3)*A6*(~A4)*A2)+((~A3)*(~A6)*A1)+((~A3)*(~A6)*(~A1)*A4*(~A5)*A2)+((~A3)*(~A6)*(~A1)*(~A4)*A2) , 
NAME: SLICE_X70Y68/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X71Y68/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A5*A1)+(A6*A3*A5*(~A1)*A2)+(A6*A3*(~A5)*A4*A1)+(A6*A3*(~A5)*A4*(~A1)*A2)+(A6*A3*(~A5)*(~A4))+(A6*(~A3)*A5*A1)+(A6*(~A3)*A5*(~A1)*A2)+(A6*(~A3)*(~A5)*A4*A1)+(A6*(~A3)*(~A5)*A4*(~A1)*A2)+(A6*(~A3)*(~A5)*(~A4)*A2)+((~A6)*A3*A5*(~A1)*A2)+((~A6)*A3*(~A5)*A4*(~A1)*A2)+((~A6)*(~A3)*A5*(~A1)*A2)+((~A6)*(~A3)*(~A5)*A4*(~A1)*A2)+((~A6)*(~A3)*(~A5)*(~A4)*A2) , 
NAME: SLICE_X71Y68/B6LUT, 
TYPE: LUT6, 

SLICE_X71Y68/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A1)*A3*(~A5))+(A4*(~A1)*(~A3)*A5*(~A6))+((~A4)*A2*(~A1)*A3*(~A5))+((~A4)*A2*(~A1)*(~A3)*A5*(~A6))+((~A4)*(~A2)*(~A1)*(~A3)*A5*(~A6)) , 
NAME: SLICE_X71Y68/C6LUT, 
TYPE: LUT6, 

SLICE_X72Y69/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1*A4*(~A2))+(A3*A1*(~A4))+(A3*(~A1)) , 
NAME: SLICE_X72Y69/A5LUT, 
TYPE: LUT5, 

SLICE_X70Y70/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A5*A3)+(A6*A2*A5*(~A3)*A4)+(A6*A2*(~A5))+(A6*(~A2)*A5*A3)+(A6*(~A2)*A5*(~A3)*A4)+(A6*(~A2)*(~A5)*A3)+((~A6)*A3*(~A4)) , 
NAME: SLICE_X70Y70/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y68/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A1*A3*A4*A2*A6)+((~A5)*A1*A3*A4*(~A2))+((~A5)*A1*A3*(~A4)*A2*A6)+((~A5)*A1*(~A3)*A2*A6)+((~A5)*(~A1)*A2*A6) , 
NAME: SLICE_X70Y68/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X71Y69/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A5)+(A4*A2*(~A5)*A6*(~A1))+(A4*(~A2)*(~A5)*A6*(~A1))+((~A4)*(~A5)*A6*(~A1)) , 
NAME: SLICE_X71Y69/C6LUT, 
TYPE: LUT6, 

SLICE_X70Y69/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*(~A1))+((~A3)*A2*A1)+((~A3)*A2*(~A1)*A4*(~A6))+((~A3)*A2*(~A1)*(~A4)*A6)+((~A3)*(~A2)*(~A1)*A4*(~A6))+((~A3)*(~A2)*(~A1)*(~A4)*A6) , 
NAME: SLICE_X70Y69/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y68/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A4)*(~A2)) , 
NAME: SLICE_X70Y68/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y65/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A5*A4*A6)+(A3*A2*A5*(~A4)*A1)+(A3*A2*A5*(~A4)*(~A1)*A6)+(A3*A2*(~A5)*A4)+(A3*A2*(~A5)*(~A4)*A1)+(A3*A2*(~A5)*(~A4)*(~A1)*A6)+(A3*(~A2)*A4*A6)+(A3*(~A2)*(~A4)*A1)+(A3*(~A2)*(~A4)*(~A1)*A6)+((~A3)*A2*A5*A4*A6)+((~A3)*A2*A5*(~A4)*(~A1)*A6)+((~A3)*A2*(~A5)*(~A4)*(~A1)*A6)+((~A3)*(~A2)*A4*A6)+((~A3)*(~A2)*(~A4)*(~A1)*A6) , 
NAME: SLICE_X77Y65/A6LUT, 
TYPE: LUT6, 

SLICE_X76Y66/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3)+(A1*(~A3)*A2)+((~A1)*A5*A4*A3)+((~A1)*(~A5)*A3) , 
NAME: SLICE_X76Y66/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y67/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A3)+(A4*A5*(~A3)*A2)+(A4*A5*(~A3)*(~A2)*A6)+(A4*(~A5)*A3)+(A4*(~A5)*(~A3)*(~A2)*A6)+((~A4)*A3*A2)+((~A4)*A3*(~A2)*(~A6)) , 
NAME: SLICE_X77Y67/A6LUT, 
TYPE: LUT6, 

SLICE_X79Y64/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A3)*(~A6)*(~A4)*A1) , 
NAME: SLICE_X79Y64/D6LUT, 
TYPE: LUT6, 

SLICE_X68Y68/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1)+(A5*(~A1)*A2)+((~A5)*(~A1)*A2) , 
NAME: SLICE_X68Y68/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y68/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*(~A5))+(A1*(~A3)*A5)+((~A1)*A3) , 
NAME: SLICE_X68Y68/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y68/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A4*A3)+(A1*A5*A4*(~A3)*A2)+(A1*A5*(~A4)*(~A3)*A2)+(A1*(~A5)*(~A3)*A2)+((~A1)*(~A3)*A2) , 
NAME: SLICE_X68Y68/B6LUT, 
TYPE: LUT6, 

SLICE_X66Y68/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A3*A4*(~A5)*(~A1))+(A6*A2*(~A3)*(~A5)*(~A1))+(A6*(~A2)*A3*A4*(~A1))+(A6*(~A2)*A3*(~A4)*A5*(~A1))+(A6*(~A2)*(~A3)*(~A1))+((~A6)*A2*A3*A4*(~A5)*(~A1))+((~A6)*A2*(~A3)*(~A5)*(~A1))+((~A6)*(~A2)*A3*A4*(~A1))+((~A6)*(~A2)*A3*(~A4)*A5*(~A1))+((~A6)*(~A2)*(~A3)*A5*(~A1)) , 
NAME: SLICE_X66Y68/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y66/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A2*(~A6)) , 
NAME: SLICE_X66Y66/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X72Y67/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A3)+(A4*(~A6)*A5*A1*A3)+(A4*(~A6)*A5*(~A1))+(A4*(~A6)*(~A5)*A2*A1*A3)+(A4*(~A6)*(~A5)*A2*(~A1))+(A4*(~A6)*(~A5)*(~A2)*A3)+((~A4)*A6*A5*A2*A3)+((~A4)*A6*A5*(~A2))+((~A4)*A6*(~A5)*A2*A3)+((~A4)*A6*(~A5)*(~A2)*A1*A3)+((~A4)*A6*(~A5)*(~A2)*(~A1))+((~A4)*(~A6)*A2*A1*A3)+((~A4)*(~A6)*(~A2)*A1*A3)+((~A4)*(~A6)*(~A2)*(~A1)) , 
NAME: SLICE_X72Y67/A6LUT, 
TYPE: LUT6, 

SLICE_X73Y67/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A3)+(A6*(~A2)*A1*A4*A5*A3)+(A6*(~A2)*A1*A4*(~A5))+(A6*(~A2)*A1*(~A4)*A5*A3)+(A6*(~A2)*(~A1)*A4*A5*A3)+(A6*(~A2)*(~A1)*A4*(~A5))+(A6*(~A2)*(~A1)*(~A4)*A3)+((~A6)*A2*A1*A4*A3)+((~A6)*A2*A1*(~A4))+((~A6)*A2*(~A1)*A4*A3)+((~A6)*A2*(~A1)*(~A4)*A5*A3)+((~A6)*A2*(~A1)*(~A4)*(~A5))+((~A6)*(~A2)*A4*A5*A3)+((~A6)*(~A2)*A4*(~A5))+((~A6)*(~A2)*(~A4)*A5*A3) , 
NAME: SLICE_X73Y67/A6LUT, 
TYPE: LUT6, 

SLICE_X73Y67/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6)+(A1*(~A2)*A3*A4*A5*A6)+(A1*(~A2)*A3*(~A4)*A5*A6)+(A1*(~A2)*A3*(~A4)*(~A5))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*(~A4)*A6)+((~A1)*A2*A3*A4*A6)+((~A1)*A2*(~A3)*A4*A6)+((~A1)*A2*(~A3)*(~A4)*A5*A6)+((~A1)*(~A2)*A5*A6) , 
NAME: SLICE_X73Y67/B6LUT, 
TYPE: LUT6, 

SLICE_X76Y67/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A3))) , 
NAME: SLICE_X76Y67/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y67/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A5))+((~A3)*A5) , 
NAME: SLICE_X76Y67/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X76Y67/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5*(~A3))+(A2*(~A5))+((~A2)*A5*A3)) , 
NAME: SLICE_X76Y67/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y67/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2*A3*(~A5))+(A1*A2*(~A3))+(A1*(~A2))+((~A1)*A2*A3*A5) , 
NAME: SLICE_X76Y67/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X75Y66/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A1*A5*(~A3))+(A2*A6*(~A1)*A4*A5*(~A3))+(A2*(~A6)*A5*(~A3))+((~A2)*A4*A5*(~A3)) , 
NAME: SLICE_X75Y66/A6LUT, 
TYPE: LUT6, 

SLICE_X76Y68/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A5))+((~A1)*A2*(~A5))+((~A1)*(~A2)*A3*A6*(~A5))+((~A1)*(~A2)*A3*(~A6)*A4)+((~A1)*(~A2)*A3*(~A6)*(~A4)*(~A5))+((~A1)*(~A2)*(~A3)*(~A5)) , 
NAME: SLICE_X76Y68/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y69/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3)+(A6*(~A3)*A5*A4)+(A6*(~A3)*A5*(~A4)*A2*A1)+(A6*(~A3)*A5*(~A4)*(~A2))+(A6*(~A3)*(~A5))+((~A6)) , 
NAME: SLICE_X75Y69/B6LUT, 
TYPE: LUT6, 

SLICE_X75Y67/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6)+(A1*(~A6)*A2*A4)+(A1*(~A6)*(~A2)*A5*A3*A4) , 
NAME: SLICE_X75Y67/D6LUT, 
TYPE: LUT6, 

SLICE_X76Y67/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4*A3*A1*(~A5))+(A2*A4*A3*(~A1))+(A2*A4*(~A3))+(A2*(~A4))+((~A2)*A4*A3*A1*A5)) , 
NAME: SLICE_X76Y67/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y67/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1)+(A3*(~A1)*A2*A4)+(A3*(~A1)*(~A2))+((~A3))) , 
NAME: SLICE_X76Y67/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y68/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*A5*A3*A1*(~A6)*(~A4))+((~A2)*A5*(~A3)*(~A1)*(~A6)*(~A4)) , 
NAME: SLICE_X75Y68/A6LUT, 
TYPE: LUT6, 

SLICE_X75Y66/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*(~A5)*A4*(~A3))+(A1*(~A6)*A2*(~A5)*A4*(~A3))+(A1*(~A6)*(~A2)*A5*(~A4)*(~A3))+(A1*(~A6)*(~A2)*(~A5)*A4)+((~A1)*(~A5)*A4*(~A3)) , 
NAME: SLICE_X75Y66/B6LUT, 
TYPE: LUT6, 

SLICE_X72Y65/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*(~A4))) , 
NAME: SLICE_X72Y65/A6LUT, 
TYPE: LUT6, 

SLICE_X74Y66/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1*A3)+(A5*A1*(~A3)*(~A4))+((~A5)*A3)+((~A5)*(~A3)*(~A4)) , 
NAME: SLICE_X74Y66/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X76Y67/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A4)*A2*(~A1)) , 
NAME: SLICE_X76Y67/D5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X72Y68/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A5)+((~A4)*A2*A1*A3*A5)+((~A4)*A2*A1*(~A3))+((~A4)*A2*(~A1)*A5)+((~A4)*(~A2)*A5) , 
NAME: SLICE_X72Y68/B5LUT, 
TYPE: LUT5, 

SLICE_X72Y67/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*(~A1)*(~A2)*(~A6))+(A4*(~A5)*(~A1)*A2*A6*A3)+((~A4)*(~A5)*(~A1)*A2*A6*A3) , 
NAME: SLICE_X72Y67/B6LUT, 
TYPE: LUT6, 

SLICE_X73Y68/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A4*A3*(~A1)*(~A5))+(A2*A6*(~A4)*(~A5))+(A2*(~A6)*(~A5))+((~A2)*A6*A4*(~A1))+((~A2)*A6*(~A4)*A1)+((~A2)*A6*(~A4)*(~A1)*(~A5))+((~A2)*(~A6)*A4*A1*(~A5))+((~A2)*(~A6)*A4*(~A1))+((~A2)*(~A6)*(~A4)*A1)+((~A2)*(~A6)*(~A4)*(~A1)*(~A5)) , 
NAME: SLICE_X73Y68/A6LUT, 
TYPE: LUT6, 

SLICE_X73Y68/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A3)+(A1*A4*(~A3)*A5)+(A1*A4*(~A3)*(~A5)*A2)+(A1*A4*(~A3)*(~A5)*(~A2)*A6)+(A1*(~A4))+((~A1)) , 
NAME: SLICE_X73Y68/C6LUT, 
TYPE: LUT6, 

SLICE_X72Y68/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A6*(~A5)*(~A4))+(A3*(~A2)*A6*(~A5)*(~A4))+(A3*(~A2)*(~A6)*A5*(~A4)*A1)+((~A3)*A2*A6*(~A5)*(~A4)*A1)+((~A3)*(~A2)*A6*(~A5)*(~A4)*A1)+((~A3)*(~A2)*(~A6)*A5*(~A4)*A1) , 
NAME: SLICE_X72Y68/A6LUT, 
TYPE: LUT6, 

SLICE_X76Y68/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*A3*(~A6)*A4*(~A5)) , 
NAME: SLICE_X76Y68/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y68/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A6)+(A1*A4*(~A6)*A2*(~A5))+(A1*A4*(~A6)*(~A2)*A5)+(A1*(~A4))+((~A1)) , 
NAME: SLICE_X73Y68/D6LUT, 
TYPE: LUT6, 

SLICE_X75Y69/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A2)*(~A1)*(~A3)*(~A4))) , 
NAME: SLICE_X75Y69/A6LUT, 
TYPE: LUT6, 

SLICE_X76Y67/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A4)*(~A3)*(~A1)*(~A2)*(~A5)) , 
NAME: SLICE_X76Y67/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X74Y70/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A4)+((~A6)*(~A4)*A1)+((~A6)*(~A4)*(~A1)*A2*A3)+((~A6)*(~A4)*(~A1)*(~A2)) , 
NAME: SLICE_X74Y70/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y69/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3)+(A6*(~A3)*A5)+(A6*(~A3)*(~A5)*A2*A1*(~A4))+(A6*(~A3)*(~A5)*A2*(~A1))+(A6*(~A3)*(~A5)*(~A2))+((~A6)) , 
NAME: SLICE_X75Y69/C6LUT, 
TYPE: LUT6, 

SLICE_X74Y70/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1*A3*A2)+(A5*A1*(~A3))+(A5*(~A1))+((~A5))) , 
NAME: SLICE_X74Y70/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X72Y67/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1)+((~A6)*A4*A3*A1)+((~A6)*A4*(~A3)*A2)+((~A6)*A4*(~A3)*(~A2)*A5)+((~A6)*A4*(~A3)*(~A2)*(~A5)*A1)+((~A6)*(~A4)*A3*A5)+((~A6)*(~A4)*A3*(~A5)*A1)+((~A6)*(~A4)*(~A3)*A2)+((~A6)*(~A4)*(~A3)*(~A2)*A5)+((~A6)*(~A4)*(~A3)*(~A2)*(~A5)*A1) , 
NAME: SLICE_X72Y67/C6LUT, 
TYPE: LUT6, 

SLICE_X73Y68/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A4*(~A1)*(~A5))+(A3*(~A2)*A1*A5)+(A3*(~A2)*(~A1))+((~A3)*(~A5)) , 
NAME: SLICE_X73Y68/B6LUT, 
TYPE: LUT6, 

SLICE_X72Y68/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1*(~A3))) , 
NAME: SLICE_X72Y68/B6LUT, 
TYPE: LUT6, 

SLICE_X74Y67/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*(~A1))+((~A2)*A4*(~A1))+((~A2)*(~A4)) , 
NAME: SLICE_X74Y67/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X68Y66/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A2)*(~A5)) , 
NAME: SLICE_X68Y66/B5LUT, 
TYPE: LUT5, 

SLICE_X72Y67/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A3*A6*A2)+(A1*A4*A3*A6*(~A2)*A5)+(A1*A4*A3*(~A6)*A5)+(A1*A4*(~A3))+(A1*(~A4)*A3*A6*A2*(~A5))+(A1*(~A4)*(~A3))+((~A1)*A3*A6*A2*(~A5))+((~A1)*(~A3)) , 
NAME: SLICE_X72Y67/D6LUT, 
TYPE: LUT6, 

SLICE_X69Y66/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A4)*A5*A3*(~A6))+(A2*(~A4)*(~A5)*A3*A6*A1)+(A2*(~A4)*(~A5)*A3*(~A6))+((~A2)*(~A4)*A5*A3*(~A6))+((~A2)*(~A4)*(~A5)*A3*A6*A1) , 
NAME: SLICE_X69Y66/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y61/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A1*A4*(~A6)*(~A5))+(A3*A2*A1*(~A4)*A6*(~A5))+(A3*A2*(~A1)*A4*(~A5))+(A3*A2*(~A1)*(~A4)*A6*(~A5))+(A3*(~A2)*A1*A4*A6*A5)+(A3*(~A2)*A1*A4*(~A6))+(A3*(~A2)*A1*(~A4)*A6)+(A3*(~A2)*A1*(~A4)*(~A6)*A5)+(A3*(~A2)*(~A1)*A4)+(A3*(~A2)*(~A1)*(~A4)*A6)+(A3*(~A2)*(~A1)*(~A4)*(~A6)*A5)+((~A3)*A2*A1*A4*(~A6)*(~A5))+((~A3)*A2*A1*(~A4)*A6*(~A5))+((~A3)*A2*(~A1)*A4*(~A5))+((~A3)*A2*(~A1)*(~A4)*A6*(~A5))+((~A3)*(~A2)*A1*A4*(~A6)*(~A5))+((~A3)*(~A2)*A1*(~A4)*A6)+((~A3)*(~A2)*A1*(~A4)*(~A6)*A5)+((~A3)*(~A2)*(~A1)*A4*(~A5))+((~A3)*(~A2)*(~A1)*(~A4)*A6)+((~A3)*(~A2)*(~A1)*(~A4)*(~A6)*A5) , 
NAME: SLICE_X68Y61/C6LUT, 
TYPE: LUT6, 

SLICE_X72Y60/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A2*(~A4)*(~A3))+(A6*A5*(~A2))+(A6*(~A5))+((~A6)*A1*A5*A2*(~A4)*(~A3))+((~A6)*A1*A5*(~A2))+((~A6)*A1*(~A5)) , 
NAME: SLICE_X72Y60/A6LUT, 
TYPE: LUT6, 

SLICE_X73Y60/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4*A2*A1)+(A3*(~A4)*A1)+(A3*(~A4)*(~A1)*(~A5))+((~A3)*A4*A2*A1*(~A5))+((~A3)*(~A4)*(~A5))) , 
NAME: SLICE_X73Y60/A6LUT, 
TYPE: LUT6, 

SLICE_X71Y60/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2)+(A5*(~A2)*A4)) , 
NAME: SLICE_X71Y60/A6LUT, 
TYPE: LUT6, 

SLICE_X72Y62/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A2*A4*(~A6))+(A1*A3*A2*(~A4)*A6)+(A1*(~A3)*A5*A2)+(A1*(~A3)*(~A5))+((~A1)*A3*(~A5)*A2*A4*(~A6))+((~A1)*A3*(~A5)*A2*(~A4)*A6)+((~A1)*(~A3)*(~A5)) , 
NAME: SLICE_X72Y62/A6LUT, 
TYPE: LUT6, 

SLICE_X72Y65/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A4*A1*A5)+(A3*A4*(~A1)) , 
NAME: SLICE_X72Y65/A5LUT, 
TYPE: LUT5, 

SLICE_X72Y62/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A5)+(A4*(~A5)*A2*(~A3))+(A4*(~A5)*(~A2))+((~A4)*A5*(~A3))+((~A4)*(~A5)*A2*A1)+((~A4)*(~A5)*A2*(~A1)*(~A3))+((~A4)*(~A5)*(~A2)*(~A3)) , 
NAME: SLICE_X72Y62/C5LUT, 
TYPE: LUT5, 

SLICE_X70Y62/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A5)+((~A6)*(~A5)*A3*A4*A2)+((~A6)*(~A5)*(~A3)*(~A4)*(~A1)) , 
NAME: SLICE_X70Y62/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y62/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A5*A2*A1)+(A6*(~A3)*A4*A5*A2*A1)+((~A6)*A5*A2*A1) , 
NAME: SLICE_X70Y62/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y62/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A1*A2*A3)+(A6*A4*A1*A2*(~A3)*A5)+(A6*A4*A1*(~A2)*(~A3)*(~A5))+(A6*A4*(~A1)*A2*A5)+(A6*A4*(~A1)*(~A2)*(~A3)*(~A5))+(A6*(~A4)*A1*A2*A3)+(A6*(~A4)*A1*(~A2)*(~A3)*(~A5))+(A6*(~A4)*(~A1)*(~A2)*(~A3)*(~A5))+((~A6)*A1*A2*A3)+((~A6)*A1*(~A2)*(~A3)*(~A5))+((~A6)*(~A1)*(~A2)*(~A3)*(~A5)) , 
NAME: SLICE_X70Y62/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y62/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)*(~A1)) , 
NAME: SLICE_X70Y62/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X69Y62/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A5)*A2*A3*A6)+(A4*(~A5)*A2*(~A3))+((~A4)*A2*A3*A6)+((~A4)*A2*(~A3)) , 
NAME: SLICE_X69Y62/D6LUT, 
TYPE: LUT6, 

SLICE_X72Y62/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A1*(~A5)*(~A4))+(A2*A6*(~A1))+(A2*(~A6))+((~A2)*A3*A6*A1*(~A5)*(~A4))+((~A2)*A3*A6*(~A1))+((~A2)*A3*(~A6)) , 
NAME: SLICE_X72Y62/B6LUT, 
TYPE: LUT6, 

SLICE_X69Y62/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A3)+(A6*A2*(~A3)*(~A1))+(A6*(~A2)*A4*A3*A5)+(A6*(~A2)*(~A4)*A3)+(A6*(~A2)*(~A4)*(~A3)*(~A1))+((~A6)*A2*(~A1))+((~A6)*(~A2)*A4*A3*(~A1)*A5)+((~A6)*(~A2)*(~A4)*(~A1)) , 
NAME: SLICE_X69Y62/A6LUT, 
TYPE: LUT6, 

SLICE_X72Y62/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1)+(A2*(~A1)*A4)) , 
NAME: SLICE_X72Y62/C6LUT, 
TYPE: LUT6, 

SLICE_X71Y63/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A3*A2*(~A5))+(A6*A1*A3*(~A2))+(A6*A1*(~A3))+(A6*(~A1)*A3)+(A6*(~A1)*(~A3)*A2*(~A5))+(A6*(~A1)*(~A3)*(~A2))+((~A6)*A4*A1*A3*A2*(~A5))+((~A6)*A4*A1*A3*(~A2))+((~A6)*A4*A1*(~A3))+((~A6)*A4*(~A1)*A3)+((~A6)*A4*(~A1)*(~A3)*A2*(~A5))+((~A6)*A4*(~A1)*(~A3)*(~A2)) , 
NAME: SLICE_X71Y63/A6LUT, 
TYPE: LUT6, 

SLICE_X70Y63/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A2)+(A3*(~A2)*A1)) , 
NAME: SLICE_X70Y63/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y64/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5)+((~A5)*A3*A2*A1)+((~A5)*A3*(~A2)*(~A1)*(~A4))+((~A5)*(~A3)*(~A2)*(~A1)*(~A4))) , 
NAME: SLICE_X70Y64/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y64/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A6*A5*A1*A4)+(A3*A2*A6*A5*(~A1))+(A3*A2*A6*(~A5)*A1*(~A4))+(A3*A2*(~A6)*A5*A1*A4)+(A3*A2*(~A6)*A5*(~A1)) , 
NAME: SLICE_X70Y64/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y64/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1)+(A3*A4*(~A1)*A2)+(A3*A4*(~A1)*(~A2)*(~A6))+(A3*(~A4)*(~A6))+((~A3)*A5*A4*A1)+((~A3)*A5*A4*(~A1)*A2)+((~A3)*A5*A4*(~A1)*(~A2)*(~A6))+((~A3)*A5*(~A4)*(~A6)) , 
NAME: SLICE_X70Y64/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y64/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*(~A1)) , 
NAME: SLICE_X70Y64/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y63/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A6)+(A4*A3*(~A6)*A1*A2)+(A4*A3*(~A6)*A1*(~A2)*(~A5))+(A4*A3*(~A6)*(~A1)*(~A5))+(A4*(~A3)*A1*A2)+(A4*(~A3)*A1*(~A2)*(~A5))+(A4*(~A3)*(~A1)*(~A5))+((~A4)*A1*A2)+((~A4)*A1*(~A2)*(~A5))+((~A4)*(~A1)*(~A5)) , 
NAME: SLICE_X70Y63/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y63/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A1)*(~A2)) , 
NAME: SLICE_X70Y63/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X68Y60/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*(~A4)) , 
NAME: SLICE_X68Y60/C5LUT, 
TYPE: LUT5, 

SLICE_X69Y62/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A6*A2)+(A1*(~A4)*A5*A6*A2)+(A1*(~A4)*(~A5)*A3)+(A1*(~A4)*(~A5)*(~A3)*A6*A2)+((~A1)*A3)+((~A1)*(~A3)*A6*A2) , 
NAME: SLICE_X69Y62/B6LUT, 
TYPE: LUT6, 

SLICE_X70Y63/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A2*(~A3)*(~A5))+(A4*A1*(~A2))+(A4*(~A1))+((~A4)*A6*A1*A2*(~A3)*(~A5))+((~A4)*A6*A1*(~A2))+((~A4)*A6*(~A1)) , 
NAME: SLICE_X70Y63/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X69Y62/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A6)+(A4*A3*(~A6)*A1)+(A4*A3*(~A6)*(~A1)*(~A5))+(A4*(~A3)*(~A5))+((~A4)*A2*A3*A6)+((~A4)*A2*A3*(~A6)*A1)+((~A4)*A2*A3*(~A6)*(~A1)*(~A5))+((~A4)*A2*(~A3)*(~A5)) , 
NAME: SLICE_X69Y62/C6LUT, 
TYPE: LUT6, 

SLICE_X69Y63/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A6*A5)+(A2*A1*A6*(~A5)*A4*A3)+(A2*A1*(~A6))+(A2*(~A1)*A6)+(A2*(~A1)*(~A6)*A5)+(A2*(~A1)*(~A6)*(~A5)*A4*A3)+((~A2)*A5)+((~A2)*(~A5)*A4*A3) , 
NAME: SLICE_X69Y63/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y63/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A1*A5*(~A4))+(A6*A3*A1*(~A5))+(A6*A3*(~A1)*A5)+(A6*A3*(~A1)*(~A5)*(~A4))+(A6*(~A3)*A1*(~A4))+(A6*(~A3)*(~A1)*A5)+(A6*(~A3)*(~A1)*(~A5)*(~A4))+((~A6)*A2*A3*A1*A5*(~A4))+((~A6)*A2*A3*A1*(~A5))+((~A6)*A2*A3*(~A1)*A5)+((~A6)*A2*A3*(~A1)*(~A5)*(~A4))+((~A6)*A2*(~A3)*A1*(~A4))+((~A6)*A2*(~A3)*(~A1)*A5)+((~A6)*A2*(~A3)*(~A1)*(~A5)*(~A4)) , 
NAME: SLICE_X68Y63/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y63/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*(~A2))) , 
NAME: SLICE_X68Y63/D6LUT, 
TYPE: LUT6, 

SLICE_X69Y64/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5)+((~A5)*A4*A1*A2)+((~A5)*A4*(~A1)*A3)+((~A5)*(~A4)*(~A1)*A3)) , 
NAME: SLICE_X69Y64/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y63/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A3*A4*A2)+(A5*(~A3)*A1*A4*A2)+((~A5)*A4*A2) , 
NAME: SLICE_X69Y63/C5LUT, 
TYPE: LUT5, 

SLICE_X68Y63/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6)+(A1*A2*(~A6)*A4*A3*A5)+(A1*(~A2)*A4*A3*A5) , 
NAME: SLICE_X68Y63/B6LUT, 
TYPE: LUT6, 

SLICE_X68Y63/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A1)*(~A4)) , 
NAME: SLICE_X68Y63/D5LUT, 
TYPE: LUT5, 

SLICE_X69Y63/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A6*A3*(~A2)*(~A1))+(A4*A5*A6*(~A3)*A2*(~A1))+(A4*A5*(~A6)*A3*(~A1))+(A4*A5*(~A6)*(~A3)*A2*(~A1))+(A4*(~A5)*A6*A3*A2*A1)+(A4*(~A5)*A6*A3*(~A2))+(A4*(~A5)*A6*(~A3)*A2)+(A4*(~A5)*A6*(~A3)*(~A2)*A1)+(A4*(~A5)*(~A6)*A3)+(A4*(~A5)*(~A6)*(~A3)*A2)+(A4*(~A5)*(~A6)*(~A3)*(~A2)*A1)+((~A4)*A5*A6*A3*(~A2)*(~A1))+((~A4)*A5*A6*(~A3)*A2*(~A1))+((~A4)*A5*(~A6)*A3*(~A1))+((~A4)*A5*(~A6)*(~A3)*A2*(~A1))+((~A4)*(~A5)*A6*A3*(~A2)*(~A1))+((~A4)*(~A5)*A6*(~A3)*A2)+((~A4)*(~A5)*A6*(~A3)*(~A2)*A1)+((~A4)*(~A5)*(~A6)*A3*(~A1))+((~A4)*(~A5)*(~A6)*(~A3)*A2)+((~A4)*(~A5)*(~A6)*(~A3)*(~A2)*A1) , 
NAME: SLICE_X69Y63/B6LUT, 
TYPE: LUT6, 

SLICE_X70Y63/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A2)+(A3*A5*(~A2)*A6*A1)+(A3*A5*(~A2)*(~A6))+(A3*(~A5)*(~A6)*A4)+((~A3)*A5*A2)+((~A3)*A5*(~A2)*A6*A1)+((~A3)*A5*(~A2)*A6*(~A1)*A4)+((~A3)*A5*(~A2)*(~A6))+((~A3)*(~A5)*A4) , 
NAME: SLICE_X70Y63/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X69Y63/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4)+(A5*(~A4)*A1)) , 
NAME: SLICE_X69Y63/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y63/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A4)+(A2*A3*(~A4)*A1)+(A2*A3*(~A4)*(~A1)*(~A6))+(A2*(~A3)*(~A6))+((~A2)*A5*A3*A4)+((~A2)*A5*A3*(~A4)*A1)+((~A2)*A5*A3*(~A4)*(~A1)*(~A6))+((~A2)*A5*(~A3)*(~A6)) , 
NAME: SLICE_X68Y63/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y61/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1)+((~A1)*A5*(~A3))+((~A1)*(~A5)) , 
NAME: SLICE_X68Y61/A5LUT, 
TYPE: LUT5, 

SLICE_X73Y60/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1) , 
NAME: SLICE_X73Y60/A5LUT, 
TYPE: LUT5, 

SLICE_X64Y63/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1)+((~A1)*A3*A4*A2)+((~A1)*A3*(~A4))+((~A1)*(~A3))) , 
NAME: SLICE_X64Y63/A6LUT, 
TYPE: LUT6, 

SLICE_X66Y63/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2*A3)+(A5*A2*(~A3)*A1)+(A5*A2*(~A3)*(~A1)*A4)+(A5*(~A2)*A1)+(A5*(~A2)*(~A1)*A4)+((~A5)*A1)) , 
NAME: SLICE_X66Y63/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X69Y61/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2)+((~A1)*A2)+((~A1)*(~A2)*(~A5)) , 
NAME: SLICE_X69Y61/D5LUT, 
TYPE: LUT5, 

SLICE_X66Y63/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5)+((~A5)*A1*A3*A2)+((~A5)*(~A1)*(~A3))) , 
NAME: SLICE_X66Y63/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X68Y66/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A2)*(~A1)*(~A5)) , 
NAME: SLICE_X68Y66/A5LUT, 
TYPE: LUT5, 

SLICE_X70Y64/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A1)*(~A2)) , 
NAME: SLICE_X70Y64/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X65Y63/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2*A1)) , 
NAME: SLICE_X65Y63/A6LUT, 
TYPE: LUT6, 

SLICE_X65Y63/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A4*A3)) , 
NAME: SLICE_X65Y63/B6LUT, 
TYPE: LUT6, 

SLICE_X65Y63/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A4*A3) , 
NAME: SLICE_X65Y63/B5LUT, 
TYPE: LUT5, 

SLICE_X66Y62/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3*A2)+(A1*(~A3)*(~A2))+((~A1)*(~A3)*(~A2))) , 
NAME: SLICE_X66Y62/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X65Y64/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*(~A3)*A5*A4)+((~A1)*(~A3)*(~A4))) , 
NAME: SLICE_X65Y64/A6LUT, 
TYPE: LUT6, 

SLICE_X65Y63/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6) , 
NAME: SLICE_X65Y63/C6LUT, 
TYPE: LUT6, 

SLICE_X65Y63/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A2*A1) , 
NAME: SLICE_X65Y63/A5LUT, 
TYPE: LUT5, 

SLICE_X65Y64/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A5)+(A2*(~A1)*(~A5))+((~A2)*(~A1)*(~A5)) , 
NAME: SLICE_X65Y64/B6LUT, 
TYPE: LUT6, 

SLICE_X64Y63/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2)+((~A2)*A3*A4*A5)+((~A2)*(~A3)*(~A4)) , 
NAME: SLICE_X64Y63/A5LUT, 
TYPE: LUT5, 

SLICE_X65Y62/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4)+((~A4)*A5*A2*A3)) , 
NAME: SLICE_X65Y62/A6LUT, 
TYPE: LUT6, 

SLICE_X66Y63/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*(~A1))+((~A5)*A4)+((~A5)*(~A4)*A1*(~A3))+((~A5)*(~A4)*(~A1)) , 
NAME: SLICE_X66Y63/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X66Y63/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A2*A5)+(A3*(~A2)*(~A5))+((~A3)*(~A2)*(~A5)) , 
NAME: SLICE_X66Y63/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X64Y64/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1*A2)+(A5*A1*(~A2)*A3)+(A5*A1*(~A2)*(~A3)*A4)+(A5*(~A1)*A3)+(A5*(~A1)*(~A3)*A4)+((~A5)*A3)) , 
NAME: SLICE_X64Y64/A6LUT, 
TYPE: LUT6, 

SLICE_X64Y63/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1)+((~A1)*A5*A4*A2)+((~A1)*(~A5)*(~A4))) , 
NAME: SLICE_X64Y63/B6LUT, 
TYPE: LUT6, 

SLICE_X65Y64/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A1*A4) , 
NAME: SLICE_X65Y64/A5LUT, 
TYPE: LUT5, 

SLICE_X66Y64/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4*A5)) , 
NAME: SLICE_X66Y64/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X64Y62/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A1*A4*A5)+((~A6)*(~A1)*(~A4)) , 
NAME: SLICE_X64Y62/A6LUT, 
TYPE: LUT6, 

SLICE_X67Y64/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5)+((~A5)*A1*A2*A4)+((~A5)*(~A1)*(~A2))) , 
NAME: SLICE_X67Y64/A6LUT, 
TYPE: LUT6, 

SLICE_X64Y62/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6) , 
NAME: SLICE_X64Y62/B6LUT, 
TYPE: LUT6, 

SLICE_X64Y63/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1)+((~A1)*A5*A4*A3)+((~A1)*(~A5)*(~A4)) , 
NAME: SLICE_X64Y63/B5LUT, 
TYPE: LUT5, 

SLICE_X65Y62/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*(~A4)*A5*A1)+((~A2)*(~A4)) , 
NAME: SLICE_X65Y62/A5LUT, 
TYPE: LUT5, 

SLICE_X66Y64/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1*(~A2))+(A5*(~A1)*(~A2)*(~A4))+((~A5)*(~A2)*(~A4)) , 
NAME: SLICE_X66Y64/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X66Y64/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A2)*(~A1)*A5*A3)+((~A2)*(~A1)*A5*(~A3)*(~A4))+((~A2)*(~A1)*(~A5)*(~A4)) , 
NAME: SLICE_X66Y64/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X66Y62/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A4)+(A2*(~A4)*(~A3)) , 
NAME: SLICE_X66Y62/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X67Y63/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A2*A3)+(A1*(~A4)*A3)+((~A1)*A3) , 
NAME: SLICE_X67Y63/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y66/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1)+(A3*(~A1)*A2*(~A6))+(A3*(~A1)*(~A2)*A5*A4*(~A6))+(A3*(~A1)*(~A2)*A5*(~A4))+(A3*(~A1)*(~A2)*(~A5)) , 
NAME: SLICE_X68Y66/D6LUT, 
TYPE: LUT6, 

SLICE_X67Y64/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5)+((~A5)*A1*A2*A3)+((~A5)*(~A1)*(~A2)) , 
NAME: SLICE_X67Y64/A5LUT, 
TYPE: LUT5, 

SLICE_X68Y66/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A1)*A3*A2*(~A5))+(A4*(~A1)*(~A3)*A2*(~A5))+(A4*(~A1)*(~A3)*(~A2))) , 
NAME: SLICE_X68Y66/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y66/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1)+((~A1)*A4*A2)+((~A1)*A4*(~A2)*A5*A3)+((~A1)*A4*(~A2)*(~A5))+((~A1)*(~A4))) , 
NAME: SLICE_X68Y66/B6LUT, 
TYPE: LUT6, 

SLICE_X71Y63/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1)+((~A5)*A1*A4*A3)) , 
NAME: SLICE_X71Y63/B6LUT, 
TYPE: LUT6, 

SLICE_X68Y61/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5*A3*A4*(~A1))+(A2*A5*(~A3)*(~A1))+(A2*(~A5)*A3*(~A1))+((~A2)*A5*A3*A4*(~A1))+((~A2)*A5*(~A3))+((~A2)*(~A5)*A3*(~A1))+((~A2)*(~A5)*(~A3))) , 
NAME: SLICE_X68Y61/A6LUT, 
TYPE: LUT6, 

SLICE_X71Y63/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5)+((~A5)*A4*A2*A1)+((~A5)*(~A4)) , 
NAME: SLICE_X71Y63/B5LUT, 
TYPE: LUT5, 

SLICE_X69Y63/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2)+((~A2)*A3*A5*A1*(~A4))+((~A2)*A3*(~A5)*(~A4))+((~A2)*(~A3)*A5*(~A4))) , 
NAME: SLICE_X69Y63/D6LUT, 
TYPE: LUT6, 

SLICE_X64Y64/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1*A3)+(A5*(~A1))+((~A5)*A1)+((~A5)*(~A1)*A3) , 
NAME: SLICE_X64Y64/A5LUT, 
TYPE: LUT5, 

SLICE_X66Y61/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A1*A2*(~A4))+(A3*(~A6)*A2*(~A4))+(A3*(~A6)*(~A2))+((~A3)*A6*A1*A2*(~A4))+((~A3)*A6*A1*(~A2))+((~A3)*A6*(~A1)*(~A2))+((~A3)*(~A6)*A2*(~A4)) , 
NAME: SLICE_X66Y61/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X68Y61/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5)+(A1*(~A5)*A4*(~A3))+(A1*(~A5)*(~A4)*A3)+((~A1)*A2*A5)+((~A1)*A2*(~A5)*A4*(~A3))+((~A1)*A2*(~A5)*(~A4)*A3)+((~A1)*(~A2)*A5*(~A3))+((~A1)*(~A2)*(~A5)*A4*(~A3))+((~A1)*(~A2)*(~A5)*(~A4)*A3) , 
NAME: SLICE_X68Y61/B6LUT, 
TYPE: LUT6, 

SLICE_X67Y62/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*A4*A1)+((~A2)*A4*(~A1)*A5*A6)+((~A2)*(~A4)*A1)+((~A2)*(~A4)*(~A1)*(~A5)) , 
NAME: SLICE_X67Y62/A6LUT, 
TYPE: LUT6, 

SLICE_X71Y62/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*(~A4)*A1*A6*A2)+(A3*A5*(~A4)*A1*(~A6))+(A3*(~A5)*A4*A1*A6*A2)+(A3*(~A5)*A4*A1*(~A6))+((~A3)*A1*A6*A2)+((~A3)*A1*(~A6)) , 
NAME: SLICE_X71Y62/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y61/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2)+(A6*(~A2)*A4)+((~A6)*A3*A5*A2)+((~A6)*A3*A5*(~A2)*A4)+((~A6)*A3*(~A5)*A4)+((~A6)*(~A3)*A2)+((~A6)*(~A3)*(~A2)*A4) , 
NAME: SLICE_X69Y61/A6LUT, 
TYPE: LUT6, 

SLICE_X71Y62/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A5*A6*A4*A1)+(A2*A3*A5*A6*(~A4))+(A2*A3*A5*(~A6)*A4*(~A1))+(A2*A3*(~A5)*A6*A4*A1)+(A2*A3*(~A5)*A6*(~A4)) , 
NAME: SLICE_X71Y62/D6LUT, 
TYPE: LUT6, 

SLICE_X71Y62/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A1*A3)+(A5*A6*(~A1)) , 
NAME: SLICE_X71Y62/C6LUT, 
TYPE: LUT6, 

SLICE_X71Y62/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A5)+(A4*(~A5)*(~A3))+((~A4)*A2*A1*A5)+((~A4)*A2*A1*(~A5)*(~A3))+((~A4)*A2*(~A1)*(~A3))+((~A4)*(~A2)*A5)+((~A4)*(~A2)*(~A5)*(~A3)) , 
NAME: SLICE_X71Y62/B5LUT, 
TYPE: LUT5, 

SLICE_X71Y63/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2)+(A1*(~A2)*A4*A5*A3*A6)+((~A1)*A2*A4*A5*A3)+((~A1)*A2*A4*A5*(~A3)*(~A6))+((~A1)*A2*A4*(~A5)*(~A6))+((~A1)*A2*(~A4)*(~A6))+((~A1)*(~A2)*A4*A5*A3*A6) , 
NAME: SLICE_X71Y63/C6LUT, 
TYPE: LUT6, 

SLICE_X71Y63/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A5)) , 
NAME: SLICE_X71Y63/D6LUT, 
TYPE: LUT6, 

SLICE_X67Y61/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A5)+(A6*A2*(~A5)*(~A4)*A1)+(A6*(~A2)*(~A4)*A1) , 
NAME: SLICE_X67Y61/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y61/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*(~A3)*A5*A6)+(A2*A1*(~A3)*(~A5))+(A2*(~A1)*A3*A4)+(A2*(~A1)*A3*(~A4)*A5*A6)+(A2*(~A1)*A3*(~A4)*(~A5))+(A2*(~A1)*(~A3)*A5*A6)+(A2*(~A1)*(~A3)*(~A5))+((~A2)*A3*A4)+((~A2)*A3*(~A4)*A5*A6)+((~A2)*A3*(~A4)*(~A5))+((~A2)*(~A3)*A5*A6)+((~A2)*(~A3)*(~A5)) , 
NAME: SLICE_X69Y61/B6LUT, 
TYPE: LUT6, 

SLICE_X67Y62/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A6*A1)+(A5*A2*A6*(~A1)*A4*A3)+(A5*A2*A6*(~A1)*(~A4))+(A5*A2*(~A6)*A1)+((~A5)*A6*A1)+((~A5)*A6*(~A1)*A4*A3)+((~A5)*A6*(~A1)*(~A4))+((~A5)*(~A6)*A1) , 
NAME: SLICE_X67Y62/B6LUT, 
TYPE: LUT6, 

SLICE_X71Y62/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5)+(A2*(~A5)*A4)) , 
NAME: SLICE_X71Y62/B6LUT, 
TYPE: LUT6, 

SLICE_X70Y60/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*(~A3)*A4*A1*A2)+(A6*A5*(~A3)*A4*(~A1))+(A6*(~A5)*A3*A4*A1*A2)+(A6*(~A5)*A3*A4*(~A1))+((~A6)*A4*A1*A2)+((~A6)*A4*(~A1)) , 
NAME: SLICE_X70Y60/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X69Y61/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A3*A6*A5*A4)+((~A1)*A3*A6*A5*(~A4)*A2)+((~A1)*A3*(~A6)*A5*A4)+((~A1)*A3*(~A6)*A5*(~A4)*A2)+((~A1)*A3*(~A6)*(~A5))+((~A1)*(~A3)*A6)+((~A1)*(~A3)*(~A6)*A5) , 
NAME: SLICE_X69Y61/C6LUT, 
TYPE: LUT6, 

SLICE_X70Y61/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*A4*A3*A6*A5)+((~A1)*A4*A3*(~A6))+((~A1)*A4*(~A3)*A2*A6*(~A5)) , 
NAME: SLICE_X70Y61/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X69Y61/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3)+((~A3)*A5*(~A2)*A4*A1)+((~A3)*(~A5)*(~A2))) , 
NAME: SLICE_X69Y61/D6LUT, 
TYPE: LUT6, 

SLICE_X70Y61/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A2*A5)+((~A3)*A4*A1*A2*A5)+((~A3)*(~A4)*A2*A5) , 
NAME: SLICE_X70Y61/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X71Y61/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1)+(A3*A4*(~A1)*A5*A2*A6)+(A3*(~A4))+((~A3)*A4*A5*A2*A6)+((~A3)*(~A4)*A5) , 
NAME: SLICE_X71Y61/A6LUT, 
TYPE: LUT6, 

SLICE_X71Y61/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*(~A4)) , 
NAME: SLICE_X71Y61/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y60/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A6*A2*(~A5)*(~A3))+(A1*A4*A6*(~A2)*A5*(~A3))+(A1*A4*(~A6)*A2*(~A3))+(A1*A4*(~A6)*(~A2)*A5*(~A3))+(A1*(~A4)*A6*A2*A5*A3)+(A1*(~A4)*A6*A2*(~A5))+(A1*(~A4)*A6*(~A2)*A5)+(A1*(~A4)*A6*(~A2)*(~A5)*A3)+(A1*(~A4)*(~A6)*A2)+(A1*(~A4)*(~A6)*(~A2)*A5)+(A1*(~A4)*(~A6)*(~A2)*(~A5)*A3)+((~A1)*A4*A6*A2*(~A5)*(~A3))+((~A1)*A4*A6*(~A2)*A5*(~A3))+((~A1)*A4*(~A6)*A2*(~A3))+((~A1)*A4*(~A6)*(~A2)*A5*(~A3))+((~A1)*(~A4)*A6*A2*(~A5)*(~A3))+((~A1)*(~A4)*A6*(~A2)*A5)+((~A1)*(~A4)*A6*(~A2)*(~A5)*A3)+((~A1)*(~A4)*(~A6)*A2*(~A3))+((~A1)*(~A4)*(~A6)*(~A2)*A5)+((~A1)*(~A4)*(~A6)*(~A2)*(~A5)*A3) , 
NAME: SLICE_X68Y60/A6LUT, 
TYPE: LUT6, 

SLICE_X70Y61/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A6*(~A2)*(~A1))+(A4*A5*(~A6))+(A4*(~A5))+((~A4)*A3*A5*A6*(~A2)*(~A1))+((~A4)*A3*A5*(~A6))+((~A4)*A3*(~A5)) , 
NAME: SLICE_X70Y61/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X68Y60/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A1)+(A6*A4*(~A1)*(~A5))+(A6*(~A4)*A2*A1*A3)+(A6*(~A4)*(~A2)*A1)+(A6*(~A4)*(~A2)*(~A1)*(~A5))+((~A6)*A4*(~A5))+((~A6)*(~A4)*A2*A1*(~A5)*A3)+((~A6)*(~A4)*(~A2)*(~A5)) , 
NAME: SLICE_X68Y60/B6LUT, 
TYPE: LUT6, 

SLICE_X70Y61/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2)+(A4*(~A2)*A1)) , 
NAME: SLICE_X70Y61/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y60/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A2)+(A6*A4*(~A2)*A5*A3)+(A6*(~A4)*A1)+(A6*(~A4)*(~A1)*A2)+(A6*(~A4)*(~A1)*(~A2)*A5*A3)+((~A6)*A4*A1)+((~A6)*A4*(~A1)*A2)+((~A6)*A4*(~A1)*(~A2)*A5*A3)+((~A6)*(~A4)*A2)+((~A6)*(~A4)*(~A2)*A5*A3) , 
NAME: SLICE_X70Y60/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y60/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3)+(A4*(~A3)*A5) , 
NAME: SLICE_X70Y60/D5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X69Y60/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5*A2*A4)+(A1*(~A5)*A4)+(A1*(~A5)*(~A4)*(~A3))) , 
NAME: SLICE_X69Y60/A6LUT, 
TYPE: LUT6, 

SLICE_X70Y60/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1*A5*A2)+(A3*A1*A5*(~A2)*(~A4))+(A3*A1*(~A5)*(~A2)*A4)+(A3*(~A1))+((~A3)*A1*A5*A2)+((~A3)*A1*A5*(~A2)*(~A4))+((~A3)*(~A1))) , 
NAME: SLICE_X70Y60/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X69Y60/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A5*A1*(~A4))+(A6*A2*A5*(~A1))+(A6*A2*(~A5))+(A6*(~A2)*A1*(~A4))+(A6*(~A2)*(~A1))+((~A6)*A3*A2*A5*A1*(~A4))+((~A6)*A3*A2*A5*(~A1))+((~A6)*A3*A2*(~A5))+((~A6)*A3*(~A2)*A1*(~A4))+((~A6)*A3*(~A2)*(~A1)) , 
NAME: SLICE_X69Y60/B6LUT, 
TYPE: LUT6, 

SLICE_X70Y60/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A2)*A4*(~A5)) , 
NAME: SLICE_X70Y60/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X71Y61/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A2*A3*A5)+(A4*A1*(~A2)*A5)+(A4*A1*(~A2)*(~A5)*(~A6))+(A4*(~A1)*A2*A3*A5*(~A6))+(A4*(~A1)*(~A2)*(~A6))+((~A4)*A2*A3*A5*(~A6))+((~A4)*(~A2)*(~A6)) , 
NAME: SLICE_X71Y61/B6LUT, 
TYPE: LUT6, 

SLICE_X71Y61/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)*(~A2)) , 
NAME: SLICE_X71Y61/D6LUT, 
TYPE: LUT6, 

SLICE_X68Y60/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3)+((~A3)*A2*A5*A1)+((~A3)*A2*A5*(~A1)*A4)+((~A3)*A2*(~A5)*A4)+((~A3)*(~A2)*A4)) , 
NAME: SLICE_X68Y60/C6LUT, 
TYPE: LUT6, 

SLICE_X70Y60/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A2*A5*(~A4))+(A1*A2*(~A5)*A3*(~A4))+(A1*A2*(~A5)*(~A3))) , 
NAME: SLICE_X70Y60/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y61/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A3*(~A4)*(~A1))+(A5*A2*(~A3))+(A5*(~A2))+((~A5)*A6*A2*A3*(~A4)*(~A1))+((~A5)*A6*A2*(~A3))+((~A5)*A6*(~A2)) , 
NAME: SLICE_X70Y61/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y60/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A2)+(A1*A4*(~A2)*A5)+(A1*A4*(~A2)*(~A5)*(~A3))+(A1*(~A4)*(~A3))+((~A1)*A6*A4*A2)+((~A1)*A6*A4*(~A2)*A5)+((~A1)*A6*A4*(~A2)*(~A5)*(~A3))+((~A1)*A6*(~A4)*(~A3)) , 
NAME: SLICE_X73Y60/B6LUT, 
TYPE: LUT6, 

SLICE_X72Y60/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A6*A5*(~A1))+(A4*A3*A6*(~A5))+(A4*A3*(~A6))+(A4*(~A3)*A6)+(A4*(~A3)*(~A6)*A5*(~A1))+(A4*(~A3)*(~A6)*(~A5))+((~A4)*A2*A3*A6*A5*(~A1))+((~A4)*A2*A3*A6*(~A5))+((~A4)*A2*A3*(~A6))+((~A4)*A2*(~A3)*A6)+((~A4)*A2*(~A3)*(~A6)*A5*(~A1))+((~A4)*A2*(~A3)*(~A6)*(~A5)) , 
NAME: SLICE_X72Y60/B6LUT, 
TYPE: LUT6, 

SLICE_X69Y60/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3*A2)+(A4*A3*(~A2)*A1*A5)+(A4*A3*(~A2)*(~A1))+(A4*(~A3)*A2)) , 
NAME: SLICE_X69Y60/C6LUT, 
TYPE: LUT6, 

SLICE_X73Y60/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4)+(A2*(~A4)*A3*(~A1))+(A2*(~A4)*(~A3))+((~A2)*A4*(~A1))+((~A2)*(~A4)*A3*A5)+((~A2)*(~A4)*A3*(~A5)*(~A1))+((~A2)*(~A4)*(~A3)*(~A1))) , 
NAME: SLICE_X73Y60/C6LUT, 
TYPE: LUT6, 

SLICE_X69Y60/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2*A1*A3)+(A4*A2*(~A1)) , 
NAME: SLICE_X69Y60/D5LUT, 
TYPE: LUT5, 

SLICE_X73Y60/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A5)+(A4*(~A5)*(~A1))+((~A4)*A3*A2*A5)+((~A4)*A3*A2*(~A5)*(~A1))+((~A4)*A3*(~A2)*(~A1))+((~A4)*(~A3)*A5)+((~A4)*(~A3)*(~A5)*(~A1)) , 
NAME: SLICE_X73Y60/C5LUT, 
TYPE: LUT5, 

SLICE_X72Y60/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A5*A2*A1*A3)+(A4*A6*A5*A2*(~A1))+((~A4)*A2*A1*A3)+((~A4)*A2*(~A1)) , 
NAME: SLICE_X72Y60/C6LUT, 
TYPE: LUT6, 

SLICE_X72Y61/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A5)*(~A1)) , 
NAME: SLICE_X72Y61/A5LUT, 
TYPE: LUT5, 

SLICE_X67Y60/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A2*A1)+(A5*A6*A2*(~A1)*A4)+(A5*A6*(~A2)*A4)+(A5*(~A6)*A4)+((~A5)*A3*A2)+((~A5)*A3*(~A2)*A4)+((~A5)*(~A3)*A6*A2*A1)+((~A5)*(~A3)*A6*A2*(~A1)*A4)+((~A5)*(~A3)*A6*(~A2)*A4)+((~A5)*(~A3)*(~A6)*A4) , 
NAME: SLICE_X67Y60/A6LUT, 
TYPE: LUT6, 

SLICE_X72Y61/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1)+(A4*(~A1)*A5)) , 
NAME: SLICE_X72Y61/A6LUT, 
TYPE: LUT6, 

SLICE_X72Y62/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A1*(~A3)*(~A2))+(A6*A4*(~A1))+(A6*(~A4))+((~A6)*A5*A4*A1*(~A3)*(~A2))+((~A6)*A5*A4*(~A1))+((~A6)*A5*(~A4)) , 
NAME: SLICE_X72Y62/D6LUT, 
TYPE: LUT6, 

SLICE_X73Y60/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A5)+(A6*A3*(~A5)*A2)+(A6*A3*(~A5)*(~A2)*(~A1))+(A6*(~A3)*(~A1))+((~A6)*A4*A3*A5)+((~A6)*A4*A3*(~A5)*A2)+((~A6)*A4*A3*(~A5)*(~A2)*(~A1))+((~A6)*A4*(~A3)*(~A1)) , 
NAME: SLICE_X73Y60/D6LUT, 
TYPE: LUT6, 

SLICE_X72Y60/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A3*A2*A6)+(A1*A5*A3*(~A2)*(~A6)*(~A4))+(A1*A5*(~A3)*(~A2)*(~A6)*(~A4))+(A1*(~A5)*A3*A2*A6)+(A1*(~A5)*A3*A2*(~A6)*A4)+(A1*(~A5)*A3*(~A2)*(~A6)*(~A4))+(A1*(~A5)*(~A3)*A2*A4)+(A1*(~A5)*(~A3)*(~A2)*(~A6)*(~A4))+((~A1)*A5*A3*A2*A6)+((~A1)*A5*A3*A2*(~A6)*A4)+((~A1)*A5*A3*(~A2)*(~A6)*(~A4))+((~A1)*A5*(~A3)*A2*A4)+((~A1)*A5*(~A3)*(~A2)*(~A6)*(~A4))+((~A1)*(~A5)*A3*A2*A6)+((~A1)*(~A5)*A3*(~A2)*(~A6)*(~A4))+((~A1)*(~A5)*(~A3)*(~A2)*(~A6)*(~A4)) , 
NAME: SLICE_X72Y60/D6LUT, 
TYPE: LUT6, 

SLICE_X71Y59/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1)+(A4*(~A1)*A6*A5*A2*(~A3))+(A4*(~A1)*A6*A5*(~A2)*A3)+((~A4)*A1)+((~A4)*(~A1)*A6*A5*A2*(~A3)) , 
NAME: SLICE_X71Y59/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y60/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2*A1)) , 
NAME: SLICE_X69Y60/D6LUT, 
TYPE: LUT6, 

SLICE_X71Y60/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*(~A5)) , 
NAME: SLICE_X71Y60/C5LUT, 
TYPE: LUT5, 

SLICE_X71Y60/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A1*A2*A5)+(A3*A4*A6*(~A1))+(A3*A4*(~A6))+(A3*(~A4)*A1*A2*A5)+(A3*(~A4)*(~A1))+((~A3)*A1*A2*A5)+((~A3)*(~A1)) , 
NAME: SLICE_X71Y60/B6LUT, 
TYPE: LUT6, 

SLICE_X71Y60/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A5)*A1*(~A4))) , 
NAME: SLICE_X71Y60/C6LUT, 
TYPE: LUT6, 

SLICE_X71Y60/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5)+(A6*(~A5)*A3*A4*A1*A2)+(A6*(~A5)*(~A3))+((~A6)*A3*A4*A1*A2)+((~A6)*(~A3)) , 
NAME: SLICE_X71Y60/D6LUT, 
TYPE: LUT6, 

SLICE_X69Y60/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3)+((~A3)*A2) , 
NAME: SLICE_X69Y60/C5LUT, 
TYPE: LUT5, 

SLICE_X71Y60/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A4)*(~A2)) , 
NAME: SLICE_X71Y60/A5LUT, 
TYPE: LUT5, 

SLICE_X68Y65/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5)+((~A5)*(~A3)*A1*A2) , 
NAME: SLICE_X68Y65/B5LUT, 
TYPE: LUT5, 

SLICE_X68Y64/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A2)+(A6*A3*(~A2)*A5*(~A1))+(A6*A3*(~A2)*(~A5)*A1)+(A6*(~A3)*A4*A2)+(A6*(~A3)*A4*(~A2)*A5*(~A1))+(A6*(~A3)*A4*(~A2)*(~A5)*A1)+(A6*(~A3)*(~A4)*A2*(~A1))+(A6*(~A3)*(~A4)*(~A2)*A5*(~A1))+(A6*(~A3)*(~A4)*(~A2)*(~A5)*A1)+((~A6)*A3*A4*A2)+((~A6)*A3*A4*(~A2)*A5*(~A1))+((~A6)*A3*A4*(~A2)*(~A5)*A1)+((~A6)*A3*(~A4)*A2*(~A1))+((~A6)*A3*(~A4)*(~A2)*A5*(~A1))+((~A6)*A3*(~A4)*(~A2)*(~A5)*A1)+((~A6)*(~A3)*A2)+((~A6)*(~A3)*(~A2)*A5*(~A1))+((~A6)*(~A3)*(~A2)*(~A5)*A1) , 
NAME: SLICE_X68Y64/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y64/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A6)+(A5*A1*(~A6)*A3)+(A5*A1*(~A6)*(~A3)*A4)+(A5*(~A1)*A2*A6)+(A5*(~A1)*A2*(~A6)*A3)+(A5*(~A1)*A2*(~A6)*(~A3)*A4)+(A5*(~A1)*(~A2)*A3)+(A5*(~A1)*(~A2)*(~A3)*A4)+((~A5)*A1*A3)+((~A5)*A1*(~A3)*A4)+((~A5)*(~A1)*A2*A3)+((~A5)*(~A1)*A2*(~A3)*A4)+((~A5)*(~A1)*(~A2)*A6)+((~A5)*(~A1)*(~A2)*(~A6)*A3)+((~A5)*(~A1)*(~A2)*(~A6)*(~A3)*A4) , 
NAME: SLICE_X69Y64/B6LUT, 
TYPE: LUT6, 

SLICE_X69Y64/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A1) , 
NAME: SLICE_X69Y64/A5LUT, 
TYPE: LUT5, 

SLICE_X69Y60/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A4)) , 
NAME: SLICE_X69Y60/A5LUT, 
TYPE: LUT5, 

SLICE_X68Y64/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A1)+(A2*A6*(~A1)*(~A5))+(A2*(~A6)*A3*A1)+(A2*(~A6)*A3*(~A1)*(~A5))+(A2*(~A6)*(~A3)*A4*A1)+(A2*(~A6)*(~A3)*A4*(~A1)*(~A5))+(A2*(~A6)*(~A3)*(~A4)*(~A5))+((~A2)*A6*(~A5))+((~A2)*(~A6)*A3*(~A5))+((~A2)*(~A6)*(~A3)*A4*(~A5))+((~A2)*(~A6)*(~A3)*(~A4)*A1)+((~A2)*(~A6)*(~A3)*(~A4)*(~A1)*(~A5)) , 
NAME: SLICE_X68Y64/B6LUT, 
TYPE: LUT6, 

SLICE_X68Y64/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A1)*A2*A3)+((~A1)*(~A2)*(~A3)) , 
NAME: SLICE_X68Y64/C5LUT, 
TYPE: LUT5, 

SLICE_X68Y65/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2)+(A4*(~A2)*(~A5)*A6*(~A1)*A3) , 
NAME: SLICE_X68Y65/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y64/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*(~A1)*A3*A4*A5)+(A2*(~A1)*A3*(~A4)*(~A5))+((~A2)*(~A1)*(~A3))) , 
NAME: SLICE_X68Y64/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y65/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*(~A1)*A3*(~A4))+(A2*(~A1)*(~A3)*A5*(~A4))+((~A2)*A1*A3*(~A5))+((~A2)*A1*(~A3)*(~A5)*(~A4))+((~A2)*(~A1)*(~A4))) , 
NAME: SLICE_X68Y65/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y64/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A4)*(~A5)*(~A2)*(~A3)*(~A1))) , 
NAME: SLICE_X68Y64/D6LUT, 
TYPE: LUT6, 

SLICE_X69Y63/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*(~A4)) , 
NAME: SLICE_X69Y63/D5LUT, 
TYPE: LUT5, 

SLICE_X68Y64/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1)+((~A1)*A3)+((~A1)*(~A3)*A2)+((~A1)*(~A3)*(~A2)*A5) , 
NAME: SLICE_X68Y64/D5LUT, 
TYPE: LUT5, 

SLICE_X75Y63/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A6*A1*(~A4))+(A2*A3*(~A6)*(~A1)*(~A4))+((~A2)*(~A3)*A6*A1*(~A4))+((~A2)*(~A3)*(~A6)*(~A1)*(~A4)) , 
NAME: SLICE_X75Y63/C6LUT, 
TYPE: LUT6, 

SLICE_X75Y64/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*(~A1)) , 
NAME: SLICE_X75Y64/C5LUT, 
TYPE: LUT5, 

SLICE_X78Y63/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A5*A3*A4*A2*A1)+((~A6)*A5*A3*A4*(~A2))+((~A6)*A5*A3*(~A4)*A2)+((~A6)*A5*A3*(~A4)*(~A2)*A1)+((~A6)*A5*(~A3))+((~A6)*(~A5)*A3)+((~A6)*(~A5)*(~A3)*A4*A2*A1)+((~A6)*(~A5)*(~A3)*A4*(~A2))+((~A6)*(~A5)*(~A3)*(~A4)*A2)+((~A6)*(~A5)*(~A3)*(~A4)*(~A2)*A1) , 
NAME: SLICE_X78Y63/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y62/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A6*A5*A2*(~A1))+(A4*A3*A6*A5*(~A2)*A1)+(A4*A3*A6*(~A5))+(A4*A3*(~A6)*A5)+(A4*A3*(~A6)*(~A5)*A2*(~A1))+(A4*A3*(~A6)*(~A5)*(~A2)*A1)+(A4*(~A3))+((~A4)*A3)+((~A4)*(~A3)*A6*A5*A2*(~A1))+((~A4)*(~A3)*A6*A5*(~A2)*A1)+((~A4)*(~A3)*A6*(~A5))+((~A4)*(~A3)*(~A6)*A5)+((~A4)*(~A3)*(~A6)*(~A5)*A2*(~A1))+((~A4)*(~A3)*(~A6)*(~A5)*(~A2)*A1) , 
NAME: SLICE_X78Y62/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y59/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A6)*A3*(~A2)*A5)+((~A4)*A1*A5) , 
NAME: SLICE_X76Y59/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y59/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A6)*A2*(~A3)*A5)+((~A4)*A1*A5) , 
NAME: SLICE_X76Y59/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y61/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5) , 
NAME: SLICE_X78Y61/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y61/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4) , 
NAME: SLICE_X78Y61/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y61/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5)) , 
NAME: SLICE_X77Y61/A6LUT, 
TYPE: LUT6, 

SLICE_X77Y61/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1)) , 
NAME: SLICE_X77Y61/B6LUT, 
TYPE: LUT6, 

SLICE_X77Y61/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4) , 
NAME: SLICE_X77Y61/C6LUT, 
TYPE: LUT6, 

SLICE_X77Y61/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3) , 
NAME: SLICE_X77Y61/D6LUT, 
TYPE: LUT6, 

SLICE_X77Y61/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3) , 
NAME: SLICE_X77Y61/A5LUT, 
TYPE: LUT5, 

SLICE_X76Y60/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A3)*(~A6)*(~A1)*A2)+((~A4)*A5*A2) , 
NAME: SLICE_X76Y60/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y61/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2) , 
NAME: SLICE_X77Y61/B5LUT, 
TYPE: LUT5, 

SLICE_X76Y62/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5)+(A1*(~A5)*A2)+(A1*(~A5)*(~A2)*(~A4))+((~A1))) , 
NAME: SLICE_X76Y62/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y62/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A6)) , 
NAME: SLICE_X76Y62/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y60/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A1)*A2*A5*A4)+((~A6)*A3*A4) , 
NAME: SLICE_X76Y60/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y64/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3)+(A2*(~A3)*(~A4))+((~A2)) , 
NAME: SLICE_X78Y64/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y64/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A1)*A2*A3*(~A4))+((~A1)*A2*(~A3)*A4)) , 
NAME: SLICE_X78Y64/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y64/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A1)*A2*A4*A3*(~A5))+((~A1)*A2*A4*(~A3)*A5)+((~A1)*A2*(~A4)*A5) , 
NAME: SLICE_X78Y64/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X78Y64/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*A5*A3*A4*A6*(~A2))+((~A1)*A5*A3*A4*(~A6)*A2)+((~A1)*A5*A3*(~A4)*A2)+((~A1)*A5*(~A3)*A2) , 
NAME: SLICE_X78Y64/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y64/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A4)*A2*A1*(~A3))+((~A4)*A2*(~A1)*A3)) , 
NAME: SLICE_X77Y64/A6LUT, 
TYPE: LUT6, 

SLICE_X77Y64/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A4)*A2*A3*A1*(~A5))+((~A4)*A2*A3*(~A1)*A5)+((~A4)*A2*(~A3)*A5) , 
NAME: SLICE_X77Y64/A5LUT, 
TYPE: LUT5, 

SLICE_X76Y64/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*(~A4)*(~A2)) , 
NAME: SLICE_X76Y64/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y64/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A3*A1) , 
NAME: SLICE_X78Y64/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y65/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A3*A4*A2)+(A6*A1*A3*(~A4))+(A6*A1*(~A3)*A2)+(A6*(~A1)*A5*A3*A4*A2)+(A6*(~A1)*A5*A3*(~A4))+(A6*(~A1)*A5*(~A3)*A2)+(A6*(~A1)*(~A5)*A3)+(A6*(~A1)*(~A5)*(~A3)*A4*A2)+(A6*(~A1)*(~A5)*(~A3)*(~A4))+((~A6)*A1*A3*A4*A2)+((~A6)*A1*(~A3)*A2)+((~A6)*(~A1)*A5*A3*A4*A2)+((~A6)*(~A1)*A5*(~A3)*A2)+((~A6)*(~A1)*(~A5)*(~A3)*A4*A2) , 
NAME: SLICE_X77Y65/B6LUT, 
TYPE: LUT6, 

SLICE_X79Y64/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5*(~A4)*(~A6)*(~A3)) , 
NAME: SLICE_X79Y64/C6LUT, 
TYPE: LUT6, 

SLICE_X74Y67/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A5)*A4*(~A3)*(~A1)) , 
NAME: SLICE_X74Y67/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y67/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4)+((~A4)*A2)+((~A4)*(~A2)*A1*(~A3))+((~A4)*(~A2)*(~A1))) , 
NAME: SLICE_X74Y67/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y67/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1) , 
NAME: SLICE_X66Y67/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y69/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4)+((~A4)*A1)+((~A4)*(~A1)*A2)+((~A4)*(~A1)*(~A2)*A5) , 
NAME: SLICE_X70Y69/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X72Y69/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A3*(~A5)*A2*(~A6))+(A1*A4*(~A3)*A5*(~A6))+(A1*A4*(~A3)*(~A5)*A2*(~A6))+(A1*(~A4)*A3*A5*(~A6))+(A1*(~A4)*A3*(~A5)*A2*(~A6))+(A1*(~A4)*(~A3)*(~A5)*A2*(~A6))+((~A1)*A4*A3*(~A5)*A2*(~A6))+((~A1)*A4*(~A3)*A5)+((~A1)*A4*(~A3)*(~A5)*A2)+((~A1)*A4*(~A3)*(~A5)*(~A2)*A6)+((~A1)*(~A4)*A3*A5)+((~A1)*(~A4)*A3*(~A5)*A2)+((~A1)*(~A4)*A3*(~A5)*(~A2)*A6)+((~A1)*(~A4)*(~A3)*(~A5)*A2*(~A6)) , 
NAME: SLICE_X72Y69/C6LUT, 
TYPE: LUT6, 

SLICE_X72Y69/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A3*(~A4)*A2*(~A6))+(A1*A5*(~A3)*A4*(~A6))+(A1*A5*(~A3)*(~A4)*A2*(~A6))+(A1*(~A5)*A3*A4*(~A6))+(A1*(~A5)*A3*(~A4)*A2*(~A6))+(A1*(~A5)*(~A3)*(~A4)*A2*(~A6))+((~A1)*A5*A3*(~A4)*A2*(~A6))+((~A1)*A5*(~A3)*A4)+((~A1)*A5*(~A3)*(~A4)*A2)+((~A1)*A5*(~A3)*(~A4)*(~A2)*A6)+((~A1)*(~A5)*A3*A4)+((~A1)*(~A5)*A3*(~A4)*A2)+((~A1)*(~A5)*A3*(~A4)*(~A2)*A6)+((~A1)*(~A5)*(~A3)*(~A4)*A2*(~A6)) , 
NAME: SLICE_X72Y69/D6LUT, 
TYPE: LUT6, 

SLICE_X66Y67/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*A3*(~A5))+((~A1)*(~A2)*(~A3)*A4*A6*(~A5)) , 
NAME: SLICE_X66Y67/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X71Y68/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A1*(~A5)*(~A2))+(A4*(~A3)*A5*(~A6)*(~A2))+(A4*(~A3)*(~A5)*(~A2))+((~A4)*A3*A1*(~A5)*(~A2))+((~A4)*(~A3)*A5*(~A6)*(~A2)) , 
NAME: SLICE_X71Y68/D6LUT, 
TYPE: LUT6, 

SLICE_X71Y68/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A1)) , 
NAME: SLICE_X71Y68/A5LUT, 
TYPE: LUT5, 

SLICE_X75Y64/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A3)+(A1*(~A4)*A5*A2*A3)+(A1*(~A4)*A5*(~A2)*A6)+(A1*(~A4)*A5*(~A2)*(~A6)*A3)+(A1*(~A4)*(~A5)*A2*A6)+(A1*(~A4)*(~A5)*A2*(~A6)*A3)+(A1*(~A4)*(~A5)*(~A2)*A3)+((~A1)*A4*A3)+((~A1)*(~A4)*A5*A2*A3)+((~A1)*(~A4)*A5*(~A2)*(~A6)*A3)+((~A1)*(~A4)*(~A5)*A2*(~A6)*A3)+((~A1)*(~A4)*(~A5)*(~A2)*A3) , 
NAME: SLICE_X75Y64/A6LUT, 
TYPE: LUT6, 

SLICE_X74Y63/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A4)+(A3*A6*(~A4)*A1*A5)+(A3*A6*(~A4)*A1*(~A5)*A2)+(A3*A6*(~A4)*(~A1)*(~A5)*A2)+(A3*(~A6)*A4*A5)+(A3*(~A6)*(~A4)*A1*A5)+(A3*(~A6)*(~A4)*A1*(~A5)*A2)+(A3*(~A6)*(~A4)*(~A1)*(~A5)*A2)+((~A3)*A6*A4*(~A5))+((~A3)*A6*(~A4)*A1*A5)+((~A3)*A6*(~A4)*A1*(~A5)*A2)+((~A3)*A6*(~A4)*(~A1)*(~A5)*A2)+((~A3)*(~A6)*(~A4)*A1*A5)+((~A3)*(~A6)*(~A4)*A1*(~A5)*A2)+((~A3)*(~A6)*(~A4)*(~A1)*(~A5)*A2) , 
NAME: SLICE_X74Y63/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y63/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A6)+(A1*A2*(~A3)*A4*(~A6)*A5)+(A1*A2*(~A3)*(~A4)*(~A6)*A5)+(A1*(~A2)*A3*A6)+(A1*(~A2)*(~A3)*A4*A6)+(A1*(~A2)*(~A3)*A4*(~A6)*A5)+(A1*(~A2)*(~A3)*(~A4)*(~A6)*A5)+((~A1)*A2*A3*(~A6))+((~A1)*A2*(~A3)*A4*A6)+((~A1)*A2*(~A3)*A4*(~A6)*A5)+((~A1)*A2*(~A3)*(~A4)*(~A6)*A5)+((~A1)*(~A2)*(~A3)*A4*A6)+((~A1)*(~A2)*(~A3)*A4*(~A6)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A6)*A5) , 
NAME: SLICE_X74Y63/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y62/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A3)+(A5*A1*(~A3)*A4*A2)+(A5*A1*(~A3)*A4*(~A2)*A6)+(A5*A1*(~A3)*(~A4)*(~A2)*A6)+(A5*(~A1)*A3*A2)+(A5*(~A1)*(~A3)*A4*A2)+(A5*(~A1)*(~A3)*A4*(~A2)*A6)+(A5*(~A1)*(~A3)*(~A4)*(~A2)*A6)+((~A5)*A1*A3*(~A2))+((~A5)*A1*(~A3)*A4*A2)+((~A5)*A1*(~A3)*A4*(~A2)*A6)+((~A5)*A1*(~A3)*(~A4)*(~A2)*A6)+((~A5)*(~A1)*(~A3)*A4*A2)+((~A5)*(~A1)*(~A3)*A4*(~A2)*A6)+((~A5)*(~A1)*(~A3)*(~A4)*(~A2)*A6) , 
NAME: SLICE_X74Y62/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X72Y64/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1)+((~A1)*A5)) , 
NAME: SLICE_X72Y64/D6LUT, 
TYPE: LUT6, 

SLICE_X72Y64/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5)+((~A5)*(~A1)) , 
NAME: SLICE_X72Y64/D5LUT, 
TYPE: LUT5, 

SLICE_X72Y65/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*(~A1)*(~A4)*A5*(~A3)) , 
NAME: SLICE_X72Y65/B6LUT, 
TYPE: LUT6, 

SLICE_X72Y65/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*(~A1)*A2*A4*(~A5)*(~A6)) , 
NAME: SLICE_X72Y65/C6LUT, 
TYPE: LUT6, 

SLICE_X76Y65/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4*A1)+((~A5)*A4*A1)+((~A5)*A4*(~A1)*A3)+((~A5)*(~A4)*A3)) , 
NAME: SLICE_X76Y65/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X71Y68/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A1)*(~A3))) , 
NAME: SLICE_X71Y68/A6LUT, 
TYPE: LUT6, 

SLICE_X71Y67/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A6)*A5*A1*A3*A2)+(A4*(~A6)*A5*A1*(~A3)*(~A2))+(A4*(~A6)*A5*(~A1)*(~A3)*(~A2))+(A4*(~A6)*(~A5)*(~A3)*(~A2))+((~A4)*A6*A1*(~A2))+((~A4)*(~A6)*A5*A1*A3*A2)+((~A4)*(~A6)*A5*A1*(~A3)*(~A2))+((~A4)*(~A6)*A5*(~A1)*(~A3)*(~A2))+((~A4)*(~A6)*(~A5)*(~A3)*(~A2)) , 
NAME: SLICE_X71Y67/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y67/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A1)) , 
NAME: SLICE_X68Y67/B5LUT, 
TYPE: LUT5, 

SLICE_X73Y69/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A4) , 
NAME: SLICE_X73Y69/B5LUT, 
TYPE: LUT5, 

SLICE_X73Y69/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3)+((~A3)*(~A4)) , 
NAME: SLICE_X73Y69/C5LUT, 
TYPE: LUT5, 

SLICE_X73Y69/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A2)*(~A4)) , 
NAME: SLICE_X73Y69/A5LUT, 
TYPE: LUT5, 

SLICE_X73Y69/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*(~A4))) , 
NAME: SLICE_X73Y69/A6LUT, 
TYPE: LUT6, 

SLICE_X74Y70/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A1)*(~A5))) , 
NAME: SLICE_X74Y70/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y69/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A2))) , 
NAME: SLICE_X73Y69/B6LUT, 
TYPE: LUT6, 

SLICE_X73Y69/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3)) , 
NAME: SLICE_X73Y69/C6LUT, 
TYPE: LUT6, 

SLICE_X73Y69/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A2*A3*(~A4))+(A6*A5*A2*(~A3))+(A6*A5*(~A2))+(A6*(~A5))+((~A6)) , 
NAME: SLICE_X73Y69/D6LUT, 
TYPE: LUT6, 

SLICE_X68Y67/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A4)*A3)+((~A5)*A2*(~A4)*A3)+((~A5)*(~A2)*(~A6)*A1*(~A4))+((~A5)*(~A2)*(~A6)*(~A1)*(~A4)*A3) , 
NAME: SLICE_X68Y67/A6LUT, 
TYPE: LUT6, 

SLICE_X70Y69/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A3)+(A5*(~A4)*A2*A3)+((~A5)*A4*(~A2)*A3)+((~A5)*(~A4)*A2*A6*A1)+((~A5)*(~A4)*A2*A6*(~A1)*A3)+((~A5)*(~A4)*A2*(~A6)*A3)+((~A5)*(~A4)*(~A2)*A3) , 
NAME: SLICE_X70Y69/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X72Y69/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4*A1)) , 
NAME: SLICE_X72Y69/A6LUT, 
TYPE: LUT6, 

SLICE_X71Y69/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A3*A4*A2*(~A1))+(A5*A3*(~A4)*(~A2)*(~A1))+((~A5)*(~A3)*A4*A2*(~A1))+((~A5)*(~A3)*(~A4)*(~A2)*(~A1)) , 
NAME: SLICE_X71Y69/A5LUT, 
TYPE: LUT5, 

SLICE_X71Y69/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A4*A2*(~A5))+(A3*A4*(~A2)*A5)+(A3*(~A4))+((~A3)*A4)+((~A3)*(~A4)*A2*(~A5))+((~A3)*(~A4)*(~A2)*A5) , 
NAME: SLICE_X71Y69/B5LUT, 
TYPE: LUT5, 

SLICE_X70Y67/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A3)) , 
NAME: SLICE_X70Y67/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X69Y69/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A6))+((~A1)) , 
NAME: SLICE_X69Y69/D6LUT, 
TYPE: LUT6, 

SLICE_X69Y72/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1)+(A5*(~A1)*A3)+((~A5)*A3) , 
NAME: SLICE_X69Y72/B5LUT, 
TYPE: LUT5, 

SLICE_X69Y72/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A4)*A3*(~A2))+((~A4)*(~A3)) , 
NAME: SLICE_X69Y72/A5LUT, 
TYPE: LUT5, 

SLICE_X69Y72/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A2)+(A6*A3*(~A2)*A4*A5)+(A6*(~A3)*A2*A4)+(A6*(~A3)*(~A2)*A4*A5)+(A6*(~A3)*(~A2)*(~A4))+((~A6)*A3*A2)+((~A6)*A3*(~A2)*A4*A5)+((~A6)*(~A3)*(~A2)*A4*(~A5))+((~A6)*(~A3)*(~A2)*(~A4)) , 
NAME: SLICE_X69Y72/C6LUT, 
TYPE: LUT6, 

SLICE_X69Y72/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3*A4*A1)+(A5*A3*A4*(~A1)*A2)+(A5*A3*(~A4)*A2)+(A5*(~A3)*A4*A1)+(A5*(~A3)*A4*(~A1)*(~A2))+(A5*(~A3)*(~A4)*A1*A2)+(A5*(~A3)*(~A4)*(~A1)*(~A2))+((~A5)*A3*A4*A1)+((~A5)*A3*A4*(~A1)*A2)+((~A5)*A3*(~A4)*A2)+((~A5)*(~A3)*A4*(~A1)*(~A2))+((~A5)*(~A3)*(~A4)*(~A2))) , 
NAME: SLICE_X69Y72/B6LUT, 
TYPE: LUT6, 

SLICE_X69Y72/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1*A2*A3)+(A5*A1*A2*(~A3)*A4)+(A5*A1*(~A2)*A4)+(A5*(~A1)*A2*A3)+(A5*(~A1)*A2*(~A3)*(~A4))+(A5*(~A1)*(~A2)*A3*A4)+(A5*(~A1)*(~A2)*(~A3)*(~A4))+((~A5)*A1*A2*A3)+((~A5)*A1*A2*(~A3)*A4)+((~A5)*A1*(~A2)*A4)+((~A5)*(~A1)*A2*(~A3)*(~A4))+((~A5)*(~A1)*(~A2)*(~A4))) , 
NAME: SLICE_X69Y72/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y70/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A3)*A1*(~A4))+((~A3)*(~A1)) , 
NAME: SLICE_X69Y70/D5LUT, 
TYPE: LUT5, 

SLICE_X69Y70/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A2)*A1*(~A4))+((~A2)*(~A1)) , 
NAME: SLICE_X69Y70/C5LUT, 
TYPE: LUT5, 

SLICE_X69Y70/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A2)*A3*(~A1))+((~A2)*(~A3)) , 
NAME: SLICE_X69Y70/B5LUT, 
TYPE: LUT5, 

SLICE_X69Y70/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1)+((~A1)*(~A5)) , 
NAME: SLICE_X69Y70/A5LUT, 
TYPE: LUT5, 

SLICE_X69Y70/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2*A4*A1)+(A5*A2*A4*(~A1)*A3)+(A5*A2*(~A4)*A3)+(A5*(~A2)*A4*A1)+(A5*(~A2)*A4*(~A1)*(~A3))+(A5*(~A2)*(~A4)*A1*A3)+(A5*(~A2)*(~A4)*(~A1)*(~A3))+((~A5)*A2*A4*A1)+((~A5)*A2*A4*(~A1)*A3)+((~A5)*A2*(~A4)*A3)+((~A5)*(~A2)*A4*(~A1)*(~A3))+((~A5)*(~A2)*(~A4)*(~A3))) , 
NAME: SLICE_X69Y70/D6LUT, 
TYPE: LUT6, 

SLICE_X69Y70/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3*A4*A1)+(A5*A3*A4*(~A1)*A2)+(A5*A3*(~A4)*A2)+(A5*(~A3)*A4*A1)+(A5*(~A3)*A4*(~A1)*(~A2))+(A5*(~A3)*(~A4)*A1*A2)+(A5*(~A3)*(~A4)*(~A1)*(~A2))+((~A5)*A3*A4*A1)+((~A5)*A3*A4*(~A1)*A2)+((~A5)*A3*(~A4)*A2)+((~A5)*(~A3)*A4*(~A1)*(~A2))+((~A5)*(~A3)*(~A4)*(~A2))) , 
NAME: SLICE_X69Y70/C6LUT, 
TYPE: LUT6, 

SLICE_X69Y70/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A2*A3)+(A1*(~A2))+((~A1)*A2*A3)+((~A1)*(~A2)*(~A3))) , 
NAME: SLICE_X69Y70/B6LUT, 
TYPE: LUT6, 

SLICE_X69Y70/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A4*(~A5)*(~A3))+(A1*(~A4)*(~A3))+((~A1)*A4*A5)+((~A1)*A4*(~A5)*(~A3))+((~A1)*(~A4)*A5*A3)+((~A1)*(~A4)*(~A5)*(~A3))) , 
NAME: SLICE_X69Y70/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y71/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A3)*A1*(~A2))+((~A3)*(~A1)) , 
NAME: SLICE_X69Y71/D5LUT, 
TYPE: LUT5, 

SLICE_X69Y71/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A2)*A1*(~A4))+((~A2)*(~A1)) , 
NAME: SLICE_X69Y71/C5LUT, 
TYPE: LUT5, 

SLICE_X69Y71/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A2)*A5*(~A1))+((~A2)*(~A5)) , 
NAME: SLICE_X69Y71/B5LUT, 
TYPE: LUT5, 

SLICE_X69Y71/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A1)*A5*(~A4))+((~A1)*(~A5)) , 
NAME: SLICE_X69Y71/A5LUT, 
TYPE: LUT5, 

SLICE_X69Y71/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5*A2*A1)+(A4*A5*A2*(~A1)*A3)+(A4*A5*(~A2)*A3)+(A4*(~A5)*A2*A1)+(A4*(~A5)*A2*(~A1)*(~A3))+(A4*(~A5)*(~A2)*A1*A3)+(A4*(~A5)*(~A2)*(~A1)*(~A3))+((~A4)*A5*A2*A1)+((~A4)*A5*A2*(~A1)*A3)+((~A4)*A5*(~A2)*A3)+((~A4)*(~A5)*A2*(~A1)*(~A3))+((~A4)*(~A5)*(~A2)*(~A3))) , 
NAME: SLICE_X69Y71/D6LUT, 
TYPE: LUT6, 

SLICE_X69Y71/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3*A4*A1)+(A5*A3*A4*(~A1)*A2)+(A5*A3*(~A4)*A2)+(A5*(~A3)*A4*A1)+(A5*(~A3)*A4*(~A1)*(~A2))+(A5*(~A3)*(~A4)*A1*A2)+(A5*(~A3)*(~A4)*(~A1)*(~A2))+((~A5)*A3*A4*A1)+((~A5)*A3*A4*(~A1)*A2)+((~A5)*A3*(~A4)*A2)+((~A5)*(~A3)*A4*(~A1)*(~A2))+((~A5)*(~A3)*(~A4)*(~A2))) , 
NAME: SLICE_X69Y71/C6LUT, 
TYPE: LUT6, 

SLICE_X69Y71/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3*A1*A5)+(A4*A3*A1*(~A5)*A2)+(A4*A3*(~A1)*A2)+(A4*(~A3)*A1*A5)+(A4*(~A3)*A1*(~A5)*(~A2))+(A4*(~A3)*(~A1)*A5*A2)+(A4*(~A3)*(~A1)*(~A5)*(~A2))+((~A4)*A3*A1*A5)+((~A4)*A3*A1*(~A5)*A2)+((~A4)*A3*(~A1)*A2)+((~A4)*(~A3)*A1*(~A5)*(~A2))+((~A4)*(~A3)*(~A1)*(~A2))) , 
NAME: SLICE_X69Y71/B6LUT, 
TYPE: LUT6, 

SLICE_X69Y71/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A2*A4*A5)+(A3*A2*A4*(~A5)*A1)+(A3*A2*(~A4)*A1)+(A3*(~A2)*A4*A5)+(A3*(~A2)*A4*(~A5)*(~A1))+(A3*(~A2)*(~A4)*A5*A1)+(A3*(~A2)*(~A4)*(~A5)*(~A1))+((~A3)*A2*A4*A5)+((~A3)*A2*A4*(~A5)*A1)+((~A3)*A2*(~A4)*A1)+((~A3)*(~A2)*A4*(~A5)*(~A1))+((~A3)*(~A2)*(~A4)*(~A1))) , 
NAME: SLICE_X69Y71/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y72/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X69Y72/CARRY4, 
TYPE: CARRY4, 

SLICE_X69Y70/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X69Y70/CARRY4, 
TYPE: CARRY4, 

SLICE_X69Y71/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X69Y71/CARRY4, 
TYPE: CARRY4, 

SLICE_X76Y62/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A3*A5*A2)+(A6*A4*A3*(~A5)*A1*A2)+(A6*A4*(~A3)*A1*A2)+(A6*(~A4)*A3*A5*A2)+(A6*(~A4)*A3*(~A5)*A1*A2)+(A6*(~A4)*(~A3)*A2)+((~A6)*A4*A3*A5*A2)+((~A6)*A4*A3*(~A5)*A1*A2)+((~A6)*A4*(~A3)*A1*A2)+((~A6)*(~A4)*A3*A5*A2)+((~A6)*(~A4)*A3*(~A5)*A1*A2)+((~A6)*(~A4)*A3*(~A5)*(~A1))+((~A6)*(~A4)*(~A3)*A2) , 
NAME: SLICE_X76Y62/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y62/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A1)+((~A2)*(~A1)*A6)+((~A2)*(~A1)*(~A6)*A5*A4)+((~A2)*(~A1)*(~A6)*(~A5)) , 
NAME: SLICE_X76Y62/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X69Y69/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*A2)+((~A3)*(~A2)*(~A6)) , 
NAME: SLICE_X69Y69/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y71/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1*A4)+(A5*(~A1))+((~A5)*A4) , 
NAME: SLICE_X68Y71/A5LUT, 
TYPE: LUT5, 

SLICE_X68Y71/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A2)+(A5*A3*(~A2)*(~A6)*A4)+(A5*(~A3)*A2*(~A6))+(A5*(~A3)*(~A2)*A6)+(A5*(~A3)*(~A2)*(~A6)*A4)+((~A5)*A3*A2)+((~A5)*A3*(~A2)*(~A6)*A4)+((~A5)*(~A3)*(~A2)*A6)+((~A5)*(~A3)*(~A2)*(~A6)*(~A4)) , 
NAME: SLICE_X68Y71/B6LUT, 
TYPE: LUT6, 

SLICE_X68Y71/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4*A2*A1*A3)+(A5*A4*A2*(~A1))+(A5*A4*(~A2)*A3)+(A5*(~A4)*A2*A1*(~A3))+(A5*(~A4)*A2*(~A1))+(A5*(~A4)*(~A2)*A1*(~A3))+(A5*(~A4)*(~A2)*(~A1)*A3)+((~A5)*A4*A2*A1*A3)+((~A5)*A4*A2*(~A1))+((~A5)*A4*(~A2)*A3)+((~A5)*(~A4)*A2*A1*(~A3))+((~A5)*(~A4)*(~A2)*(~A3))) , 
NAME: SLICE_X68Y71/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y69/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3*(~A4))+(A5*(~A3))+((~A5)*A3*(~A4))+((~A5)*(~A3)*A4)) , 
NAME: SLICE_X68Y69/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y69/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A5)+(A4*(~A6))+((~A4)*A5) , 
NAME: SLICE_X69Y69/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y69/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A4)*A5)+((~A4)*(~A5)*(~A3)) , 
NAME: SLICE_X68Y69/D5LUT, 
TYPE: LUT5, 

SLICE_X68Y69/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A2)*A5)+((~A2)*(~A5)*(~A4)) , 
NAME: SLICE_X68Y69/C5LUT, 
TYPE: LUT5, 

SLICE_X68Y69/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A2)*A4)+((~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X68Y69/B5LUT, 
TYPE: LUT5, 

SLICE_X68Y69/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A3)*A4)+((~A3)*(~A4)*(~A5)) , 
NAME: SLICE_X68Y69/A5LUT, 
TYPE: LUT5, 

SLICE_X68Y69/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A2*A3*A5*A4)+(A1*A2*A3*(~A5))+(A1*A2*(~A3)*A4)+(A1*(~A2)*A3*A5*(~A4))+(A1*(~A2)*A3*(~A5))+(A1*(~A2)*(~A3)*A5*(~A4))+(A1*(~A2)*(~A3)*(~A5)*A4)+((~A1)*A2*A3*A5*A4)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4)+((~A1)*(~A2)*A3*A5*(~A4))+((~A1)*(~A2)*(~A3)*(~A4))) , 
NAME: SLICE_X68Y69/D6LUT, 
TYPE: LUT6, 

SLICE_X68Y69/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3*A4*A5*A2)+(A1*A3*A4*(~A5))+(A1*A3*(~A4)*A2)+(A1*(~A3)*A4*A5*(~A2))+(A1*(~A3)*A4*(~A5))+(A1*(~A3)*(~A4)*A5*(~A2))+(A1*(~A3)*(~A4)*(~A5)*A2)+((~A1)*A3*A4*A5*A2)+((~A1)*A3*A4*(~A5))+((~A1)*A3*(~A4)*A2)+((~A1)*(~A3)*A4*A5*(~A2))+((~A1)*(~A3)*(~A4)*(~A2))) , 
NAME: SLICE_X68Y69/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y69/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3*A5*A4*A2)+(A1*A3*A5*(~A4))+(A1*A3*(~A5)*A2)+(A1*(~A3)*A5*A4*(~A2))+(A1*(~A3)*A5*(~A4))+(A1*(~A3)*(~A5)*A4*(~A2))+(A1*(~A3)*(~A5)*(~A4)*A2)+((~A1)*A3*A5*A4*A2)+((~A1)*A3*A5*(~A4))+((~A1)*A3*(~A5)*A2)+((~A1)*(~A3)*A5*A4*(~A2))+((~A1)*(~A3)*(~A5)*(~A2))) , 
NAME: SLICE_X68Y69/B6LUT, 
TYPE: LUT6, 

SLICE_X68Y70/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A4)*A1)+((~A4)*(~A1)*(~A5)) , 
NAME: SLICE_X68Y70/D5LUT, 
TYPE: LUT5, 

SLICE_X68Y70/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A2)*A1)+((~A2)*(~A1)*(~A3)) , 
NAME: SLICE_X68Y70/C5LUT, 
TYPE: LUT5, 

SLICE_X68Y70/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A2)*A5)+((~A2)*(~A5)*(~A4)) , 
NAME: SLICE_X68Y70/B5LUT, 
TYPE: LUT5, 

SLICE_X68Y70/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A3)*A2)+((~A3)*(~A2)*(~A1)) , 
NAME: SLICE_X68Y70/A5LUT, 
TYPE: LUT5, 

SLICE_X68Y70/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A2*A5*A1*A4)+(A3*A2*A5*(~A1))+(A3*A2*(~A5)*A4)+(A3*(~A2)*A5*A1*(~A4))+(A3*(~A2)*A5*(~A1))+(A3*(~A2)*(~A5)*A1*(~A4))+(A3*(~A2)*(~A5)*(~A1)*A4)+((~A3)*A2*A5*A1*A4)+((~A3)*A2*A5*(~A1))+((~A3)*A2*(~A5)*A4)+((~A3)*(~A2)*A5*A1*(~A4))+((~A3)*(~A2)*(~A5)*(~A4))) , 
NAME: SLICE_X68Y70/D6LUT, 
TYPE: LUT6, 

SLICE_X68Y70/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5*A3*A1*A2)+(A4*A5*A3*(~A1))+(A4*A5*(~A3)*A2)+(A4*(~A5)*A3*A1*(~A2))+(A4*(~A5)*A3*(~A1))+(A4*(~A5)*(~A3)*A1*(~A2))+(A4*(~A5)*(~A3)*(~A1)*A2)+((~A4)*A5*A3*A1*A2)+((~A4)*A5*A3*(~A1))+((~A4)*A5*(~A3)*A2)+((~A4)*(~A5)*A3*A1*(~A2))+((~A4)*(~A5)*(~A3)*(~A2))) , 
NAME: SLICE_X68Y70/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y70/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3*A4*A5*A2)+(A1*A3*A4*(~A5))+(A1*A3*(~A4)*A2)+(A1*(~A3)*A4*A5*(~A2))+(A1*(~A3)*A4*(~A5))+(A1*(~A3)*(~A4)*A5*(~A2))+(A1*(~A3)*(~A4)*(~A5)*A2)+((~A1)*A3*A4*A5*A2)+((~A1)*A3*A4*(~A5))+((~A1)*A3*(~A4)*A2)+((~A1)*(~A3)*A4*A5*(~A2))+((~A1)*(~A3)*(~A4)*(~A2))) , 
NAME: SLICE_X68Y70/B6LUT, 
TYPE: LUT6, 

SLICE_X68Y70/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4*A1*A2*A3)+(A5*A4*A1*(~A2))+(A5*A4*(~A1)*A3)+(A5*(~A4)*A1*A2*(~A3))+(A5*(~A4)*A1*(~A2))+(A5*(~A4)*(~A1)*A2*(~A3))+(A5*(~A4)*(~A1)*(~A2)*A3)+((~A5)*A4*A1*A2*A3)+((~A5)*A4*A1*(~A2))+((~A5)*A4*(~A1)*A3)+((~A5)*(~A4)*A1*A2*(~A3))+((~A5)*(~A4)*(~A1)*(~A3))) , 
NAME: SLICE_X68Y70/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y71/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X68Y71/CARRY4, 
TYPE: CARRY4, 

SLICE_X68Y69/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X68Y69/CARRY4, 
TYPE: CARRY4, 

SLICE_X68Y70/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X68Y70/CARRY4, 
TYPE: CARRY4, 

SLICE_X70Y71/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A4)*(~A3))+((~A1)) , 
NAME: SLICE_X70Y71/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X69Y67/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)) , 
NAME: SLICE_X69Y67/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y72/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A5)*(~A6)*(~A2)*(~A3)*A4) , 
NAME: SLICE_X68Y72/A6LUT, 
TYPE: LUT6, 

SLICE_X70Y70/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A2)+((~A6)*(~A2)*A5)+((~A6)*(~A2)*(~A5)*A4)+((~A6)*(~A2)*(~A5)*(~A4)*A3) , 
NAME: SLICE_X70Y70/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X68Y72/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*(~A2)*(~A5)*(~A3)*(~A6)*(~A1)) , 
NAME: SLICE_X68Y72/B6LUT, 
TYPE: LUT6, 

SLICE_X70Y70/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A5)+((~A3)*(~A5)*A6)+((~A3)*(~A5)*(~A6)*A1) , 
NAME: SLICE_X70Y70/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X69Y69/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A4)+((~A1)*(~A2)*(~A4)*A3) , 
NAME: SLICE_X69Y69/B6LUT, 
TYPE: LUT6, 

SLICE_X70Y69/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A2))) , 
NAME: SLICE_X70Y69/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X71Y69/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*(~A4))+((~A5)*A4)) , 
NAME: SLICE_X71Y69/A6LUT, 
TYPE: LUT6, 

SLICE_X70Y69/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A4*(~A2))+(A1*(~A4))+((~A1)*A4*A2) , 
NAME: SLICE_X70Y69/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X70Y69/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1*A4*(~A5))+(A2*A1*(~A4))+(A2*(~A1))+((~A2)*A1*A4*A5)) , 
NAME: SLICE_X70Y69/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y67/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A4*A5*A2)+(A6*A1*A4*(~A5)*A2*A3)+(A6*A1*(~A4)*A2*A3)+(A6*(~A1)*A3)+((~A6)*A3) , 
NAME: SLICE_X75Y67/A6LUT, 
TYPE: LUT6, 

SLICE_X70Y67/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A2)) , 
NAME: SLICE_X70Y67/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X71Y66/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A3)) , 
NAME: SLICE_X71Y66/A6LUT, 
TYPE: LUT6, 

SLICE_X74Y68/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A2*A6)+((~A3)*A2*(~A6)*A4*A5)+((~A3)*A2*(~A6)*(~A4))+((~A3)*(~A2)*(~A6)) , 
NAME: SLICE_X74Y68/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y68/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A3)+(A5*A2*(~A3)*A6*A4)+(A5*A2*(~A3)*A6*(~A4)*A1)+(A5*A2*(~A3)*(~A6)*A1)+(A5*(~A2)*A3*A6)+(A5*(~A2)*A3*(~A6)*A4)+(A5*(~A2)*A3*(~A6)*(~A4)*A1)+(A5*(~A2)*(~A3)*A1)+((~A5)*A2)+((~A5)*(~A2)*A3*A6)+((~A5)*(~A2)*A3*(~A6)*A4)+((~A5)*(~A2)*A3*(~A6)*(~A4)*A1)+((~A5)*(~A2)*(~A3)*A1) , 
NAME: SLICE_X75Y68/B6LUT, 
TYPE: LUT6, 

SLICE_X74Y69/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A2*A6)+((~A3)*A2*(~A6)*A1*A5)+((~A3)*A2*(~A6)*A1*(~A5)*(~A4))+((~A3)*A2*(~A6)*(~A1))+((~A3)*(~A2)*A6*A5)+((~A3)*(~A2)*A6*(~A5)*(~A4))+((~A3)*(~A2)*(~A6)*A1*A5)+((~A3)*(~A2)*(~A6)*A1*(~A5)*(~A4))+((~A3)*(~A2)*(~A6)*(~A1)*A5*(~A4))+((~A3)*(~A2)*(~A6)*(~A1)*(~A5)) , 
NAME: SLICE_X74Y69/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y68/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*(~A5)*(~A3)*(~A4))+(A2*(~A1)*A5*(~A3))+(A2*(~A1)*(~A5)*(~A3)*(~A4))+((~A2)*A6*A5*A3)+((~A2)*A6*(~A5)*A3*(~A4)) , 
NAME: SLICE_X74Y68/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y69/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2)+(A3*(~A2)*A4)+(A3*(~A2)*(~A4)*A6)+(A3*(~A2)*(~A4)*(~A6)*A1)+(A3*(~A2)*(~A4)*(~A6)*(~A1)*(~A5))+((~A3)*A4)+((~A3)*(~A4)*A6)+((~A3)*(~A4)*(~A6)*A1)+((~A3)*(~A4)*(~A6)*(~A1)*(~A5)) , 
NAME: SLICE_X74Y69/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y69/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1)+(A4*(~A1)*(~A5))) , 
NAME: SLICE_X74Y69/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y69/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A3*(~A4)*A1*(~A6))+((~A5)*A3*(~A4)*(~A1)*A6) , 
NAME: SLICE_X74Y69/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y69/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3)+((~A3)*A2)+((~A3)*(~A2)*A5*A1)+((~A3)*(~A2)*A5*(~A1)*(~A4))+((~A3)*(~A2)*(~A5)) , 
NAME: SLICE_X74Y69/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X74Y67/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*(~A5)*(~A4)*(~A1))+(A6*(~A2)*(~A1))+((~A6)*A3*A2*(~A5)*(~A4)*(~A1))+((~A6)*A3*(~A2)*(~A1))+((~A6)*(~A3)*(~A5)*(~A4)*(~A1)) , 
NAME: SLICE_X74Y67/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y67/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A5)*A2)+(A6*(~A5)*(~A2)*A4)+((~A6)*A1*(~A5)*A2)+((~A6)*A1*(~A5)*(~A2)*A4)+((~A6)*(~A1)) , 
NAME: SLICE_X74Y67/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X68Y65/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2)+((~A2)*A1*A5*(~A4))+((~A2)*A1*(~A5))+((~A2)*(~A1))) , 
NAME: SLICE_X68Y65/B6LUT, 
TYPE: LUT6, 

SLICE_X66Y64/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4)+((~A4)*A1)+((~A4)*(~A1)*A5)+((~A4)*(~A1)*(~A5)*(~A2))) , 
NAME: SLICE_X66Y64/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y62/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A5*(~A3)*A6)+(A2*(~A4)*A3*A1*A6)+(A2*(~A4)*(~A3)*A6)+((~A2)*A4*A5*(~A3)*A6)+((~A2)*(~A4)*A3*A1*A6) , 
NAME: SLICE_X73Y62/D6LUT, 
TYPE: LUT6, 

SLICE_X74Y59/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A3*(~A2)*A6)+(A1*(~A4)*A2*A5*A6)+(A1*(~A4)*(~A2)*A6)+((~A1)*A4*A3*(~A2)*A6)+((~A1)*(~A4)*A2*A5*A6) , 
NAME: SLICE_X74Y59/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y61/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A3*(~A4)*A6)+(A1*(~A5)*A4*A2*A6)+(A1*(~A5)*(~A4)*A6)+((~A1)*A5*A3*(~A4)*A6)+((~A1)*(~A5)*A4*A2*A6) , 
NAME: SLICE_X74Y61/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y59/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*(~A5)*A4)+(A1*(~A2)*A5*A6*A4)+(A1*(~A2)*(~A5)*A4)+((~A1)*A2*A3*(~A5)*A4)+((~A1)*(~A2)*A5*A6*A4) , 
NAME: SLICE_X74Y59/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y63/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A2*(~A5)*A6)+(A1*(~A4)*A5*A3*A6)+(A1*(~A4)*(~A5)*A6)+((~A1)*A4*A2*(~A5)*A6)+((~A1)*(~A4)*A5*A3*A6) , 
NAME: SLICE_X75Y63/A6LUT, 
TYPE: LUT6, 

SLICE_X77Y62/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A4*(~A5)*A2)+(A6*(~A3)*A5*A1*A2)+(A6*(~A3)*(~A5)*A2)+((~A6)*A3*A4*(~A5)*A2)+((~A6)*(~A3)*A5*A1*A2) , 
NAME: SLICE_X77Y62/A6LUT, 
TYPE: LUT6, 

SLICE_X72Y64/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A3*(~A2)*A5)+(A1*(~A4)*A2*A6*A5)+(A1*(~A4)*(~A2)*A5)+((~A1)*A4*A3*(~A2)*A5)+((~A1)*(~A4)*A2*A6*A5) , 
NAME: SLICE_X72Y64/A6LUT, 
TYPE: LUT6, 

SLICE_X75Y59/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A1*(~A3)*A2)+(A6*(~A5)*A3*A4*A2)+(A6*(~A5)*(~A3)*A2)+((~A6)*A5*A1*(~A3)*A2)+((~A6)*(~A5)*A3*A4*A2) , 
NAME: SLICE_X75Y59/A6LUT, 
TYPE: LUT6, 

SLICE_X75Y59/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5*(~A3)*A4)+(A1*(~A2)*A3*A6*A4)+(A1*(~A2)*(~A3)*A4)+((~A1)*A2*A5*(~A3)*A4)+((~A1)*(~A2)*A3*A6*A4) , 
NAME: SLICE_X75Y59/B6LUT, 
TYPE: LUT6, 

SLICE_X74Y59/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A4*(~A1)*A6)+(A5*(~A2)*A1*A3*A6)+(A5*(~A2)*(~A1)*A6)+((~A5)*A2*A4*(~A1)*A6)+((~A5)*(~A2)*A1*A3*A6) , 
NAME: SLICE_X74Y59/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y62/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A5*(~A4)*A3)+(A6*(~A1)*A4*A2*A3)+(A6*(~A1)*(~A4)*A3)+((~A6)*A1*A5*(~A4)*A3)+((~A6)*(~A1)*A4*A2*A3) , 
NAME: SLICE_X73Y62/A6LUT, 
TYPE: LUT6, 

SLICE_X75Y63/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A1*(~A4)*A6)+(A5*(~A2)*A4*A3*A6)+(A5*(~A2)*(~A4)*A6)+((~A5)*A2*A1*(~A4)*A6)+((~A5)*(~A2)*A4*A3*A6) , 
NAME: SLICE_X75Y63/B6LUT, 
TYPE: LUT6, 

SLICE_X72Y59/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A1*(~A4)*A2)+(A3*(~A5)*A4*A6*A2)+(A3*(~A5)*(~A4)*A2)+((~A3)*A5*A1*(~A4)*A2)+((~A3)*(~A5)*A4*A6*A2) , 
NAME: SLICE_X72Y59/A6LUT, 
TYPE: LUT6, 

SLICE_X77Y62/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A1*(~A6)*A4)+(A2*(~A5)*A6*A3*A4)+(A2*(~A5)*(~A6)*A4)+((~A2)*A5*A1*(~A6)*A4)+((~A2)*(~A5)*A6*A3*A4) , 
NAME: SLICE_X77Y62/B6LUT, 
TYPE: LUT6, 

SLICE_X76Y60/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A1*(~A4)*A6)+(A2*(~A3)*A4*A5*A6)+(A2*(~A3)*(~A4)*A6)+((~A2)*A3*A1*(~A4)*A6)+((~A2)*(~A3)*A4*A5*A6) , 
NAME: SLICE_X76Y60/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X72Y64/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A1*(~A2)*A5)+(A3*(~A6)*A2*A4*A5)+(A3*(~A6)*(~A2)*A5)+((~A3)*A6*A1*(~A2)*A5)+((~A3)*(~A6)*A2*A4*A5) , 
NAME: SLICE_X72Y64/B6LUT, 
TYPE: LUT6, 

SLICE_X77Y62/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*(~A5)*A4*A1*(~A2))+((~A3)*(~A5)*A4*(~A1)*A2*A6)+((~A3)*(~A5)*(~A4)*(~A1)*A2*A6) , 
NAME: SLICE_X77Y62/C6LUT, 
TYPE: LUT6, 

SLICE_X74Y65/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)*(~A1)*A5*A3*(~A4))+((~A6)*(~A1)*A5*(~A3)*A4*A2)+((~A6)*(~A1)*(~A5)*(~A3)*A4*A2) , 
NAME: SLICE_X74Y65/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X72Y61/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*(~A1)*A5*A2*(~A6))+((~A3)*(~A1)*A5*(~A2)*A6*A4)+((~A3)*(~A1)*(~A5)*(~A2)*A6*A4) , 
NAME: SLICE_X72Y61/B6LUT, 
TYPE: LUT6, 

SLICE_X72Y63/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*(~A1)*A6*A2*(~A5))+((~A4)*(~A1)*A6*(~A2)*A5*A3)+((~A4)*(~A1)*(~A6)*(~A2)*A5*A3) , 
NAME: SLICE_X72Y63/A6LUT, 
TYPE: LUT6, 

SLICE_X72Y61/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)*(~A3)*A1*A5*(~A4))+((~A6)*(~A3)*A1*(~A5)*A4*A2)+((~A6)*(~A3)*(~A1)*(~A5)*A4*A2) , 
NAME: SLICE_X72Y61/C6LUT, 
TYPE: LUT6, 

SLICE_X74Y61/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*(~A1)*A6*A5*(~A4))+((~A2)*(~A1)*A6*(~A5)*A4*A3)+((~A2)*(~A1)*(~A6)*(~A5)*A4*A3) , 
NAME: SLICE_X74Y61/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y62/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A4*(~A6)*A3)+(A2*(~A1)*A6*A5*A3)+(A2*(~A1)*(~A6)*A3)+((~A2)*A1*A4*(~A6)*A3)+((~A2)*(~A1)*A6*A5*A3) , 
NAME: SLICE_X73Y62/B6LUT, 
TYPE: LUT6, 

SLICE_X74Y61/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*(~A3)*A1*A2*(~A6))+((~A4)*(~A3)*A1*(~A2)*A6*A5)+((~A4)*(~A3)*(~A1)*(~A2)*A6*A5) , 
NAME: SLICE_X74Y61/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X72Y65/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*A4*(~A2)) , 
NAME: SLICE_X72Y65/D6LUT, 
TYPE: LUT6, 

SLICE_X72Y63/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A5*(~A4)*A1)+(A6*(~A3)*A4*A2*A1)+(A6*(~A3)*(~A4)*A1)+((~A6)*A3*A5*(~A4)*A1)+((~A6)*(~A3)*A4*A2*A1) , 
NAME: SLICE_X72Y63/B6LUT, 
TYPE: LUT6, 

SLICE_X74Y65/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A6)) , 
NAME: SLICE_X74Y65/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X72Y63/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A6*(~A2)*A4)+(A5*(~A1)*A2*A3*A4)+(A5*(~A1)*(~A2)*A4)+((~A5)*A1*A6*(~A2)*A4)+((~A5)*(~A1)*A2*A3*A4) , 
NAME: SLICE_X72Y63/C6LUT, 
TYPE: LUT6, 

SLICE_X72Y61/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A4*(~A6)*A1)+(A3*(~A5)*A6*A2*A1)+(A3*(~A5)*(~A6)*A1)+((~A3)*A5*A4*(~A6)*A1)+((~A3)*(~A5)*A6*A2*A1) , 
NAME: SLICE_X72Y61/D6LUT, 
TYPE: LUT6, 

SLICE_X72Y63/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A6*(~A3)*A5)+(A4*(~A1)*A3*A2*A5)+(A4*(~A1)*(~A3)*A5)+((~A4)*A1*A6*(~A3)*A5)+((~A4)*(~A1)*A3*A2*A5) , 
NAME: SLICE_X72Y63/D6LUT, 
TYPE: LUT6, 

SLICE_X74Y61/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A1*(~A3)*A4)+(A6*(~A2)*A3*A5*A4)+(A6*(~A2)*(~A3)*A4)+((~A6)*A2*A1*(~A3)*A4)+((~A6)*(~A2)*A3*A5*A4) , 
NAME: SLICE_X74Y61/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y62/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A4*(~A1)*A2)+(A3*(~A5)*A1*A6*A2)+(A3*(~A5)*(~A1)*A2)+((~A3)*A5*A4*(~A1)*A2)+((~A3)*(~A5)*A1*A6*A2) , 
NAME: SLICE_X73Y62/C6LUT, 
TYPE: LUT6, 

SLICE_X75Y59/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A1*(~A6)*A2)+(A4*(~A3)*A6*A5*A2)+(A4*(~A3)*(~A6)*A2)+((~A4)*A3*A1*(~A6)*A2)+((~A4)*(~A3)*A6*A5*A2) , 
NAME: SLICE_X75Y59/C6LUT, 
TYPE: LUT6, 

SLICE_X77Y62/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A1*(~A2)*A6)+(A5*(~A3)*A2*A4*A6)+(A5*(~A3)*(~A2)*A6)+((~A5)*A3*A1*(~A2)*A6)+((~A5)*(~A3)*A2*A4*A6) , 
NAME: SLICE_X77Y62/D6LUT, 
TYPE: LUT6, 

SLICE_X73Y67/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5*A1)+(A3*A4*A6*A5*(~A1)*A2)+(A3*A4*A6*(~A5))+(A3*A4*(~A6)*A1)+(A3*A4*(~A6)*(~A1)*A2)+(A3*(~A4)*(~A1)*A2)+((~A3)*A4*A5*A1)+((~A3)*A4*A5*(~A1)*A2)+((~A3)*A4*(~A5)*A2)+((~A3)*(~A4)*A5*(~A1)*A2)+((~A3)*(~A4)*(~A5)*A2) , 
NAME: SLICE_X73Y67/C6LUT, 
TYPE: LUT6, 

SLICE_X75Y67/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1)) , 
NAME: SLICE_X75Y67/B6LUT, 
TYPE: LUT6, 

SLICE_X76Y69/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*(~A4)*(~A5)*A2*A3)) , 
NAME: SLICE_X76Y69/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y66/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A5*(~A4))+(A1*(~A2)*A3*A6*A5*(~A4))+((~A1)*A3*A6*A5*(~A4)) , 
NAME: SLICE_X75Y66/C6LUT, 
TYPE: LUT6, 

SLICE_X74Y66/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A3*A6*A4*A2)+(A5*A1*A3*(~A6))+(A5*A1*(~A3)*A4*A2)+(A5*(~A1)*A4*A2) , 
NAME: SLICE_X74Y66/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y68/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*(~A2)*(~A4)) , 
NAME: SLICE_X75Y68/D6LUT, 
TYPE: LUT6, 

SLICE_X74Y66/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1)) , 
NAME: SLICE_X74Y66/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y69/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A1*A2)+(A3*A6*A1*(~A2)*A5*A4)+(A3*A6*A1*(~A2)*(~A5))+(A3*A6*(~A1))+((~A3)*A6) , 
NAME: SLICE_X75Y69/D6LUT, 
TYPE: LUT6, 

SLICE_X74Y68/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A5*A2*A4*A6*A1)+((~A3)*A5*A2*A4*(~A6))+((~A3)*A5*A2*(~A4))+((~A3)*A5*(~A2))+((~A3)*(~A5)) , 
NAME: SLICE_X74Y68/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y68/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A5)+((~A6)*(~A5)*A1*A2*A4*(~A3))+((~A6)*(~A5)*A1*A2*(~A4))+((~A6)*(~A5)*A1*(~A2))+((~A6)*(~A5)*(~A1)) , 
NAME: SLICE_X75Y68/C6LUT, 
TYPE: LUT6, 

SLICE_X76Y69/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2)+((~A2)*A5) , 
NAME: SLICE_X76Y69/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X75Y67/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A5*A1*(~A3)*A2)+(A6*A4*A5*(~A1)*A2)+(A6*A4*(~A5)*A2)+(A6*(~A4)*A5*A1*A3)+(A6*(~A4)*A5*A1*(~A3)*A2)+(A6*(~A4)*A5*(~A1)*A2)+(A6*(~A4)*(~A5)*A2)+((~A6)*A5*A1*(~A3)*A2)+((~A6)*A5*(~A1)*A2)+((~A6)*(~A5)*A2) , 
NAME: SLICE_X75Y67/C6LUT, 
TYPE: LUT6, 

SLICE_X75Y67/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1*A2) , 
NAME: SLICE_X75Y67/B5LUT, 
TYPE: LUT5, 

SLICE_X71Y69/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*A6*(~A5)*(~A4)) , 
NAME: SLICE_X71Y69/D6LUT, 
TYPE: LUT6, 

SLICE_X71Y69/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A5))) , 
NAME: SLICE_X71Y69/B6LUT, 
TYPE: LUT6, 

SLICE_X78Y62/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*(~A1)) , 
NAME: SLICE_X78Y62/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y64/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*(~A4)*(~A1))+((~A5)*A4*(~A1)) , 
NAME: SLICE_X79Y64/A5LUT, 
TYPE: LUT5, 

SLICE_X78Y63/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A1)*A4*A5*(~A3))+((~A1)*A4*(~A5)*A3)+((~A1)*(~A4)*A3)) , 
NAME: SLICE_X78Y63/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y63/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A1)*A5*A4*A3*(~A2))+((~A1)*A5*A4*(~A3)*A2)+((~A1)*A5*(~A4)*A2)+((~A1)*(~A5)*A2) , 
NAME: SLICE_X78Y63/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X78Y63/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6*(~A2)*(~A1))+(A3*A4*A5*(~A6)*A2*(~A1))+(A3*A4*(~A5)*A2*(~A1))+(A3*(~A4)*A2*(~A1))+((~A3)*A2*(~A1)) , 
NAME: SLICE_X78Y63/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y64/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*A4*A3*A5*(~A2))+((~A1)*A4*A3*(~A5)*A2)+((~A1)*A4*(~A3)*A2)+((~A1)*(~A4)*A2) , 
NAME: SLICE_X79Y64/B6LUT, 
TYPE: LUT6, 

SLICE_X79Y64/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4*A3)) , 
NAME: SLICE_X79Y64/A6LUT, 
TYPE: LUT6, 

SLICE_X76Y64/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A2*(~A4)*A3)+(A5*A1*(~A2)*A3)+(A5*(~A1)*A3)+((~A5)*A6*A1*A2*(~A4)*A3)+((~A5)*A6*A1*(~A2)*A3)+((~A5)*A6*(~A1)*A3)+((~A5)*(~A6)*A1*A2*(~A4)*A3)+((~A5)*(~A6)*A1*(~A2)*A3)+((~A5)*(~A6)*(~A1)*A2*A4)+((~A5)*(~A6)*(~A1)*A2*(~A4)*A3)+((~A5)*(~A6)*(~A1)*(~A2)*A3) , 
NAME: SLICE_X76Y64/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y65/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A1))) , 
NAME: SLICE_X75Y65/A6LUT, 
TYPE: LUT6, 

SLICE_X77Y64/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A3*A5*A6*(~A1))+(A4*A2*A3*A5*(~A6)*A1)+(A4*A2*A3*(~A5))+(A4*A2*(~A3)*A5)+(A4*A2*(~A3)*(~A5)*A6*(~A1))+(A4*A2*(~A3)*(~A5)*(~A6)*A1)+(A4*(~A2))+((~A4)*A2)+((~A4)*(~A2)*A3*A5*A6*(~A1))+((~A4)*(~A2)*A3*A5*(~A6)*A1)+((~A4)*(~A2)*A3*(~A5))+((~A4)*(~A2)*(~A3)*A5)+((~A4)*(~A2)*(~A3)*(~A5)*A6*(~A1))+((~A4)*(~A2)*(~A3)*(~A5)*(~A6)*A1) , 
NAME: SLICE_X77Y64/B6LUT, 
TYPE: LUT6, 

SLICE_X76Y64/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A6*A4*A2*(~A5))+(A1*A3*A6*A4*(~A2)*A5)+(A1*A3*A6*(~A4))+(A1*A3*(~A6)*A4)+(A1*A3*(~A6)*(~A4)*A2*(~A5))+(A1*A3*(~A6)*(~A4)*(~A2)*A5)+(A1*(~A3))+((~A1)*A3)+((~A1)*(~A3)*A6*A4*A2*(~A5))+((~A1)*(~A3)*A6*A4*(~A2)*A5)+((~A1)*(~A3)*A6*(~A4))+((~A1)*(~A3)*(~A6)*A4)+((~A1)*(~A3)*(~A6)*(~A4)*A2*(~A5))+((~A1)*(~A3)*(~A6)*(~A4)*(~A2)*A5) , 
NAME: SLICE_X76Y64/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y64/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*A3*A6*A2*A1*(~A5))+((~A4)*A3*A6*(~A2)*(~A1)*(~A5))+((~A4)*(~A3)*(~A6)*A2*A1*(~A5))+((~A4)*(~A3)*(~A6)*(~A2)*(~A1)*(~A5)) , 
NAME: SLICE_X77Y64/C6LUT, 
TYPE: LUT6, 

SLICE_X77Y64/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A5*A6*A1*(~A3))+(A2*A4*A5*A6*(~A1)*A3)+(A2*A4*A5*(~A6))+(A2*A4*(~A5)*A6)+(A2*A4*(~A5)*(~A6)*A1*(~A3))+(A2*A4*(~A5)*(~A6)*(~A1)*A3)+(A2*(~A4))+((~A2)*A4)+((~A2)*(~A4)*A5*A6*A1*(~A3))+((~A2)*(~A4)*A5*A6*(~A1)*A3)+((~A2)*(~A4)*A5*(~A6))+((~A2)*(~A4)*(~A5)*A6)+((~A2)*(~A4)*(~A5)*(~A6)*A1*(~A3))+((~A2)*(~A4)*(~A5)*(~A6)*(~A1)*A3) , 
NAME: SLICE_X77Y64/D6LUT, 
TYPE: LUT6, 

SLICE_X76Y65/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3) , 
NAME: SLICE_X76Y65/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X76Y64/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A2)+(A1*(~A4)*A5*A3*(~A6)*A2)+(A1*(~A4)*A5*(~A3)*A2)+(A1*(~A4)*(~A5)*A3*(~A6)*A2)+((~A1)*A4*A2)+((~A1)*(~A4)*A5*A3*A6)+((~A1)*(~A4)*A5*A3*(~A6)*A2)+((~A1)*(~A4)*A5*(~A3)*A2)+((~A1)*(~A4)*(~A5)*A3*A6)+((~A1)*(~A4)*(~A5)*A3*(~A6)*A2) , 
NAME: SLICE_X76Y64/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y66/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6) , 
NAME: SLICE_X76Y66/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y64/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A2*A1)+(A4*A6*(~A2)*A3*A5*A1)+(A4*(~A6)*A2*A1)+(A4*(~A6)*(~A2)*A3*A5*A1)+(A4*(~A6)*(~A2)*A3*(~A5))+(A4*(~A6)*(~A2)*(~A3))+((~A4)*A2*A1)+((~A4)*(~A2)*A3*A5*A1) , 
NAME: SLICE_X75Y64/B6LUT, 
TYPE: LUT6, 

SLICE_X76Y65/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A4*A6*(~A1)*A5)+(A2*A3*(~A4)*A6*(~A1)*A5)+(A2*A3*(~A4)*(~A6)*A5)+(A2*(~A3)*A5)+((~A2)*A3*A4*A6*(~A1)*A5)+((~A2)*A3*A4*(~A6))+((~A2)*A3*(~A4)*A6*(~A1)*A5)+((~A2)*A3*(~A4)*(~A6)*A5)+((~A2)*(~A3)*A5) , 
NAME: SLICE_X76Y65/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y65/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A6)) , 
NAME: SLICE_X77Y65/D6LUT, 
TYPE: LUT6, 

SLICE_X76Y62/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A5)*A1*A4)+((~A5)*A1*(~A4)*A2) , 
NAME: SLICE_X76Y62/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X76Y65/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1) , 
NAME: SLICE_X76Y65/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y66/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*(~A4)*A3)+(A6*(~A2)*A1*A4)+(A6*(~A2)*A1*(~A4)*A3)+(A6*(~A2)*(~A1)*(~A4)*A3)+((~A6)*A5*A2*(~A4)*A3)+((~A6)*A5*(~A2)*A1*A4)+((~A6)*A5*(~A2)*A1*(~A4)*A3)+((~A6)*A5*(~A2)*(~A1)*(~A4)*A3)+((~A6)*(~A5)*A2*A4)+((~A6)*(~A5)*A2*(~A4)*A3)+((~A6)*(~A5)*(~A2)*A1*A4)+((~A6)*(~A5)*(~A2)*A1*(~A4)*A3)+((~A6)*(~A5)*(~A2)*(~A1)*(~A4)*A3) , 
NAME: SLICE_X67Y66/A6LUT, 
TYPE: LUT6, 

SLICE_X75Y64/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4*A3)+(A2*A4*(~A3)*A5)+(A2*(~A4)*A5)+((~A2)*A4*(~A3)*A5)+((~A2)*(~A4)*A5)) , 
NAME: SLICE_X75Y64/C6LUT, 
TYPE: LUT6, 

SLICE_X75Y65/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A4))) , 
NAME: SLICE_X75Y65/B6LUT, 
TYPE: LUT6, 

SLICE_X66Y67/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A3)*(~A5))+((~A6)*A3*(~A1)*(~A5))+((~A6)*(~A3)*A2*A4*(~A5))+((~A6)*(~A3)*A2*(~A4)*A1*(~A5))+((~A6)*(~A3)*(~A2)*A1*(~A5)) , 
NAME: SLICE_X66Y67/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y67/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A1)+(A2*A4*(~A1)*A6*A3)+(A2*A4*(~A1)*A6*(~A3)*A5)+(A2*A4*(~A1)*(~A6)*(~A3)*A5)+(A2*(~A4)*A1*A3)+(A2*(~A4)*(~A1)*A6*A3)+(A2*(~A4)*(~A1)*A6*(~A3)*A5)+(A2*(~A4)*(~A1)*(~A6)*(~A3)*A5)+((~A2)*A4*A1*(~A3))+((~A2)*A4*(~A1)*A6*A3)+((~A2)*A4*(~A1)*A6*(~A3)*A5)+((~A2)*A4*(~A1)*(~A6)*(~A3)*A5)+((~A2)*(~A4)*(~A1)*A6*A3)+((~A2)*(~A4)*(~A1)*A6*(~A3)*A5)+((~A2)*(~A4)*(~A1)*(~A6)*(~A3)*A5) , 
NAME: SLICE_X67Y67/A6LUT, 
TYPE: LUT6, 

SLICE_X67Y66/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*(~A1))+(A6*(~A4)*A5*A1)+(A6*(~A4)*A5*(~A1)*A3)+(A6*(~A4)*(~A5)*(~A1)*A3)+((~A6)*(~A4)*A5*A1)+((~A6)*(~A4)*A5*(~A1)*A3)+((~A6)*(~A4)*(~A5)*(~A1)*A3) , 
NAME: SLICE_X67Y66/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y67/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5*A3*A1*A4)+(A2*A5*A3*(~A1)*(~A4))+(A2*A5*(~A3)*A4)+(A2*(~A5)*A3*A1*(~A4))+(A2*(~A5)*A3*(~A1)*A4)+(A2*(~A5)*(~A3)*(~A4))+((~A2)*A5*A3*A1*(~A4))+((~A2)*A5*A3*(~A1)*A4)+((~A2)*A5*(~A3)*(~A4))+((~A2)*(~A5)*A3*A1*A4)+((~A2)*(~A5)*A3*(~A1)*(~A4))+((~A2)*(~A5)*(~A3)*A4)) , 
NAME: SLICE_X68Y67/B6LUT, 
TYPE: LUT6, 

SLICE_X75Y62/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A1*A6)+(A3*A5*(~A1)*A4*A6)+(A3*A5*(~A1)*(~A4)*A2*A6)+(A3*(~A5)*A4*A6)+(A3*(~A5)*(~A4)*A2*A6)+((~A3)*A5*(~A1)*(~A4)*A2*A6)+((~A3)*(~A5)*(~A4)*A2*A6) , 
NAME: SLICE_X75Y62/B6LUT, 
TYPE: LUT6, 

SLICE_X75Y59/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A1)+(A2*A3*(~A1)*(~A4))+(A2*(~A3)*A6*A1)+(A2*(~A3)*A6*(~A1)*(~A4))+(A2*(~A3)*(~A6)*A1*A4)+((~A2)*A3*A1*A4)+((~A2)*(~A3)*A6*A1)+((~A2)*(~A3)*A6*(~A1)*(~A4))+((~A2)*(~A3)*(~A6)*A1*A4) , 
NAME: SLICE_X75Y59/D6LUT, 
TYPE: LUT6, 

SLICE_X75Y62/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1)+(A5*(~A1)*A6*A2)+(A5*(~A1)*A6*(~A2)*A4)+(A5*(~A1)*(~A6)*(~A2)*A4)+((~A5)*(~A1)*A6*A2)+((~A5)*(~A1)*A6*(~A2)*A4)+((~A5)*(~A1)*(~A6)*(~A2)*A4) , 
NAME: SLICE_X75Y62/C6LUT, 
TYPE: LUT6, 

SLICE_X75Y63/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6)+(A1*(~A6)*A5*A3)+(A1*(~A6)*A5*(~A3)*A2)+(A1*(~A6)*(~A5)*(~A3)*A2)+((~A1)*(~A6)*A5*A3)+((~A1)*(~A6)*A5*(~A3)*A2)+((~A1)*(~A6)*(~A5)*(~A3)*A2) , 
NAME: SLICE_X75Y63/D6LUT, 
TYPE: LUT6, 

SLICE_X75Y62/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3)+(A4*(~A3)*A2*A6)+(A4*(~A3)*A2*(~A6)*A1)+(A4*(~A3)*(~A2)*(~A6)*A1)+((~A4)*(~A3)*A2*A6)+((~A4)*(~A3)*A2*(~A6)*A1)+((~A4)*(~A3)*(~A2)*(~A6)*A1) , 
NAME: SLICE_X75Y62/A6LUT, 
TYPE: LUT6, 

SLICE_X73Y59/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3)+(A2*(~A3)*A6*A1)+(A2*(~A3)*A6*(~A1)*A5)+(A2*(~A3)*(~A6)*(~A1)*A5)+((~A2)*(~A3)*A6*A1)+((~A2)*(~A3)*A6*(~A1)*A5)+((~A2)*(~A3)*(~A6)*(~A1)*A5) , 
NAME: SLICE_X73Y59/B6LUT, 
TYPE: LUT6, 

SLICE_X73Y63/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5)+(A1*(~A5)*A4*A6)+(A1*(~A5)*A4*(~A6)*A3)+(A1*(~A5)*(~A4)*(~A6)*A3)+((~A1)*(~A5)*A4*A6)+((~A1)*(~A5)*A4*(~A6)*A3)+((~A1)*(~A5)*(~A4)*(~A6)*A3) , 
NAME: SLICE_X73Y63/A6LUT, 
TYPE: LUT6, 

SLICE_X73Y64/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6)+(A3*(~A6)*A1*A2)+(A3*(~A6)*A1*(~A2)*A4)+(A3*(~A6)*(~A1)*(~A2)*A4)+((~A3)*(~A6)*A1*A2)+((~A3)*(~A6)*A1*(~A2)*A4)+((~A3)*(~A6)*(~A1)*(~A2)*A4) , 
NAME: SLICE_X73Y64/D6LUT, 
TYPE: LUT6, 

SLICE_X73Y59/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3)+(A5*(~A3)*A2*A6)+(A5*(~A3)*A2*(~A6)*A4)+(A5*(~A3)*(~A2)*(~A6)*A4)+((~A5)*(~A3)*A2*A6)+((~A5)*(~A3)*A2*(~A6)*A4)+((~A5)*(~A3)*(~A2)*(~A6)*A4) , 
NAME: SLICE_X73Y59/A6LUT, 
TYPE: LUT6, 

SLICE_X73Y59/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1)+(A3*(~A1)*A5*A4)+(A3*(~A1)*A5*(~A4)*A2)+(A3*(~A1)*(~A5)*(~A4)*A2)+((~A3)*(~A1)*A5*A4)+((~A3)*(~A1)*A5*(~A4)*A2)+((~A3)*(~A1)*(~A5)*(~A4)*A2) , 
NAME: SLICE_X73Y59/C6LUT, 
TYPE: LUT6, 

SLICE_X73Y63/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4)+(A1*(~A4)*A2*A6)+(A1*(~A4)*A2*(~A6)*A3)+(A1*(~A4)*(~A2)*(~A6)*A3)+((~A1)*(~A4)*A2*A6)+((~A1)*(~A4)*A2*(~A6)*A3)+((~A1)*(~A4)*(~A2)*(~A6)*A3) , 
NAME: SLICE_X73Y63/B6LUT, 
TYPE: LUT6, 

SLICE_X74Y63/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1)+(A6*(~A1)*A3*A5)+(A6*(~A1)*A3*(~A5)*A4)+(A6*(~A1)*(~A3)*(~A5)*A4)+((~A6)*(~A1)*A3*A5)+((~A6)*(~A1)*A3*(~A5)*A4)+((~A6)*(~A1)*(~A3)*(~A5)*A4) , 
NAME: SLICE_X74Y63/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y63/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6)+(A3*(~A6)*A1*A2)+(A3*(~A6)*A1*(~A2)*A4)+(A3*(~A6)*(~A1)*(~A2)*A4)+((~A3)*(~A6)*A1*A2)+((~A3)*(~A6)*A1*(~A2)*A4)+((~A3)*(~A6)*(~A1)*(~A2)*A4) , 
NAME: SLICE_X73Y63/C6LUT, 
TYPE: LUT6, 

SLICE_X76Y60/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1)+(A6*(~A1)*A5*A4)+(A6*(~A1)*A5*(~A4)*A3)+(A6*(~A1)*(~A5)*(~A4)*A3)+((~A6)*(~A1)*A5*A4)+((~A6)*(~A1)*A5*(~A4)*A3)+((~A6)*(~A1)*(~A5)*(~A4)*A3) , 
NAME: SLICE_X76Y60/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y63/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3)+((~A3)*A2*A4)) , 
NAME: SLICE_X74Y63/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y63/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6)+(A1*(~A6)*A3*A5)+(A1*(~A6)*A3*(~A5)*A2)+(A1*(~A6)*(~A3)*(~A5)*A2)+((~A1)*(~A6)*A3*A5)+((~A1)*(~A6)*A3*(~A5)*A2)+((~A1)*(~A6)*(~A3)*(~A5)*A2) , 
NAME: SLICE_X73Y63/D6LUT, 
TYPE: LUT6, 

SLICE_X72Y64/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2)+(A6*(~A2)*A3*A4)+(A6*(~A2)*A3*(~A4)*A5)+(A6*(~A2)*(~A3)*(~A4)*A5)+((~A6)*(~A2)*A3*A4)+((~A6)*(~A2)*A3*(~A4)*A5)+((~A6)*(~A2)*(~A3)*(~A4)*A5) , 
NAME: SLICE_X72Y64/C6LUT, 
TYPE: LUT6, 

SLICE_X75Y61/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*(~A1)*(~A4)*A3)+((~A5)*(~A4)*A3)) , 
NAME: SLICE_X75Y61/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y65/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A5*(~A1)*(~A6)) , 
NAME: SLICE_X68Y65/D6LUT, 
TYPE: LUT6, 

SLICE_X68Y66/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A5*(~A4)*A2)+(A1*A3*(~A5)*A4)+(A1*A3*(~A5)*(~A4)*A2)+(A1*(~A3)*(~A4)*A2)+((~A1)*(~A4)*A2) , 
NAME: SLICE_X68Y66/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y65/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A1*(~A5)*A3*(~A2))+((~A4)*A1*(~A5))+((~A4)*(~A1)*A5)+((~A4)*(~A1)*(~A5)*A3)+((~A4)*(~A1)*(~A5)*(~A3)*(~A2)) , 
NAME: SLICE_X68Y65/A5LUT, 
TYPE: LUT5, 

SLICE_X67Y67/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*A5*A2*(~A1)*(~A6)*(~A3)) , 
NAME: SLICE_X67Y67/B6LUT, 
TYPE: LUT6, 

SLICE_X69Y70/AFF - 
CLASS: bel, 
NAME: SLICE_X69Y70/AFF, 
TYPE: REG_INIT, 

SLICE_X69Y72/CFF - 
CLASS: bel, 
NAME: SLICE_X69Y72/CFF, 
TYPE: REG_INIT, 

SLICE_X69Y70/BFF - 
CLASS: bel, 
NAME: SLICE_X69Y70/BFF, 
TYPE: REG_INIT, 

SLICE_X69Y70/CFF - 
CLASS: bel, 
NAME: SLICE_X69Y70/CFF, 
TYPE: REG_INIT, 

SLICE_X69Y70/DFF - 
CLASS: bel, 
NAME: SLICE_X69Y70/DFF, 
TYPE: REG_INIT, 

SLICE_X69Y71/AFF - 
CLASS: bel, 
NAME: SLICE_X69Y71/AFF, 
TYPE: REG_INIT, 

SLICE_X69Y71/BFF - 
CLASS: bel, 
NAME: SLICE_X69Y71/BFF, 
TYPE: REG_INIT, 

SLICE_X69Y71/CFF - 
CLASS: bel, 
NAME: SLICE_X69Y71/CFF, 
TYPE: REG_INIT, 

SLICE_X69Y71/DFF - 
CLASS: bel, 
NAME: SLICE_X69Y71/DFF, 
TYPE: REG_INIT, 

SLICE_X69Y72/AFF - 
CLASS: bel, 
NAME: SLICE_X69Y72/AFF, 
TYPE: REG_INIT, 

SLICE_X69Y72/BFF - 
CLASS: bel, 
NAME: SLICE_X69Y72/BFF, 
TYPE: REG_INIT, 

SLICE_X69Y69/AFF - 
CLASS: bel, 
NAME: SLICE_X69Y69/AFF, 
TYPE: REG_INIT, 

SLICE_X68Y71/BFF - 
CLASS: bel, 
NAME: SLICE_X68Y71/BFF, 
TYPE: REG_INIT, 

SLICE_X68Y69/AFF - 
CLASS: bel, 
NAME: SLICE_X68Y69/AFF, 
TYPE: REG_INIT, 

SLICE_X68Y69/BFF - 
CLASS: bel, 
NAME: SLICE_X68Y69/BFF, 
TYPE: REG_INIT, 

SLICE_X68Y69/CFF - 
CLASS: bel, 
NAME: SLICE_X68Y69/CFF, 
TYPE: REG_INIT, 

SLICE_X68Y69/DFF - 
CLASS: bel, 
NAME: SLICE_X68Y69/DFF, 
TYPE: REG_INIT, 

SLICE_X68Y70/AFF - 
CLASS: bel, 
NAME: SLICE_X68Y70/AFF, 
TYPE: REG_INIT, 

SLICE_X68Y70/BFF - 
CLASS: bel, 
NAME: SLICE_X68Y70/BFF, 
TYPE: REG_INIT, 

SLICE_X68Y70/CFF - 
CLASS: bel, 
NAME: SLICE_X68Y70/CFF, 
TYPE: REG_INIT, 

SLICE_X68Y70/DFF - 
CLASS: bel, 
NAME: SLICE_X68Y70/DFF, 
TYPE: REG_INIT, 

SLICE_X68Y71/AFF - 
CLASS: bel, 
NAME: SLICE_X68Y71/AFF, 
TYPE: REG_INIT, 

SLICE_X70Y71/AFF - 
CLASS: bel, 
NAME: SLICE_X70Y71/AFF, 
TYPE: REG_INIT, 

SLICE_X70Y68/AFF - 
CLASS: bel, 
NAME: SLICE_X70Y68/AFF, 
TYPE: REG_INIT, 

SLICE_X71Y68/BFF - 
CLASS: bel, 
NAME: SLICE_X71Y68/BFF, 
TYPE: REG_INIT, 

SLICE_X70Y70/AFF - 
CLASS: bel, 
NAME: SLICE_X70Y70/AFF, 
TYPE: REG_INIT, 

SLICE_X72Y70/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A4*(~A2)*A3)+(A5*A1*(~A4)*A2*(~A3))+(A5*A1*(~A4)*(~A2)*A3)+(A5*(~A1)*A6*A4*(~A2)*A3)+(A5*(~A1)*A6*(~A4)*A2)+(A5*(~A1)*A6*(~A4)*(~A2)*A3)+(A5*(~A1)*(~A6)*(~A2)*A3)+((~A5)*A1*A2*(~A3))+((~A5)*A1*(~A2)*A3)+((~A5)*(~A1)*A6*A4*A2*(~A3))+((~A5)*(~A1)*A6*A4*(~A2)*A3)+((~A5)*(~A1)*A6*(~A4)*A2)+((~A5)*(~A1)*A6*(~A4)*(~A2)*A3)+((~A5)*(~A1)*(~A6)*A4*A2*(~A3))+((~A5)*(~A1)*(~A6)*A4*(~A2)*A3)+((~A5)*(~A1)*(~A6)*(~A4)*(~A2)*A3) , 
NAME: SLICE_X72Y70/A6LUT, 
TYPE: LUT6, 

SLICE_X72Y69/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4)+(A5*(~A4)*A2)+((~A5)*(~A4)*A2)) , 
NAME: SLICE_X72Y69/B6LUT, 
TYPE: LUT6, 

SLICE_X72Y69/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A4)+(A1*(~A4)*A3)+((~A1)*(~A4)*A3) , 
NAME: SLICE_X72Y69/B5LUT, 
TYPE: LUT5, 

SLICE_X72Y70/AFF - 
CLASS: bel, 
NAME: SLICE_X72Y70/AFF, 
TYPE: REG_INIT, 

SLICE_X72Y69/BFF - 
CLASS: bel, 
NAME: SLICE_X72Y69/BFF, 
TYPE: REG_INIT, 

SLICE_X72Y69/B5FF - 
CLASS: bel, 
NAME: SLICE_X72Y69/B5FF, 
TYPE: FF_INIT, 

SLICE_X70Y67/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A1*(~A4)*A6)+(A5*A2*(~A1)*A4)+(A5*A2*(~A1)*(~A4)*A6)+(A5*(~A2)*A1*A4)+(A5*(~A2)*A1*(~A4)*A6)+(A5*(~A2)*(~A1)*A3*A4)+(A5*(~A2)*(~A1)*A3*(~A4)*A6)+(A5*(~A2)*(~A1)*(~A3)*(~A4)*A6)+((~A5)*A2*(~A4)*A6)+((~A5)*(~A2)*A1*A4)+((~A5)*(~A2)*A1*(~A4)*A6)+((~A5)*(~A2)*(~A1)*A3*A4)+((~A5)*(~A2)*(~A1)*A3*(~A4)*A6)+((~A5)*(~A2)*(~A1)*(~A3)*(~A4)*A6) , 
NAME: SLICE_X70Y67/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y67/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A6*A1*(~A3)*A2)+(A5*A4*A6*(~A1)*A3)+(A5*A4*A6*(~A1)*(~A3)*A2)+(A5*A4*(~A6)*(~A3)*A2)+(A5*(~A4)*A1*(~A3)*A2)+(A5*(~A4)*(~A1)*A3)+(A5*(~A4)*(~A1)*(~A3)*A2)+((~A5)*A4*A6*A1*(~A3)*A2)+((~A5)*A4*A6*(~A1)*A3)+((~A5)*A4*A6*(~A1)*(~A3)*A2)+((~A5)*A4*(~A6)*(~A3)*A2)+((~A5)*(~A4)*(~A3)*A2) , 
NAME: SLICE_X70Y67/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y67/AFF - 
CLASS: bel, 
NAME: SLICE_X70Y67/AFF, 
TYPE: REG_INIT, 

SLICE_X70Y67/BFF - 
CLASS: bel, 
NAME: SLICE_X70Y67/BFF, 
TYPE: REG_INIT, 

SLICE_X74Y71/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A6*A4*A3)+(A1*A5*A6*(~A4)*A2)+(A1*A5*A6*(~A4)*(~A2)*A3)+(A1*A5*(~A6)*A3)+(A1*(~A5)*A3)+((~A1)*A5*A6*A4*A3)+((~A1)*A5*A6*(~A4)*(~A2)*A3)+((~A1)*A5*(~A6)*A3)+((~A1)*(~A5)*A3) , 
NAME: SLICE_X74Y71/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y69/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A5*A3*A2)+(A1*A4*A5*(~A3)*A6)+(A1*A4*A5*(~A3)*(~A6)*A2)+(A1*A4*(~A5)*A2)+(A1*(~A4)*A2)+((~A1)*A4*A5*A3*A2)+((~A1)*A4*A5*(~A3)*(~A6)*A2)+((~A1)*A4*(~A5)*A2)+((~A1)*(~A4)*A2) , 
NAME: SLICE_X76Y69/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y69/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A5*A1*A2)+(A4*A6*A5*(~A1)*A3)+(A4*A6*A5*(~A1)*(~A3)*A2)+(A4*A6*(~A5)*A2)+(A4*(~A6)*A2)+((~A4)*A6*A5*A1*A2)+((~A4)*A6*A5*(~A1)*(~A3)*A2)+((~A4)*A6*(~A5)*A2)+((~A4)*(~A6)*A2) , 
NAME: SLICE_X76Y69/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y69/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A5*A1*A3)+(A2*A6*A5*(~A1)*A4)+(A2*A6*A5*(~A1)*(~A4)*A3)+(A2*A6*(~A5)*A3)+(A2*(~A6)*A3)+((~A2)*A6*A5*A1*A3)+((~A2)*A6*A5*(~A1)*(~A4)*A3)+((~A2)*A6*(~A5)*A3)+((~A2)*(~A6)*A3) , 
NAME: SLICE_X76Y69/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y71/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A3*A4*A6)+(A1*A5*A3*A4*(~A6)*A2)+(A1*A5*A3*(~A4)*A2)+(A1*A5*(~A3)*A2)+(A1*(~A5)*A2)+((~A1)*A5*A3*A4*(~A6)*A2)+((~A1)*A5*A3*(~A4)*A2)+((~A1)*A5*(~A3)*A2)+((~A1)*(~A5)*A2) , 
NAME: SLICE_X74Y71/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y70/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A5*A6*A3)+(A4*A2*A5*A6*(~A3)*A1)+(A4*A2*A5*(~A6)*A1)+(A4*A2*(~A5)*A1)+(A4*(~A2)*A1)+((~A4)*A2*A5*A6*(~A3)*A1)+((~A4)*A2*A5*(~A6)*A1)+((~A4)*A2*(~A5)*A1)+((~A4)*(~A2)*A1) , 
NAME: SLICE_X75Y70/A6LUT, 
TYPE: LUT6, 

SLICE_X75Y70/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A4*A6*A3)+(A1*A2*A4*A6*(~A3)*A5)+(A1*A2*A4*(~A6)*A5)+(A1*A2*(~A4)*A5)+(A1*(~A2)*A5)+((~A1)*A2*A4*A6*(~A3)*A5)+((~A1)*A2*A4*(~A6)*A5)+((~A1)*A2*(~A4)*A5)+((~A1)*(~A2)*A5) , 
NAME: SLICE_X75Y70/B6LUT, 
TYPE: LUT6, 

SLICE_X74Y68/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A3)+(A5*(~A2)*A6*A3)+(A5*(~A2)*(~A6)*A1*A3)+(A5*(~A2)*(~A6)*(~A1))+((~A5)*A2*A3)+((~A5)*(~A2)*A6*A3)+((~A5)*(~A2)*(~A6)*A1*A3) , 
NAME: SLICE_X74Y68/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y71/AFF - 
CLASS: bel, 
NAME: SLICE_X74Y71/AFF, 
TYPE: REG_INIT, 

SLICE_X76Y69/BFF - 
CLASS: bel, 
NAME: SLICE_X76Y69/BFF, 
TYPE: REG_INIT, 

SLICE_X76Y69/CFF - 
CLASS: bel, 
NAME: SLICE_X76Y69/CFF, 
TYPE: REG_INIT, 

SLICE_X76Y69/DFF - 
CLASS: bel, 
NAME: SLICE_X76Y69/DFF, 
TYPE: REG_INIT, 

SLICE_X74Y71/BFF - 
CLASS: bel, 
NAME: SLICE_X74Y71/BFF, 
TYPE: REG_INIT, 

SLICE_X75Y70/AFF - 
CLASS: bel, 
NAME: SLICE_X75Y70/AFF, 
TYPE: REG_INIT, 

SLICE_X75Y70/BFF - 
CLASS: bel, 
NAME: SLICE_X75Y70/BFF, 
TYPE: REG_INIT, 

SLICE_X74Y68/AFF - 
CLASS: bel, 
NAME: SLICE_X74Y68/AFF, 
TYPE: REG_INIT, 

SLICE_X70Y69/AFF - 
CLASS: bel, 
NAME: SLICE_X70Y69/AFF, 
TYPE: REG_INIT, 

SLICE_X70Y69/BFF - 
CLASS: bel, 
NAME: SLICE_X70Y69/BFF, 
TYPE: REG_INIT, 

SLICE_X70Y69/A5FF - 
CLASS: bel, 
NAME: SLICE_X70Y69/A5FF, 
TYPE: FF_INIT, 

SLICE_X70Y69/B5FF - 
CLASS: bel, 
NAME: SLICE_X70Y69/B5FF, 
TYPE: FF_INIT, 

SLICE_X70Y69/CFF - 
CLASS: bel, 
NAME: SLICE_X70Y69/CFF, 
TYPE: REG_INIT, 

SLICE_X71Y69/AFF - 
CLASS: bel, 
NAME: SLICE_X71Y69/AFF, 
TYPE: REG_INIT, 

SLICE_X71Y69/BFF - 
CLASS: bel, 
NAME: SLICE_X71Y69/BFF, 
TYPE: REG_INIT, 

SLICE_X71Y69/CFF - 
CLASS: bel, 
NAME: SLICE_X71Y69/CFF, 
TYPE: REG_INIT, 

SLICE_X71Y69/DFF - 
CLASS: bel, 
NAME: SLICE_X71Y69/DFF, 
TYPE: REG_INIT, 

SLICE_X72Y69/AFF - 
CLASS: bel, 
NAME: SLICE_X72Y69/AFF, 
TYPE: REG_INIT, 

SLICE_X72Y69/CFF - 
CLASS: bel, 
NAME: SLICE_X72Y69/CFF, 
TYPE: REG_INIT, 

SLICE_X68Y68/CFF - 
CLASS: bel, 
NAME: SLICE_X68Y68/CFF, 
TYPE: REG_INIT, 

SLICE_X68Y68/AFF - 
CLASS: bel, 
NAME: SLICE_X68Y68/AFF, 
TYPE: REG_INIT, 

SLICE_X68Y68/BFF - 
CLASS: bel, 
NAME: SLICE_X68Y68/BFF, 
TYPE: REG_INIT, 

SLICE_X68Y68/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*A4*(~A5))+((~A1)*(~A4)*A3*(~A5))+((~A1)*(~A4)*(~A3)*A6*(~A5))+((~A1)*(~A4)*(~A3)*(~A6)) , 
NAME: SLICE_X68Y68/D6LUT, 
TYPE: LUT6, 

SLICE_X66Y68/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3)+((~A5)*A4*A3)+((~A5)*(~A4)*A2*A1*A3)+((~A5)*(~A4)*A2*(~A1)*(~A3))+((~A5)*(~A4)*(~A2)*A6*A1*A3)+((~A5)*(~A4)*(~A2)*(~A6)*A3) , 
NAME: SLICE_X66Y68/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y66/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A6)*A3)+((~A4)*A1*A2*A6*(~A3))+((~A4)*A1*A2*(~A6)*A3)+((~A4)*A1*(~A2)*A3)+((~A4)*(~A1)*(~A6)*A3) , 
NAME: SLICE_X66Y66/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y66/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A4)*A2)+((~A6)*A1*A3*A5*A4*(~A2))+((~A6)*A1*A3*A5*(~A4)*A2)+((~A6)*A1*A3*(~A5)*A2)+((~A6)*A1*(~A3)*A2)+((~A6)*(~A1)*(~A4)*A2) , 
NAME: SLICE_X66Y66/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y68/AFF - 
CLASS: bel, 
NAME: SLICE_X66Y68/AFF, 
TYPE: REG_INIT, 

SLICE_X66Y66/AFF - 
CLASS: bel, 
NAME: SLICE_X66Y66/AFF, 
TYPE: REG_INIT, 

SLICE_X66Y66/BFF - 
CLASS: bel, 
NAME: SLICE_X66Y66/BFF, 
TYPE: REG_INIT, 

SLICE_X68Y67/AFF - 
CLASS: bel, 
NAME: SLICE_X68Y67/AFF, 
TYPE: REG_INIT, 

SLICE_X67Y66/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A5*A1)+((~A2)*(~A5)*A3*A4*A6*A1)+((~A2)*(~A5)*A3*(~A4)*A1)+((~A2)*(~A5)*(~A3)*A4*A6*A1) , 
NAME: SLICE_X67Y66/B6LUT, 
TYPE: LUT6, 

SLICE_X67Y67/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A2*A6*A5*(~A3))+(A1*A4*A2*A6*(~A5)*A3)+(A1*A4*A2*(~A6)*A5*A3)+(A1*A4*A2*(~A6)*(~A5)*(~A3))+(A1*A4*(~A2)*A6*A5*A3)+(A1*A4*(~A2)*A6*(~A5)*(~A3))+(A1*A4*(~A2)*(~A6)*A5*(~A3))+(A1*A4*(~A2)*(~A6)*(~A5)*A3)+(A1*(~A4)*A2*A6*A5*A3)+(A1*(~A4)*A2*A6*(~A5)*(~A3))+(A1*(~A4)*A2*(~A6)*A5*(~A3))+(A1*(~A4)*A2*(~A6)*(~A5)*A3)+(A1*(~A4)*(~A2)*A6*A5*(~A3))+(A1*(~A4)*(~A2)*A6*(~A5)*A3)+(A1*(~A4)*(~A2)*(~A6)*A5*A3)+(A1*(~A4)*(~A2)*(~A6)*(~A5)*(~A3)) , 
NAME: SLICE_X67Y67/C6LUT, 
TYPE: LUT6, 

SLICE_X67Y66/AFF - 
CLASS: bel, 
NAME: SLICE_X67Y66/AFF, 
TYPE: REG_INIT, 

SLICE_X66Y67/AFF - 
CLASS: bel, 
NAME: SLICE_X66Y67/AFF, 
TYPE: REG_INIT, 

SLICE_X67Y67/AFF - 
CLASS: bel, 
NAME: SLICE_X67Y67/AFF, 
TYPE: REG_INIT, 

SLICE_X66Y67/BFF - 
CLASS: bel, 
NAME: SLICE_X66Y67/BFF, 
TYPE: REG_INIT, 

SLICE_X67Y67/BFF - 
CLASS: bel, 
NAME: SLICE_X67Y67/BFF, 
TYPE: REG_INIT, 

SLICE_X66Y67/CFF - 
CLASS: bel, 
NAME: SLICE_X66Y67/CFF, 
TYPE: REG_INIT, 

SLICE_X67Y67/CFF - 
CLASS: bel, 
NAME: SLICE_X67Y67/CFF, 
TYPE: REG_INIT, 

SLICE_X67Y67/DFF - 
CLASS: bel, 
NAME: SLICE_X67Y67/DFF, 
TYPE: REG_INIT, 

SLICE_X72Y67/AFF - 
CLASS: bel, 
NAME: SLICE_X72Y67/AFF, 
TYPE: REG_INIT, 

SLICE_X73Y67/AFF - 
CLASS: bel, 
NAME: SLICE_X73Y67/AFF, 
TYPE: REG_INIT, 

SLICE_X73Y67/BFF - 
CLASS: bel, 
NAME: SLICE_X73Y67/BFF, 
TYPE: REG_INIT, 

SLICE_X76Y67/AFF - 
CLASS: bel, 
NAME: SLICE_X76Y67/AFF, 
TYPE: REG_INIT, 

SLICE_X76Y67/A5FF - 
CLASS: bel, 
NAME: SLICE_X76Y67/A5FF, 
TYPE: FF_INIT, 

SLICE_X76Y67/BFF - 
CLASS: bel, 
NAME: SLICE_X76Y67/BFF, 
TYPE: REG_INIT, 

SLICE_X76Y67/B5FF - 
CLASS: bel, 
NAME: SLICE_X76Y67/B5FF, 
TYPE: FF_INIT, 

SLICE_X76Y67/CFF - 
CLASS: bel, 
NAME: SLICE_X76Y67/CFF, 
TYPE: REG_INIT, 

SLICE_X72Y68/A5FF - 
CLASS: bel, 
NAME: SLICE_X72Y68/A5FF, 
TYPE: FF_INIT, 

SLICE_X73Y68/AFF - 
CLASS: bel, 
NAME: SLICE_X73Y68/AFF, 
TYPE: REG_INIT, 

SLICE_X72Y68/AFF - 
CLASS: bel, 
NAME: SLICE_X72Y68/AFF, 
TYPE: REG_INIT, 

SLICE_X73Y68/BFF - 
CLASS: bel, 
NAME: SLICE_X73Y68/BFF, 
TYPE: REG_INIT, 

SLICE_X68Y61/CFF - 
CLASS: bel, 
NAME: SLICE_X68Y61/CFF, 
TYPE: REG_INIT, 

SLICE_X72Y60/AFF - 
CLASS: bel, 
NAME: SLICE_X72Y60/AFF, 
TYPE: REG_INIT, 

SLICE_X68Y62/AFF - 
CLASS: bel, 
NAME: SLICE_X68Y62/AFF, 
TYPE: REG_INIT, 

SLICE_X72Y62/AFF - 
CLASS: bel, 
NAME: SLICE_X72Y62/AFF, 
TYPE: REG_INIT, 

SLICE_X70Y64/AFF - 
CLASS: bel, 
NAME: SLICE_X70Y64/AFF, 
TYPE: REG_INIT, 

SLICE_X70Y62/AFF - 
CLASS: bel, 
NAME: SLICE_X70Y62/AFF, 
TYPE: REG_INIT, 

SLICE_X70Y62/BFF - 
CLASS: bel, 
NAME: SLICE_X70Y62/BFF, 
TYPE: REG_INIT, 

SLICE_X69Y62/DFF - 
CLASS: bel, 
NAME: SLICE_X69Y62/DFF, 
TYPE: REG_INIT, 

SLICE_X72Y62/BFF - 
CLASS: bel, 
NAME: SLICE_X72Y62/BFF, 
TYPE: REG_INIT, 

SLICE_X69Y62/AFF - 
CLASS: bel, 
NAME: SLICE_X69Y62/AFF, 
TYPE: REG_INIT, 

SLICE_X71Y63/AFF - 
CLASS: bel, 
NAME: SLICE_X71Y63/AFF, 
TYPE: REG_INIT, 

SLICE_X70Y64/B5FF - 
CLASS: bel, 
NAME: SLICE_X70Y64/B5FF, 
TYPE: FF_INIT, 

SLICE_X70Y64/BFF - 
CLASS: bel, 
NAME: SLICE_X70Y64/BFF, 
TYPE: REG_INIT, 

SLICE_X70Y63/BFF - 
CLASS: bel, 
NAME: SLICE_X70Y63/BFF, 
TYPE: REG_INIT, 

SLICE_X69Y62/BFF - 
CLASS: bel, 
NAME: SLICE_X69Y62/BFF, 
TYPE: REG_INIT, 

SLICE_X70Y63/CFF - 
CLASS: bel, 
NAME: SLICE_X70Y63/CFF, 
TYPE: REG_INIT, 

SLICE_X69Y62/CFF - 
CLASS: bel, 
NAME: SLICE_X69Y62/CFF, 
TYPE: REG_INIT, 

SLICE_X69Y63/AFF - 
CLASS: bel, 
NAME: SLICE_X69Y63/AFF, 
TYPE: REG_INIT, 

SLICE_X68Y63/AFF - 
CLASS: bel, 
NAME: SLICE_X68Y63/AFF, 
TYPE: REG_INIT, 

SLICE_X67Y65/AFF - 
CLASS: bel, 
NAME: SLICE_X67Y65/AFF, 
TYPE: REG_INIT, 

SLICE_X68Y63/BFF - 
CLASS: bel, 
NAME: SLICE_X68Y63/BFF, 
TYPE: REG_INIT, 

SLICE_X69Y63/BFF - 
CLASS: bel, 
NAME: SLICE_X69Y63/BFF, 
TYPE: REG_INIT, 

SLICE_X70Y63/DFF - 
CLASS: bel, 
NAME: SLICE_X70Y63/DFF, 
TYPE: REG_INIT, 

SLICE_X68Y63/CFF - 
CLASS: bel, 
NAME: SLICE_X68Y63/CFF, 
TYPE: REG_INIT, 

SLICE_X64Y63/AFF - 
CLASS: bel, 
NAME: SLICE_X64Y63/AFF, 
TYPE: REG_INIT, 

SLICE_X66Y63/AFF - 
CLASS: bel, 
NAME: SLICE_X66Y63/AFF, 
TYPE: REG_INIT, 

SLICE_X66Y63/CFF - 
CLASS: bel, 
NAME: SLICE_X66Y63/CFF, 
TYPE: REG_INIT, 

SLICE_X66Y63/BFF - 
CLASS: bel, 
NAME: SLICE_X66Y63/BFF, 
TYPE: REG_INIT, 

SLICE_X67Y63/AFF - 
CLASS: bel, 
NAME: SLICE_X67Y63/AFF, 
TYPE: REG_INIT, 

SLICE_X66Y63/DFF - 
CLASS: bel, 
NAME: SLICE_X66Y63/DFF, 
TYPE: REG_INIT, 

SLICE_X67Y64/BFF - 
CLASS: bel, 
NAME: SLICE_X67Y64/BFF, 
TYPE: REG_INIT, 

SLICE_X65Y63/AFF - 
CLASS: bel, 
NAME: SLICE_X65Y63/AFF, 
TYPE: REG_INIT, 

SLICE_X65Y63/BFF - 
CLASS: bel, 
NAME: SLICE_X65Y63/BFF, 
TYPE: REG_INIT, 

SLICE_X65Y63/B5FF - 
CLASS: bel, 
NAME: SLICE_X65Y63/B5FF, 
TYPE: FF_INIT, 

SLICE_X67Y63/BFF - 
CLASS: bel, 
NAME: SLICE_X67Y63/BFF, 
TYPE: REG_INIT, 

SLICE_X66Y62/AFF - 
CLASS: bel, 
NAME: SLICE_X66Y62/AFF, 
TYPE: REG_INIT, 

SLICE_X65Y64/AFF - 
CLASS: bel, 
NAME: SLICE_X65Y64/AFF, 
TYPE: REG_INIT, 

SLICE_X65Y63/A5FF - 
CLASS: bel, 
NAME: SLICE_X65Y63/A5FF, 
TYPE: FF_INIT, 

SLICE_X65Y64/BFF - 
CLASS: bel, 
NAME: SLICE_X65Y64/BFF, 
TYPE: REG_INIT, 

SLICE_X64Y63/A5FF - 
CLASS: bel, 
NAME: SLICE_X64Y63/A5FF, 
TYPE: FF_INIT, 

SLICE_X65Y62/AFF - 
CLASS: bel, 
NAME: SLICE_X65Y62/AFF, 
TYPE: REG_INIT, 

SLICE_X66Y63/B5FF - 
CLASS: bel, 
NAME: SLICE_X66Y63/B5FF, 
TYPE: FF_INIT, 

SLICE_X66Y63/A5FF - 
CLASS: bel, 
NAME: SLICE_X66Y63/A5FF, 
TYPE: FF_INIT, 

SLICE_X64Y64/AFF - 
CLASS: bel, 
NAME: SLICE_X64Y64/AFF, 
TYPE: REG_INIT, 

SLICE_X64Y63/BFF - 
CLASS: bel, 
NAME: SLICE_X64Y63/BFF, 
TYPE: REG_INIT, 

SLICE_X65Y64/A5FF - 
CLASS: bel, 
NAME: SLICE_X65Y64/A5FF, 
TYPE: FF_INIT, 

SLICE_X66Y64/AFF - 
CLASS: bel, 
NAME: SLICE_X66Y64/AFF, 
TYPE: REG_INIT, 

SLICE_X64Y62/AFF - 
CLASS: bel, 
NAME: SLICE_X64Y62/AFF, 
TYPE: REG_INIT, 

SLICE_X67Y63/CFF - 
CLASS: bel, 
NAME: SLICE_X67Y63/CFF, 
TYPE: REG_INIT, 

SLICE_X67Y64/AFF - 
CLASS: bel, 
NAME: SLICE_X67Y64/AFF, 
TYPE: REG_INIT, 

SLICE_X64Y63/B5FF - 
CLASS: bel, 
NAME: SLICE_X64Y63/B5FF, 
TYPE: FF_INIT, 

SLICE_X65Y62/A5FF - 
CLASS: bel, 
NAME: SLICE_X65Y62/A5FF, 
TYPE: FF_INIT, 

SLICE_X66Y64/A5FF - 
CLASS: bel, 
NAME: SLICE_X66Y64/A5FF, 
TYPE: FF_INIT, 

SLICE_X66Y64/BFF - 
CLASS: bel, 
NAME: SLICE_X66Y64/BFF, 
TYPE: REG_INIT, 

SLICE_X66Y62/A5FF - 
CLASS: bel, 
NAME: SLICE_X66Y62/A5FF, 
TYPE: FF_INIT, 

SLICE_X67Y63/DFF - 
CLASS: bel, 
NAME: SLICE_X67Y63/DFF, 
TYPE: REG_INIT, 

SLICE_X67Y64/A5FF - 
CLASS: bel, 
NAME: SLICE_X67Y64/A5FF, 
TYPE: FF_INIT, 

SLICE_X71Y63/BFF - 
CLASS: bel, 
NAME: SLICE_X71Y63/BFF, 
TYPE: REG_INIT, 

SLICE_X68Y61/AFF - 
CLASS: bel, 
NAME: SLICE_X68Y61/AFF, 
TYPE: REG_INIT, 

SLICE_X71Y63/B5FF - 
CLASS: bel, 
NAME: SLICE_X71Y63/B5FF, 
TYPE: FF_INIT, 

SLICE_X69Y63/A5FF - 
CLASS: bel, 
NAME: SLICE_X69Y63/A5FF, 
TYPE: FF_INIT, 

SLICE_X64Y64/A5FF - 
CLASS: bel, 
NAME: SLICE_X64Y64/A5FF, 
TYPE: FF_INIT, 

SLICE_X66Y61/AFF - 
CLASS: bel, 
NAME: SLICE_X66Y61/AFF, 
TYPE: REG_INIT, 

SLICE_X68Y61/BFF - 
CLASS: bel, 
NAME: SLICE_X68Y61/BFF, 
TYPE: REG_INIT, 

SLICE_X67Y62/AFF - 
CLASS: bel, 
NAME: SLICE_X67Y62/AFF, 
TYPE: REG_INIT, 

SLICE_X71Y62/AFF - 
CLASS: bel, 
NAME: SLICE_X71Y62/AFF, 
TYPE: REG_INIT, 

SLICE_X69Y61/AFF - 
CLASS: bel, 
NAME: SLICE_X69Y61/AFF, 
TYPE: REG_INIT, 

SLICE_X71Y62/CFF - 
CLASS: bel, 
NAME: SLICE_X71Y62/CFF, 
TYPE: REG_INIT, 

SLICE_X71Y63/CFF - 
CLASS: bel, 
NAME: SLICE_X71Y63/CFF, 
TYPE: REG_INIT, 

SLICE_X67Y61/AFF - 
CLASS: bel, 
NAME: SLICE_X67Y61/AFF, 
TYPE: REG_INIT, 

SLICE_X69Y61/BFF - 
CLASS: bel, 
NAME: SLICE_X69Y61/BFF, 
TYPE: REG_INIT, 

SLICE_X67Y62/BFF - 
CLASS: bel, 
NAME: SLICE_X67Y62/BFF, 
TYPE: REG_INIT, 

SLICE_X70Y60/AFF - 
CLASS: bel, 
NAME: SLICE_X70Y60/AFF, 
TYPE: REG_INIT, 

SLICE_X69Y61/CFF - 
CLASS: bel, 
NAME: SLICE_X69Y61/CFF, 
TYPE: REG_INIT, 

SLICE_X68Y60/A5FF - 
CLASS: bel, 
NAME: SLICE_X68Y60/A5FF, 
TYPE: FF_INIT, 

SLICE_X71Y61/AFF - 
CLASS: bel, 
NAME: SLICE_X71Y61/AFF, 
TYPE: REG_INIT, 

SLICE_X68Y60/AFF - 
CLASS: bel, 
NAME: SLICE_X68Y60/AFF, 
TYPE: REG_INIT, 

SLICE_X70Y61/AFF - 
CLASS: bel, 
NAME: SLICE_X70Y61/AFF, 
TYPE: REG_INIT, 

SLICE_X68Y60/BFF - 
CLASS: bel, 
NAME: SLICE_X68Y60/BFF, 
TYPE: REG_INIT, 

SLICE_X70Y60/BFF - 
CLASS: bel, 
NAME: SLICE_X70Y60/BFF, 
TYPE: REG_INIT, 

SLICE_X69Y60/AFF - 
CLASS: bel, 
NAME: SLICE_X69Y60/AFF, 
TYPE: REG_INIT, 

SLICE_X69Y60/BFF - 
CLASS: bel, 
NAME: SLICE_X69Y60/BFF, 
TYPE: REG_INIT, 

SLICE_X71Y61/BFF - 
CLASS: bel, 
NAME: SLICE_X71Y61/BFF, 
TYPE: REG_INIT, 

SLICE_X67Y60/A5FF - 
CLASS: bel, 
NAME: SLICE_X67Y60/A5FF, 
TYPE: FF_INIT, 

SLICE_X70Y61/CFF - 
CLASS: bel, 
NAME: SLICE_X70Y61/CFF, 
TYPE: REG_INIT, 

SLICE_X73Y60/BFF - 
CLASS: bel, 
NAME: SLICE_X73Y60/BFF, 
TYPE: REG_INIT, 

SLICE_X72Y60/BFF - 
CLASS: bel, 
NAME: SLICE_X72Y60/BFF, 
TYPE: REG_INIT, 

SLICE_X69Y60/B5FF - 
CLASS: bel, 
NAME: SLICE_X69Y60/B5FF, 
TYPE: FF_INIT, 

SLICE_X69Y60/CFF - 
CLASS: bel, 
NAME: SLICE_X69Y60/CFF, 
TYPE: REG_INIT, 

SLICE_X72Y60/CFF - 
CLASS: bel, 
NAME: SLICE_X72Y60/CFF, 
TYPE: REG_INIT, 

SLICE_X67Y60/AFF - 
CLASS: bel, 
NAME: SLICE_X67Y60/AFF, 
TYPE: REG_INIT, 

SLICE_X72Y62/DFF - 
CLASS: bel, 
NAME: SLICE_X72Y62/DFF, 
TYPE: REG_INIT, 

SLICE_X73Y60/DFF - 
CLASS: bel, 
NAME: SLICE_X73Y60/DFF, 
TYPE: REG_INIT, 

SLICE_X72Y60/DFF - 
CLASS: bel, 
NAME: SLICE_X72Y60/DFF, 
TYPE: REG_INIT, 

SLICE_X71Y59/AFF - 
CLASS: bel, 
NAME: SLICE_X71Y59/AFF, 
TYPE: REG_INIT, 

SLICE_X71Y60/BFF - 
CLASS: bel, 
NAME: SLICE_X71Y60/BFF, 
TYPE: REG_INIT, 

SLICE_X71Y60/DFF - 
CLASS: bel, 
NAME: SLICE_X71Y60/DFF, 
TYPE: REG_INIT, 

SLICE_X68Y65/AFF - 
CLASS: bel, 
NAME: SLICE_X68Y65/AFF, 
TYPE: REG_INIT, 

SLICE_X68Y64/AFF - 
CLASS: bel, 
NAME: SLICE_X68Y64/AFF, 
TYPE: REG_INIT, 

SLICE_X69Y64/BFF - 
CLASS: bel, 
NAME: SLICE_X69Y64/BFF, 
TYPE: REG_INIT, 

SLICE_X68Y64/BFF - 
CLASS: bel, 
NAME: SLICE_X68Y64/BFF, 
TYPE: REG_INIT, 

SLICE_X68Y64/A5FF - 
CLASS: bel, 
NAME: SLICE_X68Y64/A5FF, 
TYPE: FF_INIT, 

SLICE_X74Y70/AFF - 
CLASS: bel, 
NAME: SLICE_X74Y70/AFF, 
TYPE: REG_INIT, 

SLICE_X73Y69/AFF - 
CLASS: bel, 
NAME: SLICE_X73Y69/AFF, 
TYPE: REG_INIT, 

SLICE_X74Y70/BFF - 
CLASS: bel, 
NAME: SLICE_X74Y70/BFF, 
TYPE: REG_INIT, 

SLICE_X75Y69/AFF - 
CLASS: bel, 
NAME: SLICE_X75Y69/AFF, 
TYPE: REG_INIT, 

SLICE_X74Y69/AFF - 
CLASS: bel, 
NAME: SLICE_X74Y69/AFF, 
TYPE: REG_INIT, 

SLICE_X74Y70/CFF - 
CLASS: bel, 
NAME: SLICE_X74Y70/CFF, 
TYPE: REG_INIT, 

SLICE_X74Y70/DFF - 
CLASS: bel, 
NAME: SLICE_X74Y70/DFF, 
TYPE: REG_INIT, 

SLICE_X75Y69/BFF - 
CLASS: bel, 
NAME: SLICE_X75Y69/BFF, 
TYPE: REG_INIT, 

SLICE_X74Y69/BFF - 
CLASS: bel, 
NAME: SLICE_X74Y69/BFF, 
TYPE: REG_INIT, 

SLICE_X75Y69/CFF - 
CLASS: bel, 
NAME: SLICE_X75Y69/CFF, 
TYPE: REG_INIT, 

SLICE_X75Y69/DFF - 
CLASS: bel, 
NAME: SLICE_X75Y69/DFF, 
TYPE: REG_INIT, 

SLICE_X74Y69/CFF - 
CLASS: bel, 
NAME: SLICE_X74Y69/CFF, 
TYPE: REG_INIT, 

SLICE_X74Y70/A5FF - 
CLASS: bel, 
NAME: SLICE_X74Y70/A5FF, 
TYPE: FF_INIT, 

SLICE_X74Y70/B5FF - 
CLASS: bel, 
NAME: SLICE_X74Y70/B5FF, 
TYPE: FF_INIT, 

SLICE_X74Y69/DFF - 
CLASS: bel, 
NAME: SLICE_X74Y69/DFF, 
TYPE: REG_INIT, 

SLICE_X75Y69/A5FF - 
CLASS: bel, 
NAME: SLICE_X75Y69/A5FF, 
TYPE: FF_INIT, 

SLICE_X74Y67/AFF - 
CLASS: bel, 
NAME: SLICE_X74Y67/AFF, 
TYPE: REG_INIT, 

SLICE_X74Y67/BFF - 
CLASS: bel, 
NAME: SLICE_X74Y67/BFF, 
TYPE: REG_INIT, 

SLICE_X75Y68/AFF - 
CLASS: bel, 
NAME: SLICE_X75Y68/AFF, 
TYPE: REG_INIT, 

SLICE_X75Y68/BFF - 
CLASS: bel, 
NAME: SLICE_X75Y68/BFF, 
TYPE: REG_INIT, 

SLICE_X74Y67/CFF - 
CLASS: bel, 
NAME: SLICE_X74Y67/CFF, 
TYPE: REG_INIT, 

SLICE_X74Y67/DFF - 
CLASS: bel, 
NAME: SLICE_X74Y67/DFF, 
TYPE: REG_INIT, 

SLICE_X73Y67/CFF - 
CLASS: bel, 
NAME: SLICE_X73Y67/CFF, 
TYPE: REG_INIT, 

SLICE_X75Y66/AFF - 
CLASS: bel, 
NAME: SLICE_X75Y66/AFF, 
TYPE: REG_INIT, 

SLICE_X75Y65/AFF - 
CLASS: bel, 
NAME: SLICE_X75Y65/AFF, 
TYPE: REG_INIT, 

SLICE_X73Y65/AFF - 
CLASS: bel, 
NAME: SLICE_X73Y65/AFF, 
TYPE: REG_INIT, 

SLICE_X75Y65/BFF - 
CLASS: bel, 
NAME: SLICE_X75Y65/BFF, 
TYPE: REG_INIT, 

SLICE_X75Y66/BFF - 
CLASS: bel, 
NAME: SLICE_X75Y66/BFF, 
TYPE: REG_INIT, 

SLICE_X75Y60/AFF - 
CLASS: bel, 
NAME: SLICE_X75Y60/AFF, 
TYPE: REG_INIT, 

SLICE_X73Y65/BFF - 
CLASS: bel, 
NAME: SLICE_X73Y65/BFF, 
TYPE: REG_INIT, 

SLICE_X75Y65/CFF - 
CLASS: bel, 
NAME: SLICE_X75Y65/CFF, 
TYPE: REG_INIT, 

SLICE_X74Y66/AFF - 
CLASS: bel, 
NAME: SLICE_X74Y66/AFF, 
TYPE: REG_INIT, 

SLICE_X75Y60/BFF - 
CLASS: bel, 
NAME: SLICE_X75Y60/BFF, 
TYPE: REG_INIT, 

SLICE_X73Y65/CFF - 
CLASS: bel, 
NAME: SLICE_X73Y65/CFF, 
TYPE: REG_INIT, 

SLICE_X75Y66/CFF - 
CLASS: bel, 
NAME: SLICE_X75Y66/CFF, 
TYPE: REG_INIT, 

SLICE_X75Y60/CFF - 
CLASS: bel, 
NAME: SLICE_X75Y60/CFF, 
TYPE: REG_INIT, 

SLICE_X74Y66/BFF - 
CLASS: bel, 
NAME: SLICE_X74Y66/BFF, 
TYPE: REG_INIT, 

SLICE_X75Y60/DFF - 
CLASS: bel, 
NAME: SLICE_X75Y60/DFF, 
TYPE: REG_INIT, 

SLICE_X73Y65/DFF - 
CLASS: bel, 
NAME: SLICE_X73Y65/DFF, 
TYPE: REG_INIT, 

SLICE_X75Y60/A5FF - 
CLASS: bel, 
NAME: SLICE_X75Y60/A5FF, 
TYPE: FF_INIT, 

SLICE_X74Y66/CFF - 
CLASS: bel, 
NAME: SLICE_X74Y66/CFF, 
TYPE: REG_INIT, 

SLICE_X75Y60/B5FF - 
CLASS: bel, 
NAME: SLICE_X75Y60/B5FF, 
TYPE: FF_INIT, 

SLICE_X73Y66/AFF - 
CLASS: bel, 
NAME: SLICE_X73Y66/AFF, 
TYPE: REG_INIT, 

SLICE_X75Y60/C5FF - 
CLASS: bel, 
NAME: SLICE_X75Y60/C5FF, 
TYPE: FF_INIT, 

SLICE_X73Y65/A5FF - 
CLASS: bel, 
NAME: SLICE_X73Y65/A5FF, 
TYPE: FF_INIT, 

SLICE_X74Y66/DFF - 
CLASS: bel, 
NAME: SLICE_X74Y66/DFF, 
TYPE: REG_INIT, 

SLICE_X75Y60/D5FF - 
CLASS: bel, 
NAME: SLICE_X75Y60/D5FF, 
TYPE: FF_INIT, 

SLICE_X73Y65/B5FF - 
CLASS: bel, 
NAME: SLICE_X73Y65/B5FF, 
TYPE: FF_INIT, 

SLICE_X73Y65/C5FF - 
CLASS: bel, 
NAME: SLICE_X73Y65/C5FF, 
TYPE: FF_INIT, 

SLICE_X75Y66/DFF - 
CLASS: bel, 
NAME: SLICE_X75Y66/DFF, 
TYPE: REG_INIT, 

SLICE_X75Y65/DFF - 
CLASS: bel, 
NAME: SLICE_X75Y65/DFF, 
TYPE: REG_INIT, 

SLICE_X75Y65/A5FF - 
CLASS: bel, 
NAME: SLICE_X75Y65/A5FF, 
TYPE: FF_INIT, 

SLICE_X73Y65/D5FF - 
CLASS: bel, 
NAME: SLICE_X73Y65/D5FF, 
TYPE: FF_INIT, 

SLICE_X75Y65/B5FF - 
CLASS: bel, 
NAME: SLICE_X75Y65/B5FF, 
TYPE: FF_INIT, 

SLICE_X75Y65/C5FF - 
CLASS: bel, 
NAME: SLICE_X75Y65/C5FF, 
TYPE: FF_INIT, 

SLICE_X75Y67/CFF - 
CLASS: bel, 
NAME: SLICE_X75Y67/CFF, 
TYPE: REG_INIT, 

SLICE_X68Y66/CFF - 
CLASS: bel, 
NAME: SLICE_X68Y66/CFF, 
TYPE: REG_INIT, 

SLICE_X66Y65/AFF - 
CLASS: bel, 
NAME: SLICE_X66Y65/AFF, 
TYPE: REG_INIT, 

SLICE_X66Y65/BFF - 
CLASS: bel, 
NAME: SLICE_X66Y65/BFF, 
TYPE: REG_INIT, 

SLICE_X66Y65/CFF - 
CLASS: bel, 
NAME: SLICE_X66Y65/CFF, 
TYPE: REG_INIT, 

SLICE_X66Y65/DFF - 
CLASS: bel, 
NAME: SLICE_X66Y65/DFF, 
TYPE: REG_INIT, 

SLICE_X66Y65/A5FF - 
CLASS: bel, 
NAME: SLICE_X66Y65/A5FF, 
TYPE: FF_INIT, 

SLICE_X66Y65/B5FF - 
CLASS: bel, 
NAME: SLICE_X66Y65/B5FF, 
TYPE: FF_INIT, 

SLICE_X66Y65/C5FF - 
CLASS: bel, 
NAME: SLICE_X66Y65/C5FF, 
TYPE: FF_INIT, 

SLICE_X71Y66/AFF - 
CLASS: bel, 
NAME: SLICE_X71Y66/AFF, 
TYPE: REG_INIT, 

SLICE_X73Y62/DFF - 
CLASS: bel, 
NAME: SLICE_X73Y62/DFF, 
TYPE: REG_INIT, 

SLICE_X74Y59/AFF - 
CLASS: bel, 
NAME: SLICE_X74Y59/AFF, 
TYPE: REG_INIT, 

SLICE_X74Y61/AFF - 
CLASS: bel, 
NAME: SLICE_X74Y61/AFF, 
TYPE: REG_INIT, 

SLICE_X74Y59/BFF - 
CLASS: bel, 
NAME: SLICE_X74Y59/BFF, 
TYPE: REG_INIT, 

SLICE_X75Y63/AFF - 
CLASS: bel, 
NAME: SLICE_X75Y63/AFF, 
TYPE: REG_INIT, 

SLICE_X77Y62/AFF - 
CLASS: bel, 
NAME: SLICE_X77Y62/AFF, 
TYPE: REG_INIT, 

SLICE_X72Y64/AFF - 
CLASS: bel, 
NAME: SLICE_X72Y64/AFF, 
TYPE: REG_INIT, 

SLICE_X75Y59/AFF - 
CLASS: bel, 
NAME: SLICE_X75Y59/AFF, 
TYPE: REG_INIT, 

SLICE_X75Y59/BFF - 
CLASS: bel, 
NAME: SLICE_X75Y59/BFF, 
TYPE: REG_INIT, 

SLICE_X74Y59/CFF - 
CLASS: bel, 
NAME: SLICE_X74Y59/CFF, 
TYPE: REG_INIT, 

SLICE_X73Y62/AFF - 
CLASS: bel, 
NAME: SLICE_X73Y62/AFF, 
TYPE: REG_INIT, 

SLICE_X75Y63/BFF - 
CLASS: bel, 
NAME: SLICE_X75Y63/BFF, 
TYPE: REG_INIT, 

SLICE_X72Y59/AFF - 
CLASS: bel, 
NAME: SLICE_X72Y59/AFF, 
TYPE: REG_INIT, 

SLICE_X77Y62/BFF - 
CLASS: bel, 
NAME: SLICE_X77Y62/BFF, 
TYPE: REG_INIT, 

SLICE_X76Y60/AFF - 
CLASS: bel, 
NAME: SLICE_X76Y60/AFF, 
TYPE: REG_INIT, 

SLICE_X72Y64/BFF - 
CLASS: bel, 
NAME: SLICE_X72Y64/BFF, 
TYPE: REG_INIT, 

SLICE_X77Y62/CFF - 
CLASS: bel, 
NAME: SLICE_X77Y62/CFF, 
TYPE: REG_INIT, 

SLICE_X74Y65/AFF - 
CLASS: bel, 
NAME: SLICE_X74Y65/AFF, 
TYPE: REG_INIT, 

SLICE_X72Y61/BFF - 
CLASS: bel, 
NAME: SLICE_X72Y61/BFF, 
TYPE: REG_INIT, 

SLICE_X72Y63/AFF - 
CLASS: bel, 
NAME: SLICE_X72Y63/AFF, 
TYPE: REG_INIT, 

SLICE_X72Y61/CFF - 
CLASS: bel, 
NAME: SLICE_X72Y61/CFF, 
TYPE: REG_INIT, 

SLICE_X74Y61/BFF - 
CLASS: bel, 
NAME: SLICE_X74Y61/BFF, 
TYPE: REG_INIT, 

SLICE_X73Y62/BFF - 
CLASS: bel, 
NAME: SLICE_X73Y62/BFF, 
TYPE: REG_INIT, 

SLICE_X74Y61/CFF - 
CLASS: bel, 
NAME: SLICE_X74Y61/CFF, 
TYPE: REG_INIT, 

SLICE_X72Y63/BFF - 
CLASS: bel, 
NAME: SLICE_X72Y63/BFF, 
TYPE: REG_INIT, 

SLICE_X72Y63/CFF - 
CLASS: bel, 
NAME: SLICE_X72Y63/CFF, 
TYPE: REG_INIT, 

SLICE_X72Y61/DFF - 
CLASS: bel, 
NAME: SLICE_X72Y61/DFF, 
TYPE: REG_INIT, 

SLICE_X72Y63/DFF - 
CLASS: bel, 
NAME: SLICE_X72Y63/DFF, 
TYPE: REG_INIT, 

SLICE_X74Y61/DFF - 
CLASS: bel, 
NAME: SLICE_X74Y61/DFF, 
TYPE: REG_INIT, 

SLICE_X73Y62/CFF - 
CLASS: bel, 
NAME: SLICE_X73Y62/CFF, 
TYPE: REG_INIT, 

SLICE_X75Y59/CFF - 
CLASS: bel, 
NAME: SLICE_X75Y59/CFF, 
TYPE: REG_INIT, 

SLICE_X77Y62/DFF - 
CLASS: bel, 
NAME: SLICE_X77Y62/DFF, 
TYPE: REG_INIT, 

SLICE_X76Y63/AFF - 
CLASS: bel, 
NAME: SLICE_X76Y63/AFF, 
TYPE: REG_INIT, 

SLICE_X76Y63/BFF - 
CLASS: bel, 
NAME: SLICE_X76Y63/BFF, 
TYPE: REG_INIT, 

SLICE_X76Y63/CFF - 
CLASS: bel, 
NAME: SLICE_X76Y63/CFF, 
TYPE: REG_INIT, 

SLICE_X74Y64/AFF - 
CLASS: bel, 
NAME: SLICE_X74Y64/AFF, 
TYPE: REG_INIT, 

SLICE_X75Y61/AFF - 
CLASS: bel, 
NAME: SLICE_X75Y61/AFF, 
TYPE: REG_INIT, 

SLICE_X74Y64/BFF - 
CLASS: bel, 
NAME: SLICE_X74Y64/BFF, 
TYPE: REG_INIT, 

SLICE_X75Y61/BFF - 
CLASS: bel, 
NAME: SLICE_X75Y61/BFF, 
TYPE: REG_INIT, 

SLICE_X74Y64/CFF - 
CLASS: bel, 
NAME: SLICE_X74Y64/CFF, 
TYPE: REG_INIT, 

SLICE_X75Y61/CFF - 
CLASS: bel, 
NAME: SLICE_X75Y61/CFF, 
TYPE: REG_INIT, 

SLICE_X76Y63/DFF - 
CLASS: bel, 
NAME: SLICE_X76Y63/DFF, 
TYPE: REG_INIT, 

SLICE_X75Y61/DFF - 
CLASS: bel, 
NAME: SLICE_X75Y61/DFF, 
TYPE: REG_INIT, 

SLICE_X76Y63/A5FF - 
CLASS: bel, 
NAME: SLICE_X76Y63/A5FF, 
TYPE: FF_INIT, 

SLICE_X76Y63/B5FF - 
CLASS: bel, 
NAME: SLICE_X76Y63/B5FF, 
TYPE: FF_INIT, 

SLICE_X74Y64/DFF - 
CLASS: bel, 
NAME: SLICE_X74Y64/DFF, 
TYPE: REG_INIT, 

SLICE_X75Y61/A5FF - 
CLASS: bel, 
NAME: SLICE_X75Y61/A5FF, 
TYPE: FF_INIT, 

SLICE_X74Y64/A5FF - 
CLASS: bel, 
NAME: SLICE_X74Y64/A5FF, 
TYPE: FF_INIT, 

SLICE_X74Y64/B5FF - 
CLASS: bel, 
NAME: SLICE_X74Y64/B5FF, 
TYPE: FF_INIT, 

SLICE_X74Y64/C5FF - 
CLASS: bel, 
NAME: SLICE_X74Y64/C5FF, 
TYPE: FF_INIT, 

SLICE_X75Y61/B5FF - 
CLASS: bel, 
NAME: SLICE_X75Y61/B5FF, 
TYPE: FF_INIT, 

SLICE_X74Y64/D5FF - 
CLASS: bel, 
NAME: SLICE_X74Y64/D5FF, 
TYPE: FF_INIT, 

SLICE_X75Y61/C5FF - 
CLASS: bel, 
NAME: SLICE_X75Y61/C5FF, 
TYPE: FF_INIT, 

SLICE_X76Y63/C5FF - 
CLASS: bel, 
NAME: SLICE_X76Y63/C5FF, 
TYPE: FF_INIT, 

SLICE_X75Y61/D5FF - 
CLASS: bel, 
NAME: SLICE_X75Y61/D5FF, 
TYPE: FF_INIT, 

SLICE_X72Y66/AFF - 
CLASS: bel, 
NAME: SLICE_X72Y66/AFF, 
TYPE: REG_INIT, 

SLICE_X76Y65/AFF - 
CLASS: bel, 
NAME: SLICE_X76Y65/AFF, 
TYPE: REG_INIT, 

SLICE_X74Y63/AFF - 
CLASS: bel, 
NAME: SLICE_X74Y63/AFF, 
TYPE: REG_INIT, 

SLICE_X73Y64/AFF - 
CLASS: bel, 
NAME: SLICE_X73Y64/AFF, 
TYPE: REG_INIT, 

SLICE_X74Y63/BFF - 
CLASS: bel, 
NAME: SLICE_X74Y63/BFF, 
TYPE: REG_INIT, 

SLICE_X73Y64/BFF - 
CLASS: bel, 
NAME: SLICE_X73Y64/BFF, 
TYPE: REG_INIT, 

SLICE_X74Y60/AFF - 
CLASS: bel, 
NAME: SLICE_X74Y60/AFF, 
TYPE: REG_INIT, 

SLICE_X74Y63/CFF - 
CLASS: bel, 
NAME: SLICE_X74Y63/CFF, 
TYPE: REG_INIT, 

SLICE_X74Y60/BFF - 
CLASS: bel, 
NAME: SLICE_X74Y60/BFF, 
TYPE: REG_INIT, 

SLICE_X73Y64/CFF - 
CLASS: bel, 
NAME: SLICE_X73Y64/CFF, 
TYPE: REG_INIT, 

SLICE_X77Y60/AFF - 
CLASS: bel, 
NAME: SLICE_X77Y60/AFF, 
TYPE: REG_INIT, 

SLICE_X77Y66/AFF - 
CLASS: bel, 
NAME: SLICE_X77Y66/AFF, 
TYPE: REG_INIT, 

SLICE_X74Y60/CFF - 
CLASS: bel, 
NAME: SLICE_X74Y60/CFF, 
TYPE: REG_INIT, 

SLICE_X73Y64/DFF - 
CLASS: bel, 
NAME: SLICE_X73Y64/DFF, 
TYPE: REG_INIT, 

SLICE_X74Y60/DFF - 
CLASS: bel, 
NAME: SLICE_X74Y60/DFF, 
TYPE: REG_INIT, 

SLICE_X77Y66/BFF - 
CLASS: bel, 
NAME: SLICE_X77Y66/BFF, 
TYPE: REG_INIT, 

SLICE_X77Y60/BFF - 
CLASS: bel, 
NAME: SLICE_X77Y60/BFF, 
TYPE: REG_INIT, 

SLICE_X73Y64/A5FF - 
CLASS: bel, 
NAME: SLICE_X73Y64/A5FF, 
TYPE: FF_INIT, 

SLICE_X77Y60/CFF - 
CLASS: bel, 
NAME: SLICE_X77Y60/CFF, 
TYPE: REG_INIT, 

SLICE_X73Y64/B5FF - 
CLASS: bel, 
NAME: SLICE_X73Y64/B5FF, 
TYPE: FF_INIT, 

SLICE_X74Y60/A5FF - 
CLASS: bel, 
NAME: SLICE_X74Y60/A5FF, 
TYPE: FF_INIT, 

SLICE_X73Y64/C5FF - 
CLASS: bel, 
NAME: SLICE_X73Y64/C5FF, 
TYPE: FF_INIT, 

SLICE_X74Y60/B5FF - 
CLASS: bel, 
NAME: SLICE_X74Y60/B5FF, 
TYPE: FF_INIT, 

SLICE_X74Y63/DFF - 
CLASS: bel, 
NAME: SLICE_X74Y63/DFF, 
TYPE: REG_INIT, 

SLICE_X77Y60/DFF - 
CLASS: bel, 
NAME: SLICE_X77Y60/DFF, 
TYPE: REG_INIT, 

SLICE_X72Y65/AFF - 
CLASS: bel, 
NAME: SLICE_X72Y65/AFF, 
TYPE: REG_INIT, 

SLICE_X77Y60/A5FF - 
CLASS: bel, 
NAME: SLICE_X77Y60/A5FF, 
TYPE: FF_INIT, 

SLICE_X72Y65/BFF - 
CLASS: bel, 
NAME: SLICE_X72Y65/BFF, 
TYPE: REG_INIT, 

SLICE_X74Y60/C5FF - 
CLASS: bel, 
NAME: SLICE_X74Y60/C5FF, 
TYPE: FF_INIT, 

SLICE_X72Y65/CFF - 
CLASS: bel, 
NAME: SLICE_X72Y65/CFF, 
TYPE: REG_INIT, 

SLICE_X74Y60/D5FF - 
CLASS: bel, 
NAME: SLICE_X74Y60/D5FF, 
TYPE: FF_INIT, 

SLICE_X74Y63/A5FF - 
CLASS: bel, 
NAME: SLICE_X74Y63/A5FF, 
TYPE: FF_INIT, 

SLICE_X77Y60/B5FF - 
CLASS: bel, 
NAME: SLICE_X77Y60/B5FF, 
TYPE: FF_INIT, 

SLICE_X72Y65/DFF - 
CLASS: bel, 
NAME: SLICE_X72Y65/DFF, 
TYPE: REG_INIT, 

SLICE_X77Y63/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*A6*(~A5))+((~A2)*(~A6)*A4*A5*A3)+((~A2)*(~A6)*A4*A5*(~A3)*A1)+((~A2)*(~A6)*A4*(~A5))+((~A2)*(~A6)*(~A4)*A5*A3)+((~A2)*(~A6)*(~A4)*A5*(~A3)*A1) , 
NAME: SLICE_X77Y63/A6LUT, 
TYPE: LUT6, 

SLICE_X76Y66/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*A4*A1)+((~A2)*(~A4)*(~A6)*A1) , 
NAME: SLICE_X76Y66/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y66/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A4*A1*A6)+((~A2)*A4*(~A1)*A5*A6)+((~A2)*(~A4)*(~A1)*A5*A6) , 
NAME: SLICE_X76Y66/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y65/AFF - 
CLASS: bel, 
NAME: SLICE_X77Y65/AFF, 
TYPE: REG_INIT, 

SLICE_X76Y66/AFF - 
CLASS: bel, 
NAME: SLICE_X76Y66/AFF, 
TYPE: REG_INIT, 

SLICE_X77Y67/AFF - 
CLASS: bel, 
NAME: SLICE_X77Y67/AFF, 
TYPE: REG_INIT, 

SLICE_X75Y62/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*(~A4)*A2*(~A1)*A6) , 
NAME: SLICE_X75Y62/D6LUT, 
TYPE: LUT6, 

SLICE_X75Y64/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A3)+(A2*(~A5)*A6*A3)+(A2*(~A5)*(~A6)*A1*(~A4)*A3)+(A2*(~A5)*(~A6)*(~A1)*A3)+((~A2)*A5*A3)+((~A2)*(~A5)*A6*A3)+((~A2)*(~A5)*(~A6)*A1*A4*(~A3))+((~A2)*(~A5)*(~A6)*A1*(~A4)*A3)+((~A2)*(~A5)*(~A6)*(~A1)*A3) , 
NAME: SLICE_X75Y64/D6LUT, 
TYPE: LUT6, 

SLICE_X74Y62/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A6*(~A3))+(A2*A1*(~A6)*A3)+(A2*(~A1)*A3)+((~A2)*A5*A1*A6*(~A3))+((~A2)*A5*A1*(~A6)*A3)+((~A2)*A5*(~A1)*A4*A3)+((~A2)*A5*(~A1)*(~A4)*(~A6)*A3)+((~A2)*(~A5)*A1*A4*(~A6)*A3)+((~A2)*(~A5)*A1*(~A4)*A6*(~A3))+((~A2)*(~A5)*A1*(~A4)*(~A6)*A3)+((~A2)*(~A5)*(~A1)*A3) , 
NAME: SLICE_X74Y62/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y62/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A1*A6*(~A4)*A2)+(A5*A3*A1*(~A6)*A4*(~A2))+(A5*A3*A1*(~A6)*(~A4)*A2)+(A5*A3*(~A1)*A2)+(A5*(~A3)*A2)+((~A5)*A3*A1*A4*(~A2))+((~A5)*A3*A1*(~A4)*A2)+((~A5)*A3*(~A1)*A2)+((~A5)*(~A3)*A2) , 
NAME: SLICE_X74Y62/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y64/DFF - 
CLASS: bel, 
NAME: SLICE_X75Y64/DFF, 
TYPE: REG_INIT, 

SLICE_X74Y62/AFF - 
CLASS: bel, 
NAME: SLICE_X74Y62/AFF, 
TYPE: REG_INIT, 

SLICE_X74Y62/BFF - 
CLASS: bel, 
NAME: SLICE_X74Y62/BFF, 
TYPE: REG_INIT, 

SLICE_X73Y61/AFF - 
CLASS: bel, 
NAME: SLICE_X73Y61/AFF, 
TYPE: REG_INIT, 

SLICE_X76Y59/AFF - 
CLASS: bel, 
NAME: SLICE_X76Y59/AFF, 
TYPE: REG_INIT, 

SLICE_X76Y59/BFF - 
CLASS: bel, 
NAME: SLICE_X76Y59/BFF, 
TYPE: REG_INIT, 

SLICE_X76Y59/CFF - 
CLASS: bel, 
NAME: SLICE_X76Y59/CFF, 
TYPE: REG_INIT, 

SLICE_X77Y63/AFF - 
CLASS: bel, 
NAME: SLICE_X77Y63/AFF, 
TYPE: REG_INIT, 

SLICE_X77Y63/BFF - 
CLASS: bel, 
NAME: SLICE_X77Y63/BFF, 
TYPE: REG_INIT, 

SLICE_X77Y63/CFF - 
CLASS: bel, 
NAME: SLICE_X77Y63/CFF, 
TYPE: REG_INIT, 

SLICE_X77Y59/AFF - 
CLASS: bel, 
NAME: SLICE_X77Y59/AFF, 
TYPE: REG_INIT, 

SLICE_X77Y59/BFF - 
CLASS: bel, 
NAME: SLICE_X77Y59/BFF, 
TYPE: REG_INIT, 

SLICE_X77Y59/CFF - 
CLASS: bel, 
NAME: SLICE_X77Y59/CFF, 
TYPE: REG_INIT, 

SLICE_X77Y59/DFF - 
CLASS: bel, 
NAME: SLICE_X77Y59/DFF, 
TYPE: REG_INIT, 

SLICE_X73Y61/BFF - 
CLASS: bel, 
NAME: SLICE_X73Y61/BFF, 
TYPE: REG_INIT, 

SLICE_X77Y59/A5FF - 
CLASS: bel, 
NAME: SLICE_X77Y59/A5FF, 
TYPE: FF_INIT, 

SLICE_X77Y59/B5FF - 
CLASS: bel, 
NAME: SLICE_X77Y59/B5FF, 
TYPE: FF_INIT, 

SLICE_X77Y59/C5FF - 
CLASS: bel, 
NAME: SLICE_X77Y59/C5FF, 
TYPE: FF_INIT, 

SLICE_X77Y59/D5FF - 
CLASS: bel, 
NAME: SLICE_X77Y59/D5FF, 
TYPE: FF_INIT, 

SLICE_X76Y61/AFF - 
CLASS: bel, 
NAME: SLICE_X76Y61/AFF, 
TYPE: REG_INIT, 

SLICE_X76Y61/BFF - 
CLASS: bel, 
NAME: SLICE_X76Y61/BFF, 
TYPE: REG_INIT, 

SLICE_X76Y61/CFF - 
CLASS: bel, 
NAME: SLICE_X76Y61/CFF, 
TYPE: REG_INIT, 

SLICE_X76Y61/DFF - 
CLASS: bel, 
NAME: SLICE_X76Y61/DFF, 
TYPE: REG_INIT, 

SLICE_X76Y61/A5FF - 
CLASS: bel, 
NAME: SLICE_X76Y61/A5FF, 
TYPE: FF_INIT, 

SLICE_X76Y61/B5FF - 
CLASS: bel, 
NAME: SLICE_X76Y61/B5FF, 
TYPE: FF_INIT, 

SLICE_X73Y61/CFF - 
CLASS: bel, 
NAME: SLICE_X73Y61/CFF, 
TYPE: REG_INIT, 

SLICE_X76Y61/C5FF - 
CLASS: bel, 
NAME: SLICE_X76Y61/C5FF, 
TYPE: FF_INIT, 

SLICE_X76Y61/D5FF - 
CLASS: bel, 
NAME: SLICE_X76Y61/D5FF, 
TYPE: FF_INIT, 

SLICE_X73Y61/DFF - 
CLASS: bel, 
NAME: SLICE_X73Y61/DFF, 
TYPE: REG_INIT, 

SLICE_X73Y61/A5FF - 
CLASS: bel, 
NAME: SLICE_X73Y61/A5FF, 
TYPE: FF_INIT, 

SLICE_X73Y61/B5FF - 
CLASS: bel, 
NAME: SLICE_X73Y61/B5FF, 
TYPE: FF_INIT, 

SLICE_X73Y61/C5FF - 
CLASS: bel, 
NAME: SLICE_X73Y61/C5FF, 
TYPE: FF_INIT, 

SLICE_X73Y61/D5FF - 
CLASS: bel, 
NAME: SLICE_X73Y61/D5FF, 
TYPE: FF_INIT, 

SLICE_X76Y59/DFF - 
CLASS: bel, 
NAME: SLICE_X76Y59/DFF, 
TYPE: REG_INIT, 

SLICE_X77Y63/DFF - 
CLASS: bel, 
NAME: SLICE_X77Y63/DFF, 
TYPE: REG_INIT, 

SLICE_X78Y64/CFF - 
CLASS: bel, 
NAME: SLICE_X78Y64/CFF, 
TYPE: REG_INIT, 

SLICE_X78Y64/AFF - 
CLASS: bel, 
NAME: SLICE_X78Y64/AFF, 
TYPE: REG_INIT, 

SLICE_X78Y64/A5FF - 
CLASS: bel, 
NAME: SLICE_X78Y64/A5FF, 
TYPE: FF_INIT, 

SLICE_X78Y64/BFF - 
CLASS: bel, 
NAME: SLICE_X78Y64/BFF, 
TYPE: REG_INIT, 

SLICE_X77Y64/AFF - 
CLASS: bel, 
NAME: SLICE_X77Y64/AFF, 
TYPE: REG_INIT, 

SLICE_X77Y64/A5FF - 
CLASS: bel, 
NAME: SLICE_X77Y64/A5FF, 
TYPE: FF_INIT, 

SLICE_X77Y65/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A1*A5*(~A6))+(A2*A4*A1*(~A5))+(A2*A4*(~A1)*(~A5))+(A2*(~A4)*A5*(~A6))+(A2*(~A4)*(~A5))+((~A2)*A4*(~A1)*(~A5))+((~A2)*(~A4)*(~A1)*A5*(~A6))+((~A2)*(~A4)*(~A1)*(~A5)) , 
NAME: SLICE_X77Y65/C6LUT, 
TYPE: LUT6, 

SLICE_X77Y65/BFF - 
CLASS: bel, 
NAME: SLICE_X77Y65/BFF, 
TYPE: REG_INIT, 

SLICE_X75Y64/AFF - 
CLASS: bel, 
NAME: SLICE_X75Y64/AFF, 
TYPE: REG_INIT, 

SLICE_X76Y62/BFF - 
CLASS: bel, 
NAME: SLICE_X76Y62/BFF, 
TYPE: REG_INIT, 

SLICE_X75Y67/AFF - 
CLASS: bel, 
NAME: SLICE_X75Y67/AFF, 
TYPE: REG_INIT, 

SLICE_X78Y62/AFF - 
CLASS: bel, 
NAME: SLICE_X78Y62/AFF, 
TYPE: REG_INIT, 

SLICE_X79Y64/AFF - 
CLASS: bel, 
NAME: SLICE_X79Y64/AFF, 
TYPE: REG_INIT, 

SLICE_X78Y63/AFF - 
CLASS: bel, 
NAME: SLICE_X78Y63/AFF, 
TYPE: REG_INIT, 

SLICE_X78Y63/A5FF - 
CLASS: bel, 
NAME: SLICE_X78Y63/A5FF, 
TYPE: FF_INIT, 

SLICE_X78Y63/BFF - 
CLASS: bel, 
NAME: SLICE_X78Y63/BFF, 
TYPE: REG_INIT, 

SLICE_X79Y64/BFF - 
CLASS: bel, 
NAME: SLICE_X79Y64/BFF, 
TYPE: REG_INIT, 

SLICE_X76Y64/AFF - 
CLASS: bel, 
NAME: SLICE_X76Y64/AFF, 
TYPE: REG_INIT, 

SLICE_X76Y65/A5FF - 
CLASS: bel, 
NAME: SLICE_X76Y65/A5FF, 
TYPE: FF_INIT, 

SLICE_X76Y64/BFF - 
CLASS: bel, 
NAME: SLICE_X76Y64/BFF, 
TYPE: REG_INIT, 

SLICE_X76Y66/BFF - 
CLASS: bel, 
NAME: SLICE_X76Y66/BFF, 
TYPE: REG_INIT, 

SLICE_X75Y64/BFF - 
CLASS: bel, 
NAME: SLICE_X75Y64/BFF, 
TYPE: REG_INIT, 

SLICE_X76Y65/BFF - 
CLASS: bel, 
NAME: SLICE_X76Y65/BFF, 
TYPE: REG_INIT, 

SLICE_X76Y65/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A3*A1*(~A2))+(A6*A4*(~A3)*A1*(~A2))+(A6*A4*(~A3)*(~A1))+(A6*(~A4)*A1*(~A2))+((~A6)*A4*A3*(~A1))+((~A6)*A4*(~A3))+((~A6)*(~A4)*(~A1)) , 
NAME: SLICE_X76Y65/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y61/AFF - 
CLASS: bel, 
NAME: SLICE_X79Y61/AFF, 
TYPE: REG_INIT, 

SLICE_X79Y61/BFF - 
CLASS: bel, 
NAME: SLICE_X79Y61/BFF, 
TYPE: REG_INIT, 

SLICE_X78Y61/AFF - 
CLASS: bel, 
NAME: SLICE_X78Y61/AFF, 
TYPE: REG_INIT, 

SLICE_X78Y61/BFF - 
CLASS: bel, 
NAME: SLICE_X78Y61/BFF, 
TYPE: REG_INIT, 

SLICE_X78Y61/CFF - 
CLASS: bel, 
NAME: SLICE_X78Y61/CFF, 
TYPE: REG_INIT, 

SLICE_X78Y61/DFF - 
CLASS: bel, 
NAME: SLICE_X78Y61/DFF, 
TYPE: REG_INIT, 

SLICE_X77Y61/AFF - 
CLASS: bel, 
NAME: SLICE_X77Y61/AFF, 
TYPE: REG_INIT, 

SLICE_X77Y61/BFF - 
CLASS: bel, 
NAME: SLICE_X77Y61/BFF, 
TYPE: REG_INIT, 

SLICE_X75Y64/A5FF - 
CLASS: bel, 
NAME: SLICE_X75Y64/A5FF, 
TYPE: FF_INIT, 

SLICE_X75Y62/BFF - 
CLASS: bel, 
NAME: SLICE_X75Y62/BFF, 
TYPE: REG_INIT, 

SLICE_X75Y62/CFF - 
CLASS: bel, 
NAME: SLICE_X75Y62/CFF, 
TYPE: REG_INIT, 

SLICE_X75Y62/AFF - 
CLASS: bel, 
NAME: SLICE_X75Y62/AFF, 
TYPE: REG_INIT, 

SLICE_X73Y63/AFF - 
CLASS: bel, 
NAME: SLICE_X73Y63/AFF, 
TYPE: REG_INIT, 

SLICE_X73Y59/AFF - 
CLASS: bel, 
NAME: SLICE_X73Y59/AFF, 
TYPE: REG_INIT, 

SLICE_X73Y63/BFF - 
CLASS: bel, 
NAME: SLICE_X73Y63/BFF, 
TYPE: REG_INIT, 

SLICE_X73Y63/CFF - 
CLASS: bel, 
NAME: SLICE_X73Y63/CFF, 
TYPE: REG_INIT, 

SLICE_X73Y63/DFF - 
CLASS: bel, 
NAME: SLICE_X73Y63/DFF, 
TYPE: REG_INIT, 

