{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587428111605 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587428111607 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 20 18:15:11 2020 " "Processing started: Mon Apr 20 18:15:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587428111607 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1587428111607 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1587428111607 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1587428112292 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1587428112292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacioneslogicas/compuerta_and.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacioneslogicas/compuerta_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compuerta_and " "Found entity 1: compuerta_and" {  } { { "OperacionesLogicas/compuerta_and.sv" "" { Text "C:/TallerDiseno-LAB3/ALU/OperacionesLogicas/compuerta_and.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587428123969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587428123969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacioneslogicas/compuerta_not.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacioneslogicas/compuerta_not.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compuerta_not " "Found entity 1: compuerta_not" {  } { { "OperacionesLogicas/compuerta_not.sv" "" { Text "C:/TallerDiseno-LAB3/ALU/OperacionesLogicas/compuerta_not.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587428123978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587428123978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacioneslogicas/compuerta_or.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacioneslogicas/compuerta_or.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compuerta_or " "Found entity 1: compuerta_or" {  } { { "OperacionesLogicas/compuerta_or.sv" "" { Text "C:/TallerDiseno-LAB3/ALU/OperacionesLogicas/compuerta_or.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587428123981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587428123981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacioneslogicas/compuerta_xor.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacioneslogicas/compuerta_xor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compuerta_xor " "Found entity 1: compuerta_xor" {  } { { "OperacionesLogicas/compuerta_xor.sv" "" { Text "C:/TallerDiseno-LAB3/ALU/OperacionesLogicas/compuerta_xor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587428123991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587428123991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidad/unidad_logico_aritmetica.sv 1 1 " "Found 1 design units, including 1 entities, in source file unidad/unidad_logico_aritmetica.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unidad_logico_aritmetica " "Found entity 1: unidad_logico_aritmetica" {  } { { "Unidad/unidad_logico_aritmetica.sv" "" { Text "C:/TallerDiseno-LAB3/ALU/Unidad/unidad_logico_aritmetica.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587428123995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587428123995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidad/unidad_logico_aritmetica_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file unidad/unidad_logico_aritmetica_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unidad_logico_aritmetica_test " "Found entity 1: unidad_logico_aritmetica_test" {  } { { "Unidad/unidad_logico_aritmetica_test.sv" "" { Text "C:/TallerDiseno-LAB3/ALU/Unidad/unidad_logico_aritmetica_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587428123998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587428123998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacionesaritmeticas/restador.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacionesaritmeticas/restador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador " "Found entity 1: restador" {  } { { "OperacionesAritmeticas/restador.sv" "" { Text "C:/TallerDiseno-LAB3/ALU/OperacionesAritmeticas/restador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587428124008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587428124008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacionesaritmeticas/sumador.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacionesaritmeticas/sumador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "OperacionesAritmeticas/sumador.sv" "" { Text "C:/TallerDiseno-LAB3/ALU/OperacionesAritmeticas/sumador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587428124018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587428124018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacioneslogicas/correr_derecha_logico.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacioneslogicas/correr_derecha_logico.sv" { { "Info" "ISGN_ENTITY_NAME" "1 correr_derecha_logico " "Found entity 1: correr_derecha_logico" {  } { { "OperacionesLogicas/correr_derecha_logico.sv" "" { Text "C:/TallerDiseno-LAB3/ALU/OperacionesLogicas/correr_derecha_logico.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587428124026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587428124026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacioneslogicas/correr_izquierda_logico.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacioneslogicas/correr_izquierda_logico.sv" { { "Info" "ISGN_ENTITY_NAME" "1 correr_izquierda_logico " "Found entity 1: correr_izquierda_logico" {  } { { "OperacionesLogicas/correr_izquierda_logico.sv" "" { Text "C:/TallerDiseno-LAB3/ALU/OperacionesLogicas/correr_izquierda_logico.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587428124031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587428124031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidad/mux3a8.sv 1 1 " "Found 1 design units, including 1 entities, in source file unidad/mux3a8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3a8 " "Found entity 1: mux3a8" {  } { { "Unidad/mux3a8.sv" "" { Text "C:/TallerDiseno-LAB3/ALU/Unidad/mux3a8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587428124037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587428124037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidad/mux3a8_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file unidad/mux3a8_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3a8_test " "Found entity 1: mux3a8_test" {  } { { "Unidad/mux3a8_test.sv" "" { Text "C:/TallerDiseno-LAB3/ALU/Unidad/mux3a8_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587428124047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587428124047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidad/mux1a2.sv 1 1 " "Found 1 design units, including 1 entities, in source file unidad/mux1a2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux1a2 " "Found entity 1: mux1a2" {  } { { "Unidad/mux1a2.sv" "" { Text "C:/TallerDiseno-LAB3/ALU/Unidad/mux1a2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587428124053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587428124053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacionesaritmeticas/correr_derecha_aritmetico.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacionesaritmeticas/correr_derecha_aritmetico.sv" { { "Info" "ISGN_ENTITY_NAME" "1 correr_derecha_aritmetico " "Found entity 1: correr_derecha_aritmetico" {  } { { "OperacionesAritmeticas/correr_derecha_aritmetico.sv" "" { Text "C:/TallerDiseno-LAB3/ALU/OperacionesAritmeticas/correr_derecha_aritmetico.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587428124060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587428124060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacionesaritmeticas/correr_derecha_aritmetico_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacionesaritmeticas/correr_derecha_aritmetico_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 correr_derecha_aritmetico_test " "Found entity 1: correr_derecha_aritmetico_test" {  } { { "OperacionesAritmeticas/correr_derecha_aritmetico_test.sv" "" { Text "C:/TallerDiseno-LAB3/ALU/OperacionesAritmeticas/correr_derecha_aritmetico_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587428124069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587428124069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacionesaritmeticas/correr_izquierda_aritmetico.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacionesaritmeticas/correr_izquierda_aritmetico.sv" { { "Info" "ISGN_ENTITY_NAME" "1 correr_izquierda_aritmetico " "Found entity 1: correr_izquierda_aritmetico" {  } { { "OperacionesAritmeticas/correr_izquierda_aritmetico.sv" "" { Text "C:/TallerDiseno-LAB3/ALU/OperacionesAritmeticas/correr_izquierda_aritmetico.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587428124078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587428124078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadflags/flag_negativo.sv 1 1 " "Found 1 design units, including 1 entities, in source file unidadflags/flag_negativo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_negativo " "Found entity 1: flag_negativo" {  } { { "UnidadFlags/flag_negativo.sv" "" { Text "C:/TallerDiseno-LAB3/ALU/UnidadFlags/flag_negativo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587428124084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587428124084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadflags/flag_overflow.sv 1 1 " "Found 1 design units, including 1 entities, in source file unidadflags/flag_overflow.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_overflow " "Found entity 1: flag_overflow" {  } { { "UnidadFlags/flag_overflow.sv" "" { Text "C:/TallerDiseno-LAB3/ALU/UnidadFlags/flag_overflow.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587428124091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587428124091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadflags/overflow_flag_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file unidadflags/overflow_flag_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 overflow_flag_test " "Found entity 1: overflow_flag_test" {  } { { "UnidadFlags/overflow_flag_test.sv" "" { Text "C:/TallerDiseno-LAB3/ALU/UnidadFlags/overflow_flag_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587428124097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587428124097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadflags/flag_carry.sv 1 1 " "Found 1 design units, including 1 entities, in source file unidadflags/flag_carry.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_carry " "Found entity 1: flag_carry" {  } { { "UnidadFlags/flag_carry.sv" "" { Text "C:/TallerDiseno-LAB3/ALU/UnidadFlags/flag_carry.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587428124103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587428124103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadflags/flag_cero.sv 1 1 " "Found 1 design units, including 1 entities, in source file unidadflags/flag_cero.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_cero " "Found entity 1: flag_cero" {  } { { "UnidadFlags/flag_cero.sv" "" { Text "C:/TallerDiseno-LAB3/ALU/UnidadFlags/flag_cero.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587428124112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587428124112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file registro/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "Registro/register.sv" "" { Text "C:/TallerDiseno-LAB3/ALU/Registro/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587428124114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587428124114 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "q register.sv(8) " "Verilog HDL error at register.sv(8): value cannot be assigned to input \"q\"" {  } { { "Registro/register.sv" "" { Text "C:/TallerDiseno-LAB3/ALU/Registro/register.sv" 8 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Design Software" 0 -1 1587428124121 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "q register.sv(10) " "Verilog HDL error at register.sv(10): value cannot be assigned to input \"q\"" {  } { { "Registro/register.sv" "" { Text "C:/TallerDiseno-LAB3/ALU/Registro/register.sv" 10 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Design Software" 0 -1 1587428124121 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "register " "Elaborating entity \"register\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1587428124222 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1587428124235 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 3 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587428124325 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 20 18:15:24 2020 " "Processing ended: Mon Apr 20 18:15:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587428124325 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587428124325 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587428124325 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1587428124325 ""}
