# Instruction Set Architecture
## What is ISA?
- Sits between software and hardware
- Programmer (human programmer + compiler) -visible state:
	- 15 registers
	- 3 conditional codes
	- PC
	- Stat
	- Memory

## Instructions
![/img/截屏2022-10-14 下午6.38.31.png]]
![/img/截屏2022-10-14 下午6.39.51.png]]

- register code of 0xF means no register
- Binary representation
	- **Little endian!**

## Stat
![/img/截屏2022-10-14 下午6.42.01.png]]

## RISC vs. CISC
![/img/截屏2022-10-15 上午11.14.39.png]]

## Writing Assembly Code for Y86_64
![/img/截屏2022-10-15 上午11.19.51.png | 400]]

- `.pos 0` tells the assembler to generate code from address 0
- `.pos 0x200` specifies the base of the stack

# Logic
## Hardware Control Language (HCL)
### Simple Logic
- very similar to C's syntax
```HCL
bool eq = (a && b) || (!a && !b);
bool Eq = (A == B) # Where A and B are ints
```

## Multiplexer
``` HCL
[
select1 : expr1; // Condition : Output
select2 : expr2;
...
selectk : exprk; 
]
```

- Not necessarily mutually exclusive, though in practice often is
- Final output is the first one where condition evaluates to true

## Set Syntax
```HCL
bool s1 = code in { 2, 3 }; 
bool sO = code in { 1, 3 };
```


## Combinational Logic
The rules:
1. Every logic gate input must be connected to exactly one of the following: (1) one of the system inputs (known as a primary input), (2) the output connection of some memory element, or (3) the output of some logic gate.
2. The outputs of two or more logic gates cannot be connected together.
3. The network must be loop-less.

## Word-Level Logic

## The Basics: Logic Gates & D Flip-flops
### Logic Gate
- Combination of NMOS and PMOS
- NOT, NAND, NOR gates are most efficient

 ![/img/截屏2022-10-14 下午6.46.54.png]]

### D Flip-flop
- changes stores value and output value to input on clock up-edge

- HDL Representation:
![/img/截屏2022-10-15 上午10.35.37.png]]

![/img/截屏2022-10-14 下午6.48.31.png]]
![/img/截屏2022-10-14 下午6.49.56.png]]

## Register File
Hardware Description Language (**HDL**) Representation:
![/img/截屏2022-10-15 上午10.34.53.png]]

![/img/截屏2022-10-14 下午6.45.27.png]]

## Multiplexer
![/img/截屏2022-10-15 上午10.30.30.png]]

## Aside: Verilog
- Combinational Logic vs. Sequential Logic

1. `assign` for describing combinational logic
2. `always` for sequential logic
3. module call
