{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669301862493 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669301862493 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 24 20:27:42 2022 " "Processing started: Thu Nov 24 20:27:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669301862493 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669301862493 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c IITB_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c IITB_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669301862493 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669301862794 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669301862794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datatypepackage.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file datatypepackage.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataTypePackage " "Found design unit 1: DataTypePackage" {  } { { "DataTypePackage.vhdl" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/DataTypePackage.vhdl" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669301874949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669301874949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhdl 15 7 " "Found 15 design units, including 7 entities, in source file mux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux " "Found design unit 1: Mux" {  } { { "Mux.vhdl" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/Mux.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669301874951 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Mux22x16-behave1 " "Found design unit 2: Mux22x16-behave1" {  } { { "Mux.vhdl" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/Mux.vhdl" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669301874951 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 Mux22x3-behave2 " "Found design unit 3: Mux22x3-behave2" {  } { { "Mux.vhdl" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/Mux.vhdl" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669301874951 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 Mux22x2-behave3 " "Found design unit 4: Mux22x2-behave3" {  } { { "Mux.vhdl" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/Mux.vhdl" 176 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669301874951 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 Mux22x1-behave4 " "Found design unit 5: Mux22x1-behave4" {  } { { "Mux.vhdl" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/Mux.vhdl" 223 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669301874951 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 Mux2x16-behave5 " "Found design unit 6: Mux2x16-behave5" {  } { { "Mux.vhdl" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/Mux.vhdl" 270 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669301874951 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 Mux2x3-behave6 " "Found design unit 7: Mux2x3-behave6" {  } { { "Mux.vhdl" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/Mux.vhdl" 297 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669301874951 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 Mux2x1-behave7 " "Found design unit 8: Mux2x1-behave7" {  } { { "Mux.vhdl" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/Mux.vhdl" 324 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669301874951 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux22x16 " "Found entity 1: Mux22x16" {  } { { "Mux.vhdl" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/Mux.vhdl" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669301874951 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux22x3 " "Found entity 2: Mux22x3" {  } { { "Mux.vhdl" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/Mux.vhdl" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669301874951 ""} { "Info" "ISGN_ENTITY_NAME" "3 Mux22x2 " "Found entity 3: Mux22x2" {  } { { "Mux.vhdl" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/Mux.vhdl" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669301874951 ""} { "Info" "ISGN_ENTITY_NAME" "4 Mux22x1 " "Found entity 4: Mux22x1" {  } { { "Mux.vhdl" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/Mux.vhdl" 215 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669301874951 ""} { "Info" "ISGN_ENTITY_NAME" "5 Mux2x16 " "Found entity 5: Mux2x16" {  } { { "Mux.vhdl" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/Mux.vhdl" 262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669301874951 ""} { "Info" "ISGN_ENTITY_NAME" "6 Mux2x3 " "Found entity 6: Mux2x3" {  } { { "Mux.vhdl" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/Mux.vhdl" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669301874951 ""} { "Info" "ISGN_ENTITY_NAME" "7 Mux2x1 " "Found entity 7: Mux2x1" {  } { { "Mux.vhdl" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/Mux.vhdl" 316 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669301874951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669301874951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file main.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Main-controller " "Found design unit 1: Main-controller" {  } { { "Main.vhdl" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/Main.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669301874953 ""} { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.vhdl" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/Main.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669301874953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669301874953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioural " "Found design unit 1: ALU-behavioural" {  } { { "ALU.vhdl" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/ALU.vhdl" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669301874954 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhdl" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/ALU.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669301874954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669301874954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-arch " "Found design unit 1: reg-arch" {  } { { "register.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/register.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669301874955 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "register.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/register.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669301874955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669301874955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-memory_arch " "Found design unit 1: memory-memory_arch" {  } { { "memory.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/memory.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669301874956 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669301874956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669301874956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-rf " "Found design unit 1: reg_file-rf" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/reg_file.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669301874958 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/reg_file.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669301874958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669301874958 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669301874987 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sp Main.vhdl(15) " "VHDL Signal Declaration warning at Main.vhdl(15): used explicit default value for signal \"sp\" because signal was never assigned a value" {  } { { "Main.vhdl" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/Main.vhdl" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1669301874988 "|Main"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reset Main.vhdl(30) " "VHDL Signal Declaration warning at Main.vhdl(30): used explicit default value for signal \"reset\" because signal was never assigned a value" {  } { { "Main.vhdl" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/Main.vhdl" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1669301874990 "|Main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:M1 " "Elaborating entity \"memory\" for hierarchy \"memory:M1\"" {  } { { "Main.vhdl" "M1" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/Main.vhdl" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669301875082 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk memory.vhd(33) " "VHDL Process Statement warning at memory.vhd(33): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/memory.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669301875083 "|Main|memory:M1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU1\"" {  } { { "Main.vhdl" "ALU1" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/Main.vhdl" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669301875084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:RF1 " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:RF1\"" {  } { { "Main.vhdl" "RF1" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/Main.vhdl" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669301875086 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R0 reg_file.vhd(59) " "VHDL Process Statement warning at reg_file.vhd(59): signal \"R0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/reg_file.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669301875088 "|Main|reg_file:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 reg_file.vhd(61) " "VHDL Process Statement warning at reg_file.vhd(61): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/reg_file.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669301875088 "|Main|reg_file:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2 reg_file.vhd(63) " "VHDL Process Statement warning at reg_file.vhd(63): signal \"R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/reg_file.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669301875088 "|Main|reg_file:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R3 reg_file.vhd(65) " "VHDL Process Statement warning at reg_file.vhd(65): signal \"R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/reg_file.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669301875088 "|Main|reg_file:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R4 reg_file.vhd(67) " "VHDL Process Statement warning at reg_file.vhd(67): signal \"R4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/reg_file.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669301875088 "|Main|reg_file:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R5 reg_file.vhd(69) " "VHDL Process Statement warning at reg_file.vhd(69): signal \"R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/reg_file.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669301875088 "|Main|reg_file:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R6 reg_file.vhd(71) " "VHDL Process Statement warning at reg_file.vhd(71): signal \"R6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/reg_file.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669301875088 "|Main|reg_file:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7 reg_file.vhd(73) " "VHDL Process Statement warning at reg_file.vhd(73): signal \"R7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/reg_file.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669301875088 "|Main|reg_file:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R0 reg_file.vhd(77) " "VHDL Process Statement warning at reg_file.vhd(77): signal \"R0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/reg_file.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669301875088 "|Main|reg_file:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 reg_file.vhd(79) " "VHDL Process Statement warning at reg_file.vhd(79): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/reg_file.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669301875088 "|Main|reg_file:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2 reg_file.vhd(81) " "VHDL Process Statement warning at reg_file.vhd(81): signal \"R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/reg_file.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669301875088 "|Main|reg_file:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R3 reg_file.vhd(83) " "VHDL Process Statement warning at reg_file.vhd(83): signal \"R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/reg_file.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669301875088 "|Main|reg_file:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R4 reg_file.vhd(85) " "VHDL Process Statement warning at reg_file.vhd(85): signal \"R4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/reg_file.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669301875088 "|Main|reg_file:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R5 reg_file.vhd(87) " "VHDL Process Statement warning at reg_file.vhd(87): signal \"R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/reg_file.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669301875088 "|Main|reg_file:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R6 reg_file.vhd(89) " "VHDL Process Statement warning at reg_file.vhd(89): signal \"R6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/reg_file.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669301875088 "|Main|reg_file:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7 reg_file.vhd(91) " "VHDL Process Statement warning at reg_file.vhd(91): signal \"R7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/reg_file.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669301875088 "|Main|reg_file:RF1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D1 reg_file.vhd(56) " "VHDL Process Statement warning at reg_file.vhd(56): inferring latch(es) for signal or variable \"D1\", which holds its previous value in one or more paths through the process" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/reg_file.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669301875088 "|Main|reg_file:RF1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D2 reg_file.vhd(56) " "VHDL Process Statement warning at reg_file.vhd(56): inferring latch(es) for signal or variable \"D2\", which holds its previous value in one or more paths through the process" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/reg_file.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669301875088 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[0\] reg_file.vhd(56) " "Inferred latch for \"D2\[0\]\" at reg_file.vhd(56)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669301875088 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[1\] reg_file.vhd(56) " "Inferred latch for \"D2\[1\]\" at reg_file.vhd(56)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669301875088 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[2\] reg_file.vhd(56) " "Inferred latch for \"D2\[2\]\" at reg_file.vhd(56)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669301875089 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[3\] reg_file.vhd(56) " "Inferred latch for \"D2\[3\]\" at reg_file.vhd(56)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669301875089 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[4\] reg_file.vhd(56) " "Inferred latch for \"D2\[4\]\" at reg_file.vhd(56)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669301875089 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[5\] reg_file.vhd(56) " "Inferred latch for \"D2\[5\]\" at reg_file.vhd(56)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669301875089 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[6\] reg_file.vhd(56) " "Inferred latch for \"D2\[6\]\" at reg_file.vhd(56)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669301875089 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[7\] reg_file.vhd(56) " "Inferred latch for \"D2\[7\]\" at reg_file.vhd(56)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669301875089 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[8\] reg_file.vhd(56) " "Inferred latch for \"D2\[8\]\" at reg_file.vhd(56)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669301875089 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[9\] reg_file.vhd(56) " "Inferred latch for \"D2\[9\]\" at reg_file.vhd(56)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669301875089 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[10\] reg_file.vhd(56) " "Inferred latch for \"D2\[10\]\" at reg_file.vhd(56)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669301875089 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[11\] reg_file.vhd(56) " "Inferred latch for \"D2\[11\]\" at reg_file.vhd(56)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669301875089 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[12\] reg_file.vhd(56) " "Inferred latch for \"D2\[12\]\" at reg_file.vhd(56)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669301875089 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[13\] reg_file.vhd(56) " "Inferred latch for \"D2\[13\]\" at reg_file.vhd(56)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669301875089 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[14\] reg_file.vhd(56) " "Inferred latch for \"D2\[14\]\" at reg_file.vhd(56)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669301875089 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[15\] reg_file.vhd(56) " "Inferred latch for \"D2\[15\]\" at reg_file.vhd(56)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669301875089 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[0\] reg_file.vhd(56) " "Inferred latch for \"D1\[0\]\" at reg_file.vhd(56)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669301875089 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[1\] reg_file.vhd(56) " "Inferred latch for \"D1\[1\]\" at reg_file.vhd(56)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669301875089 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[2\] reg_file.vhd(56) " "Inferred latch for \"D1\[2\]\" at reg_file.vhd(56)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669301875089 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[3\] reg_file.vhd(56) " "Inferred latch for \"D1\[3\]\" at reg_file.vhd(56)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669301875089 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[4\] reg_file.vhd(56) " "Inferred latch for \"D1\[4\]\" at reg_file.vhd(56)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669301875089 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[5\] reg_file.vhd(56) " "Inferred latch for \"D1\[5\]\" at reg_file.vhd(56)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669301875089 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[6\] reg_file.vhd(56) " "Inferred latch for \"D1\[6\]\" at reg_file.vhd(56)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669301875089 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[7\] reg_file.vhd(56) " "Inferred latch for \"D1\[7\]\" at reg_file.vhd(56)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669301875089 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[8\] reg_file.vhd(56) " "Inferred latch for \"D1\[8\]\" at reg_file.vhd(56)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669301875089 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[9\] reg_file.vhd(56) " "Inferred latch for \"D1\[9\]\" at reg_file.vhd(56)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669301875089 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[10\] reg_file.vhd(56) " "Inferred latch for \"D1\[10\]\" at reg_file.vhd(56)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669301875089 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[11\] reg_file.vhd(56) " "Inferred latch for \"D1\[11\]\" at reg_file.vhd(56)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669301875089 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[12\] reg_file.vhd(56) " "Inferred latch for \"D1\[12\]\" at reg_file.vhd(56)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669301875089 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[13\] reg_file.vhd(56) " "Inferred latch for \"D1\[13\]\" at reg_file.vhd(56)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669301875089 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[14\] reg_file.vhd(56) " "Inferred latch for \"D1\[14\]\" at reg_file.vhd(56)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669301875089 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[15\] reg_file.vhd(56) " "Inferred latch for \"D1\[15\]\" at reg_file.vhd(56)" {  } { { "reg_file.vhd" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/reg_file.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669301875089 "|Main|reg_file:RF1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x16 Mux2x16:S7 " "Elaborating entity \"Mux2x16\" for hierarchy \"Mux2x16:S7\"" {  } { { "Main.vhdl" "S7" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/Main.vhdl" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669301875090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1 Mux2x1:S17_1 " "Elaborating entity \"Mux2x1\" for hierarchy \"Mux2x1:S17_1\"" {  } { { "Main.vhdl" "S17_1" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/Main.vhdl" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669301875091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux22x16 Mux22x16:MuxALU_A " "Elaborating entity \"Mux22x16\" for hierarchy \"Mux22x16:MuxALU_A\"" {  } { { "Main.vhdl" "MuxALU_A" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/Main.vhdl" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669301875092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux22x2 Mux22x2:MuxALU_J " "Elaborating entity \"Mux22x2\" for hierarchy \"Mux22x2:MuxALU_J\"" {  } { { "Main.vhdl" "MuxALU_J" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/Main.vhdl" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669301875093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux22x1 Mux22x1:MuxT1_E " "Elaborating entity \"Mux22x1\" for hierarchy \"Mux22x1:MuxT1_E\"" {  } { { "Main.vhdl" "MuxT1_E" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/Main.vhdl" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669301875094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux22x3 Mux22x3:MuxA1 " "Elaborating entity \"Mux22x3\" for hierarchy \"Mux22x3:MuxA1\"" {  } { { "Main.vhdl" "MuxA1" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/Main.vhdl" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669301875095 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "outp.s0 VCC " "Pin \"outp.s0\" is stuck at VCC" {  } { { "Main.vhdl" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/Main.vhdl" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669301875572 "|Main|outp.s0"} { "Warning" "WMLS_MLS_STUCK_PIN" "outp.s1 GND " "Pin \"outp.s1\" is stuck at GND" {  } { { "Main.vhdl" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/Main.vhdl" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669301875572 "|Main|outp.s1"} { "Warning" "WMLS_MLS_STUCK_PIN" "outp.s2 GND " "Pin \"outp.s2\" is stuck at GND" {  } { { "Main.vhdl" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/Main.vhdl" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669301875572 "|Main|outp.s2"} { "Warning" "WMLS_MLS_STUCK_PIN" "outp.s3 GND " "Pin \"outp.s3\" is stuck at GND" {  } { { "Main.vhdl" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/Main.vhdl" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669301875572 "|Main|outp.s3"} { "Warning" "WMLS_MLS_STUCK_PIN" "outp.s4 GND " "Pin \"outp.s4\" is stuck at GND" {  } { { "Main.vhdl" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/Main.vhdl" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669301875572 "|Main|outp.s4"} { "Warning" "WMLS_MLS_STUCK_PIN" "outp.s5 GND " "Pin \"outp.s5\" is stuck at GND" {  } { { "Main.vhdl" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/Main.vhdl" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669301875572 "|Main|outp.s5"} { "Warning" "WMLS_MLS_STUCK_PIN" "outp.s6 GND " "Pin \"outp.s6\" is stuck at GND" {  } { { "Main.vhdl" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/Main.vhdl" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669301875572 "|Main|outp.s6"} { "Warning" "WMLS_MLS_STUCK_PIN" "outp.s7 GND " "Pin \"outp.s7\" is stuck at GND" {  } { { "Main.vhdl" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/Main.vhdl" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669301875572 "|Main|outp.s7"} { "Warning" "WMLS_MLS_STUCK_PIN" "outp.s8 GND " "Pin \"outp.s8\" is stuck at GND" {  } { { "Main.vhdl" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/Main.vhdl" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669301875572 "|Main|outp.s8"} { "Warning" "WMLS_MLS_STUCK_PIN" "outp.s9 GND " "Pin \"outp.s9\" is stuck at GND" {  } { { "Main.vhdl" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/Main.vhdl" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669301875572 "|Main|outp.s9"} { "Warning" "WMLS_MLS_STUCK_PIN" "outp.s10 GND " "Pin \"outp.s10\" is stuck at GND" {  } { { "Main.vhdl" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/Main.vhdl" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669301875572 "|Main|outp.s10"} { "Warning" "WMLS_MLS_STUCK_PIN" "outp.s11 GND " "Pin \"outp.s11\" is stuck at GND" {  } { { "Main.vhdl" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/Main.vhdl" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669301875572 "|Main|outp.s11"} { "Warning" "WMLS_MLS_STUCK_PIN" "outp.s12 GND " "Pin \"outp.s12\" is stuck at GND" {  } { { "Main.vhdl" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/Main.vhdl" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669301875572 "|Main|outp.s12"} { "Warning" "WMLS_MLS_STUCK_PIN" "outp.s13 GND " "Pin \"outp.s13\" is stuck at GND" {  } { { "Main.vhdl" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/Main.vhdl" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669301875572 "|Main|outp.s13"} { "Warning" "WMLS_MLS_STUCK_PIN" "outp.s14 GND " "Pin \"outp.s14\" is stuck at GND" {  } { { "Main.vhdl" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/Main.vhdl" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669301875572 "|Main|outp.s14"} { "Warning" "WMLS_MLS_STUCK_PIN" "outp.s15 GND " "Pin \"outp.s15\" is stuck at GND" {  } { { "Main.vhdl" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/Main.vhdl" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669301875572 "|Main|outp.s15"} { "Warning" "WMLS_MLS_STUCK_PIN" "outp.s16 GND " "Pin \"outp.s16\" is stuck at GND" {  } { { "Main.vhdl" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/Main.vhdl" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669301875572 "|Main|outp.s16"} { "Warning" "WMLS_MLS_STUCK_PIN" "outp.s17 GND " "Pin \"outp.s17\" is stuck at GND" {  } { { "Main.vhdl" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/Main.vhdl" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669301875572 "|Main|outp.s17"} { "Warning" "WMLS_MLS_STUCK_PIN" "outp.s18 GND " "Pin \"outp.s18\" is stuck at GND" {  } { { "Main.vhdl" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/Main.vhdl" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669301875572 "|Main|outp.s18"} { "Warning" "WMLS_MLS_STUCK_PIN" "outp.s19 GND " "Pin \"outp.s19\" is stuck at GND" {  } { { "Main.vhdl" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/Main.vhdl" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669301875572 "|Main|outp.s19"} { "Warning" "WMLS_MLS_STUCK_PIN" "outp.s20 GND " "Pin \"outp.s20\" is stuck at GND" {  } { { "Main.vhdl" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/Main.vhdl" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669301875572 "|Main|outp.s20"} { "Warning" "WMLS_MLS_STUCK_PIN" "outp.s21 GND " "Pin \"outp.s21\" is stuck at GND" {  } { { "Main.vhdl" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/Main.vhdl" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669301875572 "|Main|outp.s21"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1669301875572 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669301875874 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669301875874 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Main.vhdl" "" { Text "C:/Users/SCI/Desktop/EE_224_Project/Code/Main.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669301876228 "|Main|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1669301876228 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669301876229 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669301876229 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669301876229 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669301876274 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 24 20:27:56 2022 " "Processing ended: Thu Nov 24 20:27:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669301876274 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669301876274 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669301876274 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669301876274 ""}
