// Generated by PeakRDL-regblock - A free and open-source SystemVerilog generator
//  https://github.com/SystemRDL/PeakRDL-regblock

package regblock_pkg;

    localparam REGBLOCK_DATA_WIDTH = 32;
    localparam REGBLOCK_MIN_ADDR_WIDTH = 5;
    localparam REGBLOCK_SIZE = 'h18;

    typedef struct {
        logic [7:0] next;
        logic we;
        logic hwclr;
        logic hwset;
    } top__r1_f_b61b6ba5__f_hwenable_6aca5729__in_t;

    typedef struct {
        top__r1_f_b61b6ba5__f_hwenable_6aca5729__in_t f;
    } top__r1_f_b61b6ba5__in_t;

    typedef struct {
        logic [7:0] next;
        logic we;
        logic hwclr;
        logic hwset;
    } top__r2_f_a16a3530__f_hwmask_6a71b2d3__in_t;

    typedef struct {
        top__r2_f_a16a3530__f_hwmask_6a71b2d3__in_t f;
    } top__r2_f_a16a3530__in_t;

    typedef struct {
        logic [7:0] next;
    } top__r3_f_2b73cb52__f_hwclr_3c129eed_hwenable_6aca5729_hwset_1a23ac3b_we_82d157c6__in_t;

    typedef struct {
        top__r3_f_2b73cb52__f_hwclr_3c129eed_hwenable_6aca5729_hwset_1a23ac3b_we_82d157c6__in_t f;
    } top__r3_f_2b73cb52__in_t;

    typedef struct {
        logic [7:0] next;
    } top__r4_f_273368f7__f_wel_16a135f3__in_t;

    typedef struct {
        top__r4_f_273368f7__f_wel_16a135f3__in_t f;
    } top__r4_f_273368f7__in_t;

    typedef struct {
        logic [7:0] f_next_value;
        logic f_we;
    } top__r5__in_t;

    typedef struct {
        top__r1_f_b61b6ba5__in_t r1;
        top__r2_f_a16a3530__in_t r2;
        top__r3_f_2b73cb52__in_t r3;
        top__r4_f_273368f7__in_t r4;
        top__r5__in_t r5;
    } regblock__in_t;
endpackage
