{
  "recentFiles": [
    {
      "basename": "2014 ePlace Electrostatics Based Placement Using Nesterov’s Method",
      "path": "EE/CSE 248/Placement/2014 ePlace Electrostatics Based Placement Using Nesterov’s Method.md"
    },
    {
      "basename": "4 Global and Detailed Placement",
      "path": "EE/VLSI Physical Design/4 Global and Detailed Placement.md"
    },
    {
      "basename": "Open Source EDA Tools",
      "path": "EE/Random/attachments/Open Source EDA Tools.md"
    },
    {
      "basename": "Electric Charges",
      "path": "EE/CSE 248/Placement/Electric Charges.md"
    },
    {
      "basename": "2015 ePlace Electrostatics-Based Placement Using Fast Fourier Transform and Nesterov’s Method",
      "path": "EE/CSE 248/Placement/2015 ePlace Electrostatics-Based Placement Using Fast Fourier Transform and Nesterov’s Method.md"
    },
    {
      "basename": "Weighted-Average Wirelength Mode",
      "path": "EE/CSE 248/Placement/Weighted-Average Wirelength Mode.md"
    },
    {
      "basename": "7 Specialized Routing",
      "path": "EE/VLSI Physical Design/7 Specialized Routing.md"
    },
    {
      "basename": "高效能人士的七个习惯",
      "path": "Private/Reading/高效能人士的七个习惯.md"
    },
    {
      "basename": "周记",
      "path": "Private/Weekly/周记.md"
    },
    {
      "basename": "个人使命宣言",
      "path": "Private/个人使命宣言.md"
    },
    {
      "basename": "Deep Learning 498",
      "path": "University/Winter 2023/CV 498/Deep Learning 498.md"
    },
    {
      "basename": "1970 An r-Dimensional Quadratic Placement Algorithm",
      "path": "EE/CSE 248/Placement/1970 An r-Dimensional Quadratic Placement Algorithm.md"
    },
    {
      "basename": "6 Interconnect",
      "path": "EE/CMOS VLSI Design/6 Interconnect.md"
    },
    {
      "basename": "4 Delay",
      "path": "EE/CMOS VLSI Design/4 Delay.md"
    },
    {
      "basename": "12 Timing",
      "path": "EE/VLSI CAD Coursera/12 Timing.md"
    },
    {
      "basename": "Papers to Read",
      "path": "EE/CSE 248/Papers to Read.md"
    },
    {
      "basename": "Questions",
      "path": "EE/CSE 248/Questions.md"
    },
    {
      "basename": "5 Global Routing",
      "path": "EE/VLSI Physical Design/5 Global Routing.md"
    },
    {
      "basename": "CSE 248",
      "path": "EE/CSE 248/CSE 248.md"
    },
    {
      "basename": "2022 SpecPart A Supervised Spectral Framework for Hypergraph Partitioning Solution Improvement",
      "path": "EE/CSE 248/Partition/2022 SpecPart A Supervised Spectral Framework for Hypergraph Partitioning Solution Improvement.md"
    },
    {
      "basename": "2 Netlist and System Partitioning",
      "path": "EE/VLSI Physical Design/2 Netlist and System Partitioning.md"
    },
    {
      "basename": "3 Chip Planning",
      "path": "EE/VLSI Physical Design/3 Chip Planning.md"
    },
    {
      "basename": "Unsupervised Learning 445",
      "path": "University/Winter 2022/EECS 445/Unsupervised Learning 445.md"
    },
    {
      "basename": "Spectral Graph Theory",
      "path": "EE/CSE 248/Random 248/Spectral Graph Theory.md"
    },
    {
      "basename": "1992 New Spectral Methods for Ratio Cut Partitioning and Clustering",
      "path": "EE/CSE 248/Partition/1992 New Spectral Methods for Ratio Cut Partitioning and Clustering.md"
    },
    {
      "basename": "1993 Performance-Driven Partitioning Using Retiming and Replication",
      "path": "EE/CSE 248/Partition/1993 Performance-Driven Partitioning Using Retiming and Replication.md"
    },
    {
      "basename": "1995 A Replication Cut for Two-Way Partitioning",
      "path": "EE/CSE 248/Partition/1995 A Replication Cut for Two-Way Partitioning.md"
    },
    {
      "basename": "1993 Finding Minimum Cost to Time Ratio Cycles with Small Integral Transit Times",
      "path": "EE/CSE 248/Partition/1993 Finding Minimum Cost to Time Ratio Cycles with Small Integral Transit Times.md"
    },
    {
      "basename": "1991 Retiming Synchronous Circuitry",
      "path": "EE/CSE 248/Partition/1991 Retiming Synchronous Circuitry.md"
    },
    {
      "basename": "1992 Maximum Concurrent Flows and Minimum Cuts",
      "path": "EE/CSE 248/Partition/1992 Maximum Concurrent Flows and Minimum Cuts.md"
    },
    {
      "basename": "1991 Ancestor Tree for Arbitrary Multi-Terminal Cut Functions",
      "path": "EE/CSE 248/Partition/1991 Ancestor Tree for Arbitrary Multi-Terminal Cut Functions.md"
    },
    {
      "basename": "Bellman-Ford Algorithm",
      "path": "EE/CSE 248/Random 248/Bellman-Ford Algorithm.md"
    },
    {
      "basename": "Design Technology Co-Optimization",
      "path": "EE/CSE 248/Random 248/Design Technology Co-Optimization.md"
    },
    {
      "basename": "HW1 3D Floorplan",
      "path": "EE/CSE 248/Random 248/HW1 3D Floorplan.md"
    },
    {
      "basename": "The Impact Of Machine Learning On Chip Design",
      "path": "EE/CSE 248/Random 248/The Impact Of Machine Learning On Chip Design.md"
    },
    {
      "basename": "Time Complexity",
      "path": "EE/CSE 248/Random 248/Time Complexity.md"
    },
    {
      "basename": "9 ASIC Placer",
      "path": "EE/VLSI CAD Coursera/9 ASIC Placer.md"
    },
    {
      "basename": "MATH 214",
      "path": "University/Fall 2021/MATH 214/MATH 214.md"
    },
    {
      "basename": "关于我博士毕业的这件小事",
      "path": "Private/动力来源/关于我博士毕业的这件小事.md"
    },
    {
      "basename": "CMOS VLSI Design",
      "path": "EE/CMOS VLSI Design/CMOS VLSI Design.md"
    },
    {
      "basename": "VLSI Physical Design",
      "path": "EE/VLSI Physical Design/VLSI Physical Design.md"
    },
    {
      "basename": "5 Power",
      "path": "EE/CMOS VLSI Design/5 Power.md"
    },
    {
      "basename": "ECE 470 Computer Architecture",
      "path": "University/Summer 2023/ECE 470/ECE 470 Computer Architecture.md"
    },
    {
      "basename": "6 Detailed Routing",
      "path": "EE/VLSI Physical Design/6 Detailed Routing.md"
    },
    {
      "basename": "Inference and Learning in Bayesian Networks 250A",
      "path": "University/Fall 2023/CSE 250A/Inference and Learning in Bayesian Networks 250A.md"
    },
    {
      "basename": "Pasted image 20231022195506",
      "path": "EE/VLSI Physical Design/attachments/Pasted image 20231022195506.png"
    },
    {
      "basename": "Supervised Learning 445",
      "path": "University/Winter 2022/EECS 445/Supervised Learning 445.md"
    },
    {
      "basename": "CSE 250A",
      "path": "University/Fall 2023/CSE 250A/CSE 250A.md"
    },
    {
      "basename": "Introduction 250A",
      "path": "University/Fall 2023/CSE 250A/Introduction 250A.md"
    },
    {
      "basename": "1 Introduction",
      "path": "EE/VLSI Physical Design/1 Introduction.md"
    }
  ],
  "omittedPaths": [],
  "maxLength": null,
  "openType": "tab"
}