#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Dec 13 21:40:17 2018
# Process ID: 1724
# Current directory: F:/ppi 2/PCI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5304 F:\ppi 2\PCI\PCI.xpr
# Log file: F:/ppi 2/PCI/vivado.log
# Journal file: F:/ppi 2/PCI\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {F:/ppi 2/PCI/PCI.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 858.059 ; gain = 122.941
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH_AND_MEMORY' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_AND_MEMORY_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_AND_MEMORY_behav xil_defaultlib.tb_RTH_AND_MEMORY xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ENABLE [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:1144]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.tb_RTH_AND_MEMORY
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_AND_MEMORY_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_AND_MEMORY_behav -key {Behavioral:sim_1:Functional:tb_RTH_AND_MEMORY} -tclbatch {tb_RTH_AND_MEMORY.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH_AND_MEMORY.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
----0-----
  out0 = 11111110 out1 = 11111101 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=11111101  fl=  1
----1-----
  out0 = 11111111 out1 = 11111111 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111111  gnt_out2=11111111  fl=  0
----2-----
  out0 = 11111011 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111011  gnt_out2=11101111  fl=  2
----3-----
  out0 = 11111011 out1 = 11101111 out2 = 10111111 out3 = 01111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=01111111  fl=  3
----4-----
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=11111110  fl=  2
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_AND_MEMORY_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 904.777 ; gain = 17.043
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH_AND_MEMORY' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_AND_MEMORY_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_AND_MEMORY_behav xil_defaultlib.tb_RTH_AND_MEMORY xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.tb_RTH_AND_MEMORY
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_AND_MEMORY_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_AND_MEMORY_behav -key {Behavioral:sim_1:Functional:tb_RTH_AND_MEMORY} -tclbatch {tb_RTH_AND_MEMORY.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH_AND_MEMORY.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
----0-----
  out0 = 11111110 out1 = 11111101 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= xxxxxxxx  gnt_out2=zzzzzzzz  fl=  z
----1-----
  out0 = 11111110 out1 = 11111101 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111111 out1 = 11111111 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
----2-----
  out0 = 11111111 out1 = 11111111 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111011 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111111  gnt_out2=zzzzzzzz  fl=  z
----3-----
  out0 = 11111011 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111011  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111011 out1 = 11101111 out2 = 10111111 out3 = 01111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111011  gnt_out2=zzzzzzzz  fl=  z
----4-----
  out0 = 11111011 out1 = 11101111 out2 = 10111111 out3 = 01111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_AND_MEMORY_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 915.488 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH_AND_MEMORY' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_AND_MEMORY_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_AND_MEMORY_behav xil_defaultlib.tb_RTH_AND_MEMORY xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.tb_RTH_AND_MEMORY
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_AND_MEMORY_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_AND_MEMORY_behav -key {Behavioral:sim_1:Functional:tb_RTH_AND_MEMORY} -tclbatch {tb_RTH_AND_MEMORY.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH_AND_MEMORY.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
----0-----
  out0 = 11111110 out1 = 11111101 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= xxxxxxxx  gnt_out2=zzzzzzzz  fl=  z
----1-----
  out0 = 11111111 out1 = 11111111 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111111  gnt_out2=zzzzzzzz  fl=  z
----2-----
  out0 = 11111011 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111111  gnt_out2=zzzzzzzz  fl=  z
----3-----
  out0 = 11111011 out1 = 11101111 out2 = 10111111 out3 = 01111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111011  gnt_out2=zzzzzzzz  fl=  z
----4-----
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111011  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_AND_MEMORY_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 917.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH_AND_MEMORY' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_AND_MEMORY_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_AND_MEMORY_behav xil_defaultlib.tb_RTH_AND_MEMORY xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.tb_RTH_AND_MEMORY
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_AND_MEMORY_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_AND_MEMORY_behav -key {Behavioral:sim_1:Functional:tb_RTH_AND_MEMORY} -tclbatch {tb_RTH_AND_MEMORY.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH_AND_MEMORY.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
  out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx  gnt_out= xxxxxxxx  gnt_out2=zzzzzzzz  fl=  z
----0-----
  out0 = 11111110 out1 = 11111101 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= xxxxxxxx  gnt_out2=zzzzzzzz  fl=  z
----1-----
  out0 = 11111111 out1 = 11111111 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= xxxxxxxx  gnt_out2=zzzzzzzz  fl=  z
----2-----
  out0 = 11111011 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= xxxxxxxx  gnt_out2=zzzzzzzz  fl=  z
----3-----
  out0 = 11111011 out1 = 11101111 out2 = 10111111 out3 = 01111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= xxxxxxxx  gnt_out2=zzzzzzzz  fl=  z
----4-----
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= xxxxxxxx  gnt_out2=zzzzzzzz  fl=  z
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_AND_MEMORY_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 919.797 ; gain = 1.996
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH_AND_MEMORY' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_AND_MEMORY_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_AND_MEMORY_behav xil_defaultlib.tb_RTH_AND_MEMORY xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.tb_RTH_AND_MEMORY
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_AND_MEMORY_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_AND_MEMORY_behav -key {Behavioral:sim_1:Functional:tb_RTH_AND_MEMORY} -tclbatch {tb_RTH_AND_MEMORY.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH_AND_MEMORY.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
  out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx  gnt_out= xxxxxxxx  gnt_out2=zzzzzzzz  fl=  z
----0-----
  out0 = 11111110 out1 = 11111101 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= xxxxxxxx  gnt_out2=zzzzzzzz  fl=  z
----1-----
  out0 = 11111111 out1 = 11111111 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= xxxxxxxx  gnt_out2=zzzzzzzz  fl=  z
----2-----
  out0 = 11111011 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= xxxxxxxx  gnt_out2=zzzzzzzz  fl=  z
----3-----
  out0 = 11111011 out1 = 11101111 out2 = 10111111 out3 = 01111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= xxxxxxxx  gnt_out2=zzzzzzzz  fl=  z
----4-----
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= xxxxxxxx  gnt_out2=zzzzzzzz  fl=  z
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_AND_MEMORY_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 919.797 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH_AND_MEMORY' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_AND_MEMORY_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_AND_MEMORY_behav xil_defaultlib.tb_RTH_AND_MEMORY xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.tb_RTH_AND_MEMORY
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_AND_MEMORY_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_AND_MEMORY_behav -key {Behavioral:sim_1:Functional:tb_RTH_AND_MEMORY} -tclbatch {tb_RTH_AND_MEMORY.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH_AND_MEMORY.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
----0-----
  out0 = 11111110 out1 = 11111101 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= xxxxxxxx  gnt_out2=zzzzzzzz  fl=  z
----1-----
  out0 = 11111111 out1 = 11111111 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
----2-----
  out0 = 11111011 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
----3-----
  out0 = 11111011 out1 = 11101111 out2 = 10111111 out3 = 01111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111011  gnt_out2=zzzzzzzz  fl=  z
----4-----
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111011  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_AND_MEMORY_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 925.324 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH_AND_MEMORY' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_AND_MEMORY_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_AND_MEMORY_behav xil_defaultlib.tb_RTH_AND_MEMORY xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.tb_RTH_AND_MEMORY
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_AND_MEMORY_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_AND_MEMORY_behav -key {Behavioral:sim_1:Functional:tb_RTH_AND_MEMORY} -tclbatch {tb_RTH_AND_MEMORY.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH_AND_MEMORY.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
----0-----
  out0 = 11111110 out1 = 11111101 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= xxxxxxxx  gnt_out2=zzzzzzzz  fl=  z
----1-----
  out0 = 11111111 out1 = 11111111 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
----2-----
  out0 = 11111011 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
----3-----
  out0 = 11111011 out1 = 11101111 out2 = 10111111 out3 = 01111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111011  gnt_out2=zzzzzzzz  fl=  z
----4-----
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111011  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_AND_MEMORY_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 926.652 ; gain = 0.281
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH_AND_MEMORY' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_AND_MEMORY_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_AND_MEMORY_behav xil_defaultlib.tb_RTH_AND_MEMORY xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.tb_RTH_AND_MEMORY
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_AND_MEMORY_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_AND_MEMORY_behav -key {Behavioral:sim_1:Functional:tb_RTH_AND_MEMORY} -tclbatch {tb_RTH_AND_MEMORY.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH_AND_MEMORY.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
----0-----
  out0 = 11111110 out1 = 11111101 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
----1-----
  out0 = 11111111 out1 = 11111111 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111111  gnt_out2=zzzzzzzz  fl=  z
----2-----
  out0 = 11111011 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111011  gnt_out2=zzzzzzzz  fl=  z
----3-----
  out0 = 11111011 out1 = 11101111 out2 = 10111111 out3 = 01111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
----4-----
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_AND_MEMORY_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 927.734 ; gain = 0.801
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH_AND_MEMORY' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_AND_MEMORY_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_AND_MEMORY_behav xil_defaultlib.tb_RTH_AND_MEMORY xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.tb_RTH_AND_MEMORY
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_AND_MEMORY_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_AND_MEMORY_behav -key {Behavioral:sim_1:Functional:tb_RTH_AND_MEMORY} -tclbatch {tb_RTH_AND_MEMORY.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH_AND_MEMORY.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
----0-----
  out0 = 11111110 out1 = 11111101 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= xxxxxxxx  gnt_out2=zzzzzzzz  fl=  z
----1-----
  out0 = 11111111 out1 = 11111111 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
----2-----
  out0 = 11111011 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
----3-----
  out0 = 11111011 out1 = 11101111 out2 = 10111111 out3 = 01111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111011  gnt_out2=zzzzzzzz  fl=  z
----4-----
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111011  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_AND_MEMORY_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 929.500 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH_AND_MEMORY' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_AND_MEMORY_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_AND_MEMORY_behav xil_defaultlib.tb_RTH_AND_MEMORY xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.tb_RTH_AND_MEMORY
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_AND_MEMORY_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_AND_MEMORY_behav -key {Behavioral:sim_1:Functional:tb_RTH_AND_MEMORY} -tclbatch {tb_RTH_AND_MEMORY.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH_AND_MEMORY.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
----0-----
  out0 = 11111110 out1 = 11111101 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= xxxxxxxx  gnt_out2=zzzzzzzz  fl=  z
----1-----
  out0 = 11111111 out1 = 11111111 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
----2-----
  out0 = 11111011 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
----3-----
  out0 = 11111011 out1 = 11101111 out2 = 10111111 out3 = 01111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111010  gnt_out2=zzzzzzzz  fl=  z
----4-----
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111010  gnt_out2=zzzzzzzz  fl=  z
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_AND_MEMORY_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 930.789 ; gain = 0.258
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH_AND_MEMORY' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_AND_MEMORY_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_AND_MEMORY_behav xil_defaultlib.tb_RTH_AND_MEMORY xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.tb_RTH_AND_MEMORY
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_AND_MEMORY_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_AND_MEMORY_behav -key {Behavioral:sim_1:Functional:tb_RTH_AND_MEMORY} -tclbatch {tb_RTH_AND_MEMORY.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH_AND_MEMORY.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
----0-----
  out0 = 11111110 out1 = 11111101 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= xxxxxxxx  gnt_out2=zzzzzzzz  fl=  z
----1-----
  out0 = 11111111 out1 = 11111111 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11110101  gnt_out2=zzzzzzzz  fl=  z
----2-----
  out0 = 11111011 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11110101  gnt_out2=zzzzzzzz  fl=  z
----3-----
  out0 = 11111011 out1 = 11101111 out2 = 10111111 out3 = 01111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111010  gnt_out2=zzzzzzzz  fl=  z
----4-----
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111010  gnt_out2=zzzzzzzz  fl=  z
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_AND_MEMORY_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 933.773 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH_AND_MEMORY' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_AND_MEMORY_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_AND_MEMORY_behav xil_defaultlib.tb_RTH_AND_MEMORY xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.tb_RTH_AND_MEMORY
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_AND_MEMORY_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_AND_MEMORY_behav -key {Behavioral:sim_1:Functional:tb_RTH_AND_MEMORY} -tclbatch {tb_RTH_AND_MEMORY.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH_AND_MEMORY.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
----0-----
  out0 = 11111110 out1 = 11111101 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= xxxxxxxx  gnt_out2=zzzzzzzz  fl=  z
----1-----
  out0 = 11111111 out1 = 11111111 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11110101  gnt_out2=zzzzzzzz  fl=  z
----2-----
  out0 = 11111011 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11110101  gnt_out2=zzzzzzzz  fl=  z
----3-----
  out0 = 11111011 out1 = 11101111 out2 = 10111111 out3 = 01111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111010  gnt_out2=zzzzzzzz  fl=  z
----4-----
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111010  gnt_out2=zzzzzzzz  fl=  z
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_AND_MEMORY_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 933.773 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH_AND_MEMORY' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_AND_MEMORY_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_AND_MEMORY_behav xil_defaultlib.tb_RTH_AND_MEMORY xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.tb_RTH_AND_MEMORY
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_AND_MEMORY_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_AND_MEMORY_behav -key {Behavioral:sim_1:Functional:tb_RTH_AND_MEMORY} -tclbatch {tb_RTH_AND_MEMORY.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH_AND_MEMORY.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
----0-----
  out0 = 11111110 out1 = 11111101 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= xxxxxxxx  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11111101 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11110101  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11111101 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111010  gnt_out2=zzzzzzzz  fl=  z
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_AND_MEMORY_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 937.477 ; gain = 3.703
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH_AND_MEMORY' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_AND_MEMORY_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_AND_MEMORY_behav xil_defaultlib.tb_RTH_AND_MEMORY xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.tb_RTH_AND_MEMORY
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_AND_MEMORY_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_AND_MEMORY_behav -key {Behavioral:sim_1:Functional:tb_RTH_AND_MEMORY} -tclbatch {tb_RTH_AND_MEMORY.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH_AND_MEMORY.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
----0-----
  out0 = 11111110 out1 = 11111101 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= xxxxxxxx  gnt_out2=zzzzzzzz  fl=  z
----1-----
  out0 = 11111111 out1 = 11111111 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11110101  gnt_out2=zzzzzzzz  fl=  z
----2-----
  out0 = 11111011 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11110101  gnt_out2=zzzzzzzz  fl=  z
----3-----
  out0 = 11111011 out1 = 11101111 out2 = 10111111 out3 = 01111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111010  gnt_out2=zzzzzzzz  fl=  z
----4-----
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111010  gnt_out2=zzzzzzzz  fl=  z
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_AND_MEMORY_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 937.477 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH_AND_MEMORY' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_AND_MEMORY_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_AND_MEMORY_behav xil_defaultlib.tb_RTH_AND_MEMORY xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.tb_RTH_AND_MEMORY
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_AND_MEMORY_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_AND_MEMORY_behav -key {Behavioral:sim_1:Functional:tb_RTH_AND_MEMORY} -tclbatch {tb_RTH_AND_MEMORY.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH_AND_MEMORY.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
----0-----
  out0 = 11111110 out1 = 11111101 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= xxxxxxxx  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11111101 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11110101  gnt_out2=zzzzzzzz  fl=  z
----1-----
  out0 = 11111111 out1 = 11111111 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11110101  gnt_out2=zzzzzzzz  fl=  z
----2-----
  out0 = 11111011 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11110101  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111011 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111010  gnt_out2=zzzzzzzz  fl=  z
----3-----
  out0 = 11111011 out1 = 11101111 out2 = 10111111 out3 = 01111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111010  gnt_out2=zzzzzzzz  fl=  z
----4-----
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111010  gnt_out2=zzzzzzzz  fl=  z
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_AND_MEMORY_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 937.477 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH_AND_MEMORY' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_AND_MEMORY_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_AND_MEMORY_behav xil_defaultlib.tb_RTH_AND_MEMORY xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.tb_RTH_AND_MEMORY
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_AND_MEMORY_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_AND_MEMORY_behav -key {Behavioral:sim_1:Functional:tb_RTH_AND_MEMORY} -tclbatch {tb_RTH_AND_MEMORY.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH_AND_MEMORY.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
----0-----
  out0 = 11111110 out1 = 11111101 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= xxxxxxxx  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11111101 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
----1-----
  out0 = 11111111 out1 = 11111111 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
----2-----
  out0 = 11111011 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111011 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111011  gnt_out2=zzzzzzzz  fl=  z
----3-----
  out0 = 11111011 out1 = 11101111 out2 = 10111111 out3 = 01111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111011  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111011 out1 = 11101111 out2 = 10111111 out3 = 01111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
----4-----
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_AND_MEMORY_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 937.477 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH_AND_MEMORY' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_AND_MEMORY_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_AND_MEMORY_behav xil_defaultlib.tb_RTH_AND_MEMORY xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.tb_RTH_AND_MEMORY
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_AND_MEMORY_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_AND_MEMORY_behav -key {Behavioral:sim_1:Functional:tb_RTH_AND_MEMORY} -tclbatch {tb_RTH_AND_MEMORY.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH_AND_MEMORY.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
----0-----
  out0 = 11111110 out1 = 11111101 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= xxxxxxxx  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11111101 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
----1-----
  out0 = 11111111 out1 = 11111111 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111111 out1 = 11111111 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111111  gnt_out2=zzzzzzzz  fl=  z
----2-----
  out0 = 11111011 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111011 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111011  gnt_out2=zzzzzzzz  fl=  z
----3-----
  out0 = 11111011 out1 = 11101111 out2 = 10111111 out3 = 01111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111011  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111011 out1 = 11101111 out2 = 10111111 out3 = 01111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
----4-----
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11101111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 01111111  gnt_out2=zzzzzzzz  fl=  z
  out0 = 11111110 out1 = 11101111 out2 = 01111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110  gnt_out2=zzzzzzzz  fl=  z
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_AND_MEMORY_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 950.422 ; gain = 0.000
set_property top tb_fcfs [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fcfs' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fcfs_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fcfs_behav xil_defaultlib.tb_fcfs xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.arbiter_FCFS
Compiling module xil_defaultlib.tb_fcfs
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fcfs_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source F:/ppi -notrace
couldn't read file "F:/ppi": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 13 23:10:17 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fcfs_behav -key {Behavioral:sim_1:Functional:tb_fcfs} -tclbatch {tb_fcfs.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_fcfs.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 REQ = xxxxxxxx  FRAME = x  GNT = xxxxxxxx  RST = x
                   2 REQ = xxxxxxxx  FRAME = 1  GNT = xxxxxxxx  RST = 0
                   5 REQ = xxxxxxxx  FRAME = 1  GNT = 11111111  RST = 0
                   7 REQ = xxxxxxxx  FRAME = 1  GNT = 11111111  RST = 1
                  12 REQ = 00000001  FRAME = 1  GNT = 11111111  RST = 1
                  15 REQ = 00000001  FRAME = 1  GNT = xxxxxxxx  RST = 1
                  22 REQ = 00000110  FRAME = 1  GNT = xxxxxxxx  RST = 1
                  25 REQ = 00000110  FRAME = 1  GNT = 11111101  RST = 1
                  32 REQ = 00000100  FRAME = 1  GNT = 11111101  RST = 1
                  35 REQ = 00000100  FRAME = 1  GNT = 11110111  RST = 1
                  42 REQ = 00000010  FRAME = 1  GNT = 11110111  RST = 1
                  45 REQ = 00000010  FRAME = 1  GNT = 11101111  RST = 1
                  47 REQ = 00000101  FRAME = 1  GNT = 11101111  RST = 1
                  52 REQ = 00000110  FRAME = 1  GNT = 11101111  RST = 1
                  55 REQ = 00000110  FRAME = 1  GNT = 11011111  RST = 1
                  57 REQ = 00000000  FRAME = 1  GNT = 11011111  RST = 1
                  62 REQ = 00000011  FRAME = 1  GNT = 11011111  RST = 1
                  65 REQ = 00000011  FRAME = 1  GNT = 10111111  RST = 1
                  67 REQ = 00000010  FRAME = 1  GNT = 10111111  RST = 1
                  72 REQ = 00000101  FRAME = 1  GNT = 10111111  RST = 1
                  75 REQ = 00000101  FRAME = 1  GNT = 01111111  RST = 1
                  77 REQ = 00000110  FRAME = 1  GNT = 01111111  RST = 1
                  82 REQ = 00000000  FRAME = 1  GNT = 01111111  RST = 1
                  85 REQ = 00000000  FRAME = 1  GNT = 11110111  RST = 1
                  87 REQ = 00000011  FRAME = 1  GNT = 11110111  RST = 1
                  92 REQ = 00000110  FRAME = 1  GNT = 11110111  RST = 1
                  95 REQ = 00000110  FRAME = 1  GNT = 11111111  RST = 1
                  97 REQ = 00000011  FRAME = 1  GNT = 11111111  RST = 1
                 102 REQ = 00000101  FRAME = 1  GNT = 11111111  RST = 1
                 105 REQ = 00000101  FRAME = 1  GNT = 11111110  RST = 1
                 107 REQ = 00000011  FRAME = 1  GNT = 11111110  RST = 1
                 115 REQ = 00000011  FRAME = 1  GNT = 11110111  RST = 1
                 125 REQ = 00000011  FRAME = 1  GNT = 11101111  RST = 1
                 135 REQ = 00000011  FRAME = 1  GNT = 11011111  RST = 1
                 145 REQ = 00000011  FRAME = 1  GNT = 10111111  RST = 1
                 155 REQ = 00000011  FRAME = 1  GNT = 01111111  RST = 1
                 165 REQ = 00000011  FRAME = 1  GNT = 11111011  RST = 1
                 175 REQ = 00000011  FRAME = 1  GNT = 11110111  RST = 1
                 185 REQ = 00000011  FRAME = 1  GNT = 11101111  RST = 1
                 195 REQ = 00000011  FRAME = 1  GNT = 11011111  RST = 1
                 205 REQ = 00000011  FRAME = 1  GNT = 10111111  RST = 1
                 215 REQ = 00000011  FRAME = 1  GNT = 01111111  RST = 1
                 225 REQ = 00000011  FRAME = 1  GNT = 11111011  RST = 1
                 235 REQ = 00000011  FRAME = 1  GNT = 11110111  RST = 1
                 245 REQ = 00000011  FRAME = 1  GNT = 11101111  RST = 1
                 255 REQ = 00000011  FRAME = 1  GNT = 11011111  RST = 1
                 265 REQ = 00000011  FRAME = 1  GNT = 10111111  RST = 1
                 275 REQ = 00000011  FRAME = 1  GNT = 01111111  RST = 1
                 285 REQ = 00000011  FRAME = 1  GNT = 11111011  RST = 1
                 295 REQ = 00000011  FRAME = 1  GNT = 11110111  RST = 1
                 305 REQ = 00000011  FRAME = 1  GNT = 11101111  RST = 1
                 315 REQ = 00000011  FRAME = 1  GNT = 11011111  RST = 1
                 325 REQ = 00000011  FRAME = 1  GNT = 10111111  RST = 1
                 335 REQ = 00000011  FRAME = 1  GNT = 01111111  RST = 1
                 345 REQ = 00000011  FRAME = 1  GNT = 11111011  RST = 1
                 355 REQ = 00000011  FRAME = 1  GNT = 11110111  RST = 1
                 365 REQ = 00000011  FRAME = 1  GNT = 11101111  RST = 1
                 375 REQ = 00000011  FRAME = 1  GNT = 11011111  RST = 1
                 385 REQ = 00000011  FRAME = 1  GNT = 10111111  RST = 1
                 395 REQ = 00000011  FRAME = 1  GNT = 01111111  RST = 1
                 405 REQ = 00000011  FRAME = 1  GNT = 11111011  RST = 1
                 415 REQ = 00000011  FRAME = 1  GNT = 11110111  RST = 1
                 425 REQ = 00000011  FRAME = 1  GNT = 11101111  RST = 1
                 435 REQ = 00000011  FRAME = 1  GNT = 11011111  RST = 1
                 445 REQ = 00000011  FRAME = 1  GNT = 10111111  RST = 1
                 455 REQ = 00000011  FRAME = 1  GNT = 01111111  RST = 1
                 465 REQ = 00000011  FRAME = 1  GNT = 11111011  RST = 1
                 475 REQ = 00000011  FRAME = 1  GNT = 11110111  RST = 1
                 485 REQ = 00000011  FRAME = 1  GNT = 11101111  RST = 1
                 495 REQ = 00000011  FRAME = 1  GNT = 11011111  RST = 1
                 505 REQ = 00000011  FRAME = 1  GNT = 10111111  RST = 1
                 515 REQ = 00000011  FRAME = 1  GNT = 01111111  RST = 1
                 525 REQ = 00000011  FRAME = 1  GNT = 11111011  RST = 1
                 535 REQ = 00000011  FRAME = 1  GNT = 11110111  RST = 1
                 545 REQ = 00000011  FRAME = 1  GNT = 11101111  RST = 1
                 555 REQ = 00000011  FRAME = 1  GNT = 11011111  RST = 1
                 565 REQ = 00000011  FRAME = 1  GNT = 10111111  RST = 1
                 575 REQ = 00000011  FRAME = 1  GNT = 01111111  RST = 1
                 585 REQ = 00000011  FRAME = 1  GNT = 11111011  RST = 1
                 595 REQ = 00000011  FRAME = 1  GNT = 11110111  RST = 1
                 605 REQ = 00000011  FRAME = 1  GNT = 11101111  RST = 1
                 615 REQ = 00000011  FRAME = 1  GNT = 11011111  RST = 1
                 625 REQ = 00000011  FRAME = 1  GNT = 10111111  RST = 1
                 635 REQ = 00000011  FRAME = 1  GNT = 01111111  RST = 1
                 645 REQ = 00000011  FRAME = 1  GNT = 11111011  RST = 1
                 655 REQ = 00000011  FRAME = 1  GNT = 11110111  RST = 1
                 665 REQ = 00000011  FRAME = 1  GNT = 11101111  RST = 1
                 675 REQ = 00000011  FRAME = 1  GNT = 11011111  RST = 1
                 685 REQ = 00000011  FRAME = 1  GNT = 10111111  RST = 1
                 695 REQ = 00000011  FRAME = 1  GNT = 01111111  RST = 1
                 705 REQ = 00000011  FRAME = 1  GNT = 11111011  RST = 1
                 715 REQ = 00000011  FRAME = 1  GNT = 11110111  RST = 1
                 725 REQ = 00000011  FRAME = 1  GNT = 11101111  RST = 1
                 735 REQ = 00000011  FRAME = 1  GNT = 11011111  RST = 1
                 745 REQ = 00000011  FRAME = 1  GNT = 10111111  RST = 1
                 755 REQ = 00000011  FRAME = 1  GNT = 01111111  RST = 1
                 765 REQ = 00000011  FRAME = 1  GNT = 11111011  RST = 1
                 775 REQ = 00000011  FRAME = 1  GNT = 11110111  RST = 1
                 785 REQ = 00000011  FRAME = 1  GNT = 11101111  RST = 1
                 795 REQ = 00000011  FRAME = 1  GNT = 11011111  RST = 1
                 805 REQ = 00000011  FRAME = 1  GNT = 10111111  RST = 1
                 815 REQ = 00000011  FRAME = 1  GNT = 01111111  RST = 1
                 825 REQ = 00000011  FRAME = 1  GNT = 11111011  RST = 1
                 835 REQ = 00000011  FRAME = 1  GNT = 11110111  RST = 1
                 845 REQ = 00000011  FRAME = 1  GNT = 11101111  RST = 1
                 855 REQ = 00000011  FRAME = 1  GNT = 11011111  RST = 1
                 865 REQ = 00000011  FRAME = 1  GNT = 10111111  RST = 1
                 875 REQ = 00000011  FRAME = 1  GNT = 01111111  RST = 1
                 885 REQ = 00000011  FRAME = 1  GNT = 11111011  RST = 1
                 895 REQ = 00000011  FRAME = 1  GNT = 11110111  RST = 1
                 905 REQ = 00000011  FRAME = 1  GNT = 11101111  RST = 1
                 915 REQ = 00000011  FRAME = 1  GNT = 11011111  RST = 1
                 925 REQ = 00000011  FRAME = 1  GNT = 10111111  RST = 1
                 935 REQ = 00000011  FRAME = 1  GNT = 01111111  RST = 1
                 945 REQ = 00000011  FRAME = 1  GNT = 11111011  RST = 1
                 955 REQ = 00000011  FRAME = 1  GNT = 11110111  RST = 1
                 965 REQ = 00000011  FRAME = 1  GNT = 11101111  RST = 1
                 975 REQ = 00000011  FRAME = 1  GNT = 11011111  RST = 1
                 985 REQ = 00000011  FRAME = 1  GNT = 10111111  RST = 1
                 995 REQ = 00000011  FRAME = 1  GNT = 01111111  RST = 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fcfs_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 971.684 ; gain = 21.262
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fcfs' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fcfs_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fcfs_behav xil_defaultlib.tb_fcfs xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net GNT is not permitted [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:358]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fcfs' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fcfs_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fcfs_behav xil_defaultlib.tb_fcfs xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.arbiter_FCFS
Compiling module xil_defaultlib.tb_fcfs
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fcfs_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fcfs_behav -key {Behavioral:sim_1:Functional:tb_fcfs} -tclbatch {tb_fcfs.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_fcfs.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 REQ = xxxxxxxx  FRAME = x  GNT = xxxxxxxx  RST = x
                   2 REQ = xxxxxxxx  FRAME = 1  GNT = xxxxxxxx  RST = 0
                   7 REQ = xxxxxxxx  FRAME = 1  GNT = xxxxxxxx  RST = 1
                  12 REQ = 00000001  FRAME = 1  GNT = xxxxxxxx  RST = 1
                  22 REQ = 00000110  FRAME = 1  GNT = xxxxxxxx  RST = 1
                  25 REQ = 00000110  FRAME = 1  GNT = 11111101  RST = 1
                  32 REQ = 00000100  FRAME = 1  GNT = 11111101  RST = 1
                  35 REQ = 00000100  FRAME = 1  GNT = 11110111  RST = 1
                  42 REQ = 00000010  FRAME = 1  GNT = 11110111  RST = 1
                  45 REQ = 00000010  FRAME = 1  GNT = 11101111  RST = 1
                  47 REQ = 00000101  FRAME = 1  GNT = 11101111  RST = 1
                  52 REQ = 00000110  FRAME = 1  GNT = 11101111  RST = 1
                  55 REQ = 00000110  FRAME = 1  GNT = 11011111  RST = 1
                  57 REQ = 00000000  FRAME = 1  GNT = 11011111  RST = 1
                  62 REQ = 00000011  FRAME = 1  GNT = 11011111  RST = 1
                  65 REQ = 00000011  FRAME = 1  GNT = 10111111  RST = 1
                  67 REQ = 00000010  FRAME = 1  GNT = 10111111  RST = 1
                  72 REQ = 00000101  FRAME = 1  GNT = 10111111  RST = 1
                  75 REQ = 00000101  FRAME = 1  GNT = 01111111  RST = 1
                  77 REQ = 00000110  FRAME = 1  GNT = 01111111  RST = 1
                  82 REQ = 00000000  FRAME = 1  GNT = 01111111  RST = 1
                  85 REQ = 00000000  FRAME = 1  GNT = 11110111  RST = 1
                  87 REQ = 00000011  FRAME = 1  GNT = 11110111  RST = 1
                  92 REQ = 00000110  FRAME = 1  GNT = 11110111  RST = 1
                  95 REQ = 00000110  FRAME = 1  GNT = 11111111  RST = 1
                  97 REQ = 00000011  FRAME = 1  GNT = 11111111  RST = 1
                 102 REQ = 00000101  FRAME = 1  GNT = 11111111  RST = 1
                 105 REQ = 00000101  FRAME = 1  GNT = 11111110  RST = 1
                 107 REQ = 00000011  FRAME = 1  GNT = 11111110  RST = 1
                 115 REQ = 00000011  FRAME = 1  GNT = 11110111  RST = 1
                 125 REQ = 00000011  FRAME = 1  GNT = 11101111  RST = 1
                 135 REQ = 00000011  FRAME = 1  GNT = 11011111  RST = 1
                 145 REQ = 00000011  FRAME = 1  GNT = 10111111  RST = 1
                 155 REQ = 00000011  FRAME = 1  GNT = 01111111  RST = 1
                 165 REQ = 00000011  FRAME = 1  GNT = 11111011  RST = 1
                 175 REQ = 00000011  FRAME = 1  GNT = 11110111  RST = 1
                 185 REQ = 00000011  FRAME = 1  GNT = 11101111  RST = 1
                 195 REQ = 00000011  FRAME = 1  GNT = 11011111  RST = 1
                 205 REQ = 00000011  FRAME = 1  GNT = 10111111  RST = 1
                 215 REQ = 00000011  FRAME = 1  GNT = 01111111  RST = 1
                 225 REQ = 00000011  FRAME = 1  GNT = 11111011  RST = 1
                 235 REQ = 00000011  FRAME = 1  GNT = 11110111  RST = 1
                 245 REQ = 00000011  FRAME = 1  GNT = 11101111  RST = 1
                 255 REQ = 00000011  FRAME = 1  GNT = 11011111  RST = 1
                 265 REQ = 00000011  FRAME = 1  GNT = 10111111  RST = 1
                 275 REQ = 00000011  FRAME = 1  GNT = 01111111  RST = 1
                 285 REQ = 00000011  FRAME = 1  GNT = 11111011  RST = 1
                 295 REQ = 00000011  FRAME = 1  GNT = 11110111  RST = 1
                 305 REQ = 00000011  FRAME = 1  GNT = 11101111  RST = 1
                 315 REQ = 00000011  FRAME = 1  GNT = 11011111  RST = 1
                 325 REQ = 00000011  FRAME = 1  GNT = 10111111  RST = 1
                 335 REQ = 00000011  FRAME = 1  GNT = 01111111  RST = 1
                 345 REQ = 00000011  FRAME = 1  GNT = 11111011  RST = 1
                 355 REQ = 00000011  FRAME = 1  GNT = 11110111  RST = 1
                 365 REQ = 00000011  FRAME = 1  GNT = 11101111  RST = 1
                 375 REQ = 00000011  FRAME = 1  GNT = 11011111  RST = 1
                 385 REQ = 00000011  FRAME = 1  GNT = 10111111  RST = 1
                 395 REQ = 00000011  FRAME = 1  GNT = 01111111  RST = 1
                 405 REQ = 00000011  FRAME = 1  GNT = 11111011  RST = 1
                 415 REQ = 00000011  FRAME = 1  GNT = 11110111  RST = 1
                 425 REQ = 00000011  FRAME = 1  GNT = 11101111  RST = 1
                 435 REQ = 00000011  FRAME = 1  GNT = 11011111  RST = 1
                 445 REQ = 00000011  FRAME = 1  GNT = 10111111  RST = 1
                 455 REQ = 00000011  FRAME = 1  GNT = 01111111  RST = 1
                 465 REQ = 00000011  FRAME = 1  GNT = 11111011  RST = 1
                 475 REQ = 00000011  FRAME = 1  GNT = 11110111  RST = 1
                 485 REQ = 00000011  FRAME = 1  GNT = 11101111  RST = 1
                 495 REQ = 00000011  FRAME = 1  GNT = 11011111  RST = 1
                 505 REQ = 00000011  FRAME = 1  GNT = 10111111  RST = 1
                 515 REQ = 00000011  FRAME = 1  GNT = 01111111  RST = 1
                 525 REQ = 00000011  FRAME = 1  GNT = 11111011  RST = 1
                 535 REQ = 00000011  FRAME = 1  GNT = 11110111  RST = 1
                 545 REQ = 00000011  FRAME = 1  GNT = 11101111  RST = 1
                 555 REQ = 00000011  FRAME = 1  GNT = 11011111  RST = 1
                 565 REQ = 00000011  FRAME = 1  GNT = 10111111  RST = 1
                 575 REQ = 00000011  FRAME = 1  GNT = 01111111  RST = 1
                 585 REQ = 00000011  FRAME = 1  GNT = 11111011  RST = 1
                 595 REQ = 00000011  FRAME = 1  GNT = 11110111  RST = 1
                 605 REQ = 00000011  FRAME = 1  GNT = 11101111  RST = 1
                 615 REQ = 00000011  FRAME = 1  GNT = 11011111  RST = 1
                 625 REQ = 00000011  FRAME = 1  GNT = 10111111  RST = 1
                 635 REQ = 00000011  FRAME = 1  GNT = 01111111  RST = 1
                 645 REQ = 00000011  FRAME = 1  GNT = 11111011  RST = 1
                 655 REQ = 00000011  FRAME = 1  GNT = 11110111  RST = 1
                 665 REQ = 00000011  FRAME = 1  GNT = 11101111  RST = 1
                 675 REQ = 00000011  FRAME = 1  GNT = 11011111  RST = 1
                 685 REQ = 00000011  FRAME = 1  GNT = 10111111  RST = 1
                 695 REQ = 00000011  FRAME = 1  GNT = 01111111  RST = 1
                 705 REQ = 00000011  FRAME = 1  GNT = 11111011  RST = 1
                 715 REQ = 00000011  FRAME = 1  GNT = 11110111  RST = 1
                 725 REQ = 00000011  FRAME = 1  GNT = 11101111  RST = 1
                 735 REQ = 00000011  FRAME = 1  GNT = 11011111  RST = 1
                 745 REQ = 00000011  FRAME = 1  GNT = 10111111  RST = 1
                 755 REQ = 00000011  FRAME = 1  GNT = 01111111  RST = 1
                 765 REQ = 00000011  FRAME = 1  GNT = 11111011  RST = 1
                 775 REQ = 00000011  FRAME = 1  GNT = 11110111  RST = 1
                 785 REQ = 00000011  FRAME = 1  GNT = 11101111  RST = 1
                 795 REQ = 00000011  FRAME = 1  GNT = 11011111  RST = 1
                 805 REQ = 00000011  FRAME = 1  GNT = 10111111  RST = 1
                 815 REQ = 00000011  FRAME = 1  GNT = 01111111  RST = 1
                 825 REQ = 00000011  FRAME = 1  GNT = 11111011  RST = 1
                 835 REQ = 00000011  FRAME = 1  GNT = 11110111  RST = 1
                 845 REQ = 00000011  FRAME = 1  GNT = 11101111  RST = 1
                 855 REQ = 00000011  FRAME = 1  GNT = 11011111  RST = 1
                 865 REQ = 00000011  FRAME = 1  GNT = 10111111  RST = 1
                 875 REQ = 00000011  FRAME = 1  GNT = 01111111  RST = 1
                 885 REQ = 00000011  FRAME = 1  GNT = 11111011  RST = 1
                 895 REQ = 00000011  FRAME = 1  GNT = 11110111  RST = 1
                 905 REQ = 00000011  FRAME = 1  GNT = 11101111  RST = 1
                 915 REQ = 00000011  FRAME = 1  GNT = 11011111  RST = 1
                 925 REQ = 00000011  FRAME = 1  GNT = 10111111  RST = 1
                 935 REQ = 00000011  FRAME = 1  GNT = 01111111  RST = 1
                 945 REQ = 00000011  FRAME = 1  GNT = 11111011  RST = 1
                 955 REQ = 00000011  FRAME = 1  GNT = 11110111  RST = 1
                 965 REQ = 00000011  FRAME = 1  GNT = 11101111  RST = 1
                 975 REQ = 00000011  FRAME = 1  GNT = 11011111  RST = 1
                 985 REQ = 00000011  FRAME = 1  GNT = 10111111  RST = 1
                 995 REQ = 00000011  FRAME = 1  GNT = 01111111  RST = 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fcfs_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 972.844 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 13 23:26:09 2018...
