Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2f98ba88a3464fcea12d3ded72771e6d --incr --debug typical --relax --mt 2 -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L xil_defaultlib -L lib_pkg_v1_0_2 -L lib_cdc_v1_0_2 -L axi_lite_ipif_v3_0_4 -L interrupt_control_v3_1_4 -L axi_iic_v2_0_21 -L xlconcat_v2_1_1 -L proc_sys_reset_v5_0_13 -L xlconstant_v1_1_5 -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_18 -L fifo_generator_v13_2_3 -L axi_data_fifo_v2_1_17 -L axi_crossbar_v2_1_19 -L axi_protocol_converter_v2_1_18 -L axi_clock_converter_v2_1_17 -L blk_mem_gen_v8_4_2 -L axi_dwidth_converter_v2_1_18 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot system_top_behav xil_defaultlib.system_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D1' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/ef21/axi_hdmi_tx.v:332]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D2' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/ef21/axi_hdmi_tx.v:333]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/proj/xbuilds/2018.3_1207_2324/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_6_axi_gp.v:208]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5463]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5481]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/proj/xbuilds/2018.3_1207_2324/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_6_axi_gp.v:292]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/proj/xbuilds/2018.3_1207_2324/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_6_axi_hp.v:80]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/proj/xbuilds/2018.3_1207_2324/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_6_axi_hp.v:89]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10170]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10189]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/proj/xbuilds/2018.3_1207_2324/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_6_axi_hp.v:165]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/proj/xbuilds/2018.3_1207_2324/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_6_axi_hp.v:174]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/proj/xbuilds/2018.3_1207_2324/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_6_axi_hp.v:251]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/proj/xbuilds/2018.3_1207_2324/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_6_axi_hp.v:260]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/proj/xbuilds/2018.3_1207_2324/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_6_axi_hp.v:337]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/proj/xbuilds/2018.3_1207_2324/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_6_axi_hp.v:346]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_bid' [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7074]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_rid' [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7092]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7093]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXPOLARITY' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/9a2f/util_adxcvr_xch.v:671]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXPOLARITY' [C:/adi/hdl/projects/daq2/zc706/daq2_zc706.ip_user_files/bd/system/ipshared/9a2f/util_adxcvr_xch.v:728]
WARNING: [VRFC 10-3027] 'ocm_wr_strb_port0' was previously declared with a different range [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:3726]
WARNING: [VRFC 10-3705] select index 2 into 'g7s_cc_rst_nsckt.arst_sync_wr' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:4830]
WARNING: [VRFC 10-3283] element index 64 into 'wrp_strb' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6051]
WARNING: [VRFC 10-3283] element index 128 into 'wrp_strb' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10811]
WARNING: [VRFC 10-3283] element index 128 into 'wrp_strb' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7689]
WARNING: [VRFC 10-3705] select index 4 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7902]
WARNING: [VRFC 10-3705] select index 4 into 'ar_cnt' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8041]
WARNING: [VRFC 10-3705] select index 4 into 'wr_rresp_cnt' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8138]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8157]
WARNING: [VRFC 10-3705] select index 4 into 'rd_cnt' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8298]
WARNING: [VRFC 10-3705] select index 4 into 'rresp_time_cnt' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8303]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8308]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_iic_v2_0_21.iic_pkg
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package xil_defaultlib.tx_package
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module unisims_ver.IBUFDS_GTE2
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.daq2_spi
Compiling module xil_defaultlib.ad_iobuf(DATA_WIDTH=9)
Compiling module xil_defaultlib.ad_iobuf(DATA_WIDTH=15)
Compiling module unisims_ver.IOBUF
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.system_GND_1_0
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.system_GND_12_0
Compiling module xil_defaultlib.up_axi
Compiling module xil_defaultlib.ad_rst
Compiling module xil_defaultlib.up_xfer_cntrl(DATA_WIDTH=23)
Compiling module xil_defaultlib.up_xfer_status(DATA_WIDTH=2)
Compiling module xil_defaultlib.up_clock_mon
Compiling module xil_defaultlib.up_dac_common(DRP_DISABLE=1,USER...
Compiling module xil_defaultlib.up_xfer_cntrl(DATA_WIDTH=167)
Compiling module xil_defaultlib.up_dac_channel(CHANNEL_ID=0,USER...
Compiling module xil_defaultlib.up_dac_channel(CHANNEL_ID=1,USER...
Compiling module xil_defaultlib.ad_ip_jesd204_tpl_dac_regmap(DAT...
Compiling module xil_defaultlib.ad_perfect_shuffle(WORDS_PER_GRO...
Compiling module xil_defaultlib.ad_perfect_shuffle(NUM_GROUPS=4,...
Compiling module xil_defaultlib.ad_ip_jesd204_tpl_dac_framer(NUM...
Compiling module xil_defaultlib.ad_ip_jesd204_tpl_dac_pn_default
Compiling module xil_defaultlib.ad_dds_cordic_pipe(P_DW=18,D_DW=...
Compiling module xil_defaultlib.ad_dds_cordic_pipe(P_DW=18,D_DW=...
Compiling module xil_defaultlib.ad_dds_cordic_pipe(P_DW=18,D_DW=...
Compiling module xil_defaultlib.ad_dds_cordic_pipe(P_DW=18,D_DW=...
Compiling module xil_defaultlib.ad_dds_cordic_pipe(P_DW=18,D_DW=...
Compiling module xil_defaultlib.ad_dds_cordic_pipe(P_DW=18,D_DW=...
Compiling module xil_defaultlib.ad_dds_cordic_pipe(P_DW=18,D_DW=...
Compiling module xil_defaultlib.ad_dds_cordic_pipe(P_DW=18,D_DW=...
Compiling module xil_defaultlib.ad_dds_cordic_pipe(P_DW=18,D_DW=...
Compiling module xil_defaultlib.ad_dds_cordic_pipe(P_DW=18,D_DW=...
Compiling module xil_defaultlib.ad_dds_cordic_pipe(P_DW=18,D_DW=...
Compiling module xil_defaultlib.ad_dds_cordic_pipe(P_DW=18,D_DW=...
Compiling module xil_defaultlib.ad_dds_cordic_pipe(P_DW=18,D_DW=...
Compiling module xil_defaultlib.ad_dds_cordic_pipe(P_DW=18,D_DW=...
Compiling module xil_defaultlib.ad_dds_cordic_pipe(P_DW=18,D_DW=...
Compiling module xil_defaultlib.ad_dds_cordic_pipe(P_DW=18,D_DW=...
Compiling module xil_defaultlib.ad_dds_cordic_pipe(P_DW=18,D_DW=...
Compiling module xil_defaultlib.ad_dds_sine_cordic(PHASE_DW=18,C...
Compiling module unisims_ver.DSP48E1(ADREG=32'sb0,DREG=32'sb0...
Compiling module unisims_ver.DSP48E_default
Compiling module unimacro_ver.MULT_MACRO(WIDTH_A=21,WIDTH_B=17...
Compiling module xil_defaultlib.ad_mul(A_DATA_WIDTH=21,DELAY_DAT...
Compiling module xil_defaultlib.ad_dds_1(DDS_D_DW=20,DDS_P_DW=18...
Compiling module xil_defaultlib.ad_dds_2(CORDIC_DW=20,CORDIC_PHA...
Compiling module xil_defaultlib.ad_dds(CORDIC_DW=20,CORDIC_PHASE...
Compiling module xil_defaultlib.ad_ip_jesd204_tpl_dac_channel(DD...
Compiling module xil_defaultlib.ad_ip_jesd204_tpl_dac_core(NUM_L...
Compiling module xil_defaultlib.ad_ip_jesd204_tpl_dac(DDS_CORDIC...
Compiling module xil_defaultlib.axi_ad9144(QUAD_OR_DUAL_N=0)
Compiling module xil_defaultlib.system_axi_ad9144_core_0
Compiling module xil_defaultlib.fifo_address_sync(ADDRESS_WIDTH=...
Compiling module xil_defaultlib.util_axis_fifo(DATA_WIDTH=26,ASY...
Compiling module xil_defaultlib.axi_dmac_regmap_request(DISABLE_...
Compiling module xil_defaultlib.up_axi(ADDRESS_WIDTH=9,AXI_ADDRE...
Compiling module xil_defaultlib.axi_dmac_regmap(DISABLE_DEBUG_RE...
Compiling module xil_defaultlib.sync_bits(ASYNC_CLK=1'b0)
Compiling module xil_defaultlib.axi_dmac_reset_manager(ASYNC_CLK...
Compiling module xil_defaultlib.dmac_response_generator(ID_WIDTH...
Compiling module xil_defaultlib.dmac_dest_axi_stream(ID_WIDTH=4,...
Compiling module xil_defaultlib.splitter(NUM_M=3)
Compiling module xil_defaultlib.dmac_address_generator(ID_WIDTH=...
Compiling module xil_defaultlib.dmac_src_mm_axi(ID_WIDTH=4,DMA_D...
Compiling module xil_defaultlib.sync_bits(NUM_OF_BITS=4,ASYNC_CL...
Compiling module xil_defaultlib.sync_event(ASYNC_CLK=1'b0)
Compiling module xil_defaultlib.axi_register_slice(DATA_WIDTH=13...
Compiling module xil_defaultlib.axi_dmac_resize_src(DATA_WIDTH_S...
Compiling module xil_defaultlib.ad_mem(DATA_WIDTH=128,ADDRESS_WI...
Compiling module xil_defaultlib.axi_dmac_resize_dest(DATA_WIDTH_...
Compiling module xil_defaultlib.axi_dmac_burst_memory(DATA_WIDTH...
Compiling module xil_defaultlib.axi_register_slice(DATA_WIDTH=12...
Compiling module xil_defaultlib.util_axis_fifo(DATA_WIDTH=27,ASY...
Compiling module xil_defaultlib.util_axis_fifo(DATA_WIDTH=57,ASY...
Compiling module xil_defaultlib.dmac_request_generator(ID_WIDTH=...
Compiling module xil_defaultlib.util_axis_fifo(DATA_WIDTH=9,ASYN...
Compiling module xil_defaultlib.axi_dmac_response_manager(DMA_DA...
Compiling module xil_defaultlib.dmac_request_arb(DMA_DATA_WIDTH_...
Compiling module xil_defaultlib.axi_dmac_transfer(DMA_DATA_WIDTH...
Compiling module xil_defaultlib.axi_dmac(ID=1,DMA_DATA_WIDTH_SRC...
Compiling module xil_defaultlib.system_axi_ad9144_dma_0
Compiling module xil_defaultlib.ad_b2g(DATA_WIDTH=16)
Compiling module xil_defaultlib.ad_g2b(DATA_WIDTH=16)
Compiling module xil_defaultlib.ad_mem(DATA_WIDTH=128,ADDRESS_WI...
Compiling module xil_defaultlib.ad_mem_asym(A_ADDRESS_WIDTH=4,A_...
Compiling module xil_defaultlib.ad_b2g(DATA_WIDTH=4)
Compiling module xil_defaultlib.ad_g2b(DATA_WIDTH=4)
Compiling module xil_defaultlib.util_dacfifo_bypass(DAC_DATA_WID...
Compiling module xil_defaultlib.util_dacfifo(ADDRESS_WIDTH=16)
Compiling module xil_defaultlib.system_axi_ad9144_fifo_0
Compiling module xil_defaultlib.jesd204_lmfc
Compiling module xil_defaultlib.sync_bits_default
Compiling module xil_defaultlib.jesd204_tx_ctrl(NUM_LANES=4)
Compiling module xil_defaultlib.jesd204_eof_generator(MAX_OCTETS...
Compiling module xil_defaultlib.jesd204_scrambler_default
Compiling module xil_defaultlib.jesd204_tx_lane_default
Compiling module xil_defaultlib.jesd204_tx(NUM_LANES=4)
Compiling module xil_defaultlib.system_tx_0
Compiling module xil_defaultlib.up_axi(ADDRESS_WIDTH=12,AXI_ADDR...
Compiling module xil_defaultlib.up_clock_mon(TOTAL_WIDTH=21)
Compiling module xil_defaultlib.jesd204_up_common(PCORE_VERSION=...
Compiling module xil_defaultlib.sync_event(NUM_OF_EVENTS=2)
Compiling module xil_defaultlib.jesd204_up_sysref
Compiling module xil_defaultlib.sync_data(NUM_OF_BITS=2)
Compiling module xil_defaultlib.sync_event_default
Compiling module xil_defaultlib.jesd204_up_tx(NUM_LANES=4)
Compiling module xil_defaultlib.axi_jesd204_tx(NUM_LANES=4)
Compiling module xil_defaultlib.system_tx_axi_0
Compiling module xil_defaultlib.axi_ad9144_jesd_imp_1POUUDD
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture system_axi_ad9144_jesd_rstgen_0_arch of entity xil_defaultlib.system_axi_ad9144_jesd_rstgen_0 [system_axi_ad9144_jesd_rstgen_0_...]
Compiling module xil_defaultlib.util_upack_dsf(CHANNEL_DATA_WIDT...
Compiling module xil_defaultlib.util_upack_dsf(CHANNEL_DATA_WIDT...
Compiling module xil_defaultlib.util_upack_dmx
Compiling module xil_defaultlib.util_upack(CHANNEL_DATA_WIDTH=64...
Compiling module xil_defaultlib.system_axi_ad9144_upack_0
Compiling module xil_defaultlib.axi_adxcvr_mdrp(NUM_OF_LANES=4)
Compiling module xil_defaultlib.axi_adxcvr_mstatus(NUM_OF_LANES=...
Compiling module xil_defaultlib.axi_adxcvr_mdrp(XCVR_ID=1,NUM_OF...
Compiling module xil_defaultlib.axi_adxcvr_mstatus(XCVR_ID=1,NUM...
Compiling module xil_defaultlib.axi_adxcvr_mdrp(XCVR_ID=2,NUM_OF...
Compiling module xil_defaultlib.axi_adxcvr_mstatus(XCVR_ID=2,NUM...
Compiling module xil_defaultlib.axi_adxcvr_mdrp(XCVR_ID=3,NUM_OF...
Compiling module xil_defaultlib.axi_adxcvr_mstatus(XCVR_ID=3,NUM...
Compiling module xil_defaultlib.axi_adxcvr_mdrp(XCVR_ID=4,NUM_OF...
Compiling module xil_defaultlib.axi_adxcvr_mstatus(XCVR_ID=4,NUM...
Compiling module xil_defaultlib.axi_adxcvr_mdrp(XCVR_ID=5,NUM_OF...
Compiling module xil_defaultlib.axi_adxcvr_mstatus(XCVR_ID=5,NUM...
Compiling module xil_defaultlib.axi_adxcvr_mdrp(XCVR_ID=6,NUM_OF...
Compiling module xil_defaultlib.axi_adxcvr_mstatus(XCVR_ID=6,NUM...
Compiling module xil_defaultlib.axi_adxcvr_mdrp(XCVR_ID=7,NUM_OF...
Compiling module xil_defaultlib.axi_adxcvr_mstatus(XCVR_ID=7,NUM...
Compiling module xil_defaultlib.axi_adxcvr_mdrp(XCVR_ID=8,NUM_OF...
Compiling module xil_defaultlib.axi_adxcvr_mstatus(XCVR_ID=8,NUM...
Compiling module xil_defaultlib.axi_adxcvr_mdrp(XCVR_ID=9,NUM_OF...
Compiling module xil_defaultlib.axi_adxcvr_mstatus(XCVR_ID=9,NUM...
Compiling module xil_defaultlib.axi_adxcvr_mdrp(XCVR_ID=10,NUM_O...
Compiling module xil_defaultlib.axi_adxcvr_mstatus(XCVR_ID=10,NU...
Compiling module xil_defaultlib.axi_adxcvr_mdrp(XCVR_ID=11,NUM_O...
Compiling module xil_defaultlib.axi_adxcvr_mstatus(XCVR_ID=11,NU...
Compiling module xil_defaultlib.axi_adxcvr_mdrp(XCVR_ID=12,NUM_O...
Compiling module xil_defaultlib.axi_adxcvr_mstatus(XCVR_ID=12,NU...
Compiling module xil_defaultlib.axi_adxcvr_mdrp(XCVR_ID=13,NUM_O...
Compiling module xil_defaultlib.axi_adxcvr_mstatus(XCVR_ID=13,NU...
Compiling module xil_defaultlib.axi_adxcvr_mdrp(XCVR_ID=14,NUM_O...
Compiling module xil_defaultlib.axi_adxcvr_mstatus(XCVR_ID=14,NU...
Compiling module xil_defaultlib.axi_adxcvr_mdrp(XCVR_ID=15,NUM_O...
Compiling module xil_defaultlib.axi_adxcvr_mstatus(XCVR_ID=15,NU...
Compiling module xil_defaultlib.axi_adxcvr_es(TX_OR_RX_N=1)
Compiling module xil_defaultlib.axi_adxcvr_up(NUM_OF_LANES=4,TX_...
Compiling module xil_defaultlib.up_axi(ADDRESS_WIDTH=10)
Compiling module xil_defaultlib.axi_adxcvr(NUM_OF_LANES=4,TX_OR_...
Compiling module xil_defaultlib.system_axi_ad9144_xcvr_0
Compiling module xil_defaultlib.up_xfer_cntrl(DATA_WIDTH=37)
Compiling module xil_defaultlib.up_xfer_status(DATA_WIDTH=3)
Compiling module xil_defaultlib.up_adc_common(DRP_DISABLE=1,USER...
Compiling module xil_defaultlib.up_xfer_cntrl(DATA_WIDTH=78)
Compiling module xil_defaultlib.up_adc_channel(CHANNEL_ID=0,USER...
Compiling module xil_defaultlib.up_adc_channel(CHANNEL_ID=1,USER...
Compiling module xil_defaultlib.ad_ip_jesd204_tpl_adc_regmap(NUM...
Compiling module xil_defaultlib.ad_xcvr_rx_if
Compiling module xil_defaultlib.ad_ip_jesd204_tpl_adc_deframer(N...
Compiling module xil_defaultlib.ad_pnmon(DATA_WIDTH=56)
Compiling module xil_defaultlib.ad_ip_jesd204_tpl_adc_pnmon(CHAN...
Compiling module xil_defaultlib.ad_datafmt(DATA_WIDTH=14)
Compiling module xil_defaultlib.ad_ip_jesd204_tpl_adc_channel(DA...
Compiling module xil_defaultlib.ad_ip_jesd204_tpl_adc_core(NUM_C...
Compiling module xil_defaultlib.ad_ip_jesd204_tpl_adc(NUM_CHANNE...
Compiling module xil_defaultlib.axi_ad9680
Compiling module xil_defaultlib.system_axi_ad9680_core_0
Compiling module xil_defaultlib.util_cpack_mux
Compiling module xil_defaultlib.util_cpack_dsf(CHANNEL_DATA_WIDT...
Compiling module xil_defaultlib.util_cpack_dsf(CHANNEL_DATA_WIDT...
Compiling module xil_defaultlib.util_cpack(CHANNEL_DATA_WIDTH=64...
Compiling module xil_defaultlib.system_axi_ad9680_cpack_0
Compiling module xil_defaultlib.axi_dmac_regmap_request(DISABLE_...
Compiling module xil_defaultlib.axi_dmac_regmap(DISABLE_DEBUG_RE...
Compiling module xil_defaultlib.dmac_address_generator(ID_WIDTH=...
Compiling module xil_defaultlib.dmac_response_handler(ID_WIDTH=4...
Compiling module xil_defaultlib.dmac_dest_mm_axi(ID_WIDTH=4,DMA_...
Compiling module xil_defaultlib.util_axis_fifo(DATA_WIDTH=4,ASYN...
Compiling module xil_defaultlib.dmac_data_mover(ID_WIDTH=4,ALLOW...
Compiling module xil_defaultlib.dmac_src_axi_stream(ID_WIDTH=4)
Compiling module xil_defaultlib.util_axis_fifo(DATA_WIDTH=7,ASYN...
Compiling module xil_defaultlib.axi_register_slice(DATA_WIDTH=66...
Compiling module xil_defaultlib.axi_dmac_resize_src_default
Compiling module xil_defaultlib.ad_mem(DATA_WIDTH=64,ADDRESS_WID...
Compiling module xil_defaultlib.axi_dmac_resize_dest_default
Compiling module xil_defaultlib.axi_dmac_burst_memory(ID_WIDTH=4...
Compiling module xil_defaultlib.axi_register_slice(DATA_WIDTH=65...
Compiling module xil_defaultlib.util_axis_fifo(DATA_WIDTH=28,ASY...
Compiling module xil_defaultlib.util_axis_fifo(DATA_WIDTH=60,ASY...
Compiling module xil_defaultlib.axi_dmac_response_manager(BYTES_...
Compiling module xil_defaultlib.dmac_request_arb(BYTES_PER_BEAT_...
Compiling module xil_defaultlib.axi_dmac_transfer(BYTES_PER_BEAT...
Compiling module xil_defaultlib.axi_dmac(DMA_2D_TRANSFER=1'b0,AS...
Compiling module xil_defaultlib.system_axi_ad9680_dma_0
Compiling module xil_defaultlib.up_xfer_status(DATA_WIDTH=4)
Compiling module xil_defaultlib.axi_adcfifo_adc_default
Compiling module xil_defaultlib.ad_axis_inf_rx(DATA_WIDTH=512)
Compiling module xil_defaultlib.ad_mem(DATA_WIDTH=512,ADDRESS_WI...
Compiling module xil_defaultlib.axi_adcfifo_wr(AXI_SIZE=6,AXI_LE...
Compiling module xil_defaultlib.axi_adcfifo_rd(AXI_SIZE=6,AXI_LE...
Compiling module xil_defaultlib.ad_mem_asym(A_ADDRESS_WIDTH=5,A_...
Compiling module xil_defaultlib.ad_axis_inf_rx(DATA_WIDTH=64)
Compiling module xil_defaultlib.axi_adcfifo_dma_default
Compiling module xil_defaultlib.axi_adcfifo(AXI_SIZE=6,AXI_LENGT...
Compiling module xil_defaultlib.system_axi_ad9680_fifo_0
Compiling module xil_defaultlib.pipeline_stage(WIDTH=176)
Compiling module xil_defaultlib.pipeline_stage(WIDTH=129)
Compiling module xil_defaultlib.jesd204_rx_ctrl(NUM_LANES=4)
Compiling module xil_defaultlib.jesd204_eof_generator(MAX_OCTETS...
Compiling module xil_defaultlib.pipeline_stage(REGISTERED=0,WIDT...
Compiling module xil_defaultlib.align_mux
Compiling module xil_defaultlib.pipeline_stage(REGISTERED=0,WIDT...
Compiling module xil_defaultlib.jesd204_scrambler(DESCRAMBLE=1)
Compiling module xil_defaultlib.pipeline_stage(REGISTERED=0,WIDT...
Compiling module xil_defaultlib.elastic_buffer(SIZE=128)
Compiling module xil_defaultlib.jesd204_ilas_monitor
Compiling module xil_defaultlib.jesd204_rx_cgs
Compiling module xil_defaultlib.jesd204_rx_lane(ELASTIC_BUFFER_S...
Compiling module xil_defaultlib.jesd204_lane_latency_monitor(NUM...
Compiling module xil_defaultlib.jesd204_rx(NUM_LANES=4)
Compiling module xil_defaultlib.system_rx_0
Compiling module xil_defaultlib.jesd204_up_common(PCORE_VERSION=...
Compiling module xil_defaultlib.sync_data(NUM_OF_BITS=138)
Compiling module xil_defaultlib.sync_data(NUM_OF_BITS=4)
Compiling module xil_defaultlib.jesd204_up_ilas_mem
Compiling module xil_defaultlib.jesd204_up_rx_lane
Compiling module xil_defaultlib.jesd204_up_rx(NUM_LANES=4)
Compiling module xil_defaultlib.axi_jesd204_rx(NUM_LANES=4)
Compiling module xil_defaultlib.system_rx_axi_0
Compiling module xil_defaultlib.axi_ad9680_jesd_imp_9H50XX
Compiling architecture system_axi_ad9680_jesd_rstgen_0_arch of entity xil_defaultlib.system_axi_ad9680_jesd_rstgen_0 [system_axi_ad9680_jesd_rstgen_0_...]
Compiling module xil_defaultlib.axi_adxcvr_es_default
Compiling module xil_defaultlib.axi_adxcvr_up(NUM_OF_LANES=4,QPL...
Compiling module xil_defaultlib.axi_adxcvr(NUM_OF_LANES=4,QPLL_E...
Compiling module xil_defaultlib.system_axi_ad9680_xcvr_0
Compiling module xil_defaultlib.m00_couplers_imp_I5GH1N
Compiling module xil_defaultlib.m01_couplers_imp_1UBGIXM
Compiling module xil_defaultlib.m02_couplers_imp_1J5P44O
Compiling module xil_defaultlib.m03_couplers_imp_T17W6X
Compiling module xil_defaultlib.m04_couplers_imp_15FU5SC
Compiling module xil_defaultlib.m05_couplers_imp_GFBASD
Compiling module xil_defaultlib.m06_couplers_imp_59JXRJ
Compiling module xil_defaultlib.m07_couplers_imp_1GBLMBI
Compiling module xil_defaultlib.m08_couplers_imp_E05M9W
Compiling module xil_defaultlib.m09_couplers_imp_17AVPN9
Compiling module xil_defaultlib.m10_couplers_imp_1J5SI6G
Compiling module xil_defaultlib.m11_couplers_imp_T19VO9
Compiling module xil_defaultlib.m12_couplers_imp_I5JGX7
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_a...
Compiling module xil_defaultlib.system_auto_pc_0
Compiling module xil_defaultlib.s00_couplers_imp_WZLZH6
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_splitter(C_...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_decerr_slav...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_crossbar_sa...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_axi_crossba...
Compiling module xil_defaultlib.system_xbar_0
Compiling module xil_defaultlib.system_axi_cpu_interconnect_0
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_2_iodelay_ctrl(IO...
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.IBUFGDS(IBUF_LOW_PWR="FALSE")
Compiling module xil_defaultlib.mig_7series_v4_2_clk_ibuf(DIFF_T...
Compiling module xil_defaultlib.mig_7series_v4_2_tempmon(TEMP_MO...
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=8,CLKIN1...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_2_infrastructure(...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.mig_7series_v4_2_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_common(nCK...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue_defa...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=1...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=2...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=3...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_common(LOW...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_row_col(CWL...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_select(CS_W...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_mux(CS_WIDT...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_mach(COL_W...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_2_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_mc(CL=11,COL_WI...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_DCIEN(IBUF_LOW_PWR="FALSE"...
Compiling module unisims_ver.IOBUFDS_DIFF_OUT_DCIEN(DQS_BIAS=...
Compiling module unisims_ver.IDDR
Compiling module xil_defaultlib.mig_7series_v4_2_poc_pd_default
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_if_post_fif...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling secureip modules ...
Compiling module unisims_ver.IN_FIFO
Compiling secureip modules ...
Compiling module unisims_ver.OUT_FIFO
Compiling secureip modules ...
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2_FINEDELAY(FINEDELAY="AD...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_WIDTH=32'sb0100,I...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_WIDTH=32'sb0100,I...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(P...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling secureip modules ...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(P...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy(BYTE...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_prbs_gen(DQ...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrcal(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrlvl(D...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_ck_addr...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_rdlvl(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_prbs_rd...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_calib_top(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_2_mem_intfc(DDR3_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_wr_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_rd_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_top(APP_DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.AND2B1L
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_latch...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_and(C...
Compiling module unisims_ver.OR2L
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_latch...
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_command_fif...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_a_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_or(C_...
Compiling module unisims_ver.LUT6_2(INIT=64'b0101101001011010...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110011001111000...
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_w_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_a_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_r_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_upsizer...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_incr_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wrap_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_tran...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wr_cmd_f...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_aw_chann...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_w_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_b_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_incr_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wrap_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_tran...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_fsm(...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_ar_chann...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_r_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_arbi...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc(C_FAMILY...
Compiling module xil_defaultlib.mig_7series_v4_2_memc_ui_top_axi...
Compiling module xil_defaultlib.system_axi_ddr_cntrl_0_mig_defau...
Compiling module xil_defaultlib.system_axi_ddr_cntrl_0
Compiling module xil_defaultlib.up_clkgen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=49.0,...
Compiling module xil_defaultlib.ad_mmcm_drp(MMCM_CLKIN_PERIOD=5....
Compiling module xil_defaultlib.axi_clkgen_default
Compiling module xil_defaultlib.system_axi_hdmi_clkgen_0
Compiling module xil_defaultlib.up_xfer_cntrl(DATA_WIDTH=236)
Compiling module xil_defaultlib.up_hdmi_tx
Compiling module xil_defaultlib.axi_hdmi_tx_vdma
Compiling module xil_defaultlib.ad_mem(DATA_WIDTH=48,ADDRESS_WID...
Compiling module unimacro_ver.MULT_MACRO(WIDTH_A=17,WIDTH_B=17...
Compiling module xil_defaultlib.ad_mul
Compiling module xil_defaultlib.ad_csc_1_mul(DELAY_DATA_WIDTH=1)
Compiling module xil_defaultlib.ad_csc_1_mul(DELAY_DATA_WIDTH=5)
Compiling module xil_defaultlib.ad_csc_1_add(DELAY_DATA_WIDTH=5)
Compiling module xil_defaultlib.ad_csc_1(DELAY_DATA_WIDTH=5)
Compiling module xil_defaultlib.ad_csc_1_add(DELAY_DATA_WIDTH=1)
Compiling module xil_defaultlib.ad_csc_1(DELAY_DATA_WIDTH=1)
Compiling module xil_defaultlib.ad_csc_RGB2CrYCb(DELAY_DATA_WIDT...
Compiling module xil_defaultlib.ad_ss_444to422(DELAY_DATA_WIDTH=...
Compiling module xil_defaultlib.axi_hdmi_tx_es(DATA_WIDTH=16)
Compiling module xil_defaultlib.axi_hdmi_tx_core
Compiling module unisims_ver.ODDR
Compiling module xil_defaultlib.axi_hdmi_tx(INTERFACE="24_BIT")
Compiling module xil_defaultlib.system_axi_hdmi_core_0
Compiling module xil_defaultlib.util_axis_fifo(DATA_WIDTH=34,ASY...
Compiling module xil_defaultlib.axi_dmac_regmap_request(DISABLE_...
Compiling module xil_defaultlib.axi_dmac_regmap(DISABLE_DEBUG_RE...
Compiling module xil_defaultlib.dmac_2d_transfer(DMA_AXI_ADDR_WI...
Compiling module xil_defaultlib.dmac_dest_axi_stream(ID_WIDTH=4)
Compiling module xil_defaultlib.dmac_src_mm_axi(ID_WIDTH=4,DMA_A...
Compiling module xil_defaultlib.dmac_request_arb(BYTES_PER_BEAT_...
Compiling module xil_defaultlib.axi_dmac_transfer(BYTES_PER_BEAT...
Compiling module xil_defaultlib.axi_dmac(DMA_2D_TRANSFER=1'b1,AS...
Compiling module xil_defaultlib.system_axi_hdmi_dma_0
Compiling module xil_defaultlib.s00_couplers_imp_372X83
Compiling module xil_defaultlib.system_axi_hp0_interconnect_0
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_fifo_gen(C...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_fifo(...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_a_d...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_r_d...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_axi...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_fifo_gen(C...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_fifo(...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_a...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_r...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_a...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_a...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_top...
Compiling module xil_defaultlib.system_auto_ds_0
Compiling module xil_defaultlib.s00_couplers_imp_H1ZQRK
Compiling module xil_defaultlib.system_axi_hp1_interconnect_0
Compiling module xil_defaultlib.s00_couplers_imp_SELTG5
Compiling module xil_defaultlib.system_axi_hp2_interconnect_0
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_a...
Compiling module xil_defaultlib.system_auto_pc_1
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comman...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_a_u...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_w_u...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_a_u...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_r_u...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_axi...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_top...
Compiling module xil_defaultlib.system_auto_us_0
Compiling module xil_defaultlib.s00_couplers_imp_MCTRXI
Compiling module xil_defaultlib.system_axi_hp3_interconnect_0
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=7,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=1,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=5,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity interrupt_control_v3_1_4.interrupt_control [\interrupt_control(c_num_ce=16,c...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity axi_iic_v2_0_21.soft_reset [soft_reset_default]
Compiling architecture rtl of entity axi_iic_v2_0_21.axi_ipif_ssp1 [\axi_ipif_ssp1(c_num_iic_regs=18...]
Compiling architecture rtl of entity axi_iic_v2_0_21.reg_interface [\reg_interface(c_scl_inertial_de...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture rtl of entity axi_iic_v2_0_21.debounce [\debounce(c_inertial_delay=0)\]
Compiling architecture rtl of entity axi_iic_v2_0_21.filter [\filter(scl_inertial_delay=0,sda...]
Compiling architecture rtl of entity axi_iic_v2_0_21.upcnt_n [\upcnt_n(c_size=10)\]
Compiling architecture rtl of entity axi_iic_v2_0_21.shift8 [shift8_default]
Compiling architecture rtl of entity axi_iic_v2_0_21.upcnt_n [\upcnt_n(c_size=4)\]
Compiling architecture rtl of entity axi_iic_v2_0_21.iic_control [\iic_control(c_scl_inertial_dela...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture imp of entity axi_iic_v2_0_21.SRL_FIFO [\SRL_FIFO(c_depth=4)\]
Compiling architecture rtl of entity axi_iic_v2_0_21.dynamic_master [dynamic_master_default]
Compiling architecture imp of entity axi_iic_v2_0_21.SRL_FIFO [\SRL_FIFO(c_data_bits=2,c_depth=...]
Compiling architecture rtl of entity axi_iic_v2_0_21.iic [\iic(c_num_iic_regs=18,c_gpo_wid...]
Compiling architecture rtl of entity axi_iic_v2_0_21.axi_iic [\axi_iic(c_family="zynq",c_s_axi...]
Compiling architecture system_axi_iic_main_0_arch of entity xil_defaultlib.system_axi_iic_main_0 [system_axi_iic_main_0_default]
Compiling architecture system_axi_rstgen_0_arch of entity xil_defaultlib.system_axi_rstgen_0 [system_axi_rstgen_0_default]
Compiling architecture imp of entity xil_defaultlib.dma_fifo [dma_fifo_default]
Compiling architecture imp of entity xil_defaultlib.pl330_dma_fifo [pl330_dma_fifo_default]
Compiling architecture rtl of entity xil_defaultlib.tx_encoder [\tx_encoder(data_width=16)\]
Compiling architecture behavioral of entity xil_defaultlib.axi_ctrlif [\axi_ctrlif(c_num_reg=4,c_s_axi_...]
Compiling architecture imp of entity xil_defaultlib.axi_spdif_tx [\axi_spdif_tx(s_axi_address_widt...]
Compiling architecture system_axi_spdif_tx_core_0_arch of entity xil_defaultlib.system_axi_spdif_tx_core_0 [system_axi_spdif_tx_core_0_defau...]
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=44.37...
Compiling module xil_defaultlib.system_sys_audio_clkgen_0_clk_wi...
Compiling module xil_defaultlib.system_sys_audio_clkgen_0
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(dout_wi...
Compiling module xil_defaultlib.system_sys_concat_intc_0
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_ge...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_ge...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_ar...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_ar...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_fm...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_ar...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_ar...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_ar...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_ar...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_ss...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_in...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_sp...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_dd...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_oc...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_oc...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_re...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_re...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_4.axi_vip_v1_1_4_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_ax...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_ax...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_4.axi_vip_v1_1_4_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_ax...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_ax...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_4.axi_vip_v1_1_4_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_in...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_af...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_af...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_af...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_af...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_4.axi_vip_v1_1_4_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_ax...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6(C_...
Compiling module xil_defaultlib.system_sys_ps7_0
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=1,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture system_sys_rstgen_0_arch of entity xil_defaultlib.system_sys_rstgen_0 [system_sys_rstgen_0_default]
Compiling secureip modules ...
Compiling module unisims_ver.GTXE2_COMMON(QPLL_FBDIV=10'b0110...
Compiling module xil_defaultlib.util_adxcvr_xcm_default
Compiling secureip modules ...
Compiling module unisims_ver.GTXE2_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.util_adxcvr_xch(RX_CDR_CFG=73'b0...
Compiling module xil_defaultlib.util_adxcvr(TX_NUM_OF_LANES=4,RX...
Compiling module xil_defaultlib.system_util_daq2_xcvr_0
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.system_wrapper
Compiling module xil_defaultlib.system_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot system_top_behav
