$date
	Tue Oct 16 19:02:34 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testfsm $end
$var wire 1 ! sr_we $end
$var wire 1 " miso_buff $end
$var wire 1 # dm_we $end
$var wire 1 $ addr_we $end
$var reg 1 % cs $end
$var reg 1 & sclk $end
$var reg 1 ' shift_reg_out_p $end
$scope module f $end
$var wire 1 % cs $end
$var wire 1 ' rw $end
$var wire 1 & sclk_edge $end
$var reg 1 $ addr_we $end
$var reg 4 ( counter [3:0] $end
$var reg 1 # dm_we $end
$var reg 1 " miso_buff $end
$var reg 1 ! sr_we $end
$var reg 3 ) state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
b0 (
0'
0&
1%
x$
x#
x"
x!
$end
#1
0!
1$
0#
0"
b1 )
1&
#2
0&
0%
#3
b1 (
1&
#4
0&
#5
b10 (
1&
#6
0&
#7
b11 (
1&
#8
0&
#9
b100 (
1&
#10
0&
#11
b101 (
1&
#12
0&
#13
b110 (
1&
#14
0&
#15
0$
b0 (
b10 )
1&
#16
0&
#17
b101 )
1&
#18
0&
1'
#19
b1 (
1&
#20
0&
#21
b10 (
1&
#22
0&
#23
b11 (
1&
#24
0&
#25
b100 (
1&
#26
0&
#27
b101 (
1&
#28
0&
#29
b110 (
1&
#30
0&
#31
b111 (
1&
#32
0&
#33
b0 (
b1 )
1#
1&
#34
0&
1%
#35
1$
0#
1&
#36
0&
#37
1&
#38
0&
#39
1&
#40
0&
#41
1&
#42
0&
#43
1&
#44
0&
#45
1&
#46
0&
#47
1&
#48
0&
#49
1&
#50
0&
0'
0%
#51
b1 (
1&
#52
0&
#53
b10 (
1&
#54
0&
#55
b11 (
1&
#56
0&
#57
b100 (
1&
#58
0&
#59
b101 (
1&
#60
0&
#61
b110 (
1&
#62
0&
#63
0$
b0 (
b10 )
1&
#64
0&
1'
#65
b11 )
1!
1&
#66
0&
#67
b100 )
1"
0!
1&
#68
0&
#69
b1 (
1&
#70
0&
#71
b10 (
1&
#72
0&
#73
b11 (
1&
#74
0&
#75
b100 (
1&
#76
0&
#77
b101 (
1&
#78
0&
#79
b110 (
1&
#80
0&
#81
b111 (
1&
#82
0&
#83
0"
b0 (
b1 )
1&
#84
0&
#85
b1 (
1$
1&
#86
0&
#87
b10 (
1&
#88
0&
#89
b11 (
1&
#90
0&
#91
b100 (
1&
#92
0&
#93
b101 (
1&
#94
0&
#95
b110 (
1&
#96
0&
