-- Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 15.0.2 Build 153 07/15/2015 SJ Full Version"

-- DATE "04/05/2016 22:01:43"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	ensc350_system IS
    PORT (
	CLOCK_50 : IN std_logic;
	KEY : IN std_logic_vector(0 DOWNTO 0);
	SW : IN std_logic_vector(15 DOWNTO 0);
	LEDR : BUFFER std_logic_vector(15 DOWNTO 0);
	LEDG : BUFFER std_logic_vector(7 DOWNTO 0);
	HEX0 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX1 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX2 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX3 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX4 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX5 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX6 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX7 : BUFFER std_logic_vector(6 DOWNTO 0)
	);
END ensc350_system;

-- Design Ports Information
-- SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF ensc350_system IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_KEY : std_logic_vector(0 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_LEDG : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX6 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX7 : std_logic_vector(6 DOWNTO 0);
SIGNAL \my_pll|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \my_pll|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \IRAM|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \IRAM|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \IRAM|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \IRAM|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \IRAM|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \IRAM|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \IRAM|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \IRAM|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \IRAM|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \IRAM|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \IRAM|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \IRAM|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \IRAM|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \IRAM|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \IRAM|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \IRAM|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \IRAM|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \IRAM|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \IRAM|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \IRAM|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \IRAM|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \IRAM|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \IRAM|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \IRAM|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \IRAM|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \IRAM|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \IRAM|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \IRAM|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \IRAM|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \IRAM|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \IRAM|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \IRAM|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \IRAM|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \IRAM|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \IRAM|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \IRAM|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \IRAM|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \IRAM|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \IRAM|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \IRAM|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \IRAM|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \IRAM|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \IRAM|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \IRAM|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \IRAM|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \IRAM|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \IRAM|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \IRAM|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DRAM|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \uut|mult|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \uut|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \uut|mult|Mult0|auto_generated|mac_out4_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \uut|mult|Mult0|auto_generated|mac_out4_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \uut|mult|Mult0|auto_generated|mac_out6_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \uut|mult|Mult0|auto_generated|mac_out6_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult3_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult3_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult5_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult5_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult5_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \CLOCK_50~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \my_dma|M2_ADDRBUS~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \uut|mult|Mult0|auto_generated|mac_out2~DATAOUT32\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out2~DATAOUT33\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out2~DATAOUT34\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out2~DATAOUT35\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out4~DATAOUT14\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out4~DATAOUT15\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out4~DATAOUT16\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out4~DATAOUT17\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out4~DATAOUT18\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out4~DATAOUT19\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out4~DATAOUT20\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out4~DATAOUT21\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out4~DATAOUT22\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out4~DATAOUT23\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out4~DATAOUT24\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out4~DATAOUT25\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out4~DATAOUT26\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out4~DATAOUT27\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out4~DATAOUT28\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out4~DATAOUT29\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out4~DATAOUT30\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out4~DATAOUT31\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out4~0\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out4~1\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out4~2\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out4~3\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out6~DATAOUT14\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out6~DATAOUT15\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out6~DATAOUT16\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out6~DATAOUT17\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out6~DATAOUT18\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out6~DATAOUT19\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out6~DATAOUT20\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out6~DATAOUT21\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out6~DATAOUT22\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out6~DATAOUT23\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out6~DATAOUT24\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out6~DATAOUT25\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out6~DATAOUT26\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out6~DATAOUT27\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out6~DATAOUT28\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out6~DATAOUT29\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out6~DATAOUT30\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out6~DATAOUT31\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out6~0\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out6~1\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out6~2\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out6~3\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \SW[10]~input_o\ : std_logic;
SIGNAL \SW[11]~input_o\ : std_logic;
SIGNAL \SW[12]~input_o\ : std_logic;
SIGNAL \SW[13]~input_o\ : std_logic;
SIGNAL \SW[14]~input_o\ : std_logic;
SIGNAL \SW[15]~input_o\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \my_pll|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \my_pll|auto_generated|wire_pll1_locked\ : std_logic;
SIGNAL \my_pll|auto_generated|pll_lock_sync~feeder_combout\ : std_logic;
SIGNAL \my_pll|auto_generated|pll_lock_sync~q\ : std_logic;
SIGNAL \my_pll|auto_generated|locked~combout\ : std_logic;
SIGNAL \CLOCK_50~inputclkctrl_outclk\ : std_logic;
SIGNAL \my_dma|count_reg[0]~32_combout\ : std_logic;
SIGNAL \uut|instr_decode|Equal0~2_combout\ : std_logic;
SIGNAL \uut|instr_decode|Equal17~0_combout\ : std_logic;
SIGNAL \uut|instr_decode|wb_sel.wb_alu~1_combout\ : std_logic;
SIGNAL \uut|instr_decode|wb_sel.wb_alu~0_combout\ : std_logic;
SIGNAL \uut|instr_decode|wb_sel.wb_alu~2_combout\ : std_logic;
SIGNAL \uut|Pipe_wb_sel.wb_alu~q\ : std_logic;
SIGNAL \uut|instr_decode|immediate[12]~9_combout\ : std_logic;
SIGNAL \uut|instr_decode|immediate[12]~7_combout\ : std_logic;
SIGNAL \uut|instr_decode|immediate[12]~8_combout\ : std_logic;
SIGNAL \uut|instr_decode|immediate[12]~10_combout\ : std_logic;
SIGNAL \uut|instr_decode|Equal2~0_combout\ : std_logic;
SIGNAL \uut|instr_decode|Equal14~0_combout\ : std_logic;
SIGNAL \uut|instr_decode|Equal0~1_combout\ : std_logic;
SIGNAL \uut|instr_decode|alu_op.alu_add~0_combout\ : std_logic;
SIGNAL \uut|instr_decode|alu_op.alu_add~1_combout\ : std_logic;
SIGNAL \uut|instr_decode|operand_sel~0_combout\ : std_logic;
SIGNAL \uut|instr_decode|Equal3~0_combout\ : std_logic;
SIGNAL \uut|instr_decode|rs1[3]~0_combout\ : std_logic;
SIGNAL \uut|instr_decode|rs1[1]~2_combout\ : std_logic;
SIGNAL \uut|Pipe_wb_sel.wb_mem~q\ : std_logic;
SIGNAL \uut|instr_decode|Equal8~1_combout\ : std_logic;
SIGNAL \uut|Pipe_wb_sel.wb_mul~q\ : std_logic;
SIGNAL \uut|rf_in1[0]~2_combout\ : std_logic;
SIGNAL \bus1|c1_addrbus~2_combout\ : std_logic;
SIGNAL \bus1|c1_wdatabus[31]~0_combout\ : std_logic;
SIGNAL \bus1|c1_op~7_combout\ : std_logic;
SIGNAL \bus1|c2_op.op.read~feeder_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~2_combout\ : std_logic;
SIGNAL \bus1|S4_WDATABUS[3]~3_combout\ : std_logic;
SIGNAL \my_dma|wstep_reg[3]~feeder_combout\ : std_logic;
SIGNAL \my_dma|waddr_reg[0]~16_combout\ : std_logic;
SIGNAL \my_dma|waddr_reg[0]~feeder_combout\ : std_logic;
SIGNAL \my_dma|wstart_reg[0]~feeder_combout\ : std_logic;
SIGNAL \bus1|S4_ADDRBUS[3]~5_combout\ : std_logic;
SIGNAL \bus1|c2_op.master.m1~feeder_combout\ : std_logic;
SIGNAL \bus1|c2_op.master.m1~q\ : std_logic;
SIGNAL \uut|rf_in1[0]~4_combout\ : std_logic;
SIGNAL \uut|rf_in1[0]~5_combout\ : std_logic;
SIGNAL \bus1|S1_MR~combout\ : std_logic;
SIGNAL \DRAM|auto_generated|wren_a_store~q\ : std_logic;
SIGNAL \DRAM|auto_generated|rden_a_store~q\ : std_logic;
SIGNAL \DRAM|auto_generated|_~0_combout\ : std_logic;
SIGNAL \bus1|S1_WDATABUS[14]~2_combout\ : std_logic;
SIGNAL \bus1|c1_addrbus[0]~18_combout\ : std_logic;
SIGNAL \bus1|S1_ADDRBUS[0]~0_combout\ : std_logic;
SIGNAL \my_counter|count[2][0]~142_combout\ : std_logic;
SIGNAL \bus1|c1_op~6_combout\ : std_logic;
SIGNAL \bus1|c1_addrbus[12]~4_combout\ : std_logic;
SIGNAL \bus1|S1_WDATABUS[12]~4_combout\ : std_logic;
SIGNAL \bus1|S1_ADDRBUS[2]~2_combout\ : std_logic;
SIGNAL \bus1|S1_ADDRBUS[3]~3_combout\ : std_logic;
SIGNAL \bus1|S1_WDATABUS[13]~3_combout\ : std_logic;
SIGNAL \uut|instr_decode|immediate[10]~15_combout\ : std_logic;
SIGNAL \uut|instr_decode|immediate[9]~16_combout\ : std_logic;
SIGNAL \uut|instr_decode|immediate[8]~17_combout\ : std_logic;
SIGNAL \uut|instr_decode|immediate[7]~18_combout\ : std_logic;
SIGNAL \uut|instr_decode|immediate[6]~19_combout\ : std_logic;
SIGNAL \uut|instr_decode|immediate[5]~20_combout\ : std_logic;
SIGNAL \uut|instr_decode|immediate[4]~21_combout\ : std_logic;
SIGNAL \uut|instr_decode|immediate[3]~22_combout\ : std_logic;
SIGNAL \uut|instr_decode|immediate[1]~24_combout\ : std_logic;
SIGNAL \uut|instr_decode|immediate[0]~25_combout\ : std_logic;
SIGNAL \uut|memory_logic|Add0~1\ : std_logic;
SIGNAL \uut|memory_logic|Add0~3\ : std_logic;
SIGNAL \uut|memory_logic|Add0~5\ : std_logic;
SIGNAL \uut|memory_logic|Add0~7\ : std_logic;
SIGNAL \uut|memory_logic|Add0~9\ : std_logic;
SIGNAL \uut|memory_logic|Add0~11\ : std_logic;
SIGNAL \uut|memory_logic|Add0~13\ : std_logic;
SIGNAL \uut|memory_logic|Add0~15\ : std_logic;
SIGNAL \uut|memory_logic|Add0~17\ : std_logic;
SIGNAL \uut|memory_logic|Add0~19\ : std_logic;
SIGNAL \uut|memory_logic|Add0~20_combout\ : std_logic;
SIGNAL \bus1|S4_WDATABUS[10]~10_combout\ : std_logic;
SIGNAL \bus1|S1_WDATABUS[8]~8_combout\ : std_logic;
SIGNAL \bus1|S1_WDATABUS[6]~10_combout\ : std_logic;
SIGNAL \uut|instr_decode|rs2[0]~8_combout\ : std_logic;
SIGNAL \uut|instr_decode|rs2[1]~12_combout\ : std_logic;
SIGNAL \uut|instr_decode|rs2[2]~14_combout\ : std_logic;
SIGNAL \uut|instr_decode|rs2[0]~10_combout\ : std_logic;
SIGNAL \uut|instr_decode|rs2[2]~18_combout\ : std_logic;
SIGNAL \uut|instr_decode|rs2[0]~11_combout\ : std_logic;
SIGNAL \uut|register_file|Mux42~0_combout\ : std_logic;
SIGNAL \uut|instr_decode|Equal6~0_combout\ : std_logic;
SIGNAL \uut|instr_decode|Equal1~0_combout\ : std_logic;
SIGNAL \uut|instr_decode|Equal5~0_combout\ : std_logic;
SIGNAL \uut|alu_in2[4]~85_combout\ : std_logic;
SIGNAL \bus1|S1_WDATABUS[4]~12_combout\ : std_logic;
SIGNAL \my_dma|rstep_reg[8]~feeder_combout\ : std_logic;
SIGNAL \bus1|S4_ADDRBUS[1]~6_combout\ : std_logic;
SIGNAL \my_dma|rstep_reg[0]~0_combout\ : std_logic;
SIGNAL \my_dma|rstep_reg[4]~feeder_combout\ : std_logic;
SIGNAL \bus2|S1_ADDRBUS[1]~3_combout\ : std_logic;
SIGNAL \bus2|S1_ADDRBUS[5]~4_combout\ : std_logic;
SIGNAL \my_counter|creset[0]~0_combout\ : std_logic;
SIGNAL \my_counter|creset[0]~6_combout\ : std_logic;
SIGNAL \bus2|S1_ADDRBUS[6]~2_combout\ : std_logic;
SIGNAL \my_counter|Mux5~0_combout\ : std_logic;
SIGNAL \my_counter|Mux5~1_combout\ : std_logic;
SIGNAL \my_counter|Mux5~2_combout\ : std_logic;
SIGNAL \my_counter|Mux7~0_combout\ : std_logic;
SIGNAL \my_counter|cstate[1].count_up~q\ : std_logic;
SIGNAL \my_counter|count[1][0]~128_combout\ : std_logic;
SIGNAL \bus2|S1_ADDRBUS[4]~1_combout\ : std_logic;
SIGNAL \my_counter|creset[0]~1_combout\ : std_logic;
SIGNAL \my_counter|creset[1]~2_combout\ : std_logic;
SIGNAL \my_counter|count[1][2]~187\ : std_logic;
SIGNAL \my_counter|count[1][3]~188_combout\ : std_logic;
SIGNAL \bus2|S1_WDATABUS[3]~14_combout\ : std_logic;
SIGNAL \my_counter|count[1][3]~q\ : std_logic;
SIGNAL \my_counter|count[1][3]~189\ : std_logic;
SIGNAL \my_counter|count[1][4]~190_combout\ : std_logic;
SIGNAL \bus2|S1_WDATABUS[4]~13_combout\ : std_logic;
SIGNAL \my_counter|count[1][4]~q\ : std_logic;
SIGNAL \my_counter|count[1][4]~191\ : std_logic;
SIGNAL \my_counter|count[1][5]~192_combout\ : std_logic;
SIGNAL \bus2|S1_WDATABUS[5]~12_combout\ : std_logic;
SIGNAL \my_counter|count[1][5]~q\ : std_logic;
SIGNAL \my_counter|count[1][5]~193\ : std_logic;
SIGNAL \my_counter|count[1][6]~194_combout\ : std_logic;
SIGNAL \bus2|S1_WDATABUS[6]~11_combout\ : std_logic;
SIGNAL \my_counter|count[1][6]~q\ : std_logic;
SIGNAL \my_counter|count[1][6]~195\ : std_logic;
SIGNAL \my_counter|count[1][7]~196_combout\ : std_logic;
SIGNAL \bus2|S1_WDATABUS[7]~10_combout\ : std_logic;
SIGNAL \my_counter|count[1][7]~q\ : std_logic;
SIGNAL \my_counter|count[1][7]~197\ : std_logic;
SIGNAL \my_counter|count[1][8]~198_combout\ : std_logic;
SIGNAL \bus2|S1_WDATABUS[8]~9_combout\ : std_logic;
SIGNAL \my_counter|count[1][8]~q\ : std_logic;
SIGNAL \my_counter|count[1][8]~199\ : std_logic;
SIGNAL \my_counter|count[1][9]~200_combout\ : std_logic;
SIGNAL \bus2|S1_WDATABUS[9]~8_combout\ : std_logic;
SIGNAL \my_counter|count[1][9]~q\ : std_logic;
SIGNAL \my_counter|count[1][9]~201\ : std_logic;
SIGNAL \my_counter|count[1][10]~202_combout\ : std_logic;
SIGNAL \bus2|S1_WDATABUS[10]~7_combout\ : std_logic;
SIGNAL \my_counter|count[1][10]~q\ : std_logic;
SIGNAL \my_counter|count[1][10]~203\ : std_logic;
SIGNAL \my_counter|count[1][11]~204_combout\ : std_logic;
SIGNAL \bus1|S1_WDATABUS[11]~5_combout\ : std_logic;
SIGNAL \bus1|S1_ADDRBUS[9]~9_combout\ : std_logic;
SIGNAL \bus1|S1_ADDRBUS[10]~10_combout\ : std_logic;
SIGNAL \bus1|S4_WDATABUS[11]~11_combout\ : std_logic;
SIGNAL \my_dma|rstep_reg[11]~feeder_combout\ : std_logic;
SIGNAL \my_dma|rstep_reg[10]~feeder_combout\ : std_logic;
SIGNAL \my_dma|rstep_reg[9]~feeder_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[8]~49\ : std_logic;
SIGNAL \my_dma|raddr_reg[9]~50_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[9]~feeder_combout\ : std_logic;
SIGNAL \my_dma|rstart_reg[0]~0_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[9]~51\ : std_logic;
SIGNAL \my_dma|raddr_reg[10]~52_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[10]~feeder_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[10]~53\ : std_logic;
SIGNAL \my_dma|raddr_reg[11]~54_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[11]~feeder_combout\ : std_logic;
SIGNAL \my_dma|waddr_reg[10]~37\ : std_logic;
SIGNAL \my_dma|waddr_reg[11]~38_combout\ : std_logic;
SIGNAL \my_dma|waddr_reg[11]~feeder_combout\ : std_logic;
SIGNAL \my_dma|wstart_reg[11]~feeder_combout\ : std_logic;
SIGNAL \my_dma|Selector79~0_combout\ : std_logic;
SIGNAL \my_dma|M2_ADDRBUS~0_combout\ : std_logic;
SIGNAL \my_dma|M2_ADDRBUS~0clkctrl_outclk\ : std_logic;
SIGNAL \uut|instr_decode|immediate[11]~14_combout\ : std_logic;
SIGNAL \uut|memory_logic|Add0~21\ : std_logic;
SIGNAL \uut|memory_logic|Add0~22_combout\ : std_logic;
SIGNAL \bus1|c1_addrbus[11]~8_combout\ : std_logic;
SIGNAL \bus1|S1_ADDRBUS[11]~11_combout\ : std_logic;
SIGNAL \DRAM|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[11]~58_combout\ : std_logic;
SIGNAL \bus2|c1_addrbus[14]~4_combout\ : std_logic;
SIGNAL \bus1|c2_op.slave.s3~feeder_combout\ : std_logic;
SIGNAL \bus1|c2_op.slave.s3~q\ : std_logic;
SIGNAL \bus2|c2_op.master.m1~q\ : std_logic;
SIGNAL \bus1|S3_MR~0_combout\ : std_logic;
SIGNAL \bus2|c2_op.op.read~q\ : std_logic;
SIGNAL \bus1|c2_rdatabus[21]~0_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[0]~14_combout\ : std_logic;
SIGNAL \my_counter|cstate[3].count_up~feeder_combout\ : std_logic;
SIGNAL \my_counter|Mux13~2_combout\ : std_logic;
SIGNAL \my_counter|cstate[3].count_up~q\ : std_logic;
SIGNAL \my_counter|count[3][0]~170_combout\ : std_logic;
SIGNAL \my_counter|creset[3]~5_combout\ : std_logic;
SIGNAL \my_counter|count[3][11]~295\ : std_logic;
SIGNAL \my_counter|count[3][12]~296_combout\ : std_logic;
SIGNAL \bus2|S1_WDATABUS[12]~5_combout\ : std_logic;
SIGNAL \my_counter|count[3][12]~q\ : std_logic;
SIGNAL \my_counter|count[3][12]~297\ : std_logic;
SIGNAL \my_counter|count[3][13]~298_combout\ : std_logic;
SIGNAL \bus2|S1_WDATABUS[13]~4_combout\ : std_logic;
SIGNAL \my_counter|count[3][13]~q\ : std_logic;
SIGNAL \my_counter|count[3][13]~299\ : std_logic;
SIGNAL \my_counter|count[3][14]~300_combout\ : std_logic;
SIGNAL \bus2|S1_WDATABUS[14]~3_combout\ : std_logic;
SIGNAL \my_counter|count[3][14]~q\ : std_logic;
SIGNAL \my_counter|count[3][8]~175_combout\ : std_logic;
SIGNAL \my_counter|count[3][8]~174_combout\ : std_logic;
SIGNAL \my_counter|count[3][8]~173_combout\ : std_logic;
SIGNAL \my_counter|Mux15~0_combout\ : std_logic;
SIGNAL \my_counter|Mux6~0_combout\ : std_logic;
SIGNAL \my_counter|cstate[3].count_down~q\ : std_logic;
SIGNAL \my_counter|count[3][8]~172_combout\ : std_logic;
SIGNAL \my_counter|count[3][8]~176_combout\ : std_logic;
SIGNAL \my_counter|cstate[3].idle~q\ : std_logic;
SIGNAL \my_counter|count[3][14]~301\ : std_logic;
SIGNAL \my_counter|count[3][15]~302_combout\ : std_logic;
SIGNAL \bus2|c1_op.slave.s2~2_combout\ : std_logic;
SIGNAL \my_counter|Decoder0~0_combout\ : std_logic;
SIGNAL \my_counter|Mux4~0_combout\ : std_logic;
SIGNAL \my_counter|cstate[0].count_up~q\ : std_logic;
SIGNAL \my_counter|count[0][0]~156_combout\ : std_logic;
SIGNAL \my_counter|creset[0]~4_combout\ : std_logic;
SIGNAL \my_counter|cstate[0].idle~q\ : std_logic;
SIGNAL \my_counter|count[0][15]~273\ : std_logic;
SIGNAL \my_counter|count[0][16]~308_combout\ : std_logic;
SIGNAL \bus1|S1_WDATABUS[16]~16_combout\ : std_logic;
SIGNAL \DRAM|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[16]~168_combout\ : std_logic;
SIGNAL \uut|alu1|result[16]~209_combout\ : std_logic;
SIGNAL \uut|instr_decode|Equal0~3_combout\ : std_logic;
SIGNAL \uut|instr_decode|immediate~27_combout\ : std_logic;
SIGNAL \uut|instr_decode|immediate~2_combout\ : std_logic;
SIGNAL \uut|instr_decode|immediate[15]~3_combout\ : std_logic;
SIGNAL \uut|instr_decode|immediate~26_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~52_combout\ : std_logic;
SIGNAL \uut|alu_in2[16]~77_combout\ : std_logic;
SIGNAL \uut|Pipe_RD[1]~0_combout\ : std_logic;
SIGNAL \uut|instr_decode|rd[2]~2_combout\ : std_logic;
SIGNAL \uut|instr_decode|rd[1]~1_combout\ : std_logic;
SIGNAL \uut|instr_decode|rd[0]~0_combout\ : std_logic;
SIGNAL \uut|instr_decode|rd[3]~3_combout\ : std_logic;
SIGNAL \uut|register_file|Equal0~7_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[11][16]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[9][16]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|Equal0~4_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[9][16]~q\ : std_logic;
SIGNAL \uut|register_file|Equal0~5_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[10][16]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[8][16]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|Equal0~6_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[8][16]~q\ : std_logic;
SIGNAL \uut|register_file|Mux15~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux15~3_combout\ : std_logic;
SIGNAL \uut|register_file|Equal0~3_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[15][16]~q\ : std_logic;
SIGNAL \uut|register_file|Equal0~0_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[14][16]~q\ : std_logic;
SIGNAL \uut|register_file|Equal0~2_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[12][16]~q\ : std_logic;
SIGNAL \uut|register_file|Equal0~1_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[13][16]~q\ : std_logic;
SIGNAL \uut|register_file|Mux15~0_combout\ : std_logic;
SIGNAL \uut|register_file|Mux15~1_combout\ : std_logic;
SIGNAL \uut|register_file|Mux15~4_combout\ : std_logic;
SIGNAL \uut|register_file|Equal0~8_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[2][16]~q\ : std_logic;
SIGNAL \uut|register_file|Mux29~4_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[1][16]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|Equal0~10_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[1][16]~q\ : std_logic;
SIGNAL \uut|register_file|Mux29~5_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[6][16]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|Equal0~11_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[6][16]~q\ : std_logic;
SIGNAL \uut|register_file|Equal0~14_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[7][16]~q\ : std_logic;
SIGNAL \uut|register_file|Equal0~13_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[4][16]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[5][16]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|Equal0~12_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[5][16]~q\ : std_logic;
SIGNAL \uut|register_file|Mux15~5_combout\ : std_logic;
SIGNAL \uut|register_file|Mux15~6_combout\ : std_logic;
SIGNAL \uut|register_file|Mux15~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux15~8_combout\ : std_logic;
SIGNAL \uut|register_file|Mux15~9_combout\ : std_logic;
SIGNAL \uut|instr_decode|immediate[15]~4_combout\ : std_logic;
SIGNAL \uut|instr_decode|immediate[15]~5_combout\ : std_logic;
SIGNAL \uut|instr_decode|immediate[15]~6_combout\ : std_logic;
SIGNAL \bus1|S1_WDATABUS[15]~1_combout\ : std_logic;
SIGNAL \DRAM|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[15]~18_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[1][15]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[7][15]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[6][15]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[6][15]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[4][15]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[4][15]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[5][15]~q\ : std_logic;
SIGNAL \uut|register_file|Mux16~5_combout\ : std_logic;
SIGNAL \uut|register_file|Mux16~6_combout\ : std_logic;
SIGNAL \uut|register_file|Mux16~7_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[2][15]~q\ : std_logic;
SIGNAL \uut|register_file|Mux16~8_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[10][15]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[10][15]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[8][15]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[8][15]~q\ : std_logic;
SIGNAL \uut|register_file|Mux16~2_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[9][15]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[11][15]~q\ : std_logic;
SIGNAL \uut|register_file|Mux16~3_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[15][15]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[14][15]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[12][15]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[13][15]~q\ : std_logic;
SIGNAL \uut|register_file|Mux16~0_combout\ : std_logic;
SIGNAL \uut|register_file|Mux16~1_combout\ : std_logic;
SIGNAL \uut|register_file|Mux16~4_combout\ : std_logic;
SIGNAL \uut|register_file|Mux16~9_combout\ : std_logic;
SIGNAL \uut|instr_decode|rs2[1]~16_combout\ : std_logic;
SIGNAL \uut|register_file|Mux42~1_combout\ : std_logic;
SIGNAL \uut|register_file|Mux42~2_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[7][17]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[7][17]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[5][17]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[6][17]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[6][17]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[4][17]~q\ : std_logic;
SIGNAL \uut|register_file|Mux46~5_combout\ : std_logic;
SIGNAL \uut|register_file|Mux46~6_combout\ : std_logic;
SIGNAL \uut|register_file|Mux46~7_combout\ : std_logic;
SIGNAL \uut|register_file|Equal0~9_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[3][17]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[2][17]~q\ : std_logic;
SIGNAL \uut|register_file|Mux46~8_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[10][17]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[8][17]~q\ : std_logic;
SIGNAL \uut|register_file|Mux46~2_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[11][17]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[9][17]~q\ : std_logic;
SIGNAL \uut|register_file|Mux46~3_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[14][17]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[15][17]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[13][17]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[12][17]~q\ : std_logic;
SIGNAL \uut|register_file|Mux46~0_combout\ : std_logic;
SIGNAL \uut|register_file|Mux46~1_combout\ : std_logic;
SIGNAL \uut|register_file|Mux46~4_combout\ : std_logic;
SIGNAL \uut|register_file|Mux46~9_combout\ : std_logic;
SIGNAL \uut|alu_in2[17]~76_combout\ : std_logic;
SIGNAL \uut|alu1|Add0~33\ : std_logic;
SIGNAL \uut|alu1|Add0~34_combout\ : std_logic;
SIGNAL \uut|Pipe_alu_out[21]~16_combout\ : std_logic;
SIGNAL \uut|Pipe_alu_out[21]~17_combout\ : std_logic;
SIGNAL \uut|Pipe_alu_out[21]~14_combout\ : std_logic;
SIGNAL \uut|alu1|result[16]~204_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[2][3]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[1][3]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[7][3]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[7][3]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[6][3]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[4][3]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[5][3]~q\ : std_logic;
SIGNAL \uut|register_file|Mux60~5_combout\ : std_logic;
SIGNAL \uut|register_file|Mux60~6_combout\ : std_logic;
SIGNAL \uut|register_file|Mux60~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux60~8_combout\ : std_logic;
SIGNAL \uut|alu_in2[3]~84_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[8][3]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[10][3]~q\ : std_logic;
SIGNAL \uut|register_file|Mux60~2_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[9][3]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[9][3]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[11][3]~q\ : std_logic;
SIGNAL \uut|register_file|Mux60~3_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[12][3]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[12][3]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[13][3]~q\ : std_logic;
SIGNAL \uut|register_file|Mux60~0_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[14][3]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[14][3]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[15][3]~q\ : std_logic;
SIGNAL \uut|register_file|Mux60~1_combout\ : std_logic;
SIGNAL \uut|register_file|Mux60~4_combout\ : std_logic;
SIGNAL \uut|alu_in2[3]~61_combout\ : std_logic;
SIGNAL \uut|alu_in2[7]~78_combout\ : std_logic;
SIGNAL \uut|alu_in2[6]~79_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[2][6]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[2][6]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[1][6]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[7][6]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[7][6]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[6][6]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[4][6]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[5][6]~q\ : std_logic;
SIGNAL \uut|register_file|Mux57~5_combout\ : std_logic;
SIGNAL \uut|register_file|Mux57~6_combout\ : std_logic;
SIGNAL \uut|register_file|Mux57~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux57~8_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[14][6]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[14][6]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[15][6]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[15][6]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[12][6]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[13][6]~q\ : std_logic;
SIGNAL \uut|register_file|Mux57~0_combout\ : std_logic;
SIGNAL \uut|register_file|Mux57~1_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[9][6]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[9][6]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[11][6]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[11][6]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[10][6]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[10][6]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[8][6]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[8][6]~q\ : std_logic;
SIGNAL \uut|register_file|Mux57~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux57~3_combout\ : std_logic;
SIGNAL \uut|register_file|Mux57~4_combout\ : std_logic;
SIGNAL \uut|alu_in2[6]~56_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[10][5]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[8][5]~q\ : std_logic;
SIGNAL \uut|register_file|Mux58~2_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[9][5]~q\ : std_logic;
SIGNAL \uut|register_file|Mux58~3_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[14][5]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[15][5]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[12][5]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[13][5]~q\ : std_logic;
SIGNAL \uut|register_file|Mux58~0_combout\ : std_logic;
SIGNAL \uut|register_file|Mux58~1_combout\ : std_logic;
SIGNAL \uut|register_file|Mux58~4_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[2][5]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[3][5]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[7][5]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[7][5]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[5][5]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[4][5]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[6][5]~q\ : std_logic;
SIGNAL \uut|register_file|Mux58~5_combout\ : std_logic;
SIGNAL \uut|register_file|Mux58~6_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[1][5]~q\ : std_logic;
SIGNAL \uut|register_file|Mux58~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux58~8_combout\ : std_logic;
SIGNAL \uut|alu_in2[5]~80_combout\ : std_logic;
SIGNAL \uut|alu_in2[5]~57_combout\ : std_logic;
SIGNAL \bus1|S1_WDATABUS[0]~0_combout\ : std_logic;
SIGNAL \DRAM|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[0]~2_combout\ : std_logic;
SIGNAL \my_counter|count[2][1]~215\ : std_logic;
SIGNAL \my_counter|count[2][2]~216_combout\ : std_logic;
SIGNAL \bus2|S1_WDATABUS[2]~15_combout\ : std_logic;
SIGNAL \my_counter|creset[2]~3_combout\ : std_logic;
SIGNAL \my_counter|count[2][25]~149_combout\ : std_logic;
SIGNAL \my_counter|count[2][25]~151_combout\ : std_logic;
SIGNAL \my_counter|count[2][25]~152_combout\ : std_logic;
SIGNAL \my_counter|count[2][25]~150_combout\ : std_logic;
SIGNAL \my_counter|count[2][25]~153_combout\ : std_logic;
SIGNAL \my_counter|Mux10~0_combout\ : std_logic;
SIGNAL \my_counter|cstate[2].idle~q\ : std_logic;
SIGNAL \my_counter|Mux12~0_combout\ : std_logic;
SIGNAL \my_counter|cstate[2].count_down~q\ : std_logic;
SIGNAL \my_counter|count[2][25]~144_combout\ : std_logic;
SIGNAL \my_counter|count[2][25]~145_combout\ : std_logic;
SIGNAL \my_counter|count[2][25]~146_combout\ : std_logic;
SIGNAL \my_counter|count[2][25]~147_combout\ : std_logic;
SIGNAL \my_counter|count[2][25]~148_combout\ : std_logic;
SIGNAL \my_counter|count[2][25]~154_combout\ : std_logic;
SIGNAL \my_counter|count[2][25]~155_combout\ : std_logic;
SIGNAL \my_counter|count[2][2]~q\ : std_logic;
SIGNAL \my_counter|count[2][2]~217\ : std_logic;
SIGNAL \my_counter|count[2][3]~218_combout\ : std_logic;
SIGNAL \my_counter|count[2][3]~q\ : std_logic;
SIGNAL \my_counter|count[2][3]~219\ : std_logic;
SIGNAL \my_counter|count[2][4]~220_combout\ : std_logic;
SIGNAL \my_counter|count[2][4]~q\ : std_logic;
SIGNAL \my_counter|count[2][4]~221\ : std_logic;
SIGNAL \my_counter|count[2][5]~222_combout\ : std_logic;
SIGNAL \my_counter|count[2][5]~q\ : std_logic;
SIGNAL \my_counter|count[2][5]~223\ : std_logic;
SIGNAL \my_counter|count[2][6]~224_combout\ : std_logic;
SIGNAL \my_counter|count[2][6]~q\ : std_logic;
SIGNAL \my_counter|count[2][6]~225\ : std_logic;
SIGNAL \my_counter|count[2][7]~226_combout\ : std_logic;
SIGNAL \my_counter|count[2][7]~q\ : std_logic;
SIGNAL \my_counter|count[2][7]~227\ : std_logic;
SIGNAL \my_counter|count[2][8]~228_combout\ : std_logic;
SIGNAL \my_counter|count[2][8]~q\ : std_logic;
SIGNAL \my_counter|count[2][8]~229\ : std_logic;
SIGNAL \my_counter|count[2][9]~230_combout\ : std_logic;
SIGNAL \my_counter|count[2][9]~q\ : std_logic;
SIGNAL \my_counter|count[2][9]~231\ : std_logic;
SIGNAL \my_counter|count[2][10]~233\ : std_logic;
SIGNAL \my_counter|count[2][11]~234_combout\ : std_logic;
SIGNAL \my_counter|count[2][11]~q\ : std_logic;
SIGNAL \my_counter|count[2][11]~235\ : std_logic;
SIGNAL \my_counter|count[2][12]~236_combout\ : std_logic;
SIGNAL \my_counter|count[2][12]~q\ : std_logic;
SIGNAL \my_counter|count[2][12]~237\ : std_logic;
SIGNAL \my_counter|count[2][13]~238_combout\ : std_logic;
SIGNAL \my_counter|count[2][13]~q\ : std_logic;
SIGNAL \my_counter|count[2][13]~239\ : std_logic;
SIGNAL \my_counter|count[2][14]~240_combout\ : std_logic;
SIGNAL \my_counter|count[2][14]~q\ : std_logic;
SIGNAL \my_counter|count[2][14]~241\ : std_logic;
SIGNAL \my_counter|count[2][15]~242_combout\ : std_logic;
SIGNAL \my_counter|count[2][15]~q\ : std_logic;
SIGNAL \my_counter|count[2][15]~243\ : std_logic;
SIGNAL \my_counter|count[2][16]~306_combout\ : std_logic;
SIGNAL \my_counter|count[2][16]~q\ : std_logic;
SIGNAL \my_counter|count[2][16]~307\ : std_logic;
SIGNAL \my_counter|count[2][17]~312_combout\ : std_logic;
SIGNAL \bus1|S1_WDATABUS[17]~17_combout\ : std_logic;
SIGNAL \DRAM|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[17]~178_combout\ : std_logic;
SIGNAL \bus1|S4_WDATABUS[17]~17_combout\ : std_logic;
SIGNAL \my_dma|rstart_reg[17]~feeder_combout\ : std_logic;
SIGNAL \bus1|S4_MW~combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[17]~179_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[17]~180_combout\ : std_logic;
SIGNAL \bus1|c1_op.slave.s4~2_combout\ : std_logic;
SIGNAL \bus1|c2_op.slave.s4~feeder_combout\ : std_logic;
SIGNAL \bus1|c2_op.slave.s4~q\ : std_logic;
SIGNAL \bus1|c2_rdatabus[21]~5_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[21]~6_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[21]~7_combout\ : std_logic;
SIGNAL \bus1|S4_WDATABUS[16]~16_combout\ : std_logic;
SIGNAL \my_dma|rstep_reg[16]~feeder_combout\ : std_logic;
SIGNAL \bus1|S4_WDATABUS[15]~15_combout\ : std_logic;
SIGNAL \my_dma|rstep_reg[15]~feeder_combout\ : std_logic;
SIGNAL \my_dma|rstep_reg[12]~feeder_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[11]~55\ : std_logic;
SIGNAL \my_dma|raddr_reg[12]~56_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[12]~feeder_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[12]~57\ : std_logic;
SIGNAL \my_dma|raddr_reg[13]~59\ : std_logic;
SIGNAL \my_dma|raddr_reg[14]~61\ : std_logic;
SIGNAL \my_dma|raddr_reg[15]~62_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[15]~feeder_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[15]~63\ : std_logic;
SIGNAL \my_dma|raddr_reg[16]~64_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[16]~feeder_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[16]~65\ : std_logic;
SIGNAL \my_dma|raddr_reg[17]~66_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[17]~feeder_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[21]~8_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[17]~181_combout\ : std_logic;
SIGNAL \my_dma|waddr_reg[0]~17\ : std_logic;
SIGNAL \my_dma|waddr_reg[1]~18_combout\ : std_logic;
SIGNAL \my_dma|waddr_reg[1]~feeder_combout\ : std_logic;
SIGNAL \my_dma|wstart_reg[1]~feeder_combout\ : std_logic;
SIGNAL \my_dma|waddr_reg[1]~19\ : std_logic;
SIGNAL \my_dma|waddr_reg[2]~20_combout\ : std_logic;
SIGNAL \my_dma|waddr_reg[2]~feeder_combout\ : std_logic;
SIGNAL \my_dma|wstart_reg[2]~feeder_combout\ : std_logic;
SIGNAL \my_dma|rstep_reg[0]~feeder_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[0]~32_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[0]~feeder_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[0]~33\ : std_logic;
SIGNAL \my_dma|raddr_reg[1]~35\ : std_logic;
SIGNAL \my_dma|raddr_reg[2]~36_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[2]~feeder_combout\ : std_logic;
SIGNAL \my_dma|Selector70~0_combout\ : std_logic;
SIGNAL \bus2|c1_op.slave.s2~1_combout\ : std_logic;
SIGNAL \bus2|c1_op.slave.s2~3_combout\ : std_logic;
SIGNAL \bus2|c1_op.slave.s2~4_combout\ : std_logic;
SIGNAL \bus2|c1_op.slave.s2~5_combout\ : std_logic;
SIGNAL \bus2|c2_op.slave.s2~q\ : std_logic;
SIGNAL \bus1|c2_rdatabus[0]~10_combout\ : std_logic;
SIGNAL \bus2|S2_WDATABUS[3]~1_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[17]~182_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[17]~183_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[17]~184_combout\ : std_logic;
SIGNAL \bus2|S1_MR~1_combout\ : std_logic;
SIGNAL \my_counter|count[1][16]~305\ : std_logic;
SIGNAL \my_counter|count[1][17]~314_combout\ : std_logic;
SIGNAL \my_counter|count[1][17]~q\ : std_logic;
SIGNAL \bus1|c2_rdatabus[17]~185_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[17]~186_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[17]~187_combout\ : std_logic;
SIGNAL \bus1|M2_RDATABUS[17]~18_combout\ : std_logic;
SIGNAL \my_dma|DMA_RFile~0_combout\ : std_logic;
SIGNAL \bus1|c1_wdatabus[17]~18_combout\ : std_logic;
SIGNAL \bus2|S1_WDATABUS[17]~18_combout\ : std_logic;
SIGNAL \my_counter|count[2][17]~q\ : std_logic;
SIGNAL \my_counter|count[2][17]~313\ : std_logic;
SIGNAL \my_counter|count[2][18]~322_combout\ : std_logic;
SIGNAL \bus1|S1_WDATABUS[18]~18_combout\ : std_logic;
SIGNAL \DRAM|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[18]~188_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[18]~195_combout\ : std_logic;
SIGNAL \my_counter|count[1][17]~315\ : std_logic;
SIGNAL \my_counter|count[1][18]~320_combout\ : std_logic;
SIGNAL \my_counter|count[1][18]~q\ : std_logic;
SIGNAL \bus1|c2_rdatabus[18]~196_combout\ : std_logic;
SIGNAL \bus1|S4_WDATABUS[18]~18_combout\ : std_logic;
SIGNAL \my_dma|rstep_reg[18]~feeder_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[18]~189_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[18]~190_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[17]~67\ : std_logic;
SIGNAL \my_dma|raddr_reg[18]~68_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[18]~feeder_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[18]~191_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[18]~192_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[18]~193_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[18]~194_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[18]~197_combout\ : std_logic;
SIGNAL \bus1|M2_RDATABUS[18]~19_combout\ : std_logic;
SIGNAL \uut|alu_in2[18]~75_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[9][18]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[11][18]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[8][18]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[8][18]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[10][18]~q\ : std_logic;
SIGNAL \uut|register_file|Mux13~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux13~3_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[13][18]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[12][18]~q\ : std_logic;
SIGNAL \uut|register_file|Mux13~0_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[15][18]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[14][18]~q\ : std_logic;
SIGNAL \uut|register_file|Mux13~1_combout\ : std_logic;
SIGNAL \uut|register_file|Mux13~4_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[3][18]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[1][18]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[5][18]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[5][18]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[4][18]~q\ : std_logic;
SIGNAL \uut|register_file|Mux13~5_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[6][18]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[7][18]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[7][18]~q\ : std_logic;
SIGNAL \uut|register_file|Mux13~6_combout\ : std_logic;
SIGNAL \uut|register_file|Mux13~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux13~8_combout\ : std_logic;
SIGNAL \uut|register_file|Mux13~9_combout\ : std_logic;
SIGNAL \uut|alu1|Add0~35\ : std_logic;
SIGNAL \uut|alu1|Add0~36_combout\ : std_logic;
SIGNAL \uut|alu_in2[2]~83_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[15][2]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[15][2]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[14][2]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[14][2]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[12][2]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[12][2]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[13][2]~q\ : std_logic;
SIGNAL \uut|register_file|Mux61~0_combout\ : std_logic;
SIGNAL \uut|register_file|Mux61~1_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[11][2]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[9][2]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[8][2]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[8][2]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[10][2]~q\ : std_logic;
SIGNAL \uut|register_file|Mux61~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux61~3_combout\ : std_logic;
SIGNAL \uut|register_file|Mux61~4_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[1][2]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[7][2]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[7][2]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[4][2]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[5][2]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[5][2]~q\ : std_logic;
SIGNAL \uut|register_file|Mux61~5_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[6][2]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[6][2]~q\ : std_logic;
SIGNAL \uut|register_file|Mux61~6_combout\ : std_logic;
SIGNAL \uut|register_file|Mux61~7_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[2][2]~q\ : std_logic;
SIGNAL \uut|register_file|Mux61~8_combout\ : std_logic;
SIGNAL \uut|alu_in2[2]~60_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[14][28]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[14][28]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[13][28]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[13][28]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[12][28]~q\ : std_logic;
SIGNAL \uut|register_file|Mux35~0_combout\ : std_logic;
SIGNAL \uut|register_file|Mux35~1_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[9][28]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[11][28]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[10][28]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[8][28]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[8][28]~q\ : std_logic;
SIGNAL \uut|register_file|Mux35~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux35~3_combout\ : std_logic;
SIGNAL \uut|register_file|Mux35~4_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[3][28]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[7][28]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[7][28]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[6][28]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[6][28]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[4][28]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[4][28]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[5][28]~q\ : std_logic;
SIGNAL \uut|register_file|Mux35~5_combout\ : std_logic;
SIGNAL \uut|register_file|Mux35~6_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[1][28]~q\ : std_logic;
SIGNAL \uut|register_file|Mux35~7_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[2][28]~q\ : std_logic;
SIGNAL \uut|register_file|Mux35~8_combout\ : std_logic;
SIGNAL \uut|register_file|Mux35~9_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[28]~295_combout\ : std_logic;
SIGNAL \my_counter|count[1][18]~321\ : std_logic;
SIGNAL \my_counter|count[1][19]~330_combout\ : std_logic;
SIGNAL \bus1|S1_WDATABUS[19]~19_combout\ : std_logic;
SIGNAL \DRAM|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[19]~198_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[19]~205_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[19]~206_combout\ : std_logic;
SIGNAL \bus1|S4_WDATABUS[19]~19_combout\ : std_logic;
SIGNAL \my_dma|rstep_reg[19]~feeder_combout\ : std_logic;
SIGNAL \my_dma|rstart_reg[19]~feeder_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[19]~199_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[19]~200_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[18]~69\ : std_logic;
SIGNAL \my_dma|raddr_reg[19]~70_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[19]~feeder_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[19]~201_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[19]~202_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[19]~203_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[19]~204_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[19]~207_combout\ : std_logic;
SIGNAL \bus1|M2_RDATABUS[19]~20_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[9][19]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[11][19]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[10][19]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[10][19]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[8][19]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[8][19]~q\ : std_logic;
SIGNAL \uut|register_file|Mux12~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux12~3_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[14][19]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[14][19]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[15][19]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[13][19]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[12][19]~q\ : std_logic;
SIGNAL \uut|register_file|Mux12~0_combout\ : std_logic;
SIGNAL \uut|register_file|Mux12~1_combout\ : std_logic;
SIGNAL \uut|register_file|Mux12~4_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[3][19]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[1][19]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[7][19]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[6][19]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[6][19]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[4][19]~q\ : std_logic;
SIGNAL \uut|register_file|Mux12~5_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[5][19]~q\ : std_logic;
SIGNAL \uut|register_file|Mux12~6_combout\ : std_logic;
SIGNAL \uut|register_file|Mux12~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux12~8_combout\ : std_logic;
SIGNAL \uut|register_file|Mux12~9_combout\ : std_logic;
SIGNAL \uut|alu_in2[19]~74_combout\ : std_logic;
SIGNAL \uut|alu1|Add0~37\ : std_logic;
SIGNAL \uut|alu1|Add0~38_combout\ : std_logic;
SIGNAL \uut|Pipe_alu_out[21]~15_combout\ : std_logic;
SIGNAL \uut|alu1|result[19]~229_combout\ : std_logic;
SIGNAL \uut|Pipe_alu_out[21]~13_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[14][14]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[13][14]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[12][14]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[12][14]~q\ : std_logic;
SIGNAL \uut|register_file|Mux49~0_combout\ : std_logic;
SIGNAL \uut|register_file|Mux49~1_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[9][14]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[11][14]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[8][14]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[10][14]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[10][14]~q\ : std_logic;
SIGNAL \uut|register_file|Mux49~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux49~3_combout\ : std_logic;
SIGNAL \uut|register_file|Mux49~4_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[6][14]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[5][14]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[4][14]~q\ : std_logic;
SIGNAL \uut|register_file|Mux49~5_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[7][14]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[7][14]~q\ : std_logic;
SIGNAL \uut|register_file|Mux49~6_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[1][14]~q\ : std_logic;
SIGNAL \uut|register_file|Mux49~7_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[3][14]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[2][14]~q\ : std_logic;
SIGNAL \uut|register_file|Mux49~8_combout\ : std_logic;
SIGNAL \uut|register_file|Mux49~9_combout\ : std_logic;
SIGNAL \uut|alu_in2[14]~49_combout\ : std_logic;
SIGNAL \uut|alu_in2[13]~50_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[11][12]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[11][12]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[9][12]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[8][12]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[8][12]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[10][12]~q\ : std_logic;
SIGNAL \uut|register_file|Mux51~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux51~3_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[14][12]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[12][12]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[13][12]~q\ : std_logic;
SIGNAL \uut|register_file|Mux51~0_combout\ : std_logic;
SIGNAL \uut|register_file|Mux51~1_combout\ : std_logic;
SIGNAL \uut|register_file|Mux51~4_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[2][12]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[2][12]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[3][12]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[3][12]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[1][12]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[1][12]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[7][12]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[6][12]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[4][12]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[5][12]~q\ : std_logic;
SIGNAL \uut|register_file|Mux51~5_combout\ : std_logic;
SIGNAL \uut|register_file|Mux51~6_combout\ : std_logic;
SIGNAL \uut|register_file|Mux51~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux51~8_combout\ : std_logic;
SIGNAL \uut|register_file|Mux51~9_combout\ : std_logic;
SIGNAL \uut|alu_in2[12]~51_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[14][11]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[12][11]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[12][11]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[13][11]~q\ : std_logic;
SIGNAL \uut|register_file|Mux52~0_combout\ : std_logic;
SIGNAL \uut|register_file|Mux52~1_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[9][11]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[11][11]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[10][11]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[10][11]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[8][11]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[8][11]~q\ : std_logic;
SIGNAL \uut|register_file|Mux52~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux52~3_combout\ : std_logic;
SIGNAL \uut|register_file|Mux52~4_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[2][11]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[3][11]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[3][11]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[1][11]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[7][11]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[4][11]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[6][11]~q\ : std_logic;
SIGNAL \uut|register_file|Mux52~5_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[5][11]~q\ : std_logic;
SIGNAL \uut|register_file|Mux52~6_combout\ : std_logic;
SIGNAL \uut|register_file|Mux52~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux52~8_combout\ : std_logic;
SIGNAL \uut|register_file|Mux52~9_combout\ : std_logic;
SIGNAL \uut|alu_in2[11]~52_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[12][10]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[13][10]~q\ : std_logic;
SIGNAL \uut|register_file|Mux53~0_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[15][10]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[14][10]~q\ : std_logic;
SIGNAL \uut|register_file|Mux53~1_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[11][10]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[8][10]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[10][10]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[10][10]~q\ : std_logic;
SIGNAL \uut|register_file|Mux53~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux53~3_combout\ : std_logic;
SIGNAL \uut|register_file|Mux53~4_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[3][10]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[3][10]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[2][10]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[1][10]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[7][10]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[7][10]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[5][10]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[5][10]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[4][10]~q\ : std_logic;
SIGNAL \uut|register_file|Mux53~5_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[6][10]~q\ : std_logic;
SIGNAL \uut|register_file|Mux53~6_combout\ : std_logic;
SIGNAL \uut|register_file|Mux53~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux53~8_combout\ : std_logic;
SIGNAL \uut|register_file|Mux53~9_combout\ : std_logic;
SIGNAL \uut|alu_in2[10]~53_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[2][9]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[3][9]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[3][9]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[7][9]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[7][9]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[5][9]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[4][9]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[6][9]~q\ : std_logic;
SIGNAL \uut|register_file|Mux54~5_combout\ : std_logic;
SIGNAL \uut|register_file|Mux54~6_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[1][9]~q\ : std_logic;
SIGNAL \uut|register_file|Mux54~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux54~8_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[9][9]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[11][9]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[11][9]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[8][9]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[10][9]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[10][9]~q\ : std_logic;
SIGNAL \uut|register_file|Mux54~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux54~3_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[14][9]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[12][9]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[13][9]~q\ : std_logic;
SIGNAL \uut|register_file|Mux54~0_combout\ : std_logic;
SIGNAL \uut|register_file|Mux54~1_combout\ : std_logic;
SIGNAL \uut|register_file|Mux54~4_combout\ : std_logic;
SIGNAL \uut|register_file|Mux54~9_combout\ : std_logic;
SIGNAL \uut|alu_in2[9]~54_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[2][1]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[2][1]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[3][1]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[1][1]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[7][1]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[5][1]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[4][1]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[6][1]~q\ : std_logic;
SIGNAL \uut|register_file|Mux62~5_combout\ : std_logic;
SIGNAL \uut|register_file|Mux62~6_combout\ : std_logic;
SIGNAL \uut|register_file|Mux62~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux62~8_combout\ : std_logic;
SIGNAL \uut|alu_in2[1]~82_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[9][1]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[8][1]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[10][1]~q\ : std_logic;
SIGNAL \uut|register_file|Mux62~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux62~3_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[14][1]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[14][1]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[15][1]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[12][1]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[13][1]~q\ : std_logic;
SIGNAL \uut|register_file|Mux62~0_combout\ : std_logic;
SIGNAL \uut|register_file|Mux62~1_combout\ : std_logic;
SIGNAL \uut|register_file|Mux62~4_combout\ : std_logic;
SIGNAL \uut|alu_in2[1]~59_combout\ : std_logic;
SIGNAL \uut|alu1|Add1~1\ : std_logic;
SIGNAL \uut|alu1|Add1~3\ : std_logic;
SIGNAL \uut|alu1|Add1~5\ : std_logic;
SIGNAL \uut|alu1|Add1~7\ : std_logic;
SIGNAL \uut|alu1|Add1~9\ : std_logic;
SIGNAL \uut|alu1|Add1~11\ : std_logic;
SIGNAL \uut|alu1|Add1~13\ : std_logic;
SIGNAL \uut|alu1|Add1~15\ : std_logic;
SIGNAL \uut|alu1|Add1~17\ : std_logic;
SIGNAL \uut|alu1|Add1~19\ : std_logic;
SIGNAL \uut|alu1|Add1~21\ : std_logic;
SIGNAL \uut|alu1|Add1~23\ : std_logic;
SIGNAL \uut|alu1|Add1~25\ : std_logic;
SIGNAL \uut|alu1|Add1~27\ : std_logic;
SIGNAL \uut|alu1|Add1~29\ : std_logic;
SIGNAL \uut|alu1|Add1~31\ : std_logic;
SIGNAL \uut|alu1|Add1~33\ : std_logic;
SIGNAL \uut|alu1|Add1~35\ : std_logic;
SIGNAL \uut|alu1|Add1~37\ : std_logic;
SIGNAL \uut|alu1|Add1~38_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~77_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~74_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~78_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~24_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~23_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~25_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~79_combout\ : std_logic;
SIGNAL \uut|alu1|result[19]~227_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~14_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~13_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~13_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~80_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~17_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~16_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~18_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~21_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~20_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~22_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~55_combout\ : std_logic;
SIGNAL \uut|alu1|result[19]~228_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~33_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[27]~285_combout\ : std_logic;
SIGNAL \my_counter|count[3][20]~343\ : std_logic;
SIGNAL \my_counter|count[3][21]~350_combout\ : std_logic;
SIGNAL \bus1|S1_WDATABUS[21]~21_combout\ : std_logic;
SIGNAL \DRAM|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[21]~218_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[21]~225_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[21]~226_combout\ : std_logic;
SIGNAL \bus1|S4_WDATABUS[21]~23_combout\ : std_logic;
SIGNAL \my_dma|rstep_reg[21]~feeder_combout\ : std_logic;
SIGNAL \my_dma|rstart_reg[21]~feeder_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[21]~219_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[21]~220_combout\ : std_logic;
SIGNAL \bus1|S1_WDATABUS[20]~20_combout\ : std_logic;
SIGNAL \DRAM|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[20]~208_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[20]~215_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[20]~216_combout\ : std_logic;
SIGNAL \my_dma|wstart_reg[20]~feeder_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[20]~209_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[20]~210_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[20]~211_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[20]~212_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[20]~213_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[20]~214_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[20]~217_combout\ : std_logic;
SIGNAL \bus1|M2_RDATABUS[20]~21_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[3][20]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[2][20]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[7][20]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[7][20]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[6][20]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[5][20]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[4][20]~q\ : std_logic;
SIGNAL \uut|register_file|Mux11~5_combout\ : std_logic;
SIGNAL \uut|register_file|Mux11~6_combout\ : std_logic;
SIGNAL \uut|register_file|Mux11~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux11~8_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[14][20]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[12][20]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[13][20]~q\ : std_logic;
SIGNAL \uut|register_file|Mux11~0_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[15][20]~q\ : std_logic;
SIGNAL \uut|register_file|Mux11~1_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[9][20]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[11][20]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[11][20]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[10][20]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[10][20]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[8][20]~q\ : std_logic;
SIGNAL \uut|register_file|Mux11~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux11~3_combout\ : std_logic;
SIGNAL \uut|register_file|Mux11~4_combout\ : std_logic;
SIGNAL \uut|register_file|Mux11~9_combout\ : std_logic;
SIGNAL \uut|alu_in2[20]~73_combout\ : std_logic;
SIGNAL \uut|alu1|Add0~39\ : std_logic;
SIGNAL \uut|alu1|Add0~40_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[25]~265_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[25]~266_combout\ : std_logic;
SIGNAL \bus1|S4_WDATABUS[25]~25_combout\ : std_logic;
SIGNAL \my_dma|rstep_reg[25]~feeder_combout\ : std_logic;
SIGNAL \my_dma|rstart_reg[25]~feeder_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[25]~259_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[25]~260_combout\ : std_logic;
SIGNAL \bus1|S1_WDATABUS[24]~24_combout\ : std_logic;
SIGNAL \DRAM|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[24]~248_combout\ : std_logic;
SIGNAL \uut|alu1|result[27]~263_combout\ : std_logic;
SIGNAL \uut|alu1|result[27]~336_combout\ : std_logic;
SIGNAL \uut|Pipe_alu_out[21]~29_combout\ : std_logic;
SIGNAL \uut|alu1|result[27]~262_combout\ : std_logic;
SIGNAL \uut|Pipe_alu_out[21]~18_combout\ : std_logic;
SIGNAL \uut|alu1|result[24]~272_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[11][24]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[11][24]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[9][24]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[8][24]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[8][24]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[10][24]~q\ : std_logic;
SIGNAL \uut|register_file|Mux7~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux7~3_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[15][24]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[14][24]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[12][24]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[13][24]~q\ : std_logic;
SIGNAL \uut|register_file|Mux7~0_combout\ : std_logic;
SIGNAL \uut|register_file|Mux7~1_combout\ : std_logic;
SIGNAL \uut|register_file|Mux7~4_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[2][24]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[7][24]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[4][24]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[5][24]~q\ : std_logic;
SIGNAL \uut|register_file|Mux7~5_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[6][24]~q\ : std_logic;
SIGNAL \uut|register_file|Mux7~6_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[1][24]~q\ : std_logic;
SIGNAL \uut|register_file|Mux7~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux7~8_combout\ : std_logic;
SIGNAL \uut|register_file|Mux7~9_combout\ : std_logic;
SIGNAL \uut|alu_in2[24]~69_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[14][21]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[13][21]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[12][21]~q\ : std_logic;
SIGNAL \uut|register_file|Mux10~0_combout\ : std_logic;
SIGNAL \uut|register_file|Mux10~1_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[9][21]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[11][21]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[10][21]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[8][21]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[8][21]~q\ : std_logic;
SIGNAL \uut|register_file|Mux10~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux10~3_combout\ : std_logic;
SIGNAL \uut|register_file|Mux10~4_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[3][21]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[2][21]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[1][21]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[7][21]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[7][21]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[5][21]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[6][21]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[4][21]~q\ : std_logic;
SIGNAL \uut|register_file|Mux10~5_combout\ : std_logic;
SIGNAL \uut|register_file|Mux10~6_combout\ : std_logic;
SIGNAL \uut|register_file|Mux10~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux10~8_combout\ : std_logic;
SIGNAL \uut|register_file|Mux10~9_combout\ : std_logic;
SIGNAL \uut|alu_in2[21]~72_combout\ : std_logic;
SIGNAL \uut|alu1|Add0~41\ : std_logic;
SIGNAL \uut|alu1|Add0~42_combout\ : std_logic;
SIGNAL \uut|alu1|result[21]~245_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~28_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[15][23]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[12][23]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[13][23]~q\ : std_logic;
SIGNAL \uut|register_file|Mux8~0_combout\ : std_logic;
SIGNAL \uut|register_file|Mux8~1_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[11][23]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[11][23]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[9][23]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[8][23]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[8][23]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[10][23]~q\ : std_logic;
SIGNAL \uut|register_file|Mux8~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux8~3_combout\ : std_logic;
SIGNAL \uut|register_file|Mux8~4_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[2][23]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[1][23]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[7][23]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[5][23]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[4][23]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[6][23]~q\ : std_logic;
SIGNAL \uut|register_file|Mux8~5_combout\ : std_logic;
SIGNAL \uut|register_file|Mux8~6_combout\ : std_logic;
SIGNAL \uut|register_file|Mux8~7_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[3][23]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[3][23]~q\ : std_logic;
SIGNAL \uut|register_file|Mux8~8_combout\ : std_logic;
SIGNAL \uut|register_file|Mux8~9_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~17_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[22]~235_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[22]~236_combout\ : std_logic;
SIGNAL \bus1|S4_WDATABUS[22]~20_combout\ : std_logic;
SIGNAL \my_dma|wstart_reg[22]~feeder_combout\ : std_logic;
SIGNAL \my_dma|rstep_reg[22]~feeder_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[22]~229_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[22]~230_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[21]~75\ : std_logic;
SIGNAL \my_dma|raddr_reg[22]~76_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[22]~feeder_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[22]~231_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[22]~232_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[22]~233_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[22]~234_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[22]~237_combout\ : std_logic;
SIGNAL \bus1|M2_RDATABUS[22]~23_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[13][22]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[12][22]~q\ : std_logic;
SIGNAL \uut|register_file|Mux41~0_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[14][22]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[15][22]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[15][22]~q\ : std_logic;
SIGNAL \uut|register_file|Mux41~1_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[9][22]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[11][22]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[11][22]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[8][22]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[8][22]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[10][22]~q\ : std_logic;
SIGNAL \uut|register_file|Mux41~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux41~3_combout\ : std_logic;
SIGNAL \uut|register_file|Mux41~4_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[3][22]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[3][22]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[1][22]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[7][22]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[7][22]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[6][22]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[5][22]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[4][22]~q\ : std_logic;
SIGNAL \uut|register_file|Mux41~5_combout\ : std_logic;
SIGNAL \uut|register_file|Mux41~6_combout\ : std_logic;
SIGNAL \uut|register_file|Mux41~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux41~8_combout\ : std_logic;
SIGNAL \uut|register_file|Mux41~9_combout\ : std_logic;
SIGNAL \bus1|c1_wdatabus[22]~23_combout\ : std_logic;
SIGNAL \bus1|S1_WDATABUS[22]~22_combout\ : std_logic;
SIGNAL \DRAM|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[22]~228_combout\ : std_logic;
SIGNAL \uut|alu_in2[22]~71_combout\ : std_logic;
SIGNAL \uut|alu1|Add0~43\ : std_logic;
SIGNAL \uut|alu1|Add0~44_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~33_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~34_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~35_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~36_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~37_combout\ : std_logic;
SIGNAL \uut|alu1|Add1~39\ : std_logic;
SIGNAL \uut|alu1|Add1~41\ : std_logic;
SIGNAL \uut|alu1|Add1~43\ : std_logic;
SIGNAL \uut|alu1|Add1~44_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~71_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~75_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~84_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~87_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~88_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~89_combout\ : std_logic;
SIGNAL \uut|alu1|result[22]~248_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~28_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~29_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~30_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~31_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~65_combout\ : std_logic;
SIGNAL \uut|alu1|result[22]~249_combout\ : std_logic;
SIGNAL \uut|alu1|result[22]~250_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[30]~315_combout\ : std_logic;
SIGNAL \my_counter|count[1][28]~401\ : std_logic;
SIGNAL \my_counter|count[1][29]~410_combout\ : std_logic;
SIGNAL \bus1|S1_WDATABUS[29]~29_combout\ : std_logic;
SIGNAL \DRAM|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[29]~298_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[12][25]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[13][25]~q\ : std_logic;
SIGNAL \uut|register_file|Mux38~0_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[15][25]~q\ : std_logic;
SIGNAL \uut|register_file|Mux38~1_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[11][25]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[11][25]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[9][25]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[8][25]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[8][25]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[10][25]~q\ : std_logic;
SIGNAL \uut|register_file|Mux38~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux38~3_combout\ : std_logic;
SIGNAL \uut|register_file|Mux38~4_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[2][25]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[3][25]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[1][25]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[5][25]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[5][25]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[7][25]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[7][25]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[4][25]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[6][25]~q\ : std_logic;
SIGNAL \uut|register_file|Mux38~5_combout\ : std_logic;
SIGNAL \uut|register_file|Mux38~6_combout\ : std_logic;
SIGNAL \uut|register_file|Mux38~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux38~8_combout\ : std_logic;
SIGNAL \uut|register_file|Mux38~9_combout\ : std_logic;
SIGNAL \uut|alu_in2[26]~67_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[2][26]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[2][26]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[3][26]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[3][26]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[5][26]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[4][26]~q\ : std_logic;
SIGNAL \uut|register_file|Mux5~5_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[7][26]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[6][26]~q\ : std_logic;
SIGNAL \uut|register_file|Mux5~6_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[1][26]~q\ : std_logic;
SIGNAL \uut|register_file|Mux5~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux5~8_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[14][26]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[15][26]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[13][26]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[12][26]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[12][26]~q\ : std_logic;
SIGNAL \uut|register_file|Mux5~0_combout\ : std_logic;
SIGNAL \uut|register_file|Mux5~1_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[9][26]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[10][26]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[8][26]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[8][26]~q\ : std_logic;
SIGNAL \uut|register_file|Mux5~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux5~3_combout\ : std_logic;
SIGNAL \uut|register_file|Mux5~4_combout\ : std_logic;
SIGNAL \uut|register_file|Mux5~9_combout\ : std_logic;
SIGNAL \uut|alu_in2[25]~68_combout\ : std_logic;
SIGNAL \uut|alu1|Add0~49\ : std_logic;
SIGNAL \uut|alu1|Add0~51\ : std_logic;
SIGNAL \uut|alu1|Add0~52_combout\ : std_logic;
SIGNAL \uut|alu1|result[26]~340_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~57_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~58_combout\ : std_logic;
SIGNAL \uut|Pipe_alu_out[25]~19_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~76_combout\ : std_logic;
SIGNAL \uut|Pipe_alu_out[25]~20_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~98_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~97_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~99_combout\ : std_logic;
SIGNAL \uut|alu1|result[26]~283_combout\ : std_logic;
SIGNAL \uut|alu1|result[26]~284_combout\ : std_logic;
SIGNAL \uut|alu1|result~341_combout\ : std_logic;
SIGNAL \uut|Pipe_alu_out[25]~21_combout\ : std_logic;
SIGNAL \uut|alu1|Add1~45\ : std_logic;
SIGNAL \uut|alu1|Add1~47\ : std_logic;
SIGNAL \uut|alu1|Add1~49\ : std_logic;
SIGNAL \uut|alu1|Add1~51\ : std_logic;
SIGNAL \uut|alu1|Add1~52_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~41_combout\ : std_logic;
SIGNAL \uut|alu1|result[26]~285_combout\ : std_logic;
SIGNAL \uut|register_file|Mux62~9_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~31_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~32_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~33_combout\ : std_logic;
SIGNAL \uut|alu1|result[26]~286_combout\ : std_logic;
SIGNAL \uut|alu1|result[26]~287_combout\ : std_logic;
SIGNAL \uut|alu1|result[26]~288_combout\ : std_logic;
SIGNAL \uut|alu1|result[24]~264_combout\ : std_logic;
SIGNAL \uut|alu1|result[26]~282_combout\ : std_logic;
SIGNAL \uut|alu1|result[26]~289_combout\ : std_logic;
SIGNAL \uut|register_file|Mux61~9_combout\ : std_logic;
SIGNAL \uut|register_file|Mux60~9_combout\ : std_logic;
SIGNAL \uut|register_file|Mux58~9_combout\ : std_logic;
SIGNAL \uut|register_file|Mux57~9_combout\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT32\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT33\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT34\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT35\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \uut|register_file|reg_out[12][29]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[13][29]~q\ : std_logic;
SIGNAL \uut|register_file|Mux2~0_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[15][29]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[15][29]~q\ : std_logic;
SIGNAL \uut|register_file|Mux2~1_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[8][29]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[8][29]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[10][29]~q\ : std_logic;
SIGNAL \uut|register_file|Mux2~2_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[9][29]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[11][29]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[11][29]~q\ : std_logic;
SIGNAL \uut|register_file|Mux2~3_combout\ : std_logic;
SIGNAL \uut|register_file|Mux2~4_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[2][29]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[3][29]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[3][29]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[1][29]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[5][29]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[4][29]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[4][29]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[6][29]~q\ : std_logic;
SIGNAL \uut|register_file|Mux2~5_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[7][29]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[7][29]~q\ : std_logic;
SIGNAL \uut|register_file|Mux2~6_combout\ : std_logic;
SIGNAL \uut|register_file|Mux2~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux2~8_combout\ : std_logic;
SIGNAL \uut|register_file|Mux2~9_combout\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult5~dataout\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT1\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT2\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT3\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT4\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT5\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT6\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT7\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT8\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT9\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT10\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT11\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT12\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT13\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT14\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT15\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT16\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT17\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT18\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT19\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT20\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT21\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT22\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT23\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT24\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT25\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT26\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT27\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT28\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT29\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT30\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT31\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult5~0\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult5~1\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult5~2\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult5~3\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out6~DATAOUT8\ : std_logic;
SIGNAL \uut|register_file|reg_out[9][27]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[10][27]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[8][27]~q\ : std_logic;
SIGNAL \uut|register_file|Mux36~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux36~3_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[15][27]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[14][27]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[12][27]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[12][27]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[13][27]~q\ : std_logic;
SIGNAL \uut|register_file|Mux36~0_combout\ : std_logic;
SIGNAL \uut|register_file|Mux36~1_combout\ : std_logic;
SIGNAL \uut|register_file|Mux36~4_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[2][27]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[2][27]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[3][27]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[1][27]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[7][27]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[5][27]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[4][27]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[4][27]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[6][27]~q\ : std_logic;
SIGNAL \uut|register_file|Mux36~5_combout\ : std_logic;
SIGNAL \uut|register_file|Mux36~6_combout\ : std_logic;
SIGNAL \uut|register_file|Mux36~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux36~8_combout\ : std_logic;
SIGNAL \uut|register_file|Mux36~9_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[15][30]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[15][30]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[14][30]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[13][30]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[12][30]~q\ : std_logic;
SIGNAL \uut|register_file|Mux33~0_combout\ : std_logic;
SIGNAL \uut|register_file|Mux33~1_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[11][30]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[11][30]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[9][30]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[9][30]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[10][30]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[8][30]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[8][30]~q\ : std_logic;
SIGNAL \uut|register_file|Mux33~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux33~3_combout\ : std_logic;
SIGNAL \uut|register_file|Mux33~4_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[3][30]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[4][30]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[4][30]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[5][30]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[5][30]~q\ : std_logic;
SIGNAL \uut|register_file|Mux33~5_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[7][30]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[7][30]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[6][30]~q\ : std_logic;
SIGNAL \uut|register_file|Mux33~6_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[1][30]~q\ : std_logic;
SIGNAL \uut|register_file|Mux33~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux33~8_combout\ : std_logic;
SIGNAL \uut|register_file|Mux33~9_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[2][31]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[3][31]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[1][31]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[7][31]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[7][31]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[4][31]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[6][31]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[6][31]~q\ : std_logic;
SIGNAL \uut|register_file|Mux32~5_combout\ : std_logic;
SIGNAL \uut|register_file|Mux32~6_combout\ : std_logic;
SIGNAL \uut|register_file|Mux32~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux32~8_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[12][31]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[12][31]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[13][31]~q\ : std_logic;
SIGNAL \uut|register_file|Mux32~0_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[14][31]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[15][31]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[15][31]~q\ : std_logic;
SIGNAL \uut|register_file|Mux32~1_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[11][31]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[11][31]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[9][31]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[9][31]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[8][31]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[10][31]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[10][31]~q\ : std_logic;
SIGNAL \uut|register_file|Mux32~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux32~3_combout\ : std_logic;
SIGNAL \uut|register_file|Mux32~4_combout\ : std_logic;
SIGNAL \uut|register_file|Mux32~9_combout\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT2\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT3\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT4\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT5\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT6\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT7\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT8\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT9\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT10\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT11\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT12\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT13\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT14\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT15\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT16\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT17\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT18\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT19\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT20\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT21\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT22\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT23\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT24\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT25\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT26\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT27\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT28\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT29\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT30\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT31\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult3~0\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult3~1\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult3~2\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult3~3\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out4~DATAOUT8\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out6~DATAOUT7\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out4~DATAOUT7\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out4~DATAOUT6\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out6~DATAOUT6\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out6~DATAOUT5\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out6~DATAOUT4\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out4~DATAOUT4\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out4~DATAOUT3\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out6~DATAOUT3\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out4~DATAOUT2\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out6~DATAOUT2\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out4~DATAOUT1\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out6~DATAOUT1\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out4~dataout\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out6~dataout\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|op_2~1\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|op_2~3\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|op_2~5\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|op_2~7\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|op_2~9\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|op_2~11\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|op_2~13\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|op_2~15\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|op_2~16_combout\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|op_2~14_combout\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|op_2~12_combout\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|op_2~8_combout\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|op_2~6_combout\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|op_2~4_combout\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|op_2~2_combout\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|op_2~0_combout\ : std_logic;
SIGNAL \uut|Pipe_mul_out[18]~15\ : std_logic;
SIGNAL \uut|Pipe_mul_out[19]~17\ : std_logic;
SIGNAL \uut|Pipe_mul_out[20]~19\ : std_logic;
SIGNAL \uut|Pipe_mul_out[21]~21\ : std_logic;
SIGNAL \uut|Pipe_mul_out[22]~23\ : std_logic;
SIGNAL \uut|Pipe_mul_out[23]~25\ : std_logic;
SIGNAL \uut|Pipe_mul_out[24]~27\ : std_logic;
SIGNAL \uut|Pipe_mul_out[25]~29\ : std_logic;
SIGNAL \uut|Pipe_mul_out[26]~30_combout\ : std_logic;
SIGNAL \uut|rf_in1[26]~57_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[26]~275_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[26]~276_combout\ : std_logic;
SIGNAL \bus1|S4_WDATABUS[26]~26_combout\ : std_logic;
SIGNAL \my_dma|rstep_reg[26]~feeder_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[26]~269_combout\ : std_logic;
SIGNAL \my_dma|wstart_reg[26]~feeder_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[26]~270_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[25]~83\ : std_logic;
SIGNAL \my_dma|raddr_reg[26]~84_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[26]~feeder_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[26]~271_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[26]~272_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[26]~273_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[26]~274_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[26]~277_combout\ : std_logic;
SIGNAL \bus1|M2_RDATABUS[26]~27_combout\ : std_logic;
SIGNAL \bus1|c1_wdatabus[26]~27_combout\ : std_logic;
SIGNAL \bus1|S1_WDATABUS[26]~26_combout\ : std_logic;
SIGNAL \DRAM|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[26]~268_combout\ : std_logic;
SIGNAL \uut|rf_in1[26]~58_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[11][26]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[11][26]~q\ : std_logic;
SIGNAL \uut|register_file|Mux37~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux37~3_combout\ : std_logic;
SIGNAL \uut|register_file|Mux37~0_combout\ : std_logic;
SIGNAL \uut|register_file|Mux37~1_combout\ : std_logic;
SIGNAL \uut|register_file|Mux37~4_combout\ : std_logic;
SIGNAL \uut|register_file|Mux37~5_combout\ : std_logic;
SIGNAL \uut|register_file|Mux37~6_combout\ : std_logic;
SIGNAL \uut|register_file|Mux37~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux37~8_combout\ : std_logic;
SIGNAL \uut|register_file|Mux37~9_combout\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT1\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out4~DATAOUT11\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out6~DATAOUT11\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out6~DATAOUT10\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out4~DATAOUT10\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out6~DATAOUT9\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out4~DATAOUT9\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|op_2~17\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|op_2~19\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|op_2~21\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|op_2~22_combout\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|op_2~20_combout\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|op_2~18_combout\ : std_logic;
SIGNAL \uut|Pipe_mul_out[26]~31\ : std_logic;
SIGNAL \uut|Pipe_mul_out[27]~33\ : std_logic;
SIGNAL \uut|Pipe_mul_out[28]~35\ : std_logic;
SIGNAL \uut|Pipe_mul_out[29]~36_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~32_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~22_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~23_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~34_combout\ : std_logic;
SIGNAL \uut|Pipe_alu_out[29]~30_combout\ : std_logic;
SIGNAL \uut|alu1|result[29]~306_combout\ : std_logic;
SIGNAL \uut|alu1|result[29]~307_combout\ : std_logic;
SIGNAL \uut|Pipe_alu_out[29]~23_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~38_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~39_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~40_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~41_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~42_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~43_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~44_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~45_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~46_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~101_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~68_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~72_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~81_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~85_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~86_combout\ : std_logic;
SIGNAL \uut|Pipe_alu_out[3]~10_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~104_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~95_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~93_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~96_combout\ : std_logic;
SIGNAL \uut|alu1|result[29]~308_combout\ : std_logic;
SIGNAL \uut|alu1|result[29]~309_combout\ : std_logic;
SIGNAL \uut|Pipe_alu_out[29]~22_combout\ : std_logic;
SIGNAL \uut|alu_in2[29]~64_combout\ : std_logic;
SIGNAL \uut|alu_in2[28]~65_combout\ : std_logic;
SIGNAL \uut|alu_in2[27]~66_combout\ : std_logic;
SIGNAL \uut|alu1|Add1~53\ : std_logic;
SIGNAL \uut|alu1|Add1~55\ : std_logic;
SIGNAL \uut|alu1|Add1~57\ : std_logic;
SIGNAL \uut|alu1|Add1~58_combout\ : std_logic;
SIGNAL \uut|alu1|result[29]~310_combout\ : std_logic;
SIGNAL \uut|alu1|result[29]~311_combout\ : std_logic;
SIGNAL \uut|alu1|result~346_combout\ : std_logic;
SIGNAL \uut|Pipe_alu_out[29]~24_combout\ : std_logic;
SIGNAL \uut|Pipe_alu_out[29]~25_combout\ : std_logic;
SIGNAL \uut|Pipe_alu_out[29]~26_combout\ : std_logic;
SIGNAL \uut|Pipe_alu_out[29]~11_combout\ : std_logic;
SIGNAL \uut|Pipe_alu_out[29]~27_combout\ : std_logic;
SIGNAL \uut|Pipe_alu_out[29]~28_combout\ : std_logic;
SIGNAL \uut|alu1|result~347_combout\ : std_logic;
SIGNAL \uut|alu1|Add0~53\ : std_logic;
SIGNAL \uut|alu1|Add0~55\ : std_logic;
SIGNAL \uut|alu1|Add0~57\ : std_logic;
SIGNAL \uut|alu1|Add0~58_combout\ : std_logic;
SIGNAL \uut|alu1|result[29]~312_combout\ : std_logic;
SIGNAL \uut|alu1|result[29]~313_combout\ : std_logic;
SIGNAL \uut|rf_in1[29]~63_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[29]~305_combout\ : std_logic;
SIGNAL \my_counter|count[3][27]~399\ : std_logic;
SIGNAL \my_counter|count[3][28]~406_combout\ : std_logic;
SIGNAL \bus2|S1_WDATABUS[28]~29_combout\ : std_logic;
SIGNAL \my_counter|count[3][28]~q\ : std_logic;
SIGNAL \my_counter|count[3][28]~407\ : std_logic;
SIGNAL \my_counter|count[3][29]~414_combout\ : std_logic;
SIGNAL \my_counter|count[3][29]~q\ : std_logic;
SIGNAL \bus1|c2_rdatabus[29]~306_combout\ : std_logic;
SIGNAL \bus1|S4_WDATABUS[29]~29_combout\ : std_logic;
SIGNAL \my_dma|rstep_reg[29]~feeder_combout\ : std_logic;
SIGNAL \my_dma|rstart_reg[29]~feeder_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[29]~299_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[29]~300_combout\ : std_logic;
SIGNAL \bus1|S4_WDATABUS[28]~28_combout\ : std_logic;
SIGNAL \my_dma|rstep_reg[28]~feeder_combout\ : std_logic;
SIGNAL \bus1|S4_WDATABUS[27]~27_combout\ : std_logic;
SIGNAL \my_dma|rstep_reg[27]~feeder_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[26]~85\ : std_logic;
SIGNAL \my_dma|raddr_reg[27]~86_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[27]~feeder_combout\ : std_logic;
SIGNAL \my_dma|rstart_reg[27]~feeder_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[27]~87\ : std_logic;
SIGNAL \my_dma|raddr_reg[28]~88_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[28]~feeder_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[28]~89\ : std_logic;
SIGNAL \my_dma|raddr_reg[29]~90_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[29]~feeder_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[29]~301_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[29]~302_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[29]~303_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[29]~304_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[29]~307_combout\ : std_logic;
SIGNAL \uut|rf_in1[29]~64_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[14][29]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[14][29]~q\ : std_logic;
SIGNAL \uut|register_file|Mux34~0_combout\ : std_logic;
SIGNAL \uut|register_file|Mux34~1_combout\ : std_logic;
SIGNAL \uut|register_file|Mux34~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux34~3_combout\ : std_logic;
SIGNAL \uut|register_file|Mux34~4_combout\ : std_logic;
SIGNAL \uut|register_file|Mux34~5_combout\ : std_logic;
SIGNAL \uut|register_file|Mux34~6_combout\ : std_logic;
SIGNAL \uut|register_file|Mux34~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux34~8_combout\ : std_logic;
SIGNAL \uut|register_file|Mux34~9_combout\ : std_logic;
SIGNAL \bus1|M2_RDATABUS[29]~30_combout\ : std_logic;
SIGNAL \bus1|c1_wdatabus[29]~30_combout\ : std_logic;
SIGNAL \bus2|S1_WDATABUS[29]~30_combout\ : std_logic;
SIGNAL \my_counter|count[1][29]~q\ : std_logic;
SIGNAL \my_counter|count[1][29]~411\ : std_logic;
SIGNAL \my_counter|count[1][30]~416_combout\ : std_logic;
SIGNAL \bus2|S1_WDATABUS[30]~31_combout\ : std_logic;
SIGNAL \my_counter|count[1][30]~q\ : std_logic;
SIGNAL \my_counter|count[3][29]~415\ : std_logic;
SIGNAL \my_counter|count[3][30]~422_combout\ : std_logic;
SIGNAL \my_counter|count[3][30]~q\ : std_logic;
SIGNAL \bus1|c2_rdatabus[30]~316_combout\ : std_logic;
SIGNAL \bus1|S4_WDATABUS[30]~30_combout\ : std_logic;
SIGNAL \my_dma|rstep_reg[30]~feeder_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[30]~309_combout\ : std_logic;
SIGNAL \my_dma|wstart_reg[30]~feeder_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[30]~310_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[29]~91\ : std_logic;
SIGNAL \my_dma|raddr_reg[30]~92_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[30]~feeder_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[30]~311_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[30]~312_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[30]~313_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[30]~314_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[30]~317_combout\ : std_logic;
SIGNAL \bus1|M2_RDATABUS[30]~31_combout\ : std_logic;
SIGNAL \bus1|c1_wdatabus[30]~31_combout\ : std_logic;
SIGNAL \bus1|S1_WDATABUS[30]~30_combout\ : std_logic;
SIGNAL \DRAM|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[30]~308_combout\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out6~DATAOUT12\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out4~DATAOUT12\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|op_2~23\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|op_2~24_combout\ : std_logic;
SIGNAL \uut|Pipe_mul_out[29]~37\ : std_logic;
SIGNAL \uut|Pipe_mul_out[30]~38_combout\ : std_logic;
SIGNAL \uut|alu_in2[30]~63_combout\ : std_logic;
SIGNAL \uut|alu1|Add0~59\ : std_logic;
SIGNAL \uut|alu1|Add0~60_combout\ : std_logic;
SIGNAL \uut|alu1|result[30]~315_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~32_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~109_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~103_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~105_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~106_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~107_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~108_combout\ : std_logic;
SIGNAL \uut|alu1|result[30]~314_combout\ : std_logic;
SIGNAL \uut|alu1|result[30]~348_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~3_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~65_combout\ : std_logic;
SIGNAL \uut|alu1|result[30]~317_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~21_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~55_combout\ : std_logic;
SIGNAL \uut|alu1|result[30]~318_combout\ : std_logic;
SIGNAL \uut|alu1|result[30]~349_combout\ : std_logic;
SIGNAL \uut|alu1|result[30]~350_combout\ : std_logic;
SIGNAL \uut|alu1|Add1~59\ : std_logic;
SIGNAL \uut|alu1|Add1~60_combout\ : std_logic;
SIGNAL \uut|alu1|result[30]~351_combout\ : std_logic;
SIGNAL \uut|alu1|result[30]~316_combout\ : std_logic;
SIGNAL \uut|alu1|result[30]~319_combout\ : std_logic;
SIGNAL \uut|alu1|result[30]~320_combout\ : std_logic;
SIGNAL \uut|rf_in1[30]~65_combout\ : std_logic;
SIGNAL \uut|rf_in1[30]~66_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[2][30]~q\ : std_logic;
SIGNAL \uut|register_file|Mux1~5_combout\ : std_logic;
SIGNAL \uut|register_file|Mux1~6_combout\ : std_logic;
SIGNAL \uut|register_file|Mux1~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux1~8_combout\ : std_logic;
SIGNAL \uut|register_file|Mux1~0_combout\ : std_logic;
SIGNAL \uut|register_file|Mux1~1_combout\ : std_logic;
SIGNAL \uut|register_file|Mux1~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux1~3_combout\ : std_logic;
SIGNAL \uut|register_file|Mux1~4_combout\ : std_logic;
SIGNAL \uut|register_file|Mux1~9_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~20_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~7_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~17_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~49_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~50_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~42_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~43_combout\ : std_logic;
SIGNAL \uut|alu1|result[22]~251_combout\ : std_logic;
SIGNAL \uut|alu1|result[22]~252_combout\ : std_logic;
SIGNAL \uut|alu1|result[22]~253_combout\ : std_logic;
SIGNAL \uut|alu1|result[22]~254_combout\ : std_logic;
SIGNAL \uut|Pipe_mul_out[22]~22_combout\ : std_logic;
SIGNAL \uut|rf_in1[22]~49_combout\ : std_logic;
SIGNAL \uut|rf_in1[22]~50_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[2][22]~q\ : std_logic;
SIGNAL \uut|register_file|Mux9~5_combout\ : std_logic;
SIGNAL \uut|register_file|Mux9~6_combout\ : std_logic;
SIGNAL \uut|register_file|Mux9~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux9~8_combout\ : std_logic;
SIGNAL \uut|register_file|Mux9~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux9~3_combout\ : std_logic;
SIGNAL \uut|register_file|Mux9~0_combout\ : std_logic;
SIGNAL \uut|register_file|Mux9~1_combout\ : std_logic;
SIGNAL \uut|register_file|Mux9~4_combout\ : std_logic;
SIGNAL \uut|register_file|Mux9~9_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~16_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~29_combout\ : std_logic;
SIGNAL \uut|alu1|result[13]~93_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~44_combout\ : std_logic;
SIGNAL \uut|alu1|result[21]~243_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~44_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~51_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~52_combout\ : std_logic;
SIGNAL \uut|alu1|result[21]~244_combout\ : std_logic;
SIGNAL \uut|alu1|Add1~42_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~60_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~66_combout\ : std_logic;
SIGNAL \uut|alu1|result[21]~241_combout\ : std_logic;
SIGNAL \uut|alu1|result[21]~242_combout\ : std_logic;
SIGNAL \uut|alu1|result[21]~246_combout\ : std_logic;
SIGNAL \uut|alu1|result[21]~247_combout\ : std_logic;
SIGNAL \uut|Pipe_mul_out[21]~20_combout\ : std_logic;
SIGNAL \uut|rf_in1[21]~47_combout\ : std_logic;
SIGNAL \uut|rf_in1[21]~48_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[15][21]~q\ : std_logic;
SIGNAL \uut|register_file|Mux42~3_combout\ : std_logic;
SIGNAL \uut|register_file|Mux42~4_combout\ : std_logic;
SIGNAL \uut|register_file|Mux42~5_combout\ : std_logic;
SIGNAL \uut|register_file|Mux42~6_combout\ : std_logic;
SIGNAL \uut|register_file|Mux42~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux42~8_combout\ : std_logic;
SIGNAL \uut|register_file|Mux42~9_combout\ : std_logic;
SIGNAL \uut|register_file|Mux42~10_combout\ : std_logic;
SIGNAL \uut|register_file|Mux42~11_combout\ : std_logic;
SIGNAL \uut|register_file|Mux42~12_combout\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult3~dataout\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out4~DATAOUT5\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|op_2~10_combout\ : std_logic;
SIGNAL \uut|Pipe_mul_out[23]~24_combout\ : std_logic;
SIGNAL \uut|alu1|Add0~45\ : std_logic;
SIGNAL \uut|alu1|Add0~46_combout\ : std_logic;
SIGNAL \uut|alu1|Add1~46_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~15_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~64_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~90_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~91_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~92_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~26_combout\ : std_logic;
SIGNAL \uut|alu1|result[23]~255_combout\ : std_logic;
SIGNAL \uut|alu1|result[23]~256_combout\ : std_logic;
SIGNAL \uut|alu1|result[23]~259_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~14_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~8_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~25_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~39_combout\ : std_logic;
SIGNAL \uut|alu1|result[23]~257_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~47_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~48_combout\ : std_logic;
SIGNAL \uut|alu1|result[23]~258_combout\ : std_logic;
SIGNAL \uut|alu1|result[23]~260_combout\ : std_logic;
SIGNAL \uut|alu1|result[23]~261_combout\ : std_logic;
SIGNAL \uut|rf_in1[23]~51_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[23]~245_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[23]~246_combout\ : std_logic;
SIGNAL \bus1|S4_WDATABUS[23]~21_combout\ : std_logic;
SIGNAL \my_dma|rstep_reg[23]~feeder_combout\ : std_logic;
SIGNAL \my_dma|rstart_reg[23]~feeder_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[23]~239_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[23]~240_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[22]~77\ : std_logic;
SIGNAL \my_dma|raddr_reg[23]~78_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[23]~feeder_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[23]~241_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[23]~242_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[23]~243_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[23]~244_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[23]~247_combout\ : std_logic;
SIGNAL \bus1|M2_RDATABUS[23]~24_combout\ : std_logic;
SIGNAL \bus1|c1_wdatabus[23]~24_combout\ : std_logic;
SIGNAL \bus1|S1_WDATABUS[23]~23_combout\ : std_logic;
SIGNAL \DRAM|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[23]~238_combout\ : std_logic;
SIGNAL \uut|rf_in1[23]~52_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[14][23]~q\ : std_logic;
SIGNAL \uut|register_file|Mux40~0_combout\ : std_logic;
SIGNAL \uut|register_file|Mux40~1_combout\ : std_logic;
SIGNAL \uut|register_file|Mux40~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux40~3_combout\ : std_logic;
SIGNAL \uut|register_file|Mux40~4_combout\ : std_logic;
SIGNAL \uut|register_file|Mux40~5_combout\ : std_logic;
SIGNAL \uut|register_file|Mux40~6_combout\ : std_logic;
SIGNAL \uut|register_file|Mux40~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux40~8_combout\ : std_logic;
SIGNAL \uut|register_file|Mux40~9_combout\ : std_logic;
SIGNAL \uut|alu_in2[23]~70_combout\ : std_logic;
SIGNAL \uut|alu1|Add0~47\ : std_logic;
SIGNAL \uut|alu1|Add0~48_combout\ : std_logic;
SIGNAL \uut|alu1|result[24]~335_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~94_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~52_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~69_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~70_combout\ : std_logic;
SIGNAL \uut|alu1|result[24]~266_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~82_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~48_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~49_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~47_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~51_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~62_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~63_combout\ : std_logic;
SIGNAL \uut|alu1|result[24]~267_combout\ : std_logic;
SIGNAL \uut|alu1|result~337_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~11_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~12_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~46_combout\ : std_logic;
SIGNAL \uut|alu1|result[24]~268_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~36_combout\ : std_logic;
SIGNAL \uut|alu1|result[24]~269_combout\ : std_logic;
SIGNAL \uut|alu1|Add1~48_combout\ : std_logic;
SIGNAL \uut|alu1|result[24]~270_combout\ : std_logic;
SIGNAL \uut|alu1|result[24]~271_combout\ : std_logic;
SIGNAL \uut|alu1|result[24]~265_combout\ : std_logic;
SIGNAL \uut|alu1|result[24]~273_combout\ : std_logic;
SIGNAL \uut|Pipe_mul_out[24]~26_combout\ : std_logic;
SIGNAL \uut|rf_in1[24]~53_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[24]~255_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[24]~256_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[24]~249_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[24]~250_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[24]~251_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[24]~252_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[24]~253_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[24]~254_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[24]~257_combout\ : std_logic;
SIGNAL \uut|rf_in1[24]~54_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[3][24]~q\ : std_logic;
SIGNAL \uut|register_file|Mux39~5_combout\ : std_logic;
SIGNAL \uut|register_file|Mux39~6_combout\ : std_logic;
SIGNAL \uut|register_file|Mux39~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux39~8_combout\ : std_logic;
SIGNAL \uut|register_file|Mux39~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux39~3_combout\ : std_logic;
SIGNAL \uut|register_file|Mux39~0_combout\ : std_logic;
SIGNAL \uut|register_file|Mux39~1_combout\ : std_logic;
SIGNAL \uut|register_file|Mux39~4_combout\ : std_logic;
SIGNAL \uut|register_file|Mux39~9_combout\ : std_logic;
SIGNAL \bus1|M2_RDATABUS[24]~25_combout\ : std_logic;
SIGNAL \bus1|c1_wdatabus[24]~25_combout\ : std_logic;
SIGNAL \bus1|S4_WDATABUS[24]~24_combout\ : std_logic;
SIGNAL \my_dma|rstep_reg[24]~feeder_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[23]~79\ : std_logic;
SIGNAL \my_dma|raddr_reg[24]~80_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[24]~feeder_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[24]~81\ : std_logic;
SIGNAL \my_dma|raddr_reg[25]~82_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[25]~feeder_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[25]~261_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[25]~262_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[25]~263_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[25]~264_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[25]~267_combout\ : std_logic;
SIGNAL \bus1|M2_RDATABUS[25]~26_combout\ : std_logic;
SIGNAL \bus1|c1_wdatabus[25]~26_combout\ : std_logic;
SIGNAL \bus1|S1_WDATABUS[25]~25_combout\ : std_logic;
SIGNAL \DRAM|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[25]~258_combout\ : std_logic;
SIGNAL \uut|Pipe_mul_out[25]~28_combout\ : std_logic;
SIGNAL \uut|alu1|result[25]~274_combout\ : std_logic;
SIGNAL \uut|alu1|result~339_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~59_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~61_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~73_combout\ : std_logic;
SIGNAL \uut|alu1|result[25]~275_combout\ : std_logic;
SIGNAL \uut|alu1|result[25]~276_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~34_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~35_combout\ : std_logic;
SIGNAL \uut|alu1|result[25]~277_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~45_combout\ : std_logic;
SIGNAL \uut|alu1|result[25]~278_combout\ : std_logic;
SIGNAL \uut|alu1|Add1~50_combout\ : std_logic;
SIGNAL \uut|alu1|result[25]~279_combout\ : std_logic;
SIGNAL \uut|alu1|result[25]~280_combout\ : std_logic;
SIGNAL \uut|alu1|Add0~50_combout\ : std_logic;
SIGNAL \uut|alu1|result[25]~338_combout\ : std_logic;
SIGNAL \uut|alu1|result[25]~281_combout\ : std_logic;
SIGNAL \uut|rf_in1[25]~55_combout\ : std_logic;
SIGNAL \uut|rf_in1[25]~56_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[14][25]~q\ : std_logic;
SIGNAL \uut|register_file|Mux6~0_combout\ : std_logic;
SIGNAL \uut|register_file|Mux6~1_combout\ : std_logic;
SIGNAL \uut|register_file|Mux6~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux6~3_combout\ : std_logic;
SIGNAL \uut|register_file|Mux6~4_combout\ : std_logic;
SIGNAL \uut|register_file|Mux6~5_combout\ : std_logic;
SIGNAL \uut|register_file|Mux6~6_combout\ : std_logic;
SIGNAL \uut|register_file|Mux6~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux6~8_combout\ : std_logic;
SIGNAL \uut|register_file|Mux6~9_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~13_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~15_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~18_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~19_combout\ : std_logic;
SIGNAL \uut|alu1|result[12]~102_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~46_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~47_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~55_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~56_combout\ : std_logic;
SIGNAL \uut|alu1|result[20]~237_combout\ : std_logic;
SIGNAL \uut|alu1|result[20]~238_combout\ : std_logic;
SIGNAL \uut|alu1|result[20]~236_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~67_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~53_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~83_combout\ : std_logic;
SIGNAL \uut|alu1|Add1~40_combout\ : std_logic;
SIGNAL \uut|alu1|result[20]~234_combout\ : std_logic;
SIGNAL \uut|alu1|result[20]~235_combout\ : std_logic;
SIGNAL \uut|alu1|result[20]~239_combout\ : std_logic;
SIGNAL \uut|alu1|result[20]~240_combout\ : std_logic;
SIGNAL \uut|Pipe_mul_out[20]~18_combout\ : std_logic;
SIGNAL \uut|rf_in1[20]~45_combout\ : std_logic;
SIGNAL \uut|rf_in1[20]~46_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[1][20]~q\ : std_logic;
SIGNAL \uut|register_file|Mux43~5_combout\ : std_logic;
SIGNAL \uut|register_file|Mux43~6_combout\ : std_logic;
SIGNAL \uut|register_file|Mux43~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux43~8_combout\ : std_logic;
SIGNAL \uut|register_file|Mux43~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux43~3_combout\ : std_logic;
SIGNAL \uut|register_file|Mux43~0_combout\ : std_logic;
SIGNAL \uut|register_file|Mux43~1_combout\ : std_logic;
SIGNAL \uut|register_file|Mux43~4_combout\ : std_logic;
SIGNAL \uut|register_file|Mux43~9_combout\ : std_logic;
SIGNAL \bus1|c1_wdatabus[20]~21_combout\ : std_logic;
SIGNAL \bus1|S4_WDATABUS[20]~22_combout\ : std_logic;
SIGNAL \my_dma|rstep_reg[20]~feeder_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[19]~71\ : std_logic;
SIGNAL \my_dma|raddr_reg[20]~72_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[20]~feeder_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[20]~73\ : std_logic;
SIGNAL \my_dma|raddr_reg[21]~74_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[21]~feeder_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[21]~221_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[21]~222_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[21]~223_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[21]~224_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[21]~227_combout\ : std_logic;
SIGNAL \bus1|M2_RDATABUS[21]~22_combout\ : std_logic;
SIGNAL \bus1|c1_wdatabus[21]~22_combout\ : std_logic;
SIGNAL \bus2|S1_WDATABUS[21]~22_combout\ : std_logic;
SIGNAL \my_counter|count[3][21]~q\ : std_logic;
SIGNAL \my_counter|count[3][21]~351\ : std_logic;
SIGNAL \my_counter|count[3][22]~358_combout\ : std_logic;
SIGNAL \bus2|S1_WDATABUS[22]~23_combout\ : std_logic;
SIGNAL \my_counter|count[3][22]~q\ : std_logic;
SIGNAL \my_counter|count[3][22]~359\ : std_logic;
SIGNAL \my_counter|count[3][23]~366_combout\ : std_logic;
SIGNAL \bus2|S1_WDATABUS[23]~24_combout\ : std_logic;
SIGNAL \my_counter|count[3][23]~q\ : std_logic;
SIGNAL \my_counter|count[3][23]~367\ : std_logic;
SIGNAL \my_counter|count[3][24]~374_combout\ : std_logic;
SIGNAL \bus2|S1_WDATABUS[24]~25_combout\ : std_logic;
SIGNAL \my_counter|count[3][24]~q\ : std_logic;
SIGNAL \my_counter|count[3][24]~375\ : std_logic;
SIGNAL \my_counter|count[3][25]~382_combout\ : std_logic;
SIGNAL \bus2|S1_WDATABUS[25]~26_combout\ : std_logic;
SIGNAL \my_counter|count[3][25]~q\ : std_logic;
SIGNAL \my_counter|count[3][25]~383\ : std_logic;
SIGNAL \my_counter|count[3][26]~390_combout\ : std_logic;
SIGNAL \bus2|S1_WDATABUS[26]~27_combout\ : std_logic;
SIGNAL \my_counter|count[3][26]~q\ : std_logic;
SIGNAL \my_counter|count[3][26]~391\ : std_logic;
SIGNAL \my_counter|count[3][27]~398_combout\ : std_logic;
SIGNAL \bus2|S1_WDATABUS[27]~28_combout\ : std_logic;
SIGNAL \my_counter|count[3][27]~q\ : std_logic;
SIGNAL \bus1|c2_rdatabus[27]~286_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[27]~279_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[27]~280_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[27]~281_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[27]~282_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[27]~283_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[27]~284_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[27]~287_combout\ : std_logic;
SIGNAL \bus1|M2_RDATABUS[27]~28_combout\ : std_logic;
SIGNAL \bus1|c1_wdatabus[27]~28_combout\ : std_logic;
SIGNAL \bus1|S1_WDATABUS[27]~27_combout\ : std_logic;
SIGNAL \DRAM|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[27]~278_combout\ : std_logic;
SIGNAL \uut|Pipe_mul_out[27]~32_combout\ : std_logic;
SIGNAL \uut|alu1|result[27]~290_combout\ : std_logic;
SIGNAL \uut|alu1|Add0~54_combout\ : std_logic;
SIGNAL \uut|alu1|result[27]~342_combout\ : std_logic;
SIGNAL \uut|alu1|result~343_combout\ : std_logic;
SIGNAL \uut|alu1|Add1~54_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~28_combout\ : std_logic;
SIGNAL \uut|alu1|result[27]~293_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~38_combout\ : std_logic;
SIGNAL \uut|alu1|result[27]~294_combout\ : std_logic;
SIGNAL \uut|alu1|result[27]~295_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~56_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~100_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~102_combout\ : std_logic;
SIGNAL \uut|alu1|result[27]~291_combout\ : std_logic;
SIGNAL \uut|alu1|result[27]~292_combout\ : std_logic;
SIGNAL \uut|alu1|result[27]~296_combout\ : std_logic;
SIGNAL \uut|alu1|result[27]~297_combout\ : std_logic;
SIGNAL \uut|rf_in1[27]~59_combout\ : std_logic;
SIGNAL \uut|rf_in1[27]~60_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[11][27]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[11][27]~q\ : std_logic;
SIGNAL \uut|register_file|Mux4~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux4~3_combout\ : std_logic;
SIGNAL \uut|register_file|Mux4~0_combout\ : std_logic;
SIGNAL \uut|register_file|Mux4~1_combout\ : std_logic;
SIGNAL \uut|register_file|Mux4~4_combout\ : std_logic;
SIGNAL \uut|register_file|Mux4~5_combout\ : std_logic;
SIGNAL \uut|register_file|Mux4~6_combout\ : std_logic;
SIGNAL \uut|register_file|Mux4~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux4~8_combout\ : std_logic;
SIGNAL \uut|register_file|Mux4~9_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~5_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~4_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~6_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~37_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~9_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~10_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~48_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~57_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~49_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~50_combout\ : std_logic;
SIGNAL \uut|alu1|result[19]~230_combout\ : std_logic;
SIGNAL \uut|alu1|result[19]~231_combout\ : std_logic;
SIGNAL \uut|alu1|result[19]~232_combout\ : std_logic;
SIGNAL \uut|alu1|result[19]~233_combout\ : std_logic;
SIGNAL \uut|Pipe_mul_out[19]~16_combout\ : std_logic;
SIGNAL \uut|rf_in1[19]~43_combout\ : std_logic;
SIGNAL \uut|rf_in1[19]~44_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[2][19]~q\ : std_logic;
SIGNAL \uut|register_file|Mux44~5_combout\ : std_logic;
SIGNAL \uut|register_file|Mux44~6_combout\ : std_logic;
SIGNAL \uut|register_file|Mux44~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux44~8_combout\ : std_logic;
SIGNAL \uut|register_file|Mux44~0_combout\ : std_logic;
SIGNAL \uut|register_file|Mux44~1_combout\ : std_logic;
SIGNAL \uut|register_file|Mux44~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux44~3_combout\ : std_logic;
SIGNAL \uut|register_file|Mux44~4_combout\ : std_logic;
SIGNAL \uut|register_file|Mux44~9_combout\ : std_logic;
SIGNAL \bus1|c1_wdatabus[19]~20_combout\ : std_logic;
SIGNAL \bus2|S1_WDATABUS[19]~20_combout\ : std_logic;
SIGNAL \my_counter|count[1][19]~q\ : std_logic;
SIGNAL \my_counter|count[1][19]~331\ : std_logic;
SIGNAL \my_counter|count[1][20]~336_combout\ : std_logic;
SIGNAL \bus2|S1_WDATABUS[20]~21_combout\ : std_logic;
SIGNAL \my_counter|count[1][20]~q\ : std_logic;
SIGNAL \my_counter|count[1][20]~337\ : std_logic;
SIGNAL \my_counter|count[1][21]~346_combout\ : std_logic;
SIGNAL \my_counter|count[1][21]~q\ : std_logic;
SIGNAL \my_counter|count[1][21]~347\ : std_logic;
SIGNAL \my_counter|count[1][22]~352_combout\ : std_logic;
SIGNAL \my_counter|count[1][22]~q\ : std_logic;
SIGNAL \my_counter|count[1][22]~353\ : std_logic;
SIGNAL \my_counter|count[1][23]~362_combout\ : std_logic;
SIGNAL \my_counter|count[1][23]~q\ : std_logic;
SIGNAL \my_counter|count[1][23]~363\ : std_logic;
SIGNAL \my_counter|count[1][24]~368_combout\ : std_logic;
SIGNAL \my_counter|count[1][24]~q\ : std_logic;
SIGNAL \my_counter|count[1][24]~369\ : std_logic;
SIGNAL \my_counter|count[1][25]~378_combout\ : std_logic;
SIGNAL \my_counter|count[1][25]~q\ : std_logic;
SIGNAL \my_counter|count[1][25]~379\ : std_logic;
SIGNAL \my_counter|count[1][26]~384_combout\ : std_logic;
SIGNAL \my_counter|count[1][26]~q\ : std_logic;
SIGNAL \my_counter|count[1][26]~385\ : std_logic;
SIGNAL \my_counter|count[1][27]~394_combout\ : std_logic;
SIGNAL \my_counter|count[1][27]~q\ : std_logic;
SIGNAL \my_counter|count[1][27]~395\ : std_logic;
SIGNAL \my_counter|count[1][28]~400_combout\ : std_logic;
SIGNAL \my_counter|count[1][28]~q\ : std_logic;
SIGNAL \bus1|c2_rdatabus[28]~296_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[28]~289_combout\ : std_logic;
SIGNAL \my_dma|wstart_reg[28]~feeder_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[28]~290_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[28]~291_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[28]~292_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[28]~293_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[28]~294_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[28]~297_combout\ : std_logic;
SIGNAL \bus1|M2_RDATABUS[28]~29_combout\ : std_logic;
SIGNAL \bus1|c1_wdatabus[28]~29_combout\ : std_logic;
SIGNAL \bus1|S1_WDATABUS[28]~28_combout\ : std_logic;
SIGNAL \DRAM|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[28]~288_combout\ : std_logic;
SIGNAL \uut|Pipe_mul_out[28]~34_combout\ : std_logic;
SIGNAL \uut|alu1|result~345_combout\ : std_logic;
SIGNAL \uut|alu1|Add0~56_combout\ : std_logic;
SIGNAL \uut|alu1|result[28]~304_combout\ : std_logic;
SIGNAL \uut|alu1|result~344_combout\ : std_logic;
SIGNAL \uut|alu1|result[28]~298_combout\ : std_logic;
SIGNAL \uut|alu1|result[28]~299_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~50_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~54_combout\ : std_logic;
SIGNAL \uut|alu1|Add1~56_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~24_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~35_combout\ : std_logic;
SIGNAL \uut|alu1|result[28]~300_combout\ : std_logic;
SIGNAL \uut|alu1|result[28]~301_combout\ : std_logic;
SIGNAL \uut|alu1|result[28]~302_combout\ : std_logic;
SIGNAL \uut|alu1|result[28]~303_combout\ : std_logic;
SIGNAL \uut|alu1|result[28]~305_combout\ : std_logic;
SIGNAL \uut|rf_in1[28]~61_combout\ : std_logic;
SIGNAL \uut|rf_in1[28]~62_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[15][28]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[15][28]~q\ : std_logic;
SIGNAL \uut|register_file|Mux3~0_combout\ : std_logic;
SIGNAL \uut|register_file|Mux3~1_combout\ : std_logic;
SIGNAL \uut|register_file|Mux3~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux3~3_combout\ : std_logic;
SIGNAL \uut|register_file|Mux3~4_combout\ : std_logic;
SIGNAL \uut|register_file|Mux3~5_combout\ : std_logic;
SIGNAL \uut|register_file|Mux3~6_combout\ : std_logic;
SIGNAL \uut|register_file|Mux3~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux3~8_combout\ : std_logic;
SIGNAL \uut|register_file|Mux3~9_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~26_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~14_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~58_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~59_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~60_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~52_combout\ : std_logic;
SIGNAL \uut|alu1|result[18]~223_combout\ : std_logic;
SIGNAL \uut|alu1|result[18]~224_combout\ : std_logic;
SIGNAL \uut|alu1|result~333_combout\ : std_logic;
SIGNAL \uut|alu1|result~334_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~115_combout\ : std_logic;
SIGNAL \uut|alu1|Add1~36_combout\ : std_logic;
SIGNAL \uut|alu1|result[18]~220_combout\ : std_logic;
SIGNAL \uut|alu1|result[18]~221_combout\ : std_logic;
SIGNAL \uut|alu1|result[18]~222_combout\ : std_logic;
SIGNAL \uut|alu1|result[18]~225_combout\ : std_logic;
SIGNAL \uut|alu1|result[18]~226_combout\ : std_logic;
SIGNAL \uut|Pipe_mul_out[18]~14_combout\ : std_logic;
SIGNAL \uut|rf_in1[18]~41_combout\ : std_logic;
SIGNAL \uut|rf_in1[18]~42_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[2][18]~q\ : std_logic;
SIGNAL \uut|register_file|Mux45~5_combout\ : std_logic;
SIGNAL \uut|register_file|Mux45~6_combout\ : std_logic;
SIGNAL \uut|register_file|Mux45~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux45~8_combout\ : std_logic;
SIGNAL \uut|register_file|Mux45~0_combout\ : std_logic;
SIGNAL \uut|register_file|Mux45~1_combout\ : std_logic;
SIGNAL \uut|register_file|Mux45~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux45~3_combout\ : std_logic;
SIGNAL \uut|register_file|Mux45~4_combout\ : std_logic;
SIGNAL \uut|register_file|Mux45~9_combout\ : std_logic;
SIGNAL \bus1|c1_wdatabus[18]~19_combout\ : std_logic;
SIGNAL \bus2|S1_WDATABUS[18]~19_combout\ : std_logic;
SIGNAL \my_counter|count[2][18]~q\ : std_logic;
SIGNAL \my_counter|count[2][18]~323\ : std_logic;
SIGNAL \my_counter|count[2][19]~328_combout\ : std_logic;
SIGNAL \my_counter|count[2][19]~q\ : std_logic;
SIGNAL \my_counter|count[2][19]~329\ : std_logic;
SIGNAL \my_counter|count[2][20]~338_combout\ : std_logic;
SIGNAL \my_counter|count[2][20]~q\ : std_logic;
SIGNAL \my_counter|count[2][20]~339\ : std_logic;
SIGNAL \my_counter|count[2][21]~344_combout\ : std_logic;
SIGNAL \my_counter|count[2][21]~q\ : std_logic;
SIGNAL \my_counter|count[2][21]~345\ : std_logic;
SIGNAL \my_counter|count[2][22]~354_combout\ : std_logic;
SIGNAL \my_counter|count[2][22]~q\ : std_logic;
SIGNAL \my_counter|count[2][22]~355\ : std_logic;
SIGNAL \my_counter|count[2][23]~360_combout\ : std_logic;
SIGNAL \my_counter|count[2][23]~q\ : std_logic;
SIGNAL \my_counter|count[2][23]~361\ : std_logic;
SIGNAL \my_counter|count[2][24]~370_combout\ : std_logic;
SIGNAL \my_counter|count[2][24]~q\ : std_logic;
SIGNAL \my_counter|count[2][24]~371\ : std_logic;
SIGNAL \my_counter|count[2][25]~376_combout\ : std_logic;
SIGNAL \my_counter|count[2][25]~q\ : std_logic;
SIGNAL \my_counter|count[2][25]~377\ : std_logic;
SIGNAL \my_counter|count[2][26]~386_combout\ : std_logic;
SIGNAL \my_counter|count[2][26]~q\ : std_logic;
SIGNAL \my_counter|count[2][26]~387\ : std_logic;
SIGNAL \my_counter|count[2][27]~392_combout\ : std_logic;
SIGNAL \my_counter|count[2][27]~q\ : std_logic;
SIGNAL \my_counter|count[2][27]~393\ : std_logic;
SIGNAL \my_counter|count[2][28]~402_combout\ : std_logic;
SIGNAL \my_counter|count[2][28]~q\ : std_logic;
SIGNAL \my_counter|count[2][28]~403\ : std_logic;
SIGNAL \my_counter|count[2][29]~408_combout\ : std_logic;
SIGNAL \my_counter|count[2][29]~q\ : std_logic;
SIGNAL \my_counter|count[2][29]~409\ : std_logic;
SIGNAL \my_counter|count[2][30]~418_combout\ : std_logic;
SIGNAL \my_counter|count[2][30]~q\ : std_logic;
SIGNAL \my_counter|count[2][30]~419\ : std_logic;
SIGNAL \my_counter|count[2][31]~424_combout\ : std_logic;
SIGNAL \bus2|S1_WDATABUS[31]~32_combout\ : std_logic;
SIGNAL \my_counter|count[2][31]~q\ : std_logic;
SIGNAL \my_counter|count[1][30]~417\ : std_logic;
SIGNAL \my_counter|count[1][31]~426_combout\ : std_logic;
SIGNAL \my_counter|count[1][31]~q\ : std_logic;
SIGNAL \bus1|c2_rdatabus[31]~325_combout\ : std_logic;
SIGNAL \my_counter|count[3][30]~423\ : std_logic;
SIGNAL \my_counter|count[3][31]~430_combout\ : std_logic;
SIGNAL \my_counter|count[3][31]~q\ : std_logic;
SIGNAL \bus1|c2_rdatabus[31]~326_combout\ : std_logic;
SIGNAL \bus1|S4_WDATABUS[31]~31_combout\ : std_logic;
SIGNAL \my_dma|rstep_reg[31]~feeder_combout\ : std_logic;
SIGNAL \my_dma|rstart_reg[31]~feeder_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[31]~319_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[31]~320_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[30]~93\ : std_logic;
SIGNAL \my_dma|raddr_reg[31]~94_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[31]~feeder_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[31]~321_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[31]~322_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[31]~323_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[31]~324_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[31]~327_combout\ : std_logic;
SIGNAL \bus1|M2_RDATABUS[31]~32_combout\ : std_logic;
SIGNAL \bus1|c1_wdatabus[31]~32_combout\ : std_logic;
SIGNAL \bus1|S1_WDATABUS[31]~31_combout\ : std_logic;
SIGNAL \DRAM|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[31]~318_combout\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out6~DATAOUT13\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_out4~DATAOUT13\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|op_2~25\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|op_2~26_combout\ : std_logic;
SIGNAL \uut|Pipe_mul_out[30]~39\ : std_logic;
SIGNAL \uut|Pipe_mul_out[31]~40_combout\ : std_logic;
SIGNAL \uut|alu_in2[31]~86_combout\ : std_logic;
SIGNAL \uut|alu1|Add0~61\ : std_logic;
SIGNAL \uut|alu1|Add0~62_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~66_combout\ : std_logic;
SIGNAL \uut|alu1|result[31]~324_combout\ : std_logic;
SIGNAL \uut|alu1|result[31]~325_combout\ : std_logic;
SIGNAL \uut|alu1|result[31]~322_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~110_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~111_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~112_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~113_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~19_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~27_combout\ : std_logic;
SIGNAL \uut|alu1|result[31]~321_combout\ : std_logic;
SIGNAL \uut|alu1|result[31]~352_combout\ : std_logic;
SIGNAL \uut|alu1|Add1~61\ : std_logic;
SIGNAL \uut|alu1|Add1~62_combout\ : std_logic;
SIGNAL \uut|alu1|result[31]~355_combout\ : std_logic;
SIGNAL \uut|alu1|result[31]~353_combout\ : std_logic;
SIGNAL \uut|alu1|result[31]~354_combout\ : std_logic;
SIGNAL \uut|alu1|result[31]~323_combout\ : std_logic;
SIGNAL \uut|alu1|result[31]~326_combout\ : std_logic;
SIGNAL \uut|alu1|result[31]~327_combout\ : std_logic;
SIGNAL \uut|rf_in1[31]~67_combout\ : std_logic;
SIGNAL \uut|rf_in1[31]~68_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[5][31]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[5][31]~q\ : std_logic;
SIGNAL \uut|register_file|Mux0~5_combout\ : std_logic;
SIGNAL \uut|register_file|Mux0~6_combout\ : std_logic;
SIGNAL \uut|register_file|Mux0~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux0~8_combout\ : std_logic;
SIGNAL \uut|register_file|Mux0~0_combout\ : std_logic;
SIGNAL \uut|register_file|Mux0~1_combout\ : std_logic;
SIGNAL \uut|register_file|Mux0~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux0~3_combout\ : std_logic;
SIGNAL \uut|register_file|Mux0~4_combout\ : std_logic;
SIGNAL \uut|register_file|Mux0~9_combout\ : std_logic;
SIGNAL \uut|alu1|LessThan1~1_cout\ : std_logic;
SIGNAL \uut|alu1|LessThan1~3_cout\ : std_logic;
SIGNAL \uut|alu1|LessThan1~5_cout\ : std_logic;
SIGNAL \uut|alu1|LessThan1~7_cout\ : std_logic;
SIGNAL \uut|alu1|LessThan1~9_cout\ : std_logic;
SIGNAL \uut|alu1|LessThan1~11_cout\ : std_logic;
SIGNAL \uut|alu1|LessThan1~13_cout\ : std_logic;
SIGNAL \uut|alu1|LessThan1~15_cout\ : std_logic;
SIGNAL \uut|alu1|LessThan1~17_cout\ : std_logic;
SIGNAL \uut|alu1|LessThan1~19_cout\ : std_logic;
SIGNAL \uut|alu1|LessThan1~21_cout\ : std_logic;
SIGNAL \uut|alu1|LessThan1~23_cout\ : std_logic;
SIGNAL \uut|alu1|LessThan1~25_cout\ : std_logic;
SIGNAL \uut|alu1|LessThan1~27_cout\ : std_logic;
SIGNAL \uut|alu1|LessThan1~29_cout\ : std_logic;
SIGNAL \uut|alu1|LessThan1~31_cout\ : std_logic;
SIGNAL \uut|alu1|LessThan1~33_cout\ : std_logic;
SIGNAL \uut|alu1|LessThan1~35_cout\ : std_logic;
SIGNAL \uut|alu1|LessThan1~37_cout\ : std_logic;
SIGNAL \uut|alu1|LessThan1~39_cout\ : std_logic;
SIGNAL \uut|alu1|LessThan1~41_cout\ : std_logic;
SIGNAL \uut|alu1|LessThan1~43_cout\ : std_logic;
SIGNAL \uut|alu1|LessThan1~45_cout\ : std_logic;
SIGNAL \uut|alu1|LessThan1~47_cout\ : std_logic;
SIGNAL \uut|alu1|LessThan1~49_cout\ : std_logic;
SIGNAL \uut|alu1|LessThan1~51_cout\ : std_logic;
SIGNAL \uut|alu1|LessThan1~53_cout\ : std_logic;
SIGNAL \uut|alu1|LessThan1~55_cout\ : std_logic;
SIGNAL \uut|alu1|LessThan1~57_cout\ : std_logic;
SIGNAL \uut|alu1|LessThan1~59_cout\ : std_logic;
SIGNAL \uut|alu1|LessThan1~61_cout\ : std_logic;
SIGNAL \uut|alu1|LessThan1~62_combout\ : std_logic;
SIGNAL \uut|instr_decode|Equal7~0_combout\ : std_logic;
SIGNAL \uut|alu1|result[0]~328_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~16_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~20_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~21_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~22_combout\ : std_logic;
SIGNAL \uut|alu1|result[8]~63_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~23_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~1_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~2_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~3_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~0_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~0_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~1_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~4_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~6_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~5_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~7_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~2_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~8_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~9_combout\ : std_logic;
SIGNAL \uut|alu1|result[8]~62_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~10_combout\ : std_logic;
SIGNAL \uut|alu1|result[0]~64_combout\ : std_logic;
SIGNAL \uut|instr_decode|alu_op.alu_add~2_combout\ : std_logic;
SIGNAL \uut|instr_decode|alu_op.alu_add~3_combout\ : std_logic;
SIGNAL \uut|alu1|Add0~0_combout\ : std_logic;
SIGNAL \uut|instr_decode|alu_op.alu_or~0_combout\ : std_logic;
SIGNAL \uut|instr_decode|alu_op.alu_or~1_combout\ : std_logic;
SIGNAL \uut|instr_decode|alu_op.alu_and~0_combout\ : std_logic;
SIGNAL \uut|instr_decode|alu_op.alu_and~1_combout\ : std_logic;
SIGNAL \uut|alu1|result[0]~65_combout\ : std_logic;
SIGNAL \uut|alu1|result[0]~66_combout\ : std_logic;
SIGNAL \uut|alu1|result[0]~67_combout\ : std_logic;
SIGNAL \uut|instr_decode|Equal1~1_combout\ : std_logic;
SIGNAL \uut|alu1|Add1~0_combout\ : std_logic;
SIGNAL \uut|alu1|result[3]~70_combout\ : std_logic;
SIGNAL \uut|alu1|result[0]~71_combout\ : std_logic;
SIGNAL \uut|alu1|result[0]~72_combout\ : std_logic;
SIGNAL \uut|instr_decode|alu_op.alu_slt~0_combout\ : std_logic;
SIGNAL \uut|alu1|result[0]~68_combout\ : std_logic;
SIGNAL \uut|alu1|result[0]~69_combout\ : std_logic;
SIGNAL \uut|alu1|result[0]~73_combout\ : std_logic;
SIGNAL \uut|rf_in1[0]~3_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[0]~15_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[0]~16_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[0]~3_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[0]~4_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[0]~9_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[0]~11_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[0]~12_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[0]~13_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[0]~17_combout\ : std_logic;
SIGNAL \uut|rf_in1[0]~6_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[1][0]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[7][0]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[6][0]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[4][0]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[5][0]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[5][0]~q\ : std_logic;
SIGNAL \uut|register_file|Mux63~5_combout\ : std_logic;
SIGNAL \uut|register_file|Mux63~6_combout\ : std_logic;
SIGNAL \uut|register_file|Mux63~7_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[2][0]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[3][0]~q\ : std_logic;
SIGNAL \uut|register_file|Mux63~8_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[15][0]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[14][0]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[12][0]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[13][0]~q\ : std_logic;
SIGNAL \uut|register_file|Mux63~0_combout\ : std_logic;
SIGNAL \uut|register_file|Mux63~1_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[11][0]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[11][0]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[9][0]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[8][0]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[8][0]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[10][0]~q\ : std_logic;
SIGNAL \uut|register_file|Mux63~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux63~3_combout\ : std_logic;
SIGNAL \uut|register_file|Mux63~4_combout\ : std_logic;
SIGNAL \uut|register_file|Mux63~9_combout\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \uut|Pipe_alu_out[3]~6_combout\ : std_logic;
SIGNAL \uut|Pipe_alu_out[3]~5_combout\ : std_logic;
SIGNAL \uut|alu1|result[8]~133_combout\ : std_logic;
SIGNAL \uut|alu1|result[8]~136_combout\ : std_logic;
SIGNAL \uut|alu1|Add1~16_combout\ : std_logic;
SIGNAL \uut|alu1|Add0~1\ : std_logic;
SIGNAL \uut|alu1|Add0~3\ : std_logic;
SIGNAL \uut|alu1|Add0~5\ : std_logic;
SIGNAL \uut|alu1|Add0~7\ : std_logic;
SIGNAL \uut|alu1|Add0~9\ : std_logic;
SIGNAL \uut|alu1|Add0~11\ : std_logic;
SIGNAL \uut|alu1|Add0~13\ : std_logic;
SIGNAL \uut|alu1|Add0~15\ : std_logic;
SIGNAL \uut|alu1|Add0~16_combout\ : std_logic;
SIGNAL \uut|alu1|result[8]~135_combout\ : std_logic;
SIGNAL \uut|alu1|result[8]~134_combout\ : std_logic;
SIGNAL \uut|alu1|result[8]~137_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~57_combout\ : std_logic;
SIGNAL \uut|Pipe_alu_out[4]~9_combout\ : std_logic;
SIGNAL \uut|Pipe_alu_out[4]~8_combout\ : std_logic;
SIGNAL \uut|alu1|result[8]~132_combout\ : std_logic;
SIGNAL \uut|alu1|result[8]~138_combout\ : std_logic;
SIGNAL \uut|rf_in1[8]~21_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[8]~95_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[8]~96_combout\ : std_logic;
SIGNAL \my_dma|wstart_reg[8]~feeder_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[8]~89_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[8]~90_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[8]~91_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[8]~92_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[8]~93_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[8]~94_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[8]~97_combout\ : std_logic;
SIGNAL \uut|rf_in1[8]~22_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[3][8]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[2][8]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[7][8]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[7][8]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[6][8]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[5][8]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[5][8]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[4][8]~q\ : std_logic;
SIGNAL \uut|register_file|Mux55~5_combout\ : std_logic;
SIGNAL \uut|register_file|Mux55~6_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[1][8]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[1][8]~q\ : std_logic;
SIGNAL \uut|register_file|Mux55~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux55~8_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[11][8]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[9][8]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[9][8]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[10][8]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[8][8]~q\ : std_logic;
SIGNAL \uut|register_file|Mux55~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux55~3_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[13][8]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[12][8]~q\ : std_logic;
SIGNAL \uut|register_file|Mux55~0_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[15][8]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[14][8]~q\ : std_logic;
SIGNAL \uut|register_file|Mux55~1_combout\ : std_logic;
SIGNAL \uut|register_file|Mux55~4_combout\ : std_logic;
SIGNAL \uut|register_file|Mux55~9_combout\ : std_logic;
SIGNAL \uut|alu_in2[8]~55_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~10_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~11_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~4_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~5_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~6_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~7_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~8_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~9_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~12_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~24_combout\ : std_logic;
SIGNAL \uut|Pipe_alu_out[21]~12_combout\ : std_logic;
SIGNAL \uut|alu1|result[19]~332_combout\ : std_logic;
SIGNAL \uut|alu1|result[19]~331_combout\ : std_logic;
SIGNAL \uut|alu1|result[19]~217_combout\ : std_logic;
SIGNAL \uut|alu1|result[19]~218_combout\ : std_logic;
SIGNAL \uut|alu1|result[17]~213_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftLeft0~114_combout\ : std_logic;
SIGNAL \uut|alu1|Add1~34_combout\ : std_logic;
SIGNAL \uut|alu1|result[17]~211_combout\ : std_logic;
SIGNAL \uut|alu1|result[17]~212_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~27_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~30_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~61_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~53_combout\ : std_logic;
SIGNAL \uut|alu1|result[17]~214_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~62_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~63_combout\ : std_logic;
SIGNAL \uut|alu1|result[17]~215_combout\ : std_logic;
SIGNAL \uut|alu1|result[17]~216_combout\ : std_logic;
SIGNAL \uut|alu1|result[17]~219_combout\ : std_logic;
SIGNAL \uut|rf_in1[17]~39_combout\ : std_logic;
SIGNAL \uut|rf_in1[17]~40_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[1][17]~q\ : std_logic;
SIGNAL \uut|register_file|Mux14~5_combout\ : std_logic;
SIGNAL \uut|register_file|Mux14~6_combout\ : std_logic;
SIGNAL \uut|register_file|Mux14~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux14~8_combout\ : std_logic;
SIGNAL \uut|register_file|Mux14~0_combout\ : std_logic;
SIGNAL \uut|register_file|Mux14~1_combout\ : std_logic;
SIGNAL \uut|register_file|Mux14~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux14~3_combout\ : std_logic;
SIGNAL \uut|register_file|Mux14~4_combout\ : std_logic;
SIGNAL \uut|register_file|Mux14~9_combout\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \uut|Pipe_mul_out[14]~feeder_combout\ : std_logic;
SIGNAL \uut|alu1|result[14]~90_combout\ : std_logic;
SIGNAL \uut|alu1|Add0~17\ : std_logic;
SIGNAL \uut|alu1|Add0~19\ : std_logic;
SIGNAL \uut|alu1|Add0~21\ : std_logic;
SIGNAL \uut|alu1|Add0~23\ : std_logic;
SIGNAL \uut|alu1|Add0~25\ : std_logic;
SIGNAL \uut|alu1|Add0~27\ : std_logic;
SIGNAL \uut|alu1|Add0~28_combout\ : std_logic;
SIGNAL \uut|alu1|Add1~28_combout\ : std_logic;
SIGNAL \uut|alu1|result[14]~89_combout\ : std_logic;
SIGNAL \uut|alu1|result[14]~88_combout\ : std_logic;
SIGNAL \uut|alu1|result[14]~91_combout\ : std_logic;
SIGNAL \uut|alu1|result[14]~87_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~18_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~11_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~19_combout\ : std_logic;
SIGNAL \uut|Pipe_alu_out[3]~4_combout\ : std_logic;
SIGNAL \uut|alu1|result[14]~84_combout\ : std_logic;
SIGNAL \uut|alu1|result[14]~85_combout\ : std_logic;
SIGNAL \uut|alu1|result[14]~83_combout\ : std_logic;
SIGNAL \uut|alu1|result[14]~86_combout\ : std_logic;
SIGNAL \uut|alu1|result[14]~92_combout\ : std_logic;
SIGNAL \uut|rf_in1[14]~9_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[14]~35_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[14]~36_combout\ : std_logic;
SIGNAL \my_dma|wstart_reg[14]~feeder_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[14]~29_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[14]~30_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[14]~31_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[14]~32_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[14]~33_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[14]~34_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[14]~37_combout\ : std_logic;
SIGNAL \uut|rf_in1[14]~10_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[15][14]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[15][14]~q\ : std_logic;
SIGNAL \uut|register_file|Mux17~0_combout\ : std_logic;
SIGNAL \uut|register_file|Mux17~1_combout\ : std_logic;
SIGNAL \uut|register_file|Mux17~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux17~3_combout\ : std_logic;
SIGNAL \uut|register_file|Mux17~4_combout\ : std_logic;
SIGNAL \uut|register_file|Mux17~5_combout\ : std_logic;
SIGNAL \uut|register_file|Mux17~6_combout\ : std_logic;
SIGNAL \uut|register_file|Mux17~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux17~8_combout\ : std_logic;
SIGNAL \uut|register_file|Mux17~9_combout\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \uut|alu1|result[15]~80_combout\ : std_logic;
SIGNAL \uut|alu1|result[15]~81_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~12_combout\ : std_logic;
SIGNAL \uut|alu1|result[7]~78_combout\ : std_logic;
SIGNAL \uut|alu1|result[15]~79_combout\ : std_logic;
SIGNAL \uut|alu1|Add0~29\ : std_logic;
SIGNAL \uut|alu1|Add0~30_combout\ : std_logic;
SIGNAL \uut|alu1|Add1~30_combout\ : std_logic;
SIGNAL \uut|alu1|result[15]~75_combout\ : std_logic;
SIGNAL \uut|alu1|result[15]~74_combout\ : std_logic;
SIGNAL \uut|alu1|result[15]~76_combout\ : std_logic;
SIGNAL \uut|alu1|result[15]~77_combout\ : std_logic;
SIGNAL \uut|alu1|result[15]~82_combout\ : std_logic;
SIGNAL \uut|rf_in1[15]~7_combout\ : std_logic;
SIGNAL \uut|rf_in1[15]~8_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[3][15]~q\ : std_logic;
SIGNAL \uut|register_file|Mux48~5_combout\ : std_logic;
SIGNAL \uut|register_file|Mux48~6_combout\ : std_logic;
SIGNAL \uut|register_file|Mux48~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux48~8_combout\ : std_logic;
SIGNAL \uut|register_file|Mux48~0_combout\ : std_logic;
SIGNAL \uut|register_file|Mux48~1_combout\ : std_logic;
SIGNAL \uut|register_file|Mux48~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux48~3_combout\ : std_logic;
SIGNAL \uut|register_file|Mux48~4_combout\ : std_logic;
SIGNAL \uut|register_file|Mux48~9_combout\ : std_logic;
SIGNAL \uut|alu_in2[15]~48_combout\ : std_logic;
SIGNAL \uut|alu1|Add0~31\ : std_logic;
SIGNAL \uut|alu1|Add0~32_combout\ : std_logic;
SIGNAL \uut|alu1|result[16]~200_combout\ : std_logic;
SIGNAL \uut|alu1|result[16]~196_combout\ : std_logic;
SIGNAL \uut|alu1|result[16]~198_combout\ : std_logic;
SIGNAL \uut|alu1|result[16]~197_combout\ : std_logic;
SIGNAL \uut|alu1|result[16]~199_combout\ : std_logic;
SIGNAL \uut|alu1|result[16]~201_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~64_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~54_combout\ : std_logic;
SIGNAL \uut|alu1|result[16]~206_combout\ : std_logic;
SIGNAL \uut|alu1|result[16]~207_combout\ : std_logic;
SIGNAL \uut|alu1|result[16]~202_combout\ : std_logic;
SIGNAL \uut|alu1|result[16]~203_combout\ : std_logic;
SIGNAL \uut|alu1|Add1~32_combout\ : std_logic;
SIGNAL \uut|alu1|result[16]~330_combout\ : std_logic;
SIGNAL \uut|alu1|result[16]~205_combout\ : std_logic;
SIGNAL \uut|alu1|result[16]~208_combout\ : std_logic;
SIGNAL \uut|alu1|result[16]~210_combout\ : std_logic;
SIGNAL \uut|Pipe_mul_out[16]~feeder_combout\ : std_logic;
SIGNAL \uut|rf_in1[16]~37_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[16]~175_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[16]~176_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[16]~169_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[16]~170_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[16]~171_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[16]~172_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[16]~173_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[16]~174_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[16]~177_combout\ : std_logic;
SIGNAL \uut|rf_in1[16]~38_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[3][16]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[3][16]~q\ : std_logic;
SIGNAL \uut|register_file|Mux47~5_combout\ : std_logic;
SIGNAL \uut|register_file|Mux47~6_combout\ : std_logic;
SIGNAL \uut|register_file|Mux47~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux47~8_combout\ : std_logic;
SIGNAL \uut|register_file|Mux47~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux47~3_combout\ : std_logic;
SIGNAL \uut|register_file|Mux47~0_combout\ : std_logic;
SIGNAL \uut|register_file|Mux47~1_combout\ : std_logic;
SIGNAL \uut|register_file|Mux47~4_combout\ : std_logic;
SIGNAL \uut|register_file|Mux47~9_combout\ : std_logic;
SIGNAL \bus1|M2_RDATABUS[16]~17_combout\ : std_logic;
SIGNAL \bus1|c1_wdatabus[16]~17_combout\ : std_logic;
SIGNAL \bus2|S1_WDATABUS[16]~17_combout\ : std_logic;
SIGNAL \my_counter|count[0][16]~q\ : std_logic;
SIGNAL \my_counter|count[0][16]~309\ : std_logic;
SIGNAL \my_counter|count[0][17]~316_combout\ : std_logic;
SIGNAL \my_counter|count[0][17]~q\ : std_logic;
SIGNAL \my_counter|count[0][17]~317\ : std_logic;
SIGNAL \my_counter|count[0][18]~324_combout\ : std_logic;
SIGNAL \my_counter|count[0][18]~q\ : std_logic;
SIGNAL \my_counter|count[0][18]~325\ : std_logic;
SIGNAL \my_counter|count[0][19]~332_combout\ : std_logic;
SIGNAL \my_counter|count[0][19]~q\ : std_logic;
SIGNAL \my_counter|count[0][19]~333\ : std_logic;
SIGNAL \my_counter|count[0][20]~340_combout\ : std_logic;
SIGNAL \my_counter|count[0][20]~q\ : std_logic;
SIGNAL \my_counter|count[0][20]~341\ : std_logic;
SIGNAL \my_counter|count[0][21]~348_combout\ : std_logic;
SIGNAL \my_counter|count[0][21]~q\ : std_logic;
SIGNAL \my_counter|count[0][21]~349\ : std_logic;
SIGNAL \my_counter|count[0][22]~356_combout\ : std_logic;
SIGNAL \my_counter|count[0][22]~q\ : std_logic;
SIGNAL \my_counter|count[0][22]~357\ : std_logic;
SIGNAL \my_counter|count[0][23]~364_combout\ : std_logic;
SIGNAL \my_counter|count[0][23]~q\ : std_logic;
SIGNAL \my_counter|count[0][23]~365\ : std_logic;
SIGNAL \my_counter|count[0][24]~372_combout\ : std_logic;
SIGNAL \my_counter|count[0][24]~q\ : std_logic;
SIGNAL \my_counter|count[0][24]~373\ : std_logic;
SIGNAL \my_counter|count[0][25]~380_combout\ : std_logic;
SIGNAL \my_counter|count[0][25]~q\ : std_logic;
SIGNAL \my_counter|count[0][25]~381\ : std_logic;
SIGNAL \my_counter|count[0][26]~388_combout\ : std_logic;
SIGNAL \my_counter|count[0][26]~q\ : std_logic;
SIGNAL \my_counter|count[0][26]~389\ : std_logic;
SIGNAL \my_counter|count[0][27]~396_combout\ : std_logic;
SIGNAL \my_counter|count[0][27]~q\ : std_logic;
SIGNAL \my_counter|count[0][27]~397\ : std_logic;
SIGNAL \my_counter|count[0][28]~404_combout\ : std_logic;
SIGNAL \my_counter|count[0][28]~q\ : std_logic;
SIGNAL \my_counter|count[0][28]~405\ : std_logic;
SIGNAL \my_counter|count[0][29]~412_combout\ : std_logic;
SIGNAL \my_counter|count[0][29]~q\ : std_logic;
SIGNAL \my_counter|count[0][29]~413\ : std_logic;
SIGNAL \my_counter|count[0][30]~420_combout\ : std_logic;
SIGNAL \my_counter|count[0][30]~q\ : std_logic;
SIGNAL \my_counter|count[0][30]~421\ : std_logic;
SIGNAL \my_counter|count[0][31]~428_combout\ : std_logic;
SIGNAL \my_counter|count[0][31]~q\ : std_logic;
SIGNAL \my_counter|count[0][16]~164_combout\ : std_logic;
SIGNAL \my_counter|count[0][16]~165_combout\ : std_logic;
SIGNAL \my_counter|count[0][16]~166_combout\ : std_logic;
SIGNAL \my_counter|count[0][16]~163_combout\ : std_logic;
SIGNAL \my_counter|count[0][16]~167_combout\ : std_logic;
SIGNAL \my_counter|Mux6~1_combout\ : std_logic;
SIGNAL \my_counter|cstate[0].count_down~q\ : std_logic;
SIGNAL \my_counter|count[0][16]~158_combout\ : std_logic;
SIGNAL \my_counter|count[0][16]~161_combout\ : std_logic;
SIGNAL \my_counter|count[0][16]~159_combout\ : std_logic;
SIGNAL \my_counter|count[0][16]~160_combout\ : std_logic;
SIGNAL \my_counter|count[0][16]~162_combout\ : std_logic;
SIGNAL \my_counter|count[0][16]~168_combout\ : std_logic;
SIGNAL \my_counter|count[0][16]~169_combout\ : std_logic;
SIGNAL \my_counter|count[0][0]~q\ : std_logic;
SIGNAL \my_counter|count[0][0]~157\ : std_logic;
SIGNAL \my_counter|count[0][1]~244_combout\ : std_logic;
SIGNAL \bus2|S1_WDATABUS[1]~16_combout\ : std_logic;
SIGNAL \my_counter|count[0][1]~q\ : std_logic;
SIGNAL \my_counter|count[0][1]~245\ : std_logic;
SIGNAL \my_counter|count[0][2]~246_combout\ : std_logic;
SIGNAL \my_counter|count[0][2]~q\ : std_logic;
SIGNAL \my_counter|count[0][2]~247\ : std_logic;
SIGNAL \my_counter|count[0][3]~248_combout\ : std_logic;
SIGNAL \my_counter|count[0][3]~q\ : std_logic;
SIGNAL \my_counter|count[0][3]~249\ : std_logic;
SIGNAL \my_counter|count[0][4]~250_combout\ : std_logic;
SIGNAL \my_counter|count[0][4]~q\ : std_logic;
SIGNAL \my_counter|count[0][4]~251\ : std_logic;
SIGNAL \my_counter|count[0][5]~252_combout\ : std_logic;
SIGNAL \my_counter|count[0][5]~q\ : std_logic;
SIGNAL \my_counter|count[0][5]~253\ : std_logic;
SIGNAL \my_counter|count[0][6]~254_combout\ : std_logic;
SIGNAL \my_counter|count[0][6]~q\ : std_logic;
SIGNAL \my_counter|count[0][6]~255\ : std_logic;
SIGNAL \my_counter|count[0][7]~256_combout\ : std_logic;
SIGNAL \my_counter|count[0][7]~q\ : std_logic;
SIGNAL \my_counter|count[0][7]~257\ : std_logic;
SIGNAL \my_counter|count[0][8]~258_combout\ : std_logic;
SIGNAL \my_counter|count[0][8]~q\ : std_logic;
SIGNAL \my_counter|count[0][8]~259\ : std_logic;
SIGNAL \my_counter|count[0][9]~260_combout\ : std_logic;
SIGNAL \my_counter|count[0][9]~q\ : std_logic;
SIGNAL \my_counter|count[0][9]~261\ : std_logic;
SIGNAL \my_counter|count[0][10]~262_combout\ : std_logic;
SIGNAL \my_counter|count[0][10]~q\ : std_logic;
SIGNAL \my_counter|count[0][10]~263\ : std_logic;
SIGNAL \my_counter|count[0][11]~264_combout\ : std_logic;
SIGNAL \my_counter|count[0][11]~q\ : std_logic;
SIGNAL \my_counter|count[0][11]~265\ : std_logic;
SIGNAL \my_counter|count[0][12]~266_combout\ : std_logic;
SIGNAL \my_counter|count[0][12]~q\ : std_logic;
SIGNAL \my_counter|count[0][12]~267\ : std_logic;
SIGNAL \my_counter|count[0][13]~268_combout\ : std_logic;
SIGNAL \my_counter|count[0][13]~q\ : std_logic;
SIGNAL \my_counter|count[0][13]~269\ : std_logic;
SIGNAL \my_counter|count[0][14]~270_combout\ : std_logic;
SIGNAL \my_counter|count[0][14]~q\ : std_logic;
SIGNAL \my_counter|count[0][14]~271\ : std_logic;
SIGNAL \my_counter|count[0][15]~272_combout\ : std_logic;
SIGNAL \my_counter|count[0][15]~q\ : std_logic;
SIGNAL \bus1|c2_rdatabus[15]~25_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[15]~26_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[15]~19_combout\ : std_logic;
SIGNAL \my_dma|wstart_reg[15]~feeder_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[15]~20_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[15]~21_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[15]~22_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[15]~23_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[15]~24_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[15]~27_combout\ : std_logic;
SIGNAL \bus1|M2_RDATABUS[15]~16_combout\ : std_logic;
SIGNAL \bus1|c1_wdatabus[15]~16_combout\ : std_logic;
SIGNAL \bus2|S1_WDATABUS[15]~2_combout\ : std_logic;
SIGNAL \my_counter|count[3][15]~q\ : std_logic;
SIGNAL \my_counter|count[3][15]~303\ : std_logic;
SIGNAL \my_counter|count[3][16]~310_combout\ : std_logic;
SIGNAL \my_counter|count[3][16]~q\ : std_logic;
SIGNAL \my_counter|count[3][16]~311\ : std_logic;
SIGNAL \my_counter|count[3][17]~318_combout\ : std_logic;
SIGNAL \my_counter|count[3][17]~q\ : std_logic;
SIGNAL \my_counter|count[3][17]~319\ : std_logic;
SIGNAL \my_counter|count[3][18]~326_combout\ : std_logic;
SIGNAL \my_counter|count[3][18]~q\ : std_logic;
SIGNAL \my_counter|count[3][18]~327\ : std_logic;
SIGNAL \my_counter|count[3][19]~334_combout\ : std_logic;
SIGNAL \my_counter|count[3][19]~q\ : std_logic;
SIGNAL \my_counter|count[3][19]~335\ : std_logic;
SIGNAL \my_counter|count[3][20]~342_combout\ : std_logic;
SIGNAL \my_counter|count[3][20]~q\ : std_logic;
SIGNAL \my_counter|count[3][8]~178_combout\ : std_logic;
SIGNAL \my_counter|count[3][8]~177_combout\ : std_logic;
SIGNAL \my_counter|count[3][8]~179_combout\ : std_logic;
SIGNAL \my_counter|count[3][8]~180_combout\ : std_logic;
SIGNAL \my_counter|count[3][8]~181_combout\ : std_logic;
SIGNAL \my_counter|count[3][8]~182_combout\ : std_logic;
SIGNAL \my_counter|count[3][8]~183_combout\ : std_logic;
SIGNAL \my_counter|count[3][0]~q\ : std_logic;
SIGNAL \my_counter|count[3][0]~171\ : std_logic;
SIGNAL \my_counter|count[3][1]~274_combout\ : std_logic;
SIGNAL \my_counter|count[3][1]~q\ : std_logic;
SIGNAL \my_counter|count[3][1]~275\ : std_logic;
SIGNAL \my_counter|count[3][2]~276_combout\ : std_logic;
SIGNAL \my_counter|count[3][2]~q\ : std_logic;
SIGNAL \my_counter|count[3][2]~277\ : std_logic;
SIGNAL \my_counter|count[3][3]~278_combout\ : std_logic;
SIGNAL \my_counter|count[3][3]~q\ : std_logic;
SIGNAL \my_counter|count[3][3]~279\ : std_logic;
SIGNAL \my_counter|count[3][4]~280_combout\ : std_logic;
SIGNAL \my_counter|count[3][4]~q\ : std_logic;
SIGNAL \my_counter|count[3][4]~281\ : std_logic;
SIGNAL \my_counter|count[3][5]~282_combout\ : std_logic;
SIGNAL \my_counter|count[3][5]~q\ : std_logic;
SIGNAL \my_counter|count[3][5]~283\ : std_logic;
SIGNAL \my_counter|count[3][6]~284_combout\ : std_logic;
SIGNAL \my_counter|count[3][6]~q\ : std_logic;
SIGNAL \my_counter|count[3][6]~285\ : std_logic;
SIGNAL \my_counter|count[3][7]~286_combout\ : std_logic;
SIGNAL \my_counter|count[3][7]~q\ : std_logic;
SIGNAL \my_counter|count[3][7]~287\ : std_logic;
SIGNAL \my_counter|count[3][8]~288_combout\ : std_logic;
SIGNAL \my_counter|count[3][8]~q\ : std_logic;
SIGNAL \my_counter|count[3][8]~289\ : std_logic;
SIGNAL \my_counter|count[3][9]~290_combout\ : std_logic;
SIGNAL \my_counter|count[3][9]~q\ : std_logic;
SIGNAL \my_counter|count[3][9]~291\ : std_logic;
SIGNAL \my_counter|count[3][10]~292_combout\ : std_logic;
SIGNAL \my_counter|count[3][10]~q\ : std_logic;
SIGNAL \my_counter|count[3][10]~293\ : std_logic;
SIGNAL \my_counter|count[3][11]~294_combout\ : std_logic;
SIGNAL \my_counter|count[3][11]~q\ : std_logic;
SIGNAL \bus1|c2_rdatabus[11]~65_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[11]~66_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[11]~59_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[11]~60_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[11]~61_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[11]~62_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[11]~63_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[11]~64_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[11]~67_combout\ : std_logic;
SIGNAL \bus1|M2_RDATABUS[11]~12_combout\ : std_logic;
SIGNAL \bus1|c1_wdatabus[11]~12_combout\ : std_logic;
SIGNAL \bus2|S1_WDATABUS[11]~6_combout\ : std_logic;
SIGNAL \my_counter|count[1][11]~q\ : std_logic;
SIGNAL \my_counter|count[1][11]~205\ : std_logic;
SIGNAL \my_counter|count[1][12]~206_combout\ : std_logic;
SIGNAL \my_counter|count[1][12]~q\ : std_logic;
SIGNAL \my_counter|count[1][12]~207\ : std_logic;
SIGNAL \my_counter|count[1][13]~208_combout\ : std_logic;
SIGNAL \my_counter|count[1][13]~q\ : std_logic;
SIGNAL \my_counter|count[1][13]~209\ : std_logic;
SIGNAL \my_counter|count[1][14]~210_combout\ : std_logic;
SIGNAL \my_counter|count[1][14]~q\ : std_logic;
SIGNAL \my_counter|count[1][14]~211\ : std_logic;
SIGNAL \my_counter|count[1][15]~212_combout\ : std_logic;
SIGNAL \my_counter|count[1][15]~q\ : std_logic;
SIGNAL \my_counter|count[1][15]~213\ : std_logic;
SIGNAL \my_counter|count[1][16]~304_combout\ : std_logic;
SIGNAL \my_counter|count[1][16]~q\ : std_logic;
SIGNAL \my_counter|count[1][4]~135_combout\ : std_logic;
SIGNAL \my_counter|count[1][4]~136_combout\ : std_logic;
SIGNAL \my_counter|count[1][4]~137_combout\ : std_logic;
SIGNAL \my_counter|count[1][4]~138_combout\ : std_logic;
SIGNAL \my_counter|count[1][4]~139_combout\ : std_logic;
SIGNAL \my_counter|Mux9~0_combout\ : std_logic;
SIGNAL \my_counter|cstate[1].count_down~q\ : std_logic;
SIGNAL \my_counter|count[1][4]~130_combout\ : std_logic;
SIGNAL \my_counter|count[1][4]~133_combout\ : std_logic;
SIGNAL \my_counter|count[1][4]~132_combout\ : std_logic;
SIGNAL \my_counter|count[1][4]~131_combout\ : std_logic;
SIGNAL \my_counter|count[1][4]~134_combout\ : std_logic;
SIGNAL \my_counter|cstate[1].idle~q\ : std_logic;
SIGNAL \my_counter|count[1][4]~140_combout\ : std_logic;
SIGNAL \my_counter|count[1][4]~141_combout\ : std_logic;
SIGNAL \my_counter|count[1][0]~q\ : std_logic;
SIGNAL \my_counter|count[1][0]~129\ : std_logic;
SIGNAL \my_counter|count[1][1]~184_combout\ : std_logic;
SIGNAL \my_counter|count[1][1]~q\ : std_logic;
SIGNAL \my_counter|count[1][1]~185\ : std_logic;
SIGNAL \my_counter|count[1][2]~186_combout\ : std_logic;
SIGNAL \my_counter|count[1][2]~q\ : std_logic;
SIGNAL \bus1|c2_rdatabus[2]~155_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[2]~156_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[2]~149_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[2]~150_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[2]~151_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[2]~152_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[2]~153_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[2]~154_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[2]~157_combout\ : std_logic;
SIGNAL \bus1|M2_RDATABUS[2]~3_combout\ : std_logic;
SIGNAL \bus1|c1_wdatabus[2]~3_combout\ : std_logic;
SIGNAL \bus1|S4_WDATABUS[2]~2_combout\ : std_logic;
SIGNAL \my_dma|rstep_reg[2]~feeder_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[2]~37\ : std_logic;
SIGNAL \my_dma|raddr_reg[3]~38_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[3]~feeder_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[3]~39\ : std_logic;
SIGNAL \my_dma|raddr_reg[4]~40_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[4]~feeder_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[4]~41\ : std_logic;
SIGNAL \my_dma|raddr_reg[5]~42_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[5]~feeder_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[5]~43\ : std_logic;
SIGNAL \my_dma|raddr_reg[6]~45\ : std_logic;
SIGNAL \my_dma|raddr_reg[7]~47\ : std_logic;
SIGNAL \my_dma|raddr_reg[8]~48_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[8]~feeder_combout\ : std_logic;
SIGNAL \my_dma|Selector76~0_combout\ : std_logic;
SIGNAL \uut|memory_logic|Add0~16_combout\ : std_logic;
SIGNAL \bus1|c1_addrbus[8]~9_combout\ : std_logic;
SIGNAL \bus1|S1_ADDRBUS[8]~8_combout\ : std_logic;
SIGNAL \DRAM|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[4]~128_combout\ : std_logic;
SIGNAL \uut|Pipe_mul_out[4]~feeder_combout\ : std_logic;
SIGNAL \uut|alu1|result[4]~167_combout\ : std_logic;
SIGNAL \uut|alu1|result[4]~103_combout\ : std_logic;
SIGNAL \uut|alu1|result[4]~164_combout\ : std_logic;
SIGNAL \uut|alu1|Add0~8_combout\ : std_logic;
SIGNAL \uut|alu1|Add1~8_combout\ : std_logic;
SIGNAL \uut|alu1|result[4]~163_combout\ : std_logic;
SIGNAL \uut|alu1|result[4]~165_combout\ : std_logic;
SIGNAL \uut|alu1|result[4]~166_combout\ : std_logic;
SIGNAL \uut|alu1|result[4]~162_combout\ : std_logic;
SIGNAL \uut|alu1|result[4]~168_combout\ : std_logic;
SIGNAL \uut|rf_in1[4]~29_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[4]~135_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[4]~136_combout\ : std_logic;
SIGNAL \my_dma|wstart_reg[4]~feeder_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[4]~129_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[4]~130_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[4]~131_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[4]~132_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[4]~133_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[4]~134_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[4]~137_combout\ : std_logic;
SIGNAL \uut|rf_in1[4]~30_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[3][4]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[3][4]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[2][4]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[7][4]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[7][4]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[6][4]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[4][4]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[5][4]~q\ : std_logic;
SIGNAL \uut|register_file|Mux59~5_combout\ : std_logic;
SIGNAL \uut|register_file|Mux59~6_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[1][4]~q\ : std_logic;
SIGNAL \uut|register_file|Mux59~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux59~8_combout\ : std_logic;
SIGNAL \uut|alu_in2[4]~62_combout\ : std_logic;
SIGNAL \uut|Pipe_alu_out[4]~7_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~37_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~38_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~26_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~27_combout\ : std_logic;
SIGNAL \uut|alu1|result[7]~139_combout\ : std_logic;
SIGNAL \uut|alu1|result[7]~140_combout\ : std_logic;
SIGNAL \uut|alu1|result[7]~141_combout\ : std_logic;
SIGNAL \uut|alu1|result[7]~143_combout\ : std_logic;
SIGNAL \uut|alu1|Add0~14_combout\ : std_logic;
SIGNAL \uut|alu1|Add1~14_combout\ : std_logic;
SIGNAL \uut|alu1|result[7]~142_combout\ : std_logic;
SIGNAL \uut|alu1|result[7]~144_combout\ : std_logic;
SIGNAL \uut|alu1|result[7]~145_combout\ : std_logic;
SIGNAL \uut|alu1|result[7]~146_combout\ : std_logic;
SIGNAL \uut|Pipe_mul_out[7]~feeder_combout\ : std_logic;
SIGNAL \uut|rf_in1[7]~23_combout\ : std_logic;
SIGNAL \bus1|S1_WDATABUS[7]~9_combout\ : std_logic;
SIGNAL \DRAM|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[7]~98_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[7]~105_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[7]~106_combout\ : std_logic;
SIGNAL \my_dma|wstart_reg[7]~feeder_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[7]~99_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[7]~100_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[7]~101_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[7]~102_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[7]~103_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[7]~104_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[7]~107_combout\ : std_logic;
SIGNAL \uut|rf_in1[7]~24_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[2][7]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[2][7]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[3][7]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[1][7]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[7][7]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[7][7]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[5][7]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[4][7]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[6][7]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[6][7]~q\ : std_logic;
SIGNAL \uut|register_file|Mux56~5_combout\ : std_logic;
SIGNAL \uut|register_file|Mux56~6_combout\ : std_logic;
SIGNAL \uut|register_file|Mux56~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux56~8_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[14][7]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[14][7]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[15][7]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[15][7]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[12][7]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[13][7]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[13][7]~q\ : std_logic;
SIGNAL \uut|register_file|Mux56~0_combout\ : std_logic;
SIGNAL \uut|register_file|Mux56~1_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[9][7]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[11][7]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[8][7]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[10][7]~q\ : std_logic;
SIGNAL \uut|register_file|Mux56~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux56~3_combout\ : std_logic;
SIGNAL \uut|register_file|Mux56~4_combout\ : std_logic;
SIGNAL \uut|register_file|Mux56~9_combout\ : std_logic;
SIGNAL \bus1|M2_RDATABUS[7]~8_combout\ : std_logic;
SIGNAL \bus1|c1_wdatabus[7]~8_combout\ : std_logic;
SIGNAL \bus1|S4_WDATABUS[7]~7_combout\ : std_logic;
SIGNAL \my_dma|rstep_reg[7]~feeder_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[7]~46_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[7]~feeder_combout\ : std_logic;
SIGNAL \my_dma|waddr_reg[2]~21\ : std_logic;
SIGNAL \my_dma|waddr_reg[3]~23\ : std_logic;
SIGNAL \my_dma|waddr_reg[4]~25\ : std_logic;
SIGNAL \my_dma|waddr_reg[5]~27\ : std_logic;
SIGNAL \my_dma|waddr_reg[6]~28_combout\ : std_logic;
SIGNAL \my_dma|waddr_reg[6]~feeder_combout\ : std_logic;
SIGNAL \my_dma|wstart_reg[6]~feeder_combout\ : std_logic;
SIGNAL \my_dma|waddr_reg[6]~29\ : std_logic;
SIGNAL \my_dma|waddr_reg[7]~30_combout\ : std_logic;
SIGNAL \my_dma|waddr_reg[7]~feeder_combout\ : std_logic;
SIGNAL \my_dma|Selector75~0_combout\ : std_logic;
SIGNAL \uut|memory_logic|Add0~14_combout\ : std_logic;
SIGNAL \bus1|c1_addrbus[7]~14_combout\ : std_logic;
SIGNAL \bus1|c1_addrbus[7]~21_combout\ : std_logic;
SIGNAL \bus1|S1_ADDRBUS[7]~7_combout\ : std_logic;
SIGNAL \DRAM|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[6]~108_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[6]~115_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[6]~116_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[6]~109_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[6]~110_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[6]~111_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[6]~112_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[6]~113_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[6]~114_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[6]~117_combout\ : std_logic;
SIGNAL \bus1|M2_RDATABUS[6]~7_combout\ : std_logic;
SIGNAL \bus1|c1_wdatabus[6]~7_combout\ : std_logic;
SIGNAL \bus1|S4_WDATABUS[6]~6_combout\ : std_logic;
SIGNAL \my_dma|rstep_reg[6]~feeder_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[6]~44_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[6]~feeder_combout\ : std_logic;
SIGNAL \my_dma|Selector74~0_combout\ : std_logic;
SIGNAL \uut|memory_logic|Add0~12_combout\ : std_logic;
SIGNAL \bus1|c1_addrbus[6]~15_combout\ : std_logic;
SIGNAL \bus1|c1_addrbus[6]~22_combout\ : std_logic;
SIGNAL \bus1|S1_ADDRBUS[6]~6_combout\ : std_logic;
SIGNAL \DRAM|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[8]~88_combout\ : std_logic;
SIGNAL \bus1|M2_RDATABUS[8]~9_combout\ : std_logic;
SIGNAL \bus1|c1_wdatabus[8]~9_combout\ : std_logic;
SIGNAL \bus1|S4_WDATABUS[8]~8_combout\ : std_logic;
SIGNAL \my_dma|waddr_reg[7]~31\ : std_logic;
SIGNAL \my_dma|waddr_reg[8]~32_combout\ : std_logic;
SIGNAL \my_dma|waddr_reg[8]~feeder_combout\ : std_logic;
SIGNAL \my_dma|waddr_reg[8]~33\ : std_logic;
SIGNAL \my_dma|waddr_reg[9]~35\ : std_logic;
SIGNAL \my_dma|waddr_reg[10]~36_combout\ : std_logic;
SIGNAL \my_dma|waddr_reg[10]~feeder_combout\ : std_logic;
SIGNAL \my_dma|wstart_reg[10]~feeder_combout\ : std_logic;
SIGNAL \my_dma|Selector78~0_combout\ : std_logic;
SIGNAL \bus1|c1_addrbus[10]~7_combout\ : std_logic;
SIGNAL \bus2|S1_MR~0_combout\ : std_logic;
SIGNAL \bus2|S1_ADDRBUS[0]~0_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[5]~125_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[5]~126_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[5]~119_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[5]~120_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[5]~121_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[5]~122_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[5]~123_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[5]~124_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[5]~127_combout\ : std_logic;
SIGNAL \bus1|M2_RDATABUS[5]~6_combout\ : std_logic;
SIGNAL \bus1|c1_wdatabus[5]~6_combout\ : std_logic;
SIGNAL \bus1|S4_WDATABUS[5]~5_combout\ : std_logic;
SIGNAL \my_dma|waddr_reg[5]~26_combout\ : std_logic;
SIGNAL \my_dma|waddr_reg[5]~feeder_combout\ : std_logic;
SIGNAL \my_dma|Selector73~0_combout\ : std_logic;
SIGNAL \uut|memory_logic|Add0~10_combout\ : std_logic;
SIGNAL \bus1|c1_addrbus[5]~11_combout\ : std_logic;
SIGNAL \bus1|c1_addrbus[5]~23_combout\ : std_logic;
SIGNAL \bus1|S1_ADDRBUS[5]~5_combout\ : std_logic;
SIGNAL \DRAM|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[13]~38_combout\ : std_logic;
SIGNAL \uut|Pipe_mul_out[13]~feeder_combout\ : std_logic;
SIGNAL \uut|alu1|result[13]~96_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~31_combout\ : std_logic;
SIGNAL \uut|alu1|result[13]~94_combout\ : std_logic;
SIGNAL \uut|alu1|result[13]~95_combout\ : std_logic;
SIGNAL \uut|alu1|result[13]~99_combout\ : std_logic;
SIGNAL \uut|alu1|result[13]~97_combout\ : std_logic;
SIGNAL \uut|alu1|Add1~26_combout\ : std_logic;
SIGNAL \uut|alu1|Add0~26_combout\ : std_logic;
SIGNAL \uut|alu1|result[13]~98_combout\ : std_logic;
SIGNAL \uut|alu1|result[13]~100_combout\ : std_logic;
SIGNAL \uut|alu1|result[13]~101_combout\ : std_logic;
SIGNAL \uut|rf_in1[13]~11_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[13]~45_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[13]~46_combout\ : std_logic;
SIGNAL \my_dma|wstart_reg[13]~feeder_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[13]~39_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[13]~40_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[13]~41_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[13]~42_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[13]~43_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[13]~44_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[13]~47_combout\ : std_logic;
SIGNAL \uut|rf_in1[13]~12_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[3][13]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[2][13]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[6][13]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[7][13]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[7][13]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[4][13]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[4][13]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[5][13]~q\ : std_logic;
SIGNAL \uut|register_file|Mux18~5_combout\ : std_logic;
SIGNAL \uut|register_file|Mux18~6_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[1][13]~q\ : std_logic;
SIGNAL \uut|register_file|Mux18~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux18~8_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[10][13]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[10][13]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[8][13]~q\ : std_logic;
SIGNAL \uut|register_file|Mux18~2_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[9][13]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[11][13]~q\ : std_logic;
SIGNAL \uut|register_file|Mux18~3_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[15][13]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[15][13]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[14][13]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[13][13]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[13][13]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[12][13]~q\ : std_logic;
SIGNAL \uut|register_file|Mux18~0_combout\ : std_logic;
SIGNAL \uut|register_file|Mux18~1_combout\ : std_logic;
SIGNAL \uut|register_file|Mux18~4_combout\ : std_logic;
SIGNAL \uut|register_file|Mux18~9_combout\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \uut|Pipe_mul_out[12]~feeder_combout\ : std_logic;
SIGNAL \uut|alu1|result[12]~105_combout\ : std_logic;
SIGNAL \uut|alu1|result[12]~104_combout\ : std_logic;
SIGNAL \uut|alu1|result[12]~108_combout\ : std_logic;
SIGNAL \uut|alu1|Add0~24_combout\ : std_logic;
SIGNAL \uut|alu1|Add1~24_combout\ : std_logic;
SIGNAL \uut|alu1|result[12]~107_combout\ : std_logic;
SIGNAL \uut|alu1|result[12]~106_combout\ : std_logic;
SIGNAL \uut|alu1|result[12]~109_combout\ : std_logic;
SIGNAL \uut|alu1|result[12]~110_combout\ : std_logic;
SIGNAL \uut|rf_in1[12]~13_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[12]~55_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[12]~56_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[12]~49_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[12]~50_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[12]~51_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[12]~52_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[12]~53_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[12]~54_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[12]~57_combout\ : std_logic;
SIGNAL \uut|rf_in1[12]~14_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[15][12]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[15][12]~q\ : std_logic;
SIGNAL \uut|register_file|Mux19~0_combout\ : std_logic;
SIGNAL \uut|register_file|Mux19~1_combout\ : std_logic;
SIGNAL \uut|register_file|Mux19~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux19~3_combout\ : std_logic;
SIGNAL \uut|register_file|Mux19~4_combout\ : std_logic;
SIGNAL \uut|register_file|Mux19~5_combout\ : std_logic;
SIGNAL \uut|register_file|Mux19~6_combout\ : std_logic;
SIGNAL \uut|register_file|Mux19~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux19~8_combout\ : std_logic;
SIGNAL \uut|register_file|Mux19~9_combout\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \uut|Pipe_mul_out[3]~feeder_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~45_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~36_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~51_combout\ : std_logic;
SIGNAL \uut|alu1|result[3]~175_combout\ : std_logic;
SIGNAL \uut|alu1|result[3]~176_combout\ : std_logic;
SIGNAL \uut|alu1|result[3]~169_combout\ : std_logic;
SIGNAL \uut|alu1|result[3]~170_combout\ : std_logic;
SIGNAL \uut|alu1|result[3]~173_combout\ : std_logic;
SIGNAL \uut|alu1|Add1~6_combout\ : std_logic;
SIGNAL \uut|alu1|Add0~6_combout\ : std_logic;
SIGNAL \uut|alu1|result[3]~172_combout\ : std_logic;
SIGNAL \uut|alu1|result[3]~171_combout\ : std_logic;
SIGNAL \uut|alu1|result[3]~174_combout\ : std_logic;
SIGNAL \uut|alu1|result[3]~177_combout\ : std_logic;
SIGNAL \uut|rf_in1[3]~31_combout\ : std_logic;
SIGNAL \bus1|S1_WDATABUS[3]~13_combout\ : std_logic;
SIGNAL \DRAM|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[3]~138_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[3]~145_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[3]~146_combout\ : std_logic;
SIGNAL \my_dma|wstart_reg[3]~feeder_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[3]~139_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[3]~140_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[3]~141_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[3]~142_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[3]~143_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[3]~144_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[3]~147_combout\ : std_logic;
SIGNAL \uut|rf_in1[3]~32_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[3][3]~q\ : std_logic;
SIGNAL \uut|register_file|Mux28~5_combout\ : std_logic;
SIGNAL \uut|register_file|Mux28~6_combout\ : std_logic;
SIGNAL \uut|register_file|Mux28~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux28~8_combout\ : std_logic;
SIGNAL \uut|register_file|Mux28~0_combout\ : std_logic;
SIGNAL \uut|register_file|Mux28~1_combout\ : std_logic;
SIGNAL \uut|register_file|Mux28~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux28~3_combout\ : std_logic;
SIGNAL \uut|register_file|Mux28~4_combout\ : std_logic;
SIGNAL \uut|register_file|Mux28~9_combout\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \uut|Pipe_mul_out[11]~feeder_combout\ : std_logic;
SIGNAL \uut|alu1|result[11]~113_combout\ : std_logic;
SIGNAL \uut|alu1|result[11]~115_combout\ : std_logic;
SIGNAL \uut|alu1|Add1~22_combout\ : std_logic;
SIGNAL \uut|alu1|Add0~22_combout\ : std_logic;
SIGNAL \uut|alu1|result[11]~114_combout\ : std_logic;
SIGNAL \uut|alu1|result[11]~116_combout\ : std_logic;
SIGNAL \uut|alu1|result[11]~112_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~25_combout\ : std_logic;
SIGNAL \uut|alu1|result[11]~111_combout\ : std_logic;
SIGNAL \uut|alu1|result[11]~117_combout\ : std_logic;
SIGNAL \uut|rf_in1[11]~15_combout\ : std_logic;
SIGNAL \uut|rf_in1[11]~16_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[15][11]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[15][11]~q\ : std_logic;
SIGNAL \uut|register_file|Mux20~0_combout\ : std_logic;
SIGNAL \uut|register_file|Mux20~1_combout\ : std_logic;
SIGNAL \uut|register_file|Mux20~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux20~3_combout\ : std_logic;
SIGNAL \uut|register_file|Mux20~4_combout\ : std_logic;
SIGNAL \uut|register_file|Mux20~5_combout\ : std_logic;
SIGNAL \uut|register_file|Mux20~6_combout\ : std_logic;
SIGNAL \uut|register_file|Mux20~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux20~8_combout\ : std_logic;
SIGNAL \uut|register_file|Mux20~9_combout\ : std_logic;
SIGNAL \uut|pc_calculation|curr_pc[11]~11_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Equal0~18_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Equal0~15_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Equal0~17_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Equal0~16_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Equal0~19_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Equal0~1_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Equal0~3_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Equal0~0_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Equal0~2_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Equal0~4_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Equal0~7_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Equal0~5_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Equal0~8_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Equal0~6_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Equal0~9_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Equal0~11_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Equal0~10_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Equal0~13_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Equal0~12_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Equal0~14_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Equal0~20_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~3_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~53_combout\ : std_logic;
SIGNAL \uut|pc_calculation|curr_pc[10]~10_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~48_combout\ : std_logic;
SIGNAL \uut|pc_calculation|curr_pc[9]~9_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~44_combout\ : std_logic;
SIGNAL \uut|pc_calculation|curr_pc[8]~8_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~40_combout\ : std_logic;
SIGNAL \uut|pc_calculation|curr_pc[7]~7_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~36_combout\ : std_logic;
SIGNAL \uut|pc_calculation|curr_pc[6]~6_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~32_combout\ : std_logic;
SIGNAL \uut|pc_calculation|curr_pc[5]~5_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~28_combout\ : std_logic;
SIGNAL \uut|pc_calculation|curr_pc[4]~4_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~24_combout\ : std_logic;
SIGNAL \uut|pc_calculation|curr_pc[3]~3_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~16_combout\ : std_logic;
SIGNAL \uut|pc_calculation|curr_pc[2]~2_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~12_combout\ : std_logic;
SIGNAL \uut|pc_calculation|curr_pc[1]~1_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~58_combout\ : std_logic;
SIGNAL \uut|pc_calculation|curr_pc[0]~0_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~10\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~14\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~18\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~22\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~26\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~30\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~34\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~38\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~42\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~46\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~50\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~54_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~56_combout\ : std_logic;
SIGNAL \uut|instr_decode|rs2[0]~13_combout\ : std_logic;
SIGNAL \uut|instr_decode|rs2[0]~17_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[11][4]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[9][4]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[8][4]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[8][4]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[10][4]~q\ : std_logic;
SIGNAL \uut|register_file|Mux59~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux59~3_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[15][4]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[14][4]~feeder_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[14][4]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[12][4]~q\ : std_logic;
SIGNAL \uut|register_file|reg_out[13][4]~q\ : std_logic;
SIGNAL \uut|register_file|Mux59~0_combout\ : std_logic;
SIGNAL \uut|register_file|Mux59~1_combout\ : std_logic;
SIGNAL \uut|register_file|Mux59~4_combout\ : std_logic;
SIGNAL \uut|register_file|Mux59~9_combout\ : std_logic;
SIGNAL \bus1|M2_RDATABUS[4]~5_combout\ : std_logic;
SIGNAL \bus1|c1_wdatabus[4]~5_combout\ : std_logic;
SIGNAL \bus1|S4_WDATABUS[4]~4_combout\ : std_logic;
SIGNAL \my_dma|waddr_reg[4]~24_combout\ : std_logic;
SIGNAL \my_dma|waddr_reg[4]~feeder_combout\ : std_logic;
SIGNAL \my_dma|Selector72~0_combout\ : std_logic;
SIGNAL \uut|memory_logic|Add0~8_combout\ : std_logic;
SIGNAL \bus1|c1_addrbus[4]~12_combout\ : std_logic;
SIGNAL \bus1|c1_addrbus[4]~25_combout\ : std_logic;
SIGNAL \bus1|S1_ADDRBUS[4]~4_combout\ : std_logic;
SIGNAL \DRAM|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[12]~48_combout\ : std_logic;
SIGNAL \bus1|M2_RDATABUS[12]~13_combout\ : std_logic;
SIGNAL \bus1|c1_wdatabus[12]~13_combout\ : std_logic;
SIGNAL \bus1|S4_WDATABUS[12]~12_combout\ : std_logic;
SIGNAL \my_dma|waddr_reg[11]~39\ : std_logic;
SIGNAL \my_dma|waddr_reg[12]~40_combout\ : std_logic;
SIGNAL \my_dma|waddr_reg[12]~feeder_combout\ : std_logic;
SIGNAL \my_dma|Selector80~0_combout\ : std_logic;
SIGNAL \uut|instr_decode|immediate[12]~13_combout\ : std_logic;
SIGNAL \uut|memory_logic|Add0~23\ : std_logic;
SIGNAL \uut|memory_logic|Add0~24_combout\ : std_logic;
SIGNAL \bus1|c1_addrbus[12]~5_combout\ : std_logic;
SIGNAL \bus1|process_1~2_combout\ : std_logic;
SIGNAL \bus2|S2_WDATABUS[3]~0_combout\ : std_logic;
SIGNAL \bus2|S1_WDATABUS[0]~0_combout\ : std_logic;
SIGNAL \bus2|S1_WDATABUS[0]~1_combout\ : std_logic;
SIGNAL \my_counter|count[2][0]~q\ : std_logic;
SIGNAL \my_counter|count[2][0]~143\ : std_logic;
SIGNAL \my_counter|count[2][1]~214_combout\ : std_logic;
SIGNAL \my_counter|count[2][1]~q\ : std_logic;
SIGNAL \bus1|c2_rdatabus[1]~165_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[1]~166_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[1]~159_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[1]~160_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[1]~161_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[1]~162_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[1]~163_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[1]~164_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[1]~167_combout\ : std_logic;
SIGNAL \bus1|M2_RDATABUS[1]~2_combout\ : std_logic;
SIGNAL \bus1|c1_wdatabus[1]~2_combout\ : std_logic;
SIGNAL \bus1|S4_WDATABUS[1]~1_combout\ : std_logic;
SIGNAL \my_dma|rstep_reg[1]~feeder_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[1]~34_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[1]~feeder_combout\ : std_logic;
SIGNAL \my_dma|Selector69~0_combout\ : std_logic;
SIGNAL \uut|memory_logic|Add0~2_combout\ : std_logic;
SIGNAL \bus1|c1_addrbus[1]~16_combout\ : std_logic;
SIGNAL \bus1|c1_addrbus[1]~24_combout\ : std_logic;
SIGNAL \bus1|S1_ADDRBUS[1]~1_combout\ : std_logic;
SIGNAL \DRAM|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[14]~28_combout\ : std_logic;
SIGNAL \bus1|M2_RDATABUS[14]~15_combout\ : std_logic;
SIGNAL \bus1|c1_wdatabus[14]~15_combout\ : std_logic;
SIGNAL \bus1|S4_WDATABUS[14]~14_combout\ : std_logic;
SIGNAL \my_dma|rstep_reg[14]~feeder_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[14]~60_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[14]~feeder_combout\ : std_logic;
SIGNAL \my_dma|waddr_reg[12]~41\ : std_logic;
SIGNAL \my_dma|waddr_reg[13]~42_combout\ : std_logic;
SIGNAL \my_dma|waddr_reg[13]~feeder_combout\ : std_logic;
SIGNAL \my_dma|waddr_reg[13]~43\ : std_logic;
SIGNAL \my_dma|waddr_reg[14]~44_combout\ : std_logic;
SIGNAL \my_dma|waddr_reg[14]~feeder_combout\ : std_logic;
SIGNAL \my_dma|Selector82~0_combout\ : std_logic;
SIGNAL \bus1|c1_addrbus[14]~26_combout\ : std_logic;
SIGNAL \uut|instr_decode|immediate[14]~11_combout\ : std_logic;
SIGNAL \uut|instr_decode|immediate[13]~12_combout\ : std_logic;
SIGNAL \uut|memory_logic|Add0~25\ : std_logic;
SIGNAL \uut|memory_logic|Add0~27\ : std_logic;
SIGNAL \uut|memory_logic|Add0~28_combout\ : std_logic;
SIGNAL \bus1|c1_addrbus[14]~3_combout\ : std_logic;
SIGNAL \bus2|c1_addrbus[14]~2_combout\ : std_logic;
SIGNAL \bus2|c1_addrbus[14]~3_combout\ : std_logic;
SIGNAL \my_counter|Mux5~3_combout\ : std_logic;
SIGNAL \my_counter|Mux5~4_combout\ : std_logic;
SIGNAL \my_counter|cstate[2].count_up~q\ : std_logic;
SIGNAL \my_counter|count[2][10]~232_combout\ : std_logic;
SIGNAL \my_counter|count[2][10]~q\ : std_logic;
SIGNAL \bus1|c2_rdatabus[10]~75_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[10]~76_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[10]~69_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[10]~70_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[10]~71_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[10]~72_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[10]~73_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[10]~74_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[10]~77_combout\ : std_logic;
SIGNAL \bus1|M2_RDATABUS[10]~11_combout\ : std_logic;
SIGNAL \bus1|c1_wdatabus[10]~11_combout\ : std_logic;
SIGNAL \bus1|S1_WDATABUS[10]~6_combout\ : std_logic;
SIGNAL \DRAM|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[10]~68_combout\ : std_logic;
SIGNAL \uut|alu1|result[10]~119_combout\ : std_logic;
SIGNAL \uut|alu1|result[10]~121_combout\ : std_logic;
SIGNAL \uut|alu1|Add1~20_combout\ : std_logic;
SIGNAL \uut|alu1|Add0~20_combout\ : std_logic;
SIGNAL \uut|alu1|result[10]~120_combout\ : std_logic;
SIGNAL \uut|alu1|result[10]~122_combout\ : std_logic;
SIGNAL \uut|alu1|result[10]~123_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~29_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~30_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~40_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~39_combout\ : std_logic;
SIGNAL \uut|alu1|result[10]~118_combout\ : std_logic;
SIGNAL \uut|alu1|result[10]~124_combout\ : std_logic;
SIGNAL \uut|rf_in1[10]~17_combout\ : std_logic;
SIGNAL \uut|rf_in1[10]~18_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[9][10]~q\ : std_logic;
SIGNAL \uut|register_file|Mux21~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux21~3_combout\ : std_logic;
SIGNAL \uut|register_file|Mux21~0_combout\ : std_logic;
SIGNAL \uut|register_file|Mux21~1_combout\ : std_logic;
SIGNAL \uut|register_file|Mux21~4_combout\ : std_logic;
SIGNAL \uut|register_file|Mux21~5_combout\ : std_logic;
SIGNAL \uut|register_file|Mux21~6_combout\ : std_logic;
SIGNAL \uut|register_file|Mux21~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux21~8_combout\ : std_logic;
SIGNAL \uut|register_file|Mux21~9_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~49_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~51_combout\ : std_logic;
SIGNAL \uut|instr_decode|immediate[2]~23_combout\ : std_logic;
SIGNAL \uut|memory_logic|Add0~4_combout\ : std_logic;
SIGNAL \bus1|c1_addrbus[2]~19_combout\ : std_logic;
SIGNAL \bus1|c1_addrbus[2]~20_combout\ : std_logic;
SIGNAL \bus1|S4_ADDRBUS[2]~4_combout\ : std_logic;
SIGNAL \my_dma|wstep_reg[0]~1_combout\ : std_logic;
SIGNAL \my_dma|wstart_reg[0]~0_combout\ : std_logic;
SIGNAL \my_dma|Selector68~0_combout\ : std_logic;
SIGNAL \uut|memory_logic|Add0~0_combout\ : std_logic;
SIGNAL \bus1|c1_addrbus[0]~17_combout\ : std_logic;
SIGNAL \bus1|S4_ADDRBUS[0]~7_combout\ : std_logic;
SIGNAL \my_dma|wstep_reg[0]~2_combout\ : std_logic;
SIGNAL \my_dma|waddr_reg[3]~22_combout\ : std_logic;
SIGNAL \my_dma|waddr_reg[3]~feeder_combout\ : std_logic;
SIGNAL \my_dma|Selector71~0_combout\ : std_logic;
SIGNAL \uut|memory_logic|Add0~6_combout\ : std_logic;
SIGNAL \bus1|c1_addrbus[3]~13_combout\ : std_logic;
SIGNAL \bus2|c1_op.slave.s2~0_combout\ : std_logic;
SIGNAL \bus1|LessThan7~2_combout\ : std_logic;
SIGNAL \bus1|LessThan7~3_combout\ : std_logic;
SIGNAL \uut|memory_logic|Add0~26_combout\ : std_logic;
SIGNAL \bus1|LessThan7~1_combout\ : std_logic;
SIGNAL \bus1|LessThan7~4_combout\ : std_logic;
SIGNAL \bus1|LessThan7~5_combout\ : std_logic;
SIGNAL \bus1|c1_op~8_combout\ : std_logic;
SIGNAL \bus1|c1_op~9_combout\ : std_logic;
SIGNAL \bus1|c1_nready~0_combout\ : std_logic;
SIGNAL \bus1|c2_op.op.read~q\ : std_logic;
SIGNAL \bus1|S1_WDATABUS[9]~7_combout\ : std_logic;
SIGNAL \DRAM|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[9]~78_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[9]~85_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[9]~86_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[9]~79_combout\ : std_logic;
SIGNAL \my_dma|wstart_reg[9]~feeder_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[9]~80_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[9]~81_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[9]~82_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[9]~83_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[9]~84_combout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[9]~87_combout\ : std_logic;
SIGNAL \bus1|M2_RDATABUS[9]~10_combout\ : std_logic;
SIGNAL \bus1|c1_wdatabus[9]~10_combout\ : std_logic;
SIGNAL \bus1|S4_WDATABUS[9]~9_combout\ : std_logic;
SIGNAL \my_dma|waddr_reg[9]~34_combout\ : std_logic;
SIGNAL \my_dma|waddr_reg[9]~feeder_combout\ : std_logic;
SIGNAL \my_dma|Selector77~0_combout\ : std_logic;
SIGNAL \uut|memory_logic|Add0~18_combout\ : std_logic;
SIGNAL \bus1|c1_addrbus[9]~10_combout\ : std_logic;
SIGNAL \bus1|LessThan7~0_combout\ : std_logic;
SIGNAL \bus2|LessThan2~0_combout\ : std_logic;
SIGNAL \bus2|LessThan2~1_combout\ : std_logic;
SIGNAL \bus2|c1_op.slave.s1~0_combout\ : std_logic;
SIGNAL \bus2|c2_op.slave.s1~q\ : std_logic;
SIGNAL \bus1|c2_rdatabus[21]~1_combout\ : std_logic;
SIGNAL \bus1|S1_WDATABUS[2]~14_combout\ : std_logic;
SIGNAL \DRAM|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[2]~148_combout\ : std_logic;
SIGNAL \uut|alu1|result[2]~178_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~40_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~41_combout\ : std_logic;
SIGNAL \uut|alu1|result[2]~183_combout\ : std_logic;
SIGNAL \uut|alu1|result[2]~184_combout\ : std_logic;
SIGNAL \uut|alu1|result[2]~179_combout\ : std_logic;
SIGNAL \uut|alu1|Add0~4_combout\ : std_logic;
SIGNAL \uut|alu1|Add1~4_combout\ : std_logic;
SIGNAL \uut|alu1|result[2]~180_combout\ : std_logic;
SIGNAL \uut|alu1|result[2]~181_combout\ : std_logic;
SIGNAL \uut|alu1|result[2]~182_combout\ : std_logic;
SIGNAL \uut|alu1|result[2]~185_combout\ : std_logic;
SIGNAL \uut|Pipe_mul_out[2]~feeder_combout\ : std_logic;
SIGNAL \uut|rf_in1[2]~33_combout\ : std_logic;
SIGNAL \uut|rf_in1[2]~34_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[3][2]~q\ : std_logic;
SIGNAL \uut|register_file|Mux29~11_combout\ : std_logic;
SIGNAL \uut|register_file|Mux29~12_combout\ : std_logic;
SIGNAL \uut|register_file|Mux29~13_combout\ : std_logic;
SIGNAL \uut|register_file|Mux29~14_combout\ : std_logic;
SIGNAL \uut|register_file|Mux29~6_combout\ : std_logic;
SIGNAL \uut|register_file|Mux29~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux29~8_combout\ : std_logic;
SIGNAL \uut|register_file|Mux29~9_combout\ : std_logic;
SIGNAL \uut|register_file|Mux29~10_combout\ : std_logic;
SIGNAL \uut|register_file|Mux29~15_combout\ : std_logic;
SIGNAL \uut|mult|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \uut|alu1|result[9]~329_combout\ : std_logic;
SIGNAL \uut|alu1|Add1~18_combout\ : std_logic;
SIGNAL \uut|alu1|Add0~18_combout\ : std_logic;
SIGNAL \uut|alu1|result[9]~128_combout\ : std_logic;
SIGNAL \uut|alu1|result[9]~129_combout\ : std_logic;
SIGNAL \uut|alu1|result[9]~130_combout\ : std_logic;
SIGNAL \uut|alu1|result[9]~127_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~42_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~43_combout\ : std_logic;
SIGNAL \uut|alu1|result[1]~125_combout\ : std_logic;
SIGNAL \uut|alu1|result[9]~126_combout\ : std_logic;
SIGNAL \uut|alu1|result[9]~131_combout\ : std_logic;
SIGNAL \uut|rf_in1[9]~19_combout\ : std_logic;
SIGNAL \uut|rf_in1[9]~20_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[15][9]~q\ : std_logic;
SIGNAL \uut|register_file|Mux22~0_combout\ : std_logic;
SIGNAL \uut|register_file|Mux22~1_combout\ : std_logic;
SIGNAL \uut|register_file|Mux22~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux22~3_combout\ : std_logic;
SIGNAL \uut|register_file|Mux22~4_combout\ : std_logic;
SIGNAL \uut|register_file|Mux22~5_combout\ : std_logic;
SIGNAL \uut|register_file|Mux22~6_combout\ : std_logic;
SIGNAL \uut|register_file|Mux22~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux22~8_combout\ : std_logic;
SIGNAL \uut|register_file|Mux22~9_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~45_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~47_combout\ : std_logic;
SIGNAL \uut|register_file|Mux29~16_combout\ : std_logic;
SIGNAL \uut|register_file|Mux23~5_combout\ : std_logic;
SIGNAL \uut|register_file|Mux23~6_combout\ : std_logic;
SIGNAL \uut|register_file|Mux23~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux23~8_combout\ : std_logic;
SIGNAL \uut|register_file|Mux23~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux23~3_combout\ : std_logic;
SIGNAL \uut|register_file|Mux23~0_combout\ : std_logic;
SIGNAL \uut|register_file|Mux23~1_combout\ : std_logic;
SIGNAL \uut|register_file|Mux23~4_combout\ : std_logic;
SIGNAL \uut|register_file|Mux23~9_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~41_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~43_combout\ : std_logic;
SIGNAL \uut|instr_decode|rs1[2]~4_combout\ : std_logic;
SIGNAL \uut|register_file|Mux24~0_combout\ : std_logic;
SIGNAL \uut|register_file|Mux24~1_combout\ : std_logic;
SIGNAL \uut|register_file|Mux24~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux24~3_combout\ : std_logic;
SIGNAL \uut|register_file|Mux24~4_combout\ : std_logic;
SIGNAL \uut|register_file|Mux24~5_combout\ : std_logic;
SIGNAL \uut|register_file|Mux24~6_combout\ : std_logic;
SIGNAL \uut|register_file|Mux24~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux24~8_combout\ : std_logic;
SIGNAL \uut|register_file|Mux24~9_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~37_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~39_combout\ : std_logic;
SIGNAL \uut|alu_in2[0]~81_combout\ : std_logic;
SIGNAL \uut|alu_in2[0]~58_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight0~15_combout\ : std_logic;
SIGNAL \uut|alu1|result[6]~148_combout\ : std_logic;
SIGNAL \uut|alu1|result[6]~147_combout\ : std_logic;
SIGNAL \uut|alu1|result[6]~151_combout\ : std_logic;
SIGNAL \uut|alu1|Add1~12_combout\ : std_logic;
SIGNAL \uut|alu1|Add0~12_combout\ : std_logic;
SIGNAL \uut|alu1|result[6]~150_combout\ : std_logic;
SIGNAL \uut|alu1|result[6]~152_combout\ : std_logic;
SIGNAL \uut|alu1|result[6]~149_combout\ : std_logic;
SIGNAL \uut|alu1|result[6]~153_combout\ : std_logic;
SIGNAL \uut|alu1|result[6]~154_combout\ : std_logic;
SIGNAL \uut|Pipe_mul_out[6]~feeder_combout\ : std_logic;
SIGNAL \uut|rf_in1[6]~25_combout\ : std_logic;
SIGNAL \uut|rf_in1[6]~26_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[3][6]~q\ : std_logic;
SIGNAL \uut|register_file|Mux25~5_combout\ : std_logic;
SIGNAL \uut|register_file|Mux25~6_combout\ : std_logic;
SIGNAL \uut|register_file|Mux25~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux25~8_combout\ : std_logic;
SIGNAL \uut|register_file|Mux25~0_combout\ : std_logic;
SIGNAL \uut|register_file|Mux25~1_combout\ : std_logic;
SIGNAL \uut|register_file|Mux25~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux25~3_combout\ : std_logic;
SIGNAL \uut|register_file|Mux25~4_combout\ : std_logic;
SIGNAL \uut|register_file|Mux25~9_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~33_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~35_combout\ : std_logic;
SIGNAL \uut|instr_decode|rs2[3]~9_combout\ : std_logic;
SIGNAL \uut|instr_decode|rs2[3]~15_combout\ : std_logic;
SIGNAL \uut|register_file|Mux50~5_combout\ : std_logic;
SIGNAL \uut|register_file|Mux50~6_combout\ : std_logic;
SIGNAL \uut|register_file|Mux50~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux50~8_combout\ : std_logic;
SIGNAL \uut|register_file|Mux50~0_combout\ : std_logic;
SIGNAL \uut|register_file|Mux50~1_combout\ : std_logic;
SIGNAL \uut|register_file|Mux50~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux50~3_combout\ : std_logic;
SIGNAL \uut|register_file|Mux50~4_combout\ : std_logic;
SIGNAL \uut|register_file|Mux50~9_combout\ : std_logic;
SIGNAL \bus1|M2_RDATABUS[13]~14_combout\ : std_logic;
SIGNAL \bus1|c1_wdatabus[13]~14_combout\ : std_logic;
SIGNAL \bus1|S4_WDATABUS[13]~13_combout\ : std_logic;
SIGNAL \my_dma|rstep_reg[13]~feeder_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[13]~58_combout\ : std_logic;
SIGNAL \my_dma|raddr_reg[13]~feeder_combout\ : std_logic;
SIGNAL \my_dma|Selector81~0_combout\ : std_logic;
SIGNAL \bus1|c1_addrbus[13]~6_combout\ : std_logic;
SIGNAL \bus1|c1_op.slave.s1~0_combout\ : std_logic;
SIGNAL \bus1|c2_op.slave.s1~feeder_combout\ : std_logic;
SIGNAL \bus1|c2_op.slave.s1~q\ : std_logic;
SIGNAL \bus1|S1_WDATABUS[5]~11_combout\ : std_logic;
SIGNAL \DRAM|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[5]~118_combout\ : std_logic;
SIGNAL \uut|Pipe_mul_out[5]~feeder_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~53_combout\ : std_logic;
SIGNAL \uut|alu1|ShiftRight1~54_combout\ : std_logic;
SIGNAL \uut|alu1|result[5]~160_combout\ : std_logic;
SIGNAL \uut|alu1|result[5]~157_combout\ : std_logic;
SIGNAL \uut|alu1|Add0~10_combout\ : std_logic;
SIGNAL \uut|alu1|Add1~10_combout\ : std_logic;
SIGNAL \uut|alu1|result[5]~156_combout\ : std_logic;
SIGNAL \uut|alu1|result[5]~158_combout\ : std_logic;
SIGNAL \uut|alu1|result[5]~159_combout\ : std_logic;
SIGNAL \uut|alu1|result[5]~155_combout\ : std_logic;
SIGNAL \uut|alu1|result[5]~161_combout\ : std_logic;
SIGNAL \uut|rf_in1[5]~27_combout\ : std_logic;
SIGNAL \uut|rf_in1[5]~28_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[11][5]~q\ : std_logic;
SIGNAL \uut|register_file|Mux26~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux26~3_combout\ : std_logic;
SIGNAL \uut|register_file|Mux26~0_combout\ : std_logic;
SIGNAL \uut|register_file|Mux26~1_combout\ : std_logic;
SIGNAL \uut|register_file|Mux26~4_combout\ : std_logic;
SIGNAL \uut|register_file|Mux26~5_combout\ : std_logic;
SIGNAL \uut|register_file|Mux26~6_combout\ : std_logic;
SIGNAL \uut|register_file|Mux26~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux26~8_combout\ : std_logic;
SIGNAL \uut|register_file|Mux26~9_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~29_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~31_combout\ : std_logic;
SIGNAL \uut|instr_decode|rs1[0]~3_combout\ : std_logic;
SIGNAL \uut|register_file|Mux27~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux27~3_combout\ : std_logic;
SIGNAL \uut|register_file|Mux27~0_combout\ : std_logic;
SIGNAL \uut|register_file|Mux27~1_combout\ : std_logic;
SIGNAL \uut|register_file|Mux27~4_combout\ : std_logic;
SIGNAL \uut|register_file|Mux27~5_combout\ : std_logic;
SIGNAL \uut|register_file|Mux27~6_combout\ : std_logic;
SIGNAL \uut|register_file|Mux27~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux27~8_combout\ : std_logic;
SIGNAL \uut|register_file|Mux27~9_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~25_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~27_combout\ : std_logic;
SIGNAL \uut|instr_decode|Equal0~0_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~6_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~7_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~4_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~5_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~8_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~20_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~21_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~23_combout\ : std_logic;
SIGNAL \uut|instr_decode|Equal8~0_combout\ : std_logic;
SIGNAL \uut|instr_decode|Equal17~1_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~17_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~19_combout\ : std_logic;
SIGNAL \uut|instr_decode|Equal16~0_combout\ : std_logic;
SIGNAL \bus1|c1_op.master.m2~0_combout\ : std_logic;
SIGNAL \bus1|M2_NREADY~0_combout\ : std_logic;
SIGNAL \my_dma|Selector1~0_combout\ : std_logic;
SIGNAL \my_dma|Selector1~1_combout\ : std_logic;
SIGNAL \my_dma|DMA_State.dma_raddr~feeder_combout\ : std_logic;
SIGNAL \my_dma|DMA_State.dma_raddr~q\ : std_logic;
SIGNAL \my_dma|DMA_State.dma_rdata~q\ : std_logic;
SIGNAL \my_dma|DMA_State.dma_waddr~q\ : std_logic;
SIGNAL \my_dma|waddr_reg[14]~45\ : std_logic;
SIGNAL \my_dma|waddr_reg[15]~46_combout\ : std_logic;
SIGNAL \my_dma|waddr_reg[15]~feeder_combout\ : std_logic;
SIGNAL \my_dma|Selector83~0_combout\ : std_logic;
SIGNAL \bus1|process_1~0_combout\ : std_logic;
SIGNAL \uut|instr_decode|immediate[15]~28_combout\ : std_logic;
SIGNAL \uut|memory_logic|Add0~29\ : std_logic;
SIGNAL \uut|memory_logic|Add0~30_combout\ : std_logic;
SIGNAL \bus1|process_1~1_combout\ : std_logic;
SIGNAL \bus1|process_1~3_combout\ : std_logic;
SIGNAL \bus1|S1_MW~combout\ : std_logic;
SIGNAL \bus1|S1_WDATABUS[1]~15_combout\ : std_logic;
SIGNAL \DRAM|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \bus1|c2_rdatabus[1]~158_combout\ : std_logic;
SIGNAL \uut|alu1|result[1]~194_combout\ : std_logic;
SIGNAL \uut|alu1|Add0~2_combout\ : std_logic;
SIGNAL \uut|alu1|Add1~2_combout\ : std_logic;
SIGNAL \uut|alu1|result[1]~193_combout\ : std_logic;
SIGNAL \uut|alu1|result[1]~191_combout\ : std_logic;
SIGNAL \uut|alu1|result[1]~186_combout\ : std_logic;
SIGNAL \uut|alu1|result[1]~187_combout\ : std_logic;
SIGNAL \uut|alu1|result[1]~188_combout\ : std_logic;
SIGNAL \uut|alu1|result[1]~189_combout\ : std_logic;
SIGNAL \uut|alu1|result[1]~190_combout\ : std_logic;
SIGNAL \uut|alu1|result[1]~192_combout\ : std_logic;
SIGNAL \uut|alu1|result[1]~195_combout\ : std_logic;
SIGNAL \uut|Pipe_mul_out[1]~feeder_combout\ : std_logic;
SIGNAL \uut|rf_in1[1]~35_combout\ : std_logic;
SIGNAL \uut|rf_in1[1]~36_combout\ : std_logic;
SIGNAL \uut|register_file|reg_out[11][1]~q\ : std_logic;
SIGNAL \uut|register_file|Mux30~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux30~3_combout\ : std_logic;
SIGNAL \uut|register_file|Mux30~0_combout\ : std_logic;
SIGNAL \uut|register_file|Mux30~1_combout\ : std_logic;
SIGNAL \uut|register_file|Mux30~4_combout\ : std_logic;
SIGNAL \uut|register_file|Mux30~5_combout\ : std_logic;
SIGNAL \uut|register_file|Mux30~6_combout\ : std_logic;
SIGNAL \uut|register_file|Mux30~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux30~8_combout\ : std_logic;
SIGNAL \uut|register_file|Mux30~9_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~13_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~15_combout\ : std_logic;
SIGNAL \uut|instr_decode|rs1[3]~1_combout\ : std_logic;
SIGNAL \uut|register_file|Mux31~2_combout\ : std_logic;
SIGNAL \uut|register_file|Mux31~3_combout\ : std_logic;
SIGNAL \uut|register_file|Mux31~0_combout\ : std_logic;
SIGNAL \uut|register_file|Mux31~1_combout\ : std_logic;
SIGNAL \uut|register_file|Mux31~4_combout\ : std_logic;
SIGNAL \uut|register_file|Mux31~5_combout\ : std_logic;
SIGNAL \uut|register_file|Mux31~6_combout\ : std_logic;
SIGNAL \uut|register_file|Mux31~7_combout\ : std_logic;
SIGNAL \uut|register_file|Mux31~8_combout\ : std_logic;
SIGNAL \uut|register_file|Mux31~9_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~9_combout\ : std_logic;
SIGNAL \uut|pc_calculation|Add0~11_combout\ : std_logic;
SIGNAL \uut|instr_decode|Equal15~0_combout\ : std_logic;
SIGNAL \uut|instr_decode|Equal15~1_combout\ : std_logic;
SIGNAL \bus1|M2_RDATABUS[0]~1_combout\ : std_logic;
SIGNAL \bus1|c1_wdatabus[0]~1_combout\ : std_logic;
SIGNAL \bus1|S4_WDATABUS[0]~0_combout\ : std_logic;
SIGNAL \my_dma|count_reg[31]~34_combout\ : std_logic;
SIGNAL \my_dma|wstep_reg[0]~0_combout\ : std_logic;
SIGNAL \my_dma|count_reg[31]~35_combout\ : std_logic;
SIGNAL \my_dma|count_reg[31]~36_combout\ : std_logic;
SIGNAL \my_dma|count_reg[0]~33\ : std_logic;
SIGNAL \my_dma|count_reg[1]~37_combout\ : std_logic;
SIGNAL \my_dma|count_reg[1]~38\ : std_logic;
SIGNAL \my_dma|count_reg[2]~39_combout\ : std_logic;
SIGNAL \my_dma|count_reg[2]~40\ : std_logic;
SIGNAL \my_dma|count_reg[3]~41_combout\ : std_logic;
SIGNAL \my_dma|count_reg[3]~42\ : std_logic;
SIGNAL \my_dma|count_reg[4]~43_combout\ : std_logic;
SIGNAL \my_dma|count_reg[4]~44\ : std_logic;
SIGNAL \my_dma|count_reg[5]~45_combout\ : std_logic;
SIGNAL \my_dma|count_reg[5]~46\ : std_logic;
SIGNAL \my_dma|count_reg[6]~47_combout\ : std_logic;
SIGNAL \my_dma|count_reg[6]~48\ : std_logic;
SIGNAL \my_dma|count_reg[7]~49_combout\ : std_logic;
SIGNAL \my_dma|count_reg[7]~50\ : std_logic;
SIGNAL \my_dma|count_reg[8]~51_combout\ : std_logic;
SIGNAL \my_dma|count_reg[8]~52\ : std_logic;
SIGNAL \my_dma|count_reg[9]~53_combout\ : std_logic;
SIGNAL \my_dma|count_reg[9]~54\ : std_logic;
SIGNAL \my_dma|count_reg[10]~55_combout\ : std_logic;
SIGNAL \my_dma|count_reg[10]~56\ : std_logic;
SIGNAL \my_dma|count_reg[11]~57_combout\ : std_logic;
SIGNAL \my_dma|count_reg[11]~58\ : std_logic;
SIGNAL \my_dma|count_reg[12]~59_combout\ : std_logic;
SIGNAL \my_dma|count_reg[12]~60\ : std_logic;
SIGNAL \my_dma|count_reg[13]~61_combout\ : std_logic;
SIGNAL \my_dma|count_reg[13]~62\ : std_logic;
SIGNAL \my_dma|count_reg[14]~63_combout\ : std_logic;
SIGNAL \my_dma|count_reg[14]~64\ : std_logic;
SIGNAL \my_dma|count_reg[15]~65_combout\ : std_logic;
SIGNAL \my_dma|count_reg[15]~66\ : std_logic;
SIGNAL \my_dma|count_reg[16]~67_combout\ : std_logic;
SIGNAL \my_dma|count_reg[16]~68\ : std_logic;
SIGNAL \my_dma|count_reg[17]~69_combout\ : std_logic;
SIGNAL \my_dma|count_reg[17]~70\ : std_logic;
SIGNAL \my_dma|count_reg[18]~71_combout\ : std_logic;
SIGNAL \my_dma|count_reg[18]~72\ : std_logic;
SIGNAL \my_dma|count_reg[19]~73_combout\ : std_logic;
SIGNAL \my_dma|count_reg[19]~74\ : std_logic;
SIGNAL \my_dma|count_reg[20]~75_combout\ : std_logic;
SIGNAL \my_dma|count_reg[20]~76\ : std_logic;
SIGNAL \my_dma|count_reg[21]~77_combout\ : std_logic;
SIGNAL \my_dma|count_reg[21]~78\ : std_logic;
SIGNAL \my_dma|count_reg[22]~79_combout\ : std_logic;
SIGNAL \my_dma|count_reg[22]~80\ : std_logic;
SIGNAL \my_dma|count_reg[23]~81_combout\ : std_logic;
SIGNAL \my_dma|count_reg[23]~82\ : std_logic;
SIGNAL \my_dma|count_reg[24]~83_combout\ : std_logic;
SIGNAL \my_dma|count_reg[24]~84\ : std_logic;
SIGNAL \my_dma|count_reg[25]~85_combout\ : std_logic;
SIGNAL \my_dma|count_reg[25]~86\ : std_logic;
SIGNAL \my_dma|count_reg[26]~87_combout\ : std_logic;
SIGNAL \my_dma|count_reg[26]~88\ : std_logic;
SIGNAL \my_dma|count_reg[27]~89_combout\ : std_logic;
SIGNAL \my_dma|count_reg[27]~90\ : std_logic;
SIGNAL \my_dma|count_reg[28]~91_combout\ : std_logic;
SIGNAL \my_dma|count_reg[28]~92\ : std_logic;
SIGNAL \my_dma|count_reg[29]~93_combout\ : std_logic;
SIGNAL \my_dma|count_reg[29]~94\ : std_logic;
SIGNAL \my_dma|count_reg[30]~95_combout\ : std_logic;
SIGNAL \my_dma|count_reg[30]~96\ : std_logic;
SIGNAL \my_dma|count_reg[31]~97_combout\ : std_logic;
SIGNAL \my_dma|Equal1~9_combout\ : std_logic;
SIGNAL \my_dma|Equal1~6_combout\ : std_logic;
SIGNAL \my_dma|Equal1~5_combout\ : std_logic;
SIGNAL \my_dma|Equal1~7_combout\ : std_logic;
SIGNAL \my_dma|Equal1~8_combout\ : std_logic;
SIGNAL \my_dma|Equal1~0_combout\ : std_logic;
SIGNAL \my_dma|Equal1~1_combout\ : std_logic;
SIGNAL \my_dma|Equal1~3_combout\ : std_logic;
SIGNAL \my_dma|Equal1~2_combout\ : std_logic;
SIGNAL \my_dma|Equal1~4_combout\ : std_logic;
SIGNAL \my_dma|Equal1~10_combout\ : std_logic;
SIGNAL \my_dma|Selector0~0_combout\ : std_logic;
SIGNAL \my_dma|DMA_State.dma_idle~q\ : std_logic;
SIGNAL \bus1|c1_op.master.default~0_combout\ : std_logic;
SIGNAL \bus1|c1_op.slave.s2~0_combout\ : std_logic;
SIGNAL \bus1|c2_op.slave.s2~q\ : std_logic;
SIGNAL \bus1|c2_op.master.m2~q\ : std_logic;
SIGNAL \bus1|M2_RDATABUS[3]~0_combout\ : std_logic;
SIGNAL \bus1|M2_RDATABUS[3]~4_combout\ : std_logic;
SIGNAL \bus1|c1_wdatabus[3]~4_combout\ : std_logic;
SIGNAL \bus2|S2_WDATABUS[3]~5_combout\ : std_logic;
SIGNAL \Equal0~0_combout\ : std_logic;
SIGNAL \Equal0~1_combout\ : std_logic;
SIGNAL \Equal0~2_combout\ : std_logic;
SIGNAL \Equal0~3_combout\ : std_logic;
SIGNAL \bus2|S2_WDATABUS[2]~4_combout\ : std_logic;
SIGNAL \bus2|S2_WDATABUS[1]~3_combout\ : std_logic;
SIGNAL \bus2|S2_WDATABUS[0]~2_combout\ : std_logic;
SIGNAL \h0|Mux6~0_combout\ : std_logic;
SIGNAL \h0|Mux5~0_combout\ : std_logic;
SIGNAL \h0|Mux4~0_combout\ : std_logic;
SIGNAL \h0|Mux3~0_combout\ : std_logic;
SIGNAL \h0|Mux2~0_combout\ : std_logic;
SIGNAL \h0|Mux1~0_combout\ : std_logic;
SIGNAL \h0|Mux0~0_combout\ : std_logic;
SIGNAL \bus2|S2_WDATABUS[4]~6_combout\ : std_logic;
SIGNAL \bus2|S2_WDATABUS[6]~8_combout\ : std_logic;
SIGNAL \bus2|S2_WDATABUS[5]~7_combout\ : std_logic;
SIGNAL \bus2|S2_WDATABUS[7]~9_combout\ : std_logic;
SIGNAL \h1|Mux6~0_combout\ : std_logic;
SIGNAL \h1|Mux5~0_combout\ : std_logic;
SIGNAL \h1|Mux4~0_combout\ : std_logic;
SIGNAL \h1|Mux3~0_combout\ : std_logic;
SIGNAL \h1|Mux2~0_combout\ : std_logic;
SIGNAL \h1|Mux1~0_combout\ : std_logic;
SIGNAL \h1|Mux0~0_combout\ : std_logic;
SIGNAL \bus2|S2_WDATABUS[9]~11_combout\ : std_logic;
SIGNAL \bus2|S2_WDATABUS[11]~13_combout\ : std_logic;
SIGNAL \bus2|S2_WDATABUS[10]~12_combout\ : std_logic;
SIGNAL \bus2|S2_WDATABUS[8]~10_combout\ : std_logic;
SIGNAL \h2|Mux6~0_combout\ : std_logic;
SIGNAL \h2|Mux5~0_combout\ : std_logic;
SIGNAL \h2|Mux4~0_combout\ : std_logic;
SIGNAL \h2|Mux3~0_combout\ : std_logic;
SIGNAL \h2|Mux2~0_combout\ : std_logic;
SIGNAL \h2|Mux1~0_combout\ : std_logic;
SIGNAL \h2|Mux0~0_combout\ : std_logic;
SIGNAL \bus2|S2_WDATABUS[15]~17_combout\ : std_logic;
SIGNAL \bus2|S2_WDATABUS[14]~16_combout\ : std_logic;
SIGNAL \bus2|S2_WDATABUS[13]~15_combout\ : std_logic;
SIGNAL \bus2|S2_WDATABUS[12]~14_combout\ : std_logic;
SIGNAL \h3|Mux6~0_combout\ : std_logic;
SIGNAL \h3|Mux5~0_combout\ : std_logic;
SIGNAL \h3|Mux4~0_combout\ : std_logic;
SIGNAL \h3|Mux3~0_combout\ : std_logic;
SIGNAL \h3|Mux2~0_combout\ : std_logic;
SIGNAL \h3|Mux1~0_combout\ : std_logic;
SIGNAL \h3|Mux0~0_combout\ : std_logic;
SIGNAL \bus2|S2_WDATABUS[17]~19_combout\ : std_logic;
SIGNAL \bus2|S2_WDATABUS[19]~21_combout\ : std_logic;
SIGNAL \bus2|S2_WDATABUS[16]~18_combout\ : std_logic;
SIGNAL \bus2|S2_WDATABUS[18]~20_combout\ : std_logic;
SIGNAL \h4|Mux6~0_combout\ : std_logic;
SIGNAL \h4|Mux5~0_combout\ : std_logic;
SIGNAL \h4|Mux4~0_combout\ : std_logic;
SIGNAL \h4|Mux3~0_combout\ : std_logic;
SIGNAL \h4|Mux2~0_combout\ : std_logic;
SIGNAL \h4|Mux1~0_combout\ : std_logic;
SIGNAL \h4|Mux0~0_combout\ : std_logic;
SIGNAL \bus2|S2_WDATABUS[23]~25_combout\ : std_logic;
SIGNAL \bus2|S2_WDATABUS[22]~24_combout\ : std_logic;
SIGNAL \bus2|S2_WDATABUS[21]~23_combout\ : std_logic;
SIGNAL \bus2|S2_WDATABUS[20]~22_combout\ : std_logic;
SIGNAL \h5|Mux6~0_combout\ : std_logic;
SIGNAL \h5|Mux5~0_combout\ : std_logic;
SIGNAL \h5|Mux4~0_combout\ : std_logic;
SIGNAL \h5|Mux3~0_combout\ : std_logic;
SIGNAL \h5|Mux2~0_combout\ : std_logic;
SIGNAL \h5|Mux1~0_combout\ : std_logic;
SIGNAL \h5|Mux0~0_combout\ : std_logic;
SIGNAL \bus2|S2_WDATABUS[27]~29_combout\ : std_logic;
SIGNAL \bus2|S2_WDATABUS[24]~26_combout\ : std_logic;
SIGNAL \bus2|S2_WDATABUS[26]~28_combout\ : std_logic;
SIGNAL \bus2|S2_WDATABUS[25]~27_combout\ : std_logic;
SIGNAL \h6|Mux6~0_combout\ : std_logic;
SIGNAL \h6|Mux5~0_combout\ : std_logic;
SIGNAL \h6|Mux4~0_combout\ : std_logic;
SIGNAL \h6|Mux3~0_combout\ : std_logic;
SIGNAL \h6|Mux2~0_combout\ : std_logic;
SIGNAL \h6|Mux1~0_combout\ : std_logic;
SIGNAL \h6|Mux0~0_combout\ : std_logic;
SIGNAL \bus2|S2_WDATABUS[31]~33_combout\ : std_logic;
SIGNAL \bus2|S2_WDATABUS[29]~31_combout\ : std_logic;
SIGNAL \bus2|S2_WDATABUS[30]~32_combout\ : std_logic;
SIGNAL \bus2|S2_WDATABUS[28]~30_combout\ : std_logic;
SIGNAL \h7|Mux6~0_combout\ : std_logic;
SIGNAL \h7|Mux5~0_combout\ : std_logic;
SIGNAL \h7|Mux4~0_combout\ : std_logic;
SIGNAL \h7|Mux3~0_combout\ : std_logic;
SIGNAL \h7|Mux2~0_combout\ : std_logic;
SIGNAL \h7|Mux1~0_combout\ : std_logic;
SIGNAL \h7|Mux0~0_combout\ : std_logic;
SIGNAL \uut|Pipe_RD\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \my_dma|ck_S4_ADDRBUS\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \my_pll|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \my_dma|count_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \uut|Pipe_alu_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \IRAM|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \uut|mult|Mult0|auto_generated|w569w\ : std_logic_vector(64 DOWNTO 0);
SIGNAL output : std_logic_vector(31 DOWNTO 0);
SIGNAL \my_dma|raddr_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \my_dma|waddr_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \my_dma|data_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \uut|Pipe_mul_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \my_dma|wstart_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \my_dma|rstep_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \my_dma|rstart_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \my_dma|wstep_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \my_counter|read_addr\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \my_dma|M2_ADDRBUS\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \uut|pc_calculation|curr_pc\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_dma|ALT_INV_DMA_State.dma_waddr~q\ : std_logic;
SIGNAL \h7|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \h6|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \h5|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \h4|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \h3|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \h2|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \h1|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \h0|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \ALT_INV_KEY[0]~input_o\ : std_logic;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_KEY <= KEY;
ww_SW <= SW;
LEDR <= ww_LEDR;
LEDG <= ww_LEDG;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
HEX4 <= ww_HEX4;
HEX5 <= ww_HEX5;
HEX6 <= ww_HEX6;
HEX7 <= ww_HEX7;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\my_pll|auto_generated|pll1_INCLK_bus\ <= (gnd & \CLOCK_50~input_o\);

\my_pll|auto_generated|wire_pll1_clk\(0) <= \my_pll|auto_generated|pll1_CLK_bus\(0);
\my_pll|auto_generated|wire_pll1_clk\(1) <= \my_pll|auto_generated|pll1_CLK_bus\(1);
\my_pll|auto_generated|wire_pll1_clk\(2) <= \my_pll|auto_generated|pll1_CLK_bus\(2);
\my_pll|auto_generated|wire_pll1_clk\(3) <= \my_pll|auto_generated|pll1_CLK_bus\(3);
\my_pll|auto_generated|wire_pll1_clk\(4) <= \my_pll|auto_generated|pll1_CLK_bus\(4);

\IRAM|auto_generated|ram_block1a24_PORTADATAIN_bus\ <= (\IRAM|auto_generated|q_a\(25) & \IRAM|auto_generated|q_a\(24));

\IRAM|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\uut|pc_calculation|Add0~56_combout\ & \uut|pc_calculation|Add0~51_combout\ & \uut|pc_calculation|Add0~47_combout\ & \uut|pc_calculation|Add0~43_combout\ & \uut|pc_calculation|Add0~39_combout\ & 
\uut|pc_calculation|Add0~35_combout\ & \uut|pc_calculation|Add0~31_combout\ & \uut|pc_calculation|Add0~27_combout\ & \uut|pc_calculation|Add0~23_combout\ & \uut|pc_calculation|Add0~19_combout\ & \uut|pc_calculation|Add0~15_combout\ & 
\uut|pc_calculation|Add0~11_combout\);

\IRAM|auto_generated|q_a\(24) <= \IRAM|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);
\IRAM|auto_generated|q_a\(25) <= \IRAM|auto_generated|ram_block1a24_PORTADATAOUT_bus\(1);

\IRAM|auto_generated|ram_block1a27_PORTADATAIN_bus\ <= (\IRAM|auto_generated|q_a\(31) & \IRAM|auto_generated|q_a\(27));

\IRAM|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\uut|pc_calculation|Add0~56_combout\ & \uut|pc_calculation|Add0~51_combout\ & \uut|pc_calculation|Add0~47_combout\ & \uut|pc_calculation|Add0~43_combout\ & \uut|pc_calculation|Add0~39_combout\ & 
\uut|pc_calculation|Add0~35_combout\ & \uut|pc_calculation|Add0~31_combout\ & \uut|pc_calculation|Add0~27_combout\ & \uut|pc_calculation|Add0~23_combout\ & \uut|pc_calculation|Add0~19_combout\ & \uut|pc_calculation|Add0~15_combout\ & 
\uut|pc_calculation|Add0~11_combout\);

\IRAM|auto_generated|q_a\(27) <= \IRAM|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);
\IRAM|auto_generated|q_a\(31) <= \IRAM|auto_generated|ram_block1a27_PORTADATAOUT_bus\(1);

\IRAM|auto_generated|ram_block1a26_PORTADATAIN_bus\ <= (\IRAM|auto_generated|q_a\(30) & \IRAM|auto_generated|q_a\(26));

\IRAM|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\uut|pc_calculation|Add0~56_combout\ & \uut|pc_calculation|Add0~51_combout\ & \uut|pc_calculation|Add0~47_combout\ & \uut|pc_calculation|Add0~43_combout\ & \uut|pc_calculation|Add0~39_combout\ & 
\uut|pc_calculation|Add0~35_combout\ & \uut|pc_calculation|Add0~31_combout\ & \uut|pc_calculation|Add0~27_combout\ & \uut|pc_calculation|Add0~23_combout\ & \uut|pc_calculation|Add0~19_combout\ & \uut|pc_calculation|Add0~15_combout\ & 
\uut|pc_calculation|Add0~11_combout\);

\IRAM|auto_generated|q_a\(26) <= \IRAM|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);
\IRAM|auto_generated|q_a\(30) <= \IRAM|auto_generated|ram_block1a26_PORTADATAOUT_bus\(1);

\IRAM|auto_generated|ram_block1a28_PORTADATAIN_bus\ <= (\IRAM|auto_generated|q_a\(29) & \IRAM|auto_generated|q_a\(28));

\IRAM|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\uut|pc_calculation|Add0~56_combout\ & \uut|pc_calculation|Add0~51_combout\ & \uut|pc_calculation|Add0~47_combout\ & \uut|pc_calculation|Add0~43_combout\ & \uut|pc_calculation|Add0~39_combout\ & 
\uut|pc_calculation|Add0~35_combout\ & \uut|pc_calculation|Add0~31_combout\ & \uut|pc_calculation|Add0~27_combout\ & \uut|pc_calculation|Add0~23_combout\ & \uut|pc_calculation|Add0~19_combout\ & \uut|pc_calculation|Add0~15_combout\ & 
\uut|pc_calculation|Add0~11_combout\);

\IRAM|auto_generated|q_a\(28) <= \IRAM|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);
\IRAM|auto_generated|q_a\(29) <= \IRAM|auto_generated|ram_block1a28_PORTADATAOUT_bus\(1);

\IRAM|auto_generated|ram_block1a15_PORTADATAIN_bus\ <= (\IRAM|auto_generated|q_a\(19) & \IRAM|auto_generated|q_a\(15));

\IRAM|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\uut|pc_calculation|Add0~56_combout\ & \uut|pc_calculation|Add0~51_combout\ & \uut|pc_calculation|Add0~47_combout\ & \uut|pc_calculation|Add0~43_combout\ & \uut|pc_calculation|Add0~39_combout\ & 
\uut|pc_calculation|Add0~35_combout\ & \uut|pc_calculation|Add0~31_combout\ & \uut|pc_calculation|Add0~27_combout\ & \uut|pc_calculation|Add0~23_combout\ & \uut|pc_calculation|Add0~19_combout\ & \uut|pc_calculation|Add0~15_combout\ & 
\uut|pc_calculation|Add0~11_combout\);

\IRAM|auto_generated|q_a\(15) <= \IRAM|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);
\IRAM|auto_generated|q_a\(19) <= \IRAM|auto_generated|ram_block1a15_PORTADATAOUT_bus\(1);

\IRAM|auto_generated|ram_block1a13_PORTADATAIN_bus\ <= (\IRAM|auto_generated|q_a\(23) & \IRAM|auto_generated|q_a\(13));

\IRAM|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\uut|pc_calculation|Add0~56_combout\ & \uut|pc_calculation|Add0~51_combout\ & \uut|pc_calculation|Add0~47_combout\ & \uut|pc_calculation|Add0~43_combout\ & \uut|pc_calculation|Add0~39_combout\ & 
\uut|pc_calculation|Add0~35_combout\ & \uut|pc_calculation|Add0~31_combout\ & \uut|pc_calculation|Add0~27_combout\ & \uut|pc_calculation|Add0~23_combout\ & \uut|pc_calculation|Add0~19_combout\ & \uut|pc_calculation|Add0~15_combout\ & 
\uut|pc_calculation|Add0~11_combout\);

\IRAM|auto_generated|q_a\(13) <= \IRAM|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);
\IRAM|auto_generated|q_a\(23) <= \IRAM|auto_generated|ram_block1a13_PORTADATAOUT_bus\(1);

\IRAM|auto_generated|ram_block1a17_PORTADATAIN_bus\ <= (\IRAM|auto_generated|q_a\(21) & \IRAM|auto_generated|q_a\(17));

\IRAM|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\uut|pc_calculation|Add0~56_combout\ & \uut|pc_calculation|Add0~51_combout\ & \uut|pc_calculation|Add0~47_combout\ & \uut|pc_calculation|Add0~43_combout\ & \uut|pc_calculation|Add0~39_combout\ & 
\uut|pc_calculation|Add0~35_combout\ & \uut|pc_calculation|Add0~31_combout\ & \uut|pc_calculation|Add0~27_combout\ & \uut|pc_calculation|Add0~23_combout\ & \uut|pc_calculation|Add0~19_combout\ & \uut|pc_calculation|Add0~15_combout\ & 
\uut|pc_calculation|Add0~11_combout\);

\IRAM|auto_generated|q_a\(17) <= \IRAM|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);
\IRAM|auto_generated|q_a\(21) <= \IRAM|auto_generated|ram_block1a17_PORTADATAOUT_bus\(1);

\IRAM|auto_generated|ram_block1a12_PORTADATAIN_bus\ <= (\IRAM|auto_generated|q_a\(16) & \IRAM|auto_generated|q_a\(12));

\IRAM|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\uut|pc_calculation|Add0~56_combout\ & \uut|pc_calculation|Add0~51_combout\ & \uut|pc_calculation|Add0~47_combout\ & \uut|pc_calculation|Add0~43_combout\ & \uut|pc_calculation|Add0~39_combout\ & 
\uut|pc_calculation|Add0~35_combout\ & \uut|pc_calculation|Add0~31_combout\ & \uut|pc_calculation|Add0~27_combout\ & \uut|pc_calculation|Add0~23_combout\ & \uut|pc_calculation|Add0~19_combout\ & \uut|pc_calculation|Add0~15_combout\ & 
\uut|pc_calculation|Add0~11_combout\);

\IRAM|auto_generated|q_a\(12) <= \IRAM|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);
\IRAM|auto_generated|q_a\(16) <= \IRAM|auto_generated|ram_block1a12_PORTADATAOUT_bus\(1);

\IRAM|auto_generated|ram_block1a14_PORTADATAIN_bus\ <= (\IRAM|auto_generated|q_a\(20) & \IRAM|auto_generated|q_a\(14));

\IRAM|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\uut|pc_calculation|Add0~56_combout\ & \uut|pc_calculation|Add0~51_combout\ & \uut|pc_calculation|Add0~47_combout\ & \uut|pc_calculation|Add0~43_combout\ & \uut|pc_calculation|Add0~39_combout\ & 
\uut|pc_calculation|Add0~35_combout\ & \uut|pc_calculation|Add0~31_combout\ & \uut|pc_calculation|Add0~27_combout\ & \uut|pc_calculation|Add0~23_combout\ & \uut|pc_calculation|Add0~19_combout\ & \uut|pc_calculation|Add0~15_combout\ & 
\uut|pc_calculation|Add0~11_combout\);

\IRAM|auto_generated|q_a\(14) <= \IRAM|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);
\IRAM|auto_generated|q_a\(20) <= \IRAM|auto_generated|ram_block1a14_PORTADATAOUT_bus\(1);

\IRAM|auto_generated|ram_block1a18_PORTADATAIN_bus\ <= (\IRAM|auto_generated|q_a\(22) & \IRAM|auto_generated|q_a\(18));

\IRAM|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\uut|pc_calculation|Add0~56_combout\ & \uut|pc_calculation|Add0~51_combout\ & \uut|pc_calculation|Add0~47_combout\ & \uut|pc_calculation|Add0~43_combout\ & \uut|pc_calculation|Add0~39_combout\ & 
\uut|pc_calculation|Add0~35_combout\ & \uut|pc_calculation|Add0~31_combout\ & \uut|pc_calculation|Add0~27_combout\ & \uut|pc_calculation|Add0~23_combout\ & \uut|pc_calculation|Add0~19_combout\ & \uut|pc_calculation|Add0~15_combout\ & 
\uut|pc_calculation|Add0~11_combout\);

\IRAM|auto_generated|q_a\(18) <= \IRAM|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);
\IRAM|auto_generated|q_a\(22) <= \IRAM|auto_generated|ram_block1a18_PORTADATAOUT_bus\(1);

\IRAM|auto_generated|ram_block1a10_PORTADATAIN_bus\ <= (\IRAM|auto_generated|q_a\(11) & \IRAM|auto_generated|q_a\(10));

\IRAM|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\uut|pc_calculation|Add0~56_combout\ & \uut|pc_calculation|Add0~51_combout\ & \uut|pc_calculation|Add0~47_combout\ & \uut|pc_calculation|Add0~43_combout\ & \uut|pc_calculation|Add0~39_combout\ & 
\uut|pc_calculation|Add0~35_combout\ & \uut|pc_calculation|Add0~31_combout\ & \uut|pc_calculation|Add0~27_combout\ & \uut|pc_calculation|Add0~23_combout\ & \uut|pc_calculation|Add0~19_combout\ & \uut|pc_calculation|Add0~15_combout\ & 
\uut|pc_calculation|Add0~11_combout\);

\IRAM|auto_generated|q_a\(10) <= \IRAM|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);
\IRAM|auto_generated|q_a\(11) <= \IRAM|auto_generated|ram_block1a10_PORTADATAOUT_bus\(1);

\IRAM|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (\IRAM|auto_generated|q_a\(9) & \IRAM|auto_generated|q_a\(8));

\IRAM|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\uut|pc_calculation|Add0~56_combout\ & \uut|pc_calculation|Add0~51_combout\ & \uut|pc_calculation|Add0~47_combout\ & \uut|pc_calculation|Add0~43_combout\ & \uut|pc_calculation|Add0~39_combout\ & 
\uut|pc_calculation|Add0~35_combout\ & \uut|pc_calculation|Add0~31_combout\ & \uut|pc_calculation|Add0~27_combout\ & \uut|pc_calculation|Add0~23_combout\ & \uut|pc_calculation|Add0~19_combout\ & \uut|pc_calculation|Add0~15_combout\ & 
\uut|pc_calculation|Add0~11_combout\);

\IRAM|auto_generated|q_a\(8) <= \IRAM|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\IRAM|auto_generated|q_a\(9) <= \IRAM|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);

\IRAM|auto_generated|ram_block1a6_PORTADATAIN_bus\ <= (\IRAM|auto_generated|q_a\(7) & \IRAM|auto_generated|q_a\(6));

\IRAM|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\uut|pc_calculation|Add0~56_combout\ & \uut|pc_calculation|Add0~51_combout\ & \uut|pc_calculation|Add0~47_combout\ & \uut|pc_calculation|Add0~43_combout\ & \uut|pc_calculation|Add0~39_combout\ & 
\uut|pc_calculation|Add0~35_combout\ & \uut|pc_calculation|Add0~31_combout\ & \uut|pc_calculation|Add0~27_combout\ & \uut|pc_calculation|Add0~23_combout\ & \uut|pc_calculation|Add0~19_combout\ & \uut|pc_calculation|Add0~15_combout\ & 
\uut|pc_calculation|Add0~11_combout\);

\IRAM|auto_generated|q_a\(6) <= \IRAM|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);
\IRAM|auto_generated|q_a\(7) <= \IRAM|auto_generated|ram_block1a6_PORTADATAOUT_bus\(1);

\IRAM|auto_generated|ram_block1a4_PORTADATAIN_bus\ <= (\IRAM|auto_generated|q_a\(5) & \IRAM|auto_generated|q_a\(4));

\IRAM|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\uut|pc_calculation|Add0~56_combout\ & \uut|pc_calculation|Add0~51_combout\ & \uut|pc_calculation|Add0~47_combout\ & \uut|pc_calculation|Add0~43_combout\ & \uut|pc_calculation|Add0~39_combout\ & 
\uut|pc_calculation|Add0~35_combout\ & \uut|pc_calculation|Add0~31_combout\ & \uut|pc_calculation|Add0~27_combout\ & \uut|pc_calculation|Add0~23_combout\ & \uut|pc_calculation|Add0~19_combout\ & \uut|pc_calculation|Add0~15_combout\ & 
\uut|pc_calculation|Add0~11_combout\);

\IRAM|auto_generated|q_a\(4) <= \IRAM|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);
\IRAM|auto_generated|q_a\(5) <= \IRAM|auto_generated|ram_block1a4_PORTADATAOUT_bus\(1);

\IRAM|auto_generated|ram_block1a2_PORTADATAIN_bus\ <= (\IRAM|auto_generated|q_a\(3) & \IRAM|auto_generated|q_a\(2));

\IRAM|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\uut|pc_calculation|Add0~56_combout\ & \uut|pc_calculation|Add0~51_combout\ & \uut|pc_calculation|Add0~47_combout\ & \uut|pc_calculation|Add0~43_combout\ & \uut|pc_calculation|Add0~39_combout\ & 
\uut|pc_calculation|Add0~35_combout\ & \uut|pc_calculation|Add0~31_combout\ & \uut|pc_calculation|Add0~27_combout\ & \uut|pc_calculation|Add0~23_combout\ & \uut|pc_calculation|Add0~19_combout\ & \uut|pc_calculation|Add0~15_combout\ & 
\uut|pc_calculation|Add0~11_combout\);

\IRAM|auto_generated|q_a\(2) <= \IRAM|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);
\IRAM|auto_generated|q_a\(3) <= \IRAM|auto_generated|ram_block1a2_PORTADATAOUT_bus\(1);

\IRAM|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\IRAM|auto_generated|q_a\(1) & \IRAM|auto_generated|q_a\(0));

\IRAM|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\uut|pc_calculation|Add0~56_combout\ & \uut|pc_calculation|Add0~51_combout\ & \uut|pc_calculation|Add0~47_combout\ & \uut|pc_calculation|Add0~43_combout\ & \uut|pc_calculation|Add0~39_combout\ & 
\uut|pc_calculation|Add0~35_combout\ & \uut|pc_calculation|Add0~31_combout\ & \uut|pc_calculation|Add0~27_combout\ & \uut|pc_calculation|Add0~23_combout\ & \uut|pc_calculation|Add0~19_combout\ & \uut|pc_calculation|Add0~15_combout\ & 
\uut|pc_calculation|Add0~11_combout\);

\IRAM|auto_generated|q_a\(0) <= \IRAM|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\IRAM|auto_generated|q_a\(1) <= \IRAM|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);

\DRAM|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \bus1|S1_WDATABUS[0]~0_combout\;

\DRAM|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\bus1|c1_op.slave.s1~0_combout\ & \bus1|S1_ADDRBUS[11]~11_combout\ & \bus1|S1_ADDRBUS[10]~10_combout\ & \bus1|S1_ADDRBUS[9]~9_combout\ & \bus1|S1_ADDRBUS[8]~8_combout\ & \bus1|S1_ADDRBUS[7]~7_combout\
& \bus1|S1_ADDRBUS[6]~6_combout\ & \bus1|S1_ADDRBUS[5]~5_combout\ & \bus1|S1_ADDRBUS[4]~4_combout\ & \bus1|S1_ADDRBUS[3]~3_combout\ & \bus1|S1_ADDRBUS[2]~2_combout\ & \bus1|S1_ADDRBUS[1]~1_combout\ & \bus1|S1_ADDRBUS[0]~0_combout\);

\DRAM|auto_generated|ram_block1a0~portadataout\ <= \DRAM|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\DRAM|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \bus1|S1_WDATABUS[15]~1_combout\;

\DRAM|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\bus1|c1_op.slave.s1~0_combout\ & \bus1|S1_ADDRBUS[11]~11_combout\ & \bus1|S1_ADDRBUS[10]~10_combout\ & \bus1|S1_ADDRBUS[9]~9_combout\ & \bus1|S1_ADDRBUS[8]~8_combout\ & \bus1|S1_ADDRBUS[7]~7_combout\
& \bus1|S1_ADDRBUS[6]~6_combout\ & \bus1|S1_ADDRBUS[5]~5_combout\ & \bus1|S1_ADDRBUS[4]~4_combout\ & \bus1|S1_ADDRBUS[3]~3_combout\ & \bus1|S1_ADDRBUS[2]~2_combout\ & \bus1|S1_ADDRBUS[1]~1_combout\ & \bus1|S1_ADDRBUS[0]~0_combout\);

\DRAM|auto_generated|ram_block1a15~portadataout\ <= \DRAM|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\DRAM|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \bus1|S1_WDATABUS[14]~2_combout\;

\DRAM|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\bus1|c1_op.slave.s1~0_combout\ & \bus1|S1_ADDRBUS[11]~11_combout\ & \bus1|S1_ADDRBUS[10]~10_combout\ & \bus1|S1_ADDRBUS[9]~9_combout\ & \bus1|S1_ADDRBUS[8]~8_combout\ & \bus1|S1_ADDRBUS[7]~7_combout\
& \bus1|S1_ADDRBUS[6]~6_combout\ & \bus1|S1_ADDRBUS[5]~5_combout\ & \bus1|S1_ADDRBUS[4]~4_combout\ & \bus1|S1_ADDRBUS[3]~3_combout\ & \bus1|S1_ADDRBUS[2]~2_combout\ & \bus1|S1_ADDRBUS[1]~1_combout\ & \bus1|S1_ADDRBUS[0]~0_combout\);

\DRAM|auto_generated|ram_block1a14~portadataout\ <= \DRAM|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\DRAM|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \bus1|S1_WDATABUS[13]~3_combout\;

\DRAM|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\bus1|c1_op.slave.s1~0_combout\ & \bus1|S1_ADDRBUS[11]~11_combout\ & \bus1|S1_ADDRBUS[10]~10_combout\ & \bus1|S1_ADDRBUS[9]~9_combout\ & \bus1|S1_ADDRBUS[8]~8_combout\ & \bus1|S1_ADDRBUS[7]~7_combout\
& \bus1|S1_ADDRBUS[6]~6_combout\ & \bus1|S1_ADDRBUS[5]~5_combout\ & \bus1|S1_ADDRBUS[4]~4_combout\ & \bus1|S1_ADDRBUS[3]~3_combout\ & \bus1|S1_ADDRBUS[2]~2_combout\ & \bus1|S1_ADDRBUS[1]~1_combout\ & \bus1|S1_ADDRBUS[0]~0_combout\);

\DRAM|auto_generated|ram_block1a13~portadataout\ <= \DRAM|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\DRAM|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \bus1|S1_WDATABUS[12]~4_combout\;

\DRAM|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\bus1|c1_op.slave.s1~0_combout\ & \bus1|S1_ADDRBUS[11]~11_combout\ & \bus1|S1_ADDRBUS[10]~10_combout\ & \bus1|S1_ADDRBUS[9]~9_combout\ & \bus1|S1_ADDRBUS[8]~8_combout\ & \bus1|S1_ADDRBUS[7]~7_combout\
& \bus1|S1_ADDRBUS[6]~6_combout\ & \bus1|S1_ADDRBUS[5]~5_combout\ & \bus1|S1_ADDRBUS[4]~4_combout\ & \bus1|S1_ADDRBUS[3]~3_combout\ & \bus1|S1_ADDRBUS[2]~2_combout\ & \bus1|S1_ADDRBUS[1]~1_combout\ & \bus1|S1_ADDRBUS[0]~0_combout\);

\DRAM|auto_generated|ram_block1a12~portadataout\ <= \DRAM|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\DRAM|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \bus1|S1_WDATABUS[11]~5_combout\;

\DRAM|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\bus1|c1_op.slave.s1~0_combout\ & \bus1|S1_ADDRBUS[11]~11_combout\ & \bus1|S1_ADDRBUS[10]~10_combout\ & \bus1|S1_ADDRBUS[9]~9_combout\ & \bus1|S1_ADDRBUS[8]~8_combout\ & \bus1|S1_ADDRBUS[7]~7_combout\
& \bus1|S1_ADDRBUS[6]~6_combout\ & \bus1|S1_ADDRBUS[5]~5_combout\ & \bus1|S1_ADDRBUS[4]~4_combout\ & \bus1|S1_ADDRBUS[3]~3_combout\ & \bus1|S1_ADDRBUS[2]~2_combout\ & \bus1|S1_ADDRBUS[1]~1_combout\ & \bus1|S1_ADDRBUS[0]~0_combout\);

\DRAM|auto_generated|ram_block1a11~portadataout\ <= \DRAM|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\DRAM|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \bus1|S1_WDATABUS[10]~6_combout\;

\DRAM|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\bus1|c1_op.slave.s1~0_combout\ & \bus1|S1_ADDRBUS[11]~11_combout\ & \bus1|S1_ADDRBUS[10]~10_combout\ & \bus1|S1_ADDRBUS[9]~9_combout\ & \bus1|S1_ADDRBUS[8]~8_combout\ & \bus1|S1_ADDRBUS[7]~7_combout\
& \bus1|S1_ADDRBUS[6]~6_combout\ & \bus1|S1_ADDRBUS[5]~5_combout\ & \bus1|S1_ADDRBUS[4]~4_combout\ & \bus1|S1_ADDRBUS[3]~3_combout\ & \bus1|S1_ADDRBUS[2]~2_combout\ & \bus1|S1_ADDRBUS[1]~1_combout\ & \bus1|S1_ADDRBUS[0]~0_combout\);

\DRAM|auto_generated|ram_block1a10~portadataout\ <= \DRAM|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\DRAM|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \bus1|S1_WDATABUS[9]~7_combout\;

\DRAM|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\bus1|c1_op.slave.s1~0_combout\ & \bus1|S1_ADDRBUS[11]~11_combout\ & \bus1|S1_ADDRBUS[10]~10_combout\ & \bus1|S1_ADDRBUS[9]~9_combout\ & \bus1|S1_ADDRBUS[8]~8_combout\ & \bus1|S1_ADDRBUS[7]~7_combout\
& \bus1|S1_ADDRBUS[6]~6_combout\ & \bus1|S1_ADDRBUS[5]~5_combout\ & \bus1|S1_ADDRBUS[4]~4_combout\ & \bus1|S1_ADDRBUS[3]~3_combout\ & \bus1|S1_ADDRBUS[2]~2_combout\ & \bus1|S1_ADDRBUS[1]~1_combout\ & \bus1|S1_ADDRBUS[0]~0_combout\);

\DRAM|auto_generated|ram_block1a9~portadataout\ <= \DRAM|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\DRAM|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \bus1|S1_WDATABUS[8]~8_combout\;

\DRAM|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\bus1|c1_op.slave.s1~0_combout\ & \bus1|S1_ADDRBUS[11]~11_combout\ & \bus1|S1_ADDRBUS[10]~10_combout\ & \bus1|S1_ADDRBUS[9]~9_combout\ & \bus1|S1_ADDRBUS[8]~8_combout\ & \bus1|S1_ADDRBUS[7]~7_combout\
& \bus1|S1_ADDRBUS[6]~6_combout\ & \bus1|S1_ADDRBUS[5]~5_combout\ & \bus1|S1_ADDRBUS[4]~4_combout\ & \bus1|S1_ADDRBUS[3]~3_combout\ & \bus1|S1_ADDRBUS[2]~2_combout\ & \bus1|S1_ADDRBUS[1]~1_combout\ & \bus1|S1_ADDRBUS[0]~0_combout\);

\DRAM|auto_generated|ram_block1a8~portadataout\ <= \DRAM|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\DRAM|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \bus1|S1_WDATABUS[7]~9_combout\;

\DRAM|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\bus1|c1_op.slave.s1~0_combout\ & \bus1|S1_ADDRBUS[11]~11_combout\ & \bus1|S1_ADDRBUS[10]~10_combout\ & \bus1|S1_ADDRBUS[9]~9_combout\ & \bus1|S1_ADDRBUS[8]~8_combout\ & \bus1|S1_ADDRBUS[7]~7_combout\
& \bus1|S1_ADDRBUS[6]~6_combout\ & \bus1|S1_ADDRBUS[5]~5_combout\ & \bus1|S1_ADDRBUS[4]~4_combout\ & \bus1|S1_ADDRBUS[3]~3_combout\ & \bus1|S1_ADDRBUS[2]~2_combout\ & \bus1|S1_ADDRBUS[1]~1_combout\ & \bus1|S1_ADDRBUS[0]~0_combout\);

\DRAM|auto_generated|ram_block1a7~portadataout\ <= \DRAM|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\DRAM|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \bus1|S1_WDATABUS[6]~10_combout\;

\DRAM|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\bus1|c1_op.slave.s1~0_combout\ & \bus1|S1_ADDRBUS[11]~11_combout\ & \bus1|S1_ADDRBUS[10]~10_combout\ & \bus1|S1_ADDRBUS[9]~9_combout\ & \bus1|S1_ADDRBUS[8]~8_combout\ & \bus1|S1_ADDRBUS[7]~7_combout\
& \bus1|S1_ADDRBUS[6]~6_combout\ & \bus1|S1_ADDRBUS[5]~5_combout\ & \bus1|S1_ADDRBUS[4]~4_combout\ & \bus1|S1_ADDRBUS[3]~3_combout\ & \bus1|S1_ADDRBUS[2]~2_combout\ & \bus1|S1_ADDRBUS[1]~1_combout\ & \bus1|S1_ADDRBUS[0]~0_combout\);

\DRAM|auto_generated|ram_block1a6~portadataout\ <= \DRAM|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\DRAM|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \bus1|S1_WDATABUS[5]~11_combout\;

\DRAM|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\bus1|c1_op.slave.s1~0_combout\ & \bus1|S1_ADDRBUS[11]~11_combout\ & \bus1|S1_ADDRBUS[10]~10_combout\ & \bus1|S1_ADDRBUS[9]~9_combout\ & \bus1|S1_ADDRBUS[8]~8_combout\ & \bus1|S1_ADDRBUS[7]~7_combout\
& \bus1|S1_ADDRBUS[6]~6_combout\ & \bus1|S1_ADDRBUS[5]~5_combout\ & \bus1|S1_ADDRBUS[4]~4_combout\ & \bus1|S1_ADDRBUS[3]~3_combout\ & \bus1|S1_ADDRBUS[2]~2_combout\ & \bus1|S1_ADDRBUS[1]~1_combout\ & \bus1|S1_ADDRBUS[0]~0_combout\);

\DRAM|auto_generated|ram_block1a5~portadataout\ <= \DRAM|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\DRAM|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \bus1|S1_WDATABUS[4]~12_combout\;

\DRAM|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\bus1|c1_op.slave.s1~0_combout\ & \bus1|S1_ADDRBUS[11]~11_combout\ & \bus1|S1_ADDRBUS[10]~10_combout\ & \bus1|S1_ADDRBUS[9]~9_combout\ & \bus1|S1_ADDRBUS[8]~8_combout\ & \bus1|S1_ADDRBUS[7]~7_combout\
& \bus1|S1_ADDRBUS[6]~6_combout\ & \bus1|S1_ADDRBUS[5]~5_combout\ & \bus1|S1_ADDRBUS[4]~4_combout\ & \bus1|S1_ADDRBUS[3]~3_combout\ & \bus1|S1_ADDRBUS[2]~2_combout\ & \bus1|S1_ADDRBUS[1]~1_combout\ & \bus1|S1_ADDRBUS[0]~0_combout\);

\DRAM|auto_generated|ram_block1a4~portadataout\ <= \DRAM|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\DRAM|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \bus1|S1_WDATABUS[3]~13_combout\;

\DRAM|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\bus1|c1_op.slave.s1~0_combout\ & \bus1|S1_ADDRBUS[11]~11_combout\ & \bus1|S1_ADDRBUS[10]~10_combout\ & \bus1|S1_ADDRBUS[9]~9_combout\ & \bus1|S1_ADDRBUS[8]~8_combout\ & \bus1|S1_ADDRBUS[7]~7_combout\
& \bus1|S1_ADDRBUS[6]~6_combout\ & \bus1|S1_ADDRBUS[5]~5_combout\ & \bus1|S1_ADDRBUS[4]~4_combout\ & \bus1|S1_ADDRBUS[3]~3_combout\ & \bus1|S1_ADDRBUS[2]~2_combout\ & \bus1|S1_ADDRBUS[1]~1_combout\ & \bus1|S1_ADDRBUS[0]~0_combout\);

\DRAM|auto_generated|ram_block1a3~portadataout\ <= \DRAM|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\DRAM|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \bus1|S1_WDATABUS[2]~14_combout\;

\DRAM|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\bus1|c1_op.slave.s1~0_combout\ & \bus1|S1_ADDRBUS[11]~11_combout\ & \bus1|S1_ADDRBUS[10]~10_combout\ & \bus1|S1_ADDRBUS[9]~9_combout\ & \bus1|S1_ADDRBUS[8]~8_combout\ & \bus1|S1_ADDRBUS[7]~7_combout\
& \bus1|S1_ADDRBUS[6]~6_combout\ & \bus1|S1_ADDRBUS[5]~5_combout\ & \bus1|S1_ADDRBUS[4]~4_combout\ & \bus1|S1_ADDRBUS[3]~3_combout\ & \bus1|S1_ADDRBUS[2]~2_combout\ & \bus1|S1_ADDRBUS[1]~1_combout\ & \bus1|S1_ADDRBUS[0]~0_combout\);

\DRAM|auto_generated|ram_block1a2~portadataout\ <= \DRAM|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\DRAM|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \bus1|S1_WDATABUS[1]~15_combout\;

\DRAM|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\bus1|c1_op.slave.s1~0_combout\ & \bus1|S1_ADDRBUS[11]~11_combout\ & \bus1|S1_ADDRBUS[10]~10_combout\ & \bus1|S1_ADDRBUS[9]~9_combout\ & \bus1|S1_ADDRBUS[8]~8_combout\ & \bus1|S1_ADDRBUS[7]~7_combout\
& \bus1|S1_ADDRBUS[6]~6_combout\ & \bus1|S1_ADDRBUS[5]~5_combout\ & \bus1|S1_ADDRBUS[4]~4_combout\ & \bus1|S1_ADDRBUS[3]~3_combout\ & \bus1|S1_ADDRBUS[2]~2_combout\ & \bus1|S1_ADDRBUS[1]~1_combout\ & \bus1|S1_ADDRBUS[0]~0_combout\);

\DRAM|auto_generated|ram_block1a1~portadataout\ <= \DRAM|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\DRAM|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \bus1|S1_WDATABUS[16]~16_combout\;

\DRAM|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\bus1|c1_op.slave.s1~0_combout\ & \bus1|S1_ADDRBUS[11]~11_combout\ & \bus1|S1_ADDRBUS[10]~10_combout\ & \bus1|S1_ADDRBUS[9]~9_combout\ & \bus1|S1_ADDRBUS[8]~8_combout\ & \bus1|S1_ADDRBUS[7]~7_combout\
& \bus1|S1_ADDRBUS[6]~6_combout\ & \bus1|S1_ADDRBUS[5]~5_combout\ & \bus1|S1_ADDRBUS[4]~4_combout\ & \bus1|S1_ADDRBUS[3]~3_combout\ & \bus1|S1_ADDRBUS[2]~2_combout\ & \bus1|S1_ADDRBUS[1]~1_combout\ & \bus1|S1_ADDRBUS[0]~0_combout\);

\DRAM|auto_generated|ram_block1a16~portadataout\ <= \DRAM|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\DRAM|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \bus1|S1_WDATABUS[17]~17_combout\;

\DRAM|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\bus1|c1_op.slave.s1~0_combout\ & \bus1|S1_ADDRBUS[11]~11_combout\ & \bus1|S1_ADDRBUS[10]~10_combout\ & \bus1|S1_ADDRBUS[9]~9_combout\ & \bus1|S1_ADDRBUS[8]~8_combout\ & \bus1|S1_ADDRBUS[7]~7_combout\
& \bus1|S1_ADDRBUS[6]~6_combout\ & \bus1|S1_ADDRBUS[5]~5_combout\ & \bus1|S1_ADDRBUS[4]~4_combout\ & \bus1|S1_ADDRBUS[3]~3_combout\ & \bus1|S1_ADDRBUS[2]~2_combout\ & \bus1|S1_ADDRBUS[1]~1_combout\ & \bus1|S1_ADDRBUS[0]~0_combout\);

\DRAM|auto_generated|ram_block1a17~portadataout\ <= \DRAM|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\DRAM|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \bus1|S1_WDATABUS[18]~18_combout\;

\DRAM|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\bus1|c1_op.slave.s1~0_combout\ & \bus1|S1_ADDRBUS[11]~11_combout\ & \bus1|S1_ADDRBUS[10]~10_combout\ & \bus1|S1_ADDRBUS[9]~9_combout\ & \bus1|S1_ADDRBUS[8]~8_combout\ & \bus1|S1_ADDRBUS[7]~7_combout\
& \bus1|S1_ADDRBUS[6]~6_combout\ & \bus1|S1_ADDRBUS[5]~5_combout\ & \bus1|S1_ADDRBUS[4]~4_combout\ & \bus1|S1_ADDRBUS[3]~3_combout\ & \bus1|S1_ADDRBUS[2]~2_combout\ & \bus1|S1_ADDRBUS[1]~1_combout\ & \bus1|S1_ADDRBUS[0]~0_combout\);

\DRAM|auto_generated|ram_block1a18~portadataout\ <= \DRAM|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\DRAM|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \bus1|S1_WDATABUS[19]~19_combout\;

\DRAM|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\bus1|c1_op.slave.s1~0_combout\ & \bus1|S1_ADDRBUS[11]~11_combout\ & \bus1|S1_ADDRBUS[10]~10_combout\ & \bus1|S1_ADDRBUS[9]~9_combout\ & \bus1|S1_ADDRBUS[8]~8_combout\ & \bus1|S1_ADDRBUS[7]~7_combout\
& \bus1|S1_ADDRBUS[6]~6_combout\ & \bus1|S1_ADDRBUS[5]~5_combout\ & \bus1|S1_ADDRBUS[4]~4_combout\ & \bus1|S1_ADDRBUS[3]~3_combout\ & \bus1|S1_ADDRBUS[2]~2_combout\ & \bus1|S1_ADDRBUS[1]~1_combout\ & \bus1|S1_ADDRBUS[0]~0_combout\);

\DRAM|auto_generated|ram_block1a19~portadataout\ <= \DRAM|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\DRAM|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \bus1|S1_WDATABUS[20]~20_combout\;

\DRAM|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\bus1|c1_op.slave.s1~0_combout\ & \bus1|S1_ADDRBUS[11]~11_combout\ & \bus1|S1_ADDRBUS[10]~10_combout\ & \bus1|S1_ADDRBUS[9]~9_combout\ & \bus1|S1_ADDRBUS[8]~8_combout\ & \bus1|S1_ADDRBUS[7]~7_combout\
& \bus1|S1_ADDRBUS[6]~6_combout\ & \bus1|S1_ADDRBUS[5]~5_combout\ & \bus1|S1_ADDRBUS[4]~4_combout\ & \bus1|S1_ADDRBUS[3]~3_combout\ & \bus1|S1_ADDRBUS[2]~2_combout\ & \bus1|S1_ADDRBUS[1]~1_combout\ & \bus1|S1_ADDRBUS[0]~0_combout\);

\DRAM|auto_generated|ram_block1a20~portadataout\ <= \DRAM|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\DRAM|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \bus1|S1_WDATABUS[21]~21_combout\;

\DRAM|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\bus1|c1_op.slave.s1~0_combout\ & \bus1|S1_ADDRBUS[11]~11_combout\ & \bus1|S1_ADDRBUS[10]~10_combout\ & \bus1|S1_ADDRBUS[9]~9_combout\ & \bus1|S1_ADDRBUS[8]~8_combout\ & \bus1|S1_ADDRBUS[7]~7_combout\
& \bus1|S1_ADDRBUS[6]~6_combout\ & \bus1|S1_ADDRBUS[5]~5_combout\ & \bus1|S1_ADDRBUS[4]~4_combout\ & \bus1|S1_ADDRBUS[3]~3_combout\ & \bus1|S1_ADDRBUS[2]~2_combout\ & \bus1|S1_ADDRBUS[1]~1_combout\ & \bus1|S1_ADDRBUS[0]~0_combout\);

\DRAM|auto_generated|ram_block1a21~portadataout\ <= \DRAM|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\DRAM|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \bus1|S1_WDATABUS[22]~22_combout\;

\DRAM|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\bus1|c1_op.slave.s1~0_combout\ & \bus1|S1_ADDRBUS[11]~11_combout\ & \bus1|S1_ADDRBUS[10]~10_combout\ & \bus1|S1_ADDRBUS[9]~9_combout\ & \bus1|S1_ADDRBUS[8]~8_combout\ & \bus1|S1_ADDRBUS[7]~7_combout\
& \bus1|S1_ADDRBUS[6]~6_combout\ & \bus1|S1_ADDRBUS[5]~5_combout\ & \bus1|S1_ADDRBUS[4]~4_combout\ & \bus1|S1_ADDRBUS[3]~3_combout\ & \bus1|S1_ADDRBUS[2]~2_combout\ & \bus1|S1_ADDRBUS[1]~1_combout\ & \bus1|S1_ADDRBUS[0]~0_combout\);

\DRAM|auto_generated|ram_block1a22~portadataout\ <= \DRAM|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\DRAM|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \bus1|S1_WDATABUS[23]~23_combout\;

\DRAM|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\bus1|c1_op.slave.s1~0_combout\ & \bus1|S1_ADDRBUS[11]~11_combout\ & \bus1|S1_ADDRBUS[10]~10_combout\ & \bus1|S1_ADDRBUS[9]~9_combout\ & \bus1|S1_ADDRBUS[8]~8_combout\ & \bus1|S1_ADDRBUS[7]~7_combout\
& \bus1|S1_ADDRBUS[6]~6_combout\ & \bus1|S1_ADDRBUS[5]~5_combout\ & \bus1|S1_ADDRBUS[4]~4_combout\ & \bus1|S1_ADDRBUS[3]~3_combout\ & \bus1|S1_ADDRBUS[2]~2_combout\ & \bus1|S1_ADDRBUS[1]~1_combout\ & \bus1|S1_ADDRBUS[0]~0_combout\);

\DRAM|auto_generated|ram_block1a23~portadataout\ <= \DRAM|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\DRAM|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \bus1|S1_WDATABUS[24]~24_combout\;

\DRAM|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\bus1|c1_op.slave.s1~0_combout\ & \bus1|S1_ADDRBUS[11]~11_combout\ & \bus1|S1_ADDRBUS[10]~10_combout\ & \bus1|S1_ADDRBUS[9]~9_combout\ & \bus1|S1_ADDRBUS[8]~8_combout\ & \bus1|S1_ADDRBUS[7]~7_combout\
& \bus1|S1_ADDRBUS[6]~6_combout\ & \bus1|S1_ADDRBUS[5]~5_combout\ & \bus1|S1_ADDRBUS[4]~4_combout\ & \bus1|S1_ADDRBUS[3]~3_combout\ & \bus1|S1_ADDRBUS[2]~2_combout\ & \bus1|S1_ADDRBUS[1]~1_combout\ & \bus1|S1_ADDRBUS[0]~0_combout\);

\DRAM|auto_generated|ram_block1a24~portadataout\ <= \DRAM|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\DRAM|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \bus1|S1_WDATABUS[25]~25_combout\;

\DRAM|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\bus1|c1_op.slave.s1~0_combout\ & \bus1|S1_ADDRBUS[11]~11_combout\ & \bus1|S1_ADDRBUS[10]~10_combout\ & \bus1|S1_ADDRBUS[9]~9_combout\ & \bus1|S1_ADDRBUS[8]~8_combout\ & \bus1|S1_ADDRBUS[7]~7_combout\
& \bus1|S1_ADDRBUS[6]~6_combout\ & \bus1|S1_ADDRBUS[5]~5_combout\ & \bus1|S1_ADDRBUS[4]~4_combout\ & \bus1|S1_ADDRBUS[3]~3_combout\ & \bus1|S1_ADDRBUS[2]~2_combout\ & \bus1|S1_ADDRBUS[1]~1_combout\ & \bus1|S1_ADDRBUS[0]~0_combout\);

\DRAM|auto_generated|ram_block1a25~portadataout\ <= \DRAM|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\DRAM|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \bus1|S1_WDATABUS[26]~26_combout\;

\DRAM|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\bus1|c1_op.slave.s1~0_combout\ & \bus1|S1_ADDRBUS[11]~11_combout\ & \bus1|S1_ADDRBUS[10]~10_combout\ & \bus1|S1_ADDRBUS[9]~9_combout\ & \bus1|S1_ADDRBUS[8]~8_combout\ & \bus1|S1_ADDRBUS[7]~7_combout\
& \bus1|S1_ADDRBUS[6]~6_combout\ & \bus1|S1_ADDRBUS[5]~5_combout\ & \bus1|S1_ADDRBUS[4]~4_combout\ & \bus1|S1_ADDRBUS[3]~3_combout\ & \bus1|S1_ADDRBUS[2]~2_combout\ & \bus1|S1_ADDRBUS[1]~1_combout\ & \bus1|S1_ADDRBUS[0]~0_combout\);

\DRAM|auto_generated|ram_block1a26~portadataout\ <= \DRAM|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\DRAM|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \bus1|S1_WDATABUS[27]~27_combout\;

\DRAM|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\bus1|c1_op.slave.s1~0_combout\ & \bus1|S1_ADDRBUS[11]~11_combout\ & \bus1|S1_ADDRBUS[10]~10_combout\ & \bus1|S1_ADDRBUS[9]~9_combout\ & \bus1|S1_ADDRBUS[8]~8_combout\ & \bus1|S1_ADDRBUS[7]~7_combout\
& \bus1|S1_ADDRBUS[6]~6_combout\ & \bus1|S1_ADDRBUS[5]~5_combout\ & \bus1|S1_ADDRBUS[4]~4_combout\ & \bus1|S1_ADDRBUS[3]~3_combout\ & \bus1|S1_ADDRBUS[2]~2_combout\ & \bus1|S1_ADDRBUS[1]~1_combout\ & \bus1|S1_ADDRBUS[0]~0_combout\);

\DRAM|auto_generated|ram_block1a27~portadataout\ <= \DRAM|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\DRAM|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \bus1|S1_WDATABUS[28]~28_combout\;

\DRAM|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\bus1|c1_op.slave.s1~0_combout\ & \bus1|S1_ADDRBUS[11]~11_combout\ & \bus1|S1_ADDRBUS[10]~10_combout\ & \bus1|S1_ADDRBUS[9]~9_combout\ & \bus1|S1_ADDRBUS[8]~8_combout\ & \bus1|S1_ADDRBUS[7]~7_combout\
& \bus1|S1_ADDRBUS[6]~6_combout\ & \bus1|S1_ADDRBUS[5]~5_combout\ & \bus1|S1_ADDRBUS[4]~4_combout\ & \bus1|S1_ADDRBUS[3]~3_combout\ & \bus1|S1_ADDRBUS[2]~2_combout\ & \bus1|S1_ADDRBUS[1]~1_combout\ & \bus1|S1_ADDRBUS[0]~0_combout\);

\DRAM|auto_generated|ram_block1a28~portadataout\ <= \DRAM|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\DRAM|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \bus1|S1_WDATABUS[29]~29_combout\;

\DRAM|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\bus1|c1_op.slave.s1~0_combout\ & \bus1|S1_ADDRBUS[11]~11_combout\ & \bus1|S1_ADDRBUS[10]~10_combout\ & \bus1|S1_ADDRBUS[9]~9_combout\ & \bus1|S1_ADDRBUS[8]~8_combout\ & \bus1|S1_ADDRBUS[7]~7_combout\
& \bus1|S1_ADDRBUS[6]~6_combout\ & \bus1|S1_ADDRBUS[5]~5_combout\ & \bus1|S1_ADDRBUS[4]~4_combout\ & \bus1|S1_ADDRBUS[3]~3_combout\ & \bus1|S1_ADDRBUS[2]~2_combout\ & \bus1|S1_ADDRBUS[1]~1_combout\ & \bus1|S1_ADDRBUS[0]~0_combout\);

\DRAM|auto_generated|ram_block1a29~portadataout\ <= \DRAM|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\DRAM|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \bus1|S1_WDATABUS[30]~30_combout\;

\DRAM|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\bus1|c1_op.slave.s1~0_combout\ & \bus1|S1_ADDRBUS[11]~11_combout\ & \bus1|S1_ADDRBUS[10]~10_combout\ & \bus1|S1_ADDRBUS[9]~9_combout\ & \bus1|S1_ADDRBUS[8]~8_combout\ & \bus1|S1_ADDRBUS[7]~7_combout\
& \bus1|S1_ADDRBUS[6]~6_combout\ & \bus1|S1_ADDRBUS[5]~5_combout\ & \bus1|S1_ADDRBUS[4]~4_combout\ & \bus1|S1_ADDRBUS[3]~3_combout\ & \bus1|S1_ADDRBUS[2]~2_combout\ & \bus1|S1_ADDRBUS[1]~1_combout\ & \bus1|S1_ADDRBUS[0]~0_combout\);

\DRAM|auto_generated|ram_block1a30~portadataout\ <= \DRAM|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\DRAM|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \bus1|S1_WDATABUS[31]~31_combout\;

\DRAM|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\bus1|c1_op.slave.s1~0_combout\ & \bus1|S1_ADDRBUS[11]~11_combout\ & \bus1|S1_ADDRBUS[10]~10_combout\ & \bus1|S1_ADDRBUS[9]~9_combout\ & \bus1|S1_ADDRBUS[8]~8_combout\ & \bus1|S1_ADDRBUS[7]~7_combout\
& \bus1|S1_ADDRBUS[6]~6_combout\ & \bus1|S1_ADDRBUS[5]~5_combout\ & \bus1|S1_ADDRBUS[4]~4_combout\ & \bus1|S1_ADDRBUS[3]~3_combout\ & \bus1|S1_ADDRBUS[2]~2_combout\ & \bus1|S1_ADDRBUS[1]~1_combout\ & \bus1|S1_ADDRBUS[0]~0_combout\);

\DRAM|auto_generated|ram_block1a31~portadataout\ <= \DRAM|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\uut|mult|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT35\ & \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT34\ & \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT33\ & 
\uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT32\ & \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT31\ & \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT30\ & \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT29\ & 
\uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT28\ & \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT27\ & \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT26\ & \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT25\ & 
\uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT24\ & \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT23\ & \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT22\ & \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT21\ & 
\uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT20\ & \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT19\ & \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT18\ & \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT17\ & 
\uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT15\ & \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT13\ & 
\uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT11\ & \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT9\ & 
\uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT7\ & \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT5\ & 
\uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT3\ & \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT1\ & 
\uut|mult|Mult0|auto_generated|mac_mult1~dataout\);

\uut|mult|Mult0|auto_generated|w569w\(0) <= \uut|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\uut|mult|Mult0|auto_generated|w569w\(1) <= \uut|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\uut|mult|Mult0|auto_generated|w569w\(2) <= \uut|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\uut|mult|Mult0|auto_generated|w569w\(3) <= \uut|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\uut|mult|Mult0|auto_generated|w569w\(4) <= \uut|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\uut|mult|Mult0|auto_generated|w569w\(5) <= \uut|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\uut|mult|Mult0|auto_generated|w569w\(6) <= \uut|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\uut|mult|Mult0|auto_generated|w569w\(7) <= \uut|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\uut|mult|Mult0|auto_generated|w569w\(8) <= \uut|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\uut|mult|Mult0|auto_generated|w569w\(9) <= \uut|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\uut|mult|Mult0|auto_generated|w569w\(10) <= \uut|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\uut|mult|Mult0|auto_generated|w569w\(11) <= \uut|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\uut|mult|Mult0|auto_generated|w569w\(12) <= \uut|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\uut|mult|Mult0|auto_generated|w569w\(13) <= \uut|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\uut|mult|Mult0|auto_generated|w569w\(14) <= \uut|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\uut|mult|Mult0|auto_generated|w569w\(15) <= \uut|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\uut|mult|Mult0|auto_generated|w569w\(16) <= \uut|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\uut|mult|Mult0|auto_generated|w569w\(17) <= \uut|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT18\ <= \uut|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT19\ <= \uut|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT20\ <= \uut|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT21\ <= \uut|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT22\ <= \uut|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT23\ <= \uut|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT24\ <= \uut|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT25\ <= \uut|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT26\ <= \uut|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT27\ <= \uut|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT28\ <= \uut|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT29\ <= \uut|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT30\ <= \uut|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT31\ <= \uut|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT32\ <= \uut|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT33\ <= \uut|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT34\ <= \uut|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT35\ <= \uut|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\uut|mult|Mult0|auto_generated|mac_out4_DATAA_bus\ <= (\uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT31\ & \uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT30\ & \uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT29\ & 
\uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT28\ & \uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT27\ & \uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT26\ & \uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT25\ & 
\uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT24\ & \uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT23\ & \uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT22\ & \uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT21\ & 
\uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT20\ & \uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT19\ & \uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT18\ & \uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT17\ & 
\uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT16\ & \uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT15\ & \uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT14\ & \uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT13\ & 
\uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT12\ & \uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT11\ & \uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT10\ & \uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT9\ & 
\uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT8\ & \uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT7\ & \uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT6\ & \uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT5\ & 
\uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT4\ & \uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT3\ & \uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT2\ & \uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT1\ & 
\uut|mult|Mult0|auto_generated|mac_mult3~dataout\ & \uut|mult|Mult0|auto_generated|mac_mult3~3\ & \uut|mult|Mult0|auto_generated|mac_mult3~2\ & \uut|mult|Mult0|auto_generated|mac_mult3~1\ & \uut|mult|Mult0|auto_generated|mac_mult3~0\);

\uut|mult|Mult0|auto_generated|mac_out4~0\ <= \uut|mult|Mult0|auto_generated|mac_out4_DATAOUT_bus\(0);
\uut|mult|Mult0|auto_generated|mac_out4~1\ <= \uut|mult|Mult0|auto_generated|mac_out4_DATAOUT_bus\(1);
\uut|mult|Mult0|auto_generated|mac_out4~2\ <= \uut|mult|Mult0|auto_generated|mac_out4_DATAOUT_bus\(2);
\uut|mult|Mult0|auto_generated|mac_out4~3\ <= \uut|mult|Mult0|auto_generated|mac_out4_DATAOUT_bus\(3);
\uut|mult|Mult0|auto_generated|mac_out4~dataout\ <= \uut|mult|Mult0|auto_generated|mac_out4_DATAOUT_bus\(4);
\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT1\ <= \uut|mult|Mult0|auto_generated|mac_out4_DATAOUT_bus\(5);
\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT2\ <= \uut|mult|Mult0|auto_generated|mac_out4_DATAOUT_bus\(6);
\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT3\ <= \uut|mult|Mult0|auto_generated|mac_out4_DATAOUT_bus\(7);
\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT4\ <= \uut|mult|Mult0|auto_generated|mac_out4_DATAOUT_bus\(8);
\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT5\ <= \uut|mult|Mult0|auto_generated|mac_out4_DATAOUT_bus\(9);
\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT6\ <= \uut|mult|Mult0|auto_generated|mac_out4_DATAOUT_bus\(10);
\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT7\ <= \uut|mult|Mult0|auto_generated|mac_out4_DATAOUT_bus\(11);
\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT8\ <= \uut|mult|Mult0|auto_generated|mac_out4_DATAOUT_bus\(12);
\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT9\ <= \uut|mult|Mult0|auto_generated|mac_out4_DATAOUT_bus\(13);
\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT10\ <= \uut|mult|Mult0|auto_generated|mac_out4_DATAOUT_bus\(14);
\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT11\ <= \uut|mult|Mult0|auto_generated|mac_out4_DATAOUT_bus\(15);
\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT12\ <= \uut|mult|Mult0|auto_generated|mac_out4_DATAOUT_bus\(16);
\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT13\ <= \uut|mult|Mult0|auto_generated|mac_out4_DATAOUT_bus\(17);
\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT14\ <= \uut|mult|Mult0|auto_generated|mac_out4_DATAOUT_bus\(18);
\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT15\ <= \uut|mult|Mult0|auto_generated|mac_out4_DATAOUT_bus\(19);
\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT16\ <= \uut|mult|Mult0|auto_generated|mac_out4_DATAOUT_bus\(20);
\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT17\ <= \uut|mult|Mult0|auto_generated|mac_out4_DATAOUT_bus\(21);
\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT18\ <= \uut|mult|Mult0|auto_generated|mac_out4_DATAOUT_bus\(22);
\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT19\ <= \uut|mult|Mult0|auto_generated|mac_out4_DATAOUT_bus\(23);
\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT20\ <= \uut|mult|Mult0|auto_generated|mac_out4_DATAOUT_bus\(24);
\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT21\ <= \uut|mult|Mult0|auto_generated|mac_out4_DATAOUT_bus\(25);
\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT22\ <= \uut|mult|Mult0|auto_generated|mac_out4_DATAOUT_bus\(26);
\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT23\ <= \uut|mult|Mult0|auto_generated|mac_out4_DATAOUT_bus\(27);
\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT24\ <= \uut|mult|Mult0|auto_generated|mac_out4_DATAOUT_bus\(28);
\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT25\ <= \uut|mult|Mult0|auto_generated|mac_out4_DATAOUT_bus\(29);
\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT26\ <= \uut|mult|Mult0|auto_generated|mac_out4_DATAOUT_bus\(30);
\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT27\ <= \uut|mult|Mult0|auto_generated|mac_out4_DATAOUT_bus\(31);
\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT28\ <= \uut|mult|Mult0|auto_generated|mac_out4_DATAOUT_bus\(32);
\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT29\ <= \uut|mult|Mult0|auto_generated|mac_out4_DATAOUT_bus\(33);
\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT30\ <= \uut|mult|Mult0|auto_generated|mac_out4_DATAOUT_bus\(34);
\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT31\ <= \uut|mult|Mult0|auto_generated|mac_out4_DATAOUT_bus\(35);

\uut|mult|Mult0|auto_generated|mac_out6_DATAA_bus\ <= (\uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT31\ & \uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT30\ & \uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT29\ & 
\uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT28\ & \uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT27\ & \uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT26\ & \uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT25\ & 
\uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT24\ & \uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT23\ & \uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT22\ & \uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT21\ & 
\uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT20\ & \uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT19\ & \uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT18\ & \uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT17\ & 
\uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT16\ & \uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT15\ & \uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT14\ & \uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT13\ & 
\uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT12\ & \uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT11\ & \uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT10\ & \uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT9\ & 
\uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT8\ & \uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT7\ & \uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT6\ & \uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT5\ & 
\uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT4\ & \uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT3\ & \uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT2\ & \uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT1\ & 
\uut|mult|Mult0|auto_generated|mac_mult5~dataout\ & \uut|mult|Mult0|auto_generated|mac_mult5~3\ & \uut|mult|Mult0|auto_generated|mac_mult5~2\ & \uut|mult|Mult0|auto_generated|mac_mult5~1\ & \uut|mult|Mult0|auto_generated|mac_mult5~0\);

\uut|mult|Mult0|auto_generated|mac_out6~0\ <= \uut|mult|Mult0|auto_generated|mac_out6_DATAOUT_bus\(0);
\uut|mult|Mult0|auto_generated|mac_out6~1\ <= \uut|mult|Mult0|auto_generated|mac_out6_DATAOUT_bus\(1);
\uut|mult|Mult0|auto_generated|mac_out6~2\ <= \uut|mult|Mult0|auto_generated|mac_out6_DATAOUT_bus\(2);
\uut|mult|Mult0|auto_generated|mac_out6~3\ <= \uut|mult|Mult0|auto_generated|mac_out6_DATAOUT_bus\(3);
\uut|mult|Mult0|auto_generated|mac_out6~dataout\ <= \uut|mult|Mult0|auto_generated|mac_out6_DATAOUT_bus\(4);
\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT1\ <= \uut|mult|Mult0|auto_generated|mac_out6_DATAOUT_bus\(5);
\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT2\ <= \uut|mult|Mult0|auto_generated|mac_out6_DATAOUT_bus\(6);
\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT3\ <= \uut|mult|Mult0|auto_generated|mac_out6_DATAOUT_bus\(7);
\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT4\ <= \uut|mult|Mult0|auto_generated|mac_out6_DATAOUT_bus\(8);
\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT5\ <= \uut|mult|Mult0|auto_generated|mac_out6_DATAOUT_bus\(9);
\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT6\ <= \uut|mult|Mult0|auto_generated|mac_out6_DATAOUT_bus\(10);
\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT7\ <= \uut|mult|Mult0|auto_generated|mac_out6_DATAOUT_bus\(11);
\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT8\ <= \uut|mult|Mult0|auto_generated|mac_out6_DATAOUT_bus\(12);
\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT9\ <= \uut|mult|Mult0|auto_generated|mac_out6_DATAOUT_bus\(13);
\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT10\ <= \uut|mult|Mult0|auto_generated|mac_out6_DATAOUT_bus\(14);
\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT11\ <= \uut|mult|Mult0|auto_generated|mac_out6_DATAOUT_bus\(15);
\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT12\ <= \uut|mult|Mult0|auto_generated|mac_out6_DATAOUT_bus\(16);
\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT13\ <= \uut|mult|Mult0|auto_generated|mac_out6_DATAOUT_bus\(17);
\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT14\ <= \uut|mult|Mult0|auto_generated|mac_out6_DATAOUT_bus\(18);
\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT15\ <= \uut|mult|Mult0|auto_generated|mac_out6_DATAOUT_bus\(19);
\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT16\ <= \uut|mult|Mult0|auto_generated|mac_out6_DATAOUT_bus\(20);
\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT17\ <= \uut|mult|Mult0|auto_generated|mac_out6_DATAOUT_bus\(21);
\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT18\ <= \uut|mult|Mult0|auto_generated|mac_out6_DATAOUT_bus\(22);
\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT19\ <= \uut|mult|Mult0|auto_generated|mac_out6_DATAOUT_bus\(23);
\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT20\ <= \uut|mult|Mult0|auto_generated|mac_out6_DATAOUT_bus\(24);
\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT21\ <= \uut|mult|Mult0|auto_generated|mac_out6_DATAOUT_bus\(25);
\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT22\ <= \uut|mult|Mult0|auto_generated|mac_out6_DATAOUT_bus\(26);
\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT23\ <= \uut|mult|Mult0|auto_generated|mac_out6_DATAOUT_bus\(27);
\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT24\ <= \uut|mult|Mult0|auto_generated|mac_out6_DATAOUT_bus\(28);
\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT25\ <= \uut|mult|Mult0|auto_generated|mac_out6_DATAOUT_bus\(29);
\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT26\ <= \uut|mult|Mult0|auto_generated|mac_out6_DATAOUT_bus\(30);
\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT27\ <= \uut|mult|Mult0|auto_generated|mac_out6_DATAOUT_bus\(31);
\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT28\ <= \uut|mult|Mult0|auto_generated|mac_out6_DATAOUT_bus\(32);
\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT29\ <= \uut|mult|Mult0|auto_generated|mac_out6_DATAOUT_bus\(33);
\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT30\ <= \uut|mult|Mult0|auto_generated|mac_out6_DATAOUT_bus\(34);
\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT31\ <= \uut|mult|Mult0|auto_generated|mac_out6_DATAOUT_bus\(35);

\uut|mult|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\uut|register_file|Mux14~9_combout\ & \uut|register_file|Mux15~9_combout\ & \uut|register_file|Mux16~9_combout\ & \uut|register_file|Mux17~9_combout\ & \uut|register_file|Mux18~9_combout\ & 
\uut|register_file|Mux19~9_combout\ & \uut|register_file|Mux20~9_combout\ & \uut|register_file|Mux21~9_combout\ & \uut|register_file|Mux22~9_combout\ & \uut|register_file|Mux23~9_combout\ & \uut|register_file|Mux24~9_combout\ & 
\uut|register_file|Mux25~9_combout\ & \uut|register_file|Mux26~9_combout\ & \uut|register_file|Mux27~9_combout\ & \uut|register_file|Mux28~9_combout\ & \uut|register_file|Mux29~15_combout\ & \uut|register_file|Mux30~9_combout\ & 
\uut|register_file|Mux31~9_combout\);

\uut|mult|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\uut|register_file|Mux46~9_combout\ & \uut|register_file|Mux47~9_combout\ & \uut|register_file|Mux48~9_combout\ & \uut|register_file|Mux49~9_combout\ & \uut|register_file|Mux50~9_combout\ & 
\uut|register_file|Mux51~9_combout\ & \uut|register_file|Mux52~9_combout\ & \uut|register_file|Mux53~9_combout\ & \uut|register_file|Mux54~9_combout\ & \uut|register_file|Mux55~9_combout\ & \uut|register_file|Mux56~9_combout\ & 
\uut|register_file|Mux57~9_combout\ & \uut|register_file|Mux58~9_combout\ & \uut|register_file|Mux59~9_combout\ & \uut|register_file|Mux60~9_combout\ & \uut|register_file|Mux61~9_combout\ & \uut|register_file|Mux62~9_combout\ & 
\uut|register_file|Mux63~9_combout\);

\uut|mult|Mult0|auto_generated|mac_mult1~dataout\ <= \uut|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \uut|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \uut|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \uut|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \uut|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \uut|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \uut|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \uut|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \uut|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \uut|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \uut|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \uut|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \uut|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \uut|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \uut|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \uut|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \uut|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \uut|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \uut|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \uut|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \uut|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \uut|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \uut|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \uut|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \uut|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \uut|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \uut|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \uut|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \uut|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \uut|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT30\ <= \uut|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT31\ <= \uut|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT32\ <= \uut|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT33\ <= \uut|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT34\ <= \uut|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\uut|mult|Mult0|auto_generated|mac_mult1~DATAOUT35\ <= \uut|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\uut|mult|Mult0|auto_generated|mac_mult3_DATAA_bus\ <= (\uut|register_file|Mux14~9_combout\ & \uut|register_file|Mux15~9_combout\ & \uut|register_file|Mux16~9_combout\ & \uut|register_file|Mux17~9_combout\ & \uut|register_file|Mux18~9_combout\ & 
\uut|register_file|Mux19~9_combout\ & \uut|register_file|Mux20~9_combout\ & \uut|register_file|Mux21~9_combout\ & \uut|register_file|Mux22~9_combout\ & \uut|register_file|Mux23~9_combout\ & \uut|register_file|Mux24~9_combout\ & 
\uut|register_file|Mux25~9_combout\ & \uut|register_file|Mux26~9_combout\ & \uut|register_file|Mux27~9_combout\ & \uut|register_file|Mux28~9_combout\ & \uut|register_file|Mux29~15_combout\ & \uut|register_file|Mux30~9_combout\ & 
\uut|register_file|Mux31~9_combout\);

\uut|mult|Mult0|auto_generated|mac_mult3_DATAB_bus\ <= (\uut|register_file|Mux32~9_combout\ & \uut|register_file|Mux33~9_combout\ & \uut|register_file|Mux34~9_combout\ & \uut|register_file|Mux35~9_combout\ & \uut|register_file|Mux36~9_combout\ & 
\uut|register_file|Mux37~9_combout\ & \uut|register_file|Mux38~9_combout\ & \uut|register_file|Mux39~9_combout\ & \uut|register_file|Mux40~9_combout\ & \uut|register_file|Mux41~9_combout\ & \uut|register_file|Mux42~12_combout\ & 
\uut|register_file|Mux43~9_combout\ & \uut|register_file|Mux44~9_combout\ & \uut|register_file|Mux45~9_combout\ & gnd & gnd & gnd & gnd);

\uut|mult|Mult0|auto_generated|mac_mult3~0\ <= \uut|mult|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(0);
\uut|mult|Mult0|auto_generated|mac_mult3~1\ <= \uut|mult|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(1);
\uut|mult|Mult0|auto_generated|mac_mult3~2\ <= \uut|mult|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(2);
\uut|mult|Mult0|auto_generated|mac_mult3~3\ <= \uut|mult|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(3);
\uut|mult|Mult0|auto_generated|mac_mult3~dataout\ <= \uut|mult|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(4);
\uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT1\ <= \uut|mult|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(5);
\uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT2\ <= \uut|mult|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(6);
\uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT3\ <= \uut|mult|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(7);
\uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT4\ <= \uut|mult|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(8);
\uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT5\ <= \uut|mult|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(9);
\uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT6\ <= \uut|mult|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(10);
\uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT7\ <= \uut|mult|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(11);
\uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT8\ <= \uut|mult|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(12);
\uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT9\ <= \uut|mult|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(13);
\uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT10\ <= \uut|mult|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(14);
\uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT11\ <= \uut|mult|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(15);
\uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT12\ <= \uut|mult|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(16);
\uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT13\ <= \uut|mult|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(17);
\uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT14\ <= \uut|mult|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(18);
\uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT15\ <= \uut|mult|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(19);
\uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT16\ <= \uut|mult|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(20);
\uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT17\ <= \uut|mult|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(21);
\uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT18\ <= \uut|mult|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(22);
\uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT19\ <= \uut|mult|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(23);
\uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT20\ <= \uut|mult|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(24);
\uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT21\ <= \uut|mult|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(25);
\uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT22\ <= \uut|mult|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(26);
\uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT23\ <= \uut|mult|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(27);
\uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT24\ <= \uut|mult|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(28);
\uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT25\ <= \uut|mult|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(29);
\uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT26\ <= \uut|mult|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(30);
\uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT27\ <= \uut|mult|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(31);
\uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT28\ <= \uut|mult|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(32);
\uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT29\ <= \uut|mult|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(33);
\uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT30\ <= \uut|mult|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(34);
\uut|mult|Mult0|auto_generated|mac_mult3~DATAOUT31\ <= \uut|mult|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(35);

\uut|mult|Mult0|auto_generated|mac_mult5_DATAA_bus\ <= (\uut|register_file|Mux46~9_combout\ & \uut|register_file|Mux47~9_combout\ & \uut|register_file|Mux48~9_combout\ & \uut|register_file|Mux49~9_combout\ & \uut|register_file|Mux50~9_combout\ & 
\uut|register_file|Mux51~9_combout\ & \uut|register_file|Mux52~9_combout\ & \uut|register_file|Mux53~9_combout\ & \uut|register_file|Mux54~9_combout\ & \uut|register_file|Mux55~9_combout\ & \uut|register_file|Mux56~9_combout\ & 
\uut|register_file|Mux57~9_combout\ & \uut|register_file|Mux58~9_combout\ & \uut|register_file|Mux59~9_combout\ & \uut|register_file|Mux60~9_combout\ & \uut|register_file|Mux61~9_combout\ & \uut|register_file|Mux62~9_combout\ & 
\uut|register_file|Mux63~9_combout\);

\uut|mult|Mult0|auto_generated|mac_mult5_DATAB_bus\ <= (\uut|register_file|Mux0~9_combout\ & \uut|register_file|Mux1~9_combout\ & \uut|register_file|Mux2~9_combout\ & \uut|register_file|Mux3~9_combout\ & \uut|register_file|Mux4~9_combout\ & 
\uut|register_file|Mux5~9_combout\ & \uut|register_file|Mux6~9_combout\ & \uut|register_file|Mux7~9_combout\ & \uut|register_file|Mux8~9_combout\ & \uut|register_file|Mux9~9_combout\ & \uut|register_file|Mux10~9_combout\ & 
\uut|register_file|Mux11~9_combout\ & \uut|register_file|Mux12~9_combout\ & \uut|register_file|Mux13~9_combout\ & gnd & gnd & gnd & gnd);

\uut|mult|Mult0|auto_generated|mac_mult5~0\ <= \uut|mult|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(0);
\uut|mult|Mult0|auto_generated|mac_mult5~1\ <= \uut|mult|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(1);
\uut|mult|Mult0|auto_generated|mac_mult5~2\ <= \uut|mult|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(2);
\uut|mult|Mult0|auto_generated|mac_mult5~3\ <= \uut|mult|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(3);
\uut|mult|Mult0|auto_generated|mac_mult5~dataout\ <= \uut|mult|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(4);
\uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT1\ <= \uut|mult|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(5);
\uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT2\ <= \uut|mult|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(6);
\uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT3\ <= \uut|mult|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(7);
\uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT4\ <= \uut|mult|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(8);
\uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT5\ <= \uut|mult|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(9);
\uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT6\ <= \uut|mult|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(10);
\uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT7\ <= \uut|mult|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(11);
\uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT8\ <= \uut|mult|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(12);
\uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT9\ <= \uut|mult|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(13);
\uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT10\ <= \uut|mult|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(14);
\uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT11\ <= \uut|mult|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(15);
\uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT12\ <= \uut|mult|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(16);
\uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT13\ <= \uut|mult|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(17);
\uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT14\ <= \uut|mult|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(18);
\uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT15\ <= \uut|mult|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(19);
\uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT16\ <= \uut|mult|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(20);
\uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT17\ <= \uut|mult|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(21);
\uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT18\ <= \uut|mult|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(22);
\uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT19\ <= \uut|mult|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(23);
\uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT20\ <= \uut|mult|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(24);
\uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT21\ <= \uut|mult|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(25);
\uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT22\ <= \uut|mult|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(26);
\uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT23\ <= \uut|mult|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(27);
\uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT24\ <= \uut|mult|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(28);
\uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT25\ <= \uut|mult|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(29);
\uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT26\ <= \uut|mult|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(30);
\uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT27\ <= \uut|mult|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(31);
\uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT28\ <= \uut|mult|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(32);
\uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT29\ <= \uut|mult|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(33);
\uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT30\ <= \uut|mult|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(34);
\uut|mult|Mult0|auto_generated|mac_mult5~DATAOUT31\ <= \uut|mult|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(35);

\CLOCK_50~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLOCK_50~input_o\);

\my_dma|M2_ADDRBUS~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \my_dma|M2_ADDRBUS~0_combout\);
\my_dma|ALT_INV_DMA_State.dma_waddr~q\ <= NOT \my_dma|DMA_State.dma_waddr~q\;
\h7|ALT_INV_Mux0~0_combout\ <= NOT \h7|Mux0~0_combout\;
\h6|ALT_INV_Mux0~0_combout\ <= NOT \h6|Mux0~0_combout\;
\h5|ALT_INV_Mux0~0_combout\ <= NOT \h5|Mux0~0_combout\;
\h4|ALT_INV_Mux0~0_combout\ <= NOT \h4|Mux0~0_combout\;
\h3|ALT_INV_Mux0~0_combout\ <= NOT \h3|Mux0~0_combout\;
\h2|ALT_INV_Mux0~0_combout\ <= NOT \h2|Mux0~0_combout\;
\h1|ALT_INV_Mux0~0_combout\ <= NOT \h1|Mux0~0_combout\;
\h0|ALT_INV_Mux0~0_combout\ <= NOT \h0|Mux0~0_combout\;
\ALT_INV_KEY[0]~input_o\ <= NOT \KEY[0]~input_o\;

-- Location: IOOBUF_X69_Y73_N16
\LEDR[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(0));

-- Location: IOOBUF_X94_Y73_N2
\LEDR[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(1));

-- Location: IOOBUF_X94_Y73_N9
\LEDR[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(2));

-- Location: IOOBUF_X107_Y73_N16
\LEDR[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(3));

-- Location: IOOBUF_X87_Y73_N16
\LEDR[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(4));

-- Location: IOOBUF_X87_Y73_N9
\LEDR[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(5));

-- Location: IOOBUF_X72_Y73_N9
\LEDR[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(6));

-- Location: IOOBUF_X72_Y73_N2
\LEDR[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(7));

-- Location: IOOBUF_X69_Y73_N2
\LEDR[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(8));

-- Location: IOOBUF_X83_Y73_N23
\LEDR[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(9));

-- Location: IOOBUF_X60_Y73_N23
\LEDR[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(10));

-- Location: IOOBUF_X65_Y73_N23
\LEDR[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(11));

-- Location: IOOBUF_X65_Y73_N16
\LEDR[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(12));

-- Location: IOOBUF_X67_Y73_N9
\LEDR[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(13));

-- Location: IOOBUF_X58_Y73_N2
\LEDR[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(14));

-- Location: IOOBUF_X65_Y73_N9
\LEDR[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(15));

-- Location: IOOBUF_X107_Y73_N9
\LEDG[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDG(0));

-- Location: IOOBUF_X111_Y73_N9
\LEDG[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDG(1));

-- Location: IOOBUF_X83_Y73_N2
\LEDG[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDG(2));

-- Location: IOOBUF_X85_Y73_N23
\LEDG[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDG(3));

-- Location: IOOBUF_X72_Y73_N16
\LEDG[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDG(4));

-- Location: IOOBUF_X74_Y73_N16
\LEDG[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDG(5));

-- Location: IOOBUF_X72_Y73_N23
\LEDG[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDG(6));

-- Location: IOOBUF_X74_Y73_N23
\LEDG[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \my_pll|auto_generated|locked~combout\,
	devoe => ww_devoe,
	o => ww_LEDG(7));

-- Location: IOOBUF_X69_Y73_N23
\HEX0[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h0|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(0));

-- Location: IOOBUF_X107_Y73_N23
\HEX0[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h0|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(1));

-- Location: IOOBUF_X67_Y73_N23
\HEX0[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h0|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(2));

-- Location: IOOBUF_X115_Y50_N2
\HEX0[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h0|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(3));

-- Location: IOOBUF_X115_Y54_N16
\HEX0[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h0|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(4));

-- Location: IOOBUF_X115_Y67_N16
\HEX0[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h0|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(5));

-- Location: IOOBUF_X115_Y69_N2
\HEX0[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h0|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(6));

-- Location: IOOBUF_X115_Y41_N2
\HEX1[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h1|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(0));

-- Location: IOOBUF_X115_Y30_N9
\HEX1[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h1|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(1));

-- Location: IOOBUF_X115_Y25_N23
\HEX1[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h1|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(2));

-- Location: IOOBUF_X115_Y30_N2
\HEX1[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h1|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(3));

-- Location: IOOBUF_X115_Y20_N9
\HEX1[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h1|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(4));

-- Location: IOOBUF_X115_Y22_N2
\HEX1[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h1|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(5));

-- Location: IOOBUF_X115_Y28_N9
\HEX1[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h1|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(6));

-- Location: IOOBUF_X115_Y17_N9
\HEX2[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h2|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(0));

-- Location: IOOBUF_X115_Y16_N2
\HEX2[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h2|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(1));

-- Location: IOOBUF_X115_Y19_N9
\HEX2[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h2|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(2));

-- Location: IOOBUF_X115_Y19_N2
\HEX2[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h2|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(3));

-- Location: IOOBUF_X115_Y18_N2
\HEX2[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h2|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(4));

-- Location: IOOBUF_X115_Y20_N2
\HEX2[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h2|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(5));

-- Location: IOOBUF_X115_Y21_N16
\HEX2[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h2|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(6));

-- Location: IOOBUF_X115_Y25_N16
\HEX3[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h3|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(0));

-- Location: IOOBUF_X115_Y29_N2
\HEX3[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h3|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(1));

-- Location: IOOBUF_X100_Y0_N2
\HEX3[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h3|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(2));

-- Location: IOOBUF_X111_Y0_N2
\HEX3[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h3|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(3));

-- Location: IOOBUF_X105_Y0_N23
\HEX3[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h3|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(4));

-- Location: IOOBUF_X105_Y0_N9
\HEX3[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h3|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(5));

-- Location: IOOBUF_X105_Y0_N2
\HEX3[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h3|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(6));

-- Location: IOOBUF_X98_Y0_N23
\HEX4[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h4|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(0));

-- Location: IOOBUF_X107_Y0_N9
\HEX4[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h4|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(1));

-- Location: IOOBUF_X74_Y0_N9
\HEX4[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h4|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(2));

-- Location: IOOBUF_X74_Y0_N2
\HEX4[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h4|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(3));

-- Location: IOOBUF_X83_Y0_N23
\HEX4[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h4|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(4));

-- Location: IOOBUF_X83_Y0_N16
\HEX4[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h4|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(5));

-- Location: IOOBUF_X79_Y0_N23
\HEX4[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h4|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(6));

-- Location: IOOBUF_X85_Y0_N9
\HEX5[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h5|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(0));

-- Location: IOOBUF_X87_Y0_N16
\HEX5[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h5|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(1));

-- Location: IOOBUF_X98_Y0_N16
\HEX5[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h5|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(2));

-- Location: IOOBUF_X72_Y0_N2
\HEX5[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h5|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(3));

-- Location: IOOBUF_X72_Y0_N9
\HEX5[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h5|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(4));

-- Location: IOOBUF_X79_Y0_N16
\HEX5[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h5|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(5));

-- Location: IOOBUF_X69_Y0_N2
\HEX5[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h5|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(6));

-- Location: IOOBUF_X89_Y0_N23
\HEX6[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h6|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX6(0));

-- Location: IOOBUF_X65_Y0_N2
\HEX6[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h6|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX6(1));

-- Location: IOOBUF_X65_Y0_N9
\HEX6[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h6|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX6(2));

-- Location: IOOBUF_X89_Y0_N16
\HEX6[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h6|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX6(3));

-- Location: IOOBUF_X67_Y0_N16
\HEX6[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h6|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX6(4));

-- Location: IOOBUF_X67_Y0_N23
\HEX6[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h6|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX6(5));

-- Location: IOOBUF_X74_Y0_N23
\HEX6[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h6|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX6(6));

-- Location: IOOBUF_X74_Y0_N16
\HEX7[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h7|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX7(0));

-- Location: IOOBUF_X67_Y0_N9
\HEX7[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h7|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX7(1));

-- Location: IOOBUF_X62_Y0_N23
\HEX7[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h7|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX7(2));

-- Location: IOOBUF_X62_Y0_N16
\HEX7[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h7|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX7(3));

-- Location: IOOBUF_X67_Y0_N2
\HEX7[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h7|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX7(4));

-- Location: IOOBUF_X69_Y0_N9
\HEX7[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h7|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX7(5));

-- Location: IOOBUF_X54_Y0_N23
\HEX7[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \h7|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX7(6));

-- Location: IOIBUF_X115_Y40_N8
\KEY[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: IOIBUF_X0_Y36_N15
\CLOCK_50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: PLL_1
\my_pll|auto_generated|pll1\ : cycloneive_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 0,
	c0_initial => 0,
	c0_low => 0,
	c0_mode => "bypass",
	c0_ph => 0,
	c1_high => 0,
	c1_initial => 0,
	c1_low => 0,
	c1_mode => "bypass",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 0,
	c2_initial => 0,
	c2_low => 0,
	c2_mode => "bypass",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "unused",
	clk0_divide_by => 0,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 0,
	clk0_phase_shift => "0",
	clk1_counter => "unused",
	clk1_divide_by => 0,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 0,
	clk1_phase_shift => "0",
	clk2_counter => "unused",
	clk2_divide_by => 0,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 0,
	clk2_phase_shift => "0",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 27,
	m => 12,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "no compensation",
	pfd_max => 200000,
	pfd_min => 3076,
	pll_compensation_delay => 1800,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 208,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	areset => \ALT_INV_KEY[0]~input_o\,
	fbin => \my_pll|auto_generated|wire_pll1_fbout\,
	inclk => \my_pll|auto_generated|pll1_INCLK_bus\,
	locked => \my_pll|auto_generated|wire_pll1_locked\,
	fbout => \my_pll|auto_generated|wire_pll1_fbout\,
	clk => \my_pll|auto_generated|pll1_CLK_bus\);

-- Location: LCCOMB_X72_Y10_N28
\my_pll|auto_generated|pll_lock_sync~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_pll|auto_generated|pll_lock_sync~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \my_pll|auto_generated|pll_lock_sync~feeder_combout\);

-- Location: FF_X72_Y10_N29
\my_pll|auto_generated|pll_lock_sync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \my_pll|auto_generated|wire_pll1_locked\,
	d => \my_pll|auto_generated|pll_lock_sync~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_pll|auto_generated|pll_lock_sync~q\);

-- Location: LCCOMB_X72_Y10_N18
\my_pll|auto_generated|locked\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_pll|auto_generated|locked~combout\ = (\my_pll|auto_generated|wire_pll1_locked\ & \my_pll|auto_generated|pll_lock_sync~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_pll|auto_generated|wire_pll1_locked\,
	datad => \my_pll|auto_generated|pll_lock_sync~q\,
	combout => \my_pll|auto_generated|locked~combout\);

-- Location: CLKCTRL_G4
\CLOCK_50~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50~inputclkctrl_outclk\);

-- Location: LCCOMB_X57_Y28_N0
\my_dma|count_reg[0]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|count_reg[0]~32_combout\ = \my_dma|count_reg\(0) $ (VCC)
-- \my_dma|count_reg[0]~33\ = CARRY(\my_dma|count_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_dma|count_reg\(0),
	datad => VCC,
	combout => \my_dma|count_reg[0]~32_combout\,
	cout => \my_dma|count_reg[0]~33\);

-- Location: LCCOMB_X63_Y32_N14
\uut|instr_decode|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|Equal0~2_combout\ = (!\IRAM|auto_generated|q_a\(28) & (!\IRAM|auto_generated|q_a\(31) & (!\IRAM|auto_generated|q_a\(29) & !\IRAM|auto_generated|q_a\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(28),
	datab => \IRAM|auto_generated|q_a\(31),
	datac => \IRAM|auto_generated|q_a\(29),
	datad => \IRAM|auto_generated|q_a\(27),
	combout => \uut|instr_decode|Equal0~2_combout\);

-- Location: LCCOMB_X61_Y33_N24
\uut|instr_decode|Equal17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|Equal17~0_combout\ = (!\IRAM|auto_generated|q_a\(30) & (\IRAM|auto_generated|q_a\(28) & \uut|instr_decode|Equal8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(30),
	datab => \IRAM|auto_generated|q_a\(28),
	datac => \uut|instr_decode|Equal8~0_combout\,
	combout => \uut|instr_decode|Equal17~0_combout\);

-- Location: LCCOMB_X62_Y37_N14
\uut|instr_decode|wb_sel.wb_alu~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|wb_sel.wb_alu~1_combout\ = (!\IRAM|auto_generated|q_a\(24) & ((\IRAM|auto_generated|q_a\(29) & (!\IRAM|auto_generated|q_a\(28) & !\IRAM|auto_generated|q_a\(30))) # (!\IRAM|auto_generated|q_a\(29) & (\IRAM|auto_generated|q_a\(28) & 
-- \IRAM|auto_generated|q_a\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(24),
	datab => \IRAM|auto_generated|q_a\(29),
	datac => \IRAM|auto_generated|q_a\(28),
	datad => \IRAM|auto_generated|q_a\(30),
	combout => \uut|instr_decode|wb_sel.wb_alu~1_combout\);

-- Location: LCCOMB_X63_Y33_N10
\uut|instr_decode|wb_sel.wb_alu~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|wb_sel.wb_alu~0_combout\ = (!\IRAM|auto_generated|q_a\(31) & !\IRAM|auto_generated|q_a\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IRAM|auto_generated|q_a\(31),
	datac => \IRAM|auto_generated|q_a\(27),
	combout => \uut|instr_decode|wb_sel.wb_alu~0_combout\);

-- Location: LCCOMB_X63_Y33_N0
\uut|instr_decode|wb_sel.wb_alu~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|wb_sel.wb_alu~2_combout\ = (\uut|instr_decode|wb_sel.wb_alu~1_combout\ & (!\IRAM|auto_generated|q_a\(26) & (!\IRAM|auto_generated|q_a\(25) & \uut|instr_decode|wb_sel.wb_alu~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|wb_sel.wb_alu~1_combout\,
	datab => \IRAM|auto_generated|q_a\(26),
	datac => \IRAM|auto_generated|q_a\(25),
	datad => \uut|instr_decode|wb_sel.wb_alu~0_combout\,
	combout => \uut|instr_decode|wb_sel.wb_alu~2_combout\);

-- Location: FF_X63_Y33_N1
\uut|Pipe_wb_sel.wb_alu\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|instr_decode|wb_sel.wb_alu~2_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_wb_sel.wb_alu~q\);

-- Location: LCCOMB_X65_Y34_N12
\uut|instr_decode|immediate[12]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|immediate[12]~9_combout\ = (\IRAM|auto_generated|q_a\(29) & ((\IRAM|auto_generated|q_a\(28)) # ((\IRAM|auto_generated|q_a\(25))))) # (!\IRAM|auto_generated|q_a\(29) & (\IRAM|auto_generated|q_a\(28) $ (\IRAM|auto_generated|q_a\(24) $ 
-- (\IRAM|auto_generated|q_a\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(28),
	datab => \IRAM|auto_generated|q_a\(24),
	datac => \IRAM|auto_generated|q_a\(25),
	datad => \IRAM|auto_generated|q_a\(29),
	combout => \uut|instr_decode|immediate[12]~9_combout\);

-- Location: LCCOMB_X65_Y34_N20
\uut|instr_decode|immediate[12]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|immediate[12]~7_combout\ = (\IRAM|auto_generated|q_a\(31)) # ((\IRAM|auto_generated|q_a\(30)) # (\IRAM|auto_generated|q_a\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IRAM|auto_generated|q_a\(31),
	datac => \IRAM|auto_generated|q_a\(30),
	datad => \IRAM|auto_generated|q_a\(27),
	combout => \uut|instr_decode|immediate[12]~7_combout\);

-- Location: LCCOMB_X65_Y34_N10
\uut|instr_decode|immediate[12]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|immediate[12]~8_combout\ = (\IRAM|auto_generated|q_a\(28)) # ((\IRAM|auto_generated|q_a\(29)) # ((\IRAM|auto_generated|q_a\(24) & \IRAM|auto_generated|q_a\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(28),
	datab => \IRAM|auto_generated|q_a\(24),
	datac => \IRAM|auto_generated|q_a\(25),
	datad => \IRAM|auto_generated|q_a\(29),
	combout => \uut|instr_decode|immediate[12]~8_combout\);

-- Location: LCCOMB_X65_Y34_N30
\uut|instr_decode|immediate[12]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|immediate[12]~10_combout\ = (\uut|instr_decode|immediate[12]~7_combout\) # (\uut|instr_decode|immediate[12]~8_combout\ $ (((!\uut|instr_decode|immediate[12]~9_combout\ & !\IRAM|auto_generated|q_a\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|immediate[12]~9_combout\,
	datab => \uut|instr_decode|immediate[12]~7_combout\,
	datac => \IRAM|auto_generated|q_a\(26),
	datad => \uut|instr_decode|immediate[12]~8_combout\,
	combout => \uut|instr_decode|immediate[12]~10_combout\);

-- Location: LCCOMB_X60_Y34_N12
\uut|instr_decode|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|Equal2~0_combout\ = (!\IRAM|auto_generated|q_a\(24) & \IRAM|auto_generated|q_a\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IRAM|auto_generated|q_a\(24),
	datac => \IRAM|auto_generated|q_a\(25),
	combout => \uut|instr_decode|Equal2~0_combout\);

-- Location: LCCOMB_X60_Y34_N20
\uut|instr_decode|Equal14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|Equal14~0_combout\ = (\uut|instr_decode|Equal2~0_combout\ & (\uut|instr_decode|Equal0~2_combout\ & (\IRAM|auto_generated|q_a\(26) & !\IRAM|auto_generated|q_a\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|Equal2~0_combout\,
	datab => \uut|instr_decode|Equal0~2_combout\,
	datac => \IRAM|auto_generated|q_a\(26),
	datad => \IRAM|auto_generated|q_a\(30),
	combout => \uut|instr_decode|Equal14~0_combout\);

-- Location: LCCOMB_X59_Y33_N8
\uut|instr_decode|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|Equal0~1_combout\ = (!\IRAM|auto_generated|q_a\(29) & (!\IRAM|auto_generated|q_a\(31) & !\IRAM|auto_generated|q_a\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IRAM|auto_generated|q_a\(29),
	datac => \IRAM|auto_generated|q_a\(31),
	datad => \IRAM|auto_generated|q_a\(27),
	combout => \uut|instr_decode|Equal0~1_combout\);

-- Location: LCCOMB_X60_Y34_N6
\uut|instr_decode|alu_op.alu_add~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|alu_op.alu_add~0_combout\ = (\IRAM|auto_generated|q_a\(25) & (((\IRAM|auto_generated|q_a\(30)) # (!\IRAM|auto_generated|q_a\(26))))) # (!\IRAM|auto_generated|q_a\(25) & ((\IRAM|auto_generated|q_a\(24)) # 
-- ((\IRAM|auto_generated|q_a\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(24),
	datab => \IRAM|auto_generated|q_a\(25),
	datac => \IRAM|auto_generated|q_a\(26),
	datad => \IRAM|auto_generated|q_a\(30),
	combout => \uut|instr_decode|alu_op.alu_add~0_combout\);

-- Location: LCCOMB_X60_Y34_N4
\uut|instr_decode|alu_op.alu_add~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|alu_op.alu_add~1_combout\ = ((\uut|instr_decode|alu_op.alu_add~0_combout\ & (\IRAM|auto_generated|q_a\(28))) # (!\uut|instr_decode|alu_op.alu_add~0_combout\ & ((!\IRAM|auto_generated|q_a\(30))))) # (!\uut|instr_decode|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(28),
	datab => \IRAM|auto_generated|q_a\(30),
	datac => \uut|instr_decode|Equal0~1_combout\,
	datad => \uut|instr_decode|alu_op.alu_add~0_combout\,
	combout => \uut|instr_decode|alu_op.alu_add~1_combout\);

-- Location: LCCOMB_X60_Y34_N14
\uut|instr_decode|operand_sel~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|operand_sel~0_combout\ = (\uut|instr_decode|alu_op.alu_add~1_combout\ & (((\uut|instr_decode|Equal14~0_combout\)))) # (!\uut|instr_decode|alu_op.alu_add~1_combout\ & (!\IRAM|auto_generated|q_a\(30) & ((!\IRAM|auto_generated|q_a\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(30),
	datab => \uut|instr_decode|Equal14~0_combout\,
	datac => \uut|instr_decode|alu_op.alu_add~1_combout\,
	datad => \IRAM|auto_generated|q_a\(28),
	combout => \uut|instr_decode|operand_sel~0_combout\);

-- Location: LCCOMB_X65_Y29_N16
\uut|instr_decode|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|Equal3~0_combout\ = (\IRAM|auto_generated|q_a\(24) & \IRAM|auto_generated|q_a\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \IRAM|auto_generated|q_a\(24),
	datad => \IRAM|auto_generated|q_a\(25),
	combout => \uut|instr_decode|Equal3~0_combout\);

-- Location: LCCOMB_X65_Y29_N20
\uut|instr_decode|rs1[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|rs1[3]~0_combout\ = ((\IRAM|auto_generated|q_a\(30)) # ((\uut|instr_decode|Equal3~0_combout\) # (!\uut|instr_decode|Equal8~0_combout\))) # (!\IRAM|auto_generated|q_a\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(28),
	datab => \IRAM|auto_generated|q_a\(30),
	datac => \uut|instr_decode|Equal8~0_combout\,
	datad => \uut|instr_decode|Equal3~0_combout\,
	combout => \uut|instr_decode|rs1[3]~0_combout\);

-- Location: LCCOMB_X65_Y29_N14
\uut|instr_decode|rs1[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|rs1[1]~2_combout\ = (\uut|instr_decode|rs1[3]~0_combout\ & ((\IRAM|auto_generated|q_a\(17)))) # (!\uut|instr_decode|rs1[3]~0_combout\ & (\IRAM|auto_generated|q_a\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IRAM|auto_generated|q_a\(21),
	datac => \IRAM|auto_generated|q_a\(17),
	datad => \uut|instr_decode|rs1[3]~0_combout\,
	combout => \uut|instr_decode|rs1[1]~2_combout\);

-- Location: FF_X60_Y31_N17
\uut|Pipe_wb_sel.wb_mem\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|instr_decode|Equal16~0_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_wb_sel.wb_mem~q\);

-- Location: LCCOMB_X65_Y33_N14
\uut|instr_decode|Equal8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|Equal8~1_combout\ = (\uut|instr_decode|Equal0~0_combout\ & (\IRAM|auto_generated|q_a\(28) & (\uut|instr_decode|Equal8~0_combout\ & \IRAM|auto_generated|q_a\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|Equal0~0_combout\,
	datab => \IRAM|auto_generated|q_a\(28),
	datac => \uut|instr_decode|Equal8~0_combout\,
	datad => \IRAM|auto_generated|q_a\(30),
	combout => \uut|instr_decode|Equal8~1_combout\);

-- Location: FF_X65_Y33_N15
\uut|Pipe_wb_sel.wb_mul\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|instr_decode|Equal8~1_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_wb_sel.wb_mul~q\);

-- Location: LCCOMB_X68_Y31_N0
\uut|rf_in1[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[0]~2_combout\ = (\uut|Pipe_wb_sel.wb_alu~q\ & (!\uut|Pipe_wb_sel.wb_mem~q\ & \uut|Pipe_wb_sel.wb_mul~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|Pipe_wb_sel.wb_alu~q\,
	datac => \uut|Pipe_wb_sel.wb_mem~q\,
	datad => \uut|Pipe_wb_sel.wb_mul~q\,
	combout => \uut|rf_in1[0]~2_combout\);

-- Location: LCCOMB_X60_Y31_N30
\bus1|c1_addrbus~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_addrbus~2_combout\ = (\my_dma|DMA_State.dma_idle~q\) # ((\my_dma|DMA_State.dma_waddr~q\) # ((\uut|instr_decode|Equal15~1_combout\) # (\uut|instr_decode|Equal16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|DMA_State.dma_idle~q\,
	datab => \my_dma|DMA_State.dma_waddr~q\,
	datac => \uut|instr_decode|Equal15~1_combout\,
	datad => \uut|instr_decode|Equal16~0_combout\,
	combout => \bus1|c1_addrbus~2_combout\);

-- Location: LCCOMB_X59_Y29_N26
\bus1|c1_wdatabus[31]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_wdatabus[31]~0_combout\ = (\my_dma|DMA_State.dma_waddr~q\ & (!\uut|instr_decode|Equal15~1_combout\ & !\uut|instr_decode|Equal16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|DMA_State.dma_waddr~q\,
	datac => \uut|instr_decode|Equal15~1_combout\,
	datad => \uut|instr_decode|Equal16~0_combout\,
	combout => \bus1|c1_wdatabus[31]~0_combout\);

-- Location: LCCOMB_X60_Y31_N18
\bus1|c1_op~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_op~7_combout\ = (\uut|instr_decode|Equal16~0_combout\) # ((\my_dma|DMA_State.dma_idle~q\ & (!\my_dma|DMA_State.dma_waddr~q\ & !\uut|instr_decode|Equal15~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|DMA_State.dma_idle~q\,
	datab => \my_dma|DMA_State.dma_waddr~q\,
	datac => \uut|instr_decode|Equal15~1_combout\,
	datad => \uut|instr_decode|Equal16~0_combout\,
	combout => \bus1|c1_op~7_combout\);

-- Location: LCCOMB_X58_Y31_N0
\bus1|c2_op.op.read~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_op.op.read~feeder_combout\ = \bus1|c1_op~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|c1_op~7_combout\,
	combout => \bus1|c2_op.op.read~feeder_combout\);

-- Location: LCCOMB_X59_Y31_N12
\uut|pc_calculation|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Add0~2_combout\ = (\uut|instr_decode|Equal15~1_combout\) # (\uut|instr_decode|Equal16~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|instr_decode|Equal15~1_combout\,
	datad => \uut|instr_decode|Equal16~0_combout\,
	combout => \uut|pc_calculation|Add0~2_combout\);

-- Location: LCCOMB_X56_Y28_N14
\bus1|S4_WDATABUS[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S4_WDATABUS[3]~3_combout\ = (\bus1|c1_op.master.default~0_combout\ & (\bus1|c1_wdatabus[3]~4_combout\ & \bus1|c1_op~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_op.master.default~0_combout\,
	datac => \bus1|c1_wdatabus[3]~4_combout\,
	datad => \bus1|c1_op~9_combout\,
	combout => \bus1|S4_WDATABUS[3]~3_combout\);

-- Location: LCCOMB_X56_Y28_N18
\my_dma|wstep_reg[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|wstep_reg[3]~feeder_combout\ = \bus1|S4_WDATABUS[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|S4_WDATABUS[3]~3_combout\,
	combout => \my_dma|wstep_reg[3]~feeder_combout\);

-- Location: FF_X56_Y29_N11
\my_dma|wstep_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[0]~0_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|wstep_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstep_reg\(0));

-- Location: LCCOMB_X54_Y29_N0
\my_dma|waddr_reg[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|waddr_reg[0]~16_combout\ = (\my_dma|waddr_reg\(0) & (\my_dma|wstep_reg\(0) $ (VCC))) # (!\my_dma|waddr_reg\(0) & (\my_dma|wstep_reg\(0) & VCC))
-- \my_dma|waddr_reg[0]~17\ = CARRY((\my_dma|waddr_reg\(0) & \my_dma|wstep_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|waddr_reg\(0),
	datab => \my_dma|wstep_reg\(0),
	datad => VCC,
	combout => \my_dma|waddr_reg[0]~16_combout\,
	cout => \my_dma|waddr_reg[0]~17\);

-- Location: LCCOMB_X54_Y30_N28
\my_dma|waddr_reg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|waddr_reg[0]~feeder_combout\ = \my_dma|waddr_reg[0]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_dma|waddr_reg[0]~16_combout\,
	combout => \my_dma|waddr_reg[0]~feeder_combout\);

-- Location: LCCOMB_X56_Y29_N20
\my_dma|wstart_reg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|wstart_reg[0]~feeder_combout\ = \bus1|S4_WDATABUS[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|S4_WDATABUS[0]~0_combout\,
	combout => \my_dma|wstart_reg[0]~feeder_combout\);

-- Location: LCCOMB_X58_Y27_N10
\bus1|S4_ADDRBUS[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S4_ADDRBUS[3]~5_combout\ = (((!\bus1|c1_op.master.default~0_combout\) # (!\bus1|c1_op~9_combout\)) # (!\bus1|c1_addrbus~2_combout\)) # (!\bus1|c1_addrbus[3]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_addrbus[3]~13_combout\,
	datab => \bus1|c1_addrbus~2_combout\,
	datac => \bus1|c1_op~9_combout\,
	datad => \bus1|c1_op.master.default~0_combout\,
	combout => \bus1|S4_ADDRBUS[3]~5_combout\);

-- Location: LCCOMB_X57_Y31_N4
\bus1|c2_op.master.m1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_op.master.m1~feeder_combout\ = \uut|pc_calculation|Add0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|pc_calculation|Add0~2_combout\,
	combout => \bus1|c2_op.master.m1~feeder_combout\);

-- Location: FF_X57_Y31_N5
\bus1|c2_op.master.m1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus1|c2_op.master.m1~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \bus1|c1_nready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bus1|c2_op.master.m1~q\);

-- Location: LCCOMB_X60_Y31_N16
\uut|rf_in1[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[0]~4_combout\ = (\bus1|c2_op.master.m1~q\ & (\uut|Pipe_wb_sel.wb_mem~q\ & ((!\bus1|c2_op.slave.s2~q\) # (!\bus1|c2_op.op.read~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_op.master.m1~q\,
	datab => \bus1|c2_op.op.read~q\,
	datac => \uut|Pipe_wb_sel.wb_mem~q\,
	datad => \bus1|c2_op.slave.s2~q\,
	combout => \uut|rf_in1[0]~4_combout\);

-- Location: LCCOMB_X61_Y31_N22
\uut|rf_in1[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[0]~5_combout\ = (\uut|Pipe_wb_sel.wb_alu~q\ & (\uut|rf_in1[0]~4_combout\ & \uut|Pipe_wb_sel.wb_mem~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_wb_sel.wb_alu~q\,
	datab => \uut|rf_in1[0]~4_combout\,
	datad => \uut|Pipe_wb_sel.wb_mem~q\,
	combout => \uut|rf_in1[0]~5_combout\);

-- Location: LCCOMB_X59_Y30_N8
\bus1|S1_MR\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S1_MR~combout\ = (\bus1|process_1~3_combout\ & (!\bus1|c1_addrbus[13]~6_combout\ & (\bus1|c1_op~7_combout\ & \bus1|c1_op.master.default~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|process_1~3_combout\,
	datab => \bus1|c1_addrbus[13]~6_combout\,
	datac => \bus1|c1_op~7_combout\,
	datad => \bus1|c1_op.master.default~0_combout\,
	combout => \bus1|S1_MR~combout\);

-- Location: FF_X60_Y30_N7
\DRAM|auto_generated|wren_a_store\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S1_MW~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DRAM|auto_generated|wren_a_store~q\);

-- Location: FF_X59_Y30_N27
\DRAM|auto_generated|rden_a_store\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S1_MR~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DRAM|auto_generated|rden_a_store~q\);

-- Location: LCCOMB_X59_Y30_N26
\DRAM|auto_generated|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRAM|auto_generated|_~0_combout\ = (\DRAM|auto_generated|wren_a_store~q\) # ((\bus1|S1_MR~combout\) # ((\DRAM|auto_generated|rden_a_store~q\) # (\bus1|S1_MW~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|auto_generated|wren_a_store~q\,
	datab => \bus1|S1_MR~combout\,
	datac => \DRAM|auto_generated|rden_a_store~q\,
	datad => \bus1|S1_MW~combout\,
	combout => \DRAM|auto_generated|_~0_combout\);

-- Location: LCCOMB_X52_Y22_N24
\bus1|S1_WDATABUS[14]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S1_WDATABUS[14]~2_combout\ = (!\bus1|c1_addrbus[13]~6_combout\ & (\bus1|c1_op.master.default~0_combout\ & (\bus1|c1_wdatabus[14]~15_combout\ & \bus1|process_1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_addrbus[13]~6_combout\,
	datab => \bus1|c1_op.master.default~0_combout\,
	datac => \bus1|c1_wdatabus[14]~15_combout\,
	datad => \bus1|process_1~3_combout\,
	combout => \bus1|S1_WDATABUS[14]~2_combout\);

-- Location: LCCOMB_X60_Y26_N24
\bus1|c1_addrbus[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_addrbus[0]~18_combout\ = (\bus1|c1_addrbus~2_combout\ & \bus1|c1_addrbus[0]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_addrbus~2_combout\,
	datac => \bus1|c1_addrbus[0]~17_combout\,
	combout => \bus1|c1_addrbus[0]~18_combout\);

-- Location: LCCOMB_X60_Y26_N14
\bus1|S1_ADDRBUS[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S1_ADDRBUS[0]~0_combout\ = (\bus1|process_1~3_combout\ & (\bus1|c1_addrbus[0]~18_combout\ & (\bus1|c1_op.master.default~0_combout\ & !\bus1|c1_addrbus[13]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|process_1~3_combout\,
	datab => \bus1|c1_addrbus[0]~18_combout\,
	datac => \bus1|c1_op.master.default~0_combout\,
	datad => \bus1|c1_addrbus[13]~6_combout\,
	combout => \bus1|S1_ADDRBUS[0]~0_combout\);

-- Location: LCCOMB_X60_Y25_N0
\my_counter|count[2][0]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[2][0]~142_combout\ = \my_counter|count[2][0]~q\ $ (VCC)
-- \my_counter|count[2][0]~143\ = CARRY(\my_counter|count[2][0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_counter|count[2][0]~q\,
	datad => VCC,
	combout => \my_counter|count[2][0]~142_combout\,
	cout => \my_counter|count[2][0]~143\);

-- Location: LCCOMB_X59_Y29_N30
\bus1|c1_op~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_op~6_combout\ = (\uut|instr_decode|Equal15~1_combout\) # ((\my_dma|DMA_State.dma_waddr~q\ & !\uut|instr_decode|Equal16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|DMA_State.dma_waddr~q\,
	datac => \uut|instr_decode|Equal15~1_combout\,
	datad => \uut|instr_decode|Equal16~0_combout\,
	combout => \bus1|c1_op~6_combout\);

-- Location: LCCOMB_X59_Y29_N10
\bus1|c1_addrbus[12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_addrbus[12]~4_combout\ = (\uut|instr_decode|Equal15~1_combout\) # (\uut|instr_decode|Equal16~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|instr_decode|Equal15~1_combout\,
	datad => \uut|instr_decode|Equal16~0_combout\,
	combout => \bus1|c1_addrbus[12]~4_combout\);

-- Location: LCCOMB_X38_Y29_N4
\bus1|S1_WDATABUS[12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S1_WDATABUS[12]~4_combout\ = (\bus1|process_1~3_combout\ & (\bus1|c1_op.master.default~0_combout\ & (!\bus1|c1_addrbus[13]~6_combout\ & \bus1|c1_wdatabus[12]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|process_1~3_combout\,
	datab => \bus1|c1_op.master.default~0_combout\,
	datac => \bus1|c1_addrbus[13]~6_combout\,
	datad => \bus1|c1_wdatabus[12]~13_combout\,
	combout => \bus1|S1_WDATABUS[12]~4_combout\);

-- Location: LCCOMB_X56_Y23_N4
\bus1|S1_ADDRBUS[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S1_ADDRBUS[2]~2_combout\ = (\bus1|c1_addrbus[2]~20_combout\ & (\bus1|c1_op.master.default~0_combout\ & (!\bus1|c1_addrbus[13]~6_combout\ & \bus1|process_1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_addrbus[2]~20_combout\,
	datab => \bus1|c1_op.master.default~0_combout\,
	datac => \bus1|c1_addrbus[13]~6_combout\,
	datad => \bus1|process_1~3_combout\,
	combout => \bus1|S1_ADDRBUS[2]~2_combout\);

-- Location: LCCOMB_X59_Y27_N26
\bus1|S1_ADDRBUS[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S1_ADDRBUS[3]~3_combout\ = (\bus1|c1_addrbus~2_combout\ & (\bus1|c1_addrbus[3]~13_combout\ & \bus1|c1_op.slave.s1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_addrbus~2_combout\,
	datab => \bus1|c1_addrbus[3]~13_combout\,
	datad => \bus1|c1_op.slave.s1~0_combout\,
	combout => \bus1|S1_ADDRBUS[3]~3_combout\);

-- Location: LCCOMB_X52_Y22_N2
\bus1|S1_WDATABUS[13]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S1_WDATABUS[13]~3_combout\ = (!\bus1|c1_addrbus[13]~6_combout\ & (\bus1|c1_wdatabus[13]~14_combout\ & (\bus1|c1_op.master.default~0_combout\ & \bus1|process_1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_addrbus[13]~6_combout\,
	datab => \bus1|c1_wdatabus[13]~14_combout\,
	datac => \bus1|c1_op.master.default~0_combout\,
	datad => \bus1|process_1~3_combout\,
	combout => \bus1|S1_WDATABUS[13]~3_combout\);

-- Location: M9K_X78_Y34_N0
\IRAM|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300003C0002000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/hgarg/Downloads/ass4_evgeny/imemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "altsyncram:IRAM|altsyncram_84v3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \IRAM|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \IRAM|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \IRAM|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: LCCOMB_X65_Y34_N4
\uut|instr_decode|immediate[10]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|immediate[10]~15_combout\ = (\IRAM|auto_generated|q_a\(10) & !\uut|instr_decode|immediate[12]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IRAM|auto_generated|q_a\(10),
	datac => \uut|instr_decode|immediate[12]~10_combout\,
	combout => \uut|instr_decode|immediate[10]~15_combout\);

-- Location: M9K_X78_Y35_N0
\IRAM|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300003C0002218000000000000000000000000000000000000000000000008000000000000000000000000000000040",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/hgarg/Downloads/ass4_evgeny/imemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "altsyncram:IRAM|altsyncram_84v3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \IRAM|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \IRAM|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \IRAM|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X65_Y34_N2
\uut|instr_decode|immediate[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|immediate[9]~16_combout\ = (!\uut|instr_decode|immediate[12]~10_combout\ & \IRAM|auto_generated|q_a\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|instr_decode|immediate[12]~10_combout\,
	datad => \IRAM|auto_generated|q_a\(9),
	combout => \uut|instr_decode|immediate[9]~16_combout\);

-- Location: LCCOMB_X65_Y34_N8
\uut|instr_decode|immediate[8]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|immediate[8]~17_combout\ = (!\uut|instr_decode|immediate[12]~10_combout\ & \IRAM|auto_generated|q_a\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|instr_decode|immediate[12]~10_combout\,
	datad => \IRAM|auto_generated|q_a\(8),
	combout => \uut|instr_decode|immediate[8]~17_combout\);

-- Location: M9K_X64_Y36_N0
\IRAM|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300003C0008100000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/hgarg/Downloads/ass4_evgeny/imemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "altsyncram:IRAM|altsyncram_84v3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \IRAM|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \IRAM|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \IRAM|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LCCOMB_X62_Y34_N4
\uut|instr_decode|immediate[7]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|immediate[7]~18_combout\ = (\IRAM|auto_generated|q_a\(7) & !\uut|instr_decode|immediate[12]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(7),
	datad => \uut|instr_decode|immediate[12]~10_combout\,
	combout => \uut|instr_decode|immediate[7]~18_combout\);

-- Location: LCCOMB_X62_Y34_N14
\uut|instr_decode|immediate[6]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|immediate[6]~19_combout\ = (\IRAM|auto_generated|q_a\(6) & !\uut|instr_decode|immediate[12]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \IRAM|auto_generated|q_a\(6),
	datad => \uut|instr_decode|immediate[12]~10_combout\,
	combout => \uut|instr_decode|immediate[6]~19_combout\);

-- Location: M9K_X64_Y37_N0
\IRAM|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200003C3318240000000000000000000000000000000000000000000000010000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/hgarg/Downloads/ass4_evgeny/imemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "altsyncram:IRAM|altsyncram_84v3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \IRAM|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \IRAM|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \IRAM|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LCCOMB_X65_Y34_N14
\uut|instr_decode|immediate[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|immediate[5]~20_combout\ = (!\uut|instr_decode|immediate[12]~10_combout\ & \IRAM|auto_generated|q_a\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|instr_decode|immediate[12]~10_combout\,
	datad => \IRAM|auto_generated|q_a\(5),
	combout => \uut|instr_decode|immediate[5]~20_combout\);

-- Location: LCCOMB_X62_Y34_N28
\uut|instr_decode|immediate[4]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|immediate[4]~21_combout\ = (\IRAM|auto_generated|q_a\(4) & !\uut|instr_decode|immediate[12]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \IRAM|auto_generated|q_a\(4),
	datad => \uut|instr_decode|immediate[12]~10_combout\,
	combout => \uut|instr_decode|immediate[4]~21_combout\);

-- Location: M9K_X78_Y33_N0
\IRAM|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000205503C00000C0000000000000000000000000000000000000000000001572040000000000000000000000000055C00",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/hgarg/Downloads/ass4_evgeny/imemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "altsyncram:IRAM|altsyncram_84v3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \IRAM|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \IRAM|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \IRAM|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y33_N30
\uut|instr_decode|immediate[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|immediate[3]~22_combout\ = (!\uut|instr_decode|immediate[12]~10_combout\ & \IRAM|auto_generated|q_a\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|immediate[12]~10_combout\,
	datad => \IRAM|auto_generated|q_a\(3),
	combout => \uut|instr_decode|immediate[3]~22_combout\);

-- Location: M9K_X78_Y32_N0
\IRAM|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000021E413400042C10000000000000000000000000000000000000000000079304000000000000000000000000001E4C10",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/hgarg/Downloads/ass4_evgeny/imemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "altsyncram:IRAM|altsyncram_84v3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \IRAM|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \IRAM|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \IRAM|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X62_Y32_N10
\uut|instr_decode|immediate[1]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|immediate[1]~24_combout\ = (!\uut|instr_decode|immediate[12]~10_combout\ & \IRAM|auto_generated|q_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|instr_decode|immediate[12]~10_combout\,
	datad => \IRAM|auto_generated|q_a\(1),
	combout => \uut|instr_decode|immediate[1]~24_combout\);

-- Location: LCCOMB_X65_Y34_N24
\uut|instr_decode|immediate[0]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|immediate[0]~25_combout\ = (!\uut|instr_decode|immediate[12]~10_combout\ & \IRAM|auto_generated|q_a\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|instr_decode|immediate[12]~10_combout\,
	datad => \IRAM|auto_generated|q_a\(0),
	combout => \uut|instr_decode|immediate[0]~25_combout\);

-- Location: LCCOMB_X61_Y30_N0
\uut|memory_logic|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|memory_logic|Add0~0_combout\ = (\uut|instr_decode|immediate[0]~25_combout\ & (\uut|register_file|Mux31~9_combout\ $ (VCC))) # (!\uut|instr_decode|immediate[0]~25_combout\ & (\uut|register_file|Mux31~9_combout\ & VCC))
-- \uut|memory_logic|Add0~1\ = CARRY((\uut|instr_decode|immediate[0]~25_combout\ & \uut|register_file|Mux31~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|immediate[0]~25_combout\,
	datab => \uut|register_file|Mux31~9_combout\,
	datad => VCC,
	combout => \uut|memory_logic|Add0~0_combout\,
	cout => \uut|memory_logic|Add0~1\);

-- Location: LCCOMB_X61_Y30_N2
\uut|memory_logic|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|memory_logic|Add0~2_combout\ = (\uut|register_file|Mux30~9_combout\ & ((\uut|instr_decode|immediate[1]~24_combout\ & (\uut|memory_logic|Add0~1\ & VCC)) # (!\uut|instr_decode|immediate[1]~24_combout\ & (!\uut|memory_logic|Add0~1\)))) # 
-- (!\uut|register_file|Mux30~9_combout\ & ((\uut|instr_decode|immediate[1]~24_combout\ & (!\uut|memory_logic|Add0~1\)) # (!\uut|instr_decode|immediate[1]~24_combout\ & ((\uut|memory_logic|Add0~1\) # (GND)))))
-- \uut|memory_logic|Add0~3\ = CARRY((\uut|register_file|Mux30~9_combout\ & (!\uut|instr_decode|immediate[1]~24_combout\ & !\uut|memory_logic|Add0~1\)) # (!\uut|register_file|Mux30~9_combout\ & ((!\uut|memory_logic|Add0~1\) # 
-- (!\uut|instr_decode|immediate[1]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux30~9_combout\,
	datab => \uut|instr_decode|immediate[1]~24_combout\,
	datad => VCC,
	cin => \uut|memory_logic|Add0~1\,
	combout => \uut|memory_logic|Add0~2_combout\,
	cout => \uut|memory_logic|Add0~3\);

-- Location: LCCOMB_X61_Y30_N4
\uut|memory_logic|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|memory_logic|Add0~4_combout\ = ((\uut|instr_decode|immediate[2]~23_combout\ $ (\uut|register_file|Mux29~15_combout\ $ (!\uut|memory_logic|Add0~3\)))) # (GND)
-- \uut|memory_logic|Add0~5\ = CARRY((\uut|instr_decode|immediate[2]~23_combout\ & ((\uut|register_file|Mux29~15_combout\) # (!\uut|memory_logic|Add0~3\))) # (!\uut|instr_decode|immediate[2]~23_combout\ & (\uut|register_file|Mux29~15_combout\ & 
-- !\uut|memory_logic|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|immediate[2]~23_combout\,
	datab => \uut|register_file|Mux29~15_combout\,
	datad => VCC,
	cin => \uut|memory_logic|Add0~3\,
	combout => \uut|memory_logic|Add0~4_combout\,
	cout => \uut|memory_logic|Add0~5\);

-- Location: LCCOMB_X61_Y30_N6
\uut|memory_logic|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|memory_logic|Add0~6_combout\ = (\uut|instr_decode|immediate[3]~22_combout\ & ((\uut|register_file|Mux28~9_combout\ & (\uut|memory_logic|Add0~5\ & VCC)) # (!\uut|register_file|Mux28~9_combout\ & (!\uut|memory_logic|Add0~5\)))) # 
-- (!\uut|instr_decode|immediate[3]~22_combout\ & ((\uut|register_file|Mux28~9_combout\ & (!\uut|memory_logic|Add0~5\)) # (!\uut|register_file|Mux28~9_combout\ & ((\uut|memory_logic|Add0~5\) # (GND)))))
-- \uut|memory_logic|Add0~7\ = CARRY((\uut|instr_decode|immediate[3]~22_combout\ & (!\uut|register_file|Mux28~9_combout\ & !\uut|memory_logic|Add0~5\)) # (!\uut|instr_decode|immediate[3]~22_combout\ & ((!\uut|memory_logic|Add0~5\) # 
-- (!\uut|register_file|Mux28~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|immediate[3]~22_combout\,
	datab => \uut|register_file|Mux28~9_combout\,
	datad => VCC,
	cin => \uut|memory_logic|Add0~5\,
	combout => \uut|memory_logic|Add0~6_combout\,
	cout => \uut|memory_logic|Add0~7\);

-- Location: LCCOMB_X61_Y30_N8
\uut|memory_logic|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|memory_logic|Add0~8_combout\ = ((\uut|register_file|Mux27~9_combout\ $ (\uut|instr_decode|immediate[4]~21_combout\ $ (!\uut|memory_logic|Add0~7\)))) # (GND)
-- \uut|memory_logic|Add0~9\ = CARRY((\uut|register_file|Mux27~9_combout\ & ((\uut|instr_decode|immediate[4]~21_combout\) # (!\uut|memory_logic|Add0~7\))) # (!\uut|register_file|Mux27~9_combout\ & (\uut|instr_decode|immediate[4]~21_combout\ & 
-- !\uut|memory_logic|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux27~9_combout\,
	datab => \uut|instr_decode|immediate[4]~21_combout\,
	datad => VCC,
	cin => \uut|memory_logic|Add0~7\,
	combout => \uut|memory_logic|Add0~8_combout\,
	cout => \uut|memory_logic|Add0~9\);

-- Location: LCCOMB_X61_Y30_N10
\uut|memory_logic|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|memory_logic|Add0~10_combout\ = (\uut|instr_decode|immediate[5]~20_combout\ & ((\uut|register_file|Mux26~9_combout\ & (\uut|memory_logic|Add0~9\ & VCC)) # (!\uut|register_file|Mux26~9_combout\ & (!\uut|memory_logic|Add0~9\)))) # 
-- (!\uut|instr_decode|immediate[5]~20_combout\ & ((\uut|register_file|Mux26~9_combout\ & (!\uut|memory_logic|Add0~9\)) # (!\uut|register_file|Mux26~9_combout\ & ((\uut|memory_logic|Add0~9\) # (GND)))))
-- \uut|memory_logic|Add0~11\ = CARRY((\uut|instr_decode|immediate[5]~20_combout\ & (!\uut|register_file|Mux26~9_combout\ & !\uut|memory_logic|Add0~9\)) # (!\uut|instr_decode|immediate[5]~20_combout\ & ((!\uut|memory_logic|Add0~9\) # 
-- (!\uut|register_file|Mux26~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|immediate[5]~20_combout\,
	datab => \uut|register_file|Mux26~9_combout\,
	datad => VCC,
	cin => \uut|memory_logic|Add0~9\,
	combout => \uut|memory_logic|Add0~10_combout\,
	cout => \uut|memory_logic|Add0~11\);

-- Location: LCCOMB_X61_Y30_N12
\uut|memory_logic|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|memory_logic|Add0~12_combout\ = ((\uut|register_file|Mux25~9_combout\ $ (\uut|instr_decode|immediate[6]~19_combout\ $ (!\uut|memory_logic|Add0~11\)))) # (GND)
-- \uut|memory_logic|Add0~13\ = CARRY((\uut|register_file|Mux25~9_combout\ & ((\uut|instr_decode|immediate[6]~19_combout\) # (!\uut|memory_logic|Add0~11\))) # (!\uut|register_file|Mux25~9_combout\ & (\uut|instr_decode|immediate[6]~19_combout\ & 
-- !\uut|memory_logic|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux25~9_combout\,
	datab => \uut|instr_decode|immediate[6]~19_combout\,
	datad => VCC,
	cin => \uut|memory_logic|Add0~11\,
	combout => \uut|memory_logic|Add0~12_combout\,
	cout => \uut|memory_logic|Add0~13\);

-- Location: LCCOMB_X61_Y30_N14
\uut|memory_logic|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|memory_logic|Add0~14_combout\ = (\uut|instr_decode|immediate[7]~18_combout\ & ((\uut|register_file|Mux24~9_combout\ & (\uut|memory_logic|Add0~13\ & VCC)) # (!\uut|register_file|Mux24~9_combout\ & (!\uut|memory_logic|Add0~13\)))) # 
-- (!\uut|instr_decode|immediate[7]~18_combout\ & ((\uut|register_file|Mux24~9_combout\ & (!\uut|memory_logic|Add0~13\)) # (!\uut|register_file|Mux24~9_combout\ & ((\uut|memory_logic|Add0~13\) # (GND)))))
-- \uut|memory_logic|Add0~15\ = CARRY((\uut|instr_decode|immediate[7]~18_combout\ & (!\uut|register_file|Mux24~9_combout\ & !\uut|memory_logic|Add0~13\)) # (!\uut|instr_decode|immediate[7]~18_combout\ & ((!\uut|memory_logic|Add0~13\) # 
-- (!\uut|register_file|Mux24~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|immediate[7]~18_combout\,
	datab => \uut|register_file|Mux24~9_combout\,
	datad => VCC,
	cin => \uut|memory_logic|Add0~13\,
	combout => \uut|memory_logic|Add0~14_combout\,
	cout => \uut|memory_logic|Add0~15\);

-- Location: LCCOMB_X61_Y30_N16
\uut|memory_logic|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|memory_logic|Add0~16_combout\ = ((\uut|instr_decode|immediate[8]~17_combout\ $ (\uut|register_file|Mux23~9_combout\ $ (!\uut|memory_logic|Add0~15\)))) # (GND)
-- \uut|memory_logic|Add0~17\ = CARRY((\uut|instr_decode|immediate[8]~17_combout\ & ((\uut|register_file|Mux23~9_combout\) # (!\uut|memory_logic|Add0~15\))) # (!\uut|instr_decode|immediate[8]~17_combout\ & (\uut|register_file|Mux23~9_combout\ & 
-- !\uut|memory_logic|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|immediate[8]~17_combout\,
	datab => \uut|register_file|Mux23~9_combout\,
	datad => VCC,
	cin => \uut|memory_logic|Add0~15\,
	combout => \uut|memory_logic|Add0~16_combout\,
	cout => \uut|memory_logic|Add0~17\);

-- Location: LCCOMB_X61_Y30_N18
\uut|memory_logic|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|memory_logic|Add0~18_combout\ = (\uut|register_file|Mux22~9_combout\ & ((\uut|instr_decode|immediate[9]~16_combout\ & (\uut|memory_logic|Add0~17\ & VCC)) # (!\uut|instr_decode|immediate[9]~16_combout\ & (!\uut|memory_logic|Add0~17\)))) # 
-- (!\uut|register_file|Mux22~9_combout\ & ((\uut|instr_decode|immediate[9]~16_combout\ & (!\uut|memory_logic|Add0~17\)) # (!\uut|instr_decode|immediate[9]~16_combout\ & ((\uut|memory_logic|Add0~17\) # (GND)))))
-- \uut|memory_logic|Add0~19\ = CARRY((\uut|register_file|Mux22~9_combout\ & (!\uut|instr_decode|immediate[9]~16_combout\ & !\uut|memory_logic|Add0~17\)) # (!\uut|register_file|Mux22~9_combout\ & ((!\uut|memory_logic|Add0~17\) # 
-- (!\uut|instr_decode|immediate[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux22~9_combout\,
	datab => \uut|instr_decode|immediate[9]~16_combout\,
	datad => VCC,
	cin => \uut|memory_logic|Add0~17\,
	combout => \uut|memory_logic|Add0~18_combout\,
	cout => \uut|memory_logic|Add0~19\);

-- Location: LCCOMB_X61_Y30_N20
\uut|memory_logic|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|memory_logic|Add0~20_combout\ = ((\uut|instr_decode|immediate[10]~15_combout\ $ (\uut|register_file|Mux21~9_combout\ $ (!\uut|memory_logic|Add0~19\)))) # (GND)
-- \uut|memory_logic|Add0~21\ = CARRY((\uut|instr_decode|immediate[10]~15_combout\ & ((\uut|register_file|Mux21~9_combout\) # (!\uut|memory_logic|Add0~19\))) # (!\uut|instr_decode|immediate[10]~15_combout\ & (\uut|register_file|Mux21~9_combout\ & 
-- !\uut|memory_logic|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|immediate[10]~15_combout\,
	datab => \uut|register_file|Mux21~9_combout\,
	datad => VCC,
	cin => \uut|memory_logic|Add0~19\,
	combout => \uut|memory_logic|Add0~20_combout\,
	cout => \uut|memory_logic|Add0~21\);

-- Location: LCCOMB_X56_Y28_N16
\bus1|S4_WDATABUS[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S4_WDATABUS[10]~10_combout\ = (\bus1|c1_op.master.default~0_combout\ & (\bus1|c1_wdatabus[10]~11_combout\ & \bus1|c1_op~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_op.master.default~0_combout\,
	datac => \bus1|c1_wdatabus[10]~11_combout\,
	datad => \bus1|c1_op~9_combout\,
	combout => \bus1|S4_WDATABUS[10]~10_combout\);

-- Location: FF_X56_Y28_N11
\my_dma|wstep_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[10]~10_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|wstep_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstep_reg\(10));

-- Location: LCCOMB_X52_Y22_N30
\bus1|S1_WDATABUS[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S1_WDATABUS[8]~8_combout\ = (!\bus1|c1_addrbus[13]~6_combout\ & (\bus1|c1_op.master.default~0_combout\ & (\bus1|c1_wdatabus[8]~9_combout\ & \bus1|process_1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_addrbus[13]~6_combout\,
	datab => \bus1|c1_op.master.default~0_combout\,
	datac => \bus1|c1_wdatabus[8]~9_combout\,
	datad => \bus1|process_1~3_combout\,
	combout => \bus1|S1_WDATABUS[8]~8_combout\);

-- Location: LCCOMB_X38_Y29_N6
\bus1|S1_WDATABUS[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S1_WDATABUS[6]~10_combout\ = (\bus1|process_1~3_combout\ & (\bus1|c1_wdatabus[6]~7_combout\ & (!\bus1|c1_addrbus[13]~6_combout\ & \bus1|c1_op.master.default~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|process_1~3_combout\,
	datab => \bus1|c1_wdatabus[6]~7_combout\,
	datac => \bus1|c1_addrbus[13]~6_combout\,
	datad => \bus1|c1_op.master.default~0_combout\,
	combout => \bus1|S1_WDATABUS[6]~10_combout\);

-- Location: LCCOMB_X65_Y31_N10
\uut|instr_decode|rs2[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|rs2[0]~8_combout\ = (\IRAM|auto_generated|q_a\(28) & (!\IRAM|auto_generated|q_a\(29) & (\IRAM|auto_generated|q_a\(24) $ (\IRAM|auto_generated|q_a\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(28),
	datab => \IRAM|auto_generated|q_a\(29),
	datac => \IRAM|auto_generated|q_a\(24),
	datad => \IRAM|auto_generated|q_a\(25),
	combout => \uut|instr_decode|rs2[0]~8_combout\);

-- Location: LCCOMB_X65_Y31_N28
\uut|instr_decode|rs2[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|rs2[1]~12_combout\ = (\uut|instr_decode|rs2[0]~8_combout\ & (((\IRAM|auto_generated|q_a\(17))))) # (!\uut|instr_decode|rs2[0]~8_combout\ & (\IRAM|auto_generated|q_a\(24) & ((\IRAM|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(24),
	datab => \IRAM|auto_generated|q_a\(17),
	datac => \IRAM|auto_generated|q_a\(21),
	datad => \uut|instr_decode|rs2[0]~8_combout\,
	combout => \uut|instr_decode|rs2[1]~12_combout\);

-- Location: LCCOMB_X65_Y31_N8
\uut|instr_decode|rs2[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|rs2[2]~14_combout\ = (\uut|instr_decode|rs2[0]~8_combout\ & (((\IRAM|auto_generated|q_a\(18))))) # (!\uut|instr_decode|rs2[0]~8_combout\ & (\IRAM|auto_generated|q_a\(24) & ((\IRAM|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(24),
	datab => \IRAM|auto_generated|q_a\(18),
	datac => \IRAM|auto_generated|q_a\(22),
	datad => \uut|instr_decode|rs2[0]~8_combout\,
	combout => \uut|instr_decode|rs2[2]~14_combout\);

-- Location: LCCOMB_X65_Y31_N6
\uut|instr_decode|rs2[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|rs2[0]~10_combout\ = (\IRAM|auto_generated|q_a\(28) & ((\IRAM|auto_generated|q_a\(29)) # ((\IRAM|auto_generated|q_a\(24) & \IRAM|auto_generated|q_a\(25))))) # (!\IRAM|auto_generated|q_a\(28) & (((\IRAM|auto_generated|q_a\(25))) # 
-- (!\IRAM|auto_generated|q_a\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(28),
	datab => \IRAM|auto_generated|q_a\(29),
	datac => \IRAM|auto_generated|q_a\(24),
	datad => \IRAM|auto_generated|q_a\(25),
	combout => \uut|instr_decode|rs2[0]~10_combout\);

-- Location: LCCOMB_X65_Y31_N30
\uut|instr_decode|rs2[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|rs2[2]~18_combout\ = (\uut|instr_decode|Equal15~0_combout\ & ((\uut|instr_decode|rs2[0]~10_combout\ & (\IRAM|auto_generated|q_a\(14))) # (!\uut|instr_decode|rs2[0]~10_combout\ & ((\uut|instr_decode|rs2[2]~14_combout\))))) # 
-- (!\uut|instr_decode|Equal15~0_combout\ & (\IRAM|auto_generated|q_a\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|Equal15~0_combout\,
	datab => \IRAM|auto_generated|q_a\(14),
	datac => \uut|instr_decode|rs2[2]~14_combout\,
	datad => \uut|instr_decode|rs2[0]~10_combout\,
	combout => \uut|instr_decode|rs2[2]~18_combout\);

-- Location: LCCOMB_X67_Y31_N24
\uut|instr_decode|rs2[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|rs2[0]~11_combout\ = (\uut|instr_decode|rs2[0]~10_combout\) # (!\uut|instr_decode|Equal15~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|instr_decode|Equal15~0_combout\,
	datad => \uut|instr_decode|rs2[0]~10_combout\,
	combout => \uut|instr_decode|rs2[0]~11_combout\);

-- Location: LCCOMB_X67_Y31_N22
\uut|register_file|Mux42~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux42~0_combout\ = (!\uut|instr_decode|rs2[2]~18_combout\ & ((\uut|instr_decode|rs2[0]~11_combout\ & (\IRAM|auto_generated|q_a\(13))) # (!\uut|instr_decode|rs2[0]~11_combout\ & ((\uut|instr_decode|rs2[1]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(13),
	datab => \uut|instr_decode|rs2[1]~12_combout\,
	datac => \uut|instr_decode|rs2[2]~18_combout\,
	datad => \uut|instr_decode|rs2[0]~11_combout\,
	combout => \uut|register_file|Mux42~0_combout\);

-- Location: LCCOMB_X60_Y34_N22
\uut|instr_decode|Equal6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|Equal6~0_combout\ = (\uut|instr_decode|Equal2~0_combout\ & (\uut|instr_decode|Equal0~2_combout\ & (\IRAM|auto_generated|q_a\(26) & \IRAM|auto_generated|q_a\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|Equal2~0_combout\,
	datab => \uut|instr_decode|Equal0~2_combout\,
	datac => \IRAM|auto_generated|q_a\(26),
	datad => \IRAM|auto_generated|q_a\(30),
	combout => \uut|instr_decode|Equal6~0_combout\);

-- Location: LCCOMB_X60_Y31_N20
\uut|instr_decode|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|Equal1~0_combout\ = (!\IRAM|auto_generated|q_a\(25) & \IRAM|auto_generated|q_a\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \IRAM|auto_generated|q_a\(25),
	datad => \IRAM|auto_generated|q_a\(24),
	combout => \uut|instr_decode|Equal1~0_combout\);

-- Location: LCCOMB_X58_Y34_N18
\uut|instr_decode|Equal5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|Equal5~0_combout\ = (\uut|instr_decode|Equal0~2_combout\ & (\IRAM|auto_generated|q_a\(26) & (\IRAM|auto_generated|q_a\(30) & \uut|instr_decode|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|Equal0~2_combout\,
	datab => \IRAM|auto_generated|q_a\(26),
	datac => \IRAM|auto_generated|q_a\(30),
	datad => \uut|instr_decode|Equal1~0_combout\,
	combout => \uut|instr_decode|Equal5~0_combout\);

-- Location: LCCOMB_X63_Y34_N14
\uut|alu_in2[4]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu_in2[4]~85_combout\ = (\uut|instr_decode|operand_sel~0_combout\ & (\IRAM|auto_generated|q_a\(4) & (!\uut|instr_decode|immediate[12]~10_combout\))) # (!\uut|instr_decode|operand_sel~0_combout\ & (((!\uut|instr_decode|rs2[3]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(4),
	datab => \uut|instr_decode|immediate[12]~10_combout\,
	datac => \uut|instr_decode|operand_sel~0_combout\,
	datad => \uut|instr_decode|rs2[3]~15_combout\,
	combout => \uut|alu_in2[4]~85_combout\);

-- Location: LCCOMB_X52_Y20_N28
\bus1|S1_WDATABUS[4]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S1_WDATABUS[4]~12_combout\ = (\bus1|c1_op.master.default~0_combout\ & (\bus1|process_1~3_combout\ & (!\bus1|c1_addrbus[13]~6_combout\ & \bus1|c1_wdatabus[4]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_op.master.default~0_combout\,
	datab => \bus1|process_1~3_combout\,
	datac => \bus1|c1_addrbus[13]~6_combout\,
	datad => \bus1|c1_wdatabus[4]~5_combout\,
	combout => \bus1|S1_WDATABUS[4]~12_combout\);

-- Location: LCCOMB_X55_Y28_N2
\my_dma|rstep_reg[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|rstep_reg[8]~feeder_combout\ = \bus1|S4_WDATABUS[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|S4_WDATABUS[8]~8_combout\,
	combout => \my_dma|rstep_reg[8]~feeder_combout\);

-- Location: LCCOMB_X59_Y27_N6
\bus1|S4_ADDRBUS[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S4_ADDRBUS[1]~6_combout\ = (((!\bus1|c1_op~9_combout\) # (!\bus1|c1_addrbus[1]~16_combout\)) # (!\bus1|c1_op.master.default~0_combout\)) # (!\bus1|c1_addrbus~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_addrbus~2_combout\,
	datab => \bus1|c1_op.master.default~0_combout\,
	datac => \bus1|c1_addrbus[1]~16_combout\,
	datad => \bus1|c1_op~9_combout\,
	combout => \bus1|S4_ADDRBUS[1]~6_combout\);

-- Location: LCCOMB_X59_Y27_N16
\my_dma|rstep_reg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|rstep_reg[0]~0_combout\ = (\bus1|S4_ADDRBUS[1]~6_combout\ & (\my_dma|wstep_reg[0]~1_combout\ & !\bus1|S4_ADDRBUS[0]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|S4_ADDRBUS[1]~6_combout\,
	datab => \my_dma|wstep_reg[0]~1_combout\,
	datad => \bus1|S4_ADDRBUS[0]~7_combout\,
	combout => \my_dma|rstep_reg[0]~0_combout\);

-- Location: FF_X55_Y28_N3
\my_dma|rstep_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|rstep_reg[8]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|rstep_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstep_reg\(8));

-- Location: FF_X55_Y28_N17
\my_dma|rstep_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[5]~5_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|rstep_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstep_reg\(5));

-- Location: LCCOMB_X55_Y28_N8
\my_dma|rstep_reg[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|rstep_reg[4]~feeder_combout\ = \bus1|S4_WDATABUS[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|S4_WDATABUS[4]~4_combout\,
	combout => \my_dma|rstep_reg[4]~feeder_combout\);

-- Location: FF_X55_Y28_N9
\my_dma|rstep_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|rstep_reg[4]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|rstep_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstep_reg\(4));

-- Location: FF_X55_Y28_N5
\my_dma|rstep_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[3]~3_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|rstep_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstep_reg\(3));

-- Location: LCCOMB_X61_Y26_N12
\bus2|S1_ADDRBUS[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S1_ADDRBUS[1]~3_combout\ = (\bus1|c1_addrbus[1]~24_combout\ & (\bus2|c1_addrbus[14]~3_combout\ & (!\bus2|LessThan2~1_combout\ & \bus2|S1_MR~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_addrbus[1]~24_combout\,
	datab => \bus2|c1_addrbus[14]~3_combout\,
	datac => \bus2|LessThan2~1_combout\,
	datad => \bus2|S1_MR~0_combout\,
	combout => \bus2|S1_ADDRBUS[1]~3_combout\);

-- Location: LCCOMB_X61_Y26_N20
\bus2|S1_ADDRBUS[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S1_ADDRBUS[5]~4_combout\ = (\bus1|c1_addrbus[5]~23_combout\ & (\bus2|c1_addrbus[14]~3_combout\ & (!\bus2|LessThan2~1_combout\ & \bus2|S1_MR~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_addrbus[5]~23_combout\,
	datab => \bus2|c1_addrbus[14]~3_combout\,
	datac => \bus2|LessThan2~1_combout\,
	datad => \bus2|S1_MR~0_combout\,
	combout => \bus2|S1_ADDRBUS[5]~4_combout\);

-- Location: LCCOMB_X61_Y26_N8
\my_counter|creset[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|creset[0]~0_combout\ = (!\bus1|c1_addrbus[7]~21_combout\ & (\bus2|c1_addrbus[14]~3_combout\ & (!\bus2|LessThan2~1_combout\ & \bus2|S1_MR~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_addrbus[7]~21_combout\,
	datab => \bus2|c1_addrbus[14]~3_combout\,
	datac => \bus2|LessThan2~1_combout\,
	datad => \bus2|S1_MR~0_combout\,
	combout => \my_counter|creset[0]~0_combout\);

-- Location: LCCOMB_X60_Y26_N28
\my_counter|creset[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|creset[0]~6_combout\ = (\my_counter|creset[0]~0_combout\ & \bus2|S2_WDATABUS[3]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \my_counter|creset[0]~0_combout\,
	datad => \bus2|S2_WDATABUS[3]~0_combout\,
	combout => \my_counter|creset[0]~6_combout\);

-- Location: LCCOMB_X61_Y27_N20
\bus2|S1_ADDRBUS[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S1_ADDRBUS[6]~2_combout\ = ((\bus2|LessThan2~1_combout\) # ((!\bus1|c1_addrbus[6]~22_combout\) # (!\bus2|c1_addrbus[14]~3_combout\))) # (!\bus2|S1_MR~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus2|S1_MR~0_combout\,
	datab => \bus2|LessThan2~1_combout\,
	datac => \bus2|c1_addrbus[14]~3_combout\,
	datad => \bus1|c1_addrbus[6]~22_combout\,
	combout => \bus2|S1_ADDRBUS[6]~2_combout\);

-- Location: LCCOMB_X60_Y27_N4
\my_counter|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|Mux5~0_combout\ = (!\bus1|c1_addrbus[5]~11_combout\ & !\bus1|c1_addrbus[4]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|c1_addrbus[5]~11_combout\,
	datad => \bus1|c1_addrbus[4]~12_combout\,
	combout => \my_counter|Mux5~0_combout\);

-- Location: LCCOMB_X60_Y26_N18
\my_counter|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|Mux5~1_combout\ = ((\my_counter|Mux5~0_combout\) # ((!\bus1|c1_addrbus~2_combout\) # (!\bus2|c1_addrbus[14]~3_combout\))) # (!\bus2|c1_op.slave.s1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus2|c1_op.slave.s1~0_combout\,
	datab => \my_counter|Mux5~0_combout\,
	datac => \bus2|c1_addrbus[14]~3_combout\,
	datad => \bus1|c1_addrbus~2_combout\,
	combout => \my_counter|Mux5~1_combout\);

-- Location: LCCOMB_X60_Y26_N20
\my_counter|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|Mux5~2_combout\ = (\my_counter|creset[0]~6_combout\ & ((\bus2|S1_ADDRBUS[6]~2_combout\ & (\bus2|S1_ADDRBUS[5]~4_combout\)) # (!\bus2|S1_ADDRBUS[6]~2_combout\ & ((\my_counter|Mux5~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus2|S1_ADDRBUS[5]~4_combout\,
	datab => \my_counter|creset[0]~6_combout\,
	datac => \bus2|S1_ADDRBUS[6]~2_combout\,
	datad => \my_counter|Mux5~1_combout\,
	combout => \my_counter|Mux5~2_combout\);

-- Location: LCCOMB_X60_Y26_N12
\my_counter|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|Mux7~0_combout\ = (\bus2|S1_ADDRBUS[0]~0_combout\ & (!\bus2|S1_ADDRBUS[1]~3_combout\ & \my_counter|Mux5~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus2|S1_ADDRBUS[0]~0_combout\,
	datab => \bus2|S1_ADDRBUS[1]~3_combout\,
	datad => \my_counter|Mux5~2_combout\,
	combout => \my_counter|Mux7~0_combout\);

-- Location: FF_X60_Y26_N13
\my_counter|cstate[1].count_up\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \my_counter|Mux5~4_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_counter|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|cstate[1].count_up~q\);

-- Location: LCCOMB_X60_Y23_N0
\my_counter|count[1][0]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[1][0]~128_combout\ = \my_counter|count[1][0]~q\ $ (VCC)
-- \my_counter|count[1][0]~129\ = CARRY(\my_counter|count[1][0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_counter|count[1][0]~q\,
	datad => VCC,
	combout => \my_counter|count[1][0]~128_combout\,
	cout => \my_counter|count[1][0]~129\);

-- Location: LCCOMB_X61_Y26_N2
\bus2|S1_ADDRBUS[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S1_ADDRBUS[4]~1_combout\ = (!\bus2|LessThan2~1_combout\ & (\bus2|c1_addrbus[14]~3_combout\ & (\bus1|c1_addrbus[4]~25_combout\ & \bus2|S1_MR~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus2|LessThan2~1_combout\,
	datab => \bus2|c1_addrbus[14]~3_combout\,
	datac => \bus1|c1_addrbus[4]~25_combout\,
	datad => \bus2|S1_MR~0_combout\,
	combout => \bus2|S1_ADDRBUS[4]~1_combout\);

-- Location: LCCOMB_X61_Y26_N22
\my_counter|creset[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|creset[0]~1_combout\ = (\bus2|S1_ADDRBUS[6]~2_combout\ & (\bus2|S2_WDATABUS[3]~0_combout\ & (\my_counter|creset[0]~0_combout\ & \bus2|S1_ADDRBUS[4]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus2|S1_ADDRBUS[6]~2_combout\,
	datab => \bus2|S2_WDATABUS[3]~0_combout\,
	datac => \my_counter|creset[0]~0_combout\,
	datad => \bus2|S1_ADDRBUS[4]~1_combout\,
	combout => \my_counter|creset[0]~1_combout\);

-- Location: LCCOMB_X61_Y26_N18
\my_counter|creset[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|creset[1]~2_combout\ = (\bus2|S1_ADDRBUS[0]~0_combout\ & (!\bus2|S1_ADDRBUS[5]~4_combout\ & (\my_counter|creset[0]~1_combout\ & !\bus2|S1_ADDRBUS[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus2|S1_ADDRBUS[0]~0_combout\,
	datab => \bus2|S1_ADDRBUS[5]~4_combout\,
	datac => \my_counter|creset[0]~1_combout\,
	datad => \bus2|S1_ADDRBUS[1]~3_combout\,
	combout => \my_counter|creset[1]~2_combout\);

-- Location: LCCOMB_X60_Y23_N4
\my_counter|count[1][2]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[1][2]~186_combout\ = ((\my_counter|cstate[1].count_up~q\ $ (\my_counter|count[1][2]~q\ $ (\my_counter|count[1][1]~185\)))) # (GND)
-- \my_counter|count[1][2]~187\ = CARRY((\my_counter|cstate[1].count_up~q\ & (\my_counter|count[1][2]~q\ & !\my_counter|count[1][1]~185\)) # (!\my_counter|cstate[1].count_up~q\ & ((\my_counter|count[1][2]~q\) # (!\my_counter|count[1][1]~185\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[1].count_up~q\,
	datab => \my_counter|count[1][2]~q\,
	datad => VCC,
	cin => \my_counter|count[1][1]~185\,
	combout => \my_counter|count[1][2]~186_combout\,
	cout => \my_counter|count[1][2]~187\);

-- Location: LCCOMB_X60_Y23_N6
\my_counter|count[1][3]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[1][3]~188_combout\ = (\my_counter|cstate[1].count_up~q\ & ((\my_counter|count[1][3]~q\ & (!\my_counter|count[1][2]~187\)) # (!\my_counter|count[1][3]~q\ & ((\my_counter|count[1][2]~187\) # (GND))))) # (!\my_counter|cstate[1].count_up~q\ 
-- & ((\my_counter|count[1][3]~q\ & (\my_counter|count[1][2]~187\ & VCC)) # (!\my_counter|count[1][3]~q\ & (!\my_counter|count[1][2]~187\))))
-- \my_counter|count[1][3]~189\ = CARRY((\my_counter|cstate[1].count_up~q\ & ((!\my_counter|count[1][2]~187\) # (!\my_counter|count[1][3]~q\))) # (!\my_counter|cstate[1].count_up~q\ & (!\my_counter|count[1][3]~q\ & !\my_counter|count[1][2]~187\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[1].count_up~q\,
	datab => \my_counter|count[1][3]~q\,
	datad => VCC,
	cin => \my_counter|count[1][2]~187\,
	combout => \my_counter|count[1][3]~188_combout\,
	cout => \my_counter|count[1][3]~189\);

-- Location: LCCOMB_X61_Y23_N18
\bus2|S1_WDATABUS[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S1_WDATABUS[3]~14_combout\ = (\bus2|S1_WDATABUS[0]~0_combout\ & \bus1|c1_wdatabus[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus2|S1_WDATABUS[0]~0_combout\,
	datad => \bus1|c1_wdatabus[3]~4_combout\,
	combout => \bus2|S1_WDATABUS[3]~14_combout\);

-- Location: FF_X60_Y23_N7
\my_counter|count[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[1][3]~188_combout\,
	asdata => \bus2|S1_WDATABUS[3]~14_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[1]~2_combout\,
	ena => \my_counter|count[1][4]~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[1][3]~q\);

-- Location: LCCOMB_X60_Y23_N8
\my_counter|count[1][4]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[1][4]~190_combout\ = ((\my_counter|cstate[1].count_up~q\ $ (\my_counter|count[1][4]~q\ $ (\my_counter|count[1][3]~189\)))) # (GND)
-- \my_counter|count[1][4]~191\ = CARRY((\my_counter|cstate[1].count_up~q\ & (\my_counter|count[1][4]~q\ & !\my_counter|count[1][3]~189\)) # (!\my_counter|cstate[1].count_up~q\ & ((\my_counter|count[1][4]~q\) # (!\my_counter|count[1][3]~189\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[1].count_up~q\,
	datab => \my_counter|count[1][4]~q\,
	datad => VCC,
	cin => \my_counter|count[1][3]~189\,
	combout => \my_counter|count[1][4]~190_combout\,
	cout => \my_counter|count[1][4]~191\);

-- Location: LCCOMB_X61_Y23_N20
\bus2|S1_WDATABUS[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S1_WDATABUS[4]~13_combout\ = (\bus2|S1_WDATABUS[0]~0_combout\ & \bus1|c1_wdatabus[4]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus2|S1_WDATABUS[0]~0_combout\,
	datad => \bus1|c1_wdatabus[4]~5_combout\,
	combout => \bus2|S1_WDATABUS[4]~13_combout\);

-- Location: FF_X60_Y23_N9
\my_counter|count[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[1][4]~190_combout\,
	asdata => \bus2|S1_WDATABUS[4]~13_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[1]~2_combout\,
	ena => \my_counter|count[1][4]~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[1][4]~q\);

-- Location: LCCOMB_X60_Y23_N10
\my_counter|count[1][5]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[1][5]~192_combout\ = (\my_counter|cstate[1].count_up~q\ & ((\my_counter|count[1][5]~q\ & (!\my_counter|count[1][4]~191\)) # (!\my_counter|count[1][5]~q\ & ((\my_counter|count[1][4]~191\) # (GND))))) # (!\my_counter|cstate[1].count_up~q\ 
-- & ((\my_counter|count[1][5]~q\ & (\my_counter|count[1][4]~191\ & VCC)) # (!\my_counter|count[1][5]~q\ & (!\my_counter|count[1][4]~191\))))
-- \my_counter|count[1][5]~193\ = CARRY((\my_counter|cstate[1].count_up~q\ & ((!\my_counter|count[1][4]~191\) # (!\my_counter|count[1][5]~q\))) # (!\my_counter|cstate[1].count_up~q\ & (!\my_counter|count[1][5]~q\ & !\my_counter|count[1][4]~191\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[1].count_up~q\,
	datab => \my_counter|count[1][5]~q\,
	datad => VCC,
	cin => \my_counter|count[1][4]~191\,
	combout => \my_counter|count[1][5]~192_combout\,
	cout => \my_counter|count[1][5]~193\);

-- Location: LCCOMB_X59_Y25_N4
\bus2|S1_WDATABUS[5]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S1_WDATABUS[5]~12_combout\ = (\bus1|c1_wdatabus[5]~6_combout\ & \bus2|S1_WDATABUS[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|c1_wdatabus[5]~6_combout\,
	datad => \bus2|S1_WDATABUS[0]~0_combout\,
	combout => \bus2|S1_WDATABUS[5]~12_combout\);

-- Location: FF_X60_Y23_N11
\my_counter|count[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[1][5]~192_combout\,
	asdata => \bus2|S1_WDATABUS[5]~12_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[1]~2_combout\,
	ena => \my_counter|count[1][4]~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[1][5]~q\);

-- Location: LCCOMB_X60_Y23_N12
\my_counter|count[1][6]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[1][6]~194_combout\ = ((\my_counter|cstate[1].count_up~q\ $ (\my_counter|count[1][6]~q\ $ (\my_counter|count[1][5]~193\)))) # (GND)
-- \my_counter|count[1][6]~195\ = CARRY((\my_counter|cstate[1].count_up~q\ & (\my_counter|count[1][6]~q\ & !\my_counter|count[1][5]~193\)) # (!\my_counter|cstate[1].count_up~q\ & ((\my_counter|count[1][6]~q\) # (!\my_counter|count[1][5]~193\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[1].count_up~q\,
	datab => \my_counter|count[1][6]~q\,
	datad => VCC,
	cin => \my_counter|count[1][5]~193\,
	combout => \my_counter|count[1][6]~194_combout\,
	cout => \my_counter|count[1][6]~195\);

-- Location: LCCOMB_X59_Y25_N14
\bus2|S1_WDATABUS[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S1_WDATABUS[6]~11_combout\ = (\bus1|c1_wdatabus[6]~7_combout\ & \bus2|S1_WDATABUS[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|c1_wdatabus[6]~7_combout\,
	datad => \bus2|S1_WDATABUS[0]~0_combout\,
	combout => \bus2|S1_WDATABUS[6]~11_combout\);

-- Location: FF_X60_Y23_N13
\my_counter|count[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[1][6]~194_combout\,
	asdata => \bus2|S1_WDATABUS[6]~11_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[1]~2_combout\,
	ena => \my_counter|count[1][4]~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[1][6]~q\);

-- Location: LCCOMB_X60_Y23_N14
\my_counter|count[1][7]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[1][7]~196_combout\ = (\my_counter|cstate[1].count_up~q\ & ((\my_counter|count[1][7]~q\ & (!\my_counter|count[1][6]~195\)) # (!\my_counter|count[1][7]~q\ & ((\my_counter|count[1][6]~195\) # (GND))))) # (!\my_counter|cstate[1].count_up~q\ 
-- & ((\my_counter|count[1][7]~q\ & (\my_counter|count[1][6]~195\ & VCC)) # (!\my_counter|count[1][7]~q\ & (!\my_counter|count[1][6]~195\))))
-- \my_counter|count[1][7]~197\ = CARRY((\my_counter|cstate[1].count_up~q\ & ((!\my_counter|count[1][6]~195\) # (!\my_counter|count[1][7]~q\))) # (!\my_counter|cstate[1].count_up~q\ & (!\my_counter|count[1][7]~q\ & !\my_counter|count[1][6]~195\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[1].count_up~q\,
	datab => \my_counter|count[1][7]~q\,
	datad => VCC,
	cin => \my_counter|count[1][6]~195\,
	combout => \my_counter|count[1][7]~196_combout\,
	cout => \my_counter|count[1][7]~197\);

-- Location: LCCOMB_X61_Y25_N0
\bus2|S1_WDATABUS[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S1_WDATABUS[7]~10_combout\ = (\bus1|c1_wdatabus[7]~8_combout\ & \bus2|S1_WDATABUS[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|c1_wdatabus[7]~8_combout\,
	datad => \bus2|S1_WDATABUS[0]~0_combout\,
	combout => \bus2|S1_WDATABUS[7]~10_combout\);

-- Location: FF_X60_Y23_N15
\my_counter|count[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[1][7]~196_combout\,
	asdata => \bus2|S1_WDATABUS[7]~10_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[1]~2_combout\,
	ena => \my_counter|count[1][4]~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[1][7]~q\);

-- Location: LCCOMB_X60_Y23_N16
\my_counter|count[1][8]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[1][8]~198_combout\ = ((\my_counter|cstate[1].count_up~q\ $ (\my_counter|count[1][8]~q\ $ (\my_counter|count[1][7]~197\)))) # (GND)
-- \my_counter|count[1][8]~199\ = CARRY((\my_counter|cstate[1].count_up~q\ & (\my_counter|count[1][8]~q\ & !\my_counter|count[1][7]~197\)) # (!\my_counter|cstate[1].count_up~q\ & ((\my_counter|count[1][8]~q\) # (!\my_counter|count[1][7]~197\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[1].count_up~q\,
	datab => \my_counter|count[1][8]~q\,
	datad => VCC,
	cin => \my_counter|count[1][7]~197\,
	combout => \my_counter|count[1][8]~198_combout\,
	cout => \my_counter|count[1][8]~199\);

-- Location: LCCOMB_X61_Y25_N22
\bus2|S1_WDATABUS[8]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S1_WDATABUS[8]~9_combout\ = (\bus1|c1_wdatabus[8]~9_combout\ & \bus2|S1_WDATABUS[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_wdatabus[8]~9_combout\,
	datad => \bus2|S1_WDATABUS[0]~0_combout\,
	combout => \bus2|S1_WDATABUS[8]~9_combout\);

-- Location: FF_X60_Y23_N17
\my_counter|count[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[1][8]~198_combout\,
	asdata => \bus2|S1_WDATABUS[8]~9_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[1]~2_combout\,
	ena => \my_counter|count[1][4]~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[1][8]~q\);

-- Location: LCCOMB_X60_Y23_N18
\my_counter|count[1][9]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[1][9]~200_combout\ = (\my_counter|count[1][9]~q\ & ((\my_counter|cstate[1].count_up~q\ & (!\my_counter|count[1][8]~199\)) # (!\my_counter|cstate[1].count_up~q\ & (\my_counter|count[1][8]~199\ & VCC)))) # (!\my_counter|count[1][9]~q\ & 
-- ((\my_counter|cstate[1].count_up~q\ & ((\my_counter|count[1][8]~199\) # (GND))) # (!\my_counter|cstate[1].count_up~q\ & (!\my_counter|count[1][8]~199\))))
-- \my_counter|count[1][9]~201\ = CARRY((\my_counter|count[1][9]~q\ & (\my_counter|cstate[1].count_up~q\ & !\my_counter|count[1][8]~199\)) # (!\my_counter|count[1][9]~q\ & ((\my_counter|cstate[1].count_up~q\) # (!\my_counter|count[1][8]~199\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[1][9]~q\,
	datab => \my_counter|cstate[1].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[1][8]~199\,
	combout => \my_counter|count[1][9]~200_combout\,
	cout => \my_counter|count[1][9]~201\);

-- Location: LCCOMB_X61_Y23_N26
\bus2|S1_WDATABUS[9]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S1_WDATABUS[9]~8_combout\ = (\bus2|S1_WDATABUS[0]~0_combout\ & \bus1|c1_wdatabus[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus2|S1_WDATABUS[0]~0_combout\,
	datad => \bus1|c1_wdatabus[9]~10_combout\,
	combout => \bus2|S1_WDATABUS[9]~8_combout\);

-- Location: FF_X60_Y23_N19
\my_counter|count[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[1][9]~200_combout\,
	asdata => \bus2|S1_WDATABUS[9]~8_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[1]~2_combout\,
	ena => \my_counter|count[1][4]~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[1][9]~q\);

-- Location: LCCOMB_X60_Y23_N20
\my_counter|count[1][10]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[1][10]~202_combout\ = ((\my_counter|count[1][10]~q\ $ (\my_counter|cstate[1].count_up~q\ $ (\my_counter|count[1][9]~201\)))) # (GND)
-- \my_counter|count[1][10]~203\ = CARRY((\my_counter|count[1][10]~q\ & ((!\my_counter|count[1][9]~201\) # (!\my_counter|cstate[1].count_up~q\))) # (!\my_counter|count[1][10]~q\ & (!\my_counter|cstate[1].count_up~q\ & !\my_counter|count[1][9]~201\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[1][10]~q\,
	datab => \my_counter|cstate[1].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[1][9]~201\,
	combout => \my_counter|count[1][10]~202_combout\,
	cout => \my_counter|count[1][10]~203\);

-- Location: LCCOMB_X61_Y25_N24
\bus2|S1_WDATABUS[10]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S1_WDATABUS[10]~7_combout\ = (\bus1|c1_wdatabus[10]~11_combout\ & \bus2|S1_WDATABUS[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c1_wdatabus[10]~11_combout\,
	datad => \bus2|S1_WDATABUS[0]~0_combout\,
	combout => \bus2|S1_WDATABUS[10]~7_combout\);

-- Location: FF_X60_Y23_N21
\my_counter|count[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[1][10]~202_combout\,
	asdata => \bus2|S1_WDATABUS[10]~7_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[1]~2_combout\,
	ena => \my_counter|count[1][4]~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[1][10]~q\);

-- Location: LCCOMB_X60_Y23_N22
\my_counter|count[1][11]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[1][11]~204_combout\ = (\my_counter|count[1][11]~q\ & ((\my_counter|cstate[1].count_up~q\ & (!\my_counter|count[1][10]~203\)) # (!\my_counter|cstate[1].count_up~q\ & (\my_counter|count[1][10]~203\ & VCC)))) # (!\my_counter|count[1][11]~q\ 
-- & ((\my_counter|cstate[1].count_up~q\ & ((\my_counter|count[1][10]~203\) # (GND))) # (!\my_counter|cstate[1].count_up~q\ & (!\my_counter|count[1][10]~203\))))
-- \my_counter|count[1][11]~205\ = CARRY((\my_counter|count[1][11]~q\ & (\my_counter|cstate[1].count_up~q\ & !\my_counter|count[1][10]~203\)) # (!\my_counter|count[1][11]~q\ & ((\my_counter|cstate[1].count_up~q\) # (!\my_counter|count[1][10]~203\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[1][11]~q\,
	datab => \my_counter|cstate[1].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[1][10]~203\,
	combout => \my_counter|count[1][11]~204_combout\,
	cout => \my_counter|count[1][11]~205\);

-- Location: LCCOMB_X52_Y22_N16
\bus1|S1_WDATABUS[11]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S1_WDATABUS[11]~5_combout\ = (!\bus1|c1_addrbus[13]~6_combout\ & (\bus1|c1_wdatabus[11]~12_combout\ & (\bus1|c1_op.master.default~0_combout\ & \bus1|process_1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_addrbus[13]~6_combout\,
	datab => \bus1|c1_wdatabus[11]~12_combout\,
	datac => \bus1|c1_op.master.default~0_combout\,
	datad => \bus1|process_1~3_combout\,
	combout => \bus1|S1_WDATABUS[11]~5_combout\);

-- Location: LCCOMB_X59_Y27_N10
\bus1|S1_ADDRBUS[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S1_ADDRBUS[9]~9_combout\ = (\bus1|c1_addrbus~2_combout\ & (\bus1|c1_addrbus[9]~10_combout\ & \bus1|c1_op.slave.s1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_addrbus~2_combout\,
	datac => \bus1|c1_addrbus[9]~10_combout\,
	datad => \bus1|c1_op.slave.s1~0_combout\,
	combout => \bus1|S1_ADDRBUS[9]~9_combout\);

-- Location: LCCOMB_X52_Y26_N28
\bus1|S1_ADDRBUS[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S1_ADDRBUS[10]~10_combout\ = (!\bus1|c1_addrbus[13]~6_combout\ & (\bus1|process_1~3_combout\ & (\bus1|c1_op.master.default~0_combout\ & \bus1|c1_addrbus[10]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_addrbus[13]~6_combout\,
	datab => \bus1|process_1~3_combout\,
	datac => \bus1|c1_op.master.default~0_combout\,
	datad => \bus1|c1_addrbus[10]~7_combout\,
	combout => \bus1|S1_ADDRBUS[10]~10_combout\);

-- Location: LCCOMB_X56_Y29_N24
\bus1|S4_WDATABUS[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S4_WDATABUS[11]~11_combout\ = (\bus1|c1_op~9_combout\ & (\bus1|c1_op.master.default~0_combout\ & \bus1|c1_wdatabus[11]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c1_op~9_combout\,
	datac => \bus1|c1_op.master.default~0_combout\,
	datad => \bus1|c1_wdatabus[11]~12_combout\,
	combout => \bus1|S4_WDATABUS[11]~11_combout\);

-- Location: LCCOMB_X55_Y26_N20
\my_dma|rstep_reg[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|rstep_reg[11]~feeder_combout\ = \bus1|S4_WDATABUS[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|S4_WDATABUS[11]~11_combout\,
	combout => \my_dma|rstep_reg[11]~feeder_combout\);

-- Location: FF_X55_Y26_N21
\my_dma|rstep_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|rstep_reg[11]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|rstep_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstep_reg\(11));

-- Location: LCCOMB_X55_Y26_N4
\my_dma|rstep_reg[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|rstep_reg[10]~feeder_combout\ = \bus1|S4_WDATABUS[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|S4_WDATABUS[10]~10_combout\,
	combout => \my_dma|rstep_reg[10]~feeder_combout\);

-- Location: FF_X55_Y26_N5
\my_dma|rstep_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|rstep_reg[10]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|rstep_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstep_reg\(10));

-- Location: LCCOMB_X55_Y26_N24
\my_dma|rstep_reg[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|rstep_reg[9]~feeder_combout\ = \bus1|S4_WDATABUS[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|S4_WDATABUS[9]~9_combout\,
	combout => \my_dma|rstep_reg[9]~feeder_combout\);

-- Location: FF_X55_Y26_N25
\my_dma|rstep_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|rstep_reg[9]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|rstep_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstep_reg\(9));

-- Location: LCCOMB_X54_Y32_N16
\my_dma|raddr_reg[8]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[8]~48_combout\ = ((\my_dma|rstep_reg\(8) $ (\my_dma|raddr_reg\(8) $ (!\my_dma|raddr_reg[7]~47\)))) # (GND)
-- \my_dma|raddr_reg[8]~49\ = CARRY((\my_dma|rstep_reg\(8) & ((\my_dma|raddr_reg\(8)) # (!\my_dma|raddr_reg[7]~47\))) # (!\my_dma|rstep_reg\(8) & (\my_dma|raddr_reg\(8) & !\my_dma|raddr_reg[7]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|rstep_reg\(8),
	datab => \my_dma|raddr_reg\(8),
	datad => VCC,
	cin => \my_dma|raddr_reg[7]~47\,
	combout => \my_dma|raddr_reg[8]~48_combout\,
	cout => \my_dma|raddr_reg[8]~49\);

-- Location: LCCOMB_X54_Y32_N18
\my_dma|raddr_reg[9]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[9]~50_combout\ = (\my_dma|raddr_reg\(9) & ((\my_dma|rstep_reg\(9) & (\my_dma|raddr_reg[8]~49\ & VCC)) # (!\my_dma|rstep_reg\(9) & (!\my_dma|raddr_reg[8]~49\)))) # (!\my_dma|raddr_reg\(9) & ((\my_dma|rstep_reg\(9) & 
-- (!\my_dma|raddr_reg[8]~49\)) # (!\my_dma|rstep_reg\(9) & ((\my_dma|raddr_reg[8]~49\) # (GND)))))
-- \my_dma|raddr_reg[9]~51\ = CARRY((\my_dma|raddr_reg\(9) & (!\my_dma|rstep_reg\(9) & !\my_dma|raddr_reg[8]~49\)) # (!\my_dma|raddr_reg\(9) & ((!\my_dma|raddr_reg[8]~49\) # (!\my_dma|rstep_reg\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|raddr_reg\(9),
	datab => \my_dma|rstep_reg\(9),
	datad => VCC,
	cin => \my_dma|raddr_reg[8]~49\,
	combout => \my_dma|raddr_reg[9]~50_combout\,
	cout => \my_dma|raddr_reg[9]~51\);

-- Location: LCCOMB_X55_Y32_N6
\my_dma|raddr_reg[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[9]~feeder_combout\ = \my_dma|raddr_reg[9]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_dma|raddr_reg[9]~50_combout\,
	combout => \my_dma|raddr_reg[9]~feeder_combout\);

-- Location: LCCOMB_X59_Y27_N2
\my_dma|rstart_reg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|rstart_reg[0]~0_combout\ = (\bus1|S4_ADDRBUS[0]~7_combout\ & (\my_dma|wstep_reg[0]~1_combout\ & \bus1|S4_ADDRBUS[1]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|S4_ADDRBUS[0]~7_combout\,
	datac => \my_dma|wstep_reg[0]~1_combout\,
	datad => \bus1|S4_ADDRBUS[1]~6_combout\,
	combout => \my_dma|rstart_reg[0]~0_combout\);

-- Location: FF_X55_Y26_N23
\my_dma|rstart_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[9]~9_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|rstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstart_reg\(9));

-- Location: FF_X55_Y32_N7
\my_dma|raddr_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|raddr_reg[9]~feeder_combout\,
	asdata => \my_dma|rstart_reg\(9),
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|raddr_reg\(9));

-- Location: LCCOMB_X54_Y32_N20
\my_dma|raddr_reg[10]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[10]~52_combout\ = ((\my_dma|rstep_reg\(10) $ (\my_dma|raddr_reg\(10) $ (!\my_dma|raddr_reg[9]~51\)))) # (GND)
-- \my_dma|raddr_reg[10]~53\ = CARRY((\my_dma|rstep_reg\(10) & ((\my_dma|raddr_reg\(10)) # (!\my_dma|raddr_reg[9]~51\))) # (!\my_dma|rstep_reg\(10) & (\my_dma|raddr_reg\(10) & !\my_dma|raddr_reg[9]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|rstep_reg\(10),
	datab => \my_dma|raddr_reg\(10),
	datad => VCC,
	cin => \my_dma|raddr_reg[9]~51\,
	combout => \my_dma|raddr_reg[10]~52_combout\,
	cout => \my_dma|raddr_reg[10]~53\);

-- Location: LCCOMB_X55_Y30_N0
\my_dma|raddr_reg[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[10]~feeder_combout\ = \my_dma|raddr_reg[10]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_dma|raddr_reg[10]~52_combout\,
	combout => \my_dma|raddr_reg[10]~feeder_combout\);

-- Location: FF_X55_Y26_N19
\my_dma|rstart_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[10]~10_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|rstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstart_reg\(10));

-- Location: FF_X55_Y30_N1
\my_dma|raddr_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|raddr_reg[10]~feeder_combout\,
	asdata => \my_dma|rstart_reg\(10),
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|raddr_reg\(10));

-- Location: LCCOMB_X54_Y32_N22
\my_dma|raddr_reg[11]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[11]~54_combout\ = (\my_dma|rstep_reg\(11) & ((\my_dma|raddr_reg\(11) & (\my_dma|raddr_reg[10]~53\ & VCC)) # (!\my_dma|raddr_reg\(11) & (!\my_dma|raddr_reg[10]~53\)))) # (!\my_dma|rstep_reg\(11) & ((\my_dma|raddr_reg\(11) & 
-- (!\my_dma|raddr_reg[10]~53\)) # (!\my_dma|raddr_reg\(11) & ((\my_dma|raddr_reg[10]~53\) # (GND)))))
-- \my_dma|raddr_reg[11]~55\ = CARRY((\my_dma|rstep_reg\(11) & (!\my_dma|raddr_reg\(11) & !\my_dma|raddr_reg[10]~53\)) # (!\my_dma|rstep_reg\(11) & ((!\my_dma|raddr_reg[10]~53\) # (!\my_dma|raddr_reg\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|rstep_reg\(11),
	datab => \my_dma|raddr_reg\(11),
	datad => VCC,
	cin => \my_dma|raddr_reg[10]~53\,
	combout => \my_dma|raddr_reg[11]~54_combout\,
	cout => \my_dma|raddr_reg[11]~55\);

-- Location: LCCOMB_X55_Y30_N2
\my_dma|raddr_reg[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[11]~feeder_combout\ = \my_dma|raddr_reg[11]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|raddr_reg[11]~54_combout\,
	combout => \my_dma|raddr_reg[11]~feeder_combout\);

-- Location: FF_X55_Y26_N7
\my_dma|rstart_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[11]~11_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|rstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstart_reg\(11));

-- Location: FF_X55_Y30_N3
\my_dma|raddr_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|raddr_reg[11]~feeder_combout\,
	asdata => \my_dma|rstart_reg\(11),
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|raddr_reg\(11));

-- Location: FF_X56_Y29_N23
\my_dma|wstep_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[11]~11_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|wstep_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstep_reg\(11));

-- Location: LCCOMB_X54_Y29_N20
\my_dma|waddr_reg[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|waddr_reg[10]~36_combout\ = ((\my_dma|wstep_reg\(10) $ (\my_dma|waddr_reg\(10) $ (!\my_dma|waddr_reg[9]~35\)))) # (GND)
-- \my_dma|waddr_reg[10]~37\ = CARRY((\my_dma|wstep_reg\(10) & ((\my_dma|waddr_reg\(10)) # (!\my_dma|waddr_reg[9]~35\))) # (!\my_dma|wstep_reg\(10) & (\my_dma|waddr_reg\(10) & !\my_dma|waddr_reg[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|wstep_reg\(10),
	datab => \my_dma|waddr_reg\(10),
	datad => VCC,
	cin => \my_dma|waddr_reg[9]~35\,
	combout => \my_dma|waddr_reg[10]~36_combout\,
	cout => \my_dma|waddr_reg[10]~37\);

-- Location: LCCOMB_X54_Y29_N22
\my_dma|waddr_reg[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|waddr_reg[11]~38_combout\ = (\my_dma|waddr_reg\(11) & ((\my_dma|wstep_reg\(11) & (\my_dma|waddr_reg[10]~37\ & VCC)) # (!\my_dma|wstep_reg\(11) & (!\my_dma|waddr_reg[10]~37\)))) # (!\my_dma|waddr_reg\(11) & ((\my_dma|wstep_reg\(11) & 
-- (!\my_dma|waddr_reg[10]~37\)) # (!\my_dma|wstep_reg\(11) & ((\my_dma|waddr_reg[10]~37\) # (GND)))))
-- \my_dma|waddr_reg[11]~39\ = CARRY((\my_dma|waddr_reg\(11) & (!\my_dma|wstep_reg\(11) & !\my_dma|waddr_reg[10]~37\)) # (!\my_dma|waddr_reg\(11) & ((!\my_dma|waddr_reg[10]~37\) # (!\my_dma|wstep_reg\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|waddr_reg\(11),
	datab => \my_dma|wstep_reg\(11),
	datad => VCC,
	cin => \my_dma|waddr_reg[10]~37\,
	combout => \my_dma|waddr_reg[11]~38_combout\,
	cout => \my_dma|waddr_reg[11]~39\);

-- Location: LCCOMB_X55_Y30_N22
\my_dma|waddr_reg[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|waddr_reg[11]~feeder_combout\ = \my_dma|waddr_reg[11]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_dma|waddr_reg[11]~38_combout\,
	combout => \my_dma|waddr_reg[11]~feeder_combout\);

-- Location: LCCOMB_X56_Y29_N28
\my_dma|wstart_reg[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|wstart_reg[11]~feeder_combout\ = \bus1|S4_WDATABUS[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bus1|S4_WDATABUS[11]~11_combout\,
	combout => \my_dma|wstart_reg[11]~feeder_combout\);

-- Location: FF_X56_Y29_N29
\my_dma|wstart_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|wstart_reg[11]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|wstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstart_reg\(11));

-- Location: FF_X55_Y30_N23
\my_dma|waddr_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|waddr_reg[11]~feeder_combout\,
	asdata => \my_dma|wstart_reg\(11),
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|waddr_reg\(11));

-- Location: LCCOMB_X55_Y30_N6
\my_dma|Selector79~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|Selector79~0_combout\ = (\my_dma|DMA_State.dma_waddr~q\ & ((\my_dma|waddr_reg\(11)))) # (!\my_dma|DMA_State.dma_waddr~q\ & (\my_dma|raddr_reg\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|raddr_reg\(11),
	datab => \my_dma|waddr_reg\(11),
	datad => \my_dma|DMA_State.dma_waddr~q\,
	combout => \my_dma|Selector79~0_combout\);

-- Location: LCCOMB_X55_Y33_N18
\my_dma|M2_ADDRBUS~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|M2_ADDRBUS~0_combout\ = (\my_dma|DMA_State.dma_rdata~q\) # (!\my_dma|DMA_State.dma_idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \my_dma|DMA_State.dma_idle~q\,
	datad => \my_dma|DMA_State.dma_rdata~q\,
	combout => \my_dma|M2_ADDRBUS~0_combout\);

-- Location: CLKCTRL_G14
\my_dma|M2_ADDRBUS~0clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \my_dma|M2_ADDRBUS~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \my_dma|M2_ADDRBUS~0clkctrl_outclk\);

-- Location: LCCOMB_X55_Y30_N30
\my_dma|M2_ADDRBUS[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|M2_ADDRBUS\(11) = (GLOBAL(\my_dma|M2_ADDRBUS~0clkctrl_outclk\) & ((\my_dma|M2_ADDRBUS\(11)))) # (!GLOBAL(\my_dma|M2_ADDRBUS~0clkctrl_outclk\) & (\my_dma|Selector79~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|Selector79~0_combout\,
	datac => \my_dma|M2_ADDRBUS\(11),
	datad => \my_dma|M2_ADDRBUS~0clkctrl_outclk\,
	combout => \my_dma|M2_ADDRBUS\(11));

-- Location: LCCOMB_X65_Y34_N6
\uut|instr_decode|immediate[11]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|immediate[11]~14_combout\ = (!\uut|instr_decode|immediate[12]~10_combout\ & \IRAM|auto_generated|q_a\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|immediate[12]~10_combout\,
	datad => \IRAM|auto_generated|q_a\(11),
	combout => \uut|instr_decode|immediate[11]~14_combout\);

-- Location: LCCOMB_X61_Y30_N22
\uut|memory_logic|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|memory_logic|Add0~22_combout\ = (\uut|register_file|Mux20~9_combout\ & ((\uut|instr_decode|immediate[11]~14_combout\ & (\uut|memory_logic|Add0~21\ & VCC)) # (!\uut|instr_decode|immediate[11]~14_combout\ & (!\uut|memory_logic|Add0~21\)))) # 
-- (!\uut|register_file|Mux20~9_combout\ & ((\uut|instr_decode|immediate[11]~14_combout\ & (!\uut|memory_logic|Add0~21\)) # (!\uut|instr_decode|immediate[11]~14_combout\ & ((\uut|memory_logic|Add0~21\) # (GND)))))
-- \uut|memory_logic|Add0~23\ = CARRY((\uut|register_file|Mux20~9_combout\ & (!\uut|instr_decode|immediate[11]~14_combout\ & !\uut|memory_logic|Add0~21\)) # (!\uut|register_file|Mux20~9_combout\ & ((!\uut|memory_logic|Add0~21\) # 
-- (!\uut|instr_decode|immediate[11]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux20~9_combout\,
	datab => \uut|instr_decode|immediate[11]~14_combout\,
	datad => VCC,
	cin => \uut|memory_logic|Add0~21\,
	combout => \uut|memory_logic|Add0~22_combout\,
	cout => \uut|memory_logic|Add0~23\);

-- Location: LCCOMB_X60_Y30_N28
\bus1|c1_addrbus[11]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_addrbus[11]~8_combout\ = (\bus1|c1_op.master.m2~0_combout\ & ((\my_dma|M2_ADDRBUS\(11)) # ((\bus1|c1_addrbus[12]~4_combout\ & \uut|memory_logic|Add0~22_combout\)))) # (!\bus1|c1_op.master.m2~0_combout\ & (((\bus1|c1_addrbus[12]~4_combout\ & 
-- \uut|memory_logic|Add0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_op.master.m2~0_combout\,
	datab => \my_dma|M2_ADDRBUS\(11),
	datac => \bus1|c1_addrbus[12]~4_combout\,
	datad => \uut|memory_logic|Add0~22_combout\,
	combout => \bus1|c1_addrbus[11]~8_combout\);

-- Location: LCCOMB_X59_Y20_N10
\bus1|S1_ADDRBUS[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S1_ADDRBUS[11]~11_combout\ = (\bus1|process_1~3_combout\ & (\bus1|c1_op.master.default~0_combout\ & (\bus1|c1_addrbus[11]~8_combout\ & !\bus1|c1_addrbus[13]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|process_1~3_combout\,
	datab => \bus1|c1_op.master.default~0_combout\,
	datac => \bus1|c1_addrbus[11]~8_combout\,
	datad => \bus1|c1_addrbus[13]~6_combout\,
	combout => \bus1|S1_ADDRBUS[11]~11_combout\);

-- Location: M9K_X51_Y20_N0
\DRAM|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000081E90000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/hgarg/Downloads/ass4_evgeny/dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "altsyncram:DRAM|altsyncram_2f04:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \bus1|S1_MW~combout\,
	portare => \bus1|S1_MR~combout\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \DRAM|auto_generated|_~0_combout\,
	portadatain => \DRAM|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \DRAM|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DRAM|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y31_N0
\bus1|c2_rdatabus[11]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[11]~58_combout\ = (\bus1|c2_op.slave.s1~q\ & (\bus1|c2_op.op.read~q\ & (\DRAM|auto_generated|ram_block1a11~portadataout\ & !\bus1|c2_rdatabus[21]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_op.slave.s1~q\,
	datab => \bus1|c2_op.op.read~q\,
	datac => \DRAM|auto_generated|ram_block1a11~portadataout\,
	datad => \bus1|c2_rdatabus[21]~1_combout\,
	combout => \bus1|c2_rdatabus[11]~58_combout\);

-- Location: LCCOMB_X60_Y31_N6
\bus2|c1_addrbus[14]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|c1_addrbus[14]~4_combout\ = (!\bus1|process_1~2_combout\ & ((\my_dma|DMA_State.dma_idle~q\) # ((\uut|instr_decode|Equal15~1_combout\) # (\uut|instr_decode|Equal16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|DMA_State.dma_idle~q\,
	datab => \uut|instr_decode|Equal15~1_combout\,
	datac => \bus1|process_1~2_combout\,
	datad => \uut|instr_decode|Equal16~0_combout\,
	combout => \bus2|c1_addrbus[14]~4_combout\);

-- Location: LCCOMB_X58_Y31_N12
\bus1|c2_op.slave.s3~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_op.slave.s3~feeder_combout\ = \bus2|c1_addrbus[14]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bus2|c1_addrbus[14]~4_combout\,
	combout => \bus1|c2_op.slave.s3~feeder_combout\);

-- Location: FF_X58_Y31_N13
\bus1|c2_op.slave.s3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus1|c2_op.slave.s3~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \bus1|c1_nready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bus1|c2_op.slave.s3~q\);

-- Location: FF_X60_Y30_N13
\bus2|c2_op.master.m1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus2|c1_addrbus[14]~3_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bus2|c2_op.master.m1~q\);

-- Location: LCCOMB_X60_Y31_N22
\bus1|S3_MR~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S3_MR~0_combout\ = (\bus1|c1_op.master.default~0_combout\ & (!\bus1|process_1~2_combout\ & \bus1|c1_op~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c1_op.master.default~0_combout\,
	datac => \bus1|process_1~2_combout\,
	datad => \bus1|c1_op~7_combout\,
	combout => \bus1|S3_MR~0_combout\);

-- Location: FF_X60_Y31_N11
\bus2|c2_op.op.read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S3_MR~0_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bus2|c2_op.op.read~q\);

-- Location: LCCOMB_X60_Y31_N0
\bus1|c2_rdatabus[21]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[21]~0_combout\ = (\bus1|c2_op.slave.s3~q\ & (\bus1|c2_op.op.read~q\ & (\bus2|c2_op.master.m1~q\ & \bus2|c2_op.op.read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_op.slave.s3~q\,
	datab => \bus1|c2_op.op.read~q\,
	datac => \bus2|c2_op.master.m1~q\,
	datad => \bus2|c2_op.op.read~q\,
	combout => \bus1|c2_rdatabus[21]~0_combout\);

-- Location: LCCOMB_X68_Y32_N24
\bus1|c2_rdatabus[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[0]~14_combout\ = (\bus1|c2_rdatabus[21]~0_combout\ & (!\bus2|c2_op.slave.s1~q\ & ((!\bus1|c2_op.op.read~q\) # (!\bus1|c2_op.slave.s1~q\)))) # (!\bus1|c2_rdatabus[21]~0_combout\ & (((!\bus1|c2_op.op.read~q\)) # 
-- (!\bus1|c2_op.slave.s1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~0_combout\,
	datab => \bus1|c2_op.slave.s1~q\,
	datac => \bus2|c2_op.slave.s1~q\,
	datad => \bus1|c2_op.op.read~q\,
	combout => \bus1|c2_rdatabus[0]~14_combout\);

-- Location: LCCOMB_X61_Y27_N2
\my_counter|cstate[3].count_up~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|cstate[3].count_up~feeder_combout\ = \my_counter|Mux5~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_counter|Mux5~4_combout\,
	combout => \my_counter|cstate[3].count_up~feeder_combout\);

-- Location: LCCOMB_X60_Y26_N2
\my_counter|Mux13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|Mux13~2_combout\ = (\bus1|c1_addrbus~2_combout\ & (\bus2|S1_ADDRBUS[1]~3_combout\ & (\bus1|c1_addrbus[0]~17_combout\ & \my_counter|Mux5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_addrbus~2_combout\,
	datab => \bus2|S1_ADDRBUS[1]~3_combout\,
	datac => \bus1|c1_addrbus[0]~17_combout\,
	datad => \my_counter|Mux5~2_combout\,
	combout => \my_counter|Mux13~2_combout\);

-- Location: FF_X61_Y27_N3
\my_counter|cstate[3].count_up\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|cstate[3].count_up~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_counter|Mux13~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|cstate[3].count_up~q\);

-- Location: LCCOMB_X62_Y25_N0
\my_counter|count[3][0]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[3][0]~170_combout\ = \my_counter|count[3][0]~q\ $ (VCC)
-- \my_counter|count[3][0]~171\ = CARRY(\my_counter|count[3][0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_counter|count[3][0]~q\,
	datad => VCC,
	combout => \my_counter|count[3][0]~170_combout\,
	cout => \my_counter|count[3][0]~171\);

-- Location: LCCOMB_X61_Y26_N0
\my_counter|creset[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|creset[3]~5_combout\ = (\bus2|S1_ADDRBUS[1]~3_combout\ & (\bus1|c1_addrbus[0]~18_combout\ & (\my_counter|creset[0]~1_combout\ & !\bus2|S1_ADDRBUS[5]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus2|S1_ADDRBUS[1]~3_combout\,
	datab => \bus1|c1_addrbus[0]~18_combout\,
	datac => \my_counter|creset[0]~1_combout\,
	datad => \bus2|S1_ADDRBUS[5]~4_combout\,
	combout => \my_counter|creset[3]~5_combout\);

-- Location: LCCOMB_X62_Y25_N22
\my_counter|count[3][11]~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[3][11]~294_combout\ = (\my_counter|cstate[3].count_up~q\ & ((\my_counter|count[3][11]~q\ & (!\my_counter|count[3][10]~293\)) # (!\my_counter|count[3][11]~q\ & ((\my_counter|count[3][10]~293\) # (GND))))) # 
-- (!\my_counter|cstate[3].count_up~q\ & ((\my_counter|count[3][11]~q\ & (\my_counter|count[3][10]~293\ & VCC)) # (!\my_counter|count[3][11]~q\ & (!\my_counter|count[3][10]~293\))))
-- \my_counter|count[3][11]~295\ = CARRY((\my_counter|cstate[3].count_up~q\ & ((!\my_counter|count[3][10]~293\) # (!\my_counter|count[3][11]~q\))) # (!\my_counter|cstate[3].count_up~q\ & (!\my_counter|count[3][11]~q\ & !\my_counter|count[3][10]~293\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[3].count_up~q\,
	datab => \my_counter|count[3][11]~q\,
	datad => VCC,
	cin => \my_counter|count[3][10]~293\,
	combout => \my_counter|count[3][11]~294_combout\,
	cout => \my_counter|count[3][11]~295\);

-- Location: LCCOMB_X62_Y25_N24
\my_counter|count[3][12]~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[3][12]~296_combout\ = ((\my_counter|cstate[3].count_up~q\ $ (\my_counter|count[3][12]~q\ $ (\my_counter|count[3][11]~295\)))) # (GND)
-- \my_counter|count[3][12]~297\ = CARRY((\my_counter|cstate[3].count_up~q\ & (\my_counter|count[3][12]~q\ & !\my_counter|count[3][11]~295\)) # (!\my_counter|cstate[3].count_up~q\ & ((\my_counter|count[3][12]~q\) # (!\my_counter|count[3][11]~295\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[3].count_up~q\,
	datab => \my_counter|count[3][12]~q\,
	datad => VCC,
	cin => \my_counter|count[3][11]~295\,
	combout => \my_counter|count[3][12]~296_combout\,
	cout => \my_counter|count[3][12]~297\);

-- Location: LCCOMB_X63_Y23_N2
\bus2|S1_WDATABUS[12]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S1_WDATABUS[12]~5_combout\ = (\bus1|c1_wdatabus[12]~13_combout\ & \bus2|S1_WDATABUS[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_wdatabus[12]~13_combout\,
	datac => \bus2|S1_WDATABUS[0]~0_combout\,
	combout => \bus2|S1_WDATABUS[12]~5_combout\);

-- Location: FF_X62_Y25_N25
\my_counter|count[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[3][12]~296_combout\,
	asdata => \bus2|S1_WDATABUS[12]~5_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[3]~5_combout\,
	ena => \my_counter|count[3][8]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[3][12]~q\);

-- Location: LCCOMB_X62_Y25_N26
\my_counter|count[3][13]~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[3][13]~298_combout\ = (\my_counter|cstate[3].count_up~q\ & ((\my_counter|count[3][13]~q\ & (!\my_counter|count[3][12]~297\)) # (!\my_counter|count[3][13]~q\ & ((\my_counter|count[3][12]~297\) # (GND))))) # 
-- (!\my_counter|cstate[3].count_up~q\ & ((\my_counter|count[3][13]~q\ & (\my_counter|count[3][12]~297\ & VCC)) # (!\my_counter|count[3][13]~q\ & (!\my_counter|count[3][12]~297\))))
-- \my_counter|count[3][13]~299\ = CARRY((\my_counter|cstate[3].count_up~q\ & ((!\my_counter|count[3][12]~297\) # (!\my_counter|count[3][13]~q\))) # (!\my_counter|cstate[3].count_up~q\ & (!\my_counter|count[3][13]~q\ & !\my_counter|count[3][12]~297\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[3].count_up~q\,
	datab => \my_counter|count[3][13]~q\,
	datad => VCC,
	cin => \my_counter|count[3][12]~297\,
	combout => \my_counter|count[3][13]~298_combout\,
	cout => \my_counter|count[3][13]~299\);

-- Location: LCCOMB_X61_Y25_N26
\bus2|S1_WDATABUS[13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S1_WDATABUS[13]~4_combout\ = (\bus1|c1_wdatabus[13]~14_combout\ & \bus2|S1_WDATABUS[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|c1_wdatabus[13]~14_combout\,
	datad => \bus2|S1_WDATABUS[0]~0_combout\,
	combout => \bus2|S1_WDATABUS[13]~4_combout\);

-- Location: FF_X62_Y25_N27
\my_counter|count[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[3][13]~298_combout\,
	asdata => \bus2|S1_WDATABUS[13]~4_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[3]~5_combout\,
	ena => \my_counter|count[3][8]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[3][13]~q\);

-- Location: LCCOMB_X62_Y25_N28
\my_counter|count[3][14]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[3][14]~300_combout\ = ((\my_counter|cstate[3].count_up~q\ $ (\my_counter|count[3][14]~q\ $ (\my_counter|count[3][13]~299\)))) # (GND)
-- \my_counter|count[3][14]~301\ = CARRY((\my_counter|cstate[3].count_up~q\ & (\my_counter|count[3][14]~q\ & !\my_counter|count[3][13]~299\)) # (!\my_counter|cstate[3].count_up~q\ & ((\my_counter|count[3][14]~q\) # (!\my_counter|count[3][13]~299\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[3].count_up~q\,
	datab => \my_counter|count[3][14]~q\,
	datad => VCC,
	cin => \my_counter|count[3][13]~299\,
	combout => \my_counter|count[3][14]~300_combout\,
	cout => \my_counter|count[3][14]~301\);

-- Location: LCCOMB_X61_Y23_N12
\bus2|S1_WDATABUS[14]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S1_WDATABUS[14]~3_combout\ = (\bus1|c1_wdatabus[14]~15_combout\ & \bus2|S1_WDATABUS[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_wdatabus[14]~15_combout\,
	datac => \bus2|S1_WDATABUS[0]~0_combout\,
	combout => \bus2|S1_WDATABUS[14]~3_combout\);

-- Location: FF_X62_Y25_N29
\my_counter|count[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[3][14]~300_combout\,
	asdata => \bus2|S1_WDATABUS[14]~3_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[3]~5_combout\,
	ena => \my_counter|count[3][8]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[3][14]~q\);

-- Location: LCCOMB_X63_Y24_N6
\my_counter|count[3][8]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[3][8]~175_combout\ = (!\my_counter|count[3][13]~q\ & (!\my_counter|count[3][14]~q\ & (!\my_counter|count[3][11]~q\ & !\my_counter|count[3][12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[3][13]~q\,
	datab => \my_counter|count[3][14]~q\,
	datac => \my_counter|count[3][11]~q\,
	datad => \my_counter|count[3][12]~q\,
	combout => \my_counter|count[3][8]~175_combout\);

-- Location: LCCOMB_X63_Y23_N0
\my_counter|count[3][8]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[3][8]~174_combout\ = (!\my_counter|count[3][7]~q\ & (!\my_counter|count[3][8]~q\ & (!\my_counter|count[3][9]~q\ & !\my_counter|count[3][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[3][7]~q\,
	datab => \my_counter|count[3][8]~q\,
	datac => \my_counter|count[3][9]~q\,
	datad => \my_counter|count[3][10]~q\,
	combout => \my_counter|count[3][8]~174_combout\);

-- Location: LCCOMB_X63_Y24_N4
\my_counter|count[3][8]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[3][8]~173_combout\ = (!\my_counter|count[3][4]~q\ & (!\my_counter|count[3][5]~q\ & (!\my_counter|count[3][3]~q\ & !\my_counter|count[3][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[3][4]~q\,
	datab => \my_counter|count[3][5]~q\,
	datac => \my_counter|count[3][3]~q\,
	datad => \my_counter|count[3][6]~q\,
	combout => \my_counter|count[3][8]~173_combout\);

-- Location: LCCOMB_X58_Y26_N28
\my_counter|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|Mux15~0_combout\ = (\bus1|c1_addrbus[0]~18_combout\ & ((\bus2|S1_ADDRBUS[1]~3_combout\ & (\bus2|S1_ADDRBUS[4]~1_combout\)) # (!\bus2|S1_ADDRBUS[1]~3_combout\ & ((\my_counter|cstate[3].count_down~q\))))) # (!\bus1|c1_addrbus[0]~18_combout\ & 
-- (((\my_counter|cstate[3].count_down~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_addrbus[0]~18_combout\,
	datab => \bus2|S1_ADDRBUS[4]~1_combout\,
	datac => \my_counter|cstate[3].count_down~q\,
	datad => \bus2|S1_ADDRBUS[1]~3_combout\,
	combout => \my_counter|Mux15~0_combout\);

-- Location: LCCOMB_X58_Y26_N2
\my_counter|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|Mux6~0_combout\ = (\my_counter|creset[0]~6_combout\ & ((\bus2|S1_ADDRBUS[5]~4_combout\ & ((\bus2|S1_ADDRBUS[6]~2_combout\))) # (!\bus2|S1_ADDRBUS[5]~4_combout\ & (!\bus2|S1_ADDRBUS[4]~1_combout\ & !\bus2|S1_ADDRBUS[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|creset[0]~6_combout\,
	datab => \bus2|S1_ADDRBUS[4]~1_combout\,
	datac => \bus2|S1_ADDRBUS[5]~4_combout\,
	datad => \bus2|S1_ADDRBUS[6]~2_combout\,
	combout => \my_counter|Mux6~0_combout\);

-- Location: FF_X58_Y26_N29
\my_counter|cstate[3].count_down\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|Mux15~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_counter|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|cstate[3].count_down~q\);

-- Location: LCCOMB_X61_Y25_N14
\my_counter|count[3][8]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[3][8]~172_combout\ = (!\my_counter|count[3][2]~q\ & (\my_counter|cstate[3].count_down~q\ & (!\my_counter|count[3][0]~q\ & !\my_counter|count[3][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[3][2]~q\,
	datab => \my_counter|cstate[3].count_down~q\,
	datac => \my_counter|count[3][0]~q\,
	datad => \my_counter|count[3][1]~q\,
	combout => \my_counter|count[3][8]~172_combout\);

-- Location: LCCOMB_X63_Y24_N16
\my_counter|count[3][8]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[3][8]~176_combout\ = (\my_counter|count[3][8]~175_combout\ & (\my_counter|count[3][8]~174_combout\ & (\my_counter|count[3][8]~173_combout\ & \my_counter|count[3][8]~172_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[3][8]~175_combout\,
	datab => \my_counter|count[3][8]~174_combout\,
	datac => \my_counter|count[3][8]~173_combout\,
	datad => \my_counter|count[3][8]~172_combout\,
	combout => \my_counter|count[3][8]~176_combout\);

-- Location: FF_X61_Y27_N21
\my_counter|cstate[3].idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus2|S1_ADDRBUS[6]~2_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_counter|Mux13~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|cstate[3].idle~q\);

-- Location: LCCOMB_X62_Y25_N30
\my_counter|count[3][15]~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[3][15]~302_combout\ = (\my_counter|cstate[3].count_up~q\ & ((\my_counter|count[3][15]~q\ & (!\my_counter|count[3][14]~301\)) # (!\my_counter|count[3][15]~q\ & ((\my_counter|count[3][14]~301\) # (GND))))) # 
-- (!\my_counter|cstate[3].count_up~q\ & ((\my_counter|count[3][15]~q\ & (\my_counter|count[3][14]~301\ & VCC)) # (!\my_counter|count[3][15]~q\ & (!\my_counter|count[3][14]~301\))))
-- \my_counter|count[3][15]~303\ = CARRY((\my_counter|cstate[3].count_up~q\ & ((!\my_counter|count[3][14]~301\) # (!\my_counter|count[3][15]~q\))) # (!\my_counter|cstate[3].count_up~q\ & (!\my_counter|count[3][15]~q\ & !\my_counter|count[3][14]~301\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[3].count_up~q\,
	datab => \my_counter|count[3][15]~q\,
	datad => VCC,
	cin => \my_counter|count[3][14]~301\,
	combout => \my_counter|count[3][15]~302_combout\,
	cout => \my_counter|count[3][15]~303\);

-- Location: LCCOMB_X59_Y27_N30
\bus2|c1_op.slave.s2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|c1_op.slave.s2~2_combout\ = (!\bus1|c1_addrbus[0]~17_combout\ & !\bus1|c1_addrbus[1]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|c1_addrbus[0]~17_combout\,
	datad => \bus1|c1_addrbus[1]~16_combout\,
	combout => \bus2|c1_op.slave.s2~2_combout\);

-- Location: LCCOMB_X61_Y26_N30
\my_counter|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|Decoder0~0_combout\ = (\bus1|c1_addrbus~2_combout\ & (\bus2|c1_addrbus[14]~3_combout\ & (\bus2|c1_op.slave.s1~0_combout\ & !\bus2|c1_op.slave.s2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_addrbus~2_combout\,
	datab => \bus2|c1_addrbus[14]~3_combout\,
	datac => \bus2|c1_op.slave.s1~0_combout\,
	datad => \bus2|c1_op.slave.s2~2_combout\,
	combout => \my_counter|Decoder0~0_combout\);

-- Location: LCCOMB_X60_Y26_N6
\my_counter|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|Mux4~0_combout\ = (!\my_counter|Decoder0~0_combout\ & \my_counter|Mux5~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \my_counter|Decoder0~0_combout\,
	datad => \my_counter|Mux5~2_combout\,
	combout => \my_counter|Mux4~0_combout\);

-- Location: FF_X61_Y22_N7
\my_counter|cstate[0].count_up\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \my_counter|Mux5~4_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_counter|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|cstate[0].count_up~q\);

-- Location: LCCOMB_X62_Y23_N0
\my_counter|count[0][0]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[0][0]~156_combout\ = \my_counter|count[0][0]~q\ $ (VCC)
-- \my_counter|count[0][0]~157\ = CARRY(\my_counter|count[0][0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_counter|count[0][0]~q\,
	datad => VCC,
	combout => \my_counter|count[0][0]~156_combout\,
	cout => \my_counter|count[0][0]~157\);

-- Location: LCCOMB_X61_Y26_N16
\my_counter|creset[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|creset[0]~4_combout\ = (!\my_counter|Decoder0~0_combout\ & (\my_counter|creset[0]~1_combout\ & !\bus2|S1_ADDRBUS[5]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|Decoder0~0_combout\,
	datac => \my_counter|creset[0]~1_combout\,
	datad => \bus2|S1_ADDRBUS[5]~4_combout\,
	combout => \my_counter|creset[0]~4_combout\);

-- Location: FF_X61_Y22_N17
\my_counter|cstate[0].idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus2|S1_ADDRBUS[6]~2_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_counter|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|cstate[0].idle~q\);

-- Location: LCCOMB_X62_Y23_N30
\my_counter|count[0][15]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[0][15]~272_combout\ = (\my_counter|count[0][15]~q\ & ((\my_counter|cstate[0].count_up~q\ & (!\my_counter|count[0][14]~271\)) # (!\my_counter|cstate[0].count_up~q\ & (\my_counter|count[0][14]~271\ & VCC)))) # (!\my_counter|count[0][15]~q\ 
-- & ((\my_counter|cstate[0].count_up~q\ & ((\my_counter|count[0][14]~271\) # (GND))) # (!\my_counter|cstate[0].count_up~q\ & (!\my_counter|count[0][14]~271\))))
-- \my_counter|count[0][15]~273\ = CARRY((\my_counter|count[0][15]~q\ & (\my_counter|cstate[0].count_up~q\ & !\my_counter|count[0][14]~271\)) # (!\my_counter|count[0][15]~q\ & ((\my_counter|cstate[0].count_up~q\) # (!\my_counter|count[0][14]~271\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[0][15]~q\,
	datab => \my_counter|cstate[0].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[0][14]~271\,
	combout => \my_counter|count[0][15]~272_combout\,
	cout => \my_counter|count[0][15]~273\);

-- Location: LCCOMB_X62_Y22_N0
\my_counter|count[0][16]~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[0][16]~308_combout\ = ((\my_counter|cstate[0].count_up~q\ $ (\my_counter|count[0][16]~q\ $ (\my_counter|count[0][15]~273\)))) # (GND)
-- \my_counter|count[0][16]~309\ = CARRY((\my_counter|cstate[0].count_up~q\ & (\my_counter|count[0][16]~q\ & !\my_counter|count[0][15]~273\)) # (!\my_counter|cstate[0].count_up~q\ & ((\my_counter|count[0][16]~q\) # (!\my_counter|count[0][15]~273\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[0].count_up~q\,
	datab => \my_counter|count[0][16]~q\,
	datad => VCC,
	cin => \my_counter|count[0][15]~273\,
	combout => \my_counter|count[0][16]~308_combout\,
	cout => \my_counter|count[0][16]~309\);

-- Location: LCCOMB_X38_Y26_N28
\bus1|S1_WDATABUS[16]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S1_WDATABUS[16]~16_combout\ = (\bus1|c1_op.master.default~0_combout\ & (\bus1|c1_wdatabus[16]~17_combout\ & (\bus1|process_1~3_combout\ & !\bus1|c1_addrbus[13]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_op.master.default~0_combout\,
	datab => \bus1|c1_wdatabus[16]~17_combout\,
	datac => \bus1|process_1~3_combout\,
	datad => \bus1|c1_addrbus[13]~6_combout\,
	combout => \bus1|S1_WDATABUS[16]~16_combout\);

-- Location: M9K_X37_Y26_N0
\DRAM|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000075380000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/hgarg/Downloads/ass4_evgeny/dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "altsyncram:DRAM|altsyncram_2f04:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \bus1|S1_MW~combout\,
	portare => \bus1|S1_MR~combout\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \DRAM|auto_generated|_~0_combout\,
	portadatain => \DRAM|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \DRAM|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DRAM|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y27_N4
\bus1|c2_rdatabus[16]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[16]~168_combout\ = (\bus1|c2_op.op.read~q\ & (!\bus1|c2_rdatabus[21]~1_combout\ & (\DRAM|auto_generated|ram_block1a16~portadataout\ & \bus1|c2_op.slave.s1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_op.op.read~q\,
	datab => \bus1|c2_rdatabus[21]~1_combout\,
	datac => \DRAM|auto_generated|ram_block1a16~portadataout\,
	datad => \bus1|c2_op.slave.s1~q\,
	combout => \bus1|c2_rdatabus[16]~168_combout\);

-- Location: LCCOMB_X63_Y32_N12
\uut|alu1|result[16]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[16]~209_combout\ = (!\IRAM|auto_generated|q_a\(28) & (!\IRAM|auto_generated|q_a\(29) & !\IRAM|auto_generated|q_a\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(28),
	datab => \IRAM|auto_generated|q_a\(29),
	datad => \IRAM|auto_generated|q_a\(31),
	combout => \uut|alu1|result[16]~209_combout\);

-- Location: LCCOMB_X58_Y33_N12
\uut|instr_decode|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|Equal0~3_combout\ = (\uut|instr_decode|Equal0~0_combout\ & (\uut|instr_decode|Equal0~2_combout\ & (\IRAM|auto_generated|q_a\(30) & !\IRAM|auto_generated|q_a\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|Equal0~0_combout\,
	datab => \uut|instr_decode|Equal0~2_combout\,
	datac => \IRAM|auto_generated|q_a\(30),
	datad => \IRAM|auto_generated|q_a\(26),
	combout => \uut|instr_decode|Equal0~3_combout\);

-- Location: LCCOMB_X58_Y33_N14
\uut|instr_decode|immediate~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|immediate~27_combout\ = (\uut|instr_decode|Equal0~1_combout\ & (\IRAM|auto_generated|q_a\(15) & (\IRAM|auto_generated|q_a\(24) $ (\IRAM|auto_generated|q_a\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(24),
	datab => \uut|instr_decode|Equal0~1_combout\,
	datac => \IRAM|auto_generated|q_a\(15),
	datad => \IRAM|auto_generated|q_a\(25),
	combout => \uut|instr_decode|immediate~27_combout\);

-- Location: LCCOMB_X58_Y33_N4
\uut|instr_decode|immediate~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|immediate~2_combout\ = (\uut|pc_calculation|Add0~2_combout\) # ((\uut|instr_decode|Equal17~0_combout\ & (\IRAM|auto_generated|q_a\(24) $ (\IRAM|auto_generated|q_a\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(24),
	datab => \uut|pc_calculation|Add0~2_combout\,
	datac => \uut|instr_decode|Equal17~0_combout\,
	datad => \IRAM|auto_generated|q_a\(25),
	combout => \uut|instr_decode|immediate~2_combout\);

-- Location: LCCOMB_X58_Y33_N22
\uut|instr_decode|immediate[15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|immediate[15]~3_combout\ = (!\uut|instr_decode|Equal0~1_combout\ & (\IRAM|auto_generated|q_a\(15) & \uut|instr_decode|immediate~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|instr_decode|Equal0~1_combout\,
	datac => \IRAM|auto_generated|q_a\(15),
	datad => \uut|instr_decode|immediate~2_combout\,
	combout => \uut|instr_decode|immediate[15]~3_combout\);

-- Location: LCCOMB_X58_Y33_N20
\uut|instr_decode|immediate~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|immediate~26_combout\ = (\IRAM|auto_generated|q_a\(28) & (\uut|instr_decode|immediate~2_combout\)) # (!\IRAM|auto_generated|q_a\(28) & (((!\IRAM|auto_generated|q_a\(30) & !\IRAM|auto_generated|q_a\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(28),
	datab => \uut|instr_decode|immediate~2_combout\,
	datac => \IRAM|auto_generated|q_a\(30),
	datad => \IRAM|auto_generated|q_a\(25),
	combout => \uut|instr_decode|immediate~26_combout\);

-- Location: LCCOMB_X58_Y33_N6
\uut|pc_calculation|Add0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Add0~52_combout\ = (!\uut|instr_decode|Equal0~3_combout\ & ((\uut|instr_decode|immediate[15]~3_combout\) # ((\uut|instr_decode|immediate~27_combout\ & \uut|instr_decode|immediate~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|Equal0~3_combout\,
	datab => \uut|instr_decode|immediate~27_combout\,
	datac => \uut|instr_decode|immediate[15]~3_combout\,
	datad => \uut|instr_decode|immediate~26_combout\,
	combout => \uut|pc_calculation|Add0~52_combout\);

-- Location: LCCOMB_X63_Y34_N6
\uut|alu_in2[16]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu_in2[16]~77_combout\ = (\uut|instr_decode|operand_sel~0_combout\ & (\uut|pc_calculation|Add0~52_combout\)) # (!\uut|instr_decode|operand_sel~0_combout\ & ((\uut|register_file|Mux47~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|pc_calculation|Add0~52_combout\,
	datac => \uut|instr_decode|operand_sel~0_combout\,
	datad => \uut|register_file|Mux47~9_combout\,
	combout => \uut|alu_in2[16]~77_combout\);

-- Location: LCCOMB_X62_Y37_N28
\uut|Pipe_RD[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|Pipe_RD[1]~0_combout\ = (\IRAM|auto_generated|q_a\(24) & ((\IRAM|auto_generated|q_a\(25)) # (\IRAM|auto_generated|q_a\(28) $ (!\IRAM|auto_generated|q_a\(29))))) # (!\IRAM|auto_generated|q_a\(24) & (((\IRAM|auto_generated|q_a\(29))) # 
-- (!\IRAM|auto_generated|q_a\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(24),
	datab => \IRAM|auto_generated|q_a\(28),
	datac => \IRAM|auto_generated|q_a\(25),
	datad => \IRAM|auto_generated|q_a\(29),
	combout => \uut|Pipe_RD[1]~0_combout\);

-- Location: LCCOMB_X65_Y31_N2
\uut|instr_decode|rd[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|rd[2]~2_combout\ = (\IRAM|auto_generated|q_a\(22) & ((\uut|Pipe_RD[1]~0_combout\) # (!\uut|instr_decode|Equal15~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|Equal15~0_combout\,
	datab => \IRAM|auto_generated|q_a\(22),
	datac => \uut|Pipe_RD[1]~0_combout\,
	combout => \uut|instr_decode|rd[2]~2_combout\);

-- Location: FF_X65_Y31_N3
\uut|Pipe_RD[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|instr_decode|rd[2]~2_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_RD\(2));

-- Location: LCCOMB_X65_Y31_N4
\uut|instr_decode|rd[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|rd[1]~1_combout\ = (\IRAM|auto_generated|q_a\(21) & ((\uut|Pipe_RD[1]~0_combout\) # (!\uut|instr_decode|Equal15~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|Equal15~0_combout\,
	datab => \IRAM|auto_generated|q_a\(21),
	datac => \uut|Pipe_RD[1]~0_combout\,
	combout => \uut|instr_decode|rd[1]~1_combout\);

-- Location: FF_X65_Y31_N5
\uut|Pipe_RD[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|instr_decode|rd[1]~1_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_RD\(1));

-- Location: LCCOMB_X65_Y31_N26
\uut|instr_decode|rd[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|rd[0]~0_combout\ = (\IRAM|auto_generated|q_a\(20) & ((\uut|Pipe_RD[1]~0_combout\) # (!\uut|instr_decode|Equal15~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_RD[1]~0_combout\,
	datab => \IRAM|auto_generated|q_a\(20),
	datad => \uut|instr_decode|Equal15~0_combout\,
	combout => \uut|instr_decode|rd[0]~0_combout\);

-- Location: FF_X65_Y31_N27
\uut|Pipe_RD[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|instr_decode|rd[0]~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_RD\(0));

-- Location: LCCOMB_X65_Y31_N20
\uut|instr_decode|rd[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|rd[3]~3_combout\ = (\IRAM|auto_generated|q_a\(23) & ((\uut|Pipe_RD[1]~0_combout\) # (!\uut|instr_decode|Equal15~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_RD[1]~0_combout\,
	datac => \IRAM|auto_generated|q_a\(23),
	datad => \uut|instr_decode|Equal15~0_combout\,
	combout => \uut|instr_decode|rd[3]~3_combout\);

-- Location: FF_X65_Y31_N21
\uut|Pipe_RD[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|instr_decode|rd[3]~3_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_RD\(3));

-- Location: LCCOMB_X69_Y31_N24
\uut|register_file|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Equal0~7_combout\ = (!\uut|Pipe_RD\(2) & (\uut|Pipe_RD\(1) & (\uut|Pipe_RD\(0) & \uut|Pipe_RD\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_RD\(2),
	datab => \uut|Pipe_RD\(1),
	datac => \uut|Pipe_RD\(0),
	datad => \uut|Pipe_RD\(3),
	combout => \uut|register_file|Equal0~7_combout\);

-- Location: FF_X63_Y31_N23
\uut|register_file|reg_out[11][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[16]~38_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[11][16]~q\);

-- Location: LCCOMB_X62_Y34_N8
\uut|register_file|reg_out[9][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[9][16]~feeder_combout\ = \uut|rf_in1[16]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[16]~38_combout\,
	combout => \uut|register_file|reg_out[9][16]~feeder_combout\);

-- Location: LCCOMB_X70_Y27_N24
\uut|register_file|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Equal0~4_combout\ = (!\uut|Pipe_RD\(1) & (\uut|Pipe_RD\(0) & (!\uut|Pipe_RD\(2) & \uut|Pipe_RD\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_RD\(1),
	datab => \uut|Pipe_RD\(0),
	datac => \uut|Pipe_RD\(2),
	datad => \uut|Pipe_RD\(3),
	combout => \uut|register_file|Equal0~4_combout\);

-- Location: FF_X62_Y34_N9
\uut|register_file|reg_out[9][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[9][16]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[9][16]~q\);

-- Location: LCCOMB_X69_Y31_N0
\uut|register_file|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Equal0~5_combout\ = (!\uut|Pipe_RD\(2) & (\uut|Pipe_RD\(1) & (!\uut|Pipe_RD\(0) & \uut|Pipe_RD\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_RD\(2),
	datab => \uut|Pipe_RD\(1),
	datac => \uut|Pipe_RD\(0),
	datad => \uut|Pipe_RD\(3),
	combout => \uut|register_file|Equal0~5_combout\);

-- Location: FF_X63_Y31_N17
\uut|register_file|reg_out[10][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[16]~38_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[10][16]~q\);

-- Location: LCCOMB_X65_Y28_N30
\uut|register_file|reg_out[8][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[8][16]~feeder_combout\ = \uut|rf_in1[16]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[16]~38_combout\,
	combout => \uut|register_file|reg_out[8][16]~feeder_combout\);

-- Location: LCCOMB_X69_Y31_N26
\uut|register_file|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Equal0~6_combout\ = (!\uut|Pipe_RD\(2) & (!\uut|Pipe_RD\(1) & (!\uut|Pipe_RD\(0) & \uut|Pipe_RD\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_RD\(2),
	datab => \uut|Pipe_RD\(1),
	datac => \uut|Pipe_RD\(0),
	datad => \uut|Pipe_RD\(3),
	combout => \uut|register_file|Equal0~6_combout\);

-- Location: FF_X65_Y28_N31
\uut|register_file|reg_out[8][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[8][16]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[8][16]~q\);

-- Location: LCCOMB_X63_Y31_N16
\uut|register_file|Mux15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux15~2_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|instr_decode|rs1[0]~3_combout\) # ((\uut|register_file|reg_out[10][16]~q\)))) # (!\uut|instr_decode|rs1[1]~2_combout\ & (!\uut|instr_decode|rs1[0]~3_combout\ & 
-- ((\uut|register_file|reg_out[8][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[1]~2_combout\,
	datab => \uut|instr_decode|rs1[0]~3_combout\,
	datac => \uut|register_file|reg_out[10][16]~q\,
	datad => \uut|register_file|reg_out[8][16]~q\,
	combout => \uut|register_file|Mux15~2_combout\);

-- Location: LCCOMB_X66_Y33_N16
\uut|register_file|Mux15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux15~3_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|Mux15~2_combout\ & (\uut|register_file|reg_out[11][16]~q\)) # (!\uut|register_file|Mux15~2_combout\ & ((\uut|register_file|reg_out[9][16]~q\))))) # 
-- (!\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|register_file|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[11][16]~q\,
	datab => \uut|instr_decode|rs1[0]~3_combout\,
	datac => \uut|register_file|reg_out[9][16]~q\,
	datad => \uut|register_file|Mux15~2_combout\,
	combout => \uut|register_file|Mux15~3_combout\);

-- Location: LCCOMB_X69_Y27_N24
\uut|register_file|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Equal0~3_combout\ = (\uut|Pipe_RD\(0) & (\uut|Pipe_RD\(1) & (\uut|Pipe_RD\(3) & \uut|Pipe_RD\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_RD\(0),
	datab => \uut|Pipe_RD\(1),
	datac => \uut|Pipe_RD\(3),
	datad => \uut|Pipe_RD\(2),
	combout => \uut|register_file|Equal0~3_combout\);

-- Location: FF_X67_Y33_N3
\uut|register_file|reg_out[15][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[16]~38_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[15][16]~q\);

-- Location: LCCOMB_X69_Y31_N30
\uut|register_file|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Equal0~0_combout\ = (\uut|Pipe_RD\(2) & (\uut|Pipe_RD\(1) & (!\uut|Pipe_RD\(0) & \uut|Pipe_RD\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_RD\(2),
	datab => \uut|Pipe_RD\(1),
	datac => \uut|Pipe_RD\(0),
	datad => \uut|Pipe_RD\(3),
	combout => \uut|register_file|Equal0~0_combout\);

-- Location: FF_X67_Y33_N13
\uut|register_file|reg_out[14][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[16]~38_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[14][16]~q\);

-- Location: LCCOMB_X69_Y31_N6
\uut|register_file|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Equal0~2_combout\ = (\uut|Pipe_RD\(2) & (!\uut|Pipe_RD\(1) & (!\uut|Pipe_RD\(0) & \uut|Pipe_RD\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_RD\(2),
	datab => \uut|Pipe_RD\(1),
	datac => \uut|Pipe_RD\(0),
	datad => \uut|Pipe_RD\(3),
	combout => \uut|register_file|Equal0~2_combout\);

-- Location: FF_X60_Y29_N9
\uut|register_file|reg_out[12][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[16]~38_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[12][16]~q\);

-- Location: LCCOMB_X69_Y31_N16
\uut|register_file|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Equal0~1_combout\ = (\uut|Pipe_RD\(2) & (!\uut|Pipe_RD\(1) & (\uut|Pipe_RD\(0) & \uut|Pipe_RD\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_RD\(2),
	datab => \uut|Pipe_RD\(1),
	datac => \uut|Pipe_RD\(0),
	datad => \uut|Pipe_RD\(3),
	combout => \uut|register_file|Equal0~1_combout\);

-- Location: FF_X60_Y29_N7
\uut|register_file|reg_out[13][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[16]~38_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[13][16]~q\);

-- Location: LCCOMB_X60_Y29_N6
\uut|register_file|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux15~0_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|register_file|reg_out[13][16]~q\) # (\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|instr_decode|rs1[0]~3_combout\ & (\uut|register_file|reg_out[12][16]~q\ & 
-- ((!\uut|instr_decode|rs1[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[12][16]~q\,
	datab => \uut|instr_decode|rs1[0]~3_combout\,
	datac => \uut|register_file|reg_out[13][16]~q\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux15~0_combout\);

-- Location: LCCOMB_X67_Y33_N12
\uut|register_file|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux15~1_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|Mux15~0_combout\ & (\uut|register_file|reg_out[15][16]~q\)) # (!\uut|register_file|Mux15~0_combout\ & ((\uut|register_file|reg_out[14][16]~q\))))) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|register_file|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[1]~2_combout\,
	datab => \uut|register_file|reg_out[15][16]~q\,
	datac => \uut|register_file|reg_out[14][16]~q\,
	datad => \uut|register_file|Mux15~0_combout\,
	combout => \uut|register_file|Mux15~1_combout\);

-- Location: LCCOMB_X67_Y33_N30
\uut|register_file|Mux15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux15~4_combout\ = (\uut|instr_decode|rs1[3]~1_combout\ & ((\uut|instr_decode|rs1[2]~4_combout\ & ((\uut|register_file|Mux15~1_combout\))) # (!\uut|instr_decode|rs1[2]~4_combout\ & (\uut|register_file|Mux15~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[2]~4_combout\,
	datab => \uut|instr_decode|rs1[3]~1_combout\,
	datac => \uut|register_file|Mux15~3_combout\,
	datad => \uut|register_file|Mux15~1_combout\,
	combout => \uut|register_file|Mux15~4_combout\);

-- Location: LCCOMB_X69_Y31_N14
\uut|register_file|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Equal0~8_combout\ = (!\uut|Pipe_RD\(2) & (\uut|Pipe_RD\(1) & (!\uut|Pipe_RD\(0) & !\uut|Pipe_RD\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_RD\(2),
	datab => \uut|Pipe_RD\(1),
	datac => \uut|Pipe_RD\(0),
	datad => \uut|Pipe_RD\(3),
	combout => \uut|register_file|Equal0~8_combout\);

-- Location: FF_X62_Y29_N27
\uut|register_file|reg_out[2][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[16]~38_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[2][16]~q\);

-- Location: LCCOMB_X65_Y29_N10
\uut|register_file|Mux29~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux29~4_combout\ = (\uut|instr_decode|rs1[2]~4_combout\) # ((\uut|instr_decode|rs1[0]~3_combout\ & !\uut|instr_decode|rs1[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|instr_decode|rs1[0]~3_combout\,
	datac => \uut|instr_decode|rs1[1]~2_combout\,
	datad => \uut|instr_decode|rs1[2]~4_combout\,
	combout => \uut|register_file|Mux29~4_combout\);

-- Location: LCCOMB_X63_Y25_N8
\uut|register_file|reg_out[1][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[1][16]~feeder_combout\ = \uut|rf_in1[16]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[16]~38_combout\,
	combout => \uut|register_file|reg_out[1][16]~feeder_combout\);

-- Location: LCCOMB_X70_Y27_N20
\uut|register_file|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Equal0~10_combout\ = (!\uut|Pipe_RD\(1) & (\uut|Pipe_RD\(0) & (!\uut|Pipe_RD\(2) & !\uut|Pipe_RD\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_RD\(1),
	datab => \uut|Pipe_RD\(0),
	datac => \uut|Pipe_RD\(2),
	datad => \uut|Pipe_RD\(3),
	combout => \uut|register_file|Equal0~10_combout\);

-- Location: FF_X63_Y25_N9
\uut|register_file|reg_out[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[1][16]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[1][16]~q\);

-- Location: LCCOMB_X65_Y29_N12
\uut|register_file|Mux29~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux29~5_combout\ = (\uut|instr_decode|rs1[2]~4_combout\) # ((\uut|instr_decode|rs1[0]~3_combout\ & \uut|instr_decode|rs1[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|instr_decode|rs1[0]~3_combout\,
	datac => \uut|instr_decode|rs1[1]~2_combout\,
	datad => \uut|instr_decode|rs1[2]~4_combout\,
	combout => \uut|register_file|Mux29~5_combout\);

-- Location: LCCOMB_X62_Y29_N4
\uut|register_file|reg_out[6][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[6][16]~feeder_combout\ = \uut|rf_in1[16]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[16]~38_combout\,
	combout => \uut|register_file|reg_out[6][16]~feeder_combout\);

-- Location: LCCOMB_X70_Y27_N14
\uut|register_file|Equal0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Equal0~11_combout\ = (\uut|Pipe_RD\(1) & (!\uut|Pipe_RD\(0) & (\uut|Pipe_RD\(2) & !\uut|Pipe_RD\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_RD\(1),
	datab => \uut|Pipe_RD\(0),
	datac => \uut|Pipe_RD\(2),
	datad => \uut|Pipe_RD\(3),
	combout => \uut|register_file|Equal0~11_combout\);

-- Location: FF_X62_Y29_N5
\uut|register_file|reg_out[6][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[6][16]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[6][16]~q\);

-- Location: LCCOMB_X69_Y31_N10
\uut|register_file|Equal0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Equal0~14_combout\ = (\uut|Pipe_RD\(2) & (\uut|Pipe_RD\(1) & (\uut|Pipe_RD\(0) & !\uut|Pipe_RD\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_RD\(2),
	datab => \uut|Pipe_RD\(1),
	datac => \uut|Pipe_RD\(0),
	datad => \uut|Pipe_RD\(3),
	combout => \uut|register_file|Equal0~14_combout\);

-- Location: FF_X62_Y27_N5
\uut|register_file|reg_out[7][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[16]~38_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[7][16]~q\);

-- Location: LCCOMB_X69_Y27_N30
\uut|register_file|Equal0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Equal0~13_combout\ = (!\uut|Pipe_RD\(0) & (!\uut|Pipe_RD\(1) & (!\uut|Pipe_RD\(3) & \uut|Pipe_RD\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_RD\(0),
	datab => \uut|Pipe_RD\(1),
	datac => \uut|Pipe_RD\(3),
	datad => \uut|Pipe_RD\(2),
	combout => \uut|register_file|Equal0~13_combout\);

-- Location: FF_X62_Y27_N17
\uut|register_file|reg_out[4][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[16]~38_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[4][16]~q\);

-- Location: LCCOMB_X61_Y28_N4
\uut|register_file|reg_out[5][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[5][16]~feeder_combout\ = \uut|rf_in1[16]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[16]~38_combout\,
	combout => \uut|register_file|reg_out[5][16]~feeder_combout\);

-- Location: LCCOMB_X69_Y31_N28
\uut|register_file|Equal0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Equal0~12_combout\ = (\uut|Pipe_RD\(2) & (!\uut|Pipe_RD\(1) & (\uut|Pipe_RD\(0) & !\uut|Pipe_RD\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_RD\(2),
	datab => \uut|Pipe_RD\(1),
	datac => \uut|Pipe_RD\(0),
	datad => \uut|Pipe_RD\(3),
	combout => \uut|register_file|Equal0~12_combout\);

-- Location: FF_X61_Y28_N5
\uut|register_file|reg_out[5][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[5][16]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[5][16]~q\);

-- Location: LCCOMB_X61_Y28_N18
\uut|register_file|Mux15~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux15~5_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|instr_decode|rs1[0]~3_combout\)))) # (!\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|reg_out[5][16]~q\))) # 
-- (!\uut|instr_decode|rs1[0]~3_combout\ & (\uut|register_file|reg_out[4][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[4][16]~q\,
	datab => \uut|register_file|reg_out[5][16]~q\,
	datac => \uut|instr_decode|rs1[1]~2_combout\,
	datad => \uut|instr_decode|rs1[0]~3_combout\,
	combout => \uut|register_file|Mux15~5_combout\);

-- Location: LCCOMB_X62_Y29_N16
\uut|register_file|Mux15~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux15~6_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|Mux15~5_combout\ & ((\uut|register_file|reg_out[7][16]~q\))) # (!\uut|register_file|Mux15~5_combout\ & (\uut|register_file|reg_out[6][16]~q\)))) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|register_file|Mux15~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[1]~2_combout\,
	datab => \uut|register_file|reg_out[6][16]~q\,
	datac => \uut|register_file|reg_out[7][16]~q\,
	datad => \uut|register_file|Mux15~5_combout\,
	combout => \uut|register_file|Mux15~6_combout\);

-- Location: LCCOMB_X62_Y29_N2
\uut|register_file|Mux15~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux15~7_combout\ = (\uut|register_file|Mux29~4_combout\ & ((\uut|register_file|Mux29~5_combout\ & ((\uut|register_file|Mux15~6_combout\))) # (!\uut|register_file|Mux29~5_combout\ & (\uut|register_file|reg_out[1][16]~q\)))) # 
-- (!\uut|register_file|Mux29~4_combout\ & (((\uut|register_file|Mux29~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux29~4_combout\,
	datab => \uut|register_file|reg_out[1][16]~q\,
	datac => \uut|register_file|Mux29~5_combout\,
	datad => \uut|register_file|Mux15~6_combout\,
	combout => \uut|register_file|Mux15~7_combout\);

-- Location: LCCOMB_X59_Y33_N22
\uut|register_file|Mux15~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux15~8_combout\ = (\uut|register_file|Mux29~16_combout\ & ((\uut|register_file|Mux15~7_combout\ & ((\uut|register_file|reg_out[3][16]~q\))) # (!\uut|register_file|Mux15~7_combout\ & (\uut|register_file|reg_out[2][16]~q\)))) # 
-- (!\uut|register_file|Mux29~16_combout\ & (((\uut|register_file|Mux15~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[2][16]~q\,
	datab => \uut|register_file|Mux29~16_combout\,
	datac => \uut|register_file|reg_out[3][16]~q\,
	datad => \uut|register_file|Mux15~7_combout\,
	combout => \uut|register_file|Mux15~8_combout\);

-- Location: LCCOMB_X67_Y33_N0
\uut|register_file|Mux15~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux15~9_combout\ = (\uut|register_file|Mux15~4_combout\) # ((!\uut|instr_decode|rs1[3]~1_combout\ & \uut|register_file|Mux15~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|instr_decode|rs1[3]~1_combout\,
	datac => \uut|register_file|Mux15~4_combout\,
	datad => \uut|register_file|Mux15~8_combout\,
	combout => \uut|register_file|Mux15~9_combout\);

-- Location: LCCOMB_X58_Y33_N16
\uut|instr_decode|immediate[15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|immediate[15]~4_combout\ = (\IRAM|auto_generated|q_a\(25) & ((!\IRAM|auto_generated|q_a\(24)) # (!\IRAM|auto_generated|q_a\(26)))) # (!\IRAM|auto_generated|q_a\(25) & ((\IRAM|auto_generated|q_a\(26)) # (\IRAM|auto_generated|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(25),
	datab => \IRAM|auto_generated|q_a\(26),
	datad => \IRAM|auto_generated|q_a\(24),
	combout => \uut|instr_decode|immediate[15]~4_combout\);

-- Location: LCCOMB_X58_Y33_N18
\uut|instr_decode|immediate[15]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|immediate[15]~5_combout\ = (\uut|instr_decode|Equal0~1_combout\ & (\IRAM|auto_generated|q_a\(15) & \uut|instr_decode|immediate[15]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|instr_decode|Equal0~1_combout\,
	datac => \IRAM|auto_generated|q_a\(15),
	datad => \uut|instr_decode|immediate[15]~4_combout\,
	combout => \uut|instr_decode|immediate[15]~5_combout\);

-- Location: LCCOMB_X58_Y33_N8
\uut|instr_decode|immediate[15]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|immediate[15]~6_combout\ = (\uut|instr_decode|immediate[15]~5_combout\ & ((\IRAM|auto_generated|q_a\(28) & ((\uut|instr_decode|immediate~2_combout\))) # (!\IRAM|auto_generated|q_a\(28) & (!\IRAM|auto_generated|q_a\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(28),
	datab => \IRAM|auto_generated|q_a\(30),
	datac => \uut|instr_decode|immediate~2_combout\,
	datad => \uut|instr_decode|immediate[15]~5_combout\,
	combout => \uut|instr_decode|immediate[15]~6_combout\);

-- Location: LCCOMB_X50_Y30_N16
\bus1|S1_WDATABUS[15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S1_WDATABUS[15]~1_combout\ = (\bus1|c1_wdatabus[15]~16_combout\ & (\bus1|c1_op.master.default~0_combout\ & (\bus1|process_1~3_combout\ & !\bus1|c1_addrbus[13]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_wdatabus[15]~16_combout\,
	datab => \bus1|c1_op.master.default~0_combout\,
	datac => \bus1|process_1~3_combout\,
	datad => \bus1|c1_addrbus[13]~6_combout\,
	combout => \bus1|S1_WDATABUS[15]~1_combout\);

-- Location: M9K_X51_Y34_N0
\DRAM|auto_generated|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000811C0000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/hgarg/Downloads/ass4_evgeny/dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "altsyncram:DRAM|altsyncram_2f04:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \bus1|S1_MW~combout\,
	portare => \bus1|S1_MR~combout\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \DRAM|auto_generated|_~0_combout\,
	portadatain => \DRAM|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \DRAM|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DRAM|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y31_N22
\bus1|c2_rdatabus[15]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[15]~18_combout\ = (\bus1|c2_op.slave.s1~q\ & (\bus1|c2_op.op.read~q\ & (\DRAM|auto_generated|ram_block1a15~portadataout\ & !\bus1|c2_rdatabus[21]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_op.slave.s1~q\,
	datab => \bus1|c2_op.op.read~q\,
	datac => \DRAM|auto_generated|ram_block1a15~portadataout\,
	datad => \bus1|c2_rdatabus[21]~1_combout\,
	combout => \bus1|c2_rdatabus[15]~18_combout\);

-- Location: FF_X66_Y26_N17
\uut|register_file|reg_out[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[15]~8_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[1][15]~q\);

-- Location: FF_X59_Y28_N21
\uut|register_file|reg_out[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|rf_in1[15]~8_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[7][15]~q\);

-- Location: LCCOMB_X66_Y25_N8
\uut|register_file|reg_out[6][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[6][15]~feeder_combout\ = \uut|rf_in1[15]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[15]~8_combout\,
	combout => \uut|register_file|reg_out[6][15]~feeder_combout\);

-- Location: FF_X66_Y25_N9
\uut|register_file|reg_out[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[6][15]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[6][15]~q\);

-- Location: LCCOMB_X66_Y25_N6
\uut|register_file|reg_out[4][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[4][15]~feeder_combout\ = \uut|rf_in1[15]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[15]~8_combout\,
	combout => \uut|register_file|reg_out[4][15]~feeder_combout\);

-- Location: FF_X66_Y25_N7
\uut|register_file|reg_out[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[4][15]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[4][15]~q\);

-- Location: FF_X66_Y26_N3
\uut|register_file|reg_out[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[15]~8_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[5][15]~q\);

-- Location: LCCOMB_X66_Y26_N2
\uut|register_file|Mux16~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux16~5_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|register_file|reg_out[5][15]~q\) # (\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|instr_decode|rs1[0]~3_combout\ & (\uut|register_file|reg_out[4][15]~q\ & 
-- ((!\uut|instr_decode|rs1[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[0]~3_combout\,
	datab => \uut|register_file|reg_out[4][15]~q\,
	datac => \uut|register_file|reg_out[5][15]~q\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux16~5_combout\);

-- Location: LCCOMB_X65_Y29_N4
\uut|register_file|Mux16~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux16~6_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|Mux16~5_combout\ & (\uut|register_file|reg_out[7][15]~q\)) # (!\uut|register_file|Mux16~5_combout\ & ((\uut|register_file|reg_out[6][15]~q\))))) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|register_file|Mux16~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[7][15]~q\,
	datab => \uut|register_file|reg_out[6][15]~q\,
	datac => \uut|instr_decode|rs1[1]~2_combout\,
	datad => \uut|register_file|Mux16~5_combout\,
	combout => \uut|register_file|Mux16~6_combout\);

-- Location: LCCOMB_X65_Y29_N2
\uut|register_file|Mux16~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux16~7_combout\ = (\uut|register_file|Mux29~4_combout\ & ((\uut|register_file|Mux29~5_combout\ & ((\uut|register_file|Mux16~6_combout\))) # (!\uut|register_file|Mux29~5_combout\ & (\uut|register_file|reg_out[1][15]~q\)))) # 
-- (!\uut|register_file|Mux29~4_combout\ & (((\uut|register_file|Mux29~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux29~4_combout\,
	datab => \uut|register_file|reg_out[1][15]~q\,
	datac => \uut|register_file|Mux16~6_combout\,
	datad => \uut|register_file|Mux29~5_combout\,
	combout => \uut|register_file|Mux16~7_combout\);

-- Location: FF_X65_Y28_N25
\uut|register_file|reg_out[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[15]~8_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[2][15]~q\);

-- Location: LCCOMB_X65_Y29_N30
\uut|register_file|Mux16~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux16~8_combout\ = (\uut|register_file|Mux29~16_combout\ & ((\uut|register_file|Mux16~7_combout\ & (\uut|register_file|reg_out[3][15]~q\)) # (!\uut|register_file|Mux16~7_combout\ & ((\uut|register_file|reg_out[2][15]~q\))))) # 
-- (!\uut|register_file|Mux29~16_combout\ & (\uut|register_file|Mux16~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux29~16_combout\,
	datab => \uut|register_file|Mux16~7_combout\,
	datac => \uut|register_file|reg_out[3][15]~q\,
	datad => \uut|register_file|reg_out[2][15]~q\,
	combout => \uut|register_file|Mux16~8_combout\);

-- Location: LCCOMB_X66_Y32_N8
\uut|register_file|reg_out[10][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[10][15]~feeder_combout\ = \uut|rf_in1[15]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[15]~8_combout\,
	combout => \uut|register_file|reg_out[10][15]~feeder_combout\);

-- Location: FF_X66_Y32_N9
\uut|register_file|reg_out[10][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[10][15]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[10][15]~q\);

-- Location: LCCOMB_X63_Y26_N20
\uut|register_file|reg_out[8][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[8][15]~feeder_combout\ = \uut|rf_in1[15]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[15]~8_combout\,
	combout => \uut|register_file|reg_out[8][15]~feeder_combout\);

-- Location: FF_X63_Y26_N21
\uut|register_file|reg_out[8][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[8][15]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[8][15]~q\);

-- Location: LCCOMB_X67_Y32_N30
\uut|register_file|Mux16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux16~2_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|instr_decode|rs1[1]~2_combout\ & (\uut|register_file|reg_out[10][15]~q\)) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|reg_out[8][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[10][15]~q\,
	datab => \uut|instr_decode|rs1[0]~3_combout\,
	datac => \uut|register_file|reg_out[8][15]~q\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux16~2_combout\);

-- Location: FF_X67_Y32_N9
\uut|register_file|reg_out[9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[15]~8_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[9][15]~q\);

-- Location: FF_X66_Y31_N19
\uut|register_file|reg_out[11][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[15]~8_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[11][15]~q\);

-- Location: LCCOMB_X67_Y32_N8
\uut|register_file|Mux16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux16~3_combout\ = (\uut|register_file|Mux16~2_combout\ & (((\uut|register_file|reg_out[11][15]~q\)) # (!\uut|instr_decode|rs1[0]~3_combout\))) # (!\uut|register_file|Mux16~2_combout\ & (\uut|instr_decode|rs1[0]~3_combout\ & 
-- (\uut|register_file|reg_out[9][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux16~2_combout\,
	datab => \uut|instr_decode|rs1[0]~3_combout\,
	datac => \uut|register_file|reg_out[9][15]~q\,
	datad => \uut|register_file|reg_out[11][15]~q\,
	combout => \uut|register_file|Mux16~3_combout\);

-- Location: FF_X67_Y31_N13
\uut|register_file|reg_out[15][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[15]~8_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[15][15]~q\);

-- Location: FF_X65_Y29_N29
\uut|register_file|reg_out[14][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[15]~8_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[14][15]~q\);

-- Location: FF_X68_Y29_N3
\uut|register_file|reg_out[12][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[15]~8_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[12][15]~q\);

-- Location: FF_X68_Y29_N13
\uut|register_file|reg_out[13][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[15]~8_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[13][15]~q\);

-- Location: LCCOMB_X68_Y29_N12
\uut|register_file|Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux16~0_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|instr_decode|rs1[0]~3_combout\)))) # (!\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|reg_out[13][15]~q\))) # 
-- (!\uut|instr_decode|rs1[0]~3_combout\ & (\uut|register_file|reg_out[12][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[1]~2_combout\,
	datab => \uut|register_file|reg_out[12][15]~q\,
	datac => \uut|register_file|reg_out[13][15]~q\,
	datad => \uut|instr_decode|rs1[0]~3_combout\,
	combout => \uut|register_file|Mux16~0_combout\);

-- Location: LCCOMB_X65_Y29_N28
\uut|register_file|Mux16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux16~1_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|Mux16~0_combout\ & (\uut|register_file|reg_out[15][15]~q\)) # (!\uut|register_file|Mux16~0_combout\ & ((\uut|register_file|reg_out[14][15]~q\))))) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|register_file|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[15][15]~q\,
	datab => \uut|instr_decode|rs1[1]~2_combout\,
	datac => \uut|register_file|reg_out[14][15]~q\,
	datad => \uut|register_file|Mux16~0_combout\,
	combout => \uut|register_file|Mux16~1_combout\);

-- Location: LCCOMB_X65_Y29_N24
\uut|register_file|Mux16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux16~4_combout\ = (\uut|instr_decode|rs1[3]~1_combout\ & ((\uut|instr_decode|rs1[2]~4_combout\ & ((\uut|register_file|Mux16~1_combout\))) # (!\uut|instr_decode|rs1[2]~4_combout\ & (\uut|register_file|Mux16~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[3]~1_combout\,
	datab => \uut|instr_decode|rs1[2]~4_combout\,
	datac => \uut|register_file|Mux16~3_combout\,
	datad => \uut|register_file|Mux16~1_combout\,
	combout => \uut|register_file|Mux16~4_combout\);

-- Location: LCCOMB_X65_Y29_N0
\uut|register_file|Mux16~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux16~9_combout\ = (\uut|register_file|Mux16~4_combout\) # ((!\uut|instr_decode|rs1[3]~1_combout\ & \uut|register_file|Mux16~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[3]~1_combout\,
	datac => \uut|register_file|Mux16~8_combout\,
	datad => \uut|register_file|Mux16~4_combout\,
	combout => \uut|register_file|Mux16~9_combout\);

-- Location: LCCOMB_X65_Y31_N22
\uut|instr_decode|rs2[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|rs2[1]~16_combout\ = (\uut|instr_decode|rs2[0]~10_combout\ & (((\IRAM|auto_generated|q_a\(13))))) # (!\uut|instr_decode|rs2[0]~10_combout\ & ((\uut|instr_decode|Equal15~0_combout\ & (\uut|instr_decode|rs2[1]~12_combout\)) # 
-- (!\uut|instr_decode|Equal15~0_combout\ & ((\IRAM|auto_generated|q_a\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[0]~10_combout\,
	datab => \uut|instr_decode|rs2[1]~12_combout\,
	datac => \IRAM|auto_generated|q_a\(13),
	datad => \uut|instr_decode|Equal15~0_combout\,
	combout => \uut|instr_decode|rs2[1]~16_combout\);

-- Location: LCCOMB_X66_Y31_N8
\uut|register_file|Mux42~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux42~1_combout\ = (\uut|instr_decode|rs2[2]~18_combout\) # ((!\uut|instr_decode|rs2[1]~16_combout\ & \uut|instr_decode|rs2[0]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|instr_decode|rs2[1]~16_combout\,
	datac => \uut|instr_decode|rs2[0]~17_combout\,
	datad => \uut|instr_decode|rs2[2]~18_combout\,
	combout => \uut|register_file|Mux42~1_combout\);

-- Location: LCCOMB_X65_Y31_N18
\uut|register_file|Mux42~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux42~2_combout\ = (\uut|instr_decode|rs2[2]~18_combout\) # ((\uut|instr_decode|rs2[1]~16_combout\ & \uut|instr_decode|rs2[0]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[1]~16_combout\,
	datac => \uut|instr_decode|rs2[2]~18_combout\,
	datad => \uut|instr_decode|rs2[0]~17_combout\,
	combout => \uut|register_file|Mux42~2_combout\);

-- Location: LCCOMB_X61_Y28_N12
\uut|register_file|reg_out[7][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[7][17]~feeder_combout\ = \uut|rf_in1[17]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[17]~40_combout\,
	combout => \uut|register_file|reg_out[7][17]~feeder_combout\);

-- Location: FF_X61_Y28_N13
\uut|register_file|reg_out[7][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[7][17]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[7][17]~q\);

-- Location: FF_X61_Y28_N11
\uut|register_file|reg_out[5][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[17]~40_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[5][17]~q\);

-- Location: LCCOMB_X62_Y29_N12
\uut|register_file|reg_out[6][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[6][17]~feeder_combout\ = \uut|rf_in1[17]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[17]~40_combout\,
	combout => \uut|register_file|reg_out[6][17]~feeder_combout\);

-- Location: FF_X62_Y29_N13
\uut|register_file|reg_out[6][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[6][17]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[6][17]~q\);

-- Location: FF_X62_Y27_N27
\uut|register_file|reg_out[4][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[17]~40_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[4][17]~q\);

-- Location: LCCOMB_X62_Y27_N0
\uut|register_file|Mux46~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux46~5_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|reg_out[6][17]~q\) # ((\uut|instr_decode|rs2[0]~17_combout\)))) # (!\uut|instr_decode|rs2[1]~16_combout\ & (((!\uut|instr_decode|rs2[0]~17_combout\ & 
-- \uut|register_file|reg_out[4][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[1]~16_combout\,
	datab => \uut|register_file|reg_out[6][17]~q\,
	datac => \uut|instr_decode|rs2[0]~17_combout\,
	datad => \uut|register_file|reg_out[4][17]~q\,
	combout => \uut|register_file|Mux46~5_combout\);

-- Location: LCCOMB_X61_Y28_N10
\uut|register_file|Mux46~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux46~6_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|Mux46~5_combout\ & (\uut|register_file|reg_out[7][17]~q\)) # (!\uut|register_file|Mux46~5_combout\ & ((\uut|register_file|reg_out[5][17]~q\))))) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|Mux46~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[7][17]~q\,
	datab => \uut|instr_decode|rs2[0]~17_combout\,
	datac => \uut|register_file|reg_out[5][17]~q\,
	datad => \uut|register_file|Mux46~5_combout\,
	combout => \uut|register_file|Mux46~6_combout\);

-- Location: LCCOMB_X66_Y28_N6
\uut|register_file|Mux46~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux46~7_combout\ = (\uut|register_file|Mux42~1_combout\ & ((\uut|register_file|Mux42~2_combout\ & ((\uut|register_file|Mux46~6_combout\))) # (!\uut|register_file|Mux42~2_combout\ & (\uut|register_file|reg_out[1][17]~q\)))) # 
-- (!\uut|register_file|Mux42~1_combout\ & (\uut|register_file|Mux42~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux42~1_combout\,
	datab => \uut|register_file|Mux42~2_combout\,
	datac => \uut|register_file|reg_out[1][17]~q\,
	datad => \uut|register_file|Mux46~6_combout\,
	combout => \uut|register_file|Mux46~7_combout\);

-- Location: LCCOMB_X70_Y27_N26
\uut|register_file|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Equal0~9_combout\ = (\uut|Pipe_RD\(1) & (\uut|Pipe_RD\(0) & (!\uut|Pipe_RD\(2) & !\uut|Pipe_RD\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_RD\(1),
	datab => \uut|Pipe_RD\(0),
	datac => \uut|Pipe_RD\(2),
	datad => \uut|Pipe_RD\(3),
	combout => \uut|register_file|Equal0~9_combout\);

-- Location: FF_X66_Y28_N13
\uut|register_file|reg_out[3][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[17]~40_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[3][17]~q\);

-- Location: FF_X65_Y28_N23
\uut|register_file|reg_out[2][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[17]~40_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[2][17]~q\);

-- Location: LCCOMB_X65_Y28_N22
\uut|register_file|Mux46~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux46~8_combout\ = (\uut|register_file|Mux46~7_combout\ & ((\uut|register_file|reg_out[3][17]~q\) # ((!\uut|register_file|Mux42~0_combout\)))) # (!\uut|register_file|Mux46~7_combout\ & (((\uut|register_file|reg_out[2][17]~q\ & 
-- \uut|register_file|Mux42~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux46~7_combout\,
	datab => \uut|register_file|reg_out[3][17]~q\,
	datac => \uut|register_file|reg_out[2][17]~q\,
	datad => \uut|register_file|Mux42~0_combout\,
	combout => \uut|register_file|Mux46~8_combout\);

-- Location: FF_X63_Y31_N1
\uut|register_file|reg_out[10][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[17]~40_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[10][17]~q\);

-- Location: FF_X63_Y30_N17
\uut|register_file|reg_out[8][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[17]~40_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[8][17]~q\);

-- Location: LCCOMB_X63_Y32_N30
\uut|register_file|Mux46~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux46~2_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|instr_decode|rs2[0]~17_combout\) # ((\uut|register_file|reg_out[10][17]~q\)))) # (!\uut|instr_decode|rs2[1]~16_combout\ & (!\uut|instr_decode|rs2[0]~17_combout\ & 
-- ((\uut|register_file|reg_out[8][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[1]~16_combout\,
	datab => \uut|instr_decode|rs2[0]~17_combout\,
	datac => \uut|register_file|reg_out[10][17]~q\,
	datad => \uut|register_file|reg_out[8][17]~q\,
	combout => \uut|register_file|Mux46~2_combout\);

-- Location: FF_X63_Y31_N27
\uut|register_file|reg_out[11][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[17]~40_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[11][17]~q\);

-- Location: FF_X61_Y29_N13
\uut|register_file|reg_out[9][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[17]~40_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[9][17]~q\);

-- Location: LCCOMB_X63_Y31_N26
\uut|register_file|Mux46~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux46~3_combout\ = (\uut|register_file|Mux46~2_combout\ & (((\uut|register_file|reg_out[11][17]~q\)) # (!\uut|instr_decode|rs2[0]~17_combout\))) # (!\uut|register_file|Mux46~2_combout\ & (\uut|instr_decode|rs2[0]~17_combout\ & 
-- ((\uut|register_file|reg_out[9][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux46~2_combout\,
	datab => \uut|instr_decode|rs2[0]~17_combout\,
	datac => \uut|register_file|reg_out[11][17]~q\,
	datad => \uut|register_file|reg_out[9][17]~q\,
	combout => \uut|register_file|Mux46~3_combout\);

-- Location: FF_X67_Y29_N21
\uut|register_file|reg_out[14][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[17]~40_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[14][17]~q\);

-- Location: FF_X67_Y29_N15
\uut|register_file|reg_out[15][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[17]~40_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[15][17]~q\);

-- Location: FF_X60_Y29_N31
\uut|register_file|reg_out[13][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[17]~40_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[13][17]~q\);

-- Location: FF_X60_Y29_N25
\uut|register_file|reg_out[12][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[17]~40_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[12][17]~q\);

-- Location: LCCOMB_X60_Y29_N24
\uut|register_file|Mux46~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux46~0_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|reg_out[13][17]~q\) # ((\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|reg_out[12][17]~q\ & 
-- !\uut|instr_decode|rs2[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[13][17]~q\,
	datab => \uut|instr_decode|rs2[0]~17_combout\,
	datac => \uut|register_file|reg_out[12][17]~q\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux46~0_combout\);

-- Location: LCCOMB_X67_Y29_N14
\uut|register_file|Mux46~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux46~1_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|Mux46~0_combout\ & ((\uut|register_file|reg_out[15][17]~q\))) # (!\uut|register_file|Mux46~0_combout\ & (\uut|register_file|reg_out[14][17]~q\)))) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|register_file|Mux46~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[1]~16_combout\,
	datab => \uut|register_file|reg_out[14][17]~q\,
	datac => \uut|register_file|reg_out[15][17]~q\,
	datad => \uut|register_file|Mux46~0_combout\,
	combout => \uut|register_file|Mux46~1_combout\);

-- Location: LCCOMB_X63_Y31_N12
\uut|register_file|Mux46~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux46~4_combout\ = (\uut|instr_decode|rs2[3]~15_combout\ & ((\uut|instr_decode|rs2[2]~18_combout\ & ((\uut|register_file|Mux46~1_combout\))) # (!\uut|instr_decode|rs2[2]~18_combout\ & (\uut|register_file|Mux46~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux46~3_combout\,
	datab => \uut|instr_decode|rs2[3]~15_combout\,
	datac => \uut|instr_decode|rs2[2]~18_combout\,
	datad => \uut|register_file|Mux46~1_combout\,
	combout => \uut|register_file|Mux46~4_combout\);

-- Location: LCCOMB_X63_Y31_N6
\uut|register_file|Mux46~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux46~9_combout\ = (\uut|register_file|Mux46~4_combout\) # ((!\uut|instr_decode|rs2[3]~15_combout\ & \uut|register_file|Mux46~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|instr_decode|rs2[3]~15_combout\,
	datac => \uut|register_file|Mux46~8_combout\,
	datad => \uut|register_file|Mux46~4_combout\,
	combout => \uut|register_file|Mux46~9_combout\);

-- Location: LCCOMB_X63_Y34_N8
\uut|alu_in2[17]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu_in2[17]~76_combout\ = (\uut|instr_decode|operand_sel~0_combout\ & (\uut|pc_calculation|Add0~52_combout\)) # (!\uut|instr_decode|operand_sel~0_combout\ & ((\uut|register_file|Mux46~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|instr_decode|operand_sel~0_combout\,
	datac => \uut|pc_calculation|Add0~52_combout\,
	datad => \uut|register_file|Mux46~9_combout\,
	combout => \uut|alu_in2[17]~76_combout\);

-- Location: LCCOMB_X63_Y37_N0
\uut|alu1|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add0~32_combout\ = ((\uut|alu_in2[16]~77_combout\ $ (\uut|register_file|Mux15~9_combout\ $ (!\uut|alu1|Add0~31\)))) # (GND)
-- \uut|alu1|Add0~33\ = CARRY((\uut|alu_in2[16]~77_combout\ & ((\uut|register_file|Mux15~9_combout\) # (!\uut|alu1|Add0~31\))) # (!\uut|alu_in2[16]~77_combout\ & (\uut|register_file|Mux15~9_combout\ & !\uut|alu1|Add0~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[16]~77_combout\,
	datab => \uut|register_file|Mux15~9_combout\,
	datad => VCC,
	cin => \uut|alu1|Add0~31\,
	combout => \uut|alu1|Add0~32_combout\,
	cout => \uut|alu1|Add0~33\);

-- Location: LCCOMB_X63_Y37_N2
\uut|alu1|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add0~34_combout\ = (\uut|alu_in2[17]~76_combout\ & ((\uut|register_file|Mux14~9_combout\ & (\uut|alu1|Add0~33\ & VCC)) # (!\uut|register_file|Mux14~9_combout\ & (!\uut|alu1|Add0~33\)))) # (!\uut|alu_in2[17]~76_combout\ & 
-- ((\uut|register_file|Mux14~9_combout\ & (!\uut|alu1|Add0~33\)) # (!\uut|register_file|Mux14~9_combout\ & ((\uut|alu1|Add0~33\) # (GND)))))
-- \uut|alu1|Add0~35\ = CARRY((\uut|alu_in2[17]~76_combout\ & (!\uut|register_file|Mux14~9_combout\ & !\uut|alu1|Add0~33\)) # (!\uut|alu_in2[17]~76_combout\ & ((!\uut|alu1|Add0~33\) # (!\uut|register_file|Mux14~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[17]~76_combout\,
	datab => \uut|register_file|Mux14~9_combout\,
	datad => VCC,
	cin => \uut|alu1|Add0~33\,
	combout => \uut|alu1|Add0~34_combout\,
	cout => \uut|alu1|Add0~35\);

-- Location: LCCOMB_X70_Y34_N16
\uut|Pipe_alu_out[21]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|Pipe_alu_out[21]~16_combout\ = (\IRAM|auto_generated|q_a\(24) & (!\IRAM|auto_generated|q_a\(30) & (\IRAM|auto_generated|q_a\(25) $ (!\IRAM|auto_generated|q_a\(26))))) # (!\IRAM|auto_generated|q_a\(24) & (!\IRAM|auto_generated|q_a\(26) & 
-- ((!\IRAM|auto_generated|q_a\(25)) # (!\IRAM|auto_generated|q_a\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(24),
	datab => \IRAM|auto_generated|q_a\(30),
	datac => \IRAM|auto_generated|q_a\(25),
	datad => \IRAM|auto_generated|q_a\(26),
	combout => \uut|Pipe_alu_out[21]~16_combout\);

-- Location: LCCOMB_X69_Y34_N10
\uut|Pipe_alu_out[21]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|Pipe_alu_out[21]~17_combout\ = (\uut|alu1|result[16]~209_combout\ & (!\IRAM|auto_generated|q_a\(27) & !\uut|Pipe_alu_out[21]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[16]~209_combout\,
	datab => \IRAM|auto_generated|q_a\(27),
	datad => \uut|Pipe_alu_out[21]~16_combout\,
	combout => \uut|Pipe_alu_out[21]~17_combout\);

-- Location: LCCOMB_X58_Y33_N24
\uut|Pipe_alu_out[21]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|Pipe_alu_out[21]~14_combout\ = (\IRAM|auto_generated|q_a\(26) & ((\IRAM|auto_generated|q_a\(24)) # ((\IRAM|auto_generated|q_a\(30)) # (\IRAM|auto_generated|q_a\(25))))) # (!\IRAM|auto_generated|q_a\(26) & (((!\IRAM|auto_generated|q_a\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(24),
	datab => \IRAM|auto_generated|q_a\(26),
	datac => \IRAM|auto_generated|q_a\(30),
	datad => \IRAM|auto_generated|q_a\(25),
	combout => \uut|Pipe_alu_out[21]~14_combout\);

-- Location: LCCOMB_X70_Y34_N6
\uut|alu1|result[16]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[16]~204_combout\ = (\IRAM|auto_generated|q_a\(30) & \IRAM|auto_generated|q_a\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \IRAM|auto_generated|q_a\(30),
	datad => \IRAM|auto_generated|q_a\(24),
	combout => \uut|alu1|result[16]~204_combout\);

-- Location: FF_X62_Y28_N9
\uut|register_file|reg_out[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[3]~32_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[2][3]~q\);

-- Location: FF_X66_Y28_N5
\uut|register_file|reg_out[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[3]~32_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[1][3]~q\);

-- Location: LCCOMB_X63_Y28_N22
\uut|register_file|reg_out[7][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[7][3]~feeder_combout\ = \uut|rf_in1[3]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[3]~32_combout\,
	combout => \uut|register_file|reg_out[7][3]~feeder_combout\);

-- Location: FF_X63_Y28_N23
\uut|register_file|reg_out[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[7][3]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[7][3]~q\);

-- Location: FF_X66_Y29_N9
\uut|register_file|reg_out[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[3]~32_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[6][3]~q\);

-- Location: FF_X66_Y29_N19
\uut|register_file|reg_out[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[3]~32_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[4][3]~q\);

-- Location: FF_X59_Y29_N25
\uut|register_file|reg_out[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[3]~32_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[5][3]~q\);

-- Location: LCCOMB_X59_Y29_N8
\uut|register_file|Mux60~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux60~5_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|reg_out[5][3]~q\) # (\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|instr_decode|rs2[0]~17_combout\ & (\uut|register_file|reg_out[4][3]~q\ & 
-- ((!\uut|instr_decode|rs2[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[4][3]~q\,
	datab => \uut|register_file|reg_out[5][3]~q\,
	datac => \uut|instr_decode|rs2[0]~17_combout\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux60~5_combout\);

-- Location: LCCOMB_X66_Y29_N30
\uut|register_file|Mux60~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux60~6_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|Mux60~5_combout\ & (\uut|register_file|reg_out[7][3]~q\)) # (!\uut|register_file|Mux60~5_combout\ & ((\uut|register_file|reg_out[6][3]~q\))))) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|register_file|Mux60~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[7][3]~q\,
	datab => \uut|register_file|reg_out[6][3]~q\,
	datac => \uut|instr_decode|rs2[1]~16_combout\,
	datad => \uut|register_file|Mux60~5_combout\,
	combout => \uut|register_file|Mux60~6_combout\);

-- Location: LCCOMB_X66_Y28_N18
\uut|register_file|Mux60~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux60~7_combout\ = (\uut|register_file|Mux42~1_combout\ & ((\uut|register_file|Mux42~2_combout\ & ((\uut|register_file|Mux60~6_combout\))) # (!\uut|register_file|Mux42~2_combout\ & (\uut|register_file|reg_out[1][3]~q\)))) # 
-- (!\uut|register_file|Mux42~1_combout\ & (((\uut|register_file|Mux42~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux42~1_combout\,
	datab => \uut|register_file|reg_out[1][3]~q\,
	datac => \uut|register_file|Mux60~6_combout\,
	datad => \uut|register_file|Mux42~2_combout\,
	combout => \uut|register_file|Mux60~7_combout\);

-- Location: LCCOMB_X66_Y28_N14
\uut|register_file|Mux60~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux60~8_combout\ = (\uut|register_file|Mux42~0_combout\ & ((\uut|register_file|Mux60~7_combout\ & ((\uut|register_file|reg_out[3][3]~q\))) # (!\uut|register_file|Mux60~7_combout\ & (\uut|register_file|reg_out[2][3]~q\)))) # 
-- (!\uut|register_file|Mux42~0_combout\ & (((\uut|register_file|Mux60~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[2][3]~q\,
	datab => \uut|register_file|Mux42~0_combout\,
	datac => \uut|register_file|reg_out[3][3]~q\,
	datad => \uut|register_file|Mux60~7_combout\,
	combout => \uut|register_file|Mux60~8_combout\);

-- Location: LCCOMB_X66_Y31_N6
\uut|alu_in2[3]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu_in2[3]~84_combout\ = (\uut|instr_decode|operand_sel~0_combout\ & (((!\uut|instr_decode|immediate[12]~10_combout\ & \IRAM|auto_generated|q_a\(3))))) # (!\uut|instr_decode|operand_sel~0_combout\ & (!\uut|instr_decode|rs2[3]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[3]~15_combout\,
	datab => \uut|instr_decode|immediate[12]~10_combout\,
	datac => \IRAM|auto_generated|q_a\(3),
	datad => \uut|instr_decode|operand_sel~0_combout\,
	combout => \uut|alu_in2[3]~84_combout\);

-- Location: FF_X62_Y28_N27
\uut|register_file|reg_out[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[3]~32_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[8][3]~q\);

-- Location: FF_X66_Y31_N23
\uut|register_file|reg_out[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[3]~32_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[10][3]~q\);

-- Location: LCCOMB_X66_Y31_N22
\uut|register_file|Mux60~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux60~2_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|reg_out[10][3]~q\))) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & (\uut|register_file|reg_out[8][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[0]~17_combout\,
	datab => \uut|register_file|reg_out[8][3]~q\,
	datac => \uut|register_file|reg_out[10][3]~q\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux60~2_combout\);

-- Location: LCCOMB_X67_Y28_N16
\uut|register_file|reg_out[9][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[9][3]~feeder_combout\ = \uut|rf_in1[3]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[3]~32_combout\,
	combout => \uut|register_file|reg_out[9][3]~feeder_combout\);

-- Location: FF_X67_Y28_N17
\uut|register_file|reg_out[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[9][3]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[9][3]~q\);

-- Location: FF_X66_Y31_N13
\uut|register_file|reg_out[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[3]~32_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[11][3]~q\);

-- Location: LCCOMB_X66_Y31_N12
\uut|register_file|Mux60~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux60~3_combout\ = (\uut|register_file|Mux60~2_combout\ & (((\uut|register_file|reg_out[11][3]~q\) # (!\uut|instr_decode|rs2[0]~17_combout\)))) # (!\uut|register_file|Mux60~2_combout\ & (\uut|register_file|reg_out[9][3]~q\ & 
-- ((\uut|instr_decode|rs2[0]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux60~2_combout\,
	datab => \uut|register_file|reg_out[9][3]~q\,
	datac => \uut|register_file|reg_out[11][3]~q\,
	datad => \uut|instr_decode|rs2[0]~17_combout\,
	combout => \uut|register_file|Mux60~3_combout\);

-- Location: LCCOMB_X60_Y29_N14
\uut|register_file|reg_out[12][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[12][3]~feeder_combout\ = \uut|rf_in1[3]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[3]~32_combout\,
	combout => \uut|register_file|reg_out[12][3]~feeder_combout\);

-- Location: FF_X60_Y29_N15
\uut|register_file|reg_out[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[12][3]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[12][3]~q\);

-- Location: FF_X60_Y29_N5
\uut|register_file|reg_out[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[3]~32_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[13][3]~q\);

-- Location: LCCOMB_X60_Y29_N4
\uut|register_file|Mux60~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux60~0_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|reg_out[13][3]~q\) # (\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|instr_decode|rs2[0]~17_combout\ & (\uut|register_file|reg_out[12][3]~q\ & 
-- ((!\uut|instr_decode|rs2[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[0]~17_combout\,
	datab => \uut|register_file|reg_out[12][3]~q\,
	datac => \uut|register_file|reg_out[13][3]~q\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux60~0_combout\);

-- Location: LCCOMB_X63_Y28_N20
\uut|register_file|reg_out[14][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[14][3]~feeder_combout\ = \uut|rf_in1[3]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[3]~32_combout\,
	combout => \uut|register_file|reg_out[14][3]~feeder_combout\);

-- Location: FF_X63_Y28_N21
\uut|register_file|reg_out[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[14][3]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[14][3]~q\);

-- Location: FF_X67_Y31_N9
\uut|register_file|reg_out[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[3]~32_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[15][3]~q\);

-- Location: LCCOMB_X67_Y31_N8
\uut|register_file|Mux60~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux60~1_combout\ = (\uut|register_file|Mux60~0_combout\ & (((\uut|register_file|reg_out[15][3]~q\) # (!\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|register_file|Mux60~0_combout\ & (\uut|register_file|reg_out[14][3]~q\ & 
-- ((\uut|instr_decode|rs2[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux60~0_combout\,
	datab => \uut|register_file|reg_out[14][3]~q\,
	datac => \uut|register_file|reg_out[15][3]~q\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux60~1_combout\);

-- Location: LCCOMB_X66_Y31_N10
\uut|register_file|Mux60~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux60~4_combout\ = (\uut|instr_decode|rs2[3]~15_combout\ & ((\uut|instr_decode|rs2[2]~18_combout\ & ((\uut|register_file|Mux60~1_combout\))) # (!\uut|instr_decode|rs2[2]~18_combout\ & (\uut|register_file|Mux60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux60~3_combout\,
	datab => \uut|instr_decode|rs2[2]~18_combout\,
	datac => \uut|instr_decode|rs2[3]~15_combout\,
	datad => \uut|register_file|Mux60~1_combout\,
	combout => \uut|register_file|Mux60~4_combout\);

-- Location: LCCOMB_X66_Y31_N20
\uut|alu_in2[3]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu_in2[3]~61_combout\ = (\uut|instr_decode|operand_sel~0_combout\ & (((\uut|alu_in2[3]~84_combout\)))) # (!\uut|instr_decode|operand_sel~0_combout\ & ((\uut|register_file|Mux60~4_combout\) # ((\uut|register_file|Mux60~8_combout\ & 
-- \uut|alu_in2[3]~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|operand_sel~0_combout\,
	datab => \uut|register_file|Mux60~8_combout\,
	datac => \uut|alu_in2[3]~84_combout\,
	datad => \uut|register_file|Mux60~4_combout\,
	combout => \uut|alu_in2[3]~61_combout\);

-- Location: LCCOMB_X63_Y34_N24
\uut|alu_in2[7]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu_in2[7]~78_combout\ = (\uut|instr_decode|operand_sel~0_combout\ & (((\IRAM|auto_generated|q_a\(7) & !\uut|instr_decode|immediate[12]~10_combout\)))) # (!\uut|instr_decode|operand_sel~0_combout\ & (\uut|register_file|Mux56~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux56~9_combout\,
	datab => \IRAM|auto_generated|q_a\(7),
	datac => \uut|instr_decode|operand_sel~0_combout\,
	datad => \uut|instr_decode|immediate[12]~10_combout\,
	combout => \uut|alu_in2[7]~78_combout\);

-- Location: LCCOMB_X61_Y32_N14
\uut|alu_in2[6]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu_in2[6]~79_combout\ = (\uut|instr_decode|operand_sel~0_combout\ & (((\IRAM|auto_generated|q_a\(6) & !\uut|instr_decode|immediate[12]~10_combout\)))) # (!\uut|instr_decode|operand_sel~0_combout\ & (!\uut|instr_decode|rs2[3]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[3]~15_combout\,
	datab => \IRAM|auto_generated|q_a\(6),
	datac => \uut|instr_decode|operand_sel~0_combout\,
	datad => \uut|instr_decode|immediate[12]~10_combout\,
	combout => \uut|alu_in2[6]~79_combout\);

-- Location: LCCOMB_X62_Y33_N18
\uut|register_file|reg_out[2][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[2][6]~feeder_combout\ = \uut|rf_in1[6]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[6]~26_combout\,
	combout => \uut|register_file|reg_out[2][6]~feeder_combout\);

-- Location: FF_X62_Y33_N19
\uut|register_file|reg_out[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[2][6]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[2][6]~q\);

-- Location: FF_X63_Y29_N9
\uut|register_file|reg_out[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[6]~26_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[1][6]~q\);

-- Location: LCCOMB_X61_Y32_N22
\uut|register_file|reg_out[7][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[7][6]~feeder_combout\ = \uut|rf_in1[6]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[6]~26_combout\,
	combout => \uut|register_file|reg_out[7][6]~feeder_combout\);

-- Location: FF_X61_Y32_N23
\uut|register_file|reg_out[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[7][6]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[7][6]~q\);

-- Location: FF_X62_Y31_N15
\uut|register_file|reg_out[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[6]~26_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[6][6]~q\);

-- Location: FF_X66_Y29_N7
\uut|register_file|reg_out[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[6]~26_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[4][6]~q\);

-- Location: FF_X63_Y29_N27
\uut|register_file|reg_out[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[6]~26_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[5][6]~q\);

-- Location: LCCOMB_X62_Y31_N18
\uut|register_file|Mux57~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux57~5_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|reg_out[5][6]~q\) # (\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|instr_decode|rs2[0]~17_combout\ & (\uut|register_file|reg_out[4][6]~q\ & 
-- ((!\uut|instr_decode|rs2[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[4][6]~q\,
	datab => \uut|register_file|reg_out[5][6]~q\,
	datac => \uut|instr_decode|rs2[0]~17_combout\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux57~5_combout\);

-- Location: LCCOMB_X62_Y31_N14
\uut|register_file|Mux57~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux57~6_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|Mux57~5_combout\ & (\uut|register_file|reg_out[7][6]~q\)) # (!\uut|register_file|Mux57~5_combout\ & ((\uut|register_file|reg_out[6][6]~q\))))) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|register_file|Mux57~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[7][6]~q\,
	datab => \uut|instr_decode|rs2[1]~16_combout\,
	datac => \uut|register_file|reg_out[6][6]~q\,
	datad => \uut|register_file|Mux57~5_combout\,
	combout => \uut|register_file|Mux57~6_combout\);

-- Location: LCCOMB_X62_Y31_N12
\uut|register_file|Mux57~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux57~7_combout\ = (\uut|register_file|Mux42~2_combout\ & (((\uut|register_file|Mux57~6_combout\) # (!\uut|register_file|Mux42~1_combout\)))) # (!\uut|register_file|Mux42~2_combout\ & (\uut|register_file|reg_out[1][6]~q\ & 
-- ((\uut|register_file|Mux42~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux42~2_combout\,
	datab => \uut|register_file|reg_out[1][6]~q\,
	datac => \uut|register_file|Mux57~6_combout\,
	datad => \uut|register_file|Mux42~1_combout\,
	combout => \uut|register_file|Mux57~7_combout\);

-- Location: LCCOMB_X62_Y31_N0
\uut|register_file|Mux57~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux57~8_combout\ = (\uut|register_file|Mux42~0_combout\ & ((\uut|register_file|Mux57~7_combout\ & ((\uut|register_file|reg_out[3][6]~q\))) # (!\uut|register_file|Mux57~7_combout\ & (\uut|register_file|reg_out[2][6]~q\)))) # 
-- (!\uut|register_file|Mux42~0_combout\ & (((\uut|register_file|Mux57~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[2][6]~q\,
	datab => \uut|register_file|Mux42~0_combout\,
	datac => \uut|register_file|reg_out[3][6]~q\,
	datad => \uut|register_file|Mux57~7_combout\,
	combout => \uut|register_file|Mux57~8_combout\);

-- Location: LCCOMB_X61_Y32_N16
\uut|register_file|reg_out[14][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[14][6]~feeder_combout\ = \uut|rf_in1[6]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[6]~26_combout\,
	combout => \uut|register_file|reg_out[14][6]~feeder_combout\);

-- Location: FF_X61_Y32_N17
\uut|register_file|reg_out[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[14][6]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[14][6]~q\);

-- Location: LCCOMB_X65_Y32_N26
\uut|register_file|reg_out[15][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[15][6]~feeder_combout\ = \uut|rf_in1[6]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[6]~26_combout\,
	combout => \uut|register_file|reg_out[15][6]~feeder_combout\);

-- Location: FF_X65_Y32_N27
\uut|register_file|reg_out[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[15][6]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[15][6]~q\);

-- Location: FF_X68_Y29_N23
\uut|register_file|reg_out[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[6]~26_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[12][6]~q\);

-- Location: FF_X68_Y29_N29
\uut|register_file|reg_out[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[6]~26_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[13][6]~q\);

-- Location: LCCOMB_X68_Y29_N28
\uut|register_file|Mux57~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux57~0_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|reg_out[13][6]~q\) # (\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|instr_decode|rs2[0]~17_combout\ & (\uut|register_file|reg_out[12][6]~q\ & 
-- ((!\uut|instr_decode|rs2[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[12][6]~q\,
	datab => \uut|instr_decode|rs2[0]~17_combout\,
	datac => \uut|register_file|reg_out[13][6]~q\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux57~0_combout\);

-- Location: LCCOMB_X61_Y32_N18
\uut|register_file|Mux57~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux57~1_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|Mux57~0_combout\ & ((\uut|register_file|reg_out[15][6]~q\))) # (!\uut|register_file|Mux57~0_combout\ & (\uut|register_file|reg_out[14][6]~q\)))) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|register_file|Mux57~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[14][6]~q\,
	datab => \uut|register_file|reg_out[15][6]~q\,
	datac => \uut|instr_decode|rs2[1]~16_combout\,
	datad => \uut|register_file|Mux57~0_combout\,
	combout => \uut|register_file|Mux57~1_combout\);

-- Location: LCCOMB_X67_Y32_N2
\uut|register_file|reg_out[9][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[9][6]~feeder_combout\ = \uut|rf_in1[6]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[6]~26_combout\,
	combout => \uut|register_file|reg_out[9][6]~feeder_combout\);

-- Location: FF_X67_Y32_N3
\uut|register_file|reg_out[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[9][6]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[9][6]~q\);

-- Location: LCCOMB_X66_Y33_N4
\uut|register_file|reg_out[11][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[11][6]~feeder_combout\ = \uut|rf_in1[6]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[6]~26_combout\,
	combout => \uut|register_file|reg_out[11][6]~feeder_combout\);

-- Location: FF_X66_Y33_N5
\uut|register_file|reg_out[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[11][6]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[11][6]~q\);

-- Location: LCCOMB_X66_Y32_N12
\uut|register_file|reg_out[10][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[10][6]~feeder_combout\ = \uut|rf_in1[6]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[6]~26_combout\,
	combout => \uut|register_file|reg_out[10][6]~feeder_combout\);

-- Location: FF_X66_Y32_N13
\uut|register_file|reg_out[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[10][6]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[10][6]~q\);

-- Location: LCCOMB_X66_Y32_N22
\uut|register_file|reg_out[8][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[8][6]~feeder_combout\ = \uut|rf_in1[6]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[6]~26_combout\,
	combout => \uut|register_file|reg_out[8][6]~feeder_combout\);

-- Location: FF_X66_Y32_N23
\uut|register_file|reg_out[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[8][6]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[8][6]~q\);

-- Location: LCCOMB_X67_Y32_N4
\uut|register_file|Mux57~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux57~2_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|reg_out[10][6]~q\) # ((\uut|instr_decode|rs2[0]~17_combout\)))) # (!\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|register_file|reg_out[8][6]~q\ & 
-- !\uut|instr_decode|rs2[0]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[10][6]~q\,
	datab => \uut|register_file|reg_out[8][6]~q\,
	datac => \uut|instr_decode|rs2[1]~16_combout\,
	datad => \uut|instr_decode|rs2[0]~17_combout\,
	combout => \uut|register_file|Mux57~2_combout\);

-- Location: LCCOMB_X67_Y32_N10
\uut|register_file|Mux57~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux57~3_combout\ = (\uut|register_file|Mux57~2_combout\ & (((\uut|register_file|reg_out[11][6]~q\) # (!\uut|instr_decode|rs2[0]~17_combout\)))) # (!\uut|register_file|Mux57~2_combout\ & (\uut|register_file|reg_out[9][6]~q\ & 
-- ((\uut|instr_decode|rs2[0]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[9][6]~q\,
	datab => \uut|register_file|reg_out[11][6]~q\,
	datac => \uut|register_file|Mux57~2_combout\,
	datad => \uut|instr_decode|rs2[0]~17_combout\,
	combout => \uut|register_file|Mux57~3_combout\);

-- Location: LCCOMB_X61_Y32_N0
\uut|register_file|Mux57~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux57~4_combout\ = (\uut|instr_decode|rs2[3]~15_combout\ & ((\uut|instr_decode|rs2[2]~18_combout\ & (\uut|register_file|Mux57~1_combout\)) # (!\uut|instr_decode|rs2[2]~18_combout\ & ((\uut|register_file|Mux57~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[3]~15_combout\,
	datab => \uut|register_file|Mux57~1_combout\,
	datac => \uut|instr_decode|rs2[2]~18_combout\,
	datad => \uut|register_file|Mux57~3_combout\,
	combout => \uut|register_file|Mux57~4_combout\);

-- Location: LCCOMB_X61_Y32_N20
\uut|alu_in2[6]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu_in2[6]~56_combout\ = (\uut|instr_decode|operand_sel~0_combout\ & (\uut|alu_in2[6]~79_combout\)) # (!\uut|instr_decode|operand_sel~0_combout\ & ((\uut|register_file|Mux57~4_combout\) # ((\uut|alu_in2[6]~79_combout\ & 
-- \uut|register_file|Mux57~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|operand_sel~0_combout\,
	datab => \uut|alu_in2[6]~79_combout\,
	datac => \uut|register_file|Mux57~8_combout\,
	datad => \uut|register_file|Mux57~4_combout\,
	combout => \uut|alu_in2[6]~56_combout\);

-- Location: FF_X62_Y32_N29
\uut|register_file|reg_out[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[5]~28_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[10][5]~q\);

-- Location: FF_X61_Y29_N3
\uut|register_file|reg_out[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[5]~28_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[8][5]~q\);

-- Location: LCCOMB_X62_Y32_N28
\uut|register_file|Mux58~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux58~2_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & (\uut|instr_decode|rs2[1]~16_combout\)) # (!\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|instr_decode|rs2[1]~16_combout\ & (\uut|register_file|reg_out[10][5]~q\)) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|reg_out[8][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[0]~17_combout\,
	datab => \uut|instr_decode|rs2[1]~16_combout\,
	datac => \uut|register_file|reg_out[10][5]~q\,
	datad => \uut|register_file|reg_out[8][5]~q\,
	combout => \uut|register_file|Mux58~2_combout\);

-- Location: FF_X61_Y29_N9
\uut|register_file|reg_out[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[5]~28_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[9][5]~q\);

-- Location: LCCOMB_X62_Y32_N6
\uut|register_file|Mux58~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux58~3_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|Mux58~2_combout\ & (\uut|register_file|reg_out[11][5]~q\)) # (!\uut|register_file|Mux58~2_combout\ & ((\uut|register_file|reg_out[9][5]~q\))))) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & (\uut|register_file|Mux58~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[0]~17_combout\,
	datab => \uut|register_file|Mux58~2_combout\,
	datac => \uut|register_file|reg_out[11][5]~q\,
	datad => \uut|register_file|reg_out[9][5]~q\,
	combout => \uut|register_file|Mux58~3_combout\);

-- Location: FF_X62_Y30_N19
\uut|register_file|reg_out[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[5]~28_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[14][5]~q\);

-- Location: FF_X65_Y34_N27
\uut|register_file|reg_out[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[5]~28_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[15][5]~q\);

-- Location: FF_X60_Y31_N13
\uut|register_file|reg_out[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[5]~28_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[12][5]~q\);

-- Location: FF_X65_Y34_N17
\uut|register_file|reg_out[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[5]~28_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[13][5]~q\);

-- Location: LCCOMB_X65_Y34_N16
\uut|register_file|Mux58~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux58~0_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|instr_decode|rs2[0]~17_combout\)))) # (!\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|reg_out[13][5]~q\))) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & (\uut|register_file|reg_out[12][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[12][5]~q\,
	datab => \uut|instr_decode|rs2[1]~16_combout\,
	datac => \uut|register_file|reg_out[13][5]~q\,
	datad => \uut|instr_decode|rs2[0]~17_combout\,
	combout => \uut|register_file|Mux58~0_combout\);

-- Location: LCCOMB_X65_Y34_N26
\uut|register_file|Mux58~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux58~1_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|Mux58~0_combout\ & ((\uut|register_file|reg_out[15][5]~q\))) # (!\uut|register_file|Mux58~0_combout\ & (\uut|register_file|reg_out[14][5]~q\)))) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|register_file|Mux58~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[14][5]~q\,
	datab => \uut|instr_decode|rs2[1]~16_combout\,
	datac => \uut|register_file|reg_out[15][5]~q\,
	datad => \uut|register_file|Mux58~0_combout\,
	combout => \uut|register_file|Mux58~1_combout\);

-- Location: LCCOMB_X65_Y34_N18
\uut|register_file|Mux58~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux58~4_combout\ = (\uut|instr_decode|rs2[3]~15_combout\ & ((\uut|instr_decode|rs2[2]~18_combout\ & ((\uut|register_file|Mux58~1_combout\))) # (!\uut|instr_decode|rs2[2]~18_combout\ & (\uut|register_file|Mux58~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[3]~15_combout\,
	datab => \uut|register_file|Mux58~3_combout\,
	datac => \uut|register_file|Mux58~1_combout\,
	datad => \uut|instr_decode|rs2[2]~18_combout\,
	combout => \uut|register_file|Mux58~4_combout\);

-- Location: FF_X62_Y30_N3
\uut|register_file|reg_out[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[5]~28_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[2][5]~q\);

-- Location: FF_X63_Y32_N27
\uut|register_file|reg_out[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[5]~28_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[3][5]~q\);

-- Location: LCCOMB_X63_Y33_N8
\uut|register_file|reg_out[7][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[7][5]~feeder_combout\ = \uut|rf_in1[5]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[5]~28_combout\,
	combout => \uut|register_file|reg_out[7][5]~feeder_combout\);

-- Location: FF_X63_Y33_N9
\uut|register_file|reg_out[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[7][5]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[7][5]~q\);

-- Location: FF_X63_Y29_N31
\uut|register_file|reg_out[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[5]~28_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[5][5]~q\);

-- Location: FF_X66_Y29_N3
\uut|register_file|reg_out[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[5]~28_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[4][5]~q\);

-- Location: FF_X66_Y29_N25
\uut|register_file|reg_out[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[5]~28_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[6][5]~q\);

-- Location: LCCOMB_X63_Y29_N2
\uut|register_file|Mux58~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux58~5_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|register_file|reg_out[6][5]~q\) # (\uut|instr_decode|rs2[0]~17_combout\)))) # (!\uut|instr_decode|rs2[1]~16_combout\ & (\uut|register_file|reg_out[4][5]~q\ & 
-- ((!\uut|instr_decode|rs2[0]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[4][5]~q\,
	datab => \uut|register_file|reg_out[6][5]~q\,
	datac => \uut|instr_decode|rs2[1]~16_combout\,
	datad => \uut|instr_decode|rs2[0]~17_combout\,
	combout => \uut|register_file|Mux58~5_combout\);

-- Location: LCCOMB_X63_Y29_N30
\uut|register_file|Mux58~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux58~6_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|Mux58~5_combout\ & (\uut|register_file|reg_out[7][5]~q\)) # (!\uut|register_file|Mux58~5_combout\ & ((\uut|register_file|reg_out[5][5]~q\))))) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|Mux58~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[7][5]~q\,
	datab => \uut|instr_decode|rs2[0]~17_combout\,
	datac => \uut|register_file|reg_out[5][5]~q\,
	datad => \uut|register_file|Mux58~5_combout\,
	combout => \uut|register_file|Mux58~6_combout\);

-- Location: FF_X63_Y29_N1
\uut|register_file|reg_out[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[5]~28_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[1][5]~q\);

-- Location: LCCOMB_X63_Y29_N20
\uut|register_file|Mux58~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux58~7_combout\ = (\uut|register_file|Mux42~2_combout\ & ((\uut|register_file|Mux58~6_combout\) # ((!\uut|register_file|Mux42~1_combout\)))) # (!\uut|register_file|Mux42~2_combout\ & (((\uut|register_file|reg_out[1][5]~q\ & 
-- \uut|register_file|Mux42~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux58~6_combout\,
	datab => \uut|register_file|reg_out[1][5]~q\,
	datac => \uut|register_file|Mux42~2_combout\,
	datad => \uut|register_file|Mux42~1_combout\,
	combout => \uut|register_file|Mux58~7_combout\);

-- Location: LCCOMB_X63_Y32_N26
\uut|register_file|Mux58~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux58~8_combout\ = (\uut|register_file|Mux42~0_combout\ & ((\uut|register_file|Mux58~7_combout\ & ((\uut|register_file|reg_out[3][5]~q\))) # (!\uut|register_file|Mux58~7_combout\ & (\uut|register_file|reg_out[2][5]~q\)))) # 
-- (!\uut|register_file|Mux42~0_combout\ & (((\uut|register_file|Mux58~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[2][5]~q\,
	datab => \uut|register_file|Mux42~0_combout\,
	datac => \uut|register_file|reg_out[3][5]~q\,
	datad => \uut|register_file|Mux58~7_combout\,
	combout => \uut|register_file|Mux58~8_combout\);

-- Location: LCCOMB_X65_Y34_N22
\uut|alu_in2[5]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu_in2[5]~80_combout\ = (\uut|instr_decode|operand_sel~0_combout\ & (((\IRAM|auto_generated|q_a\(5) & !\uut|instr_decode|immediate[12]~10_combout\)))) # (!\uut|instr_decode|operand_sel~0_combout\ & (!\uut|instr_decode|rs2[3]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[3]~15_combout\,
	datab => \IRAM|auto_generated|q_a\(5),
	datac => \uut|instr_decode|immediate[12]~10_combout\,
	datad => \uut|instr_decode|operand_sel~0_combout\,
	combout => \uut|alu_in2[5]~80_combout\);

-- Location: LCCOMB_X66_Y34_N6
\uut|alu_in2[5]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu_in2[5]~57_combout\ = (\uut|instr_decode|operand_sel~0_combout\ & (((\uut|alu_in2[5]~80_combout\)))) # (!\uut|instr_decode|operand_sel~0_combout\ & ((\uut|register_file|Mux58~4_combout\) # ((\uut|register_file|Mux58~8_combout\ & 
-- \uut|alu_in2[5]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|operand_sel~0_combout\,
	datab => \uut|register_file|Mux58~4_combout\,
	datac => \uut|register_file|Mux58~8_combout\,
	datad => \uut|alu_in2[5]~80_combout\,
	combout => \uut|alu_in2[5]~57_combout\);

-- Location: LCCOMB_X58_Y28_N24
\bus1|S1_WDATABUS[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S1_WDATABUS[0]~0_combout\ = (\bus1|c1_wdatabus[0]~1_combout\ & (\bus1|c1_op.master.default~0_combout\ & (!\bus1|c1_addrbus[13]~6_combout\ & \bus1|process_1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_wdatabus[0]~1_combout\,
	datab => \bus1|c1_op.master.default~0_combout\,
	datac => \bus1|c1_addrbus[13]~6_combout\,
	datad => \bus1|process_1~3_combout\,
	combout => \bus1|S1_WDATABUS[0]~0_combout\);

-- Location: M9K_X51_Y28_N0
\DRAM|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AD6B5",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006000000000000000000000000000000000000000000000000000000000000000600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/hgarg/Downloads/ass4_evgeny/dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "altsyncram:DRAM|altsyncram_2f04:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \bus1|S1_MW~combout\,
	portare => \bus1|S1_MR~combout\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \DRAM|auto_generated|_~0_combout\,
	portadatain => \DRAM|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \DRAM|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DRAM|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y28_N0
\bus1|c2_rdatabus[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[0]~2_combout\ = (\DRAM|auto_generated|ram_block1a0~portadataout\ & (\bus1|c2_op.slave.s1~q\ & (\bus1|c2_op.op.read~q\ & !\bus1|c2_rdatabus[21]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|auto_generated|ram_block1a0~portadataout\,
	datab => \bus1|c2_op.slave.s1~q\,
	datac => \bus1|c2_op.op.read~q\,
	datad => \bus1|c2_rdatabus[21]~1_combout\,
	combout => \bus1|c2_rdatabus[0]~2_combout\);

-- Location: LCCOMB_X60_Y25_N2
\my_counter|count[2][1]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[2][1]~214_combout\ = (\my_counter|cstate[2].count_up~q\ & ((\my_counter|count[2][1]~q\ & (!\my_counter|count[2][0]~143\)) # (!\my_counter|count[2][1]~q\ & ((\my_counter|count[2][0]~143\) # (GND))))) # (!\my_counter|cstate[2].count_up~q\ 
-- & ((\my_counter|count[2][1]~q\ & (\my_counter|count[2][0]~143\ & VCC)) # (!\my_counter|count[2][1]~q\ & (!\my_counter|count[2][0]~143\))))
-- \my_counter|count[2][1]~215\ = CARRY((\my_counter|cstate[2].count_up~q\ & ((!\my_counter|count[2][0]~143\) # (!\my_counter|count[2][1]~q\))) # (!\my_counter|cstate[2].count_up~q\ & (!\my_counter|count[2][1]~q\ & !\my_counter|count[2][0]~143\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[2].count_up~q\,
	datab => \my_counter|count[2][1]~q\,
	datad => VCC,
	cin => \my_counter|count[2][0]~143\,
	combout => \my_counter|count[2][1]~214_combout\,
	cout => \my_counter|count[2][1]~215\);

-- Location: LCCOMB_X60_Y25_N4
\my_counter|count[2][2]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[2][2]~216_combout\ = ((\my_counter|cstate[2].count_up~q\ $ (\my_counter|count[2][2]~q\ $ (\my_counter|count[2][1]~215\)))) # (GND)
-- \my_counter|count[2][2]~217\ = CARRY((\my_counter|cstate[2].count_up~q\ & (\my_counter|count[2][2]~q\ & !\my_counter|count[2][1]~215\)) # (!\my_counter|cstate[2].count_up~q\ & ((\my_counter|count[2][2]~q\) # (!\my_counter|count[2][1]~215\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[2].count_up~q\,
	datab => \my_counter|count[2][2]~q\,
	datad => VCC,
	cin => \my_counter|count[2][1]~215\,
	combout => \my_counter|count[2][2]~216_combout\,
	cout => \my_counter|count[2][2]~217\);

-- Location: LCCOMB_X61_Y25_N30
\bus2|S1_WDATABUS[2]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S1_WDATABUS[2]~15_combout\ = (\bus1|c1_wdatabus[2]~3_combout\ & \bus2|S1_WDATABUS[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_wdatabus[2]~3_combout\,
	datad => \bus2|S1_WDATABUS[0]~0_combout\,
	combout => \bus2|S1_WDATABUS[2]~15_combout\);

-- Location: LCCOMB_X61_Y26_N10
\my_counter|creset[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|creset[2]~3_combout\ = (!\bus2|S1_ADDRBUS[0]~0_combout\ & (!\bus2|S1_ADDRBUS[5]~4_combout\ & (\my_counter|creset[0]~1_combout\ & \bus2|S1_ADDRBUS[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus2|S1_ADDRBUS[0]~0_combout\,
	datab => \bus2|S1_ADDRBUS[5]~4_combout\,
	datac => \my_counter|creset[0]~1_combout\,
	datad => \bus2|S1_ADDRBUS[1]~3_combout\,
	combout => \my_counter|creset[2]~3_combout\);

-- Location: LCCOMB_X59_Y24_N18
\my_counter|count[2][25]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[2][25]~149_combout\ = (!\my_counter|count[2][18]~q\ & (!\my_counter|count[2][15]~q\ & (!\my_counter|count[2][16]~q\ & !\my_counter|count[2][17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[2][18]~q\,
	datab => \my_counter|count[2][15]~q\,
	datac => \my_counter|count[2][16]~q\,
	datad => \my_counter|count[2][17]~q\,
	combout => \my_counter|count[2][25]~149_combout\);

-- Location: LCCOMB_X61_Y22_N20
\my_counter|count[2][25]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[2][25]~151_combout\ = (!\my_counter|count[2][24]~q\ & (!\my_counter|count[2][23]~q\ & (!\my_counter|count[2][25]~q\ & !\my_counter|count[2][26]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[2][24]~q\,
	datab => \my_counter|count[2][23]~q\,
	datac => \my_counter|count[2][25]~q\,
	datad => \my_counter|count[2][26]~q\,
	combout => \my_counter|count[2][25]~151_combout\);

-- Location: LCCOMB_X61_Y21_N28
\my_counter|count[2][25]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[2][25]~152_combout\ = (!\my_counter|count[2][30]~q\ & (!\my_counter|count[2][29]~q\ & (!\my_counter|count[2][27]~q\ & !\my_counter|count[2][28]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[2][30]~q\,
	datab => \my_counter|count[2][29]~q\,
	datac => \my_counter|count[2][27]~q\,
	datad => \my_counter|count[2][28]~q\,
	combout => \my_counter|count[2][25]~152_combout\);

-- Location: LCCOMB_X59_Y24_N20
\my_counter|count[2][25]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[2][25]~150_combout\ = (!\my_counter|count[2][22]~q\ & (!\my_counter|count[2][21]~q\ & (!\my_counter|count[2][20]~q\ & !\my_counter|count[2][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[2][22]~q\,
	datab => \my_counter|count[2][21]~q\,
	datac => \my_counter|count[2][20]~q\,
	datad => \my_counter|count[2][19]~q\,
	combout => \my_counter|count[2][25]~150_combout\);

-- Location: LCCOMB_X59_Y24_N26
\my_counter|count[2][25]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[2][25]~153_combout\ = (\my_counter|count[2][25]~149_combout\ & (\my_counter|count[2][25]~151_combout\ & (\my_counter|count[2][25]~152_combout\ & \my_counter|count[2][25]~150_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[2][25]~149_combout\,
	datab => \my_counter|count[2][25]~151_combout\,
	datac => \my_counter|count[2][25]~152_combout\,
	datad => \my_counter|count[2][25]~150_combout\,
	combout => \my_counter|count[2][25]~153_combout\);

-- Location: LCCOMB_X60_Y26_N30
\my_counter|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|Mux10~0_combout\ = (!\bus2|S1_ADDRBUS[0]~0_combout\ & (\bus2|S1_ADDRBUS[1]~3_combout\ & \my_counter|Mux5~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus2|S1_ADDRBUS[0]~0_combout\,
	datab => \bus2|S1_ADDRBUS[1]~3_combout\,
	datad => \my_counter|Mux5~2_combout\,
	combout => \my_counter|Mux10~0_combout\);

-- Location: FF_X60_Y26_N23
\my_counter|cstate[2].idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus2|S1_ADDRBUS[6]~2_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_counter|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|cstate[2].idle~q\);

-- Location: LCCOMB_X58_Y26_N22
\my_counter|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|Mux12~0_combout\ = (\bus2|S1_ADDRBUS[0]~0_combout\ & (((\my_counter|cstate[2].count_down~q\)))) # (!\bus2|S1_ADDRBUS[0]~0_combout\ & ((\bus2|S1_ADDRBUS[1]~3_combout\ & (\bus2|S1_ADDRBUS[4]~1_combout\)) # (!\bus2|S1_ADDRBUS[1]~3_combout\ & 
-- ((\my_counter|cstate[2].count_down~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus2|S1_ADDRBUS[0]~0_combout\,
	datab => \bus2|S1_ADDRBUS[4]~1_combout\,
	datac => \my_counter|cstate[2].count_down~q\,
	datad => \bus2|S1_ADDRBUS[1]~3_combout\,
	combout => \my_counter|Mux12~0_combout\);

-- Location: FF_X58_Y26_N23
\my_counter|cstate[2].count_down\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|Mux12~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_counter|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|cstate[2].count_down~q\);

-- Location: LCCOMB_X58_Y26_N12
\my_counter|count[2][25]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[2][25]~144_combout\ = (!\my_counter|count[2][2]~q\ & (!\my_counter|count[2][0]~q\ & (\my_counter|cstate[2].count_down~q\ & !\my_counter|count[2][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[2][2]~q\,
	datab => \my_counter|count[2][0]~q\,
	datac => \my_counter|cstate[2].count_down~q\,
	datad => \my_counter|count[2][1]~q\,
	combout => \my_counter|count[2][25]~144_combout\);

-- Location: LCCOMB_X63_Y24_N30
\my_counter|count[2][25]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[2][25]~145_combout\ = (!\my_counter|count[2][5]~q\ & (!\my_counter|count[2][3]~q\ & (!\my_counter|count[2][6]~q\ & !\my_counter|count[2][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[2][5]~q\,
	datab => \my_counter|count[2][3]~q\,
	datac => \my_counter|count[2][6]~q\,
	datad => \my_counter|count[2][4]~q\,
	combout => \my_counter|count[2][25]~145_combout\);

-- Location: LCCOMB_X59_Y25_N12
\my_counter|count[2][25]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[2][25]~146_combout\ = (!\my_counter|count[2][7]~q\ & (!\my_counter|count[2][9]~q\ & (!\my_counter|count[2][10]~q\ & !\my_counter|count[2][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[2][7]~q\,
	datab => \my_counter|count[2][9]~q\,
	datac => \my_counter|count[2][10]~q\,
	datad => \my_counter|count[2][8]~q\,
	combout => \my_counter|count[2][25]~146_combout\);

-- Location: LCCOMB_X63_Y24_N12
\my_counter|count[2][25]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[2][25]~147_combout\ = (!\my_counter|count[2][12]~q\ & (!\my_counter|count[2][13]~q\ & (!\my_counter|count[2][11]~q\ & !\my_counter|count[2][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[2][12]~q\,
	datab => \my_counter|count[2][13]~q\,
	datac => \my_counter|count[2][11]~q\,
	datad => \my_counter|count[2][14]~q\,
	combout => \my_counter|count[2][25]~147_combout\);

-- Location: LCCOMB_X58_Y26_N26
\my_counter|count[2][25]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[2][25]~148_combout\ = (\my_counter|count[2][25]~144_combout\ & (\my_counter|count[2][25]~145_combout\ & (\my_counter|count[2][25]~146_combout\ & \my_counter|count[2][25]~147_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[2][25]~144_combout\,
	datab => \my_counter|count[2][25]~145_combout\,
	datac => \my_counter|count[2][25]~146_combout\,
	datad => \my_counter|count[2][25]~147_combout\,
	combout => \my_counter|count[2][25]~148_combout\);

-- Location: LCCOMB_X60_Y26_N22
\my_counter|count[2][25]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[2][25]~154_combout\ = ((!\my_counter|count[2][31]~q\ & (\my_counter|count[2][25]~153_combout\ & \my_counter|count[2][25]~148_combout\))) # (!\my_counter|cstate[2].idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[2][31]~q\,
	datab => \my_counter|count[2][25]~153_combout\,
	datac => \my_counter|cstate[2].idle~q\,
	datad => \my_counter|count[2][25]~148_combout\,
	combout => \my_counter|count[2][25]~154_combout\);

-- Location: LCCOMB_X61_Y26_N28
\my_counter|count[2][25]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[2][25]~155_combout\ = (\my_counter|creset[2]~3_combout\) # (!\my_counter|count[2][25]~154_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_counter|count[2][25]~154_combout\,
	datad => \my_counter|creset[2]~3_combout\,
	combout => \my_counter|count[2][25]~155_combout\);

-- Location: FF_X60_Y25_N5
\my_counter|count[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[2][2]~216_combout\,
	asdata => \bus2|S1_WDATABUS[2]~15_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[2]~3_combout\,
	ena => \my_counter|count[2][25]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[2][2]~q\);

-- Location: LCCOMB_X60_Y25_N6
\my_counter|count[2][3]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[2][3]~218_combout\ = (\my_counter|cstate[2].count_up~q\ & ((\my_counter|count[2][3]~q\ & (!\my_counter|count[2][2]~217\)) # (!\my_counter|count[2][3]~q\ & ((\my_counter|count[2][2]~217\) # (GND))))) # (!\my_counter|cstate[2].count_up~q\ 
-- & ((\my_counter|count[2][3]~q\ & (\my_counter|count[2][2]~217\ & VCC)) # (!\my_counter|count[2][3]~q\ & (!\my_counter|count[2][2]~217\))))
-- \my_counter|count[2][3]~219\ = CARRY((\my_counter|cstate[2].count_up~q\ & ((!\my_counter|count[2][2]~217\) # (!\my_counter|count[2][3]~q\))) # (!\my_counter|cstate[2].count_up~q\ & (!\my_counter|count[2][3]~q\ & !\my_counter|count[2][2]~217\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[2].count_up~q\,
	datab => \my_counter|count[2][3]~q\,
	datad => VCC,
	cin => \my_counter|count[2][2]~217\,
	combout => \my_counter|count[2][3]~218_combout\,
	cout => \my_counter|count[2][3]~219\);

-- Location: FF_X60_Y25_N7
\my_counter|count[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[2][3]~218_combout\,
	asdata => \bus2|S1_WDATABUS[3]~14_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[2]~3_combout\,
	ena => \my_counter|count[2][25]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[2][3]~q\);

-- Location: LCCOMB_X60_Y25_N8
\my_counter|count[2][4]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[2][4]~220_combout\ = ((\my_counter|cstate[2].count_up~q\ $ (\my_counter|count[2][4]~q\ $ (\my_counter|count[2][3]~219\)))) # (GND)
-- \my_counter|count[2][4]~221\ = CARRY((\my_counter|cstate[2].count_up~q\ & (\my_counter|count[2][4]~q\ & !\my_counter|count[2][3]~219\)) # (!\my_counter|cstate[2].count_up~q\ & ((\my_counter|count[2][4]~q\) # (!\my_counter|count[2][3]~219\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[2].count_up~q\,
	datab => \my_counter|count[2][4]~q\,
	datad => VCC,
	cin => \my_counter|count[2][3]~219\,
	combout => \my_counter|count[2][4]~220_combout\,
	cout => \my_counter|count[2][4]~221\);

-- Location: FF_X60_Y25_N9
\my_counter|count[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[2][4]~220_combout\,
	asdata => \bus2|S1_WDATABUS[4]~13_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[2]~3_combout\,
	ena => \my_counter|count[2][25]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[2][4]~q\);

-- Location: LCCOMB_X60_Y25_N10
\my_counter|count[2][5]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[2][5]~222_combout\ = (\my_counter|cstate[2].count_up~q\ & ((\my_counter|count[2][5]~q\ & (!\my_counter|count[2][4]~221\)) # (!\my_counter|count[2][5]~q\ & ((\my_counter|count[2][4]~221\) # (GND))))) # (!\my_counter|cstate[2].count_up~q\ 
-- & ((\my_counter|count[2][5]~q\ & (\my_counter|count[2][4]~221\ & VCC)) # (!\my_counter|count[2][5]~q\ & (!\my_counter|count[2][4]~221\))))
-- \my_counter|count[2][5]~223\ = CARRY((\my_counter|cstate[2].count_up~q\ & ((!\my_counter|count[2][4]~221\) # (!\my_counter|count[2][5]~q\))) # (!\my_counter|cstate[2].count_up~q\ & (!\my_counter|count[2][5]~q\ & !\my_counter|count[2][4]~221\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[2].count_up~q\,
	datab => \my_counter|count[2][5]~q\,
	datad => VCC,
	cin => \my_counter|count[2][4]~221\,
	combout => \my_counter|count[2][5]~222_combout\,
	cout => \my_counter|count[2][5]~223\);

-- Location: FF_X60_Y25_N11
\my_counter|count[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[2][5]~222_combout\,
	asdata => \bus2|S1_WDATABUS[5]~12_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[2]~3_combout\,
	ena => \my_counter|count[2][25]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[2][5]~q\);

-- Location: LCCOMB_X60_Y25_N12
\my_counter|count[2][6]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[2][6]~224_combout\ = ((\my_counter|count[2][6]~q\ $ (\my_counter|cstate[2].count_up~q\ $ (\my_counter|count[2][5]~223\)))) # (GND)
-- \my_counter|count[2][6]~225\ = CARRY((\my_counter|count[2][6]~q\ & ((!\my_counter|count[2][5]~223\) # (!\my_counter|cstate[2].count_up~q\))) # (!\my_counter|count[2][6]~q\ & (!\my_counter|cstate[2].count_up~q\ & !\my_counter|count[2][5]~223\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[2][6]~q\,
	datab => \my_counter|cstate[2].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[2][5]~223\,
	combout => \my_counter|count[2][6]~224_combout\,
	cout => \my_counter|count[2][6]~225\);

-- Location: FF_X60_Y25_N13
\my_counter|count[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[2][6]~224_combout\,
	asdata => \bus2|S1_WDATABUS[6]~11_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[2]~3_combout\,
	ena => \my_counter|count[2][25]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[2][6]~q\);

-- Location: LCCOMB_X60_Y25_N14
\my_counter|count[2][7]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[2][7]~226_combout\ = (\my_counter|count[2][7]~q\ & ((\my_counter|cstate[2].count_up~q\ & (!\my_counter|count[2][6]~225\)) # (!\my_counter|cstate[2].count_up~q\ & (\my_counter|count[2][6]~225\ & VCC)))) # (!\my_counter|count[2][7]~q\ & 
-- ((\my_counter|cstate[2].count_up~q\ & ((\my_counter|count[2][6]~225\) # (GND))) # (!\my_counter|cstate[2].count_up~q\ & (!\my_counter|count[2][6]~225\))))
-- \my_counter|count[2][7]~227\ = CARRY((\my_counter|count[2][7]~q\ & (\my_counter|cstate[2].count_up~q\ & !\my_counter|count[2][6]~225\)) # (!\my_counter|count[2][7]~q\ & ((\my_counter|cstate[2].count_up~q\) # (!\my_counter|count[2][6]~225\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[2][7]~q\,
	datab => \my_counter|cstate[2].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[2][6]~225\,
	combout => \my_counter|count[2][7]~226_combout\,
	cout => \my_counter|count[2][7]~227\);

-- Location: FF_X60_Y25_N15
\my_counter|count[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[2][7]~226_combout\,
	asdata => \bus2|S1_WDATABUS[7]~10_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[2]~3_combout\,
	ena => \my_counter|count[2][25]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[2][7]~q\);

-- Location: LCCOMB_X60_Y25_N16
\my_counter|count[2][8]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[2][8]~228_combout\ = ((\my_counter|cstate[2].count_up~q\ $ (\my_counter|count[2][8]~q\ $ (\my_counter|count[2][7]~227\)))) # (GND)
-- \my_counter|count[2][8]~229\ = CARRY((\my_counter|cstate[2].count_up~q\ & (\my_counter|count[2][8]~q\ & !\my_counter|count[2][7]~227\)) # (!\my_counter|cstate[2].count_up~q\ & ((\my_counter|count[2][8]~q\) # (!\my_counter|count[2][7]~227\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[2].count_up~q\,
	datab => \my_counter|count[2][8]~q\,
	datad => VCC,
	cin => \my_counter|count[2][7]~227\,
	combout => \my_counter|count[2][8]~228_combout\,
	cout => \my_counter|count[2][8]~229\);

-- Location: FF_X60_Y25_N17
\my_counter|count[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[2][8]~228_combout\,
	asdata => \bus2|S1_WDATABUS[8]~9_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[2]~3_combout\,
	ena => \my_counter|count[2][25]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[2][8]~q\);

-- Location: LCCOMB_X60_Y25_N18
\my_counter|count[2][9]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[2][9]~230_combout\ = (\my_counter|cstate[2].count_up~q\ & ((\my_counter|count[2][9]~q\ & (!\my_counter|count[2][8]~229\)) # (!\my_counter|count[2][9]~q\ & ((\my_counter|count[2][8]~229\) # (GND))))) # (!\my_counter|cstate[2].count_up~q\ 
-- & ((\my_counter|count[2][9]~q\ & (\my_counter|count[2][8]~229\ & VCC)) # (!\my_counter|count[2][9]~q\ & (!\my_counter|count[2][8]~229\))))
-- \my_counter|count[2][9]~231\ = CARRY((\my_counter|cstate[2].count_up~q\ & ((!\my_counter|count[2][8]~229\) # (!\my_counter|count[2][9]~q\))) # (!\my_counter|cstate[2].count_up~q\ & (!\my_counter|count[2][9]~q\ & !\my_counter|count[2][8]~229\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[2].count_up~q\,
	datab => \my_counter|count[2][9]~q\,
	datad => VCC,
	cin => \my_counter|count[2][8]~229\,
	combout => \my_counter|count[2][9]~230_combout\,
	cout => \my_counter|count[2][9]~231\);

-- Location: FF_X60_Y25_N19
\my_counter|count[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[2][9]~230_combout\,
	asdata => \bus2|S1_WDATABUS[9]~8_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[2]~3_combout\,
	ena => \my_counter|count[2][25]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[2][9]~q\);

-- Location: LCCOMB_X60_Y25_N20
\my_counter|count[2][10]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[2][10]~232_combout\ = ((\my_counter|cstate[2].count_up~q\ $ (\my_counter|count[2][10]~q\ $ (\my_counter|count[2][9]~231\)))) # (GND)
-- \my_counter|count[2][10]~233\ = CARRY((\my_counter|cstate[2].count_up~q\ & (\my_counter|count[2][10]~q\ & !\my_counter|count[2][9]~231\)) # (!\my_counter|cstate[2].count_up~q\ & ((\my_counter|count[2][10]~q\) # (!\my_counter|count[2][9]~231\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[2].count_up~q\,
	datab => \my_counter|count[2][10]~q\,
	datad => VCC,
	cin => \my_counter|count[2][9]~231\,
	combout => \my_counter|count[2][10]~232_combout\,
	cout => \my_counter|count[2][10]~233\);

-- Location: LCCOMB_X60_Y25_N22
\my_counter|count[2][11]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[2][11]~234_combout\ = (\my_counter|count[2][11]~q\ & ((\my_counter|cstate[2].count_up~q\ & (!\my_counter|count[2][10]~233\)) # (!\my_counter|cstate[2].count_up~q\ & (\my_counter|count[2][10]~233\ & VCC)))) # (!\my_counter|count[2][11]~q\ 
-- & ((\my_counter|cstate[2].count_up~q\ & ((\my_counter|count[2][10]~233\) # (GND))) # (!\my_counter|cstate[2].count_up~q\ & (!\my_counter|count[2][10]~233\))))
-- \my_counter|count[2][11]~235\ = CARRY((\my_counter|count[2][11]~q\ & (\my_counter|cstate[2].count_up~q\ & !\my_counter|count[2][10]~233\)) # (!\my_counter|count[2][11]~q\ & ((\my_counter|cstate[2].count_up~q\) # (!\my_counter|count[2][10]~233\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[2][11]~q\,
	datab => \my_counter|cstate[2].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[2][10]~233\,
	combout => \my_counter|count[2][11]~234_combout\,
	cout => \my_counter|count[2][11]~235\);

-- Location: FF_X60_Y25_N23
\my_counter|count[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[2][11]~234_combout\,
	asdata => \bus2|S1_WDATABUS[11]~6_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[2]~3_combout\,
	ena => \my_counter|count[2][25]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[2][11]~q\);

-- Location: LCCOMB_X60_Y25_N24
\my_counter|count[2][12]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[2][12]~236_combout\ = ((\my_counter|count[2][12]~q\ $ (\my_counter|cstate[2].count_up~q\ $ (\my_counter|count[2][11]~235\)))) # (GND)
-- \my_counter|count[2][12]~237\ = CARRY((\my_counter|count[2][12]~q\ & ((!\my_counter|count[2][11]~235\) # (!\my_counter|cstate[2].count_up~q\))) # (!\my_counter|count[2][12]~q\ & (!\my_counter|cstate[2].count_up~q\ & !\my_counter|count[2][11]~235\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[2][12]~q\,
	datab => \my_counter|cstate[2].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[2][11]~235\,
	combout => \my_counter|count[2][12]~236_combout\,
	cout => \my_counter|count[2][12]~237\);

-- Location: FF_X60_Y25_N25
\my_counter|count[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[2][12]~236_combout\,
	asdata => \bus2|S1_WDATABUS[12]~5_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[2]~3_combout\,
	ena => \my_counter|count[2][25]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[2][12]~q\);

-- Location: LCCOMB_X60_Y25_N26
\my_counter|count[2][13]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[2][13]~238_combout\ = (\my_counter|count[2][13]~q\ & ((\my_counter|cstate[2].count_up~q\ & (!\my_counter|count[2][12]~237\)) # (!\my_counter|cstate[2].count_up~q\ & (\my_counter|count[2][12]~237\ & VCC)))) # (!\my_counter|count[2][13]~q\ 
-- & ((\my_counter|cstate[2].count_up~q\ & ((\my_counter|count[2][12]~237\) # (GND))) # (!\my_counter|cstate[2].count_up~q\ & (!\my_counter|count[2][12]~237\))))
-- \my_counter|count[2][13]~239\ = CARRY((\my_counter|count[2][13]~q\ & (\my_counter|cstate[2].count_up~q\ & !\my_counter|count[2][12]~237\)) # (!\my_counter|count[2][13]~q\ & ((\my_counter|cstate[2].count_up~q\) # (!\my_counter|count[2][12]~237\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[2][13]~q\,
	datab => \my_counter|cstate[2].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[2][12]~237\,
	combout => \my_counter|count[2][13]~238_combout\,
	cout => \my_counter|count[2][13]~239\);

-- Location: FF_X60_Y25_N27
\my_counter|count[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[2][13]~238_combout\,
	asdata => \bus2|S1_WDATABUS[13]~4_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[2]~3_combout\,
	ena => \my_counter|count[2][25]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[2][13]~q\);

-- Location: LCCOMB_X60_Y25_N28
\my_counter|count[2][14]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[2][14]~240_combout\ = ((\my_counter|count[2][14]~q\ $ (\my_counter|cstate[2].count_up~q\ $ (\my_counter|count[2][13]~239\)))) # (GND)
-- \my_counter|count[2][14]~241\ = CARRY((\my_counter|count[2][14]~q\ & ((!\my_counter|count[2][13]~239\) # (!\my_counter|cstate[2].count_up~q\))) # (!\my_counter|count[2][14]~q\ & (!\my_counter|cstate[2].count_up~q\ & !\my_counter|count[2][13]~239\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[2][14]~q\,
	datab => \my_counter|cstate[2].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[2][13]~239\,
	combout => \my_counter|count[2][14]~240_combout\,
	cout => \my_counter|count[2][14]~241\);

-- Location: FF_X60_Y25_N29
\my_counter|count[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[2][14]~240_combout\,
	asdata => \bus2|S1_WDATABUS[14]~3_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[2]~3_combout\,
	ena => \my_counter|count[2][25]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[2][14]~q\);

-- Location: LCCOMB_X60_Y25_N30
\my_counter|count[2][15]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[2][15]~242_combout\ = (\my_counter|count[2][15]~q\ & ((\my_counter|cstate[2].count_up~q\ & (!\my_counter|count[2][14]~241\)) # (!\my_counter|cstate[2].count_up~q\ & (\my_counter|count[2][14]~241\ & VCC)))) # (!\my_counter|count[2][15]~q\ 
-- & ((\my_counter|cstate[2].count_up~q\ & ((\my_counter|count[2][14]~241\) # (GND))) # (!\my_counter|cstate[2].count_up~q\ & (!\my_counter|count[2][14]~241\))))
-- \my_counter|count[2][15]~243\ = CARRY((\my_counter|count[2][15]~q\ & (\my_counter|cstate[2].count_up~q\ & !\my_counter|count[2][14]~241\)) # (!\my_counter|count[2][15]~q\ & ((\my_counter|cstate[2].count_up~q\) # (!\my_counter|count[2][14]~241\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[2][15]~q\,
	datab => \my_counter|cstate[2].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[2][14]~241\,
	combout => \my_counter|count[2][15]~242_combout\,
	cout => \my_counter|count[2][15]~243\);

-- Location: FF_X60_Y25_N31
\my_counter|count[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[2][15]~242_combout\,
	asdata => \bus2|S1_WDATABUS[15]~2_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[2]~3_combout\,
	ena => \my_counter|count[2][25]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[2][15]~q\);

-- Location: LCCOMB_X60_Y24_N0
\my_counter|count[2][16]~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[2][16]~306_combout\ = ((\my_counter|cstate[2].count_up~q\ $ (\my_counter|count[2][16]~q\ $ (\my_counter|count[2][15]~243\)))) # (GND)
-- \my_counter|count[2][16]~307\ = CARRY((\my_counter|cstate[2].count_up~q\ & (\my_counter|count[2][16]~q\ & !\my_counter|count[2][15]~243\)) # (!\my_counter|cstate[2].count_up~q\ & ((\my_counter|count[2][16]~q\) # (!\my_counter|count[2][15]~243\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[2].count_up~q\,
	datab => \my_counter|count[2][16]~q\,
	datad => VCC,
	cin => \my_counter|count[2][15]~243\,
	combout => \my_counter|count[2][16]~306_combout\,
	cout => \my_counter|count[2][16]~307\);

-- Location: FF_X60_Y24_N1
\my_counter|count[2][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[2][16]~306_combout\,
	asdata => \bus2|S1_WDATABUS[16]~17_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[2]~3_combout\,
	ena => \my_counter|count[2][25]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[2][16]~q\);

-- Location: LCCOMB_X60_Y24_N2
\my_counter|count[2][17]~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[2][17]~312_combout\ = (\my_counter|cstate[2].count_up~q\ & ((\my_counter|count[2][17]~q\ & (!\my_counter|count[2][16]~307\)) # (!\my_counter|count[2][17]~q\ & ((\my_counter|count[2][16]~307\) # (GND))))) # 
-- (!\my_counter|cstate[2].count_up~q\ & ((\my_counter|count[2][17]~q\ & (\my_counter|count[2][16]~307\ & VCC)) # (!\my_counter|count[2][17]~q\ & (!\my_counter|count[2][16]~307\))))
-- \my_counter|count[2][17]~313\ = CARRY((\my_counter|cstate[2].count_up~q\ & ((!\my_counter|count[2][16]~307\) # (!\my_counter|count[2][17]~q\))) # (!\my_counter|cstate[2].count_up~q\ & (!\my_counter|count[2][17]~q\ & !\my_counter|count[2][16]~307\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[2].count_up~q\,
	datab => \my_counter|count[2][17]~q\,
	datad => VCC,
	cin => \my_counter|count[2][16]~307\,
	combout => \my_counter|count[2][17]~312_combout\,
	cout => \my_counter|count[2][17]~313\);

-- Location: LCCOMB_X52_Y27_N10
\bus1|S1_WDATABUS[17]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S1_WDATABUS[17]~17_combout\ = (\bus1|c1_wdatabus[17]~18_combout\ & (\bus1|c1_op.master.default~0_combout\ & (!\bus1|c1_addrbus[13]~6_combout\ & \bus1|process_1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_wdatabus[17]~18_combout\,
	datab => \bus1|c1_op.master.default~0_combout\,
	datac => \bus1|c1_addrbus[13]~6_combout\,
	datad => \bus1|process_1~3_combout\,
	combout => \bus1|S1_WDATABUS[17]~17_combout\);

-- Location: M9K_X51_Y25_N0
\DRAM|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000404F0000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/hgarg/Downloads/ass4_evgeny/dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "altsyncram:DRAM|altsyncram_2f04:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \bus1|S1_MW~combout\,
	portare => \bus1|S1_MR~combout\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \DRAM|auto_generated|_~0_combout\,
	portadatain => \DRAM|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \DRAM|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DRAM|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y33_N28
\bus1|c2_rdatabus[17]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[17]~178_combout\ = (!\bus1|c2_rdatabus[21]~1_combout\ & (\DRAM|auto_generated|ram_block1a17~portadataout\ & (\bus1|c2_op.op.read~q\ & \bus1|c2_op.slave.s1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~1_combout\,
	datab => \DRAM|auto_generated|ram_block1a17~portadataout\,
	datac => \bus1|c2_op.op.read~q\,
	datad => \bus1|c2_op.slave.s1~q\,
	combout => \bus1|c2_rdatabus[17]~178_combout\);

-- Location: LCCOMB_X58_Y29_N24
\bus1|S4_WDATABUS[17]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S4_WDATABUS[17]~17_combout\ = (\bus1|c1_op.master.default~0_combout\ & (\bus1|c1_op~9_combout\ & \bus1|c1_wdatabus[17]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_op.master.default~0_combout\,
	datac => \bus1|c1_op~9_combout\,
	datad => \bus1|c1_wdatabus[17]~18_combout\,
	combout => \bus1|S4_WDATABUS[17]~17_combout\);

-- Location: LCCOMB_X54_Y27_N12
\my_dma|rstart_reg[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|rstart_reg[17]~feeder_combout\ = \bus1|S4_WDATABUS[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bus1|S4_WDATABUS[17]~17_combout\,
	combout => \my_dma|rstart_reg[17]~feeder_combout\);

-- Location: FF_X54_Y27_N13
\my_dma|rstart_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|rstart_reg[17]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|rstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstart_reg\(17));

-- Location: LCCOMB_X58_Y27_N20
\bus1|S4_MW\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S4_MW~combout\ = (\bus1|c1_op~6_combout\ & (\bus1|c1_op~9_combout\ & \bus1|c1_op.master.default~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c1_op~6_combout\,
	datac => \bus1|c1_op~9_combout\,
	datad => \bus1|c1_op.master.default~0_combout\,
	combout => \bus1|S4_MW~combout\);

-- Location: FF_X57_Y31_N27
\my_dma|ck_S4_ADDRBUS[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_ADDRBUS[0]~7_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \bus1|S4_MW~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|ck_S4_ADDRBUS\(0));

-- Location: FF_X58_Y29_N5
\my_dma|wstart_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[17]~17_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|wstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstart_reg\(17));

-- Location: FF_X57_Y31_N17
\my_dma|ck_S4_ADDRBUS[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_ADDRBUS[1]~6_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \bus1|S4_MW~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|ck_S4_ADDRBUS\(1));

-- Location: LCCOMB_X58_Y29_N4
\bus1|c2_rdatabus[17]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[17]~179_combout\ = (\my_dma|ck_S4_ADDRBUS\(0) & ((\my_dma|ck_S4_ADDRBUS\(1) & (\my_dma|rstart_reg\(17))) # (!\my_dma|ck_S4_ADDRBUS\(1) & ((\my_dma|wstart_reg\(17)))))) # (!\my_dma|ck_S4_ADDRBUS\(0) & (((!\my_dma|ck_S4_ADDRBUS\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|rstart_reg\(17),
	datab => \my_dma|ck_S4_ADDRBUS\(0),
	datac => \my_dma|wstart_reg\(17),
	datad => \my_dma|ck_S4_ADDRBUS\(1),
	combout => \bus1|c2_rdatabus[17]~179_combout\);

-- Location: FF_X59_Y27_N17
\my_dma|rstep_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[17]~17_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|rstep_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstep_reg\(17));

-- Location: FF_X59_Y27_N15
\my_dma|wstep_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[17]~17_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|wstep_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstep_reg\(17));

-- Location: LCCOMB_X59_Y27_N14
\bus1|c2_rdatabus[17]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[17]~180_combout\ = (\bus1|c2_rdatabus[17]~179_combout\ & (((\my_dma|wstep_reg\(17)) # (\my_dma|ck_S4_ADDRBUS\(0))))) # (!\bus1|c2_rdatabus[17]~179_combout\ & (\my_dma|rstep_reg\(17) & ((!\my_dma|ck_S4_ADDRBUS\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[17]~179_combout\,
	datab => \my_dma|rstep_reg\(17),
	datac => \my_dma|wstep_reg\(17),
	datad => \my_dma|ck_S4_ADDRBUS\(0),
	combout => \bus1|c2_rdatabus[17]~180_combout\);

-- Location: FF_X57_Y31_N9
\my_dma|ck_S4_ADDRBUS[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_ADDRBUS[3]~5_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \bus1|S4_MW~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|ck_S4_ADDRBUS\(3));

-- Location: LCCOMB_X58_Y31_N20
\bus1|c1_op.slave.s4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_op.slave.s4~2_combout\ = (\bus1|c1_op~9_combout\ & ((\uut|instr_decode|Equal16~0_combout\) # ((\my_dma|DMA_State.dma_idle~q\) # (\uut|instr_decode|Equal15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|Equal16~0_combout\,
	datab => \my_dma|DMA_State.dma_idle~q\,
	datac => \bus1|c1_op~9_combout\,
	datad => \uut|instr_decode|Equal15~1_combout\,
	combout => \bus1|c1_op.slave.s4~2_combout\);

-- Location: LCCOMB_X58_Y31_N18
\bus1|c2_op.slave.s4~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_op.slave.s4~feeder_combout\ = \bus1|c1_op.slave.s4~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bus1|c1_op.slave.s4~2_combout\,
	combout => \bus1|c2_op.slave.s4~feeder_combout\);

-- Location: FF_X58_Y31_N19
\bus1|c2_op.slave.s4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus1|c2_op.slave.s4~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \bus1|c1_nready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bus1|c2_op.slave.s4~q\);

-- Location: LCCOMB_X57_Y31_N8
\bus1|c2_rdatabus[21]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[21]~5_combout\ = ((!\bus1|c2_op.slave.s4~q\) # (!\my_dma|ck_S4_ADDRBUS\(3))) # (!\bus1|c2_op.op.read~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c2_op.op.read~q\,
	datac => \my_dma|ck_S4_ADDRBUS\(3),
	datad => \bus1|c2_op.slave.s4~q\,
	combout => \bus1|c2_rdatabus[21]~5_combout\);

-- Location: FF_X57_Y31_N3
\my_dma|ck_S4_ADDRBUS[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_ADDRBUS[2]~4_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \bus1|S4_MW~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|ck_S4_ADDRBUS\(2));

-- Location: LCCOMB_X57_Y31_N12
\bus1|c2_rdatabus[21]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[21]~6_combout\ = (\bus1|c2_rdatabus[21]~5_combout\ & (\bus1|c2_op.slave.s3~q\ & (\bus1|c2_op.op.read~q\))) # (!\bus1|c2_rdatabus[21]~5_combout\ & (((!\my_dma|ck_S4_ADDRBUS\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_op.slave.s3~q\,
	datab => \bus1|c2_op.op.read~q\,
	datac => \bus1|c2_rdatabus[21]~5_combout\,
	datad => \my_dma|ck_S4_ADDRBUS\(2),
	combout => \bus1|c2_rdatabus[21]~6_combout\);

-- Location: LCCOMB_X57_Y31_N10
\bus1|c2_rdatabus[21]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[21]~7_combout\ = (!\bus1|c2_rdatabus[21]~5_combout\ & ((\bus1|c2_rdatabus[21]~6_combout\) # ((!\my_dma|ck_S4_ADDRBUS\(0) & \my_dma|ck_S4_ADDRBUS\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~6_combout\,
	datab => \bus1|c2_rdatabus[21]~5_combout\,
	datac => \my_dma|ck_S4_ADDRBUS\(0),
	datad => \my_dma|ck_S4_ADDRBUS\(1),
	combout => \bus1|c2_rdatabus[21]~7_combout\);

-- Location: LCCOMB_X56_Y27_N4
\bus1|S4_WDATABUS[16]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S4_WDATABUS[16]~16_combout\ = (\bus1|c1_wdatabus[16]~17_combout\ & (\bus1|c1_op.master.default~0_combout\ & \bus1|c1_op~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_wdatabus[16]~17_combout\,
	datab => \bus1|c1_op.master.default~0_combout\,
	datad => \bus1|c1_op~9_combout\,
	combout => \bus1|S4_WDATABUS[16]~16_combout\);

-- Location: LCCOMB_X55_Y27_N22
\my_dma|rstep_reg[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|rstep_reg[16]~feeder_combout\ = \bus1|S4_WDATABUS[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|S4_WDATABUS[16]~16_combout\,
	combout => \my_dma|rstep_reg[16]~feeder_combout\);

-- Location: FF_X55_Y27_N23
\my_dma|rstep_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|rstep_reg[16]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|rstep_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstep_reg\(16));

-- Location: LCCOMB_X58_Y29_N30
\bus1|S4_WDATABUS[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S4_WDATABUS[15]~15_combout\ = (\bus1|c1_op.master.default~0_combout\ & (\bus1|c1_op~9_combout\ & \bus1|c1_wdatabus[15]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_op.master.default~0_combout\,
	datac => \bus1|c1_op~9_combout\,
	datad => \bus1|c1_wdatabus[15]~16_combout\,
	combout => \bus1|S4_WDATABUS[15]~15_combout\);

-- Location: LCCOMB_X55_Y26_N28
\my_dma|rstep_reg[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|rstep_reg[15]~feeder_combout\ = \bus1|S4_WDATABUS[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|S4_WDATABUS[15]~15_combout\,
	combout => \my_dma|rstep_reg[15]~feeder_combout\);

-- Location: FF_X55_Y26_N29
\my_dma|rstep_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|rstep_reg[15]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|rstep_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstep_reg\(15));

-- Location: LCCOMB_X55_Y26_N26
\my_dma|rstep_reg[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|rstep_reg[12]~feeder_combout\ = \bus1|S4_WDATABUS[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|S4_WDATABUS[12]~12_combout\,
	combout => \my_dma|rstep_reg[12]~feeder_combout\);

-- Location: FF_X55_Y26_N27
\my_dma|rstep_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|rstep_reg[12]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|rstep_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstep_reg\(12));

-- Location: LCCOMB_X54_Y32_N24
\my_dma|raddr_reg[12]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[12]~56_combout\ = ((\my_dma|rstep_reg\(12) $ (\my_dma|raddr_reg\(12) $ (!\my_dma|raddr_reg[11]~55\)))) # (GND)
-- \my_dma|raddr_reg[12]~57\ = CARRY((\my_dma|rstep_reg\(12) & ((\my_dma|raddr_reg\(12)) # (!\my_dma|raddr_reg[11]~55\))) # (!\my_dma|rstep_reg\(12) & (\my_dma|raddr_reg\(12) & !\my_dma|raddr_reg[11]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|rstep_reg\(12),
	datab => \my_dma|raddr_reg\(12),
	datad => VCC,
	cin => \my_dma|raddr_reg[11]~55\,
	combout => \my_dma|raddr_reg[12]~56_combout\,
	cout => \my_dma|raddr_reg[12]~57\);

-- Location: LCCOMB_X54_Y30_N24
\my_dma|raddr_reg[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[12]~feeder_combout\ = \my_dma|raddr_reg[12]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_dma|raddr_reg[12]~56_combout\,
	combout => \my_dma|raddr_reg[12]~feeder_combout\);

-- Location: FF_X55_Y27_N9
\my_dma|rstart_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[12]~12_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|rstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstart_reg\(12));

-- Location: FF_X54_Y30_N25
\my_dma|raddr_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|raddr_reg[12]~feeder_combout\,
	asdata => \my_dma|rstart_reg\(12),
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|raddr_reg\(12));

-- Location: LCCOMB_X54_Y32_N26
\my_dma|raddr_reg[13]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[13]~58_combout\ = (\my_dma|rstep_reg\(13) & ((\my_dma|raddr_reg\(13) & (\my_dma|raddr_reg[12]~57\ & VCC)) # (!\my_dma|raddr_reg\(13) & (!\my_dma|raddr_reg[12]~57\)))) # (!\my_dma|rstep_reg\(13) & ((\my_dma|raddr_reg\(13) & 
-- (!\my_dma|raddr_reg[12]~57\)) # (!\my_dma|raddr_reg\(13) & ((\my_dma|raddr_reg[12]~57\) # (GND)))))
-- \my_dma|raddr_reg[13]~59\ = CARRY((\my_dma|rstep_reg\(13) & (!\my_dma|raddr_reg\(13) & !\my_dma|raddr_reg[12]~57\)) # (!\my_dma|rstep_reg\(13) & ((!\my_dma|raddr_reg[12]~57\) # (!\my_dma|raddr_reg\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|rstep_reg\(13),
	datab => \my_dma|raddr_reg\(13),
	datad => VCC,
	cin => \my_dma|raddr_reg[12]~57\,
	combout => \my_dma|raddr_reg[13]~58_combout\,
	cout => \my_dma|raddr_reg[13]~59\);

-- Location: LCCOMB_X54_Y32_N28
\my_dma|raddr_reg[14]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[14]~60_combout\ = ((\my_dma|rstep_reg\(14) $ (\my_dma|raddr_reg\(14) $ (!\my_dma|raddr_reg[13]~59\)))) # (GND)
-- \my_dma|raddr_reg[14]~61\ = CARRY((\my_dma|rstep_reg\(14) & ((\my_dma|raddr_reg\(14)) # (!\my_dma|raddr_reg[13]~59\))) # (!\my_dma|rstep_reg\(14) & (\my_dma|raddr_reg\(14) & !\my_dma|raddr_reg[13]~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|rstep_reg\(14),
	datab => \my_dma|raddr_reg\(14),
	datad => VCC,
	cin => \my_dma|raddr_reg[13]~59\,
	combout => \my_dma|raddr_reg[14]~60_combout\,
	cout => \my_dma|raddr_reg[14]~61\);

-- Location: LCCOMB_X54_Y32_N30
\my_dma|raddr_reg[15]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[15]~62_combout\ = (\my_dma|rstep_reg\(15) & ((\my_dma|raddr_reg\(15) & (\my_dma|raddr_reg[14]~61\ & VCC)) # (!\my_dma|raddr_reg\(15) & (!\my_dma|raddr_reg[14]~61\)))) # (!\my_dma|rstep_reg\(15) & ((\my_dma|raddr_reg\(15) & 
-- (!\my_dma|raddr_reg[14]~61\)) # (!\my_dma|raddr_reg\(15) & ((\my_dma|raddr_reg[14]~61\) # (GND)))))
-- \my_dma|raddr_reg[15]~63\ = CARRY((\my_dma|rstep_reg\(15) & (!\my_dma|raddr_reg\(15) & !\my_dma|raddr_reg[14]~61\)) # (!\my_dma|rstep_reg\(15) & ((!\my_dma|raddr_reg[14]~61\) # (!\my_dma|raddr_reg\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|rstep_reg\(15),
	datab => \my_dma|raddr_reg\(15),
	datad => VCC,
	cin => \my_dma|raddr_reg[14]~61\,
	combout => \my_dma|raddr_reg[15]~62_combout\,
	cout => \my_dma|raddr_reg[15]~63\);

-- Location: LCCOMB_X55_Y32_N8
\my_dma|raddr_reg[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[15]~feeder_combout\ = \my_dma|raddr_reg[15]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_dma|raddr_reg[15]~62_combout\,
	combout => \my_dma|raddr_reg[15]~feeder_combout\);

-- Location: FF_X55_Y26_N15
\my_dma|rstart_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[15]~15_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|rstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstart_reg\(15));

-- Location: FF_X55_Y32_N9
\my_dma|raddr_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|raddr_reg[15]~feeder_combout\,
	asdata => \my_dma|rstart_reg\(15),
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|raddr_reg\(15));

-- Location: LCCOMB_X54_Y31_N0
\my_dma|raddr_reg[16]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[16]~64_combout\ = ((\my_dma|raddr_reg\(16) $ (\my_dma|rstep_reg\(16) $ (!\my_dma|raddr_reg[15]~63\)))) # (GND)
-- \my_dma|raddr_reg[16]~65\ = CARRY((\my_dma|raddr_reg\(16) & ((\my_dma|rstep_reg\(16)) # (!\my_dma|raddr_reg[15]~63\))) # (!\my_dma|raddr_reg\(16) & (\my_dma|rstep_reg\(16) & !\my_dma|raddr_reg[15]~63\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|raddr_reg\(16),
	datab => \my_dma|rstep_reg\(16),
	datad => VCC,
	cin => \my_dma|raddr_reg[15]~63\,
	combout => \my_dma|raddr_reg[16]~64_combout\,
	cout => \my_dma|raddr_reg[16]~65\);

-- Location: LCCOMB_X55_Y29_N28
\my_dma|raddr_reg[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[16]~feeder_combout\ = \my_dma|raddr_reg[16]~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_dma|raddr_reg[16]~64_combout\,
	combout => \my_dma|raddr_reg[16]~feeder_combout\);

-- Location: FF_X55_Y27_N1
\my_dma|rstart_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[16]~16_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|rstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstart_reg\(16));

-- Location: FF_X55_Y29_N29
\my_dma|raddr_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|raddr_reg[16]~feeder_combout\,
	asdata => \my_dma|rstart_reg\(16),
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|raddr_reg\(16));

-- Location: LCCOMB_X54_Y31_N2
\my_dma|raddr_reg[17]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[17]~66_combout\ = (\my_dma|rstep_reg\(17) & ((\my_dma|raddr_reg\(17) & (\my_dma|raddr_reg[16]~65\ & VCC)) # (!\my_dma|raddr_reg\(17) & (!\my_dma|raddr_reg[16]~65\)))) # (!\my_dma|rstep_reg\(17) & ((\my_dma|raddr_reg\(17) & 
-- (!\my_dma|raddr_reg[16]~65\)) # (!\my_dma|raddr_reg\(17) & ((\my_dma|raddr_reg[16]~65\) # (GND)))))
-- \my_dma|raddr_reg[17]~67\ = CARRY((\my_dma|rstep_reg\(17) & (!\my_dma|raddr_reg\(17) & !\my_dma|raddr_reg[16]~65\)) # (!\my_dma|rstep_reg\(17) & ((!\my_dma|raddr_reg[16]~65\) # (!\my_dma|raddr_reg\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|rstep_reg\(17),
	datab => \my_dma|raddr_reg\(17),
	datad => VCC,
	cin => \my_dma|raddr_reg[16]~65\,
	combout => \my_dma|raddr_reg[17]~66_combout\,
	cout => \my_dma|raddr_reg[17]~67\);

-- Location: LCCOMB_X55_Y30_N12
\my_dma|raddr_reg[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[17]~feeder_combout\ = \my_dma|raddr_reg[17]~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|raddr_reg[17]~66_combout\,
	combout => \my_dma|raddr_reg[17]~feeder_combout\);

-- Location: FF_X55_Y30_N13
\my_dma|raddr_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|raddr_reg[17]~feeder_combout\,
	asdata => \my_dma|rstart_reg\(17),
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|raddr_reg\(17));

-- Location: LCCOMB_X57_Y31_N2
\bus1|c2_rdatabus[21]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[21]~8_combout\ = (((!\bus1|c2_op.slave.s4~q\) # (!\my_dma|ck_S4_ADDRBUS\(2))) # (!\my_dma|ck_S4_ADDRBUS\(1))) # (!\bus1|c2_op.op.read~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_op.op.read~q\,
	datab => \my_dma|ck_S4_ADDRBUS\(1),
	datac => \my_dma|ck_S4_ADDRBUS\(2),
	datad => \bus1|c2_op.slave.s4~q\,
	combout => \bus1|c2_rdatabus[21]~8_combout\);

-- Location: LCCOMB_X56_Y30_N20
\bus1|c2_rdatabus[17]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[17]~181_combout\ = (\my_dma|raddr_reg\(17) & (\my_dma|ck_S4_ADDRBUS\(0) & !\bus1|c2_rdatabus[21]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|raddr_reg\(17),
	datab => \my_dma|ck_S4_ADDRBUS\(0),
	datad => \bus1|c2_rdatabus[21]~8_combout\,
	combout => \bus1|c2_rdatabus[17]~181_combout\);

-- Location: FF_X56_Y30_N11
\my_dma|wstep_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[2]~2_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|wstep_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstep_reg\(2));

-- Location: FF_X56_Y28_N23
\my_dma|wstep_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[1]~1_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|wstep_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstep_reg\(1));

-- Location: LCCOMB_X54_Y29_N2
\my_dma|waddr_reg[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|waddr_reg[1]~18_combout\ = (\my_dma|wstep_reg\(1) & ((\my_dma|waddr_reg\(1) & (\my_dma|waddr_reg[0]~17\ & VCC)) # (!\my_dma|waddr_reg\(1) & (!\my_dma|waddr_reg[0]~17\)))) # (!\my_dma|wstep_reg\(1) & ((\my_dma|waddr_reg\(1) & 
-- (!\my_dma|waddr_reg[0]~17\)) # (!\my_dma|waddr_reg\(1) & ((\my_dma|waddr_reg[0]~17\) # (GND)))))
-- \my_dma|waddr_reg[1]~19\ = CARRY((\my_dma|wstep_reg\(1) & (!\my_dma|waddr_reg\(1) & !\my_dma|waddr_reg[0]~17\)) # (!\my_dma|wstep_reg\(1) & ((!\my_dma|waddr_reg[0]~17\) # (!\my_dma|waddr_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|wstep_reg\(1),
	datab => \my_dma|waddr_reg\(1),
	datad => VCC,
	cin => \my_dma|waddr_reg[0]~17\,
	combout => \my_dma|waddr_reg[1]~18_combout\,
	cout => \my_dma|waddr_reg[1]~19\);

-- Location: LCCOMB_X55_Y29_N14
\my_dma|waddr_reg[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|waddr_reg[1]~feeder_combout\ = \my_dma|waddr_reg[1]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_dma|waddr_reg[1]~18_combout\,
	combout => \my_dma|waddr_reg[1]~feeder_combout\);

-- Location: LCCOMB_X56_Y28_N12
\my_dma|wstart_reg[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|wstart_reg[1]~feeder_combout\ = \bus1|S4_WDATABUS[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|S4_WDATABUS[1]~1_combout\,
	combout => \my_dma|wstart_reg[1]~feeder_combout\);

-- Location: FF_X56_Y28_N13
\my_dma|wstart_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|wstart_reg[1]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|wstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstart_reg\(1));

-- Location: FF_X55_Y29_N15
\my_dma|waddr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|waddr_reg[1]~feeder_combout\,
	asdata => \my_dma|wstart_reg\(1),
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|waddr_reg\(1));

-- Location: LCCOMB_X54_Y29_N4
\my_dma|waddr_reg[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|waddr_reg[2]~20_combout\ = ((\my_dma|waddr_reg\(2) $ (\my_dma|wstep_reg\(2) $ (!\my_dma|waddr_reg[1]~19\)))) # (GND)
-- \my_dma|waddr_reg[2]~21\ = CARRY((\my_dma|waddr_reg\(2) & ((\my_dma|wstep_reg\(2)) # (!\my_dma|waddr_reg[1]~19\))) # (!\my_dma|waddr_reg\(2) & (\my_dma|wstep_reg\(2) & !\my_dma|waddr_reg[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|waddr_reg\(2),
	datab => \my_dma|wstep_reg\(2),
	datad => VCC,
	cin => \my_dma|waddr_reg[1]~19\,
	combout => \my_dma|waddr_reg[2]~20_combout\,
	cout => \my_dma|waddr_reg[2]~21\);

-- Location: LCCOMB_X55_Y29_N8
\my_dma|waddr_reg[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|waddr_reg[2]~feeder_combout\ = \my_dma|waddr_reg[2]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_dma|waddr_reg[2]~20_combout\,
	combout => \my_dma|waddr_reg[2]~feeder_combout\);

-- Location: LCCOMB_X56_Y30_N0
\my_dma|wstart_reg[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|wstart_reg[2]~feeder_combout\ = \bus1|S4_WDATABUS[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|S4_WDATABUS[2]~2_combout\,
	combout => \my_dma|wstart_reg[2]~feeder_combout\);

-- Location: FF_X56_Y30_N1
\my_dma|wstart_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|wstart_reg[2]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|wstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstart_reg\(2));

-- Location: FF_X55_Y29_N9
\my_dma|waddr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|waddr_reg[2]~feeder_combout\,
	asdata => \my_dma|wstart_reg\(2),
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|waddr_reg\(2));

-- Location: LCCOMB_X55_Y26_N16
\my_dma|rstep_reg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|rstep_reg[0]~feeder_combout\ = \bus1|S4_WDATABUS[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|S4_WDATABUS[0]~0_combout\,
	combout => \my_dma|rstep_reg[0]~feeder_combout\);

-- Location: FF_X55_Y26_N17
\my_dma|rstep_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|rstep_reg[0]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|rstep_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstep_reg\(0));

-- Location: LCCOMB_X54_Y32_N0
\my_dma|raddr_reg[0]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[0]~32_combout\ = (\my_dma|raddr_reg\(0) & (\my_dma|rstep_reg\(0) $ (VCC))) # (!\my_dma|raddr_reg\(0) & (\my_dma|rstep_reg\(0) & VCC))
-- \my_dma|raddr_reg[0]~33\ = CARRY((\my_dma|raddr_reg\(0) & \my_dma|rstep_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|raddr_reg\(0),
	datab => \my_dma|rstep_reg\(0),
	datad => VCC,
	combout => \my_dma|raddr_reg[0]~32_combout\,
	cout => \my_dma|raddr_reg[0]~33\);

-- Location: LCCOMB_X54_Y30_N0
\my_dma|raddr_reg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[0]~feeder_combout\ = \my_dma|raddr_reg[0]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_dma|raddr_reg[0]~32_combout\,
	combout => \my_dma|raddr_reg[0]~feeder_combout\);

-- Location: FF_X55_Y26_N11
\my_dma|rstart_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[0]~0_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|rstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstart_reg\(0));

-- Location: FF_X54_Y30_N1
\my_dma|raddr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|raddr_reg[0]~feeder_combout\,
	asdata => \my_dma|rstart_reg\(0),
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|raddr_reg\(0));

-- Location: LCCOMB_X54_Y32_N2
\my_dma|raddr_reg[1]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[1]~34_combout\ = (\my_dma|raddr_reg\(1) & ((\my_dma|rstep_reg\(1) & (\my_dma|raddr_reg[0]~33\ & VCC)) # (!\my_dma|rstep_reg\(1) & (!\my_dma|raddr_reg[0]~33\)))) # (!\my_dma|raddr_reg\(1) & ((\my_dma|rstep_reg\(1) & 
-- (!\my_dma|raddr_reg[0]~33\)) # (!\my_dma|rstep_reg\(1) & ((\my_dma|raddr_reg[0]~33\) # (GND)))))
-- \my_dma|raddr_reg[1]~35\ = CARRY((\my_dma|raddr_reg\(1) & (!\my_dma|rstep_reg\(1) & !\my_dma|raddr_reg[0]~33\)) # (!\my_dma|raddr_reg\(1) & ((!\my_dma|raddr_reg[0]~33\) # (!\my_dma|rstep_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|raddr_reg\(1),
	datab => \my_dma|rstep_reg\(1),
	datad => VCC,
	cin => \my_dma|raddr_reg[0]~33\,
	combout => \my_dma|raddr_reg[1]~34_combout\,
	cout => \my_dma|raddr_reg[1]~35\);

-- Location: LCCOMB_X54_Y32_N4
\my_dma|raddr_reg[2]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[2]~36_combout\ = ((\my_dma|rstep_reg\(2) $ (\my_dma|raddr_reg\(2) $ (!\my_dma|raddr_reg[1]~35\)))) # (GND)
-- \my_dma|raddr_reg[2]~37\ = CARRY((\my_dma|rstep_reg\(2) & ((\my_dma|raddr_reg\(2)) # (!\my_dma|raddr_reg[1]~35\))) # (!\my_dma|rstep_reg\(2) & (\my_dma|raddr_reg\(2) & !\my_dma|raddr_reg[1]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|rstep_reg\(2),
	datab => \my_dma|raddr_reg\(2),
	datad => VCC,
	cin => \my_dma|raddr_reg[1]~35\,
	combout => \my_dma|raddr_reg[2]~36_combout\,
	cout => \my_dma|raddr_reg[2]~37\);

-- Location: LCCOMB_X55_Y29_N2
\my_dma|raddr_reg[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[2]~feeder_combout\ = \my_dma|raddr_reg[2]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_dma|raddr_reg[2]~36_combout\,
	combout => \my_dma|raddr_reg[2]~feeder_combout\);

-- Location: FF_X55_Y28_N7
\my_dma|rstart_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[2]~2_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|rstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstart_reg\(2));

-- Location: FF_X55_Y29_N3
\my_dma|raddr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|raddr_reg[2]~feeder_combout\,
	asdata => \my_dma|rstart_reg\(2),
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|raddr_reg\(2));

-- Location: LCCOMB_X55_Y29_N6
\my_dma|Selector70~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|Selector70~0_combout\ = (\my_dma|DMA_State.dma_waddr~q\ & (\my_dma|waddr_reg\(2))) # (!\my_dma|DMA_State.dma_waddr~q\ & ((\my_dma|raddr_reg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|DMA_State.dma_waddr~q\,
	datab => \my_dma|waddr_reg\(2),
	datad => \my_dma|raddr_reg\(2),
	combout => \my_dma|Selector70~0_combout\);

-- Location: LCCOMB_X59_Y27_N18
\my_dma|M2_ADDRBUS[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|M2_ADDRBUS\(2) = (GLOBAL(\my_dma|M2_ADDRBUS~0clkctrl_outclk\) & ((\my_dma|M2_ADDRBUS\(2)))) # (!GLOBAL(\my_dma|M2_ADDRBUS~0clkctrl_outclk\) & (\my_dma|Selector70~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|Selector70~0_combout\,
	datab => \my_dma|M2_ADDRBUS\(2),
	datad => \my_dma|M2_ADDRBUS~0clkctrl_outclk\,
	combout => \my_dma|M2_ADDRBUS\(2));

-- Location: LCCOMB_X59_Y27_N12
\bus2|c1_op.slave.s2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|c1_op.slave.s2~1_combout\ = (\uut|pc_calculation|Add0~2_combout\ & (((!\uut|memory_logic|Add0~4_combout\)))) # (!\uut|pc_calculation|Add0~2_combout\ & (((!\bus1|c1_op.master.m2~0_combout\)) # (!\my_dma|M2_ADDRBUS\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|pc_calculation|Add0~2_combout\,
	datab => \my_dma|M2_ADDRBUS\(2),
	datac => \uut|memory_logic|Add0~4_combout\,
	datad => \bus1|c1_op.master.m2~0_combout\,
	combout => \bus2|c1_op.slave.s2~1_combout\);

-- Location: LCCOMB_X59_Y27_N8
\bus2|c1_op.slave.s2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|c1_op.slave.s2~3_combout\ = ((\bus2|c1_op.slave.s2~1_combout\ & (\bus2|c1_op.slave.s2~2_combout\ & \bus2|c1_op.slave.s2~0_combout\))) # (!\bus1|c1_addrbus[8]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus2|c1_op.slave.s2~1_combout\,
	datab => \bus1|c1_addrbus[8]~9_combout\,
	datac => \bus2|c1_op.slave.s2~2_combout\,
	datad => \bus2|c1_op.slave.s2~0_combout\,
	combout => \bus2|c1_op.slave.s2~3_combout\);

-- Location: LCCOMB_X60_Y30_N22
\bus2|c1_op.slave.s2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|c1_op.slave.s2~4_combout\ = (\bus2|LessThan2~1_combout\ & (((!\bus1|c1_addrbus[9]~10_combout\ & \bus2|c1_op.slave.s2~3_combout\)) # (!\bus1|c1_addrbus~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_addrbus~2_combout\,
	datab => \bus2|LessThan2~1_combout\,
	datac => \bus1|c1_addrbus[9]~10_combout\,
	datad => \bus2|c1_op.slave.s2~3_combout\,
	combout => \bus2|c1_op.slave.s2~4_combout\);

-- Location: LCCOMB_X61_Y27_N0
\bus2|c1_op.slave.s2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|c1_op.slave.s2~5_combout\ = (\bus2|c1_addrbus[14]~3_combout\ & (\bus2|S1_MR~0_combout\ & \bus2|c1_op.slave.s2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus2|c1_addrbus[14]~3_combout\,
	datac => \bus2|S1_MR~0_combout\,
	datad => \bus2|c1_op.slave.s2~4_combout\,
	combout => \bus2|c1_op.slave.s2~5_combout\);

-- Location: FF_X61_Y27_N1
\bus2|c2_op.slave.s2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus2|c1_op.slave.s2~5_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bus2|c2_op.slave.s2~q\);

-- Location: LCCOMB_X60_Y31_N10
\bus1|c2_rdatabus[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[0]~10_combout\ = (\bus2|c2_op.master.m1~q\ & (\bus2|c2_op.op.read~q\ & \bus2|c2_op.slave.s2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus2|c2_op.master.m1~q\,
	datac => \bus2|c2_op.op.read~q\,
	datad => \bus2|c2_op.slave.s2~q\,
	combout => \bus1|c2_rdatabus[0]~10_combout\);

-- Location: LCCOMB_X60_Y30_N0
\bus2|S2_WDATABUS[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S2_WDATABUS[3]~1_combout\ = (\bus2|S1_MR~0_combout\ & (\bus2|S2_WDATABUS[3]~0_combout\ & (\bus2|c1_op.slave.s2~4_combout\ & \bus2|c1_addrbus[14]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus2|S1_MR~0_combout\,
	datab => \bus2|S2_WDATABUS[3]~0_combout\,
	datac => \bus2|c1_op.slave.s2~4_combout\,
	datad => \bus2|c1_addrbus[14]~3_combout\,
	combout => \bus2|S2_WDATABUS[3]~1_combout\);

-- Location: LCCOMB_X60_Y27_N18
\bus1|c2_rdatabus[17]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[17]~182_combout\ = (\bus1|c2_rdatabus[0]~10_combout\ & (\bus2|S2_WDATABUS[3]~1_combout\ & \bus1|c1_wdatabus[17]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[0]~10_combout\,
	datac => \bus2|S2_WDATABUS[3]~1_combout\,
	datad => \bus1|c1_wdatabus[17]~18_combout\,
	combout => \bus1|c2_rdatabus[17]~182_combout\);

-- Location: LCCOMB_X60_Y27_N16
\bus1|c2_rdatabus[17]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[17]~183_combout\ = (\bus1|c2_rdatabus[21]~5_combout\ & ((\bus1|c2_rdatabus[21]~6_combout\ & ((\bus1|c2_rdatabus[17]~182_combout\))) # (!\bus1|c2_rdatabus[21]~6_combout\ & (\bus1|c2_rdatabus[17]~181_combout\)))) # 
-- (!\bus1|c2_rdatabus[21]~5_combout\ & (((\bus1|c2_rdatabus[21]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~5_combout\,
	datab => \bus1|c2_rdatabus[17]~181_combout\,
	datac => \bus1|c2_rdatabus[21]~6_combout\,
	datad => \bus1|c2_rdatabus[17]~182_combout\,
	combout => \bus1|c2_rdatabus[17]~183_combout\);

-- Location: LCCOMB_X60_Y27_N10
\bus1|c2_rdatabus[17]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[17]~184_combout\ = (\bus1|c2_rdatabus[21]~7_combout\ & ((\bus1|c2_rdatabus[17]~183_combout\ & (\bus1|c2_rdatabus[17]~180_combout\)) # (!\bus1|c2_rdatabus[17]~183_combout\ & ((\my_dma|count_reg\(17)))))) # 
-- (!\bus1|c2_rdatabus[21]~7_combout\ & (((\bus1|c2_rdatabus[17]~183_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[17]~180_combout\,
	datab => \bus1|c2_rdatabus[21]~7_combout\,
	datac => \my_dma|count_reg\(17),
	datad => \bus1|c2_rdatabus[17]~183_combout\,
	combout => \bus1|c2_rdatabus[17]~184_combout\);

-- Location: LCCOMB_X60_Y30_N6
\bus2|S1_MR~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S1_MR~1_combout\ = (\bus1|S3_MR~0_combout\ & (\bus2|S1_MR~0_combout\ & !\bus2|LessThan2~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|S3_MR~0_combout\,
	datab => \bus2|S1_MR~0_combout\,
	datad => \bus2|LessThan2~1_combout\,
	combout => \bus2|S1_MR~1_combout\);

-- Location: FF_X61_Y26_N13
\my_counter|read_addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus2|S1_ADDRBUS[1]~3_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \bus2|S1_MR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|read_addr\(1));

-- Location: LCCOMB_X60_Y22_N0
\my_counter|count[1][16]~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[1][16]~304_combout\ = ((\my_counter|cstate[1].count_up~q\ $ (\my_counter|count[1][16]~q\ $ (\my_counter|count[1][15]~213\)))) # (GND)
-- \my_counter|count[1][16]~305\ = CARRY((\my_counter|cstate[1].count_up~q\ & (\my_counter|count[1][16]~q\ & !\my_counter|count[1][15]~213\)) # (!\my_counter|cstate[1].count_up~q\ & ((\my_counter|count[1][16]~q\) # (!\my_counter|count[1][15]~213\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[1].count_up~q\,
	datab => \my_counter|count[1][16]~q\,
	datad => VCC,
	cin => \my_counter|count[1][15]~213\,
	combout => \my_counter|count[1][16]~304_combout\,
	cout => \my_counter|count[1][16]~305\);

-- Location: LCCOMB_X60_Y22_N2
\my_counter|count[1][17]~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[1][17]~314_combout\ = (\my_counter|cstate[1].count_up~q\ & ((\my_counter|count[1][17]~q\ & (!\my_counter|count[1][16]~305\)) # (!\my_counter|count[1][17]~q\ & ((\my_counter|count[1][16]~305\) # (GND))))) # 
-- (!\my_counter|cstate[1].count_up~q\ & ((\my_counter|count[1][17]~q\ & (\my_counter|count[1][16]~305\ & VCC)) # (!\my_counter|count[1][17]~q\ & (!\my_counter|count[1][16]~305\))))
-- \my_counter|count[1][17]~315\ = CARRY((\my_counter|cstate[1].count_up~q\ & ((!\my_counter|count[1][16]~305\) # (!\my_counter|count[1][17]~q\))) # (!\my_counter|cstate[1].count_up~q\ & (!\my_counter|count[1][17]~q\ & !\my_counter|count[1][16]~305\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[1].count_up~q\,
	datab => \my_counter|count[1][17]~q\,
	datad => VCC,
	cin => \my_counter|count[1][16]~305\,
	combout => \my_counter|count[1][17]~314_combout\,
	cout => \my_counter|count[1][17]~315\);

-- Location: FF_X60_Y22_N3
\my_counter|count[1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[1][17]~314_combout\,
	asdata => \bus2|S1_WDATABUS[17]~18_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[1]~2_combout\,
	ena => \my_counter|count[1][4]~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[1][17]~q\);

-- Location: LCCOMB_X59_Y24_N8
\bus1|c2_rdatabus[17]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[17]~185_combout\ = (\my_counter|read_addr\(1) & (((\my_counter|read_addr\(0))))) # (!\my_counter|read_addr\(1) & ((\my_counter|read_addr\(0) & ((\my_counter|count[1][17]~q\))) # (!\my_counter|read_addr\(0) & 
-- (\my_counter|count[0][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[0][17]~q\,
	datab => \my_counter|read_addr\(1),
	datac => \my_counter|read_addr\(0),
	datad => \my_counter|count[1][17]~q\,
	combout => \bus1|c2_rdatabus[17]~185_combout\);

-- Location: LCCOMB_X59_Y24_N14
\bus1|c2_rdatabus[17]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[17]~186_combout\ = (\my_counter|read_addr\(1) & ((\bus1|c2_rdatabus[17]~185_combout\ & (\my_counter|count[3][17]~q\)) # (!\bus1|c2_rdatabus[17]~185_combout\ & ((\my_counter|count[2][17]~q\))))) # (!\my_counter|read_addr\(1) & 
-- (((\bus1|c2_rdatabus[17]~185_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[3][17]~q\,
	datab => \my_counter|read_addr\(1),
	datac => \bus1|c2_rdatabus[17]~185_combout\,
	datad => \my_counter|count[2][17]~q\,
	combout => \bus1|c2_rdatabus[17]~186_combout\);

-- Location: LCCOMB_X61_Y28_N28
\bus1|c2_rdatabus[17]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[17]~187_combout\ = (\bus1|c2_rdatabus[21]~1_combout\ & ((\bus1|c2_rdatabus[17]~186_combout\) # ((\bus1|c2_rdatabus[0]~14_combout\ & \bus1|c2_rdatabus[17]~184_combout\)))) # (!\bus1|c2_rdatabus[21]~1_combout\ & 
-- (\bus1|c2_rdatabus[0]~14_combout\ & (\bus1|c2_rdatabus[17]~184_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~1_combout\,
	datab => \bus1|c2_rdatabus[0]~14_combout\,
	datac => \bus1|c2_rdatabus[17]~184_combout\,
	datad => \bus1|c2_rdatabus[17]~186_combout\,
	combout => \bus1|c2_rdatabus[17]~187_combout\);

-- Location: LCCOMB_X61_Y24_N28
\bus1|M2_RDATABUS[17]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|M2_RDATABUS[17]~18_combout\ = (\bus1|M2_RDATABUS[3]~0_combout\ & ((\bus1|c2_rdatabus[17]~178_combout\) # (\bus1|c2_rdatabus[17]~187_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|M2_RDATABUS[3]~0_combout\,
	datac => \bus1|c2_rdatabus[17]~178_combout\,
	datad => \bus1|c2_rdatabus[17]~187_combout\,
	combout => \bus1|M2_RDATABUS[17]~18_combout\);

-- Location: LCCOMB_X59_Y27_N22
\my_dma|DMA_RFile~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|DMA_RFile~0_combout\ = (\my_dma|DMA_State.dma_rdata~q\ & \bus1|M2_NREADY~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_dma|DMA_State.dma_rdata~q\,
	datad => \bus1|M2_NREADY~0_combout\,
	combout => \my_dma|DMA_RFile~0_combout\);

-- Location: FF_X61_Y24_N29
\my_dma|data_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus1|M2_RDATABUS[17]~18_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|DMA_RFile~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|data_reg\(17));

-- Location: LCCOMB_X61_Y24_N26
\bus1|c1_wdatabus[17]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_wdatabus[17]~18_combout\ = (\bus1|c1_wdatabus[31]~0_combout\ & ((\my_dma|data_reg\(17)) # ((\uut|instr_decode|Equal15~1_combout\ & \uut|register_file|Mux46~9_combout\)))) # (!\bus1|c1_wdatabus[31]~0_combout\ & 
-- (\uut|instr_decode|Equal15~1_combout\ & (\uut|register_file|Mux46~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_wdatabus[31]~0_combout\,
	datab => \uut|instr_decode|Equal15~1_combout\,
	datac => \uut|register_file|Mux46~9_combout\,
	datad => \my_dma|data_reg\(17),
	combout => \bus1|c1_wdatabus[17]~18_combout\);

-- Location: LCCOMB_X61_Y24_N18
\bus2|S1_WDATABUS[17]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S1_WDATABUS[17]~18_combout\ = (\bus1|c1_wdatabus[17]~18_combout\ & \bus2|S1_WDATABUS[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|c1_wdatabus[17]~18_combout\,
	datad => \bus2|S1_WDATABUS[0]~0_combout\,
	combout => \bus2|S1_WDATABUS[17]~18_combout\);

-- Location: FF_X60_Y24_N3
\my_counter|count[2][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[2][17]~312_combout\,
	asdata => \bus2|S1_WDATABUS[17]~18_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[2]~3_combout\,
	ena => \my_counter|count[2][25]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[2][17]~q\);

-- Location: LCCOMB_X60_Y24_N4
\my_counter|count[2][18]~322\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[2][18]~322_combout\ = ((\my_counter|cstate[2].count_up~q\ $ (\my_counter|count[2][18]~q\ $ (\my_counter|count[2][17]~313\)))) # (GND)
-- \my_counter|count[2][18]~323\ = CARRY((\my_counter|cstate[2].count_up~q\ & (\my_counter|count[2][18]~q\ & !\my_counter|count[2][17]~313\)) # (!\my_counter|cstate[2].count_up~q\ & ((\my_counter|count[2][18]~q\) # (!\my_counter|count[2][17]~313\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[2].count_up~q\,
	datab => \my_counter|count[2][18]~q\,
	datad => VCC,
	cin => \my_counter|count[2][17]~313\,
	combout => \my_counter|count[2][18]~322_combout\,
	cout => \my_counter|count[2][18]~323\);

-- Location: LCCOMB_X52_Y27_N12
\bus1|S1_WDATABUS[18]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S1_WDATABUS[18]~18_combout\ = (\bus1|c1_op.master.default~0_combout\ & (\bus1|c1_wdatabus[18]~19_combout\ & (!\bus1|c1_addrbus[13]~6_combout\ & \bus1|process_1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_op.master.default~0_combout\,
	datab => \bus1|c1_wdatabus[18]~19_combout\,
	datac => \bus1|c1_addrbus[13]~6_combout\,
	datad => \bus1|process_1~3_combout\,
	combout => \bus1|S1_WDATABUS[18]~18_combout\);

-- Location: M9K_X51_Y23_N0
\DRAM|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D63A0000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/hgarg/Downloads/ass4_evgeny/dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "altsyncram:DRAM|altsyncram_2f04:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \bus1|S1_MW~combout\,
	portare => \bus1|S1_MR~combout\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \DRAM|auto_generated|_~0_combout\,
	portadatain => \DRAM|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \DRAM|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DRAM|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y28_N8
\bus1|c2_rdatabus[18]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[18]~188_combout\ = (!\bus1|c2_rdatabus[21]~1_combout\ & (\DRAM|auto_generated|ram_block1a18~portadataout\ & (\bus1|c2_op.op.read~q\ & \bus1|c2_op.slave.s1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~1_combout\,
	datab => \DRAM|auto_generated|ram_block1a18~portadataout\,
	datac => \bus1|c2_op.op.read~q\,
	datad => \bus1|c2_op.slave.s1~q\,
	combout => \bus1|c2_rdatabus[18]~188_combout\);

-- Location: LCCOMB_X59_Y24_N0
\bus1|c2_rdatabus[18]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[18]~195_combout\ = (\my_counter|read_addr\(1) & (((\my_counter|read_addr\(0)) # (\my_counter|count[2][18]~q\)))) # (!\my_counter|read_addr\(1) & (\my_counter|count[0][18]~q\ & (!\my_counter|read_addr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|read_addr\(1),
	datab => \my_counter|count[0][18]~q\,
	datac => \my_counter|read_addr\(0),
	datad => \my_counter|count[2][18]~q\,
	combout => \bus1|c2_rdatabus[18]~195_combout\);

-- Location: LCCOMB_X60_Y22_N4
\my_counter|count[1][18]~320\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[1][18]~320_combout\ = ((\my_counter|cstate[1].count_up~q\ $ (\my_counter|count[1][18]~q\ $ (\my_counter|count[1][17]~315\)))) # (GND)
-- \my_counter|count[1][18]~321\ = CARRY((\my_counter|cstate[1].count_up~q\ & (\my_counter|count[1][18]~q\ & !\my_counter|count[1][17]~315\)) # (!\my_counter|cstate[1].count_up~q\ & ((\my_counter|count[1][18]~q\) # (!\my_counter|count[1][17]~315\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[1].count_up~q\,
	datab => \my_counter|count[1][18]~q\,
	datad => VCC,
	cin => \my_counter|count[1][17]~315\,
	combout => \my_counter|count[1][18]~320_combout\,
	cout => \my_counter|count[1][18]~321\);

-- Location: FF_X60_Y22_N5
\my_counter|count[1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[1][18]~320_combout\,
	asdata => \bus2|S1_WDATABUS[18]~19_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[1]~2_combout\,
	ena => \my_counter|count[1][4]~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[1][18]~q\);

-- Location: LCCOMB_X59_Y24_N22
\bus1|c2_rdatabus[18]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[18]~196_combout\ = (\bus1|c2_rdatabus[18]~195_combout\ & (((\my_counter|count[3][18]~q\) # (!\my_counter|read_addr\(0))))) # (!\bus1|c2_rdatabus[18]~195_combout\ & (\my_counter|count[1][18]~q\ & (\my_counter|read_addr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[18]~195_combout\,
	datab => \my_counter|count[1][18]~q\,
	datac => \my_counter|read_addr\(0),
	datad => \my_counter|count[3][18]~q\,
	combout => \bus1|c2_rdatabus[18]~196_combout\);

-- Location: LCCOMB_X56_Y27_N8
\bus1|S4_WDATABUS[18]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S4_WDATABUS[18]~18_combout\ = (\bus1|c1_op~9_combout\ & (\bus1|c1_op.master.default~0_combout\ & \bus1|c1_wdatabus[18]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_op~9_combout\,
	datab => \bus1|c1_op.master.default~0_combout\,
	datad => \bus1|c1_wdatabus[18]~19_combout\,
	combout => \bus1|S4_WDATABUS[18]~18_combout\);

-- Location: FF_X56_Y27_N17
\my_dma|wstart_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[18]~18_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|wstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstart_reg\(18));

-- Location: FF_X56_Y27_N23
\my_dma|wstep_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[18]~18_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|wstep_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstep_reg\(18));

-- Location: LCCOMB_X55_Y27_N6
\my_dma|rstep_reg[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|rstep_reg[18]~feeder_combout\ = \bus1|S4_WDATABUS[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|S4_WDATABUS[18]~18_combout\,
	combout => \my_dma|rstep_reg[18]~feeder_combout\);

-- Location: FF_X55_Y27_N7
\my_dma|rstep_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|rstep_reg[18]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|rstep_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstep_reg\(18));

-- Location: FF_X55_Y27_N21
\my_dma|rstart_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[18]~18_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|rstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstart_reg\(18));

-- Location: LCCOMB_X55_Y27_N20
\bus1|c2_rdatabus[18]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[18]~189_combout\ = (\my_dma|ck_S4_ADDRBUS\(1) & ((\my_dma|ck_S4_ADDRBUS\(0) & ((\my_dma|rstart_reg\(18)))) # (!\my_dma|ck_S4_ADDRBUS\(0) & (\my_dma|rstep_reg\(18))))) # (!\my_dma|ck_S4_ADDRBUS\(1) & (((!\my_dma|ck_S4_ADDRBUS\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|rstep_reg\(18),
	datab => \my_dma|ck_S4_ADDRBUS\(1),
	datac => \my_dma|rstart_reg\(18),
	datad => \my_dma|ck_S4_ADDRBUS\(0),
	combout => \bus1|c2_rdatabus[18]~189_combout\);

-- Location: LCCOMB_X56_Y27_N22
\bus1|c2_rdatabus[18]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[18]~190_combout\ = (\my_dma|ck_S4_ADDRBUS\(1) & (((\bus1|c2_rdatabus[18]~189_combout\)))) # (!\my_dma|ck_S4_ADDRBUS\(1) & ((\bus1|c2_rdatabus[18]~189_combout\ & ((\my_dma|wstep_reg\(18)))) # (!\bus1|c2_rdatabus[18]~189_combout\ & 
-- (\my_dma|wstart_reg\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|ck_S4_ADDRBUS\(1),
	datab => \my_dma|wstart_reg\(18),
	datac => \my_dma|wstep_reg\(18),
	datad => \bus1|c2_rdatabus[18]~189_combout\,
	combout => \bus1|c2_rdatabus[18]~190_combout\);

-- Location: LCCOMB_X54_Y31_N4
\my_dma|raddr_reg[18]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[18]~68_combout\ = ((\my_dma|rstep_reg\(18) $ (\my_dma|raddr_reg\(18) $ (!\my_dma|raddr_reg[17]~67\)))) # (GND)
-- \my_dma|raddr_reg[18]~69\ = CARRY((\my_dma|rstep_reg\(18) & ((\my_dma|raddr_reg\(18)) # (!\my_dma|raddr_reg[17]~67\))) # (!\my_dma|rstep_reg\(18) & (\my_dma|raddr_reg\(18) & !\my_dma|raddr_reg[17]~67\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|rstep_reg\(18),
	datab => \my_dma|raddr_reg\(18),
	datad => VCC,
	cin => \my_dma|raddr_reg[17]~67\,
	combout => \my_dma|raddr_reg[18]~68_combout\,
	cout => \my_dma|raddr_reg[18]~69\);

-- Location: LCCOMB_X55_Y32_N30
\my_dma|raddr_reg[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[18]~feeder_combout\ = \my_dma|raddr_reg[18]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_dma|raddr_reg[18]~68_combout\,
	combout => \my_dma|raddr_reg[18]~feeder_combout\);

-- Location: FF_X55_Y32_N31
\my_dma|raddr_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|raddr_reg[18]~feeder_combout\,
	asdata => \my_dma|rstart_reg\(18),
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|raddr_reg\(18));

-- Location: LCCOMB_X55_Y31_N8
\bus1|c2_rdatabus[18]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[18]~191_combout\ = (\my_dma|ck_S4_ADDRBUS\(0) & (\my_dma|raddr_reg\(18) & !\bus1|c2_rdatabus[21]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|ck_S4_ADDRBUS\(0),
	datab => \my_dma|raddr_reg\(18),
	datac => \bus1|c2_rdatabus[21]~8_combout\,
	combout => \bus1|c2_rdatabus[18]~191_combout\);

-- Location: LCCOMB_X61_Y28_N2
\bus1|c2_rdatabus[18]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[18]~192_combout\ = (\bus1|c2_rdatabus[0]~10_combout\ & (\bus1|c1_wdatabus[18]~19_combout\ & \bus2|S2_WDATABUS[3]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[0]~10_combout\,
	datab => \bus1|c1_wdatabus[18]~19_combout\,
	datad => \bus2|S2_WDATABUS[3]~1_combout\,
	combout => \bus1|c2_rdatabus[18]~192_combout\);

-- Location: LCCOMB_X61_Y28_N24
\bus1|c2_rdatabus[18]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[18]~193_combout\ = (\bus1|c2_rdatabus[21]~6_combout\ & (((\bus1|c2_rdatabus[18]~192_combout\) # (!\bus1|c2_rdatabus[21]~5_combout\)))) # (!\bus1|c2_rdatabus[21]~6_combout\ & (\bus1|c2_rdatabus[18]~191_combout\ & 
-- (\bus1|c2_rdatabus[21]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[18]~191_combout\,
	datab => \bus1|c2_rdatabus[21]~6_combout\,
	datac => \bus1|c2_rdatabus[21]~5_combout\,
	datad => \bus1|c2_rdatabus[18]~192_combout\,
	combout => \bus1|c2_rdatabus[18]~193_combout\);

-- Location: LCCOMB_X61_Y28_N6
\bus1|c2_rdatabus[18]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[18]~194_combout\ = (\bus1|c2_rdatabus[21]~7_combout\ & ((\bus1|c2_rdatabus[18]~193_combout\ & (\bus1|c2_rdatabus[18]~190_combout\)) # (!\bus1|c2_rdatabus[18]~193_combout\ & ((\my_dma|count_reg\(18)))))) # 
-- (!\bus1|c2_rdatabus[21]~7_combout\ & (((\bus1|c2_rdatabus[18]~193_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[18]~190_combout\,
	datab => \bus1|c2_rdatabus[21]~7_combout\,
	datac => \my_dma|count_reg\(18),
	datad => \bus1|c2_rdatabus[18]~193_combout\,
	combout => \bus1|c2_rdatabus[18]~194_combout\);

-- Location: LCCOMB_X61_Y28_N16
\bus1|c2_rdatabus[18]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[18]~197_combout\ = (\bus1|c2_rdatabus[21]~1_combout\ & ((\bus1|c2_rdatabus[18]~196_combout\) # ((\bus1|c2_rdatabus[0]~14_combout\ & \bus1|c2_rdatabus[18]~194_combout\)))) # (!\bus1|c2_rdatabus[21]~1_combout\ & 
-- (\bus1|c2_rdatabus[0]~14_combout\ & ((\bus1|c2_rdatabus[18]~194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~1_combout\,
	datab => \bus1|c2_rdatabus[0]~14_combout\,
	datac => \bus1|c2_rdatabus[18]~196_combout\,
	datad => \bus1|c2_rdatabus[18]~194_combout\,
	combout => \bus1|c2_rdatabus[18]~197_combout\);

-- Location: LCCOMB_X60_Y28_N26
\bus1|M2_RDATABUS[18]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|M2_RDATABUS[18]~19_combout\ = (\bus1|M2_RDATABUS[3]~0_combout\ & ((\bus1|c2_rdatabus[18]~188_combout\) # (\bus1|c2_rdatabus[18]~197_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|M2_RDATABUS[3]~0_combout\,
	datac => \bus1|c2_rdatabus[18]~188_combout\,
	datad => \bus1|c2_rdatabus[18]~197_combout\,
	combout => \bus1|M2_RDATABUS[18]~19_combout\);

-- Location: FF_X60_Y28_N27
\my_dma|data_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus1|M2_RDATABUS[18]~19_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|DMA_RFile~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|data_reg\(18));

-- Location: LCCOMB_X62_Y34_N26
\uut|alu_in2[18]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu_in2[18]~75_combout\ = (\uut|instr_decode|operand_sel~0_combout\ & ((\uut|pc_calculation|Add0~52_combout\))) # (!\uut|instr_decode|operand_sel~0_combout\ & (\uut|register_file|Mux45~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux45~9_combout\,
	datac => \uut|instr_decode|operand_sel~0_combout\,
	datad => \uut|pc_calculation|Add0~52_combout\,
	combout => \uut|alu_in2[18]~75_combout\);

-- Location: FF_X62_Y34_N7
\uut|register_file|reg_out[9][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[18]~42_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[9][18]~q\);

-- Location: FF_X63_Y31_N11
\uut|register_file|reg_out[11][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[18]~42_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[11][18]~q\);

-- Location: LCCOMB_X65_Y28_N12
\uut|register_file|reg_out[8][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[8][18]~feeder_combout\ = \uut|rf_in1[18]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[18]~42_combout\,
	combout => \uut|register_file|reg_out[8][18]~feeder_combout\);

-- Location: FF_X65_Y28_N13
\uut|register_file|reg_out[8][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[8][18]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[8][18]~q\);

-- Location: FF_X63_Y31_N5
\uut|register_file|reg_out[10][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[18]~42_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[10][18]~q\);

-- Location: LCCOMB_X65_Y28_N8
\uut|register_file|Mux13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux13~2_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|reg_out[10][18]~q\))) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & (\uut|register_file|reg_out[8][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[8][18]~q\,
	datab => \uut|instr_decode|rs1[0]~3_combout\,
	datac => \uut|register_file|reg_out[10][18]~q\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux13~2_combout\);

-- Location: LCCOMB_X63_Y31_N10
\uut|register_file|Mux13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux13~3_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|Mux13~2_combout\ & ((\uut|register_file|reg_out[11][18]~q\))) # (!\uut|register_file|Mux13~2_combout\ & (\uut|register_file|reg_out[9][18]~q\)))) # 
-- (!\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|register_file|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[9][18]~q\,
	datab => \uut|instr_decode|rs1[0]~3_combout\,
	datac => \uut|register_file|reg_out[11][18]~q\,
	datad => \uut|register_file|Mux13~2_combout\,
	combout => \uut|register_file|Mux13~3_combout\);

-- Location: FF_X67_Y25_N5
\uut|register_file|reg_out[13][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[18]~42_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[13][18]~q\);

-- Location: FF_X67_Y25_N15
\uut|register_file|reg_out[12][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[18]~42_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[12][18]~q\);

-- Location: LCCOMB_X67_Y25_N14
\uut|register_file|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux13~0_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|instr_decode|rs1[0]~3_combout\)))) # (!\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|instr_decode|rs1[0]~3_combout\ & (\uut|register_file|reg_out[13][18]~q\)) # 
-- (!\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|reg_out[12][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[13][18]~q\,
	datab => \uut|instr_decode|rs1[1]~2_combout\,
	datac => \uut|register_file|reg_out[12][18]~q\,
	datad => \uut|instr_decode|rs1[0]~3_combout\,
	combout => \uut|register_file|Mux13~0_combout\);

-- Location: FF_X67_Y29_N23
\uut|register_file|reg_out[15][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[18]~42_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[15][18]~q\);

-- Location: FF_X67_Y29_N1
\uut|register_file|reg_out[14][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[18]~42_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[14][18]~q\);

-- Location: LCCOMB_X67_Y29_N22
\uut|register_file|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux13~1_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|Mux13~0_combout\ & (\uut|register_file|reg_out[15][18]~q\)) # (!\uut|register_file|Mux13~0_combout\ & ((\uut|register_file|reg_out[14][18]~q\))))) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & (\uut|register_file|Mux13~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[1]~2_combout\,
	datab => \uut|register_file|Mux13~0_combout\,
	datac => \uut|register_file|reg_out[15][18]~q\,
	datad => \uut|register_file|reg_out[14][18]~q\,
	combout => \uut|register_file|Mux13~1_combout\);

-- Location: LCCOMB_X66_Y28_N22
\uut|register_file|Mux13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux13~4_combout\ = (\uut|instr_decode|rs1[3]~1_combout\ & ((\uut|instr_decode|rs1[2]~4_combout\ & ((\uut|register_file|Mux13~1_combout\))) # (!\uut|instr_decode|rs1[2]~4_combout\ & (\uut|register_file|Mux13~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux13~3_combout\,
	datab => \uut|instr_decode|rs1[3]~1_combout\,
	datac => \uut|instr_decode|rs1[2]~4_combout\,
	datad => \uut|register_file|Mux13~1_combout\,
	combout => \uut|register_file|Mux13~4_combout\);

-- Location: FF_X62_Y26_N9
\uut|register_file|reg_out[3][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[18]~42_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[3][18]~q\);

-- Location: FF_X62_Y26_N27
\uut|register_file|reg_out[1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[18]~42_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[1][18]~q\);

-- Location: LCCOMB_X61_Y28_N22
\uut|register_file|reg_out[5][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[5][18]~feeder_combout\ = \uut|rf_in1[18]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[18]~42_combout\,
	combout => \uut|register_file|reg_out[5][18]~feeder_combout\);

-- Location: FF_X61_Y28_N23
\uut|register_file|reg_out[5][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[5][18]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[5][18]~q\);

-- Location: FF_X65_Y26_N3
\uut|register_file|reg_out[4][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[18]~42_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[4][18]~q\);

-- Location: LCCOMB_X65_Y26_N2
\uut|register_file|Mux13~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux13~5_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|reg_out[5][18]~q\) # ((\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|register_file|reg_out[4][18]~q\ & 
-- !\uut|instr_decode|rs1[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[0]~3_combout\,
	datab => \uut|register_file|reg_out[5][18]~q\,
	datac => \uut|register_file|reg_out[4][18]~q\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux13~5_combout\);

-- Location: FF_X65_Y26_N17
\uut|register_file|reg_out[6][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[18]~42_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[6][18]~q\);

-- Location: LCCOMB_X61_Y28_N30
\uut|register_file|reg_out[7][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[7][18]~feeder_combout\ = \uut|rf_in1[18]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[18]~42_combout\,
	combout => \uut|register_file|reg_out[7][18]~feeder_combout\);

-- Location: FF_X61_Y28_N31
\uut|register_file|reg_out[7][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[7][18]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[7][18]~q\);

-- Location: LCCOMB_X65_Y26_N16
\uut|register_file|Mux13~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux13~6_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|Mux13~5_combout\ & ((\uut|register_file|reg_out[7][18]~q\))) # (!\uut|register_file|Mux13~5_combout\ & (\uut|register_file|reg_out[6][18]~q\)))) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & (\uut|register_file|Mux13~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[1]~2_combout\,
	datab => \uut|register_file|Mux13~5_combout\,
	datac => \uut|register_file|reg_out[6][18]~q\,
	datad => \uut|register_file|reg_out[7][18]~q\,
	combout => \uut|register_file|Mux13~6_combout\);

-- Location: LCCOMB_X62_Y26_N26
\uut|register_file|Mux13~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux13~7_combout\ = (\uut|register_file|Mux29~4_combout\ & ((\uut|register_file|Mux29~5_combout\ & ((\uut|register_file|Mux13~6_combout\))) # (!\uut|register_file|Mux29~5_combout\ & (\uut|register_file|reg_out[1][18]~q\)))) # 
-- (!\uut|register_file|Mux29~4_combout\ & (\uut|register_file|Mux29~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux29~4_combout\,
	datab => \uut|register_file|Mux29~5_combout\,
	datac => \uut|register_file|reg_out[1][18]~q\,
	datad => \uut|register_file|Mux13~6_combout\,
	combout => \uut|register_file|Mux13~7_combout\);

-- Location: LCCOMB_X65_Y28_N10
\uut|register_file|Mux13~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux13~8_combout\ = (\uut|register_file|Mux13~7_combout\ & ((\uut|register_file|reg_out[3][18]~q\) # ((!\uut|register_file|Mux29~16_combout\)))) # (!\uut|register_file|Mux13~7_combout\ & (((\uut|register_file|reg_out[2][18]~q\ & 
-- \uut|register_file|Mux29~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[3][18]~q\,
	datab => \uut|register_file|Mux13~7_combout\,
	datac => \uut|register_file|reg_out[2][18]~q\,
	datad => \uut|register_file|Mux29~16_combout\,
	combout => \uut|register_file|Mux13~8_combout\);

-- Location: LCCOMB_X66_Y28_N16
\uut|register_file|Mux13~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux13~9_combout\ = (\uut|register_file|Mux13~4_combout\) # ((!\uut|instr_decode|rs1[3]~1_combout\ & \uut|register_file|Mux13~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|instr_decode|rs1[3]~1_combout\,
	datac => \uut|register_file|Mux13~4_combout\,
	datad => \uut|register_file|Mux13~8_combout\,
	combout => \uut|register_file|Mux13~9_combout\);

-- Location: LCCOMB_X63_Y37_N4
\uut|alu1|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add0~36_combout\ = ((\uut|alu_in2[18]~75_combout\ $ (\uut|register_file|Mux13~9_combout\ $ (!\uut|alu1|Add0~35\)))) # (GND)
-- \uut|alu1|Add0~37\ = CARRY((\uut|alu_in2[18]~75_combout\ & ((\uut|register_file|Mux13~9_combout\) # (!\uut|alu1|Add0~35\))) # (!\uut|alu_in2[18]~75_combout\ & (\uut|register_file|Mux13~9_combout\ & !\uut|alu1|Add0~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[18]~75_combout\,
	datab => \uut|register_file|Mux13~9_combout\,
	datad => VCC,
	cin => \uut|alu1|Add0~35\,
	combout => \uut|alu1|Add0~36_combout\,
	cout => \uut|alu1|Add0~37\);

-- Location: LCCOMB_X62_Y31_N22
\uut|alu_in2[2]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu_in2[2]~83_combout\ = (\uut|instr_decode|operand_sel~0_combout\ & (((!\uut|instr_decode|immediate[12]~10_combout\ & \IRAM|auto_generated|q_a\(2))))) # (!\uut|instr_decode|operand_sel~0_combout\ & (!\uut|instr_decode|rs2[3]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[3]~15_combout\,
	datab => \uut|instr_decode|immediate[12]~10_combout\,
	datac => \uut|instr_decode|operand_sel~0_combout\,
	datad => \IRAM|auto_generated|q_a\(2),
	combout => \uut|alu_in2[2]~83_combout\);

-- Location: LCCOMB_X69_Y29_N28
\uut|register_file|reg_out[15][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[15][2]~feeder_combout\ = \uut|rf_in1[2]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[2]~34_combout\,
	combout => \uut|register_file|reg_out[15][2]~feeder_combout\);

-- Location: FF_X69_Y29_N29
\uut|register_file|reg_out[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[15][2]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[15][2]~q\);

-- Location: LCCOMB_X59_Y31_N18
\uut|register_file|reg_out[14][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[14][2]~feeder_combout\ = \uut|rf_in1[2]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[2]~34_combout\,
	combout => \uut|register_file|reg_out[14][2]~feeder_combout\);

-- Location: FF_X59_Y31_N19
\uut|register_file|reg_out[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[14][2]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[14][2]~q\);

-- Location: LCCOMB_X69_Y29_N4
\uut|register_file|reg_out[12][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[12][2]~feeder_combout\ = \uut|rf_in1[2]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[2]~34_combout\,
	combout => \uut|register_file|reg_out[12][2]~feeder_combout\);

-- Location: FF_X69_Y29_N5
\uut|register_file|reg_out[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[12][2]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[12][2]~q\);

-- Location: FF_X60_Y29_N21
\uut|register_file|reg_out[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[2]~34_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[13][2]~q\);

-- Location: LCCOMB_X60_Y29_N20
\uut|register_file|Mux61~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux61~0_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|instr_decode|rs2[0]~17_combout\)))) # (!\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|reg_out[13][2]~q\))) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & (\uut|register_file|reg_out[12][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[12][2]~q\,
	datab => \uut|instr_decode|rs2[1]~16_combout\,
	datac => \uut|register_file|reg_out[13][2]~q\,
	datad => \uut|instr_decode|rs2[0]~17_combout\,
	combout => \uut|register_file|Mux61~0_combout\);

-- Location: LCCOMB_X59_Y31_N6
\uut|register_file|Mux61~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux61~1_combout\ = (\uut|register_file|Mux61~0_combout\ & ((\uut|register_file|reg_out[15][2]~q\) # ((!\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|register_file|Mux61~0_combout\ & (((\uut|register_file|reg_out[14][2]~q\ & 
-- \uut|instr_decode|rs2[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[15][2]~q\,
	datab => \uut|register_file|reg_out[14][2]~q\,
	datac => \uut|register_file|Mux61~0_combout\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux61~1_combout\);

-- Location: FF_X63_Y31_N3
\uut|register_file|reg_out[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[2]~34_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[11][2]~q\);

-- Location: FF_X67_Y31_N11
\uut|register_file|reg_out[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[2]~34_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[9][2]~q\);

-- Location: LCCOMB_X62_Y28_N0
\uut|register_file|reg_out[8][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[8][2]~feeder_combout\ = \uut|rf_in1[2]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[2]~34_combout\,
	combout => \uut|register_file|reg_out[8][2]~feeder_combout\);

-- Location: FF_X62_Y28_N1
\uut|register_file|reg_out[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[8][2]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[8][2]~q\);

-- Location: FF_X63_Y31_N29
\uut|register_file|reg_out[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[2]~34_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[10][2]~q\);

-- Location: LCCOMB_X63_Y31_N28
\uut|register_file|Mux61~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux61~2_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|reg_out[10][2]~q\))) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & (\uut|register_file|reg_out[8][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[8][2]~q\,
	datab => \uut|instr_decode|rs2[0]~17_combout\,
	datac => \uut|register_file|reg_out[10][2]~q\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux61~2_combout\);

-- Location: LCCOMB_X67_Y31_N10
\uut|register_file|Mux61~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux61~3_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|Mux61~2_combout\ & (\uut|register_file|reg_out[11][2]~q\)) # (!\uut|register_file|Mux61~2_combout\ & ((\uut|register_file|reg_out[9][2]~q\))))) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|Mux61~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[0]~17_combout\,
	datab => \uut|register_file|reg_out[11][2]~q\,
	datac => \uut|register_file|reg_out[9][2]~q\,
	datad => \uut|register_file|Mux61~2_combout\,
	combout => \uut|register_file|Mux61~3_combout\);

-- Location: LCCOMB_X67_Y31_N14
\uut|register_file|Mux61~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux61~4_combout\ = (\uut|instr_decode|rs2[3]~15_combout\ & ((\uut|instr_decode|rs2[2]~18_combout\ & (\uut|register_file|Mux61~1_combout\)) # (!\uut|instr_decode|rs2[2]~18_combout\ & ((\uut|register_file|Mux61~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[3]~15_combout\,
	datab => \uut|register_file|Mux61~1_combout\,
	datac => \uut|instr_decode|rs2[2]~18_combout\,
	datad => \uut|register_file|Mux61~3_combout\,
	combout => \uut|register_file|Mux61~4_combout\);

-- Location: FF_X62_Y26_N5
\uut|register_file|reg_out[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[2]~34_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[1][2]~q\);

-- Location: LCCOMB_X59_Y31_N8
\uut|register_file|reg_out[7][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[7][2]~feeder_combout\ = \uut|rf_in1[2]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[2]~34_combout\,
	combout => \uut|register_file|reg_out[7][2]~feeder_combout\);

-- Location: FF_X59_Y31_N9
\uut|register_file|reg_out[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[7][2]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[7][2]~q\);

-- Location: FF_X66_Y29_N5
\uut|register_file|reg_out[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[2]~34_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[4][2]~q\);

-- Location: LCCOMB_X66_Y26_N4
\uut|register_file|reg_out[5][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[5][2]~feeder_combout\ = \uut|rf_in1[2]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[2]~34_combout\,
	combout => \uut|register_file|reg_out[5][2]~feeder_combout\);

-- Location: FF_X66_Y26_N5
\uut|register_file|reg_out[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[5][2]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[5][2]~q\);

-- Location: LCCOMB_X62_Y31_N30
\uut|register_file|Mux61~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux61~5_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|reg_out[5][2]~q\) # (\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|instr_decode|rs2[0]~17_combout\ & (\uut|register_file|reg_out[4][2]~q\ & 
-- ((!\uut|instr_decode|rs2[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[4][2]~q\,
	datab => \uut|register_file|reg_out[5][2]~q\,
	datac => \uut|instr_decode|rs2[0]~17_combout\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux61~5_combout\);

-- Location: LCCOMB_X62_Y31_N20
\uut|register_file|reg_out[6][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[6][2]~feeder_combout\ = \uut|rf_in1[2]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[2]~34_combout\,
	combout => \uut|register_file|reg_out[6][2]~feeder_combout\);

-- Location: FF_X62_Y31_N21
\uut|register_file|reg_out[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[6][2]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[6][2]~q\);

-- Location: LCCOMB_X62_Y31_N8
\uut|register_file|Mux61~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux61~6_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|Mux61~5_combout\ & (\uut|register_file|reg_out[7][2]~q\)) # (!\uut|register_file|Mux61~5_combout\ & ((\uut|register_file|reg_out[6][2]~q\))))) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|register_file|Mux61~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[7][2]~q\,
	datab => \uut|instr_decode|rs2[1]~16_combout\,
	datac => \uut|register_file|Mux61~5_combout\,
	datad => \uut|register_file|reg_out[6][2]~q\,
	combout => \uut|register_file|Mux61~6_combout\);

-- Location: LCCOMB_X62_Y31_N10
\uut|register_file|Mux61~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux61~7_combout\ = (\uut|register_file|Mux42~2_combout\ & (((\uut|register_file|Mux61~6_combout\) # (!\uut|register_file|Mux42~1_combout\)))) # (!\uut|register_file|Mux42~2_combout\ & (\uut|register_file|reg_out[1][2]~q\ & 
-- ((\uut|register_file|Mux42~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[1][2]~q\,
	datab => \uut|register_file|Mux61~6_combout\,
	datac => \uut|register_file|Mux42~2_combout\,
	datad => \uut|register_file|Mux42~1_combout\,
	combout => \uut|register_file|Mux61~7_combout\);

-- Location: FF_X62_Y28_N23
\uut|register_file|reg_out[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[2]~34_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[2][2]~q\);

-- Location: LCCOMB_X62_Y31_N26
\uut|register_file|Mux61~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux61~8_combout\ = (\uut|register_file|Mux61~7_combout\ & (((\uut|register_file|reg_out[3][2]~q\) # (!\uut|register_file|Mux42~0_combout\)))) # (!\uut|register_file|Mux61~7_combout\ & (\uut|register_file|reg_out[2][2]~q\ & 
-- ((\uut|register_file|Mux42~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux61~7_combout\,
	datab => \uut|register_file|reg_out[2][2]~q\,
	datac => \uut|register_file|reg_out[3][2]~q\,
	datad => \uut|register_file|Mux42~0_combout\,
	combout => \uut|register_file|Mux61~8_combout\);

-- Location: LCCOMB_X62_Y31_N2
\uut|alu_in2[2]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu_in2[2]~60_combout\ = (\uut|instr_decode|operand_sel~0_combout\ & (\uut|alu_in2[2]~83_combout\)) # (!\uut|instr_decode|operand_sel~0_combout\ & ((\uut|register_file|Mux61~4_combout\) # ((\uut|alu_in2[2]~83_combout\ & 
-- \uut|register_file|Mux61~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[2]~83_combout\,
	datab => \uut|register_file|Mux61~4_combout\,
	datac => \uut|instr_decode|operand_sel~0_combout\,
	datad => \uut|register_file|Mux61~8_combout\,
	combout => \uut|alu_in2[2]~60_combout\);

-- Location: LCCOMB_X69_Y27_N28
\uut|register_file|reg_out[14][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[14][28]~feeder_combout\ = \uut|rf_in1[28]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[28]~62_combout\,
	combout => \uut|register_file|reg_out[14][28]~feeder_combout\);

-- Location: FF_X69_Y27_N29
\uut|register_file|reg_out[14][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[14][28]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[14][28]~q\);

-- Location: LCCOMB_X68_Y27_N18
\uut|register_file|reg_out[13][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[13][28]~feeder_combout\ = \uut|rf_in1[28]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[28]~62_combout\,
	combout => \uut|register_file|reg_out[13][28]~feeder_combout\);

-- Location: FF_X68_Y27_N19
\uut|register_file|reg_out[13][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[13][28]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[13][28]~q\);

-- Location: FF_X69_Y28_N23
\uut|register_file|reg_out[12][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[28]~62_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[12][28]~q\);

-- Location: LCCOMB_X69_Y28_N22
\uut|register_file|Mux35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux35~0_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|reg_out[13][28]~q\) # ((\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|reg_out[12][28]~q\ & 
-- !\uut|instr_decode|rs2[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[13][28]~q\,
	datab => \uut|instr_decode|rs2[0]~17_combout\,
	datac => \uut|register_file|reg_out[12][28]~q\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux35~0_combout\);

-- Location: LCCOMB_X69_Y28_N16
\uut|register_file|Mux35~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux35~1_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|Mux35~0_combout\ & ((\uut|register_file|reg_out[15][28]~q\))) # (!\uut|register_file|Mux35~0_combout\ & (\uut|register_file|reg_out[14][28]~q\)))) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|register_file|Mux35~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[14][28]~q\,
	datab => \uut|instr_decode|rs2[1]~16_combout\,
	datac => \uut|register_file|Mux35~0_combout\,
	datad => \uut|register_file|reg_out[15][28]~q\,
	combout => \uut|register_file|Mux35~1_combout\);

-- Location: FF_X67_Y28_N25
\uut|register_file|reg_out[9][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[28]~62_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[9][28]~q\);

-- Location: FF_X70_Y28_N9
\uut|register_file|reg_out[11][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[28]~62_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[11][28]~q\);

-- Location: FF_X67_Y28_N11
\uut|register_file|reg_out[10][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[28]~62_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[10][28]~q\);

-- Location: LCCOMB_X72_Y28_N20
\uut|register_file|reg_out[8][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[8][28]~feeder_combout\ = \uut|rf_in1[28]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[28]~62_combout\,
	combout => \uut|register_file|reg_out[8][28]~feeder_combout\);

-- Location: FF_X72_Y28_N21
\uut|register_file|reg_out[8][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[8][28]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[8][28]~q\);

-- Location: LCCOMB_X70_Y28_N6
\uut|register_file|Mux35~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux35~2_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|instr_decode|rs2[1]~16_combout\ & (\uut|register_file|reg_out[10][28]~q\)) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|reg_out[8][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[10][28]~q\,
	datab => \uut|register_file|reg_out[8][28]~q\,
	datac => \uut|instr_decode|rs2[0]~17_combout\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux35~2_combout\);

-- Location: LCCOMB_X70_Y28_N8
\uut|register_file|Mux35~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux35~3_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|Mux35~2_combout\ & ((\uut|register_file|reg_out[11][28]~q\))) # (!\uut|register_file|Mux35~2_combout\ & (\uut|register_file|reg_out[9][28]~q\)))) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|Mux35~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[9][28]~q\,
	datab => \uut|instr_decode|rs2[0]~17_combout\,
	datac => \uut|register_file|reg_out[11][28]~q\,
	datad => \uut|register_file|Mux35~2_combout\,
	combout => \uut|register_file|Mux35~3_combout\);

-- Location: LCCOMB_X70_Y30_N22
\uut|register_file|Mux35~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux35~4_combout\ = (\uut|instr_decode|rs2[3]~15_combout\ & ((\uut|instr_decode|rs2[2]~18_combout\ & (\uut|register_file|Mux35~1_combout\)) # (!\uut|instr_decode|rs2[2]~18_combout\ & ((\uut|register_file|Mux35~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux35~1_combout\,
	datab => \uut|instr_decode|rs2[3]~15_combout\,
	datac => \uut|instr_decode|rs2[2]~18_combout\,
	datad => \uut|register_file|Mux35~3_combout\,
	combout => \uut|register_file|Mux35~4_combout\);

-- Location: FF_X70_Y27_N1
\uut|register_file|reg_out[3][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[28]~62_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[3][28]~q\);

-- Location: LCCOMB_X70_Y30_N12
\uut|register_file|reg_out[7][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[7][28]~feeder_combout\ = \uut|rf_in1[28]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[28]~62_combout\,
	combout => \uut|register_file|reg_out[7][28]~feeder_combout\);

-- Location: FF_X70_Y30_N13
\uut|register_file|reg_out[7][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[7][28]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[7][28]~q\);

-- Location: LCCOMB_X70_Y27_N22
\uut|register_file|reg_out[6][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[6][28]~feeder_combout\ = \uut|rf_in1[28]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[28]~62_combout\,
	combout => \uut|register_file|reg_out[6][28]~feeder_combout\);

-- Location: FF_X70_Y27_N23
\uut|register_file|reg_out[6][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[6][28]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[6][28]~q\);

-- Location: LCCOMB_X69_Y27_N10
\uut|register_file|reg_out[4][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[4][28]~feeder_combout\ = \uut|rf_in1[28]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[28]~62_combout\,
	combout => \uut|register_file|reg_out[4][28]~feeder_combout\);

-- Location: FF_X69_Y27_N11
\uut|register_file|reg_out[4][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[4][28]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[4][28]~q\);

-- Location: FF_X68_Y27_N21
\uut|register_file|reg_out[5][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[28]~62_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[5][28]~q\);

-- Location: LCCOMB_X70_Y27_N28
\uut|register_file|Mux35~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux35~5_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|reg_out[5][28]~q\) # (\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|instr_decode|rs2[0]~17_combout\ & (\uut|register_file|reg_out[4][28]~q\ & 
-- ((!\uut|instr_decode|rs2[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[4][28]~q\,
	datab => \uut|register_file|reg_out[5][28]~q\,
	datac => \uut|instr_decode|rs2[0]~17_combout\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux35~5_combout\);

-- Location: LCCOMB_X70_Y27_N6
\uut|register_file|Mux35~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux35~6_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|Mux35~5_combout\ & (\uut|register_file|reg_out[7][28]~q\)) # (!\uut|register_file|Mux35~5_combout\ & ((\uut|register_file|reg_out[6][28]~q\))))) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|register_file|Mux35~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[7][28]~q\,
	datab => \uut|instr_decode|rs2[1]~16_combout\,
	datac => \uut|register_file|reg_out[6][28]~q\,
	datad => \uut|register_file|Mux35~5_combout\,
	combout => \uut|register_file|Mux35~6_combout\);

-- Location: FF_X66_Y27_N9
\uut|register_file|reg_out[1][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[28]~62_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[1][28]~q\);

-- Location: LCCOMB_X66_Y27_N8
\uut|register_file|Mux35~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux35~7_combout\ = (\uut|register_file|Mux42~2_combout\ & ((\uut|register_file|Mux35~6_combout\) # ((!\uut|register_file|Mux42~1_combout\)))) # (!\uut|register_file|Mux42~2_combout\ & (((\uut|register_file|reg_out[1][28]~q\ & 
-- \uut|register_file|Mux42~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux42~2_combout\,
	datab => \uut|register_file|Mux35~6_combout\,
	datac => \uut|register_file|reg_out[1][28]~q\,
	datad => \uut|register_file|Mux42~1_combout\,
	combout => \uut|register_file|Mux35~7_combout\);

-- Location: FF_X66_Y27_N15
\uut|register_file|reg_out[2][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[28]~62_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[2][28]~q\);

-- Location: LCCOMB_X66_Y27_N14
\uut|register_file|Mux35~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux35~8_combout\ = (\uut|register_file|Mux35~7_combout\ & ((\uut|register_file|reg_out[3][28]~q\) # ((!\uut|register_file|Mux42~0_combout\)))) # (!\uut|register_file|Mux35~7_combout\ & (((\uut|register_file|reg_out[2][28]~q\ & 
-- \uut|register_file|Mux42~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[3][28]~q\,
	datab => \uut|register_file|Mux35~7_combout\,
	datac => \uut|register_file|reg_out[2][28]~q\,
	datad => \uut|register_file|Mux42~0_combout\,
	combout => \uut|register_file|Mux35~8_combout\);

-- Location: LCCOMB_X70_Y30_N30
\uut|register_file|Mux35~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux35~9_combout\ = (\uut|register_file|Mux35~4_combout\) # ((!\uut|instr_decode|rs2[3]~15_combout\ & \uut|register_file|Mux35~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux35~4_combout\,
	datab => \uut|instr_decode|rs2[3]~15_combout\,
	datad => \uut|register_file|Mux35~8_combout\,
	combout => \uut|register_file|Mux35~9_combout\);

-- Location: LCCOMB_X61_Y21_N0
\bus1|c2_rdatabus[28]~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[28]~295_combout\ = (\my_counter|read_addr\(1) & ((\my_counter|read_addr\(0)) # ((\my_counter|count[2][28]~q\)))) # (!\my_counter|read_addr\(1) & (!\my_counter|read_addr\(0) & (\my_counter|count[0][28]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|read_addr\(1),
	datab => \my_counter|read_addr\(0),
	datac => \my_counter|count[0][28]~q\,
	datad => \my_counter|count[2][28]~q\,
	combout => \bus1|c2_rdatabus[28]~295_combout\);

-- Location: LCCOMB_X60_Y22_N6
\my_counter|count[1][19]~330\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[1][19]~330_combout\ = (\my_counter|cstate[1].count_up~q\ & ((\my_counter|count[1][19]~q\ & (!\my_counter|count[1][18]~321\)) # (!\my_counter|count[1][19]~q\ & ((\my_counter|count[1][18]~321\) # (GND))))) # 
-- (!\my_counter|cstate[1].count_up~q\ & ((\my_counter|count[1][19]~q\ & (\my_counter|count[1][18]~321\ & VCC)) # (!\my_counter|count[1][19]~q\ & (!\my_counter|count[1][18]~321\))))
-- \my_counter|count[1][19]~331\ = CARRY((\my_counter|cstate[1].count_up~q\ & ((!\my_counter|count[1][18]~321\) # (!\my_counter|count[1][19]~q\))) # (!\my_counter|cstate[1].count_up~q\ & (!\my_counter|count[1][19]~q\ & !\my_counter|count[1][18]~321\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[1].count_up~q\,
	datab => \my_counter|count[1][19]~q\,
	datad => VCC,
	cin => \my_counter|count[1][18]~321\,
	combout => \my_counter|count[1][19]~330_combout\,
	cout => \my_counter|count[1][19]~331\);

-- Location: LCCOMB_X38_Y24_N24
\bus1|S1_WDATABUS[19]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S1_WDATABUS[19]~19_combout\ = (!\bus1|c1_addrbus[13]~6_combout\ & (\bus1|c1_op.master.default~0_combout\ & (\bus1|c1_wdatabus[19]~20_combout\ & \bus1|process_1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_addrbus[13]~6_combout\,
	datab => \bus1|c1_op.master.default~0_combout\,
	datac => \bus1|c1_wdatabus[19]~20_combout\,
	datad => \bus1|process_1~3_combout\,
	combout => \bus1|S1_WDATABUS[19]~19_combout\);

-- Location: M9K_X37_Y24_N0
\DRAM|auto_generated|ram_block1a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B4190000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/hgarg/Downloads/ass4_evgeny/dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "altsyncram:DRAM|altsyncram_2f04:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \bus1|S1_MW~combout\,
	portare => \bus1|S1_MR~combout\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \DRAM|auto_generated|_~0_combout\,
	portadatain => \DRAM|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \DRAM|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DRAM|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y30_N22
\bus1|c2_rdatabus[19]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[19]~198_combout\ = (!\bus1|c2_rdatabus[21]~1_combout\ & (\bus1|c2_op.op.read~q\ & (\bus1|c2_op.slave.s1~q\ & \DRAM|auto_generated|ram_block1a19~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~1_combout\,
	datab => \bus1|c2_op.op.read~q\,
	datac => \bus1|c2_op.slave.s1~q\,
	datad => \DRAM|auto_generated|ram_block1a19~portadataout\,
	combout => \bus1|c2_rdatabus[19]~198_combout\);

-- Location: LCCOMB_X62_Y27_N12
\bus1|c2_rdatabus[19]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[19]~205_combout\ = (\my_counter|read_addr\(0) & ((\my_counter|read_addr\(1)) # ((\my_counter|count[1][19]~q\)))) # (!\my_counter|read_addr\(0) & (!\my_counter|read_addr\(1) & ((\my_counter|count[0][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|read_addr\(0),
	datab => \my_counter|read_addr\(1),
	datac => \my_counter|count[1][19]~q\,
	datad => \my_counter|count[0][19]~q\,
	combout => \bus1|c2_rdatabus[19]~205_combout\);

-- Location: LCCOMB_X63_Y28_N0
\bus1|c2_rdatabus[19]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[19]~206_combout\ = (\my_counter|read_addr\(1) & ((\bus1|c2_rdatabus[19]~205_combout\ & ((\my_counter|count[3][19]~q\))) # (!\bus1|c2_rdatabus[19]~205_combout\ & (\my_counter|count[2][19]~q\)))) # (!\my_counter|read_addr\(1) & 
-- (((\bus1|c2_rdatabus[19]~205_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[2][19]~q\,
	datab => \my_counter|read_addr\(1),
	datac => \my_counter|count[3][19]~q\,
	datad => \bus1|c2_rdatabus[19]~205_combout\,
	combout => \bus1|c2_rdatabus[19]~206_combout\);

-- Location: LCCOMB_X56_Y30_N14
\bus1|S4_WDATABUS[19]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S4_WDATABUS[19]~19_combout\ = (\bus1|c1_op.master.default~0_combout\ & (\bus1|c1_wdatabus[19]~20_combout\ & \bus1|c1_op~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c1_op.master.default~0_combout\,
	datac => \bus1|c1_wdatabus[19]~20_combout\,
	datad => \bus1|c1_op~9_combout\,
	combout => \bus1|S4_WDATABUS[19]~19_combout\);

-- Location: LCCOMB_X54_Y27_N14
\my_dma|rstep_reg[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|rstep_reg[19]~feeder_combout\ = \bus1|S4_WDATABUS[19]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bus1|S4_WDATABUS[19]~19_combout\,
	combout => \my_dma|rstep_reg[19]~feeder_combout\);

-- Location: FF_X54_Y27_N15
\my_dma|rstep_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|rstep_reg[19]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|rstep_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstep_reg\(19));

-- Location: FF_X56_Y30_N19
\my_dma|wstep_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[19]~19_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|wstep_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstep_reg\(19));

-- Location: FF_X56_Y30_N13
\my_dma|wstart_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[19]~19_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|wstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstart_reg\(19));

-- Location: LCCOMB_X54_Y27_N24
\my_dma|rstart_reg[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|rstart_reg[19]~feeder_combout\ = \bus1|S4_WDATABUS[19]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bus1|S4_WDATABUS[19]~19_combout\,
	combout => \my_dma|rstart_reg[19]~feeder_combout\);

-- Location: FF_X54_Y27_N25
\my_dma|rstart_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|rstart_reg[19]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|rstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstart_reg\(19));

-- Location: LCCOMB_X56_Y30_N12
\bus1|c2_rdatabus[19]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[19]~199_combout\ = (\my_dma|ck_S4_ADDRBUS\(1) & (\my_dma|ck_S4_ADDRBUS\(0) & ((\my_dma|rstart_reg\(19))))) # (!\my_dma|ck_S4_ADDRBUS\(1) & (((\my_dma|wstart_reg\(19))) # (!\my_dma|ck_S4_ADDRBUS\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|ck_S4_ADDRBUS\(1),
	datab => \my_dma|ck_S4_ADDRBUS\(0),
	datac => \my_dma|wstart_reg\(19),
	datad => \my_dma|rstart_reg\(19),
	combout => \bus1|c2_rdatabus[19]~199_combout\);

-- Location: LCCOMB_X56_Y30_N18
\bus1|c2_rdatabus[19]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[19]~200_combout\ = (\my_dma|ck_S4_ADDRBUS\(0) & (((\bus1|c2_rdatabus[19]~199_combout\)))) # (!\my_dma|ck_S4_ADDRBUS\(0) & ((\bus1|c2_rdatabus[19]~199_combout\ & ((\my_dma|wstep_reg\(19)))) # (!\bus1|c2_rdatabus[19]~199_combout\ & 
-- (\my_dma|rstep_reg\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|rstep_reg\(19),
	datab => \my_dma|ck_S4_ADDRBUS\(0),
	datac => \my_dma|wstep_reg\(19),
	datad => \bus1|c2_rdatabus[19]~199_combout\,
	combout => \bus1|c2_rdatabus[19]~200_combout\);

-- Location: LCCOMB_X54_Y31_N6
\my_dma|raddr_reg[19]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[19]~70_combout\ = (\my_dma|rstep_reg\(19) & ((\my_dma|raddr_reg\(19) & (\my_dma|raddr_reg[18]~69\ & VCC)) # (!\my_dma|raddr_reg\(19) & (!\my_dma|raddr_reg[18]~69\)))) # (!\my_dma|rstep_reg\(19) & ((\my_dma|raddr_reg\(19) & 
-- (!\my_dma|raddr_reg[18]~69\)) # (!\my_dma|raddr_reg\(19) & ((\my_dma|raddr_reg[18]~69\) # (GND)))))
-- \my_dma|raddr_reg[19]~71\ = CARRY((\my_dma|rstep_reg\(19) & (!\my_dma|raddr_reg\(19) & !\my_dma|raddr_reg[18]~69\)) # (!\my_dma|rstep_reg\(19) & ((!\my_dma|raddr_reg[18]~69\) # (!\my_dma|raddr_reg\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|rstep_reg\(19),
	datab => \my_dma|raddr_reg\(19),
	datad => VCC,
	cin => \my_dma|raddr_reg[18]~69\,
	combout => \my_dma|raddr_reg[19]~70_combout\,
	cout => \my_dma|raddr_reg[19]~71\);

-- Location: LCCOMB_X54_Y30_N18
\my_dma|raddr_reg[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[19]~feeder_combout\ = \my_dma|raddr_reg[19]~70_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_dma|raddr_reg[19]~70_combout\,
	combout => \my_dma|raddr_reg[19]~feeder_combout\);

-- Location: FF_X54_Y30_N19
\my_dma|raddr_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|raddr_reg[19]~feeder_combout\,
	asdata => \my_dma|rstart_reg\(19),
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|raddr_reg\(19));

-- Location: LCCOMB_X57_Y30_N20
\bus1|c2_rdatabus[19]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[19]~201_combout\ = (!\bus1|c2_rdatabus[21]~8_combout\ & (\my_dma|ck_S4_ADDRBUS\(0) & \my_dma|raddr_reg\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~8_combout\,
	datab => \my_dma|ck_S4_ADDRBUS\(0),
	datad => \my_dma|raddr_reg\(19),
	combout => \bus1|c2_rdatabus[19]~201_combout\);

-- Location: LCCOMB_X57_Y30_N16
\bus1|c2_rdatabus[19]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[19]~202_combout\ = (\bus1|c2_rdatabus[0]~10_combout\ & (\bus2|S2_WDATABUS[3]~1_combout\ & \bus1|c1_wdatabus[19]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c2_rdatabus[0]~10_combout\,
	datac => \bus2|S2_WDATABUS[3]~1_combout\,
	datad => \bus1|c1_wdatabus[19]~20_combout\,
	combout => \bus1|c2_rdatabus[19]~202_combout\);

-- Location: LCCOMB_X57_Y30_N10
\bus1|c2_rdatabus[19]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[19]~203_combout\ = (\bus1|c2_rdatabus[21]~6_combout\ & (((\bus1|c2_rdatabus[19]~202_combout\) # (!\bus1|c2_rdatabus[21]~5_combout\)))) # (!\bus1|c2_rdatabus[21]~6_combout\ & (\bus1|c2_rdatabus[19]~201_combout\ & 
-- (\bus1|c2_rdatabus[21]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~6_combout\,
	datab => \bus1|c2_rdatabus[19]~201_combout\,
	datac => \bus1|c2_rdatabus[21]~5_combout\,
	datad => \bus1|c2_rdatabus[19]~202_combout\,
	combout => \bus1|c2_rdatabus[19]~203_combout\);

-- Location: LCCOMB_X57_Y30_N28
\bus1|c2_rdatabus[19]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[19]~204_combout\ = (\bus1|c2_rdatabus[21]~7_combout\ & ((\bus1|c2_rdatabus[19]~203_combout\ & ((\bus1|c2_rdatabus[19]~200_combout\))) # (!\bus1|c2_rdatabus[19]~203_combout\ & (\my_dma|count_reg\(19))))) # 
-- (!\bus1|c2_rdatabus[21]~7_combout\ & (((\bus1|c2_rdatabus[19]~203_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|count_reg\(19),
	datab => \bus1|c2_rdatabus[19]~200_combout\,
	datac => \bus1|c2_rdatabus[21]~7_combout\,
	datad => \bus1|c2_rdatabus[19]~203_combout\,
	combout => \bus1|c2_rdatabus[19]~204_combout\);

-- Location: LCCOMB_X57_Y30_N18
\bus1|c2_rdatabus[19]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[19]~207_combout\ = (\bus1|c2_rdatabus[19]~206_combout\ & ((\bus1|c2_rdatabus[21]~1_combout\) # ((\bus1|c2_rdatabus[0]~14_combout\ & \bus1|c2_rdatabus[19]~204_combout\)))) # (!\bus1|c2_rdatabus[19]~206_combout\ & 
-- (\bus1|c2_rdatabus[0]~14_combout\ & ((\bus1|c2_rdatabus[19]~204_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[19]~206_combout\,
	datab => \bus1|c2_rdatabus[0]~14_combout\,
	datac => \bus1|c2_rdatabus[21]~1_combout\,
	datad => \bus1|c2_rdatabus[19]~204_combout\,
	combout => \bus1|c2_rdatabus[19]~207_combout\);

-- Location: LCCOMB_X57_Y30_N26
\bus1|M2_RDATABUS[19]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|M2_RDATABUS[19]~20_combout\ = (\bus1|M2_RDATABUS[3]~0_combout\ & ((\bus1|c2_rdatabus[19]~198_combout\) # (\bus1|c2_rdatabus[19]~207_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[19]~198_combout\,
	datac => \bus1|M2_RDATABUS[3]~0_combout\,
	datad => \bus1|c2_rdatabus[19]~207_combout\,
	combout => \bus1|M2_RDATABUS[19]~20_combout\);

-- Location: FF_X57_Y30_N27
\my_dma|data_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus1|M2_RDATABUS[19]~20_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|DMA_RFile~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|data_reg\(19));

-- Location: FF_X62_Y34_N21
\uut|register_file|reg_out[9][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[19]~44_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[9][19]~q\);

-- Location: FF_X63_Y32_N25
\uut|register_file|reg_out[11][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[19]~44_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[11][19]~q\);

-- Location: LCCOMB_X58_Y32_N22
\uut|register_file|reg_out[10][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[10][19]~feeder_combout\ = \uut|rf_in1[19]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[19]~44_combout\,
	combout => \uut|register_file|reg_out[10][19]~feeder_combout\);

-- Location: FF_X58_Y32_N23
\uut|register_file|reg_out[10][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[10][19]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[10][19]~q\);

-- Location: LCCOMB_X65_Y28_N28
\uut|register_file|reg_out[8][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[8][19]~feeder_combout\ = \uut|rf_in1[19]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[19]~44_combout\,
	combout => \uut|register_file|reg_out[8][19]~feeder_combout\);

-- Location: FF_X65_Y28_N29
\uut|register_file|reg_out[8][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[8][19]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[8][19]~q\);

-- Location: LCCOMB_X65_Y28_N18
\uut|register_file|Mux12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux12~2_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|instr_decode|rs1[1]~2_combout\ & (\uut|register_file|reg_out[10][19]~q\)) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|reg_out[8][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[10][19]~q\,
	datab => \uut|instr_decode|rs1[0]~3_combout\,
	datac => \uut|register_file|reg_out[8][19]~q\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux12~2_combout\);

-- Location: LCCOMB_X63_Y32_N24
\uut|register_file|Mux12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux12~3_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|Mux12~2_combout\ & ((\uut|register_file|reg_out[11][19]~q\))) # (!\uut|register_file|Mux12~2_combout\ & (\uut|register_file|reg_out[9][19]~q\)))) # 
-- (!\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|register_file|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[0]~3_combout\,
	datab => \uut|register_file|reg_out[9][19]~q\,
	datac => \uut|register_file|reg_out[11][19]~q\,
	datad => \uut|register_file|Mux12~2_combout\,
	combout => \uut|register_file|Mux12~3_combout\);

-- Location: LCCOMB_X66_Y33_N24
\uut|register_file|reg_out[14][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[14][19]~feeder_combout\ = \uut|rf_in1[19]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[19]~44_combout\,
	combout => \uut|register_file|reg_out[14][19]~feeder_combout\);

-- Location: FF_X66_Y33_N25
\uut|register_file|reg_out[14][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[14][19]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[14][19]~q\);

-- Location: FF_X67_Y33_N5
\uut|register_file|reg_out[15][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[19]~44_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[15][19]~q\);

-- Location: FF_X67_Y25_N1
\uut|register_file|reg_out[13][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[19]~44_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[13][19]~q\);

-- Location: FF_X67_Y25_N23
\uut|register_file|reg_out[12][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[19]~44_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[12][19]~q\);

-- Location: LCCOMB_X67_Y25_N22
\uut|register_file|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux12~0_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|instr_decode|rs1[0]~3_combout\)))) # (!\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|instr_decode|rs1[0]~3_combout\ & (\uut|register_file|reg_out[13][19]~q\)) # 
-- (!\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|reg_out[12][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[1]~2_combout\,
	datab => \uut|register_file|reg_out[13][19]~q\,
	datac => \uut|register_file|reg_out[12][19]~q\,
	datad => \uut|instr_decode|rs1[0]~3_combout\,
	combout => \uut|register_file|Mux12~0_combout\);

-- Location: LCCOMB_X67_Y33_N4
\uut|register_file|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux12~1_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|Mux12~0_combout\ & ((\uut|register_file|reg_out[15][19]~q\))) # (!\uut|register_file|Mux12~0_combout\ & (\uut|register_file|reg_out[14][19]~q\)))) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|register_file|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[1]~2_combout\,
	datab => \uut|register_file|reg_out[14][19]~q\,
	datac => \uut|register_file|reg_out[15][19]~q\,
	datad => \uut|register_file|Mux12~0_combout\,
	combout => \uut|register_file|Mux12~1_combout\);

-- Location: LCCOMB_X67_Y33_N26
\uut|register_file|Mux12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux12~4_combout\ = (\uut|instr_decode|rs1[3]~1_combout\ & ((\uut|instr_decode|rs1[2]~4_combout\ & ((\uut|register_file|Mux12~1_combout\))) # (!\uut|instr_decode|rs1[2]~4_combout\ & (\uut|register_file|Mux12~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux12~3_combout\,
	datab => \uut|instr_decode|rs1[3]~1_combout\,
	datac => \uut|register_file|Mux12~1_combout\,
	datad => \uut|instr_decode|rs1[2]~4_combout\,
	combout => \uut|register_file|Mux12~4_combout\);

-- Location: FF_X62_Y26_N19
\uut|register_file|reg_out[3][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[19]~44_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[3][19]~q\);

-- Location: FF_X62_Y26_N21
\uut|register_file|reg_out[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[19]~44_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[1][19]~q\);

-- Location: FF_X57_Y30_N21
\uut|register_file|reg_out[7][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[19]~44_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[7][19]~q\);

-- Location: LCCOMB_X66_Y25_N18
\uut|register_file|reg_out[6][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[6][19]~feeder_combout\ = \uut|rf_in1[19]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[19]~44_combout\,
	combout => \uut|register_file|reg_out[6][19]~feeder_combout\);

-- Location: FF_X66_Y25_N19
\uut|register_file|reg_out[6][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[6][19]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[6][19]~q\);

-- Location: FF_X65_Y25_N3
\uut|register_file|reg_out[4][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[19]~44_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[4][19]~q\);

-- Location: LCCOMB_X65_Y25_N2
\uut|register_file|Mux12~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux12~5_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|reg_out[6][19]~q\) # ((\uut|instr_decode|rs1[0]~3_combout\)))) # (!\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|register_file|reg_out[4][19]~q\ & 
-- !\uut|instr_decode|rs1[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[1]~2_combout\,
	datab => \uut|register_file|reg_out[6][19]~q\,
	datac => \uut|register_file|reg_out[4][19]~q\,
	datad => \uut|instr_decode|rs1[0]~3_combout\,
	combout => \uut|register_file|Mux12~5_combout\);

-- Location: FF_X65_Y25_N1
\uut|register_file|reg_out[5][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[19]~44_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[5][19]~q\);

-- Location: LCCOMB_X65_Y25_N0
\uut|register_file|Mux12~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux12~6_combout\ = (\uut|register_file|Mux12~5_combout\ & ((\uut|register_file|reg_out[7][19]~q\) # ((!\uut|instr_decode|rs1[0]~3_combout\)))) # (!\uut|register_file|Mux12~5_combout\ & (((\uut|register_file|reg_out[5][19]~q\ & 
-- \uut|instr_decode|rs1[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[7][19]~q\,
	datab => \uut|register_file|Mux12~5_combout\,
	datac => \uut|register_file|reg_out[5][19]~q\,
	datad => \uut|instr_decode|rs1[0]~3_combout\,
	combout => \uut|register_file|Mux12~6_combout\);

-- Location: LCCOMB_X62_Y26_N20
\uut|register_file|Mux12~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux12~7_combout\ = (\uut|register_file|Mux29~4_combout\ & ((\uut|register_file|Mux29~5_combout\ & ((\uut|register_file|Mux12~6_combout\))) # (!\uut|register_file|Mux29~5_combout\ & (\uut|register_file|reg_out[1][19]~q\)))) # 
-- (!\uut|register_file|Mux29~4_combout\ & (\uut|register_file|Mux29~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux29~4_combout\,
	datab => \uut|register_file|Mux29~5_combout\,
	datac => \uut|register_file|reg_out[1][19]~q\,
	datad => \uut|register_file|Mux12~6_combout\,
	combout => \uut|register_file|Mux12~7_combout\);

-- Location: LCCOMB_X63_Y26_N4
\uut|register_file|Mux12~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux12~8_combout\ = (\uut|register_file|Mux29~16_combout\ & ((\uut|register_file|Mux12~7_combout\ & (\uut|register_file|reg_out[3][19]~q\)) # (!\uut|register_file|Mux12~7_combout\ & ((\uut|register_file|reg_out[2][19]~q\))))) # 
-- (!\uut|register_file|Mux29~16_combout\ & (((\uut|register_file|Mux12~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux29~16_combout\,
	datab => \uut|register_file|reg_out[3][19]~q\,
	datac => \uut|register_file|reg_out[2][19]~q\,
	datad => \uut|register_file|Mux12~7_combout\,
	combout => \uut|register_file|Mux12~8_combout\);

-- Location: LCCOMB_X67_Y34_N8
\uut|register_file|Mux12~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux12~9_combout\ = (\uut|register_file|Mux12~4_combout\) # ((!\uut|instr_decode|rs1[3]~1_combout\ & \uut|register_file|Mux12~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|instr_decode|rs1[3]~1_combout\,
	datac => \uut|register_file|Mux12~4_combout\,
	datad => \uut|register_file|Mux12~8_combout\,
	combout => \uut|register_file|Mux12~9_combout\);

-- Location: LCCOMB_X62_Y34_N16
\uut|alu_in2[19]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu_in2[19]~74_combout\ = (\uut|instr_decode|operand_sel~0_combout\ & ((\uut|pc_calculation|Add0~52_combout\))) # (!\uut|instr_decode|operand_sel~0_combout\ & (\uut|register_file|Mux44~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux44~9_combout\,
	datac => \uut|instr_decode|operand_sel~0_combout\,
	datad => \uut|pc_calculation|Add0~52_combout\,
	combout => \uut|alu_in2[19]~74_combout\);

-- Location: LCCOMB_X63_Y37_N6
\uut|alu1|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add0~38_combout\ = (\uut|register_file|Mux12~9_combout\ & ((\uut|alu_in2[19]~74_combout\ & (\uut|alu1|Add0~37\ & VCC)) # (!\uut|alu_in2[19]~74_combout\ & (!\uut|alu1|Add0~37\)))) # (!\uut|register_file|Mux12~9_combout\ & 
-- ((\uut|alu_in2[19]~74_combout\ & (!\uut|alu1|Add0~37\)) # (!\uut|alu_in2[19]~74_combout\ & ((\uut|alu1|Add0~37\) # (GND)))))
-- \uut|alu1|Add0~39\ = CARRY((\uut|register_file|Mux12~9_combout\ & (!\uut|alu_in2[19]~74_combout\ & !\uut|alu1|Add0~37\)) # (!\uut|register_file|Mux12~9_combout\ & ((!\uut|alu1|Add0~37\) # (!\uut|alu_in2[19]~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux12~9_combout\,
	datab => \uut|alu_in2[19]~74_combout\,
	datad => VCC,
	cin => \uut|alu1|Add0~37\,
	combout => \uut|alu1|Add0~38_combout\,
	cout => \uut|alu1|Add0~39\);

-- Location: LCCOMB_X60_Y34_N18
\uut|Pipe_alu_out[21]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|Pipe_alu_out[21]~15_combout\ = (\IRAM|auto_generated|q_a\(25) & (((\IRAM|auto_generated|q_a\(26)) # (!\IRAM|auto_generated|q_a\(30))) # (!\IRAM|auto_generated|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(24),
	datab => \IRAM|auto_generated|q_a\(26),
	datac => \IRAM|auto_generated|q_a\(25),
	datad => \IRAM|auto_generated|q_a\(30),
	combout => \uut|Pipe_alu_out[21]~15_combout\);

-- Location: LCCOMB_X63_Y36_N0
\uut|alu1|result[19]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[19]~229_combout\ = (\uut|Pipe_alu_out[21]~14_combout\ & (((\uut|Pipe_alu_out[21]~15_combout\)))) # (!\uut|Pipe_alu_out[21]~14_combout\ & ((\uut|alu_in2[19]~74_combout\ & ((\uut|register_file|Mux12~9_combout\) # 
-- (!\uut|Pipe_alu_out[21]~15_combout\))) # (!\uut|alu_in2[19]~74_combout\ & (!\uut|Pipe_alu_out[21]~15_combout\ & \uut|register_file|Mux12~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[21]~14_combout\,
	datab => \uut|alu_in2[19]~74_combout\,
	datac => \uut|Pipe_alu_out[21]~15_combout\,
	datad => \uut|register_file|Mux12~9_combout\,
	combout => \uut|alu1|result[19]~229_combout\);

-- Location: LCCOMB_X62_Y35_N2
\uut|Pipe_alu_out[21]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|Pipe_alu_out[21]~13_combout\ = (((\uut|alu_in2[4]~62_combout\) # (!\uut|alu1|ShiftLeft0~12_combout\)) # (!\IRAM|auto_generated|q_a\(26))) # (!\uut|alu1|result[16]~204_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[16]~204_combout\,
	datab => \IRAM|auto_generated|q_a\(26),
	datac => \uut|alu1|ShiftLeft0~12_combout\,
	datad => \uut|alu_in2[4]~62_combout\,
	combout => \uut|Pipe_alu_out[21]~13_combout\);

-- Location: FF_X67_Y29_N17
\uut|register_file|reg_out[14][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[14]~10_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[14][14]~q\);

-- Location: FF_X68_Y29_N5
\uut|register_file|reg_out[13][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[14]~10_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[13][14]~q\);

-- Location: LCCOMB_X68_Y29_N30
\uut|register_file|reg_out[12][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[12][14]~feeder_combout\ = \uut|rf_in1[14]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[14]~10_combout\,
	combout => \uut|register_file|reg_out[12][14]~feeder_combout\);

-- Location: FF_X68_Y29_N31
\uut|register_file|reg_out[12][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[12][14]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[12][14]~q\);

-- Location: LCCOMB_X67_Y32_N28
\uut|register_file|Mux49~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux49~0_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|instr_decode|rs2[0]~17_combout\)))) # (!\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|instr_decode|rs2[0]~17_combout\ & (\uut|register_file|reg_out[13][14]~q\)) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|reg_out[12][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[13][14]~q\,
	datab => \uut|instr_decode|rs2[1]~16_combout\,
	datac => \uut|register_file|reg_out[12][14]~q\,
	datad => \uut|instr_decode|rs2[0]~17_combout\,
	combout => \uut|register_file|Mux49~0_combout\);

-- Location: LCCOMB_X67_Y32_N6
\uut|register_file|Mux49~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux49~1_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|Mux49~0_combout\ & (\uut|register_file|reg_out[15][14]~q\)) # (!\uut|register_file|Mux49~0_combout\ & ((\uut|register_file|reg_out[14][14]~q\))))) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|register_file|Mux49~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[15][14]~q\,
	datab => \uut|instr_decode|rs2[1]~16_combout\,
	datac => \uut|register_file|reg_out[14][14]~q\,
	datad => \uut|register_file|Mux49~0_combout\,
	combout => \uut|register_file|Mux49~1_combout\);

-- Location: FF_X67_Y32_N27
\uut|register_file|reg_out[9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[14]~10_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[9][14]~q\);

-- Location: FF_X66_Y31_N1
\uut|register_file|reg_out[11][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[14]~10_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[11][14]~q\);

-- Location: FF_X66_Y32_N21
\uut|register_file|reg_out[8][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[14]~10_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[8][14]~q\);

-- Location: LCCOMB_X66_Y32_N14
\uut|register_file|reg_out[10][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[10][14]~feeder_combout\ = \uut|rf_in1[14]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[14]~10_combout\,
	combout => \uut|register_file|reg_out[10][14]~feeder_combout\);

-- Location: FF_X66_Y32_N15
\uut|register_file|reg_out[10][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[10][14]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[10][14]~q\);

-- Location: LCCOMB_X66_Y32_N20
\uut|register_file|Mux49~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux49~2_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & (\uut|instr_decode|rs2[1]~16_combout\)) # (!\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|reg_out[10][14]~q\))) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & (\uut|register_file|reg_out[8][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[0]~17_combout\,
	datab => \uut|instr_decode|rs2[1]~16_combout\,
	datac => \uut|register_file|reg_out[8][14]~q\,
	datad => \uut|register_file|reg_out[10][14]~q\,
	combout => \uut|register_file|Mux49~2_combout\);

-- Location: LCCOMB_X66_Y31_N0
\uut|register_file|Mux49~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux49~3_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|Mux49~2_combout\ & ((\uut|register_file|reg_out[11][14]~q\))) # (!\uut|register_file|Mux49~2_combout\ & (\uut|register_file|reg_out[9][14]~q\)))) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|Mux49~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[0]~17_combout\,
	datab => \uut|register_file|reg_out[9][14]~q\,
	datac => \uut|register_file|reg_out[11][14]~q\,
	datad => \uut|register_file|Mux49~2_combout\,
	combout => \uut|register_file|Mux49~3_combout\);

-- Location: LCCOMB_X66_Y31_N4
\uut|register_file|Mux49~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux49~4_combout\ = (\uut|instr_decode|rs2[3]~15_combout\ & ((\uut|instr_decode|rs2[2]~18_combout\ & (\uut|register_file|Mux49~1_combout\)) # (!\uut|instr_decode|rs2[2]~18_combout\ & ((\uut|register_file|Mux49~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[3]~15_combout\,
	datab => \uut|instr_decode|rs2[2]~18_combout\,
	datac => \uut|register_file|Mux49~1_combout\,
	datad => \uut|register_file|Mux49~3_combout\,
	combout => \uut|register_file|Mux49~4_combout\);

-- Location: FF_X66_Y25_N1
\uut|register_file|reg_out[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[14]~10_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[6][14]~q\);

-- Location: FF_X66_Y26_N21
\uut|register_file|reg_out[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[14]~10_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[5][14]~q\);

-- Location: FF_X66_Y25_N23
\uut|register_file|reg_out[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[14]~10_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[4][14]~q\);

-- Location: LCCOMB_X66_Y25_N22
\uut|register_file|Mux49~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux49~5_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|instr_decode|rs2[0]~17_combout\)))) # (!\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|instr_decode|rs2[0]~17_combout\ & (\uut|register_file|reg_out[5][14]~q\)) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|reg_out[4][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[1]~16_combout\,
	datab => \uut|register_file|reg_out[5][14]~q\,
	datac => \uut|register_file|reg_out[4][14]~q\,
	datad => \uut|instr_decode|rs2[0]~17_combout\,
	combout => \uut|register_file|Mux49~5_combout\);

-- Location: LCCOMB_X67_Y30_N30
\uut|register_file|reg_out[7][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[7][14]~feeder_combout\ = \uut|rf_in1[14]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[14]~10_combout\,
	combout => \uut|register_file|reg_out[7][14]~feeder_combout\);

-- Location: FF_X67_Y30_N31
\uut|register_file|reg_out[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[7][14]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[7][14]~q\);

-- Location: LCCOMB_X66_Y25_N28
\uut|register_file|Mux49~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux49~6_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|Mux49~5_combout\ & ((\uut|register_file|reg_out[7][14]~q\))) # (!\uut|register_file|Mux49~5_combout\ & (\uut|register_file|reg_out[6][14]~q\)))) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|register_file|Mux49~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[1]~16_combout\,
	datab => \uut|register_file|reg_out[6][14]~q\,
	datac => \uut|register_file|Mux49~5_combout\,
	datad => \uut|register_file|reg_out[7][14]~q\,
	combout => \uut|register_file|Mux49~6_combout\);

-- Location: FF_X66_Y27_N31
\uut|register_file|reg_out[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[14]~10_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[1][14]~q\);

-- Location: LCCOMB_X66_Y27_N30
\uut|register_file|Mux49~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux49~7_combout\ = (\uut|register_file|Mux42~2_combout\ & ((\uut|register_file|Mux49~6_combout\) # ((!\uut|register_file|Mux42~1_combout\)))) # (!\uut|register_file|Mux42~2_combout\ & (((\uut|register_file|reg_out[1][14]~q\ & 
-- \uut|register_file|Mux42~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux42~2_combout\,
	datab => \uut|register_file|Mux49~6_combout\,
	datac => \uut|register_file|reg_out[1][14]~q\,
	datad => \uut|register_file|Mux42~1_combout\,
	combout => \uut|register_file|Mux49~7_combout\);

-- Location: FF_X67_Y30_N13
\uut|register_file|reg_out[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|rf_in1[14]~10_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[3][14]~q\);

-- Location: FF_X66_Y27_N17
\uut|register_file|reg_out[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[14]~10_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[2][14]~q\);

-- Location: LCCOMB_X66_Y27_N16
\uut|register_file|Mux49~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux49~8_combout\ = (\uut|register_file|Mux49~7_combout\ & ((\uut|register_file|reg_out[3][14]~q\) # ((!\uut|register_file|Mux42~0_combout\)))) # (!\uut|register_file|Mux49~7_combout\ & (((\uut|register_file|reg_out[2][14]~q\ & 
-- \uut|register_file|Mux42~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux49~7_combout\,
	datab => \uut|register_file|reg_out[3][14]~q\,
	datac => \uut|register_file|reg_out[2][14]~q\,
	datad => \uut|register_file|Mux42~0_combout\,
	combout => \uut|register_file|Mux49~8_combout\);

-- Location: LCCOMB_X66_Y31_N30
\uut|register_file|Mux49~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux49~9_combout\ = (\uut|register_file|Mux49~4_combout\) # ((!\uut|instr_decode|rs2[3]~15_combout\ & \uut|register_file|Mux49~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[3]~15_combout\,
	datac => \uut|register_file|Mux49~4_combout\,
	datad => \uut|register_file|Mux49~8_combout\,
	combout => \uut|register_file|Mux49~9_combout\);

-- Location: LCCOMB_X66_Y33_N2
\uut|alu_in2[14]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu_in2[14]~49_combout\ = (\uut|instr_decode|operand_sel~0_combout\ & (\IRAM|auto_generated|q_a\(14) & (!\uut|instr_decode|immediate[12]~10_combout\))) # (!\uut|instr_decode|operand_sel~0_combout\ & (((\uut|register_file|Mux49~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(14),
	datab => \uut|instr_decode|operand_sel~0_combout\,
	datac => \uut|instr_decode|immediate[12]~10_combout\,
	datad => \uut|register_file|Mux49~9_combout\,
	combout => \uut|alu_in2[14]~49_combout\);

-- Location: LCCOMB_X66_Y33_N28
\uut|alu_in2[13]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu_in2[13]~50_combout\ = (\uut|instr_decode|operand_sel~0_combout\ & (\IRAM|auto_generated|q_a\(13) & (!\uut|instr_decode|immediate[12]~10_combout\))) # (!\uut|instr_decode|operand_sel~0_combout\ & (((\uut|register_file|Mux50~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(13),
	datab => \uut|instr_decode|operand_sel~0_combout\,
	datac => \uut|instr_decode|immediate[12]~10_combout\,
	datad => \uut|register_file|Mux50~9_combout\,
	combout => \uut|alu_in2[13]~50_combout\);

-- Location: LCCOMB_X66_Y30_N24
\uut|register_file|reg_out[11][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[11][12]~feeder_combout\ = \uut|rf_in1[12]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[12]~14_combout\,
	combout => \uut|register_file|reg_out[11][12]~feeder_combout\);

-- Location: FF_X66_Y30_N25
\uut|register_file|reg_out[11][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[11][12]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[11][12]~q\);

-- Location: FF_X61_Y29_N21
\uut|register_file|reg_out[9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[12]~14_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[9][12]~q\);

-- Location: LCCOMB_X66_Y32_N30
\uut|register_file|reg_out[8][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[8][12]~feeder_combout\ = \uut|rf_in1[12]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[12]~14_combout\,
	combout => \uut|register_file|reg_out[8][12]~feeder_combout\);

-- Location: FF_X66_Y32_N31
\uut|register_file|reg_out[8][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[8][12]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[8][12]~q\);

-- Location: FF_X65_Y32_N29
\uut|register_file|reg_out[10][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[12]~14_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[10][12]~q\);

-- Location: LCCOMB_X65_Y32_N28
\uut|register_file|Mux51~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux51~2_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|register_file|reg_out[10][12]~q\) # (\uut|instr_decode|rs2[0]~17_combout\)))) # (!\uut|instr_decode|rs2[1]~16_combout\ & (\uut|register_file|reg_out[8][12]~q\ & 
-- ((!\uut|instr_decode|rs2[0]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[8][12]~q\,
	datab => \uut|instr_decode|rs2[1]~16_combout\,
	datac => \uut|register_file|reg_out[10][12]~q\,
	datad => \uut|instr_decode|rs2[0]~17_combout\,
	combout => \uut|register_file|Mux51~2_combout\);

-- Location: LCCOMB_X61_Y29_N20
\uut|register_file|Mux51~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux51~3_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|Mux51~2_combout\ & (\uut|register_file|reg_out[11][12]~q\)) # (!\uut|register_file|Mux51~2_combout\ & ((\uut|register_file|reg_out[9][12]~q\))))) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|Mux51~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[11][12]~q\,
	datab => \uut|instr_decode|rs2[0]~17_combout\,
	datac => \uut|register_file|reg_out[9][12]~q\,
	datad => \uut|register_file|Mux51~2_combout\,
	combout => \uut|register_file|Mux51~3_combout\);

-- Location: FF_X67_Y29_N5
\uut|register_file|reg_out[14][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[12]~14_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[14][12]~q\);

-- Location: FF_X68_Y29_N15
\uut|register_file|reg_out[12][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[12]~14_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[12][12]~q\);

-- Location: FF_X68_Y29_N1
\uut|register_file|reg_out[13][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[12]~14_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[13][12]~q\);

-- Location: LCCOMB_X68_Y29_N0
\uut|register_file|Mux51~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux51~0_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|reg_out[13][12]~q\) # (\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|instr_decode|rs2[0]~17_combout\ & (\uut|register_file|reg_out[12][12]~q\ & 
-- ((!\uut|instr_decode|rs2[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[0]~17_combout\,
	datab => \uut|register_file|reg_out[12][12]~q\,
	datac => \uut|register_file|reg_out[13][12]~q\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux51~0_combout\);

-- Location: LCCOMB_X65_Y32_N14
\uut|register_file|Mux51~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux51~1_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|Mux51~0_combout\ & ((\uut|register_file|reg_out[15][12]~q\))) # (!\uut|register_file|Mux51~0_combout\ & (\uut|register_file|reg_out[14][12]~q\)))) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|register_file|Mux51~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[14][12]~q\,
	datab => \uut|register_file|reg_out[15][12]~q\,
	datac => \uut|instr_decode|rs2[1]~16_combout\,
	datad => \uut|register_file|Mux51~0_combout\,
	combout => \uut|register_file|Mux51~1_combout\);

-- Location: LCCOMB_X66_Y29_N14
\uut|register_file|Mux51~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux51~4_combout\ = (\uut|instr_decode|rs2[3]~15_combout\ & ((\uut|instr_decode|rs2[2]~18_combout\ & ((\uut|register_file|Mux51~1_combout\))) # (!\uut|instr_decode|rs2[2]~18_combout\ & (\uut|register_file|Mux51~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[2]~18_combout\,
	datab => \uut|register_file|Mux51~3_combout\,
	datac => \uut|instr_decode|rs2[3]~15_combout\,
	datad => \uut|register_file|Mux51~1_combout\,
	combout => \uut|register_file|Mux51~4_combout\);

-- Location: LCCOMB_X66_Y30_N26
\uut|register_file|reg_out[2][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[2][12]~feeder_combout\ = \uut|rf_in1[12]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[12]~14_combout\,
	combout => \uut|register_file|reg_out[2][12]~feeder_combout\);

-- Location: FF_X66_Y30_N27
\uut|register_file|reg_out[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[2][12]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[2][12]~q\);

-- Location: LCCOMB_X69_Y26_N28
\uut|register_file|reg_out[3][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[3][12]~feeder_combout\ = \uut|rf_in1[12]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[12]~14_combout\,
	combout => \uut|register_file|reg_out[3][12]~feeder_combout\);

-- Location: FF_X69_Y26_N29
\uut|register_file|reg_out[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[3][12]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[3][12]~q\);

-- Location: LCCOMB_X65_Y30_N20
\uut|register_file|reg_out[1][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[1][12]~feeder_combout\ = \uut|rf_in1[12]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[12]~14_combout\,
	combout => \uut|register_file|reg_out[1][12]~feeder_combout\);

-- Location: FF_X65_Y30_N21
\uut|register_file|reg_out[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[1][12]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[1][12]~q\);

-- Location: FF_X60_Y28_N25
\uut|register_file|reg_out[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|rf_in1[12]~14_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[7][12]~q\);

-- Location: FF_X65_Y30_N27
\uut|register_file|reg_out[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[12]~14_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[6][12]~q\);

-- Location: FF_X65_Y26_N15
\uut|register_file|reg_out[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[12]~14_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[4][12]~q\);

-- Location: FF_X66_Y26_N23
\uut|register_file|reg_out[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[12]~14_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[5][12]~q\);

-- Location: LCCOMB_X66_Y26_N22
\uut|register_file|Mux51~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux51~5_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|instr_decode|rs2[0]~17_combout\)))) # (!\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|reg_out[5][12]~q\))) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & (\uut|register_file|reg_out[4][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[4][12]~q\,
	datab => \uut|instr_decode|rs2[1]~16_combout\,
	datac => \uut|register_file|reg_out[5][12]~q\,
	datad => \uut|instr_decode|rs2[0]~17_combout\,
	combout => \uut|register_file|Mux51~5_combout\);

-- Location: LCCOMB_X65_Y30_N26
\uut|register_file|Mux51~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux51~6_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|Mux51~5_combout\ & (\uut|register_file|reg_out[7][12]~q\)) # (!\uut|register_file|Mux51~5_combout\ & ((\uut|register_file|reg_out[6][12]~q\))))) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|register_file|Mux51~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[7][12]~q\,
	datab => \uut|instr_decode|rs2[1]~16_combout\,
	datac => \uut|register_file|reg_out[6][12]~q\,
	datad => \uut|register_file|Mux51~5_combout\,
	combout => \uut|register_file|Mux51~6_combout\);

-- Location: LCCOMB_X65_Y30_N16
\uut|register_file|Mux51~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux51~7_combout\ = (\uut|register_file|Mux42~2_combout\ & (((\uut|register_file|Mux51~6_combout\) # (!\uut|register_file|Mux42~1_combout\)))) # (!\uut|register_file|Mux42~2_combout\ & (\uut|register_file|reg_out[1][12]~q\ & 
-- ((\uut|register_file|Mux42~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux42~2_combout\,
	datab => \uut|register_file|reg_out[1][12]~q\,
	datac => \uut|register_file|Mux51~6_combout\,
	datad => \uut|register_file|Mux42~1_combout\,
	combout => \uut|register_file|Mux51~7_combout\);

-- Location: LCCOMB_X68_Y27_N24
\uut|register_file|Mux51~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux51~8_combout\ = (\uut|register_file|Mux42~0_combout\ & ((\uut|register_file|Mux51~7_combout\ & ((\uut|register_file|reg_out[3][12]~q\))) # (!\uut|register_file|Mux51~7_combout\ & (\uut|register_file|reg_out[2][12]~q\)))) # 
-- (!\uut|register_file|Mux42~0_combout\ & (((\uut|register_file|Mux51~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[2][12]~q\,
	datab => \uut|register_file|reg_out[3][12]~q\,
	datac => \uut|register_file|Mux42~0_combout\,
	datad => \uut|register_file|Mux51~7_combout\,
	combout => \uut|register_file|Mux51~8_combout\);

-- Location: LCCOMB_X67_Y29_N26
\uut|register_file|Mux51~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux51~9_combout\ = (\uut|register_file|Mux51~4_combout\) # ((!\uut|instr_decode|rs2[3]~15_combout\ & \uut|register_file|Mux51~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux51~4_combout\,
	datab => \uut|instr_decode|rs2[3]~15_combout\,
	datad => \uut|register_file|Mux51~8_combout\,
	combout => \uut|register_file|Mux51~9_combout\);

-- Location: LCCOMB_X66_Y33_N22
\uut|alu_in2[12]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu_in2[12]~51_combout\ = (\uut|instr_decode|operand_sel~0_combout\ & (!\uut|instr_decode|immediate[12]~10_combout\ & (\IRAM|auto_generated|q_a\(12)))) # (!\uut|instr_decode|operand_sel~0_combout\ & (((\uut|register_file|Mux51~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|immediate[12]~10_combout\,
	datab => \IRAM|auto_generated|q_a\(12),
	datac => \uut|instr_decode|operand_sel~0_combout\,
	datad => \uut|register_file|Mux51~9_combout\,
	combout => \uut|alu_in2[12]~51_combout\);

-- Location: FF_X62_Y30_N29
\uut|register_file|reg_out[14][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[11]~16_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[14][11]~q\);

-- Location: LCCOMB_X68_Y29_N10
\uut|register_file|reg_out[12][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[12][11]~feeder_combout\ = \uut|rf_in1[11]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[11]~16_combout\,
	combout => \uut|register_file|reg_out[12][11]~feeder_combout\);

-- Location: FF_X68_Y29_N11
\uut|register_file|reg_out[12][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[12][11]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[12][11]~q\);

-- Location: FF_X68_Y29_N25
\uut|register_file|reg_out[13][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[11]~16_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[13][11]~q\);

-- Location: LCCOMB_X68_Y29_N24
\uut|register_file|Mux52~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux52~0_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|reg_out[13][11]~q\) # (\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|instr_decode|rs2[0]~17_combout\ & (\uut|register_file|reg_out[12][11]~q\ & 
-- ((!\uut|instr_decode|rs2[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[12][11]~q\,
	datab => \uut|instr_decode|rs2[0]~17_combout\,
	datac => \uut|register_file|reg_out[13][11]~q\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux52~0_combout\);

-- Location: LCCOMB_X63_Y31_N8
\uut|register_file|Mux52~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux52~1_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|Mux52~0_combout\ & ((\uut|register_file|reg_out[15][11]~q\))) # (!\uut|register_file|Mux52~0_combout\ & (\uut|register_file|reg_out[14][11]~q\)))) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|register_file|Mux52~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[14][11]~q\,
	datab => \uut|instr_decode|rs2[1]~16_combout\,
	datac => \uut|register_file|reg_out[15][11]~q\,
	datad => \uut|register_file|Mux52~0_combout\,
	combout => \uut|register_file|Mux52~1_combout\);

-- Location: FF_X61_Y29_N15
\uut|register_file|reg_out[9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[11]~16_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[9][11]~q\);

-- Location: FF_X62_Y32_N15
\uut|register_file|reg_out[11][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[11]~16_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[11][11]~q\);

-- Location: LCCOMB_X58_Y32_N6
\uut|register_file|reg_out[10][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[10][11]~feeder_combout\ = \uut|rf_in1[11]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[11]~16_combout\,
	combout => \uut|register_file|reg_out[10][11]~feeder_combout\);

-- Location: FF_X58_Y32_N7
\uut|register_file|reg_out[10][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[10][11]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[10][11]~q\);

-- Location: LCCOMB_X61_Y29_N4
\uut|register_file|reg_out[8][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[8][11]~feeder_combout\ = \uut|rf_in1[11]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[11]~16_combout\,
	combout => \uut|register_file|reg_out[8][11]~feeder_combout\);

-- Location: FF_X61_Y29_N5
\uut|register_file|reg_out[8][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[8][11]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[8][11]~q\);

-- Location: LCCOMB_X58_Y32_N14
\uut|register_file|Mux52~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux52~2_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|instr_decode|rs2[1]~16_combout\ & (\uut|register_file|reg_out[10][11]~q\)) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|reg_out[8][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[10][11]~q\,
	datab => \uut|register_file|reg_out[8][11]~q\,
	datac => \uut|instr_decode|rs2[0]~17_combout\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux52~2_combout\);

-- Location: LCCOMB_X62_Y32_N14
\uut|register_file|Mux52~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux52~3_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|Mux52~2_combout\ & ((\uut|register_file|reg_out[11][11]~q\))) # (!\uut|register_file|Mux52~2_combout\ & (\uut|register_file|reg_out[9][11]~q\)))) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|Mux52~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[0]~17_combout\,
	datab => \uut|register_file|reg_out[9][11]~q\,
	datac => \uut|register_file|reg_out[11][11]~q\,
	datad => \uut|register_file|Mux52~2_combout\,
	combout => \uut|register_file|Mux52~3_combout\);

-- Location: LCCOMB_X63_Y31_N30
\uut|register_file|Mux52~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux52~4_combout\ = (\uut|instr_decode|rs2[3]~15_combout\ & ((\uut|instr_decode|rs2[2]~18_combout\ & (\uut|register_file|Mux52~1_combout\)) # (!\uut|instr_decode|rs2[2]~18_combout\ & ((\uut|register_file|Mux52~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[2]~18_combout\,
	datab => \uut|instr_decode|rs2[3]~15_combout\,
	datac => \uut|register_file|Mux52~1_combout\,
	datad => \uut|register_file|Mux52~3_combout\,
	combout => \uut|register_file|Mux52~4_combout\);

-- Location: FF_X62_Y30_N13
\uut|register_file|reg_out[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[11]~16_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[2][11]~q\);

-- Location: LCCOMB_X63_Y32_N4
\uut|register_file|reg_out[3][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[3][11]~feeder_combout\ = \uut|rf_in1[11]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[11]~16_combout\,
	combout => \uut|register_file|reg_out[3][11]~feeder_combout\);

-- Location: FF_X63_Y32_N5
\uut|register_file|reg_out[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[3][11]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[3][11]~q\);

-- Location: FF_X65_Y30_N25
\uut|register_file|reg_out[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[11]~16_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[1][11]~q\);

-- Location: FF_X59_Y32_N17
\uut|register_file|reg_out[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[11]~16_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[7][11]~q\);

-- Location: FF_X65_Y26_N13
\uut|register_file|reg_out[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[11]~16_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[4][11]~q\);

-- Location: FF_X65_Y30_N7
\uut|register_file|reg_out[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[11]~16_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[6][11]~q\);

-- Location: LCCOMB_X66_Y26_N24
\uut|register_file|Mux52~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux52~5_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|register_file|reg_out[6][11]~q\) # (\uut|instr_decode|rs2[0]~17_combout\)))) # (!\uut|instr_decode|rs2[1]~16_combout\ & (\uut|register_file|reg_out[4][11]~q\ & 
-- ((!\uut|instr_decode|rs2[0]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[4][11]~q\,
	datab => \uut|register_file|reg_out[6][11]~q\,
	datac => \uut|instr_decode|rs2[1]~16_combout\,
	datad => \uut|instr_decode|rs2[0]~17_combout\,
	combout => \uut|register_file|Mux52~5_combout\);

-- Location: FF_X66_Y26_N9
\uut|register_file|reg_out[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[11]~16_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[5][11]~q\);

-- Location: LCCOMB_X66_Y26_N8
\uut|register_file|Mux52~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux52~6_combout\ = (\uut|register_file|Mux52~5_combout\ & ((\uut|register_file|reg_out[7][11]~q\) # ((!\uut|instr_decode|rs2[0]~17_combout\)))) # (!\uut|register_file|Mux52~5_combout\ & (((\uut|register_file|reg_out[5][11]~q\ & 
-- \uut|instr_decode|rs2[0]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[7][11]~q\,
	datab => \uut|register_file|Mux52~5_combout\,
	datac => \uut|register_file|reg_out[5][11]~q\,
	datad => \uut|instr_decode|rs2[0]~17_combout\,
	combout => \uut|register_file|Mux52~6_combout\);

-- Location: LCCOMB_X66_Y26_N10
\uut|register_file|Mux52~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux52~7_combout\ = (\uut|register_file|Mux42~1_combout\ & ((\uut|register_file|Mux42~2_combout\ & ((\uut|register_file|Mux52~6_combout\))) # (!\uut|register_file|Mux42~2_combout\ & (\uut|register_file|reg_out[1][11]~q\)))) # 
-- (!\uut|register_file|Mux42~1_combout\ & (((\uut|register_file|Mux42~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[1][11]~q\,
	datab => \uut|register_file|Mux42~1_combout\,
	datac => \uut|register_file|Mux52~6_combout\,
	datad => \uut|register_file|Mux42~2_combout\,
	combout => \uut|register_file|Mux52~7_combout\);

-- Location: LCCOMB_X63_Y28_N26
\uut|register_file|Mux52~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux52~8_combout\ = (\uut|register_file|Mux52~7_combout\ & (((\uut|register_file|reg_out[3][11]~q\) # (!\uut|register_file|Mux42~0_combout\)))) # (!\uut|register_file|Mux52~7_combout\ & (\uut|register_file|reg_out[2][11]~q\ & 
-- ((\uut|register_file|Mux42~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[2][11]~q\,
	datab => \uut|register_file|reg_out[3][11]~q\,
	datac => \uut|register_file|Mux52~7_combout\,
	datad => \uut|register_file|Mux42~0_combout\,
	combout => \uut|register_file|Mux52~8_combout\);

-- Location: LCCOMB_X62_Y30_N22
\uut|register_file|Mux52~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux52~9_combout\ = (\uut|register_file|Mux52~4_combout\) # ((!\uut|instr_decode|rs2[3]~15_combout\ & \uut|register_file|Mux52~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[3]~15_combout\,
	datac => \uut|register_file|Mux52~4_combout\,
	datad => \uut|register_file|Mux52~8_combout\,
	combout => \uut|register_file|Mux52~9_combout\);

-- Location: LCCOMB_X62_Y30_N14
\uut|alu_in2[11]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu_in2[11]~52_combout\ = (\uut|instr_decode|operand_sel~0_combout\ & (\IRAM|auto_generated|q_a\(11) & ((!\uut|instr_decode|immediate[12]~10_combout\)))) # (!\uut|instr_decode|operand_sel~0_combout\ & (((\uut|register_file|Mux52~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(11),
	datab => \uut|instr_decode|operand_sel~0_combout\,
	datac => \uut|register_file|Mux52~9_combout\,
	datad => \uut|instr_decode|immediate[12]~10_combout\,
	combout => \uut|alu_in2[11]~52_combout\);

-- Location: FF_X68_Y29_N7
\uut|register_file|reg_out[12][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[10]~18_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[12][10]~q\);

-- Location: FF_X68_Y29_N21
\uut|register_file|reg_out[13][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[10]~18_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[13][10]~q\);

-- Location: LCCOMB_X68_Y29_N20
\uut|register_file|Mux53~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux53~0_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|reg_out[13][10]~q\) # (\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|instr_decode|rs2[0]~17_combout\ & (\uut|register_file|reg_out[12][10]~q\ & 
-- ((!\uut|instr_decode|rs2[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[12][10]~q\,
	datab => \uut|instr_decode|rs2[0]~17_combout\,
	datac => \uut|register_file|reg_out[13][10]~q\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux53~0_combout\);

-- Location: FF_X67_Y29_N25
\uut|register_file|reg_out[15][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[10]~18_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[15][10]~q\);

-- Location: FF_X67_Y29_N7
\uut|register_file|reg_out[14][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[10]~18_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[14][10]~q\);

-- Location: LCCOMB_X67_Y29_N6
\uut|register_file|Mux53~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux53~1_combout\ = (\uut|register_file|Mux53~0_combout\ & ((\uut|register_file|reg_out[15][10]~q\) # ((!\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|register_file|Mux53~0_combout\ & (((\uut|register_file|reg_out[14][10]~q\ & 
-- \uut|instr_decode|rs2[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux53~0_combout\,
	datab => \uut|register_file|reg_out[15][10]~q\,
	datac => \uut|register_file|reg_out[14][10]~q\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux53~1_combout\);

-- Location: FF_X62_Y32_N21
\uut|register_file|reg_out[11][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[10]~18_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[11][10]~q\);

-- Location: FF_X66_Y32_N7
\uut|register_file|reg_out[8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[10]~18_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[8][10]~q\);

-- Location: LCCOMB_X66_Y32_N4
\uut|register_file|reg_out[10][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[10][10]~feeder_combout\ = \uut|rf_in1[10]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[10]~18_combout\,
	combout => \uut|register_file|reg_out[10][10]~feeder_combout\);

-- Location: FF_X66_Y32_N5
\uut|register_file|reg_out[10][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[10][10]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[10][10]~q\);

-- Location: LCCOMB_X65_Y32_N4
\uut|register_file|Mux53~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux53~2_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|register_file|reg_out[10][10]~q\) # (\uut|instr_decode|rs2[0]~17_combout\)))) # (!\uut|instr_decode|rs2[1]~16_combout\ & (\uut|register_file|reg_out[8][10]~q\ & 
-- ((!\uut|instr_decode|rs2[0]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[8][10]~q\,
	datab => \uut|register_file|reg_out[10][10]~q\,
	datac => \uut|instr_decode|rs2[1]~16_combout\,
	datad => \uut|instr_decode|rs2[0]~17_combout\,
	combout => \uut|register_file|Mux53~2_combout\);

-- Location: LCCOMB_X61_Y29_N28
\uut|register_file|Mux53~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux53~3_combout\ = (\uut|register_file|Mux53~2_combout\ & ((\uut|register_file|reg_out[11][10]~q\) # ((!\uut|instr_decode|rs2[0]~17_combout\)))) # (!\uut|register_file|Mux53~2_combout\ & (((\uut|register_file|reg_out[9][10]~q\ & 
-- \uut|instr_decode|rs2[0]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[11][10]~q\,
	datab => \uut|register_file|Mux53~2_combout\,
	datac => \uut|register_file|reg_out[9][10]~q\,
	datad => \uut|instr_decode|rs2[0]~17_combout\,
	combout => \uut|register_file|Mux53~3_combout\);

-- Location: LCCOMB_X62_Y30_N10
\uut|register_file|Mux53~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux53~4_combout\ = (\uut|instr_decode|rs2[3]~15_combout\ & ((\uut|instr_decode|rs2[2]~18_combout\ & (\uut|register_file|Mux53~1_combout\)) # (!\uut|instr_decode|rs2[2]~18_combout\ & ((\uut|register_file|Mux53~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[2]~18_combout\,
	datab => \uut|instr_decode|rs2[3]~15_combout\,
	datac => \uut|register_file|Mux53~1_combout\,
	datad => \uut|register_file|Mux53~3_combout\,
	combout => \uut|register_file|Mux53~4_combout\);

-- Location: LCCOMB_X63_Y32_N10
\uut|register_file|reg_out[3][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[3][10]~feeder_combout\ = \uut|rf_in1[10]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[10]~18_combout\,
	combout => \uut|register_file|reg_out[3][10]~feeder_combout\);

-- Location: FF_X63_Y32_N11
\uut|register_file|reg_out[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[3][10]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[3][10]~q\);

-- Location: FF_X62_Y30_N7
\uut|register_file|reg_out[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[10]~18_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[2][10]~q\);

-- Location: FF_X66_Y28_N1
\uut|register_file|reg_out[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[10]~18_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[1][10]~q\);

-- Location: LCCOMB_X59_Y26_N24
\uut|register_file|reg_out[7][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[7][10]~feeder_combout\ = \uut|rf_in1[10]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[10]~18_combout\,
	combout => \uut|register_file|reg_out[7][10]~feeder_combout\);

-- Location: FF_X59_Y26_N25
\uut|register_file|reg_out[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[7][10]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[7][10]~q\);

-- Location: LCCOMB_X66_Y26_N26
\uut|register_file|reg_out[5][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[5][10]~feeder_combout\ = \uut|rf_in1[10]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[10]~18_combout\,
	combout => \uut|register_file|reg_out[5][10]~feeder_combout\);

-- Location: FF_X66_Y26_N27
\uut|register_file|reg_out[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[5][10]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[5][10]~q\);

-- Location: FF_X65_Y26_N5
\uut|register_file|reg_out[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[10]~18_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[4][10]~q\);

-- Location: LCCOMB_X65_Y26_N4
\uut|register_file|Mux53~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux53~5_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|reg_out[5][10]~q\) # ((\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|reg_out[4][10]~q\ & 
-- !\uut|instr_decode|rs2[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[0]~17_combout\,
	datab => \uut|register_file|reg_out[5][10]~q\,
	datac => \uut|register_file|reg_out[4][10]~q\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux53~5_combout\);

-- Location: FF_X65_Y26_N11
\uut|register_file|reg_out[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[10]~18_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[6][10]~q\);

-- Location: LCCOMB_X65_Y26_N10
\uut|register_file|Mux53~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux53~6_combout\ = (\uut|register_file|Mux53~5_combout\ & ((\uut|register_file|reg_out[7][10]~q\) # ((!\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|register_file|Mux53~5_combout\ & (((\uut|register_file|reg_out[6][10]~q\ & 
-- \uut|instr_decode|rs2[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[7][10]~q\,
	datab => \uut|register_file|Mux53~5_combout\,
	datac => \uut|register_file|reg_out[6][10]~q\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux53~6_combout\);

-- Location: LCCOMB_X63_Y32_N6
\uut|register_file|Mux53~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux53~7_combout\ = (\uut|register_file|Mux42~1_combout\ & ((\uut|register_file|Mux42~2_combout\ & ((\uut|register_file|Mux53~6_combout\))) # (!\uut|register_file|Mux42~2_combout\ & (\uut|register_file|reg_out[1][10]~q\)))) # 
-- (!\uut|register_file|Mux42~1_combout\ & (((\uut|register_file|Mux42~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux42~1_combout\,
	datab => \uut|register_file|reg_out[1][10]~q\,
	datac => \uut|register_file|Mux53~6_combout\,
	datad => \uut|register_file|Mux42~2_combout\,
	combout => \uut|register_file|Mux53~7_combout\);

-- Location: LCCOMB_X63_Y32_N8
\uut|register_file|Mux53~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux53~8_combout\ = (\uut|register_file|Mux42~0_combout\ & ((\uut|register_file|Mux53~7_combout\ & (\uut|register_file|reg_out[3][10]~q\)) # (!\uut|register_file|Mux53~7_combout\ & ((\uut|register_file|reg_out[2][10]~q\))))) # 
-- (!\uut|register_file|Mux42~0_combout\ & (((\uut|register_file|Mux53~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[3][10]~q\,
	datab => \uut|register_file|reg_out[2][10]~q\,
	datac => \uut|register_file|Mux42~0_combout\,
	datad => \uut|register_file|Mux53~7_combout\,
	combout => \uut|register_file|Mux53~8_combout\);

-- Location: LCCOMB_X62_Y30_N0
\uut|register_file|Mux53~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux53~9_combout\ = (\uut|register_file|Mux53~4_combout\) # ((!\uut|instr_decode|rs2[3]~15_combout\ & \uut|register_file|Mux53~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux53~4_combout\,
	datac => \uut|instr_decode|rs2[3]~15_combout\,
	datad => \uut|register_file|Mux53~8_combout\,
	combout => \uut|register_file|Mux53~9_combout\);

-- Location: LCCOMB_X65_Y32_N16
\uut|alu_in2[10]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu_in2[10]~53_combout\ = (\uut|instr_decode|operand_sel~0_combout\ & (\IRAM|auto_generated|q_a\(10) & (!\uut|instr_decode|immediate[12]~10_combout\))) # (!\uut|instr_decode|operand_sel~0_combout\ & (((\uut|register_file|Mux53~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|operand_sel~0_combout\,
	datab => \IRAM|auto_generated|q_a\(10),
	datac => \uut|instr_decode|immediate[12]~10_combout\,
	datad => \uut|register_file|Mux53~9_combout\,
	combout => \uut|alu_in2[10]~53_combout\);

-- Location: FF_X62_Y29_N9
\uut|register_file|reg_out[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[9]~20_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[2][9]~q\);

-- Location: LCCOMB_X63_Y32_N18
\uut|register_file|reg_out[3][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[3][9]~feeder_combout\ = \uut|rf_in1[9]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[9]~20_combout\,
	combout => \uut|register_file|reg_out[3][9]~feeder_combout\);

-- Location: FF_X63_Y32_N19
\uut|register_file|reg_out[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[3][9]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[3][9]~q\);

-- Location: LCCOMB_X60_Y32_N8
\uut|register_file|reg_out[7][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[7][9]~feeder_combout\ = \uut|rf_in1[9]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[9]~20_combout\,
	combout => \uut|register_file|reg_out[7][9]~feeder_combout\);

-- Location: FF_X60_Y32_N9
\uut|register_file|reg_out[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[7][9]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[7][9]~q\);

-- Location: FF_X63_Y29_N23
\uut|register_file|reg_out[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[9]~20_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[5][9]~q\);

-- Location: FF_X66_Y29_N13
\uut|register_file|reg_out[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[9]~20_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[4][9]~q\);

-- Location: FF_X66_Y29_N23
\uut|register_file|reg_out[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[9]~20_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[6][9]~q\);

-- Location: LCCOMB_X63_Y29_N24
\uut|register_file|Mux54~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux54~5_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|register_file|reg_out[6][9]~q\) # (\uut|instr_decode|rs2[0]~17_combout\)))) # (!\uut|instr_decode|rs2[1]~16_combout\ & (\uut|register_file|reg_out[4][9]~q\ & 
-- ((!\uut|instr_decode|rs2[0]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[4][9]~q\,
	datab => \uut|register_file|reg_out[6][9]~q\,
	datac => \uut|instr_decode|rs2[1]~16_combout\,
	datad => \uut|instr_decode|rs2[0]~17_combout\,
	combout => \uut|register_file|Mux54~5_combout\);

-- Location: LCCOMB_X63_Y29_N22
\uut|register_file|Mux54~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux54~6_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|Mux54~5_combout\ & (\uut|register_file|reg_out[7][9]~q\)) # (!\uut|register_file|Mux54~5_combout\ & ((\uut|register_file|reg_out[5][9]~q\))))) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|Mux54~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[7][9]~q\,
	datab => \uut|instr_decode|rs2[0]~17_combout\,
	datac => \uut|register_file|reg_out[5][9]~q\,
	datad => \uut|register_file|Mux54~5_combout\,
	combout => \uut|register_file|Mux54~6_combout\);

-- Location: FF_X63_Y29_N29
\uut|register_file|reg_out[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[9]~20_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[1][9]~q\);

-- Location: LCCOMB_X63_Y29_N10
\uut|register_file|Mux54~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux54~7_combout\ = (\uut|register_file|Mux42~2_combout\ & ((\uut|register_file|Mux54~6_combout\) # ((!\uut|register_file|Mux42~1_combout\)))) # (!\uut|register_file|Mux42~2_combout\ & (((\uut|register_file|reg_out[1][9]~q\ & 
-- \uut|register_file|Mux42~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux54~6_combout\,
	datab => \uut|register_file|reg_out[1][9]~q\,
	datac => \uut|register_file|Mux42~2_combout\,
	datad => \uut|register_file|Mux42~1_combout\,
	combout => \uut|register_file|Mux54~7_combout\);

-- Location: LCCOMB_X63_Y32_N0
\uut|register_file|Mux54~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux54~8_combout\ = (\uut|register_file|Mux42~0_combout\ & ((\uut|register_file|Mux54~7_combout\ & ((\uut|register_file|reg_out[3][9]~q\))) # (!\uut|register_file|Mux54~7_combout\ & (\uut|register_file|reg_out[2][9]~q\)))) # 
-- (!\uut|register_file|Mux42~0_combout\ & (((\uut|register_file|Mux54~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[2][9]~q\,
	datab => \uut|register_file|reg_out[3][9]~q\,
	datac => \uut|register_file|Mux42~0_combout\,
	datad => \uut|register_file|Mux54~7_combout\,
	combout => \uut|register_file|Mux54~8_combout\);

-- Location: FF_X61_Y29_N17
\uut|register_file|reg_out[9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[9]~20_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[9][9]~q\);

-- Location: LCCOMB_X63_Y32_N16
\uut|register_file|reg_out[11][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[11][9]~feeder_combout\ = \uut|rf_in1[9]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[9]~20_combout\,
	combout => \uut|register_file|reg_out[11][9]~feeder_combout\);

-- Location: FF_X63_Y32_N17
\uut|register_file|reg_out[11][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[11][9]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[11][9]~q\);

-- Location: FF_X61_Y29_N11
\uut|register_file|reg_out[8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[9]~20_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[8][9]~q\);

-- Location: LCCOMB_X58_Y32_N16
\uut|register_file|reg_out[10][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[10][9]~feeder_combout\ = \uut|rf_in1[9]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[9]~20_combout\,
	combout => \uut|register_file|reg_out[10][9]~feeder_combout\);

-- Location: FF_X58_Y32_N17
\uut|register_file|reg_out[10][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[10][9]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[10][9]~q\);

-- Location: LCCOMB_X63_Y32_N28
\uut|register_file|Mux54~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux54~2_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|register_file|reg_out[10][9]~q\) # (\uut|instr_decode|rs2[0]~17_combout\)))) # (!\uut|instr_decode|rs2[1]~16_combout\ & (\uut|register_file|reg_out[8][9]~q\ & 
-- ((!\uut|instr_decode|rs2[0]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[8][9]~q\,
	datab => \uut|register_file|reg_out[10][9]~q\,
	datac => \uut|instr_decode|rs2[1]~16_combout\,
	datad => \uut|instr_decode|rs2[0]~17_combout\,
	combout => \uut|register_file|Mux54~2_combout\);

-- Location: LCCOMB_X63_Y32_N22
\uut|register_file|Mux54~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux54~3_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|Mux54~2_combout\ & ((\uut|register_file|reg_out[11][9]~q\))) # (!\uut|register_file|Mux54~2_combout\ & (\uut|register_file|reg_out[9][9]~q\)))) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|Mux54~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[9][9]~q\,
	datab => \uut|instr_decode|rs2[0]~17_combout\,
	datac => \uut|register_file|reg_out[11][9]~q\,
	datad => \uut|register_file|Mux54~2_combout\,
	combout => \uut|register_file|Mux54~3_combout\);

-- Location: FF_X67_Y29_N27
\uut|register_file|reg_out[14][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[9]~20_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[14][9]~q\);

-- Location: FF_X60_Y29_N11
\uut|register_file|reg_out[12][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[9]~20_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[12][9]~q\);

-- Location: FF_X60_Y29_N13
\uut|register_file|reg_out[13][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[9]~20_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[13][9]~q\);

-- Location: LCCOMB_X60_Y29_N12
\uut|register_file|Mux54~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux54~0_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|reg_out[13][9]~q\) # (\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|instr_decode|rs2[0]~17_combout\ & (\uut|register_file|reg_out[12][9]~q\ & 
-- ((!\uut|instr_decode|rs2[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[12][9]~q\,
	datab => \uut|instr_decode|rs2[0]~17_combout\,
	datac => \uut|register_file|reg_out[13][9]~q\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux54~0_combout\);

-- Location: LCCOMB_X65_Y32_N24
\uut|register_file|Mux54~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux54~1_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|Mux54~0_combout\ & ((\uut|register_file|reg_out[15][9]~q\))) # (!\uut|register_file|Mux54~0_combout\ & (\uut|register_file|reg_out[14][9]~q\)))) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|register_file|Mux54~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[14][9]~q\,
	datab => \uut|instr_decode|rs2[1]~16_combout\,
	datac => \uut|register_file|reg_out[15][9]~q\,
	datad => \uut|register_file|Mux54~0_combout\,
	combout => \uut|register_file|Mux54~1_combout\);

-- Location: LCCOMB_X65_Y32_N8
\uut|register_file|Mux54~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux54~4_combout\ = (\uut|instr_decode|rs2[3]~15_combout\ & ((\uut|instr_decode|rs2[2]~18_combout\ & ((\uut|register_file|Mux54~1_combout\))) # (!\uut|instr_decode|rs2[2]~18_combout\ & (\uut|register_file|Mux54~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[2]~18_combout\,
	datab => \uut|instr_decode|rs2[3]~15_combout\,
	datac => \uut|register_file|Mux54~3_combout\,
	datad => \uut|register_file|Mux54~1_combout\,
	combout => \uut|register_file|Mux54~4_combout\);

-- Location: LCCOMB_X65_Y32_N30
\uut|register_file|Mux54~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux54~9_combout\ = (\uut|register_file|Mux54~4_combout\) # ((\uut|register_file|Mux54~8_combout\ & !\uut|instr_decode|rs2[3]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|register_file|Mux54~8_combout\,
	datac => \uut|register_file|Mux54~4_combout\,
	datad => \uut|instr_decode|rs2[3]~15_combout\,
	combout => \uut|register_file|Mux54~9_combout\);

-- Location: LCCOMB_X65_Y32_N22
\uut|alu_in2[9]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu_in2[9]~54_combout\ = (\uut|instr_decode|operand_sel~0_combout\ & (!\uut|instr_decode|immediate[12]~10_combout\ & (\IRAM|auto_generated|q_a\(9)))) # (!\uut|instr_decode|operand_sel~0_combout\ & (((\uut|register_file|Mux54~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|immediate[12]~10_combout\,
	datab => \IRAM|auto_generated|q_a\(9),
	datac => \uut|register_file|Mux54~9_combout\,
	datad => \uut|instr_decode|operand_sel~0_combout\,
	combout => \uut|alu_in2[9]~54_combout\);

-- Location: LCCOMB_X62_Y29_N14
\uut|register_file|reg_out[2][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[2][1]~feeder_combout\ = \uut|rf_in1[1]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[1]~36_combout\,
	combout => \uut|register_file|reg_out[2][1]~feeder_combout\);

-- Location: FF_X62_Y29_N15
\uut|register_file|reg_out[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[2][1]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[2][1]~q\);

-- Location: FF_X69_Y31_N9
\uut|register_file|reg_out[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[1]~36_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[3][1]~q\);

-- Location: FF_X62_Y26_N23
\uut|register_file|reg_out[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[1]~36_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[1][1]~q\);

-- Location: FF_X61_Y31_N29
\uut|register_file|reg_out[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[1]~36_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[7][1]~q\);

-- Location: FF_X69_Y31_N23
\uut|register_file|reg_out[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[1]~36_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[5][1]~q\);

-- Location: FF_X65_Y26_N19
\uut|register_file|reg_out[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[1]~36_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[4][1]~q\);

-- Location: FF_X65_Y26_N21
\uut|register_file|reg_out[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[1]~36_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[6][1]~q\);

-- Location: LCCOMB_X69_Y31_N20
\uut|register_file|Mux62~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux62~5_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|reg_out[6][1]~q\))) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & (\uut|register_file|reg_out[4][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[4][1]~q\,
	datab => \uut|instr_decode|rs2[0]~17_combout\,
	datac => \uut|register_file|reg_out[6][1]~q\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux62~5_combout\);

-- Location: LCCOMB_X69_Y31_N22
\uut|register_file|Mux62~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux62~6_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|Mux62~5_combout\ & (\uut|register_file|reg_out[7][1]~q\)) # (!\uut|register_file|Mux62~5_combout\ & ((\uut|register_file|reg_out[5][1]~q\))))) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|Mux62~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[7][1]~q\,
	datab => \uut|instr_decode|rs2[0]~17_combout\,
	datac => \uut|register_file|reg_out[5][1]~q\,
	datad => \uut|register_file|Mux62~5_combout\,
	combout => \uut|register_file|Mux62~6_combout\);

-- Location: LCCOMB_X69_Y31_N18
\uut|register_file|Mux62~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux62~7_combout\ = (\uut|register_file|Mux42~1_combout\ & ((\uut|register_file|Mux42~2_combout\ & ((\uut|register_file|Mux62~6_combout\))) # (!\uut|register_file|Mux42~2_combout\ & (\uut|register_file|reg_out[1][1]~q\)))) # 
-- (!\uut|register_file|Mux42~1_combout\ & (((\uut|register_file|Mux42~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[1][1]~q\,
	datab => \uut|register_file|Mux42~1_combout\,
	datac => \uut|register_file|Mux62~6_combout\,
	datad => \uut|register_file|Mux42~2_combout\,
	combout => \uut|register_file|Mux62~7_combout\);

-- Location: LCCOMB_X69_Y31_N8
\uut|register_file|Mux62~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux62~8_combout\ = (\uut|register_file|Mux42~0_combout\ & ((\uut|register_file|Mux62~7_combout\ & ((\uut|register_file|reg_out[3][1]~q\))) # (!\uut|register_file|Mux62~7_combout\ & (\uut|register_file|reg_out[2][1]~q\)))) # 
-- (!\uut|register_file|Mux42~0_combout\ & (((\uut|register_file|Mux62~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux42~0_combout\,
	datab => \uut|register_file|reg_out[2][1]~q\,
	datac => \uut|register_file|reg_out[3][1]~q\,
	datad => \uut|register_file|Mux62~7_combout\,
	combout => \uut|register_file|Mux62~8_combout\);

-- Location: LCCOMB_X62_Y31_N28
\uut|alu_in2[1]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu_in2[1]~82_combout\ = (\uut|instr_decode|operand_sel~0_combout\ & (((\IRAM|auto_generated|q_a\(1) & !\uut|instr_decode|immediate[12]~10_combout\)))) # (!\uut|instr_decode|operand_sel~0_combout\ & (!\uut|instr_decode|rs2[3]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[3]~15_combout\,
	datab => \IRAM|auto_generated|q_a\(1),
	datac => \uut|instr_decode|operand_sel~0_combout\,
	datad => \uut|instr_decode|immediate[12]~10_combout\,
	combout => \uut|alu_in2[1]~82_combout\);

-- Location: FF_X63_Y30_N19
\uut|register_file|reg_out[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[1]~36_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[9][1]~q\);

-- Location: FF_X63_Y30_N1
\uut|register_file|reg_out[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[1]~36_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[8][1]~q\);

-- Location: FF_X63_Y31_N25
\uut|register_file|reg_out[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[1]~36_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[10][1]~q\);

-- Location: LCCOMB_X63_Y31_N24
\uut|register_file|Mux62~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux62~2_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|reg_out[10][1]~q\))) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & (\uut|register_file|reg_out[8][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[8][1]~q\,
	datab => \uut|instr_decode|rs2[0]~17_combout\,
	datac => \uut|register_file|reg_out[10][1]~q\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux62~2_combout\);

-- Location: LCCOMB_X63_Y31_N14
\uut|register_file|Mux62~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux62~3_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|Mux62~2_combout\ & ((\uut|register_file|reg_out[11][1]~q\))) # (!\uut|register_file|Mux62~2_combout\ & (\uut|register_file|reg_out[9][1]~q\)))) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|Mux62~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[9][1]~q\,
	datab => \uut|instr_decode|rs2[0]~17_combout\,
	datac => \uut|register_file|reg_out[11][1]~q\,
	datad => \uut|register_file|Mux62~2_combout\,
	combout => \uut|register_file|Mux62~3_combout\);

-- Location: LCCOMB_X61_Y31_N12
\uut|register_file|reg_out[14][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[14][1]~feeder_combout\ = \uut|rf_in1[1]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[1]~36_combout\,
	combout => \uut|register_file|reg_out[14][1]~feeder_combout\);

-- Location: FF_X61_Y31_N13
\uut|register_file|reg_out[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[14][1]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[14][1]~q\);

-- Location: FF_X67_Y31_N21
\uut|register_file|reg_out[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[1]~36_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[15][1]~q\);

-- Location: FF_X60_Y29_N29
\uut|register_file|reg_out[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[1]~36_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[12][1]~q\);

-- Location: FF_X60_Y29_N23
\uut|register_file|reg_out[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[1]~36_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[13][1]~q\);

-- Location: LCCOMB_X60_Y29_N22
\uut|register_file|Mux62~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux62~0_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|reg_out[13][1]~q\) # (\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|instr_decode|rs2[0]~17_combout\ & (\uut|register_file|reg_out[12][1]~q\ & 
-- ((!\uut|instr_decode|rs2[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[0]~17_combout\,
	datab => \uut|register_file|reg_out[12][1]~q\,
	datac => \uut|register_file|reg_out[13][1]~q\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux62~0_combout\);

-- Location: LCCOMB_X67_Y31_N20
\uut|register_file|Mux62~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux62~1_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|Mux62~0_combout\ & ((\uut|register_file|reg_out[15][1]~q\))) # (!\uut|register_file|Mux62~0_combout\ & (\uut|register_file|reg_out[14][1]~q\)))) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|register_file|Mux62~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[14][1]~q\,
	datab => \uut|instr_decode|rs2[1]~16_combout\,
	datac => \uut|register_file|reg_out[15][1]~q\,
	datad => \uut|register_file|Mux62~0_combout\,
	combout => \uut|register_file|Mux62~1_combout\);

-- Location: LCCOMB_X67_Y31_N6
\uut|register_file|Mux62~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux62~4_combout\ = (\uut|instr_decode|rs2[3]~15_combout\ & ((\uut|instr_decode|rs2[2]~18_combout\ & ((\uut|register_file|Mux62~1_combout\))) # (!\uut|instr_decode|rs2[2]~18_combout\ & (\uut|register_file|Mux62~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[3]~15_combout\,
	datab => \uut|register_file|Mux62~3_combout\,
	datac => \uut|instr_decode|rs2[2]~18_combout\,
	datad => \uut|register_file|Mux62~1_combout\,
	combout => \uut|register_file|Mux62~4_combout\);

-- Location: LCCOMB_X62_Y31_N24
\uut|alu_in2[1]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu_in2[1]~59_combout\ = (\uut|instr_decode|operand_sel~0_combout\ & (((\uut|alu_in2[1]~82_combout\)))) # (!\uut|instr_decode|operand_sel~0_combout\ & ((\uut|register_file|Mux62~4_combout\) # ((\uut|register_file|Mux62~8_combout\ & 
-- \uut|alu_in2[1]~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux62~8_combout\,
	datab => \uut|alu_in2[1]~82_combout\,
	datac => \uut|instr_decode|operand_sel~0_combout\,
	datad => \uut|register_file|Mux62~4_combout\,
	combout => \uut|alu_in2[1]~59_combout\);

-- Location: LCCOMB_X66_Y38_N0
\uut|alu1|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add1~0_combout\ = (\uut|alu_in2[0]~58_combout\ & (\uut|register_file|Mux31~9_combout\ $ (VCC))) # (!\uut|alu_in2[0]~58_combout\ & ((\uut|register_file|Mux31~9_combout\) # (GND)))
-- \uut|alu1|Add1~1\ = CARRY((\uut|register_file|Mux31~9_combout\) # (!\uut|alu_in2[0]~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[0]~58_combout\,
	datab => \uut|register_file|Mux31~9_combout\,
	datad => VCC,
	combout => \uut|alu1|Add1~0_combout\,
	cout => \uut|alu1|Add1~1\);

-- Location: LCCOMB_X66_Y38_N2
\uut|alu1|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add1~2_combout\ = (\uut|alu_in2[1]~59_combout\ & ((\uut|register_file|Mux30~9_combout\ & (!\uut|alu1|Add1~1\)) # (!\uut|register_file|Mux30~9_combout\ & ((\uut|alu1|Add1~1\) # (GND))))) # (!\uut|alu_in2[1]~59_combout\ & 
-- ((\uut|register_file|Mux30~9_combout\ & (\uut|alu1|Add1~1\ & VCC)) # (!\uut|register_file|Mux30~9_combout\ & (!\uut|alu1|Add1~1\))))
-- \uut|alu1|Add1~3\ = CARRY((\uut|alu_in2[1]~59_combout\ & ((!\uut|alu1|Add1~1\) # (!\uut|register_file|Mux30~9_combout\))) # (!\uut|alu_in2[1]~59_combout\ & (!\uut|register_file|Mux30~9_combout\ & !\uut|alu1|Add1~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[1]~59_combout\,
	datab => \uut|register_file|Mux30~9_combout\,
	datad => VCC,
	cin => \uut|alu1|Add1~1\,
	combout => \uut|alu1|Add1~2_combout\,
	cout => \uut|alu1|Add1~3\);

-- Location: LCCOMB_X66_Y38_N4
\uut|alu1|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add1~4_combout\ = ((\uut|register_file|Mux29~15_combout\ $ (\uut|alu_in2[2]~60_combout\ $ (\uut|alu1|Add1~3\)))) # (GND)
-- \uut|alu1|Add1~5\ = CARRY((\uut|register_file|Mux29~15_combout\ & ((!\uut|alu1|Add1~3\) # (!\uut|alu_in2[2]~60_combout\))) # (!\uut|register_file|Mux29~15_combout\ & (!\uut|alu_in2[2]~60_combout\ & !\uut|alu1|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux29~15_combout\,
	datab => \uut|alu_in2[2]~60_combout\,
	datad => VCC,
	cin => \uut|alu1|Add1~3\,
	combout => \uut|alu1|Add1~4_combout\,
	cout => \uut|alu1|Add1~5\);

-- Location: LCCOMB_X66_Y38_N6
\uut|alu1|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add1~6_combout\ = (\uut|alu_in2[3]~61_combout\ & ((\uut|register_file|Mux28~9_combout\ & (!\uut|alu1|Add1~5\)) # (!\uut|register_file|Mux28~9_combout\ & ((\uut|alu1|Add1~5\) # (GND))))) # (!\uut|alu_in2[3]~61_combout\ & 
-- ((\uut|register_file|Mux28~9_combout\ & (\uut|alu1|Add1~5\ & VCC)) # (!\uut|register_file|Mux28~9_combout\ & (!\uut|alu1|Add1~5\))))
-- \uut|alu1|Add1~7\ = CARRY((\uut|alu_in2[3]~61_combout\ & ((!\uut|alu1|Add1~5\) # (!\uut|register_file|Mux28~9_combout\))) # (!\uut|alu_in2[3]~61_combout\ & (!\uut|register_file|Mux28~9_combout\ & !\uut|alu1|Add1~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[3]~61_combout\,
	datab => \uut|register_file|Mux28~9_combout\,
	datad => VCC,
	cin => \uut|alu1|Add1~5\,
	combout => \uut|alu1|Add1~6_combout\,
	cout => \uut|alu1|Add1~7\);

-- Location: LCCOMB_X66_Y38_N8
\uut|alu1|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add1~8_combout\ = ((\uut|alu_in2[4]~62_combout\ $ (\uut|register_file|Mux27~9_combout\ $ (\uut|alu1|Add1~7\)))) # (GND)
-- \uut|alu1|Add1~9\ = CARRY((\uut|alu_in2[4]~62_combout\ & (\uut|register_file|Mux27~9_combout\ & !\uut|alu1|Add1~7\)) # (!\uut|alu_in2[4]~62_combout\ & ((\uut|register_file|Mux27~9_combout\) # (!\uut|alu1|Add1~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[4]~62_combout\,
	datab => \uut|register_file|Mux27~9_combout\,
	datad => VCC,
	cin => \uut|alu1|Add1~7\,
	combout => \uut|alu1|Add1~8_combout\,
	cout => \uut|alu1|Add1~9\);

-- Location: LCCOMB_X66_Y38_N10
\uut|alu1|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add1~10_combout\ = (\uut|alu_in2[5]~57_combout\ & ((\uut|register_file|Mux26~9_combout\ & (!\uut|alu1|Add1~9\)) # (!\uut|register_file|Mux26~9_combout\ & ((\uut|alu1|Add1~9\) # (GND))))) # (!\uut|alu_in2[5]~57_combout\ & 
-- ((\uut|register_file|Mux26~9_combout\ & (\uut|alu1|Add1~9\ & VCC)) # (!\uut|register_file|Mux26~9_combout\ & (!\uut|alu1|Add1~9\))))
-- \uut|alu1|Add1~11\ = CARRY((\uut|alu_in2[5]~57_combout\ & ((!\uut|alu1|Add1~9\) # (!\uut|register_file|Mux26~9_combout\))) # (!\uut|alu_in2[5]~57_combout\ & (!\uut|register_file|Mux26~9_combout\ & !\uut|alu1|Add1~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[5]~57_combout\,
	datab => \uut|register_file|Mux26~9_combout\,
	datad => VCC,
	cin => \uut|alu1|Add1~9\,
	combout => \uut|alu1|Add1~10_combout\,
	cout => \uut|alu1|Add1~11\);

-- Location: LCCOMB_X66_Y38_N12
\uut|alu1|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add1~12_combout\ = ((\uut|register_file|Mux25~9_combout\ $ (\uut|alu_in2[6]~56_combout\ $ (\uut|alu1|Add1~11\)))) # (GND)
-- \uut|alu1|Add1~13\ = CARRY((\uut|register_file|Mux25~9_combout\ & ((!\uut|alu1|Add1~11\) # (!\uut|alu_in2[6]~56_combout\))) # (!\uut|register_file|Mux25~9_combout\ & (!\uut|alu_in2[6]~56_combout\ & !\uut|alu1|Add1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux25~9_combout\,
	datab => \uut|alu_in2[6]~56_combout\,
	datad => VCC,
	cin => \uut|alu1|Add1~11\,
	combout => \uut|alu1|Add1~12_combout\,
	cout => \uut|alu1|Add1~13\);

-- Location: LCCOMB_X66_Y38_N14
\uut|alu1|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add1~14_combout\ = (\uut|register_file|Mux24~9_combout\ & ((\uut|alu_in2[7]~78_combout\ & (!\uut|alu1|Add1~13\)) # (!\uut|alu_in2[7]~78_combout\ & (\uut|alu1|Add1~13\ & VCC)))) # (!\uut|register_file|Mux24~9_combout\ & 
-- ((\uut|alu_in2[7]~78_combout\ & ((\uut|alu1|Add1~13\) # (GND))) # (!\uut|alu_in2[7]~78_combout\ & (!\uut|alu1|Add1~13\))))
-- \uut|alu1|Add1~15\ = CARRY((\uut|register_file|Mux24~9_combout\ & (\uut|alu_in2[7]~78_combout\ & !\uut|alu1|Add1~13\)) # (!\uut|register_file|Mux24~9_combout\ & ((\uut|alu_in2[7]~78_combout\) # (!\uut|alu1|Add1~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux24~9_combout\,
	datab => \uut|alu_in2[7]~78_combout\,
	datad => VCC,
	cin => \uut|alu1|Add1~13\,
	combout => \uut|alu1|Add1~14_combout\,
	cout => \uut|alu1|Add1~15\);

-- Location: LCCOMB_X66_Y38_N16
\uut|alu1|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add1~16_combout\ = ((\uut|register_file|Mux23~9_combout\ $ (\uut|alu_in2[8]~55_combout\ $ (\uut|alu1|Add1~15\)))) # (GND)
-- \uut|alu1|Add1~17\ = CARRY((\uut|register_file|Mux23~9_combout\ & ((!\uut|alu1|Add1~15\) # (!\uut|alu_in2[8]~55_combout\))) # (!\uut|register_file|Mux23~9_combout\ & (!\uut|alu_in2[8]~55_combout\ & !\uut|alu1|Add1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux23~9_combout\,
	datab => \uut|alu_in2[8]~55_combout\,
	datad => VCC,
	cin => \uut|alu1|Add1~15\,
	combout => \uut|alu1|Add1~16_combout\,
	cout => \uut|alu1|Add1~17\);

-- Location: LCCOMB_X66_Y38_N18
\uut|alu1|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add1~18_combout\ = (\uut|register_file|Mux22~9_combout\ & ((\uut|alu_in2[9]~54_combout\ & (!\uut|alu1|Add1~17\)) # (!\uut|alu_in2[9]~54_combout\ & (\uut|alu1|Add1~17\ & VCC)))) # (!\uut|register_file|Mux22~9_combout\ & 
-- ((\uut|alu_in2[9]~54_combout\ & ((\uut|alu1|Add1~17\) # (GND))) # (!\uut|alu_in2[9]~54_combout\ & (!\uut|alu1|Add1~17\))))
-- \uut|alu1|Add1~19\ = CARRY((\uut|register_file|Mux22~9_combout\ & (\uut|alu_in2[9]~54_combout\ & !\uut|alu1|Add1~17\)) # (!\uut|register_file|Mux22~9_combout\ & ((\uut|alu_in2[9]~54_combout\) # (!\uut|alu1|Add1~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux22~9_combout\,
	datab => \uut|alu_in2[9]~54_combout\,
	datad => VCC,
	cin => \uut|alu1|Add1~17\,
	combout => \uut|alu1|Add1~18_combout\,
	cout => \uut|alu1|Add1~19\);

-- Location: LCCOMB_X66_Y38_N20
\uut|alu1|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add1~20_combout\ = ((\uut|alu_in2[10]~53_combout\ $ (\uut|register_file|Mux21~9_combout\ $ (\uut|alu1|Add1~19\)))) # (GND)
-- \uut|alu1|Add1~21\ = CARRY((\uut|alu_in2[10]~53_combout\ & (\uut|register_file|Mux21~9_combout\ & !\uut|alu1|Add1~19\)) # (!\uut|alu_in2[10]~53_combout\ & ((\uut|register_file|Mux21~9_combout\) # (!\uut|alu1|Add1~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[10]~53_combout\,
	datab => \uut|register_file|Mux21~9_combout\,
	datad => VCC,
	cin => \uut|alu1|Add1~19\,
	combout => \uut|alu1|Add1~20_combout\,
	cout => \uut|alu1|Add1~21\);

-- Location: LCCOMB_X66_Y38_N22
\uut|alu1|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add1~22_combout\ = (\uut|register_file|Mux20~9_combout\ & ((\uut|alu_in2[11]~52_combout\ & (!\uut|alu1|Add1~21\)) # (!\uut|alu_in2[11]~52_combout\ & (\uut|alu1|Add1~21\ & VCC)))) # (!\uut|register_file|Mux20~9_combout\ & 
-- ((\uut|alu_in2[11]~52_combout\ & ((\uut|alu1|Add1~21\) # (GND))) # (!\uut|alu_in2[11]~52_combout\ & (!\uut|alu1|Add1~21\))))
-- \uut|alu1|Add1~23\ = CARRY((\uut|register_file|Mux20~9_combout\ & (\uut|alu_in2[11]~52_combout\ & !\uut|alu1|Add1~21\)) # (!\uut|register_file|Mux20~9_combout\ & ((\uut|alu_in2[11]~52_combout\) # (!\uut|alu1|Add1~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux20~9_combout\,
	datab => \uut|alu_in2[11]~52_combout\,
	datad => VCC,
	cin => \uut|alu1|Add1~21\,
	combout => \uut|alu1|Add1~22_combout\,
	cout => \uut|alu1|Add1~23\);

-- Location: LCCOMB_X66_Y38_N24
\uut|alu1|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add1~24_combout\ = ((\uut|register_file|Mux19~9_combout\ $ (\uut|alu_in2[12]~51_combout\ $ (\uut|alu1|Add1~23\)))) # (GND)
-- \uut|alu1|Add1~25\ = CARRY((\uut|register_file|Mux19~9_combout\ & ((!\uut|alu1|Add1~23\) # (!\uut|alu_in2[12]~51_combout\))) # (!\uut|register_file|Mux19~9_combout\ & (!\uut|alu_in2[12]~51_combout\ & !\uut|alu1|Add1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux19~9_combout\,
	datab => \uut|alu_in2[12]~51_combout\,
	datad => VCC,
	cin => \uut|alu1|Add1~23\,
	combout => \uut|alu1|Add1~24_combout\,
	cout => \uut|alu1|Add1~25\);

-- Location: LCCOMB_X66_Y38_N26
\uut|alu1|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add1~26_combout\ = (\uut|alu_in2[13]~50_combout\ & ((\uut|register_file|Mux18~9_combout\ & (!\uut|alu1|Add1~25\)) # (!\uut|register_file|Mux18~9_combout\ & ((\uut|alu1|Add1~25\) # (GND))))) # (!\uut|alu_in2[13]~50_combout\ & 
-- ((\uut|register_file|Mux18~9_combout\ & (\uut|alu1|Add1~25\ & VCC)) # (!\uut|register_file|Mux18~9_combout\ & (!\uut|alu1|Add1~25\))))
-- \uut|alu1|Add1~27\ = CARRY((\uut|alu_in2[13]~50_combout\ & ((!\uut|alu1|Add1~25\) # (!\uut|register_file|Mux18~9_combout\))) # (!\uut|alu_in2[13]~50_combout\ & (!\uut|register_file|Mux18~9_combout\ & !\uut|alu1|Add1~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[13]~50_combout\,
	datab => \uut|register_file|Mux18~9_combout\,
	datad => VCC,
	cin => \uut|alu1|Add1~25\,
	combout => \uut|alu1|Add1~26_combout\,
	cout => \uut|alu1|Add1~27\);

-- Location: LCCOMB_X66_Y38_N28
\uut|alu1|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add1~28_combout\ = ((\uut|alu_in2[14]~49_combout\ $ (\uut|register_file|Mux17~9_combout\ $ (\uut|alu1|Add1~27\)))) # (GND)
-- \uut|alu1|Add1~29\ = CARRY((\uut|alu_in2[14]~49_combout\ & (\uut|register_file|Mux17~9_combout\ & !\uut|alu1|Add1~27\)) # (!\uut|alu_in2[14]~49_combout\ & ((\uut|register_file|Mux17~9_combout\) # (!\uut|alu1|Add1~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[14]~49_combout\,
	datab => \uut|register_file|Mux17~9_combout\,
	datad => VCC,
	cin => \uut|alu1|Add1~27\,
	combout => \uut|alu1|Add1~28_combout\,
	cout => \uut|alu1|Add1~29\);

-- Location: LCCOMB_X66_Y38_N30
\uut|alu1|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add1~30_combout\ = (\uut|alu_in2[15]~48_combout\ & ((\uut|register_file|Mux16~9_combout\ & (!\uut|alu1|Add1~29\)) # (!\uut|register_file|Mux16~9_combout\ & ((\uut|alu1|Add1~29\) # (GND))))) # (!\uut|alu_in2[15]~48_combout\ & 
-- ((\uut|register_file|Mux16~9_combout\ & (\uut|alu1|Add1~29\ & VCC)) # (!\uut|register_file|Mux16~9_combout\ & (!\uut|alu1|Add1~29\))))
-- \uut|alu1|Add1~31\ = CARRY((\uut|alu_in2[15]~48_combout\ & ((!\uut|alu1|Add1~29\) # (!\uut|register_file|Mux16~9_combout\))) # (!\uut|alu_in2[15]~48_combout\ & (!\uut|register_file|Mux16~9_combout\ & !\uut|alu1|Add1~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[15]~48_combout\,
	datab => \uut|register_file|Mux16~9_combout\,
	datad => VCC,
	cin => \uut|alu1|Add1~29\,
	combout => \uut|alu1|Add1~30_combout\,
	cout => \uut|alu1|Add1~31\);

-- Location: LCCOMB_X66_Y37_N0
\uut|alu1|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add1~32_combout\ = ((\uut|register_file|Mux15~9_combout\ $ (\uut|alu_in2[16]~77_combout\ $ (\uut|alu1|Add1~31\)))) # (GND)
-- \uut|alu1|Add1~33\ = CARRY((\uut|register_file|Mux15~9_combout\ & ((!\uut|alu1|Add1~31\) # (!\uut|alu_in2[16]~77_combout\))) # (!\uut|register_file|Mux15~9_combout\ & (!\uut|alu_in2[16]~77_combout\ & !\uut|alu1|Add1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux15~9_combout\,
	datab => \uut|alu_in2[16]~77_combout\,
	datad => VCC,
	cin => \uut|alu1|Add1~31\,
	combout => \uut|alu1|Add1~32_combout\,
	cout => \uut|alu1|Add1~33\);

-- Location: LCCOMB_X66_Y37_N2
\uut|alu1|Add1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add1~34_combout\ = (\uut|alu_in2[17]~76_combout\ & ((\uut|register_file|Mux14~9_combout\ & (!\uut|alu1|Add1~33\)) # (!\uut|register_file|Mux14~9_combout\ & ((\uut|alu1|Add1~33\) # (GND))))) # (!\uut|alu_in2[17]~76_combout\ & 
-- ((\uut|register_file|Mux14~9_combout\ & (\uut|alu1|Add1~33\ & VCC)) # (!\uut|register_file|Mux14~9_combout\ & (!\uut|alu1|Add1~33\))))
-- \uut|alu1|Add1~35\ = CARRY((\uut|alu_in2[17]~76_combout\ & ((!\uut|alu1|Add1~33\) # (!\uut|register_file|Mux14~9_combout\))) # (!\uut|alu_in2[17]~76_combout\ & (!\uut|register_file|Mux14~9_combout\ & !\uut|alu1|Add1~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[17]~76_combout\,
	datab => \uut|register_file|Mux14~9_combout\,
	datad => VCC,
	cin => \uut|alu1|Add1~33\,
	combout => \uut|alu1|Add1~34_combout\,
	cout => \uut|alu1|Add1~35\);

-- Location: LCCOMB_X66_Y37_N4
\uut|alu1|Add1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add1~36_combout\ = ((\uut|alu_in2[18]~75_combout\ $ (\uut|register_file|Mux13~9_combout\ $ (\uut|alu1|Add1~35\)))) # (GND)
-- \uut|alu1|Add1~37\ = CARRY((\uut|alu_in2[18]~75_combout\ & (\uut|register_file|Mux13~9_combout\ & !\uut|alu1|Add1~35\)) # (!\uut|alu_in2[18]~75_combout\ & ((\uut|register_file|Mux13~9_combout\) # (!\uut|alu1|Add1~35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[18]~75_combout\,
	datab => \uut|register_file|Mux13~9_combout\,
	datad => VCC,
	cin => \uut|alu1|Add1~35\,
	combout => \uut|alu1|Add1~36_combout\,
	cout => \uut|alu1|Add1~37\);

-- Location: LCCOMB_X66_Y37_N6
\uut|alu1|Add1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add1~38_combout\ = (\uut|register_file|Mux12~9_combout\ & ((\uut|alu_in2[19]~74_combout\ & (!\uut|alu1|Add1~37\)) # (!\uut|alu_in2[19]~74_combout\ & (\uut|alu1|Add1~37\ & VCC)))) # (!\uut|register_file|Mux12~9_combout\ & 
-- ((\uut|alu_in2[19]~74_combout\ & ((\uut|alu1|Add1~37\) # (GND))) # (!\uut|alu_in2[19]~74_combout\ & (!\uut|alu1|Add1~37\))))
-- \uut|alu1|Add1~39\ = CARRY((\uut|register_file|Mux12~9_combout\ & (\uut|alu_in2[19]~74_combout\ & !\uut|alu1|Add1~37\)) # (!\uut|register_file|Mux12~9_combout\ & ((\uut|alu_in2[19]~74_combout\) # (!\uut|alu1|Add1~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux12~9_combout\,
	datab => \uut|alu_in2[19]~74_combout\,
	datad => VCC,
	cin => \uut|alu1|Add1~37\,
	combout => \uut|alu1|Add1~38_combout\,
	cout => \uut|alu1|Add1~39\);

-- Location: LCCOMB_X66_Y36_N10
\uut|alu1|ShiftLeft0~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~77_combout\ = (\uut|alu_in2[1]~59_combout\ & (\uut|register_file|Mux14~9_combout\)) # (!\uut|alu_in2[1]~59_combout\ & ((\uut|register_file|Mux12~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux14~9_combout\,
	datac => \uut|register_file|Mux12~9_combout\,
	datad => \uut|alu_in2[1]~59_combout\,
	combout => \uut|alu1|ShiftLeft0~77_combout\);

-- Location: LCCOMB_X66_Y36_N6
\uut|alu1|ShiftLeft0~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~74_combout\ = (\uut|alu_in2[1]~59_combout\ & (\uut|register_file|Mux15~9_combout\)) # (!\uut|alu_in2[1]~59_combout\ & ((\uut|register_file|Mux13~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux15~9_combout\,
	datab => \uut|alu_in2[1]~59_combout\,
	datad => \uut|register_file|Mux13~9_combout\,
	combout => \uut|alu1|ShiftLeft0~74_combout\);

-- Location: LCCOMB_X66_Y36_N0
\uut|alu1|ShiftLeft0~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~78_combout\ = (\uut|alu_in2[0]~58_combout\ & ((\uut|alu1|ShiftLeft0~74_combout\))) # (!\uut|alu_in2[0]~58_combout\ & (\uut|alu1|ShiftLeft0~77_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftLeft0~77_combout\,
	datac => \uut|alu_in2[0]~58_combout\,
	datad => \uut|alu1|ShiftLeft0~74_combout\,
	combout => \uut|alu1|ShiftLeft0~78_combout\);

-- Location: LCCOMB_X66_Y36_N20
\uut|alu1|ShiftLeft0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~24_combout\ = (\uut|alu_in2[1]~59_combout\ & (\uut|register_file|Mux18~9_combout\)) # (!\uut|alu_in2[1]~59_combout\ & ((\uut|register_file|Mux16~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux18~9_combout\,
	datab => \uut|alu_in2[1]~59_combout\,
	datac => \uut|register_file|Mux16~9_combout\,
	combout => \uut|alu1|ShiftLeft0~24_combout\);

-- Location: LCCOMB_X65_Y36_N20
\uut|alu1|ShiftLeft0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~23_combout\ = (\uut|alu_in2[1]~59_combout\ & ((\uut|register_file|Mux19~9_combout\))) # (!\uut|alu_in2[1]~59_combout\ & (\uut|register_file|Mux17~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux17~9_combout\,
	datac => \uut|register_file|Mux19~9_combout\,
	datad => \uut|alu_in2[1]~59_combout\,
	combout => \uut|alu1|ShiftLeft0~23_combout\);

-- Location: LCCOMB_X68_Y35_N20
\uut|alu1|ShiftLeft0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~25_combout\ = (\uut|alu_in2[0]~58_combout\ & ((\uut|alu1|ShiftLeft0~23_combout\))) # (!\uut|alu_in2[0]~58_combout\ & (\uut|alu1|ShiftLeft0~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu1|ShiftLeft0~24_combout\,
	datac => \uut|alu_in2[0]~58_combout\,
	datad => \uut|alu1|ShiftLeft0~23_combout\,
	combout => \uut|alu1|ShiftLeft0~25_combout\);

-- Location: LCCOMB_X63_Y35_N24
\uut|alu1|ShiftLeft0~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~79_combout\ = (\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftLeft0~25_combout\))) # (!\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftLeft0~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftLeft0~78_combout\,
	datab => \uut|alu1|ShiftLeft0~25_combout\,
	datac => \uut|alu_in2[2]~60_combout\,
	combout => \uut|alu1|ShiftLeft0~79_combout\);

-- Location: LCCOMB_X62_Y35_N4
\uut|alu1|result[19]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[19]~227_combout\ = (\uut|Pipe_alu_out[21]~12_combout\ & (\uut|Pipe_alu_out[21]~13_combout\)) # (!\uut|Pipe_alu_out[21]~12_combout\ & ((\uut|Pipe_alu_out[21]~13_combout\ & (\uut|alu1|Add1~38_combout\)) # (!\uut|Pipe_alu_out[21]~13_combout\ 
-- & ((\uut|alu1|ShiftLeft0~79_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[21]~12_combout\,
	datab => \uut|Pipe_alu_out[21]~13_combout\,
	datac => \uut|alu1|Add1~38_combout\,
	datad => \uut|alu1|ShiftLeft0~79_combout\,
	combout => \uut|alu1|result[19]~227_combout\);

-- Location: LCCOMB_X62_Y38_N30
\uut|alu1|ShiftLeft0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~14_combout\ = (\uut|alu_in2[0]~58_combout\ & ((\uut|register_file|Mux31~9_combout\))) # (!\uut|alu_in2[0]~58_combout\ & (\uut|register_file|Mux30~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux30~9_combout\,
	datac => \uut|register_file|Mux31~9_combout\,
	datad => \uut|alu_in2[0]~58_combout\,
	combout => \uut|alu1|ShiftLeft0~14_combout\);

-- Location: LCCOMB_X62_Y38_N24
\uut|alu1|ShiftLeft0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~13_combout\ = (!\uut|alu_in2[1]~59_combout\ & ((\uut|alu_in2[0]~58_combout\ & (\uut|register_file|Mux29~15_combout\)) # (!\uut|alu_in2[0]~58_combout\ & ((\uut|register_file|Mux28~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux29~15_combout\,
	datab => \uut|alu_in2[1]~59_combout\,
	datac => \uut|register_file|Mux28~9_combout\,
	datad => \uut|alu_in2[0]~58_combout\,
	combout => \uut|alu1|ShiftLeft0~13_combout\);

-- Location: LCCOMB_X69_Y29_N24
\uut|alu1|ShiftRight0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~13_combout\ = (!\uut|alu_in2[2]~60_combout\ & !\uut|alu_in2[3]~61_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|alu_in2[2]~60_combout\,
	datad => \uut|alu_in2[3]~61_combout\,
	combout => \uut|alu1|ShiftRight0~13_combout\);

-- Location: LCCOMB_X62_Y38_N8
\uut|alu1|ShiftLeft0~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~80_combout\ = (\uut|alu1|ShiftRight0~13_combout\ & ((\uut|alu1|ShiftLeft0~13_combout\) # ((\uut|alu1|ShiftLeft0~14_combout\ & \uut|alu_in2[1]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftLeft0~14_combout\,
	datab => \uut|alu1|ShiftLeft0~13_combout\,
	datac => \uut|alu1|ShiftRight0~13_combout\,
	datad => \uut|alu_in2[1]~59_combout\,
	combout => \uut|alu1|ShiftLeft0~80_combout\);

-- Location: LCCOMB_X61_Y36_N30
\uut|alu1|ShiftLeft0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~17_combout\ = (\uut|alu_in2[1]~59_combout\ & (\uut|register_file|Mux26~9_combout\)) # (!\uut|alu_in2[1]~59_combout\ & ((\uut|register_file|Mux24~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|register_file|Mux26~9_combout\,
	datac => \uut|register_file|Mux24~9_combout\,
	datad => \uut|alu_in2[1]~59_combout\,
	combout => \uut|alu1|ShiftLeft0~17_combout\);

-- Location: LCCOMB_X61_Y36_N0
\uut|alu1|ShiftLeft0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~16_combout\ = (\uut|alu_in2[1]~59_combout\ & ((\uut|register_file|Mux27~9_combout\))) # (!\uut|alu_in2[1]~59_combout\ & (\uut|register_file|Mux25~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux25~9_combout\,
	datac => \uut|register_file|Mux27~9_combout\,
	datad => \uut|alu_in2[1]~59_combout\,
	combout => \uut|alu1|ShiftLeft0~16_combout\);

-- Location: LCCOMB_X61_Y36_N24
\uut|alu1|ShiftLeft0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~18_combout\ = (\uut|alu_in2[0]~58_combout\ & ((\uut|alu1|ShiftLeft0~16_combout\))) # (!\uut|alu_in2[0]~58_combout\ & (\uut|alu1|ShiftLeft0~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[0]~58_combout\,
	datac => \uut|alu1|ShiftLeft0~17_combout\,
	datad => \uut|alu1|ShiftLeft0~16_combout\,
	combout => \uut|alu1|ShiftLeft0~18_combout\);

-- Location: LCCOMB_X62_Y36_N30
\uut|alu1|ShiftLeft0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~21_combout\ = (\uut|alu_in2[1]~59_combout\ & (\uut|register_file|Mux22~9_combout\)) # (!\uut|alu_in2[1]~59_combout\ & ((\uut|register_file|Mux20~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux22~9_combout\,
	datac => \uut|alu_in2[1]~59_combout\,
	datad => \uut|register_file|Mux20~9_combout\,
	combout => \uut|alu1|ShiftLeft0~21_combout\);

-- Location: LCCOMB_X62_Y36_N0
\uut|alu1|ShiftLeft0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~20_combout\ = (\uut|alu_in2[1]~59_combout\ & (\uut|register_file|Mux23~9_combout\)) # (!\uut|alu_in2[1]~59_combout\ & ((\uut|register_file|Mux21~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|register_file|Mux23~9_combout\,
	datac => \uut|alu_in2[1]~59_combout\,
	datad => \uut|register_file|Mux21~9_combout\,
	combout => \uut|alu1|ShiftLeft0~20_combout\);

-- Location: LCCOMB_X62_Y36_N8
\uut|alu1|ShiftLeft0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~22_combout\ = (\uut|alu_in2[0]~58_combout\ & ((\uut|alu1|ShiftLeft0~20_combout\))) # (!\uut|alu_in2[0]~58_combout\ & (\uut|alu1|ShiftLeft0~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu_in2[0]~58_combout\,
	datac => \uut|alu1|ShiftLeft0~21_combout\,
	datad => \uut|alu1|ShiftLeft0~20_combout\,
	combout => \uut|alu1|ShiftLeft0~22_combout\);

-- Location: LCCOMB_X61_Y35_N18
\uut|alu1|ShiftLeft0~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~55_combout\ = (\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftLeft0~18_combout\)) # (!\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftLeft0~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu1|ShiftLeft0~18_combout\,
	datac => \uut|alu1|ShiftLeft0~22_combout\,
	datad => \uut|alu_in2[2]~60_combout\,
	combout => \uut|alu1|ShiftLeft0~55_combout\);

-- Location: LCCOMB_X62_Y35_N6
\uut|alu1|result[19]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[19]~228_combout\ = (\uut|Pipe_alu_out[21]~12_combout\ & ((\uut|alu1|result[19]~227_combout\ & (\uut|alu1|ShiftLeft0~80_combout\)) # (!\uut|alu1|result[19]~227_combout\ & ((\uut|alu1|ShiftLeft0~55_combout\))))) # 
-- (!\uut|Pipe_alu_out[21]~12_combout\ & (\uut|alu1|result[19]~227_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[21]~12_combout\,
	datab => \uut|alu1|result[19]~227_combout\,
	datac => \uut|alu1|ShiftLeft0~80_combout\,
	datad => \uut|alu1|ShiftLeft0~55_combout\,
	combout => \uut|alu1|result[19]~228_combout\);

-- Location: LCCOMB_X67_Y34_N24
\uut|alu1|ShiftRight1~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~33_combout\ = (\uut|register_file|Mux0~9_combout\ & ((\uut|instr_decode|operand_sel~0_combout\ & (!\uut|instr_decode|immediate[0]~25_combout\)) # (!\uut|instr_decode|operand_sel~0_combout\ & 
-- ((!\uut|register_file|Mux63~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|immediate[0]~25_combout\,
	datab => \uut|register_file|Mux0~9_combout\,
	datac => \uut|instr_decode|operand_sel~0_combout\,
	datad => \uut|register_file|Mux63~9_combout\,
	combout => \uut|alu1|ShiftRight1~33_combout\);

-- Location: LCCOMB_X61_Y21_N16
\bus1|c2_rdatabus[27]~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[27]~285_combout\ = (\my_counter|read_addr\(1) & (\my_counter|read_addr\(0))) # (!\my_counter|read_addr\(1) & ((\my_counter|read_addr\(0) & (\my_counter|count[1][27]~q\)) # (!\my_counter|read_addr\(0) & ((\my_counter|count[0][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|read_addr\(1),
	datab => \my_counter|read_addr\(0),
	datac => \my_counter|count[1][27]~q\,
	datad => \my_counter|count[0][27]~q\,
	combout => \bus1|c2_rdatabus[27]~285_combout\);

-- Location: LCCOMB_X62_Y24_N8
\my_counter|count[3][20]~342\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[3][20]~342_combout\ = ((\my_counter|cstate[3].count_up~q\ $ (\my_counter|count[3][20]~q\ $ (\my_counter|count[3][19]~335\)))) # (GND)
-- \my_counter|count[3][20]~343\ = CARRY((\my_counter|cstate[3].count_up~q\ & (\my_counter|count[3][20]~q\ & !\my_counter|count[3][19]~335\)) # (!\my_counter|cstate[3].count_up~q\ & ((\my_counter|count[3][20]~q\) # (!\my_counter|count[3][19]~335\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[3].count_up~q\,
	datab => \my_counter|count[3][20]~q\,
	datad => VCC,
	cin => \my_counter|count[3][19]~335\,
	combout => \my_counter|count[3][20]~342_combout\,
	cout => \my_counter|count[3][20]~343\);

-- Location: LCCOMB_X62_Y24_N10
\my_counter|count[3][21]~350\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[3][21]~350_combout\ = (\my_counter|count[3][21]~q\ & ((\my_counter|cstate[3].count_up~q\ & (!\my_counter|count[3][20]~343\)) # (!\my_counter|cstate[3].count_up~q\ & (\my_counter|count[3][20]~343\ & VCC)))) # (!\my_counter|count[3][21]~q\ 
-- & ((\my_counter|cstate[3].count_up~q\ & ((\my_counter|count[3][20]~343\) # (GND))) # (!\my_counter|cstate[3].count_up~q\ & (!\my_counter|count[3][20]~343\))))
-- \my_counter|count[3][21]~351\ = CARRY((\my_counter|count[3][21]~q\ & (\my_counter|cstate[3].count_up~q\ & !\my_counter|count[3][20]~343\)) # (!\my_counter|count[3][21]~q\ & ((\my_counter|cstate[3].count_up~q\) # (!\my_counter|count[3][20]~343\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[3][21]~q\,
	datab => \my_counter|cstate[3].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[3][20]~343\,
	combout => \my_counter|count[3][21]~350_combout\,
	cout => \my_counter|count[3][21]~351\);

-- Location: LCCOMB_X59_Y22_N26
\bus1|S1_WDATABUS[21]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S1_WDATABUS[21]~21_combout\ = (\bus1|c1_wdatabus[21]~22_combout\ & (!\bus1|c1_addrbus[13]~6_combout\ & (\bus1|c1_op.master.default~0_combout\ & \bus1|process_1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_wdatabus[21]~22_combout\,
	datab => \bus1|c1_addrbus[13]~6_combout\,
	datac => \bus1|c1_op.master.default~0_combout\,
	datad => \bus1|process_1~3_combout\,
	combout => \bus1|S1_WDATABUS[21]~21_combout\);

-- Location: M9K_X64_Y22_N0
\DRAM|auto_generated|ram_block1a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004BD40000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/hgarg/Downloads/ass4_evgeny/dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "altsyncram:DRAM|altsyncram_2f04:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \bus1|S1_MW~combout\,
	portare => \bus1|S1_MR~combout\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \DRAM|auto_generated|_~0_combout\,
	portadatain => \DRAM|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \DRAM|auto_generated|ram_block1a21_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DRAM|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y25_N10
\bus1|c2_rdatabus[21]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[21]~218_combout\ = (\DRAM|auto_generated|ram_block1a21~portadataout\ & (!\bus1|c2_rdatabus[21]~1_combout\ & (\bus1|c2_op.slave.s1~q\ & \bus1|c2_op.op.read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|auto_generated|ram_block1a21~portadataout\,
	datab => \bus1|c2_rdatabus[21]~1_combout\,
	datac => \bus1|c2_op.slave.s1~q\,
	datad => \bus1|c2_op.op.read~q\,
	combout => \bus1|c2_rdatabus[21]~218_combout\);

-- Location: LCCOMB_X61_Y21_N20
\bus1|c2_rdatabus[21]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[21]~225_combout\ = (\my_counter|read_addr\(0) & (((\my_counter|count[1][21]~q\) # (\my_counter|read_addr\(1))))) # (!\my_counter|read_addr\(0) & (\my_counter|count[0][21]~q\ & ((!\my_counter|read_addr\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[0][21]~q\,
	datab => \my_counter|read_addr\(0),
	datac => \my_counter|count[1][21]~q\,
	datad => \my_counter|read_addr\(1),
	combout => \bus1|c2_rdatabus[21]~225_combout\);

-- Location: LCCOMB_X61_Y24_N16
\bus1|c2_rdatabus[21]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[21]~226_combout\ = (\bus1|c2_rdatabus[21]~225_combout\ & (((\my_counter|count[3][21]~q\) # (!\my_counter|read_addr\(1))))) # (!\bus1|c2_rdatabus[21]~225_combout\ & (\my_counter|count[2][21]~q\ & ((\my_counter|read_addr\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[2][21]~q\,
	datab => \bus1|c2_rdatabus[21]~225_combout\,
	datac => \my_counter|count[3][21]~q\,
	datad => \my_counter|read_addr\(1),
	combout => \bus1|c2_rdatabus[21]~226_combout\);

-- Location: LCCOMB_X56_Y30_N22
\bus1|S4_WDATABUS[21]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S4_WDATABUS[21]~23_combout\ = (\bus1|c1_op.master.default~0_combout\ & (\bus1|c1_wdatabus[21]~22_combout\ & \bus1|c1_op~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c1_op.master.default~0_combout\,
	datac => \bus1|c1_wdatabus[21]~22_combout\,
	datad => \bus1|c1_op~9_combout\,
	combout => \bus1|S4_WDATABUS[21]~23_combout\);

-- Location: LCCOMB_X54_Y27_N22
\my_dma|rstep_reg[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|rstep_reg[21]~feeder_combout\ = \bus1|S4_WDATABUS[21]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bus1|S4_WDATABUS[21]~23_combout\,
	combout => \my_dma|rstep_reg[21]~feeder_combout\);

-- Location: FF_X54_Y27_N23
\my_dma|rstep_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|rstep_reg[21]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|rstep_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstep_reg\(21));

-- Location: FF_X56_Y30_N25
\my_dma|wstep_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[21]~23_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|wstep_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstep_reg\(21));

-- Location: FF_X56_Y30_N3
\my_dma|wstart_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[21]~23_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|wstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstart_reg\(21));

-- Location: LCCOMB_X54_Y27_N8
\my_dma|rstart_reg[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|rstart_reg[21]~feeder_combout\ = \bus1|S4_WDATABUS[21]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bus1|S4_WDATABUS[21]~23_combout\,
	combout => \my_dma|rstart_reg[21]~feeder_combout\);

-- Location: FF_X54_Y27_N9
\my_dma|rstart_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|rstart_reg[21]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|rstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstart_reg\(21));

-- Location: LCCOMB_X56_Y30_N2
\bus1|c2_rdatabus[21]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[21]~219_combout\ = (\my_dma|ck_S4_ADDRBUS\(1) & (\my_dma|ck_S4_ADDRBUS\(0) & ((\my_dma|rstart_reg\(21))))) # (!\my_dma|ck_S4_ADDRBUS\(1) & (((\my_dma|wstart_reg\(21))) # (!\my_dma|ck_S4_ADDRBUS\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|ck_S4_ADDRBUS\(1),
	datab => \my_dma|ck_S4_ADDRBUS\(0),
	datac => \my_dma|wstart_reg\(21),
	datad => \my_dma|rstart_reg\(21),
	combout => \bus1|c2_rdatabus[21]~219_combout\);

-- Location: LCCOMB_X56_Y30_N24
\bus1|c2_rdatabus[21]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[21]~220_combout\ = (\my_dma|ck_S4_ADDRBUS\(0) & (((\bus1|c2_rdatabus[21]~219_combout\)))) # (!\my_dma|ck_S4_ADDRBUS\(0) & ((\bus1|c2_rdatabus[21]~219_combout\ & ((\my_dma|wstep_reg\(21)))) # (!\bus1|c2_rdatabus[21]~219_combout\ & 
-- (\my_dma|rstep_reg\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|rstep_reg\(21),
	datab => \my_dma|ck_S4_ADDRBUS\(0),
	datac => \my_dma|wstep_reg\(21),
	datad => \bus1|c2_rdatabus[21]~219_combout\,
	combout => \bus1|c2_rdatabus[21]~220_combout\);

-- Location: LCCOMB_X61_Y19_N16
\bus1|S1_WDATABUS[20]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S1_WDATABUS[20]~20_combout\ = (\bus1|c1_op.master.default~0_combout\ & (\bus1|c1_wdatabus[20]~21_combout\ & (!\bus1|c1_addrbus[13]~6_combout\ & \bus1|process_1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_op.master.default~0_combout\,
	datab => \bus1|c1_wdatabus[20]~21_combout\,
	datac => \bus1|c1_addrbus[13]~6_combout\,
	datad => \bus1|process_1~3_combout\,
	combout => \bus1|S1_WDATABUS[20]~20_combout\);

-- Location: M9K_X64_Y17_N0
\DRAM|auto_generated|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008460000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/hgarg/Downloads/ass4_evgeny/dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "altsyncram:DRAM|altsyncram_2f04:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \bus1|S1_MW~combout\,
	portare => \bus1|S1_MR~combout\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \DRAM|auto_generated|_~0_combout\,
	portadatain => \DRAM|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \DRAM|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DRAM|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: LCCOMB_X68_Y30_N26
\bus1|c2_rdatabus[20]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[20]~208_combout\ = (!\bus1|c2_rdatabus[21]~1_combout\ & (\bus1|c2_op.slave.s1~q\ & (\bus1|c2_op.op.read~q\ & \DRAM|auto_generated|ram_block1a20~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~1_combout\,
	datab => \bus1|c2_op.slave.s1~q\,
	datac => \bus1|c2_op.op.read~q\,
	datad => \DRAM|auto_generated|ram_block1a20~portadataout\,
	combout => \bus1|c2_rdatabus[20]~208_combout\);

-- Location: LCCOMB_X56_Y30_N16
\bus1|c2_rdatabus[20]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[20]~215_combout\ = (\my_counter|read_addr\(1) & ((\my_counter|count[2][20]~q\) # ((\my_counter|read_addr\(0))))) # (!\my_counter|read_addr\(1) & (((!\my_counter|read_addr\(0) & \my_counter|count[0][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[2][20]~q\,
	datab => \my_counter|read_addr\(1),
	datac => \my_counter|read_addr\(0),
	datad => \my_counter|count[0][20]~q\,
	combout => \bus1|c2_rdatabus[20]~215_combout\);

-- Location: LCCOMB_X68_Y30_N14
\bus1|c2_rdatabus[20]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[20]~216_combout\ = (\my_counter|read_addr\(0) & ((\bus1|c2_rdatabus[20]~215_combout\ & (\my_counter|count[3][20]~q\)) # (!\bus1|c2_rdatabus[20]~215_combout\ & ((\my_counter|count[1][20]~q\))))) # (!\my_counter|read_addr\(0) & 
-- (((\bus1|c2_rdatabus[20]~215_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[3][20]~q\,
	datab => \my_counter|read_addr\(0),
	datac => \bus1|c2_rdatabus[20]~215_combout\,
	datad => \my_counter|count[1][20]~q\,
	combout => \bus1|c2_rdatabus[20]~216_combout\);

-- Location: LCCOMB_X56_Y30_N28
\my_dma|wstart_reg[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|wstart_reg[20]~feeder_combout\ = \bus1|S4_WDATABUS[20]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|S4_WDATABUS[20]~22_combout\,
	combout => \my_dma|wstart_reg[20]~feeder_combout\);

-- Location: FF_X56_Y30_N29
\my_dma|wstart_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|wstart_reg[20]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|wstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstart_reg\(20));

-- Location: FF_X56_Y30_N7
\my_dma|wstep_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[20]~22_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|wstep_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstep_reg\(20));

-- Location: FF_X55_Y27_N5
\my_dma|rstart_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[20]~22_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|rstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstart_reg\(20));

-- Location: LCCOMB_X55_Y27_N4
\bus1|c2_rdatabus[20]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[20]~209_combout\ = (\my_dma|ck_S4_ADDRBUS\(1) & ((\my_dma|ck_S4_ADDRBUS\(0) & ((\my_dma|rstart_reg\(20)))) # (!\my_dma|ck_S4_ADDRBUS\(0) & (\my_dma|rstep_reg\(20))))) # (!\my_dma|ck_S4_ADDRBUS\(1) & (((!\my_dma|ck_S4_ADDRBUS\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|rstep_reg\(20),
	datab => \my_dma|ck_S4_ADDRBUS\(1),
	datac => \my_dma|rstart_reg\(20),
	datad => \my_dma|ck_S4_ADDRBUS\(0),
	combout => \bus1|c2_rdatabus[20]~209_combout\);

-- Location: LCCOMB_X56_Y30_N6
\bus1|c2_rdatabus[20]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[20]~210_combout\ = (\my_dma|ck_S4_ADDRBUS\(1) & (((\bus1|c2_rdatabus[20]~209_combout\)))) # (!\my_dma|ck_S4_ADDRBUS\(1) & ((\bus1|c2_rdatabus[20]~209_combout\ & ((\my_dma|wstep_reg\(20)))) # (!\bus1|c2_rdatabus[20]~209_combout\ & 
-- (\my_dma|wstart_reg\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|ck_S4_ADDRBUS\(1),
	datab => \my_dma|wstart_reg\(20),
	datac => \my_dma|wstep_reg\(20),
	datad => \bus1|c2_rdatabus[20]~209_combout\,
	combout => \bus1|c2_rdatabus[20]~210_combout\);

-- Location: LCCOMB_X67_Y30_N22
\bus1|c2_rdatabus[20]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[20]~211_combout\ = (\my_dma|ck_S4_ADDRBUS\(0) & (\my_dma|raddr_reg\(20) & !\bus1|c2_rdatabus[21]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|ck_S4_ADDRBUS\(0),
	datac => \my_dma|raddr_reg\(20),
	datad => \bus1|c2_rdatabus[21]~8_combout\,
	combout => \bus1|c2_rdatabus[20]~211_combout\);

-- Location: LCCOMB_X68_Y30_N24
\bus1|c2_rdatabus[20]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[20]~212_combout\ = (\bus1|c2_rdatabus[0]~10_combout\ & (\bus1|c1_wdatabus[20]~21_combout\ & \bus2|S2_WDATABUS[3]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[0]~10_combout\,
	datab => \bus1|c1_wdatabus[20]~21_combout\,
	datad => \bus2|S2_WDATABUS[3]~1_combout\,
	combout => \bus1|c2_rdatabus[20]~212_combout\);

-- Location: LCCOMB_X68_Y30_N10
\bus1|c2_rdatabus[20]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[20]~213_combout\ = (\bus1|c2_rdatabus[21]~5_combout\ & ((\bus1|c2_rdatabus[21]~6_combout\ & ((\bus1|c2_rdatabus[20]~212_combout\))) # (!\bus1|c2_rdatabus[21]~6_combout\ & (\bus1|c2_rdatabus[20]~211_combout\)))) # 
-- (!\bus1|c2_rdatabus[21]~5_combout\ & (((\bus1|c2_rdatabus[21]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~5_combout\,
	datab => \bus1|c2_rdatabus[20]~211_combout\,
	datac => \bus1|c2_rdatabus[21]~6_combout\,
	datad => \bus1|c2_rdatabus[20]~212_combout\,
	combout => \bus1|c2_rdatabus[20]~213_combout\);

-- Location: LCCOMB_X68_Y30_N20
\bus1|c2_rdatabus[20]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[20]~214_combout\ = (\bus1|c2_rdatabus[21]~7_combout\ & ((\bus1|c2_rdatabus[20]~213_combout\ & ((\bus1|c2_rdatabus[20]~210_combout\))) # (!\bus1|c2_rdatabus[20]~213_combout\ & (\my_dma|count_reg\(20))))) # 
-- (!\bus1|c2_rdatabus[21]~7_combout\ & (((\bus1|c2_rdatabus[20]~213_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|count_reg\(20),
	datab => \bus1|c2_rdatabus[20]~210_combout\,
	datac => \bus1|c2_rdatabus[21]~7_combout\,
	datad => \bus1|c2_rdatabus[20]~213_combout\,
	combout => \bus1|c2_rdatabus[20]~214_combout\);

-- Location: LCCOMB_X68_Y30_N16
\bus1|c2_rdatabus[20]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[20]~217_combout\ = (\bus1|c2_rdatabus[0]~14_combout\ & ((\bus1|c2_rdatabus[20]~214_combout\) # ((\bus1|c2_rdatabus[20]~216_combout\ & \bus1|c2_rdatabus[21]~1_combout\)))) # (!\bus1|c2_rdatabus[0]~14_combout\ & 
-- (\bus1|c2_rdatabus[20]~216_combout\ & (\bus1|c2_rdatabus[21]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[0]~14_combout\,
	datab => \bus1|c2_rdatabus[20]~216_combout\,
	datac => \bus1|c2_rdatabus[21]~1_combout\,
	datad => \bus1|c2_rdatabus[20]~214_combout\,
	combout => \bus1|c2_rdatabus[20]~217_combout\);

-- Location: LCCOMB_X68_Y30_N8
\bus1|M2_RDATABUS[20]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|M2_RDATABUS[20]~21_combout\ = (\bus1|M2_RDATABUS[3]~0_combout\ & ((\bus1|c2_rdatabus[20]~208_combout\) # (\bus1|c2_rdatabus[20]~217_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|M2_RDATABUS[3]~0_combout\,
	datac => \bus1|c2_rdatabus[20]~208_combout\,
	datad => \bus1|c2_rdatabus[20]~217_combout\,
	combout => \bus1|M2_RDATABUS[20]~21_combout\);

-- Location: FF_X68_Y30_N9
\my_dma|data_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus1|M2_RDATABUS[20]~21_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|DMA_RFile~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|data_reg\(20));

-- Location: FF_X66_Y28_N9
\uut|register_file|reg_out[3][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[20]~46_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[3][20]~q\);

-- Location: FF_X65_Y28_N5
\uut|register_file|reg_out[2][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[20]~46_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[2][20]~q\);

-- Location: LCCOMB_X68_Y30_N18
\uut|register_file|reg_out[7][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[7][20]~feeder_combout\ = \uut|rf_in1[20]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[20]~46_combout\,
	combout => \uut|register_file|reg_out[7][20]~feeder_combout\);

-- Location: FF_X68_Y30_N19
\uut|register_file|reg_out[7][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[7][20]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[7][20]~q\);

-- Location: FF_X66_Y25_N13
\uut|register_file|reg_out[6][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[20]~46_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[6][20]~q\);

-- Location: FF_X65_Y25_N27
\uut|register_file|reg_out[5][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[20]~46_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[5][20]~q\);

-- Location: FF_X65_Y25_N13
\uut|register_file|reg_out[4][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[20]~46_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[4][20]~q\);

-- Location: LCCOMB_X65_Y25_N12
\uut|register_file|Mux11~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux11~5_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|reg_out[5][20]~q\) # ((\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|register_file|reg_out[4][20]~q\ & 
-- !\uut|instr_decode|rs1[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[0]~3_combout\,
	datab => \uut|register_file|reg_out[5][20]~q\,
	datac => \uut|register_file|reg_out[4][20]~q\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux11~5_combout\);

-- Location: LCCOMB_X66_Y25_N12
\uut|register_file|Mux11~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux11~6_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|Mux11~5_combout\ & (\uut|register_file|reg_out[7][20]~q\)) # (!\uut|register_file|Mux11~5_combout\ & ((\uut|register_file|reg_out[6][20]~q\))))) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|register_file|Mux11~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[7][20]~q\,
	datab => \uut|instr_decode|rs1[1]~2_combout\,
	datac => \uut|register_file|reg_out[6][20]~q\,
	datad => \uut|register_file|Mux11~5_combout\,
	combout => \uut|register_file|Mux11~6_combout\);

-- Location: LCCOMB_X66_Y28_N26
\uut|register_file|Mux11~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux11~7_combout\ = (\uut|register_file|Mux29~4_combout\ & ((\uut|register_file|Mux29~5_combout\ & ((\uut|register_file|Mux11~6_combout\))) # (!\uut|register_file|Mux29~5_combout\ & (\uut|register_file|reg_out[1][20]~q\)))) # 
-- (!\uut|register_file|Mux29~4_combout\ & (\uut|register_file|Mux29~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux29~4_combout\,
	datab => \uut|register_file|Mux29~5_combout\,
	datac => \uut|register_file|reg_out[1][20]~q\,
	datad => \uut|register_file|Mux11~6_combout\,
	combout => \uut|register_file|Mux11~7_combout\);

-- Location: LCCOMB_X65_Y28_N4
\uut|register_file|Mux11~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux11~8_combout\ = (\uut|register_file|Mux29~16_combout\ & ((\uut|register_file|Mux11~7_combout\ & (\uut|register_file|reg_out[3][20]~q\)) # (!\uut|register_file|Mux11~7_combout\ & ((\uut|register_file|reg_out[2][20]~q\))))) # 
-- (!\uut|register_file|Mux29~16_combout\ & (((\uut|register_file|Mux11~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux29~16_combout\,
	datab => \uut|register_file|reg_out[3][20]~q\,
	datac => \uut|register_file|reg_out[2][20]~q\,
	datad => \uut|register_file|Mux11~7_combout\,
	combout => \uut|register_file|Mux11~8_combout\);

-- Location: FF_X67_Y33_N7
\uut|register_file|reg_out[14][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[20]~46_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[14][20]~q\);

-- Location: FF_X67_Y25_N19
\uut|register_file|reg_out[12][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[20]~46_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[12][20]~q\);

-- Location: FF_X67_Y25_N13
\uut|register_file|reg_out[13][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[20]~46_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[13][20]~q\);

-- Location: LCCOMB_X67_Y25_N18
\uut|register_file|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux11~0_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|instr_decode|rs1[1]~2_combout\) # ((\uut|register_file|reg_out[13][20]~q\)))) # (!\uut|instr_decode|rs1[0]~3_combout\ & (!\uut|instr_decode|rs1[1]~2_combout\ & 
-- (\uut|register_file|reg_out[12][20]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[0]~3_combout\,
	datab => \uut|instr_decode|rs1[1]~2_combout\,
	datac => \uut|register_file|reg_out[12][20]~q\,
	datad => \uut|register_file|reg_out[13][20]~q\,
	combout => \uut|register_file|Mux11~0_combout\);

-- Location: FF_X67_Y33_N9
\uut|register_file|reg_out[15][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[20]~46_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[15][20]~q\);

-- Location: LCCOMB_X67_Y33_N8
\uut|register_file|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux11~1_combout\ = (\uut|register_file|Mux11~0_combout\ & (((\uut|register_file|reg_out[15][20]~q\) # (!\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|register_file|Mux11~0_combout\ & (\uut|register_file|reg_out[14][20]~q\ & 
-- ((\uut|instr_decode|rs1[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[14][20]~q\,
	datab => \uut|register_file|Mux11~0_combout\,
	datac => \uut|register_file|reg_out[15][20]~q\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux11~1_combout\);

-- Location: FF_X65_Y27_N25
\uut|register_file|reg_out[9][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[20]~46_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[9][20]~q\);

-- Location: LCCOMB_X68_Y26_N0
\uut|register_file|reg_out[11][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[11][20]~feeder_combout\ = \uut|rf_in1[20]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[20]~46_combout\,
	combout => \uut|register_file|reg_out[11][20]~feeder_combout\);

-- Location: FF_X68_Y26_N1
\uut|register_file|reg_out[11][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[11][20]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[11][20]~q\);

-- Location: LCCOMB_X65_Y27_N10
\uut|register_file|reg_out[10][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[10][20]~feeder_combout\ = \uut|rf_in1[20]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[20]~46_combout\,
	combout => \uut|register_file|reg_out[10][20]~feeder_combout\);

-- Location: FF_X65_Y27_N11
\uut|register_file|reg_out[10][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[10][20]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[10][20]~q\);

-- Location: FF_X65_Y28_N7
\uut|register_file|reg_out[8][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[20]~46_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[8][20]~q\);

-- Location: LCCOMB_X65_Y28_N6
\uut|register_file|Mux11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux11~2_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|instr_decode|rs1[1]~2_combout\ & (\uut|register_file|reg_out[10][20]~q\)) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|reg_out[8][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[10][20]~q\,
	datab => \uut|instr_decode|rs1[0]~3_combout\,
	datac => \uut|register_file|reg_out[8][20]~q\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux11~2_combout\);

-- Location: LCCOMB_X68_Y26_N18
\uut|register_file|Mux11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux11~3_combout\ = (\uut|register_file|Mux11~2_combout\ & (((\uut|register_file|reg_out[11][20]~q\) # (!\uut|instr_decode|rs1[0]~3_combout\)))) # (!\uut|register_file|Mux11~2_combout\ & (\uut|register_file|reg_out[9][20]~q\ & 
-- ((\uut|instr_decode|rs1[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[9][20]~q\,
	datab => \uut|register_file|reg_out[11][20]~q\,
	datac => \uut|register_file|Mux11~2_combout\,
	datad => \uut|instr_decode|rs1[0]~3_combout\,
	combout => \uut|register_file|Mux11~3_combout\);

-- Location: LCCOMB_X67_Y33_N24
\uut|register_file|Mux11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux11~4_combout\ = (\uut|instr_decode|rs1[3]~1_combout\ & ((\uut|instr_decode|rs1[2]~4_combout\ & (\uut|register_file|Mux11~1_combout\)) # (!\uut|instr_decode|rs1[2]~4_combout\ & ((\uut|register_file|Mux11~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[2]~4_combout\,
	datab => \uut|instr_decode|rs1[3]~1_combout\,
	datac => \uut|register_file|Mux11~1_combout\,
	datad => \uut|register_file|Mux11~3_combout\,
	combout => \uut|register_file|Mux11~4_combout\);

-- Location: LCCOMB_X67_Y33_N18
\uut|register_file|Mux11~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux11~9_combout\ = (\uut|register_file|Mux11~4_combout\) # ((!\uut|instr_decode|rs1[3]~1_combout\ & \uut|register_file|Mux11~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|instr_decode|rs1[3]~1_combout\,
	datac => \uut|register_file|Mux11~8_combout\,
	datad => \uut|register_file|Mux11~4_combout\,
	combout => \uut|register_file|Mux11~9_combout\);

-- Location: LCCOMB_X67_Y33_N22
\uut|alu_in2[20]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu_in2[20]~73_combout\ = (\uut|instr_decode|operand_sel~0_combout\ & (\uut|pc_calculation|Add0~52_combout\)) # (!\uut|instr_decode|operand_sel~0_combout\ & ((\uut|register_file|Mux43~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|operand_sel~0_combout\,
	datac => \uut|pc_calculation|Add0~52_combout\,
	datad => \uut|register_file|Mux43~9_combout\,
	combout => \uut|alu_in2[20]~73_combout\);

-- Location: LCCOMB_X63_Y37_N8
\uut|alu1|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add0~40_combout\ = ((\uut|register_file|Mux11~9_combout\ $ (\uut|alu_in2[20]~73_combout\ $ (!\uut|alu1|Add0~39\)))) # (GND)
-- \uut|alu1|Add0~41\ = CARRY((\uut|register_file|Mux11~9_combout\ & ((\uut|alu_in2[20]~73_combout\) # (!\uut|alu1|Add0~39\))) # (!\uut|register_file|Mux11~9_combout\ & (\uut|alu_in2[20]~73_combout\ & !\uut|alu1|Add0~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux11~9_combout\,
	datab => \uut|alu_in2[20]~73_combout\,
	datad => VCC,
	cin => \uut|alu1|Add0~39\,
	combout => \uut|alu1|Add0~40_combout\,
	cout => \uut|alu1|Add0~41\);

-- Location: LCCOMB_X61_Y22_N8
\bus1|c2_rdatabus[25]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[25]~265_combout\ = (\my_counter|read_addr\(0) & ((\my_counter|count[1][25]~q\) # ((\my_counter|read_addr\(1))))) # (!\my_counter|read_addr\(0) & (((!\my_counter|read_addr\(1) & \my_counter|count[0][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[1][25]~q\,
	datab => \my_counter|read_addr\(0),
	datac => \my_counter|read_addr\(1),
	datad => \my_counter|count[0][25]~q\,
	combout => \bus1|c2_rdatabus[25]~265_combout\);

-- Location: LCCOMB_X60_Y26_N4
\bus1|c2_rdatabus[25]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[25]~266_combout\ = (\my_counter|read_addr\(1) & ((\bus1|c2_rdatabus[25]~265_combout\ & ((\my_counter|count[3][25]~q\))) # (!\bus1|c2_rdatabus[25]~265_combout\ & (\my_counter|count[2][25]~q\)))) # (!\my_counter|read_addr\(1) & 
-- (((\bus1|c2_rdatabus[25]~265_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[2][25]~q\,
	datab => \my_counter|read_addr\(1),
	datac => \my_counter|count[3][25]~q\,
	datad => \bus1|c2_rdatabus[25]~265_combout\,
	combout => \bus1|c2_rdatabus[25]~266_combout\);

-- Location: LCCOMB_X58_Y29_N20
\bus1|S4_WDATABUS[25]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S4_WDATABUS[25]~25_combout\ = (\bus1|c1_op.master.default~0_combout\ & (\bus1|c1_op~9_combout\ & \bus1|c1_wdatabus[25]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_op.master.default~0_combout\,
	datac => \bus1|c1_op~9_combout\,
	datad => \bus1|c1_wdatabus[25]~26_combout\,
	combout => \bus1|S4_WDATABUS[25]~25_combout\);

-- Location: LCCOMB_X54_Y27_N0
\my_dma|rstep_reg[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|rstep_reg[25]~feeder_combout\ = \bus1|S4_WDATABUS[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bus1|S4_WDATABUS[25]~25_combout\,
	combout => \my_dma|rstep_reg[25]~feeder_combout\);

-- Location: FF_X54_Y27_N1
\my_dma|rstep_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|rstep_reg[25]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|rstep_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstep_reg\(25));

-- Location: LCCOMB_X54_Y27_N2
\my_dma|rstart_reg[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|rstart_reg[25]~feeder_combout\ = \bus1|S4_WDATABUS[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bus1|S4_WDATABUS[25]~25_combout\,
	combout => \my_dma|rstart_reg[25]~feeder_combout\);

-- Location: FF_X54_Y27_N3
\my_dma|rstart_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|rstart_reg[25]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|rstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstart_reg\(25));

-- Location: FF_X58_Y29_N1
\my_dma|wstart_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[25]~25_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|wstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstart_reg\(25));

-- Location: LCCOMB_X58_Y29_N0
\bus1|c2_rdatabus[25]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[25]~259_combout\ = (\my_dma|ck_S4_ADDRBUS\(1) & (\my_dma|rstart_reg\(25) & ((\my_dma|ck_S4_ADDRBUS\(0))))) # (!\my_dma|ck_S4_ADDRBUS\(1) & (((\my_dma|wstart_reg\(25)) # (!\my_dma|ck_S4_ADDRBUS\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|ck_S4_ADDRBUS\(1),
	datab => \my_dma|rstart_reg\(25),
	datac => \my_dma|wstart_reg\(25),
	datad => \my_dma|ck_S4_ADDRBUS\(0),
	combout => \bus1|c2_rdatabus[25]~259_combout\);

-- Location: FF_X58_Y29_N15
\my_dma|wstep_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[25]~25_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|wstep_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstep_reg\(25));

-- Location: LCCOMB_X58_Y29_N14
\bus1|c2_rdatabus[25]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[25]~260_combout\ = (\bus1|c2_rdatabus[25]~259_combout\ & (((\my_dma|wstep_reg\(25)) # (\my_dma|ck_S4_ADDRBUS\(0))))) # (!\bus1|c2_rdatabus[25]~259_combout\ & (\my_dma|rstep_reg\(25) & ((!\my_dma|ck_S4_ADDRBUS\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|rstep_reg\(25),
	datab => \bus1|c2_rdatabus[25]~259_combout\,
	datac => \my_dma|wstep_reg\(25),
	datad => \my_dma|ck_S4_ADDRBUS\(0),
	combout => \bus1|c2_rdatabus[25]~260_combout\);

-- Location: LCCOMB_X61_Y19_N6
\bus1|S1_WDATABUS[24]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S1_WDATABUS[24]~24_combout\ = (\bus1|c1_op.master.default~0_combout\ & (\bus1|c1_wdatabus[24]~25_combout\ & (!\bus1|c1_addrbus[13]~6_combout\ & \bus1|process_1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_op.master.default~0_combout\,
	datab => \bus1|c1_wdatabus[24]~25_combout\,
	datac => \bus1|c1_addrbus[13]~6_combout\,
	datad => \bus1|process_1~3_combout\,
	combout => \bus1|S1_WDATABUS[24]~24_combout\);

-- Location: M9K_X64_Y19_N0
\DRAM|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003B40000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/hgarg/Downloads/ass4_evgeny/dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "altsyncram:DRAM|altsyncram_2f04:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \bus1|S1_MW~combout\,
	portare => \bus1|S1_MR~combout\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \DRAM|auto_generated|_~0_combout\,
	portadatain => \DRAM|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \DRAM|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DRAM|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: LCCOMB_X67_Y26_N0
\bus1|c2_rdatabus[24]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[24]~248_combout\ = (!\bus1|c2_rdatabus[21]~1_combout\ & (\bus1|c2_op.slave.s1~q\ & (\DRAM|auto_generated|ram_block1a24~portadataout\ & \bus1|c2_op.op.read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~1_combout\,
	datab => \bus1|c2_op.slave.s1~q\,
	datac => \DRAM|auto_generated|ram_block1a24~portadataout\,
	datad => \bus1|c2_op.op.read~q\,
	combout => \bus1|c2_rdatabus[24]~248_combout\);

-- Location: LCCOMB_X69_Y34_N24
\uut|alu1|result[27]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[27]~263_combout\ = (\IRAM|auto_generated|q_a\(26) & ((\IRAM|auto_generated|q_a\(24)) # ((\IRAM|auto_generated|q_a\(30)) # (\IRAM|auto_generated|q_a\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(24),
	datab => \IRAM|auto_generated|q_a\(26),
	datac => \IRAM|auto_generated|q_a\(30),
	datad => \IRAM|auto_generated|q_a\(25),
	combout => \uut|alu1|result[27]~263_combout\);

-- Location: LCCOMB_X70_Y34_N4
\uut|alu1|result[27]~336\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[27]~336_combout\ = (!\IRAM|auto_generated|q_a\(25) & (((!\uut|alu1|ShiftLeft0~12_combout\) # (!\IRAM|auto_generated|q_a\(30))) # (!\IRAM|auto_generated|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(24),
	datab => \IRAM|auto_generated|q_a\(30),
	datac => \IRAM|auto_generated|q_a\(25),
	datad => \uut|alu1|ShiftLeft0~12_combout\,
	combout => \uut|alu1|result[27]~336_combout\);

-- Location: LCCOMB_X69_Y34_N18
\uut|Pipe_alu_out[21]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|Pipe_alu_out[21]~29_combout\ = (\IRAM|auto_generated|q_a\(30) & (((\uut|alu_in2[4]~62_combout\) # (!\uut|alu1|ShiftLeft0~12_combout\)) # (!\IRAM|auto_generated|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(24),
	datab => \IRAM|auto_generated|q_a\(30),
	datac => \uut|alu1|ShiftLeft0~12_combout\,
	datad => \uut|alu_in2[4]~62_combout\,
	combout => \uut|Pipe_alu_out[21]~29_combout\);

-- Location: LCCOMB_X70_Y34_N22
\uut|alu1|result[27]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[27]~262_combout\ = (\uut|alu1|result[27]~336_combout\) # ((!\uut|alu1|result[16]~204_combout\ & (!\uut|alu1|ShiftRight1~24_combout\ & \uut|Pipe_alu_out[21]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[16]~204_combout\,
	datab => \uut|alu1|result[27]~336_combout\,
	datac => \uut|alu1|ShiftRight1~24_combout\,
	datad => \uut|Pipe_alu_out[21]~29_combout\,
	combout => \uut|alu1|result[27]~262_combout\);

-- Location: LCCOMB_X69_Y34_N30
\uut|Pipe_alu_out[21]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|Pipe_alu_out[21]~18_combout\ = (\IRAM|auto_generated|q_a\(24) & ((\IRAM|auto_generated|q_a\(26)) # ((!\IRAM|auto_generated|q_a\(25)) # (!\IRAM|auto_generated|q_a\(30))))) # (!\IRAM|auto_generated|q_a\(24) & (((\IRAM|auto_generated|q_a\(30)) # 
-- (\IRAM|auto_generated|q_a\(25))) # (!\IRAM|auto_generated|q_a\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(24),
	datab => \IRAM|auto_generated|q_a\(26),
	datac => \IRAM|auto_generated|q_a\(30),
	datad => \IRAM|auto_generated|q_a\(25),
	combout => \uut|Pipe_alu_out[21]~18_combout\);

-- Location: LCCOMB_X70_Y34_N0
\uut|alu1|result[24]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[24]~272_combout\ = (\uut|Pipe_alu_out[21]~17_combout\ & (\uut|Pipe_alu_out[21]~18_combout\ & ((!\uut|alu1|result[27]~262_combout\) # (!\uut|alu1|result[27]~263_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[21]~17_combout\,
	datab => \uut|alu1|result[27]~263_combout\,
	datac => \uut|alu1|result[27]~262_combout\,
	datad => \uut|Pipe_alu_out[21]~18_combout\,
	combout => \uut|alu1|result[24]~272_combout\);

-- Location: LCCOMB_X68_Y28_N30
\uut|register_file|reg_out[11][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[11][24]~feeder_combout\ = \uut|rf_in1[24]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[24]~54_combout\,
	combout => \uut|register_file|reg_out[11][24]~feeder_combout\);

-- Location: FF_X68_Y28_N31
\uut|register_file|reg_out[11][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[11][24]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[11][24]~q\);

-- Location: FF_X67_Y28_N19
\uut|register_file|reg_out[9][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[24]~54_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[9][24]~q\);

-- Location: LCCOMB_X65_Y28_N20
\uut|register_file|reg_out[8][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[8][24]~feeder_combout\ = \uut|rf_in1[24]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[24]~54_combout\,
	combout => \uut|register_file|reg_out[8][24]~feeder_combout\);

-- Location: FF_X65_Y28_N21
\uut|register_file|reg_out[8][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[8][24]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[8][24]~q\);

-- Location: FF_X67_Y28_N29
\uut|register_file|reg_out[10][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[24]~54_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[10][24]~q\);

-- Location: LCCOMB_X67_Y28_N28
\uut|register_file|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux7~2_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|reg_out[10][24]~q\))) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & (\uut|register_file|reg_out[8][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[8][24]~q\,
	datab => \uut|instr_decode|rs1[0]~3_combout\,
	datac => \uut|register_file|reg_out[10][24]~q\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux7~2_combout\);

-- Location: LCCOMB_X67_Y28_N18
\uut|register_file|Mux7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux7~3_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|Mux7~2_combout\ & (\uut|register_file|reg_out[11][24]~q\)) # (!\uut|register_file|Mux7~2_combout\ & ((\uut|register_file|reg_out[9][24]~q\))))) # 
-- (!\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|register_file|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[11][24]~q\,
	datab => \uut|instr_decode|rs1[0]~3_combout\,
	datac => \uut|register_file|reg_out[9][24]~q\,
	datad => \uut|register_file|Mux7~2_combout\,
	combout => \uut|register_file|Mux7~3_combout\);

-- Location: FF_X67_Y27_N3
\uut|register_file|reg_out[15][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[24]~54_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[15][24]~q\);

-- Location: FF_X67_Y27_N25
\uut|register_file|reg_out[14][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[24]~54_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[14][24]~q\);

-- Location: FF_X67_Y25_N31
\uut|register_file|reg_out[12][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[24]~54_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[12][24]~q\);

-- Location: FF_X67_Y25_N25
\uut|register_file|reg_out[13][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[24]~54_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[13][24]~q\);

-- Location: LCCOMB_X67_Y25_N24
\uut|register_file|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux7~0_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|instr_decode|rs1[0]~3_combout\)))) # (!\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|reg_out[13][24]~q\))) # 
-- (!\uut|instr_decode|rs1[0]~3_combout\ & (\uut|register_file|reg_out[12][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[12][24]~q\,
	datab => \uut|instr_decode|rs1[1]~2_combout\,
	datac => \uut|register_file|reg_out[13][24]~q\,
	datad => \uut|instr_decode|rs1[0]~3_combout\,
	combout => \uut|register_file|Mux7~0_combout\);

-- Location: LCCOMB_X67_Y27_N24
\uut|register_file|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux7~1_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|Mux7~0_combout\ & (\uut|register_file|reg_out[15][24]~q\)) # (!\uut|register_file|Mux7~0_combout\ & ((\uut|register_file|reg_out[14][24]~q\))))) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|register_file|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[1]~2_combout\,
	datab => \uut|register_file|reg_out[15][24]~q\,
	datac => \uut|register_file|reg_out[14][24]~q\,
	datad => \uut|register_file|Mux7~0_combout\,
	combout => \uut|register_file|Mux7~1_combout\);

-- Location: LCCOMB_X63_Y25_N26
\uut|register_file|Mux7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux7~4_combout\ = (\uut|instr_decode|rs1[3]~1_combout\ & ((\uut|instr_decode|rs1[2]~4_combout\ & ((\uut|register_file|Mux7~1_combout\))) # (!\uut|instr_decode|rs1[2]~4_combout\ & (\uut|register_file|Mux7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux7~3_combout\,
	datab => \uut|instr_decode|rs1[2]~4_combout\,
	datac => \uut|register_file|Mux7~1_combout\,
	datad => \uut|instr_decode|rs1[3]~1_combout\,
	combout => \uut|register_file|Mux7~4_combout\);

-- Location: FF_X62_Y28_N15
\uut|register_file|reg_out[2][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[24]~54_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[2][24]~q\);

-- Location: FF_X61_Y25_N17
\uut|register_file|reg_out[7][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|rf_in1[24]~54_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[7][24]~q\);

-- Location: FF_X66_Y25_N5
\uut|register_file|reg_out[4][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[24]~54_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[4][24]~q\);

-- Location: FF_X65_Y25_N21
\uut|register_file|reg_out[5][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[24]~54_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[5][24]~q\);

-- Location: LCCOMB_X65_Y25_N20
\uut|register_file|Mux7~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux7~5_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|register_file|reg_out[5][24]~q\) # (\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|instr_decode|rs1[0]~3_combout\ & (\uut|register_file|reg_out[4][24]~q\ & 
-- ((!\uut|instr_decode|rs1[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[0]~3_combout\,
	datab => \uut|register_file|reg_out[4][24]~q\,
	datac => \uut|register_file|reg_out[5][24]~q\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux7~5_combout\);

-- Location: FF_X66_Y25_N27
\uut|register_file|reg_out[6][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[24]~54_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[6][24]~q\);

-- Location: LCCOMB_X65_Y25_N6
\uut|register_file|Mux7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux7~6_combout\ = (\uut|register_file|Mux7~5_combout\ & ((\uut|register_file|reg_out[7][24]~q\) # ((!\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|register_file|Mux7~5_combout\ & (((\uut|register_file|reg_out[6][24]~q\ & 
-- \uut|instr_decode|rs1[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[7][24]~q\,
	datab => \uut|register_file|Mux7~5_combout\,
	datac => \uut|register_file|reg_out[6][24]~q\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux7~6_combout\);

-- Location: FF_X63_Y25_N29
\uut|register_file|reg_out[1][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[24]~54_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[1][24]~q\);

-- Location: LCCOMB_X63_Y25_N0
\uut|register_file|Mux7~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux7~7_combout\ = (\uut|register_file|Mux29~4_combout\ & ((\uut|register_file|Mux29~5_combout\ & (\uut|register_file|Mux7~6_combout\)) # (!\uut|register_file|Mux29~5_combout\ & ((\uut|register_file|reg_out[1][24]~q\))))) # 
-- (!\uut|register_file|Mux29~4_combout\ & (((\uut|register_file|Mux29~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux7~6_combout\,
	datab => \uut|register_file|reg_out[1][24]~q\,
	datac => \uut|register_file|Mux29~4_combout\,
	datad => \uut|register_file|Mux29~5_combout\,
	combout => \uut|register_file|Mux7~7_combout\);

-- Location: LCCOMB_X63_Y25_N6
\uut|register_file|Mux7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux7~8_combout\ = (\uut|register_file|Mux29~16_combout\ & ((\uut|register_file|Mux7~7_combout\ & ((\uut|register_file|reg_out[3][24]~q\))) # (!\uut|register_file|Mux7~7_combout\ & (\uut|register_file|reg_out[2][24]~q\)))) # 
-- (!\uut|register_file|Mux29~16_combout\ & (((\uut|register_file|Mux7~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[2][24]~q\,
	datab => \uut|register_file|Mux29~16_combout\,
	datac => \uut|register_file|reg_out[3][24]~q\,
	datad => \uut|register_file|Mux7~7_combout\,
	combout => \uut|register_file|Mux7~8_combout\);

-- Location: LCCOMB_X63_Y25_N2
\uut|register_file|Mux7~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux7~9_combout\ = (\uut|register_file|Mux7~4_combout\) # ((!\uut|instr_decode|rs1[3]~1_combout\ & \uut|register_file|Mux7~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[3]~1_combout\,
	datac => \uut|register_file|Mux7~4_combout\,
	datad => \uut|register_file|Mux7~8_combout\,
	combout => \uut|register_file|Mux7~9_combout\);

-- Location: LCCOMB_X66_Y34_N24
\uut|alu_in2[24]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu_in2[24]~69_combout\ = (\uut|instr_decode|operand_sel~0_combout\ & (\uut|pc_calculation|Add0~52_combout\)) # (!\uut|instr_decode|operand_sel~0_combout\ & ((\uut|register_file|Mux39~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|pc_calculation|Add0~52_combout\,
	datac => \uut|register_file|Mux39~9_combout\,
	datad => \uut|instr_decode|operand_sel~0_combout\,
	combout => \uut|alu_in2[24]~69_combout\);

-- Location: FF_X67_Y29_N13
\uut|register_file|reg_out[14][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[21]~48_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[14][21]~q\);

-- Location: FF_X67_Y25_N21
\uut|register_file|reg_out[13][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[21]~48_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[13][21]~q\);

-- Location: FF_X67_Y25_N3
\uut|register_file|reg_out[12][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[21]~48_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[12][21]~q\);

-- Location: LCCOMB_X67_Y25_N2
\uut|register_file|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux10~0_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|instr_decode|rs1[0]~3_combout\)))) # (!\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|instr_decode|rs1[0]~3_combout\ & (\uut|register_file|reg_out[13][21]~q\)) # 
-- (!\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|reg_out[12][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[1]~2_combout\,
	datab => \uut|register_file|reg_out[13][21]~q\,
	datac => \uut|register_file|reg_out[12][21]~q\,
	datad => \uut|instr_decode|rs1[0]~3_combout\,
	combout => \uut|register_file|Mux10~0_combout\);

-- Location: LCCOMB_X67_Y29_N30
\uut|register_file|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux10~1_combout\ = (\uut|register_file|Mux10~0_combout\ & (((\uut|register_file|reg_out[15][21]~q\) # (!\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|register_file|Mux10~0_combout\ & (\uut|register_file|reg_out[14][21]~q\ & 
-- ((\uut|instr_decode|rs1[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[14][21]~q\,
	datab => \uut|register_file|Mux10~0_combout\,
	datac => \uut|register_file|reg_out[15][21]~q\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux10~1_combout\);

-- Location: FF_X65_Y27_N27
\uut|register_file|reg_out[9][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[21]~48_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[9][21]~q\);

-- Location: FF_X66_Y31_N17
\uut|register_file|reg_out[11][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[21]~48_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[11][21]~q\);

-- Location: FF_X65_Y27_N1
\uut|register_file|reg_out[10][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[21]~48_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[10][21]~q\);

-- Location: LCCOMB_X65_Y28_N26
\uut|register_file|reg_out[8][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[8][21]~feeder_combout\ = \uut|rf_in1[21]~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[21]~48_combout\,
	combout => \uut|register_file|reg_out[8][21]~feeder_combout\);

-- Location: FF_X65_Y28_N27
\uut|register_file|reg_out[8][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[8][21]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[8][21]~q\);

-- Location: LCCOMB_X65_Y28_N14
\uut|register_file|Mux10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux10~2_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|reg_out[10][21]~q\) # ((\uut|instr_decode|rs1[0]~3_combout\)))) # (!\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|register_file|reg_out[8][21]~q\ & 
-- !\uut|instr_decode|rs1[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[10][21]~q\,
	datab => \uut|instr_decode|rs1[1]~2_combout\,
	datac => \uut|register_file|reg_out[8][21]~q\,
	datad => \uut|instr_decode|rs1[0]~3_combout\,
	combout => \uut|register_file|Mux10~2_combout\);

-- Location: LCCOMB_X66_Y31_N16
\uut|register_file|Mux10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux10~3_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|Mux10~2_combout\ & ((\uut|register_file|reg_out[11][21]~q\))) # (!\uut|register_file|Mux10~2_combout\ & (\uut|register_file|reg_out[9][21]~q\)))) # 
-- (!\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|register_file|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[9][21]~q\,
	datab => \uut|instr_decode|rs1[0]~3_combout\,
	datac => \uut|register_file|reg_out[11][21]~q\,
	datad => \uut|register_file|Mux10~2_combout\,
	combout => \uut|register_file|Mux10~3_combout\);

-- Location: LCCOMB_X67_Y33_N16
\uut|register_file|Mux10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux10~4_combout\ = (\uut|instr_decode|rs1[3]~1_combout\ & ((\uut|instr_decode|rs1[2]~4_combout\ & (\uut|register_file|Mux10~1_combout\)) # (!\uut|instr_decode|rs1[2]~4_combout\ & ((\uut|register_file|Mux10~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[2]~4_combout\,
	datab => \uut|instr_decode|rs1[3]~1_combout\,
	datac => \uut|register_file|Mux10~1_combout\,
	datad => \uut|register_file|Mux10~3_combout\,
	combout => \uut|register_file|Mux10~4_combout\);

-- Location: FF_X63_Y25_N25
\uut|register_file|reg_out[3][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[21]~48_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[3][21]~q\);

-- Location: FF_X65_Y28_N1
\uut|register_file|reg_out[2][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[21]~48_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[2][21]~q\);

-- Location: FF_X63_Y25_N11
\uut|register_file|reg_out[1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[21]~48_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[1][21]~q\);

-- Location: LCCOMB_X59_Y25_N28
\uut|register_file|reg_out[7][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[7][21]~feeder_combout\ = \uut|rf_in1[21]~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[21]~48_combout\,
	combout => \uut|register_file|reg_out[7][21]~feeder_combout\);

-- Location: FF_X59_Y25_N29
\uut|register_file|reg_out[7][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[7][21]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[7][21]~q\);

-- Location: FF_X65_Y25_N15
\uut|register_file|reg_out[5][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[21]~48_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[5][21]~q\);

-- Location: FF_X66_Y25_N15
\uut|register_file|reg_out[6][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[21]~48_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[6][21]~q\);

-- Location: FF_X65_Y25_N25
\uut|register_file|reg_out[4][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[21]~48_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[4][21]~q\);

-- Location: LCCOMB_X65_Y25_N24
\uut|register_file|Mux10~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux10~5_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|reg_out[6][21]~q\) # ((\uut|instr_decode|rs1[0]~3_combout\)))) # (!\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|register_file|reg_out[4][21]~q\ & 
-- !\uut|instr_decode|rs1[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[1]~2_combout\,
	datab => \uut|register_file|reg_out[6][21]~q\,
	datac => \uut|register_file|reg_out[4][21]~q\,
	datad => \uut|instr_decode|rs1[0]~3_combout\,
	combout => \uut|register_file|Mux10~5_combout\);

-- Location: LCCOMB_X65_Y25_N14
\uut|register_file|Mux10~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux10~6_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|Mux10~5_combout\ & (\uut|register_file|reg_out[7][21]~q\)) # (!\uut|register_file|Mux10~5_combout\ & ((\uut|register_file|reg_out[5][21]~q\))))) # 
-- (!\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|register_file|Mux10~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[0]~3_combout\,
	datab => \uut|register_file|reg_out[7][21]~q\,
	datac => \uut|register_file|reg_out[5][21]~q\,
	datad => \uut|register_file|Mux10~5_combout\,
	combout => \uut|register_file|Mux10~6_combout\);

-- Location: LCCOMB_X65_Y25_N18
\uut|register_file|Mux10~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux10~7_combout\ = (\uut|register_file|Mux29~5_combout\ & (((\uut|register_file|Mux10~6_combout\) # (!\uut|register_file|Mux29~4_combout\)))) # (!\uut|register_file|Mux29~5_combout\ & (\uut|register_file|reg_out[1][21]~q\ & 
-- ((\uut|register_file|Mux29~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[1][21]~q\,
	datab => \uut|register_file|Mux10~6_combout\,
	datac => \uut|register_file|Mux29~5_combout\,
	datad => \uut|register_file|Mux29~4_combout\,
	combout => \uut|register_file|Mux10~7_combout\);

-- Location: LCCOMB_X65_Y28_N0
\uut|register_file|Mux10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux10~8_combout\ = (\uut|register_file|Mux29~16_combout\ & ((\uut|register_file|Mux10~7_combout\ & (\uut|register_file|reg_out[3][21]~q\)) # (!\uut|register_file|Mux10~7_combout\ & ((\uut|register_file|reg_out[2][21]~q\))))) # 
-- (!\uut|register_file|Mux29~16_combout\ & (((\uut|register_file|Mux10~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux29~16_combout\,
	datab => \uut|register_file|reg_out[3][21]~q\,
	datac => \uut|register_file|reg_out[2][21]~q\,
	datad => \uut|register_file|Mux10~7_combout\,
	combout => \uut|register_file|Mux10~8_combout\);

-- Location: LCCOMB_X67_Y33_N14
\uut|register_file|Mux10~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux10~9_combout\ = (\uut|register_file|Mux10~4_combout\) # ((!\uut|instr_decode|rs1[3]~1_combout\ & \uut|register_file|Mux10~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|register_file|Mux10~4_combout\,
	datac => \uut|instr_decode|rs1[3]~1_combout\,
	datad => \uut|register_file|Mux10~8_combout\,
	combout => \uut|register_file|Mux10~9_combout\);

-- Location: LCCOMB_X63_Y34_N22
\uut|alu_in2[21]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu_in2[21]~72_combout\ = (\uut|instr_decode|operand_sel~0_combout\ & (\uut|pc_calculation|Add0~52_combout\)) # (!\uut|instr_decode|operand_sel~0_combout\ & ((\uut|register_file|Mux42~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|pc_calculation|Add0~52_combout\,
	datac => \uut|instr_decode|operand_sel~0_combout\,
	datad => \uut|register_file|Mux42~12_combout\,
	combout => \uut|alu_in2[21]~72_combout\);

-- Location: LCCOMB_X63_Y37_N10
\uut|alu1|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add0~42_combout\ = (\uut|register_file|Mux10~9_combout\ & ((\uut|alu_in2[21]~72_combout\ & (\uut|alu1|Add0~41\ & VCC)) # (!\uut|alu_in2[21]~72_combout\ & (!\uut|alu1|Add0~41\)))) # (!\uut|register_file|Mux10~9_combout\ & 
-- ((\uut|alu_in2[21]~72_combout\ & (!\uut|alu1|Add0~41\)) # (!\uut|alu_in2[21]~72_combout\ & ((\uut|alu1|Add0~41\) # (GND)))))
-- \uut|alu1|Add0~43\ = CARRY((\uut|register_file|Mux10~9_combout\ & (!\uut|alu_in2[21]~72_combout\ & !\uut|alu1|Add0~41\)) # (!\uut|register_file|Mux10~9_combout\ & ((!\uut|alu1|Add0~41\) # (!\uut|alu_in2[21]~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux10~9_combout\,
	datab => \uut|alu_in2[21]~72_combout\,
	datad => VCC,
	cin => \uut|alu1|Add0~41\,
	combout => \uut|alu1|Add0~42_combout\,
	cout => \uut|alu1|Add0~43\);

-- Location: LCCOMB_X66_Y39_N4
\uut|alu1|result[21]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[21]~245_combout\ = (\uut|Pipe_alu_out[21]~15_combout\ & ((\uut|Pipe_alu_out[21]~14_combout\) # ((\uut|register_file|Mux10~9_combout\ & \uut|alu_in2[21]~72_combout\)))) # (!\uut|Pipe_alu_out[21]~15_combout\ & 
-- (!\uut|Pipe_alu_out[21]~14_combout\ & ((\uut|register_file|Mux10~9_combout\) # (\uut|alu_in2[21]~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[21]~15_combout\,
	datab => \uut|register_file|Mux10~9_combout\,
	datac => \uut|Pipe_alu_out[21]~14_combout\,
	datad => \uut|alu_in2[21]~72_combout\,
	combout => \uut|alu1|result[21]~245_combout\);

-- Location: LCCOMB_X70_Y36_N16
\uut|alu1|ShiftRight1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~28_combout\ = (\uut|alu_in2[0]~58_combout\ & (\uut|alu1|ShiftRight1~26_combout\)) # (!\uut|alu_in2[0]~58_combout\ & ((\uut|alu1|ShiftRight1~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[0]~58_combout\,
	datab => \uut|alu1|ShiftRight1~26_combout\,
	datad => \uut|alu1|ShiftRight1~13_combout\,
	combout => \uut|alu1|ShiftRight1~28_combout\);

-- Location: FF_X67_Y27_N19
\uut|register_file|reg_out[15][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[23]~52_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[15][23]~q\);

-- Location: FF_X67_Y25_N11
\uut|register_file|reg_out[12][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[23]~52_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[12][23]~q\);

-- Location: FF_X67_Y25_N29
\uut|register_file|reg_out[13][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[23]~52_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[13][23]~q\);

-- Location: LCCOMB_X67_Y25_N28
\uut|register_file|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux8~0_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|instr_decode|rs1[0]~3_combout\)))) # (!\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|reg_out[13][23]~q\))) # 
-- (!\uut|instr_decode|rs1[0]~3_combout\ & (\uut|register_file|reg_out[12][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[12][23]~q\,
	datab => \uut|instr_decode|rs1[1]~2_combout\,
	datac => \uut|register_file|reg_out[13][23]~q\,
	datad => \uut|instr_decode|rs1[0]~3_combout\,
	combout => \uut|register_file|Mux8~0_combout\);

-- Location: LCCOMB_X67_Y27_N16
\uut|register_file|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux8~1_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|Mux8~0_combout\ & (\uut|register_file|reg_out[15][23]~q\)) # (!\uut|register_file|Mux8~0_combout\ & ((\uut|register_file|reg_out[14][23]~q\))))) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|register_file|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[1]~2_combout\,
	datab => \uut|register_file|reg_out[15][23]~q\,
	datac => \uut|register_file|reg_out[14][23]~q\,
	datad => \uut|register_file|Mux8~0_combout\,
	combout => \uut|register_file|Mux8~1_combout\);

-- Location: LCCOMB_X58_Y27_N22
\uut|register_file|reg_out[11][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[11][23]~feeder_combout\ = \uut|rf_in1[23]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[23]~52_combout\,
	combout => \uut|register_file|reg_out[11][23]~feeder_combout\);

-- Location: FF_X58_Y27_N23
\uut|register_file|reg_out[11][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[11][23]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[11][23]~q\);

-- Location: FF_X65_Y27_N7
\uut|register_file|reg_out[9][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[23]~52_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[9][23]~q\);

-- Location: LCCOMB_X63_Y26_N18
\uut|register_file|reg_out[8][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[8][23]~feeder_combout\ = \uut|rf_in1[23]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[23]~52_combout\,
	combout => \uut|register_file|reg_out[8][23]~feeder_combout\);

-- Location: FF_X63_Y26_N19
\uut|register_file|reg_out[8][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[8][23]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[8][23]~q\);

-- Location: FF_X65_Y27_N29
\uut|register_file|reg_out[10][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[23]~52_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[10][23]~q\);

-- Location: LCCOMB_X65_Y27_N28
\uut|register_file|Mux8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux8~2_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|reg_out[10][23]~q\))) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & (\uut|register_file|reg_out[8][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[8][23]~q\,
	datab => \uut|instr_decode|rs1[0]~3_combout\,
	datac => \uut|register_file|reg_out[10][23]~q\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux8~2_combout\);

-- Location: LCCOMB_X65_Y27_N6
\uut|register_file|Mux8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux8~3_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|Mux8~2_combout\ & (\uut|register_file|reg_out[11][23]~q\)) # (!\uut|register_file|Mux8~2_combout\ & ((\uut|register_file|reg_out[9][23]~q\))))) # 
-- (!\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|register_file|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[0]~3_combout\,
	datab => \uut|register_file|reg_out[11][23]~q\,
	datac => \uut|register_file|reg_out[9][23]~q\,
	datad => \uut|register_file|Mux8~2_combout\,
	combout => \uut|register_file|Mux8~3_combout\);

-- Location: LCCOMB_X65_Y27_N22
\uut|register_file|Mux8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux8~4_combout\ = (\uut|instr_decode|rs1[3]~1_combout\ & ((\uut|instr_decode|rs1[2]~4_combout\ & (\uut|register_file|Mux8~1_combout\)) # (!\uut|instr_decode|rs1[2]~4_combout\ & ((\uut|register_file|Mux8~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[2]~4_combout\,
	datab => \uut|register_file|Mux8~1_combout\,
	datac => \uut|instr_decode|rs1[3]~1_combout\,
	datad => \uut|register_file|Mux8~3_combout\,
	combout => \uut|register_file|Mux8~4_combout\);

-- Location: FF_X66_Y27_N25
\uut|register_file|reg_out[2][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[23]~52_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[2][23]~q\);

-- Location: FF_X66_Y27_N19
\uut|register_file|reg_out[1][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[23]~52_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[1][23]~q\);

-- Location: FF_X59_Y28_N1
\uut|register_file|reg_out[7][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[23]~52_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[7][23]~q\);

-- Location: FF_X65_Y25_N9
\uut|register_file|reg_out[5][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[23]~52_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[5][23]~q\);

-- Location: FF_X65_Y25_N11
\uut|register_file|reg_out[4][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[23]~52_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[4][23]~q\);

-- Location: FF_X66_Y25_N21
\uut|register_file|reg_out[6][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[23]~52_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[6][23]~q\);

-- Location: LCCOMB_X66_Y25_N20
\uut|register_file|Mux8~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux8~5_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|reg_out[6][23]~q\))) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & (\uut|register_file|reg_out[4][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[4][23]~q\,
	datab => \uut|instr_decode|rs1[0]~3_combout\,
	datac => \uut|register_file|reg_out[6][23]~q\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux8~5_combout\);

-- Location: LCCOMB_X65_Y25_N28
\uut|register_file|Mux8~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux8~6_combout\ = (\uut|register_file|Mux8~5_combout\ & ((\uut|register_file|reg_out[7][23]~q\) # ((!\uut|instr_decode|rs1[0]~3_combout\)))) # (!\uut|register_file|Mux8~5_combout\ & (((\uut|register_file|reg_out[5][23]~q\ & 
-- \uut|instr_decode|rs1[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[7][23]~q\,
	datab => \uut|register_file|reg_out[5][23]~q\,
	datac => \uut|register_file|Mux8~5_combout\,
	datad => \uut|instr_decode|rs1[0]~3_combout\,
	combout => \uut|register_file|Mux8~6_combout\);

-- Location: LCCOMB_X65_Y25_N22
\uut|register_file|Mux8~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux8~7_combout\ = (\uut|register_file|Mux29~4_combout\ & ((\uut|register_file|Mux29~5_combout\ & ((\uut|register_file|Mux8~6_combout\))) # (!\uut|register_file|Mux29~5_combout\ & (\uut|register_file|reg_out[1][23]~q\)))) # 
-- (!\uut|register_file|Mux29~4_combout\ & (((\uut|register_file|Mux29~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[1][23]~q\,
	datab => \uut|register_file|Mux29~4_combout\,
	datac => \uut|register_file|Mux29~5_combout\,
	datad => \uut|register_file|Mux8~6_combout\,
	combout => \uut|register_file|Mux8~7_combout\);

-- Location: LCCOMB_X68_Y28_N26
\uut|register_file|reg_out[3][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[3][23]~feeder_combout\ = \uut|rf_in1[23]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[23]~52_combout\,
	combout => \uut|register_file|reg_out[3][23]~feeder_combout\);

-- Location: FF_X68_Y28_N27
\uut|register_file|reg_out[3][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[3][23]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[3][23]~q\);

-- Location: LCCOMB_X68_Y25_N28
\uut|register_file|Mux8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux8~8_combout\ = (\uut|register_file|Mux29~16_combout\ & ((\uut|register_file|Mux8~7_combout\ & ((\uut|register_file|reg_out[3][23]~q\))) # (!\uut|register_file|Mux8~7_combout\ & (\uut|register_file|reg_out[2][23]~q\)))) # 
-- (!\uut|register_file|Mux29~16_combout\ & (((\uut|register_file|Mux8~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux29~16_combout\,
	datab => \uut|register_file|reg_out[2][23]~q\,
	datac => \uut|register_file|Mux8~7_combout\,
	datad => \uut|register_file|reg_out[3][23]~q\,
	combout => \uut|register_file|Mux8~8_combout\);

-- Location: LCCOMB_X65_Y27_N20
\uut|register_file|Mux8~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux8~9_combout\ = (\uut|register_file|Mux8~4_combout\) # ((!\uut|instr_decode|rs1[3]~1_combout\ & \uut|register_file|Mux8~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[3]~1_combout\,
	datac => \uut|register_file|Mux8~4_combout\,
	datad => \uut|register_file|Mux8~8_combout\,
	combout => \uut|register_file|Mux8~9_combout\);

-- Location: LCCOMB_X70_Y36_N18
\uut|alu1|ShiftRight1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~17_combout\ = (\uut|alu_in2[1]~59_combout\ & (\uut|register_file|Mux8~9_combout\)) # (!\uut|alu_in2[1]~59_combout\ & ((\uut|register_file|Mux10~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[1]~59_combout\,
	datab => \uut|register_file|Mux8~9_combout\,
	datad => \uut|register_file|Mux10~9_combout\,
	combout => \uut|alu1|ShiftRight1~17_combout\);

-- Location: LCCOMB_X59_Y24_N28
\bus1|c2_rdatabus[22]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[22]~235_combout\ = (\my_counter|read_addr\(1) & ((\my_counter|count[2][22]~q\) # ((\my_counter|read_addr\(0))))) # (!\my_counter|read_addr\(1) & (((!\my_counter|read_addr\(0) & \my_counter|count[0][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[2][22]~q\,
	datab => \my_counter|read_addr\(1),
	datac => \my_counter|read_addr\(0),
	datad => \my_counter|count[0][22]~q\,
	combout => \bus1|c2_rdatabus[22]~235_combout\);

-- Location: LCCOMB_X59_Y24_N6
\bus1|c2_rdatabus[22]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[22]~236_combout\ = (\my_counter|read_addr\(0) & ((\bus1|c2_rdatabus[22]~235_combout\ & ((\my_counter|count[3][22]~q\))) # (!\bus1|c2_rdatabus[22]~235_combout\ & (\my_counter|count[1][22]~q\)))) # (!\my_counter|read_addr\(0) & 
-- (((\bus1|c2_rdatabus[22]~235_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[1][22]~q\,
	datab => \my_counter|count[3][22]~q\,
	datac => \my_counter|read_addr\(0),
	datad => \bus1|c2_rdatabus[22]~235_combout\,
	combout => \bus1|c2_rdatabus[22]~236_combout\);

-- Location: LCCOMB_X56_Y29_N18
\bus1|S4_WDATABUS[22]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S4_WDATABUS[22]~20_combout\ = (\bus1|c1_op.master.default~0_combout\ & (\bus1|c1_wdatabus[22]~23_combout\ & \bus1|c1_op~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c1_op.master.default~0_combout\,
	datac => \bus1|c1_wdatabus[22]~23_combout\,
	datad => \bus1|c1_op~9_combout\,
	combout => \bus1|S4_WDATABUS[22]~20_combout\);

-- Location: LCCOMB_X56_Y29_N4
\my_dma|wstart_reg[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|wstart_reg[22]~feeder_combout\ = \bus1|S4_WDATABUS[22]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bus1|S4_WDATABUS[22]~20_combout\,
	combout => \my_dma|wstart_reg[22]~feeder_combout\);

-- Location: FF_X56_Y29_N5
\my_dma|wstart_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|wstart_reg[22]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|wstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstart_reg\(22));

-- Location: FF_X56_Y29_N31
\my_dma|wstep_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[22]~20_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|wstep_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstep_reg\(22));

-- Location: LCCOMB_X57_Y29_N12
\my_dma|rstep_reg[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|rstep_reg[22]~feeder_combout\ = \bus1|S4_WDATABUS[22]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bus1|S4_WDATABUS[22]~20_combout\,
	combout => \my_dma|rstep_reg[22]~feeder_combout\);

-- Location: FF_X57_Y29_N13
\my_dma|rstep_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|rstep_reg[22]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|rstep_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstep_reg\(22));

-- Location: FF_X55_Y27_N15
\my_dma|rstart_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[22]~20_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|rstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstart_reg\(22));

-- Location: LCCOMB_X55_Y27_N14
\bus1|c2_rdatabus[22]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[22]~229_combout\ = (\my_dma|ck_S4_ADDRBUS\(1) & ((\my_dma|ck_S4_ADDRBUS\(0) & ((\my_dma|rstart_reg\(22)))) # (!\my_dma|ck_S4_ADDRBUS\(0) & (\my_dma|rstep_reg\(22))))) # (!\my_dma|ck_S4_ADDRBUS\(1) & (((!\my_dma|ck_S4_ADDRBUS\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|rstep_reg\(22),
	datab => \my_dma|ck_S4_ADDRBUS\(1),
	datac => \my_dma|rstart_reg\(22),
	datad => \my_dma|ck_S4_ADDRBUS\(0),
	combout => \bus1|c2_rdatabus[22]~229_combout\);

-- Location: LCCOMB_X56_Y29_N30
\bus1|c2_rdatabus[22]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[22]~230_combout\ = (\my_dma|ck_S4_ADDRBUS\(1) & (((\bus1|c2_rdatabus[22]~229_combout\)))) # (!\my_dma|ck_S4_ADDRBUS\(1) & ((\bus1|c2_rdatabus[22]~229_combout\ & ((\my_dma|wstep_reg\(22)))) # (!\bus1|c2_rdatabus[22]~229_combout\ & 
-- (\my_dma|wstart_reg\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|ck_S4_ADDRBUS\(1),
	datab => \my_dma|wstart_reg\(22),
	datac => \my_dma|wstep_reg\(22),
	datad => \bus1|c2_rdatabus[22]~229_combout\,
	combout => \bus1|c2_rdatabus[22]~230_combout\);

-- Location: LCCOMB_X54_Y31_N10
\my_dma|raddr_reg[21]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[21]~74_combout\ = (\my_dma|raddr_reg\(21) & ((\my_dma|rstep_reg\(21) & (\my_dma|raddr_reg[20]~73\ & VCC)) # (!\my_dma|rstep_reg\(21) & (!\my_dma|raddr_reg[20]~73\)))) # (!\my_dma|raddr_reg\(21) & ((\my_dma|rstep_reg\(21) & 
-- (!\my_dma|raddr_reg[20]~73\)) # (!\my_dma|rstep_reg\(21) & ((\my_dma|raddr_reg[20]~73\) # (GND)))))
-- \my_dma|raddr_reg[21]~75\ = CARRY((\my_dma|raddr_reg\(21) & (!\my_dma|rstep_reg\(21) & !\my_dma|raddr_reg[20]~73\)) # (!\my_dma|raddr_reg\(21) & ((!\my_dma|raddr_reg[20]~73\) # (!\my_dma|rstep_reg\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|raddr_reg\(21),
	datab => \my_dma|rstep_reg\(21),
	datad => VCC,
	cin => \my_dma|raddr_reg[20]~73\,
	combout => \my_dma|raddr_reg[21]~74_combout\,
	cout => \my_dma|raddr_reg[21]~75\);

-- Location: LCCOMB_X54_Y31_N12
\my_dma|raddr_reg[22]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[22]~76_combout\ = ((\my_dma|rstep_reg\(22) $ (\my_dma|raddr_reg\(22) $ (!\my_dma|raddr_reg[21]~75\)))) # (GND)
-- \my_dma|raddr_reg[22]~77\ = CARRY((\my_dma|rstep_reg\(22) & ((\my_dma|raddr_reg\(22)) # (!\my_dma|raddr_reg[21]~75\))) # (!\my_dma|rstep_reg\(22) & (\my_dma|raddr_reg\(22) & !\my_dma|raddr_reg[21]~75\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|rstep_reg\(22),
	datab => \my_dma|raddr_reg\(22),
	datad => VCC,
	cin => \my_dma|raddr_reg[21]~75\,
	combout => \my_dma|raddr_reg[22]~76_combout\,
	cout => \my_dma|raddr_reg[22]~77\);

-- Location: LCCOMB_X55_Y29_N26
\my_dma|raddr_reg[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[22]~feeder_combout\ = \my_dma|raddr_reg[22]~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|raddr_reg[22]~76_combout\,
	combout => \my_dma|raddr_reg[22]~feeder_combout\);

-- Location: FF_X55_Y29_N27
\my_dma|raddr_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|raddr_reg[22]~feeder_combout\,
	asdata => \my_dma|rstart_reg\(22),
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|raddr_reg\(22));

-- Location: LCCOMB_X62_Y27_N16
\bus1|c2_rdatabus[22]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[22]~231_combout\ = (\my_dma|ck_S4_ADDRBUS\(0) & (\my_dma|raddr_reg\(22) & !\bus1|c2_rdatabus[21]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|ck_S4_ADDRBUS\(0),
	datab => \my_dma|raddr_reg\(22),
	datad => \bus1|c2_rdatabus[21]~8_combout\,
	combout => \bus1|c2_rdatabus[22]~231_combout\);

-- Location: LCCOMB_X66_Y24_N6
\bus1|c2_rdatabus[22]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[22]~232_combout\ = (\bus1|c2_rdatabus[0]~10_combout\ & (\bus1|c1_wdatabus[22]~23_combout\ & \bus2|S2_WDATABUS[3]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c2_rdatabus[0]~10_combout\,
	datac => \bus1|c1_wdatabus[22]~23_combout\,
	datad => \bus2|S2_WDATABUS[3]~1_combout\,
	combout => \bus1|c2_rdatabus[22]~232_combout\);

-- Location: LCCOMB_X66_Y24_N28
\bus1|c2_rdatabus[22]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[22]~233_combout\ = (\bus1|c2_rdatabus[21]~5_combout\ & ((\bus1|c2_rdatabus[21]~6_combout\ & ((\bus1|c2_rdatabus[22]~232_combout\))) # (!\bus1|c2_rdatabus[21]~6_combout\ & (\bus1|c2_rdatabus[22]~231_combout\)))) # 
-- (!\bus1|c2_rdatabus[21]~5_combout\ & (((\bus1|c2_rdatabus[21]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~5_combout\,
	datab => \bus1|c2_rdatabus[22]~231_combout\,
	datac => \bus1|c2_rdatabus[21]~6_combout\,
	datad => \bus1|c2_rdatabus[22]~232_combout\,
	combout => \bus1|c2_rdatabus[22]~233_combout\);

-- Location: LCCOMB_X66_Y24_N2
\bus1|c2_rdatabus[22]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[22]~234_combout\ = (\bus1|c2_rdatabus[21]~7_combout\ & ((\bus1|c2_rdatabus[22]~233_combout\ & (\bus1|c2_rdatabus[22]~230_combout\)) # (!\bus1|c2_rdatabus[22]~233_combout\ & ((\my_dma|count_reg\(22)))))) # 
-- (!\bus1|c2_rdatabus[21]~7_combout\ & (((\bus1|c2_rdatabus[22]~233_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~7_combout\,
	datab => \bus1|c2_rdatabus[22]~230_combout\,
	datac => \my_dma|count_reg\(22),
	datad => \bus1|c2_rdatabus[22]~233_combout\,
	combout => \bus1|c2_rdatabus[22]~234_combout\);

-- Location: LCCOMB_X66_Y24_N24
\bus1|c2_rdatabus[22]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[22]~237_combout\ = (\bus1|c2_rdatabus[22]~236_combout\ & ((\bus1|c2_rdatabus[21]~1_combout\) # ((\bus1|c2_rdatabus[0]~14_combout\ & \bus1|c2_rdatabus[22]~234_combout\)))) # (!\bus1|c2_rdatabus[22]~236_combout\ & 
-- (((\bus1|c2_rdatabus[0]~14_combout\ & \bus1|c2_rdatabus[22]~234_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[22]~236_combout\,
	datab => \bus1|c2_rdatabus[21]~1_combout\,
	datac => \bus1|c2_rdatabus[0]~14_combout\,
	datad => \bus1|c2_rdatabus[22]~234_combout\,
	combout => \bus1|c2_rdatabus[22]~237_combout\);

-- Location: LCCOMB_X66_Y24_N4
\bus1|M2_RDATABUS[22]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|M2_RDATABUS[22]~23_combout\ = (\bus1|M2_RDATABUS[3]~0_combout\ & ((\bus1|c2_rdatabus[22]~228_combout\) # (\bus1|c2_rdatabus[22]~237_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[22]~228_combout\,
	datac => \bus1|M2_RDATABUS[3]~0_combout\,
	datad => \bus1|c2_rdatabus[22]~237_combout\,
	combout => \bus1|M2_RDATABUS[22]~23_combout\);

-- Location: FF_X66_Y24_N5
\my_dma|data_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus1|M2_RDATABUS[22]~23_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|DMA_RFile~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|data_reg\(22));

-- Location: FF_X67_Y25_N9
\uut|register_file|reg_out[13][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[22]~50_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[13][22]~q\);

-- Location: FF_X67_Y25_N27
\uut|register_file|reg_out[12][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[22]~50_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[12][22]~q\);

-- Location: LCCOMB_X67_Y25_N26
\uut|register_file|Mux41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux41~0_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|instr_decode|rs2[0]~17_combout\)))) # (!\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|instr_decode|rs2[0]~17_combout\ & (\uut|register_file|reg_out[13][22]~q\)) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|reg_out[12][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[1]~16_combout\,
	datab => \uut|register_file|reg_out[13][22]~q\,
	datac => \uut|register_file|reg_out[12][22]~q\,
	datad => \uut|instr_decode|rs2[0]~17_combout\,
	combout => \uut|register_file|Mux41~0_combout\);

-- Location: FF_X67_Y27_N9
\uut|register_file|reg_out[14][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[22]~50_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[14][22]~q\);

-- Location: LCCOMB_X67_Y27_N22
\uut|register_file|reg_out[15][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[15][22]~feeder_combout\ = \uut|rf_in1[22]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[22]~50_combout\,
	combout => \uut|register_file|reg_out[15][22]~feeder_combout\);

-- Location: FF_X67_Y27_N23
\uut|register_file|reg_out[15][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[15][22]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[15][22]~q\);

-- Location: LCCOMB_X66_Y24_N26
\uut|register_file|Mux41~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux41~1_combout\ = (\uut|register_file|Mux41~0_combout\ & (((\uut|register_file|reg_out[15][22]~q\) # (!\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|register_file|Mux41~0_combout\ & (\uut|register_file|reg_out[14][22]~q\ & 
-- ((\uut|instr_decode|rs2[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux41~0_combout\,
	datab => \uut|register_file|reg_out[14][22]~q\,
	datac => \uut|register_file|reg_out[15][22]~q\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux41~1_combout\);

-- Location: FF_X65_Y27_N15
\uut|register_file|reg_out[9][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[22]~50_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[9][22]~q\);

-- Location: LCCOMB_X67_Y24_N24
\uut|register_file|reg_out[11][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[11][22]~feeder_combout\ = \uut|rf_in1[22]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[22]~50_combout\,
	combout => \uut|register_file|reg_out[11][22]~feeder_combout\);

-- Location: FF_X67_Y24_N25
\uut|register_file|reg_out[11][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[11][22]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[11][22]~q\);

-- Location: LCCOMB_X67_Y24_N12
\uut|register_file|reg_out[8][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[8][22]~feeder_combout\ = \uut|rf_in1[22]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[22]~50_combout\,
	combout => \uut|register_file|reg_out[8][22]~feeder_combout\);

-- Location: FF_X67_Y24_N13
\uut|register_file|reg_out[8][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[8][22]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[8][22]~q\);

-- Location: FF_X65_Y27_N17
\uut|register_file|reg_out[10][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[22]~50_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[10][22]~q\);

-- Location: LCCOMB_X67_Y24_N18
\uut|register_file|Mux41~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux41~2_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|reg_out[10][22]~q\))) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & (\uut|register_file|reg_out[8][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[8][22]~q\,
	datab => \uut|register_file|reg_out[10][22]~q\,
	datac => \uut|instr_decode|rs2[0]~17_combout\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux41~2_combout\);

-- Location: LCCOMB_X67_Y24_N2
\uut|register_file|Mux41~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux41~3_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|Mux41~2_combout\ & ((\uut|register_file|reg_out[11][22]~q\))) # (!\uut|register_file|Mux41~2_combout\ & (\uut|register_file|reg_out[9][22]~q\)))) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|Mux41~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[9][22]~q\,
	datab => \uut|register_file|reg_out[11][22]~q\,
	datac => \uut|instr_decode|rs2[0]~17_combout\,
	datad => \uut|register_file|Mux41~2_combout\,
	combout => \uut|register_file|Mux41~3_combout\);

-- Location: LCCOMB_X66_Y24_N12
\uut|register_file|Mux41~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux41~4_combout\ = (\uut|instr_decode|rs2[3]~15_combout\ & ((\uut|instr_decode|rs2[2]~18_combout\ & (\uut|register_file|Mux41~1_combout\)) # (!\uut|instr_decode|rs2[2]~18_combout\ & ((\uut|register_file|Mux41~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[3]~15_combout\,
	datab => \uut|instr_decode|rs2[2]~18_combout\,
	datac => \uut|register_file|Mux41~1_combout\,
	datad => \uut|register_file|Mux41~3_combout\,
	combout => \uut|register_file|Mux41~4_combout\);

-- Location: LCCOMB_X68_Y28_N20
\uut|register_file|reg_out[3][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[3][22]~feeder_combout\ = \uut|rf_in1[22]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[22]~50_combout\,
	combout => \uut|register_file|reg_out[3][22]~feeder_combout\);

-- Location: FF_X68_Y28_N21
\uut|register_file|reg_out[3][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[3][22]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[3][22]~q\);

-- Location: FF_X66_Y28_N29
\uut|register_file|reg_out[1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[22]~50_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[1][22]~q\);

-- Location: LCCOMB_X66_Y24_N18
\uut|register_file|reg_out[7][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[7][22]~feeder_combout\ = \uut|rf_in1[22]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[22]~50_combout\,
	combout => \uut|register_file|reg_out[7][22]~feeder_combout\);

-- Location: FF_X66_Y24_N19
\uut|register_file|reg_out[7][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[7][22]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[7][22]~q\);

-- Location: FF_X66_Y25_N17
\uut|register_file|reg_out[6][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[22]~50_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[6][22]~q\);

-- Location: FF_X65_Y25_N31
\uut|register_file|reg_out[5][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[22]~50_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[5][22]~q\);

-- Location: FF_X66_Y25_N3
\uut|register_file|reg_out[4][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[22]~50_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[4][22]~q\);

-- Location: LCCOMB_X66_Y25_N2
\uut|register_file|Mux41~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux41~5_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|instr_decode|rs2[0]~17_combout\)))) # (!\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|instr_decode|rs2[0]~17_combout\ & (\uut|register_file|reg_out[5][22]~q\)) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|reg_out[4][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[1]~16_combout\,
	datab => \uut|register_file|reg_out[5][22]~q\,
	datac => \uut|register_file|reg_out[4][22]~q\,
	datad => \uut|instr_decode|rs2[0]~17_combout\,
	combout => \uut|register_file|Mux41~5_combout\);

-- Location: LCCOMB_X66_Y25_N16
\uut|register_file|Mux41~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux41~6_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|Mux41~5_combout\ & (\uut|register_file|reg_out[7][22]~q\)) # (!\uut|register_file|Mux41~5_combout\ & ((\uut|register_file|reg_out[6][22]~q\))))) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|register_file|Mux41~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[1]~16_combout\,
	datab => \uut|register_file|reg_out[7][22]~q\,
	datac => \uut|register_file|reg_out[6][22]~q\,
	datad => \uut|register_file|Mux41~5_combout\,
	combout => \uut|register_file|Mux41~6_combout\);

-- Location: LCCOMB_X66_Y28_N28
\uut|register_file|Mux41~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux41~7_combout\ = (\uut|register_file|Mux42~1_combout\ & ((\uut|register_file|Mux42~2_combout\ & ((\uut|register_file|Mux41~6_combout\))) # (!\uut|register_file|Mux42~2_combout\ & (\uut|register_file|reg_out[1][22]~q\)))) # 
-- (!\uut|register_file|Mux42~1_combout\ & (\uut|register_file|Mux42~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux42~1_combout\,
	datab => \uut|register_file|Mux42~2_combout\,
	datac => \uut|register_file|reg_out[1][22]~q\,
	datad => \uut|register_file|Mux41~6_combout\,
	combout => \uut|register_file|Mux41~7_combout\);

-- Location: LCCOMB_X65_Y28_N2
\uut|register_file|Mux41~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux41~8_combout\ = (\uut|register_file|Mux42~0_combout\ & ((\uut|register_file|Mux41~7_combout\ & (\uut|register_file|reg_out[3][22]~q\)) # (!\uut|register_file|Mux41~7_combout\ & ((\uut|register_file|reg_out[2][22]~q\))))) # 
-- (!\uut|register_file|Mux42~0_combout\ & (((\uut|register_file|Mux41~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[3][22]~q\,
	datab => \uut|register_file|Mux42~0_combout\,
	datac => \uut|register_file|reg_out[2][22]~q\,
	datad => \uut|register_file|Mux41~7_combout\,
	combout => \uut|register_file|Mux41~8_combout\);

-- Location: LCCOMB_X66_Y24_N20
\uut|register_file|Mux41~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux41~9_combout\ = (\uut|register_file|Mux41~4_combout\) # ((!\uut|instr_decode|rs2[3]~15_combout\ & \uut|register_file|Mux41~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux41~4_combout\,
	datac => \uut|instr_decode|rs2[3]~15_combout\,
	datad => \uut|register_file|Mux41~8_combout\,
	combout => \uut|register_file|Mux41~9_combout\);

-- Location: LCCOMB_X66_Y24_N22
\bus1|c1_wdatabus[22]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_wdatabus[22]~23_combout\ = (\uut|instr_decode|Equal15~1_combout\ & ((\uut|register_file|Mux41~9_combout\) # ((\bus1|c1_wdatabus[31]~0_combout\ & \my_dma|data_reg\(22))))) # (!\uut|instr_decode|Equal15~1_combout\ & 
-- (\bus1|c1_wdatabus[31]~0_combout\ & (\my_dma|data_reg\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|Equal15~1_combout\,
	datab => \bus1|c1_wdatabus[31]~0_combout\,
	datac => \my_dma|data_reg\(22),
	datad => \uut|register_file|Mux41~9_combout\,
	combout => \bus1|c1_wdatabus[22]~23_combout\);

-- Location: LCCOMB_X52_Y24_N24
\bus1|S1_WDATABUS[22]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S1_WDATABUS[22]~22_combout\ = (\bus1|process_1~3_combout\ & (\bus1|c1_wdatabus[22]~23_combout\ & (!\bus1|c1_addrbus[13]~6_combout\ & \bus1|c1_op.master.default~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|process_1~3_combout\,
	datab => \bus1|c1_wdatabus[22]~23_combout\,
	datac => \bus1|c1_addrbus[13]~6_combout\,
	datad => \bus1|c1_op.master.default~0_combout\,
	combout => \bus1|S1_WDATABUS[22]~22_combout\);

-- Location: M9K_X51_Y24_N0
\DRAM|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001DF20000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/hgarg/Downloads/ass4_evgeny/dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "altsyncram:DRAM|altsyncram_2f04:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \bus1|S1_MW~combout\,
	portare => \bus1|S1_MR~combout\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \DRAM|auto_generated|_~0_combout\,
	portadatain => \DRAM|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \DRAM|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DRAM|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: LCCOMB_X66_Y24_N16
\bus1|c2_rdatabus[22]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[22]~228_combout\ = (\bus1|c2_op.slave.s1~q\ & (!\bus1|c2_rdatabus[21]~1_combout\ & (\bus1|c2_op.op.read~q\ & \DRAM|auto_generated|ram_block1a22~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_op.slave.s1~q\,
	datab => \bus1|c2_rdatabus[21]~1_combout\,
	datac => \bus1|c2_op.op.read~q\,
	datad => \DRAM|auto_generated|ram_block1a22~portadataout\,
	combout => \bus1|c2_rdatabus[22]~228_combout\);

-- Location: LCCOMB_X66_Y34_N0
\uut|alu_in2[22]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu_in2[22]~71_combout\ = (\uut|instr_decode|operand_sel~0_combout\ & (\uut|pc_calculation|Add0~52_combout\)) # (!\uut|instr_decode|operand_sel~0_combout\ & ((\uut|register_file|Mux41~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|operand_sel~0_combout\,
	datac => \uut|pc_calculation|Add0~52_combout\,
	datad => \uut|register_file|Mux41~9_combout\,
	combout => \uut|alu_in2[22]~71_combout\);

-- Location: LCCOMB_X63_Y37_N12
\uut|alu1|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add0~44_combout\ = ((\uut|register_file|Mux9~9_combout\ $ (\uut|alu_in2[22]~71_combout\ $ (!\uut|alu1|Add0~43\)))) # (GND)
-- \uut|alu1|Add0~45\ = CARRY((\uut|register_file|Mux9~9_combout\ & ((\uut|alu_in2[22]~71_combout\) # (!\uut|alu1|Add0~43\))) # (!\uut|register_file|Mux9~9_combout\ & (\uut|alu_in2[22]~71_combout\ & !\uut|alu1|Add0~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux9~9_combout\,
	datab => \uut|alu_in2[22]~71_combout\,
	datad => VCC,
	cin => \uut|alu1|Add0~43\,
	combout => \uut|alu1|Add0~44_combout\,
	cout => \uut|alu1|Add0~45\);

-- Location: LCCOMB_X62_Y36_N26
\uut|alu1|ShiftLeft0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~33_combout\ = (\uut|alu_in2[1]~59_combout\ & ((\uut|register_file|Mux24~9_combout\))) # (!\uut|alu_in2[1]~59_combout\ & (\uut|register_file|Mux22~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux22~9_combout\,
	datab => \uut|alu_in2[1]~59_combout\,
	datad => \uut|register_file|Mux24~9_combout\,
	combout => \uut|alu1|ShiftLeft0~33_combout\);

-- Location: LCCOMB_X62_Y36_N28
\uut|alu1|ShiftLeft0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~34_combout\ = (\uut|alu_in2[0]~58_combout\ & (\uut|alu1|ShiftLeft0~33_combout\)) # (!\uut|alu_in2[0]~58_combout\ & ((\uut|alu1|ShiftLeft0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu_in2[0]~58_combout\,
	datac => \uut|alu1|ShiftLeft0~33_combout\,
	datad => \uut|alu1|ShiftLeft0~20_combout\,
	combout => \uut|alu1|ShiftLeft0~34_combout\);

-- Location: LCCOMB_X62_Y36_N18
\uut|alu1|ShiftLeft0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~35_combout\ = (\uut|alu_in2[1]~59_combout\ & (\uut|register_file|Mux20~9_combout\)) # (!\uut|alu_in2[1]~59_combout\ & ((\uut|register_file|Mux18~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux20~9_combout\,
	datab => \uut|alu_in2[1]~59_combout\,
	datac => \uut|register_file|Mux18~9_combout\,
	combout => \uut|alu1|ShiftLeft0~35_combout\);

-- Location: LCCOMB_X62_Y36_N12
\uut|alu1|ShiftLeft0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~36_combout\ = (\uut|alu_in2[0]~58_combout\ & ((\uut|alu1|ShiftLeft0~35_combout\))) # (!\uut|alu_in2[0]~58_combout\ & (\uut|alu1|ShiftLeft0~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu_in2[0]~58_combout\,
	datac => \uut|alu1|ShiftLeft0~23_combout\,
	datad => \uut|alu1|ShiftLeft0~35_combout\,
	combout => \uut|alu1|ShiftLeft0~36_combout\);

-- Location: LCCOMB_X62_Y36_N2
\uut|alu1|ShiftLeft0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~37_combout\ = (\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftLeft0~34_combout\)) # (!\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftLeft0~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu1|ShiftLeft0~34_combout\,
	datac => \uut|alu_in2[2]~60_combout\,
	datad => \uut|alu1|ShiftLeft0~36_combout\,
	combout => \uut|alu1|ShiftLeft0~37_combout\);

-- Location: LCCOMB_X66_Y37_N8
\uut|alu1|Add1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add1~40_combout\ = ((\uut|register_file|Mux11~9_combout\ $ (\uut|alu_in2[20]~73_combout\ $ (\uut|alu1|Add1~39\)))) # (GND)
-- \uut|alu1|Add1~41\ = CARRY((\uut|register_file|Mux11~9_combout\ & ((!\uut|alu1|Add1~39\) # (!\uut|alu_in2[20]~73_combout\))) # (!\uut|register_file|Mux11~9_combout\ & (!\uut|alu_in2[20]~73_combout\ & !\uut|alu1|Add1~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux11~9_combout\,
	datab => \uut|alu_in2[20]~73_combout\,
	datad => VCC,
	cin => \uut|alu1|Add1~39\,
	combout => \uut|alu1|Add1~40_combout\,
	cout => \uut|alu1|Add1~41\);

-- Location: LCCOMB_X66_Y37_N10
\uut|alu1|Add1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add1~42_combout\ = (\uut|register_file|Mux10~9_combout\ & ((\uut|alu_in2[21]~72_combout\ & (!\uut|alu1|Add1~41\)) # (!\uut|alu_in2[21]~72_combout\ & (\uut|alu1|Add1~41\ & VCC)))) # (!\uut|register_file|Mux10~9_combout\ & 
-- ((\uut|alu_in2[21]~72_combout\ & ((\uut|alu1|Add1~41\) # (GND))) # (!\uut|alu_in2[21]~72_combout\ & (!\uut|alu1|Add1~41\))))
-- \uut|alu1|Add1~43\ = CARRY((\uut|register_file|Mux10~9_combout\ & (\uut|alu_in2[21]~72_combout\ & !\uut|alu1|Add1~41\)) # (!\uut|register_file|Mux10~9_combout\ & ((\uut|alu_in2[21]~72_combout\) # (!\uut|alu1|Add1~41\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux10~9_combout\,
	datab => \uut|alu_in2[21]~72_combout\,
	datad => VCC,
	cin => \uut|alu1|Add1~41\,
	combout => \uut|alu1|Add1~42_combout\,
	cout => \uut|alu1|Add1~43\);

-- Location: LCCOMB_X66_Y37_N12
\uut|alu1|Add1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add1~44_combout\ = ((\uut|alu_in2[22]~71_combout\ $ (\uut|register_file|Mux9~9_combout\ $ (\uut|alu1|Add1~43\)))) # (GND)
-- \uut|alu1|Add1~45\ = CARRY((\uut|alu_in2[22]~71_combout\ & (\uut|register_file|Mux9~9_combout\ & !\uut|alu1|Add1~43\)) # (!\uut|alu_in2[22]~71_combout\ & ((\uut|register_file|Mux9~9_combout\) # (!\uut|alu1|Add1~43\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[22]~71_combout\,
	datab => \uut|register_file|Mux9~9_combout\,
	datad => VCC,
	cin => \uut|alu1|Add1~43\,
	combout => \uut|alu1|Add1~44_combout\,
	cout => \uut|alu1|Add1~45\);

-- Location: LCCOMB_X66_Y36_N28
\uut|alu1|ShiftLeft0~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~71_combout\ = (\uut|alu_in2[1]~59_combout\ & ((\uut|register_file|Mux16~9_combout\))) # (!\uut|alu_in2[1]~59_combout\ & (\uut|register_file|Mux14~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux14~9_combout\,
	datac => \uut|register_file|Mux16~9_combout\,
	datad => \uut|alu_in2[1]~59_combout\,
	combout => \uut|alu1|ShiftLeft0~71_combout\);

-- Location: LCCOMB_X66_Y36_N24
\uut|alu1|ShiftLeft0~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~75_combout\ = (\uut|alu_in2[0]~58_combout\ & ((\uut|alu1|ShiftLeft0~71_combout\))) # (!\uut|alu_in2[0]~58_combout\ & (\uut|alu1|ShiftLeft0~74_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftLeft0~74_combout\,
	datac => \uut|alu_in2[0]~58_combout\,
	datad => \uut|alu1|ShiftLeft0~71_combout\,
	combout => \uut|alu1|ShiftLeft0~75_combout\);

-- Location: LCCOMB_X66_Y36_N8
\uut|alu1|ShiftLeft0~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~84_combout\ = (\uut|alu_in2[1]~59_combout\ & (\uut|register_file|Mux12~9_combout\)) # (!\uut|alu_in2[1]~59_combout\ & ((\uut|register_file|Mux10~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu_in2[1]~59_combout\,
	datac => \uut|register_file|Mux12~9_combout\,
	datad => \uut|register_file|Mux10~9_combout\,
	combout => \uut|alu1|ShiftLeft0~84_combout\);

-- Location: LCCOMB_X69_Y33_N18
\uut|alu1|ShiftLeft0~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~87_combout\ = (\uut|alu_in2[1]~59_combout\ & ((\uut|register_file|Mux11~9_combout\))) # (!\uut|alu_in2[1]~59_combout\ & (\uut|register_file|Mux9~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux9~9_combout\,
	datac => \uut|register_file|Mux11~9_combout\,
	datad => \uut|alu_in2[1]~59_combout\,
	combout => \uut|alu1|ShiftLeft0~87_combout\);

-- Location: LCCOMB_X66_Y36_N16
\uut|alu1|ShiftLeft0~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~88_combout\ = (\uut|alu_in2[0]~58_combout\ & (\uut|alu1|ShiftLeft0~84_combout\)) # (!\uut|alu_in2[0]~58_combout\ & ((\uut|alu1|ShiftLeft0~87_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu_in2[0]~58_combout\,
	datac => \uut|alu1|ShiftLeft0~84_combout\,
	datad => \uut|alu1|ShiftLeft0~87_combout\,
	combout => \uut|alu1|ShiftLeft0~88_combout\);

-- Location: LCCOMB_X66_Y36_N14
\uut|alu1|ShiftLeft0~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~89_combout\ = (\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftLeft0~75_combout\)) # (!\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftLeft0~88_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu1|ShiftLeft0~75_combout\,
	datac => \uut|alu_in2[2]~60_combout\,
	datad => \uut|alu1|ShiftLeft0~88_combout\,
	combout => \uut|alu1|ShiftLeft0~89_combout\);

-- Location: LCCOMB_X67_Y37_N6
\uut|alu1|result[22]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[22]~248_combout\ = (\uut|Pipe_alu_out[21]~13_combout\ & ((\uut|alu1|Add1~44_combout\) # ((\uut|Pipe_alu_out[21]~12_combout\)))) # (!\uut|Pipe_alu_out[21]~13_combout\ & (((\uut|alu1|ShiftLeft0~89_combout\ & 
-- !\uut|Pipe_alu_out[21]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|Add1~44_combout\,
	datab => \uut|alu1|ShiftLeft0~89_combout\,
	datac => \uut|Pipe_alu_out[21]~13_combout\,
	datad => \uut|Pipe_alu_out[21]~12_combout\,
	combout => \uut|alu1|result[22]~248_combout\);

-- Location: LCCOMB_X63_Y30_N26
\uut|alu1|ShiftLeft0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~28_combout\ = (!\uut|alu_in2[0]~58_combout\ & ((\uut|alu_in2[1]~59_combout\ & ((\uut|register_file|Mux31~9_combout\))) # (!\uut|alu_in2[1]~59_combout\ & (\uut|register_file|Mux29~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux29~15_combout\,
	datab => \uut|register_file|Mux31~9_combout\,
	datac => \uut|alu_in2[1]~59_combout\,
	datad => \uut|alu_in2[0]~58_combout\,
	combout => \uut|alu1|ShiftLeft0~28_combout\);

-- Location: LCCOMB_X63_Y30_N20
\uut|alu1|ShiftLeft0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~29_combout\ = (\uut|alu1|ShiftLeft0~28_combout\) # ((\uut|alu_in2[0]~58_combout\ & (!\uut|alu_in2[1]~59_combout\ & \uut|register_file|Mux30~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftLeft0~28_combout\,
	datab => \uut|alu_in2[0]~58_combout\,
	datac => \uut|alu_in2[1]~59_combout\,
	datad => \uut|register_file|Mux30~9_combout\,
	combout => \uut|alu1|ShiftLeft0~29_combout\);

-- Location: LCCOMB_X61_Y36_N6
\uut|alu1|ShiftLeft0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~30_combout\ = (\uut|alu_in2[1]~59_combout\ & (\uut|register_file|Mux28~9_combout\)) # (!\uut|alu_in2[1]~59_combout\ & ((\uut|register_file|Mux26~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux28~9_combout\,
	datab => \uut|register_file|Mux26~9_combout\,
	datad => \uut|alu_in2[1]~59_combout\,
	combout => \uut|alu1|ShiftLeft0~30_combout\);

-- Location: LCCOMB_X61_Y36_N4
\uut|alu1|ShiftLeft0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~31_combout\ = (\uut|alu_in2[0]~58_combout\ & (\uut|alu1|ShiftLeft0~30_combout\)) # (!\uut|alu_in2[0]~58_combout\ & ((\uut|alu1|ShiftLeft0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftLeft0~30_combout\,
	datac => \uut|alu_in2[0]~58_combout\,
	datad => \uut|alu1|ShiftLeft0~16_combout\,
	combout => \uut|alu1|ShiftLeft0~31_combout\);

-- Location: LCCOMB_X67_Y37_N14
\uut|alu1|ShiftLeft0~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~65_combout\ = (!\uut|alu_in2[3]~61_combout\ & ((\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftLeft0~29_combout\)) # (!\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftLeft0~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[3]~61_combout\,
	datab => \uut|alu_in2[2]~60_combout\,
	datac => \uut|alu1|ShiftLeft0~29_combout\,
	datad => \uut|alu1|ShiftLeft0~31_combout\,
	combout => \uut|alu1|ShiftLeft0~65_combout\);

-- Location: LCCOMB_X68_Y37_N8
\uut|alu1|result[22]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[22]~249_combout\ = (\uut|Pipe_alu_out[21]~12_combout\ & ((\uut|alu1|result[22]~248_combout\ & ((\uut|alu1|ShiftLeft0~65_combout\))) # (!\uut|alu1|result[22]~248_combout\ & (\uut|alu1|ShiftLeft0~37_combout\)))) # 
-- (!\uut|Pipe_alu_out[21]~12_combout\ & (((\uut|alu1|result[22]~248_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[21]~12_combout\,
	datab => \uut|alu1|ShiftLeft0~37_combout\,
	datac => \uut|alu1|result[22]~248_combout\,
	datad => \uut|alu1|ShiftLeft0~65_combout\,
	combout => \uut|alu1|result[22]~249_combout\);

-- Location: LCCOMB_X68_Y37_N30
\uut|alu1|result[22]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[22]~250_combout\ = (\uut|Pipe_alu_out[21]~14_combout\ & (((\uut|Pipe_alu_out[21]~15_combout\)))) # (!\uut|Pipe_alu_out[21]~14_combout\ & ((\uut|register_file|Mux9~9_combout\ & ((\uut|alu_in2[22]~71_combout\) # 
-- (!\uut|Pipe_alu_out[21]~15_combout\))) # (!\uut|register_file|Mux9~9_combout\ & (\uut|alu_in2[22]~71_combout\ & !\uut|Pipe_alu_out[21]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux9~9_combout\,
	datab => \uut|alu_in2[22]~71_combout\,
	datac => \uut|Pipe_alu_out[21]~14_combout\,
	datad => \uut|Pipe_alu_out[21]~15_combout\,
	combout => \uut|alu1|result[22]~250_combout\);

-- Location: LCCOMB_X61_Y21_N12
\bus1|c2_rdatabus[30]~315\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[30]~315_combout\ = (\my_counter|read_addr\(1) & ((\my_counter|count[2][30]~q\) # ((\my_counter|read_addr\(0))))) # (!\my_counter|read_addr\(1) & (((\my_counter|count[0][30]~q\ & !\my_counter|read_addr\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|read_addr\(1),
	datab => \my_counter|count[2][30]~q\,
	datac => \my_counter|count[0][30]~q\,
	datad => \my_counter|read_addr\(0),
	combout => \bus1|c2_rdatabus[30]~315_combout\);

-- Location: LCCOMB_X60_Y22_N24
\my_counter|count[1][28]~400\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[1][28]~400_combout\ = ((\my_counter|count[1][28]~q\ $ (\my_counter|cstate[1].count_up~q\ $ (\my_counter|count[1][27]~395\)))) # (GND)
-- \my_counter|count[1][28]~401\ = CARRY((\my_counter|count[1][28]~q\ & ((!\my_counter|count[1][27]~395\) # (!\my_counter|cstate[1].count_up~q\))) # (!\my_counter|count[1][28]~q\ & (!\my_counter|cstate[1].count_up~q\ & !\my_counter|count[1][27]~395\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[1][28]~q\,
	datab => \my_counter|cstate[1].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[1][27]~395\,
	combout => \my_counter|count[1][28]~400_combout\,
	cout => \my_counter|count[1][28]~401\);

-- Location: LCCOMB_X60_Y22_N26
\my_counter|count[1][29]~410\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[1][29]~410_combout\ = (\my_counter|count[1][29]~q\ & ((\my_counter|cstate[1].count_up~q\ & (!\my_counter|count[1][28]~401\)) # (!\my_counter|cstate[1].count_up~q\ & (\my_counter|count[1][28]~401\ & VCC)))) # (!\my_counter|count[1][29]~q\ 
-- & ((\my_counter|cstate[1].count_up~q\ & ((\my_counter|count[1][28]~401\) # (GND))) # (!\my_counter|cstate[1].count_up~q\ & (!\my_counter|count[1][28]~401\))))
-- \my_counter|count[1][29]~411\ = CARRY((\my_counter|count[1][29]~q\ & (\my_counter|cstate[1].count_up~q\ & !\my_counter|count[1][28]~401\)) # (!\my_counter|count[1][29]~q\ & ((\my_counter|cstate[1].count_up~q\) # (!\my_counter|count[1][28]~401\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[1][29]~q\,
	datab => \my_counter|cstate[1].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[1][28]~401\,
	combout => \my_counter|count[1][29]~410_combout\,
	cout => \my_counter|count[1][29]~411\);

-- Location: LCCOMB_X52_Y29_N10
\bus1|S1_WDATABUS[29]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S1_WDATABUS[29]~29_combout\ = (\bus1|c1_op.master.default~0_combout\ & (\bus1|c1_wdatabus[29]~30_combout\ & (!\bus1|c1_addrbus[13]~6_combout\ & \bus1|process_1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_op.master.default~0_combout\,
	datab => \bus1|c1_wdatabus[29]~30_combout\,
	datac => \bus1|c1_addrbus[13]~6_combout\,
	datad => \bus1|process_1~3_combout\,
	combout => \bus1|S1_WDATABUS[29]~29_combout\);

-- Location: M9K_X51_Y29_N0
\DRAM|auto_generated|ram_block1a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF0000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/hgarg/Downloads/ass4_evgeny/dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "altsyncram:DRAM|altsyncram_2f04:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \bus1|S1_MW~combout\,
	portare => \bus1|S1_MR~combout\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \DRAM|auto_generated|_~0_combout\,
	portadatain => \DRAM|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \DRAM|auto_generated|ram_block1a29_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DRAM|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y29_N24
\bus1|c2_rdatabus[29]~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[29]~298_combout\ = (\DRAM|auto_generated|ram_block1a29~portadataout\ & (\bus1|c2_op.slave.s1~q\ & (!\bus1|c2_rdatabus[21]~1_combout\ & \bus1|c2_op.op.read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|auto_generated|ram_block1a29~portadataout\,
	datab => \bus1|c2_op.slave.s1~q\,
	datac => \bus1|c2_rdatabus[21]~1_combout\,
	datad => \bus1|c2_op.op.read~q\,
	combout => \bus1|c2_rdatabus[29]~298_combout\);

-- Location: FF_X67_Y25_N7
\uut|register_file|reg_out[12][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[25]~56_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[12][25]~q\);

-- Location: FF_X67_Y25_N17
\uut|register_file|reg_out[13][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[25]~56_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[13][25]~q\);

-- Location: LCCOMB_X67_Y25_N16
\uut|register_file|Mux38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux38~0_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|instr_decode|rs2[0]~17_combout\)))) # (!\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|reg_out[13][25]~q\))) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & (\uut|register_file|reg_out[12][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[12][25]~q\,
	datab => \uut|instr_decode|rs2[1]~16_combout\,
	datac => \uut|register_file|reg_out[13][25]~q\,
	datad => \uut|instr_decode|rs2[0]~17_combout\,
	combout => \uut|register_file|Mux38~0_combout\);

-- Location: FF_X67_Y27_N11
\uut|register_file|reg_out[15][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[25]~56_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[15][25]~q\);

-- Location: LCCOMB_X67_Y27_N20
\uut|register_file|Mux38~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux38~1_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|Mux38~0_combout\ & ((\uut|register_file|reg_out[15][25]~q\))) # (!\uut|register_file|Mux38~0_combout\ & (\uut|register_file|reg_out[14][25]~q\)))) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & (\uut|register_file|Mux38~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[1]~16_combout\,
	datab => \uut|register_file|Mux38~0_combout\,
	datac => \uut|register_file|reg_out[14][25]~q\,
	datad => \uut|register_file|reg_out[15][25]~q\,
	combout => \uut|register_file|Mux38~1_combout\);

-- Location: LCCOMB_X68_Y26_N14
\uut|register_file|reg_out[11][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[11][25]~feeder_combout\ = \uut|rf_in1[25]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[25]~56_combout\,
	combout => \uut|register_file|reg_out[11][25]~feeder_combout\);

-- Location: FF_X68_Y26_N15
\uut|register_file|reg_out[11][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[11][25]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[11][25]~q\);

-- Location: FF_X67_Y28_N31
\uut|register_file|reg_out[9][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[25]~56_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[9][25]~q\);

-- Location: LCCOMB_X63_Y26_N28
\uut|register_file|reg_out[8][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[8][25]~feeder_combout\ = \uut|rf_in1[25]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[25]~56_combout\,
	combout => \uut|register_file|reg_out[8][25]~feeder_combout\);

-- Location: FF_X63_Y26_N29
\uut|register_file|reg_out[8][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[8][25]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[8][25]~q\);

-- Location: FF_X67_Y28_N21
\uut|register_file|reg_out[10][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[25]~56_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[10][25]~q\);

-- Location: LCCOMB_X67_Y28_N20
\uut|register_file|Mux38~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux38~2_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|reg_out[10][25]~q\))) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & (\uut|register_file|reg_out[8][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[0]~17_combout\,
	datab => \uut|register_file|reg_out[8][25]~q\,
	datac => \uut|register_file|reg_out[10][25]~q\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux38~2_combout\);

-- Location: LCCOMB_X67_Y28_N30
\uut|register_file|Mux38~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux38~3_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|Mux38~2_combout\ & (\uut|register_file|reg_out[11][25]~q\)) # (!\uut|register_file|Mux38~2_combout\ & ((\uut|register_file|reg_out[9][25]~q\))))) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|Mux38~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[0]~17_combout\,
	datab => \uut|register_file|reg_out[11][25]~q\,
	datac => \uut|register_file|reg_out[9][25]~q\,
	datad => \uut|register_file|Mux38~2_combout\,
	combout => \uut|register_file|Mux38~3_combout\);

-- Location: LCCOMB_X67_Y26_N26
\uut|register_file|Mux38~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux38~4_combout\ = (\uut|instr_decode|rs2[3]~15_combout\ & ((\uut|instr_decode|rs2[2]~18_combout\ & (\uut|register_file|Mux38~1_combout\)) # (!\uut|instr_decode|rs2[2]~18_combout\ & ((\uut|register_file|Mux38~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[3]~15_combout\,
	datab => \uut|register_file|Mux38~1_combout\,
	datac => \uut|register_file|Mux38~3_combout\,
	datad => \uut|instr_decode|rs2[2]~18_combout\,
	combout => \uut|register_file|Mux38~4_combout\);

-- Location: FF_X63_Y26_N31
\uut|register_file|reg_out[2][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[25]~56_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[2][25]~q\);

-- Location: FF_X62_Y26_N15
\uut|register_file|reg_out[3][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[25]~56_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[3][25]~q\);

-- Location: FF_X62_Y26_N17
\uut|register_file|reg_out[1][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[25]~56_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[1][25]~q\);

-- Location: LCCOMB_X68_Y26_N24
\uut|register_file|reg_out[5][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[5][25]~feeder_combout\ = \uut|rf_in1[25]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[25]~56_combout\,
	combout => \uut|register_file|reg_out[5][25]~feeder_combout\);

-- Location: FF_X68_Y26_N25
\uut|register_file|reg_out[5][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[5][25]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[5][25]~q\);

-- Location: LCCOMB_X67_Y26_N4
\uut|register_file|reg_out[7][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[7][25]~feeder_combout\ = \uut|rf_in1[25]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[25]~56_combout\,
	combout => \uut|register_file|reg_out[7][25]~feeder_combout\);

-- Location: FF_X67_Y26_N5
\uut|register_file|reg_out[7][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[7][25]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[7][25]~q\);

-- Location: FF_X66_Y25_N25
\uut|register_file|reg_out[4][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[25]~56_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[4][25]~q\);

-- Location: FF_X66_Y25_N31
\uut|register_file|reg_out[6][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[25]~56_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[6][25]~q\);

-- Location: LCCOMB_X66_Y25_N30
\uut|register_file|Mux38~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux38~5_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|register_file|reg_out[6][25]~q\) # (\uut|instr_decode|rs2[0]~17_combout\)))) # (!\uut|instr_decode|rs2[1]~16_combout\ & (\uut|register_file|reg_out[4][25]~q\ & 
-- ((!\uut|instr_decode|rs2[0]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[1]~16_combout\,
	datab => \uut|register_file|reg_out[4][25]~q\,
	datac => \uut|register_file|reg_out[6][25]~q\,
	datad => \uut|instr_decode|rs2[0]~17_combout\,
	combout => \uut|register_file|Mux38~5_combout\);

-- Location: LCCOMB_X62_Y26_N6
\uut|register_file|Mux38~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux38~6_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|Mux38~5_combout\ & ((\uut|register_file|reg_out[7][25]~q\))) # (!\uut|register_file|Mux38~5_combout\ & (\uut|register_file|reg_out[5][25]~q\)))) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|Mux38~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[5][25]~q\,
	datab => \uut|register_file|reg_out[7][25]~q\,
	datac => \uut|instr_decode|rs2[0]~17_combout\,
	datad => \uut|register_file|Mux38~5_combout\,
	combout => \uut|register_file|Mux38~6_combout\);

-- Location: LCCOMB_X62_Y26_N16
\uut|register_file|Mux38~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux38~7_combout\ = (\uut|register_file|Mux42~1_combout\ & ((\uut|register_file|Mux42~2_combout\ & ((\uut|register_file|Mux38~6_combout\))) # (!\uut|register_file|Mux42~2_combout\ & (\uut|register_file|reg_out[1][25]~q\)))) # 
-- (!\uut|register_file|Mux42~1_combout\ & (\uut|register_file|Mux42~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux42~1_combout\,
	datab => \uut|register_file|Mux42~2_combout\,
	datac => \uut|register_file|reg_out[1][25]~q\,
	datad => \uut|register_file|Mux38~6_combout\,
	combout => \uut|register_file|Mux38~7_combout\);

-- Location: LCCOMB_X62_Y26_N14
\uut|register_file|Mux38~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux38~8_combout\ = (\uut|register_file|Mux42~0_combout\ & ((\uut|register_file|Mux38~7_combout\ & ((\uut|register_file|reg_out[3][25]~q\))) # (!\uut|register_file|Mux38~7_combout\ & (\uut|register_file|reg_out[2][25]~q\)))) # 
-- (!\uut|register_file|Mux42~0_combout\ & (((\uut|register_file|Mux38~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[2][25]~q\,
	datab => \uut|register_file|Mux42~0_combout\,
	datac => \uut|register_file|reg_out[3][25]~q\,
	datad => \uut|register_file|Mux38~7_combout\,
	combout => \uut|register_file|Mux38~8_combout\);

-- Location: LCCOMB_X67_Y26_N2
\uut|register_file|Mux38~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux38~9_combout\ = (\uut|register_file|Mux38~4_combout\) # ((!\uut|instr_decode|rs2[3]~15_combout\ & \uut|register_file|Mux38~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[3]~15_combout\,
	datac => \uut|register_file|Mux38~4_combout\,
	datad => \uut|register_file|Mux38~8_combout\,
	combout => \uut|register_file|Mux38~9_combout\);

-- Location: LCCOMB_X66_Y34_N4
\uut|alu_in2[26]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu_in2[26]~67_combout\ = (\uut|instr_decode|operand_sel~0_combout\ & (\uut|pc_calculation|Add0~52_combout\)) # (!\uut|instr_decode|operand_sel~0_combout\ & ((\uut|register_file|Mux37~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|operand_sel~0_combout\,
	datac => \uut|pc_calculation|Add0~52_combout\,
	datad => \uut|register_file|Mux37~9_combout\,
	combout => \uut|alu_in2[26]~67_combout\);

-- Location: LCCOMB_X63_Y26_N10
\uut|register_file|reg_out[2][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[2][26]~feeder_combout\ = \uut|rf_in1[26]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[26]~58_combout\,
	combout => \uut|register_file|reg_out[2][26]~feeder_combout\);

-- Location: FF_X63_Y26_N11
\uut|register_file|reg_out[2][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[2][26]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[2][26]~q\);

-- Location: LCCOMB_X58_Y27_N18
\uut|register_file|reg_out[3][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[3][26]~feeder_combout\ = \uut|rf_in1[26]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[26]~58_combout\,
	combout => \uut|register_file|reg_out[3][26]~feeder_combout\);

-- Location: FF_X58_Y27_N19
\uut|register_file|reg_out[3][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[3][26]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[3][26]~q\);

-- Location: FF_X68_Y27_N29
\uut|register_file|reg_out[5][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[26]~58_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[5][26]~q\);

-- Location: FF_X65_Y26_N31
\uut|register_file|reg_out[4][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[26]~58_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[4][26]~q\);

-- Location: LCCOMB_X65_Y26_N30
\uut|register_file|Mux5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux5~5_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|reg_out[5][26]~q\) # ((\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|register_file|reg_out[4][26]~q\ & 
-- !\uut|instr_decode|rs1[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[0]~3_combout\,
	datab => \uut|register_file|reg_out[5][26]~q\,
	datac => \uut|register_file|reg_out[4][26]~q\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux5~5_combout\);

-- Location: FF_X63_Y27_N7
\uut|register_file|reg_out[7][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|rf_in1[26]~58_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[7][26]~q\);

-- Location: FF_X65_Y26_N25
\uut|register_file|reg_out[6][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[26]~58_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[6][26]~q\);

-- Location: LCCOMB_X65_Y26_N24
\uut|register_file|Mux5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux5~6_combout\ = (\uut|register_file|Mux5~5_combout\ & ((\uut|register_file|reg_out[7][26]~q\) # ((!\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|register_file|Mux5~5_combout\ & (((\uut|register_file|reg_out[6][26]~q\ & 
-- \uut|instr_decode|rs1[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux5~5_combout\,
	datab => \uut|register_file|reg_out[7][26]~q\,
	datac => \uut|register_file|reg_out[6][26]~q\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux5~6_combout\);

-- Location: FF_X66_Y27_N5
\uut|register_file|reg_out[1][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[26]~58_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[1][26]~q\);

-- Location: LCCOMB_X66_Y27_N4
\uut|register_file|Mux5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux5~7_combout\ = (\uut|register_file|Mux29~5_combout\ & ((\uut|register_file|Mux5~6_combout\) # ((!\uut|register_file|Mux29~4_combout\)))) # (!\uut|register_file|Mux29~5_combout\ & (((\uut|register_file|reg_out[1][26]~q\ & 
-- \uut|register_file|Mux29~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux29~5_combout\,
	datab => \uut|register_file|Mux5~6_combout\,
	datac => \uut|register_file|reg_out[1][26]~q\,
	datad => \uut|register_file|Mux29~4_combout\,
	combout => \uut|register_file|Mux5~7_combout\);

-- Location: LCCOMB_X65_Y27_N18
\uut|register_file|Mux5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux5~8_combout\ = (\uut|register_file|Mux29~16_combout\ & ((\uut|register_file|Mux5~7_combout\ & ((\uut|register_file|reg_out[3][26]~q\))) # (!\uut|register_file|Mux5~7_combout\ & (\uut|register_file|reg_out[2][26]~q\)))) # 
-- (!\uut|register_file|Mux29~16_combout\ & (((\uut|register_file|Mux5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[2][26]~q\,
	datab => \uut|register_file|reg_out[3][26]~q\,
	datac => \uut|register_file|Mux29~16_combout\,
	datad => \uut|register_file|Mux5~7_combout\,
	combout => \uut|register_file|Mux5~8_combout\);

-- Location: FF_X67_Y27_N5
\uut|register_file|reg_out[14][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[26]~58_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[14][26]~q\);

-- Location: FF_X67_Y27_N31
\uut|register_file|reg_out[15][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[26]~58_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[15][26]~q\);

-- Location: FF_X68_Y27_N11
\uut|register_file|reg_out[13][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[26]~58_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[13][26]~q\);

-- Location: LCCOMB_X69_Y28_N4
\uut|register_file|reg_out[12][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[12][26]~feeder_combout\ = \uut|rf_in1[26]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[26]~58_combout\,
	combout => \uut|register_file|reg_out[12][26]~feeder_combout\);

-- Location: FF_X69_Y28_N5
\uut|register_file|reg_out[12][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[12][26]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[12][26]~q\);

-- Location: LCCOMB_X69_Y28_N12
\uut|register_file|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux5~0_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|instr_decode|rs1[0]~3_combout\)))) # (!\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|instr_decode|rs1[0]~3_combout\ & (\uut|register_file|reg_out[13][26]~q\)) # 
-- (!\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|reg_out[12][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[13][26]~q\,
	datab => \uut|instr_decode|rs1[1]~2_combout\,
	datac => \uut|register_file|reg_out[12][26]~q\,
	datad => \uut|instr_decode|rs1[0]~3_combout\,
	combout => \uut|register_file|Mux5~0_combout\);

-- Location: LCCOMB_X67_Y27_N30
\uut|register_file|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux5~1_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|Mux5~0_combout\ & ((\uut|register_file|reg_out[15][26]~q\))) # (!\uut|register_file|Mux5~0_combout\ & (\uut|register_file|reg_out[14][26]~q\)))) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|register_file|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[1]~2_combout\,
	datab => \uut|register_file|reg_out[14][26]~q\,
	datac => \uut|register_file|reg_out[15][26]~q\,
	datad => \uut|register_file|Mux5~0_combout\,
	combout => \uut|register_file|Mux5~1_combout\);

-- Location: FF_X67_Y28_N27
\uut|register_file|reg_out[9][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[26]~58_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[9][26]~q\);

-- Location: FF_X67_Y28_N13
\uut|register_file|reg_out[10][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[26]~58_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[10][26]~q\);

-- Location: LCCOMB_X63_Y26_N12
\uut|register_file|reg_out[8][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[8][26]~feeder_combout\ = \uut|rf_in1[26]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[26]~58_combout\,
	combout => \uut|register_file|reg_out[8][26]~feeder_combout\);

-- Location: FF_X63_Y26_N13
\uut|register_file|reg_out[8][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[8][26]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[8][26]~q\);

-- Location: LCCOMB_X63_Y28_N12
\uut|register_file|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux5~2_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|reg_out[10][26]~q\) # ((\uut|instr_decode|rs1[0]~3_combout\)))) # (!\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|register_file|reg_out[8][26]~q\ & 
-- !\uut|instr_decode|rs1[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[1]~2_combout\,
	datab => \uut|register_file|reg_out[10][26]~q\,
	datac => \uut|register_file|reg_out[8][26]~q\,
	datad => \uut|instr_decode|rs1[0]~3_combout\,
	combout => \uut|register_file|Mux5~2_combout\);

-- Location: LCCOMB_X68_Y28_N4
\uut|register_file|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux5~3_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|Mux5~2_combout\ & (\uut|register_file|reg_out[11][26]~q\)) # (!\uut|register_file|Mux5~2_combout\ & ((\uut|register_file|reg_out[9][26]~q\))))) # 
-- (!\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|register_file|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[0]~3_combout\,
	datab => \uut|register_file|reg_out[11][26]~q\,
	datac => \uut|register_file|reg_out[9][26]~q\,
	datad => \uut|register_file|Mux5~2_combout\,
	combout => \uut|register_file|Mux5~3_combout\);

-- Location: LCCOMB_X67_Y27_N6
\uut|register_file|Mux5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux5~4_combout\ = (\uut|instr_decode|rs1[3]~1_combout\ & ((\uut|instr_decode|rs1[2]~4_combout\ & (\uut|register_file|Mux5~1_combout\)) # (!\uut|instr_decode|rs1[2]~4_combout\ & ((\uut|register_file|Mux5~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[2]~4_combout\,
	datab => \uut|instr_decode|rs1[3]~1_combout\,
	datac => \uut|register_file|Mux5~1_combout\,
	datad => \uut|register_file|Mux5~3_combout\,
	combout => \uut|register_file|Mux5~4_combout\);

-- Location: LCCOMB_X67_Y27_N12
\uut|register_file|Mux5~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux5~9_combout\ = (\uut|register_file|Mux5~4_combout\) # ((!\uut|instr_decode|rs1[3]~1_combout\ & \uut|register_file|Mux5~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[3]~1_combout\,
	datac => \uut|register_file|Mux5~8_combout\,
	datad => \uut|register_file|Mux5~4_combout\,
	combout => \uut|register_file|Mux5~9_combout\);

-- Location: LCCOMB_X66_Y34_N10
\uut|alu_in2[25]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu_in2[25]~68_combout\ = (\uut|instr_decode|operand_sel~0_combout\ & (\uut|pc_calculation|Add0~52_combout\)) # (!\uut|instr_decode|operand_sel~0_combout\ & ((\uut|register_file|Mux38~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|operand_sel~0_combout\,
	datac => \uut|pc_calculation|Add0~52_combout\,
	datad => \uut|register_file|Mux38~9_combout\,
	combout => \uut|alu_in2[25]~68_combout\);

-- Location: LCCOMB_X63_Y37_N16
\uut|alu1|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add0~48_combout\ = ((\uut|register_file|Mux7~9_combout\ $ (\uut|alu_in2[24]~69_combout\ $ (!\uut|alu1|Add0~47\)))) # (GND)
-- \uut|alu1|Add0~49\ = CARRY((\uut|register_file|Mux7~9_combout\ & ((\uut|alu_in2[24]~69_combout\) # (!\uut|alu1|Add0~47\))) # (!\uut|register_file|Mux7~9_combout\ & (\uut|alu_in2[24]~69_combout\ & !\uut|alu1|Add0~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux7~9_combout\,
	datab => \uut|alu_in2[24]~69_combout\,
	datad => VCC,
	cin => \uut|alu1|Add0~47\,
	combout => \uut|alu1|Add0~48_combout\,
	cout => \uut|alu1|Add0~49\);

-- Location: LCCOMB_X63_Y37_N18
\uut|alu1|Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add0~50_combout\ = (\uut|alu_in2[25]~68_combout\ & ((\uut|register_file|Mux6~9_combout\ & (\uut|alu1|Add0~49\ & VCC)) # (!\uut|register_file|Mux6~9_combout\ & (!\uut|alu1|Add0~49\)))) # (!\uut|alu_in2[25]~68_combout\ & 
-- ((\uut|register_file|Mux6~9_combout\ & (!\uut|alu1|Add0~49\)) # (!\uut|register_file|Mux6~9_combout\ & ((\uut|alu1|Add0~49\) # (GND)))))
-- \uut|alu1|Add0~51\ = CARRY((\uut|alu_in2[25]~68_combout\ & (!\uut|register_file|Mux6~9_combout\ & !\uut|alu1|Add0~49\)) # (!\uut|alu_in2[25]~68_combout\ & ((!\uut|alu1|Add0~49\) # (!\uut|register_file|Mux6~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[25]~68_combout\,
	datab => \uut|register_file|Mux6~9_combout\,
	datad => VCC,
	cin => \uut|alu1|Add0~49\,
	combout => \uut|alu1|Add0~50_combout\,
	cout => \uut|alu1|Add0~51\);

-- Location: LCCOMB_X63_Y37_N20
\uut|alu1|Add0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add0~52_combout\ = ((\uut|alu_in2[26]~67_combout\ $ (\uut|register_file|Mux5~9_combout\ $ (!\uut|alu1|Add0~51\)))) # (GND)
-- \uut|alu1|Add0~53\ = CARRY((\uut|alu_in2[26]~67_combout\ & ((\uut|register_file|Mux5~9_combout\) # (!\uut|alu1|Add0~51\))) # (!\uut|alu_in2[26]~67_combout\ & (\uut|register_file|Mux5~9_combout\ & !\uut|alu1|Add0~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[26]~67_combout\,
	datab => \uut|register_file|Mux5~9_combout\,
	datad => VCC,
	cin => \uut|alu1|Add0~51\,
	combout => \uut|alu1|Add0~52_combout\,
	cout => \uut|alu1|Add0~53\);

-- Location: LCCOMB_X62_Y37_N8
\uut|alu1|result[26]~340\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[26]~340_combout\ = (\uut|alu1|Add0~52_combout\ & ((\IRAM|auto_generated|q_a\(27)) # ((\uut|Pipe_alu_out[21]~16_combout\) # (!\uut|alu1|result[16]~209_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(27),
	datab => \uut|alu1|result[16]~209_combout\,
	datac => \uut|alu1|Add0~52_combout\,
	datad => \uut|Pipe_alu_out[21]~16_combout\,
	combout => \uut|alu1|result[26]~340_combout\);

-- Location: LCCOMB_X62_Y36_N22
\uut|alu1|ShiftLeft0~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~57_combout\ = (\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftLeft0~31_combout\)) # (!\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftLeft0~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[2]~60_combout\,
	datac => \uut|alu1|ShiftLeft0~31_combout\,
	datad => \uut|alu1|ShiftLeft0~34_combout\,
	combout => \uut|alu1|ShiftLeft0~57_combout\);

-- Location: LCCOMB_X67_Y36_N16
\uut|alu1|ShiftLeft0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~58_combout\ = (\uut|alu_in2[3]~61_combout\ & (\uut|alu1|ShiftLeft0~29_combout\ & (!\uut|alu_in2[2]~60_combout\))) # (!\uut|alu_in2[3]~61_combout\ & (((\uut|alu1|ShiftLeft0~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftLeft0~29_combout\,
	datab => \uut|alu_in2[3]~61_combout\,
	datac => \uut|alu_in2[2]~60_combout\,
	datad => \uut|alu1|ShiftLeft0~57_combout\,
	combout => \uut|alu1|ShiftLeft0~58_combout\);

-- Location: LCCOMB_X65_Y36_N8
\uut|Pipe_alu_out[25]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|Pipe_alu_out[25]~19_combout\ = (\uut|alu_in2[4]~62_combout\) # ((!\uut|alu_in2[3]~61_combout\ & \uut|alu_in2[2]~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu_in2[3]~61_combout\,
	datac => \uut|alu_in2[2]~60_combout\,
	datad => \uut|alu_in2[4]~62_combout\,
	combout => \uut|Pipe_alu_out[25]~19_combout\);

-- Location: LCCOMB_X62_Y36_N6
\uut|alu1|ShiftLeft0~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~76_combout\ = (\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftLeft0~36_combout\))) # (!\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftLeft0~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[2]~60_combout\,
	datac => \uut|alu1|ShiftLeft0~75_combout\,
	datad => \uut|alu1|ShiftLeft0~36_combout\,
	combout => \uut|alu1|ShiftLeft0~76_combout\);

-- Location: LCCOMB_X65_Y36_N14
\uut|Pipe_alu_out[25]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|Pipe_alu_out[25]~20_combout\ = (\uut|alu_in2[3]~61_combout\) # (\uut|alu_in2[4]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu_in2[3]~61_combout\,
	datad => \uut|alu_in2[4]~62_combout\,
	combout => \uut|Pipe_alu_out[25]~20_combout\);

-- Location: LCCOMB_X69_Y29_N8
\uut|alu1|ShiftLeft0~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~98_combout\ = (\uut|alu_in2[0]~58_combout\ & (\uut|register_file|Mux6~9_combout\)) # (!\uut|alu_in2[0]~58_combout\ & ((\uut|register_file|Mux5~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|register_file|Mux6~9_combout\,
	datac => \uut|register_file|Mux5~9_combout\,
	datad => \uut|alu_in2[0]~58_combout\,
	combout => \uut|alu1|ShiftLeft0~98_combout\);

-- Location: LCCOMB_X69_Y33_N24
\uut|alu1|ShiftLeft0~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~97_combout\ = (\uut|alu_in2[1]~59_combout\ & ((\uut|alu_in2[0]~58_combout\ & ((\uut|register_file|Mux8~9_combout\))) # (!\uut|alu_in2[0]~58_combout\ & (\uut|register_file|Mux7~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux7~9_combout\,
	datab => \uut|alu_in2[0]~58_combout\,
	datac => \uut|register_file|Mux8~9_combout\,
	datad => \uut|alu_in2[1]~59_combout\,
	combout => \uut|alu1|ShiftLeft0~97_combout\);

-- Location: LCCOMB_X70_Y37_N10
\uut|alu1|ShiftLeft0~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~99_combout\ = (\uut|alu1|ShiftLeft0~97_combout\) # ((!\uut|alu_in2[1]~59_combout\ & \uut|alu1|ShiftLeft0~98_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu_in2[1]~59_combout\,
	datac => \uut|alu1|ShiftLeft0~98_combout\,
	datad => \uut|alu1|ShiftLeft0~97_combout\,
	combout => \uut|alu1|ShiftLeft0~99_combout\);

-- Location: LCCOMB_X67_Y36_N24
\uut|alu1|result[26]~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[26]~283_combout\ = (\uut|Pipe_alu_out[25]~20_combout\ & ((\uut|alu1|ShiftLeft0~76_combout\) # ((\uut|Pipe_alu_out[25]~19_combout\)))) # (!\uut|Pipe_alu_out[25]~20_combout\ & (((!\uut|Pipe_alu_out[25]~19_combout\ & 
-- \uut|alu1|ShiftLeft0~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftLeft0~76_combout\,
	datab => \uut|Pipe_alu_out[25]~20_combout\,
	datac => \uut|Pipe_alu_out[25]~19_combout\,
	datad => \uut|alu1|ShiftLeft0~99_combout\,
	combout => \uut|alu1|result[26]~283_combout\);

-- Location: LCCOMB_X67_Y36_N30
\uut|alu1|result[26]~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[26]~284_combout\ = (\uut|Pipe_alu_out[25]~19_combout\ & ((\uut|alu1|result[26]~283_combout\ & ((\uut|alu1|ShiftLeft0~58_combout\))) # (!\uut|alu1|result[26]~283_combout\ & (\uut|alu1|ShiftLeft0~88_combout\)))) # 
-- (!\uut|Pipe_alu_out[25]~19_combout\ & (((\uut|alu1|result[26]~283_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftLeft0~88_combout\,
	datab => \uut|alu1|ShiftLeft0~58_combout\,
	datac => \uut|Pipe_alu_out[25]~19_combout\,
	datad => \uut|alu1|result[26]~283_combout\,
	combout => \uut|alu1|result[26]~284_combout\);

-- Location: LCCOMB_X66_Y34_N22
\uut|alu1|result~341\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result~341_combout\ = (\uut|register_file|Mux5~9_combout\ & ((\uut|instr_decode|operand_sel~0_combout\ & ((\uut|pc_calculation|Add0~52_combout\))) # (!\uut|instr_decode|operand_sel~0_combout\ & (\uut|register_file|Mux37~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux5~9_combout\,
	datab => \uut|register_file|Mux37~9_combout\,
	datac => \uut|pc_calculation|Add0~52_combout\,
	datad => \uut|instr_decode|operand_sel~0_combout\,
	combout => \uut|alu1|result~341_combout\);

-- Location: LCCOMB_X58_Y33_N10
\uut|Pipe_alu_out[25]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|Pipe_alu_out[25]~21_combout\ = (\IRAM|auto_generated|q_a\(26) & (((!\IRAM|auto_generated|q_a\(25))))) # (!\IRAM|auto_generated|q_a\(26) & (\IRAM|auto_generated|q_a\(25) & ((!\IRAM|auto_generated|q_a\(30)) # (!\IRAM|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(24),
	datab => \IRAM|auto_generated|q_a\(26),
	datac => \IRAM|auto_generated|q_a\(30),
	datad => \IRAM|auto_generated|q_a\(25),
	combout => \uut|Pipe_alu_out[25]~21_combout\);

-- Location: LCCOMB_X66_Y37_N14
\uut|alu1|Add1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add1~46_combout\ = (\uut|register_file|Mux8~9_combout\ & ((\uut|alu_in2[23]~70_combout\ & (!\uut|alu1|Add1~45\)) # (!\uut|alu_in2[23]~70_combout\ & (\uut|alu1|Add1~45\ & VCC)))) # (!\uut|register_file|Mux8~9_combout\ & 
-- ((\uut|alu_in2[23]~70_combout\ & ((\uut|alu1|Add1~45\) # (GND))) # (!\uut|alu_in2[23]~70_combout\ & (!\uut|alu1|Add1~45\))))
-- \uut|alu1|Add1~47\ = CARRY((\uut|register_file|Mux8~9_combout\ & (\uut|alu_in2[23]~70_combout\ & !\uut|alu1|Add1~45\)) # (!\uut|register_file|Mux8~9_combout\ & ((\uut|alu_in2[23]~70_combout\) # (!\uut|alu1|Add1~45\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux8~9_combout\,
	datab => \uut|alu_in2[23]~70_combout\,
	datad => VCC,
	cin => \uut|alu1|Add1~45\,
	combout => \uut|alu1|Add1~46_combout\,
	cout => \uut|alu1|Add1~47\);

-- Location: LCCOMB_X66_Y37_N16
\uut|alu1|Add1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add1~48_combout\ = ((\uut|alu_in2[24]~69_combout\ $ (\uut|register_file|Mux7~9_combout\ $ (\uut|alu1|Add1~47\)))) # (GND)
-- \uut|alu1|Add1~49\ = CARRY((\uut|alu_in2[24]~69_combout\ & (\uut|register_file|Mux7~9_combout\ & !\uut|alu1|Add1~47\)) # (!\uut|alu_in2[24]~69_combout\ & ((\uut|register_file|Mux7~9_combout\) # (!\uut|alu1|Add1~47\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[24]~69_combout\,
	datab => \uut|register_file|Mux7~9_combout\,
	datad => VCC,
	cin => \uut|alu1|Add1~47\,
	combout => \uut|alu1|Add1~48_combout\,
	cout => \uut|alu1|Add1~49\);

-- Location: LCCOMB_X66_Y37_N18
\uut|alu1|Add1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add1~50_combout\ = (\uut|register_file|Mux6~9_combout\ & ((\uut|alu_in2[25]~68_combout\ & (!\uut|alu1|Add1~49\)) # (!\uut|alu_in2[25]~68_combout\ & (\uut|alu1|Add1~49\ & VCC)))) # (!\uut|register_file|Mux6~9_combout\ & 
-- ((\uut|alu_in2[25]~68_combout\ & ((\uut|alu1|Add1~49\) # (GND))) # (!\uut|alu_in2[25]~68_combout\ & (!\uut|alu1|Add1~49\))))
-- \uut|alu1|Add1~51\ = CARRY((\uut|register_file|Mux6~9_combout\ & (\uut|alu_in2[25]~68_combout\ & !\uut|alu1|Add1~49\)) # (!\uut|register_file|Mux6~9_combout\ & ((\uut|alu_in2[25]~68_combout\) # (!\uut|alu1|Add1~49\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux6~9_combout\,
	datab => \uut|alu_in2[25]~68_combout\,
	datad => VCC,
	cin => \uut|alu1|Add1~49\,
	combout => \uut|alu1|Add1~50_combout\,
	cout => \uut|alu1|Add1~51\);

-- Location: LCCOMB_X66_Y37_N20
\uut|alu1|Add1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add1~52_combout\ = ((\uut|alu_in2[26]~67_combout\ $ (\uut|register_file|Mux5~9_combout\ $ (\uut|alu1|Add1~51\)))) # (GND)
-- \uut|alu1|Add1~53\ = CARRY((\uut|alu_in2[26]~67_combout\ & (\uut|register_file|Mux5~9_combout\ & !\uut|alu1|Add1~51\)) # (!\uut|alu_in2[26]~67_combout\ & ((\uut|register_file|Mux5~9_combout\) # (!\uut|alu1|Add1~51\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[26]~67_combout\,
	datab => \uut|register_file|Mux5~9_combout\,
	datad => VCC,
	cin => \uut|alu1|Add1~51\,
	combout => \uut|alu1|Add1~52_combout\,
	cout => \uut|alu1|Add1~53\);

-- Location: LCCOMB_X67_Y36_N10
\uut|alu1|ShiftRight1~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~41_combout\ = (!\uut|alu_in2[3]~61_combout\ & ((\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftRight0~20_combout\)) # (!\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftRight0~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftRight0~20_combout\,
	datab => \uut|alu1|ShiftRight0~14_combout\,
	datac => \uut|alu_in2[2]~60_combout\,
	datad => \uut|alu_in2[3]~61_combout\,
	combout => \uut|alu1|ShiftRight1~41_combout\);

-- Location: LCCOMB_X67_Y36_N8
\uut|alu1|result[26]~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[26]~285_combout\ = (\uut|alu1|result[16]~204_combout\ & (((\uut|Pipe_alu_out[21]~29_combout\)))) # (!\uut|alu1|result[16]~204_combout\ & ((\uut|Pipe_alu_out[21]~29_combout\ & (\uut|alu1|ShiftRight1~41_combout\)) # 
-- (!\uut|Pipe_alu_out[21]~29_combout\ & ((\uut|alu_in2[10]~53_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftRight1~41_combout\,
	datab => \uut|alu1|result[16]~204_combout\,
	datac => \uut|Pipe_alu_out[21]~29_combout\,
	datad => \uut|alu_in2[10]~53_combout\,
	combout => \uut|alu1|result[26]~285_combout\);

-- Location: LCCOMB_X67_Y31_N0
\uut|register_file|Mux62~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux62~9_combout\ = (\uut|register_file|Mux62~4_combout\) # ((!\uut|instr_decode|rs2[3]~15_combout\ & \uut|register_file|Mux62~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux62~4_combout\,
	datac => \uut|instr_decode|rs2[3]~15_combout\,
	datad => \uut|register_file|Mux62~8_combout\,
	combout => \uut|register_file|Mux62~9_combout\);

-- Location: LCCOMB_X67_Y36_N4
\uut|alu1|ShiftRight0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~31_combout\ = (\uut|register_file|Mux0~9_combout\ & ((\uut|instr_decode|operand_sel~0_combout\ & (\uut|instr_decode|immediate[1]~24_combout\)) # (!\uut|instr_decode|operand_sel~0_combout\ & ((\uut|register_file|Mux62~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux0~9_combout\,
	datab => \uut|instr_decode|immediate[1]~24_combout\,
	datac => \uut|instr_decode|operand_sel~0_combout\,
	datad => \uut|register_file|Mux62~9_combout\,
	combout => \uut|alu1|ShiftRight0~31_combout\);

-- Location: LCCOMB_X67_Y36_N26
\uut|alu1|ShiftRight0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~32_combout\ = (\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftRight0~20_combout\) # ((\uut|alu1|ShiftRight0~31_combout\)))) # (!\uut|alu_in2[2]~60_combout\ & (((\uut|alu1|ShiftRight0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftRight0~20_combout\,
	datab => \uut|alu1|ShiftRight0~31_combout\,
	datac => \uut|alu_in2[2]~60_combout\,
	datad => \uut|alu1|ShiftRight0~14_combout\,
	combout => \uut|alu1|ShiftRight0~32_combout\);

-- Location: LCCOMB_X67_Y36_N0
\uut|alu1|ShiftRight0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~33_combout\ = (\uut|alu_in2[3]~61_combout\ & (\uut|register_file|Mux0~9_combout\)) # (!\uut|alu_in2[3]~61_combout\ & ((\uut|alu1|ShiftRight0~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux0~9_combout\,
	datac => \uut|alu1|ShiftRight0~32_combout\,
	datad => \uut|alu_in2[3]~61_combout\,
	combout => \uut|alu1|ShiftRight0~33_combout\);

-- Location: LCCOMB_X67_Y36_N6
\uut|alu1|result[26]~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[26]~286_combout\ = (\uut|alu1|result[16]~204_combout\ & ((\uut|alu1|result[26]~285_combout\ & (\uut|register_file|Mux0~9_combout\)) # (!\uut|alu1|result[26]~285_combout\ & ((\uut|alu1|ShiftRight0~33_combout\))))) # 
-- (!\uut|alu1|result[16]~204_combout\ & (((\uut|alu1|result[26]~285_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux0~9_combout\,
	datab => \uut|alu1|result[16]~204_combout\,
	datac => \uut|alu1|result[26]~285_combout\,
	datad => \uut|alu1|ShiftRight0~33_combout\,
	combout => \uut|alu1|result[26]~286_combout\);

-- Location: LCCOMB_X67_Y36_N20
\uut|alu1|result[26]~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[26]~287_combout\ = (\uut|Pipe_alu_out[25]~21_combout\ & (\IRAM|auto_generated|q_a\(25))) # (!\uut|Pipe_alu_out[25]~21_combout\ & ((\IRAM|auto_generated|q_a\(25) & ((\uut|alu1|result[26]~286_combout\))) # (!\IRAM|auto_generated|q_a\(25) & 
-- (\uut|alu1|Add1~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[25]~21_combout\,
	datab => \IRAM|auto_generated|q_a\(25),
	datac => \uut|alu1|Add1~52_combout\,
	datad => \uut|alu1|result[26]~286_combout\,
	combout => \uut|alu1|result[26]~287_combout\);

-- Location: LCCOMB_X67_Y36_N14
\uut|alu1|result[26]~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[26]~288_combout\ = (\uut|Pipe_alu_out[25]~21_combout\ & ((\uut|alu1|result[26]~287_combout\ & ((\uut|alu1|result~341_combout\))) # (!\uut|alu1|result[26]~287_combout\ & (\uut|alu1|result[26]~284_combout\)))) # 
-- (!\uut|Pipe_alu_out[25]~21_combout\ & (((\uut|alu1|result[26]~287_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[26]~284_combout\,
	datab => \uut|alu1|result~341_combout\,
	datac => \uut|Pipe_alu_out[25]~21_combout\,
	datad => \uut|alu1|result[26]~287_combout\,
	combout => \uut|alu1|result[26]~288_combout\);

-- Location: LCCOMB_X69_Y34_N0
\uut|alu1|result[24]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[24]~264_combout\ = (\uut|Pipe_alu_out[21]~17_combout\ & (!\uut|Pipe_alu_out[21]~18_combout\ & ((!\uut|alu1|result[27]~262_combout\) # (!\uut|alu1|result[27]~263_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[21]~17_combout\,
	datab => \uut|alu1|result[27]~263_combout\,
	datac => \uut|Pipe_alu_out[21]~18_combout\,
	datad => \uut|alu1|result[27]~262_combout\,
	combout => \uut|alu1|result[24]~264_combout\);

-- Location: LCCOMB_X67_Y36_N2
\uut|alu1|result[26]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[26]~282_combout\ = (\uut|alu1|result[24]~264_combout\ & ((\uut|register_file|Mux5~9_combout\) # (\uut|alu_in2[26]~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux5~9_combout\,
	datac => \uut|alu1|result[24]~264_combout\,
	datad => \uut|alu_in2[26]~67_combout\,
	combout => \uut|alu1|result[26]~282_combout\);

-- Location: LCCOMB_X67_Y36_N18
\uut|alu1|result[26]~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[26]~289_combout\ = (\uut|alu1|result[26]~340_combout\) # ((\uut|alu1|result[26]~282_combout\) # ((\uut|alu1|result[24]~272_combout\ & \uut|alu1|result[26]~288_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[24]~272_combout\,
	datab => \uut|alu1|result[26]~340_combout\,
	datac => \uut|alu1|result[26]~288_combout\,
	datad => \uut|alu1|result[26]~282_combout\,
	combout => \uut|alu1|result[26]~289_combout\);

-- Location: FF_X67_Y36_N19
\uut|Pipe_alu_out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|alu1|result[26]~289_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_alu_out\(26));

-- Location: LCCOMB_X62_Y31_N16
\uut|register_file|Mux61~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux61~9_combout\ = (\uut|register_file|Mux61~4_combout\) # ((!\uut|instr_decode|rs2[3]~15_combout\ & \uut|register_file|Mux61~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[3]~15_combout\,
	datac => \uut|register_file|Mux61~4_combout\,
	datad => \uut|register_file|Mux61~8_combout\,
	combout => \uut|register_file|Mux61~9_combout\);

-- Location: LCCOMB_X66_Y31_N28
\uut|register_file|Mux60~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux60~9_combout\ = (\uut|register_file|Mux60~4_combout\) # ((!\uut|instr_decode|rs2[3]~15_combout\ & \uut|register_file|Mux60~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[3]~15_combout\,
	datac => \uut|register_file|Mux60~8_combout\,
	datad => \uut|register_file|Mux60~4_combout\,
	combout => \uut|register_file|Mux60~9_combout\);

-- Location: LCCOMB_X65_Y34_N0
\uut|register_file|Mux58~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux58~9_combout\ = (\uut|register_file|Mux58~4_combout\) # ((!\uut|instr_decode|rs2[3]~15_combout\ & \uut|register_file|Mux58~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[3]~15_combout\,
	datac => \uut|register_file|Mux58~8_combout\,
	datad => \uut|register_file|Mux58~4_combout\,
	combout => \uut|register_file|Mux58~9_combout\);

-- Location: LCCOMB_X61_Y32_N30
\uut|register_file|Mux57~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux57~9_combout\ = (\uut|register_file|Mux57~4_combout\) # ((!\uut|instr_decode|rs2[3]~15_combout\ & \uut|register_file|Mux57~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[3]~15_combout\,
	datac => \uut|register_file|Mux57~8_combout\,
	datad => \uut|register_file|Mux57~4_combout\,
	combout => \uut|register_file|Mux57~9_combout\);

-- Location: DSPMULT_X71_Y32_N0
\uut|mult|Mult0|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \uut|mult|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \uut|mult|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \uut|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X71_Y32_N2
\uut|mult|Mult0|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \uut|mult|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \uut|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: FF_X69_Y28_N15
\uut|register_file|reg_out[12][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[29]~64_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[12][29]~q\);

-- Location: FF_X68_Y27_N27
\uut|register_file|reg_out[13][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[29]~64_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[13][29]~q\);

-- Location: LCCOMB_X68_Y27_N26
\uut|register_file|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux2~0_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|register_file|reg_out[13][29]~q\) # (\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|instr_decode|rs1[0]~3_combout\ & (\uut|register_file|reg_out[12][29]~q\ & 
-- ((!\uut|instr_decode|rs1[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[0]~3_combout\,
	datab => \uut|register_file|reg_out[12][29]~q\,
	datac => \uut|register_file|reg_out[13][29]~q\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux2~0_combout\);

-- Location: LCCOMB_X70_Y28_N10
\uut|register_file|reg_out[15][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[15][29]~feeder_combout\ = \uut|rf_in1[29]~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[29]~64_combout\,
	combout => \uut|register_file|reg_out[15][29]~feeder_combout\);

-- Location: FF_X70_Y28_N11
\uut|register_file|reg_out[15][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[15][29]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[15][29]~q\);

-- Location: LCCOMB_X68_Y27_N6
\uut|register_file|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux2~1_combout\ = (\uut|register_file|Mux2~0_combout\ & ((\uut|register_file|reg_out[15][29]~q\) # ((!\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|register_file|Mux2~0_combout\ & (((\uut|register_file|reg_out[14][29]~q\ & 
-- \uut|instr_decode|rs1[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux2~0_combout\,
	datab => \uut|register_file|reg_out[15][29]~q\,
	datac => \uut|register_file|reg_out[14][29]~q\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux2~1_combout\);

-- Location: LCCOMB_X69_Y26_N10
\uut|register_file|reg_out[8][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[8][29]~feeder_combout\ = \uut|rf_in1[29]~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[29]~64_combout\,
	combout => \uut|register_file|reg_out[8][29]~feeder_combout\);

-- Location: FF_X69_Y26_N11
\uut|register_file|reg_out[8][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[8][29]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[8][29]~q\);

-- Location: FF_X67_Y28_N7
\uut|register_file|reg_out[10][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[29]~64_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[10][29]~q\);

-- Location: LCCOMB_X67_Y28_N6
\uut|register_file|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux2~2_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|reg_out[10][29]~q\))) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & (\uut|register_file|reg_out[8][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[8][29]~q\,
	datab => \uut|instr_decode|rs1[0]~3_combout\,
	datac => \uut|register_file|reg_out[10][29]~q\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux2~2_combout\);

-- Location: FF_X67_Y28_N1
\uut|register_file|reg_out[9][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[29]~64_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[9][29]~q\);

-- Location: LCCOMB_X70_Y28_N16
\uut|register_file|reg_out[11][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[11][29]~feeder_combout\ = \uut|rf_in1[29]~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[29]~64_combout\,
	combout => \uut|register_file|reg_out[11][29]~feeder_combout\);

-- Location: FF_X70_Y28_N17
\uut|register_file|reg_out[11][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[11][29]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[11][29]~q\);

-- Location: LCCOMB_X67_Y28_N0
\uut|register_file|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux2~3_combout\ = (\uut|register_file|Mux2~2_combout\ & (((\uut|register_file|reg_out[11][29]~q\)) # (!\uut|instr_decode|rs1[0]~3_combout\))) # (!\uut|register_file|Mux2~2_combout\ & (\uut|instr_decode|rs1[0]~3_combout\ & 
-- (\uut|register_file|reg_out[9][29]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux2~2_combout\,
	datab => \uut|instr_decode|rs1[0]~3_combout\,
	datac => \uut|register_file|reg_out[9][29]~q\,
	datad => \uut|register_file|reg_out[11][29]~q\,
	combout => \uut|register_file|Mux2~3_combout\);

-- Location: LCCOMB_X67_Y28_N8
\uut|register_file|Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux2~4_combout\ = (\uut|instr_decode|rs1[3]~1_combout\ & ((\uut|instr_decode|rs1[2]~4_combout\ & (\uut|register_file|Mux2~1_combout\)) # (!\uut|instr_decode|rs1[2]~4_combout\ & ((\uut|register_file|Mux2~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[2]~4_combout\,
	datab => \uut|instr_decode|rs1[3]~1_combout\,
	datac => \uut|register_file|Mux2~1_combout\,
	datad => \uut|register_file|Mux2~3_combout\,
	combout => \uut|register_file|Mux2~4_combout\);

-- Location: FF_X66_Y27_N27
\uut|register_file|reg_out[2][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[29]~64_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[2][29]~q\);

-- Location: LCCOMB_X69_Y26_N0
\uut|register_file|reg_out[3][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[3][29]~feeder_combout\ = \uut|rf_in1[29]~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[29]~64_combout\,
	combout => \uut|register_file|reg_out[3][29]~feeder_combout\);

-- Location: FF_X69_Y26_N1
\uut|register_file|reg_out[3][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[3][29]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[3][29]~q\);

-- Location: FF_X66_Y27_N21
\uut|register_file|reg_out[1][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[29]~64_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[1][29]~q\);

-- Location: FF_X68_Y27_N13
\uut|register_file|reg_out[5][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[29]~64_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[5][29]~q\);

-- Location: LCCOMB_X69_Y27_N18
\uut|register_file|reg_out[4][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[4][29]~feeder_combout\ = \uut|rf_in1[29]~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[29]~64_combout\,
	combout => \uut|register_file|reg_out[4][29]~feeder_combout\);

-- Location: FF_X69_Y27_N19
\uut|register_file|reg_out[4][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[4][29]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[4][29]~q\);

-- Location: FF_X65_Y30_N3
\uut|register_file|reg_out[6][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[29]~64_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[6][29]~q\);

-- Location: LCCOMB_X65_Y30_N2
\uut|register_file|Mux2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux2~5_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|register_file|reg_out[6][29]~q\) # (\uut|instr_decode|rs1[0]~3_combout\)))) # (!\uut|instr_decode|rs1[1]~2_combout\ & (\uut|register_file|reg_out[4][29]~q\ & 
-- ((!\uut|instr_decode|rs1[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[4][29]~q\,
	datab => \uut|instr_decode|rs1[1]~2_combout\,
	datac => \uut|register_file|reg_out[6][29]~q\,
	datad => \uut|instr_decode|rs1[0]~3_combout\,
	combout => \uut|register_file|Mux2~5_combout\);

-- Location: LCCOMB_X70_Y29_N0
\uut|register_file|reg_out[7][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[7][29]~feeder_combout\ = \uut|rf_in1[29]~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[29]~64_combout\,
	combout => \uut|register_file|reg_out[7][29]~feeder_combout\);

-- Location: FF_X70_Y29_N1
\uut|register_file|reg_out[7][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[7][29]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[7][29]~q\);

-- Location: LCCOMB_X65_Y30_N4
\uut|register_file|Mux2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux2~6_combout\ = (\uut|register_file|Mux2~5_combout\ & (((\uut|register_file|reg_out[7][29]~q\) # (!\uut|instr_decode|rs1[0]~3_combout\)))) # (!\uut|register_file|Mux2~5_combout\ & (\uut|register_file|reg_out[5][29]~q\ & 
-- ((\uut|instr_decode|rs1[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[5][29]~q\,
	datab => \uut|register_file|Mux2~5_combout\,
	datac => \uut|register_file|reg_out[7][29]~q\,
	datad => \uut|instr_decode|rs1[0]~3_combout\,
	combout => \uut|register_file|Mux2~6_combout\);

-- Location: LCCOMB_X65_Y30_N10
\uut|register_file|Mux2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux2~7_combout\ = (\uut|register_file|Mux29~5_combout\ & (((\uut|register_file|Mux2~6_combout\) # (!\uut|register_file|Mux29~4_combout\)))) # (!\uut|register_file|Mux29~5_combout\ & (\uut|register_file|reg_out[1][29]~q\ & 
-- ((\uut|register_file|Mux29~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux29~5_combout\,
	datab => \uut|register_file|reg_out[1][29]~q\,
	datac => \uut|register_file|Mux2~6_combout\,
	datad => \uut|register_file|Mux29~4_combout\,
	combout => \uut|register_file|Mux2~7_combout\);

-- Location: LCCOMB_X69_Y26_N14
\uut|register_file|Mux2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux2~8_combout\ = (\uut|register_file|Mux29~16_combout\ & ((\uut|register_file|Mux2~7_combout\ & ((\uut|register_file|reg_out[3][29]~q\))) # (!\uut|register_file|Mux2~7_combout\ & (\uut|register_file|reg_out[2][29]~q\)))) # 
-- (!\uut|register_file|Mux29~16_combout\ & (((\uut|register_file|Mux2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[2][29]~q\,
	datab => \uut|register_file|reg_out[3][29]~q\,
	datac => \uut|register_file|Mux29~16_combout\,
	datad => \uut|register_file|Mux2~7_combout\,
	combout => \uut|register_file|Mux2~8_combout\);

-- Location: LCCOMB_X67_Y28_N2
\uut|register_file|Mux2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux2~9_combout\ = (\uut|register_file|Mux2~4_combout\) # ((!\uut|instr_decode|rs1[3]~1_combout\ & \uut|register_file|Mux2~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|instr_decode|rs1[3]~1_combout\,
	datac => \uut|register_file|Mux2~4_combout\,
	datad => \uut|register_file|Mux2~8_combout\,
	combout => \uut|register_file|Mux2~9_combout\);

-- Location: DSPMULT_X71_Y31_N0
\uut|mult|Mult0|auto_generated|mac_mult5\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => VCC,
	dataa => \uut|mult|Mult0|auto_generated|mac_mult5_DATAA_bus\,
	datab => \uut|mult|Mult0|auto_generated|mac_mult5_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \uut|mult|Mult0|auto_generated|mac_mult5_DATAOUT_bus\);

-- Location: DSPOUT_X71_Y31_N2
\uut|mult|Mult0|auto_generated|mac_out6\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \uut|mult|Mult0|auto_generated|mac_out6_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \uut|mult|Mult0|auto_generated|mac_out6_DATAOUT_bus\);

-- Location: FF_X67_Y31_N19
\uut|register_file|reg_out[9][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[27]~60_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[9][27]~q\);

-- Location: FF_X67_Y28_N23
\uut|register_file|reg_out[10][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[27]~60_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[10][27]~q\);

-- Location: FF_X63_Y26_N1
\uut|register_file|reg_out[8][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[27]~60_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[8][27]~q\);

-- Location: LCCOMB_X67_Y31_N16
\uut|register_file|Mux36~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux36~2_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|instr_decode|rs2[1]~16_combout\ & (\uut|register_file|reg_out[10][27]~q\)) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|reg_out[8][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[10][27]~q\,
	datab => \uut|register_file|reg_out[8][27]~q\,
	datac => \uut|instr_decode|rs2[0]~17_combout\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux36~2_combout\);

-- Location: LCCOMB_X67_Y31_N18
\uut|register_file|Mux36~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux36~3_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|Mux36~2_combout\ & (\uut|register_file|reg_out[11][27]~q\)) # (!\uut|register_file|Mux36~2_combout\ & ((\uut|register_file|reg_out[9][27]~q\))))) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|Mux36~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[0]~17_combout\,
	datab => \uut|register_file|reg_out[11][27]~q\,
	datac => \uut|register_file|reg_out[9][27]~q\,
	datad => \uut|register_file|Mux36~2_combout\,
	combout => \uut|register_file|Mux36~3_combout\);

-- Location: FF_X67_Y27_N29
\uut|register_file|reg_out[15][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[27]~60_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[15][27]~q\);

-- Location: FF_X69_Y27_N17
\uut|register_file|reg_out[14][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[27]~60_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[14][27]~q\);

-- Location: LCCOMB_X69_Y28_N6
\uut|register_file|reg_out[12][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[12][27]~feeder_combout\ = \uut|rf_in1[27]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[27]~60_combout\,
	combout => \uut|register_file|reg_out[12][27]~feeder_combout\);

-- Location: FF_X69_Y28_N7
\uut|register_file|reg_out[12][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[12][27]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[12][27]~q\);

-- Location: FF_X68_Y27_N15
\uut|register_file|reg_out[13][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[27]~60_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[13][27]~q\);

-- Location: LCCOMB_X68_Y27_N14
\uut|register_file|Mux36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux36~0_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|reg_out[13][27]~q\) # (\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|instr_decode|rs2[0]~17_combout\ & (\uut|register_file|reg_out[12][27]~q\ & 
-- ((!\uut|instr_decode|rs2[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[0]~17_combout\,
	datab => \uut|register_file|reg_out[12][27]~q\,
	datac => \uut|register_file|reg_out[13][27]~q\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux36~0_combout\);

-- Location: LCCOMB_X69_Y27_N16
\uut|register_file|Mux36~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux36~1_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|Mux36~0_combout\ & (\uut|register_file|reg_out[15][27]~q\)) # (!\uut|register_file|Mux36~0_combout\ & ((\uut|register_file|reg_out[14][27]~q\))))) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|register_file|Mux36~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[1]~16_combout\,
	datab => \uut|register_file|reg_out[15][27]~q\,
	datac => \uut|register_file|reg_out[14][27]~q\,
	datad => \uut|register_file|Mux36~0_combout\,
	combout => \uut|register_file|Mux36~1_combout\);

-- Location: LCCOMB_X67_Y31_N2
\uut|register_file|Mux36~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux36~4_combout\ = (\uut|instr_decode|rs2[3]~15_combout\ & ((\uut|instr_decode|rs2[2]~18_combout\ & ((\uut|register_file|Mux36~1_combout\))) # (!\uut|instr_decode|rs2[2]~18_combout\ & (\uut|register_file|Mux36~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[3]~15_combout\,
	datab => \uut|register_file|Mux36~3_combout\,
	datac => \uut|instr_decode|rs2[2]~18_combout\,
	datad => \uut|register_file|Mux36~1_combout\,
	combout => \uut|register_file|Mux36~4_combout\);

-- Location: LCCOMB_X63_Y26_N26
\uut|register_file|reg_out[2][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[2][27]~feeder_combout\ = \uut|rf_in1[27]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[27]~60_combout\,
	combout => \uut|register_file|reg_out[2][27]~feeder_combout\);

-- Location: FF_X63_Y26_N27
\uut|register_file|reg_out[2][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[2][27]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[2][27]~q\);

-- Location: FF_X68_Y28_N3
\uut|register_file|reg_out[3][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[27]~60_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[3][27]~q\);

-- Location: FF_X69_Y28_N21
\uut|register_file|reg_out[1][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[27]~60_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[1][27]~q\);

-- Location: FF_X60_Y28_N31
\uut|register_file|reg_out[7][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|rf_in1[27]~60_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[7][27]~q\);

-- Location: FF_X68_Y27_N1
\uut|register_file|reg_out[5][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[27]~60_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[5][27]~q\);

-- Location: LCCOMB_X69_Y27_N6
\uut|register_file|reg_out[4][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[4][27]~feeder_combout\ = \uut|rf_in1[27]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[27]~60_combout\,
	combout => \uut|register_file|reg_out[4][27]~feeder_combout\);

-- Location: FF_X69_Y27_N7
\uut|register_file|reg_out[4][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[4][27]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[4][27]~q\);

-- Location: FF_X66_Y25_N11
\uut|register_file|reg_out[6][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[27]~60_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[6][27]~q\);

-- Location: LCCOMB_X66_Y25_N10
\uut|register_file|Mux36~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux36~5_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|register_file|reg_out[6][27]~q\) # (\uut|instr_decode|rs2[0]~17_combout\)))) # (!\uut|instr_decode|rs2[1]~16_combout\ & (\uut|register_file|reg_out[4][27]~q\ & 
-- ((!\uut|instr_decode|rs2[0]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[1]~16_combout\,
	datab => \uut|register_file|reg_out[4][27]~q\,
	datac => \uut|register_file|reg_out[6][27]~q\,
	datad => \uut|instr_decode|rs2[0]~17_combout\,
	combout => \uut|register_file|Mux36~5_combout\);

-- Location: LCCOMB_X68_Y28_N24
\uut|register_file|Mux36~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux36~6_combout\ = (\uut|register_file|Mux36~5_combout\ & ((\uut|register_file|reg_out[7][27]~q\) # ((!\uut|instr_decode|rs2[0]~17_combout\)))) # (!\uut|register_file|Mux36~5_combout\ & (((\uut|register_file|reg_out[5][27]~q\ & 
-- \uut|instr_decode|rs2[0]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[7][27]~q\,
	datab => \uut|register_file|reg_out[5][27]~q\,
	datac => \uut|register_file|Mux36~5_combout\,
	datad => \uut|instr_decode|rs2[0]~17_combout\,
	combout => \uut|register_file|Mux36~6_combout\);

-- Location: LCCOMB_X68_Y28_N10
\uut|register_file|Mux36~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux36~7_combout\ = (\uut|register_file|Mux42~2_combout\ & (((\uut|register_file|Mux36~6_combout\) # (!\uut|register_file|Mux42~1_combout\)))) # (!\uut|register_file|Mux42~2_combout\ & (\uut|register_file|reg_out[1][27]~q\ & 
-- (\uut|register_file|Mux42~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[1][27]~q\,
	datab => \uut|register_file|Mux42~2_combout\,
	datac => \uut|register_file|Mux42~1_combout\,
	datad => \uut|register_file|Mux36~6_combout\,
	combout => \uut|register_file|Mux36~7_combout\);

-- Location: LCCOMB_X68_Y28_N2
\uut|register_file|Mux36~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux36~8_combout\ = (\uut|register_file|Mux42~0_combout\ & ((\uut|register_file|Mux36~7_combout\ & ((\uut|register_file|reg_out[3][27]~q\))) # (!\uut|register_file|Mux36~7_combout\ & (\uut|register_file|reg_out[2][27]~q\)))) # 
-- (!\uut|register_file|Mux42~0_combout\ & (((\uut|register_file|Mux36~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[2][27]~q\,
	datab => \uut|register_file|Mux42~0_combout\,
	datac => \uut|register_file|reg_out[3][27]~q\,
	datad => \uut|register_file|Mux36~7_combout\,
	combout => \uut|register_file|Mux36~8_combout\);

-- Location: LCCOMB_X67_Y31_N28
\uut|register_file|Mux36~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux36~9_combout\ = (\uut|register_file|Mux36~4_combout\) # ((!\uut|instr_decode|rs2[3]~15_combout\ & \uut|register_file|Mux36~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[3]~15_combout\,
	datab => \uut|register_file|Mux36~4_combout\,
	datad => \uut|register_file|Mux36~8_combout\,
	combout => \uut|register_file|Mux36~9_combout\);

-- Location: LCCOMB_X70_Y28_N22
\uut|register_file|reg_out[15][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[15][30]~feeder_combout\ = \uut|rf_in1[30]~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[30]~66_combout\,
	combout => \uut|register_file|reg_out[15][30]~feeder_combout\);

-- Location: FF_X70_Y28_N23
\uut|register_file|reg_out[15][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[15][30]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[15][30]~q\);

-- Location: FF_X69_Y27_N27
\uut|register_file|reg_out[14][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[30]~66_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[14][30]~q\);

-- Location: FF_X68_Y27_N3
\uut|register_file|reg_out[13][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[30]~66_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[13][30]~q\);

-- Location: FF_X69_Y28_N19
\uut|register_file|reg_out[12][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[30]~66_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[12][30]~q\);

-- Location: LCCOMB_X69_Y28_N18
\uut|register_file|Mux33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux33~0_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|reg_out[13][30]~q\) # ((\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|reg_out[12][30]~q\ & 
-- !\uut|instr_decode|rs2[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[13][30]~q\,
	datab => \uut|instr_decode|rs2[0]~17_combout\,
	datac => \uut|register_file|reg_out[12][30]~q\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux33~0_combout\);

-- Location: LCCOMB_X69_Y28_N8
\uut|register_file|Mux33~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux33~1_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|Mux33~0_combout\ & (\uut|register_file|reg_out[15][30]~q\)) # (!\uut|register_file|Mux33~0_combout\ & ((\uut|register_file|reg_out[14][30]~q\))))) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|register_file|Mux33~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[15][30]~q\,
	datab => \uut|instr_decode|rs2[1]~16_combout\,
	datac => \uut|register_file|reg_out[14][30]~q\,
	datad => \uut|register_file|Mux33~0_combout\,
	combout => \uut|register_file|Mux33~1_combout\);

-- Location: LCCOMB_X69_Y32_N12
\uut|register_file|reg_out[11][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[11][30]~feeder_combout\ = \uut|rf_in1[30]~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[30]~66_combout\,
	combout => \uut|register_file|reg_out[11][30]~feeder_combout\);

-- Location: FF_X69_Y32_N13
\uut|register_file|reg_out[11][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[11][30]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[11][30]~q\);

-- Location: LCCOMB_X69_Y32_N20
\uut|register_file|reg_out[9][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[9][30]~feeder_combout\ = \uut|rf_in1[30]~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[30]~66_combout\,
	combout => \uut|register_file|reg_out[9][30]~feeder_combout\);

-- Location: FF_X69_Y32_N21
\uut|register_file|reg_out[9][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[9][30]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[9][30]~q\);

-- Location: FF_X66_Y32_N25
\uut|register_file|reg_out[10][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[30]~66_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[10][30]~q\);

-- Location: LCCOMB_X66_Y32_N2
\uut|register_file|reg_out[8][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[8][30]~feeder_combout\ = \uut|rf_in1[30]~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[30]~66_combout\,
	combout => \uut|register_file|reg_out[8][30]~feeder_combout\);

-- Location: FF_X66_Y32_N3
\uut|register_file|reg_out[8][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[8][30]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[8][30]~q\);

-- Location: LCCOMB_X69_Y32_N10
\uut|register_file|Mux33~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux33~2_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|instr_decode|rs2[1]~16_combout\ & (\uut|register_file|reg_out[10][30]~q\)) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|reg_out[8][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[10][30]~q\,
	datab => \uut|register_file|reg_out[8][30]~q\,
	datac => \uut|instr_decode|rs2[0]~17_combout\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux33~2_combout\);

-- Location: LCCOMB_X69_Y32_N14
\uut|register_file|Mux33~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux33~3_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|Mux33~2_combout\ & (\uut|register_file|reg_out[11][30]~q\)) # (!\uut|register_file|Mux33~2_combout\ & ((\uut|register_file|reg_out[9][30]~q\))))) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|Mux33~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[11][30]~q\,
	datab => \uut|register_file|reg_out[9][30]~q\,
	datac => \uut|instr_decode|rs2[0]~17_combout\,
	datad => \uut|register_file|Mux33~2_combout\,
	combout => \uut|register_file|Mux33~3_combout\);

-- Location: LCCOMB_X70_Y30_N26
\uut|register_file|Mux33~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux33~4_combout\ = (\uut|instr_decode|rs2[3]~15_combout\ & ((\uut|instr_decode|rs2[2]~18_combout\ & (\uut|register_file|Mux33~1_combout\)) # (!\uut|instr_decode|rs2[2]~18_combout\ & ((\uut|register_file|Mux33~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux33~1_combout\,
	datab => \uut|instr_decode|rs2[3]~15_combout\,
	datac => \uut|instr_decode|rs2[2]~18_combout\,
	datad => \uut|register_file|Mux33~3_combout\,
	combout => \uut|register_file|Mux33~4_combout\);

-- Location: FF_X70_Y27_N17
\uut|register_file|reg_out[3][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[30]~66_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[3][30]~q\);

-- Location: LCCOMB_X69_Y27_N8
\uut|register_file|reg_out[4][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[4][30]~feeder_combout\ = \uut|rf_in1[30]~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[30]~66_combout\,
	combout => \uut|register_file|reg_out[4][30]~feeder_combout\);

-- Location: FF_X69_Y27_N9
\uut|register_file|reg_out[4][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[4][30]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[4][30]~q\);

-- Location: LCCOMB_X68_Y27_N4
\uut|register_file|reg_out[5][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[5][30]~feeder_combout\ = \uut|rf_in1[30]~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[30]~66_combout\,
	combout => \uut|register_file|reg_out[5][30]~feeder_combout\);

-- Location: FF_X68_Y27_N5
\uut|register_file|reg_out[5][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[5][30]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[5][30]~q\);

-- Location: LCCOMB_X70_Y27_N12
\uut|register_file|Mux33~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux33~5_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|reg_out[5][30]~q\) # (\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|instr_decode|rs2[0]~17_combout\ & (\uut|register_file|reg_out[4][30]~q\ & 
-- ((!\uut|instr_decode|rs2[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[4][30]~q\,
	datab => \uut|register_file|reg_out[5][30]~q\,
	datac => \uut|instr_decode|rs2[0]~17_combout\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux33~5_combout\);

-- Location: LCCOMB_X69_Y30_N30
\uut|register_file|reg_out[7][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[7][30]~feeder_combout\ = \uut|rf_in1[30]~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[30]~66_combout\,
	combout => \uut|register_file|reg_out[7][30]~feeder_combout\);

-- Location: FF_X69_Y30_N31
\uut|register_file|reg_out[7][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[7][30]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[7][30]~q\);

-- Location: FF_X70_Y27_N31
\uut|register_file|reg_out[6][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[30]~66_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[6][30]~q\);

-- Location: LCCOMB_X70_Y27_N30
\uut|register_file|Mux33~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux33~6_combout\ = (\uut|register_file|Mux33~5_combout\ & ((\uut|register_file|reg_out[7][30]~q\) # ((!\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|register_file|Mux33~5_combout\ & (((\uut|register_file|reg_out[6][30]~q\ & 
-- \uut|instr_decode|rs2[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux33~5_combout\,
	datab => \uut|register_file|reg_out[7][30]~q\,
	datac => \uut|register_file|reg_out[6][30]~q\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux33~6_combout\);

-- Location: FF_X66_Y27_N13
\uut|register_file|reg_out[1][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[30]~66_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[1][30]~q\);

-- Location: LCCOMB_X66_Y27_N12
\uut|register_file|Mux33~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux33~7_combout\ = (\uut|register_file|Mux42~1_combout\ & ((\uut|register_file|Mux42~2_combout\ & (\uut|register_file|Mux33~6_combout\)) # (!\uut|register_file|Mux42~2_combout\ & ((\uut|register_file|reg_out[1][30]~q\))))) # 
-- (!\uut|register_file|Mux42~1_combout\ & (((\uut|register_file|Mux42~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux42~1_combout\,
	datab => \uut|register_file|Mux33~6_combout\,
	datac => \uut|register_file|reg_out[1][30]~q\,
	datad => \uut|register_file|Mux42~2_combout\,
	combout => \uut|register_file|Mux33~7_combout\);

-- Location: LCCOMB_X66_Y27_N2
\uut|register_file|Mux33~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux33~8_combout\ = (\uut|register_file|Mux42~0_combout\ & ((\uut|register_file|Mux33~7_combout\ & (\uut|register_file|reg_out[3][30]~q\)) # (!\uut|register_file|Mux33~7_combout\ & ((\uut|register_file|reg_out[2][30]~q\))))) # 
-- (!\uut|register_file|Mux42~0_combout\ & (((\uut|register_file|Mux33~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[3][30]~q\,
	datab => \uut|register_file|Mux42~0_combout\,
	datac => \uut|register_file|reg_out[2][30]~q\,
	datad => \uut|register_file|Mux33~7_combout\,
	combout => \uut|register_file|Mux33~8_combout\);

-- Location: LCCOMB_X70_Y30_N16
\uut|register_file|Mux33~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux33~9_combout\ = (\uut|register_file|Mux33~4_combout\) # ((!\uut|instr_decode|rs2[3]~15_combout\ & \uut|register_file|Mux33~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|instr_decode|rs2[3]~15_combout\,
	datac => \uut|register_file|Mux33~4_combout\,
	datad => \uut|register_file|Mux33~8_combout\,
	combout => \uut|register_file|Mux33~9_combout\);

-- Location: FF_X62_Y28_N5
\uut|register_file|reg_out[2][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[31]~68_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[2][31]~q\);

-- Location: FF_X70_Y27_N3
\uut|register_file|reg_out[3][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[31]~68_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[3][31]~q\);

-- Location: FF_X69_Y28_N29
\uut|register_file|reg_out[1][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[31]~68_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[1][31]~q\);

-- Location: LCCOMB_X68_Y31_N6
\uut|register_file|reg_out[7][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[7][31]~feeder_combout\ = \uut|rf_in1[31]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[31]~68_combout\,
	combout => \uut|register_file|reg_out[7][31]~feeder_combout\);

-- Location: FF_X68_Y31_N7
\uut|register_file|reg_out[7][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[7][31]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[7][31]~q\);

-- Location: FF_X69_Y27_N1
\uut|register_file|reg_out[4][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[31]~68_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[4][31]~q\);

-- Location: LCCOMB_X70_Y27_N4
\uut|register_file|reg_out[6][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[6][31]~feeder_combout\ = \uut|rf_in1[31]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[31]~68_combout\,
	combout => \uut|register_file|reg_out[6][31]~feeder_combout\);

-- Location: FF_X70_Y27_N5
\uut|register_file|reg_out[6][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[6][31]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[6][31]~q\);

-- Location: LCCOMB_X70_Y27_N18
\uut|register_file|Mux32~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux32~5_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|reg_out[6][31]~q\))) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & (\uut|register_file|reg_out[4][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[4][31]~q\,
	datab => \uut|register_file|reg_out[6][31]~q\,
	datac => \uut|instr_decode|rs2[0]~17_combout\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux32~5_combout\);

-- Location: LCCOMB_X70_Y27_N8
\uut|register_file|Mux32~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux32~6_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|Mux32~5_combout\ & (\uut|register_file|reg_out[7][31]~q\)) # (!\uut|register_file|Mux32~5_combout\ & ((\uut|register_file|reg_out[5][31]~q\))))) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|Mux32~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[7][31]~q\,
	datab => \uut|instr_decode|rs2[0]~17_combout\,
	datac => \uut|register_file|reg_out[5][31]~q\,
	datad => \uut|register_file|Mux32~5_combout\,
	combout => \uut|register_file|Mux32~6_combout\);

-- Location: LCCOMB_X70_Y27_N10
\uut|register_file|Mux32~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux32~7_combout\ = (\uut|register_file|Mux42~1_combout\ & ((\uut|register_file|Mux42~2_combout\ & ((\uut|register_file|Mux32~6_combout\))) # (!\uut|register_file|Mux42~2_combout\ & (\uut|register_file|reg_out[1][31]~q\)))) # 
-- (!\uut|register_file|Mux42~1_combout\ & (((\uut|register_file|Mux42~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux42~1_combout\,
	datab => \uut|register_file|reg_out[1][31]~q\,
	datac => \uut|register_file|Mux32~6_combout\,
	datad => \uut|register_file|Mux42~2_combout\,
	combout => \uut|register_file|Mux32~7_combout\);

-- Location: LCCOMB_X70_Y27_N2
\uut|register_file|Mux32~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux32~8_combout\ = (\uut|register_file|Mux42~0_combout\ & ((\uut|register_file|Mux32~7_combout\ & ((\uut|register_file|reg_out[3][31]~q\))) # (!\uut|register_file|Mux32~7_combout\ & (\uut|register_file|reg_out[2][31]~q\)))) # 
-- (!\uut|register_file|Mux42~0_combout\ & (((\uut|register_file|Mux32~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[2][31]~q\,
	datab => \uut|register_file|Mux42~0_combout\,
	datac => \uut|register_file|reg_out[3][31]~q\,
	datad => \uut|register_file|Mux32~7_combout\,
	combout => \uut|register_file|Mux32~8_combout\);

-- Location: LCCOMB_X69_Y28_N2
\uut|register_file|reg_out[12][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[12][31]~feeder_combout\ = \uut|rf_in1[31]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[31]~68_combout\,
	combout => \uut|register_file|reg_out[12][31]~feeder_combout\);

-- Location: FF_X69_Y28_N3
\uut|register_file|reg_out[12][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[12][31]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[12][31]~q\);

-- Location: FF_X68_Y27_N31
\uut|register_file|reg_out[13][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[31]~68_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[13][31]~q\);

-- Location: LCCOMB_X68_Y27_N30
\uut|register_file|Mux32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux32~0_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|instr_decode|rs2[0]~17_combout\)))) # (!\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|reg_out[13][31]~q\))) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & (\uut|register_file|reg_out[12][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[12][31]~q\,
	datab => \uut|instr_decode|rs2[1]~16_combout\,
	datac => \uut|register_file|reg_out[13][31]~q\,
	datad => \uut|instr_decode|rs2[0]~17_combout\,
	combout => \uut|register_file|Mux32~0_combout\);

-- Location: FF_X69_Y27_N3
\uut|register_file|reg_out[14][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[31]~68_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[14][31]~q\);

-- Location: LCCOMB_X70_Y28_N24
\uut|register_file|reg_out[15][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[15][31]~feeder_combout\ = \uut|rf_in1[31]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[31]~68_combout\,
	combout => \uut|register_file|reg_out[15][31]~feeder_combout\);

-- Location: FF_X70_Y28_N25
\uut|register_file|reg_out[15][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[15][31]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[15][31]~q\);

-- Location: LCCOMB_X69_Y27_N2
\uut|register_file|Mux32~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux32~1_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|Mux32~0_combout\ & ((\uut|register_file|reg_out[15][31]~q\))) # (!\uut|register_file|Mux32~0_combout\ & (\uut|register_file|reg_out[14][31]~q\)))) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & (\uut|register_file|Mux32~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[1]~16_combout\,
	datab => \uut|register_file|Mux32~0_combout\,
	datac => \uut|register_file|reg_out[14][31]~q\,
	datad => \uut|register_file|reg_out[15][31]~q\,
	combout => \uut|register_file|Mux32~1_combout\);

-- Location: LCCOMB_X70_Y28_N26
\uut|register_file|reg_out[11][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[11][31]~feeder_combout\ = \uut|rf_in1[31]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[31]~68_combout\,
	combout => \uut|register_file|reg_out[11][31]~feeder_combout\);

-- Location: FF_X70_Y28_N27
\uut|register_file|reg_out[11][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[11][31]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[11][31]~q\);

-- Location: LCCOMB_X69_Y32_N16
\uut|register_file|reg_out[9][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[9][31]~feeder_combout\ = \uut|rf_in1[31]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[31]~68_combout\,
	combout => \uut|register_file|reg_out[9][31]~feeder_combout\);

-- Location: FF_X69_Y32_N17
\uut|register_file|reg_out[9][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[9][31]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[9][31]~q\);

-- Location: FF_X66_Y32_N11
\uut|register_file|reg_out[8][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[31]~68_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[8][31]~q\);

-- Location: LCCOMB_X66_Y32_N16
\uut|register_file|reg_out[10][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[10][31]~feeder_combout\ = \uut|rf_in1[31]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[31]~68_combout\,
	combout => \uut|register_file|reg_out[10][31]~feeder_combout\);

-- Location: FF_X66_Y32_N17
\uut|register_file|reg_out[10][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[10][31]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[10][31]~q\);

-- Location: LCCOMB_X69_Y32_N2
\uut|register_file|Mux32~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux32~2_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|instr_decode|rs2[0]~17_combout\) # (\uut|register_file|reg_out[10][31]~q\)))) # (!\uut|instr_decode|rs2[1]~16_combout\ & (\uut|register_file|reg_out[8][31]~q\ & 
-- (!\uut|instr_decode|rs2[0]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[1]~16_combout\,
	datab => \uut|register_file|reg_out[8][31]~q\,
	datac => \uut|instr_decode|rs2[0]~17_combout\,
	datad => \uut|register_file|reg_out[10][31]~q\,
	combout => \uut|register_file|Mux32~2_combout\);

-- Location: LCCOMB_X69_Y32_N0
\uut|register_file|Mux32~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux32~3_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|Mux32~2_combout\ & (\uut|register_file|reg_out[11][31]~q\)) # (!\uut|register_file|Mux32~2_combout\ & ((\uut|register_file|reg_out[9][31]~q\))))) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|Mux32~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[11][31]~q\,
	datab => \uut|register_file|reg_out[9][31]~q\,
	datac => \uut|instr_decode|rs2[0]~17_combout\,
	datad => \uut|register_file|Mux32~2_combout\,
	combout => \uut|register_file|Mux32~3_combout\);

-- Location: LCCOMB_X68_Y31_N12
\uut|register_file|Mux32~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux32~4_combout\ = (\uut|instr_decode|rs2[3]~15_combout\ & ((\uut|instr_decode|rs2[2]~18_combout\ & (\uut|register_file|Mux32~1_combout\)) # (!\uut|instr_decode|rs2[2]~18_combout\ & ((\uut|register_file|Mux32~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux32~1_combout\,
	datab => \uut|instr_decode|rs2[3]~15_combout\,
	datac => \uut|instr_decode|rs2[2]~18_combout\,
	datad => \uut|register_file|Mux32~3_combout\,
	combout => \uut|register_file|Mux32~4_combout\);

-- Location: LCCOMB_X68_Y31_N16
\uut|register_file|Mux32~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux32~9_combout\ = (\uut|register_file|Mux32~4_combout\) # ((!\uut|instr_decode|rs2[3]~15_combout\ & \uut|register_file|Mux32~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|instr_decode|rs2[3]~15_combout\,
	datac => \uut|register_file|Mux32~8_combout\,
	datad => \uut|register_file|Mux32~4_combout\,
	combout => \uut|register_file|Mux32~9_combout\);

-- Location: DSPMULT_X71_Y30_N0
\uut|mult|Mult0|auto_generated|mac_mult3\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => VCC,
	dataa => \uut|mult|Mult0|auto_generated|mac_mult3_DATAA_bus\,
	datab => \uut|mult|Mult0|auto_generated|mac_mult3_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \uut|mult|Mult0|auto_generated|mac_mult3_DATAOUT_bus\);

-- Location: DSPOUT_X71_Y30_N2
\uut|mult|Mult0|auto_generated|mac_out4\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \uut|mult|Mult0|auto_generated|mac_out4_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \uut|mult|Mult0|auto_generated|mac_out4_DATAOUT_bus\);

-- Location: LCCOMB_X72_Y31_N4
\uut|mult|Mult0|auto_generated|op_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|mult|Mult0|auto_generated|op_2~0_combout\ = (\uut|mult|Mult0|auto_generated|mac_out4~dataout\ & (\uut|mult|Mult0|auto_generated|mac_out6~dataout\ $ (VCC))) # (!\uut|mult|Mult0|auto_generated|mac_out4~dataout\ & 
-- (\uut|mult|Mult0|auto_generated|mac_out6~dataout\ & VCC))
-- \uut|mult|Mult0|auto_generated|op_2~1\ = CARRY((\uut|mult|Mult0|auto_generated|mac_out4~dataout\ & \uut|mult|Mult0|auto_generated|mac_out6~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|mult|Mult0|auto_generated|mac_out4~dataout\,
	datab => \uut|mult|Mult0|auto_generated|mac_out6~dataout\,
	datad => VCC,
	combout => \uut|mult|Mult0|auto_generated|op_2~0_combout\,
	cout => \uut|mult|Mult0|auto_generated|op_2~1\);

-- Location: LCCOMB_X72_Y31_N6
\uut|mult|Mult0|auto_generated|op_2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|mult|Mult0|auto_generated|op_2~2_combout\ = (\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT1\ & ((\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT1\ & (\uut|mult|Mult0|auto_generated|op_2~1\ & VCC)) # 
-- (!\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT1\ & (!\uut|mult|Mult0|auto_generated|op_2~1\)))) # (!\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT1\ & ((\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT1\ & (!\uut|mult|Mult0|auto_generated|op_2~1\)) # 
-- (!\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT1\ & ((\uut|mult|Mult0|auto_generated|op_2~1\) # (GND)))))
-- \uut|mult|Mult0|auto_generated|op_2~3\ = CARRY((\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT1\ & (!\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT1\ & !\uut|mult|Mult0|auto_generated|op_2~1\)) # (!\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT1\ & 
-- ((!\uut|mult|Mult0|auto_generated|op_2~1\) # (!\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|mult|Mult0|auto_generated|mac_out4~DATAOUT1\,
	datab => \uut|mult|Mult0|auto_generated|mac_out6~DATAOUT1\,
	datad => VCC,
	cin => \uut|mult|Mult0|auto_generated|op_2~1\,
	combout => \uut|mult|Mult0|auto_generated|op_2~2_combout\,
	cout => \uut|mult|Mult0|auto_generated|op_2~3\);

-- Location: LCCOMB_X72_Y31_N8
\uut|mult|Mult0|auto_generated|op_2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|mult|Mult0|auto_generated|op_2~4_combout\ = ((\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT2\ $ (\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT2\ $ (!\uut|mult|Mult0|auto_generated|op_2~3\)))) # (GND)
-- \uut|mult|Mult0|auto_generated|op_2~5\ = CARRY((\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT2\ & ((\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT2\) # (!\uut|mult|Mult0|auto_generated|op_2~3\))) # (!\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT2\ & 
-- (\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT2\ & !\uut|mult|Mult0|auto_generated|op_2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|mult|Mult0|auto_generated|mac_out4~DATAOUT2\,
	datab => \uut|mult|Mult0|auto_generated|mac_out6~DATAOUT2\,
	datad => VCC,
	cin => \uut|mult|Mult0|auto_generated|op_2~3\,
	combout => \uut|mult|Mult0|auto_generated|op_2~4_combout\,
	cout => \uut|mult|Mult0|auto_generated|op_2~5\);

-- Location: LCCOMB_X72_Y31_N10
\uut|mult|Mult0|auto_generated|op_2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|mult|Mult0|auto_generated|op_2~6_combout\ = (\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT3\ & ((\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT3\ & (\uut|mult|Mult0|auto_generated|op_2~5\ & VCC)) # 
-- (!\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT3\ & (!\uut|mult|Mult0|auto_generated|op_2~5\)))) # (!\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT3\ & ((\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT3\ & (!\uut|mult|Mult0|auto_generated|op_2~5\)) # 
-- (!\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT3\ & ((\uut|mult|Mult0|auto_generated|op_2~5\) # (GND)))))
-- \uut|mult|Mult0|auto_generated|op_2~7\ = CARRY((\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT3\ & (!\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT3\ & !\uut|mult|Mult0|auto_generated|op_2~5\)) # (!\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT3\ & 
-- ((!\uut|mult|Mult0|auto_generated|op_2~5\) # (!\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|mult|Mult0|auto_generated|mac_out4~DATAOUT3\,
	datab => \uut|mult|Mult0|auto_generated|mac_out6~DATAOUT3\,
	datad => VCC,
	cin => \uut|mult|Mult0|auto_generated|op_2~5\,
	combout => \uut|mult|Mult0|auto_generated|op_2~6_combout\,
	cout => \uut|mult|Mult0|auto_generated|op_2~7\);

-- Location: LCCOMB_X72_Y31_N12
\uut|mult|Mult0|auto_generated|op_2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|mult|Mult0|auto_generated|op_2~8_combout\ = ((\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT4\ $ (\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT4\ $ (!\uut|mult|Mult0|auto_generated|op_2~7\)))) # (GND)
-- \uut|mult|Mult0|auto_generated|op_2~9\ = CARRY((\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT4\ & ((\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT4\) # (!\uut|mult|Mult0|auto_generated|op_2~7\))) # (!\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT4\ & 
-- (\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT4\ & !\uut|mult|Mult0|auto_generated|op_2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|mult|Mult0|auto_generated|mac_out6~DATAOUT4\,
	datab => \uut|mult|Mult0|auto_generated|mac_out4~DATAOUT4\,
	datad => VCC,
	cin => \uut|mult|Mult0|auto_generated|op_2~7\,
	combout => \uut|mult|Mult0|auto_generated|op_2~8_combout\,
	cout => \uut|mult|Mult0|auto_generated|op_2~9\);

-- Location: LCCOMB_X72_Y31_N14
\uut|mult|Mult0|auto_generated|op_2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|mult|Mult0|auto_generated|op_2~10_combout\ = (\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT5\ & ((\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT5\ & (\uut|mult|Mult0|auto_generated|op_2~9\ & VCC)) # 
-- (!\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT5\ & (!\uut|mult|Mult0|auto_generated|op_2~9\)))) # (!\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT5\ & ((\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT5\ & (!\uut|mult|Mult0|auto_generated|op_2~9\)) # 
-- (!\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT5\ & ((\uut|mult|Mult0|auto_generated|op_2~9\) # (GND)))))
-- \uut|mult|Mult0|auto_generated|op_2~11\ = CARRY((\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT5\ & (!\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT5\ & !\uut|mult|Mult0|auto_generated|op_2~9\)) # (!\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT5\ & 
-- ((!\uut|mult|Mult0|auto_generated|op_2~9\) # (!\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|mult|Mult0|auto_generated|mac_out4~DATAOUT5\,
	datab => \uut|mult|Mult0|auto_generated|mac_out6~DATAOUT5\,
	datad => VCC,
	cin => \uut|mult|Mult0|auto_generated|op_2~9\,
	combout => \uut|mult|Mult0|auto_generated|op_2~10_combout\,
	cout => \uut|mult|Mult0|auto_generated|op_2~11\);

-- Location: LCCOMB_X72_Y31_N16
\uut|mult|Mult0|auto_generated|op_2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|mult|Mult0|auto_generated|op_2~12_combout\ = ((\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT6\ $ (\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT6\ $ (!\uut|mult|Mult0|auto_generated|op_2~11\)))) # (GND)
-- \uut|mult|Mult0|auto_generated|op_2~13\ = CARRY((\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT6\ & ((\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT6\) # (!\uut|mult|Mult0|auto_generated|op_2~11\))) # (!\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT6\ 
-- & (\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT6\ & !\uut|mult|Mult0|auto_generated|op_2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|mult|Mult0|auto_generated|mac_out4~DATAOUT6\,
	datab => \uut|mult|Mult0|auto_generated|mac_out6~DATAOUT6\,
	datad => VCC,
	cin => \uut|mult|Mult0|auto_generated|op_2~11\,
	combout => \uut|mult|Mult0|auto_generated|op_2~12_combout\,
	cout => \uut|mult|Mult0|auto_generated|op_2~13\);

-- Location: LCCOMB_X72_Y31_N18
\uut|mult|Mult0|auto_generated|op_2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|mult|Mult0|auto_generated|op_2~14_combout\ = (\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT7\ & ((\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT7\ & (\uut|mult|Mult0|auto_generated|op_2~13\ & VCC)) # 
-- (!\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT7\ & (!\uut|mult|Mult0|auto_generated|op_2~13\)))) # (!\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT7\ & ((\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT7\ & (!\uut|mult|Mult0|auto_generated|op_2~13\)) # 
-- (!\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT7\ & ((\uut|mult|Mult0|auto_generated|op_2~13\) # (GND)))))
-- \uut|mult|Mult0|auto_generated|op_2~15\ = CARRY((\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT7\ & (!\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT7\ & !\uut|mult|Mult0|auto_generated|op_2~13\)) # (!\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT7\ & 
-- ((!\uut|mult|Mult0|auto_generated|op_2~13\) # (!\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|mult|Mult0|auto_generated|mac_out6~DATAOUT7\,
	datab => \uut|mult|Mult0|auto_generated|mac_out4~DATAOUT7\,
	datad => VCC,
	cin => \uut|mult|Mult0|auto_generated|op_2~13\,
	combout => \uut|mult|Mult0|auto_generated|op_2~14_combout\,
	cout => \uut|mult|Mult0|auto_generated|op_2~15\);

-- Location: LCCOMB_X72_Y31_N20
\uut|mult|Mult0|auto_generated|op_2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|mult|Mult0|auto_generated|op_2~16_combout\ = ((\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT8\ $ (\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT8\ $ (!\uut|mult|Mult0|auto_generated|op_2~15\)))) # (GND)
-- \uut|mult|Mult0|auto_generated|op_2~17\ = CARRY((\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT8\ & ((\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT8\) # (!\uut|mult|Mult0|auto_generated|op_2~15\))) # (!\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT8\ 
-- & (\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT8\ & !\uut|mult|Mult0|auto_generated|op_2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|mult|Mult0|auto_generated|mac_out6~DATAOUT8\,
	datab => \uut|mult|Mult0|auto_generated|mac_out4~DATAOUT8\,
	datad => VCC,
	cin => \uut|mult|Mult0|auto_generated|op_2~15\,
	combout => \uut|mult|Mult0|auto_generated|op_2~16_combout\,
	cout => \uut|mult|Mult0|auto_generated|op_2~17\);

-- Location: LCCOMB_X73_Y31_N4
\uut|Pipe_mul_out[18]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|Pipe_mul_out[18]~14_combout\ = (\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT18\ & (\uut|mult|Mult0|auto_generated|op_2~0_combout\ $ (VCC))) # (!\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT18\ & (\uut|mult|Mult0|auto_generated|op_2~0_combout\ & 
-- VCC))
-- \uut|Pipe_mul_out[18]~15\ = CARRY((\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT18\ & \uut|mult|Mult0|auto_generated|op_2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|mult|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datab => \uut|mult|Mult0|auto_generated|op_2~0_combout\,
	datad => VCC,
	combout => \uut|Pipe_mul_out[18]~14_combout\,
	cout => \uut|Pipe_mul_out[18]~15\);

-- Location: LCCOMB_X73_Y31_N6
\uut|Pipe_mul_out[19]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|Pipe_mul_out[19]~16_combout\ = (\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT19\ & ((\uut|mult|Mult0|auto_generated|op_2~2_combout\ & (\uut|Pipe_mul_out[18]~15\ & VCC)) # (!\uut|mult|Mult0|auto_generated|op_2~2_combout\ & 
-- (!\uut|Pipe_mul_out[18]~15\)))) # (!\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT19\ & ((\uut|mult|Mult0|auto_generated|op_2~2_combout\ & (!\uut|Pipe_mul_out[18]~15\)) # (!\uut|mult|Mult0|auto_generated|op_2~2_combout\ & ((\uut|Pipe_mul_out[18]~15\) # 
-- (GND)))))
-- \uut|Pipe_mul_out[19]~17\ = CARRY((\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT19\ & (!\uut|mult|Mult0|auto_generated|op_2~2_combout\ & !\uut|Pipe_mul_out[18]~15\)) # (!\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT19\ & ((!\uut|Pipe_mul_out[18]~15\) 
-- # (!\uut|mult|Mult0|auto_generated|op_2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|mult|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datab => \uut|mult|Mult0|auto_generated|op_2~2_combout\,
	datad => VCC,
	cin => \uut|Pipe_mul_out[18]~15\,
	combout => \uut|Pipe_mul_out[19]~16_combout\,
	cout => \uut|Pipe_mul_out[19]~17\);

-- Location: LCCOMB_X73_Y31_N8
\uut|Pipe_mul_out[20]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|Pipe_mul_out[20]~18_combout\ = ((\uut|mult|Mult0|auto_generated|op_2~4_combout\ $ (\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT20\ $ (!\uut|Pipe_mul_out[19]~17\)))) # (GND)
-- \uut|Pipe_mul_out[20]~19\ = CARRY((\uut|mult|Mult0|auto_generated|op_2~4_combout\ & ((\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT20\) # (!\uut|Pipe_mul_out[19]~17\))) # (!\uut|mult|Mult0|auto_generated|op_2~4_combout\ & 
-- (\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT20\ & !\uut|Pipe_mul_out[19]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|mult|Mult0|auto_generated|op_2~4_combout\,
	datab => \uut|mult|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datad => VCC,
	cin => \uut|Pipe_mul_out[19]~17\,
	combout => \uut|Pipe_mul_out[20]~18_combout\,
	cout => \uut|Pipe_mul_out[20]~19\);

-- Location: LCCOMB_X73_Y31_N10
\uut|Pipe_mul_out[21]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|Pipe_mul_out[21]~20_combout\ = (\uut|mult|Mult0|auto_generated|op_2~6_combout\ & ((\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT21\ & (\uut|Pipe_mul_out[20]~19\ & VCC)) # (!\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT21\ & 
-- (!\uut|Pipe_mul_out[20]~19\)))) # (!\uut|mult|Mult0|auto_generated|op_2~6_combout\ & ((\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT21\ & (!\uut|Pipe_mul_out[20]~19\)) # (!\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT21\ & ((\uut|Pipe_mul_out[20]~19\) 
-- # (GND)))))
-- \uut|Pipe_mul_out[21]~21\ = CARRY((\uut|mult|Mult0|auto_generated|op_2~6_combout\ & (!\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT21\ & !\uut|Pipe_mul_out[20]~19\)) # (!\uut|mult|Mult0|auto_generated|op_2~6_combout\ & ((!\uut|Pipe_mul_out[20]~19\) # 
-- (!\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|mult|Mult0|auto_generated|op_2~6_combout\,
	datab => \uut|mult|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datad => VCC,
	cin => \uut|Pipe_mul_out[20]~19\,
	combout => \uut|Pipe_mul_out[21]~20_combout\,
	cout => \uut|Pipe_mul_out[21]~21\);

-- Location: LCCOMB_X73_Y31_N12
\uut|Pipe_mul_out[22]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|Pipe_mul_out[22]~22_combout\ = ((\uut|mult|Mult0|auto_generated|op_2~8_combout\ $ (\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT22\ $ (!\uut|Pipe_mul_out[21]~21\)))) # (GND)
-- \uut|Pipe_mul_out[22]~23\ = CARRY((\uut|mult|Mult0|auto_generated|op_2~8_combout\ & ((\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT22\) # (!\uut|Pipe_mul_out[21]~21\))) # (!\uut|mult|Mult0|auto_generated|op_2~8_combout\ & 
-- (\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT22\ & !\uut|Pipe_mul_out[21]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|mult|Mult0|auto_generated|op_2~8_combout\,
	datab => \uut|mult|Mult0|auto_generated|mac_out2~DATAOUT22\,
	datad => VCC,
	cin => \uut|Pipe_mul_out[21]~21\,
	combout => \uut|Pipe_mul_out[22]~22_combout\,
	cout => \uut|Pipe_mul_out[22]~23\);

-- Location: LCCOMB_X73_Y31_N14
\uut|Pipe_mul_out[23]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|Pipe_mul_out[23]~24_combout\ = (\uut|mult|Mult0|auto_generated|op_2~10_combout\ & ((\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT23\ & (\uut|Pipe_mul_out[22]~23\ & VCC)) # (!\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT23\ & 
-- (!\uut|Pipe_mul_out[22]~23\)))) # (!\uut|mult|Mult0|auto_generated|op_2~10_combout\ & ((\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT23\ & (!\uut|Pipe_mul_out[22]~23\)) # (!\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT23\ & 
-- ((\uut|Pipe_mul_out[22]~23\) # (GND)))))
-- \uut|Pipe_mul_out[23]~25\ = CARRY((\uut|mult|Mult0|auto_generated|op_2~10_combout\ & (!\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT23\ & !\uut|Pipe_mul_out[22]~23\)) # (!\uut|mult|Mult0|auto_generated|op_2~10_combout\ & ((!\uut|Pipe_mul_out[22]~23\) # 
-- (!\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|mult|Mult0|auto_generated|op_2~10_combout\,
	datab => \uut|mult|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datad => VCC,
	cin => \uut|Pipe_mul_out[22]~23\,
	combout => \uut|Pipe_mul_out[23]~24_combout\,
	cout => \uut|Pipe_mul_out[23]~25\);

-- Location: LCCOMB_X73_Y31_N16
\uut|Pipe_mul_out[24]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|Pipe_mul_out[24]~26_combout\ = ((\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT24\ $ (\uut|mult|Mult0|auto_generated|op_2~12_combout\ $ (!\uut|Pipe_mul_out[23]~25\)))) # (GND)
-- \uut|Pipe_mul_out[24]~27\ = CARRY((\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT24\ & ((\uut|mult|Mult0|auto_generated|op_2~12_combout\) # (!\uut|Pipe_mul_out[23]~25\))) # (!\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT24\ & 
-- (\uut|mult|Mult0|auto_generated|op_2~12_combout\ & !\uut|Pipe_mul_out[23]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|mult|Mult0|auto_generated|mac_out2~DATAOUT24\,
	datab => \uut|mult|Mult0|auto_generated|op_2~12_combout\,
	datad => VCC,
	cin => \uut|Pipe_mul_out[23]~25\,
	combout => \uut|Pipe_mul_out[24]~26_combout\,
	cout => \uut|Pipe_mul_out[24]~27\);

-- Location: LCCOMB_X73_Y31_N18
\uut|Pipe_mul_out[25]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|Pipe_mul_out[25]~28_combout\ = (\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((\uut|mult|Mult0|auto_generated|op_2~14_combout\ & (\uut|Pipe_mul_out[24]~27\ & VCC)) # (!\uut|mult|Mult0|auto_generated|op_2~14_combout\ & 
-- (!\uut|Pipe_mul_out[24]~27\)))) # (!\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((\uut|mult|Mult0|auto_generated|op_2~14_combout\ & (!\uut|Pipe_mul_out[24]~27\)) # (!\uut|mult|Mult0|auto_generated|op_2~14_combout\ & ((\uut|Pipe_mul_out[24]~27\) # 
-- (GND)))))
-- \uut|Pipe_mul_out[25]~29\ = CARRY((\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT25\ & (!\uut|mult|Mult0|auto_generated|op_2~14_combout\ & !\uut|Pipe_mul_out[24]~27\)) # (!\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((!\uut|Pipe_mul_out[24]~27\) 
-- # (!\uut|mult|Mult0|auto_generated|op_2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|mult|Mult0|auto_generated|mac_out2~DATAOUT25\,
	datab => \uut|mult|Mult0|auto_generated|op_2~14_combout\,
	datad => VCC,
	cin => \uut|Pipe_mul_out[24]~27\,
	combout => \uut|Pipe_mul_out[25]~28_combout\,
	cout => \uut|Pipe_mul_out[25]~29\);

-- Location: LCCOMB_X73_Y31_N20
\uut|Pipe_mul_out[26]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|Pipe_mul_out[26]~30_combout\ = ((\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT26\ $ (\uut|mult|Mult0|auto_generated|op_2~16_combout\ $ (!\uut|Pipe_mul_out[25]~29\)))) # (GND)
-- \uut|Pipe_mul_out[26]~31\ = CARRY((\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((\uut|mult|Mult0|auto_generated|op_2~16_combout\) # (!\uut|Pipe_mul_out[25]~29\))) # (!\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT26\ & 
-- (\uut|mult|Mult0|auto_generated|op_2~16_combout\ & !\uut|Pipe_mul_out[25]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|mult|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datab => \uut|mult|Mult0|auto_generated|op_2~16_combout\,
	datad => VCC,
	cin => \uut|Pipe_mul_out[25]~29\,
	combout => \uut|Pipe_mul_out[26]~30_combout\,
	cout => \uut|Pipe_mul_out[26]~31\);

-- Location: FF_X73_Y31_N21
\uut|Pipe_mul_out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|Pipe_mul_out[26]~30_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_mul_out\(26));

-- Location: LCCOMB_X70_Y32_N28
\uut|rf_in1[26]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[26]~57_combout\ = (\uut|Pipe_alu_out\(26) & (((\uut|Pipe_mul_out\(26) & \uut|rf_in1[0]~2_combout\)) # (!\uut|Pipe_wb_sel.wb_alu~q\))) # (!\uut|Pipe_alu_out\(26) & (((\uut|Pipe_mul_out\(26) & \uut|rf_in1[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out\(26),
	datab => \uut|Pipe_wb_sel.wb_alu~q\,
	datac => \uut|Pipe_mul_out\(26),
	datad => \uut|rf_in1[0]~2_combout\,
	combout => \uut|rf_in1[26]~57_combout\);

-- Location: LCCOMB_X61_Y22_N2
\bus1|c2_rdatabus[26]~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[26]~275_combout\ = (\my_counter|read_addr\(0) & (((\my_counter|read_addr\(1))))) # (!\my_counter|read_addr\(0) & ((\my_counter|read_addr\(1) & ((\my_counter|count[2][26]~q\))) # (!\my_counter|read_addr\(1) & 
-- (\my_counter|count[0][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[0][26]~q\,
	datab => \my_counter|read_addr\(0),
	datac => \my_counter|read_addr\(1),
	datad => \my_counter|count[2][26]~q\,
	combout => \bus1|c2_rdatabus[26]~275_combout\);

-- Location: LCCOMB_X61_Y23_N22
\bus1|c2_rdatabus[26]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[26]~276_combout\ = (\bus1|c2_rdatabus[26]~275_combout\ & (((\my_counter|count[3][26]~q\) # (!\my_counter|read_addr\(0))))) # (!\bus1|c2_rdatabus[26]~275_combout\ & (\my_counter|count[1][26]~q\ & (\my_counter|read_addr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[26]~275_combout\,
	datab => \my_counter|count[1][26]~q\,
	datac => \my_counter|read_addr\(0),
	datad => \my_counter|count[3][26]~q\,
	combout => \bus1|c2_rdatabus[26]~276_combout\);

-- Location: LCCOMB_X58_Y28_N26
\bus1|S4_WDATABUS[26]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S4_WDATABUS[26]~26_combout\ = (\bus1|c1_op.master.default~0_combout\ & (\bus1|c1_wdatabus[26]~27_combout\ & \bus1|c1_op~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c1_op.master.default~0_combout\,
	datac => \bus1|c1_wdatabus[26]~27_combout\,
	datad => \bus1|c1_op~9_combout\,
	combout => \bus1|S4_WDATABUS[26]~26_combout\);

-- Location: LCCOMB_X55_Y27_N12
\my_dma|rstep_reg[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|rstep_reg[26]~feeder_combout\ = \bus1|S4_WDATABUS[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|S4_WDATABUS[26]~26_combout\,
	combout => \my_dma|rstep_reg[26]~feeder_combout\);

-- Location: FF_X55_Y27_N13
\my_dma|rstep_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|rstep_reg[26]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|rstep_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstep_reg\(26));

-- Location: FF_X55_Y27_N31
\my_dma|rstart_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[26]~26_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|rstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstart_reg\(26));

-- Location: LCCOMB_X55_Y27_N30
\bus1|c2_rdatabus[26]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[26]~269_combout\ = (\my_dma|ck_S4_ADDRBUS\(1) & ((\my_dma|ck_S4_ADDRBUS\(0) & ((\my_dma|rstart_reg\(26)))) # (!\my_dma|ck_S4_ADDRBUS\(0) & (\my_dma|rstep_reg\(26))))) # (!\my_dma|ck_S4_ADDRBUS\(1) & (((!\my_dma|ck_S4_ADDRBUS\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|rstep_reg\(26),
	datab => \my_dma|ck_S4_ADDRBUS\(1),
	datac => \my_dma|rstart_reg\(26),
	datad => \my_dma|ck_S4_ADDRBUS\(0),
	combout => \bus1|c2_rdatabus[26]~269_combout\);

-- Location: FF_X58_Y28_N15
\my_dma|wstep_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[26]~26_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|wstep_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstep_reg\(26));

-- Location: LCCOMB_X58_Y28_N12
\my_dma|wstart_reg[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|wstart_reg[26]~feeder_combout\ = \bus1|S4_WDATABUS[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|S4_WDATABUS[26]~26_combout\,
	combout => \my_dma|wstart_reg[26]~feeder_combout\);

-- Location: FF_X58_Y28_N13
\my_dma|wstart_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|wstart_reg[26]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|wstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstart_reg\(26));

-- Location: LCCOMB_X58_Y28_N14
\bus1|c2_rdatabus[26]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[26]~270_combout\ = (\my_dma|ck_S4_ADDRBUS\(1) & (\bus1|c2_rdatabus[26]~269_combout\)) # (!\my_dma|ck_S4_ADDRBUS\(1) & ((\bus1|c2_rdatabus[26]~269_combout\ & (\my_dma|wstep_reg\(26))) # (!\bus1|c2_rdatabus[26]~269_combout\ & 
-- ((\my_dma|wstart_reg\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|ck_S4_ADDRBUS\(1),
	datab => \bus1|c2_rdatabus[26]~269_combout\,
	datac => \my_dma|wstep_reg\(26),
	datad => \my_dma|wstart_reg\(26),
	combout => \bus1|c2_rdatabus[26]~270_combout\);

-- Location: LCCOMB_X54_Y31_N18
\my_dma|raddr_reg[25]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[25]~82_combout\ = (\my_dma|raddr_reg\(25) & ((\my_dma|rstep_reg\(25) & (\my_dma|raddr_reg[24]~81\ & VCC)) # (!\my_dma|rstep_reg\(25) & (!\my_dma|raddr_reg[24]~81\)))) # (!\my_dma|raddr_reg\(25) & ((\my_dma|rstep_reg\(25) & 
-- (!\my_dma|raddr_reg[24]~81\)) # (!\my_dma|rstep_reg\(25) & ((\my_dma|raddr_reg[24]~81\) # (GND)))))
-- \my_dma|raddr_reg[25]~83\ = CARRY((\my_dma|raddr_reg\(25) & (!\my_dma|rstep_reg\(25) & !\my_dma|raddr_reg[24]~81\)) # (!\my_dma|raddr_reg\(25) & ((!\my_dma|raddr_reg[24]~81\) # (!\my_dma|rstep_reg\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|raddr_reg\(25),
	datab => \my_dma|rstep_reg\(25),
	datad => VCC,
	cin => \my_dma|raddr_reg[24]~81\,
	combout => \my_dma|raddr_reg[25]~82_combout\,
	cout => \my_dma|raddr_reg[25]~83\);

-- Location: LCCOMB_X54_Y31_N20
\my_dma|raddr_reg[26]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[26]~84_combout\ = ((\my_dma|raddr_reg\(26) $ (\my_dma|rstep_reg\(26) $ (!\my_dma|raddr_reg[25]~83\)))) # (GND)
-- \my_dma|raddr_reg[26]~85\ = CARRY((\my_dma|raddr_reg\(26) & ((\my_dma|rstep_reg\(26)) # (!\my_dma|raddr_reg[25]~83\))) # (!\my_dma|raddr_reg\(26) & (\my_dma|rstep_reg\(26) & !\my_dma|raddr_reg[25]~83\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|raddr_reg\(26),
	datab => \my_dma|rstep_reg\(26),
	datad => VCC,
	cin => \my_dma|raddr_reg[25]~83\,
	combout => \my_dma|raddr_reg[26]~84_combout\,
	cout => \my_dma|raddr_reg[26]~85\);

-- Location: LCCOMB_X55_Y31_N24
\my_dma|raddr_reg[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[26]~feeder_combout\ = \my_dma|raddr_reg[26]~84_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_dma|raddr_reg[26]~84_combout\,
	combout => \my_dma|raddr_reg[26]~feeder_combout\);

-- Location: FF_X55_Y31_N25
\my_dma|raddr_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|raddr_reg[26]~feeder_combout\,
	asdata => \my_dma|rstart_reg\(26),
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|raddr_reg\(26));

-- Location: LCCOMB_X57_Y31_N14
\bus1|c2_rdatabus[26]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[26]~271_combout\ = (\my_dma|ck_S4_ADDRBUS\(0) & (!\bus1|c2_rdatabus[21]~8_combout\ & \my_dma|raddr_reg\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|ck_S4_ADDRBUS\(0),
	datac => \bus1|c2_rdatabus[21]~8_combout\,
	datad => \my_dma|raddr_reg\(26),
	combout => \bus1|c2_rdatabus[26]~271_combout\);

-- Location: LCCOMB_X63_Y27_N16
\bus1|c2_rdatabus[26]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[26]~272_combout\ = (\bus1|c2_rdatabus[0]~10_combout\ & (\bus2|S2_WDATABUS[3]~1_combout\ & \bus1|c1_wdatabus[26]~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c2_rdatabus[0]~10_combout\,
	datac => \bus2|S2_WDATABUS[3]~1_combout\,
	datad => \bus1|c1_wdatabus[26]~27_combout\,
	combout => \bus1|c2_rdatabus[26]~272_combout\);

-- Location: LCCOMB_X63_Y27_N18
\bus1|c2_rdatabus[26]~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[26]~273_combout\ = (\bus1|c2_rdatabus[21]~5_combout\ & ((\bus1|c2_rdatabus[21]~6_combout\ & ((\bus1|c2_rdatabus[26]~272_combout\))) # (!\bus1|c2_rdatabus[21]~6_combout\ & (\bus1|c2_rdatabus[26]~271_combout\)))) # 
-- (!\bus1|c2_rdatabus[21]~5_combout\ & (((\bus1|c2_rdatabus[21]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~5_combout\,
	datab => \bus1|c2_rdatabus[26]~271_combout\,
	datac => \bus1|c2_rdatabus[21]~6_combout\,
	datad => \bus1|c2_rdatabus[26]~272_combout\,
	combout => \bus1|c2_rdatabus[26]~273_combout\);

-- Location: LCCOMB_X63_Y27_N12
\bus1|c2_rdatabus[26]~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[26]~274_combout\ = (\bus1|c2_rdatabus[21]~7_combout\ & ((\bus1|c2_rdatabus[26]~273_combout\ & ((\bus1|c2_rdatabus[26]~270_combout\))) # (!\bus1|c2_rdatabus[26]~273_combout\ & (\my_dma|count_reg\(26))))) # 
-- (!\bus1|c2_rdatabus[21]~7_combout\ & (((\bus1|c2_rdatabus[26]~273_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|count_reg\(26),
	datab => \bus1|c2_rdatabus[26]~270_combout\,
	datac => \bus1|c2_rdatabus[21]~7_combout\,
	datad => \bus1|c2_rdatabus[26]~273_combout\,
	combout => \bus1|c2_rdatabus[26]~274_combout\);

-- Location: LCCOMB_X63_Y27_N10
\bus1|c2_rdatabus[26]~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[26]~277_combout\ = (\bus1|c2_rdatabus[0]~14_combout\ & ((\bus1|c2_rdatabus[26]~274_combout\) # ((\bus1|c2_rdatabus[21]~1_combout\ & \bus1|c2_rdatabus[26]~276_combout\)))) # (!\bus1|c2_rdatabus[0]~14_combout\ & 
-- (\bus1|c2_rdatabus[21]~1_combout\ & (\bus1|c2_rdatabus[26]~276_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[0]~14_combout\,
	datab => \bus1|c2_rdatabus[21]~1_combout\,
	datac => \bus1|c2_rdatabus[26]~276_combout\,
	datad => \bus1|c2_rdatabus[26]~274_combout\,
	combout => \bus1|c2_rdatabus[26]~277_combout\);

-- Location: LCCOMB_X63_Y27_N30
\bus1|M2_RDATABUS[26]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|M2_RDATABUS[26]~27_combout\ = (\bus1|M2_RDATABUS[3]~0_combout\ & ((\bus1|c2_rdatabus[26]~268_combout\) # (\bus1|c2_rdatabus[26]~277_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|M2_RDATABUS[3]~0_combout\,
	datac => \bus1|c2_rdatabus[26]~268_combout\,
	datad => \bus1|c2_rdatabus[26]~277_combout\,
	combout => \bus1|M2_RDATABUS[26]~27_combout\);

-- Location: FF_X63_Y27_N31
\my_dma|data_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus1|M2_RDATABUS[26]~27_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|DMA_RFile~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|data_reg\(26));

-- Location: LCCOMB_X63_Y27_N28
\bus1|c1_wdatabus[26]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_wdatabus[26]~27_combout\ = (\my_dma|data_reg\(26) & ((\bus1|c1_wdatabus[31]~0_combout\) # ((\uut|instr_decode|Equal15~1_combout\ & \uut|register_file|Mux37~9_combout\)))) # (!\my_dma|data_reg\(26) & (\uut|instr_decode|Equal15~1_combout\ & 
-- (\uut|register_file|Mux37~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|data_reg\(26),
	datab => \uut|instr_decode|Equal15~1_combout\,
	datac => \uut|register_file|Mux37~9_combout\,
	datad => \bus1|c1_wdatabus[31]~0_combout\,
	combout => \bus1|c1_wdatabus[26]~27_combout\);

-- Location: LCCOMB_X52_Y19_N8
\bus1|S1_WDATABUS[26]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S1_WDATABUS[26]~26_combout\ = (\bus1|c1_op.master.default~0_combout\ & (\bus1|c1_wdatabus[26]~27_combout\ & (!\bus1|c1_addrbus[13]~6_combout\ & \bus1|process_1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_op.master.default~0_combout\,
	datab => \bus1|c1_wdatabus[26]~27_combout\,
	datac => \bus1|c1_addrbus[13]~6_combout\,
	datad => \bus1|process_1~3_combout\,
	combout => \bus1|S1_WDATABUS[26]~26_combout\);

-- Location: M9K_X51_Y19_N0
\DRAM|auto_generated|ram_block1a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000037C0000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/hgarg/Downloads/ass4_evgeny/dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "altsyncram:DRAM|altsyncram_2f04:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \bus1|S1_MW~combout\,
	portare => \bus1|S1_MR~combout\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \DRAM|auto_generated|_~0_combout\,
	portadatain => \DRAM|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \DRAM|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DRAM|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y27_N14
\bus1|c2_rdatabus[26]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[26]~268_combout\ = (\bus1|c2_op.op.read~q\ & (\bus1|c2_op.slave.s1~q\ & (\DRAM|auto_generated|ram_block1a26~portadataout\ & !\bus1|c2_rdatabus[21]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_op.op.read~q\,
	datab => \bus1|c2_op.slave.s1~q\,
	datac => \DRAM|auto_generated|ram_block1a26~portadataout\,
	datad => \bus1|c2_rdatabus[21]~1_combout\,
	combout => \bus1|c2_rdatabus[26]~268_combout\);

-- Location: LCCOMB_X63_Y27_N6
\uut|rf_in1[26]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[26]~58_combout\ = (\uut|rf_in1[26]~57_combout\) # ((\uut|rf_in1[0]~5_combout\ & ((\bus1|c2_rdatabus[26]~268_combout\) # (\bus1|c2_rdatabus[26]~277_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|rf_in1[0]~5_combout\,
	datab => \uut|rf_in1[26]~57_combout\,
	datac => \bus1|c2_rdatabus[26]~268_combout\,
	datad => \bus1|c2_rdatabus[26]~277_combout\,
	combout => \uut|rf_in1[26]~58_combout\);

-- Location: LCCOMB_X68_Y28_N22
\uut|register_file|reg_out[11][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[11][26]~feeder_combout\ = \uut|rf_in1[26]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[26]~58_combout\,
	combout => \uut|register_file|reg_out[11][26]~feeder_combout\);

-- Location: FF_X68_Y28_N23
\uut|register_file|reg_out[11][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[11][26]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[11][26]~q\);

-- Location: LCCOMB_X67_Y28_N12
\uut|register_file|Mux37~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux37~2_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|reg_out[10][26]~q\))) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & (\uut|register_file|reg_out[8][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[0]~17_combout\,
	datab => \uut|register_file|reg_out[8][26]~q\,
	datac => \uut|register_file|reg_out[10][26]~q\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux37~2_combout\);

-- Location: LCCOMB_X67_Y28_N26
\uut|register_file|Mux37~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux37~3_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|Mux37~2_combout\ & (\uut|register_file|reg_out[11][26]~q\)) # (!\uut|register_file|Mux37~2_combout\ & ((\uut|register_file|reg_out[9][26]~q\))))) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|Mux37~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[0]~17_combout\,
	datab => \uut|register_file|reg_out[11][26]~q\,
	datac => \uut|register_file|reg_out[9][26]~q\,
	datad => \uut|register_file|Mux37~2_combout\,
	combout => \uut|register_file|Mux37~3_combout\);

-- Location: LCCOMB_X68_Y27_N10
\uut|register_file|Mux37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux37~0_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|reg_out[13][26]~q\) # (\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|instr_decode|rs2[0]~17_combout\ & (\uut|register_file|reg_out[12][26]~q\ & 
-- ((!\uut|instr_decode|rs2[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[0]~17_combout\,
	datab => \uut|register_file|reg_out[12][26]~q\,
	datac => \uut|register_file|reg_out[13][26]~q\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux37~0_combout\);

-- Location: LCCOMB_X67_Y27_N4
\uut|register_file|Mux37~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux37~1_combout\ = (\uut|register_file|Mux37~0_combout\ & ((\uut|register_file|reg_out[15][26]~q\) # ((!\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|register_file|Mux37~0_combout\ & (((\uut|register_file|reg_out[14][26]~q\ & 
-- \uut|instr_decode|rs2[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[15][26]~q\,
	datab => \uut|register_file|Mux37~0_combout\,
	datac => \uut|register_file|reg_out[14][26]~q\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux37~1_combout\);

-- Location: LCCOMB_X63_Y27_N8
\uut|register_file|Mux37~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux37~4_combout\ = (\uut|instr_decode|rs2[3]~15_combout\ & ((\uut|instr_decode|rs2[2]~18_combout\ & ((\uut|register_file|Mux37~1_combout\))) # (!\uut|instr_decode|rs2[2]~18_combout\ & (\uut|register_file|Mux37~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux37~3_combout\,
	datab => \uut|instr_decode|rs2[3]~15_combout\,
	datac => \uut|instr_decode|rs2[2]~18_combout\,
	datad => \uut|register_file|Mux37~1_combout\,
	combout => \uut|register_file|Mux37~4_combout\);

-- Location: LCCOMB_X68_Y27_N28
\uut|register_file|Mux37~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux37~5_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|instr_decode|rs2[0]~17_combout\)))) # (!\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|reg_out[5][26]~q\))) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & (\uut|register_file|reg_out[4][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[4][26]~q\,
	datab => \uut|instr_decode|rs2[1]~16_combout\,
	datac => \uut|register_file|reg_out[5][26]~q\,
	datad => \uut|instr_decode|rs2[0]~17_combout\,
	combout => \uut|register_file|Mux37~5_combout\);

-- Location: LCCOMB_X65_Y26_N28
\uut|register_file|Mux37~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux37~6_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|Mux37~5_combout\ & ((\uut|register_file|reg_out[7][26]~q\))) # (!\uut|register_file|Mux37~5_combout\ & (\uut|register_file|reg_out[6][26]~q\)))) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|register_file|Mux37~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[1]~16_combout\,
	datab => \uut|register_file|reg_out[6][26]~q\,
	datac => \uut|register_file|reg_out[7][26]~q\,
	datad => \uut|register_file|Mux37~5_combout\,
	combout => \uut|register_file|Mux37~6_combout\);

-- Location: LCCOMB_X65_Y26_N6
\uut|register_file|Mux37~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux37~7_combout\ = (\uut|register_file|Mux42~1_combout\ & ((\uut|register_file|Mux42~2_combout\ & ((\uut|register_file|Mux37~6_combout\))) # (!\uut|register_file|Mux42~2_combout\ & (\uut|register_file|reg_out[1][26]~q\)))) # 
-- (!\uut|register_file|Mux42~1_combout\ & (((\uut|register_file|Mux42~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[1][26]~q\,
	datab => \uut|register_file|Mux42~1_combout\,
	datac => \uut|register_file|Mux42~2_combout\,
	datad => \uut|register_file|Mux37~6_combout\,
	combout => \uut|register_file|Mux37~7_combout\);

-- Location: LCCOMB_X63_Y27_N20
\uut|register_file|Mux37~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux37~8_combout\ = (\uut|register_file|Mux37~7_combout\ & ((\uut|register_file|reg_out[3][26]~q\) # ((!\uut|register_file|Mux42~0_combout\)))) # (!\uut|register_file|Mux37~7_combout\ & (((\uut|register_file|reg_out[2][26]~q\ & 
-- \uut|register_file|Mux42~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[3][26]~q\,
	datab => \uut|register_file|reg_out[2][26]~q\,
	datac => \uut|register_file|Mux37~7_combout\,
	datad => \uut|register_file|Mux42~0_combout\,
	combout => \uut|register_file|Mux37~8_combout\);

-- Location: LCCOMB_X63_Y27_N26
\uut|register_file|Mux37~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux37~9_combout\ = (\uut|register_file|Mux37~4_combout\) # ((!\uut|instr_decode|rs2[3]~15_combout\ & \uut|register_file|Mux37~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|instr_decode|rs2[3]~15_combout\,
	datac => \uut|register_file|Mux37~4_combout\,
	datad => \uut|register_file|Mux37~8_combout\,
	combout => \uut|register_file|Mux37~9_combout\);

-- Location: LCCOMB_X72_Y31_N22
\uut|mult|Mult0|auto_generated|op_2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|mult|Mult0|auto_generated|op_2~18_combout\ = (\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT9\ & ((\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT9\ & (\uut|mult|Mult0|auto_generated|op_2~17\ & VCC)) # 
-- (!\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT9\ & (!\uut|mult|Mult0|auto_generated|op_2~17\)))) # (!\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT9\ & ((\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT9\ & (!\uut|mult|Mult0|auto_generated|op_2~17\)) # 
-- (!\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT9\ & ((\uut|mult|Mult0|auto_generated|op_2~17\) # (GND)))))
-- \uut|mult|Mult0|auto_generated|op_2~19\ = CARRY((\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT9\ & (!\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT9\ & !\uut|mult|Mult0|auto_generated|op_2~17\)) # (!\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT9\ & 
-- ((!\uut|mult|Mult0|auto_generated|op_2~17\) # (!\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|mult|Mult0|auto_generated|mac_out6~DATAOUT9\,
	datab => \uut|mult|Mult0|auto_generated|mac_out4~DATAOUT9\,
	datad => VCC,
	cin => \uut|mult|Mult0|auto_generated|op_2~17\,
	combout => \uut|mult|Mult0|auto_generated|op_2~18_combout\,
	cout => \uut|mult|Mult0|auto_generated|op_2~19\);

-- Location: LCCOMB_X72_Y31_N24
\uut|mult|Mult0|auto_generated|op_2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|mult|Mult0|auto_generated|op_2~20_combout\ = ((\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT10\ $ (\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT10\ $ (!\uut|mult|Mult0|auto_generated|op_2~19\)))) # (GND)
-- \uut|mult|Mult0|auto_generated|op_2~21\ = CARRY((\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT10\ & ((\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT10\) # (!\uut|mult|Mult0|auto_generated|op_2~19\))) # 
-- (!\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT10\ & (\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT10\ & !\uut|mult|Mult0|auto_generated|op_2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|mult|Mult0|auto_generated|mac_out6~DATAOUT10\,
	datab => \uut|mult|Mult0|auto_generated|mac_out4~DATAOUT10\,
	datad => VCC,
	cin => \uut|mult|Mult0|auto_generated|op_2~19\,
	combout => \uut|mult|Mult0|auto_generated|op_2~20_combout\,
	cout => \uut|mult|Mult0|auto_generated|op_2~21\);

-- Location: LCCOMB_X72_Y31_N26
\uut|mult|Mult0|auto_generated|op_2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|mult|Mult0|auto_generated|op_2~22_combout\ = (\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT11\ & ((\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT11\ & (\uut|mult|Mult0|auto_generated|op_2~21\ & VCC)) # 
-- (!\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT11\ & (!\uut|mult|Mult0|auto_generated|op_2~21\)))) # (!\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT11\ & ((\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT11\ & 
-- (!\uut|mult|Mult0|auto_generated|op_2~21\)) # (!\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT11\ & ((\uut|mult|Mult0|auto_generated|op_2~21\) # (GND)))))
-- \uut|mult|Mult0|auto_generated|op_2~23\ = CARRY((\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT11\ & (!\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT11\ & !\uut|mult|Mult0|auto_generated|op_2~21\)) # (!\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT11\ 
-- & ((!\uut|mult|Mult0|auto_generated|op_2~21\) # (!\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|mult|Mult0|auto_generated|mac_out4~DATAOUT11\,
	datab => \uut|mult|Mult0|auto_generated|mac_out6~DATAOUT11\,
	datad => VCC,
	cin => \uut|mult|Mult0|auto_generated|op_2~21\,
	combout => \uut|mult|Mult0|auto_generated|op_2~22_combout\,
	cout => \uut|mult|Mult0|auto_generated|op_2~23\);

-- Location: LCCOMB_X73_Y31_N22
\uut|Pipe_mul_out[27]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|Pipe_mul_out[27]~32_combout\ = (\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT27\ & ((\uut|mult|Mult0|auto_generated|op_2~18_combout\ & (\uut|Pipe_mul_out[26]~31\ & VCC)) # (!\uut|mult|Mult0|auto_generated|op_2~18_combout\ & 
-- (!\uut|Pipe_mul_out[26]~31\)))) # (!\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT27\ & ((\uut|mult|Mult0|auto_generated|op_2~18_combout\ & (!\uut|Pipe_mul_out[26]~31\)) # (!\uut|mult|Mult0|auto_generated|op_2~18_combout\ & ((\uut|Pipe_mul_out[26]~31\) # 
-- (GND)))))
-- \uut|Pipe_mul_out[27]~33\ = CARRY((\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT27\ & (!\uut|mult|Mult0|auto_generated|op_2~18_combout\ & !\uut|Pipe_mul_out[26]~31\)) # (!\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT27\ & ((!\uut|Pipe_mul_out[26]~31\) 
-- # (!\uut|mult|Mult0|auto_generated|op_2~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|mult|Mult0|auto_generated|mac_out2~DATAOUT27\,
	datab => \uut|mult|Mult0|auto_generated|op_2~18_combout\,
	datad => VCC,
	cin => \uut|Pipe_mul_out[26]~31\,
	combout => \uut|Pipe_mul_out[27]~32_combout\,
	cout => \uut|Pipe_mul_out[27]~33\);

-- Location: LCCOMB_X73_Y31_N24
\uut|Pipe_mul_out[28]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|Pipe_mul_out[28]~34_combout\ = ((\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT28\ $ (\uut|mult|Mult0|auto_generated|op_2~20_combout\ $ (!\uut|Pipe_mul_out[27]~33\)))) # (GND)
-- \uut|Pipe_mul_out[28]~35\ = CARRY((\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT28\ & ((\uut|mult|Mult0|auto_generated|op_2~20_combout\) # (!\uut|Pipe_mul_out[27]~33\))) # (!\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT28\ & 
-- (\uut|mult|Mult0|auto_generated|op_2~20_combout\ & !\uut|Pipe_mul_out[27]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|mult|Mult0|auto_generated|mac_out2~DATAOUT28\,
	datab => \uut|mult|Mult0|auto_generated|op_2~20_combout\,
	datad => VCC,
	cin => \uut|Pipe_mul_out[27]~33\,
	combout => \uut|Pipe_mul_out[28]~34_combout\,
	cout => \uut|Pipe_mul_out[28]~35\);

-- Location: LCCOMB_X73_Y31_N26
\uut|Pipe_mul_out[29]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|Pipe_mul_out[29]~36_combout\ = (\uut|mult|Mult0|auto_generated|op_2~22_combout\ & ((\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT29\ & (\uut|Pipe_mul_out[28]~35\ & VCC)) # (!\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT29\ & 
-- (!\uut|Pipe_mul_out[28]~35\)))) # (!\uut|mult|Mult0|auto_generated|op_2~22_combout\ & ((\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT29\ & (!\uut|Pipe_mul_out[28]~35\)) # (!\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT29\ & 
-- ((\uut|Pipe_mul_out[28]~35\) # (GND)))))
-- \uut|Pipe_mul_out[29]~37\ = CARRY((\uut|mult|Mult0|auto_generated|op_2~22_combout\ & (!\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT29\ & !\uut|Pipe_mul_out[28]~35\)) # (!\uut|mult|Mult0|auto_generated|op_2~22_combout\ & ((!\uut|Pipe_mul_out[28]~35\) # 
-- (!\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|mult|Mult0|auto_generated|op_2~22_combout\,
	datab => \uut|mult|Mult0|auto_generated|mac_out2~DATAOUT29\,
	datad => VCC,
	cin => \uut|Pipe_mul_out[28]~35\,
	combout => \uut|Pipe_mul_out[29]~36_combout\,
	cout => \uut|Pipe_mul_out[29]~37\);

-- Location: FF_X73_Y31_N27
\uut|Pipe_mul_out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|Pipe_mul_out[29]~36_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_mul_out\(29));

-- Location: LCCOMB_X68_Y39_N14
\uut|alu1|ShiftRight1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~32_combout\ = (!\uut|alu_in2[1]~59_combout\ & ((\uut|alu_in2[0]~58_combout\ & (\uut|register_file|Mux1~9_combout\)) # (!\uut|alu_in2[0]~58_combout\ & ((\uut|register_file|Mux2~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux1~9_combout\,
	datab => \uut|register_file|Mux2~9_combout\,
	datac => \uut|alu_in2[1]~59_combout\,
	datad => \uut|alu_in2[0]~58_combout\,
	combout => \uut|alu1|ShiftRight1~32_combout\);

-- Location: LCCOMB_X66_Y39_N0
\uut|alu1|ShiftRight0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~22_combout\ = (\uut|alu_in2[2]~60_combout\ & (((\uut|register_file|Mux0~9_combout\)))) # (!\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftRight1~32_combout\) # ((\uut|alu_in2[1]~59_combout\ & \uut|register_file|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[2]~60_combout\,
	datab => \uut|alu_in2[1]~59_combout\,
	datac => \uut|register_file|Mux0~9_combout\,
	datad => \uut|alu1|ShiftRight1~32_combout\,
	combout => \uut|alu1|ShiftRight0~22_combout\);

-- Location: LCCOMB_X66_Y39_N10
\uut|alu1|ShiftRight0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~23_combout\ = (\uut|alu_in2[3]~61_combout\ & (\uut|register_file|Mux0~9_combout\)) # (!\uut|alu_in2[3]~61_combout\ & ((\uut|alu1|ShiftRight0~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu_in2[3]~61_combout\,
	datac => \uut|register_file|Mux0~9_combout\,
	datad => \uut|alu1|ShiftRight0~22_combout\,
	combout => \uut|alu1|ShiftRight0~23_combout\);

-- Location: LCCOMB_X68_Y34_N16
\uut|alu1|ShiftRight1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~34_combout\ = (\uut|alu1|ShiftRight0~13_combout\ & ((\uut|alu1|ShiftRight1~32_combout\) # ((\uut|alu1|ShiftRight1~33_combout\ & \uut|alu_in2[1]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftRight0~13_combout\,
	datab => \uut|alu1|ShiftRight1~33_combout\,
	datac => \uut|alu_in2[1]~59_combout\,
	datad => \uut|alu1|ShiftRight1~32_combout\,
	combout => \uut|alu1|ShiftRight1~34_combout\);

-- Location: LCCOMB_X69_Y34_N22
\uut|Pipe_alu_out[29]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|Pipe_alu_out[29]~30_combout\ = ((!\uut|alu_in2[4]~62_combout\ & (\uut|alu1|ShiftLeft0~12_combout\ & !\IRAM|auto_generated|q_a\(24)))) # (!\IRAM|auto_generated|q_a\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[4]~62_combout\,
	datab => \IRAM|auto_generated|q_a\(30),
	datac => \uut|alu1|ShiftLeft0~12_combout\,
	datad => \IRAM|auto_generated|q_a\(24),
	combout => \uut|Pipe_alu_out[29]~30_combout\);

-- Location: LCCOMB_X68_Y33_N12
\uut|alu1|result[29]~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[29]~306_combout\ = (\uut|Pipe_alu_out[21]~29_combout\ & (\uut|alu1|ShiftRight1~34_combout\ & ((\uut|Pipe_alu_out[29]~30_combout\)))) # (!\uut|Pipe_alu_out[21]~29_combout\ & (((\uut|alu_in2[13]~50_combout\) # 
-- (!\uut|Pipe_alu_out[29]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[21]~29_combout\,
	datab => \uut|alu1|ShiftRight1~34_combout\,
	datac => \uut|alu_in2[13]~50_combout\,
	datad => \uut|Pipe_alu_out[29]~30_combout\,
	combout => \uut|alu1|result[29]~306_combout\);

-- Location: LCCOMB_X68_Y33_N10
\uut|alu1|result[29]~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[29]~307_combout\ = (\uut|alu1|result[16]~204_combout\ & ((\uut|alu1|result[29]~306_combout\ & (\uut|alu1|ShiftRight0~23_combout\)) # (!\uut|alu1|result[29]~306_combout\ & ((\uut|register_file|Mux0~9_combout\))))) # 
-- (!\uut|alu1|result[16]~204_combout\ & (((\uut|alu1|result[29]~306_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftRight0~23_combout\,
	datab => \uut|alu1|result[16]~204_combout\,
	datac => \uut|register_file|Mux0~9_combout\,
	datad => \uut|alu1|result[29]~306_combout\,
	combout => \uut|alu1|result[29]~307_combout\);

-- Location: LCCOMB_X68_Y37_N18
\uut|Pipe_alu_out[29]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|Pipe_alu_out[29]~23_combout\ = (\IRAM|auto_generated|q_a\(25)) # ((\IRAM|auto_generated|q_a\(26) & \uut|alu_in2[4]~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(25),
	datac => \IRAM|auto_generated|q_a\(26),
	datad => \uut|alu_in2[4]~62_combout\,
	combout => \uut|Pipe_alu_out[29]~23_combout\);

-- Location: LCCOMB_X61_Y36_N2
\uut|alu1|ShiftLeft0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~38_combout\ = (\uut|alu_in2[1]~59_combout\ & ((\uut|register_file|Mux29~15_combout\))) # (!\uut|alu_in2[1]~59_combout\ & (\uut|register_file|Mux27~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux27~9_combout\,
	datac => \uut|alu_in2[1]~59_combout\,
	datad => \uut|register_file|Mux29~15_combout\,
	combout => \uut|alu1|ShiftLeft0~38_combout\);

-- Location: LCCOMB_X61_Y36_N16
\uut|alu1|ShiftLeft0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~39_combout\ = (\uut|alu_in2[0]~58_combout\ & ((\uut|alu1|ShiftLeft0~38_combout\))) # (!\uut|alu_in2[0]~58_combout\ & (\uut|alu1|ShiftLeft0~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftLeft0~30_combout\,
	datac => \uut|alu_in2[0]~58_combout\,
	datad => \uut|alu1|ShiftLeft0~38_combout\,
	combout => \uut|alu1|ShiftLeft0~39_combout\);

-- Location: LCCOMB_X62_Y38_N10
\uut|alu1|ShiftLeft0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~40_combout\ = (\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftLeft0~14_combout\ & (!\uut|alu_in2[1]~59_combout\))) # (!\uut|alu_in2[2]~60_combout\ & (((\uut|alu1|ShiftLeft0~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftLeft0~14_combout\,
	datab => \uut|alu_in2[1]~59_combout\,
	datac => \uut|alu_in2[2]~60_combout\,
	datad => \uut|alu1|ShiftLeft0~39_combout\,
	combout => \uut|alu1|ShiftLeft0~40_combout\);

-- Location: LCCOMB_X67_Y36_N12
\uut|alu1|ShiftLeft0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~41_combout\ = (\uut|alu_in2[1]~59_combout\ & ((\uut|register_file|Mux25~9_combout\))) # (!\uut|alu_in2[1]~59_combout\ & (\uut|register_file|Mux23~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux23~9_combout\,
	datac => \uut|register_file|Mux25~9_combout\,
	datad => \uut|alu_in2[1]~59_combout\,
	combout => \uut|alu1|ShiftLeft0~41_combout\);

-- Location: LCCOMB_X62_Y36_N16
\uut|alu1|ShiftLeft0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~42_combout\ = (\uut|alu_in2[0]~58_combout\ & ((\uut|alu1|ShiftLeft0~41_combout\))) # (!\uut|alu_in2[0]~58_combout\ & (\uut|alu1|ShiftLeft0~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu_in2[0]~58_combout\,
	datac => \uut|alu1|ShiftLeft0~33_combout\,
	datad => \uut|alu1|ShiftLeft0~41_combout\,
	combout => \uut|alu1|ShiftLeft0~42_combout\);

-- Location: LCCOMB_X62_Y36_N14
\uut|alu1|ShiftLeft0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~43_combout\ = (\uut|alu_in2[1]~59_combout\ & ((\uut|register_file|Mux21~9_combout\))) # (!\uut|alu_in2[1]~59_combout\ & (\uut|register_file|Mux19~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux19~9_combout\,
	datac => \uut|alu_in2[1]~59_combout\,
	datad => \uut|register_file|Mux21~9_combout\,
	combout => \uut|alu1|ShiftLeft0~43_combout\);

-- Location: LCCOMB_X63_Y36_N16
\uut|alu1|ShiftLeft0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~44_combout\ = (\uut|alu_in2[0]~58_combout\ & (\uut|alu1|ShiftLeft0~43_combout\)) # (!\uut|alu_in2[0]~58_combout\ & ((\uut|alu1|ShiftLeft0~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftLeft0~43_combout\,
	datab => \uut|alu1|ShiftLeft0~35_combout\,
	datad => \uut|alu_in2[0]~58_combout\,
	combout => \uut|alu1|ShiftLeft0~44_combout\);

-- Location: LCCOMB_X63_Y36_N14
\uut|alu1|ShiftLeft0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~45_combout\ = (\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftLeft0~42_combout\)) # (!\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftLeft0~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[2]~60_combout\,
	datac => \uut|alu1|ShiftLeft0~42_combout\,
	datad => \uut|alu1|ShiftLeft0~44_combout\,
	combout => \uut|alu1|ShiftLeft0~45_combout\);

-- Location: LCCOMB_X68_Y34_N30
\uut|alu1|ShiftLeft0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~46_combout\ = (\uut|alu_in2[3]~61_combout\ & (\uut|alu1|ShiftLeft0~40_combout\)) # (!\uut|alu_in2[3]~61_combout\ & ((\uut|alu1|ShiftLeft0~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftLeft0~40_combout\,
	datab => \uut|alu_in2[3]~61_combout\,
	datad => \uut|alu1|ShiftLeft0~45_combout\,
	combout => \uut|alu1|ShiftLeft0~46_combout\);

-- Location: LCCOMB_X69_Y29_N6
\uut|alu1|ShiftLeft0~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~101_combout\ = (\uut|alu_in2[0]~58_combout\ & ((\uut|register_file|Mux5~9_combout\))) # (!\uut|alu_in2[0]~58_combout\ & (\uut|register_file|Mux4~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|register_file|Mux4~9_combout\,
	datac => \uut|register_file|Mux5~9_combout\,
	datad => \uut|alu_in2[0]~58_combout\,
	combout => \uut|alu1|ShiftLeft0~101_combout\);

-- Location: LCCOMB_X65_Y36_N4
\uut|alu1|ShiftLeft0~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~68_combout\ = (\uut|alu_in2[1]~59_combout\ & (\uut|register_file|Mux17~9_combout\)) # (!\uut|alu_in2[1]~59_combout\ & ((\uut|register_file|Mux15~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux17~9_combout\,
	datac => \uut|register_file|Mux15~9_combout\,
	datad => \uut|alu_in2[1]~59_combout\,
	combout => \uut|alu1|ShiftLeft0~68_combout\);

-- Location: LCCOMB_X65_Y36_N2
\uut|alu1|ShiftLeft0~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~72_combout\ = (\uut|alu_in2[0]~58_combout\ & (\uut|alu1|ShiftLeft0~68_combout\)) # (!\uut|alu_in2[0]~58_combout\ & ((\uut|alu1|ShiftLeft0~71_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu_in2[0]~58_combout\,
	datac => \uut|alu1|ShiftLeft0~68_combout\,
	datad => \uut|alu1|ShiftLeft0~71_combout\,
	combout => \uut|alu1|ShiftLeft0~72_combout\);

-- Location: LCCOMB_X66_Y36_N26
\uut|alu1|ShiftLeft0~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~81_combout\ = (\uut|alu_in2[1]~59_combout\ & (\uut|register_file|Mux13~9_combout\)) # (!\uut|alu_in2[1]~59_combout\ & ((\uut|register_file|Mux11~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|register_file|Mux13~9_combout\,
	datac => \uut|alu_in2[1]~59_combout\,
	datad => \uut|register_file|Mux11~9_combout\,
	combout => \uut|alu1|ShiftLeft0~81_combout\);

-- Location: LCCOMB_X66_Y36_N2
\uut|alu1|ShiftLeft0~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~85_combout\ = (\uut|alu_in2[0]~58_combout\ & (\uut|alu1|ShiftLeft0~81_combout\)) # (!\uut|alu_in2[0]~58_combout\ & ((\uut|alu1|ShiftLeft0~84_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftLeft0~81_combout\,
	datab => \uut|alu_in2[0]~58_combout\,
	datac => \uut|alu1|ShiftLeft0~84_combout\,
	combout => \uut|alu1|ShiftLeft0~85_combout\);

-- Location: LCCOMB_X65_Y36_N26
\uut|alu1|ShiftLeft0~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~86_combout\ = (\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftLeft0~72_combout\)) # (!\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftLeft0~85_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu1|ShiftLeft0~72_combout\,
	datac => \uut|alu_in2[2]~60_combout\,
	datad => \uut|alu1|ShiftLeft0~85_combout\,
	combout => \uut|alu1|ShiftLeft0~86_combout\);

-- Location: LCCOMB_X69_Y29_N14
\uut|Pipe_alu_out[3]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|Pipe_alu_out[3]~10_combout\ = (\uut|alu_in2[3]~61_combout\) # ((!\uut|alu_in2[2]~60_combout\ & \uut|alu_in2[1]~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu_in2[3]~61_combout\,
	datac => \uut|alu_in2[2]~60_combout\,
	datad => \uut|alu_in2[1]~59_combout\,
	combout => \uut|Pipe_alu_out[3]~10_combout\);

-- Location: LCCOMB_X67_Y28_N22
\uut|alu1|ShiftLeft0~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~104_combout\ = (\uut|alu_in2[0]~58_combout\ & ((\uut|register_file|Mux3~9_combout\))) # (!\uut|alu_in2[0]~58_combout\ & (\uut|register_file|Mux2~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux2~9_combout\,
	datab => \uut|register_file|Mux3~9_combout\,
	datad => \uut|alu_in2[0]~58_combout\,
	combout => \uut|alu1|ShiftLeft0~104_combout\);

-- Location: LCCOMB_X63_Y25_N18
\uut|alu1|ShiftLeft0~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~95_combout\ = (!\uut|alu_in2[0]~58_combout\ & ((\uut|alu_in2[1]~59_combout\ & (\uut|register_file|Mux8~9_combout\)) # (!\uut|alu_in2[1]~59_combout\ & ((\uut|register_file|Mux6~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux8~9_combout\,
	datab => \uut|register_file|Mux6~9_combout\,
	datac => \uut|alu_in2[0]~58_combout\,
	datad => \uut|alu_in2[1]~59_combout\,
	combout => \uut|alu1|ShiftLeft0~95_combout\);

-- Location: LCCOMB_X69_Y33_N2
\uut|alu1|ShiftLeft0~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~93_combout\ = (\uut|alu_in2[1]~59_combout\ & ((\uut|register_file|Mux9~9_combout\))) # (!\uut|alu_in2[1]~59_combout\ & (\uut|register_file|Mux7~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux7~9_combout\,
	datac => \uut|register_file|Mux9~9_combout\,
	datad => \uut|alu_in2[1]~59_combout\,
	combout => \uut|alu1|ShiftLeft0~93_combout\);

-- Location: LCCOMB_X69_Y33_N22
\uut|alu1|ShiftLeft0~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~96_combout\ = (\uut|alu1|ShiftLeft0~95_combout\) # ((\uut|alu_in2[0]~58_combout\ & \uut|alu1|ShiftLeft0~93_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftLeft0~95_combout\,
	datab => \uut|alu_in2[0]~58_combout\,
	datad => \uut|alu1|ShiftLeft0~93_combout\,
	combout => \uut|alu1|ShiftLeft0~96_combout\);

-- Location: LCCOMB_X69_Y29_N20
\uut|alu1|result[29]~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[29]~308_combout\ = (\uut|Pipe_alu_out[3]~10_combout\ & (((!\uut|alu1|ShiftRight0~13_combout\)))) # (!\uut|Pipe_alu_out[3]~10_combout\ & ((\uut|alu1|ShiftRight0~13_combout\ & (\uut|alu1|ShiftLeft0~104_combout\)) # 
-- (!\uut|alu1|ShiftRight0~13_combout\ & ((\uut|alu1|ShiftLeft0~96_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftLeft0~104_combout\,
	datab => \uut|Pipe_alu_out[3]~10_combout\,
	datac => \uut|alu1|ShiftLeft0~96_combout\,
	datad => \uut|alu1|ShiftRight0~13_combout\,
	combout => \uut|alu1|result[29]~308_combout\);

-- Location: LCCOMB_X69_Y29_N2
\uut|alu1|result[29]~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[29]~309_combout\ = (\uut|Pipe_alu_out[3]~10_combout\ & ((\uut|alu1|result[29]~308_combout\ & ((\uut|alu1|ShiftLeft0~86_combout\))) # (!\uut|alu1|result[29]~308_combout\ & (\uut|alu1|ShiftLeft0~101_combout\)))) # 
-- (!\uut|Pipe_alu_out[3]~10_combout\ & (((\uut|alu1|result[29]~308_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftLeft0~101_combout\,
	datab => \uut|alu1|ShiftLeft0~86_combout\,
	datac => \uut|Pipe_alu_out[3]~10_combout\,
	datad => \uut|alu1|result[29]~308_combout\,
	combout => \uut|alu1|result[29]~309_combout\);

-- Location: LCCOMB_X68_Y33_N26
\uut|Pipe_alu_out[29]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|Pipe_alu_out[29]~22_combout\ = (\IRAM|auto_generated|q_a\(26) & !\IRAM|auto_generated|q_a\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \IRAM|auto_generated|q_a\(26),
	datad => \IRAM|auto_generated|q_a\(25),
	combout => \uut|Pipe_alu_out[29]~22_combout\);

-- Location: LCCOMB_X66_Y34_N30
\uut|alu_in2[29]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu_in2[29]~64_combout\ = (\uut|instr_decode|operand_sel~0_combout\ & (\uut|pc_calculation|Add0~52_combout\)) # (!\uut|instr_decode|operand_sel~0_combout\ & ((\uut|register_file|Mux34~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|operand_sel~0_combout\,
	datac => \uut|pc_calculation|Add0~52_combout\,
	datad => \uut|register_file|Mux34~9_combout\,
	combout => \uut|alu_in2[29]~64_combout\);

-- Location: LCCOMB_X66_Y34_N12
\uut|alu_in2[28]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu_in2[28]~65_combout\ = (\uut|instr_decode|operand_sel~0_combout\ & ((\uut|pc_calculation|Add0~52_combout\))) # (!\uut|instr_decode|operand_sel~0_combout\ & (\uut|register_file|Mux35~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux35~9_combout\,
	datac => \uut|pc_calculation|Add0~52_combout\,
	datad => \uut|instr_decode|operand_sel~0_combout\,
	combout => \uut|alu_in2[28]~65_combout\);

-- Location: LCCOMB_X66_Y34_N2
\uut|alu_in2[27]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu_in2[27]~66_combout\ = (\uut|instr_decode|operand_sel~0_combout\ & (\uut|pc_calculation|Add0~52_combout\)) # (!\uut|instr_decode|operand_sel~0_combout\ & ((\uut|register_file|Mux36~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|operand_sel~0_combout\,
	datac => \uut|pc_calculation|Add0~52_combout\,
	datad => \uut|register_file|Mux36~9_combout\,
	combout => \uut|alu_in2[27]~66_combout\);

-- Location: LCCOMB_X66_Y37_N22
\uut|alu1|Add1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add1~54_combout\ = (\uut|alu_in2[27]~66_combout\ & ((\uut|register_file|Mux4~9_combout\ & (!\uut|alu1|Add1~53\)) # (!\uut|register_file|Mux4~9_combout\ & ((\uut|alu1|Add1~53\) # (GND))))) # (!\uut|alu_in2[27]~66_combout\ & 
-- ((\uut|register_file|Mux4~9_combout\ & (\uut|alu1|Add1~53\ & VCC)) # (!\uut|register_file|Mux4~9_combout\ & (!\uut|alu1|Add1~53\))))
-- \uut|alu1|Add1~55\ = CARRY((\uut|alu_in2[27]~66_combout\ & ((!\uut|alu1|Add1~53\) # (!\uut|register_file|Mux4~9_combout\))) # (!\uut|alu_in2[27]~66_combout\ & (!\uut|register_file|Mux4~9_combout\ & !\uut|alu1|Add1~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[27]~66_combout\,
	datab => \uut|register_file|Mux4~9_combout\,
	datad => VCC,
	cin => \uut|alu1|Add1~53\,
	combout => \uut|alu1|Add1~54_combout\,
	cout => \uut|alu1|Add1~55\);

-- Location: LCCOMB_X66_Y37_N24
\uut|alu1|Add1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add1~56_combout\ = ((\uut|alu_in2[28]~65_combout\ $ (\uut|register_file|Mux3~9_combout\ $ (\uut|alu1|Add1~55\)))) # (GND)
-- \uut|alu1|Add1~57\ = CARRY((\uut|alu_in2[28]~65_combout\ & (\uut|register_file|Mux3~9_combout\ & !\uut|alu1|Add1~55\)) # (!\uut|alu_in2[28]~65_combout\ & ((\uut|register_file|Mux3~9_combout\) # (!\uut|alu1|Add1~55\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[28]~65_combout\,
	datab => \uut|register_file|Mux3~9_combout\,
	datad => VCC,
	cin => \uut|alu1|Add1~55\,
	combout => \uut|alu1|Add1~56_combout\,
	cout => \uut|alu1|Add1~57\);

-- Location: LCCOMB_X66_Y37_N26
\uut|alu1|Add1~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add1~58_combout\ = (\uut|alu_in2[29]~64_combout\ & ((\uut|register_file|Mux2~9_combout\ & (!\uut|alu1|Add1~57\)) # (!\uut|register_file|Mux2~9_combout\ & ((\uut|alu1|Add1~57\) # (GND))))) # (!\uut|alu_in2[29]~64_combout\ & 
-- ((\uut|register_file|Mux2~9_combout\ & (\uut|alu1|Add1~57\ & VCC)) # (!\uut|register_file|Mux2~9_combout\ & (!\uut|alu1|Add1~57\))))
-- \uut|alu1|Add1~59\ = CARRY((\uut|alu_in2[29]~64_combout\ & ((!\uut|alu1|Add1~57\) # (!\uut|register_file|Mux2~9_combout\))) # (!\uut|alu_in2[29]~64_combout\ & (!\uut|register_file|Mux2~9_combout\ & !\uut|alu1|Add1~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[29]~64_combout\,
	datab => \uut|register_file|Mux2~9_combout\,
	datad => VCC,
	cin => \uut|alu1|Add1~57\,
	combout => \uut|alu1|Add1~58_combout\,
	cout => \uut|alu1|Add1~59\);

-- Location: LCCOMB_X68_Y33_N16
\uut|alu1|result[29]~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[29]~310_combout\ = (\uut|Pipe_alu_out[29]~23_combout\ & (((\uut|Pipe_alu_out[29]~22_combout\)))) # (!\uut|Pipe_alu_out[29]~23_combout\ & ((\uut|Pipe_alu_out[29]~22_combout\ & (\uut|alu1|result[29]~309_combout\)) # 
-- (!\uut|Pipe_alu_out[29]~22_combout\ & ((\uut|alu1|Add1~58_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[29]~309_combout\,
	datab => \uut|Pipe_alu_out[29]~23_combout\,
	datac => \uut|Pipe_alu_out[29]~22_combout\,
	datad => \uut|alu1|Add1~58_combout\,
	combout => \uut|alu1|result[29]~310_combout\);

-- Location: LCCOMB_X68_Y33_N6
\uut|alu1|result[29]~311\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[29]~311_combout\ = (\uut|Pipe_alu_out[29]~23_combout\ & ((\uut|alu1|result[29]~310_combout\ & ((\uut|alu1|ShiftLeft0~46_combout\))) # (!\uut|alu1|result[29]~310_combout\ & (\uut|alu1|result[29]~307_combout\)))) # 
-- (!\uut|Pipe_alu_out[29]~23_combout\ & (((\uut|alu1|result[29]~310_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[29]~307_combout\,
	datab => \uut|Pipe_alu_out[29]~23_combout\,
	datac => \uut|alu1|ShiftLeft0~46_combout\,
	datad => \uut|alu1|result[29]~310_combout\,
	combout => \uut|alu1|result[29]~311_combout\);

-- Location: LCCOMB_X68_Y33_N20
\uut|alu1|result~346\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result~346_combout\ = (\uut|register_file|Mux2~9_combout\ & ((\uut|instr_decode|operand_sel~0_combout\ & ((\uut|pc_calculation|Add0~52_combout\))) # (!\uut|instr_decode|operand_sel~0_combout\ & (\uut|register_file|Mux34~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux34~9_combout\,
	datab => \uut|instr_decode|operand_sel~0_combout\,
	datac => \uut|pc_calculation|Add0~52_combout\,
	datad => \uut|register_file|Mux2~9_combout\,
	combout => \uut|alu1|result~346_combout\);

-- Location: LCCOMB_X69_Y34_N2
\uut|Pipe_alu_out[29]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|Pipe_alu_out[29]~24_combout\ = (\uut|alu1|result[16]~209_combout\ & (!\IRAM|auto_generated|q_a\(27) & (\uut|Pipe_alu_out[21]~18_combout\ & !\uut|Pipe_alu_out[21]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[16]~209_combout\,
	datab => \IRAM|auto_generated|q_a\(27),
	datac => \uut|Pipe_alu_out[21]~18_combout\,
	datad => \uut|Pipe_alu_out[21]~16_combout\,
	combout => \uut|Pipe_alu_out[29]~24_combout\);

-- Location: LCCOMB_X70_Y34_N26
\uut|Pipe_alu_out[29]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|Pipe_alu_out[29]~25_combout\ = (\IRAM|auto_generated|q_a\(25) & (!\IRAM|auto_generated|q_a\(26) & ((!\IRAM|auto_generated|q_a\(30)) # (!\IRAM|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(24),
	datab => \IRAM|auto_generated|q_a\(30),
	datac => \IRAM|auto_generated|q_a\(25),
	datad => \IRAM|auto_generated|q_a\(26),
	combout => \uut|Pipe_alu_out[29]~25_combout\);

-- Location: LCCOMB_X70_Y34_N28
\uut|Pipe_alu_out[29]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|Pipe_alu_out[29]~26_combout\ = (\uut|Pipe_alu_out[29]~25_combout\) # (((\IRAM|auto_generated|q_a\(25)) # (!\uut|Pipe_alu_out[21]~17_combout\)) # (!\IRAM|auto_generated|q_a\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[29]~25_combout\,
	datab => \IRAM|auto_generated|q_a\(26),
	datac => \IRAM|auto_generated|q_a\(25),
	datad => \uut|Pipe_alu_out[21]~17_combout\,
	combout => \uut|Pipe_alu_out[29]~26_combout\);

-- Location: LCCOMB_X68_Y34_N2
\uut|Pipe_alu_out[29]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|Pipe_alu_out[29]~11_combout\ = (\IRAM|auto_generated|q_a\(30) & \uut|alu1|ShiftLeft0~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \IRAM|auto_generated|q_a\(30),
	datad => \uut|alu1|ShiftLeft0~12_combout\,
	combout => \uut|Pipe_alu_out[29]~11_combout\);

-- Location: LCCOMB_X69_Y33_N14
\uut|Pipe_alu_out[29]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|Pipe_alu_out[29]~27_combout\ = (\uut|Pipe_alu_out[29]~24_combout\ & ((\uut|Pipe_alu_out[29]~26_combout\) # ((\IRAM|auto_generated|q_a\(24) & \uut|Pipe_alu_out[29]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[29]~24_combout\,
	datab => \IRAM|auto_generated|q_a\(24),
	datac => \uut|Pipe_alu_out[29]~26_combout\,
	datad => \uut|Pipe_alu_out[29]~11_combout\,
	combout => \uut|Pipe_alu_out[29]~27_combout\);

-- Location: LCCOMB_X69_Y34_N20
\uut|Pipe_alu_out[29]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|Pipe_alu_out[29]~28_combout\ = ((\uut|Pipe_alu_out[21]~16_combout\) # ((\IRAM|auto_generated|q_a\(27)) # (\uut|Pipe_alu_out[29]~25_combout\))) # (!\uut|alu1|result[16]~209_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[16]~209_combout\,
	datab => \uut|Pipe_alu_out[21]~16_combout\,
	datac => \IRAM|auto_generated|q_a\(27),
	datad => \uut|Pipe_alu_out[29]~25_combout\,
	combout => \uut|Pipe_alu_out[29]~28_combout\);

-- Location: LCCOMB_X68_Y33_N14
\uut|alu1|result~347\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result~347_combout\ = (\uut|register_file|Mux2~9_combout\) # ((\uut|instr_decode|operand_sel~0_combout\ & ((\uut|pc_calculation|Add0~52_combout\))) # (!\uut|instr_decode|operand_sel~0_combout\ & (\uut|register_file|Mux34~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux34~9_combout\,
	datab => \uut|instr_decode|operand_sel~0_combout\,
	datac => \uut|pc_calculation|Add0~52_combout\,
	datad => \uut|register_file|Mux2~9_combout\,
	combout => \uut|alu1|result~347_combout\);

-- Location: LCCOMB_X63_Y37_N22
\uut|alu1|Add0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add0~54_combout\ = (\uut|register_file|Mux4~9_combout\ & ((\uut|alu_in2[27]~66_combout\ & (\uut|alu1|Add0~53\ & VCC)) # (!\uut|alu_in2[27]~66_combout\ & (!\uut|alu1|Add0~53\)))) # (!\uut|register_file|Mux4~9_combout\ & 
-- ((\uut|alu_in2[27]~66_combout\ & (!\uut|alu1|Add0~53\)) # (!\uut|alu_in2[27]~66_combout\ & ((\uut|alu1|Add0~53\) # (GND)))))
-- \uut|alu1|Add0~55\ = CARRY((\uut|register_file|Mux4~9_combout\ & (!\uut|alu_in2[27]~66_combout\ & !\uut|alu1|Add0~53\)) # (!\uut|register_file|Mux4~9_combout\ & ((!\uut|alu1|Add0~53\) # (!\uut|alu_in2[27]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux4~9_combout\,
	datab => \uut|alu_in2[27]~66_combout\,
	datad => VCC,
	cin => \uut|alu1|Add0~53\,
	combout => \uut|alu1|Add0~54_combout\,
	cout => \uut|alu1|Add0~55\);

-- Location: LCCOMB_X63_Y37_N24
\uut|alu1|Add0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add0~56_combout\ = ((\uut|alu_in2[28]~65_combout\ $ (\uut|register_file|Mux3~9_combout\ $ (!\uut|alu1|Add0~55\)))) # (GND)
-- \uut|alu1|Add0~57\ = CARRY((\uut|alu_in2[28]~65_combout\ & ((\uut|register_file|Mux3~9_combout\) # (!\uut|alu1|Add0~55\))) # (!\uut|alu_in2[28]~65_combout\ & (\uut|register_file|Mux3~9_combout\ & !\uut|alu1|Add0~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[28]~65_combout\,
	datab => \uut|register_file|Mux3~9_combout\,
	datad => VCC,
	cin => \uut|alu1|Add0~55\,
	combout => \uut|alu1|Add0~56_combout\,
	cout => \uut|alu1|Add0~57\);

-- Location: LCCOMB_X63_Y37_N26
\uut|alu1|Add0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add0~58_combout\ = (\uut|alu_in2[29]~64_combout\ & ((\uut|register_file|Mux2~9_combout\ & (\uut|alu1|Add0~57\ & VCC)) # (!\uut|register_file|Mux2~9_combout\ & (!\uut|alu1|Add0~57\)))) # (!\uut|alu_in2[29]~64_combout\ & 
-- ((\uut|register_file|Mux2~9_combout\ & (!\uut|alu1|Add0~57\)) # (!\uut|register_file|Mux2~9_combout\ & ((\uut|alu1|Add0~57\) # (GND)))))
-- \uut|alu1|Add0~59\ = CARRY((\uut|alu_in2[29]~64_combout\ & (!\uut|register_file|Mux2~9_combout\ & !\uut|alu1|Add0~57\)) # (!\uut|alu_in2[29]~64_combout\ & ((!\uut|alu1|Add0~57\) # (!\uut|register_file|Mux2~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[29]~64_combout\,
	datab => \uut|register_file|Mux2~9_combout\,
	datad => VCC,
	cin => \uut|alu1|Add0~57\,
	combout => \uut|alu1|Add0~58_combout\,
	cout => \uut|alu1|Add0~59\);

-- Location: LCCOMB_X68_Y33_N24
\uut|alu1|result[29]~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[29]~312_combout\ = (\uut|Pipe_alu_out[29]~28_combout\ & ((\uut|Pipe_alu_out[29]~24_combout\) # ((\uut|alu1|Add0~58_combout\)))) # (!\uut|Pipe_alu_out[29]~28_combout\ & (!\uut|Pipe_alu_out[29]~24_combout\ & 
-- (\uut|alu1|result~347_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[29]~28_combout\,
	datab => \uut|Pipe_alu_out[29]~24_combout\,
	datac => \uut|alu1|result~347_combout\,
	datad => \uut|alu1|Add0~58_combout\,
	combout => \uut|alu1|result[29]~312_combout\);

-- Location: LCCOMB_X68_Y33_N22
\uut|alu1|result[29]~313\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[29]~313_combout\ = (\uut|Pipe_alu_out[29]~27_combout\ & ((\uut|alu1|result[29]~312_combout\ & ((\uut|alu1|result~346_combout\))) # (!\uut|alu1|result[29]~312_combout\ & (\uut|alu1|result[29]~311_combout\)))) # 
-- (!\uut|Pipe_alu_out[29]~27_combout\ & (((\uut|alu1|result[29]~312_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[29]~311_combout\,
	datab => \uut|alu1|result~346_combout\,
	datac => \uut|Pipe_alu_out[29]~27_combout\,
	datad => \uut|alu1|result[29]~312_combout\,
	combout => \uut|alu1|result[29]~313_combout\);

-- Location: FF_X68_Y33_N23
\uut|Pipe_alu_out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|alu1|result[29]~313_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_alu_out\(29));

-- Location: LCCOMB_X70_Y31_N16
\uut|rf_in1[29]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[29]~63_combout\ = (\uut|Pipe_mul_out\(29) & ((\uut|rf_in1[0]~2_combout\) # ((\uut|Pipe_alu_out\(29) & !\uut|Pipe_wb_sel.wb_alu~q\)))) # (!\uut|Pipe_mul_out\(29) & (\uut|Pipe_alu_out\(29) & ((!\uut|Pipe_wb_sel.wb_alu~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_mul_out\(29),
	datab => \uut|Pipe_alu_out\(29),
	datac => \uut|rf_in1[0]~2_combout\,
	datad => \uut|Pipe_wb_sel.wb_alu~q\,
	combout => \uut|rf_in1[29]~63_combout\);

-- Location: LCCOMB_X61_Y21_N4
\bus1|c2_rdatabus[29]~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[29]~305_combout\ = (\my_counter|read_addr\(0) & ((\my_counter|count[1][29]~q\) # ((\my_counter|read_addr\(1))))) # (!\my_counter|read_addr\(0) & (((\my_counter|count[0][29]~q\ & !\my_counter|read_addr\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[1][29]~q\,
	datab => \my_counter|read_addr\(0),
	datac => \my_counter|count[0][29]~q\,
	datad => \my_counter|read_addr\(1),
	combout => \bus1|c2_rdatabus[29]~305_combout\);

-- Location: LCCOMB_X62_Y24_N22
\my_counter|count[3][27]~398\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[3][27]~398_combout\ = (\my_counter|count[3][27]~q\ & ((\my_counter|cstate[3].count_up~q\ & (!\my_counter|count[3][26]~391\)) # (!\my_counter|cstate[3].count_up~q\ & (\my_counter|count[3][26]~391\ & VCC)))) # (!\my_counter|count[3][27]~q\ 
-- & ((\my_counter|cstate[3].count_up~q\ & ((\my_counter|count[3][26]~391\) # (GND))) # (!\my_counter|cstate[3].count_up~q\ & (!\my_counter|count[3][26]~391\))))
-- \my_counter|count[3][27]~399\ = CARRY((\my_counter|count[3][27]~q\ & (\my_counter|cstate[3].count_up~q\ & !\my_counter|count[3][26]~391\)) # (!\my_counter|count[3][27]~q\ & ((\my_counter|cstate[3].count_up~q\) # (!\my_counter|count[3][26]~391\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[3][27]~q\,
	datab => \my_counter|cstate[3].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[3][26]~391\,
	combout => \my_counter|count[3][27]~398_combout\,
	cout => \my_counter|count[3][27]~399\);

-- Location: LCCOMB_X62_Y24_N24
\my_counter|count[3][28]~406\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[3][28]~406_combout\ = ((\my_counter|cstate[3].count_up~q\ $ (\my_counter|count[3][28]~q\ $ (\my_counter|count[3][27]~399\)))) # (GND)
-- \my_counter|count[3][28]~407\ = CARRY((\my_counter|cstate[3].count_up~q\ & (\my_counter|count[3][28]~q\ & !\my_counter|count[3][27]~399\)) # (!\my_counter|cstate[3].count_up~q\ & ((\my_counter|count[3][28]~q\) # (!\my_counter|count[3][27]~399\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[3].count_up~q\,
	datab => \my_counter|count[3][28]~q\,
	datad => VCC,
	cin => \my_counter|count[3][27]~399\,
	combout => \my_counter|count[3][28]~406_combout\,
	cout => \my_counter|count[3][28]~407\);

-- Location: LCCOMB_X61_Y24_N22
\bus2|S1_WDATABUS[28]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S1_WDATABUS[28]~29_combout\ = (\bus1|c1_wdatabus[28]~29_combout\ & \bus2|S1_WDATABUS[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_wdatabus[28]~29_combout\,
	datad => \bus2|S1_WDATABUS[0]~0_combout\,
	combout => \bus2|S1_WDATABUS[28]~29_combout\);

-- Location: FF_X62_Y24_N25
\my_counter|count[3][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[3][28]~406_combout\,
	asdata => \bus2|S1_WDATABUS[28]~29_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[3]~5_combout\,
	ena => \my_counter|count[3][8]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[3][28]~q\);

-- Location: LCCOMB_X62_Y24_N26
\my_counter|count[3][29]~414\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[3][29]~414_combout\ = (\my_counter|count[3][29]~q\ & ((\my_counter|cstate[3].count_up~q\ & (!\my_counter|count[3][28]~407\)) # (!\my_counter|cstate[3].count_up~q\ & (\my_counter|count[3][28]~407\ & VCC)))) # (!\my_counter|count[3][29]~q\ 
-- & ((\my_counter|cstate[3].count_up~q\ & ((\my_counter|count[3][28]~407\) # (GND))) # (!\my_counter|cstate[3].count_up~q\ & (!\my_counter|count[3][28]~407\))))
-- \my_counter|count[3][29]~415\ = CARRY((\my_counter|count[3][29]~q\ & (\my_counter|cstate[3].count_up~q\ & !\my_counter|count[3][28]~407\)) # (!\my_counter|count[3][29]~q\ & ((\my_counter|cstate[3].count_up~q\) # (!\my_counter|count[3][28]~407\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[3][29]~q\,
	datab => \my_counter|cstate[3].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[3][28]~407\,
	combout => \my_counter|count[3][29]~414_combout\,
	cout => \my_counter|count[3][29]~415\);

-- Location: FF_X62_Y24_N27
\my_counter|count[3][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[3][29]~414_combout\,
	asdata => \bus2|S1_WDATABUS[29]~30_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[3]~5_combout\,
	ena => \my_counter|count[3][8]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[3][29]~q\);

-- Location: LCCOMB_X61_Y21_N2
\bus1|c2_rdatabus[29]~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[29]~306_combout\ = (\my_counter|read_addr\(1) & ((\bus1|c2_rdatabus[29]~305_combout\ & ((\my_counter|count[3][29]~q\))) # (!\bus1|c2_rdatabus[29]~305_combout\ & (\my_counter|count[2][29]~q\)))) # (!\my_counter|read_addr\(1) & 
-- (((\bus1|c2_rdatabus[29]~305_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|read_addr\(1),
	datab => \my_counter|count[2][29]~q\,
	datac => \bus1|c2_rdatabus[29]~305_combout\,
	datad => \my_counter|count[3][29]~q\,
	combout => \bus1|c2_rdatabus[29]~306_combout\);

-- Location: LCCOMB_X58_Y29_N6
\bus1|S4_WDATABUS[29]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S4_WDATABUS[29]~29_combout\ = (\bus1|c1_op.master.default~0_combout\ & (\bus1|c1_wdatabus[29]~30_combout\ & \bus1|c1_op~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_op.master.default~0_combout\,
	datab => \bus1|c1_wdatabus[29]~30_combout\,
	datac => \bus1|c1_op~9_combout\,
	combout => \bus1|S4_WDATABUS[29]~29_combout\);

-- Location: LCCOMB_X54_Y27_N28
\my_dma|rstep_reg[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|rstep_reg[29]~feeder_combout\ = \bus1|S4_WDATABUS[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bus1|S4_WDATABUS[29]~29_combout\,
	combout => \my_dma|rstep_reg[29]~feeder_combout\);

-- Location: FF_X54_Y27_N29
\my_dma|rstep_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|rstep_reg[29]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|rstep_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstep_reg\(29));

-- Location: FF_X58_Y29_N3
\my_dma|wstep_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[29]~29_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|wstep_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstep_reg\(29));

-- Location: LCCOMB_X54_Y27_N30
\my_dma|rstart_reg[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|rstart_reg[29]~feeder_combout\ = \bus1|S4_WDATABUS[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bus1|S4_WDATABUS[29]~29_combout\,
	combout => \my_dma|rstart_reg[29]~feeder_combout\);

-- Location: FF_X54_Y27_N31
\my_dma|rstart_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|rstart_reg[29]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|rstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstart_reg\(29));

-- Location: FF_X58_Y29_N29
\my_dma|wstart_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[29]~29_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|wstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstart_reg\(29));

-- Location: LCCOMB_X58_Y29_N28
\bus1|c2_rdatabus[29]~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[29]~299_combout\ = (\my_dma|ck_S4_ADDRBUS\(1) & (\my_dma|rstart_reg\(29) & ((\my_dma|ck_S4_ADDRBUS\(0))))) # (!\my_dma|ck_S4_ADDRBUS\(1) & (((\my_dma|wstart_reg\(29)) # (!\my_dma|ck_S4_ADDRBUS\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|ck_S4_ADDRBUS\(1),
	datab => \my_dma|rstart_reg\(29),
	datac => \my_dma|wstart_reg\(29),
	datad => \my_dma|ck_S4_ADDRBUS\(0),
	combout => \bus1|c2_rdatabus[29]~299_combout\);

-- Location: LCCOMB_X58_Y29_N2
\bus1|c2_rdatabus[29]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[29]~300_combout\ = (\my_dma|ck_S4_ADDRBUS\(0) & (((\bus1|c2_rdatabus[29]~299_combout\)))) # (!\my_dma|ck_S4_ADDRBUS\(0) & ((\bus1|c2_rdatabus[29]~299_combout\ & ((\my_dma|wstep_reg\(29)))) # (!\bus1|c2_rdatabus[29]~299_combout\ & 
-- (\my_dma|rstep_reg\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|ck_S4_ADDRBUS\(0),
	datab => \my_dma|rstep_reg\(29),
	datac => \my_dma|wstep_reg\(29),
	datad => \bus1|c2_rdatabus[29]~299_combout\,
	combout => \bus1|c2_rdatabus[29]~300_combout\);

-- Location: LCCOMB_X58_Y28_N20
\bus1|S4_WDATABUS[28]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S4_WDATABUS[28]~28_combout\ = (\bus1|c1_op.master.default~0_combout\ & (\bus1|c1_wdatabus[28]~29_combout\ & \bus1|c1_op~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c1_op.master.default~0_combout\,
	datac => \bus1|c1_wdatabus[28]~29_combout\,
	datad => \bus1|c1_op~9_combout\,
	combout => \bus1|S4_WDATABUS[28]~28_combout\);

-- Location: LCCOMB_X55_Y27_N16
\my_dma|rstep_reg[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|rstep_reg[28]~feeder_combout\ = \bus1|S4_WDATABUS[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|S4_WDATABUS[28]~28_combout\,
	combout => \my_dma|rstep_reg[28]~feeder_combout\);

-- Location: FF_X55_Y27_N17
\my_dma|rstep_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|rstep_reg[28]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|rstep_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstep_reg\(28));

-- Location: LCCOMB_X56_Y27_N6
\bus1|S4_WDATABUS[27]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S4_WDATABUS[27]~27_combout\ = (\bus1|c1_op.master.default~0_combout\ & (\bus1|c1_wdatabus[27]~28_combout\ & \bus1|c1_op~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c1_op.master.default~0_combout\,
	datac => \bus1|c1_wdatabus[27]~28_combout\,
	datad => \bus1|c1_op~9_combout\,
	combout => \bus1|S4_WDATABUS[27]~27_combout\);

-- Location: LCCOMB_X54_Y27_N20
\my_dma|rstep_reg[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|rstep_reg[27]~feeder_combout\ = \bus1|S4_WDATABUS[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bus1|S4_WDATABUS[27]~27_combout\,
	combout => \my_dma|rstep_reg[27]~feeder_combout\);

-- Location: FF_X54_Y27_N21
\my_dma|rstep_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|rstep_reg[27]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|rstep_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstep_reg\(27));

-- Location: LCCOMB_X54_Y31_N22
\my_dma|raddr_reg[27]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[27]~86_combout\ = (\my_dma|rstep_reg\(27) & ((\my_dma|raddr_reg\(27) & (\my_dma|raddr_reg[26]~85\ & VCC)) # (!\my_dma|raddr_reg\(27) & (!\my_dma|raddr_reg[26]~85\)))) # (!\my_dma|rstep_reg\(27) & ((\my_dma|raddr_reg\(27) & 
-- (!\my_dma|raddr_reg[26]~85\)) # (!\my_dma|raddr_reg\(27) & ((\my_dma|raddr_reg[26]~85\) # (GND)))))
-- \my_dma|raddr_reg[27]~87\ = CARRY((\my_dma|rstep_reg\(27) & (!\my_dma|raddr_reg\(27) & !\my_dma|raddr_reg[26]~85\)) # (!\my_dma|rstep_reg\(27) & ((!\my_dma|raddr_reg[26]~85\) # (!\my_dma|raddr_reg\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|rstep_reg\(27),
	datab => \my_dma|raddr_reg\(27),
	datad => VCC,
	cin => \my_dma|raddr_reg[26]~85\,
	combout => \my_dma|raddr_reg[27]~86_combout\,
	cout => \my_dma|raddr_reg[27]~87\);

-- Location: LCCOMB_X55_Y31_N14
\my_dma|raddr_reg[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[27]~feeder_combout\ = \my_dma|raddr_reg[27]~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_dma|raddr_reg[27]~86_combout\,
	combout => \my_dma|raddr_reg[27]~feeder_combout\);

-- Location: LCCOMB_X54_Y27_N10
\my_dma|rstart_reg[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|rstart_reg[27]~feeder_combout\ = \bus1|S4_WDATABUS[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bus1|S4_WDATABUS[27]~27_combout\,
	combout => \my_dma|rstart_reg[27]~feeder_combout\);

-- Location: FF_X54_Y27_N11
\my_dma|rstart_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|rstart_reg[27]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|rstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstart_reg\(27));

-- Location: FF_X55_Y31_N15
\my_dma|raddr_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|raddr_reg[27]~feeder_combout\,
	asdata => \my_dma|rstart_reg\(27),
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|raddr_reg\(27));

-- Location: LCCOMB_X54_Y31_N24
\my_dma|raddr_reg[28]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[28]~88_combout\ = ((\my_dma|raddr_reg\(28) $ (\my_dma|rstep_reg\(28) $ (!\my_dma|raddr_reg[27]~87\)))) # (GND)
-- \my_dma|raddr_reg[28]~89\ = CARRY((\my_dma|raddr_reg\(28) & ((\my_dma|rstep_reg\(28)) # (!\my_dma|raddr_reg[27]~87\))) # (!\my_dma|raddr_reg\(28) & (\my_dma|rstep_reg\(28) & !\my_dma|raddr_reg[27]~87\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|raddr_reg\(28),
	datab => \my_dma|rstep_reg\(28),
	datad => VCC,
	cin => \my_dma|raddr_reg[27]~87\,
	combout => \my_dma|raddr_reg[28]~88_combout\,
	cout => \my_dma|raddr_reg[28]~89\);

-- Location: LCCOMB_X55_Y29_N10
\my_dma|raddr_reg[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[28]~feeder_combout\ = \my_dma|raddr_reg[28]~88_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_dma|raddr_reg[28]~88_combout\,
	combout => \my_dma|raddr_reg[28]~feeder_combout\);

-- Location: FF_X55_Y27_N19
\my_dma|rstart_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[28]~28_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|rstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstart_reg\(28));

-- Location: FF_X55_Y29_N11
\my_dma|raddr_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|raddr_reg[28]~feeder_combout\,
	asdata => \my_dma|rstart_reg\(28),
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|raddr_reg\(28));

-- Location: LCCOMB_X54_Y31_N26
\my_dma|raddr_reg[29]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[29]~90_combout\ = (\my_dma|rstep_reg\(29) & ((\my_dma|raddr_reg\(29) & (\my_dma|raddr_reg[28]~89\ & VCC)) # (!\my_dma|raddr_reg\(29) & (!\my_dma|raddr_reg[28]~89\)))) # (!\my_dma|rstep_reg\(29) & ((\my_dma|raddr_reg\(29) & 
-- (!\my_dma|raddr_reg[28]~89\)) # (!\my_dma|raddr_reg\(29) & ((\my_dma|raddr_reg[28]~89\) # (GND)))))
-- \my_dma|raddr_reg[29]~91\ = CARRY((\my_dma|rstep_reg\(29) & (!\my_dma|raddr_reg\(29) & !\my_dma|raddr_reg[28]~89\)) # (!\my_dma|rstep_reg\(29) & ((!\my_dma|raddr_reg[28]~89\) # (!\my_dma|raddr_reg\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|rstep_reg\(29),
	datab => \my_dma|raddr_reg\(29),
	datad => VCC,
	cin => \my_dma|raddr_reg[28]~89\,
	combout => \my_dma|raddr_reg[29]~90_combout\,
	cout => \my_dma|raddr_reg[29]~91\);

-- Location: LCCOMB_X54_Y30_N16
\my_dma|raddr_reg[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[29]~feeder_combout\ = \my_dma|raddr_reg[29]~90_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_dma|raddr_reg[29]~90_combout\,
	combout => \my_dma|raddr_reg[29]~feeder_combout\);

-- Location: FF_X54_Y30_N17
\my_dma|raddr_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|raddr_reg[29]~feeder_combout\,
	asdata => \my_dma|rstart_reg\(29),
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|raddr_reg\(29));

-- Location: LCCOMB_X57_Y29_N8
\bus1|c2_rdatabus[29]~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[29]~301_combout\ = (\my_dma|ck_S4_ADDRBUS\(0) & (\my_dma|raddr_reg\(29) & !\bus1|c2_rdatabus[21]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_dma|ck_S4_ADDRBUS\(0),
	datac => \my_dma|raddr_reg\(29),
	datad => \bus1|c2_rdatabus[21]~8_combout\,
	combout => \bus1|c2_rdatabus[29]~301_combout\);

-- Location: LCCOMB_X70_Y29_N2
\bus1|c2_rdatabus[29]~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[29]~302_combout\ = (\bus1|c1_wdatabus[29]~30_combout\ & (\bus1|c2_rdatabus[0]~10_combout\ & \bus2|S2_WDATABUS[3]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_wdatabus[29]~30_combout\,
	datac => \bus1|c2_rdatabus[0]~10_combout\,
	datad => \bus2|S2_WDATABUS[3]~1_combout\,
	combout => \bus1|c2_rdatabus[29]~302_combout\);

-- Location: LCCOMB_X70_Y29_N16
\bus1|c2_rdatabus[29]~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[29]~303_combout\ = (\bus1|c2_rdatabus[21]~5_combout\ & ((\bus1|c2_rdatabus[21]~6_combout\ & ((\bus1|c2_rdatabus[29]~302_combout\))) # (!\bus1|c2_rdatabus[21]~6_combout\ & (\bus1|c2_rdatabus[29]~301_combout\)))) # 
-- (!\bus1|c2_rdatabus[21]~5_combout\ & (((\bus1|c2_rdatabus[21]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[29]~301_combout\,
	datab => \bus1|c2_rdatabus[21]~5_combout\,
	datac => \bus1|c2_rdatabus[21]~6_combout\,
	datad => \bus1|c2_rdatabus[29]~302_combout\,
	combout => \bus1|c2_rdatabus[29]~303_combout\);

-- Location: LCCOMB_X70_Y29_N10
\bus1|c2_rdatabus[29]~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[29]~304_combout\ = (\bus1|c2_rdatabus[21]~7_combout\ & ((\bus1|c2_rdatabus[29]~303_combout\ & (\bus1|c2_rdatabus[29]~300_combout\)) # (!\bus1|c2_rdatabus[29]~303_combout\ & ((\my_dma|count_reg\(29)))))) # 
-- (!\bus1|c2_rdatabus[21]~7_combout\ & (((\bus1|c2_rdatabus[29]~303_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[29]~300_combout\,
	datab => \bus1|c2_rdatabus[21]~7_combout\,
	datac => \my_dma|count_reg\(29),
	datad => \bus1|c2_rdatabus[29]~303_combout\,
	combout => \bus1|c2_rdatabus[29]~304_combout\);

-- Location: LCCOMB_X70_Y29_N24
\bus1|c2_rdatabus[29]~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[29]~307_combout\ = (\bus1|c2_rdatabus[21]~1_combout\ & ((\bus1|c2_rdatabus[29]~306_combout\) # ((\bus1|c2_rdatabus[0]~14_combout\ & \bus1|c2_rdatabus[29]~304_combout\)))) # (!\bus1|c2_rdatabus[21]~1_combout\ & 
-- (((\bus1|c2_rdatabus[0]~14_combout\ & \bus1|c2_rdatabus[29]~304_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~1_combout\,
	datab => \bus1|c2_rdatabus[29]~306_combout\,
	datac => \bus1|c2_rdatabus[0]~14_combout\,
	datad => \bus1|c2_rdatabus[29]~304_combout\,
	combout => \bus1|c2_rdatabus[29]~307_combout\);

-- Location: LCCOMB_X70_Y29_N30
\uut|rf_in1[29]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[29]~64_combout\ = (\uut|rf_in1[29]~63_combout\) # ((\uut|rf_in1[0]~5_combout\ & ((\bus1|c2_rdatabus[29]~298_combout\) # (\bus1|c2_rdatabus[29]~307_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[29]~298_combout\,
	datab => \uut|rf_in1[29]~63_combout\,
	datac => \uut|rf_in1[0]~5_combout\,
	datad => \bus1|c2_rdatabus[29]~307_combout\,
	combout => \uut|rf_in1[29]~64_combout\);

-- Location: LCCOMB_X69_Y27_N12
\uut|register_file|reg_out[14][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[14][29]~feeder_combout\ = \uut|rf_in1[29]~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[29]~64_combout\,
	combout => \uut|register_file|reg_out[14][29]~feeder_combout\);

-- Location: FF_X69_Y27_N13
\uut|register_file|reg_out[14][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[14][29]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[14][29]~q\);

-- Location: LCCOMB_X69_Y28_N14
\uut|register_file|Mux34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux34~0_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|reg_out[13][29]~q\) # ((\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|reg_out[12][29]~q\ & 
-- !\uut|instr_decode|rs2[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[13][29]~q\,
	datab => \uut|instr_decode|rs2[0]~17_combout\,
	datac => \uut|register_file|reg_out[12][29]~q\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux34~0_combout\);

-- Location: LCCOMB_X69_Y28_N0
\uut|register_file|Mux34~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux34~1_combout\ = (\uut|register_file|Mux34~0_combout\ & (((\uut|register_file|reg_out[15][29]~q\) # (!\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|register_file|Mux34~0_combout\ & (\uut|register_file|reg_out[14][29]~q\ & 
-- ((\uut|instr_decode|rs2[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[14][29]~q\,
	datab => \uut|register_file|reg_out[15][29]~q\,
	datac => \uut|register_file|Mux34~0_combout\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux34~1_combout\);

-- Location: LCCOMB_X70_Y29_N14
\uut|register_file|Mux34~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux34~2_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|register_file|reg_out[10][29]~q\) # (\uut|instr_decode|rs2[0]~17_combout\)))) # (!\uut|instr_decode|rs2[1]~16_combout\ & (\uut|register_file|reg_out[8][29]~q\ & 
-- ((!\uut|instr_decode|rs2[0]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[8][29]~q\,
	datab => \uut|register_file|reg_out[10][29]~q\,
	datac => \uut|instr_decode|rs2[1]~16_combout\,
	datad => \uut|instr_decode|rs2[0]~17_combout\,
	combout => \uut|register_file|Mux34~2_combout\);

-- Location: LCCOMB_X70_Y29_N28
\uut|register_file|Mux34~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux34~3_combout\ = (\uut|register_file|Mux34~2_combout\ & (((\uut|register_file|reg_out[11][29]~q\) # (!\uut|instr_decode|rs2[0]~17_combout\)))) # (!\uut|register_file|Mux34~2_combout\ & (\uut|register_file|reg_out[9][29]~q\ & 
-- ((\uut|instr_decode|rs2[0]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[9][29]~q\,
	datab => \uut|register_file|reg_out[11][29]~q\,
	datac => \uut|register_file|Mux34~2_combout\,
	datad => \uut|instr_decode|rs2[0]~17_combout\,
	combout => \uut|register_file|Mux34~3_combout\);

-- Location: LCCOMB_X70_Y29_N26
\uut|register_file|Mux34~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux34~4_combout\ = (\uut|instr_decode|rs2[3]~15_combout\ & ((\uut|instr_decode|rs2[2]~18_combout\ & (\uut|register_file|Mux34~1_combout\)) # (!\uut|instr_decode|rs2[2]~18_combout\ & ((\uut|register_file|Mux34~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux34~1_combout\,
	datab => \uut|instr_decode|rs2[2]~18_combout\,
	datac => \uut|instr_decode|rs2[3]~15_combout\,
	datad => \uut|register_file|Mux34~3_combout\,
	combout => \uut|register_file|Mux34~4_combout\);

-- Location: LCCOMB_X69_Y27_N4
\uut|register_file|Mux34~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux34~5_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|instr_decode|rs2[1]~16_combout\ & (\uut|register_file|reg_out[6][29]~q\)) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|reg_out[4][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[6][29]~q\,
	datab => \uut|instr_decode|rs2[0]~17_combout\,
	datac => \uut|instr_decode|rs2[1]~16_combout\,
	datad => \uut|register_file|reg_out[4][29]~q\,
	combout => \uut|register_file|Mux34~5_combout\);

-- Location: LCCOMB_X68_Y27_N12
\uut|register_file|Mux34~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux34~6_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|Mux34~5_combout\ & (\uut|register_file|reg_out[7][29]~q\)) # (!\uut|register_file|Mux34~5_combout\ & ((\uut|register_file|reg_out[5][29]~q\))))) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|Mux34~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[0]~17_combout\,
	datab => \uut|register_file|reg_out[7][29]~q\,
	datac => \uut|register_file|reg_out[5][29]~q\,
	datad => \uut|register_file|Mux34~5_combout\,
	combout => \uut|register_file|Mux34~6_combout\);

-- Location: LCCOMB_X66_Y27_N20
\uut|register_file|Mux34~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux34~7_combout\ = (\uut|register_file|Mux42~2_combout\ & ((\uut|register_file|Mux34~6_combout\) # ((!\uut|register_file|Mux42~1_combout\)))) # (!\uut|register_file|Mux42~2_combout\ & (((\uut|register_file|reg_out[1][29]~q\ & 
-- \uut|register_file|Mux42~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux42~2_combout\,
	datab => \uut|register_file|Mux34~6_combout\,
	datac => \uut|register_file|reg_out[1][29]~q\,
	datad => \uut|register_file|Mux42~1_combout\,
	combout => \uut|register_file|Mux34~7_combout\);

-- Location: LCCOMB_X66_Y27_N26
\uut|register_file|Mux34~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux34~8_combout\ = (\uut|register_file|Mux34~7_combout\ & ((\uut|register_file|reg_out[3][29]~q\) # ((!\uut|register_file|Mux42~0_combout\)))) # (!\uut|register_file|Mux34~7_combout\ & (((\uut|register_file|reg_out[2][29]~q\ & 
-- \uut|register_file|Mux42~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[3][29]~q\,
	datab => \uut|register_file|Mux34~7_combout\,
	datac => \uut|register_file|reg_out[2][29]~q\,
	datad => \uut|register_file|Mux42~0_combout\,
	combout => \uut|register_file|Mux34~8_combout\);

-- Location: LCCOMB_X70_Y29_N22
\uut|register_file|Mux34~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux34~9_combout\ = (\uut|register_file|Mux34~4_combout\) # ((!\uut|instr_decode|rs2[3]~15_combout\ & \uut|register_file|Mux34~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[3]~15_combout\,
	datac => \uut|register_file|Mux34~4_combout\,
	datad => \uut|register_file|Mux34~8_combout\,
	combout => \uut|register_file|Mux34~9_combout\);

-- Location: LCCOMB_X70_Y29_N8
\bus1|M2_RDATABUS[29]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|M2_RDATABUS[29]~30_combout\ = (\bus1|M2_RDATABUS[3]~0_combout\ & ((\bus1|c2_rdatabus[29]~307_combout\) # (\bus1|c2_rdatabus[29]~298_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|M2_RDATABUS[3]~0_combout\,
	datab => \bus1|c2_rdatabus[29]~307_combout\,
	datad => \bus1|c2_rdatabus[29]~298_combout\,
	combout => \bus1|M2_RDATABUS[29]~30_combout\);

-- Location: FF_X70_Y29_N9
\my_dma|data_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus1|M2_RDATABUS[29]~30_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|DMA_RFile~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|data_reg\(29));

-- Location: LCCOMB_X70_Y29_N12
\bus1|c1_wdatabus[29]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_wdatabus[29]~30_combout\ = (\uut|register_file|Mux34~9_combout\ & ((\uut|instr_decode|Equal15~1_combout\) # ((\bus1|c1_wdatabus[31]~0_combout\ & \my_dma|data_reg\(29))))) # (!\uut|register_file|Mux34~9_combout\ & (\bus1|c1_wdatabus[31]~0_combout\ 
-- & (\my_dma|data_reg\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux34~9_combout\,
	datab => \bus1|c1_wdatabus[31]~0_combout\,
	datac => \my_dma|data_reg\(29),
	datad => \uut|instr_decode|Equal15~1_combout\,
	combout => \bus1|c1_wdatabus[29]~30_combout\);

-- Location: LCCOMB_X61_Y24_N4
\bus2|S1_WDATABUS[29]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S1_WDATABUS[29]~30_combout\ = (\bus1|c1_wdatabus[29]~30_combout\ & \bus2|S1_WDATABUS[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c1_wdatabus[29]~30_combout\,
	datad => \bus2|S1_WDATABUS[0]~0_combout\,
	combout => \bus2|S1_WDATABUS[29]~30_combout\);

-- Location: FF_X60_Y22_N27
\my_counter|count[1][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[1][29]~410_combout\,
	asdata => \bus2|S1_WDATABUS[29]~30_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[1]~2_combout\,
	ena => \my_counter|count[1][4]~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[1][29]~q\);

-- Location: LCCOMB_X60_Y22_N28
\my_counter|count[1][30]~416\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[1][30]~416_combout\ = ((\my_counter|count[1][30]~q\ $ (\my_counter|cstate[1].count_up~q\ $ (\my_counter|count[1][29]~411\)))) # (GND)
-- \my_counter|count[1][30]~417\ = CARRY((\my_counter|count[1][30]~q\ & ((!\my_counter|count[1][29]~411\) # (!\my_counter|cstate[1].count_up~q\))) # (!\my_counter|count[1][30]~q\ & (!\my_counter|cstate[1].count_up~q\ & !\my_counter|count[1][29]~411\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[1][30]~q\,
	datab => \my_counter|cstate[1].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[1][29]~411\,
	combout => \my_counter|count[1][30]~416_combout\,
	cout => \my_counter|count[1][30]~417\);

-- Location: LCCOMB_X59_Y22_N6
\bus2|S1_WDATABUS[30]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S1_WDATABUS[30]~31_combout\ = (\bus2|S1_WDATABUS[0]~0_combout\ & \bus1|c1_wdatabus[30]~31_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus2|S1_WDATABUS[0]~0_combout\,
	datad => \bus1|c1_wdatabus[30]~31_combout\,
	combout => \bus2|S1_WDATABUS[30]~31_combout\);

-- Location: FF_X60_Y22_N29
\my_counter|count[1][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[1][30]~416_combout\,
	asdata => \bus2|S1_WDATABUS[30]~31_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[1]~2_combout\,
	ena => \my_counter|count[1][4]~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[1][30]~q\);

-- Location: LCCOMB_X62_Y24_N28
\my_counter|count[3][30]~422\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[3][30]~422_combout\ = ((\my_counter|cstate[3].count_up~q\ $ (\my_counter|count[3][30]~q\ $ (\my_counter|count[3][29]~415\)))) # (GND)
-- \my_counter|count[3][30]~423\ = CARRY((\my_counter|cstate[3].count_up~q\ & (\my_counter|count[3][30]~q\ & !\my_counter|count[3][29]~415\)) # (!\my_counter|cstate[3].count_up~q\ & ((\my_counter|count[3][30]~q\) # (!\my_counter|count[3][29]~415\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[3].count_up~q\,
	datab => \my_counter|count[3][30]~q\,
	datad => VCC,
	cin => \my_counter|count[3][29]~415\,
	combout => \my_counter|count[3][30]~422_combout\,
	cout => \my_counter|count[3][30]~423\);

-- Location: FF_X62_Y24_N29
\my_counter|count[3][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[3][30]~422_combout\,
	asdata => \bus2|S1_WDATABUS[30]~31_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[3]~5_combout\,
	ena => \my_counter|count[3][8]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[3][30]~q\);

-- Location: LCCOMB_X62_Y21_N2
\bus1|c2_rdatabus[30]~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[30]~316_combout\ = (\bus1|c2_rdatabus[30]~315_combout\ & (((\my_counter|count[3][30]~q\)) # (!\my_counter|read_addr\(0)))) # (!\bus1|c2_rdatabus[30]~315_combout\ & (\my_counter|read_addr\(0) & (\my_counter|count[1][30]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[30]~315_combout\,
	datab => \my_counter|read_addr\(0),
	datac => \my_counter|count[1][30]~q\,
	datad => \my_counter|count[3][30]~q\,
	combout => \bus1|c2_rdatabus[30]~316_combout\);

-- Location: LCCOMB_X58_Y28_N30
\bus1|S4_WDATABUS[30]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S4_WDATABUS[30]~30_combout\ = (\bus1|c1_wdatabus[30]~31_combout\ & (\bus1|c1_op.master.default~0_combout\ & \bus1|c1_op~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_wdatabus[30]~31_combout\,
	datab => \bus1|c1_op.master.default~0_combout\,
	datad => \bus1|c1_op~9_combout\,
	combout => \bus1|S4_WDATABUS[30]~30_combout\);

-- Location: LCCOMB_X55_Y27_N24
\my_dma|rstep_reg[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|rstep_reg[30]~feeder_combout\ = \bus1|S4_WDATABUS[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|S4_WDATABUS[30]~30_combout\,
	combout => \my_dma|rstep_reg[30]~feeder_combout\);

-- Location: FF_X55_Y27_N25
\my_dma|rstep_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|rstep_reg[30]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|rstep_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstep_reg\(30));

-- Location: FF_X55_Y27_N3
\my_dma|rstart_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[30]~30_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|rstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstart_reg\(30));

-- Location: LCCOMB_X55_Y27_N2
\bus1|c2_rdatabus[30]~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[30]~309_combout\ = (\my_dma|ck_S4_ADDRBUS\(1) & ((\my_dma|ck_S4_ADDRBUS\(0) & ((\my_dma|rstart_reg\(30)))) # (!\my_dma|ck_S4_ADDRBUS\(0) & (\my_dma|rstep_reg\(30))))) # (!\my_dma|ck_S4_ADDRBUS\(1) & (((!\my_dma|ck_S4_ADDRBUS\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|rstep_reg\(30),
	datab => \my_dma|ck_S4_ADDRBUS\(1),
	datac => \my_dma|rstart_reg\(30),
	datad => \my_dma|ck_S4_ADDRBUS\(0),
	combout => \bus1|c2_rdatabus[30]~309_combout\);

-- Location: FF_X58_Y28_N23
\my_dma|wstep_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[30]~30_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|wstep_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstep_reg\(30));

-- Location: LCCOMB_X58_Y28_N16
\my_dma|wstart_reg[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|wstart_reg[30]~feeder_combout\ = \bus1|S4_WDATABUS[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|S4_WDATABUS[30]~30_combout\,
	combout => \my_dma|wstart_reg[30]~feeder_combout\);

-- Location: FF_X58_Y28_N17
\my_dma|wstart_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|wstart_reg[30]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|wstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstart_reg\(30));

-- Location: LCCOMB_X58_Y28_N22
\bus1|c2_rdatabus[30]~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[30]~310_combout\ = (\my_dma|ck_S4_ADDRBUS\(1) & (\bus1|c2_rdatabus[30]~309_combout\)) # (!\my_dma|ck_S4_ADDRBUS\(1) & ((\bus1|c2_rdatabus[30]~309_combout\ & (\my_dma|wstep_reg\(30))) # (!\bus1|c2_rdatabus[30]~309_combout\ & 
-- ((\my_dma|wstart_reg\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|ck_S4_ADDRBUS\(1),
	datab => \bus1|c2_rdatabus[30]~309_combout\,
	datac => \my_dma|wstep_reg\(30),
	datad => \my_dma|wstart_reg\(30),
	combout => \bus1|c2_rdatabus[30]~310_combout\);

-- Location: LCCOMB_X54_Y31_N28
\my_dma|raddr_reg[30]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[30]~92_combout\ = ((\my_dma|raddr_reg\(30) $ (\my_dma|rstep_reg\(30) $ (!\my_dma|raddr_reg[29]~91\)))) # (GND)
-- \my_dma|raddr_reg[30]~93\ = CARRY((\my_dma|raddr_reg\(30) & ((\my_dma|rstep_reg\(30)) # (!\my_dma|raddr_reg[29]~91\))) # (!\my_dma|raddr_reg\(30) & (\my_dma|rstep_reg\(30) & !\my_dma|raddr_reg[29]~91\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|raddr_reg\(30),
	datab => \my_dma|rstep_reg\(30),
	datad => VCC,
	cin => \my_dma|raddr_reg[29]~91\,
	combout => \my_dma|raddr_reg[30]~92_combout\,
	cout => \my_dma|raddr_reg[30]~93\);

-- Location: LCCOMB_X55_Y31_N20
\my_dma|raddr_reg[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[30]~feeder_combout\ = \my_dma|raddr_reg[30]~92_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_dma|raddr_reg[30]~92_combout\,
	combout => \my_dma|raddr_reg[30]~feeder_combout\);

-- Location: FF_X55_Y31_N21
\my_dma|raddr_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|raddr_reg[30]~feeder_combout\,
	asdata => \my_dma|rstart_reg\(30),
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|raddr_reg\(30));

-- Location: LCCOMB_X67_Y30_N24
\bus1|c2_rdatabus[30]~311\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[30]~311_combout\ = (\my_dma|ck_S4_ADDRBUS\(0) & (\my_dma|raddr_reg\(30) & !\bus1|c2_rdatabus[21]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|ck_S4_ADDRBUS\(0),
	datab => \my_dma|raddr_reg\(30),
	datad => \bus1|c2_rdatabus[21]~8_combout\,
	combout => \bus1|c2_rdatabus[30]~311_combout\);

-- Location: LCCOMB_X69_Y30_N18
\bus1|c2_rdatabus[30]~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[30]~312_combout\ = (\bus1|c2_rdatabus[0]~10_combout\ & (\bus2|S2_WDATABUS[3]~1_combout\ & \bus1|c1_wdatabus[30]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c2_rdatabus[0]~10_combout\,
	datac => \bus2|S2_WDATABUS[3]~1_combout\,
	datad => \bus1|c1_wdatabus[30]~31_combout\,
	combout => \bus1|c2_rdatabus[30]~312_combout\);

-- Location: LCCOMB_X69_Y30_N12
\bus1|c2_rdatabus[30]~313\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[30]~313_combout\ = (\bus1|c2_rdatabus[21]~6_combout\ & (((\bus1|c2_rdatabus[30]~312_combout\)) # (!\bus1|c2_rdatabus[21]~5_combout\))) # (!\bus1|c2_rdatabus[21]~6_combout\ & (\bus1|c2_rdatabus[21]~5_combout\ & 
-- (\bus1|c2_rdatabus[30]~311_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~6_combout\,
	datab => \bus1|c2_rdatabus[21]~5_combout\,
	datac => \bus1|c2_rdatabus[30]~311_combout\,
	datad => \bus1|c2_rdatabus[30]~312_combout\,
	combout => \bus1|c2_rdatabus[30]~313_combout\);

-- Location: LCCOMB_X69_Y30_N10
\bus1|c2_rdatabus[30]~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[30]~314_combout\ = (\bus1|c2_rdatabus[21]~7_combout\ & ((\bus1|c2_rdatabus[30]~313_combout\ & (\bus1|c2_rdatabus[30]~310_combout\)) # (!\bus1|c2_rdatabus[30]~313_combout\ & ((\my_dma|count_reg\(30)))))) # 
-- (!\bus1|c2_rdatabus[21]~7_combout\ & (((\bus1|c2_rdatabus[30]~313_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~7_combout\,
	datab => \bus1|c2_rdatabus[30]~310_combout\,
	datac => \my_dma|count_reg\(30),
	datad => \bus1|c2_rdatabus[30]~313_combout\,
	combout => \bus1|c2_rdatabus[30]~314_combout\);

-- Location: LCCOMB_X69_Y30_N16
\bus1|c2_rdatabus[30]~317\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[30]~317_combout\ = (\bus1|c2_rdatabus[0]~14_combout\ & ((\bus1|c2_rdatabus[30]~314_combout\) # ((\bus1|c2_rdatabus[21]~1_combout\ & \bus1|c2_rdatabus[30]~316_combout\)))) # (!\bus1|c2_rdatabus[0]~14_combout\ & 
-- (\bus1|c2_rdatabus[21]~1_combout\ & (\bus1|c2_rdatabus[30]~316_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[0]~14_combout\,
	datab => \bus1|c2_rdatabus[21]~1_combout\,
	datac => \bus1|c2_rdatabus[30]~316_combout\,
	datad => \bus1|c2_rdatabus[30]~314_combout\,
	combout => \bus1|c2_rdatabus[30]~317_combout\);

-- Location: LCCOMB_X69_Y30_N24
\bus1|M2_RDATABUS[30]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|M2_RDATABUS[30]~31_combout\ = (\bus1|M2_RDATABUS[3]~0_combout\ & ((\bus1|c2_rdatabus[30]~308_combout\) # (\bus1|c2_rdatabus[30]~317_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[30]~308_combout\,
	datac => \bus1|M2_RDATABUS[3]~0_combout\,
	datad => \bus1|c2_rdatabus[30]~317_combout\,
	combout => \bus1|M2_RDATABUS[30]~31_combout\);

-- Location: FF_X69_Y30_N25
\my_dma|data_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus1|M2_RDATABUS[30]~31_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|DMA_RFile~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|data_reg\(30));

-- Location: LCCOMB_X69_Y30_N20
\bus1|c1_wdatabus[30]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_wdatabus[30]~31_combout\ = (\bus1|c1_wdatabus[31]~0_combout\ & ((\my_dma|data_reg\(30)) # ((\uut|register_file|Mux33~9_combout\ & \uut|instr_decode|Equal15~1_combout\)))) # (!\bus1|c1_wdatabus[31]~0_combout\ & 
-- (((\uut|register_file|Mux33~9_combout\ & \uut|instr_decode|Equal15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_wdatabus[31]~0_combout\,
	datab => \my_dma|data_reg\(30),
	datac => \uut|register_file|Mux33~9_combout\,
	datad => \uut|instr_decode|Equal15~1_combout\,
	combout => \bus1|c1_wdatabus[30]~31_combout\);

-- Location: LCCOMB_X58_Y24_N2
\bus1|S1_WDATABUS[30]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S1_WDATABUS[30]~30_combout\ = (!\bus1|c1_addrbus[13]~6_combout\ & (\bus1|c1_op.master.default~0_combout\ & (\bus1|c1_wdatabus[30]~31_combout\ & \bus1|process_1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_addrbus[13]~6_combout\,
	datab => \bus1|c1_op.master.default~0_combout\,
	datac => \bus1|c1_wdatabus[30]~31_combout\,
	datad => \bus1|process_1~3_combout\,
	combout => \bus1|S1_WDATABUS[30]~30_combout\);

-- Location: M9K_X64_Y24_N0
\DRAM|auto_generated|ram_block1a30\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF0000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/hgarg/Downloads/ass4_evgeny/dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "altsyncram:DRAM|altsyncram_2f04:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \bus1|S1_MW~combout\,
	portare => \bus1|S1_MR~combout\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \DRAM|auto_generated|_~0_combout\,
	portadatain => \DRAM|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \DRAM|auto_generated|ram_block1a30_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DRAM|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: LCCOMB_X68_Y30_N12
\bus1|c2_rdatabus[30]~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[30]~308_combout\ = (!\bus1|c2_rdatabus[21]~1_combout\ & (\bus1|c2_op.op.read~q\ & (\DRAM|auto_generated|ram_block1a30~portadataout\ & \bus1|c2_op.slave.s1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~1_combout\,
	datab => \bus1|c2_op.op.read~q\,
	datac => \DRAM|auto_generated|ram_block1a30~portadataout\,
	datad => \bus1|c2_op.slave.s1~q\,
	combout => \bus1|c2_rdatabus[30]~308_combout\);

-- Location: LCCOMB_X72_Y31_N28
\uut|mult|Mult0|auto_generated|op_2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|mult|Mult0|auto_generated|op_2~24_combout\ = ((\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT12\ $ (\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT12\ $ (!\uut|mult|Mult0|auto_generated|op_2~23\)))) # (GND)
-- \uut|mult|Mult0|auto_generated|op_2~25\ = CARRY((\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT12\ & ((\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT12\) # (!\uut|mult|Mult0|auto_generated|op_2~23\))) # 
-- (!\uut|mult|Mult0|auto_generated|mac_out6~DATAOUT12\ & (\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT12\ & !\uut|mult|Mult0|auto_generated|op_2~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|mult|Mult0|auto_generated|mac_out6~DATAOUT12\,
	datab => \uut|mult|Mult0|auto_generated|mac_out4~DATAOUT12\,
	datad => VCC,
	cin => \uut|mult|Mult0|auto_generated|op_2~23\,
	combout => \uut|mult|Mult0|auto_generated|op_2~24_combout\,
	cout => \uut|mult|Mult0|auto_generated|op_2~25\);

-- Location: LCCOMB_X73_Y31_N28
\uut|Pipe_mul_out[30]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|Pipe_mul_out[30]~38_combout\ = ((\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT30\ $ (\uut|mult|Mult0|auto_generated|op_2~24_combout\ $ (!\uut|Pipe_mul_out[29]~37\)))) # (GND)
-- \uut|Pipe_mul_out[30]~39\ = CARRY((\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT30\ & ((\uut|mult|Mult0|auto_generated|op_2~24_combout\) # (!\uut|Pipe_mul_out[29]~37\))) # (!\uut|mult|Mult0|auto_generated|mac_out2~DATAOUT30\ & 
-- (\uut|mult|Mult0|auto_generated|op_2~24_combout\ & !\uut|Pipe_mul_out[29]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|mult|Mult0|auto_generated|mac_out2~DATAOUT30\,
	datab => \uut|mult|Mult0|auto_generated|op_2~24_combout\,
	datad => VCC,
	cin => \uut|Pipe_mul_out[29]~37\,
	combout => \uut|Pipe_mul_out[30]~38_combout\,
	cout => \uut|Pipe_mul_out[30]~39\);

-- Location: FF_X73_Y31_N29
\uut|Pipe_mul_out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|Pipe_mul_out[30]~38_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_mul_out\(30));

-- Location: LCCOMB_X66_Y34_N20
\uut|alu_in2[30]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu_in2[30]~63_combout\ = (\uut|instr_decode|operand_sel~0_combout\ & ((\uut|pc_calculation|Add0~52_combout\))) # (!\uut|instr_decode|operand_sel~0_combout\ & (\uut|register_file|Mux33~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|register_file|Mux33~9_combout\,
	datac => \uut|pc_calculation|Add0~52_combout\,
	datad => \uut|instr_decode|operand_sel~0_combout\,
	combout => \uut|alu_in2[30]~63_combout\);

-- Location: LCCOMB_X63_Y37_N28
\uut|alu1|Add0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add0~60_combout\ = ((\uut|alu_in2[30]~63_combout\ $ (\uut|register_file|Mux1~9_combout\ $ (!\uut|alu1|Add0~59\)))) # (GND)
-- \uut|alu1|Add0~61\ = CARRY((\uut|alu_in2[30]~63_combout\ & ((\uut|register_file|Mux1~9_combout\) # (!\uut|alu1|Add0~59\))) # (!\uut|alu_in2[30]~63_combout\ & (\uut|register_file|Mux1~9_combout\ & !\uut|alu1|Add0~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[30]~63_combout\,
	datab => \uut|register_file|Mux1~9_combout\,
	datad => VCC,
	cin => \uut|alu1|Add0~59\,
	combout => \uut|alu1|Add0~60_combout\,
	cout => \uut|alu1|Add0~61\);

-- Location: LCCOMB_X62_Y37_N26
\uut|alu1|result[30]~315\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[30]~315_combout\ = (!\IRAM|auto_generated|q_a\(30) & ((\uut|register_file|Mux1~9_combout\) # (\uut|alu_in2[30]~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IRAM|auto_generated|q_a\(30),
	datac => \uut|register_file|Mux1~9_combout\,
	datad => \uut|alu_in2[30]~63_combout\,
	combout => \uut|alu1|result[30]~315_combout\);

-- Location: LCCOMB_X67_Y37_N8
\uut|alu1|ShiftLeft0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~32_combout\ = (\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftLeft0~29_combout\)) # (!\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftLeft0~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu_in2[2]~60_combout\,
	datac => \uut|alu1|ShiftLeft0~29_combout\,
	datad => \uut|alu1|ShiftLeft0~31_combout\,
	combout => \uut|alu1|ShiftLeft0~32_combout\);

-- Location: LCCOMB_X70_Y37_N22
\uut|alu1|ShiftLeft0~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~109_combout\ = (\uut|alu_in2[3]~61_combout\ & ((\uut|alu1|ShiftLeft0~32_combout\))) # (!\uut|alu_in2[3]~61_combout\ & (\uut|alu1|ShiftLeft0~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[3]~61_combout\,
	datac => \uut|alu1|ShiftLeft0~37_combout\,
	datad => \uut|alu1|ShiftLeft0~32_combout\,
	combout => \uut|alu1|ShiftLeft0~109_combout\);

-- Location: LCCOMB_X69_Y29_N0
\uut|alu1|ShiftLeft0~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~103_combout\ = (\uut|alu_in2[0]~58_combout\ & ((\uut|register_file|Mux4~9_combout\))) # (!\uut|alu_in2[0]~58_combout\ & (\uut|register_file|Mux3~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux3~9_combout\,
	datab => \uut|register_file|Mux4~9_combout\,
	datad => \uut|alu_in2[0]~58_combout\,
	combout => \uut|alu1|ShiftLeft0~103_combout\);

-- Location: LCCOMB_X68_Y39_N10
\uut|alu1|ShiftLeft0~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~105_combout\ = (!\uut|alu_in2[1]~59_combout\ & ((\uut|alu_in2[0]~58_combout\ & (\uut|register_file|Mux2~9_combout\)) # (!\uut|alu_in2[0]~58_combout\ & ((\uut|register_file|Mux1~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[1]~59_combout\,
	datab => \uut|register_file|Mux2~9_combout\,
	datac => \uut|register_file|Mux1~9_combout\,
	datad => \uut|alu_in2[0]~58_combout\,
	combout => \uut|alu1|ShiftLeft0~105_combout\);

-- Location: LCCOMB_X70_Y37_N28
\uut|alu1|ShiftLeft0~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~106_combout\ = (!\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftLeft0~105_combout\) # ((\uut|alu_in2[1]~59_combout\ & \uut|alu1|ShiftLeft0~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[2]~60_combout\,
	datab => \uut|alu_in2[1]~59_combout\,
	datac => \uut|alu1|ShiftLeft0~103_combout\,
	datad => \uut|alu1|ShiftLeft0~105_combout\,
	combout => \uut|alu1|ShiftLeft0~106_combout\);

-- Location: LCCOMB_X70_Y37_N2
\uut|alu1|ShiftLeft0~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~107_combout\ = (!\uut|alu_in2[3]~61_combout\ & ((\uut|alu1|ShiftLeft0~106_combout\) # ((\uut|alu1|ShiftLeft0~99_combout\ & \uut|alu_in2[2]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftLeft0~99_combout\,
	datab => \uut|alu_in2[2]~60_combout\,
	datac => \uut|alu_in2[3]~61_combout\,
	datad => \uut|alu1|ShiftLeft0~106_combout\,
	combout => \uut|alu1|ShiftLeft0~107_combout\);

-- Location: LCCOMB_X70_Y37_N12
\uut|alu1|ShiftLeft0~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~108_combout\ = (!\uut|alu_in2[4]~62_combout\ & ((\uut|alu1|ShiftLeft0~107_combout\) # ((\uut|alu1|ShiftLeft0~89_combout\ & \uut|alu_in2[3]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftLeft0~89_combout\,
	datab => \uut|alu1|ShiftLeft0~107_combout\,
	datac => \uut|alu_in2[3]~61_combout\,
	datad => \uut|alu_in2[4]~62_combout\,
	combout => \uut|alu1|ShiftLeft0~108_combout\);

-- Location: LCCOMB_X70_Y37_N24
\uut|alu1|result[30]~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[30]~314_combout\ = (\uut|Pipe_alu_out[29]~11_combout\ & ((\uut|alu1|ShiftLeft0~108_combout\) # ((\uut|alu_in2[4]~62_combout\ & \uut|alu1|ShiftLeft0~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[29]~11_combout\,
	datab => \uut|alu_in2[4]~62_combout\,
	datac => \uut|alu1|ShiftLeft0~109_combout\,
	datad => \uut|alu1|ShiftLeft0~108_combout\,
	combout => \uut|alu1|result[30]~314_combout\);

-- Location: LCCOMB_X62_Y37_N6
\uut|alu1|result[30]~348\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[30]~348_combout\ = (\uut|alu1|result[30]~315_combout\ & (\IRAM|auto_generated|q_a\(24) $ ((!\IRAM|auto_generated|q_a\(30))))) # (!\uut|alu1|result[30]~315_combout\ & (\uut|alu1|result[30]~314_combout\ & (\IRAM|auto_generated|q_a\(24) $ 
-- (!\IRAM|auto_generated|q_a\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(24),
	datab => \IRAM|auto_generated|q_a\(30),
	datac => \uut|alu1|result[30]~315_combout\,
	datad => \uut|alu1|result[30]~314_combout\,
	combout => \uut|alu1|result[30]~348_combout\);

-- Location: LCCOMB_X68_Y39_N6
\uut|alu1|ShiftRight0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~3_combout\ = (\uut|alu_in2[0]~58_combout\ & (\uut|register_file|Mux0~9_combout\)) # (!\uut|alu_in2[0]~58_combout\ & ((\uut|register_file|Mux1~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|register_file|Mux0~9_combout\,
	datac => \uut|register_file|Mux1~9_combout\,
	datad => \uut|alu_in2[0]~58_combout\,
	combout => \uut|alu1|ShiftRight0~3_combout\);

-- Location: LCCOMB_X62_Y39_N20
\uut|alu1|ShiftRight1~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~65_combout\ = (!\uut|alu_in2[1]~59_combout\ & (\uut|alu1|ShiftRight0~13_combout\ & (\uut|alu1|ShiftRight0~3_combout\ & \uut|alu1|ShiftRight1~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[1]~59_combout\,
	datab => \uut|alu1|ShiftRight0~13_combout\,
	datac => \uut|alu1|ShiftRight0~3_combout\,
	datad => \uut|alu1|ShiftRight1~24_combout\,
	combout => \uut|alu1|ShiftRight1~65_combout\);

-- Location: LCCOMB_X62_Y37_N30
\uut|alu1|result[30]~317\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[30]~317_combout\ = (\IRAM|auto_generated|q_a\(24) & (\IRAM|auto_generated|q_a\(30))) # (!\IRAM|auto_generated|q_a\(24) & ((\IRAM|auto_generated|q_a\(30) & ((\uut|alu1|ShiftRight1~65_combout\))) # (!\IRAM|auto_generated|q_a\(30) & 
-- (\uut|alu_in2[14]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(24),
	datab => \IRAM|auto_generated|q_a\(30),
	datac => \uut|alu_in2[14]~49_combout\,
	datad => \uut|alu1|ShiftRight1~65_combout\,
	combout => \uut|alu1|result[30]~317_combout\);

-- Location: LCCOMB_X68_Y39_N12
\uut|alu1|ShiftRight0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~21_combout\ = (\uut|alu_in2[2]~60_combout\ & (((\uut|register_file|Mux0~9_combout\)))) # (!\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftRight0~20_combout\) # ((\uut|alu_in2[1]~59_combout\ & \uut|register_file|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[1]~59_combout\,
	datab => \uut|alu_in2[2]~60_combout\,
	datac => \uut|register_file|Mux0~9_combout\,
	datad => \uut|alu1|ShiftRight0~20_combout\,
	combout => \uut|alu1|ShiftRight0~21_combout\);

-- Location: LCCOMB_X63_Y39_N0
\uut|alu1|ShiftRight0~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~55_combout\ = (\uut|alu_in2[3]~61_combout\ & (\uut|register_file|Mux0~9_combout\)) # (!\uut|alu_in2[3]~61_combout\ & ((\uut|alu1|ShiftRight1~24_combout\ & ((\uut|alu1|ShiftRight0~21_combout\))) # (!\uut|alu1|ShiftRight1~24_combout\ & 
-- (\uut|register_file|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux0~9_combout\,
	datab => \uut|alu_in2[3]~61_combout\,
	datac => \uut|alu1|ShiftRight1~24_combout\,
	datad => \uut|alu1|ShiftRight0~21_combout\,
	combout => \uut|alu1|ShiftRight0~55_combout\);

-- Location: LCCOMB_X62_Y37_N12
\uut|alu1|result[30]~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[30]~318_combout\ = (\IRAM|auto_generated|q_a\(24) & ((\uut|alu1|result[30]~317_combout\ & ((\uut|alu1|ShiftRight0~55_combout\))) # (!\uut|alu1|result[30]~317_combout\ & (\uut|alu1|Add0~60_combout\)))) # (!\IRAM|auto_generated|q_a\(24) & 
-- (((\uut|alu1|result[30]~317_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(24),
	datab => \uut|alu1|Add0~60_combout\,
	datac => \uut|alu1|result[30]~317_combout\,
	datad => \uut|alu1|ShiftRight0~55_combout\,
	combout => \uut|alu1|result[30]~318_combout\);

-- Location: LCCOMB_X62_Y37_N4
\uut|alu1|result[30]~349\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[30]~349_combout\ = (\IRAM|auto_generated|q_a\(24) & ((\IRAM|auto_generated|q_a\(30) & ((\uut|register_file|Mux1~9_combout\) # (\uut|alu_in2[30]~63_combout\))) # (!\IRAM|auto_generated|q_a\(30) & (\uut|register_file|Mux1~9_combout\ & 
-- \uut|alu_in2[30]~63_combout\)))) # (!\IRAM|auto_generated|q_a\(24) & (\IRAM|auto_generated|q_a\(30) & (\uut|register_file|Mux1~9_combout\ & \uut|alu_in2[30]~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(24),
	datab => \IRAM|auto_generated|q_a\(30),
	datac => \uut|register_file|Mux1~9_combout\,
	datad => \uut|alu_in2[30]~63_combout\,
	combout => \uut|alu1|result[30]~349_combout\);

-- Location: LCCOMB_X62_Y37_N22
\uut|alu1|result[30]~350\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[30]~350_combout\ = (\uut|alu1|result[30]~349_combout\) # ((!\IRAM|auto_generated|q_a\(24) & (!\IRAM|auto_generated|q_a\(30) & \uut|alu1|Add0~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(24),
	datab => \IRAM|auto_generated|q_a\(30),
	datac => \uut|alu1|result[30]~349_combout\,
	datad => \uut|alu1|Add0~60_combout\,
	combout => \uut|alu1|result[30]~350_combout\);

-- Location: LCCOMB_X66_Y37_N28
\uut|alu1|Add1~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add1~60_combout\ = ((\uut|register_file|Mux1~9_combout\ $ (\uut|alu_in2[30]~63_combout\ $ (\uut|alu1|Add1~59\)))) # (GND)
-- \uut|alu1|Add1~61\ = CARRY((\uut|register_file|Mux1~9_combout\ & ((!\uut|alu1|Add1~59\) # (!\uut|alu_in2[30]~63_combout\))) # (!\uut|register_file|Mux1~9_combout\ & (!\uut|alu_in2[30]~63_combout\ & !\uut|alu1|Add1~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux1~9_combout\,
	datab => \uut|alu_in2[30]~63_combout\,
	datad => VCC,
	cin => \uut|alu1|Add1~59\,
	combout => \uut|alu1|Add1~60_combout\,
	cout => \uut|alu1|Add1~61\);

-- Location: LCCOMB_X62_Y37_N16
\uut|alu1|result[30]~351\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[30]~351_combout\ = (\IRAM|auto_generated|q_a\(24) & ((\IRAM|auto_generated|q_a\(30) & (\uut|alu1|Add1~60_combout\)) # (!\IRAM|auto_generated|q_a\(30) & ((\uut|alu1|Add0~60_combout\))))) # (!\IRAM|auto_generated|q_a\(24) & 
-- (((\uut|alu1|Add0~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(24),
	datab => \IRAM|auto_generated|q_a\(30),
	datac => \uut|alu1|Add1~60_combout\,
	datad => \uut|alu1|Add0~60_combout\,
	combout => \uut|alu1|result[30]~351_combout\);

-- Location: LCCOMB_X62_Y37_N24
\uut|alu1|result[30]~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[30]~316_combout\ = (\IRAM|auto_generated|q_a\(25) & ((\IRAM|auto_generated|q_a\(26)) # ((\uut|alu1|result[30]~350_combout\)))) # (!\IRAM|auto_generated|q_a\(25) & (!\IRAM|auto_generated|q_a\(26) & ((\uut|alu1|result[30]~351_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(25),
	datab => \IRAM|auto_generated|q_a\(26),
	datac => \uut|alu1|result[30]~350_combout\,
	datad => \uut|alu1|result[30]~351_combout\,
	combout => \uut|alu1|result[30]~316_combout\);

-- Location: LCCOMB_X62_Y37_N18
\uut|alu1|result[30]~319\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[30]~319_combout\ = (\IRAM|auto_generated|q_a\(26) & ((\uut|alu1|result[30]~316_combout\ & ((\uut|alu1|result[30]~318_combout\))) # (!\uut|alu1|result[30]~316_combout\ & (\uut|alu1|result[30]~348_combout\)))) # 
-- (!\IRAM|auto_generated|q_a\(26) & (((\uut|alu1|result[30]~316_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[30]~348_combout\,
	datab => \IRAM|auto_generated|q_a\(26),
	datac => \uut|alu1|result[30]~318_combout\,
	datad => \uut|alu1|result[30]~316_combout\,
	combout => \uut|alu1|result[30]~319_combout\);

-- Location: LCCOMB_X62_Y37_N20
\uut|alu1|result[30]~320\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[30]~320_combout\ = (\uut|alu1|result[16]~209_combout\ & ((\uut|alu1|result[30]~319_combout\))) # (!\uut|alu1|result[16]~209_combout\ & (\uut|alu1|Add0~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu1|result[16]~209_combout\,
	datac => \uut|alu1|Add0~60_combout\,
	datad => \uut|alu1|result[30]~319_combout\,
	combout => \uut|alu1|result[30]~320_combout\);

-- Location: FF_X62_Y37_N21
\uut|Pipe_alu_out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|alu1|result[30]~320_combout\,
	asdata => \uut|alu1|Add0~60_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \IRAM|auto_generated|q_a\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_alu_out\(30));

-- Location: LCCOMB_X69_Y30_N22
\uut|rf_in1[30]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[30]~65_combout\ = (\uut|Pipe_wb_sel.wb_alu~q\ & (\uut|Pipe_mul_out\(30) & (\uut|rf_in1[0]~2_combout\))) # (!\uut|Pipe_wb_sel.wb_alu~q\ & ((\uut|Pipe_alu_out\(30)) # ((\uut|Pipe_mul_out\(30) & \uut|rf_in1[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_wb_sel.wb_alu~q\,
	datab => \uut|Pipe_mul_out\(30),
	datac => \uut|rf_in1[0]~2_combout\,
	datad => \uut|Pipe_alu_out\(30),
	combout => \uut|rf_in1[30]~65_combout\);

-- Location: LCCOMB_X69_Y30_N28
\uut|rf_in1[30]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[30]~66_combout\ = (\uut|rf_in1[30]~65_combout\) # ((\uut|rf_in1[0]~5_combout\ & ((\bus1|c2_rdatabus[30]~308_combout\) # (\bus1|c2_rdatabus[30]~317_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[30]~308_combout\,
	datab => \uut|rf_in1[0]~5_combout\,
	datac => \uut|rf_in1[30]~65_combout\,
	datad => \bus1|c2_rdatabus[30]~317_combout\,
	combout => \uut|rf_in1[30]~66_combout\);

-- Location: FF_X66_Y27_N3
\uut|register_file|reg_out[2][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[30]~66_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[2][30]~q\);

-- Location: LCCOMB_X66_Y27_N6
\uut|register_file|Mux1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux1~5_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|instr_decode|rs1[0]~3_combout\)))) # (!\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|instr_decode|rs1[0]~3_combout\ & (\uut|register_file|reg_out[5][30]~q\)) # 
-- (!\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|reg_out[4][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[5][30]~q\,
	datab => \uut|register_file|reg_out[4][30]~q\,
	datac => \uut|instr_decode|rs1[1]~2_combout\,
	datad => \uut|instr_decode|rs1[0]~3_combout\,
	combout => \uut|register_file|Mux1~5_combout\);

-- Location: LCCOMB_X66_Y27_N28
\uut|register_file|Mux1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux1~6_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|Mux1~5_combout\ & ((\uut|register_file|reg_out[7][30]~q\))) # (!\uut|register_file|Mux1~5_combout\ & (\uut|register_file|reg_out[6][30]~q\)))) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|register_file|Mux1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[1]~2_combout\,
	datab => \uut|register_file|reg_out[6][30]~q\,
	datac => \uut|register_file|reg_out[7][30]~q\,
	datad => \uut|register_file|Mux1~5_combout\,
	combout => \uut|register_file|Mux1~6_combout\);

-- Location: LCCOMB_X66_Y27_N10
\uut|register_file|Mux1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux1~7_combout\ = (\uut|register_file|Mux29~5_combout\ & (((\uut|register_file|Mux1~6_combout\) # (!\uut|register_file|Mux29~4_combout\)))) # (!\uut|register_file|Mux29~5_combout\ & (\uut|register_file|reg_out[1][30]~q\ & 
-- ((\uut|register_file|Mux29~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[1][30]~q\,
	datab => \uut|register_file|Mux1~6_combout\,
	datac => \uut|register_file|Mux29~5_combout\,
	datad => \uut|register_file|Mux29~4_combout\,
	combout => \uut|register_file|Mux1~7_combout\);

-- Location: LCCOMB_X70_Y27_N16
\uut|register_file|Mux1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux1~8_combout\ = (\uut|register_file|Mux29~16_combout\ & ((\uut|register_file|Mux1~7_combout\ & ((\uut|register_file|reg_out[3][30]~q\))) # (!\uut|register_file|Mux1~7_combout\ & (\uut|register_file|reg_out[2][30]~q\)))) # 
-- (!\uut|register_file|Mux29~16_combout\ & (((\uut|register_file|Mux1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[2][30]~q\,
	datab => \uut|register_file|Mux29~16_combout\,
	datac => \uut|register_file|reg_out[3][30]~q\,
	datad => \uut|register_file|Mux1~7_combout\,
	combout => \uut|register_file|Mux1~8_combout\);

-- Location: LCCOMB_X68_Y27_N2
\uut|register_file|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux1~0_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|register_file|reg_out[13][30]~q\) # (\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|instr_decode|rs1[0]~3_combout\ & (\uut|register_file|reg_out[12][30]~q\ & 
-- ((!\uut|instr_decode|rs1[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[0]~3_combout\,
	datab => \uut|register_file|reg_out[12][30]~q\,
	datac => \uut|register_file|reg_out[13][30]~q\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux1~0_combout\);

-- Location: LCCOMB_X69_Y27_N26
\uut|register_file|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux1~1_combout\ = (\uut|register_file|Mux1~0_combout\ & ((\uut|register_file|reg_out[15][30]~q\) # ((!\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|register_file|Mux1~0_combout\ & (((\uut|register_file|reg_out[14][30]~q\ & 
-- \uut|instr_decode|rs1[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux1~0_combout\,
	datab => \uut|register_file|reg_out[15][30]~q\,
	datac => \uut|register_file|reg_out[14][30]~q\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux1~1_combout\);

-- Location: LCCOMB_X66_Y32_N24
\uut|register_file|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux1~2_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|reg_out[10][30]~q\))) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & (\uut|register_file|reg_out[8][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[0]~3_combout\,
	datab => \uut|register_file|reg_out[8][30]~q\,
	datac => \uut|register_file|reg_out[10][30]~q\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux1~2_combout\);

-- Location: LCCOMB_X69_Y32_N26
\uut|register_file|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux1~3_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|Mux1~2_combout\ & (\uut|register_file|reg_out[11][30]~q\)) # (!\uut|register_file|Mux1~2_combout\ & ((\uut|register_file|reg_out[9][30]~q\))))) # 
-- (!\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|register_file|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[11][30]~q\,
	datab => \uut|register_file|reg_out[9][30]~q\,
	datac => \uut|instr_decode|rs1[0]~3_combout\,
	datad => \uut|register_file|Mux1~2_combout\,
	combout => \uut|register_file|Mux1~3_combout\);

-- Location: LCCOMB_X69_Y27_N20
\uut|register_file|Mux1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux1~4_combout\ = (\uut|instr_decode|rs1[3]~1_combout\ & ((\uut|instr_decode|rs1[2]~4_combout\ & (\uut|register_file|Mux1~1_combout\)) # (!\uut|instr_decode|rs1[2]~4_combout\ & ((\uut|register_file|Mux1~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[2]~4_combout\,
	datab => \uut|instr_decode|rs1[3]~1_combout\,
	datac => \uut|register_file|Mux1~1_combout\,
	datad => \uut|register_file|Mux1~3_combout\,
	combout => \uut|register_file|Mux1~4_combout\);

-- Location: LCCOMB_X69_Y27_N14
\uut|register_file|Mux1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux1~9_combout\ = (\uut|register_file|Mux1~4_combout\) # ((!\uut|instr_decode|rs1[3]~1_combout\ & \uut|register_file|Mux1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|instr_decode|rs1[3]~1_combout\,
	datac => \uut|register_file|Mux1~8_combout\,
	datad => \uut|register_file|Mux1~4_combout\,
	combout => \uut|register_file|Mux1~9_combout\);

-- Location: LCCOMB_X68_Y39_N18
\uut|alu1|ShiftRight0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~20_combout\ = (!\uut|alu_in2[1]~59_combout\ & ((\uut|alu_in2[0]~58_combout\ & (\uut|register_file|Mux0~9_combout\)) # (!\uut|alu_in2[0]~58_combout\ & ((\uut|register_file|Mux1~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[1]~59_combout\,
	datab => \uut|register_file|Mux0~9_combout\,
	datac => \uut|register_file|Mux1~9_combout\,
	datad => \uut|alu_in2[0]~58_combout\,
	combout => \uut|alu1|ShiftRight0~20_combout\);

-- Location: LCCOMB_X70_Y36_N4
\uut|alu1|ShiftRight0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~7_combout\ = (\uut|alu_in2[1]~59_combout\ & (\uut|register_file|Mux6~9_combout\)) # (!\uut|alu_in2[1]~59_combout\ & ((\uut|register_file|Mux8~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[1]~59_combout\,
	datac => \uut|register_file|Mux6~9_combout\,
	datad => \uut|register_file|Mux8~9_combout\,
	combout => \uut|alu1|ShiftRight0~7_combout\);

-- Location: LCCOMB_X70_Y36_N6
\uut|alu1|ShiftRight0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~17_combout\ = (\uut|alu_in2[0]~58_combout\ & (\uut|alu1|ShiftRight0~7_combout\)) # (!\uut|alu_in2[0]~58_combout\ & ((\uut|alu1|ShiftRight0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[0]~58_combout\,
	datac => \uut|alu1|ShiftRight0~7_combout\,
	datad => \uut|alu1|ShiftRight0~16_combout\,
	combout => \uut|alu1|ShiftRight0~17_combout\);

-- Location: LCCOMB_X69_Y36_N22
\uut|alu1|ShiftRight1~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~49_combout\ = (!\uut|alu_in2[2]~60_combout\ & ((\uut|alu_in2[3]~61_combout\ & (\uut|alu1|ShiftRight0~20_combout\)) # (!\uut|alu_in2[3]~61_combout\ & ((\uut|alu1|ShiftRight0~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[2]~60_combout\,
	datab => \uut|alu_in2[3]~61_combout\,
	datac => \uut|alu1|ShiftRight0~20_combout\,
	datad => \uut|alu1|ShiftRight0~17_combout\,
	combout => \uut|alu1|ShiftRight1~49_combout\);

-- Location: LCCOMB_X69_Y36_N16
\uut|alu1|ShiftRight1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~50_combout\ = (\uut|alu1|ShiftRight1~49_combout\) # ((\uut|alu_in2[2]~60_combout\ & (!\uut|alu_in2[3]~61_combout\ & \uut|alu1|ShiftRight0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[2]~60_combout\,
	datab => \uut|alu_in2[3]~61_combout\,
	datac => \uut|alu1|ShiftRight1~49_combout\,
	datad => \uut|alu1|ShiftRight0~14_combout\,
	combout => \uut|alu1|ShiftRight1~50_combout\);

-- Location: LCCOMB_X69_Y36_N8
\uut|alu1|ShiftRight0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~42_combout\ = (!\uut|alu_in2[3]~61_combout\ & ((\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftRight0~14_combout\)) # (!\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftRight0~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[2]~60_combout\,
	datab => \uut|alu1|ShiftRight0~14_combout\,
	datac => \uut|alu_in2[3]~61_combout\,
	datad => \uut|alu1|ShiftRight0~17_combout\,
	combout => \uut|alu1|ShiftRight0~42_combout\);

-- Location: LCCOMB_X68_Y37_N0
\uut|alu1|ShiftRight0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~43_combout\ = (\uut|alu1|ShiftRight0~42_combout\) # ((\uut|alu_in2[3]~61_combout\ & \uut|alu1|ShiftRight0~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftRight0~42_combout\,
	datac => \uut|alu_in2[3]~61_combout\,
	datad => \uut|alu1|ShiftRight0~21_combout\,
	combout => \uut|alu1|ShiftRight0~43_combout\);

-- Location: LCCOMB_X68_Y37_N16
\uut|alu1|result[22]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[22]~251_combout\ = (\uut|Pipe_alu_out[21]~29_combout\ & (((\uut|alu1|result[16]~204_combout\)))) # (!\uut|Pipe_alu_out[21]~29_combout\ & ((\uut|alu1|result[16]~204_combout\ & ((\uut|alu1|ShiftRight0~43_combout\))) # 
-- (!\uut|alu1|result[16]~204_combout\ & (\uut|alu_in2[6]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[21]~29_combout\,
	datab => \uut|alu_in2[6]~56_combout\,
	datac => \uut|alu1|result[16]~204_combout\,
	datad => \uut|alu1|ShiftRight0~43_combout\,
	combout => \uut|alu1|result[22]~251_combout\);

-- Location: LCCOMB_X68_Y37_N10
\uut|alu1|result[22]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[22]~252_combout\ = (\uut|Pipe_alu_out[21]~29_combout\ & ((\uut|alu1|result[22]~251_combout\ & (\uut|register_file|Mux0~9_combout\)) # (!\uut|alu1|result[22]~251_combout\ & ((\uut|alu1|ShiftRight1~50_combout\))))) # 
-- (!\uut|Pipe_alu_out[21]~29_combout\ & (((\uut|alu1|result[22]~251_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[21]~29_combout\,
	datab => \uut|register_file|Mux0~9_combout\,
	datac => \uut|alu1|ShiftRight1~50_combout\,
	datad => \uut|alu1|result[22]~251_combout\,
	combout => \uut|alu1|result[22]~252_combout\);

-- Location: LCCOMB_X68_Y37_N12
\uut|alu1|result[22]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[22]~253_combout\ = (\uut|Pipe_alu_out[21]~14_combout\ & ((\uut|alu1|result[22]~250_combout\ & ((\uut|alu1|result[22]~252_combout\))) # (!\uut|alu1|result[22]~250_combout\ & (\uut|alu1|result[22]~249_combout\)))) # 
-- (!\uut|Pipe_alu_out[21]~14_combout\ & (((\uut|alu1|result[22]~250_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[21]~14_combout\,
	datab => \uut|alu1|result[22]~249_combout\,
	datac => \uut|alu1|result[22]~250_combout\,
	datad => \uut|alu1|result[22]~252_combout\,
	combout => \uut|alu1|result[22]~253_combout\);

-- Location: LCCOMB_X68_Y37_N4
\uut|alu1|result[22]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[22]~254_combout\ = (\uut|alu1|Add0~44_combout\ & (((!\uut|alu1|result[19]~218_combout\ & \uut|alu1|result[22]~253_combout\)) # (!\uut|Pipe_alu_out[21]~17_combout\))) # (!\uut|alu1|Add0~44_combout\ & (((!\uut|alu1|result[19]~218_combout\ & 
-- \uut|alu1|result[22]~253_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|Add0~44_combout\,
	datab => \uut|Pipe_alu_out[21]~17_combout\,
	datac => \uut|alu1|result[19]~218_combout\,
	datad => \uut|alu1|result[22]~253_combout\,
	combout => \uut|alu1|result[22]~254_combout\);

-- Location: FF_X68_Y37_N5
\uut|Pipe_alu_out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|alu1|result[22]~254_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_alu_out\(22));

-- Location: FF_X73_Y31_N13
\uut|Pipe_mul_out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|Pipe_mul_out[22]~22_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_mul_out\(22));

-- Location: LCCOMB_X72_Y30_N6
\uut|rf_in1[22]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[22]~49_combout\ = (\uut|Pipe_alu_out\(22) & (((\uut|Pipe_mul_out\(22) & \uut|rf_in1[0]~2_combout\)) # (!\uut|Pipe_wb_sel.wb_alu~q\))) # (!\uut|Pipe_alu_out\(22) & (((\uut|Pipe_mul_out\(22) & \uut|rf_in1[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out\(22),
	datab => \uut|Pipe_wb_sel.wb_alu~q\,
	datac => \uut|Pipe_mul_out\(22),
	datad => \uut|rf_in1[0]~2_combout\,
	combout => \uut|rf_in1[22]~49_combout\);

-- Location: LCCOMB_X66_Y24_N30
\uut|rf_in1[22]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[22]~50_combout\ = (\uut|rf_in1[22]~49_combout\) # ((\uut|rf_in1[0]~5_combout\ & ((\bus1|c2_rdatabus[22]~228_combout\) # (\bus1|c2_rdatabus[22]~237_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[22]~228_combout\,
	datab => \uut|rf_in1[0]~5_combout\,
	datac => \uut|rf_in1[22]~49_combout\,
	datad => \bus1|c2_rdatabus[22]~237_combout\,
	combout => \uut|rf_in1[22]~50_combout\);

-- Location: FF_X65_Y28_N3
\uut|register_file|reg_out[2][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[22]~50_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[2][22]~q\);

-- Location: LCCOMB_X65_Y25_N30
\uut|register_file|Mux9~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux9~5_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|instr_decode|rs1[0]~3_combout\)))) # (!\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|reg_out[5][22]~q\))) # 
-- (!\uut|instr_decode|rs1[0]~3_combout\ & (\uut|register_file|reg_out[4][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[4][22]~q\,
	datab => \uut|instr_decode|rs1[1]~2_combout\,
	datac => \uut|register_file|reg_out[5][22]~q\,
	datad => \uut|instr_decode|rs1[0]~3_combout\,
	combout => \uut|register_file|Mux9~5_combout\);

-- Location: LCCOMB_X65_Y25_N16
\uut|register_file|Mux9~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux9~6_combout\ = (\uut|register_file|Mux9~5_combout\ & ((\uut|register_file|reg_out[7][22]~q\) # ((!\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|register_file|Mux9~5_combout\ & (((\uut|register_file|reg_out[6][22]~q\ & 
-- \uut|instr_decode|rs1[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[7][22]~q\,
	datab => \uut|register_file|reg_out[6][22]~q\,
	datac => \uut|register_file|Mux9~5_combout\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux9~6_combout\);

-- Location: LCCOMB_X66_Y28_N30
\uut|register_file|Mux9~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux9~7_combout\ = (\uut|register_file|Mux29~4_combout\ & ((\uut|register_file|Mux29~5_combout\ & ((\uut|register_file|Mux9~6_combout\))) # (!\uut|register_file|Mux29~5_combout\ & (\uut|register_file|reg_out[1][22]~q\)))) # 
-- (!\uut|register_file|Mux29~4_combout\ & (((\uut|register_file|Mux29~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux29~4_combout\,
	datab => \uut|register_file|reg_out[1][22]~q\,
	datac => \uut|register_file|Mux9~6_combout\,
	datad => \uut|register_file|Mux29~5_combout\,
	combout => \uut|register_file|Mux9~7_combout\);

-- Location: LCCOMB_X65_Y27_N4
\uut|register_file|Mux9~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux9~8_combout\ = (\uut|register_file|Mux29~16_combout\ & ((\uut|register_file|Mux9~7_combout\ & ((\uut|register_file|reg_out[3][22]~q\))) # (!\uut|register_file|Mux9~7_combout\ & (\uut|register_file|reg_out[2][22]~q\)))) # 
-- (!\uut|register_file|Mux29~16_combout\ & (((\uut|register_file|Mux9~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[2][22]~q\,
	datab => \uut|register_file|reg_out[3][22]~q\,
	datac => \uut|register_file|Mux29~16_combout\,
	datad => \uut|register_file|Mux9~7_combout\,
	combout => \uut|register_file|Mux9~8_combout\);

-- Location: LCCOMB_X65_Y27_N16
\uut|register_file|Mux9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux9~2_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|register_file|reg_out[10][22]~q\) # (\uut|instr_decode|rs1[0]~3_combout\)))) # (!\uut|instr_decode|rs1[1]~2_combout\ & (\uut|register_file|reg_out[8][22]~q\ & 
-- ((!\uut|instr_decode|rs1[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[8][22]~q\,
	datab => \uut|instr_decode|rs1[1]~2_combout\,
	datac => \uut|register_file|reg_out[10][22]~q\,
	datad => \uut|instr_decode|rs1[0]~3_combout\,
	combout => \uut|register_file|Mux9~2_combout\);

-- Location: LCCOMB_X65_Y27_N14
\uut|register_file|Mux9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux9~3_combout\ = (\uut|register_file|Mux9~2_combout\ & ((\uut|register_file|reg_out[11][22]~q\) # ((!\uut|instr_decode|rs1[0]~3_combout\)))) # (!\uut|register_file|Mux9~2_combout\ & (((\uut|register_file|reg_out[9][22]~q\ & 
-- \uut|instr_decode|rs1[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[11][22]~q\,
	datab => \uut|register_file|Mux9~2_combout\,
	datac => \uut|register_file|reg_out[9][22]~q\,
	datad => \uut|instr_decode|rs1[0]~3_combout\,
	combout => \uut|register_file|Mux9~3_combout\);

-- Location: LCCOMB_X67_Y25_N8
\uut|register_file|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux9~0_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|instr_decode|rs1[0]~3_combout\)))) # (!\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|reg_out[13][22]~q\))) # 
-- (!\uut|instr_decode|rs1[0]~3_combout\ & (\uut|register_file|reg_out[12][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[12][22]~q\,
	datab => \uut|instr_decode|rs1[1]~2_combout\,
	datac => \uut|register_file|reg_out[13][22]~q\,
	datad => \uut|instr_decode|rs1[0]~3_combout\,
	combout => \uut|register_file|Mux9~0_combout\);

-- Location: LCCOMB_X67_Y27_N8
\uut|register_file|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux9~1_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|Mux9~0_combout\ & ((\uut|register_file|reg_out[15][22]~q\))) # (!\uut|register_file|Mux9~0_combout\ & (\uut|register_file|reg_out[14][22]~q\)))) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & (\uut|register_file|Mux9~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[1]~2_combout\,
	datab => \uut|register_file|Mux9~0_combout\,
	datac => \uut|register_file|reg_out[14][22]~q\,
	datad => \uut|register_file|reg_out[15][22]~q\,
	combout => \uut|register_file|Mux9~1_combout\);

-- Location: LCCOMB_X65_Y27_N2
\uut|register_file|Mux9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux9~4_combout\ = (\uut|instr_decode|rs1[3]~1_combout\ & ((\uut|instr_decode|rs1[2]~4_combout\ & ((\uut|register_file|Mux9~1_combout\))) # (!\uut|instr_decode|rs1[2]~4_combout\ & (\uut|register_file|Mux9~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[2]~4_combout\,
	datab => \uut|register_file|Mux9~3_combout\,
	datac => \uut|instr_decode|rs1[3]~1_combout\,
	datad => \uut|register_file|Mux9~1_combout\,
	combout => \uut|register_file|Mux9~4_combout\);

-- Location: LCCOMB_X65_Y27_N30
\uut|register_file|Mux9~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux9~9_combout\ = (\uut|register_file|Mux9~4_combout\) # ((!\uut|instr_decode|rs1[3]~1_combout\ & \uut|register_file|Mux9~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[3]~1_combout\,
	datac => \uut|register_file|Mux9~8_combout\,
	datad => \uut|register_file|Mux9~4_combout\,
	combout => \uut|register_file|Mux9~9_combout\);

-- Location: LCCOMB_X70_Y36_N28
\uut|alu1|ShiftRight0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~16_combout\ = (\uut|alu_in2[1]~59_combout\ & (\uut|register_file|Mux7~9_combout\)) # (!\uut|alu_in2[1]~59_combout\ & ((\uut|register_file|Mux9~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[1]~59_combout\,
	datac => \uut|register_file|Mux7~9_combout\,
	datad => \uut|register_file|Mux9~9_combout\,
	combout => \uut|alu1|ShiftRight0~16_combout\);

-- Location: LCCOMB_X70_Y36_N30
\uut|alu1|ShiftRight1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~29_combout\ = (\uut|alu_in2[0]~58_combout\ & ((\uut|alu1|ShiftRight0~16_combout\))) # (!\uut|alu_in2[0]~58_combout\ & (\uut|alu1|ShiftRight1~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[0]~58_combout\,
	datab => \uut|alu1|ShiftRight1~17_combout\,
	datad => \uut|alu1|ShiftRight0~16_combout\,
	combout => \uut|alu1|ShiftRight1~29_combout\);

-- Location: LCCOMB_X66_Y39_N30
\uut|alu1|result[13]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[13]~93_combout\ = (\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftRight1~28_combout\)) # (!\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftRight1~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[2]~60_combout\,
	datac => \uut|alu1|ShiftRight1~28_combout\,
	datad => \uut|alu1|ShiftRight1~29_combout\,
	combout => \uut|alu1|result[13]~93_combout\);

-- Location: LCCOMB_X66_Y39_N20
\uut|alu1|ShiftRight0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~44_combout\ = (\uut|alu_in2[3]~61_combout\ & ((\uut|alu1|ShiftRight0~22_combout\))) # (!\uut|alu_in2[3]~61_combout\ & (\uut|alu1|result[13]~93_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu_in2[3]~61_combout\,
	datac => \uut|alu1|result[13]~93_combout\,
	datad => \uut|alu1|ShiftRight0~22_combout\,
	combout => \uut|alu1|ShiftRight0~44_combout\);

-- Location: LCCOMB_X66_Y39_N12
\uut|alu1|result[21]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[21]~243_combout\ = (\uut|alu1|result[16]~204_combout\ & (((\uut|alu1|ShiftRight0~44_combout\) # (\uut|Pipe_alu_out[21]~29_combout\)))) # (!\uut|alu1|result[16]~204_combout\ & (\uut|alu_in2[5]~57_combout\ & 
-- ((!\uut|Pipe_alu_out[21]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[5]~57_combout\,
	datab => \uut|alu1|ShiftRight0~44_combout\,
	datac => \uut|alu1|result[16]~204_combout\,
	datad => \uut|Pipe_alu_out[21]~29_combout\,
	combout => \uut|alu1|result[21]~243_combout\);

-- Location: LCCOMB_X68_Y39_N16
\uut|alu1|ShiftRight1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~44_combout\ = (\uut|alu1|ShiftRight1~32_combout\) # ((\uut|alu_in2[1]~59_combout\ & \uut|alu1|ShiftRight1~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[1]~59_combout\,
	datac => \uut|alu1|ShiftRight1~32_combout\,
	datad => \uut|alu1|ShiftRight1~33_combout\,
	combout => \uut|alu1|ShiftRight1~44_combout\);

-- Location: LCCOMB_X66_Y39_N6
\uut|alu1|ShiftRight1~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~51_combout\ = (!\uut|alu_in2[2]~60_combout\ & ((\uut|alu_in2[3]~61_combout\ & (\uut|alu1|ShiftRight1~44_combout\)) # (!\uut|alu_in2[3]~61_combout\ & ((\uut|alu1|ShiftRight1~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[2]~60_combout\,
	datab => \uut|alu_in2[3]~61_combout\,
	datac => \uut|alu1|ShiftRight1~44_combout\,
	datad => \uut|alu1|ShiftRight1~29_combout\,
	combout => \uut|alu1|ShiftRight1~51_combout\);

-- Location: LCCOMB_X66_Y39_N8
\uut|alu1|ShiftRight1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~52_combout\ = (\uut|alu1|ShiftRight1~51_combout\) # ((\uut|alu_in2[2]~60_combout\ & (!\uut|alu_in2[3]~61_combout\ & \uut|alu1|ShiftRight1~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[2]~60_combout\,
	datab => \uut|alu_in2[3]~61_combout\,
	datac => \uut|alu1|ShiftRight1~28_combout\,
	datad => \uut|alu1|ShiftRight1~51_combout\,
	combout => \uut|alu1|ShiftRight1~52_combout\);

-- Location: LCCOMB_X66_Y39_N22
\uut|alu1|result[21]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[21]~244_combout\ = (\uut|alu1|result[21]~243_combout\ & ((\uut|register_file|Mux0~9_combout\) # ((!\uut|Pipe_alu_out[21]~29_combout\)))) # (!\uut|alu1|result[21]~243_combout\ & (((\uut|alu1|ShiftRight1~52_combout\ & 
-- \uut|Pipe_alu_out[21]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[21]~243_combout\,
	datab => \uut|register_file|Mux0~9_combout\,
	datac => \uut|alu1|ShiftRight1~52_combout\,
	datad => \uut|Pipe_alu_out[21]~29_combout\,
	combout => \uut|alu1|result[21]~244_combout\);

-- Location: LCCOMB_X62_Y38_N28
\uut|alu1|ShiftLeft0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~60_combout\ = (!\uut|alu_in2[1]~59_combout\ & ((\uut|alu_in2[0]~58_combout\ & ((\uut|register_file|Mux31~9_combout\))) # (!\uut|alu_in2[0]~58_combout\ & (\uut|register_file|Mux30~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[0]~58_combout\,
	datab => \uut|register_file|Mux30~9_combout\,
	datac => \uut|register_file|Mux31~9_combout\,
	datad => \uut|alu_in2[1]~59_combout\,
	combout => \uut|alu1|ShiftLeft0~60_combout\);

-- Location: LCCOMB_X62_Y38_N22
\uut|alu1|ShiftLeft0~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~66_combout\ = (!\uut|alu_in2[3]~61_combout\ & ((\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftLeft0~60_combout\))) # (!\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftLeft0~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftLeft0~39_combout\,
	datab => \uut|alu_in2[2]~60_combout\,
	datac => \uut|alu_in2[3]~61_combout\,
	datad => \uut|alu1|ShiftLeft0~60_combout\,
	combout => \uut|alu1|ShiftLeft0~66_combout\);

-- Location: LCCOMB_X66_Y39_N24
\uut|alu1|result[21]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[21]~241_combout\ = (\uut|Pipe_alu_out[21]~13_combout\ & (((\uut|Pipe_alu_out[21]~12_combout\)))) # (!\uut|Pipe_alu_out[21]~13_combout\ & ((\uut|Pipe_alu_out[21]~12_combout\ & ((\uut|alu1|ShiftLeft0~45_combout\))) # 
-- (!\uut|Pipe_alu_out[21]~12_combout\ & (\uut|alu1|ShiftLeft0~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftLeft0~86_combout\,
	datab => \uut|alu1|ShiftLeft0~45_combout\,
	datac => \uut|Pipe_alu_out[21]~13_combout\,
	datad => \uut|Pipe_alu_out[21]~12_combout\,
	combout => \uut|alu1|result[21]~241_combout\);

-- Location: LCCOMB_X66_Y39_N2
\uut|alu1|result[21]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[21]~242_combout\ = (\uut|Pipe_alu_out[21]~13_combout\ & ((\uut|alu1|result[21]~241_combout\ & ((\uut|alu1|ShiftLeft0~66_combout\))) # (!\uut|alu1|result[21]~241_combout\ & (\uut|alu1|Add1~42_combout\)))) # 
-- (!\uut|Pipe_alu_out[21]~13_combout\ & (((\uut|alu1|result[21]~241_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[21]~13_combout\,
	datab => \uut|alu1|Add1~42_combout\,
	datac => \uut|alu1|ShiftLeft0~66_combout\,
	datad => \uut|alu1|result[21]~241_combout\,
	combout => \uut|alu1|result[21]~242_combout\);

-- Location: LCCOMB_X66_Y39_N18
\uut|alu1|result[21]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[21]~246_combout\ = (\uut|Pipe_alu_out[21]~14_combout\ & ((\uut|alu1|result[21]~245_combout\ & (\uut|alu1|result[21]~244_combout\)) # (!\uut|alu1|result[21]~245_combout\ & ((\uut|alu1|result[21]~242_combout\))))) # 
-- (!\uut|Pipe_alu_out[21]~14_combout\ & (\uut|alu1|result[21]~245_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[21]~14_combout\,
	datab => \uut|alu1|result[21]~245_combout\,
	datac => \uut|alu1|result[21]~244_combout\,
	datad => \uut|alu1|result[21]~242_combout\,
	combout => \uut|alu1|result[21]~246_combout\);

-- Location: LCCOMB_X66_Y39_N16
\uut|alu1|result[21]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[21]~247_combout\ = (\uut|alu1|Add0~42_combout\ & (((!\uut|alu1|result[19]~218_combout\ & \uut|alu1|result[21]~246_combout\)) # (!\uut|Pipe_alu_out[21]~17_combout\))) # (!\uut|alu1|Add0~42_combout\ & (((!\uut|alu1|result[19]~218_combout\ & 
-- \uut|alu1|result[21]~246_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|Add0~42_combout\,
	datab => \uut|Pipe_alu_out[21]~17_combout\,
	datac => \uut|alu1|result[19]~218_combout\,
	datad => \uut|alu1|result[21]~246_combout\,
	combout => \uut|alu1|result[21]~247_combout\);

-- Location: FF_X66_Y39_N17
\uut|Pipe_alu_out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|alu1|result[21]~247_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_alu_out\(21));

-- Location: FF_X73_Y31_N11
\uut|Pipe_mul_out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|Pipe_mul_out[21]~20_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_mul_out\(21));

-- Location: LCCOMB_X70_Y32_N6
\uut|rf_in1[21]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[21]~47_combout\ = (\uut|Pipe_alu_out\(21) & (((\uut|rf_in1[0]~2_combout\ & \uut|Pipe_mul_out\(21))) # (!\uut|Pipe_wb_sel.wb_alu~q\))) # (!\uut|Pipe_alu_out\(21) & (\uut|rf_in1[0]~2_combout\ & ((\uut|Pipe_mul_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out\(21),
	datab => \uut|rf_in1[0]~2_combout\,
	datac => \uut|Pipe_wb_sel.wb_alu~q\,
	datad => \uut|Pipe_mul_out\(21),
	combout => \uut|rf_in1[21]~47_combout\);

-- Location: LCCOMB_X59_Y25_N16
\uut|rf_in1[21]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[21]~48_combout\ = (\uut|rf_in1[21]~47_combout\) # ((\uut|rf_in1[0]~5_combout\ & ((\bus1|c2_rdatabus[21]~218_combout\) # (\bus1|c2_rdatabus[21]~227_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~218_combout\,
	datab => \uut|rf_in1[21]~47_combout\,
	datac => \uut|rf_in1[0]~5_combout\,
	datad => \bus1|c2_rdatabus[21]~227_combout\,
	combout => \uut|rf_in1[21]~48_combout\);

-- Location: FF_X67_Y29_N31
\uut|register_file|reg_out[15][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[21]~48_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[15][21]~q\);

-- Location: LCCOMB_X67_Y25_N20
\uut|register_file|Mux42~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux42~3_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|instr_decode|rs2[0]~17_combout\)))) # (!\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|reg_out[13][21]~q\))) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & (\uut|register_file|reg_out[12][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[1]~16_combout\,
	datab => \uut|register_file|reg_out[12][21]~q\,
	datac => \uut|register_file|reg_out[13][21]~q\,
	datad => \uut|instr_decode|rs2[0]~17_combout\,
	combout => \uut|register_file|Mux42~3_combout\);

-- Location: LCCOMB_X67_Y29_N12
\uut|register_file|Mux42~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux42~4_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|Mux42~3_combout\ & (\uut|register_file|reg_out[15][21]~q\)) # (!\uut|register_file|Mux42~3_combout\ & ((\uut|register_file|reg_out[14][21]~q\))))) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|register_file|Mux42~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[15][21]~q\,
	datab => \uut|instr_decode|rs2[1]~16_combout\,
	datac => \uut|register_file|reg_out[14][21]~q\,
	datad => \uut|register_file|Mux42~3_combout\,
	combout => \uut|register_file|Mux42~4_combout\);

-- Location: LCCOMB_X65_Y27_N0
\uut|register_file|Mux42~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux42~5_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|reg_out[10][21]~q\))) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & (\uut|register_file|reg_out[8][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[8][21]~q\,
	datab => \uut|instr_decode|rs2[0]~17_combout\,
	datac => \uut|register_file|reg_out[10][21]~q\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux42~5_combout\);

-- Location: LCCOMB_X65_Y27_N26
\uut|register_file|Mux42~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux42~6_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|Mux42~5_combout\ & (\uut|register_file|reg_out[11][21]~q\)) # (!\uut|register_file|Mux42~5_combout\ & ((\uut|register_file|reg_out[9][21]~q\))))) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|Mux42~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[11][21]~q\,
	datab => \uut|instr_decode|rs2[0]~17_combout\,
	datac => \uut|register_file|reg_out[9][21]~q\,
	datad => \uut|register_file|Mux42~5_combout\,
	combout => \uut|register_file|Mux42~6_combout\);

-- Location: LCCOMB_X59_Y25_N26
\uut|register_file|Mux42~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux42~7_combout\ = (\uut|instr_decode|rs2[3]~15_combout\ & ((\uut|instr_decode|rs2[2]~18_combout\ & (\uut|register_file|Mux42~4_combout\)) # (!\uut|instr_decode|rs2[2]~18_combout\ & ((\uut|register_file|Mux42~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[2]~18_combout\,
	datab => \uut|instr_decode|rs2[3]~15_combout\,
	datac => \uut|register_file|Mux42~4_combout\,
	datad => \uut|register_file|Mux42~6_combout\,
	combout => \uut|register_file|Mux42~7_combout\);

-- Location: LCCOMB_X66_Y25_N14
\uut|register_file|Mux42~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux42~8_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|register_file|reg_out[6][21]~q\) # (\uut|instr_decode|rs2[0]~17_combout\)))) # (!\uut|instr_decode|rs2[1]~16_combout\ & (\uut|register_file|reg_out[4][21]~q\ & 
-- ((!\uut|instr_decode|rs2[0]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[1]~16_combout\,
	datab => \uut|register_file|reg_out[4][21]~q\,
	datac => \uut|register_file|reg_out[6][21]~q\,
	datad => \uut|instr_decode|rs2[0]~17_combout\,
	combout => \uut|register_file|Mux42~8_combout\);

-- Location: LCCOMB_X63_Y25_N12
\uut|register_file|Mux42~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux42~9_combout\ = (\uut|register_file|Mux42~8_combout\ & (((\uut|register_file|reg_out[7][21]~q\) # (!\uut|instr_decode|rs2[0]~17_combout\)))) # (!\uut|register_file|Mux42~8_combout\ & (\uut|register_file|reg_out[5][21]~q\ & 
-- (\uut|instr_decode|rs2[0]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux42~8_combout\,
	datab => \uut|register_file|reg_out[5][21]~q\,
	datac => \uut|instr_decode|rs2[0]~17_combout\,
	datad => \uut|register_file|reg_out[7][21]~q\,
	combout => \uut|register_file|Mux42~9_combout\);

-- Location: LCCOMB_X63_Y25_N10
\uut|register_file|Mux42~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux42~10_combout\ = (\uut|register_file|Mux42~2_combout\ & (((\uut|register_file|Mux42~9_combout\)) # (!\uut|register_file|Mux42~1_combout\))) # (!\uut|register_file|Mux42~2_combout\ & (\uut|register_file|Mux42~1_combout\ & 
-- (\uut|register_file|reg_out[1][21]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux42~2_combout\,
	datab => \uut|register_file|Mux42~1_combout\,
	datac => \uut|register_file|reg_out[1][21]~q\,
	datad => \uut|register_file|Mux42~9_combout\,
	combout => \uut|register_file|Mux42~10_combout\);

-- Location: LCCOMB_X63_Y25_N24
\uut|register_file|Mux42~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux42~11_combout\ = (\uut|register_file|Mux42~0_combout\ & ((\uut|register_file|Mux42~10_combout\ & ((\uut|register_file|reg_out[3][21]~q\))) # (!\uut|register_file|Mux42~10_combout\ & (\uut|register_file|reg_out[2][21]~q\)))) # 
-- (!\uut|register_file|Mux42~0_combout\ & (((\uut|register_file|Mux42~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[2][21]~q\,
	datab => \uut|register_file|Mux42~0_combout\,
	datac => \uut|register_file|reg_out[3][21]~q\,
	datad => \uut|register_file|Mux42~10_combout\,
	combout => \uut|register_file|Mux42~11_combout\);

-- Location: LCCOMB_X59_Y25_N2
\uut|register_file|Mux42~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux42~12_combout\ = (\uut|register_file|Mux42~7_combout\) # ((!\uut|instr_decode|rs2[3]~15_combout\ & \uut|register_file|Mux42~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|instr_decode|rs2[3]~15_combout\,
	datac => \uut|register_file|Mux42~7_combout\,
	datad => \uut|register_file|Mux42~11_combout\,
	combout => \uut|register_file|Mux42~12_combout\);

-- Location: FF_X73_Y31_N15
\uut|Pipe_mul_out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|Pipe_mul_out[23]~24_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_mul_out\(23));

-- Location: LCCOMB_X63_Y37_N14
\uut|alu1|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add0~46_combout\ = (\uut|alu_in2[23]~70_combout\ & ((\uut|register_file|Mux8~9_combout\ & (\uut|alu1|Add0~45\ & VCC)) # (!\uut|register_file|Mux8~9_combout\ & (!\uut|alu1|Add0~45\)))) # (!\uut|alu_in2[23]~70_combout\ & 
-- ((\uut|register_file|Mux8~9_combout\ & (!\uut|alu1|Add0~45\)) # (!\uut|register_file|Mux8~9_combout\ & ((\uut|alu1|Add0~45\) # (GND)))))
-- \uut|alu1|Add0~47\ = CARRY((\uut|alu_in2[23]~70_combout\ & (!\uut|register_file|Mux8~9_combout\ & !\uut|alu1|Add0~45\)) # (!\uut|alu_in2[23]~70_combout\ & ((!\uut|alu1|Add0~45\) # (!\uut|register_file|Mux8~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[23]~70_combout\,
	datab => \uut|register_file|Mux8~9_combout\,
	datad => VCC,
	cin => \uut|alu1|Add0~45\,
	combout => \uut|alu1|Add0~46_combout\,
	cout => \uut|alu1|Add0~47\);

-- Location: LCCOMB_X62_Y38_N12
\uut|alu1|ShiftLeft0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~15_combout\ = (\uut|alu1|ShiftLeft0~13_combout\) # ((\uut|alu_in2[1]~59_combout\ & \uut|alu1|ShiftLeft0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu_in2[1]~59_combout\,
	datac => \uut|alu1|ShiftLeft0~14_combout\,
	datad => \uut|alu1|ShiftLeft0~13_combout\,
	combout => \uut|alu1|ShiftLeft0~15_combout\);

-- Location: LCCOMB_X68_Y35_N16
\uut|alu1|ShiftLeft0~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~64_combout\ = (!\uut|alu_in2[3]~61_combout\ & ((\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftLeft0~15_combout\))) # (!\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftLeft0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[3]~61_combout\,
	datab => \uut|alu1|ShiftLeft0~18_combout\,
	datac => \uut|alu_in2[2]~60_combout\,
	datad => \uut|alu1|ShiftLeft0~15_combout\,
	combout => \uut|alu1|ShiftLeft0~64_combout\);

-- Location: LCCOMB_X69_Y33_N12
\uut|alu1|ShiftLeft0~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~90_combout\ = (\uut|alu_in2[1]~59_combout\ & (\uut|register_file|Mux10~9_combout\)) # (!\uut|alu_in2[1]~59_combout\ & ((\uut|register_file|Mux8~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[1]~59_combout\,
	datab => \uut|register_file|Mux10~9_combout\,
	datac => \uut|register_file|Mux8~9_combout\,
	combout => \uut|alu1|ShiftLeft0~90_combout\);

-- Location: LCCOMB_X69_Y33_N10
\uut|alu1|ShiftLeft0~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~91_combout\ = (\uut|alu_in2[0]~58_combout\ & ((\uut|alu1|ShiftLeft0~87_combout\))) # (!\uut|alu_in2[0]~58_combout\ & (\uut|alu1|ShiftLeft0~90_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftLeft0~90_combout\,
	datab => \uut|alu_in2[0]~58_combout\,
	datad => \uut|alu1|ShiftLeft0~87_combout\,
	combout => \uut|alu1|ShiftLeft0~91_combout\);

-- Location: LCCOMB_X69_Y33_N4
\uut|alu1|ShiftLeft0~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~92_combout\ = (\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftLeft0~78_combout\)) # (!\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftLeft0~91_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu_in2[2]~60_combout\,
	datac => \uut|alu1|ShiftLeft0~78_combout\,
	datad => \uut|alu1|ShiftLeft0~91_combout\,
	combout => \uut|alu1|ShiftLeft0~92_combout\);

-- Location: LCCOMB_X68_Y35_N2
\uut|alu1|ShiftLeft0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~26_combout\ = (\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftLeft0~22_combout\)) # (!\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftLeft0~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[2]~60_combout\,
	datac => \uut|alu1|ShiftLeft0~22_combout\,
	datad => \uut|alu1|ShiftLeft0~25_combout\,
	combout => \uut|alu1|ShiftLeft0~26_combout\);

-- Location: LCCOMB_X67_Y37_N16
\uut|alu1|result[23]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[23]~255_combout\ = (\uut|Pipe_alu_out[21]~13_combout\ & (((\uut|Pipe_alu_out[21]~12_combout\)))) # (!\uut|Pipe_alu_out[21]~13_combout\ & ((\uut|Pipe_alu_out[21]~12_combout\ & ((\uut|alu1|ShiftLeft0~26_combout\))) # 
-- (!\uut|Pipe_alu_out[21]~12_combout\ & (\uut|alu1|ShiftLeft0~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftLeft0~92_combout\,
	datab => \uut|alu1|ShiftLeft0~26_combout\,
	datac => \uut|Pipe_alu_out[21]~13_combout\,
	datad => \uut|Pipe_alu_out[21]~12_combout\,
	combout => \uut|alu1|result[23]~255_combout\);

-- Location: LCCOMB_X67_Y37_N30
\uut|alu1|result[23]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[23]~256_combout\ = (\uut|Pipe_alu_out[21]~13_combout\ & ((\uut|alu1|result[23]~255_combout\ & ((\uut|alu1|ShiftLeft0~64_combout\))) # (!\uut|alu1|result[23]~255_combout\ & (\uut|alu1|Add1~46_combout\)))) # 
-- (!\uut|Pipe_alu_out[21]~13_combout\ & (((\uut|alu1|result[23]~255_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|Add1~46_combout\,
	datab => \uut|alu1|ShiftLeft0~64_combout\,
	datac => \uut|Pipe_alu_out[21]~13_combout\,
	datad => \uut|alu1|result[23]~255_combout\,
	combout => \uut|alu1|result[23]~256_combout\);

-- Location: LCCOMB_X68_Y37_N26
\uut|alu1|result[23]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[23]~259_combout\ = (\uut|Pipe_alu_out[21]~14_combout\ & (\uut|Pipe_alu_out[21]~15_combout\)) # (!\uut|Pipe_alu_out[21]~14_combout\ & ((\uut|Pipe_alu_out[21]~15_combout\ & (\uut|alu_in2[23]~70_combout\ & 
-- \uut|register_file|Mux8~9_combout\)) # (!\uut|Pipe_alu_out[21]~15_combout\ & ((\uut|alu_in2[23]~70_combout\) # (\uut|register_file|Mux8~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[21]~14_combout\,
	datab => \uut|Pipe_alu_out[21]~15_combout\,
	datac => \uut|alu_in2[23]~70_combout\,
	datad => \uut|register_file|Mux8~9_combout\,
	combout => \uut|alu1|result[23]~259_combout\);

-- Location: LCCOMB_X70_Y36_N10
\uut|alu1|ShiftRight1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~14_combout\ = (\uut|alu_in2[1]~59_combout\ & ((\uut|register_file|Mux5~9_combout\))) # (!\uut|alu_in2[1]~59_combout\ & (\uut|register_file|Mux7~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|register_file|Mux7~9_combout\,
	datac => \uut|register_file|Mux5~9_combout\,
	datad => \uut|alu_in2[1]~59_combout\,
	combout => \uut|alu1|ShiftRight1~14_combout\);

-- Location: LCCOMB_X70_Y36_N14
\uut|alu1|ShiftRight0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~8_combout\ = (\uut|alu_in2[0]~58_combout\ & ((\uut|alu1|ShiftRight1~14_combout\))) # (!\uut|alu_in2[0]~58_combout\ & (\uut|alu1|ShiftRight0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[0]~58_combout\,
	datac => \uut|alu1|ShiftRight0~7_combout\,
	datad => \uut|alu1|ShiftRight1~14_combout\,
	combout => \uut|alu1|ShiftRight0~8_combout\);

-- Location: LCCOMB_X69_Y36_N4
\uut|alu1|ShiftRight1~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~25_combout\ = (\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftRight0~6_combout\))) # (!\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftRight0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[2]~60_combout\,
	datac => \uut|alu1|ShiftRight0~8_combout\,
	datad => \uut|alu1|ShiftRight0~6_combout\,
	combout => \uut|alu1|ShiftRight1~25_combout\);

-- Location: LCCOMB_X68_Y37_N24
\uut|alu1|ShiftRight0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~39_combout\ = (\uut|alu_in2[3]~61_combout\ & (\uut|register_file|Mux0~9_combout\)) # (!\uut|alu_in2[3]~61_combout\ & ((\uut|alu1|ShiftRight1~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[3]~61_combout\,
	datac => \uut|register_file|Mux0~9_combout\,
	datad => \uut|alu1|ShiftRight1~25_combout\,
	combout => \uut|alu1|ShiftRight0~39_combout\);

-- Location: LCCOMB_X68_Y37_N14
\uut|alu1|result[23]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[23]~257_combout\ = (\uut|alu1|result[16]~204_combout\ & (((\uut|Pipe_alu_out[21]~29_combout\) # (\uut|alu1|ShiftRight0~39_combout\)))) # (!\uut|alu1|result[16]~204_combout\ & (\uut|alu_in2[7]~78_combout\ & 
-- (!\uut|Pipe_alu_out[21]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[7]~78_combout\,
	datab => \uut|alu1|result[16]~204_combout\,
	datac => \uut|Pipe_alu_out[21]~29_combout\,
	datad => \uut|alu1|ShiftRight0~39_combout\,
	combout => \uut|alu1|result[23]~257_combout\);

-- Location: LCCOMB_X68_Y37_N22
\uut|alu1|ShiftRight1~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~47_combout\ = (\uut|alu_in2[3]~61_combout\ & (!\uut|alu_in2[1]~59_combout\ & ((\uut|alu1|ShiftRight1~33_combout\)))) # (!\uut|alu_in2[3]~61_combout\ & (((\uut|alu1|ShiftRight0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[3]~61_combout\,
	datab => \uut|alu_in2[1]~59_combout\,
	datac => \uut|alu1|ShiftRight0~8_combout\,
	datad => \uut|alu1|ShiftRight1~33_combout\,
	combout => \uut|alu1|ShiftRight1~47_combout\);

-- Location: LCCOMB_X67_Y37_N2
\uut|alu1|ShiftRight1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~48_combout\ = (\uut|alu_in2[2]~60_combout\ & (!\uut|alu_in2[3]~61_combout\ & (\uut|alu1|ShiftRight0~6_combout\))) # (!\uut|alu_in2[2]~60_combout\ & (((\uut|alu1|ShiftRight1~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[3]~61_combout\,
	datab => \uut|alu_in2[2]~60_combout\,
	datac => \uut|alu1|ShiftRight0~6_combout\,
	datad => \uut|alu1|ShiftRight1~47_combout\,
	combout => \uut|alu1|ShiftRight1~48_combout\);

-- Location: LCCOMB_X68_Y37_N28
\uut|alu1|result[23]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[23]~258_combout\ = (\uut|Pipe_alu_out[21]~29_combout\ & ((\uut|alu1|result[23]~257_combout\ & (\uut|register_file|Mux0~9_combout\)) # (!\uut|alu1|result[23]~257_combout\ & ((\uut|alu1|ShiftRight1~48_combout\))))) # 
-- (!\uut|Pipe_alu_out[21]~29_combout\ & (((\uut|alu1|result[23]~257_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[21]~29_combout\,
	datab => \uut|register_file|Mux0~9_combout\,
	datac => \uut|alu1|result[23]~257_combout\,
	datad => \uut|alu1|ShiftRight1~48_combout\,
	combout => \uut|alu1|result[23]~258_combout\);

-- Location: LCCOMB_X68_Y37_N20
\uut|alu1|result[23]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[23]~260_combout\ = (\uut|Pipe_alu_out[21]~14_combout\ & ((\uut|alu1|result[23]~259_combout\ & ((\uut|alu1|result[23]~258_combout\))) # (!\uut|alu1|result[23]~259_combout\ & (\uut|alu1|result[23]~256_combout\)))) # 
-- (!\uut|Pipe_alu_out[21]~14_combout\ & (((\uut|alu1|result[23]~259_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[21]~14_combout\,
	datab => \uut|alu1|result[23]~256_combout\,
	datac => \uut|alu1|result[23]~259_combout\,
	datad => \uut|alu1|result[23]~258_combout\,
	combout => \uut|alu1|result[23]~260_combout\);

-- Location: LCCOMB_X68_Y37_N2
\uut|alu1|result[23]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[23]~261_combout\ = (\uut|alu1|Add0~46_combout\ & (((!\uut|alu1|result[19]~218_combout\ & \uut|alu1|result[23]~260_combout\)) # (!\uut|Pipe_alu_out[21]~17_combout\))) # (!\uut|alu1|Add0~46_combout\ & (((!\uut|alu1|result[19]~218_combout\ & 
-- \uut|alu1|result[23]~260_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|Add0~46_combout\,
	datab => \uut|Pipe_alu_out[21]~17_combout\,
	datac => \uut|alu1|result[19]~218_combout\,
	datad => \uut|alu1|result[23]~260_combout\,
	combout => \uut|alu1|result[23]~261_combout\);

-- Location: FF_X68_Y37_N3
\uut|Pipe_alu_out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|alu1|result[23]~261_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_alu_out\(23));

-- Location: LCCOMB_X73_Y31_N0
\uut|rf_in1[23]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[23]~51_combout\ = (\uut|Pipe_wb_sel.wb_alu~q\ & (\uut|rf_in1[0]~2_combout\ & (\uut|Pipe_mul_out\(23)))) # (!\uut|Pipe_wb_sel.wb_alu~q\ & ((\uut|Pipe_alu_out\(23)) # ((\uut|rf_in1[0]~2_combout\ & \uut|Pipe_mul_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_wb_sel.wb_alu~q\,
	datab => \uut|rf_in1[0]~2_combout\,
	datac => \uut|Pipe_mul_out\(23),
	datad => \uut|Pipe_alu_out\(23),
	combout => \uut|rf_in1[23]~51_combout\);

-- Location: LCCOMB_X61_Y22_N28
\bus1|c2_rdatabus[23]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[23]~245_combout\ = (\my_counter|read_addr\(1) & (((\my_counter|read_addr\(0))))) # (!\my_counter|read_addr\(1) & ((\my_counter|read_addr\(0) & (\my_counter|count[1][23]~q\)) # (!\my_counter|read_addr\(0) & 
-- ((\my_counter|count[0][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[1][23]~q\,
	datab => \my_counter|read_addr\(1),
	datac => \my_counter|count[0][23]~q\,
	datad => \my_counter|read_addr\(0),
	combout => \bus1|c2_rdatabus[23]~245_combout\);

-- Location: LCCOMB_X61_Y21_N10
\bus1|c2_rdatabus[23]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[23]~246_combout\ = (\my_counter|read_addr\(1) & ((\bus1|c2_rdatabus[23]~245_combout\ & (\my_counter|count[3][23]~q\)) # (!\bus1|c2_rdatabus[23]~245_combout\ & ((\my_counter|count[2][23]~q\))))) # (!\my_counter|read_addr\(1) & 
-- (\bus1|c2_rdatabus[23]~245_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|read_addr\(1),
	datab => \bus1|c2_rdatabus[23]~245_combout\,
	datac => \my_counter|count[3][23]~q\,
	datad => \my_counter|count[2][23]~q\,
	combout => \bus1|c2_rdatabus[23]~246_combout\);

-- Location: LCCOMB_X58_Y29_N22
\bus1|S4_WDATABUS[23]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S4_WDATABUS[23]~21_combout\ = (\bus1|c1_op.master.default~0_combout\ & (\bus1|c1_op~9_combout\ & \bus1|c1_wdatabus[23]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_op.master.default~0_combout\,
	datac => \bus1|c1_op~9_combout\,
	datad => \bus1|c1_wdatabus[23]~24_combout\,
	combout => \bus1|S4_WDATABUS[23]~21_combout\);

-- Location: LCCOMB_X57_Y29_N2
\my_dma|rstep_reg[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|rstep_reg[23]~feeder_combout\ = \bus1|S4_WDATABUS[23]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|S4_WDATABUS[23]~21_combout\,
	combout => \my_dma|rstep_reg[23]~feeder_combout\);

-- Location: FF_X57_Y29_N3
\my_dma|rstep_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|rstep_reg[23]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|rstep_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstep_reg\(23));

-- Location: FF_X57_Y29_N25
\my_dma|wstep_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[23]~21_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|wstep_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstep_reg\(23));

-- Location: LCCOMB_X54_Y27_N6
\my_dma|rstart_reg[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|rstart_reg[23]~feeder_combout\ = \bus1|S4_WDATABUS[23]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bus1|S4_WDATABUS[23]~21_combout\,
	combout => \my_dma|rstart_reg[23]~feeder_combout\);

-- Location: FF_X54_Y27_N7
\my_dma|rstart_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|rstart_reg[23]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|rstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstart_reg\(23));

-- Location: FF_X58_Y29_N19
\my_dma|wstart_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[23]~21_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|wstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstart_reg\(23));

-- Location: LCCOMB_X58_Y29_N18
\bus1|c2_rdatabus[23]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[23]~239_combout\ = (\my_dma|ck_S4_ADDRBUS\(1) & (\my_dma|rstart_reg\(23) & ((\my_dma|ck_S4_ADDRBUS\(0))))) # (!\my_dma|ck_S4_ADDRBUS\(1) & (((\my_dma|wstart_reg\(23)) # (!\my_dma|ck_S4_ADDRBUS\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|ck_S4_ADDRBUS\(1),
	datab => \my_dma|rstart_reg\(23),
	datac => \my_dma|wstart_reg\(23),
	datad => \my_dma|ck_S4_ADDRBUS\(0),
	combout => \bus1|c2_rdatabus[23]~239_combout\);

-- Location: LCCOMB_X57_Y29_N24
\bus1|c2_rdatabus[23]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[23]~240_combout\ = (\my_dma|ck_S4_ADDRBUS\(0) & (((\bus1|c2_rdatabus[23]~239_combout\)))) # (!\my_dma|ck_S4_ADDRBUS\(0) & ((\bus1|c2_rdatabus[23]~239_combout\ & ((\my_dma|wstep_reg\(23)))) # (!\bus1|c2_rdatabus[23]~239_combout\ & 
-- (\my_dma|rstep_reg\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|rstep_reg\(23),
	datab => \my_dma|ck_S4_ADDRBUS\(0),
	datac => \my_dma|wstep_reg\(23),
	datad => \bus1|c2_rdatabus[23]~239_combout\,
	combout => \bus1|c2_rdatabus[23]~240_combout\);

-- Location: LCCOMB_X54_Y31_N14
\my_dma|raddr_reg[23]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[23]~78_combout\ = (\my_dma|rstep_reg\(23) & ((\my_dma|raddr_reg\(23) & (\my_dma|raddr_reg[22]~77\ & VCC)) # (!\my_dma|raddr_reg\(23) & (!\my_dma|raddr_reg[22]~77\)))) # (!\my_dma|rstep_reg\(23) & ((\my_dma|raddr_reg\(23) & 
-- (!\my_dma|raddr_reg[22]~77\)) # (!\my_dma|raddr_reg\(23) & ((\my_dma|raddr_reg[22]~77\) # (GND)))))
-- \my_dma|raddr_reg[23]~79\ = CARRY((\my_dma|rstep_reg\(23) & (!\my_dma|raddr_reg\(23) & !\my_dma|raddr_reg[22]~77\)) # (!\my_dma|rstep_reg\(23) & ((!\my_dma|raddr_reg[22]~77\) # (!\my_dma|raddr_reg\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|rstep_reg\(23),
	datab => \my_dma|raddr_reg\(23),
	datad => VCC,
	cin => \my_dma|raddr_reg[22]~77\,
	combout => \my_dma|raddr_reg[23]~78_combout\,
	cout => \my_dma|raddr_reg[23]~79\);

-- Location: LCCOMB_X55_Y31_N30
\my_dma|raddr_reg[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[23]~feeder_combout\ = \my_dma|raddr_reg[23]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_dma|raddr_reg[23]~78_combout\,
	combout => \my_dma|raddr_reg[23]~feeder_combout\);

-- Location: FF_X55_Y31_N31
\my_dma|raddr_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|raddr_reg[23]~feeder_combout\,
	asdata => \my_dma|rstart_reg\(23),
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|raddr_reg\(23));

-- Location: LCCOMB_X55_Y31_N28
\bus1|c2_rdatabus[23]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[23]~241_combout\ = (\my_dma|raddr_reg\(23) & (!\bus1|c2_rdatabus[21]~8_combout\ & \my_dma|ck_S4_ADDRBUS\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|raddr_reg\(23),
	datab => \bus1|c2_rdatabus[21]~8_combout\,
	datac => \my_dma|ck_S4_ADDRBUS\(0),
	combout => \bus1|c2_rdatabus[23]~241_combout\);

-- Location: LCCOMB_X59_Y28_N2
\bus1|c2_rdatabus[23]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[23]~242_combout\ = (\bus1|c2_rdatabus[0]~10_combout\ & (\bus1|c1_wdatabus[23]~24_combout\ & \bus2|S2_WDATABUS[3]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c2_rdatabus[0]~10_combout\,
	datac => \bus1|c1_wdatabus[23]~24_combout\,
	datad => \bus2|S2_WDATABUS[3]~1_combout\,
	combout => \bus1|c2_rdatabus[23]~242_combout\);

-- Location: LCCOMB_X59_Y28_N12
\bus1|c2_rdatabus[23]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[23]~243_combout\ = (\bus1|c2_rdatabus[21]~6_combout\ & (((\bus1|c2_rdatabus[23]~242_combout\) # (!\bus1|c2_rdatabus[21]~5_combout\)))) # (!\bus1|c2_rdatabus[21]~6_combout\ & (\bus1|c2_rdatabus[23]~241_combout\ & 
-- (\bus1|c2_rdatabus[21]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~6_combout\,
	datab => \bus1|c2_rdatabus[23]~241_combout\,
	datac => \bus1|c2_rdatabus[21]~5_combout\,
	datad => \bus1|c2_rdatabus[23]~242_combout\,
	combout => \bus1|c2_rdatabus[23]~243_combout\);

-- Location: LCCOMB_X59_Y28_N6
\bus1|c2_rdatabus[23]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[23]~244_combout\ = (\bus1|c2_rdatabus[21]~7_combout\ & ((\bus1|c2_rdatabus[23]~243_combout\ & (\bus1|c2_rdatabus[23]~240_combout\)) # (!\bus1|c2_rdatabus[23]~243_combout\ & ((\my_dma|count_reg\(23)))))) # 
-- (!\bus1|c2_rdatabus[21]~7_combout\ & (((\bus1|c2_rdatabus[23]~243_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~7_combout\,
	datab => \bus1|c2_rdatabus[23]~240_combout\,
	datac => \my_dma|count_reg\(23),
	datad => \bus1|c2_rdatabus[23]~243_combout\,
	combout => \bus1|c2_rdatabus[23]~244_combout\);

-- Location: LCCOMB_X59_Y28_N24
\bus1|c2_rdatabus[23]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[23]~247_combout\ = (\bus1|c2_rdatabus[23]~246_combout\ & ((\bus1|c2_rdatabus[21]~1_combout\) # ((\bus1|c2_rdatabus[0]~14_combout\ & \bus1|c2_rdatabus[23]~244_combout\)))) # (!\bus1|c2_rdatabus[23]~246_combout\ & 
-- (\bus1|c2_rdatabus[0]~14_combout\ & ((\bus1|c2_rdatabus[23]~244_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[23]~246_combout\,
	datab => \bus1|c2_rdatabus[0]~14_combout\,
	datac => \bus1|c2_rdatabus[21]~1_combout\,
	datad => \bus1|c2_rdatabus[23]~244_combout\,
	combout => \bus1|c2_rdatabus[23]~247_combout\);

-- Location: LCCOMB_X59_Y28_N22
\bus1|M2_RDATABUS[23]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|M2_RDATABUS[23]~24_combout\ = (\bus1|M2_RDATABUS[3]~0_combout\ & ((\bus1|c2_rdatabus[23]~238_combout\) # (\bus1|c2_rdatabus[23]~247_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|M2_RDATABUS[3]~0_combout\,
	datac => \bus1|c2_rdatabus[23]~238_combout\,
	datad => \bus1|c2_rdatabus[23]~247_combout\,
	combout => \bus1|M2_RDATABUS[23]~24_combout\);

-- Location: FF_X59_Y28_N23
\my_dma|data_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus1|M2_RDATABUS[23]~24_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|DMA_RFile~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|data_reg\(23));

-- Location: LCCOMB_X59_Y28_N26
\bus1|c1_wdatabus[23]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_wdatabus[23]~24_combout\ = (\my_dma|data_reg\(23) & ((\bus1|c1_wdatabus[31]~0_combout\) # ((\uut|instr_decode|Equal15~1_combout\ & \uut|register_file|Mux40~9_combout\)))) # (!\my_dma|data_reg\(23) & (\uut|instr_decode|Equal15~1_combout\ & 
-- (\uut|register_file|Mux40~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|data_reg\(23),
	datab => \uut|instr_decode|Equal15~1_combout\,
	datac => \uut|register_file|Mux40~9_combout\,
	datad => \bus1|c1_wdatabus[31]~0_combout\,
	combout => \bus1|c1_wdatabus[23]~24_combout\);

-- Location: LCCOMB_X58_Y30_N24
\bus1|S1_WDATABUS[23]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S1_WDATABUS[23]~23_combout\ = (\bus1|c1_op.master.default~0_combout\ & (\bus1|c1_wdatabus[23]~24_combout\ & (!\bus1|c1_addrbus[13]~6_combout\ & \bus1|process_1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_op.master.default~0_combout\,
	datab => \bus1|c1_wdatabus[23]~24_combout\,
	datac => \bus1|c1_addrbus[13]~6_combout\,
	datad => \bus1|process_1~3_combout\,
	combout => \bus1|S1_WDATABUS[23]~23_combout\);

-- Location: M9K_X51_Y32_N0
\DRAM|auto_generated|ram_block1a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000044080000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/hgarg/Downloads/ass4_evgeny/dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "altsyncram:DRAM|altsyncram_2f04:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \bus1|S1_MW~combout\,
	portare => \bus1|S1_MR~combout\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \DRAM|auto_generated|_~0_combout\,
	portadatain => \DRAM|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \DRAM|auto_generated|ram_block1a23_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DRAM|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y31_N24
\bus1|c2_rdatabus[23]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[23]~238_combout\ = (!\bus1|c2_rdatabus[21]~1_combout\ & (\bus1|c2_op.op.read~q\ & (\bus1|c2_op.slave.s1~q\ & \DRAM|auto_generated|ram_block1a23~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~1_combout\,
	datab => \bus1|c2_op.op.read~q\,
	datac => \bus1|c2_op.slave.s1~q\,
	datad => \DRAM|auto_generated|ram_block1a23~portadataout\,
	combout => \bus1|c2_rdatabus[23]~238_combout\);

-- Location: LCCOMB_X59_Y28_N14
\uut|rf_in1[23]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[23]~52_combout\ = (\uut|rf_in1[23]~51_combout\) # ((\uut|rf_in1[0]~5_combout\ & ((\bus1|c2_rdatabus[23]~238_combout\) # (\bus1|c2_rdatabus[23]~247_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|rf_in1[0]~5_combout\,
	datab => \uut|rf_in1[23]~51_combout\,
	datac => \bus1|c2_rdatabus[23]~238_combout\,
	datad => \bus1|c2_rdatabus[23]~247_combout\,
	combout => \uut|rf_in1[23]~52_combout\);

-- Location: FF_X67_Y27_N17
\uut|register_file|reg_out[14][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[23]~52_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[14][23]~q\);

-- Location: LCCOMB_X67_Y25_N10
\uut|register_file|Mux40~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux40~0_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & (\uut|instr_decode|rs2[0]~17_combout\)) # (!\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|reg_out[13][23]~q\))) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & (\uut|register_file|reg_out[12][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[1]~16_combout\,
	datab => \uut|instr_decode|rs2[0]~17_combout\,
	datac => \uut|register_file|reg_out[12][23]~q\,
	datad => \uut|register_file|reg_out[13][23]~q\,
	combout => \uut|register_file|Mux40~0_combout\);

-- Location: LCCOMB_X67_Y27_N18
\uut|register_file|Mux40~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux40~1_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|Mux40~0_combout\ & ((\uut|register_file|reg_out[15][23]~q\))) # (!\uut|register_file|Mux40~0_combout\ & (\uut|register_file|reg_out[14][23]~q\)))) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|register_file|Mux40~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[1]~16_combout\,
	datab => \uut|register_file|reg_out[14][23]~q\,
	datac => \uut|register_file|reg_out[15][23]~q\,
	datad => \uut|register_file|Mux40~0_combout\,
	combout => \uut|register_file|Mux40~1_combout\);

-- Location: LCCOMB_X58_Y27_N28
\uut|register_file|Mux40~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux40~2_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|reg_out[10][23]~q\))) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & (\uut|register_file|reg_out[8][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[8][23]~q\,
	datab => \uut|register_file|reg_out[10][23]~q\,
	datac => \uut|instr_decode|rs2[0]~17_combout\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux40~2_combout\);

-- Location: LCCOMB_X58_Y27_N12
\uut|register_file|Mux40~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux40~3_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|Mux40~2_combout\ & (\uut|register_file|reg_out[11][23]~q\)) # (!\uut|register_file|Mux40~2_combout\ & ((\uut|register_file|reg_out[9][23]~q\))))) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|Mux40~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[11][23]~q\,
	datab => \uut|register_file|reg_out[9][23]~q\,
	datac => \uut|instr_decode|rs2[0]~17_combout\,
	datad => \uut|register_file|Mux40~2_combout\,
	combout => \uut|register_file|Mux40~3_combout\);

-- Location: LCCOMB_X58_Y27_N2
\uut|register_file|Mux40~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux40~4_combout\ = (\uut|instr_decode|rs2[3]~15_combout\ & ((\uut|instr_decode|rs2[2]~18_combout\ & (\uut|register_file|Mux40~1_combout\)) # (!\uut|instr_decode|rs2[2]~18_combout\ & ((\uut|register_file|Mux40~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[2]~18_combout\,
	datab => \uut|instr_decode|rs2[3]~15_combout\,
	datac => \uut|register_file|Mux40~1_combout\,
	datad => \uut|register_file|Mux40~3_combout\,
	combout => \uut|register_file|Mux40~4_combout\);

-- Location: LCCOMB_X65_Y25_N10
\uut|register_file|Mux40~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux40~5_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|instr_decode|rs2[1]~16_combout\ & (\uut|register_file|reg_out[6][23]~q\)) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|reg_out[4][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[0]~17_combout\,
	datab => \uut|register_file|reg_out[6][23]~q\,
	datac => \uut|register_file|reg_out[4][23]~q\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux40~5_combout\);

-- Location: LCCOMB_X65_Y25_N8
\uut|register_file|Mux40~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux40~6_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|Mux40~5_combout\ & (\uut|register_file|reg_out[7][23]~q\)) # (!\uut|register_file|Mux40~5_combout\ & ((\uut|register_file|reg_out[5][23]~q\))))) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|Mux40~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[7][23]~q\,
	datab => \uut|instr_decode|rs2[0]~17_combout\,
	datac => \uut|register_file|reg_out[5][23]~q\,
	datad => \uut|register_file|Mux40~5_combout\,
	combout => \uut|register_file|Mux40~6_combout\);

-- Location: LCCOMB_X66_Y27_N18
\uut|register_file|Mux40~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux40~7_combout\ = (\uut|register_file|Mux42~2_combout\ & ((\uut|register_file|Mux40~6_combout\) # ((!\uut|register_file|Mux42~1_combout\)))) # (!\uut|register_file|Mux42~2_combout\ & (((\uut|register_file|reg_out[1][23]~q\ & 
-- \uut|register_file|Mux42~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux42~2_combout\,
	datab => \uut|register_file|Mux40~6_combout\,
	datac => \uut|register_file|reg_out[1][23]~q\,
	datad => \uut|register_file|Mux42~1_combout\,
	combout => \uut|register_file|Mux40~7_combout\);

-- Location: LCCOMB_X66_Y27_N24
\uut|register_file|Mux40~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux40~8_combout\ = (\uut|register_file|Mux42~0_combout\ & ((\uut|register_file|Mux40~7_combout\ & (\uut|register_file|reg_out[3][23]~q\)) # (!\uut|register_file|Mux40~7_combout\ & ((\uut|register_file|reg_out[2][23]~q\))))) # 
-- (!\uut|register_file|Mux42~0_combout\ & (((\uut|register_file|Mux40~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[3][23]~q\,
	datab => \uut|register_file|Mux42~0_combout\,
	datac => \uut|register_file|reg_out[2][23]~q\,
	datad => \uut|register_file|Mux40~7_combout\,
	combout => \uut|register_file|Mux40~8_combout\);

-- Location: LCCOMB_X58_Y27_N8
\uut|register_file|Mux40~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux40~9_combout\ = (\uut|register_file|Mux40~4_combout\) # ((!\uut|instr_decode|rs2[3]~15_combout\ & \uut|register_file|Mux40~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|register_file|Mux40~4_combout\,
	datac => \uut|instr_decode|rs2[3]~15_combout\,
	datad => \uut|register_file|Mux40~8_combout\,
	combout => \uut|register_file|Mux40~9_combout\);

-- Location: LCCOMB_X66_Y34_N14
\uut|alu_in2[23]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu_in2[23]~70_combout\ = (\uut|instr_decode|operand_sel~0_combout\ & (\uut|pc_calculation|Add0~52_combout\)) # (!\uut|instr_decode|operand_sel~0_combout\ & ((\uut|register_file|Mux40~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|operand_sel~0_combout\,
	datac => \uut|pc_calculation|Add0~52_combout\,
	datad => \uut|register_file|Mux40~9_combout\,
	combout => \uut|alu_in2[23]~70_combout\);

-- Location: LCCOMB_X63_Y35_N4
\uut|alu1|result[24]~335\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[24]~335_combout\ = (\uut|alu1|Add0~48_combout\ & ((\IRAM|auto_generated|q_a\(27)) # ((\uut|Pipe_alu_out[21]~16_combout\) # (!\uut|alu1|result[16]~209_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(27),
	datab => \uut|alu1|result[16]~209_combout\,
	datac => \uut|Pipe_alu_out[21]~16_combout\,
	datad => \uut|alu1|Add0~48_combout\,
	combout => \uut|alu1|result[24]~335_combout\);

-- Location: LCCOMB_X69_Y33_N16
\uut|alu1|ShiftLeft0~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~94_combout\ = (\uut|alu_in2[0]~58_combout\ & (\uut|alu1|ShiftLeft0~90_combout\)) # (!\uut|alu_in2[0]~58_combout\ & ((\uut|alu1|ShiftLeft0~93_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftLeft0~90_combout\,
	datab => \uut|alu_in2[0]~58_combout\,
	datad => \uut|alu1|ShiftLeft0~93_combout\,
	combout => \uut|alu1|ShiftLeft0~94_combout\);

-- Location: LCCOMB_X62_Y36_N24
\uut|alu1|ShiftLeft0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~52_combout\ = (\uut|alu_in2[0]~58_combout\ & (\uut|alu1|ShiftLeft0~21_combout\)) # (!\uut|alu_in2[0]~58_combout\ & ((\uut|alu1|ShiftLeft0~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftLeft0~21_combout\,
	datab => \uut|alu1|ShiftLeft0~43_combout\,
	datad => \uut|alu_in2[0]~58_combout\,
	combout => \uut|alu1|ShiftLeft0~52_combout\);

-- Location: LCCOMB_X65_Y36_N6
\uut|alu1|ShiftLeft0~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~69_combout\ = (\uut|alu_in2[0]~58_combout\ & ((\uut|alu1|ShiftLeft0~24_combout\))) # (!\uut|alu_in2[0]~58_combout\ & (\uut|alu1|ShiftLeft0~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu1|ShiftLeft0~68_combout\,
	datac => \uut|alu1|ShiftLeft0~24_combout\,
	datad => \uut|alu_in2[0]~58_combout\,
	combout => \uut|alu1|ShiftLeft0~69_combout\);

-- Location: LCCOMB_X65_Y36_N0
\uut|alu1|ShiftLeft0~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~70_combout\ = (\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftLeft0~52_combout\)) # (!\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftLeft0~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu1|ShiftLeft0~52_combout\,
	datac => \uut|alu_in2[2]~60_combout\,
	datad => \uut|alu1|ShiftLeft0~69_combout\,
	combout => \uut|alu1|ShiftLeft0~70_combout\);

-- Location: LCCOMB_X65_Y36_N12
\uut|alu1|result[24]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[24]~266_combout\ = (\uut|Pipe_alu_out[25]~20_combout\ & (((\uut|Pipe_alu_out[25]~19_combout\) # (\uut|alu1|ShiftLeft0~70_combout\)))) # (!\uut|Pipe_alu_out[25]~20_combout\ & (\uut|alu1|ShiftLeft0~94_combout\ & 
-- (!\uut|Pipe_alu_out[25]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftLeft0~94_combout\,
	datab => \uut|Pipe_alu_out[25]~20_combout\,
	datac => \uut|Pipe_alu_out[25]~19_combout\,
	datad => \uut|alu1|ShiftLeft0~70_combout\,
	combout => \uut|alu1|result[24]~266_combout\);

-- Location: LCCOMB_X66_Y36_N12
\uut|alu1|ShiftLeft0~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~82_combout\ = (\uut|alu_in2[0]~58_combout\ & ((\uut|alu1|ShiftLeft0~77_combout\))) # (!\uut|alu_in2[0]~58_combout\ & (\uut|alu1|ShiftLeft0~81_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu_in2[0]~58_combout\,
	datac => \uut|alu1|ShiftLeft0~81_combout\,
	datad => \uut|alu1|ShiftLeft0~77_combout\,
	combout => \uut|alu1|ShiftLeft0~82_combout\);

-- Location: LCCOMB_X61_Y36_N22
\uut|alu1|ShiftLeft0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~48_combout\ = (\uut|alu_in2[0]~58_combout\ & ((\uut|alu_in2[1]~59_combout\ & (\uut|register_file|Mux30~9_combout\)) # (!\uut|alu_in2[1]~59_combout\ & ((\uut|register_file|Mux28~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux30~9_combout\,
	datab => \uut|register_file|Mux28~9_combout\,
	datac => \uut|alu_in2[0]~58_combout\,
	datad => \uut|alu_in2[1]~59_combout\,
	combout => \uut|alu1|ShiftLeft0~48_combout\);

-- Location: LCCOMB_X61_Y36_N28
\uut|alu1|ShiftLeft0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~49_combout\ = (\uut|alu1|ShiftLeft0~48_combout\) # ((!\uut|alu_in2[0]~58_combout\ & \uut|alu1|ShiftLeft0~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[0]~58_combout\,
	datac => \uut|alu1|ShiftLeft0~48_combout\,
	datad => \uut|alu1|ShiftLeft0~38_combout\,
	combout => \uut|alu1|ShiftLeft0~49_combout\);

-- Location: LCCOMB_X66_Y33_N14
\uut|alu1|ShiftLeft0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~47_combout\ = (!\uut|alu_in2[1]~59_combout\ & (\uut|register_file|Mux31~9_combout\ & !\uut|alu_in2[0]~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[1]~59_combout\,
	datab => \uut|register_file|Mux31~9_combout\,
	datad => \uut|alu_in2[0]~58_combout\,
	combout => \uut|alu1|ShiftLeft0~47_combout\);

-- Location: LCCOMB_X61_Y36_N20
\uut|alu1|ShiftLeft0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~51_combout\ = (\uut|alu_in2[0]~58_combout\ & (\uut|alu1|ShiftLeft0~17_combout\)) # (!\uut|alu_in2[0]~58_combout\ & ((\uut|alu1|ShiftLeft0~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[0]~58_combout\,
	datac => \uut|alu1|ShiftLeft0~17_combout\,
	datad => \uut|alu1|ShiftLeft0~41_combout\,
	combout => \uut|alu1|ShiftLeft0~51_combout\);

-- Location: LCCOMB_X61_Y36_N10
\uut|alu1|ShiftLeft0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~62_combout\ = (!\uut|alu_in2[2]~60_combout\ & ((\uut|alu_in2[3]~61_combout\ & (\uut|alu1|ShiftLeft0~47_combout\)) # (!\uut|alu_in2[3]~61_combout\ & ((\uut|alu1|ShiftLeft0~51_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftLeft0~47_combout\,
	datab => \uut|alu_in2[3]~61_combout\,
	datac => \uut|alu_in2[2]~60_combout\,
	datad => \uut|alu1|ShiftLeft0~51_combout\,
	combout => \uut|alu1|ShiftLeft0~62_combout\);

-- Location: LCCOMB_X65_Y36_N16
\uut|alu1|ShiftLeft0~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~63_combout\ = (\uut|alu1|ShiftLeft0~62_combout\) # ((\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftLeft0~49_combout\ & !\uut|alu_in2[3]~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[2]~60_combout\,
	datab => \uut|alu1|ShiftLeft0~49_combout\,
	datac => \uut|alu_in2[3]~61_combout\,
	datad => \uut|alu1|ShiftLeft0~62_combout\,
	combout => \uut|alu1|ShiftLeft0~63_combout\);

-- Location: LCCOMB_X65_Y36_N18
\uut|alu1|result[24]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[24]~267_combout\ = (\uut|alu1|result[24]~266_combout\ & (((\uut|alu1|ShiftLeft0~63_combout\)) # (!\uut|Pipe_alu_out[25]~19_combout\))) # (!\uut|alu1|result[24]~266_combout\ & (\uut|Pipe_alu_out[25]~19_combout\ & 
-- (\uut|alu1|ShiftLeft0~82_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[24]~266_combout\,
	datab => \uut|Pipe_alu_out[25]~19_combout\,
	datac => \uut|alu1|ShiftLeft0~82_combout\,
	datad => \uut|alu1|ShiftLeft0~63_combout\,
	combout => \uut|alu1|result[24]~267_combout\);

-- Location: LCCOMB_X63_Y35_N26
\uut|alu1|result~337\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result~337_combout\ = (\uut|register_file|Mux7~9_combout\ & ((\uut|instr_decode|operand_sel~0_combout\ & (\uut|pc_calculation|Add0~52_combout\)) # (!\uut|instr_decode|operand_sel~0_combout\ & ((\uut|register_file|Mux39~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|pc_calculation|Add0~52_combout\,
	datab => \uut|register_file|Mux7~9_combout\,
	datac => \uut|register_file|Mux39~9_combout\,
	datad => \uut|instr_decode|operand_sel~0_combout\,
	combout => \uut|alu1|result~337_combout\);

-- Location: LCCOMB_X68_Y39_N8
\uut|alu1|ShiftRight1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~11_combout\ = (!\uut|alu_in2[1]~59_combout\ & ((\uut|alu_in2[0]~58_combout\ & ((\uut|register_file|Mux2~9_combout\))) # (!\uut|alu_in2[0]~58_combout\ & (\uut|register_file|Mux3~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux3~9_combout\,
	datab => \uut|register_file|Mux2~9_combout\,
	datac => \uut|alu_in2[1]~59_combout\,
	datad => \uut|alu_in2[0]~58_combout\,
	combout => \uut|alu1|ShiftRight1~11_combout\);

-- Location: LCCOMB_X68_Y39_N24
\uut|alu1|ShiftRight1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~12_combout\ = (\uut|alu1|ShiftRight1~11_combout\) # ((\uut|alu_in2[1]~59_combout\ & \uut|alu1|ShiftRight0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[1]~59_combout\,
	datac => \uut|alu1|ShiftRight1~11_combout\,
	datad => \uut|alu1|ShiftRight0~3_combout\,
	combout => \uut|alu1|ShiftRight1~12_combout\);

-- Location: LCCOMB_X65_Y35_N14
\uut|alu1|ShiftRight1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~46_combout\ = (!\uut|alu_in2[3]~61_combout\ & ((\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftRight1~12_combout\))) # (!\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftRight1~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftRight1~15_combout\,
	datab => \uut|alu_in2[3]~61_combout\,
	datac => \uut|alu_in2[2]~60_combout\,
	datad => \uut|alu1|ShiftRight1~12_combout\,
	combout => \uut|alu1|ShiftRight1~46_combout\);

-- Location: LCCOMB_X65_Y35_N12
\uut|alu1|result[24]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[24]~268_combout\ = (\uut|Pipe_alu_out[21]~29_combout\ & ((\uut|alu1|result[16]~204_combout\) # ((\uut|alu1|ShiftRight1~46_combout\)))) # (!\uut|Pipe_alu_out[21]~29_combout\ & (!\uut|alu1|result[16]~204_combout\ & 
-- ((\uut|alu_in2[8]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[21]~29_combout\,
	datab => \uut|alu1|result[16]~204_combout\,
	datac => \uut|alu1|ShiftRight1~46_combout\,
	datad => \uut|alu_in2[8]~55_combout\,
	combout => \uut|alu1|result[24]~268_combout\);

-- Location: LCCOMB_X65_Y35_N16
\uut|alu1|ShiftRight0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~36_combout\ = (\uut|alu1|ShiftRight1~46_combout\) # ((\uut|alu_in2[3]~61_combout\ & \uut|register_file|Mux0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu_in2[3]~61_combout\,
	datac => \uut|alu1|ShiftRight1~46_combout\,
	datad => \uut|register_file|Mux0~9_combout\,
	combout => \uut|alu1|ShiftRight0~36_combout\);

-- Location: LCCOMB_X65_Y35_N10
\uut|alu1|result[24]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[24]~269_combout\ = (\uut|alu1|result[24]~268_combout\ & (((\uut|register_file|Mux0~9_combout\)) # (!\uut|alu1|result[16]~204_combout\))) # (!\uut|alu1|result[24]~268_combout\ & (\uut|alu1|result[16]~204_combout\ & 
-- ((\uut|alu1|ShiftRight0~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[24]~268_combout\,
	datab => \uut|alu1|result[16]~204_combout\,
	datac => \uut|register_file|Mux0~9_combout\,
	datad => \uut|alu1|ShiftRight0~36_combout\,
	combout => \uut|alu1|result[24]~269_combout\);

-- Location: LCCOMB_X63_Y35_N0
\uut|alu1|result[24]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[24]~270_combout\ = (\uut|Pipe_alu_out[25]~21_combout\ & (\IRAM|auto_generated|q_a\(25))) # (!\uut|Pipe_alu_out[25]~21_combout\ & ((\IRAM|auto_generated|q_a\(25) & (\uut|alu1|result[24]~269_combout\)) # (!\IRAM|auto_generated|q_a\(25) & 
-- ((\uut|alu1|Add1~48_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[25]~21_combout\,
	datab => \IRAM|auto_generated|q_a\(25),
	datac => \uut|alu1|result[24]~269_combout\,
	datad => \uut|alu1|Add1~48_combout\,
	combout => \uut|alu1|result[24]~270_combout\);

-- Location: LCCOMB_X63_Y35_N30
\uut|alu1|result[24]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[24]~271_combout\ = (\uut|Pipe_alu_out[25]~21_combout\ & ((\uut|alu1|result[24]~270_combout\ & ((\uut|alu1|result~337_combout\))) # (!\uut|alu1|result[24]~270_combout\ & (\uut|alu1|result[24]~267_combout\)))) # 
-- (!\uut|Pipe_alu_out[25]~21_combout\ & (((\uut|alu1|result[24]~270_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[25]~21_combout\,
	datab => \uut|alu1|result[24]~267_combout\,
	datac => \uut|alu1|result~337_combout\,
	datad => \uut|alu1|result[24]~270_combout\,
	combout => \uut|alu1|result[24]~271_combout\);

-- Location: LCCOMB_X63_Y35_N10
\uut|alu1|result[24]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[24]~265_combout\ = (\uut|alu1|result[24]~264_combout\ & ((\uut|register_file|Mux7~9_combout\) # (\uut|alu_in2[24]~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|register_file|Mux7~9_combout\,
	datac => \uut|alu_in2[24]~69_combout\,
	datad => \uut|alu1|result[24]~264_combout\,
	combout => \uut|alu1|result[24]~265_combout\);

-- Location: LCCOMB_X63_Y35_N20
\uut|alu1|result[24]~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[24]~273_combout\ = (\uut|alu1|result[24]~335_combout\) # ((\uut|alu1|result[24]~265_combout\) # ((\uut|alu1|result[24]~272_combout\ & \uut|alu1|result[24]~271_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[24]~272_combout\,
	datab => \uut|alu1|result[24]~335_combout\,
	datac => \uut|alu1|result[24]~271_combout\,
	datad => \uut|alu1|result[24]~265_combout\,
	combout => \uut|alu1|result[24]~273_combout\);

-- Location: FF_X63_Y35_N21
\uut|Pipe_alu_out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|alu1|result[24]~273_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_alu_out\(24));

-- Location: FF_X73_Y31_N17
\uut|Pipe_mul_out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|Pipe_mul_out[24]~26_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_mul_out\(24));

-- Location: LCCOMB_X73_Y31_N2
\uut|rf_in1[24]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[24]~53_combout\ = (\uut|Pipe_alu_out\(24) & (((\uut|rf_in1[0]~2_combout\ & \uut|Pipe_mul_out\(24))) # (!\uut|Pipe_wb_sel.wb_alu~q\))) # (!\uut|Pipe_alu_out\(24) & (((\uut|rf_in1[0]~2_combout\ & \uut|Pipe_mul_out\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out\(24),
	datab => \uut|Pipe_wb_sel.wb_alu~q\,
	datac => \uut|rf_in1[0]~2_combout\,
	datad => \uut|Pipe_mul_out\(24),
	combout => \uut|rf_in1[24]~53_combout\);

-- Location: LCCOMB_X63_Y22_N2
\bus1|c2_rdatabus[24]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[24]~255_combout\ = (\my_counter|read_addr\(1) & (((\my_counter|read_addr\(0)) # (\my_counter|count[2][24]~q\)))) # (!\my_counter|read_addr\(1) & (\my_counter|count[0][24]~q\ & (!\my_counter|read_addr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[0][24]~q\,
	datab => \my_counter|read_addr\(1),
	datac => \my_counter|read_addr\(0),
	datad => \my_counter|count[2][24]~q\,
	combout => \bus1|c2_rdatabus[24]~255_combout\);

-- Location: LCCOMB_X61_Y22_N18
\bus1|c2_rdatabus[24]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[24]~256_combout\ = (\my_counter|read_addr\(0) & ((\bus1|c2_rdatabus[24]~255_combout\ & (\my_counter|count[3][24]~q\)) # (!\bus1|c2_rdatabus[24]~255_combout\ & ((\my_counter|count[1][24]~q\))))) # (!\my_counter|read_addr\(0) & 
-- (((\bus1|c2_rdatabus[24]~255_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[3][24]~q\,
	datab => \my_counter|read_addr\(0),
	datac => \my_counter|count[1][24]~q\,
	datad => \bus1|c2_rdatabus[24]~255_combout\,
	combout => \bus1|c2_rdatabus[24]~256_combout\);

-- Location: FF_X56_Y27_N21
\my_dma|wstart_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[24]~24_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|wstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstart_reg\(24));

-- Location: FF_X55_Y27_N27
\my_dma|rstart_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[24]~24_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|rstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstart_reg\(24));

-- Location: LCCOMB_X55_Y27_N26
\bus1|c2_rdatabus[24]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[24]~249_combout\ = (\my_dma|ck_S4_ADDRBUS\(1) & ((\my_dma|ck_S4_ADDRBUS\(0) & ((\my_dma|rstart_reg\(24)))) # (!\my_dma|ck_S4_ADDRBUS\(0) & (\my_dma|rstep_reg\(24))))) # (!\my_dma|ck_S4_ADDRBUS\(1) & (((!\my_dma|ck_S4_ADDRBUS\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|ck_S4_ADDRBUS\(1),
	datab => \my_dma|rstep_reg\(24),
	datac => \my_dma|rstart_reg\(24),
	datad => \my_dma|ck_S4_ADDRBUS\(0),
	combout => \bus1|c2_rdatabus[24]~249_combout\);

-- Location: FF_X56_Y27_N11
\my_dma|wstep_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[24]~24_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|wstep_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstep_reg\(24));

-- Location: LCCOMB_X58_Y28_N18
\bus1|c2_rdatabus[24]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[24]~250_combout\ = (\bus1|c2_rdatabus[24]~249_combout\ & (((\my_dma|wstep_reg\(24)) # (\my_dma|ck_S4_ADDRBUS\(1))))) # (!\bus1|c2_rdatabus[24]~249_combout\ & (\my_dma|wstart_reg\(24) & ((!\my_dma|ck_S4_ADDRBUS\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|wstart_reg\(24),
	datab => \bus1|c2_rdatabus[24]~249_combout\,
	datac => \my_dma|wstep_reg\(24),
	datad => \my_dma|ck_S4_ADDRBUS\(1),
	combout => \bus1|c2_rdatabus[24]~250_combout\);

-- Location: LCCOMB_X57_Y29_N14
\bus1|c2_rdatabus[24]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[24]~251_combout\ = (!\bus1|c2_rdatabus[21]~8_combout\ & (\my_dma|raddr_reg\(24) & \my_dma|ck_S4_ADDRBUS\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~8_combout\,
	datac => \my_dma|raddr_reg\(24),
	datad => \my_dma|ck_S4_ADDRBUS\(0),
	combout => \bus1|c2_rdatabus[24]~251_combout\);

-- Location: LCCOMB_X61_Y25_N2
\bus1|c2_rdatabus[24]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[24]~252_combout\ = (\bus1|c1_wdatabus[24]~25_combout\ & (\bus1|c2_rdatabus[0]~10_combout\ & \bus2|S2_WDATABUS[3]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_wdatabus[24]~25_combout\,
	datab => \bus1|c2_rdatabus[0]~10_combout\,
	datad => \bus2|S2_WDATABUS[3]~1_combout\,
	combout => \bus1|c2_rdatabus[24]~252_combout\);

-- Location: LCCOMB_X61_Y25_N28
\bus1|c2_rdatabus[24]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[24]~253_combout\ = (\bus1|c2_rdatabus[21]~6_combout\ & (((\bus1|c2_rdatabus[24]~252_combout\) # (!\bus1|c2_rdatabus[21]~5_combout\)))) # (!\bus1|c2_rdatabus[21]~6_combout\ & (\bus1|c2_rdatabus[24]~251_combout\ & 
-- (\bus1|c2_rdatabus[21]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~6_combout\,
	datab => \bus1|c2_rdatabus[24]~251_combout\,
	datac => \bus1|c2_rdatabus[21]~5_combout\,
	datad => \bus1|c2_rdatabus[24]~252_combout\,
	combout => \bus1|c2_rdatabus[24]~253_combout\);

-- Location: LCCOMB_X61_Y25_N10
\bus1|c2_rdatabus[24]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[24]~254_combout\ = (\bus1|c2_rdatabus[21]~7_combout\ & ((\bus1|c2_rdatabus[24]~253_combout\ & (\bus1|c2_rdatabus[24]~250_combout\)) # (!\bus1|c2_rdatabus[24]~253_combout\ & ((\my_dma|count_reg\(24)))))) # 
-- (!\bus1|c2_rdatabus[21]~7_combout\ & (((\bus1|c2_rdatabus[24]~253_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~7_combout\,
	datab => \bus1|c2_rdatabus[24]~250_combout\,
	datac => \my_dma|count_reg\(24),
	datad => \bus1|c2_rdatabus[24]~253_combout\,
	combout => \bus1|c2_rdatabus[24]~254_combout\);

-- Location: LCCOMB_X61_Y25_N20
\bus1|c2_rdatabus[24]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[24]~257_combout\ = (\bus1|c2_rdatabus[21]~1_combout\ & ((\bus1|c2_rdatabus[24]~256_combout\) # ((\bus1|c2_rdatabus[0]~14_combout\ & \bus1|c2_rdatabus[24]~254_combout\)))) # (!\bus1|c2_rdatabus[21]~1_combout\ & 
-- (((\bus1|c2_rdatabus[0]~14_combout\ & \bus1|c2_rdatabus[24]~254_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~1_combout\,
	datab => \bus1|c2_rdatabus[24]~256_combout\,
	datac => \bus1|c2_rdatabus[0]~14_combout\,
	datad => \bus1|c2_rdatabus[24]~254_combout\,
	combout => \bus1|c2_rdatabus[24]~257_combout\);

-- Location: LCCOMB_X61_Y25_N16
\uut|rf_in1[24]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[24]~54_combout\ = (\uut|rf_in1[24]~53_combout\) # ((\uut|rf_in1[0]~5_combout\ & ((\bus1|c2_rdatabus[24]~248_combout\) # (\bus1|c2_rdatabus[24]~257_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|rf_in1[0]~5_combout\,
	datab => \bus1|c2_rdatabus[24]~248_combout\,
	datac => \uut|rf_in1[24]~53_combout\,
	datad => \bus1|c2_rdatabus[24]~257_combout\,
	combout => \uut|rf_in1[24]~54_combout\);

-- Location: FF_X63_Y25_N7
\uut|register_file|reg_out[3][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[24]~54_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[3][24]~q\);

-- Location: LCCOMB_X66_Y25_N4
\uut|register_file|Mux39~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux39~5_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|instr_decode|rs2[0]~17_combout\)))) # (!\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|instr_decode|rs2[0]~17_combout\ & (\uut|register_file|reg_out[5][24]~q\)) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|reg_out[4][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[1]~16_combout\,
	datab => \uut|register_file|reg_out[5][24]~q\,
	datac => \uut|register_file|reg_out[4][24]~q\,
	datad => \uut|instr_decode|rs2[0]~17_combout\,
	combout => \uut|register_file|Mux39~5_combout\);

-- Location: LCCOMB_X66_Y25_N26
\uut|register_file|Mux39~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux39~6_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|Mux39~5_combout\ & ((\uut|register_file|reg_out[7][24]~q\))) # (!\uut|register_file|Mux39~5_combout\ & (\uut|register_file|reg_out[6][24]~q\)))) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & (\uut|register_file|Mux39~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[1]~16_combout\,
	datab => \uut|register_file|Mux39~5_combout\,
	datac => \uut|register_file|reg_out[6][24]~q\,
	datad => \uut|register_file|reg_out[7][24]~q\,
	combout => \uut|register_file|Mux39~6_combout\);

-- Location: LCCOMB_X63_Y25_N28
\uut|register_file|Mux39~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux39~7_combout\ = (\uut|register_file|Mux42~2_combout\ & (((\uut|register_file|Mux39~6_combout\)) # (!\uut|register_file|Mux42~1_combout\))) # (!\uut|register_file|Mux42~2_combout\ & (\uut|register_file|Mux42~1_combout\ & 
-- (\uut|register_file|reg_out[1][24]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux42~2_combout\,
	datab => \uut|register_file|Mux42~1_combout\,
	datac => \uut|register_file|reg_out[1][24]~q\,
	datad => \uut|register_file|Mux39~6_combout\,
	combout => \uut|register_file|Mux39~7_combout\);

-- Location: LCCOMB_X62_Y28_N14
\uut|register_file|Mux39~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux39~8_combout\ = (\uut|register_file|Mux42~0_combout\ & ((\uut|register_file|Mux39~7_combout\ & (\uut|register_file|reg_out[3][24]~q\)) # (!\uut|register_file|Mux39~7_combout\ & ((\uut|register_file|reg_out[2][24]~q\))))) # 
-- (!\uut|register_file|Mux42~0_combout\ & (((\uut|register_file|Mux39~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[3][24]~q\,
	datab => \uut|register_file|Mux42~0_combout\,
	datac => \uut|register_file|reg_out[2][24]~q\,
	datad => \uut|register_file|Mux39~7_combout\,
	combout => \uut|register_file|Mux39~8_combout\);

-- Location: LCCOMB_X68_Y28_N28
\uut|register_file|Mux39~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux39~2_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|reg_out[10][24]~q\))) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & (\uut|register_file|reg_out[8][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[8][24]~q\,
	datab => \uut|register_file|reg_out[10][24]~q\,
	datac => \uut|instr_decode|rs2[0]~17_combout\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux39~2_combout\);

-- Location: LCCOMB_X68_Y28_N16
\uut|register_file|Mux39~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux39~3_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|Mux39~2_combout\ & ((\uut|register_file|reg_out[11][24]~q\))) # (!\uut|register_file|Mux39~2_combout\ & (\uut|register_file|reg_out[9][24]~q\)))) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|Mux39~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[0]~17_combout\,
	datab => \uut|register_file|reg_out[9][24]~q\,
	datac => \uut|register_file|reg_out[11][24]~q\,
	datad => \uut|register_file|Mux39~2_combout\,
	combout => \uut|register_file|Mux39~3_combout\);

-- Location: LCCOMB_X67_Y25_N30
\uut|register_file|Mux39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux39~0_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|reg_out[13][24]~q\) # ((\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|reg_out[12][24]~q\ & 
-- !\uut|instr_decode|rs2[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[0]~17_combout\,
	datab => \uut|register_file|reg_out[13][24]~q\,
	datac => \uut|register_file|reg_out[12][24]~q\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux39~0_combout\);

-- Location: LCCOMB_X67_Y27_N2
\uut|register_file|Mux39~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux39~1_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|Mux39~0_combout\ & ((\uut|register_file|reg_out[15][24]~q\))) # (!\uut|register_file|Mux39~0_combout\ & (\uut|register_file|reg_out[14][24]~q\)))) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|register_file|Mux39~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[1]~16_combout\,
	datab => \uut|register_file|reg_out[14][24]~q\,
	datac => \uut|register_file|reg_out[15][24]~q\,
	datad => \uut|register_file|Mux39~0_combout\,
	combout => \uut|register_file|Mux39~1_combout\);

-- Location: LCCOMB_X61_Y25_N6
\uut|register_file|Mux39~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux39~4_combout\ = (\uut|instr_decode|rs2[3]~15_combout\ & ((\uut|instr_decode|rs2[2]~18_combout\ & ((\uut|register_file|Mux39~1_combout\))) # (!\uut|instr_decode|rs2[2]~18_combout\ & (\uut|register_file|Mux39~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[3]~15_combout\,
	datab => \uut|instr_decode|rs2[2]~18_combout\,
	datac => \uut|register_file|Mux39~3_combout\,
	datad => \uut|register_file|Mux39~1_combout\,
	combout => \uut|register_file|Mux39~4_combout\);

-- Location: LCCOMB_X61_Y25_N18
\uut|register_file|Mux39~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux39~9_combout\ = (\uut|register_file|Mux39~4_combout\) # ((!\uut|instr_decode|rs2[3]~15_combout\ & \uut|register_file|Mux39~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[3]~15_combout\,
	datac => \uut|register_file|Mux39~8_combout\,
	datad => \uut|register_file|Mux39~4_combout\,
	combout => \uut|register_file|Mux39~9_combout\);

-- Location: LCCOMB_X61_Y25_N4
\bus1|M2_RDATABUS[24]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|M2_RDATABUS[24]~25_combout\ = (\bus1|M2_RDATABUS[3]~0_combout\ & ((\bus1|c2_rdatabus[24]~248_combout\) # (\bus1|c2_rdatabus[24]~257_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|M2_RDATABUS[3]~0_combout\,
	datab => \bus1|c2_rdatabus[24]~248_combout\,
	datad => \bus1|c2_rdatabus[24]~257_combout\,
	combout => \bus1|M2_RDATABUS[24]~25_combout\);

-- Location: FF_X61_Y25_N5
\my_dma|data_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus1|M2_RDATABUS[24]~25_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|DMA_RFile~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|data_reg\(24));

-- Location: LCCOMB_X61_Y25_N12
\bus1|c1_wdatabus[24]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_wdatabus[24]~25_combout\ = (\uut|instr_decode|Equal15~1_combout\ & ((\uut|register_file|Mux39~9_combout\) # ((\my_dma|data_reg\(24) & \bus1|c1_wdatabus[31]~0_combout\)))) # (!\uut|instr_decode|Equal15~1_combout\ & (((\my_dma|data_reg\(24) & 
-- \bus1|c1_wdatabus[31]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|Equal15~1_combout\,
	datab => \uut|register_file|Mux39~9_combout\,
	datac => \my_dma|data_reg\(24),
	datad => \bus1|c1_wdatabus[31]~0_combout\,
	combout => \bus1|c1_wdatabus[24]~25_combout\);

-- Location: LCCOMB_X56_Y27_N16
\bus1|S4_WDATABUS[24]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S4_WDATABUS[24]~24_combout\ = (\bus1|c1_op~9_combout\ & (\bus1|c1_wdatabus[24]~25_combout\ & \bus1|c1_op.master.default~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_op~9_combout\,
	datab => \bus1|c1_wdatabus[24]~25_combout\,
	datad => \bus1|c1_op.master.default~0_combout\,
	combout => \bus1|S4_WDATABUS[24]~24_combout\);

-- Location: LCCOMB_X55_Y27_N28
\my_dma|rstep_reg[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|rstep_reg[24]~feeder_combout\ = \bus1|S4_WDATABUS[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bus1|S4_WDATABUS[24]~24_combout\,
	combout => \my_dma|rstep_reg[24]~feeder_combout\);

-- Location: FF_X55_Y27_N29
\my_dma|rstep_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|rstep_reg[24]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|rstep_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstep_reg\(24));

-- Location: LCCOMB_X54_Y31_N16
\my_dma|raddr_reg[24]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[24]~80_combout\ = ((\my_dma|raddr_reg\(24) $ (\my_dma|rstep_reg\(24) $ (!\my_dma|raddr_reg[23]~79\)))) # (GND)
-- \my_dma|raddr_reg[24]~81\ = CARRY((\my_dma|raddr_reg\(24) & ((\my_dma|rstep_reg\(24)) # (!\my_dma|raddr_reg[23]~79\))) # (!\my_dma|raddr_reg\(24) & (\my_dma|rstep_reg\(24) & !\my_dma|raddr_reg[23]~79\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|raddr_reg\(24),
	datab => \my_dma|rstep_reg\(24),
	datad => VCC,
	cin => \my_dma|raddr_reg[23]~79\,
	combout => \my_dma|raddr_reg[24]~80_combout\,
	cout => \my_dma|raddr_reg[24]~81\);

-- Location: LCCOMB_X54_Y30_N30
\my_dma|raddr_reg[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[24]~feeder_combout\ = \my_dma|raddr_reg[24]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|raddr_reg[24]~80_combout\,
	combout => \my_dma|raddr_reg[24]~feeder_combout\);

-- Location: FF_X54_Y30_N31
\my_dma|raddr_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|raddr_reg[24]~feeder_combout\,
	asdata => \my_dma|rstart_reg\(24),
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|raddr_reg\(24));

-- Location: LCCOMB_X55_Y29_N4
\my_dma|raddr_reg[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[25]~feeder_combout\ = \my_dma|raddr_reg[25]~82_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_dma|raddr_reg[25]~82_combout\,
	combout => \my_dma|raddr_reg[25]~feeder_combout\);

-- Location: FF_X55_Y29_N5
\my_dma|raddr_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|raddr_reg[25]~feeder_combout\,
	asdata => \my_dma|rstart_reg\(25),
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|raddr_reg\(25));

-- Location: LCCOMB_X56_Y27_N20
\bus1|c2_rdatabus[25]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[25]~261_combout\ = (!\bus1|c2_rdatabus[21]~8_combout\ & (\my_dma|raddr_reg\(25) & \my_dma|ck_S4_ADDRBUS\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~8_combout\,
	datab => \my_dma|raddr_reg\(25),
	datad => \my_dma|ck_S4_ADDRBUS\(0),
	combout => \bus1|c2_rdatabus[25]~261_combout\);

-- Location: LCCOMB_X67_Y26_N20
\bus1|c2_rdatabus[25]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[25]~262_combout\ = (\bus1|c2_rdatabus[0]~10_combout\ & (\bus2|S2_WDATABUS[3]~1_combout\ & \bus1|c1_wdatabus[25]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[0]~10_combout\,
	datac => \bus2|S2_WDATABUS[3]~1_combout\,
	datad => \bus1|c1_wdatabus[25]~26_combout\,
	combout => \bus1|c2_rdatabus[25]~262_combout\);

-- Location: LCCOMB_X67_Y26_N10
\bus1|c2_rdatabus[25]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[25]~263_combout\ = (\bus1|c2_rdatabus[21]~6_combout\ & (((\bus1|c2_rdatabus[25]~262_combout\) # (!\bus1|c2_rdatabus[21]~5_combout\)))) # (!\bus1|c2_rdatabus[21]~6_combout\ & (\bus1|c2_rdatabus[25]~261_combout\ & 
-- (\bus1|c2_rdatabus[21]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~6_combout\,
	datab => \bus1|c2_rdatabus[25]~261_combout\,
	datac => \bus1|c2_rdatabus[21]~5_combout\,
	datad => \bus1|c2_rdatabus[25]~262_combout\,
	combout => \bus1|c2_rdatabus[25]~263_combout\);

-- Location: LCCOMB_X67_Y26_N12
\bus1|c2_rdatabus[25]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[25]~264_combout\ = (\bus1|c2_rdatabus[21]~7_combout\ & ((\bus1|c2_rdatabus[25]~263_combout\ & (\bus1|c2_rdatabus[25]~260_combout\)) # (!\bus1|c2_rdatabus[25]~263_combout\ & ((\my_dma|count_reg\(25)))))) # 
-- (!\bus1|c2_rdatabus[21]~7_combout\ & (((\bus1|c2_rdatabus[25]~263_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~7_combout\,
	datab => \bus1|c2_rdatabus[25]~260_combout\,
	datac => \my_dma|count_reg\(25),
	datad => \bus1|c2_rdatabus[25]~263_combout\,
	combout => \bus1|c2_rdatabus[25]~264_combout\);

-- Location: LCCOMB_X67_Y26_N18
\bus1|c2_rdatabus[25]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[25]~267_combout\ = (\bus1|c2_rdatabus[0]~14_combout\ & ((\bus1|c2_rdatabus[25]~264_combout\) # ((\bus1|c2_rdatabus[25]~266_combout\ & \bus1|c2_rdatabus[21]~1_combout\)))) # (!\bus1|c2_rdatabus[0]~14_combout\ & 
-- (\bus1|c2_rdatabus[25]~266_combout\ & (\bus1|c2_rdatabus[21]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[0]~14_combout\,
	datab => \bus1|c2_rdatabus[25]~266_combout\,
	datac => \bus1|c2_rdatabus[21]~1_combout\,
	datad => \bus1|c2_rdatabus[25]~264_combout\,
	combout => \bus1|c2_rdatabus[25]~267_combout\);

-- Location: LCCOMB_X67_Y26_N28
\bus1|M2_RDATABUS[25]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|M2_RDATABUS[25]~26_combout\ = (\bus1|M2_RDATABUS[3]~0_combout\ & ((\bus1|c2_rdatabus[25]~258_combout\) # (\bus1|c2_rdatabus[25]~267_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|M2_RDATABUS[3]~0_combout\,
	datac => \bus1|c2_rdatabus[25]~258_combout\,
	datad => \bus1|c2_rdatabus[25]~267_combout\,
	combout => \bus1|M2_RDATABUS[25]~26_combout\);

-- Location: FF_X67_Y26_N29
\my_dma|data_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus1|M2_RDATABUS[25]~26_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|DMA_RFile~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|data_reg\(25));

-- Location: LCCOMB_X67_Y26_N16
\bus1|c1_wdatabus[25]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_wdatabus[25]~26_combout\ = (\uut|instr_decode|Equal15~1_combout\ & ((\uut|register_file|Mux38~9_combout\) # ((\my_dma|data_reg\(25) & \bus1|c1_wdatabus[31]~0_combout\)))) # (!\uut|instr_decode|Equal15~1_combout\ & (\my_dma|data_reg\(25) & 
-- (\bus1|c1_wdatabus[31]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|Equal15~1_combout\,
	datab => \my_dma|data_reg\(25),
	datac => \bus1|c1_wdatabus[31]~0_combout\,
	datad => \uut|register_file|Mux38~9_combout\,
	combout => \bus1|c1_wdatabus[25]~26_combout\);

-- Location: LCCOMB_X59_Y23_N30
\bus1|S1_WDATABUS[25]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S1_WDATABUS[25]~25_combout\ = (\bus1|process_1~3_combout\ & (\bus1|c1_wdatabus[25]~26_combout\ & (!\bus1|c1_addrbus[13]~6_combout\ & \bus1|c1_op.master.default~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|process_1~3_combout\,
	datab => \bus1|c1_wdatabus[25]~26_combout\,
	datac => \bus1|c1_addrbus[13]~6_combout\,
	datad => \bus1|c1_op.master.default~0_combout\,
	combout => \bus1|S1_WDATABUS[25]~25_combout\);

-- Location: M9K_X64_Y23_N0
\DRAM|auto_generated|ram_block1a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C8D0000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/hgarg/Downloads/ass4_evgeny/dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "altsyncram:DRAM|altsyncram_2f04:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \bus1|S1_MW~combout\,
	portare => \bus1|S1_MR~combout\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \DRAM|auto_generated|_~0_combout\,
	portadatain => \DRAM|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \DRAM|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DRAM|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: LCCOMB_X67_Y26_N30
\bus1|c2_rdatabus[25]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[25]~258_combout\ = (!\bus1|c2_rdatabus[21]~1_combout\ & (\bus1|c2_op.slave.s1~q\ & (\DRAM|auto_generated|ram_block1a25~portadataout\ & \bus1|c2_op.op.read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~1_combout\,
	datab => \bus1|c2_op.slave.s1~q\,
	datac => \DRAM|auto_generated|ram_block1a25~portadataout\,
	datad => \bus1|c2_op.op.read~q\,
	combout => \bus1|c2_rdatabus[25]~258_combout\);

-- Location: FF_X73_Y31_N19
\uut|Pipe_mul_out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|Pipe_mul_out[25]~28_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_mul_out\(25));

-- Location: LCCOMB_X69_Y34_N6
\uut|alu1|result[25]~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[25]~274_combout\ = (\uut|alu1|result[24]~264_combout\ & ((\uut|register_file|Mux6~9_combout\) # (\uut|alu_in2[25]~68_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|register_file|Mux6~9_combout\,
	datac => \uut|alu_in2[25]~68_combout\,
	datad => \uut|alu1|result[24]~264_combout\,
	combout => \uut|alu1|result[25]~274_combout\);

-- Location: LCCOMB_X66_Y34_N28
\uut|alu1|result~339\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result~339_combout\ = (\uut|register_file|Mux6~9_combout\ & ((\uut|instr_decode|operand_sel~0_combout\ & (\uut|pc_calculation|Add0~52_combout\)) # (!\uut|instr_decode|operand_sel~0_combout\ & ((\uut|register_file|Mux38~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|pc_calculation|Add0~52_combout\,
	datab => \uut|instr_decode|operand_sel~0_combout\,
	datac => \uut|register_file|Mux6~9_combout\,
	datad => \uut|register_file|Mux38~9_combout\,
	combout => \uut|alu1|result~339_combout\);

-- Location: LCCOMB_X62_Y36_N4
\uut|alu1|ShiftLeft0~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~59_combout\ = (\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftLeft0~39_combout\)) # (!\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftLeft0~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[2]~60_combout\,
	datac => \uut|alu1|ShiftLeft0~39_combout\,
	datad => \uut|alu1|ShiftLeft0~42_combout\,
	combout => \uut|alu1|ShiftLeft0~59_combout\);

-- Location: LCCOMB_X65_Y36_N22
\uut|alu1|ShiftLeft0~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~61_combout\ = (\uut|alu_in2[3]~61_combout\ & (!\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftLeft0~60_combout\)))) # (!\uut|alu_in2[3]~61_combout\ & (((\uut|alu1|ShiftLeft0~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[2]~60_combout\,
	datab => \uut|alu1|ShiftLeft0~59_combout\,
	datac => \uut|alu_in2[3]~61_combout\,
	datad => \uut|alu1|ShiftLeft0~60_combout\,
	combout => \uut|alu1|ShiftLeft0~61_combout\);

-- Location: LCCOMB_X65_Y36_N24
\uut|alu1|ShiftLeft0~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~73_combout\ = (\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftLeft0~44_combout\)) # (!\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftLeft0~72_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[2]~60_combout\,
	datac => \uut|alu1|ShiftLeft0~44_combout\,
	datad => \uut|alu1|ShiftLeft0~72_combout\,
	combout => \uut|alu1|ShiftLeft0~73_combout\);

-- Location: LCCOMB_X65_Y36_N28
\uut|alu1|result[25]~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[25]~275_combout\ = (\uut|Pipe_alu_out[25]~20_combout\ & (((\uut|Pipe_alu_out[25]~19_combout\)))) # (!\uut|Pipe_alu_out[25]~20_combout\ & ((\uut|Pipe_alu_out[25]~19_combout\ & ((\uut|alu1|ShiftLeft0~85_combout\))) # 
-- (!\uut|Pipe_alu_out[25]~19_combout\ & (\uut|alu1|ShiftLeft0~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftLeft0~96_combout\,
	datab => \uut|Pipe_alu_out[25]~20_combout\,
	datac => \uut|Pipe_alu_out[25]~19_combout\,
	datad => \uut|alu1|ShiftLeft0~85_combout\,
	combout => \uut|alu1|result[25]~275_combout\);

-- Location: LCCOMB_X65_Y36_N30
\uut|alu1|result[25]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[25]~276_combout\ = (\uut|Pipe_alu_out[25]~20_combout\ & ((\uut|alu1|result[25]~275_combout\ & (\uut|alu1|ShiftLeft0~61_combout\)) # (!\uut|alu1|result[25]~275_combout\ & ((\uut|alu1|ShiftLeft0~73_combout\))))) # 
-- (!\uut|Pipe_alu_out[25]~20_combout\ & (((\uut|alu1|result[25]~275_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftLeft0~61_combout\,
	datab => \uut|alu1|ShiftLeft0~73_combout\,
	datac => \uut|Pipe_alu_out[25]~20_combout\,
	datad => \uut|alu1|result[25]~275_combout\,
	combout => \uut|alu1|result[25]~276_combout\);

-- Location: LCCOMB_X69_Y35_N4
\uut|alu1|ShiftRight0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~34_combout\ = (\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftRight1~32_combout\) # ((\uut|alu1|ShiftRight0~31_combout\)))) # (!\uut|alu_in2[2]~60_combout\ & (((\uut|alu1|ShiftRight1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftRight1~32_combout\,
	datab => \uut|alu_in2[2]~60_combout\,
	datac => \uut|alu1|ShiftRight0~31_combout\,
	datad => \uut|alu1|ShiftRight1~28_combout\,
	combout => \uut|alu1|ShiftRight0~34_combout\);

-- Location: LCCOMB_X69_Y35_N30
\uut|alu1|ShiftRight0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~35_combout\ = (\uut|alu_in2[3]~61_combout\ & ((\uut|register_file|Mux0~9_combout\))) # (!\uut|alu_in2[3]~61_combout\ & (\uut|alu1|ShiftRight0~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu_in2[3]~61_combout\,
	datac => \uut|alu1|ShiftRight0~34_combout\,
	datad => \uut|register_file|Mux0~9_combout\,
	combout => \uut|alu1|ShiftRight0~35_combout\);

-- Location: LCCOMB_X69_Y34_N12
\uut|alu1|result[25]~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[25]~277_combout\ = (\uut|alu1|result[16]~204_combout\ & (((\uut|alu1|ShiftRight0~35_combout\) # (\uut|Pipe_alu_out[21]~29_combout\)))) # (!\uut|alu1|result[16]~204_combout\ & (\uut|alu_in2[9]~54_combout\ & 
-- ((!\uut|Pipe_alu_out[21]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[16]~204_combout\,
	datab => \uut|alu_in2[9]~54_combout\,
	datac => \uut|alu1|ShiftRight0~35_combout\,
	datad => \uut|Pipe_alu_out[21]~29_combout\,
	combout => \uut|alu1|result[25]~277_combout\);

-- Location: LCCOMB_X68_Y39_N30
\uut|alu1|ShiftRight1~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~45_combout\ = (!\uut|alu_in2[3]~61_combout\ & ((\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftRight1~44_combout\))) # (!\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftRight1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[3]~61_combout\,
	datab => \uut|alu_in2[2]~60_combout\,
	datac => \uut|alu1|ShiftRight1~28_combout\,
	datad => \uut|alu1|ShiftRight1~44_combout\,
	combout => \uut|alu1|ShiftRight1~45_combout\);

-- Location: LCCOMB_X69_Y34_N26
\uut|alu1|result[25]~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[25]~278_combout\ = (\uut|alu1|result[25]~277_combout\ & (((\uut|register_file|Mux0~9_combout\) # (!\uut|Pipe_alu_out[21]~29_combout\)))) # (!\uut|alu1|result[25]~277_combout\ & (\uut|alu1|ShiftRight1~45_combout\ & 
-- ((\uut|Pipe_alu_out[21]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[25]~277_combout\,
	datab => \uut|alu1|ShiftRight1~45_combout\,
	datac => \uut|register_file|Mux0~9_combout\,
	datad => \uut|Pipe_alu_out[21]~29_combout\,
	combout => \uut|alu1|result[25]~278_combout\);

-- Location: LCCOMB_X69_Y34_N16
\uut|alu1|result[25]~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[25]~279_combout\ = (\IRAM|auto_generated|q_a\(25) & ((\uut|alu1|result[25]~278_combout\) # ((\uut|Pipe_alu_out[25]~21_combout\)))) # (!\IRAM|auto_generated|q_a\(25) & (((!\uut|Pipe_alu_out[25]~21_combout\ & \uut|alu1|Add1~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[25]~278_combout\,
	datab => \IRAM|auto_generated|q_a\(25),
	datac => \uut|Pipe_alu_out[25]~21_combout\,
	datad => \uut|alu1|Add1~50_combout\,
	combout => \uut|alu1|result[25]~279_combout\);

-- Location: LCCOMB_X69_Y34_N14
\uut|alu1|result[25]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[25]~280_combout\ = (\uut|Pipe_alu_out[25]~21_combout\ & ((\uut|alu1|result[25]~279_combout\ & (\uut|alu1|result~339_combout\)) # (!\uut|alu1|result[25]~279_combout\ & ((\uut|alu1|result[25]~276_combout\))))) # 
-- (!\uut|Pipe_alu_out[25]~21_combout\ & (((\uut|alu1|result[25]~279_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[25]~21_combout\,
	datab => \uut|alu1|result~339_combout\,
	datac => \uut|alu1|result[25]~276_combout\,
	datad => \uut|alu1|result[25]~279_combout\,
	combout => \uut|alu1|result[25]~280_combout\);

-- Location: LCCOMB_X69_Y34_N28
\uut|alu1|result[25]~338\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[25]~338_combout\ = (\uut|alu1|Add0~50_combout\ & (((\uut|Pipe_alu_out[21]~16_combout\) # (\IRAM|auto_generated|q_a\(27))) # (!\uut|alu1|result[16]~209_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[16]~209_combout\,
	datab => \uut|Pipe_alu_out[21]~16_combout\,
	datac => \IRAM|auto_generated|q_a\(27),
	datad => \uut|alu1|Add0~50_combout\,
	combout => \uut|alu1|result[25]~338_combout\);

-- Location: LCCOMB_X69_Y34_N4
\uut|alu1|result[25]~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[25]~281_combout\ = (\uut|alu1|result[25]~274_combout\) # ((\uut|alu1|result[25]~338_combout\) # ((\uut|alu1|result[24]~272_combout\ & \uut|alu1|result[25]~280_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[25]~274_combout\,
	datab => \uut|alu1|result[24]~272_combout\,
	datac => \uut|alu1|result[25]~280_combout\,
	datad => \uut|alu1|result[25]~338_combout\,
	combout => \uut|alu1|result[25]~281_combout\);

-- Location: FF_X69_Y34_N5
\uut|Pipe_alu_out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|alu1|result[25]~281_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_alu_out\(25));

-- Location: LCCOMB_X69_Y32_N18
\uut|rf_in1[25]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[25]~55_combout\ = (\uut|Pipe_mul_out\(25) & ((\uut|rf_in1[0]~2_combout\) # ((\uut|Pipe_alu_out\(25) & !\uut|Pipe_wb_sel.wb_alu~q\)))) # (!\uut|Pipe_mul_out\(25) & (((\uut|Pipe_alu_out\(25) & !\uut|Pipe_wb_sel.wb_alu~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_mul_out\(25),
	datab => \uut|rf_in1[0]~2_combout\,
	datac => \uut|Pipe_alu_out\(25),
	datad => \uut|Pipe_wb_sel.wb_alu~q\,
	combout => \uut|rf_in1[25]~55_combout\);

-- Location: LCCOMB_X67_Y26_N24
\uut|rf_in1[25]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[25]~56_combout\ = (\uut|rf_in1[25]~55_combout\) # ((\uut|rf_in1[0]~5_combout\ & ((\bus1|c2_rdatabus[25]~258_combout\) # (\bus1|c2_rdatabus[25]~267_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[25]~258_combout\,
	datab => \uut|rf_in1[25]~55_combout\,
	datac => \uut|rf_in1[0]~5_combout\,
	datad => \bus1|c2_rdatabus[25]~267_combout\,
	combout => \uut|rf_in1[25]~56_combout\);

-- Location: FF_X67_Y27_N21
\uut|register_file|reg_out[14][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[25]~56_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[14][25]~q\);

-- Location: LCCOMB_X67_Y25_N6
\uut|register_file|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux6~0_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|instr_decode|rs1[0]~3_combout\)))) # (!\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|instr_decode|rs1[0]~3_combout\ & (\uut|register_file|reg_out[13][25]~q\)) # 
-- (!\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|reg_out[12][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[13][25]~q\,
	datab => \uut|instr_decode|rs1[1]~2_combout\,
	datac => \uut|register_file|reg_out[12][25]~q\,
	datad => \uut|instr_decode|rs1[0]~3_combout\,
	combout => \uut|register_file|Mux6~0_combout\);

-- Location: LCCOMB_X67_Y27_N10
\uut|register_file|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux6~1_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|Mux6~0_combout\ & ((\uut|register_file|reg_out[15][25]~q\))) # (!\uut|register_file|Mux6~0_combout\ & (\uut|register_file|reg_out[14][25]~q\)))) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|register_file|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[1]~2_combout\,
	datab => \uut|register_file|reg_out[14][25]~q\,
	datac => \uut|register_file|reg_out[15][25]~q\,
	datad => \uut|register_file|Mux6~0_combout\,
	combout => \uut|register_file|Mux6~1_combout\);

-- Location: LCCOMB_X63_Y26_N8
\uut|register_file|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux6~2_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|instr_decode|rs1[1]~2_combout\ & (\uut|register_file|reg_out[10][25]~q\)) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|reg_out[8][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[10][25]~q\,
	datab => \uut|register_file|reg_out[8][25]~q\,
	datac => \uut|instr_decode|rs1[0]~3_combout\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux6~2_combout\);

-- Location: LCCOMB_X68_Y26_N4
\uut|register_file|Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux6~3_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|Mux6~2_combout\ & ((\uut|register_file|reg_out[11][25]~q\))) # (!\uut|register_file|Mux6~2_combout\ & (\uut|register_file|reg_out[9][25]~q\)))) # 
-- (!\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|register_file|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[9][25]~q\,
	datab => \uut|register_file|reg_out[11][25]~q\,
	datac => \uut|instr_decode|rs1[0]~3_combout\,
	datad => \uut|register_file|Mux6~2_combout\,
	combout => \uut|register_file|Mux6~3_combout\);

-- Location: LCCOMB_X63_Y25_N30
\uut|register_file|Mux6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux6~4_combout\ = (\uut|instr_decode|rs1[3]~1_combout\ & ((\uut|instr_decode|rs1[2]~4_combout\ & (\uut|register_file|Mux6~1_combout\)) # (!\uut|instr_decode|rs1[2]~4_combout\ & ((\uut|register_file|Mux6~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[3]~1_combout\,
	datab => \uut|instr_decode|rs1[2]~4_combout\,
	datac => \uut|register_file|Mux6~1_combout\,
	datad => \uut|register_file|Mux6~3_combout\,
	combout => \uut|register_file|Mux6~4_combout\);

-- Location: LCCOMB_X66_Y25_N24
\uut|register_file|Mux6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux6~5_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|instr_decode|rs1[1]~2_combout\ & (\uut|register_file|reg_out[6][25]~q\)) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|reg_out[4][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[6][25]~q\,
	datab => \uut|instr_decode|rs1[0]~3_combout\,
	datac => \uut|register_file|reg_out[4][25]~q\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux6~5_combout\);

-- Location: LCCOMB_X68_Y26_N10
\uut|register_file|Mux6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux6~6_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|Mux6~5_combout\ & ((\uut|register_file|reg_out[7][25]~q\))) # (!\uut|register_file|Mux6~5_combout\ & (\uut|register_file|reg_out[5][25]~q\)))) # 
-- (!\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|register_file|Mux6~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[0]~3_combout\,
	datab => \uut|register_file|reg_out[5][25]~q\,
	datac => \uut|register_file|reg_out[7][25]~q\,
	datad => \uut|register_file|Mux6~5_combout\,
	combout => \uut|register_file|Mux6~6_combout\);

-- Location: LCCOMB_X63_Y26_N6
\uut|register_file|Mux6~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux6~7_combout\ = (\uut|register_file|Mux29~5_combout\ & (((\uut|register_file|Mux6~6_combout\) # (!\uut|register_file|Mux29~4_combout\)))) # (!\uut|register_file|Mux29~5_combout\ & (\uut|register_file|reg_out[1][25]~q\ & 
-- ((\uut|register_file|Mux29~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[1][25]~q\,
	datab => \uut|register_file|Mux29~5_combout\,
	datac => \uut|register_file|Mux6~6_combout\,
	datad => \uut|register_file|Mux29~4_combout\,
	combout => \uut|register_file|Mux6~7_combout\);

-- Location: LCCOMB_X63_Y26_N30
\uut|register_file|Mux6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux6~8_combout\ = (\uut|register_file|Mux29~16_combout\ & ((\uut|register_file|Mux6~7_combout\ & (\uut|register_file|reg_out[3][25]~q\)) # (!\uut|register_file|Mux6~7_combout\ & ((\uut|register_file|reg_out[2][25]~q\))))) # 
-- (!\uut|register_file|Mux29~16_combout\ & (((\uut|register_file|Mux6~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[3][25]~q\,
	datab => \uut|register_file|Mux29~16_combout\,
	datac => \uut|register_file|reg_out[2][25]~q\,
	datad => \uut|register_file|Mux6~7_combout\,
	combout => \uut|register_file|Mux6~8_combout\);

-- Location: LCCOMB_X63_Y25_N20
\uut|register_file|Mux6~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux6~9_combout\ = (\uut|register_file|Mux6~4_combout\) # ((!\uut|instr_decode|rs1[3]~1_combout\ & \uut|register_file|Mux6~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[3]~1_combout\,
	datac => \uut|register_file|Mux6~4_combout\,
	datad => \uut|register_file|Mux6~8_combout\,
	combout => \uut|register_file|Mux6~9_combout\);

-- Location: LCCOMB_X70_Y36_N0
\uut|alu1|ShiftRight1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~13_combout\ = (\uut|alu_in2[1]~59_combout\ & (\uut|register_file|Mux4~9_combout\)) # (!\uut|alu_in2[1]~59_combout\ & ((\uut|register_file|Mux6~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux4~9_combout\,
	datac => \uut|register_file|Mux6~9_combout\,
	datad => \uut|alu_in2[1]~59_combout\,
	combout => \uut|alu1|ShiftRight1~13_combout\);

-- Location: LCCOMB_X70_Y36_N8
\uut|alu1|ShiftRight1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~15_combout\ = (\uut|alu_in2[0]~58_combout\ & (\uut|alu1|ShiftRight1~13_combout\)) # (!\uut|alu_in2[0]~58_combout\ & ((\uut|alu1|ShiftRight1~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[0]~58_combout\,
	datab => \uut|alu1|ShiftRight1~13_combout\,
	datad => \uut|alu1|ShiftRight1~14_combout\,
	combout => \uut|alu1|ShiftRight1~15_combout\);

-- Location: LCCOMB_X67_Y34_N6
\uut|alu1|ShiftRight1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~18_combout\ = (\uut|alu_in2[1]~59_combout\ & (\uut|register_file|Mux9~9_combout\)) # (!\uut|alu_in2[1]~59_combout\ & ((\uut|register_file|Mux11~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux9~9_combout\,
	datab => \uut|register_file|Mux11~9_combout\,
	datad => \uut|alu_in2[1]~59_combout\,
	combout => \uut|alu1|ShiftRight1~18_combout\);

-- Location: LCCOMB_X70_Y36_N12
\uut|alu1|ShiftRight1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~19_combout\ = (\uut|alu_in2[0]~58_combout\ & ((\uut|alu1|ShiftRight1~17_combout\))) # (!\uut|alu_in2[0]~58_combout\ & (\uut|alu1|ShiftRight1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[0]~58_combout\,
	datac => \uut|alu1|ShiftRight1~18_combout\,
	datad => \uut|alu1|ShiftRight1~17_combout\,
	combout => \uut|alu1|ShiftRight1~19_combout\);

-- Location: LCCOMB_X70_Y37_N0
\uut|alu1|result[12]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[12]~102_combout\ = (\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftRight1~15_combout\)) # (!\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftRight1~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[2]~60_combout\,
	datab => \uut|alu1|ShiftRight1~15_combout\,
	datac => \uut|alu1|ShiftRight1~19_combout\,
	combout => \uut|alu1|result[12]~102_combout\);

-- Location: LCCOMB_X69_Y37_N8
\uut|alu1|ShiftRight0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~46_combout\ = (\uut|alu_in2[3]~61_combout\ & ((\uut|alu_in2[2]~60_combout\ & (\uut|register_file|Mux0~9_combout\)) # (!\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftRight1~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux0~9_combout\,
	datab => \uut|alu_in2[2]~60_combout\,
	datac => \uut|alu1|ShiftRight1~12_combout\,
	datad => \uut|alu_in2[3]~61_combout\,
	combout => \uut|alu1|ShiftRight0~46_combout\);

-- Location: LCCOMB_X69_Y37_N14
\uut|alu1|ShiftRight0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~47_combout\ = (\uut|alu1|ShiftRight0~46_combout\) # ((\uut|alu1|result[12]~102_combout\ & !\uut|alu_in2[3]~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu1|result[12]~102_combout\,
	datac => \uut|alu1|ShiftRight0~46_combout\,
	datad => \uut|alu_in2[3]~61_combout\,
	combout => \uut|alu1|ShiftRight0~47_combout\);

-- Location: LCCOMB_X69_Y39_N28
\uut|alu1|ShiftRight1~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~55_combout\ = (!\uut|alu_in2[2]~60_combout\ & ((\uut|alu_in2[3]~61_combout\ & (\uut|alu1|ShiftRight1~12_combout\)) # (!\uut|alu_in2[3]~61_combout\ & ((\uut|alu1|ShiftRight1~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[3]~61_combout\,
	datab => \uut|alu1|ShiftRight1~12_combout\,
	datac => \uut|alu_in2[2]~60_combout\,
	datad => \uut|alu1|ShiftRight1~19_combout\,
	combout => \uut|alu1|ShiftRight1~55_combout\);

-- Location: LCCOMB_X69_Y39_N6
\uut|alu1|ShiftRight1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~56_combout\ = (\uut|alu1|ShiftRight1~55_combout\) # ((!\uut|alu_in2[3]~61_combout\ & (\uut|alu1|ShiftRight1~15_combout\ & \uut|alu_in2[2]~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[3]~61_combout\,
	datab => \uut|alu1|ShiftRight1~55_combout\,
	datac => \uut|alu1|ShiftRight1~15_combout\,
	datad => \uut|alu_in2[2]~60_combout\,
	combout => \uut|alu1|ShiftRight1~56_combout\);

-- Location: LCCOMB_X69_Y37_N12
\uut|alu1|result[20]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[20]~237_combout\ = (\uut|alu1|result[16]~204_combout\ & (((\uut|Pipe_alu_out[21]~29_combout\)))) # (!\uut|alu1|result[16]~204_combout\ & ((\uut|Pipe_alu_out[21]~29_combout\ & ((\uut|alu1|ShiftRight1~56_combout\))) # 
-- (!\uut|Pipe_alu_out[21]~29_combout\ & (\uut|alu_in2[4]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[4]~62_combout\,
	datab => \uut|alu1|result[16]~204_combout\,
	datac => \uut|alu1|ShiftRight1~56_combout\,
	datad => \uut|Pipe_alu_out[21]~29_combout\,
	combout => \uut|alu1|result[20]~237_combout\);

-- Location: LCCOMB_X69_Y37_N10
\uut|alu1|result[20]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[20]~238_combout\ = (\uut|alu1|result[16]~204_combout\ & ((\uut|alu1|result[20]~237_combout\ & (\uut|register_file|Mux0~9_combout\)) # (!\uut|alu1|result[20]~237_combout\ & ((\uut|alu1|ShiftRight0~47_combout\))))) # 
-- (!\uut|alu1|result[16]~204_combout\ & (((\uut|alu1|result[20]~237_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux0~9_combout\,
	datab => \uut|alu1|result[16]~204_combout\,
	datac => \uut|alu1|ShiftRight0~47_combout\,
	datad => \uut|alu1|result[20]~237_combout\,
	combout => \uut|alu1|result[20]~238_combout\);

-- Location: LCCOMB_X69_Y37_N26
\uut|alu1|result[20]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[20]~236_combout\ = (\uut|Pipe_alu_out[21]~15_combout\ & ((\uut|Pipe_alu_out[21]~14_combout\) # ((\uut|alu_in2[20]~73_combout\ & \uut|register_file|Mux11~9_combout\)))) # (!\uut|Pipe_alu_out[21]~15_combout\ & 
-- (!\uut|Pipe_alu_out[21]~14_combout\ & ((\uut|alu_in2[20]~73_combout\) # (\uut|register_file|Mux11~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[20]~73_combout\,
	datab => \uut|register_file|Mux11~9_combout\,
	datac => \uut|Pipe_alu_out[21]~15_combout\,
	datad => \uut|Pipe_alu_out[21]~14_combout\,
	combout => \uut|alu1|result[20]~236_combout\);

-- Location: LCCOMB_X69_Y37_N6
\uut|alu1|ShiftLeft0~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~67_combout\ = (!\uut|alu_in2[3]~61_combout\ & ((\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftLeft0~47_combout\))) # (!\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftLeft0~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftLeft0~49_combout\,
	datab => \uut|alu_in2[3]~61_combout\,
	datac => \uut|alu1|ShiftLeft0~47_combout\,
	datad => \uut|alu_in2[2]~60_combout\,
	combout => \uut|alu1|ShiftLeft0~67_combout\);

-- Location: LCCOMB_X61_Y36_N14
\uut|alu1|ShiftLeft0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~53_combout\ = (\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftLeft0~51_combout\))) # (!\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftLeft0~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu1|ShiftLeft0~52_combout\,
	datac => \uut|alu_in2[2]~60_combout\,
	datad => \uut|alu1|ShiftLeft0~51_combout\,
	combout => \uut|alu1|ShiftLeft0~53_combout\);

-- Location: LCCOMB_X66_Y36_N22
\uut|alu1|ShiftLeft0~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~83_combout\ = (\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftLeft0~69_combout\))) # (!\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftLeft0~82_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftLeft0~82_combout\,
	datac => \uut|alu_in2[2]~60_combout\,
	datad => \uut|alu1|ShiftLeft0~69_combout\,
	combout => \uut|alu1|ShiftLeft0~83_combout\);

-- Location: LCCOMB_X69_Y37_N2
\uut|alu1|result[20]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[20]~234_combout\ = (\uut|Pipe_alu_out[21]~12_combout\ & (((\uut|Pipe_alu_out[21]~13_combout\)))) # (!\uut|Pipe_alu_out[21]~12_combout\ & ((\uut|Pipe_alu_out[21]~13_combout\ & ((\uut|alu1|Add1~40_combout\))) # 
-- (!\uut|Pipe_alu_out[21]~13_combout\ & (\uut|alu1|ShiftLeft0~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftLeft0~83_combout\,
	datab => \uut|Pipe_alu_out[21]~12_combout\,
	datac => \uut|alu1|Add1~40_combout\,
	datad => \uut|Pipe_alu_out[21]~13_combout\,
	combout => \uut|alu1|result[20]~234_combout\);

-- Location: LCCOMB_X69_Y37_N0
\uut|alu1|result[20]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[20]~235_combout\ = (\uut|Pipe_alu_out[21]~12_combout\ & ((\uut|alu1|result[20]~234_combout\ & (\uut|alu1|ShiftLeft0~67_combout\)) # (!\uut|alu1|result[20]~234_combout\ & ((\uut|alu1|ShiftLeft0~53_combout\))))) # 
-- (!\uut|Pipe_alu_out[21]~12_combout\ & (((\uut|alu1|result[20]~234_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftLeft0~67_combout\,
	datab => \uut|Pipe_alu_out[21]~12_combout\,
	datac => \uut|alu1|ShiftLeft0~53_combout\,
	datad => \uut|alu1|result[20]~234_combout\,
	combout => \uut|alu1|result[20]~235_combout\);

-- Location: LCCOMB_X69_Y37_N24
\uut|alu1|result[20]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[20]~239_combout\ = (\uut|Pipe_alu_out[21]~14_combout\ & ((\uut|alu1|result[20]~236_combout\ & (\uut|alu1|result[20]~238_combout\)) # (!\uut|alu1|result[20]~236_combout\ & ((\uut|alu1|result[20]~235_combout\))))) # 
-- (!\uut|Pipe_alu_out[21]~14_combout\ & (((\uut|alu1|result[20]~236_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[20]~238_combout\,
	datab => \uut|Pipe_alu_out[21]~14_combout\,
	datac => \uut|alu1|result[20]~236_combout\,
	datad => \uut|alu1|result[20]~235_combout\,
	combout => \uut|alu1|result[20]~239_combout\);

-- Location: LCCOMB_X69_Y37_N22
\uut|alu1|result[20]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[20]~240_combout\ = (\uut|Pipe_alu_out[21]~17_combout\ & (!\uut|alu1|result[19]~218_combout\ & ((\uut|alu1|result[20]~239_combout\)))) # (!\uut|Pipe_alu_out[21]~17_combout\ & ((\uut|alu1|Add0~40_combout\) # 
-- ((!\uut|alu1|result[19]~218_combout\ & \uut|alu1|result[20]~239_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[21]~17_combout\,
	datab => \uut|alu1|result[19]~218_combout\,
	datac => \uut|alu1|Add0~40_combout\,
	datad => \uut|alu1|result[20]~239_combout\,
	combout => \uut|alu1|result[20]~240_combout\);

-- Location: FF_X69_Y37_N23
\uut|Pipe_alu_out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|alu1|result[20]~240_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_alu_out\(20));

-- Location: FF_X73_Y31_N9
\uut|Pipe_mul_out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|Pipe_mul_out[20]~18_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_mul_out\(20));

-- Location: LCCOMB_X72_Y30_N16
\uut|rf_in1[20]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[20]~45_combout\ = (\uut|Pipe_alu_out\(20) & (((\uut|Pipe_mul_out\(20) & \uut|rf_in1[0]~2_combout\)) # (!\uut|Pipe_wb_sel.wb_alu~q\))) # (!\uut|Pipe_alu_out\(20) & (\uut|Pipe_mul_out\(20) & ((\uut|rf_in1[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out\(20),
	datab => \uut|Pipe_mul_out\(20),
	datac => \uut|Pipe_wb_sel.wb_alu~q\,
	datad => \uut|rf_in1[0]~2_combout\,
	combout => \uut|rf_in1[20]~45_combout\);

-- Location: LCCOMB_X68_Y30_N30
\uut|rf_in1[20]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[20]~46_combout\ = (\uut|rf_in1[20]~45_combout\) # ((\uut|rf_in1[0]~5_combout\ & ((\bus1|c2_rdatabus[20]~208_combout\) # (\bus1|c2_rdatabus[20]~217_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[20]~208_combout\,
	datab => \uut|rf_in1[0]~5_combout\,
	datac => \uut|rf_in1[20]~45_combout\,
	datad => \bus1|c2_rdatabus[20]~217_combout\,
	combout => \uut|rf_in1[20]~46_combout\);

-- Location: FF_X66_Y28_N27
\uut|register_file|reg_out[1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[20]~46_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[1][20]~q\);

-- Location: LCCOMB_X65_Y25_N26
\uut|register_file|Mux43~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux43~5_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|instr_decode|rs2[0]~17_combout\)))) # (!\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|reg_out[5][20]~q\))) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & (\uut|register_file|reg_out[4][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[4][20]~q\,
	datab => \uut|instr_decode|rs2[1]~16_combout\,
	datac => \uut|register_file|reg_out[5][20]~q\,
	datad => \uut|instr_decode|rs2[0]~17_combout\,
	combout => \uut|register_file|Mux43~5_combout\);

-- Location: LCCOMB_X66_Y28_N24
\uut|register_file|Mux43~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux43~6_combout\ = (\uut|register_file|Mux43~5_combout\ & (((\uut|register_file|reg_out[7][20]~q\)) # (!\uut|instr_decode|rs2[1]~16_combout\))) # (!\uut|register_file|Mux43~5_combout\ & (\uut|instr_decode|rs2[1]~16_combout\ & 
-- (\uut|register_file|reg_out[6][20]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux43~5_combout\,
	datab => \uut|instr_decode|rs2[1]~16_combout\,
	datac => \uut|register_file|reg_out[6][20]~q\,
	datad => \uut|register_file|reg_out[7][20]~q\,
	combout => \uut|register_file|Mux43~6_combout\);

-- Location: LCCOMB_X66_Y28_N10
\uut|register_file|Mux43~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux43~7_combout\ = (\uut|register_file|Mux42~2_combout\ & (((\uut|register_file|Mux43~6_combout\) # (!\uut|register_file|Mux42~1_combout\)))) # (!\uut|register_file|Mux42~2_combout\ & (\uut|register_file|reg_out[1][20]~q\ & 
-- ((\uut|register_file|Mux42~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[1][20]~q\,
	datab => \uut|register_file|Mux43~6_combout\,
	datac => \uut|register_file|Mux42~2_combout\,
	datad => \uut|register_file|Mux42~1_combout\,
	combout => \uut|register_file|Mux43~7_combout\);

-- Location: LCCOMB_X66_Y28_N8
\uut|register_file|Mux43~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux43~8_combout\ = (\uut|register_file|Mux43~7_combout\ & (((\uut|register_file|reg_out[3][20]~q\) # (!\uut|register_file|Mux42~0_combout\)))) # (!\uut|register_file|Mux43~7_combout\ & (\uut|register_file|reg_out[2][20]~q\ & 
-- ((\uut|register_file|Mux42~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux43~7_combout\,
	datab => \uut|register_file|reg_out[2][20]~q\,
	datac => \uut|register_file|reg_out[3][20]~q\,
	datad => \uut|register_file|Mux42~0_combout\,
	combout => \uut|register_file|Mux43~8_combout\);

-- Location: LCCOMB_X65_Y27_N12
\uut|register_file|Mux43~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux43~2_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|instr_decode|rs2[1]~16_combout\ & (\uut|register_file|reg_out[10][20]~q\)) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|reg_out[8][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[10][20]~q\,
	datab => \uut|register_file|reg_out[8][20]~q\,
	datac => \uut|instr_decode|rs2[0]~17_combout\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux43~2_combout\);

-- Location: LCCOMB_X65_Y27_N24
\uut|register_file|Mux43~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux43~3_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|Mux43~2_combout\ & (\uut|register_file|reg_out[11][20]~q\)) # (!\uut|register_file|Mux43~2_combout\ & ((\uut|register_file|reg_out[9][20]~q\))))) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|Mux43~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[11][20]~q\,
	datab => \uut|instr_decode|rs2[0]~17_combout\,
	datac => \uut|register_file|reg_out[9][20]~q\,
	datad => \uut|register_file|Mux43~2_combout\,
	combout => \uut|register_file|Mux43~3_combout\);

-- Location: LCCOMB_X67_Y25_N12
\uut|register_file|Mux43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux43~0_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & (\uut|instr_decode|rs2[0]~17_combout\)) # (!\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|instr_decode|rs2[0]~17_combout\ & (\uut|register_file|reg_out[13][20]~q\)) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|reg_out[12][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[1]~16_combout\,
	datab => \uut|instr_decode|rs2[0]~17_combout\,
	datac => \uut|register_file|reg_out[13][20]~q\,
	datad => \uut|register_file|reg_out[12][20]~q\,
	combout => \uut|register_file|Mux43~0_combout\);

-- Location: LCCOMB_X67_Y33_N6
\uut|register_file|Mux43~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux43~1_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|Mux43~0_combout\ & (\uut|register_file|reg_out[15][20]~q\)) # (!\uut|register_file|Mux43~0_combout\ & ((\uut|register_file|reg_out[14][20]~q\))))) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|register_file|Mux43~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[1]~16_combout\,
	datab => \uut|register_file|reg_out[15][20]~q\,
	datac => \uut|register_file|reg_out[14][20]~q\,
	datad => \uut|register_file|Mux43~0_combout\,
	combout => \uut|register_file|Mux43~1_combout\);

-- Location: LCCOMB_X67_Y33_N10
\uut|register_file|Mux43~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux43~4_combout\ = (\uut|instr_decode|rs2[3]~15_combout\ & ((\uut|instr_decode|rs2[2]~18_combout\ & ((\uut|register_file|Mux43~1_combout\))) # (!\uut|instr_decode|rs2[2]~18_combout\ & (\uut|register_file|Mux43~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[2]~18_combout\,
	datab => \uut|instr_decode|rs2[3]~15_combout\,
	datac => \uut|register_file|Mux43~3_combout\,
	datad => \uut|register_file|Mux43~1_combout\,
	combout => \uut|register_file|Mux43~4_combout\);

-- Location: LCCOMB_X67_Y33_N28
\uut|register_file|Mux43~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux43~9_combout\ = (\uut|register_file|Mux43~4_combout\) # ((!\uut|instr_decode|rs2[3]~15_combout\ & \uut|register_file|Mux43~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|instr_decode|rs2[3]~15_combout\,
	datac => \uut|register_file|Mux43~8_combout\,
	datad => \uut|register_file|Mux43~4_combout\,
	combout => \uut|register_file|Mux43~9_combout\);

-- Location: LCCOMB_X68_Y30_N28
\bus1|c1_wdatabus[20]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_wdatabus[20]~21_combout\ = (\uut|instr_decode|Equal15~1_combout\ & ((\uut|register_file|Mux43~9_combout\) # ((\my_dma|data_reg\(20) & \bus1|c1_wdatabus[31]~0_combout\)))) # (!\uut|instr_decode|Equal15~1_combout\ & (\my_dma|data_reg\(20) & 
-- (\bus1|c1_wdatabus[31]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|Equal15~1_combout\,
	datab => \my_dma|data_reg\(20),
	datac => \bus1|c1_wdatabus[31]~0_combout\,
	datad => \uut|register_file|Mux43~9_combout\,
	combout => \bus1|c1_wdatabus[20]~21_combout\);

-- Location: LCCOMB_X56_Y30_N4
\bus1|S4_WDATABUS[20]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S4_WDATABUS[20]~22_combout\ = (\bus1|c1_op.master.default~0_combout\ & (\bus1|c1_wdatabus[20]~21_combout\ & \bus1|c1_op~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c1_op.master.default~0_combout\,
	datac => \bus1|c1_wdatabus[20]~21_combout\,
	datad => \bus1|c1_op~9_combout\,
	combout => \bus1|S4_WDATABUS[20]~22_combout\);

-- Location: LCCOMB_X55_Y27_N10
\my_dma|rstep_reg[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|rstep_reg[20]~feeder_combout\ = \bus1|S4_WDATABUS[20]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bus1|S4_WDATABUS[20]~22_combout\,
	combout => \my_dma|rstep_reg[20]~feeder_combout\);

-- Location: FF_X55_Y27_N11
\my_dma|rstep_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|rstep_reg[20]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|rstep_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstep_reg\(20));

-- Location: LCCOMB_X54_Y31_N8
\my_dma|raddr_reg[20]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[20]~72_combout\ = ((\my_dma|raddr_reg\(20) $ (\my_dma|rstep_reg\(20) $ (!\my_dma|raddr_reg[19]~71\)))) # (GND)
-- \my_dma|raddr_reg[20]~73\ = CARRY((\my_dma|raddr_reg\(20) & ((\my_dma|rstep_reg\(20)) # (!\my_dma|raddr_reg[19]~71\))) # (!\my_dma|raddr_reg\(20) & (\my_dma|rstep_reg\(20) & !\my_dma|raddr_reg[19]~71\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|raddr_reg\(20),
	datab => \my_dma|rstep_reg\(20),
	datad => VCC,
	cin => \my_dma|raddr_reg[19]~71\,
	combout => \my_dma|raddr_reg[20]~72_combout\,
	cout => \my_dma|raddr_reg[20]~73\);

-- Location: LCCOMB_X55_Y31_N12
\my_dma|raddr_reg[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[20]~feeder_combout\ = \my_dma|raddr_reg[20]~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_dma|raddr_reg[20]~72_combout\,
	combout => \my_dma|raddr_reg[20]~feeder_combout\);

-- Location: FF_X55_Y31_N13
\my_dma|raddr_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|raddr_reg[20]~feeder_combout\,
	asdata => \my_dma|rstart_reg\(20),
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|raddr_reg\(20));

-- Location: LCCOMB_X54_Y30_N8
\my_dma|raddr_reg[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[21]~feeder_combout\ = \my_dma|raddr_reg[21]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_dma|raddr_reg[21]~74_combout\,
	combout => \my_dma|raddr_reg[21]~feeder_combout\);

-- Location: FF_X54_Y30_N9
\my_dma|raddr_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|raddr_reg[21]~feeder_combout\,
	asdata => \my_dma|rstart_reg\(21),
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|raddr_reg\(21));

-- Location: LCCOMB_X55_Y31_N10
\bus1|c2_rdatabus[21]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[21]~221_combout\ = (\my_dma|ck_S4_ADDRBUS\(0) & (\my_dma|raddr_reg\(21) & !\bus1|c2_rdatabus[21]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|ck_S4_ADDRBUS\(0),
	datab => \my_dma|raddr_reg\(21),
	datac => \bus1|c2_rdatabus[21]~8_combout\,
	combout => \bus1|c2_rdatabus[21]~221_combout\);

-- Location: LCCOMB_X59_Y25_N20
\bus1|c2_rdatabus[21]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[21]~222_combout\ = (\bus1|c1_wdatabus[21]~22_combout\ & (\bus2|S2_WDATABUS[3]~1_combout\ & \bus1|c2_rdatabus[0]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c1_wdatabus[21]~22_combout\,
	datac => \bus2|S2_WDATABUS[3]~1_combout\,
	datad => \bus1|c2_rdatabus[0]~10_combout\,
	combout => \bus1|c2_rdatabus[21]~222_combout\);

-- Location: LCCOMB_X59_Y25_N18
\bus1|c2_rdatabus[21]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[21]~223_combout\ = (\bus1|c2_rdatabus[21]~5_combout\ & ((\bus1|c2_rdatabus[21]~6_combout\ & ((\bus1|c2_rdatabus[21]~222_combout\))) # (!\bus1|c2_rdatabus[21]~6_combout\ & (\bus1|c2_rdatabus[21]~221_combout\)))) # 
-- (!\bus1|c2_rdatabus[21]~5_combout\ & (\bus1|c2_rdatabus[21]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~5_combout\,
	datab => \bus1|c2_rdatabus[21]~6_combout\,
	datac => \bus1|c2_rdatabus[21]~221_combout\,
	datad => \bus1|c2_rdatabus[21]~222_combout\,
	combout => \bus1|c2_rdatabus[21]~223_combout\);

-- Location: LCCOMB_X59_Y25_N24
\bus1|c2_rdatabus[21]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[21]~224_combout\ = (\bus1|c2_rdatabus[21]~7_combout\ & ((\bus1|c2_rdatabus[21]~223_combout\ & ((\bus1|c2_rdatabus[21]~220_combout\))) # (!\bus1|c2_rdatabus[21]~223_combout\ & (\my_dma|count_reg\(21))))) # 
-- (!\bus1|c2_rdatabus[21]~7_combout\ & (((\bus1|c2_rdatabus[21]~223_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~7_combout\,
	datab => \my_dma|count_reg\(21),
	datac => \bus1|c2_rdatabus[21]~220_combout\,
	datad => \bus1|c2_rdatabus[21]~223_combout\,
	combout => \bus1|c2_rdatabus[21]~224_combout\);

-- Location: LCCOMB_X59_Y25_N6
\bus1|c2_rdatabus[21]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[21]~227_combout\ = (\bus1|c2_rdatabus[0]~14_combout\ & ((\bus1|c2_rdatabus[21]~224_combout\) # ((\bus1|c2_rdatabus[21]~1_combout\ & \bus1|c2_rdatabus[21]~226_combout\)))) # (!\bus1|c2_rdatabus[0]~14_combout\ & 
-- (\bus1|c2_rdatabus[21]~1_combout\ & (\bus1|c2_rdatabus[21]~226_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[0]~14_combout\,
	datab => \bus1|c2_rdatabus[21]~1_combout\,
	datac => \bus1|c2_rdatabus[21]~226_combout\,
	datad => \bus1|c2_rdatabus[21]~224_combout\,
	combout => \bus1|c2_rdatabus[21]~227_combout\);

-- Location: LCCOMB_X59_Y25_N8
\bus1|M2_RDATABUS[21]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|M2_RDATABUS[21]~22_combout\ = (\bus1|M2_RDATABUS[3]~0_combout\ & ((\bus1|c2_rdatabus[21]~218_combout\) # (\bus1|c2_rdatabus[21]~227_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~218_combout\,
	datac => \bus1|M2_RDATABUS[3]~0_combout\,
	datad => \bus1|c2_rdatabus[21]~227_combout\,
	combout => \bus1|M2_RDATABUS[21]~22_combout\);

-- Location: FF_X59_Y25_N9
\my_dma|data_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus1|M2_RDATABUS[21]~22_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|DMA_RFile~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|data_reg\(21));

-- Location: LCCOMB_X59_Y25_N0
\bus1|c1_wdatabus[21]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_wdatabus[21]~22_combout\ = (\bus1|c1_wdatabus[31]~0_combout\ & ((\my_dma|data_reg\(21)) # ((\uut|instr_decode|Equal15~1_combout\ & \uut|register_file|Mux42~12_combout\)))) # (!\bus1|c1_wdatabus[31]~0_combout\ & 
-- (\uut|instr_decode|Equal15~1_combout\ & ((\uut|register_file|Mux42~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_wdatabus[31]~0_combout\,
	datab => \uut|instr_decode|Equal15~1_combout\,
	datac => \my_dma|data_reg\(21),
	datad => \uut|register_file|Mux42~12_combout\,
	combout => \bus1|c1_wdatabus[21]~22_combout\);

-- Location: LCCOMB_X59_Y22_N16
\bus2|S1_WDATABUS[21]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S1_WDATABUS[21]~22_combout\ = (\bus2|S1_WDATABUS[0]~0_combout\ & \bus1|c1_wdatabus[21]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus2|S1_WDATABUS[0]~0_combout\,
	datad => \bus1|c1_wdatabus[21]~22_combout\,
	combout => \bus2|S1_WDATABUS[21]~22_combout\);

-- Location: FF_X62_Y24_N11
\my_counter|count[3][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[3][21]~350_combout\,
	asdata => \bus2|S1_WDATABUS[21]~22_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[3]~5_combout\,
	ena => \my_counter|count[3][8]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[3][21]~q\);

-- Location: LCCOMB_X62_Y24_N12
\my_counter|count[3][22]~358\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[3][22]~358_combout\ = ((\my_counter|count[3][22]~q\ $ (\my_counter|cstate[3].count_up~q\ $ (\my_counter|count[3][21]~351\)))) # (GND)
-- \my_counter|count[3][22]~359\ = CARRY((\my_counter|count[3][22]~q\ & ((!\my_counter|count[3][21]~351\) # (!\my_counter|cstate[3].count_up~q\))) # (!\my_counter|count[3][22]~q\ & (!\my_counter|cstate[3].count_up~q\ & !\my_counter|count[3][21]~351\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[3][22]~q\,
	datab => \my_counter|cstate[3].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[3][21]~351\,
	combout => \my_counter|count[3][22]~358_combout\,
	cout => \my_counter|count[3][22]~359\);

-- Location: LCCOMB_X61_Y22_N26
\bus2|S1_WDATABUS[22]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S1_WDATABUS[22]~23_combout\ = (\bus1|c1_wdatabus[22]~23_combout\ & \bus2|S1_WDATABUS[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|c1_wdatabus[22]~23_combout\,
	datad => \bus2|S1_WDATABUS[0]~0_combout\,
	combout => \bus2|S1_WDATABUS[22]~23_combout\);

-- Location: FF_X62_Y24_N13
\my_counter|count[3][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[3][22]~358_combout\,
	asdata => \bus2|S1_WDATABUS[22]~23_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[3]~5_combout\,
	ena => \my_counter|count[3][8]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[3][22]~q\);

-- Location: LCCOMB_X62_Y24_N14
\my_counter|count[3][23]~366\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[3][23]~366_combout\ = (\my_counter|count[3][23]~q\ & ((\my_counter|cstate[3].count_up~q\ & (!\my_counter|count[3][22]~359\)) # (!\my_counter|cstate[3].count_up~q\ & (\my_counter|count[3][22]~359\ & VCC)))) # (!\my_counter|count[3][23]~q\ 
-- & ((\my_counter|cstate[3].count_up~q\ & ((\my_counter|count[3][22]~359\) # (GND))) # (!\my_counter|cstate[3].count_up~q\ & (!\my_counter|count[3][22]~359\))))
-- \my_counter|count[3][23]~367\ = CARRY((\my_counter|count[3][23]~q\ & (\my_counter|cstate[3].count_up~q\ & !\my_counter|count[3][22]~359\)) # (!\my_counter|count[3][23]~q\ & ((\my_counter|cstate[3].count_up~q\) # (!\my_counter|count[3][22]~359\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[3][23]~q\,
	datab => \my_counter|cstate[3].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[3][22]~359\,
	combout => \my_counter|count[3][23]~366_combout\,
	cout => \my_counter|count[3][23]~367\);

-- Location: LCCOMB_X61_Y22_N6
\bus2|S1_WDATABUS[23]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S1_WDATABUS[23]~24_combout\ = (\bus1|c1_wdatabus[23]~24_combout\ & \bus2|S1_WDATABUS[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_wdatabus[23]~24_combout\,
	datad => \bus2|S1_WDATABUS[0]~0_combout\,
	combout => \bus2|S1_WDATABUS[23]~24_combout\);

-- Location: FF_X62_Y24_N15
\my_counter|count[3][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[3][23]~366_combout\,
	asdata => \bus2|S1_WDATABUS[23]~24_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[3]~5_combout\,
	ena => \my_counter|count[3][8]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[3][23]~q\);

-- Location: LCCOMB_X62_Y24_N16
\my_counter|count[3][24]~374\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[3][24]~374_combout\ = ((\my_counter|cstate[3].count_up~q\ $ (\my_counter|count[3][24]~q\ $ (\my_counter|count[3][23]~367\)))) # (GND)
-- \my_counter|count[3][24]~375\ = CARRY((\my_counter|cstate[3].count_up~q\ & (\my_counter|count[3][24]~q\ & !\my_counter|count[3][23]~367\)) # (!\my_counter|cstate[3].count_up~q\ & ((\my_counter|count[3][24]~q\) # (!\my_counter|count[3][23]~367\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[3].count_up~q\,
	datab => \my_counter|count[3][24]~q\,
	datad => VCC,
	cin => \my_counter|count[3][23]~367\,
	combout => \my_counter|count[3][24]~374_combout\,
	cout => \my_counter|count[3][24]~375\);

-- Location: LCCOMB_X59_Y26_N6
\bus2|S1_WDATABUS[24]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S1_WDATABUS[24]~25_combout\ = (\bus2|S1_WDATABUS[0]~0_combout\ & \bus1|c1_wdatabus[24]~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus2|S1_WDATABUS[0]~0_combout\,
	datad => \bus1|c1_wdatabus[24]~25_combout\,
	combout => \bus2|S1_WDATABUS[24]~25_combout\);

-- Location: FF_X62_Y24_N17
\my_counter|count[3][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[3][24]~374_combout\,
	asdata => \bus2|S1_WDATABUS[24]~25_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[3]~5_combout\,
	ena => \my_counter|count[3][8]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[3][24]~q\);

-- Location: LCCOMB_X62_Y24_N18
\my_counter|count[3][25]~382\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[3][25]~382_combout\ = (\my_counter|count[3][25]~q\ & ((\my_counter|cstate[3].count_up~q\ & (!\my_counter|count[3][24]~375\)) # (!\my_counter|cstate[3].count_up~q\ & (\my_counter|count[3][24]~375\ & VCC)))) # (!\my_counter|count[3][25]~q\ 
-- & ((\my_counter|cstate[3].count_up~q\ & ((\my_counter|count[3][24]~375\) # (GND))) # (!\my_counter|cstate[3].count_up~q\ & (!\my_counter|count[3][24]~375\))))
-- \my_counter|count[3][25]~383\ = CARRY((\my_counter|count[3][25]~q\ & (\my_counter|cstate[3].count_up~q\ & !\my_counter|count[3][24]~375\)) # (!\my_counter|count[3][25]~q\ & ((\my_counter|cstate[3].count_up~q\) # (!\my_counter|count[3][24]~375\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[3][25]~q\,
	datab => \my_counter|cstate[3].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[3][24]~375\,
	combout => \my_counter|count[3][25]~382_combout\,
	cout => \my_counter|count[3][25]~383\);

-- Location: LCCOMB_X61_Y24_N24
\bus2|S1_WDATABUS[25]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S1_WDATABUS[25]~26_combout\ = (\bus1|c1_wdatabus[25]~26_combout\ & \bus2|S1_WDATABUS[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c1_wdatabus[25]~26_combout\,
	datad => \bus2|S1_WDATABUS[0]~0_combout\,
	combout => \bus2|S1_WDATABUS[25]~26_combout\);

-- Location: FF_X62_Y24_N19
\my_counter|count[3][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[3][25]~382_combout\,
	asdata => \bus2|S1_WDATABUS[25]~26_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[3]~5_combout\,
	ena => \my_counter|count[3][8]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[3][25]~q\);

-- Location: LCCOMB_X62_Y24_N20
\my_counter|count[3][26]~390\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[3][26]~390_combout\ = ((\my_counter|count[3][26]~q\ $ (\my_counter|cstate[3].count_up~q\ $ (\my_counter|count[3][25]~383\)))) # (GND)
-- \my_counter|count[3][26]~391\ = CARRY((\my_counter|count[3][26]~q\ & ((!\my_counter|count[3][25]~383\) # (!\my_counter|cstate[3].count_up~q\))) # (!\my_counter|count[3][26]~q\ & (!\my_counter|cstate[3].count_up~q\ & !\my_counter|count[3][25]~383\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[3][26]~q\,
	datab => \my_counter|cstate[3].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[3][25]~383\,
	combout => \my_counter|count[3][26]~390_combout\,
	cout => \my_counter|count[3][26]~391\);

-- Location: LCCOMB_X61_Y22_N4
\bus2|S1_WDATABUS[26]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S1_WDATABUS[26]~27_combout\ = (\bus1|c1_wdatabus[26]~27_combout\ & \bus2|S1_WDATABUS[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_wdatabus[26]~27_combout\,
	datad => \bus2|S1_WDATABUS[0]~0_combout\,
	combout => \bus2|S1_WDATABUS[26]~27_combout\);

-- Location: FF_X62_Y24_N21
\my_counter|count[3][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[3][26]~390_combout\,
	asdata => \bus2|S1_WDATABUS[26]~27_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[3]~5_combout\,
	ena => \my_counter|count[3][8]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[3][26]~q\);

-- Location: LCCOMB_X61_Y22_N10
\bus2|S1_WDATABUS[27]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S1_WDATABUS[27]~28_combout\ = (\bus1|c1_wdatabus[27]~28_combout\ & \bus2|S1_WDATABUS[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|c1_wdatabus[27]~28_combout\,
	datad => \bus2|S1_WDATABUS[0]~0_combout\,
	combout => \bus2|S1_WDATABUS[27]~28_combout\);

-- Location: FF_X62_Y24_N23
\my_counter|count[3][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[3][27]~398_combout\,
	asdata => \bus2|S1_WDATABUS[27]~28_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[3]~5_combout\,
	ena => \my_counter|count[3][8]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[3][27]~q\);

-- Location: LCCOMB_X61_Y21_N22
\bus1|c2_rdatabus[27]~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[27]~286_combout\ = (\my_counter|read_addr\(1) & ((\bus1|c2_rdatabus[27]~285_combout\ & ((\my_counter|count[3][27]~q\))) # (!\bus1|c2_rdatabus[27]~285_combout\ & (\my_counter|count[2][27]~q\)))) # (!\my_counter|read_addr\(1) & 
-- (\bus1|c2_rdatabus[27]~285_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|read_addr\(1),
	datab => \bus1|c2_rdatabus[27]~285_combout\,
	datac => \my_counter|count[2][27]~q\,
	datad => \my_counter|count[3][27]~q\,
	combout => \bus1|c2_rdatabus[27]~286_combout\);

-- Location: FF_X56_Y27_N13
\my_dma|wstart_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[27]~27_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|wstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstart_reg\(27));

-- Location: LCCOMB_X56_Y27_N12
\bus1|c2_rdatabus[27]~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[27]~279_combout\ = (\my_dma|ck_S4_ADDRBUS\(0) & ((\my_dma|ck_S4_ADDRBUS\(1) & (\my_dma|rstart_reg\(27))) # (!\my_dma|ck_S4_ADDRBUS\(1) & ((\my_dma|wstart_reg\(27)))))) # (!\my_dma|ck_S4_ADDRBUS\(0) & (((!\my_dma|ck_S4_ADDRBUS\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|rstart_reg\(27),
	datab => \my_dma|ck_S4_ADDRBUS\(0),
	datac => \my_dma|wstart_reg\(27),
	datad => \my_dma|ck_S4_ADDRBUS\(1),
	combout => \bus1|c2_rdatabus[27]~279_combout\);

-- Location: FF_X56_Y27_N15
\my_dma|wstep_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[27]~27_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|wstep_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstep_reg\(27));

-- Location: LCCOMB_X56_Y27_N14
\bus1|c2_rdatabus[27]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[27]~280_combout\ = (\bus1|c2_rdatabus[27]~279_combout\ & ((\my_dma|ck_S4_ADDRBUS\(0)) # ((\my_dma|wstep_reg\(27))))) # (!\bus1|c2_rdatabus[27]~279_combout\ & (!\my_dma|ck_S4_ADDRBUS\(0) & ((\my_dma|rstep_reg\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[27]~279_combout\,
	datab => \my_dma|ck_S4_ADDRBUS\(0),
	datac => \my_dma|wstep_reg\(27),
	datad => \my_dma|rstep_reg\(27),
	combout => \bus1|c2_rdatabus[27]~280_combout\);

-- Location: LCCOMB_X62_Y27_N4
\bus1|c2_rdatabus[27]~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[27]~281_combout\ = (\my_dma|ck_S4_ADDRBUS\(0) & (\my_dma|raddr_reg\(27) & !\bus1|c2_rdatabus[21]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|ck_S4_ADDRBUS\(0),
	datab => \my_dma|raddr_reg\(27),
	datad => \bus1|c2_rdatabus[21]~8_combout\,
	combout => \bus1|c2_rdatabus[27]~281_combout\);

-- Location: LCCOMB_X60_Y28_N16
\bus1|c2_rdatabus[27]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[27]~282_combout\ = (\bus1|c2_rdatabus[0]~10_combout\ & (\bus1|c1_wdatabus[27]~28_combout\ & \bus2|S2_WDATABUS[3]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c2_rdatabus[0]~10_combout\,
	datac => \bus1|c1_wdatabus[27]~28_combout\,
	datad => \bus2|S2_WDATABUS[3]~1_combout\,
	combout => \bus1|c2_rdatabus[27]~282_combout\);

-- Location: LCCOMB_X60_Y28_N10
\bus1|c2_rdatabus[27]~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[27]~283_combout\ = (\bus1|c2_rdatabus[21]~5_combout\ & ((\bus1|c2_rdatabus[21]~6_combout\ & ((\bus1|c2_rdatabus[27]~282_combout\))) # (!\bus1|c2_rdatabus[21]~6_combout\ & (\bus1|c2_rdatabus[27]~281_combout\)))) # 
-- (!\bus1|c2_rdatabus[21]~5_combout\ & (\bus1|c2_rdatabus[21]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~5_combout\,
	datab => \bus1|c2_rdatabus[21]~6_combout\,
	datac => \bus1|c2_rdatabus[27]~281_combout\,
	datad => \bus1|c2_rdatabus[27]~282_combout\,
	combout => \bus1|c2_rdatabus[27]~283_combout\);

-- Location: LCCOMB_X60_Y28_N12
\bus1|c2_rdatabus[27]~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[27]~284_combout\ = (\bus1|c2_rdatabus[21]~7_combout\ & ((\bus1|c2_rdatabus[27]~283_combout\ & ((\bus1|c2_rdatabus[27]~280_combout\))) # (!\bus1|c2_rdatabus[27]~283_combout\ & (\my_dma|count_reg\(27))))) # 
-- (!\bus1|c2_rdatabus[21]~7_combout\ & (((\bus1|c2_rdatabus[27]~283_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|count_reg\(27),
	datab => \bus1|c2_rdatabus[27]~280_combout\,
	datac => \bus1|c2_rdatabus[21]~7_combout\,
	datad => \bus1|c2_rdatabus[27]~283_combout\,
	combout => \bus1|c2_rdatabus[27]~284_combout\);

-- Location: LCCOMB_X60_Y28_N14
\bus1|c2_rdatabus[27]~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[27]~287_combout\ = (\bus1|c2_rdatabus[21]~1_combout\ & ((\bus1|c2_rdatabus[27]~286_combout\) # ((\bus1|c2_rdatabus[0]~14_combout\ & \bus1|c2_rdatabus[27]~284_combout\)))) # (!\bus1|c2_rdatabus[21]~1_combout\ & 
-- (\bus1|c2_rdatabus[0]~14_combout\ & ((\bus1|c2_rdatabus[27]~284_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~1_combout\,
	datab => \bus1|c2_rdatabus[0]~14_combout\,
	datac => \bus1|c2_rdatabus[27]~286_combout\,
	datad => \bus1|c2_rdatabus[27]~284_combout\,
	combout => \bus1|c2_rdatabus[27]~287_combout\);

-- Location: LCCOMB_X60_Y28_N0
\bus1|M2_RDATABUS[27]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|M2_RDATABUS[27]~28_combout\ = (\bus1|M2_RDATABUS[3]~0_combout\ & ((\bus1|c2_rdatabus[27]~287_combout\) # (\bus1|c2_rdatabus[27]~278_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c2_rdatabus[27]~287_combout\,
	datac => \bus1|c2_rdatabus[27]~278_combout\,
	datad => \bus1|M2_RDATABUS[3]~0_combout\,
	combout => \bus1|M2_RDATABUS[27]~28_combout\);

-- Location: FF_X60_Y28_N1
\my_dma|data_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus1|M2_RDATABUS[27]~28_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|DMA_RFile~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|data_reg\(27));

-- Location: LCCOMB_X59_Y28_N4
\bus1|c1_wdatabus[27]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_wdatabus[27]~28_combout\ = (\bus1|c1_wdatabus[31]~0_combout\ & ((\my_dma|data_reg\(27)) # ((\uut|instr_decode|Equal15~1_combout\ & \uut|register_file|Mux36~9_combout\)))) # (!\bus1|c1_wdatabus[31]~0_combout\ & 
-- (((\uut|instr_decode|Equal15~1_combout\ & \uut|register_file|Mux36~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_wdatabus[31]~0_combout\,
	datab => \my_dma|data_reg\(27),
	datac => \uut|instr_decode|Equal15~1_combout\,
	datad => \uut|register_file|Mux36~9_combout\,
	combout => \bus1|c1_wdatabus[27]~28_combout\);

-- Location: LCCOMB_X50_Y18_N8
\bus1|S1_WDATABUS[27]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S1_WDATABUS[27]~27_combout\ = (!\bus1|c1_addrbus[13]~6_combout\ & (\bus1|c1_op.master.default~0_combout\ & (\bus1|c1_wdatabus[27]~28_combout\ & \bus1|process_1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_addrbus[13]~6_combout\,
	datab => \bus1|c1_op.master.default~0_combout\,
	datac => \bus1|c1_wdatabus[27]~28_combout\,
	datad => \bus1|process_1~3_combout\,
	combout => \bus1|S1_WDATABUS[27]~27_combout\);

-- Location: M9K_X51_Y18_N0
\DRAM|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF030000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/hgarg/Downloads/ass4_evgeny/dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "altsyncram:DRAM|altsyncram_2f04:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \bus1|S1_MW~combout\,
	portare => \bus1|S1_MR~combout\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \DRAM|auto_generated|_~0_combout\,
	portadatain => \DRAM|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \DRAM|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DRAM|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y31_N20
\bus1|c2_rdatabus[27]~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[27]~278_combout\ = (\bus1|c2_op.slave.s1~q\ & (\bus1|c2_op.op.read~q\ & (\DRAM|auto_generated|ram_block1a27~portadataout\ & !\bus1|c2_rdatabus[21]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_op.slave.s1~q\,
	datab => \bus1|c2_op.op.read~q\,
	datac => \DRAM|auto_generated|ram_block1a27~portadataout\,
	datad => \bus1|c2_rdatabus[21]~1_combout\,
	combout => \bus1|c2_rdatabus[27]~278_combout\);

-- Location: FF_X73_Y31_N23
\uut|Pipe_mul_out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|Pipe_mul_out[27]~32_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_mul_out\(27));

-- Location: LCCOMB_X63_Y35_N16
\uut|alu1|result[27]~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[27]~290_combout\ = (\uut|alu1|result[24]~264_combout\ & ((\uut|alu_in2[27]~66_combout\) # (\uut|register_file|Mux4~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[27]~66_combout\,
	datab => \uut|register_file|Mux4~9_combout\,
	datad => \uut|alu1|result[24]~264_combout\,
	combout => \uut|alu1|result[27]~290_combout\);

-- Location: LCCOMB_X63_Y35_N8
\uut|alu1|result[27]~342\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[27]~342_combout\ = (\uut|alu1|Add0~54_combout\ & ((\IRAM|auto_generated|q_a\(27)) # ((\uut|Pipe_alu_out[21]~16_combout\) # (!\uut|alu1|result[16]~209_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(27),
	datab => \uut|alu1|result[16]~209_combout\,
	datac => \uut|Pipe_alu_out[21]~16_combout\,
	datad => \uut|alu1|Add0~54_combout\,
	combout => \uut|alu1|result[27]~342_combout\);

-- Location: LCCOMB_X63_Y35_N18
\uut|alu1|result~343\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result~343_combout\ = (\uut|register_file|Mux4~9_combout\ & ((\uut|instr_decode|operand_sel~0_combout\ & (\uut|pc_calculation|Add0~52_combout\)) # (!\uut|instr_decode|operand_sel~0_combout\ & ((\uut|register_file|Mux36~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|operand_sel~0_combout\,
	datab => \uut|register_file|Mux4~9_combout\,
	datac => \uut|pc_calculation|Add0~52_combout\,
	datad => \uut|register_file|Mux36~9_combout\,
	combout => \uut|alu1|result~343_combout\);

-- Location: LCCOMB_X68_Y35_N18
\uut|alu1|ShiftRight0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~28_combout\ = (\uut|alu_in2[2]~60_combout\ & (\uut|register_file|Mux0~9_combout\)) # (!\uut|alu_in2[2]~60_combout\ & ((\uut|alu_in2[3]~61_combout\ & (\uut|register_file|Mux0~9_combout\)) # (!\uut|alu_in2[3]~61_combout\ & 
-- ((\uut|alu1|ShiftRight0~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux0~9_combout\,
	datab => \uut|alu_in2[2]~60_combout\,
	datac => \uut|alu1|ShiftRight0~6_combout\,
	datad => \uut|alu_in2[3]~61_combout\,
	combout => \uut|alu1|ShiftRight0~28_combout\);

-- Location: LCCOMB_X65_Y35_N4
\uut|alu1|result[27]~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[27]~293_combout\ = (\uut|alu1|result[16]~204_combout\ & (((\uut|Pipe_alu_out[21]~29_combout\) # (\uut|alu1|ShiftRight0~28_combout\)))) # (!\uut|alu1|result[16]~204_combout\ & (\uut|alu_in2[11]~52_combout\ & 
-- (!\uut|Pipe_alu_out[21]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[11]~52_combout\,
	datab => \uut|alu1|result[16]~204_combout\,
	datac => \uut|Pipe_alu_out[21]~29_combout\,
	datad => \uut|alu1|ShiftRight0~28_combout\,
	combout => \uut|alu1|result[27]~293_combout\);

-- Location: LCCOMB_X65_Y35_N20
\uut|alu1|ShiftRight1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~38_combout\ = (\uut|alu1|ShiftRight1~37_combout\ & !\uut|alu_in2[3]~61_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftRight1~37_combout\,
	datad => \uut|alu_in2[3]~61_combout\,
	combout => \uut|alu1|ShiftRight1~38_combout\);

-- Location: LCCOMB_X65_Y35_N18
\uut|alu1|result[27]~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[27]~294_combout\ = (\uut|Pipe_alu_out[21]~29_combout\ & ((\uut|alu1|result[27]~293_combout\ & (\uut|register_file|Mux0~9_combout\)) # (!\uut|alu1|result[27]~293_combout\ & ((\uut|alu1|ShiftRight1~38_combout\))))) # 
-- (!\uut|Pipe_alu_out[21]~29_combout\ & (((\uut|alu1|result[27]~293_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[21]~29_combout\,
	datab => \uut|register_file|Mux0~9_combout\,
	datac => \uut|alu1|result[27]~293_combout\,
	datad => \uut|alu1|ShiftRight1~38_combout\,
	combout => \uut|alu1|result[27]~294_combout\);

-- Location: LCCOMB_X63_Y35_N14
\uut|alu1|result[27]~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[27]~295_combout\ = (\uut|Pipe_alu_out[25]~21_combout\ & (\IRAM|auto_generated|q_a\(25))) # (!\uut|Pipe_alu_out[25]~21_combout\ & ((\IRAM|auto_generated|q_a\(25) & ((\uut|alu1|result[27]~294_combout\))) # (!\IRAM|auto_generated|q_a\(25) & 
-- (\uut|alu1|Add1~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[25]~21_combout\,
	datab => \IRAM|auto_generated|q_a\(25),
	datac => \uut|alu1|Add1~54_combout\,
	datad => \uut|alu1|result[27]~294_combout\,
	combout => \uut|alu1|result[27]~295_combout\);

-- Location: LCCOMB_X65_Y35_N26
\uut|alu1|ShiftLeft0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~56_combout\ = (\uut|alu_in2[3]~61_combout\ & (\uut|alu1|ShiftLeft0~15_combout\ & (!\uut|alu_in2[2]~60_combout\))) # (!\uut|alu_in2[3]~61_combout\ & (((\uut|alu1|ShiftLeft0~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftLeft0~15_combout\,
	datab => \uut|alu_in2[3]~61_combout\,
	datac => \uut|alu_in2[2]~60_combout\,
	datad => \uut|alu1|ShiftLeft0~55_combout\,
	combout => \uut|alu1|ShiftLeft0~56_combout\);

-- Location: LCCOMB_X63_Y25_N4
\uut|alu1|ShiftLeft0~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~100_combout\ = (\uut|alu_in2[1]~59_combout\ & ((\uut|alu_in2[0]~58_combout\ & (\uut|register_file|Mux7~9_combout\)) # (!\uut|alu_in2[0]~58_combout\ & ((\uut|register_file|Mux6~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux7~9_combout\,
	datab => \uut|register_file|Mux6~9_combout\,
	datac => \uut|alu_in2[0]~58_combout\,
	datad => \uut|alu_in2[1]~59_combout\,
	combout => \uut|alu1|ShiftLeft0~100_combout\);

-- Location: LCCOMB_X63_Y25_N14
\uut|alu1|ShiftLeft0~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~102_combout\ = (\uut|alu1|ShiftLeft0~100_combout\) # ((!\uut|alu_in2[1]~59_combout\ & \uut|alu1|ShiftLeft0~101_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu_in2[1]~59_combout\,
	datac => \uut|alu1|ShiftLeft0~100_combout\,
	datad => \uut|alu1|ShiftLeft0~101_combout\,
	combout => \uut|alu1|ShiftLeft0~102_combout\);

-- Location: LCCOMB_X63_Y35_N22
\uut|alu1|result[27]~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[27]~291_combout\ = (\uut|Pipe_alu_out[25]~20_combout\ & (((\uut|Pipe_alu_out[25]~19_combout\)))) # (!\uut|Pipe_alu_out[25]~20_combout\ & ((\uut|Pipe_alu_out[25]~19_combout\ & (\uut|alu1|ShiftLeft0~91_combout\)) # 
-- (!\uut|Pipe_alu_out[25]~19_combout\ & ((\uut|alu1|ShiftLeft0~102_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftLeft0~91_combout\,
	datab => \uut|alu1|ShiftLeft0~102_combout\,
	datac => \uut|Pipe_alu_out[25]~20_combout\,
	datad => \uut|Pipe_alu_out[25]~19_combout\,
	combout => \uut|alu1|result[27]~291_combout\);

-- Location: LCCOMB_X63_Y35_N12
\uut|alu1|result[27]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[27]~292_combout\ = (\uut|Pipe_alu_out[25]~20_combout\ & ((\uut|alu1|result[27]~291_combout\ & (\uut|alu1|ShiftLeft0~56_combout\)) # (!\uut|alu1|result[27]~291_combout\ & ((\uut|alu1|ShiftLeft0~79_combout\))))) # 
-- (!\uut|Pipe_alu_out[25]~20_combout\ & (((\uut|alu1|result[27]~291_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftLeft0~56_combout\,
	datab => \uut|Pipe_alu_out[25]~20_combout\,
	datac => \uut|alu1|result[27]~291_combout\,
	datad => \uut|alu1|ShiftLeft0~79_combout\,
	combout => \uut|alu1|result[27]~292_combout\);

-- Location: LCCOMB_X63_Y35_N28
\uut|alu1|result[27]~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[27]~296_combout\ = (\uut|Pipe_alu_out[25]~21_combout\ & ((\uut|alu1|result[27]~295_combout\ & (\uut|alu1|result~343_combout\)) # (!\uut|alu1|result[27]~295_combout\ & ((\uut|alu1|result[27]~292_combout\))))) # 
-- (!\uut|Pipe_alu_out[25]~21_combout\ & (((\uut|alu1|result[27]~295_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[25]~21_combout\,
	datab => \uut|alu1|result~343_combout\,
	datac => \uut|alu1|result[27]~295_combout\,
	datad => \uut|alu1|result[27]~292_combout\,
	combout => \uut|alu1|result[27]~296_combout\);

-- Location: LCCOMB_X63_Y35_N6
\uut|alu1|result[27]~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[27]~297_combout\ = (\uut|alu1|result[27]~290_combout\) # ((\uut|alu1|result[27]~342_combout\) # ((\uut|alu1|result[24]~272_combout\ & \uut|alu1|result[27]~296_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[24]~272_combout\,
	datab => \uut|alu1|result[27]~290_combout\,
	datac => \uut|alu1|result[27]~342_combout\,
	datad => \uut|alu1|result[27]~296_combout\,
	combout => \uut|alu1|result[27]~297_combout\);

-- Location: FF_X63_Y35_N7
\uut|Pipe_alu_out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|alu1|result[27]~297_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_alu_out\(27));

-- Location: LCCOMB_X68_Y31_N26
\uut|rf_in1[27]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[27]~59_combout\ = (\uut|Pipe_mul_out\(27) & ((\uut|rf_in1[0]~2_combout\) # ((!\uut|Pipe_wb_sel.wb_alu~q\ & \uut|Pipe_alu_out\(27))))) # (!\uut|Pipe_mul_out\(27) & (((!\uut|Pipe_wb_sel.wb_alu~q\ & \uut|Pipe_alu_out\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_mul_out\(27),
	datab => \uut|rf_in1[0]~2_combout\,
	datac => \uut|Pipe_wb_sel.wb_alu~q\,
	datad => \uut|Pipe_alu_out\(27),
	combout => \uut|rf_in1[27]~59_combout\);

-- Location: LCCOMB_X60_Y28_N30
\uut|rf_in1[27]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[27]~60_combout\ = (\uut|rf_in1[27]~59_combout\) # ((\uut|rf_in1[0]~5_combout\ & ((\bus1|c2_rdatabus[27]~278_combout\) # (\bus1|c2_rdatabus[27]~287_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[27]~278_combout\,
	datab => \uut|rf_in1[0]~5_combout\,
	datac => \bus1|c2_rdatabus[27]~287_combout\,
	datad => \uut|rf_in1[27]~59_combout\,
	combout => \uut|rf_in1[27]~60_combout\);

-- Location: LCCOMB_X68_Y28_N8
\uut|register_file|reg_out[11][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[11][27]~feeder_combout\ = \uut|rf_in1[27]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[27]~60_combout\,
	combout => \uut|register_file|reg_out[11][27]~feeder_combout\);

-- Location: FF_X68_Y28_N9
\uut|register_file|reg_out[11][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[11][27]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[11][27]~q\);

-- Location: LCCOMB_X63_Y26_N0
\uut|register_file|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux4~2_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|instr_decode|rs1[1]~2_combout\ & (\uut|register_file|reg_out[10][27]~q\)) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|reg_out[8][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[10][27]~q\,
	datab => \uut|instr_decode|rs1[0]~3_combout\,
	datac => \uut|register_file|reg_out[8][27]~q\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux4~2_combout\);

-- Location: LCCOMB_X68_Y27_N8
\uut|register_file|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux4~3_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|Mux4~2_combout\ & (\uut|register_file|reg_out[11][27]~q\)) # (!\uut|register_file|Mux4~2_combout\ & ((\uut|register_file|reg_out[9][27]~q\))))) # 
-- (!\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|register_file|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[11][27]~q\,
	datab => \uut|register_file|reg_out[9][27]~q\,
	datac => \uut|instr_decode|rs1[0]~3_combout\,
	datad => \uut|register_file|Mux4~2_combout\,
	combout => \uut|register_file|Mux4~3_combout\);

-- Location: LCCOMB_X68_Y27_N22
\uut|register_file|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux4~0_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|register_file|reg_out[13][27]~q\) # (\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|instr_decode|rs1[0]~3_combout\ & (\uut|register_file|reg_out[12][27]~q\ & 
-- ((!\uut|instr_decode|rs1[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[0]~3_combout\,
	datab => \uut|register_file|reg_out[12][27]~q\,
	datac => \uut|register_file|reg_out[13][27]~q\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux4~0_combout\);

-- Location: LCCOMB_X67_Y27_N28
\uut|register_file|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux4~1_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|Mux4~0_combout\ & ((\uut|register_file|reg_out[15][27]~q\))) # (!\uut|register_file|Mux4~0_combout\ & (\uut|register_file|reg_out[14][27]~q\)))) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|register_file|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[1]~2_combout\,
	datab => \uut|register_file|reg_out[14][27]~q\,
	datac => \uut|register_file|reg_out[15][27]~q\,
	datad => \uut|register_file|Mux4~0_combout\,
	combout => \uut|register_file|Mux4~1_combout\);

-- Location: LCCOMB_X67_Y27_N14
\uut|register_file|Mux4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux4~4_combout\ = (\uut|instr_decode|rs1[3]~1_combout\ & ((\uut|instr_decode|rs1[2]~4_combout\ & ((\uut|register_file|Mux4~1_combout\))) # (!\uut|instr_decode|rs1[2]~4_combout\ & (\uut|register_file|Mux4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[2]~4_combout\,
	datab => \uut|register_file|Mux4~3_combout\,
	datac => \uut|instr_decode|rs1[3]~1_combout\,
	datad => \uut|register_file|Mux4~1_combout\,
	combout => \uut|register_file|Mux4~4_combout\);

-- Location: LCCOMB_X69_Y27_N22
\uut|register_file|Mux4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux4~5_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|reg_out[6][27]~q\))) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & (\uut|register_file|reg_out[4][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[4][27]~q\,
	datab => \uut|instr_decode|rs1[0]~3_combout\,
	datac => \uut|register_file|reg_out[6][27]~q\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux4~5_combout\);

-- Location: LCCOMB_X68_Y27_N0
\uut|register_file|Mux4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux4~6_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|Mux4~5_combout\ & (\uut|register_file|reg_out[7][27]~q\)) # (!\uut|register_file|Mux4~5_combout\ & ((\uut|register_file|reg_out[5][27]~q\))))) # 
-- (!\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|register_file|Mux4~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[0]~3_combout\,
	datab => \uut|register_file|reg_out[7][27]~q\,
	datac => \uut|register_file|reg_out[5][27]~q\,
	datad => \uut|register_file|Mux4~5_combout\,
	combout => \uut|register_file|Mux4~6_combout\);

-- Location: LCCOMB_X69_Y28_N20
\uut|register_file|Mux4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux4~7_combout\ = (\uut|register_file|Mux29~5_combout\ & (((\uut|register_file|Mux4~6_combout\)) # (!\uut|register_file|Mux29~4_combout\))) # (!\uut|register_file|Mux29~5_combout\ & (\uut|register_file|Mux29~4_combout\ & 
-- (\uut|register_file|reg_out[1][27]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux29~5_combout\,
	datab => \uut|register_file|Mux29~4_combout\,
	datac => \uut|register_file|reg_out[1][27]~q\,
	datad => \uut|register_file|Mux4~6_combout\,
	combout => \uut|register_file|Mux4~7_combout\);

-- Location: LCCOMB_X69_Y28_N30
\uut|register_file|Mux4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux4~8_combout\ = (\uut|register_file|Mux29~16_combout\ & ((\uut|register_file|Mux4~7_combout\ & ((\uut|register_file|reg_out[3][27]~q\))) # (!\uut|register_file|Mux4~7_combout\ & (\uut|register_file|reg_out[2][27]~q\)))) # 
-- (!\uut|register_file|Mux29~16_combout\ & (((\uut|register_file|Mux4~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux29~16_combout\,
	datab => \uut|register_file|reg_out[2][27]~q\,
	datac => \uut|register_file|reg_out[3][27]~q\,
	datad => \uut|register_file|Mux4~7_combout\,
	combout => \uut|register_file|Mux4~8_combout\);

-- Location: LCCOMB_X67_Y27_N0
\uut|register_file|Mux4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux4~9_combout\ = (\uut|register_file|Mux4~4_combout\) # ((!\uut|instr_decode|rs1[3]~1_combout\ & \uut|register_file|Mux4~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[3]~1_combout\,
	datac => \uut|register_file|Mux4~4_combout\,
	datad => \uut|register_file|Mux4~8_combout\,
	combout => \uut|register_file|Mux4~9_combout\);

-- Location: LCCOMB_X70_Y36_N24
\uut|alu1|ShiftRight0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~5_combout\ = (\uut|alu_in2[1]~59_combout\ & ((\uut|register_file|Mux2~9_combout\))) # (!\uut|alu_in2[1]~59_combout\ & (\uut|register_file|Mux4~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux4~9_combout\,
	datac => \uut|register_file|Mux2~9_combout\,
	datad => \uut|alu_in2[1]~59_combout\,
	combout => \uut|alu1|ShiftRight0~5_combout\);

-- Location: LCCOMB_X70_Y36_N2
\uut|alu1|ShiftRight0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~4_combout\ = (\uut|alu_in2[0]~58_combout\ & ((\uut|alu_in2[1]~59_combout\ & (\uut|register_file|Mux1~9_combout\)) # (!\uut|alu_in2[1]~59_combout\ & ((\uut|register_file|Mux3~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[0]~58_combout\,
	datab => \uut|register_file|Mux1~9_combout\,
	datac => \uut|register_file|Mux3~9_combout\,
	datad => \uut|alu_in2[1]~59_combout\,
	combout => \uut|alu1|ShiftRight0~4_combout\);

-- Location: LCCOMB_X70_Y36_N22
\uut|alu1|ShiftRight0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~6_combout\ = (\uut|alu1|ShiftRight0~4_combout\) # ((!\uut|alu_in2[0]~58_combout\ & \uut|alu1|ShiftRight0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[0]~58_combout\,
	datab => \uut|alu1|ShiftRight0~5_combout\,
	datad => \uut|alu1|ShiftRight0~4_combout\,
	combout => \uut|alu1|ShiftRight0~6_combout\);

-- Location: LCCOMB_X63_Y36_N28
\uut|alu1|ShiftRight1~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~37_combout\ = (\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftRight1~33_combout\ & (!\uut|alu_in2[1]~59_combout\))) # (!\uut|alu_in2[2]~60_combout\ & (((\uut|alu1|ShiftRight0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftRight1~33_combout\,
	datab => \uut|alu_in2[1]~59_combout\,
	datac => \uut|alu_in2[2]~60_combout\,
	datad => \uut|alu1|ShiftRight0~6_combout\,
	combout => \uut|alu1|ShiftRight1~37_combout\);

-- Location: LCCOMB_X67_Y34_N26
\uut|alu1|ShiftRight0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~9_combout\ = (\uut|alu_in2[1]~59_combout\ & ((\uut|register_file|Mux10~9_combout\))) # (!\uut|alu_in2[1]~59_combout\ & (\uut|register_file|Mux12~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu_in2[1]~59_combout\,
	datac => \uut|register_file|Mux12~9_combout\,
	datad => \uut|register_file|Mux10~9_combout\,
	combout => \uut|alu1|ShiftRight0~9_combout\);

-- Location: LCCOMB_X67_Y34_N20
\uut|alu1|ShiftRight0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~10_combout\ = (\uut|alu_in2[0]~58_combout\ & ((\uut|alu1|ShiftRight1~18_combout\))) # (!\uut|alu_in2[0]~58_combout\ & (\uut|alu1|ShiftRight0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu_in2[0]~58_combout\,
	datac => \uut|alu1|ShiftRight0~9_combout\,
	datad => \uut|alu1|ShiftRight1~18_combout\,
	combout => \uut|alu1|ShiftRight0~10_combout\);

-- Location: LCCOMB_X63_Y36_N12
\uut|alu1|ShiftRight0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~48_combout\ = (!\uut|alu_in2[3]~61_combout\ & ((\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftRight0~8_combout\)) # (!\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftRight0~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[2]~60_combout\,
	datab => \uut|alu1|ShiftRight0~8_combout\,
	datac => \uut|alu1|ShiftRight0~10_combout\,
	datad => \uut|alu_in2[3]~61_combout\,
	combout => \uut|alu1|ShiftRight0~48_combout\);

-- Location: LCCOMB_X63_Y36_N26
\uut|alu1|ShiftRight1~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~57_combout\ = (\uut|alu1|ShiftRight0~48_combout\) # ((\uut|alu_in2[3]~61_combout\ & \uut|alu1|ShiftRight1~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[3]~61_combout\,
	datac => \uut|alu1|ShiftRight1~37_combout\,
	datad => \uut|alu1|ShiftRight0~48_combout\,
	combout => \uut|alu1|ShiftRight1~57_combout\);

-- Location: LCCOMB_X63_Y36_N4
\uut|alu1|ShiftRight0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~49_combout\ = (\uut|alu_in2[3]~61_combout\ & ((\uut|alu_in2[2]~60_combout\ & ((\uut|register_file|Mux0~9_combout\))) # (!\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftRight0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[2]~60_combout\,
	datab => \uut|alu1|ShiftRight0~6_combout\,
	datac => \uut|register_file|Mux0~9_combout\,
	datad => \uut|alu_in2[3]~61_combout\,
	combout => \uut|alu1|ShiftRight0~49_combout\);

-- Location: LCCOMB_X63_Y36_N22
\uut|alu1|ShiftRight0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~50_combout\ = (\uut|alu1|ShiftRight0~49_combout\) # (\uut|alu1|ShiftRight0~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|alu1|ShiftRight0~49_combout\,
	datad => \uut|alu1|ShiftRight0~48_combout\,
	combout => \uut|alu1|ShiftRight0~50_combout\);

-- Location: LCCOMB_X63_Y36_N2
\uut|alu1|result[19]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[19]~230_combout\ = (\uut|alu1|result[16]~204_combout\ & (((\uut|alu1|ShiftRight0~50_combout\) # (\uut|Pipe_alu_out[21]~29_combout\)))) # (!\uut|alu1|result[16]~204_combout\ & (\uut|alu_in2[3]~61_combout\ & 
-- ((!\uut|Pipe_alu_out[21]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[3]~61_combout\,
	datab => \uut|alu1|result[16]~204_combout\,
	datac => \uut|alu1|ShiftRight0~50_combout\,
	datad => \uut|Pipe_alu_out[21]~29_combout\,
	combout => \uut|alu1|result[19]~230_combout\);

-- Location: LCCOMB_X63_Y36_N24
\uut|alu1|result[19]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[19]~231_combout\ = (\uut|Pipe_alu_out[21]~29_combout\ & ((\uut|alu1|result[19]~230_combout\ & ((\uut|register_file|Mux0~9_combout\))) # (!\uut|alu1|result[19]~230_combout\ & (\uut|alu1|ShiftRight1~57_combout\)))) # 
-- (!\uut|Pipe_alu_out[21]~29_combout\ & (((\uut|alu1|result[19]~230_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftRight1~57_combout\,
	datab => \uut|Pipe_alu_out[21]~29_combout\,
	datac => \uut|register_file|Mux0~9_combout\,
	datad => \uut|alu1|result[19]~230_combout\,
	combout => \uut|alu1|result[19]~231_combout\);

-- Location: LCCOMB_X63_Y36_N18
\uut|alu1|result[19]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[19]~232_combout\ = (\uut|Pipe_alu_out[21]~14_combout\ & ((\uut|alu1|result[19]~229_combout\ & ((\uut|alu1|result[19]~231_combout\))) # (!\uut|alu1|result[19]~229_combout\ & (\uut|alu1|result[19]~228_combout\)))) # 
-- (!\uut|Pipe_alu_out[21]~14_combout\ & (\uut|alu1|result[19]~229_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[21]~14_combout\,
	datab => \uut|alu1|result[19]~229_combout\,
	datac => \uut|alu1|result[19]~228_combout\,
	datad => \uut|alu1|result[19]~231_combout\,
	combout => \uut|alu1|result[19]~232_combout\);

-- Location: LCCOMB_X63_Y36_N6
\uut|alu1|result[19]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[19]~233_combout\ = (\uut|alu1|result[19]~218_combout\ & (!\uut|Pipe_alu_out[21]~17_combout\ & (\uut|alu1|Add0~38_combout\))) # (!\uut|alu1|result[19]~218_combout\ & ((\uut|alu1|result[19]~232_combout\) # 
-- ((!\uut|Pipe_alu_out[21]~17_combout\ & \uut|alu1|Add0~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[19]~218_combout\,
	datab => \uut|Pipe_alu_out[21]~17_combout\,
	datac => \uut|alu1|Add0~38_combout\,
	datad => \uut|alu1|result[19]~232_combout\,
	combout => \uut|alu1|result[19]~233_combout\);

-- Location: FF_X63_Y36_N7
\uut|Pipe_alu_out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|alu1|result[19]~233_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_alu_out\(19));

-- Location: FF_X73_Y31_N7
\uut|Pipe_mul_out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|Pipe_mul_out[19]~16_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_mul_out\(19));

-- Location: LCCOMB_X68_Y32_N30
\uut|rf_in1[19]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[19]~43_combout\ = (\uut|Pipe_alu_out\(19) & (((\uut|rf_in1[0]~2_combout\ & \uut|Pipe_mul_out\(19))) # (!\uut|Pipe_wb_sel.wb_alu~q\))) # (!\uut|Pipe_alu_out\(19) & (\uut|rf_in1[0]~2_combout\ & ((\uut|Pipe_mul_out\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out\(19),
	datab => \uut|rf_in1[0]~2_combout\,
	datac => \uut|Pipe_wb_sel.wb_alu~q\,
	datad => \uut|Pipe_mul_out\(19),
	combout => \uut|rf_in1[19]~43_combout\);

-- Location: LCCOMB_X57_Y30_N8
\uut|rf_in1[19]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[19]~44_combout\ = (\uut|rf_in1[19]~43_combout\) # ((\uut|rf_in1[0]~5_combout\ & ((\bus1|c2_rdatabus[19]~198_combout\) # (\bus1|c2_rdatabus[19]~207_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[19]~198_combout\,
	datab => \uut|rf_in1[19]~43_combout\,
	datac => \uut|rf_in1[0]~5_combout\,
	datad => \bus1|c2_rdatabus[19]~207_combout\,
	combout => \uut|rf_in1[19]~44_combout\);

-- Location: FF_X63_Y26_N5
\uut|register_file|reg_out[2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[19]~44_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[2][19]~q\);

-- Location: LCCOMB_X65_Y25_N4
\uut|register_file|Mux44~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux44~5_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|instr_decode|rs2[1]~16_combout\ & (\uut|register_file|reg_out[6][19]~q\)) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|reg_out[4][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[0]~17_combout\,
	datab => \uut|register_file|reg_out[6][19]~q\,
	datac => \uut|register_file|reg_out[4][19]~q\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux44~5_combout\);

-- Location: LCCOMB_X62_Y26_N30
\uut|register_file|Mux44~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux44~6_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|Mux44~5_combout\ & (\uut|register_file|reg_out[7][19]~q\)) # (!\uut|register_file|Mux44~5_combout\ & ((\uut|register_file|reg_out[5][19]~q\))))) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|Mux44~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[0]~17_combout\,
	datab => \uut|register_file|reg_out[7][19]~q\,
	datac => \uut|register_file|reg_out[5][19]~q\,
	datad => \uut|register_file|Mux44~5_combout\,
	combout => \uut|register_file|Mux44~6_combout\);

-- Location: LCCOMB_X62_Y26_N12
\uut|register_file|Mux44~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux44~7_combout\ = (\uut|register_file|Mux42~1_combout\ & ((\uut|register_file|Mux42~2_combout\ & (\uut|register_file|Mux44~6_combout\)) # (!\uut|register_file|Mux42~2_combout\ & ((\uut|register_file|reg_out[1][19]~q\))))) # 
-- (!\uut|register_file|Mux42~1_combout\ & (((\uut|register_file|Mux42~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux44~6_combout\,
	datab => \uut|register_file|reg_out[1][19]~q\,
	datac => \uut|register_file|Mux42~1_combout\,
	datad => \uut|register_file|Mux42~2_combout\,
	combout => \uut|register_file|Mux44~7_combout\);

-- Location: LCCOMB_X62_Y26_N18
\uut|register_file|Mux44~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux44~8_combout\ = (\uut|register_file|Mux42~0_combout\ & ((\uut|register_file|Mux44~7_combout\ & ((\uut|register_file|reg_out[3][19]~q\))) # (!\uut|register_file|Mux44~7_combout\ & (\uut|register_file|reg_out[2][19]~q\)))) # 
-- (!\uut|register_file|Mux42~0_combout\ & (((\uut|register_file|Mux44~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[2][19]~q\,
	datab => \uut|register_file|Mux42~0_combout\,
	datac => \uut|register_file|reg_out[3][19]~q\,
	datad => \uut|register_file|Mux44~7_combout\,
	combout => \uut|register_file|Mux44~8_combout\);

-- Location: LCCOMB_X67_Y25_N0
\uut|register_file|Mux44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux44~0_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|instr_decode|rs2[0]~17_combout\)))) # (!\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|reg_out[13][19]~q\))) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & (\uut|register_file|reg_out[12][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[12][19]~q\,
	datab => \uut|instr_decode|rs2[1]~16_combout\,
	datac => \uut|register_file|reg_out[13][19]~q\,
	datad => \uut|instr_decode|rs2[0]~17_combout\,
	combout => \uut|register_file|Mux44~0_combout\);

-- Location: LCCOMB_X66_Y33_N6
\uut|register_file|Mux44~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux44~1_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|Mux44~0_combout\ & (\uut|register_file|reg_out[15][19]~q\)) # (!\uut|register_file|Mux44~0_combout\ & ((\uut|register_file|reg_out[14][19]~q\))))) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|register_file|Mux44~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[1]~16_combout\,
	datab => \uut|register_file|reg_out[15][19]~q\,
	datac => \uut|register_file|Mux44~0_combout\,
	datad => \uut|register_file|reg_out[14][19]~q\,
	combout => \uut|register_file|Mux44~1_combout\);

-- Location: LCCOMB_X58_Y32_N4
\uut|register_file|Mux44~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux44~2_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|instr_decode|rs2[1]~16_combout\ & (\uut|register_file|reg_out[10][19]~q\)) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|reg_out[8][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[10][19]~q\,
	datab => \uut|register_file|reg_out[8][19]~q\,
	datac => \uut|instr_decode|rs2[0]~17_combout\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux44~2_combout\);

-- Location: LCCOMB_X62_Y34_N20
\uut|register_file|Mux44~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux44~3_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|Mux44~2_combout\ & (\uut|register_file|reg_out[11][19]~q\)) # (!\uut|register_file|Mux44~2_combout\ & ((\uut|register_file|reg_out[9][19]~q\))))) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|Mux44~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[0]~17_combout\,
	datab => \uut|register_file|reg_out[11][19]~q\,
	datac => \uut|register_file|reg_out[9][19]~q\,
	datad => \uut|register_file|Mux44~2_combout\,
	combout => \uut|register_file|Mux44~3_combout\);

-- Location: LCCOMB_X62_Y34_N18
\uut|register_file|Mux44~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux44~4_combout\ = (\uut|instr_decode|rs2[3]~15_combout\ & ((\uut|instr_decode|rs2[2]~18_combout\ & (\uut|register_file|Mux44~1_combout\)) # (!\uut|instr_decode|rs2[2]~18_combout\ & ((\uut|register_file|Mux44~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[3]~15_combout\,
	datab => \uut|instr_decode|rs2[2]~18_combout\,
	datac => \uut|register_file|Mux44~1_combout\,
	datad => \uut|register_file|Mux44~3_combout\,
	combout => \uut|register_file|Mux44~4_combout\);

-- Location: LCCOMB_X62_Y34_N12
\uut|register_file|Mux44~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux44~9_combout\ = (\uut|register_file|Mux44~4_combout\) # ((!\uut|instr_decode|rs2[3]~15_combout\ & \uut|register_file|Mux44~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|instr_decode|rs2[3]~15_combout\,
	datac => \uut|register_file|Mux44~8_combout\,
	datad => \uut|register_file|Mux44~4_combout\,
	combout => \uut|register_file|Mux44~9_combout\);

-- Location: LCCOMB_X57_Y30_N6
\bus1|c1_wdatabus[19]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_wdatabus[19]~20_combout\ = (\bus1|c1_wdatabus[31]~0_combout\ & ((\my_dma|data_reg\(19)) # ((\uut|instr_decode|Equal15~1_combout\ & \uut|register_file|Mux44~9_combout\)))) # (!\bus1|c1_wdatabus[31]~0_combout\ & 
-- (\uut|instr_decode|Equal15~1_combout\ & ((\uut|register_file|Mux44~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_wdatabus[31]~0_combout\,
	datab => \uut|instr_decode|Equal15~1_combout\,
	datac => \my_dma|data_reg\(19),
	datad => \uut|register_file|Mux44~9_combout\,
	combout => \bus1|c1_wdatabus[19]~20_combout\);

-- Location: LCCOMB_X61_Y24_N20
\bus2|S1_WDATABUS[19]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S1_WDATABUS[19]~20_combout\ = (\bus1|c1_wdatabus[19]~20_combout\ & \bus2|S1_WDATABUS[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_wdatabus[19]~20_combout\,
	datad => \bus2|S1_WDATABUS[0]~0_combout\,
	combout => \bus2|S1_WDATABUS[19]~20_combout\);

-- Location: FF_X60_Y22_N7
\my_counter|count[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[1][19]~330_combout\,
	asdata => \bus2|S1_WDATABUS[19]~20_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[1]~2_combout\,
	ena => \my_counter|count[1][4]~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[1][19]~q\);

-- Location: LCCOMB_X60_Y22_N8
\my_counter|count[1][20]~336\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[1][20]~336_combout\ = ((\my_counter|cstate[1].count_up~q\ $ (\my_counter|count[1][20]~q\ $ (\my_counter|count[1][19]~331\)))) # (GND)
-- \my_counter|count[1][20]~337\ = CARRY((\my_counter|cstate[1].count_up~q\ & (\my_counter|count[1][20]~q\ & !\my_counter|count[1][19]~331\)) # (!\my_counter|cstate[1].count_up~q\ & ((\my_counter|count[1][20]~q\) # (!\my_counter|count[1][19]~331\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[1].count_up~q\,
	datab => \my_counter|count[1][20]~q\,
	datad => VCC,
	cin => \my_counter|count[1][19]~331\,
	combout => \my_counter|count[1][20]~336_combout\,
	cout => \my_counter|count[1][20]~337\);

-- Location: LCCOMB_X61_Y24_N30
\bus2|S1_WDATABUS[20]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S1_WDATABUS[20]~21_combout\ = (\bus1|c1_wdatabus[20]~21_combout\ & \bus2|S1_WDATABUS[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|c1_wdatabus[20]~21_combout\,
	datad => \bus2|S1_WDATABUS[0]~0_combout\,
	combout => \bus2|S1_WDATABUS[20]~21_combout\);

-- Location: FF_X60_Y22_N9
\my_counter|count[1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[1][20]~336_combout\,
	asdata => \bus2|S1_WDATABUS[20]~21_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[1]~2_combout\,
	ena => \my_counter|count[1][4]~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[1][20]~q\);

-- Location: LCCOMB_X60_Y22_N10
\my_counter|count[1][21]~346\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[1][21]~346_combout\ = (\my_counter|count[1][21]~q\ & ((\my_counter|cstate[1].count_up~q\ & (!\my_counter|count[1][20]~337\)) # (!\my_counter|cstate[1].count_up~q\ & (\my_counter|count[1][20]~337\ & VCC)))) # (!\my_counter|count[1][21]~q\ 
-- & ((\my_counter|cstate[1].count_up~q\ & ((\my_counter|count[1][20]~337\) # (GND))) # (!\my_counter|cstate[1].count_up~q\ & (!\my_counter|count[1][20]~337\))))
-- \my_counter|count[1][21]~347\ = CARRY((\my_counter|count[1][21]~q\ & (\my_counter|cstate[1].count_up~q\ & !\my_counter|count[1][20]~337\)) # (!\my_counter|count[1][21]~q\ & ((\my_counter|cstate[1].count_up~q\) # (!\my_counter|count[1][20]~337\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[1][21]~q\,
	datab => \my_counter|cstate[1].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[1][20]~337\,
	combout => \my_counter|count[1][21]~346_combout\,
	cout => \my_counter|count[1][21]~347\);

-- Location: FF_X60_Y22_N11
\my_counter|count[1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[1][21]~346_combout\,
	asdata => \bus2|S1_WDATABUS[21]~22_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[1]~2_combout\,
	ena => \my_counter|count[1][4]~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[1][21]~q\);

-- Location: LCCOMB_X60_Y22_N12
\my_counter|count[1][22]~352\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[1][22]~352_combout\ = ((\my_counter|cstate[1].count_up~q\ $ (\my_counter|count[1][22]~q\ $ (\my_counter|count[1][21]~347\)))) # (GND)
-- \my_counter|count[1][22]~353\ = CARRY((\my_counter|cstate[1].count_up~q\ & (\my_counter|count[1][22]~q\ & !\my_counter|count[1][21]~347\)) # (!\my_counter|cstate[1].count_up~q\ & ((\my_counter|count[1][22]~q\) # (!\my_counter|count[1][21]~347\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[1].count_up~q\,
	datab => \my_counter|count[1][22]~q\,
	datad => VCC,
	cin => \my_counter|count[1][21]~347\,
	combout => \my_counter|count[1][22]~352_combout\,
	cout => \my_counter|count[1][22]~353\);

-- Location: FF_X60_Y22_N13
\my_counter|count[1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[1][22]~352_combout\,
	asdata => \bus2|S1_WDATABUS[22]~23_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[1]~2_combout\,
	ena => \my_counter|count[1][4]~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[1][22]~q\);

-- Location: LCCOMB_X60_Y22_N14
\my_counter|count[1][23]~362\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[1][23]~362_combout\ = (\my_counter|cstate[1].count_up~q\ & ((\my_counter|count[1][23]~q\ & (!\my_counter|count[1][22]~353\)) # (!\my_counter|count[1][23]~q\ & ((\my_counter|count[1][22]~353\) # (GND))))) # 
-- (!\my_counter|cstate[1].count_up~q\ & ((\my_counter|count[1][23]~q\ & (\my_counter|count[1][22]~353\ & VCC)) # (!\my_counter|count[1][23]~q\ & (!\my_counter|count[1][22]~353\))))
-- \my_counter|count[1][23]~363\ = CARRY((\my_counter|cstate[1].count_up~q\ & ((!\my_counter|count[1][22]~353\) # (!\my_counter|count[1][23]~q\))) # (!\my_counter|cstate[1].count_up~q\ & (!\my_counter|count[1][23]~q\ & !\my_counter|count[1][22]~353\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[1].count_up~q\,
	datab => \my_counter|count[1][23]~q\,
	datad => VCC,
	cin => \my_counter|count[1][22]~353\,
	combout => \my_counter|count[1][23]~362_combout\,
	cout => \my_counter|count[1][23]~363\);

-- Location: FF_X60_Y22_N15
\my_counter|count[1][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[1][23]~362_combout\,
	asdata => \bus2|S1_WDATABUS[23]~24_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[1]~2_combout\,
	ena => \my_counter|count[1][4]~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[1][23]~q\);

-- Location: LCCOMB_X60_Y22_N16
\my_counter|count[1][24]~368\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[1][24]~368_combout\ = ((\my_counter|cstate[1].count_up~q\ $ (\my_counter|count[1][24]~q\ $ (\my_counter|count[1][23]~363\)))) # (GND)
-- \my_counter|count[1][24]~369\ = CARRY((\my_counter|cstate[1].count_up~q\ & (\my_counter|count[1][24]~q\ & !\my_counter|count[1][23]~363\)) # (!\my_counter|cstate[1].count_up~q\ & ((\my_counter|count[1][24]~q\) # (!\my_counter|count[1][23]~363\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[1].count_up~q\,
	datab => \my_counter|count[1][24]~q\,
	datad => VCC,
	cin => \my_counter|count[1][23]~363\,
	combout => \my_counter|count[1][24]~368_combout\,
	cout => \my_counter|count[1][24]~369\);

-- Location: FF_X60_Y22_N17
\my_counter|count[1][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[1][24]~368_combout\,
	asdata => \bus2|S1_WDATABUS[24]~25_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[1]~2_combout\,
	ena => \my_counter|count[1][4]~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[1][24]~q\);

-- Location: LCCOMB_X60_Y22_N18
\my_counter|count[1][25]~378\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[1][25]~378_combout\ = (\my_counter|count[1][25]~q\ & ((\my_counter|cstate[1].count_up~q\ & (!\my_counter|count[1][24]~369\)) # (!\my_counter|cstate[1].count_up~q\ & (\my_counter|count[1][24]~369\ & VCC)))) # (!\my_counter|count[1][25]~q\ 
-- & ((\my_counter|cstate[1].count_up~q\ & ((\my_counter|count[1][24]~369\) # (GND))) # (!\my_counter|cstate[1].count_up~q\ & (!\my_counter|count[1][24]~369\))))
-- \my_counter|count[1][25]~379\ = CARRY((\my_counter|count[1][25]~q\ & (\my_counter|cstate[1].count_up~q\ & !\my_counter|count[1][24]~369\)) # (!\my_counter|count[1][25]~q\ & ((\my_counter|cstate[1].count_up~q\) # (!\my_counter|count[1][24]~369\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[1][25]~q\,
	datab => \my_counter|cstate[1].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[1][24]~369\,
	combout => \my_counter|count[1][25]~378_combout\,
	cout => \my_counter|count[1][25]~379\);

-- Location: FF_X60_Y22_N19
\my_counter|count[1][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[1][25]~378_combout\,
	asdata => \bus2|S1_WDATABUS[25]~26_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[1]~2_combout\,
	ena => \my_counter|count[1][4]~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[1][25]~q\);

-- Location: LCCOMB_X60_Y22_N20
\my_counter|count[1][26]~384\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[1][26]~384_combout\ = ((\my_counter|count[1][26]~q\ $ (\my_counter|cstate[1].count_up~q\ $ (\my_counter|count[1][25]~379\)))) # (GND)
-- \my_counter|count[1][26]~385\ = CARRY((\my_counter|count[1][26]~q\ & ((!\my_counter|count[1][25]~379\) # (!\my_counter|cstate[1].count_up~q\))) # (!\my_counter|count[1][26]~q\ & (!\my_counter|cstate[1].count_up~q\ & !\my_counter|count[1][25]~379\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[1][26]~q\,
	datab => \my_counter|cstate[1].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[1][25]~379\,
	combout => \my_counter|count[1][26]~384_combout\,
	cout => \my_counter|count[1][26]~385\);

-- Location: FF_X60_Y22_N21
\my_counter|count[1][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[1][26]~384_combout\,
	asdata => \bus2|S1_WDATABUS[26]~27_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[1]~2_combout\,
	ena => \my_counter|count[1][4]~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[1][26]~q\);

-- Location: LCCOMB_X60_Y22_N22
\my_counter|count[1][27]~394\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[1][27]~394_combout\ = (\my_counter|count[1][27]~q\ & ((\my_counter|cstate[1].count_up~q\ & (!\my_counter|count[1][26]~385\)) # (!\my_counter|cstate[1].count_up~q\ & (\my_counter|count[1][26]~385\ & VCC)))) # (!\my_counter|count[1][27]~q\ 
-- & ((\my_counter|cstate[1].count_up~q\ & ((\my_counter|count[1][26]~385\) # (GND))) # (!\my_counter|cstate[1].count_up~q\ & (!\my_counter|count[1][26]~385\))))
-- \my_counter|count[1][27]~395\ = CARRY((\my_counter|count[1][27]~q\ & (\my_counter|cstate[1].count_up~q\ & !\my_counter|count[1][26]~385\)) # (!\my_counter|count[1][27]~q\ & ((\my_counter|cstate[1].count_up~q\) # (!\my_counter|count[1][26]~385\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[1][27]~q\,
	datab => \my_counter|cstate[1].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[1][26]~385\,
	combout => \my_counter|count[1][27]~394_combout\,
	cout => \my_counter|count[1][27]~395\);

-- Location: FF_X60_Y22_N23
\my_counter|count[1][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[1][27]~394_combout\,
	asdata => \bus2|S1_WDATABUS[27]~28_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[1]~2_combout\,
	ena => \my_counter|count[1][4]~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[1][27]~q\);

-- Location: FF_X60_Y22_N25
\my_counter|count[1][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[1][28]~400_combout\,
	asdata => \bus2|S1_WDATABUS[28]~29_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[1]~2_combout\,
	ena => \my_counter|count[1][4]~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[1][28]~q\);

-- Location: LCCOMB_X61_Y21_N18
\bus1|c2_rdatabus[28]~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[28]~296_combout\ = (\my_counter|read_addr\(0) & ((\bus1|c2_rdatabus[28]~295_combout\ & ((\my_counter|count[3][28]~q\))) # (!\bus1|c2_rdatabus[28]~295_combout\ & (\my_counter|count[1][28]~q\)))) # (!\my_counter|read_addr\(0) & 
-- (\bus1|c2_rdatabus[28]~295_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|read_addr\(0),
	datab => \bus1|c2_rdatabus[28]~295_combout\,
	datac => \my_counter|count[1][28]~q\,
	datad => \my_counter|count[3][28]~q\,
	combout => \bus1|c2_rdatabus[28]~296_combout\);

-- Location: LCCOMB_X55_Y27_N18
\bus1|c2_rdatabus[28]~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[28]~289_combout\ = (\my_dma|ck_S4_ADDRBUS\(1) & ((\my_dma|ck_S4_ADDRBUS\(0) & ((\my_dma|rstart_reg\(28)))) # (!\my_dma|ck_S4_ADDRBUS\(0) & (\my_dma|rstep_reg\(28))))) # (!\my_dma|ck_S4_ADDRBUS\(1) & (((!\my_dma|ck_S4_ADDRBUS\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|rstep_reg\(28),
	datab => \my_dma|ck_S4_ADDRBUS\(1),
	datac => \my_dma|rstart_reg\(28),
	datad => \my_dma|ck_S4_ADDRBUS\(0),
	combout => \bus1|c2_rdatabus[28]~289_combout\);

-- Location: FF_X58_Y28_N11
\my_dma|wstep_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[28]~28_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|wstep_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstep_reg\(28));

-- Location: LCCOMB_X58_Y28_N28
\my_dma|wstart_reg[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|wstart_reg[28]~feeder_combout\ = \bus1|S4_WDATABUS[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bus1|S4_WDATABUS[28]~28_combout\,
	combout => \my_dma|wstart_reg[28]~feeder_combout\);

-- Location: FF_X58_Y28_N29
\my_dma|wstart_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|wstart_reg[28]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|wstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstart_reg\(28));

-- Location: LCCOMB_X58_Y28_N10
\bus1|c2_rdatabus[28]~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[28]~290_combout\ = (\my_dma|ck_S4_ADDRBUS\(1) & (\bus1|c2_rdatabus[28]~289_combout\)) # (!\my_dma|ck_S4_ADDRBUS\(1) & ((\bus1|c2_rdatabus[28]~289_combout\ & (\my_dma|wstep_reg\(28))) # (!\bus1|c2_rdatabus[28]~289_combout\ & 
-- ((\my_dma|wstart_reg\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|ck_S4_ADDRBUS\(1),
	datab => \bus1|c2_rdatabus[28]~289_combout\,
	datac => \my_dma|wstep_reg\(28),
	datad => \my_dma|wstart_reg\(28),
	combout => \bus1|c2_rdatabus[28]~290_combout\);

-- Location: LCCOMB_X57_Y31_N26
\bus1|c2_rdatabus[28]~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[28]~291_combout\ = (!\bus1|c2_rdatabus[21]~8_combout\ & (\my_dma|ck_S4_ADDRBUS\(0) & \my_dma|raddr_reg\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~8_combout\,
	datac => \my_dma|ck_S4_ADDRBUS\(0),
	datad => \my_dma|raddr_reg\(28),
	combout => \bus1|c2_rdatabus[28]~291_combout\);

-- Location: LCCOMB_X70_Y30_N18
\bus1|c2_rdatabus[28]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[28]~292_combout\ = (\bus1|c1_wdatabus[28]~29_combout\ & (\bus1|c2_rdatabus[0]~10_combout\ & \bus2|S2_WDATABUS[3]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c1_wdatabus[28]~29_combout\,
	datac => \bus1|c2_rdatabus[0]~10_combout\,
	datad => \bus2|S2_WDATABUS[3]~1_combout\,
	combout => \bus1|c2_rdatabus[28]~292_combout\);

-- Location: LCCOMB_X70_Y30_N20
\bus1|c2_rdatabus[28]~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[28]~293_combout\ = (\bus1|c2_rdatabus[21]~5_combout\ & ((\bus1|c2_rdatabus[21]~6_combout\ & ((\bus1|c2_rdatabus[28]~292_combout\))) # (!\bus1|c2_rdatabus[21]~6_combout\ & (\bus1|c2_rdatabus[28]~291_combout\)))) # 
-- (!\bus1|c2_rdatabus[21]~5_combout\ & (((\bus1|c2_rdatabus[21]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~5_combout\,
	datab => \bus1|c2_rdatabus[28]~291_combout\,
	datac => \bus1|c2_rdatabus[21]~6_combout\,
	datad => \bus1|c2_rdatabus[28]~292_combout\,
	combout => \bus1|c2_rdatabus[28]~293_combout\);

-- Location: LCCOMB_X70_Y30_N10
\bus1|c2_rdatabus[28]~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[28]~294_combout\ = (\bus1|c2_rdatabus[21]~7_combout\ & ((\bus1|c2_rdatabus[28]~293_combout\ & (\bus1|c2_rdatabus[28]~290_combout\)) # (!\bus1|c2_rdatabus[28]~293_combout\ & ((\my_dma|count_reg\(28)))))) # 
-- (!\bus1|c2_rdatabus[21]~7_combout\ & (((\bus1|c2_rdatabus[28]~293_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~7_combout\,
	datab => \bus1|c2_rdatabus[28]~290_combout\,
	datac => \my_dma|count_reg\(28),
	datad => \bus1|c2_rdatabus[28]~293_combout\,
	combout => \bus1|c2_rdatabus[28]~294_combout\);

-- Location: LCCOMB_X70_Y30_N8
\bus1|c2_rdatabus[28]~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[28]~297_combout\ = (\bus1|c2_rdatabus[21]~1_combout\ & ((\bus1|c2_rdatabus[28]~296_combout\) # ((\bus1|c2_rdatabus[0]~14_combout\ & \bus1|c2_rdatabus[28]~294_combout\)))) # (!\bus1|c2_rdatabus[21]~1_combout\ & 
-- (\bus1|c2_rdatabus[0]~14_combout\ & ((\bus1|c2_rdatabus[28]~294_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~1_combout\,
	datab => \bus1|c2_rdatabus[0]~14_combout\,
	datac => \bus1|c2_rdatabus[28]~296_combout\,
	datad => \bus1|c2_rdatabus[28]~294_combout\,
	combout => \bus1|c2_rdatabus[28]~297_combout\);

-- Location: LCCOMB_X70_Y30_N28
\bus1|M2_RDATABUS[28]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|M2_RDATABUS[28]~29_combout\ = (\bus1|M2_RDATABUS[3]~0_combout\ & ((\bus1|c2_rdatabus[28]~288_combout\) # (\bus1|c2_rdatabus[28]~297_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[28]~288_combout\,
	datab => \bus1|M2_RDATABUS[3]~0_combout\,
	datac => \bus1|c2_rdatabus[28]~297_combout\,
	combout => \bus1|M2_RDATABUS[28]~29_combout\);

-- Location: FF_X70_Y30_N29
\my_dma|data_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus1|M2_RDATABUS[28]~29_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|DMA_RFile~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|data_reg\(28));

-- Location: LCCOMB_X70_Y30_N24
\bus1|c1_wdatabus[28]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_wdatabus[28]~29_combout\ = (\uut|instr_decode|Equal15~1_combout\ & ((\uut|register_file|Mux35~9_combout\) # ((\bus1|c1_wdatabus[31]~0_combout\ & \my_dma|data_reg\(28))))) # (!\uut|instr_decode|Equal15~1_combout\ & 
-- (\bus1|c1_wdatabus[31]~0_combout\ & ((\my_dma|data_reg\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|Equal15~1_combout\,
	datab => \bus1|c1_wdatabus[31]~0_combout\,
	datac => \uut|register_file|Mux35~9_combout\,
	datad => \my_dma|data_reg\(28),
	combout => \bus1|c1_wdatabus[28]~29_combout\);

-- Location: LCCOMB_X52_Y17_N8
\bus1|S1_WDATABUS[28]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S1_WDATABUS[28]~28_combout\ = (\bus1|c1_op.master.default~0_combout\ & (!\bus1|c1_addrbus[13]~6_combout\ & (\bus1|c1_wdatabus[28]~29_combout\ & \bus1|process_1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_op.master.default~0_combout\,
	datab => \bus1|c1_addrbus[13]~6_combout\,
	datac => \bus1|c1_wdatabus[28]~29_combout\,
	datad => \bus1|process_1~3_combout\,
	combout => \bus1|S1_WDATABUS[28]~28_combout\);

-- Location: M9K_X51_Y17_N0
\DRAM|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF0000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/hgarg/Downloads/ass4_evgeny/dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "altsyncram:DRAM|altsyncram_2f04:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \bus1|S1_MW~combout\,
	portare => \bus1|S1_MR~combout\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \DRAM|auto_generated|_~0_combout\,
	portadatain => \DRAM|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \DRAM|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DRAM|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y25_N30
\bus1|c2_rdatabus[28]~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[28]~288_combout\ = (\bus1|c2_op.op.read~q\ & (!\bus1|c2_rdatabus[21]~1_combout\ & (\bus1|c2_op.slave.s1~q\ & \DRAM|auto_generated|ram_block1a28~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_op.op.read~q\,
	datab => \bus1|c2_rdatabus[21]~1_combout\,
	datac => \bus1|c2_op.slave.s1~q\,
	datad => \DRAM|auto_generated|ram_block1a28~portadataout\,
	combout => \bus1|c2_rdatabus[28]~288_combout\);

-- Location: FF_X73_Y31_N25
\uut|Pipe_mul_out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|Pipe_mul_out[28]~34_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_mul_out\(28));

-- Location: LCCOMB_X66_Y33_N20
\uut|alu1|result~345\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result~345_combout\ = (\uut|register_file|Mux3~9_combout\) # ((\uut|instr_decode|operand_sel~0_combout\ & ((\uut|pc_calculation|Add0~52_combout\))) # (!\uut|instr_decode|operand_sel~0_combout\ & (\uut|register_file|Mux35~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux35~9_combout\,
	datab => \uut|instr_decode|operand_sel~0_combout\,
	datac => \uut|register_file|Mux3~9_combout\,
	datad => \uut|pc_calculation|Add0~52_combout\,
	combout => \uut|alu1|result~345_combout\);

-- Location: LCCOMB_X68_Y33_N30
\uut|alu1|result[28]~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[28]~304_combout\ = (\uut|Pipe_alu_out[29]~28_combout\ & ((\uut|Pipe_alu_out[29]~24_combout\) # ((\uut|alu1|Add0~56_combout\)))) # (!\uut|Pipe_alu_out[29]~28_combout\ & (!\uut|Pipe_alu_out[29]~24_combout\ & 
-- (\uut|alu1|result~345_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[29]~28_combout\,
	datab => \uut|Pipe_alu_out[29]~24_combout\,
	datac => \uut|alu1|result~345_combout\,
	datad => \uut|alu1|Add0~56_combout\,
	combout => \uut|alu1|result[28]~304_combout\);

-- Location: LCCOMB_X68_Y33_N18
\uut|alu1|result~344\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result~344_combout\ = (\uut|register_file|Mux3~9_combout\ & ((\uut|instr_decode|operand_sel~0_combout\ & (\uut|pc_calculation|Add0~52_combout\)) # (!\uut|instr_decode|operand_sel~0_combout\ & ((\uut|register_file|Mux35~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux3~9_combout\,
	datab => \uut|instr_decode|operand_sel~0_combout\,
	datac => \uut|pc_calculation|Add0~52_combout\,
	datad => \uut|register_file|Mux35~9_combout\,
	combout => \uut|alu1|result~344_combout\);

-- Location: LCCOMB_X69_Y29_N10
\uut|alu1|result[28]~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[28]~298_combout\ = (\uut|Pipe_alu_out[3]~10_combout\ & (((!\uut|alu1|ShiftRight0~13_combout\)))) # (!\uut|Pipe_alu_out[3]~10_combout\ & ((\uut|alu1|ShiftRight0~13_combout\ & ((\uut|alu1|ShiftLeft0~103_combout\))) # 
-- (!\uut|alu1|ShiftRight0~13_combout\ & (\uut|alu1|ShiftLeft0~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftLeft0~94_combout\,
	datab => \uut|alu1|ShiftLeft0~103_combout\,
	datac => \uut|Pipe_alu_out[3]~10_combout\,
	datad => \uut|alu1|ShiftRight0~13_combout\,
	combout => \uut|alu1|result[28]~298_combout\);

-- Location: LCCOMB_X68_Y33_N8
\uut|alu1|result[28]~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[28]~299_combout\ = (\uut|alu1|result[28]~298_combout\ & ((\uut|alu1|ShiftLeft0~83_combout\) # ((!\uut|Pipe_alu_out[3]~10_combout\)))) # (!\uut|alu1|result[28]~298_combout\ & (((\uut|alu1|ShiftLeft0~98_combout\ & 
-- \uut|Pipe_alu_out[3]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftLeft0~83_combout\,
	datab => \uut|alu1|ShiftLeft0~98_combout\,
	datac => \uut|alu1|result[28]~298_combout\,
	datad => \uut|Pipe_alu_out[3]~10_combout\,
	combout => \uut|alu1|result[28]~299_combout\);

-- Location: LCCOMB_X61_Y36_N18
\uut|alu1|ShiftLeft0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~50_combout\ = (\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftLeft0~47_combout\)) # (!\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftLeft0~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftLeft0~47_combout\,
	datac => \uut|alu_in2[2]~60_combout\,
	datad => \uut|alu1|ShiftLeft0~49_combout\,
	combout => \uut|alu1|ShiftLeft0~50_combout\);

-- Location: LCCOMB_X61_Y36_N12
\uut|alu1|ShiftLeft0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~54_combout\ = (\uut|alu_in2[3]~61_combout\ & ((\uut|alu1|ShiftLeft0~50_combout\))) # (!\uut|alu_in2[3]~61_combout\ & (\uut|alu1|ShiftLeft0~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu_in2[3]~61_combout\,
	datac => \uut|alu1|ShiftLeft0~53_combout\,
	datad => \uut|alu1|ShiftLeft0~50_combout\,
	combout => \uut|alu1|ShiftLeft0~54_combout\);

-- Location: LCCOMB_X68_Y39_N22
\uut|alu1|ShiftRight0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~24_combout\ = (\uut|alu_in2[3]~61_combout\ & (((\uut|register_file|Mux0~9_combout\)))) # (!\uut|alu_in2[3]~61_combout\ & ((\uut|alu_in2[2]~60_combout\ & ((\uut|register_file|Mux0~9_combout\))) # (!\uut|alu_in2[2]~60_combout\ & 
-- (\uut|alu1|ShiftRight1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[3]~61_combout\,
	datab => \uut|alu1|ShiftRight1~12_combout\,
	datac => \uut|register_file|Mux0~9_combout\,
	datad => \uut|alu_in2[2]~60_combout\,
	combout => \uut|alu1|ShiftRight0~24_combout\);

-- Location: LCCOMB_X68_Y39_N20
\uut|alu1|ShiftRight1~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~35_combout\ = (!\uut|alu_in2[3]~61_combout\ & (!\uut|alu_in2[2]~60_combout\ & \uut|alu1|ShiftRight1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[3]~61_combout\,
	datab => \uut|alu_in2[2]~60_combout\,
	datad => \uut|alu1|ShiftRight1~12_combout\,
	combout => \uut|alu1|ShiftRight1~35_combout\);

-- Location: LCCOMB_X69_Y34_N8
\uut|alu1|result[28]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[28]~300_combout\ = (\uut|Pipe_alu_out[29]~30_combout\ & ((\uut|Pipe_alu_out[21]~29_combout\ & (\uut|alu1|ShiftRight1~35_combout\)) # (!\uut|Pipe_alu_out[21]~29_combout\ & ((\uut|alu_in2[12]~51_combout\))))) # 
-- (!\uut|Pipe_alu_out[29]~30_combout\ & (((!\uut|Pipe_alu_out[21]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftRight1~35_combout\,
	datab => \uut|Pipe_alu_out[29]~30_combout\,
	datac => \uut|alu_in2[12]~51_combout\,
	datad => \uut|Pipe_alu_out[21]~29_combout\,
	combout => \uut|alu1|result[28]~300_combout\);

-- Location: LCCOMB_X68_Y33_N0
\uut|alu1|result[28]~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[28]~301_combout\ = (\uut|alu1|result[16]~204_combout\ & ((\uut|alu1|result[28]~300_combout\ & ((\uut|alu1|ShiftRight0~24_combout\))) # (!\uut|alu1|result[28]~300_combout\ & (\uut|register_file|Mux0~9_combout\)))) # 
-- (!\uut|alu1|result[16]~204_combout\ & (((\uut|alu1|result[28]~300_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux0~9_combout\,
	datab => \uut|alu1|ShiftRight0~24_combout\,
	datac => \uut|alu1|result[16]~204_combout\,
	datad => \uut|alu1|result[28]~300_combout\,
	combout => \uut|alu1|result[28]~301_combout\);

-- Location: LCCOMB_X68_Y33_N2
\uut|alu1|result[28]~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[28]~302_combout\ = (\uut|Pipe_alu_out[29]~22_combout\ & (\uut|Pipe_alu_out[29]~23_combout\)) # (!\uut|Pipe_alu_out[29]~22_combout\ & ((\uut|Pipe_alu_out[29]~23_combout\ & ((\uut|alu1|result[28]~301_combout\))) # 
-- (!\uut|Pipe_alu_out[29]~23_combout\ & (\uut|alu1|Add1~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[29]~22_combout\,
	datab => \uut|Pipe_alu_out[29]~23_combout\,
	datac => \uut|alu1|Add1~56_combout\,
	datad => \uut|alu1|result[28]~301_combout\,
	combout => \uut|alu1|result[28]~302_combout\);

-- Location: LCCOMB_X68_Y33_N28
\uut|alu1|result[28]~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[28]~303_combout\ = (\uut|Pipe_alu_out[29]~22_combout\ & ((\uut|alu1|result[28]~302_combout\ & ((\uut|alu1|ShiftLeft0~54_combout\))) # (!\uut|alu1|result[28]~302_combout\ & (\uut|alu1|result[28]~299_combout\)))) # 
-- (!\uut|Pipe_alu_out[29]~22_combout\ & (((\uut|alu1|result[28]~302_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[29]~22_combout\,
	datab => \uut|alu1|result[28]~299_combout\,
	datac => \uut|alu1|ShiftLeft0~54_combout\,
	datad => \uut|alu1|result[28]~302_combout\,
	combout => \uut|alu1|result[28]~303_combout\);

-- Location: LCCOMB_X68_Y33_N4
\uut|alu1|result[28]~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[28]~305_combout\ = (\uut|alu1|result[28]~304_combout\ & ((\uut|alu1|result~344_combout\) # ((!\uut|Pipe_alu_out[29]~27_combout\)))) # (!\uut|alu1|result[28]~304_combout\ & (((\uut|Pipe_alu_out[29]~27_combout\ & 
-- \uut|alu1|result[28]~303_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[28]~304_combout\,
	datab => \uut|alu1|result~344_combout\,
	datac => \uut|Pipe_alu_out[29]~27_combout\,
	datad => \uut|alu1|result[28]~303_combout\,
	combout => \uut|alu1|result[28]~305_combout\);

-- Location: FF_X68_Y33_N5
\uut|Pipe_alu_out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|alu1|result[28]~305_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_alu_out\(28));

-- Location: LCCOMB_X68_Y31_N28
\uut|rf_in1[28]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[28]~61_combout\ = (\uut|Pipe_mul_out\(28) & ((\uut|rf_in1[0]~2_combout\) # ((!\uut|Pipe_wb_sel.wb_alu~q\ & \uut|Pipe_alu_out\(28))))) # (!\uut|Pipe_mul_out\(28) & (((!\uut|Pipe_wb_sel.wb_alu~q\ & \uut|Pipe_alu_out\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_mul_out\(28),
	datab => \uut|rf_in1[0]~2_combout\,
	datac => \uut|Pipe_wb_sel.wb_alu~q\,
	datad => \uut|Pipe_alu_out\(28),
	combout => \uut|rf_in1[28]~61_combout\);

-- Location: LCCOMB_X70_Y30_N14
\uut|rf_in1[28]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[28]~62_combout\ = (\uut|rf_in1[28]~61_combout\) # ((\uut|rf_in1[0]~5_combout\ & ((\bus1|c2_rdatabus[28]~288_combout\) # (\bus1|c2_rdatabus[28]~297_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[28]~288_combout\,
	datab => \uut|rf_in1[28]~61_combout\,
	datac => \bus1|c2_rdatabus[28]~297_combout\,
	datad => \uut|rf_in1[0]~5_combout\,
	combout => \uut|rf_in1[28]~62_combout\);

-- Location: LCCOMB_X70_Y28_N28
\uut|register_file|reg_out[15][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[15][28]~feeder_combout\ = \uut|rf_in1[28]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[28]~62_combout\,
	combout => \uut|register_file|reg_out[15][28]~feeder_combout\);

-- Location: FF_X70_Y28_N29
\uut|register_file|reg_out[15][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[15][28]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[15][28]~q\);

-- Location: LCCOMB_X68_Y28_N18
\uut|register_file|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux3~0_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|instr_decode|rs1[0]~3_combout\)))) # (!\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|reg_out[13][28]~q\))) # 
-- (!\uut|instr_decode|rs1[0]~3_combout\ & (\uut|register_file|reg_out[12][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[1]~2_combout\,
	datab => \uut|register_file|reg_out[12][28]~q\,
	datac => \uut|instr_decode|rs1[0]~3_combout\,
	datad => \uut|register_file|reg_out[13][28]~q\,
	combout => \uut|register_file|Mux3~0_combout\);

-- Location: LCCOMB_X68_Y28_N12
\uut|register_file|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux3~1_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|Mux3~0_combout\ & (\uut|register_file|reg_out[15][28]~q\)) # (!\uut|register_file|Mux3~0_combout\ & ((\uut|register_file|reg_out[14][28]~q\))))) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|register_file|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[1]~2_combout\,
	datab => \uut|register_file|reg_out[15][28]~q\,
	datac => \uut|register_file|reg_out[14][28]~q\,
	datad => \uut|register_file|Mux3~0_combout\,
	combout => \uut|register_file|Mux3~1_combout\);

-- Location: LCCOMB_X67_Y28_N10
\uut|register_file|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux3~2_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|register_file|reg_out[10][28]~q\) # (\uut|instr_decode|rs1[0]~3_combout\)))) # (!\uut|instr_decode|rs1[1]~2_combout\ & (\uut|register_file|reg_out[8][28]~q\ & 
-- ((!\uut|instr_decode|rs1[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[8][28]~q\,
	datab => \uut|instr_decode|rs1[1]~2_combout\,
	datac => \uut|register_file|reg_out[10][28]~q\,
	datad => \uut|instr_decode|rs1[0]~3_combout\,
	combout => \uut|register_file|Mux3~2_combout\);

-- Location: LCCOMB_X67_Y28_N24
\uut|register_file|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux3~3_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|Mux3~2_combout\ & (\uut|register_file|reg_out[11][28]~q\)) # (!\uut|register_file|Mux3~2_combout\ & ((\uut|register_file|reg_out[9][28]~q\))))) # 
-- (!\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|register_file|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[11][28]~q\,
	datab => \uut|instr_decode|rs1[0]~3_combout\,
	datac => \uut|register_file|reg_out[9][28]~q\,
	datad => \uut|register_file|Mux3~2_combout\,
	combout => \uut|register_file|Mux3~3_combout\);

-- Location: LCCOMB_X67_Y28_N4
\uut|register_file|Mux3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux3~4_combout\ = (\uut|instr_decode|rs1[3]~1_combout\ & ((\uut|instr_decode|rs1[2]~4_combout\ & (\uut|register_file|Mux3~1_combout\)) # (!\uut|instr_decode|rs1[2]~4_combout\ & ((\uut|register_file|Mux3~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[2]~4_combout\,
	datab => \uut|instr_decode|rs1[3]~1_combout\,
	datac => \uut|register_file|Mux3~1_combout\,
	datad => \uut|register_file|Mux3~3_combout\,
	combout => \uut|register_file|Mux3~4_combout\);

-- Location: LCCOMB_X68_Y27_N20
\uut|register_file|Mux3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux3~5_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|register_file|reg_out[5][28]~q\) # (\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|instr_decode|rs1[0]~3_combout\ & (\uut|register_file|reg_out[4][28]~q\ & 
-- ((!\uut|instr_decode|rs1[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[0]~3_combout\,
	datab => \uut|register_file|reg_out[4][28]~q\,
	datac => \uut|register_file|reg_out[5][28]~q\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux3~5_combout\);

-- Location: LCCOMB_X66_Y27_N22
\uut|register_file|Mux3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux3~6_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|Mux3~5_combout\ & (\uut|register_file|reg_out[7][28]~q\)) # (!\uut|register_file|Mux3~5_combout\ & ((\uut|register_file|reg_out[6][28]~q\))))) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|register_file|Mux3~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[7][28]~q\,
	datab => \uut|register_file|reg_out[6][28]~q\,
	datac => \uut|instr_decode|rs1[1]~2_combout\,
	datad => \uut|register_file|Mux3~5_combout\,
	combout => \uut|register_file|Mux3~6_combout\);

-- Location: LCCOMB_X66_Y27_N0
\uut|register_file|Mux3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux3~7_combout\ = (\uut|register_file|Mux29~5_combout\ & (((\uut|register_file|Mux3~6_combout\) # (!\uut|register_file|Mux29~4_combout\)))) # (!\uut|register_file|Mux29~5_combout\ & (\uut|register_file|reg_out[1][28]~q\ & 
-- ((\uut|register_file|Mux29~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux29~5_combout\,
	datab => \uut|register_file|reg_out[1][28]~q\,
	datac => \uut|register_file|Mux3~6_combout\,
	datad => \uut|register_file|Mux29~4_combout\,
	combout => \uut|register_file|Mux3~7_combout\);

-- Location: LCCOMB_X70_Y27_N0
\uut|register_file|Mux3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux3~8_combout\ = (\uut|register_file|Mux29~16_combout\ & ((\uut|register_file|Mux3~7_combout\ & ((\uut|register_file|reg_out[3][28]~q\))) # (!\uut|register_file|Mux3~7_combout\ & (\uut|register_file|reg_out[2][28]~q\)))) # 
-- (!\uut|register_file|Mux29~16_combout\ & (((\uut|register_file|Mux3~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[2][28]~q\,
	datab => \uut|register_file|Mux29~16_combout\,
	datac => \uut|register_file|reg_out[3][28]~q\,
	datad => \uut|register_file|Mux3~7_combout\,
	combout => \uut|register_file|Mux3~8_combout\);

-- Location: LCCOMB_X67_Y28_N14
\uut|register_file|Mux3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux3~9_combout\ = (\uut|register_file|Mux3~4_combout\) # ((!\uut|instr_decode|rs1[3]~1_combout\ & \uut|register_file|Mux3~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|instr_decode|rs1[3]~1_combout\,
	datac => \uut|register_file|Mux3~4_combout\,
	datad => \uut|register_file|Mux3~8_combout\,
	combout => \uut|register_file|Mux3~9_combout\);

-- Location: LCCOMB_X70_Y36_N20
\uut|alu1|ShiftRight1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~26_combout\ = (\uut|alu_in2[1]~59_combout\ & (\uut|register_file|Mux3~9_combout\)) # (!\uut|alu_in2[1]~59_combout\ & ((\uut|register_file|Mux5~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|register_file|Mux3~9_combout\,
	datac => \uut|register_file|Mux5~9_combout\,
	datad => \uut|alu_in2[1]~59_combout\,
	combout => \uut|alu1|ShiftRight1~26_combout\);

-- Location: LCCOMB_X70_Y36_N26
\uut|alu1|ShiftRight0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~14_combout\ = (\uut|alu_in2[0]~58_combout\ & ((\uut|alu1|ShiftRight0~5_combout\))) # (!\uut|alu_in2[0]~58_combout\ & (\uut|alu1|ShiftRight1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[0]~58_combout\,
	datab => \uut|alu1|ShiftRight1~26_combout\,
	datad => \uut|alu1|ShiftRight0~5_combout\,
	combout => \uut|alu1|ShiftRight0~14_combout\);

-- Location: LCCOMB_X69_Y36_N26
\uut|alu1|ShiftRight1~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~58_combout\ = (\uut|alu_in2[3]~61_combout\ & ((\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftRight0~20_combout\))) # (!\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftRight0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[2]~60_combout\,
	datab => \uut|alu1|ShiftRight0~14_combout\,
	datac => \uut|alu_in2[3]~61_combout\,
	datad => \uut|alu1|ShiftRight0~20_combout\,
	combout => \uut|alu1|ShiftRight1~58_combout\);

-- Location: LCCOMB_X69_Y36_N24
\uut|alu1|ShiftRight1~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~59_combout\ = (!\uut|alu_in2[3]~61_combout\ & ((\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftRight0~17_combout\))) # (!\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftRight0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[2]~60_combout\,
	datab => \uut|alu1|ShiftRight0~15_combout\,
	datac => \uut|alu_in2[3]~61_combout\,
	datad => \uut|alu1|ShiftRight0~17_combout\,
	combout => \uut|alu1|ShiftRight1~59_combout\);

-- Location: LCCOMB_X69_Y36_N18
\uut|alu1|ShiftRight1~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~60_combout\ = (\uut|alu1|ShiftRight1~58_combout\) # (\uut|alu1|ShiftRight1~59_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|alu1|ShiftRight1~58_combout\,
	datad => \uut|alu1|ShiftRight1~59_combout\,
	combout => \uut|alu1|ShiftRight1~60_combout\);

-- Location: LCCOMB_X66_Y36_N18
\uut|alu1|ShiftRight0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~52_combout\ = (\uut|alu1|ShiftRight1~59_combout\) # ((\uut|alu_in2[3]~61_combout\ & \uut|alu1|ShiftRight0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu_in2[3]~61_combout\,
	datac => \uut|alu1|ShiftRight1~59_combout\,
	datad => \uut|alu1|ShiftRight0~32_combout\,
	combout => \uut|alu1|ShiftRight0~52_combout\);

-- Location: LCCOMB_X65_Y35_N24
\uut|alu1|result[18]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[18]~223_combout\ = (\uut|Pipe_alu_out[21]~29_combout\ & (\uut|alu1|result[16]~204_combout\)) # (!\uut|Pipe_alu_out[21]~29_combout\ & ((\uut|alu1|result[16]~204_combout\ & (\uut|alu1|ShiftRight0~52_combout\)) # 
-- (!\uut|alu1|result[16]~204_combout\ & ((\uut|alu_in2[2]~60_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[21]~29_combout\,
	datab => \uut|alu1|result[16]~204_combout\,
	datac => \uut|alu1|ShiftRight0~52_combout\,
	datad => \uut|alu_in2[2]~60_combout\,
	combout => \uut|alu1|result[18]~223_combout\);

-- Location: LCCOMB_X65_Y35_N2
\uut|alu1|result[18]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[18]~224_combout\ = (\uut|Pipe_alu_out[21]~29_combout\ & ((\uut|alu1|result[18]~223_combout\ & ((\uut|register_file|Mux0~9_combout\))) # (!\uut|alu1|result[18]~223_combout\ & (\uut|alu1|ShiftRight1~60_combout\)))) # 
-- (!\uut|Pipe_alu_out[21]~29_combout\ & (((\uut|alu1|result[18]~223_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftRight1~60_combout\,
	datab => \uut|register_file|Mux0~9_combout\,
	datac => \uut|Pipe_alu_out[21]~29_combout\,
	datad => \uut|alu1|result[18]~223_combout\,
	combout => \uut|alu1|result[18]~224_combout\);

-- Location: LCCOMB_X62_Y34_N0
\uut|alu1|result~333\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result~333_combout\ = (\uut|register_file|Mux13~9_combout\ & ((\uut|instr_decode|operand_sel~0_combout\ & ((\uut|pc_calculation|Add0~52_combout\))) # (!\uut|instr_decode|operand_sel~0_combout\ & (\uut|register_file|Mux45~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux45~9_combout\,
	datab => \uut|register_file|Mux13~9_combout\,
	datac => \uut|instr_decode|operand_sel~0_combout\,
	datad => \uut|pc_calculation|Add0~52_combout\,
	combout => \uut|alu1|result~333_combout\);

-- Location: LCCOMB_X62_Y34_N2
\uut|alu1|result~334\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result~334_combout\ = (\uut|register_file|Mux13~9_combout\) # ((\uut|instr_decode|operand_sel~0_combout\ & ((\uut|pc_calculation|Add0~52_combout\))) # (!\uut|instr_decode|operand_sel~0_combout\ & (\uut|register_file|Mux45~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux45~9_combout\,
	datab => \uut|register_file|Mux13~9_combout\,
	datac => \uut|instr_decode|operand_sel~0_combout\,
	datad => \uut|pc_calculation|Add0~52_combout\,
	combout => \uut|alu1|result~334_combout\);

-- Location: LCCOMB_X63_Y35_N2
\uut|alu1|ShiftLeft0~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~115_combout\ = (!\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftLeft0~29_combout\ & !\uut|alu_in2[3]~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[2]~60_combout\,
	datac => \uut|alu1|ShiftLeft0~29_combout\,
	datad => \uut|alu_in2[3]~61_combout\,
	combout => \uut|alu1|ShiftLeft0~115_combout\);

-- Location: LCCOMB_X62_Y35_N28
\uut|alu1|result[18]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[18]~220_combout\ = (\uut|Pipe_alu_out[21]~12_combout\ & ((\uut|Pipe_alu_out[21]~13_combout\) # ((\uut|alu1|ShiftLeft0~57_combout\)))) # (!\uut|Pipe_alu_out[21]~12_combout\ & (!\uut|Pipe_alu_out[21]~13_combout\ & 
-- ((\uut|alu1|ShiftLeft0~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[21]~12_combout\,
	datab => \uut|Pipe_alu_out[21]~13_combout\,
	datac => \uut|alu1|ShiftLeft0~57_combout\,
	datad => \uut|alu1|ShiftLeft0~76_combout\,
	combout => \uut|alu1|result[18]~220_combout\);

-- Location: LCCOMB_X62_Y35_N26
\uut|alu1|result[18]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[18]~221_combout\ = (\uut|Pipe_alu_out[21]~13_combout\ & ((\uut|alu1|result[18]~220_combout\ & (\uut|alu1|ShiftLeft0~115_combout\)) # (!\uut|alu1|result[18]~220_combout\ & ((\uut|alu1|Add1~36_combout\))))) # 
-- (!\uut|Pipe_alu_out[21]~13_combout\ & (((\uut|alu1|result[18]~220_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftLeft0~115_combout\,
	datab => \uut|Pipe_alu_out[21]~13_combout\,
	datac => \uut|alu1|Add1~36_combout\,
	datad => \uut|alu1|result[18]~220_combout\,
	combout => \uut|alu1|result[18]~221_combout\);

-- Location: LCCOMB_X62_Y35_N24
\uut|alu1|result[18]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[18]~222_combout\ = (\uut|Pipe_alu_out[21]~15_combout\ & (((\uut|Pipe_alu_out[21]~14_combout\)))) # (!\uut|Pipe_alu_out[21]~15_combout\ & ((\uut|Pipe_alu_out[21]~14_combout\ & ((\uut|alu1|result[18]~221_combout\))) # 
-- (!\uut|Pipe_alu_out[21]~14_combout\ & (\uut|alu1|result~334_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result~334_combout\,
	datab => \uut|Pipe_alu_out[21]~15_combout\,
	datac => \uut|alu1|result[18]~221_combout\,
	datad => \uut|Pipe_alu_out[21]~14_combout\,
	combout => \uut|alu1|result[18]~222_combout\);

-- Location: LCCOMB_X62_Y35_N14
\uut|alu1|result[18]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[18]~225_combout\ = (\uut|Pipe_alu_out[21]~15_combout\ & ((\uut|alu1|result[18]~222_combout\ & (\uut|alu1|result[18]~224_combout\)) # (!\uut|alu1|result[18]~222_combout\ & ((\uut|alu1|result~333_combout\))))) # 
-- (!\uut|Pipe_alu_out[21]~15_combout\ & (((\uut|alu1|result[18]~222_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[18]~224_combout\,
	datab => \uut|alu1|result~333_combout\,
	datac => \uut|Pipe_alu_out[21]~15_combout\,
	datad => \uut|alu1|result[18]~222_combout\,
	combout => \uut|alu1|result[18]~225_combout\);

-- Location: LCCOMB_X62_Y35_N8
\uut|alu1|result[18]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[18]~226_combout\ = (\uut|Pipe_alu_out[21]~17_combout\ & (((\uut|alu1|result[18]~225_combout\ & !\uut|alu1|result[19]~218_combout\)))) # (!\uut|Pipe_alu_out[21]~17_combout\ & ((\uut|alu1|Add0~36_combout\) # 
-- ((\uut|alu1|result[18]~225_combout\ & !\uut|alu1|result[19]~218_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[21]~17_combout\,
	datab => \uut|alu1|Add0~36_combout\,
	datac => \uut|alu1|result[18]~225_combout\,
	datad => \uut|alu1|result[19]~218_combout\,
	combout => \uut|alu1|result[18]~226_combout\);

-- Location: FF_X62_Y35_N9
\uut|Pipe_alu_out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|alu1|result[18]~226_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_alu_out\(18));

-- Location: FF_X73_Y31_N5
\uut|Pipe_mul_out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|Pipe_mul_out[18]~14_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_mul_out\(18));

-- Location: LCCOMB_X61_Y31_N8
\uut|rf_in1[18]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[18]~41_combout\ = (\uut|Pipe_wb_sel.wb_alu~q\ & (((\uut|rf_in1[0]~2_combout\ & \uut|Pipe_mul_out\(18))))) # (!\uut|Pipe_wb_sel.wb_alu~q\ & ((\uut|Pipe_alu_out\(18)) # ((\uut|rf_in1[0]~2_combout\ & \uut|Pipe_mul_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_wb_sel.wb_alu~q\,
	datab => \uut|Pipe_alu_out\(18),
	datac => \uut|rf_in1[0]~2_combout\,
	datad => \uut|Pipe_mul_out\(18),
	combout => \uut|rf_in1[18]~41_combout\);

-- Location: LCCOMB_X61_Y28_N26
\uut|rf_in1[18]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[18]~42_combout\ = (\uut|rf_in1[18]~41_combout\) # ((\uut|rf_in1[0]~5_combout\ & ((\bus1|c2_rdatabus[18]~188_combout\) # (\bus1|c2_rdatabus[18]~197_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|rf_in1[18]~41_combout\,
	datab => \bus1|c2_rdatabus[18]~188_combout\,
	datac => \uut|rf_in1[0]~5_combout\,
	datad => \bus1|c2_rdatabus[18]~197_combout\,
	combout => \uut|rf_in1[18]~42_combout\);

-- Location: FF_X65_Y28_N11
\uut|register_file|reg_out[2][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[18]~42_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[2][18]~q\);

-- Location: LCCOMB_X61_Y28_N0
\uut|register_file|Mux45~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux45~5_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|reg_out[5][18]~q\) # ((\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|reg_out[4][18]~q\ & 
-- !\uut|instr_decode|rs2[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[5][18]~q\,
	datab => \uut|register_file|reg_out[4][18]~q\,
	datac => \uut|instr_decode|rs2[0]~17_combout\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux45~5_combout\);

-- Location: LCCOMB_X61_Y28_N20
\uut|register_file|Mux45~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux45~6_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|Mux45~5_combout\ & (\uut|register_file|reg_out[7][18]~q\)) # (!\uut|register_file|Mux45~5_combout\ & ((\uut|register_file|reg_out[6][18]~q\))))) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|register_file|Mux45~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[7][18]~q\,
	datab => \uut|instr_decode|rs2[1]~16_combout\,
	datac => \uut|register_file|reg_out[6][18]~q\,
	datad => \uut|register_file|Mux45~5_combout\,
	combout => \uut|register_file|Mux45~6_combout\);

-- Location: LCCOMB_X62_Y26_N0
\uut|register_file|Mux45~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux45~7_combout\ = (\uut|register_file|Mux42~1_combout\ & ((\uut|register_file|Mux42~2_combout\ & ((\uut|register_file|Mux45~6_combout\))) # (!\uut|register_file|Mux42~2_combout\ & (\uut|register_file|reg_out[1][18]~q\)))) # 
-- (!\uut|register_file|Mux42~1_combout\ & (\uut|register_file|Mux42~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux42~1_combout\,
	datab => \uut|register_file|Mux42~2_combout\,
	datac => \uut|register_file|reg_out[1][18]~q\,
	datad => \uut|register_file|Mux45~6_combout\,
	combout => \uut|register_file|Mux45~7_combout\);

-- Location: LCCOMB_X62_Y26_N8
\uut|register_file|Mux45~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux45~8_combout\ = (\uut|register_file|Mux42~0_combout\ & ((\uut|register_file|Mux45~7_combout\ & ((\uut|register_file|reg_out[3][18]~q\))) # (!\uut|register_file|Mux45~7_combout\ & (\uut|register_file|reg_out[2][18]~q\)))) # 
-- (!\uut|register_file|Mux42~0_combout\ & (((\uut|register_file|Mux45~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[2][18]~q\,
	datab => \uut|register_file|Mux42~0_combout\,
	datac => \uut|register_file|reg_out[3][18]~q\,
	datad => \uut|register_file|Mux45~7_combout\,
	combout => \uut|register_file|Mux45~8_combout\);

-- Location: LCCOMB_X67_Y25_N4
\uut|register_file|Mux45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux45~0_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|instr_decode|rs2[0]~17_combout\)))) # (!\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|reg_out[13][18]~q\))) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & (\uut|register_file|reg_out[12][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[1]~16_combout\,
	datab => \uut|register_file|reg_out[12][18]~q\,
	datac => \uut|register_file|reg_out[13][18]~q\,
	datad => \uut|instr_decode|rs2[0]~17_combout\,
	combout => \uut|register_file|Mux45~0_combout\);

-- Location: LCCOMB_X67_Y29_N0
\uut|register_file|Mux45~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux45~1_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|Mux45~0_combout\ & (\uut|register_file|reg_out[15][18]~q\)) # (!\uut|register_file|Mux45~0_combout\ & ((\uut|register_file|reg_out[14][18]~q\))))) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|register_file|Mux45~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[15][18]~q\,
	datab => \uut|instr_decode|rs2[1]~16_combout\,
	datac => \uut|register_file|reg_out[14][18]~q\,
	datad => \uut|register_file|Mux45~0_combout\,
	combout => \uut|register_file|Mux45~1_combout\);

-- Location: LCCOMB_X63_Y31_N4
\uut|register_file|Mux45~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux45~2_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|reg_out[10][18]~q\))) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & (\uut|register_file|reg_out[8][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[8][18]~q\,
	datab => \uut|instr_decode|rs2[0]~17_combout\,
	datac => \uut|register_file|reg_out[10][18]~q\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux45~2_combout\);

-- Location: LCCOMB_X62_Y34_N6
\uut|register_file|Mux45~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux45~3_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|Mux45~2_combout\ & (\uut|register_file|reg_out[11][18]~q\)) # (!\uut|register_file|Mux45~2_combout\ & ((\uut|register_file|reg_out[9][18]~q\))))) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|Mux45~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[11][18]~q\,
	datab => \uut|instr_decode|rs2[0]~17_combout\,
	datac => \uut|register_file|reg_out[9][18]~q\,
	datad => \uut|register_file|Mux45~2_combout\,
	combout => \uut|register_file|Mux45~3_combout\);

-- Location: LCCOMB_X62_Y34_N24
\uut|register_file|Mux45~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux45~4_combout\ = (\uut|instr_decode|rs2[3]~15_combout\ & ((\uut|instr_decode|rs2[2]~18_combout\ & (\uut|register_file|Mux45~1_combout\)) # (!\uut|instr_decode|rs2[2]~18_combout\ & ((\uut|register_file|Mux45~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[3]~15_combout\,
	datab => \uut|instr_decode|rs2[2]~18_combout\,
	datac => \uut|register_file|Mux45~1_combout\,
	datad => \uut|register_file|Mux45~3_combout\,
	combout => \uut|register_file|Mux45~4_combout\);

-- Location: LCCOMB_X62_Y34_N10
\uut|register_file|Mux45~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux45~9_combout\ = (\uut|register_file|Mux45~4_combout\) # ((!\uut|instr_decode|rs2[3]~15_combout\ & \uut|register_file|Mux45~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|instr_decode|rs2[3]~15_combout\,
	datac => \uut|register_file|Mux45~8_combout\,
	datad => \uut|register_file|Mux45~4_combout\,
	combout => \uut|register_file|Mux45~9_combout\);

-- Location: LCCOMB_X58_Y30_N20
\bus1|c1_wdatabus[18]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_wdatabus[18]~19_combout\ = (\my_dma|data_reg\(18) & ((\bus1|c1_wdatabus[31]~0_combout\) # ((\uut|register_file|Mux45~9_combout\ & \uut|instr_decode|Equal15~1_combout\)))) # (!\my_dma|data_reg\(18) & (\uut|register_file|Mux45~9_combout\ & 
-- ((\uut|instr_decode|Equal15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|data_reg\(18),
	datab => \uut|register_file|Mux45~9_combout\,
	datac => \bus1|c1_wdatabus[31]~0_combout\,
	datad => \uut|instr_decode|Equal15~1_combout\,
	combout => \bus1|c1_wdatabus[18]~19_combout\);

-- Location: LCCOMB_X61_Y22_N0
\bus2|S1_WDATABUS[18]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S1_WDATABUS[18]~19_combout\ = (\bus1|c1_wdatabus[18]~19_combout\ & \bus2|S1_WDATABUS[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_wdatabus[18]~19_combout\,
	datad => \bus2|S1_WDATABUS[0]~0_combout\,
	combout => \bus2|S1_WDATABUS[18]~19_combout\);

-- Location: FF_X60_Y24_N5
\my_counter|count[2][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[2][18]~322_combout\,
	asdata => \bus2|S1_WDATABUS[18]~19_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[2]~3_combout\,
	ena => \my_counter|count[2][25]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[2][18]~q\);

-- Location: LCCOMB_X60_Y24_N6
\my_counter|count[2][19]~328\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[2][19]~328_combout\ = (\my_counter|count[2][19]~q\ & ((\my_counter|cstate[2].count_up~q\ & (!\my_counter|count[2][18]~323\)) # (!\my_counter|cstate[2].count_up~q\ & (\my_counter|count[2][18]~323\ & VCC)))) # (!\my_counter|count[2][19]~q\ 
-- & ((\my_counter|cstate[2].count_up~q\ & ((\my_counter|count[2][18]~323\) # (GND))) # (!\my_counter|cstate[2].count_up~q\ & (!\my_counter|count[2][18]~323\))))
-- \my_counter|count[2][19]~329\ = CARRY((\my_counter|count[2][19]~q\ & (\my_counter|cstate[2].count_up~q\ & !\my_counter|count[2][18]~323\)) # (!\my_counter|count[2][19]~q\ & ((\my_counter|cstate[2].count_up~q\) # (!\my_counter|count[2][18]~323\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[2][19]~q\,
	datab => \my_counter|cstate[2].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[2][18]~323\,
	combout => \my_counter|count[2][19]~328_combout\,
	cout => \my_counter|count[2][19]~329\);

-- Location: FF_X60_Y24_N7
\my_counter|count[2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[2][19]~328_combout\,
	asdata => \bus2|S1_WDATABUS[19]~20_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[2]~3_combout\,
	ena => \my_counter|count[2][25]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[2][19]~q\);

-- Location: LCCOMB_X60_Y24_N8
\my_counter|count[2][20]~338\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[2][20]~338_combout\ = ((\my_counter|cstate[2].count_up~q\ $ (\my_counter|count[2][20]~q\ $ (\my_counter|count[2][19]~329\)))) # (GND)
-- \my_counter|count[2][20]~339\ = CARRY((\my_counter|cstate[2].count_up~q\ & (\my_counter|count[2][20]~q\ & !\my_counter|count[2][19]~329\)) # (!\my_counter|cstate[2].count_up~q\ & ((\my_counter|count[2][20]~q\) # (!\my_counter|count[2][19]~329\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[2].count_up~q\,
	datab => \my_counter|count[2][20]~q\,
	datad => VCC,
	cin => \my_counter|count[2][19]~329\,
	combout => \my_counter|count[2][20]~338_combout\,
	cout => \my_counter|count[2][20]~339\);

-- Location: FF_X60_Y24_N9
\my_counter|count[2][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[2][20]~338_combout\,
	asdata => \bus2|S1_WDATABUS[20]~21_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[2]~3_combout\,
	ena => \my_counter|count[2][25]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[2][20]~q\);

-- Location: LCCOMB_X60_Y24_N10
\my_counter|count[2][21]~344\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[2][21]~344_combout\ = (\my_counter|cstate[2].count_up~q\ & ((\my_counter|count[2][21]~q\ & (!\my_counter|count[2][20]~339\)) # (!\my_counter|count[2][21]~q\ & ((\my_counter|count[2][20]~339\) # (GND))))) # 
-- (!\my_counter|cstate[2].count_up~q\ & ((\my_counter|count[2][21]~q\ & (\my_counter|count[2][20]~339\ & VCC)) # (!\my_counter|count[2][21]~q\ & (!\my_counter|count[2][20]~339\))))
-- \my_counter|count[2][21]~345\ = CARRY((\my_counter|cstate[2].count_up~q\ & ((!\my_counter|count[2][20]~339\) # (!\my_counter|count[2][21]~q\))) # (!\my_counter|cstate[2].count_up~q\ & (!\my_counter|count[2][21]~q\ & !\my_counter|count[2][20]~339\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[2].count_up~q\,
	datab => \my_counter|count[2][21]~q\,
	datad => VCC,
	cin => \my_counter|count[2][20]~339\,
	combout => \my_counter|count[2][21]~344_combout\,
	cout => \my_counter|count[2][21]~345\);

-- Location: FF_X60_Y24_N11
\my_counter|count[2][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[2][21]~344_combout\,
	asdata => \bus2|S1_WDATABUS[21]~22_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[2]~3_combout\,
	ena => \my_counter|count[2][25]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[2][21]~q\);

-- Location: LCCOMB_X60_Y24_N12
\my_counter|count[2][22]~354\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[2][22]~354_combout\ = ((\my_counter|cstate[2].count_up~q\ $ (\my_counter|count[2][22]~q\ $ (\my_counter|count[2][21]~345\)))) # (GND)
-- \my_counter|count[2][22]~355\ = CARRY((\my_counter|cstate[2].count_up~q\ & (\my_counter|count[2][22]~q\ & !\my_counter|count[2][21]~345\)) # (!\my_counter|cstate[2].count_up~q\ & ((\my_counter|count[2][22]~q\) # (!\my_counter|count[2][21]~345\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[2].count_up~q\,
	datab => \my_counter|count[2][22]~q\,
	datad => VCC,
	cin => \my_counter|count[2][21]~345\,
	combout => \my_counter|count[2][22]~354_combout\,
	cout => \my_counter|count[2][22]~355\);

-- Location: FF_X60_Y24_N13
\my_counter|count[2][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[2][22]~354_combout\,
	asdata => \bus2|S1_WDATABUS[22]~23_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[2]~3_combout\,
	ena => \my_counter|count[2][25]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[2][22]~q\);

-- Location: LCCOMB_X60_Y24_N14
\my_counter|count[2][23]~360\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[2][23]~360_combout\ = (\my_counter|count[2][23]~q\ & ((\my_counter|cstate[2].count_up~q\ & (!\my_counter|count[2][22]~355\)) # (!\my_counter|cstate[2].count_up~q\ & (\my_counter|count[2][22]~355\ & VCC)))) # (!\my_counter|count[2][23]~q\ 
-- & ((\my_counter|cstate[2].count_up~q\ & ((\my_counter|count[2][22]~355\) # (GND))) # (!\my_counter|cstate[2].count_up~q\ & (!\my_counter|count[2][22]~355\))))
-- \my_counter|count[2][23]~361\ = CARRY((\my_counter|count[2][23]~q\ & (\my_counter|cstate[2].count_up~q\ & !\my_counter|count[2][22]~355\)) # (!\my_counter|count[2][23]~q\ & ((\my_counter|cstate[2].count_up~q\) # (!\my_counter|count[2][22]~355\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[2][23]~q\,
	datab => \my_counter|cstate[2].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[2][22]~355\,
	combout => \my_counter|count[2][23]~360_combout\,
	cout => \my_counter|count[2][23]~361\);

-- Location: FF_X60_Y24_N15
\my_counter|count[2][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[2][23]~360_combout\,
	asdata => \bus2|S1_WDATABUS[23]~24_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[2]~3_combout\,
	ena => \my_counter|count[2][25]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[2][23]~q\);

-- Location: LCCOMB_X60_Y24_N16
\my_counter|count[2][24]~370\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[2][24]~370_combout\ = ((\my_counter|cstate[2].count_up~q\ $ (\my_counter|count[2][24]~q\ $ (\my_counter|count[2][23]~361\)))) # (GND)
-- \my_counter|count[2][24]~371\ = CARRY((\my_counter|cstate[2].count_up~q\ & (\my_counter|count[2][24]~q\ & !\my_counter|count[2][23]~361\)) # (!\my_counter|cstate[2].count_up~q\ & ((\my_counter|count[2][24]~q\) # (!\my_counter|count[2][23]~361\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[2].count_up~q\,
	datab => \my_counter|count[2][24]~q\,
	datad => VCC,
	cin => \my_counter|count[2][23]~361\,
	combout => \my_counter|count[2][24]~370_combout\,
	cout => \my_counter|count[2][24]~371\);

-- Location: FF_X60_Y24_N17
\my_counter|count[2][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[2][24]~370_combout\,
	asdata => \bus2|S1_WDATABUS[24]~25_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[2]~3_combout\,
	ena => \my_counter|count[2][25]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[2][24]~q\);

-- Location: LCCOMB_X60_Y24_N18
\my_counter|count[2][25]~376\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[2][25]~376_combout\ = (\my_counter|count[2][25]~q\ & ((\my_counter|cstate[2].count_up~q\ & (!\my_counter|count[2][24]~371\)) # (!\my_counter|cstate[2].count_up~q\ & (\my_counter|count[2][24]~371\ & VCC)))) # (!\my_counter|count[2][25]~q\ 
-- & ((\my_counter|cstate[2].count_up~q\ & ((\my_counter|count[2][24]~371\) # (GND))) # (!\my_counter|cstate[2].count_up~q\ & (!\my_counter|count[2][24]~371\))))
-- \my_counter|count[2][25]~377\ = CARRY((\my_counter|count[2][25]~q\ & (\my_counter|cstate[2].count_up~q\ & !\my_counter|count[2][24]~371\)) # (!\my_counter|count[2][25]~q\ & ((\my_counter|cstate[2].count_up~q\) # (!\my_counter|count[2][24]~371\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[2][25]~q\,
	datab => \my_counter|cstate[2].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[2][24]~371\,
	combout => \my_counter|count[2][25]~376_combout\,
	cout => \my_counter|count[2][25]~377\);

-- Location: FF_X60_Y24_N19
\my_counter|count[2][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[2][25]~376_combout\,
	asdata => \bus2|S1_WDATABUS[25]~26_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[2]~3_combout\,
	ena => \my_counter|count[2][25]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[2][25]~q\);

-- Location: LCCOMB_X60_Y24_N20
\my_counter|count[2][26]~386\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[2][26]~386_combout\ = ((\my_counter|count[2][26]~q\ $ (\my_counter|cstate[2].count_up~q\ $ (\my_counter|count[2][25]~377\)))) # (GND)
-- \my_counter|count[2][26]~387\ = CARRY((\my_counter|count[2][26]~q\ & ((!\my_counter|count[2][25]~377\) # (!\my_counter|cstate[2].count_up~q\))) # (!\my_counter|count[2][26]~q\ & (!\my_counter|cstate[2].count_up~q\ & !\my_counter|count[2][25]~377\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[2][26]~q\,
	datab => \my_counter|cstate[2].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[2][25]~377\,
	combout => \my_counter|count[2][26]~386_combout\,
	cout => \my_counter|count[2][26]~387\);

-- Location: FF_X60_Y24_N21
\my_counter|count[2][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[2][26]~386_combout\,
	asdata => \bus2|S1_WDATABUS[26]~27_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[2]~3_combout\,
	ena => \my_counter|count[2][25]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[2][26]~q\);

-- Location: LCCOMB_X60_Y24_N22
\my_counter|count[2][27]~392\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[2][27]~392_combout\ = (\my_counter|count[2][27]~q\ & ((\my_counter|cstate[2].count_up~q\ & (!\my_counter|count[2][26]~387\)) # (!\my_counter|cstate[2].count_up~q\ & (\my_counter|count[2][26]~387\ & VCC)))) # (!\my_counter|count[2][27]~q\ 
-- & ((\my_counter|cstate[2].count_up~q\ & ((\my_counter|count[2][26]~387\) # (GND))) # (!\my_counter|cstate[2].count_up~q\ & (!\my_counter|count[2][26]~387\))))
-- \my_counter|count[2][27]~393\ = CARRY((\my_counter|count[2][27]~q\ & (\my_counter|cstate[2].count_up~q\ & !\my_counter|count[2][26]~387\)) # (!\my_counter|count[2][27]~q\ & ((\my_counter|cstate[2].count_up~q\) # (!\my_counter|count[2][26]~387\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[2][27]~q\,
	datab => \my_counter|cstate[2].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[2][26]~387\,
	combout => \my_counter|count[2][27]~392_combout\,
	cout => \my_counter|count[2][27]~393\);

-- Location: FF_X60_Y24_N23
\my_counter|count[2][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[2][27]~392_combout\,
	asdata => \bus2|S1_WDATABUS[27]~28_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[2]~3_combout\,
	ena => \my_counter|count[2][25]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[2][27]~q\);

-- Location: LCCOMB_X60_Y24_N24
\my_counter|count[2][28]~402\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[2][28]~402_combout\ = ((\my_counter|count[2][28]~q\ $ (\my_counter|cstate[2].count_up~q\ $ (\my_counter|count[2][27]~393\)))) # (GND)
-- \my_counter|count[2][28]~403\ = CARRY((\my_counter|count[2][28]~q\ & ((!\my_counter|count[2][27]~393\) # (!\my_counter|cstate[2].count_up~q\))) # (!\my_counter|count[2][28]~q\ & (!\my_counter|cstate[2].count_up~q\ & !\my_counter|count[2][27]~393\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[2][28]~q\,
	datab => \my_counter|cstate[2].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[2][27]~393\,
	combout => \my_counter|count[2][28]~402_combout\,
	cout => \my_counter|count[2][28]~403\);

-- Location: FF_X60_Y24_N25
\my_counter|count[2][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[2][28]~402_combout\,
	asdata => \bus2|S1_WDATABUS[28]~29_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[2]~3_combout\,
	ena => \my_counter|count[2][25]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[2][28]~q\);

-- Location: LCCOMB_X60_Y24_N26
\my_counter|count[2][29]~408\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[2][29]~408_combout\ = (\my_counter|count[2][29]~q\ & ((\my_counter|cstate[2].count_up~q\ & (!\my_counter|count[2][28]~403\)) # (!\my_counter|cstate[2].count_up~q\ & (\my_counter|count[2][28]~403\ & VCC)))) # (!\my_counter|count[2][29]~q\ 
-- & ((\my_counter|cstate[2].count_up~q\ & ((\my_counter|count[2][28]~403\) # (GND))) # (!\my_counter|cstate[2].count_up~q\ & (!\my_counter|count[2][28]~403\))))
-- \my_counter|count[2][29]~409\ = CARRY((\my_counter|count[2][29]~q\ & (\my_counter|cstate[2].count_up~q\ & !\my_counter|count[2][28]~403\)) # (!\my_counter|count[2][29]~q\ & ((\my_counter|cstate[2].count_up~q\) # (!\my_counter|count[2][28]~403\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[2][29]~q\,
	datab => \my_counter|cstate[2].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[2][28]~403\,
	combout => \my_counter|count[2][29]~408_combout\,
	cout => \my_counter|count[2][29]~409\);

-- Location: FF_X60_Y24_N27
\my_counter|count[2][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[2][29]~408_combout\,
	asdata => \bus2|S1_WDATABUS[29]~30_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[2]~3_combout\,
	ena => \my_counter|count[2][25]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[2][29]~q\);

-- Location: LCCOMB_X60_Y24_N28
\my_counter|count[2][30]~418\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[2][30]~418_combout\ = ((\my_counter|cstate[2].count_up~q\ $ (\my_counter|count[2][30]~q\ $ (\my_counter|count[2][29]~409\)))) # (GND)
-- \my_counter|count[2][30]~419\ = CARRY((\my_counter|cstate[2].count_up~q\ & (\my_counter|count[2][30]~q\ & !\my_counter|count[2][29]~409\)) # (!\my_counter|cstate[2].count_up~q\ & ((\my_counter|count[2][30]~q\) # (!\my_counter|count[2][29]~409\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[2].count_up~q\,
	datab => \my_counter|count[2][30]~q\,
	datad => VCC,
	cin => \my_counter|count[2][29]~409\,
	combout => \my_counter|count[2][30]~418_combout\,
	cout => \my_counter|count[2][30]~419\);

-- Location: FF_X60_Y24_N29
\my_counter|count[2][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[2][30]~418_combout\,
	asdata => \bus2|S1_WDATABUS[30]~31_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[2]~3_combout\,
	ena => \my_counter|count[2][25]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[2][30]~q\);

-- Location: LCCOMB_X60_Y24_N30
\my_counter|count[2][31]~424\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[2][31]~424_combout\ = \my_counter|count[2][31]~q\ $ (\my_counter|count[2][30]~419\ $ (!\my_counter|cstate[2].count_up~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[2][31]~q\,
	datad => \my_counter|cstate[2].count_up~q\,
	cin => \my_counter|count[2][30]~419\,
	combout => \my_counter|count[2][31]~424_combout\);

-- Location: LCCOMB_X61_Y24_N14
\bus2|S1_WDATABUS[31]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S1_WDATABUS[31]~32_combout\ = (\bus1|c1_wdatabus[31]~32_combout\ & \bus2|S1_WDATABUS[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|c1_wdatabus[31]~32_combout\,
	datad => \bus2|S1_WDATABUS[0]~0_combout\,
	combout => \bus2|S1_WDATABUS[31]~32_combout\);

-- Location: FF_X60_Y24_N31
\my_counter|count[2][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[2][31]~424_combout\,
	asdata => \bus2|S1_WDATABUS[31]~32_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[2]~3_combout\,
	ena => \my_counter|count[2][25]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[2][31]~q\);

-- Location: LCCOMB_X60_Y22_N30
\my_counter|count[1][31]~426\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[1][31]~426_combout\ = \my_counter|count[1][31]~q\ $ (\my_counter|count[1][30]~417\ $ (!\my_counter|cstate[1].count_up~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[1][31]~q\,
	datad => \my_counter|cstate[1].count_up~q\,
	cin => \my_counter|count[1][30]~417\,
	combout => \my_counter|count[1][31]~426_combout\);

-- Location: FF_X60_Y22_N31
\my_counter|count[1][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[1][31]~426_combout\,
	asdata => \bus2|S1_WDATABUS[31]~32_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[1]~2_combout\,
	ena => \my_counter|count[1][4]~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[1][31]~q\);

-- Location: LCCOMB_X61_Y22_N24
\bus1|c2_rdatabus[31]~325\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[31]~325_combout\ = (\my_counter|read_addr\(0) & (((\my_counter|read_addr\(1)) # (\my_counter|count[1][31]~q\)))) # (!\my_counter|read_addr\(0) & (\my_counter|count[0][31]~q\ & (!\my_counter|read_addr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[0][31]~q\,
	datab => \my_counter|read_addr\(0),
	datac => \my_counter|read_addr\(1),
	datad => \my_counter|count[1][31]~q\,
	combout => \bus1|c2_rdatabus[31]~325_combout\);

-- Location: LCCOMB_X62_Y24_N30
\my_counter|count[3][31]~430\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[3][31]~430_combout\ = \my_counter|count[3][31]~q\ $ (\my_counter|count[3][30]~423\ $ (!\my_counter|cstate[3].count_up~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[3][31]~q\,
	datad => \my_counter|cstate[3].count_up~q\,
	cin => \my_counter|count[3][30]~423\,
	combout => \my_counter|count[3][31]~430_combout\);

-- Location: FF_X62_Y24_N31
\my_counter|count[3][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[3][31]~430_combout\,
	asdata => \bus2|S1_WDATABUS[31]~32_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[3]~5_combout\,
	ena => \my_counter|count[3][8]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[3][31]~q\);

-- Location: LCCOMB_X61_Y22_N22
\bus1|c2_rdatabus[31]~326\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[31]~326_combout\ = (\bus1|c2_rdatabus[31]~325_combout\ & (((\my_counter|count[3][31]~q\) # (!\my_counter|read_addr\(1))))) # (!\bus1|c2_rdatabus[31]~325_combout\ & (\my_counter|count[2][31]~q\ & (\my_counter|read_addr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[2][31]~q\,
	datab => \bus1|c2_rdatabus[31]~325_combout\,
	datac => \my_counter|read_addr\(1),
	datad => \my_counter|count[3][31]~q\,
	combout => \bus1|c2_rdatabus[31]~326_combout\);

-- Location: LCCOMB_X56_Y27_N10
\bus1|S4_WDATABUS[31]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S4_WDATABUS[31]~31_combout\ = (\bus1|c1_wdatabus[31]~32_combout\ & (\bus1|c1_op.master.default~0_combout\ & \bus1|c1_op~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_wdatabus[31]~32_combout\,
	datab => \bus1|c1_op.master.default~0_combout\,
	datad => \bus1|c1_op~9_combout\,
	combout => \bus1|S4_WDATABUS[31]~31_combout\);

-- Location: LCCOMB_X54_Y27_N4
\my_dma|rstep_reg[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|rstep_reg[31]~feeder_combout\ = \bus1|S4_WDATABUS[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|S4_WDATABUS[31]~31_combout\,
	combout => \my_dma|rstep_reg[31]~feeder_combout\);

-- Location: FF_X54_Y27_N5
\my_dma|rstep_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|rstep_reg[31]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|rstep_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstep_reg\(31));

-- Location: FF_X56_Y27_N3
\my_dma|wstep_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[31]~31_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|wstep_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstep_reg\(31));

-- Location: LCCOMB_X54_Y27_N26
\my_dma|rstart_reg[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|rstart_reg[31]~feeder_combout\ = \bus1|S4_WDATABUS[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|S4_WDATABUS[31]~31_combout\,
	combout => \my_dma|rstart_reg[31]~feeder_combout\);

-- Location: FF_X54_Y27_N27
\my_dma|rstart_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|rstart_reg[31]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|rstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstart_reg\(31));

-- Location: FF_X56_Y27_N29
\my_dma|wstart_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[31]~31_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|wstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstart_reg\(31));

-- Location: LCCOMB_X56_Y27_N28
\bus1|c2_rdatabus[31]~319\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[31]~319_combout\ = (\my_dma|ck_S4_ADDRBUS\(0) & ((\my_dma|ck_S4_ADDRBUS\(1) & (\my_dma|rstart_reg\(31))) # (!\my_dma|ck_S4_ADDRBUS\(1) & ((\my_dma|wstart_reg\(31)))))) # (!\my_dma|ck_S4_ADDRBUS\(0) & (((!\my_dma|ck_S4_ADDRBUS\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|rstart_reg\(31),
	datab => \my_dma|ck_S4_ADDRBUS\(0),
	datac => \my_dma|wstart_reg\(31),
	datad => \my_dma|ck_S4_ADDRBUS\(1),
	combout => \bus1|c2_rdatabus[31]~319_combout\);

-- Location: LCCOMB_X56_Y27_N2
\bus1|c2_rdatabus[31]~320\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[31]~320_combout\ = (\my_dma|ck_S4_ADDRBUS\(0) & (((\bus1|c2_rdatabus[31]~319_combout\)))) # (!\my_dma|ck_S4_ADDRBUS\(0) & ((\bus1|c2_rdatabus[31]~319_combout\ & ((\my_dma|wstep_reg\(31)))) # (!\bus1|c2_rdatabus[31]~319_combout\ & 
-- (\my_dma|rstep_reg\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|rstep_reg\(31),
	datab => \my_dma|ck_S4_ADDRBUS\(0),
	datac => \my_dma|wstep_reg\(31),
	datad => \bus1|c2_rdatabus[31]~319_combout\,
	combout => \bus1|c2_rdatabus[31]~320_combout\);

-- Location: LCCOMB_X54_Y31_N30
\my_dma|raddr_reg[31]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[31]~94_combout\ = \my_dma|rstep_reg\(31) $ (\my_dma|raddr_reg[30]~93\ $ (\my_dma|raddr_reg\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|rstep_reg\(31),
	datad => \my_dma|raddr_reg\(31),
	cin => \my_dma|raddr_reg[30]~93\,
	combout => \my_dma|raddr_reg[31]~94_combout\);

-- Location: LCCOMB_X55_Y29_N0
\my_dma|raddr_reg[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[31]~feeder_combout\ = \my_dma|raddr_reg[31]~94_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_dma|raddr_reg[31]~94_combout\,
	combout => \my_dma|raddr_reg[31]~feeder_combout\);

-- Location: FF_X55_Y29_N1
\my_dma|raddr_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|raddr_reg[31]~feeder_combout\,
	asdata => \my_dma|rstart_reg\(31),
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|raddr_reg\(31));

-- Location: LCCOMB_X57_Y31_N6
\bus1|c2_rdatabus[31]~321\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[31]~321_combout\ = (\my_dma|ck_S4_ADDRBUS\(0) & (\my_dma|raddr_reg\(31) & !\bus1|c2_rdatabus[21]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|ck_S4_ADDRBUS\(0),
	datab => \my_dma|raddr_reg\(31),
	datac => \bus1|c2_rdatabus[21]~8_combout\,
	combout => \bus1|c2_rdatabus[31]~321_combout\);

-- Location: LCCOMB_X68_Y31_N10
\bus1|c2_rdatabus[31]~322\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[31]~322_combout\ = (\bus1|c2_rdatabus[0]~10_combout\ & (\bus1|c1_wdatabus[31]~32_combout\ & \bus2|S2_WDATABUS[3]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c2_rdatabus[0]~10_combout\,
	datac => \bus1|c1_wdatabus[31]~32_combout\,
	datad => \bus2|S2_WDATABUS[3]~1_combout\,
	combout => \bus1|c2_rdatabus[31]~322_combout\);

-- Location: LCCOMB_X68_Y31_N20
\bus1|c2_rdatabus[31]~323\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[31]~323_combout\ = (\bus1|c2_rdatabus[21]~5_combout\ & ((\bus1|c2_rdatabus[21]~6_combout\ & ((\bus1|c2_rdatabus[31]~322_combout\))) # (!\bus1|c2_rdatabus[21]~6_combout\ & (\bus1|c2_rdatabus[31]~321_combout\)))) # 
-- (!\bus1|c2_rdatabus[21]~5_combout\ & (\bus1|c2_rdatabus[21]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~5_combout\,
	datab => \bus1|c2_rdatabus[21]~6_combout\,
	datac => \bus1|c2_rdatabus[31]~321_combout\,
	datad => \bus1|c2_rdatabus[31]~322_combout\,
	combout => \bus1|c2_rdatabus[31]~323_combout\);

-- Location: LCCOMB_X68_Y31_N2
\bus1|c2_rdatabus[31]~324\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[31]~324_combout\ = (\bus1|c2_rdatabus[21]~7_combout\ & ((\bus1|c2_rdatabus[31]~323_combout\ & (\bus1|c2_rdatabus[31]~320_combout\)) # (!\bus1|c2_rdatabus[31]~323_combout\ & ((\my_dma|count_reg\(31)))))) # 
-- (!\bus1|c2_rdatabus[21]~7_combout\ & (((\bus1|c2_rdatabus[31]~323_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~7_combout\,
	datab => \bus1|c2_rdatabus[31]~320_combout\,
	datac => \my_dma|count_reg\(31),
	datad => \bus1|c2_rdatabus[31]~323_combout\,
	combout => \bus1|c2_rdatabus[31]~324_combout\);

-- Location: LCCOMB_X68_Y31_N24
\bus1|c2_rdatabus[31]~327\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[31]~327_combout\ = (\bus1|c2_rdatabus[21]~1_combout\ & ((\bus1|c2_rdatabus[31]~326_combout\) # ((\bus1|c2_rdatabus[0]~14_combout\ & \bus1|c2_rdatabus[31]~324_combout\)))) # (!\bus1|c2_rdatabus[21]~1_combout\ & 
-- (\bus1|c2_rdatabus[0]~14_combout\ & ((\bus1|c2_rdatabus[31]~324_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~1_combout\,
	datab => \bus1|c2_rdatabus[0]~14_combout\,
	datac => \bus1|c2_rdatabus[31]~326_combout\,
	datad => \bus1|c2_rdatabus[31]~324_combout\,
	combout => \bus1|c2_rdatabus[31]~327_combout\);

-- Location: LCCOMB_X68_Y31_N22
\bus1|M2_RDATABUS[31]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|M2_RDATABUS[31]~32_combout\ = (\bus1|M2_RDATABUS[3]~0_combout\ & ((\bus1|c2_rdatabus[31]~318_combout\) # (\bus1|c2_rdatabus[31]~327_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|M2_RDATABUS[3]~0_combout\,
	datac => \bus1|c2_rdatabus[31]~318_combout\,
	datad => \bus1|c2_rdatabus[31]~327_combout\,
	combout => \bus1|M2_RDATABUS[31]~32_combout\);

-- Location: FF_X68_Y31_N23
\my_dma|data_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus1|M2_RDATABUS[31]~32_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|DMA_RFile~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|data_reg\(31));

-- Location: LCCOMB_X68_Y31_N30
\bus1|c1_wdatabus[31]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_wdatabus[31]~32_combout\ = (\uut|instr_decode|Equal15~1_combout\ & ((\uut|register_file|Mux32~9_combout\) # ((\bus1|c1_wdatabus[31]~0_combout\ & \my_dma|data_reg\(31))))) # (!\uut|instr_decode|Equal15~1_combout\ & 
-- (\bus1|c1_wdatabus[31]~0_combout\ & (\my_dma|data_reg\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|Equal15~1_combout\,
	datab => \bus1|c1_wdatabus[31]~0_combout\,
	datac => \my_dma|data_reg\(31),
	datad => \uut|register_file|Mux32~9_combout\,
	combout => \bus1|c1_wdatabus[31]~32_combout\);

-- Location: LCCOMB_X59_Y20_N26
\bus1|S1_WDATABUS[31]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S1_WDATABUS[31]~31_combout\ = (\bus1|process_1~3_combout\ & (\bus1|c1_op.master.default~0_combout\ & (\bus1|c1_wdatabus[31]~32_combout\ & !\bus1|c1_addrbus[13]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|process_1~3_combout\,
	datab => \bus1|c1_op.master.default~0_combout\,
	datac => \bus1|c1_wdatabus[31]~32_combout\,
	datad => \bus1|c1_addrbus[13]~6_combout\,
	combout => \bus1|S1_WDATABUS[31]~31_combout\);

-- Location: M9K_X64_Y18_N0
\DRAM|auto_generated|ram_block1a31\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/hgarg/Downloads/ass4_evgeny/dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "altsyncram:DRAM|altsyncram_2f04:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \bus1|S1_MW~combout\,
	portare => \bus1|S1_MR~combout\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \DRAM|auto_generated|_~0_combout\,
	portadatain => \DRAM|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \DRAM|auto_generated|ram_block1a31_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DRAM|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

-- Location: LCCOMB_X67_Y26_N6
\bus1|c2_rdatabus[31]~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[31]~318_combout\ = (!\bus1|c2_rdatabus[21]~1_combout\ & (\bus1|c2_op.slave.s1~q\ & (\DRAM|auto_generated|ram_block1a31~portadataout\ & \bus1|c2_op.op.read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~1_combout\,
	datab => \bus1|c2_op.slave.s1~q\,
	datac => \DRAM|auto_generated|ram_block1a31~portadataout\,
	datad => \bus1|c2_op.op.read~q\,
	combout => \bus1|c2_rdatabus[31]~318_combout\);

-- Location: LCCOMB_X72_Y31_N30
\uut|mult|Mult0|auto_generated|op_2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|mult|Mult0|auto_generated|op_2~26_combout\ = \uut|mult|Mult0|auto_generated|mac_out6~DATAOUT13\ $ (\uut|mult|Mult0|auto_generated|op_2~25\ $ (\uut|mult|Mult0|auto_generated|mac_out4~DATAOUT13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uut|mult|Mult0|auto_generated|mac_out6~DATAOUT13\,
	datad => \uut|mult|Mult0|auto_generated|mac_out4~DATAOUT13\,
	cin => \uut|mult|Mult0|auto_generated|op_2~25\,
	combout => \uut|mult|Mult0|auto_generated|op_2~26_combout\);

-- Location: LCCOMB_X73_Y31_N30
\uut|Pipe_mul_out[31]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|Pipe_mul_out[31]~40_combout\ = \uut|mult|Mult0|auto_generated|mac_out2~DATAOUT31\ $ (\uut|Pipe_mul_out[30]~39\ $ (\uut|mult|Mult0|auto_generated|op_2~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uut|mult|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datad => \uut|mult|Mult0|auto_generated|op_2~26_combout\,
	cin => \uut|Pipe_mul_out[30]~39\,
	combout => \uut|Pipe_mul_out[31]~40_combout\);

-- Location: FF_X73_Y31_N31
\uut|Pipe_mul_out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|Pipe_mul_out[31]~40_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_mul_out\(31));

-- Location: LCCOMB_X66_Y34_N18
\uut|alu_in2[31]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu_in2[31]~86_combout\ = (\uut|instr_decode|operand_sel~0_combout\ & (\uut|pc_calculation|Add0~52_combout\)) # (!\uut|instr_decode|operand_sel~0_combout\ & ((\uut|register_file|Mux32~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|pc_calculation|Add0~52_combout\,
	datac => \uut|instr_decode|operand_sel~0_combout\,
	datad => \uut|register_file|Mux32~9_combout\,
	combout => \uut|alu_in2[31]~86_combout\);

-- Location: LCCOMB_X63_Y37_N30
\uut|alu1|Add0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add0~62_combout\ = \uut|register_file|Mux0~9_combout\ $ (\uut|alu_in2[31]~86_combout\ $ (\uut|alu1|Add0~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux0~9_combout\,
	datab => \uut|alu_in2[31]~86_combout\,
	cin => \uut|alu1|Add0~61\,
	combout => \uut|alu1|Add0~62_combout\);

-- Location: LCCOMB_X70_Y34_N24
\uut|alu1|ShiftRight1~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~66_combout\ = (\uut|alu1|ShiftRight1~33_combout\ & (!\uut|alu_in2[1]~59_combout\ & (\uut|alu1|ShiftRight1~24_combout\ & \uut|alu1|ShiftRight0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftRight1~33_combout\,
	datab => \uut|alu_in2[1]~59_combout\,
	datac => \uut|alu1|ShiftRight1~24_combout\,
	datad => \uut|alu1|ShiftRight0~13_combout\,
	combout => \uut|alu1|ShiftRight1~66_combout\);

-- Location: LCCOMB_X70_Y34_N30
\uut|alu1|result[31]~324\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[31]~324_combout\ = (\IRAM|auto_generated|q_a\(24) & (\IRAM|auto_generated|q_a\(30))) # (!\IRAM|auto_generated|q_a\(24) & ((\IRAM|auto_generated|q_a\(30) & ((\uut|alu1|ShiftRight1~66_combout\))) # (!\IRAM|auto_generated|q_a\(30) & 
-- (\uut|alu_in2[15]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(24),
	datab => \IRAM|auto_generated|q_a\(30),
	datac => \uut|alu_in2[15]~48_combout\,
	datad => \uut|alu1|ShiftRight1~66_combout\,
	combout => \uut|alu1|result[31]~324_combout\);

-- Location: LCCOMB_X70_Y34_N12
\uut|alu1|result[31]~325\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[31]~325_combout\ = (\IRAM|auto_generated|q_a\(24) & ((\uut|alu1|result[31]~324_combout\ & (\uut|register_file|Mux0~9_combout\)) # (!\uut|alu1|result[31]~324_combout\ & ((\uut|alu1|Add0~62_combout\))))) # (!\IRAM|auto_generated|q_a\(24) & 
-- (((\uut|alu1|result[31]~324_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(24),
	datab => \uut|register_file|Mux0~9_combout\,
	datac => \uut|alu1|result[31]~324_combout\,
	datad => \uut|alu1|Add0~62_combout\,
	combout => \uut|alu1|result[31]~325_combout\);

-- Location: LCCOMB_X67_Y34_N30
\uut|alu1|result[31]~322\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[31]~322_combout\ = (!\IRAM|auto_generated|q_a\(30) & ((\uut|register_file|Mux0~9_combout\) # (\uut|alu_in2[31]~86_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(30),
	datab => \uut|register_file|Mux0~9_combout\,
	datad => \uut|alu_in2[31]~86_combout\,
	combout => \uut|alu1|result[31]~322_combout\);

-- Location: LCCOMB_X68_Y35_N0
\uut|alu1|ShiftLeft0~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~110_combout\ = (!\uut|alu_in2[1]~59_combout\ & ((\uut|alu_in2[0]~58_combout\ & (\uut|register_file|Mux1~9_combout\)) # (!\uut|alu_in2[0]~58_combout\ & ((\uut|register_file|Mux0~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[1]~59_combout\,
	datab => \uut|register_file|Mux1~9_combout\,
	datac => \uut|alu_in2[0]~58_combout\,
	datad => \uut|register_file|Mux0~9_combout\,
	combout => \uut|alu1|ShiftLeft0~110_combout\);

-- Location: LCCOMB_X68_Y35_N6
\uut|alu1|ShiftLeft0~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~111_combout\ = (!\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftLeft0~110_combout\) # ((\uut|alu_in2[1]~59_combout\ & \uut|alu1|ShiftLeft0~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[2]~60_combout\,
	datab => \uut|alu1|ShiftLeft0~110_combout\,
	datac => \uut|alu_in2[1]~59_combout\,
	datad => \uut|alu1|ShiftLeft0~104_combout\,
	combout => \uut|alu1|ShiftLeft0~111_combout\);

-- Location: LCCOMB_X68_Y35_N28
\uut|alu1|ShiftLeft0~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~112_combout\ = (!\uut|alu_in2[3]~61_combout\ & ((\uut|alu1|ShiftLeft0~111_combout\) # ((\uut|alu1|ShiftLeft0~102_combout\ & \uut|alu_in2[2]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftLeft0~111_combout\,
	datab => \uut|alu1|ShiftLeft0~102_combout\,
	datac => \uut|alu_in2[2]~60_combout\,
	datad => \uut|alu_in2[3]~61_combout\,
	combout => \uut|alu1|ShiftLeft0~112_combout\);

-- Location: LCCOMB_X68_Y35_N10
\uut|alu1|ShiftLeft0~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~113_combout\ = (!\uut|alu_in2[4]~62_combout\ & ((\uut|alu1|ShiftLeft0~112_combout\) # ((\uut|alu_in2[3]~61_combout\ & \uut|alu1|ShiftLeft0~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[3]~61_combout\,
	datab => \uut|alu1|ShiftLeft0~112_combout\,
	datac => \uut|alu_in2[4]~62_combout\,
	datad => \uut|alu1|ShiftLeft0~92_combout\,
	combout => \uut|alu1|ShiftLeft0~113_combout\);

-- Location: LCCOMB_X68_Y35_N26
\uut|alu1|ShiftLeft0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~19_combout\ = (\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftLeft0~15_combout\))) # (!\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftLeft0~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftLeft0~18_combout\,
	datac => \uut|alu_in2[2]~60_combout\,
	datad => \uut|alu1|ShiftLeft0~15_combout\,
	combout => \uut|alu1|ShiftLeft0~19_combout\);

-- Location: LCCOMB_X68_Y35_N8
\uut|alu1|ShiftLeft0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~27_combout\ = (\uut|alu_in2[3]~61_combout\ & (\uut|alu1|ShiftLeft0~19_combout\)) # (!\uut|alu_in2[3]~61_combout\ & ((\uut|alu1|ShiftLeft0~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[3]~61_combout\,
	datac => \uut|alu1|ShiftLeft0~19_combout\,
	datad => \uut|alu1|ShiftLeft0~26_combout\,
	combout => \uut|alu1|ShiftLeft0~27_combout\);

-- Location: LCCOMB_X68_Y35_N24
\uut|alu1|result[31]~321\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[31]~321_combout\ = (\uut|Pipe_alu_out[29]~11_combout\ & ((\uut|alu1|ShiftLeft0~113_combout\) # ((\uut|alu1|ShiftLeft0~27_combout\ & \uut|alu_in2[4]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftLeft0~113_combout\,
	datab => \uut|alu1|ShiftLeft0~27_combout\,
	datac => \uut|alu_in2[4]~62_combout\,
	datad => \uut|Pipe_alu_out[29]~11_combout\,
	combout => \uut|alu1|result[31]~321_combout\);

-- Location: LCCOMB_X68_Y35_N30
\uut|alu1|result[31]~352\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[31]~352_combout\ = (\uut|alu1|result[31]~322_combout\ & (\IRAM|auto_generated|q_a\(24) $ ((!\IRAM|auto_generated|q_a\(30))))) # (!\uut|alu1|result[31]~322_combout\ & (\uut|alu1|result[31]~321_combout\ & (\IRAM|auto_generated|q_a\(24) $ 
-- (!\IRAM|auto_generated|q_a\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[31]~322_combout\,
	datab => \IRAM|auto_generated|q_a\(24),
	datac => \IRAM|auto_generated|q_a\(30),
	datad => \uut|alu1|result[31]~321_combout\,
	combout => \uut|alu1|result[31]~352_combout\);

-- Location: LCCOMB_X66_Y37_N30
\uut|alu1|Add1~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add1~62_combout\ = \uut|alu_in2[31]~86_combout\ $ (\uut|alu1|Add1~61\ $ (!\uut|register_file|Mux0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu_in2[31]~86_combout\,
	datad => \uut|register_file|Mux0~9_combout\,
	cin => \uut|alu1|Add1~61\,
	combout => \uut|alu1|Add1~62_combout\);

-- Location: LCCOMB_X70_Y34_N2
\uut|alu1|result[31]~355\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[31]~355_combout\ = (\IRAM|auto_generated|q_a\(24) & ((\IRAM|auto_generated|q_a\(30) & ((\uut|alu1|Add1~62_combout\))) # (!\IRAM|auto_generated|q_a\(30) & (\uut|alu1|Add0~62_combout\)))) # (!\IRAM|auto_generated|q_a\(24) & 
-- (((\uut|alu1|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(24),
	datab => \IRAM|auto_generated|q_a\(30),
	datac => \uut|alu1|Add0~62_combout\,
	datad => \uut|alu1|Add1~62_combout\,
	combout => \uut|alu1|result[31]~355_combout\);

-- Location: LCCOMB_X70_Y34_N14
\uut|alu1|result[31]~353\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[31]~353_combout\ = (\uut|alu_in2[31]~86_combout\ & ((\IRAM|auto_generated|q_a\(30) & ((\uut|register_file|Mux0~9_combout\) # (\IRAM|auto_generated|q_a\(24)))) # (!\IRAM|auto_generated|q_a\(30) & (\uut|register_file|Mux0~9_combout\ & 
-- \IRAM|auto_generated|q_a\(24))))) # (!\uut|alu_in2[31]~86_combout\ & (\IRAM|auto_generated|q_a\(30) & (\uut|register_file|Mux0~9_combout\ & \IRAM|auto_generated|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[31]~86_combout\,
	datab => \IRAM|auto_generated|q_a\(30),
	datac => \uut|register_file|Mux0~9_combout\,
	datad => \IRAM|auto_generated|q_a\(24),
	combout => \uut|alu1|result[31]~353_combout\);

-- Location: LCCOMB_X70_Y34_N20
\uut|alu1|result[31]~354\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[31]~354_combout\ = (\uut|alu1|result[31]~353_combout\) # ((!\IRAM|auto_generated|q_a\(24) & (!\IRAM|auto_generated|q_a\(30) & \uut|alu1|Add0~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(24),
	datab => \IRAM|auto_generated|q_a\(30),
	datac => \uut|alu1|result[31]~353_combout\,
	datad => \uut|alu1|Add0~62_combout\,
	combout => \uut|alu1|result[31]~354_combout\);

-- Location: LCCOMB_X70_Y34_N18
\uut|alu1|result[31]~323\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[31]~323_combout\ = (\IRAM|auto_generated|q_a\(26) & (((\IRAM|auto_generated|q_a\(25))))) # (!\IRAM|auto_generated|q_a\(26) & ((\IRAM|auto_generated|q_a\(25) & ((\uut|alu1|result[31]~354_combout\))) # (!\IRAM|auto_generated|q_a\(25) & 
-- (\uut|alu1|result[31]~355_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(26),
	datab => \uut|alu1|result[31]~355_combout\,
	datac => \IRAM|auto_generated|q_a\(25),
	datad => \uut|alu1|result[31]~354_combout\,
	combout => \uut|alu1|result[31]~323_combout\);

-- Location: LCCOMB_X70_Y34_N10
\uut|alu1|result[31]~326\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[31]~326_combout\ = (\IRAM|auto_generated|q_a\(26) & ((\uut|alu1|result[31]~323_combout\ & (\uut|alu1|result[31]~325_combout\)) # (!\uut|alu1|result[31]~323_combout\ & ((\uut|alu1|result[31]~352_combout\))))) # 
-- (!\IRAM|auto_generated|q_a\(26) & (((\uut|alu1|result[31]~323_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[31]~325_combout\,
	datab => \IRAM|auto_generated|q_a\(26),
	datac => \uut|alu1|result[31]~352_combout\,
	datad => \uut|alu1|result[31]~323_combout\,
	combout => \uut|alu1|result[31]~326_combout\);

-- Location: LCCOMB_X70_Y34_N8
\uut|alu1|result[31]~327\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[31]~327_combout\ = (\uut|alu1|result[16]~209_combout\ & ((\uut|alu1|result[31]~326_combout\))) # (!\uut|alu1|result[16]~209_combout\ & (\uut|alu1|Add0~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu1|result[16]~209_combout\,
	datac => \uut|alu1|Add0~62_combout\,
	datad => \uut|alu1|result[31]~326_combout\,
	combout => \uut|alu1|result[31]~327_combout\);

-- Location: FF_X70_Y34_N9
\uut|Pipe_alu_out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|alu1|result[31]~327_combout\,
	asdata => \uut|alu1|Add0~62_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \IRAM|auto_generated|q_a\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_alu_out\(31));

-- Location: LCCOMB_X70_Y31_N10
\uut|rf_in1[31]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[31]~67_combout\ = (\uut|Pipe_mul_out\(31) & ((\uut|rf_in1[0]~2_combout\) # ((\uut|Pipe_alu_out\(31) & !\uut|Pipe_wb_sel.wb_alu~q\)))) # (!\uut|Pipe_mul_out\(31) & (\uut|Pipe_alu_out\(31) & ((!\uut|Pipe_wb_sel.wb_alu~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_mul_out\(31),
	datab => \uut|Pipe_alu_out\(31),
	datac => \uut|rf_in1[0]~2_combout\,
	datad => \uut|Pipe_wb_sel.wb_alu~q\,
	combout => \uut|rf_in1[31]~67_combout\);

-- Location: LCCOMB_X68_Y31_N18
\uut|rf_in1[31]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[31]~68_combout\ = (\uut|rf_in1[31]~67_combout\) # ((\uut|rf_in1[0]~5_combout\ & ((\bus1|c2_rdatabus[31]~318_combout\) # (\bus1|c2_rdatabus[31]~327_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|rf_in1[0]~5_combout\,
	datab => \bus1|c2_rdatabus[31]~318_combout\,
	datac => \uut|rf_in1[31]~67_combout\,
	datad => \bus1|c2_rdatabus[31]~327_combout\,
	combout => \uut|rf_in1[31]~68_combout\);

-- Location: LCCOMB_X68_Y27_N16
\uut|register_file|reg_out[5][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[5][31]~feeder_combout\ = \uut|rf_in1[31]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[31]~68_combout\,
	combout => \uut|register_file|reg_out[5][31]~feeder_combout\);

-- Location: FF_X68_Y27_N17
\uut|register_file|reg_out[5][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[5][31]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[5][31]~q\);

-- Location: LCCOMB_X69_Y27_N0
\uut|register_file|Mux0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux0~5_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|instr_decode|rs1[1]~2_combout\ & (\uut|register_file|reg_out[6][31]~q\)) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|reg_out[4][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[6][31]~q\,
	datab => \uut|instr_decode|rs1[0]~3_combout\,
	datac => \uut|register_file|reg_out[4][31]~q\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux0~5_combout\);

-- Location: LCCOMB_X69_Y28_N10
\uut|register_file|Mux0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux0~6_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|Mux0~5_combout\ & ((\uut|register_file|reg_out[7][31]~q\))) # (!\uut|register_file|Mux0~5_combout\ & (\uut|register_file|reg_out[5][31]~q\)))) # 
-- (!\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|register_file|Mux0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[5][31]~q\,
	datab => \uut|instr_decode|rs1[0]~3_combout\,
	datac => \uut|register_file|reg_out[7][31]~q\,
	datad => \uut|register_file|Mux0~5_combout\,
	combout => \uut|register_file|Mux0~6_combout\);

-- Location: LCCOMB_X69_Y28_N28
\uut|register_file|Mux0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux0~7_combout\ = (\uut|register_file|Mux29~4_combout\ & ((\uut|register_file|Mux29~5_combout\ & (\uut|register_file|Mux0~6_combout\)) # (!\uut|register_file|Mux29~5_combout\ & ((\uut|register_file|reg_out[1][31]~q\))))) # 
-- (!\uut|register_file|Mux29~4_combout\ & (((\uut|register_file|Mux29~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux0~6_combout\,
	datab => \uut|register_file|Mux29~4_combout\,
	datac => \uut|register_file|reg_out[1][31]~q\,
	datad => \uut|register_file|Mux29~5_combout\,
	combout => \uut|register_file|Mux0~7_combout\);

-- Location: LCCOMB_X62_Y28_N4
\uut|register_file|Mux0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux0~8_combout\ = (\uut|register_file|Mux0~7_combout\ & ((\uut|register_file|reg_out[3][31]~q\) # ((!\uut|register_file|Mux29~16_combout\)))) # (!\uut|register_file|Mux0~7_combout\ & (((\uut|register_file|reg_out[2][31]~q\ & 
-- \uut|register_file|Mux29~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux0~7_combout\,
	datab => \uut|register_file|reg_out[3][31]~q\,
	datac => \uut|register_file|reg_out[2][31]~q\,
	datad => \uut|register_file|Mux29~16_combout\,
	combout => \uut|register_file|Mux0~8_combout\);

-- Location: LCCOMB_X69_Y28_N26
\uut|register_file|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux0~0_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|instr_decode|rs1[0]~3_combout\)))) # (!\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|instr_decode|rs1[0]~3_combout\ & (\uut|register_file|reg_out[13][31]~q\)) # 
-- (!\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|reg_out[12][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[13][31]~q\,
	datab => \uut|register_file|reg_out[12][31]~q\,
	datac => \uut|instr_decode|rs1[1]~2_combout\,
	datad => \uut|instr_decode|rs1[0]~3_combout\,
	combout => \uut|register_file|Mux0~0_combout\);

-- Location: LCCOMB_X70_Y28_N4
\uut|register_file|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux0~1_combout\ = (\uut|register_file|Mux0~0_combout\ & (((\uut|register_file|reg_out[15][31]~q\) # (!\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|register_file|Mux0~0_combout\ & (\uut|register_file|reg_out[14][31]~q\ & 
-- ((\uut|instr_decode|rs1[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[14][31]~q\,
	datab => \uut|register_file|reg_out[15][31]~q\,
	datac => \uut|register_file|Mux0~0_combout\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux0~1_combout\);

-- Location: LCCOMB_X66_Y32_N10
\uut|register_file|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux0~2_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|reg_out[10][31]~q\) # ((\uut|instr_decode|rs1[0]~3_combout\)))) # (!\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|register_file|reg_out[8][31]~q\ & 
-- !\uut|instr_decode|rs1[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[1]~2_combout\,
	datab => \uut|register_file|reg_out[10][31]~q\,
	datac => \uut|register_file|reg_out[8][31]~q\,
	datad => \uut|instr_decode|rs1[0]~3_combout\,
	combout => \uut|register_file|Mux0~2_combout\);

-- Location: LCCOMB_X69_Y28_N24
\uut|register_file|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux0~3_combout\ = (\uut|register_file|Mux0~2_combout\ & (((\uut|register_file|reg_out[11][31]~q\) # (!\uut|instr_decode|rs1[0]~3_combout\)))) # (!\uut|register_file|Mux0~2_combout\ & (\uut|register_file|reg_out[9][31]~q\ & 
-- ((\uut|instr_decode|rs1[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[9][31]~q\,
	datab => \uut|register_file|reg_out[11][31]~q\,
	datac => \uut|register_file|Mux0~2_combout\,
	datad => \uut|instr_decode|rs1[0]~3_combout\,
	combout => \uut|register_file|Mux0~3_combout\);

-- Location: LCCOMB_X62_Y28_N28
\uut|register_file|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux0~4_combout\ = (\uut|instr_decode|rs1[3]~1_combout\ & ((\uut|instr_decode|rs1[2]~4_combout\ & (\uut|register_file|Mux0~1_combout\)) # (!\uut|instr_decode|rs1[2]~4_combout\ & ((\uut|register_file|Mux0~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux0~1_combout\,
	datab => \uut|instr_decode|rs1[2]~4_combout\,
	datac => \uut|instr_decode|rs1[3]~1_combout\,
	datad => \uut|register_file|Mux0~3_combout\,
	combout => \uut|register_file|Mux0~4_combout\);

-- Location: LCCOMB_X62_Y28_N6
\uut|register_file|Mux0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux0~9_combout\ = (\uut|register_file|Mux0~4_combout\) # ((!\uut|instr_decode|rs1[3]~1_combout\ & \uut|register_file|Mux0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[3]~1_combout\,
	datac => \uut|register_file|Mux0~8_combout\,
	datad => \uut|register_file|Mux0~4_combout\,
	combout => \uut|register_file|Mux0~9_combout\);

-- Location: LCCOMB_X65_Y38_N0
\uut|alu1|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|LessThan1~1_cout\ = CARRY((!\uut|register_file|Mux31~9_combout\ & \uut|alu_in2[0]~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux31~9_combout\,
	datab => \uut|alu_in2[0]~58_combout\,
	datad => VCC,
	cout => \uut|alu1|LessThan1~1_cout\);

-- Location: LCCOMB_X65_Y38_N2
\uut|alu1|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|LessThan1~3_cout\ = CARRY((\uut|alu_in2[1]~59_combout\ & (\uut|register_file|Mux30~9_combout\ & !\uut|alu1|LessThan1~1_cout\)) # (!\uut|alu_in2[1]~59_combout\ & ((\uut|register_file|Mux30~9_combout\) # (!\uut|alu1|LessThan1~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[1]~59_combout\,
	datab => \uut|register_file|Mux30~9_combout\,
	datad => VCC,
	cin => \uut|alu1|LessThan1~1_cout\,
	cout => \uut|alu1|LessThan1~3_cout\);

-- Location: LCCOMB_X65_Y38_N4
\uut|alu1|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|LessThan1~5_cout\ = CARRY((\uut|alu_in2[2]~60_combout\ & ((!\uut|alu1|LessThan1~3_cout\) # (!\uut|register_file|Mux29~15_combout\))) # (!\uut|alu_in2[2]~60_combout\ & (!\uut|register_file|Mux29~15_combout\ & !\uut|alu1|LessThan1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[2]~60_combout\,
	datab => \uut|register_file|Mux29~15_combout\,
	datad => VCC,
	cin => \uut|alu1|LessThan1~3_cout\,
	cout => \uut|alu1|LessThan1~5_cout\);

-- Location: LCCOMB_X65_Y38_N6
\uut|alu1|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|LessThan1~7_cout\ = CARRY((\uut|alu_in2[3]~61_combout\ & (\uut|register_file|Mux28~9_combout\ & !\uut|alu1|LessThan1~5_cout\)) # (!\uut|alu_in2[3]~61_combout\ & ((\uut|register_file|Mux28~9_combout\) # (!\uut|alu1|LessThan1~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[3]~61_combout\,
	datab => \uut|register_file|Mux28~9_combout\,
	datad => VCC,
	cin => \uut|alu1|LessThan1~5_cout\,
	cout => \uut|alu1|LessThan1~7_cout\);

-- Location: LCCOMB_X65_Y38_N8
\uut|alu1|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|LessThan1~9_cout\ = CARRY((\uut|register_file|Mux27~9_combout\ & (\uut|alu_in2[4]~62_combout\ & !\uut|alu1|LessThan1~7_cout\)) # (!\uut|register_file|Mux27~9_combout\ & ((\uut|alu_in2[4]~62_combout\) # (!\uut|alu1|LessThan1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux27~9_combout\,
	datab => \uut|alu_in2[4]~62_combout\,
	datad => VCC,
	cin => \uut|alu1|LessThan1~7_cout\,
	cout => \uut|alu1|LessThan1~9_cout\);

-- Location: LCCOMB_X65_Y38_N10
\uut|alu1|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|LessThan1~11_cout\ = CARRY((\uut|alu_in2[5]~57_combout\ & (\uut|register_file|Mux26~9_combout\ & !\uut|alu1|LessThan1~9_cout\)) # (!\uut|alu_in2[5]~57_combout\ & ((\uut|register_file|Mux26~9_combout\) # (!\uut|alu1|LessThan1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[5]~57_combout\,
	datab => \uut|register_file|Mux26~9_combout\,
	datad => VCC,
	cin => \uut|alu1|LessThan1~9_cout\,
	cout => \uut|alu1|LessThan1~11_cout\);

-- Location: LCCOMB_X65_Y38_N12
\uut|alu1|LessThan1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|LessThan1~13_cout\ = CARRY((\uut|alu_in2[6]~56_combout\ & ((!\uut|alu1|LessThan1~11_cout\) # (!\uut|register_file|Mux25~9_combout\))) # (!\uut|alu_in2[6]~56_combout\ & (!\uut|register_file|Mux25~9_combout\ & !\uut|alu1|LessThan1~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[6]~56_combout\,
	datab => \uut|register_file|Mux25~9_combout\,
	datad => VCC,
	cin => \uut|alu1|LessThan1~11_cout\,
	cout => \uut|alu1|LessThan1~13_cout\);

-- Location: LCCOMB_X65_Y38_N14
\uut|alu1|LessThan1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|LessThan1~15_cout\ = CARRY((\uut|alu_in2[7]~78_combout\ & (\uut|register_file|Mux24~9_combout\ & !\uut|alu1|LessThan1~13_cout\)) # (!\uut|alu_in2[7]~78_combout\ & ((\uut|register_file|Mux24~9_combout\) # (!\uut|alu1|LessThan1~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[7]~78_combout\,
	datab => \uut|register_file|Mux24~9_combout\,
	datad => VCC,
	cin => \uut|alu1|LessThan1~13_cout\,
	cout => \uut|alu1|LessThan1~15_cout\);

-- Location: LCCOMB_X65_Y38_N16
\uut|alu1|LessThan1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|LessThan1~17_cout\ = CARRY((\uut|alu_in2[8]~55_combout\ & ((!\uut|alu1|LessThan1~15_cout\) # (!\uut|register_file|Mux23~9_combout\))) # (!\uut|alu_in2[8]~55_combout\ & (!\uut|register_file|Mux23~9_combout\ & !\uut|alu1|LessThan1~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[8]~55_combout\,
	datab => \uut|register_file|Mux23~9_combout\,
	datad => VCC,
	cin => \uut|alu1|LessThan1~15_cout\,
	cout => \uut|alu1|LessThan1~17_cout\);

-- Location: LCCOMB_X65_Y38_N18
\uut|alu1|LessThan1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|LessThan1~19_cout\ = CARRY((\uut|register_file|Mux22~9_combout\ & ((!\uut|alu1|LessThan1~17_cout\) # (!\uut|alu_in2[9]~54_combout\))) # (!\uut|register_file|Mux22~9_combout\ & (!\uut|alu_in2[9]~54_combout\ & !\uut|alu1|LessThan1~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux22~9_combout\,
	datab => \uut|alu_in2[9]~54_combout\,
	datad => VCC,
	cin => \uut|alu1|LessThan1~17_cout\,
	cout => \uut|alu1|LessThan1~19_cout\);

-- Location: LCCOMB_X65_Y38_N20
\uut|alu1|LessThan1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|LessThan1~21_cout\ = CARRY((\uut|register_file|Mux21~9_combout\ & (\uut|alu_in2[10]~53_combout\ & !\uut|alu1|LessThan1~19_cout\)) # (!\uut|register_file|Mux21~9_combout\ & ((\uut|alu_in2[10]~53_combout\) # (!\uut|alu1|LessThan1~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux21~9_combout\,
	datab => \uut|alu_in2[10]~53_combout\,
	datad => VCC,
	cin => \uut|alu1|LessThan1~19_cout\,
	cout => \uut|alu1|LessThan1~21_cout\);

-- Location: LCCOMB_X65_Y38_N22
\uut|alu1|LessThan1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|LessThan1~23_cout\ = CARRY((\uut|alu_in2[11]~52_combout\ & (\uut|register_file|Mux20~9_combout\ & !\uut|alu1|LessThan1~21_cout\)) # (!\uut|alu_in2[11]~52_combout\ & ((\uut|register_file|Mux20~9_combout\) # (!\uut|alu1|LessThan1~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[11]~52_combout\,
	datab => \uut|register_file|Mux20~9_combout\,
	datad => VCC,
	cin => \uut|alu1|LessThan1~21_cout\,
	cout => \uut|alu1|LessThan1~23_cout\);

-- Location: LCCOMB_X65_Y38_N24
\uut|alu1|LessThan1~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|LessThan1~25_cout\ = CARRY((\uut|register_file|Mux19~9_combout\ & (\uut|alu_in2[12]~51_combout\ & !\uut|alu1|LessThan1~23_cout\)) # (!\uut|register_file|Mux19~9_combout\ & ((\uut|alu_in2[12]~51_combout\) # (!\uut|alu1|LessThan1~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux19~9_combout\,
	datab => \uut|alu_in2[12]~51_combout\,
	datad => VCC,
	cin => \uut|alu1|LessThan1~23_cout\,
	cout => \uut|alu1|LessThan1~25_cout\);

-- Location: LCCOMB_X65_Y38_N26
\uut|alu1|LessThan1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|LessThan1~27_cout\ = CARRY((\uut|register_file|Mux18~9_combout\ & ((!\uut|alu1|LessThan1~25_cout\) # (!\uut|alu_in2[13]~50_combout\))) # (!\uut|register_file|Mux18~9_combout\ & (!\uut|alu_in2[13]~50_combout\ & !\uut|alu1|LessThan1~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux18~9_combout\,
	datab => \uut|alu_in2[13]~50_combout\,
	datad => VCC,
	cin => \uut|alu1|LessThan1~25_cout\,
	cout => \uut|alu1|LessThan1~27_cout\);

-- Location: LCCOMB_X65_Y38_N28
\uut|alu1|LessThan1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|LessThan1~29_cout\ = CARRY((\uut|register_file|Mux17~9_combout\ & (\uut|alu_in2[14]~49_combout\ & !\uut|alu1|LessThan1~27_cout\)) # (!\uut|register_file|Mux17~9_combout\ & ((\uut|alu_in2[14]~49_combout\) # (!\uut|alu1|LessThan1~27_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux17~9_combout\,
	datab => \uut|alu_in2[14]~49_combout\,
	datad => VCC,
	cin => \uut|alu1|LessThan1~27_cout\,
	cout => \uut|alu1|LessThan1~29_cout\);

-- Location: LCCOMB_X65_Y38_N30
\uut|alu1|LessThan1~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|LessThan1~31_cout\ = CARRY((\uut|alu_in2[15]~48_combout\ & (\uut|register_file|Mux16~9_combout\ & !\uut|alu1|LessThan1~29_cout\)) # (!\uut|alu_in2[15]~48_combout\ & ((\uut|register_file|Mux16~9_combout\) # (!\uut|alu1|LessThan1~29_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[15]~48_combout\,
	datab => \uut|register_file|Mux16~9_combout\,
	datad => VCC,
	cin => \uut|alu1|LessThan1~29_cout\,
	cout => \uut|alu1|LessThan1~31_cout\);

-- Location: LCCOMB_X65_Y37_N0
\uut|alu1|LessThan1~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|LessThan1~33_cout\ = CARRY((\uut|alu_in2[16]~77_combout\ & ((!\uut|alu1|LessThan1~31_cout\) # (!\uut|register_file|Mux15~9_combout\))) # (!\uut|alu_in2[16]~77_combout\ & (!\uut|register_file|Mux15~9_combout\ & !\uut|alu1|LessThan1~31_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[16]~77_combout\,
	datab => \uut|register_file|Mux15~9_combout\,
	datad => VCC,
	cin => \uut|alu1|LessThan1~31_cout\,
	cout => \uut|alu1|LessThan1~33_cout\);

-- Location: LCCOMB_X65_Y37_N2
\uut|alu1|LessThan1~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|LessThan1~35_cout\ = CARRY((\uut|register_file|Mux14~9_combout\ & ((!\uut|alu1|LessThan1~33_cout\) # (!\uut|alu_in2[17]~76_combout\))) # (!\uut|register_file|Mux14~9_combout\ & (!\uut|alu_in2[17]~76_combout\ & !\uut|alu1|LessThan1~33_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux14~9_combout\,
	datab => \uut|alu_in2[17]~76_combout\,
	datad => VCC,
	cin => \uut|alu1|LessThan1~33_cout\,
	cout => \uut|alu1|LessThan1~35_cout\);

-- Location: LCCOMB_X65_Y37_N4
\uut|alu1|LessThan1~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|LessThan1~37_cout\ = CARRY((\uut|register_file|Mux13~9_combout\ & (\uut|alu_in2[18]~75_combout\ & !\uut|alu1|LessThan1~35_cout\)) # (!\uut|register_file|Mux13~9_combout\ & ((\uut|alu_in2[18]~75_combout\) # (!\uut|alu1|LessThan1~35_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux13~9_combout\,
	datab => \uut|alu_in2[18]~75_combout\,
	datad => VCC,
	cin => \uut|alu1|LessThan1~35_cout\,
	cout => \uut|alu1|LessThan1~37_cout\);

-- Location: LCCOMB_X65_Y37_N6
\uut|alu1|LessThan1~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|LessThan1~39_cout\ = CARRY((\uut|alu_in2[19]~74_combout\ & (\uut|register_file|Mux12~9_combout\ & !\uut|alu1|LessThan1~37_cout\)) # (!\uut|alu_in2[19]~74_combout\ & ((\uut|register_file|Mux12~9_combout\) # (!\uut|alu1|LessThan1~37_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[19]~74_combout\,
	datab => \uut|register_file|Mux12~9_combout\,
	datad => VCC,
	cin => \uut|alu1|LessThan1~37_cout\,
	cout => \uut|alu1|LessThan1~39_cout\);

-- Location: LCCOMB_X65_Y37_N8
\uut|alu1|LessThan1~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|LessThan1~41_cout\ = CARRY((\uut|alu_in2[20]~73_combout\ & ((!\uut|alu1|LessThan1~39_cout\) # (!\uut|register_file|Mux11~9_combout\))) # (!\uut|alu_in2[20]~73_combout\ & (!\uut|register_file|Mux11~9_combout\ & !\uut|alu1|LessThan1~39_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[20]~73_combout\,
	datab => \uut|register_file|Mux11~9_combout\,
	datad => VCC,
	cin => \uut|alu1|LessThan1~39_cout\,
	cout => \uut|alu1|LessThan1~41_cout\);

-- Location: LCCOMB_X65_Y37_N10
\uut|alu1|LessThan1~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|LessThan1~43_cout\ = CARRY((\uut|register_file|Mux10~9_combout\ & ((!\uut|alu1|LessThan1~41_cout\) # (!\uut|alu_in2[21]~72_combout\))) # (!\uut|register_file|Mux10~9_combout\ & (!\uut|alu_in2[21]~72_combout\ & !\uut|alu1|LessThan1~41_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux10~9_combout\,
	datab => \uut|alu_in2[21]~72_combout\,
	datad => VCC,
	cin => \uut|alu1|LessThan1~41_cout\,
	cout => \uut|alu1|LessThan1~43_cout\);

-- Location: LCCOMB_X65_Y37_N12
\uut|alu1|LessThan1~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|LessThan1~45_cout\ = CARRY((\uut|register_file|Mux9~9_combout\ & (\uut|alu_in2[22]~71_combout\ & !\uut|alu1|LessThan1~43_cout\)) # (!\uut|register_file|Mux9~9_combout\ & ((\uut|alu_in2[22]~71_combout\) # (!\uut|alu1|LessThan1~43_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux9~9_combout\,
	datab => \uut|alu_in2[22]~71_combout\,
	datad => VCC,
	cin => \uut|alu1|LessThan1~43_cout\,
	cout => \uut|alu1|LessThan1~45_cout\);

-- Location: LCCOMB_X65_Y37_N14
\uut|alu1|LessThan1~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|LessThan1~47_cout\ = CARRY((\uut|alu_in2[23]~70_combout\ & (\uut|register_file|Mux8~9_combout\ & !\uut|alu1|LessThan1~45_cout\)) # (!\uut|alu_in2[23]~70_combout\ & ((\uut|register_file|Mux8~9_combout\) # (!\uut|alu1|LessThan1~45_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[23]~70_combout\,
	datab => \uut|register_file|Mux8~9_combout\,
	datad => VCC,
	cin => \uut|alu1|LessThan1~45_cout\,
	cout => \uut|alu1|LessThan1~47_cout\);

-- Location: LCCOMB_X65_Y37_N16
\uut|alu1|LessThan1~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|LessThan1~49_cout\ = CARRY((\uut|alu_in2[24]~69_combout\ & ((!\uut|alu1|LessThan1~47_cout\) # (!\uut|register_file|Mux7~9_combout\))) # (!\uut|alu_in2[24]~69_combout\ & (!\uut|register_file|Mux7~9_combout\ & !\uut|alu1|LessThan1~47_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[24]~69_combout\,
	datab => \uut|register_file|Mux7~9_combout\,
	datad => VCC,
	cin => \uut|alu1|LessThan1~47_cout\,
	cout => \uut|alu1|LessThan1~49_cout\);

-- Location: LCCOMB_X65_Y37_N18
\uut|alu1|LessThan1~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|LessThan1~51_cout\ = CARRY((\uut|alu_in2[25]~68_combout\ & (\uut|register_file|Mux6~9_combout\ & !\uut|alu1|LessThan1~49_cout\)) # (!\uut|alu_in2[25]~68_combout\ & ((\uut|register_file|Mux6~9_combout\) # (!\uut|alu1|LessThan1~49_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[25]~68_combout\,
	datab => \uut|register_file|Mux6~9_combout\,
	datad => VCC,
	cin => \uut|alu1|LessThan1~49_cout\,
	cout => \uut|alu1|LessThan1~51_cout\);

-- Location: LCCOMB_X65_Y37_N20
\uut|alu1|LessThan1~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|LessThan1~53_cout\ = CARRY((\uut|register_file|Mux5~9_combout\ & (\uut|alu_in2[26]~67_combout\ & !\uut|alu1|LessThan1~51_cout\)) # (!\uut|register_file|Mux5~9_combout\ & ((\uut|alu_in2[26]~67_combout\) # (!\uut|alu1|LessThan1~51_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux5~9_combout\,
	datab => \uut|alu_in2[26]~67_combout\,
	datad => VCC,
	cin => \uut|alu1|LessThan1~51_cout\,
	cout => \uut|alu1|LessThan1~53_cout\);

-- Location: LCCOMB_X65_Y37_N22
\uut|alu1|LessThan1~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|LessThan1~55_cout\ = CARRY((\uut|register_file|Mux4~9_combout\ & ((!\uut|alu1|LessThan1~53_cout\) # (!\uut|alu_in2[27]~66_combout\))) # (!\uut|register_file|Mux4~9_combout\ & (!\uut|alu_in2[27]~66_combout\ & !\uut|alu1|LessThan1~53_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux4~9_combout\,
	datab => \uut|alu_in2[27]~66_combout\,
	datad => VCC,
	cin => \uut|alu1|LessThan1~53_cout\,
	cout => \uut|alu1|LessThan1~55_cout\);

-- Location: LCCOMB_X65_Y37_N24
\uut|alu1|LessThan1~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|LessThan1~57_cout\ = CARRY((\uut|register_file|Mux3~9_combout\ & (\uut|alu_in2[28]~65_combout\ & !\uut|alu1|LessThan1~55_cout\)) # (!\uut|register_file|Mux3~9_combout\ & ((\uut|alu_in2[28]~65_combout\) # (!\uut|alu1|LessThan1~55_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux3~9_combout\,
	datab => \uut|alu_in2[28]~65_combout\,
	datad => VCC,
	cin => \uut|alu1|LessThan1~55_cout\,
	cout => \uut|alu1|LessThan1~57_cout\);

-- Location: LCCOMB_X65_Y37_N26
\uut|alu1|LessThan1~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|LessThan1~59_cout\ = CARRY((\uut|alu_in2[29]~64_combout\ & (\uut|register_file|Mux2~9_combout\ & !\uut|alu1|LessThan1~57_cout\)) # (!\uut|alu_in2[29]~64_combout\ & ((\uut|register_file|Mux2~9_combout\) # (!\uut|alu1|LessThan1~57_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[29]~64_combout\,
	datab => \uut|register_file|Mux2~9_combout\,
	datad => VCC,
	cin => \uut|alu1|LessThan1~57_cout\,
	cout => \uut|alu1|LessThan1~59_cout\);

-- Location: LCCOMB_X65_Y37_N28
\uut|alu1|LessThan1~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|LessThan1~61_cout\ = CARRY((\uut|alu_in2[30]~63_combout\ & ((!\uut|alu1|LessThan1~59_cout\) # (!\uut|register_file|Mux1~9_combout\))) # (!\uut|alu_in2[30]~63_combout\ & (!\uut|register_file|Mux1~9_combout\ & !\uut|alu1|LessThan1~59_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[30]~63_combout\,
	datab => \uut|register_file|Mux1~9_combout\,
	datad => VCC,
	cin => \uut|alu1|LessThan1~59_cout\,
	cout => \uut|alu1|LessThan1~61_cout\);

-- Location: LCCOMB_X65_Y37_N30
\uut|alu1|LessThan1~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|LessThan1~62_combout\ = (\uut|register_file|Mux0~9_combout\ & ((\uut|alu1|LessThan1~61_cout\) # (!\uut|alu_in2[31]~86_combout\))) # (!\uut|register_file|Mux0~9_combout\ & (\uut|alu1|LessThan1~61_cout\ & !\uut|alu_in2[31]~86_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uut|register_file|Mux0~9_combout\,
	datad => \uut|alu_in2[31]~86_combout\,
	cin => \uut|alu1|LessThan1~61_cout\,
	combout => \uut|alu1|LessThan1~62_combout\);

-- Location: LCCOMB_X60_Y34_N28
\uut|instr_decode|Equal7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|Equal7~0_combout\ = (\uut|instr_decode|Equal0~2_combout\ & (\uut|instr_decode|Equal3~0_combout\ & (\IRAM|auto_generated|q_a\(26) & \IRAM|auto_generated|q_a\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|Equal0~2_combout\,
	datab => \uut|instr_decode|Equal3~0_combout\,
	datac => \IRAM|auto_generated|q_a\(26),
	datad => \IRAM|auto_generated|q_a\(30),
	combout => \uut|instr_decode|Equal7~0_combout\);

-- Location: LCCOMB_X66_Y35_N14
\uut|alu1|result[0]~328\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[0]~328_combout\ = (\uut|alu1|ShiftLeft0~12_combout\ & ((\uut|instr_decode|Equal7~0_combout\) # (\uut|instr_decode|Equal6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|instr_decode|Equal7~0_combout\,
	datac => \uut|alu1|ShiftLeft0~12_combout\,
	datad => \uut|instr_decode|Equal6~0_combout\,
	combout => \uut|alu1|result[0]~328_combout\);

-- Location: LCCOMB_X69_Y33_N28
\uut|alu1|ShiftRight1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~16_combout\ = (\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftRight1~12_combout\))) # (!\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftRight1~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu_in2[2]~60_combout\,
	datac => \uut|alu1|ShiftRight1~15_combout\,
	datad => \uut|alu1|ShiftRight1~12_combout\,
	combout => \uut|alu1|ShiftRight1~16_combout\);

-- Location: LCCOMB_X67_Y34_N28
\uut|alu1|ShiftRight1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~20_combout\ = (\uut|alu_in2[1]~59_combout\ & ((\uut|register_file|Mux12~9_combout\))) # (!\uut|alu_in2[1]~59_combout\ & (\uut|register_file|Mux14~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux14~9_combout\,
	datac => \uut|register_file|Mux12~9_combout\,
	datad => \uut|alu_in2[1]~59_combout\,
	combout => \uut|alu1|ShiftRight1~20_combout\);

-- Location: LCCOMB_X67_Y34_N14
\uut|alu1|ShiftRight1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~21_combout\ = (\uut|alu_in2[1]~59_combout\ & (\uut|register_file|Mux13~9_combout\)) # (!\uut|alu_in2[1]~59_combout\ & ((\uut|register_file|Mux15~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu_in2[1]~59_combout\,
	datac => \uut|register_file|Mux13~9_combout\,
	datad => \uut|register_file|Mux15~9_combout\,
	combout => \uut|alu1|ShiftRight1~21_combout\);

-- Location: LCCOMB_X67_Y34_N0
\uut|alu1|ShiftRight1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~22_combout\ = (\uut|alu_in2[0]~58_combout\ & (\uut|alu1|ShiftRight1~20_combout\)) # (!\uut|alu_in2[0]~58_combout\ & ((\uut|alu1|ShiftRight1~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu1|ShiftRight1~20_combout\,
	datac => \uut|alu1|ShiftRight1~21_combout\,
	datad => \uut|alu_in2[0]~58_combout\,
	combout => \uut|alu1|ShiftRight1~22_combout\);

-- Location: LCCOMB_X70_Y35_N18
\uut|alu1|result[8]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[8]~63_combout\ = (\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftRight1~19_combout\)) # (!\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftRight1~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu_in2[2]~60_combout\,
	datac => \uut|alu1|ShiftRight1~19_combout\,
	datad => \uut|alu1|ShiftRight1~22_combout\,
	combout => \uut|alu1|result[8]~63_combout\);

-- Location: LCCOMB_X66_Y35_N22
\uut|alu1|ShiftRight1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~23_combout\ = (\uut|alu_in2[3]~61_combout\ & (\uut|alu1|ShiftRight1~16_combout\)) # (!\uut|alu_in2[3]~61_combout\ & ((\uut|alu1|result[8]~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu_in2[3]~61_combout\,
	datac => \uut|alu1|ShiftRight1~16_combout\,
	datad => \uut|alu1|result[8]~63_combout\,
	combout => \uut|alu1|ShiftRight1~23_combout\);

-- Location: LCCOMB_X61_Y35_N24
\uut|alu1|ShiftRight0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~1_combout\ = (\uut|alu_in2[0]~58_combout\ & (\uut|register_file|Mux26~9_combout\)) # (!\uut|alu_in2[0]~58_combout\ & ((\uut|register_file|Mux27~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux26~9_combout\,
	datac => \uut|register_file|Mux27~9_combout\,
	datad => \uut|alu_in2[0]~58_combout\,
	combout => \uut|alu1|ShiftRight0~1_combout\);

-- Location: LCCOMB_X62_Y38_N2
\uut|alu1|ShiftRight1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~2_combout\ = (\uut|alu_in2[1]~59_combout\ & ((\uut|alu_in2[0]~58_combout\ & (\uut|register_file|Mux24~9_combout\)) # (!\uut|alu_in2[0]~58_combout\ & ((\uut|register_file|Mux25~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[0]~58_combout\,
	datab => \uut|register_file|Mux24~9_combout\,
	datac => \uut|register_file|Mux25~9_combout\,
	datad => \uut|alu_in2[1]~59_combout\,
	combout => \uut|alu1|ShiftRight1~2_combout\);

-- Location: LCCOMB_X62_Y38_N20
\uut|alu1|ShiftRight1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~3_combout\ = (\uut|alu1|ShiftRight1~2_combout\) # ((!\uut|alu_in2[1]~59_combout\ & \uut|alu1|ShiftRight0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu_in2[1]~59_combout\,
	datac => \uut|alu1|ShiftRight0~1_combout\,
	datad => \uut|alu1|ShiftRight1~2_combout\,
	combout => \uut|alu1|ShiftRight1~3_combout\);

-- Location: LCCOMB_X62_Y38_N6
\uut|alu1|ShiftRight0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~0_combout\ = (\uut|alu_in2[0]~58_combout\ & ((\uut|register_file|Mux28~9_combout\))) # (!\uut|alu_in2[0]~58_combout\ & (\uut|register_file|Mux29~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|register_file|Mux29~15_combout\,
	datac => \uut|register_file|Mux28~9_combout\,
	datad => \uut|alu_in2[0]~58_combout\,
	combout => \uut|alu1|ShiftRight0~0_combout\);

-- Location: LCCOMB_X62_Y38_N16
\uut|alu1|ShiftRight1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~0_combout\ = (!\uut|alu_in2[1]~59_combout\ & ((\uut|alu_in2[0]~58_combout\ & (\uut|register_file|Mux30~9_combout\)) # (!\uut|alu_in2[0]~58_combout\ & ((\uut|register_file|Mux31~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[0]~58_combout\,
	datab => \uut|register_file|Mux30~9_combout\,
	datac => \uut|register_file|Mux31~9_combout\,
	datad => \uut|alu_in2[1]~59_combout\,
	combout => \uut|alu1|ShiftRight1~0_combout\);

-- Location: LCCOMB_X62_Y38_N4
\uut|alu1|ShiftRight1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~1_combout\ = (!\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftRight1~0_combout\) # ((\uut|alu1|ShiftRight0~0_combout\ & \uut|alu_in2[1]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftRight0~0_combout\,
	datab => \uut|alu_in2[1]~59_combout\,
	datac => \uut|alu_in2[2]~60_combout\,
	datad => \uut|alu1|ShiftRight1~0_combout\,
	combout => \uut|alu1|ShiftRight1~1_combout\);

-- Location: LCCOMB_X62_Y38_N26
\uut|alu1|ShiftRight1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~4_combout\ = (!\uut|alu_in2[3]~61_combout\ & ((\uut|alu1|ShiftRight1~1_combout\) # ((\uut|alu1|ShiftRight1~3_combout\ & \uut|alu_in2[2]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[3]~61_combout\,
	datab => \uut|alu1|ShiftRight1~3_combout\,
	datac => \uut|alu_in2[2]~60_combout\,
	datad => \uut|alu1|ShiftRight1~1_combout\,
	combout => \uut|alu1|ShiftRight1~4_combout\);

-- Location: LCCOMB_X68_Y36_N22
\uut|alu1|ShiftRight1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~6_combout\ = (\uut|alu_in2[1]~59_combout\ & (\uut|register_file|Mux17~9_combout\)) # (!\uut|alu_in2[1]~59_combout\ & ((\uut|register_file|Mux19~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|register_file|Mux17~9_combout\,
	datac => \uut|alu_in2[1]~59_combout\,
	datad => \uut|register_file|Mux19~9_combout\,
	combout => \uut|alu1|ShiftRight1~6_combout\);

-- Location: LCCOMB_X68_Y36_N24
\uut|alu1|ShiftRight1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~5_combout\ = (\uut|alu_in2[1]~59_combout\ & ((\uut|register_file|Mux16~9_combout\))) # (!\uut|alu_in2[1]~59_combout\ & (\uut|register_file|Mux18~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|register_file|Mux18~9_combout\,
	datac => \uut|alu_in2[1]~59_combout\,
	datad => \uut|register_file|Mux16~9_combout\,
	combout => \uut|alu1|ShiftRight1~5_combout\);

-- Location: LCCOMB_X68_Y36_N0
\uut|alu1|ShiftRight1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~7_combout\ = (\uut|alu_in2[0]~58_combout\ & ((\uut|alu1|ShiftRight1~5_combout\))) # (!\uut|alu_in2[0]~58_combout\ & (\uut|alu1|ShiftRight1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu_in2[0]~58_combout\,
	datac => \uut|alu1|ShiftRight1~6_combout\,
	datad => \uut|alu1|ShiftRight1~5_combout\,
	combout => \uut|alu1|ShiftRight1~7_combout\);

-- Location: LCCOMB_X65_Y33_N24
\uut|alu1|ShiftRight0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~2_combout\ = (\uut|alu_in2[1]~59_combout\ & ((\uut|register_file|Mux21~9_combout\))) # (!\uut|alu_in2[1]~59_combout\ & (\uut|register_file|Mux23~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux23~9_combout\,
	datac => \uut|register_file|Mux21~9_combout\,
	datad => \uut|alu_in2[1]~59_combout\,
	combout => \uut|alu1|ShiftRight0~2_combout\);

-- Location: LCCOMB_X65_Y33_N6
\uut|alu1|ShiftRight1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~8_combout\ = (\uut|alu_in2[1]~59_combout\ & ((\uut|register_file|Mux20~9_combout\))) # (!\uut|alu_in2[1]~59_combout\ & (\uut|register_file|Mux22~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|register_file|Mux22~9_combout\,
	datac => \uut|register_file|Mux20~9_combout\,
	datad => \uut|alu_in2[1]~59_combout\,
	combout => \uut|alu1|ShiftRight1~8_combout\);

-- Location: LCCOMB_X65_Y33_N30
\uut|alu1|ShiftRight1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~9_combout\ = (\uut|alu_in2[0]~58_combout\ & ((\uut|alu1|ShiftRight1~8_combout\))) # (!\uut|alu_in2[0]~58_combout\ & (\uut|alu1|ShiftRight0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu1|ShiftRight0~2_combout\,
	datac => \uut|alu_in2[0]~58_combout\,
	datad => \uut|alu1|ShiftRight1~8_combout\,
	combout => \uut|alu1|ShiftRight1~9_combout\);

-- Location: LCCOMB_X68_Y35_N12
\uut|alu1|result[8]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[8]~62_combout\ = (\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftRight1~7_combout\)) # (!\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftRight1~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftRight1~7_combout\,
	datab => \uut|alu1|ShiftRight1~9_combout\,
	datad => \uut|alu_in2[2]~60_combout\,
	combout => \uut|alu1|result[8]~62_combout\);

-- Location: LCCOMB_X66_Y35_N12
\uut|alu1|ShiftRight1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~10_combout\ = (!\uut|alu_in2[4]~62_combout\ & ((\uut|alu1|ShiftRight1~4_combout\) # ((\uut|alu_in2[3]~61_combout\ & \uut|alu1|result[8]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftRight1~4_combout\,
	datab => \uut|alu_in2[3]~61_combout\,
	datac => \uut|alu_in2[4]~62_combout\,
	datad => \uut|alu1|result[8]~62_combout\,
	combout => \uut|alu1|ShiftRight1~10_combout\);

-- Location: LCCOMB_X66_Y35_N28
\uut|alu1|result[0]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[0]~64_combout\ = (\uut|alu1|result[0]~328_combout\ & ((\uut|alu1|ShiftRight1~10_combout\) # ((\uut|alu_in2[4]~62_combout\ & \uut|alu1|ShiftRight1~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[4]~62_combout\,
	datab => \uut|alu1|result[0]~328_combout\,
	datac => \uut|alu1|ShiftRight1~23_combout\,
	datad => \uut|alu1|ShiftRight1~10_combout\,
	combout => \uut|alu1|result[0]~64_combout\);

-- Location: LCCOMB_X60_Y34_N26
\uut|instr_decode|alu_op.alu_add~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|alu_op.alu_add~2_combout\ = (!\IRAM|auto_generated|q_a\(26) & ((\IRAM|auto_generated|q_a\(24) & (!\IRAM|auto_generated|q_a\(25) & !\IRAM|auto_generated|q_a\(30))) # (!\IRAM|auto_generated|q_a\(24) & ((!\IRAM|auto_generated|q_a\(30)) # 
-- (!\IRAM|auto_generated|q_a\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(24),
	datab => \IRAM|auto_generated|q_a\(26),
	datac => \IRAM|auto_generated|q_a\(25),
	datad => \IRAM|auto_generated|q_a\(30),
	combout => \uut|instr_decode|alu_op.alu_add~2_combout\);

-- Location: LCCOMB_X60_Y34_N24
\uut|instr_decode|alu_op.alu_add~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|alu_op.alu_add~3_combout\ = (\uut|instr_decode|alu_op.alu_add~1_combout\ & (((!\uut|instr_decode|Equal14~0_combout\)))) # (!\uut|instr_decode|alu_op.alu_add~1_combout\ & ((\uut|instr_decode|alu_op.alu_add~2_combout\) # 
-- ((\IRAM|auto_generated|q_a\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|alu_op.alu_add~2_combout\,
	datab => \uut|instr_decode|Equal14~0_combout\,
	datac => \uut|instr_decode|alu_op.alu_add~1_combout\,
	datad => \IRAM|auto_generated|q_a\(28),
	combout => \uut|instr_decode|alu_op.alu_add~3_combout\);

-- Location: LCCOMB_X63_Y38_N0
\uut|alu1|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add0~0_combout\ = (\uut|alu_in2[0]~58_combout\ & (\uut|register_file|Mux31~9_combout\ $ (VCC))) # (!\uut|alu_in2[0]~58_combout\ & (\uut|register_file|Mux31~9_combout\ & VCC))
-- \uut|alu1|Add0~1\ = CARRY((\uut|alu_in2[0]~58_combout\ & \uut|register_file|Mux31~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[0]~58_combout\,
	datab => \uut|register_file|Mux31~9_combout\,
	datad => VCC,
	combout => \uut|alu1|Add0~0_combout\,
	cout => \uut|alu1|Add0~1\);

-- Location: LCCOMB_X60_Y34_N2
\uut|instr_decode|alu_op.alu_or~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|alu_op.alu_or~0_combout\ = (\IRAM|auto_generated|q_a\(24) & (!\IRAM|auto_generated|q_a\(26) & (\IRAM|auto_generated|q_a\(25) & \IRAM|auto_generated|q_a\(30)))) # (!\IRAM|auto_generated|q_a\(24) & (\IRAM|auto_generated|q_a\(26) & 
-- (!\IRAM|auto_generated|q_a\(25) & !\IRAM|auto_generated|q_a\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(24),
	datab => \IRAM|auto_generated|q_a\(26),
	datac => \IRAM|auto_generated|q_a\(25),
	datad => \IRAM|auto_generated|q_a\(30),
	combout => \uut|instr_decode|alu_op.alu_or~0_combout\);

-- Location: LCCOMB_X60_Y34_N0
\uut|instr_decode|alu_op.alu_or~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|alu_op.alu_or~1_combout\ = (\uut|instr_decode|Equal0~2_combout\ & \uut|instr_decode|alu_op.alu_or~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|instr_decode|Equal0~2_combout\,
	datad => \uut|instr_decode|alu_op.alu_or~0_combout\,
	combout => \uut|instr_decode|alu_op.alu_or~1_combout\);

-- Location: LCCOMB_X68_Y35_N22
\uut|instr_decode|alu_op.alu_and~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|alu_op.alu_and~0_combout\ = (!\IRAM|auto_generated|q_a\(26) & (\IRAM|auto_generated|q_a\(25) & (\IRAM|auto_generated|q_a\(30) $ (\IRAM|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(30),
	datab => \IRAM|auto_generated|q_a\(26),
	datac => \IRAM|auto_generated|q_a\(25),
	datad => \IRAM|auto_generated|q_a\(24),
	combout => \uut|instr_decode|alu_op.alu_and~0_combout\);

-- Location: LCCOMB_X68_Y35_N4
\uut|instr_decode|alu_op.alu_and~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|alu_op.alu_and~1_combout\ = (\uut|instr_decode|Equal0~2_combout\ & \uut|instr_decode|alu_op.alu_and~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|instr_decode|Equal0~2_combout\,
	datac => \uut|instr_decode|alu_op.alu_and~0_combout\,
	combout => \uut|instr_decode|alu_op.alu_and~1_combout\);

-- Location: LCCOMB_X66_Y35_N30
\uut|alu1|result[0]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[0]~65_combout\ = (\uut|instr_decode|Equal5~0_combout\ & (!\uut|alu_in2[2]~60_combout\ & (!\uut|alu_in2[1]~59_combout\ & !\uut|alu_in2[3]~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|Equal5~0_combout\,
	datab => \uut|alu_in2[2]~60_combout\,
	datac => \uut|alu_in2[1]~59_combout\,
	datad => \uut|alu_in2[3]~61_combout\,
	combout => \uut|alu1|result[0]~65_combout\);

-- Location: LCCOMB_X60_Y35_N2
\uut|alu1|result[0]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[0]~66_combout\ = (\uut|alu_in2[0]~58_combout\ & (\uut|instr_decode|alu_op.alu_and~1_combout\)) # (!\uut|alu_in2[0]~58_combout\ & (((\uut|alu1|result[0]~65_combout\ & \uut|alu1|ShiftRight1~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[0]~58_combout\,
	datab => \uut|instr_decode|alu_op.alu_and~1_combout\,
	datac => \uut|alu1|result[0]~65_combout\,
	datad => \uut|alu1|ShiftRight1~24_combout\,
	combout => \uut|alu1|result[0]~66_combout\);

-- Location: LCCOMB_X60_Y35_N4
\uut|alu1|result[0]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[0]~67_combout\ = (\uut|register_file|Mux31~9_combout\ & ((\uut|instr_decode|alu_op.alu_or~1_combout\) # ((\uut|alu1|result[0]~66_combout\)))) # (!\uut|register_file|Mux31~9_combout\ & (\uut|instr_decode|alu_op.alu_or~1_combout\ & 
-- (\uut|alu_in2[0]~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux31~9_combout\,
	datab => \uut|instr_decode|alu_op.alu_or~1_combout\,
	datac => \uut|alu_in2[0]~58_combout\,
	datad => \uut|alu1|result[0]~66_combout\,
	combout => \uut|alu1|result[0]~67_combout\);

-- Location: LCCOMB_X60_Y34_N8
\uut|instr_decode|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|Equal1~1_combout\ = (\uut|instr_decode|Equal1~0_combout\ & (\IRAM|auto_generated|q_a\(30) & (!\IRAM|auto_generated|q_a\(26) & \uut|instr_decode|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|Equal1~0_combout\,
	datab => \IRAM|auto_generated|q_a\(30),
	datac => \IRAM|auto_generated|q_a\(26),
	datad => \uut|instr_decode|Equal0~2_combout\,
	combout => \uut|instr_decode|Equal1~1_combout\);

-- Location: LCCOMB_X66_Y35_N24
\uut|alu1|result[3]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[3]~70_combout\ = (\uut|instr_decode|Equal7~0_combout\ & (!\uut|alu1|ShiftLeft0~12_combout\ & \uut|register_file|Mux0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|instr_decode|Equal7~0_combout\,
	datac => \uut|alu1|ShiftLeft0~12_combout\,
	datad => \uut|register_file|Mux0~9_combout\,
	combout => \uut|alu1|result[3]~70_combout\);

-- Location: LCCOMB_X60_Y35_N18
\uut|alu1|result[0]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[0]~71_combout\ = (\uut|alu1|result[3]~70_combout\) # ((\uut|instr_decode|Equal1~1_combout\ & \uut|alu1|Add1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|instr_decode|Equal1~1_combout\,
	datac => \uut|alu1|Add1~0_combout\,
	datad => \uut|alu1|result[3]~70_combout\,
	combout => \uut|alu1|result[0]~71_combout\);

-- Location: LCCOMB_X60_Y35_N12
\uut|alu1|result[0]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[0]~72_combout\ = (\uut|alu1|result[0]~67_combout\) # ((\uut|alu1|result[0]~71_combout\) # ((\uut|instr_decode|alu_op.alu_add~3_combout\ & \uut|alu1|Add0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|alu_op.alu_add~3_combout\,
	datab => \uut|alu1|Add0~0_combout\,
	datac => \uut|alu1|result[0]~67_combout\,
	datad => \uut|alu1|result[0]~71_combout\,
	combout => \uut|alu1|result[0]~72_combout\);

-- Location: LCCOMB_X62_Y35_N22
\uut|instr_decode|alu_op.alu_slt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|alu_op.alu_slt~0_combout\ = (!\IRAM|auto_generated|q_a\(25) & (\IRAM|auto_generated|q_a\(26) & (\IRAM|auto_generated|q_a\(30) $ (\IRAM|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(25),
	datab => \IRAM|auto_generated|q_a\(30),
	datac => \IRAM|auto_generated|q_a\(26),
	datad => \IRAM|auto_generated|q_a\(24),
	combout => \uut|instr_decode|alu_op.alu_slt~0_combout\);

-- Location: LCCOMB_X60_Y35_N10
\uut|alu1|result[0]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[0]~68_combout\ = (\uut|instr_decode|alu_op.alu_add~3_combout\ & ((\uut|alu1|Add0~0_combout\) # ((\uut|instr_decode|Equal0~2_combout\ & \uut|instr_decode|alu_op.alu_slt~0_combout\)))) # (!\uut|instr_decode|alu_op.alu_add~3_combout\ & 
-- (\uut|instr_decode|Equal0~2_combout\ & (\uut|instr_decode|alu_op.alu_slt~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|alu_op.alu_add~3_combout\,
	datab => \uut|instr_decode|Equal0~2_combout\,
	datac => \uut|instr_decode|alu_op.alu_slt~0_combout\,
	datad => \uut|alu1|Add0~0_combout\,
	combout => \uut|alu1|result[0]~68_combout\);

-- Location: LCCOMB_X60_Y35_N8
\uut|alu1|result[0]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[0]~69_combout\ = (\uut|alu1|result[0]~67_combout\) # ((\uut|alu1|result[0]~68_combout\) # ((\uut|instr_decode|Equal1~1_combout\ & \uut|alu1|Add1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|Equal1~1_combout\,
	datab => \uut|alu1|Add1~0_combout\,
	datac => \uut|alu1|result[0]~67_combout\,
	datad => \uut|alu1|result[0]~68_combout\,
	combout => \uut|alu1|result[0]~69_combout\);

-- Location: LCCOMB_X66_Y35_N8
\uut|alu1|result[0]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[0]~73_combout\ = (\uut|alu1|result[0]~64_combout\) # ((\uut|alu1|result[0]~72_combout\) # ((\uut|alu1|LessThan1~62_combout\ & \uut|alu1|result[0]~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|LessThan1~62_combout\,
	datab => \uut|alu1|result[0]~64_combout\,
	datac => \uut|alu1|result[0]~72_combout\,
	datad => \uut|alu1|result[0]~69_combout\,
	combout => \uut|alu1|result[0]~73_combout\);

-- Location: FF_X66_Y35_N9
\uut|Pipe_alu_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|alu1|result[0]~73_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_alu_out\(0));

-- Location: FF_X70_Y32_N17
\uut|Pipe_mul_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|mult|Mult0|auto_generated|w569w\(0),
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_mul_out\(0));

-- Location: LCCOMB_X70_Y32_N16
\uut|rf_in1[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[0]~3_combout\ = (\uut|Pipe_alu_out\(0) & (((\uut|Pipe_mul_out\(0) & \uut|rf_in1[0]~2_combout\)) # (!\uut|Pipe_wb_sel.wb_alu~q\))) # (!\uut|Pipe_alu_out\(0) & (((\uut|Pipe_mul_out\(0) & \uut|rf_in1[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out\(0),
	datab => \uut|Pipe_wb_sel.wb_alu~q\,
	datac => \uut|Pipe_mul_out\(0),
	datad => \uut|rf_in1[0]~2_combout\,
	combout => \uut|rf_in1[0]~3_combout\);

-- Location: LCCOMB_X59_Y29_N28
\bus1|c2_rdatabus[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[0]~15_combout\ = (\my_counter|read_addr\(1) & (((\my_counter|count[2][0]~q\) # (\my_counter|read_addr\(0))))) # (!\my_counter|read_addr\(1) & (\my_counter|count[0][0]~q\ & ((!\my_counter|read_addr\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|read_addr\(1),
	datab => \my_counter|count[0][0]~q\,
	datac => \my_counter|count[2][0]~q\,
	datad => \my_counter|read_addr\(0),
	combout => \bus1|c2_rdatabus[0]~15_combout\);

-- Location: LCCOMB_X59_Y29_N6
\bus1|c2_rdatabus[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[0]~16_combout\ = (\my_counter|read_addr\(0) & ((\bus1|c2_rdatabus[0]~15_combout\ & (\my_counter|count[3][0]~q\)) # (!\bus1|c2_rdatabus[0]~15_combout\ & ((\my_counter|count[1][0]~q\))))) # (!\my_counter|read_addr\(0) & 
-- (((\bus1|c2_rdatabus[0]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|read_addr\(0),
	datab => \my_counter|count[3][0]~q\,
	datac => \my_counter|count[1][0]~q\,
	datad => \bus1|c2_rdatabus[0]~15_combout\,
	combout => \bus1|c2_rdatabus[0]~16_combout\);

-- Location: LCCOMB_X55_Y26_N10
\bus1|c2_rdatabus[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[0]~3_combout\ = (\my_dma|ck_S4_ADDRBUS\(0) & (((\my_dma|rstart_reg\(0) & \my_dma|ck_S4_ADDRBUS\(1))))) # (!\my_dma|ck_S4_ADDRBUS\(0) & ((\my_dma|rstep_reg\(0)) # ((!\my_dma|ck_S4_ADDRBUS\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|ck_S4_ADDRBUS\(0),
	datab => \my_dma|rstep_reg\(0),
	datac => \my_dma|rstart_reg\(0),
	datad => \my_dma|ck_S4_ADDRBUS\(1),
	combout => \bus1|c2_rdatabus[0]~3_combout\);

-- Location: LCCOMB_X56_Y29_N10
\bus1|c2_rdatabus[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[0]~4_combout\ = (\my_dma|ck_S4_ADDRBUS\(1) & (\bus1|c2_rdatabus[0]~3_combout\)) # (!\my_dma|ck_S4_ADDRBUS\(1) & ((\bus1|c2_rdatabus[0]~3_combout\ & (\my_dma|wstep_reg\(0))) # (!\bus1|c2_rdatabus[0]~3_combout\ & 
-- ((\my_dma|wstart_reg\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|ck_S4_ADDRBUS\(1),
	datab => \bus1|c2_rdatabus[0]~3_combout\,
	datac => \my_dma|wstep_reg\(0),
	datad => \my_dma|wstart_reg\(0),
	combout => \bus1|c2_rdatabus[0]~4_combout\);

-- Location: LCCOMB_X59_Y29_N20
\bus1|c2_rdatabus[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[0]~9_combout\ = (\my_dma|ck_S4_ADDRBUS\(0) & (\my_dma|raddr_reg\(0) & !\bus1|c2_rdatabus[21]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|ck_S4_ADDRBUS\(0),
	datab => \my_dma|raddr_reg\(0),
	datad => \bus1|c2_rdatabus[21]~8_combout\,
	combout => \bus1|c2_rdatabus[0]~9_combout\);

-- Location: LCCOMB_X59_Y29_N18
\bus1|c2_rdatabus[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[0]~11_combout\ = (\bus1|c1_wdatabus[0]~1_combout\ & (\bus1|c2_rdatabus[0]~10_combout\ & \bus2|S2_WDATABUS[3]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_wdatabus[0]~1_combout\,
	datab => \bus1|c2_rdatabus[0]~10_combout\,
	datad => \bus2|S2_WDATABUS[3]~1_combout\,
	combout => \bus1|c2_rdatabus[0]~11_combout\);

-- Location: LCCOMB_X59_Y29_N16
\bus1|c2_rdatabus[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[0]~12_combout\ = (\bus1|c2_rdatabus[21]~5_combout\ & ((\bus1|c2_rdatabus[21]~6_combout\ & ((\bus1|c2_rdatabus[0]~11_combout\))) # (!\bus1|c2_rdatabus[21]~6_combout\ & (\bus1|c2_rdatabus[0]~9_combout\)))) # 
-- (!\bus1|c2_rdatabus[21]~5_combout\ & (((\bus1|c2_rdatabus[21]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~5_combout\,
	datab => \bus1|c2_rdatabus[0]~9_combout\,
	datac => \bus1|c2_rdatabus[21]~6_combout\,
	datad => \bus1|c2_rdatabus[0]~11_combout\,
	combout => \bus1|c2_rdatabus[0]~12_combout\);

-- Location: LCCOMB_X59_Y29_N2
\bus1|c2_rdatabus[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[0]~13_combout\ = (\bus1|c2_rdatabus[21]~7_combout\ & ((\bus1|c2_rdatabus[0]~12_combout\ & (\bus1|c2_rdatabus[0]~4_combout\)) # (!\bus1|c2_rdatabus[0]~12_combout\ & ((\my_dma|count_reg\(0)))))) # (!\bus1|c2_rdatabus[21]~7_combout\ & 
-- (((\bus1|c2_rdatabus[0]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[0]~4_combout\,
	datab => \my_dma|count_reg\(0),
	datac => \bus1|c2_rdatabus[21]~7_combout\,
	datad => \bus1|c2_rdatabus[0]~12_combout\,
	combout => \bus1|c2_rdatabus[0]~13_combout\);

-- Location: LCCOMB_X59_Y29_N0
\bus1|c2_rdatabus[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[0]~17_combout\ = (\bus1|c2_rdatabus[0]~16_combout\ & ((\bus1|c2_rdatabus[21]~1_combout\) # ((\bus1|c2_rdatabus[0]~14_combout\ & \bus1|c2_rdatabus[0]~13_combout\)))) # (!\bus1|c2_rdatabus[0]~16_combout\ & (\bus1|c2_rdatabus[0]~14_combout\ 
-- & ((\bus1|c2_rdatabus[0]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[0]~16_combout\,
	datab => \bus1|c2_rdatabus[0]~14_combout\,
	datac => \bus1|c2_rdatabus[21]~1_combout\,
	datad => \bus1|c2_rdatabus[0]~13_combout\,
	combout => \bus1|c2_rdatabus[0]~17_combout\);

-- Location: LCCOMB_X59_Y29_N22
\uut|rf_in1[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[0]~6_combout\ = (\uut|rf_in1[0]~3_combout\) # ((\uut|rf_in1[0]~5_combout\ & ((\bus1|c2_rdatabus[0]~2_combout\) # (\bus1|c2_rdatabus[0]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|rf_in1[0]~5_combout\,
	datab => \bus1|c2_rdatabus[0]~2_combout\,
	datac => \uut|rf_in1[0]~3_combout\,
	datad => \bus1|c2_rdatabus[0]~17_combout\,
	combout => \uut|rf_in1[0]~6_combout\);

-- Location: FF_X62_Y26_N3
\uut|register_file|reg_out[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[0]~6_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[1][0]~q\);

-- Location: FF_X59_Y29_N21
\uut|register_file|reg_out[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[0]~6_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[7][0]~q\);

-- Location: FF_X65_Y26_N9
\uut|register_file|reg_out[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[0]~6_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[6][0]~q\);

-- Location: FF_X65_Y26_N23
\uut|register_file|reg_out[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[0]~6_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[4][0]~q\);

-- Location: LCCOMB_X59_Y29_N4
\uut|register_file|reg_out[5][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[5][0]~feeder_combout\ = \uut|rf_in1[0]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[0]~6_combout\,
	combout => \uut|register_file|reg_out[5][0]~feeder_combout\);

-- Location: FF_X59_Y29_N5
\uut|register_file|reg_out[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[5][0]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[5][0]~q\);

-- Location: LCCOMB_X59_Y29_N14
\uut|register_file|Mux63~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux63~5_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|reg_out[5][0]~q\) # (\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|instr_decode|rs2[0]~17_combout\ & (\uut|register_file|reg_out[4][0]~q\ & 
-- ((!\uut|instr_decode|rs2[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[4][0]~q\,
	datab => \uut|register_file|reg_out[5][0]~q\,
	datac => \uut|instr_decode|rs2[0]~17_combout\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux63~5_combout\);

-- Location: LCCOMB_X62_Y26_N24
\uut|register_file|Mux63~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux63~6_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|Mux63~5_combout\ & (\uut|register_file|reg_out[7][0]~q\)) # (!\uut|register_file|Mux63~5_combout\ & ((\uut|register_file|reg_out[6][0]~q\))))) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|register_file|Mux63~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[7][0]~q\,
	datab => \uut|register_file|reg_out[6][0]~q\,
	datac => \uut|instr_decode|rs2[1]~16_combout\,
	datad => \uut|register_file|Mux63~5_combout\,
	combout => \uut|register_file|Mux63~6_combout\);

-- Location: LCCOMB_X62_Y26_N10
\uut|register_file|Mux63~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux63~7_combout\ = (\uut|register_file|Mux42~2_combout\ & (((\uut|register_file|Mux63~6_combout\) # (!\uut|register_file|Mux42~1_combout\)))) # (!\uut|register_file|Mux42~2_combout\ & (\uut|register_file|reg_out[1][0]~q\ & 
-- (\uut|register_file|Mux42~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[1][0]~q\,
	datab => \uut|register_file|Mux42~2_combout\,
	datac => \uut|register_file|Mux42~1_combout\,
	datad => \uut|register_file|Mux63~6_combout\,
	combout => \uut|register_file|Mux63~7_combout\);

-- Location: FF_X63_Y26_N23
\uut|register_file|reg_out[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[0]~6_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[2][0]~q\);

-- Location: FF_X62_Y26_N29
\uut|register_file|reg_out[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[0]~6_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[3][0]~q\);

-- Location: LCCOMB_X62_Y26_N28
\uut|register_file|Mux63~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux63~8_combout\ = (\uut|register_file|Mux63~7_combout\ & (((\uut|register_file|reg_out[3][0]~q\) # (!\uut|register_file|Mux42~0_combout\)))) # (!\uut|register_file|Mux63~7_combout\ & (\uut|register_file|reg_out[2][0]~q\ & 
-- ((\uut|register_file|Mux42~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux63~7_combout\,
	datab => \uut|register_file|reg_out[2][0]~q\,
	datac => \uut|register_file|reg_out[3][0]~q\,
	datad => \uut|register_file|Mux42~0_combout\,
	combout => \uut|register_file|Mux63~8_combout\);

-- Location: FF_X67_Y29_N11
\uut|register_file|reg_out[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[0]~6_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[15][0]~q\);

-- Location: FF_X67_Y29_N9
\uut|register_file|reg_out[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[0]~6_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[14][0]~q\);

-- Location: FF_X68_Y29_N27
\uut|register_file|reg_out[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[0]~6_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[12][0]~q\);

-- Location: FF_X68_Y29_N17
\uut|register_file|reg_out[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[0]~6_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[13][0]~q\);

-- Location: LCCOMB_X68_Y29_N16
\uut|register_file|Mux63~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux63~0_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|reg_out[13][0]~q\) # (\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|instr_decode|rs2[0]~17_combout\ & (\uut|register_file|reg_out[12][0]~q\ & 
-- ((!\uut|instr_decode|rs2[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[12][0]~q\,
	datab => \uut|instr_decode|rs2[0]~17_combout\,
	datac => \uut|register_file|reg_out[13][0]~q\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux63~0_combout\);

-- Location: LCCOMB_X67_Y29_N8
\uut|register_file|Mux63~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux63~1_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|Mux63~0_combout\ & (\uut|register_file|reg_out[15][0]~q\)) # (!\uut|register_file|Mux63~0_combout\ & ((\uut|register_file|reg_out[14][0]~q\))))) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|register_file|Mux63~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[15][0]~q\,
	datab => \uut|instr_decode|rs2[1]~16_combout\,
	datac => \uut|register_file|reg_out[14][0]~q\,
	datad => \uut|register_file|Mux63~0_combout\,
	combout => \uut|register_file|Mux63~1_combout\);

-- Location: LCCOMB_X62_Y32_N2
\uut|register_file|reg_out[11][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[11][0]~feeder_combout\ = \uut|rf_in1[0]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[0]~6_combout\,
	combout => \uut|register_file|reg_out[11][0]~feeder_combout\);

-- Location: FF_X62_Y32_N3
\uut|register_file|reg_out[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[11][0]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[11][0]~q\);

-- Location: FF_X63_Y30_N9
\uut|register_file|reg_out[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[0]~6_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[9][0]~q\);

-- Location: LCCOMB_X63_Y26_N24
\uut|register_file|reg_out[8][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[8][0]~feeder_combout\ = \uut|rf_in1[0]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[0]~6_combout\,
	combout => \uut|register_file|reg_out[8][0]~feeder_combout\);

-- Location: FF_X63_Y26_N25
\uut|register_file|reg_out[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[8][0]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[8][0]~q\);

-- Location: FF_X62_Y32_N9
\uut|register_file|reg_out[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[0]~6_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[10][0]~q\);

-- Location: LCCOMB_X62_Y32_N8
\uut|register_file|Mux63~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux63~2_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|reg_out[10][0]~q\))) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & (\uut|register_file|reg_out[8][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[0]~17_combout\,
	datab => \uut|register_file|reg_out[8][0]~q\,
	datac => \uut|register_file|reg_out[10][0]~q\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux63~2_combout\);

-- Location: LCCOMB_X63_Y30_N8
\uut|register_file|Mux63~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux63~3_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|Mux63~2_combout\ & (\uut|register_file|reg_out[11][0]~q\)) # (!\uut|register_file|Mux63~2_combout\ & ((\uut|register_file|reg_out[9][0]~q\))))) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|Mux63~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[11][0]~q\,
	datab => \uut|instr_decode|rs2[0]~17_combout\,
	datac => \uut|register_file|reg_out[9][0]~q\,
	datad => \uut|register_file|Mux63~2_combout\,
	combout => \uut|register_file|Mux63~3_combout\);

-- Location: LCCOMB_X63_Y30_N2
\uut|register_file|Mux63~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux63~4_combout\ = (\uut|instr_decode|rs2[3]~15_combout\ & ((\uut|instr_decode|rs2[2]~18_combout\ & (\uut|register_file|Mux63~1_combout\)) # (!\uut|instr_decode|rs2[2]~18_combout\ & ((\uut|register_file|Mux63~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux63~1_combout\,
	datab => \uut|instr_decode|rs2[3]~15_combout\,
	datac => \uut|register_file|Mux63~3_combout\,
	datad => \uut|instr_decode|rs2[2]~18_combout\,
	combout => \uut|register_file|Mux63~4_combout\);

-- Location: LCCOMB_X63_Y30_N4
\uut|register_file|Mux63~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux63~9_combout\ = (\uut|register_file|Mux63~4_combout\) # ((!\uut|instr_decode|rs2[3]~15_combout\ & \uut|register_file|Mux63~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|instr_decode|rs2[3]~15_combout\,
	datac => \uut|register_file|Mux63~8_combout\,
	datad => \uut|register_file|Mux63~4_combout\,
	combout => \uut|register_file|Mux63~9_combout\);

-- Location: FF_X70_Y32_N25
\uut|Pipe_mul_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|mult|Mult0|auto_generated|w569w\(8),
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_mul_out\(8));

-- Location: LCCOMB_X66_Y35_N4
\uut|Pipe_alu_out[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|Pipe_alu_out[3]~6_combout\ = (\uut|alu_in2[4]~62_combout\ & (\uut|instr_decode|Equal7~0_combout\ & \uut|alu1|ShiftLeft0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[4]~62_combout\,
	datab => \uut|instr_decode|Equal7~0_combout\,
	datac => \uut|alu1|ShiftLeft0~12_combout\,
	combout => \uut|Pipe_alu_out[3]~6_combout\);

-- Location: LCCOMB_X68_Y34_N18
\uut|Pipe_alu_out[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|Pipe_alu_out[3]~5_combout\ = (\uut|instr_decode|Equal6~0_combout\ & ((\uut|alu_in2[4]~62_combout\) # (!\uut|alu1|ShiftLeft0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|Equal6~0_combout\,
	datac => \uut|alu_in2[4]~62_combout\,
	datad => \uut|alu1|ShiftLeft0~12_combout\,
	combout => \uut|Pipe_alu_out[3]~5_combout\);

-- Location: LCCOMB_X65_Y35_N6
\uut|alu1|result[8]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[8]~133_combout\ = (\uut|Pipe_alu_out[3]~6_combout\ & ((\uut|alu1|ShiftRight0~36_combout\) # ((\uut|alu1|ShiftRight1~46_combout\ & \uut|Pipe_alu_out[3]~5_combout\)))) # (!\uut|Pipe_alu_out[3]~6_combout\ & 
-- (((\uut|alu1|ShiftRight1~46_combout\ & \uut|Pipe_alu_out[3]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[3]~6_combout\,
	datab => \uut|alu1|ShiftRight0~36_combout\,
	datac => \uut|alu1|ShiftRight1~46_combout\,
	datad => \uut|Pipe_alu_out[3]~5_combout\,
	combout => \uut|alu1|result[8]~133_combout\);

-- Location: LCCOMB_X67_Y38_N4
\uut|alu1|result[8]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[8]~136_combout\ = (\uut|alu_in2[8]~55_combout\ & ((\uut|instr_decode|alu_op.alu_or~1_combout\) # ((\uut|instr_decode|alu_op.alu_and~1_combout\ & \uut|register_file|Mux23~9_combout\)))) # (!\uut|alu_in2[8]~55_combout\ & 
-- (((\uut|instr_decode|alu_op.alu_or~1_combout\ & \uut|register_file|Mux23~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|alu_op.alu_and~1_combout\,
	datab => \uut|alu_in2[8]~55_combout\,
	datac => \uut|instr_decode|alu_op.alu_or~1_combout\,
	datad => \uut|register_file|Mux23~9_combout\,
	combout => \uut|alu1|result[8]~136_combout\);

-- Location: LCCOMB_X63_Y38_N2
\uut|alu1|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add0~2_combout\ = (\uut|alu_in2[1]~59_combout\ & ((\uut|register_file|Mux30~9_combout\ & (\uut|alu1|Add0~1\ & VCC)) # (!\uut|register_file|Mux30~9_combout\ & (!\uut|alu1|Add0~1\)))) # (!\uut|alu_in2[1]~59_combout\ & 
-- ((\uut|register_file|Mux30~9_combout\ & (!\uut|alu1|Add0~1\)) # (!\uut|register_file|Mux30~9_combout\ & ((\uut|alu1|Add0~1\) # (GND)))))
-- \uut|alu1|Add0~3\ = CARRY((\uut|alu_in2[1]~59_combout\ & (!\uut|register_file|Mux30~9_combout\ & !\uut|alu1|Add0~1\)) # (!\uut|alu_in2[1]~59_combout\ & ((!\uut|alu1|Add0~1\) # (!\uut|register_file|Mux30~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[1]~59_combout\,
	datab => \uut|register_file|Mux30~9_combout\,
	datad => VCC,
	cin => \uut|alu1|Add0~1\,
	combout => \uut|alu1|Add0~2_combout\,
	cout => \uut|alu1|Add0~3\);

-- Location: LCCOMB_X63_Y38_N4
\uut|alu1|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add0~4_combout\ = ((\uut|alu_in2[2]~60_combout\ $ (\uut|register_file|Mux29~15_combout\ $ (!\uut|alu1|Add0~3\)))) # (GND)
-- \uut|alu1|Add0~5\ = CARRY((\uut|alu_in2[2]~60_combout\ & ((\uut|register_file|Mux29~15_combout\) # (!\uut|alu1|Add0~3\))) # (!\uut|alu_in2[2]~60_combout\ & (\uut|register_file|Mux29~15_combout\ & !\uut|alu1|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[2]~60_combout\,
	datab => \uut|register_file|Mux29~15_combout\,
	datad => VCC,
	cin => \uut|alu1|Add0~3\,
	combout => \uut|alu1|Add0~4_combout\,
	cout => \uut|alu1|Add0~5\);

-- Location: LCCOMB_X63_Y38_N6
\uut|alu1|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add0~6_combout\ = (\uut|register_file|Mux28~9_combout\ & ((\uut|alu_in2[3]~61_combout\ & (\uut|alu1|Add0~5\ & VCC)) # (!\uut|alu_in2[3]~61_combout\ & (!\uut|alu1|Add0~5\)))) # (!\uut|register_file|Mux28~9_combout\ & ((\uut|alu_in2[3]~61_combout\ 
-- & (!\uut|alu1|Add0~5\)) # (!\uut|alu_in2[3]~61_combout\ & ((\uut|alu1|Add0~5\) # (GND)))))
-- \uut|alu1|Add0~7\ = CARRY((\uut|register_file|Mux28~9_combout\ & (!\uut|alu_in2[3]~61_combout\ & !\uut|alu1|Add0~5\)) # (!\uut|register_file|Mux28~9_combout\ & ((!\uut|alu1|Add0~5\) # (!\uut|alu_in2[3]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux28~9_combout\,
	datab => \uut|alu_in2[3]~61_combout\,
	datad => VCC,
	cin => \uut|alu1|Add0~5\,
	combout => \uut|alu1|Add0~6_combout\,
	cout => \uut|alu1|Add0~7\);

-- Location: LCCOMB_X63_Y38_N8
\uut|alu1|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add0~8_combout\ = ((\uut|alu_in2[4]~62_combout\ $ (\uut|register_file|Mux27~9_combout\ $ (!\uut|alu1|Add0~7\)))) # (GND)
-- \uut|alu1|Add0~9\ = CARRY((\uut|alu_in2[4]~62_combout\ & ((\uut|register_file|Mux27~9_combout\) # (!\uut|alu1|Add0~7\))) # (!\uut|alu_in2[4]~62_combout\ & (\uut|register_file|Mux27~9_combout\ & !\uut|alu1|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[4]~62_combout\,
	datab => \uut|register_file|Mux27~9_combout\,
	datad => VCC,
	cin => \uut|alu1|Add0~7\,
	combout => \uut|alu1|Add0~8_combout\,
	cout => \uut|alu1|Add0~9\);

-- Location: LCCOMB_X63_Y38_N10
\uut|alu1|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add0~10_combout\ = (\uut|register_file|Mux26~9_combout\ & ((\uut|alu_in2[5]~57_combout\ & (\uut|alu1|Add0~9\ & VCC)) # (!\uut|alu_in2[5]~57_combout\ & (!\uut|alu1|Add0~9\)))) # (!\uut|register_file|Mux26~9_combout\ & 
-- ((\uut|alu_in2[5]~57_combout\ & (!\uut|alu1|Add0~9\)) # (!\uut|alu_in2[5]~57_combout\ & ((\uut|alu1|Add0~9\) # (GND)))))
-- \uut|alu1|Add0~11\ = CARRY((\uut|register_file|Mux26~9_combout\ & (!\uut|alu_in2[5]~57_combout\ & !\uut|alu1|Add0~9\)) # (!\uut|register_file|Mux26~9_combout\ & ((!\uut|alu1|Add0~9\) # (!\uut|alu_in2[5]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux26~9_combout\,
	datab => \uut|alu_in2[5]~57_combout\,
	datad => VCC,
	cin => \uut|alu1|Add0~9\,
	combout => \uut|alu1|Add0~10_combout\,
	cout => \uut|alu1|Add0~11\);

-- Location: LCCOMB_X63_Y38_N12
\uut|alu1|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add0~12_combout\ = ((\uut|register_file|Mux25~9_combout\ $ (\uut|alu_in2[6]~56_combout\ $ (!\uut|alu1|Add0~11\)))) # (GND)
-- \uut|alu1|Add0~13\ = CARRY((\uut|register_file|Mux25~9_combout\ & ((\uut|alu_in2[6]~56_combout\) # (!\uut|alu1|Add0~11\))) # (!\uut|register_file|Mux25~9_combout\ & (\uut|alu_in2[6]~56_combout\ & !\uut|alu1|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux25~9_combout\,
	datab => \uut|alu_in2[6]~56_combout\,
	datad => VCC,
	cin => \uut|alu1|Add0~11\,
	combout => \uut|alu1|Add0~12_combout\,
	cout => \uut|alu1|Add0~13\);

-- Location: LCCOMB_X63_Y38_N14
\uut|alu1|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add0~14_combout\ = (\uut|register_file|Mux24~9_combout\ & ((\uut|alu_in2[7]~78_combout\ & (\uut|alu1|Add0~13\ & VCC)) # (!\uut|alu_in2[7]~78_combout\ & (!\uut|alu1|Add0~13\)))) # (!\uut|register_file|Mux24~9_combout\ & 
-- ((\uut|alu_in2[7]~78_combout\ & (!\uut|alu1|Add0~13\)) # (!\uut|alu_in2[7]~78_combout\ & ((\uut|alu1|Add0~13\) # (GND)))))
-- \uut|alu1|Add0~15\ = CARRY((\uut|register_file|Mux24~9_combout\ & (!\uut|alu_in2[7]~78_combout\ & !\uut|alu1|Add0~13\)) # (!\uut|register_file|Mux24~9_combout\ & ((!\uut|alu1|Add0~13\) # (!\uut|alu_in2[7]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux24~9_combout\,
	datab => \uut|alu_in2[7]~78_combout\,
	datad => VCC,
	cin => \uut|alu1|Add0~13\,
	combout => \uut|alu1|Add0~14_combout\,
	cout => \uut|alu1|Add0~15\);

-- Location: LCCOMB_X63_Y38_N16
\uut|alu1|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add0~16_combout\ = ((\uut|register_file|Mux23~9_combout\ $ (\uut|alu_in2[8]~55_combout\ $ (!\uut|alu1|Add0~15\)))) # (GND)
-- \uut|alu1|Add0~17\ = CARRY((\uut|register_file|Mux23~9_combout\ & ((\uut|alu_in2[8]~55_combout\) # (!\uut|alu1|Add0~15\))) # (!\uut|register_file|Mux23~9_combout\ & (\uut|alu_in2[8]~55_combout\ & !\uut|alu1|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux23~9_combout\,
	datab => \uut|alu_in2[8]~55_combout\,
	datad => VCC,
	cin => \uut|alu1|Add0~15\,
	combout => \uut|alu1|Add0~16_combout\,
	cout => \uut|alu1|Add0~17\);

-- Location: LCCOMB_X67_Y38_N2
\uut|alu1|result[8]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[8]~135_combout\ = (\uut|instr_decode|alu_op.alu_add~3_combout\ & ((\uut|alu1|Add0~16_combout\) # ((\uut|instr_decode|Equal1~1_combout\ & \uut|alu1|Add1~16_combout\)))) # (!\uut|instr_decode|alu_op.alu_add~3_combout\ & 
-- (\uut|instr_decode|Equal1~1_combout\ & (\uut|alu1|Add1~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|alu_op.alu_add~3_combout\,
	datab => \uut|instr_decode|Equal1~1_combout\,
	datac => \uut|alu1|Add1~16_combout\,
	datad => \uut|alu1|Add0~16_combout\,
	combout => \uut|alu1|result[8]~135_combout\);

-- Location: LCCOMB_X65_Y36_N10
\uut|alu1|result[8]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[8]~134_combout\ = (\uut|instr_decode|Equal5~0_combout\ & \uut|alu1|ShiftLeft0~63_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|instr_decode|Equal5~0_combout\,
	datad => \uut|alu1|ShiftLeft0~63_combout\,
	combout => \uut|alu1|result[8]~134_combout\);

-- Location: LCCOMB_X70_Y35_N26
\uut|alu1|result[8]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[8]~137_combout\ = (\uut|alu1|result[8]~136_combout\) # ((\uut|alu1|result[8]~135_combout\) # ((\uut|alu1|result[3]~70_combout\) # (\uut|alu1|result[8]~134_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[8]~136_combout\,
	datab => \uut|alu1|result[8]~135_combout\,
	datac => \uut|alu1|result[3]~70_combout\,
	datad => \uut|alu1|result[8]~134_combout\,
	combout => \uut|alu1|result[8]~137_combout\);

-- Location: LCCOMB_X68_Y34_N0
\uut|pc_calculation|Add0~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Add0~57_combout\ = (!\uut|instr_decode|Equal7~0_combout\ & !\uut|instr_decode|Equal6~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|instr_decode|Equal7~0_combout\,
	datad => \uut|instr_decode|Equal6~0_combout\,
	combout => \uut|pc_calculation|Add0~57_combout\);

-- Location: LCCOMB_X68_Y34_N24
\uut|Pipe_alu_out[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|Pipe_alu_out[4]~9_combout\ = ((\uut|alu_in2[3]~61_combout\) # ((\uut|alu_in2[4]~62_combout\) # (\uut|pc_calculation|Add0~57_combout\))) # (!\uut|alu1|ShiftLeft0~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftLeft0~12_combout\,
	datab => \uut|alu_in2[3]~61_combout\,
	datac => \uut|alu_in2[4]~62_combout\,
	datad => \uut|pc_calculation|Add0~57_combout\,
	combout => \uut|Pipe_alu_out[4]~9_combout\);

-- Location: LCCOMB_X68_Y34_N10
\uut|Pipe_alu_out[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|Pipe_alu_out[4]~8_combout\ = (\uut|alu1|ShiftLeft0~12_combout\ & (\uut|alu_in2[3]~61_combout\ & (!\uut|alu_in2[4]~62_combout\ & !\uut|pc_calculation|Add0~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftLeft0~12_combout\,
	datab => \uut|alu_in2[3]~61_combout\,
	datac => \uut|alu_in2[4]~62_combout\,
	datad => \uut|pc_calculation|Add0~57_combout\,
	combout => \uut|Pipe_alu_out[4]~8_combout\);

-- Location: LCCOMB_X70_Y35_N20
\uut|alu1|result[8]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[8]~132_combout\ = (\uut|alu1|result[8]~62_combout\ & (((\uut|alu1|result[8]~63_combout\ & \uut|Pipe_alu_out[4]~8_combout\)) # (!\uut|Pipe_alu_out[4]~9_combout\))) # (!\uut|alu1|result[8]~62_combout\ & (\uut|alu1|result[8]~63_combout\ & 
-- ((\uut|Pipe_alu_out[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[8]~62_combout\,
	datab => \uut|alu1|result[8]~63_combout\,
	datac => \uut|Pipe_alu_out[4]~9_combout\,
	datad => \uut|Pipe_alu_out[4]~8_combout\,
	combout => \uut|alu1|result[8]~132_combout\);

-- Location: LCCOMB_X70_Y35_N24
\uut|alu1|result[8]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[8]~138_combout\ = (!\uut|Pipe_alu_out[4]~7_combout\ & ((\uut|alu1|result[8]~133_combout\) # ((\uut|alu1|result[8]~137_combout\) # (\uut|alu1|result[8]~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[8]~133_combout\,
	datab => \uut|Pipe_alu_out[4]~7_combout\,
	datac => \uut|alu1|result[8]~137_combout\,
	datad => \uut|alu1|result[8]~132_combout\,
	combout => \uut|alu1|result[8]~138_combout\);

-- Location: FF_X70_Y35_N25
\uut|Pipe_alu_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|alu1|result[8]~138_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_alu_out\(8));

-- Location: LCCOMB_X70_Y32_N24
\uut|rf_in1[8]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[8]~21_combout\ = (\uut|Pipe_wb_sel.wb_alu~q\ & (\uut|rf_in1[0]~2_combout\ & (\uut|Pipe_mul_out\(8)))) # (!\uut|Pipe_wb_sel.wb_alu~q\ & ((\uut|Pipe_alu_out\(8)) # ((\uut|rf_in1[0]~2_combout\ & \uut|Pipe_mul_out\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_wb_sel.wb_alu~q\,
	datab => \uut|rf_in1[0]~2_combout\,
	datac => \uut|Pipe_mul_out\(8),
	datad => \uut|Pipe_alu_out\(8),
	combout => \uut|rf_in1[8]~21_combout\);

-- Location: LCCOMB_X63_Y23_N10
\bus1|c2_rdatabus[8]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[8]~95_combout\ = (\my_counter|read_addr\(0) & ((\my_counter|read_addr\(1)) # ((\my_counter|count[1][8]~q\)))) # (!\my_counter|read_addr\(0) & (!\my_counter|read_addr\(1) & (\my_counter|count[0][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|read_addr\(0),
	datab => \my_counter|read_addr\(1),
	datac => \my_counter|count[0][8]~q\,
	datad => \my_counter|count[1][8]~q\,
	combout => \bus1|c2_rdatabus[8]~95_combout\);

-- Location: LCCOMB_X63_Y23_N20
\bus1|c2_rdatabus[8]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[8]~96_combout\ = (\my_counter|read_addr\(1) & ((\bus1|c2_rdatabus[8]~95_combout\ & ((\my_counter|count[3][8]~q\))) # (!\bus1|c2_rdatabus[8]~95_combout\ & (\my_counter|count[2][8]~q\)))) # (!\my_counter|read_addr\(1) & 
-- (((\bus1|c2_rdatabus[8]~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[2][8]~q\,
	datab => \my_counter|count[3][8]~q\,
	datac => \my_counter|read_addr\(1),
	datad => \bus1|c2_rdatabus[8]~95_combout\,
	combout => \bus1|c2_rdatabus[8]~96_combout\);

-- Location: LCCOMB_X56_Y28_N8
\my_dma|wstart_reg[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|wstart_reg[8]~feeder_combout\ = \bus1|S4_WDATABUS[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|S4_WDATABUS[8]~8_combout\,
	combout => \my_dma|wstart_reg[8]~feeder_combout\);

-- Location: FF_X56_Y28_N9
\my_dma|wstart_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|wstart_reg[8]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|wstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstart_reg\(8));

-- Location: FF_X55_Y28_N1
\my_dma|rstart_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[8]~8_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|rstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstart_reg\(8));

-- Location: LCCOMB_X55_Y28_N0
\bus1|c2_rdatabus[8]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[8]~89_combout\ = (\my_dma|ck_S4_ADDRBUS\(1) & (((\my_dma|rstart_reg\(8) & \my_dma|ck_S4_ADDRBUS\(0))))) # (!\my_dma|ck_S4_ADDRBUS\(1) & ((\my_dma|wstart_reg\(8)) # ((!\my_dma|ck_S4_ADDRBUS\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|wstart_reg\(8),
	datab => \my_dma|ck_S4_ADDRBUS\(1),
	datac => \my_dma|rstart_reg\(8),
	datad => \my_dma|ck_S4_ADDRBUS\(0),
	combout => \bus1|c2_rdatabus[8]~89_combout\);

-- Location: LCCOMB_X56_Y28_N30
\bus1|c2_rdatabus[8]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[8]~90_combout\ = (\bus1|c2_rdatabus[8]~89_combout\ & ((\my_dma|ck_S4_ADDRBUS\(0)) # ((\my_dma|wstep_reg\(8))))) # (!\bus1|c2_rdatabus[8]~89_combout\ & (!\my_dma|ck_S4_ADDRBUS\(0) & ((\my_dma|rstep_reg\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[8]~89_combout\,
	datab => \my_dma|ck_S4_ADDRBUS\(0),
	datac => \my_dma|wstep_reg\(8),
	datad => \my_dma|rstep_reg\(8),
	combout => \bus1|c2_rdatabus[8]~90_combout\);

-- Location: LCCOMB_X59_Y32_N14
\bus1|c2_rdatabus[8]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[8]~91_combout\ = (\my_dma|ck_S4_ADDRBUS\(0) & (\my_dma|raddr_reg\(8) & !\bus1|c2_rdatabus[21]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_dma|ck_S4_ADDRBUS\(0),
	datac => \my_dma|raddr_reg\(8),
	datad => \bus1|c2_rdatabus[21]~8_combout\,
	combout => \bus1|c2_rdatabus[8]~91_combout\);

-- Location: LCCOMB_X60_Y32_N28
\bus1|c2_rdatabus[8]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[8]~92_combout\ = (\bus1|c2_rdatabus[0]~10_combout\ & (\bus1|c1_wdatabus[8]~9_combout\ & \bus2|S2_WDATABUS[3]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[0]~10_combout\,
	datac => \bus1|c1_wdatabus[8]~9_combout\,
	datad => \bus2|S2_WDATABUS[3]~1_combout\,
	combout => \bus1|c2_rdatabus[8]~92_combout\);

-- Location: LCCOMB_X60_Y32_N6
\bus1|c2_rdatabus[8]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[8]~93_combout\ = (\bus1|c2_rdatabus[21]~6_combout\ & (((\bus1|c2_rdatabus[8]~92_combout\) # (!\bus1|c2_rdatabus[21]~5_combout\)))) # (!\bus1|c2_rdatabus[21]~6_combout\ & (\bus1|c2_rdatabus[8]~91_combout\ & 
-- (\bus1|c2_rdatabus[21]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[8]~91_combout\,
	datab => \bus1|c2_rdatabus[21]~6_combout\,
	datac => \bus1|c2_rdatabus[21]~5_combout\,
	datad => \bus1|c2_rdatabus[8]~92_combout\,
	combout => \bus1|c2_rdatabus[8]~93_combout\);

-- Location: LCCOMB_X60_Y32_N16
\bus1|c2_rdatabus[8]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[8]~94_combout\ = (\bus1|c2_rdatabus[21]~7_combout\ & ((\bus1|c2_rdatabus[8]~93_combout\ & (\bus1|c2_rdatabus[8]~90_combout\)) # (!\bus1|c2_rdatabus[8]~93_combout\ & ((\my_dma|count_reg\(8)))))) # (!\bus1|c2_rdatabus[21]~7_combout\ & 
-- (((\bus1|c2_rdatabus[8]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[8]~90_combout\,
	datab => \my_dma|count_reg\(8),
	datac => \bus1|c2_rdatabus[21]~7_combout\,
	datad => \bus1|c2_rdatabus[8]~93_combout\,
	combout => \bus1|c2_rdatabus[8]~94_combout\);

-- Location: LCCOMB_X60_Y32_N10
\bus1|c2_rdatabus[8]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[8]~97_combout\ = (\bus1|c2_rdatabus[0]~14_combout\ & ((\bus1|c2_rdatabus[8]~94_combout\) # ((\bus1|c2_rdatabus[21]~1_combout\ & \bus1|c2_rdatabus[8]~96_combout\)))) # (!\bus1|c2_rdatabus[0]~14_combout\ & (\bus1|c2_rdatabus[21]~1_combout\ 
-- & (\bus1|c2_rdatabus[8]~96_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[0]~14_combout\,
	datab => \bus1|c2_rdatabus[21]~1_combout\,
	datac => \bus1|c2_rdatabus[8]~96_combout\,
	datad => \bus1|c2_rdatabus[8]~94_combout\,
	combout => \bus1|c2_rdatabus[8]~97_combout\);

-- Location: LCCOMB_X60_Y32_N12
\uut|rf_in1[8]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[8]~22_combout\ = (\uut|rf_in1[8]~21_combout\) # ((\uut|rf_in1[0]~5_combout\ & ((\bus1|c2_rdatabus[8]~88_combout\) # (\bus1|c2_rdatabus[8]~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|rf_in1[8]~21_combout\,
	datab => \bus1|c2_rdatabus[8]~88_combout\,
	datac => \uut|rf_in1[0]~5_combout\,
	datad => \bus1|c2_rdatabus[8]~97_combout\,
	combout => \uut|rf_in1[8]~22_combout\);

-- Location: FF_X63_Y32_N13
\uut|register_file|reg_out[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[8]~22_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[3][8]~q\);

-- Location: FF_X62_Y29_N25
\uut|register_file|reg_out[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[8]~22_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[2][8]~q\);

-- Location: LCCOMB_X60_Y32_N26
\uut|register_file|reg_out[7][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[7][8]~feeder_combout\ = \uut|rf_in1[8]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[8]~22_combout\,
	combout => \uut|register_file|reg_out[7][8]~feeder_combout\);

-- Location: FF_X60_Y32_N27
\uut|register_file|reg_out[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[7][8]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[7][8]~q\);

-- Location: FF_X66_Y29_N27
\uut|register_file|reg_out[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[8]~22_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[6][8]~q\);

-- Location: LCCOMB_X63_Y29_N18
\uut|register_file|reg_out[5][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[5][8]~feeder_combout\ = \uut|rf_in1[8]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[8]~22_combout\,
	combout => \uut|register_file|reg_out[5][8]~feeder_combout\);

-- Location: FF_X63_Y29_N19
\uut|register_file|reg_out[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[5][8]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[5][8]~q\);

-- Location: FF_X66_Y29_N17
\uut|register_file|reg_out[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[8]~22_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[4][8]~q\);

-- Location: LCCOMB_X66_Y29_N16
\uut|register_file|Mux55~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux55~5_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|instr_decode|rs2[0]~17_combout\)))) # (!\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|instr_decode|rs2[0]~17_combout\ & (\uut|register_file|reg_out[5][8]~q\)) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|reg_out[4][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[1]~16_combout\,
	datab => \uut|register_file|reg_out[5][8]~q\,
	datac => \uut|register_file|reg_out[4][8]~q\,
	datad => \uut|instr_decode|rs2[0]~17_combout\,
	combout => \uut|register_file|Mux55~5_combout\);

-- Location: LCCOMB_X66_Y29_N26
\uut|register_file|Mux55~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux55~6_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|Mux55~5_combout\ & (\uut|register_file|reg_out[7][8]~q\)) # (!\uut|register_file|Mux55~5_combout\ & ((\uut|register_file|reg_out[6][8]~q\))))) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|register_file|Mux55~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[1]~16_combout\,
	datab => \uut|register_file|reg_out[7][8]~q\,
	datac => \uut|register_file|reg_out[6][8]~q\,
	datad => \uut|register_file|Mux55~5_combout\,
	combout => \uut|register_file|Mux55~6_combout\);

-- Location: LCCOMB_X63_Y29_N4
\uut|register_file|reg_out[1][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[1][8]~feeder_combout\ = \uut|rf_in1[8]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[8]~22_combout\,
	combout => \uut|register_file|reg_out[1][8]~feeder_combout\);

-- Location: FF_X63_Y29_N5
\uut|register_file|reg_out[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[1][8]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[1][8]~q\);

-- Location: LCCOMB_X63_Y32_N20
\uut|register_file|Mux55~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux55~7_combout\ = (\uut|register_file|Mux42~2_combout\ & ((\uut|register_file|Mux55~6_combout\) # ((!\uut|register_file|Mux42~1_combout\)))) # (!\uut|register_file|Mux42~2_combout\ & (((\uut|register_file|reg_out[1][8]~q\ & 
-- \uut|register_file|Mux42~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux42~2_combout\,
	datab => \uut|register_file|Mux55~6_combout\,
	datac => \uut|register_file|reg_out[1][8]~q\,
	datad => \uut|register_file|Mux42~1_combout\,
	combout => \uut|register_file|Mux55~7_combout\);

-- Location: LCCOMB_X63_Y32_N2
\uut|register_file|Mux55~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux55~8_combout\ = (\uut|register_file|Mux42~0_combout\ & ((\uut|register_file|Mux55~7_combout\ & (\uut|register_file|reg_out[3][8]~q\)) # (!\uut|register_file|Mux55~7_combout\ & ((\uut|register_file|reg_out[2][8]~q\))))) # 
-- (!\uut|register_file|Mux42~0_combout\ & (((\uut|register_file|Mux55~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[3][8]~q\,
	datab => \uut|register_file|Mux42~0_combout\,
	datac => \uut|register_file|reg_out[2][8]~q\,
	datad => \uut|register_file|Mux55~7_combout\,
	combout => \uut|register_file|Mux55~8_combout\);

-- Location: FF_X62_Y32_N31
\uut|register_file|reg_out[11][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[8]~22_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[11][8]~q\);

-- Location: LCCOMB_X67_Y31_N26
\uut|register_file|reg_out[9][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[9][8]~feeder_combout\ = \uut|rf_in1[8]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[8]~22_combout\,
	combout => \uut|register_file|reg_out[9][8]~feeder_combout\);

-- Location: FF_X67_Y31_N27
\uut|register_file|reg_out[9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[9][8]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[9][8]~q\);

-- Location: FF_X66_Y32_N29
\uut|register_file|reg_out[10][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[8]~22_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[10][8]~q\);

-- Location: FF_X66_Y32_N19
\uut|register_file|reg_out[8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[8]~22_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[8][8]~q\);

-- Location: LCCOMB_X66_Y32_N28
\uut|register_file|Mux55~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux55~2_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & (\uut|instr_decode|rs2[1]~16_combout\)) # (!\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|instr_decode|rs2[1]~16_combout\ & (\uut|register_file|reg_out[10][8]~q\)) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|reg_out[8][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[0]~17_combout\,
	datab => \uut|instr_decode|rs2[1]~16_combout\,
	datac => \uut|register_file|reg_out[10][8]~q\,
	datad => \uut|register_file|reg_out[8][8]~q\,
	combout => \uut|register_file|Mux55~2_combout\);

-- Location: LCCOMB_X67_Y31_N4
\uut|register_file|Mux55~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux55~3_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|Mux55~2_combout\ & (\uut|register_file|reg_out[11][8]~q\)) # (!\uut|register_file|Mux55~2_combout\ & ((\uut|register_file|reg_out[9][8]~q\))))) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|Mux55~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[11][8]~q\,
	datab => \uut|instr_decode|rs2[0]~17_combout\,
	datac => \uut|register_file|reg_out[9][8]~q\,
	datad => \uut|register_file|Mux55~2_combout\,
	combout => \uut|register_file|Mux55~3_combout\);

-- Location: FF_X60_Y29_N17
\uut|register_file|reg_out[13][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[8]~22_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[13][8]~q\);

-- Location: FF_X60_Y29_N3
\uut|register_file|reg_out[12][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[8]~22_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[12][8]~q\);

-- Location: LCCOMB_X63_Y29_N14
\uut|register_file|Mux55~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux55~0_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|reg_out[13][8]~q\) # ((\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|reg_out[12][8]~q\ & 
-- !\uut|instr_decode|rs2[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[13][8]~q\,
	datab => \uut|instr_decode|rs2[0]~17_combout\,
	datac => \uut|register_file|reg_out[12][8]~q\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux55~0_combout\);

-- Location: FF_X67_Y29_N3
\uut|register_file|reg_out[15][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[8]~22_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[15][8]~q\);

-- Location: FF_X67_Y29_N29
\uut|register_file|reg_out[14][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[8]~22_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[14][8]~q\);

-- Location: LCCOMB_X67_Y29_N28
\uut|register_file|Mux55~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux55~1_combout\ = (\uut|register_file|Mux55~0_combout\ & ((\uut|register_file|reg_out[15][8]~q\) # ((!\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|register_file|Mux55~0_combout\ & (((\uut|register_file|reg_out[14][8]~q\ & 
-- \uut|instr_decode|rs2[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux55~0_combout\,
	datab => \uut|register_file|reg_out[15][8]~q\,
	datac => \uut|register_file|reg_out[14][8]~q\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux55~1_combout\);

-- Location: LCCOMB_X66_Y31_N2
\uut|register_file|Mux55~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux55~4_combout\ = (\uut|instr_decode|rs2[3]~15_combout\ & ((\uut|instr_decode|rs2[2]~18_combout\ & ((\uut|register_file|Mux55~1_combout\))) # (!\uut|instr_decode|rs2[2]~18_combout\ & (\uut|register_file|Mux55~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux55~3_combout\,
	datab => \uut|instr_decode|rs2[2]~18_combout\,
	datac => \uut|instr_decode|rs2[3]~15_combout\,
	datad => \uut|register_file|Mux55~1_combout\,
	combout => \uut|register_file|Mux55~4_combout\);

-- Location: LCCOMB_X65_Y32_N18
\uut|register_file|Mux55~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux55~9_combout\ = (\uut|register_file|Mux55~4_combout\) # ((!\uut|instr_decode|rs2[3]~15_combout\ & \uut|register_file|Mux55~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|instr_decode|rs2[3]~15_combout\,
	datac => \uut|register_file|Mux55~8_combout\,
	datad => \uut|register_file|Mux55~4_combout\,
	combout => \uut|register_file|Mux55~9_combout\);

-- Location: LCCOMB_X65_Y32_N12
\uut|alu_in2[8]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu_in2[8]~55_combout\ = (\uut|instr_decode|operand_sel~0_combout\ & (\IRAM|auto_generated|q_a\(8) & (!\uut|instr_decode|immediate[12]~10_combout\))) # (!\uut|instr_decode|operand_sel~0_combout\ & (((\uut|register_file|Mux55~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|operand_sel~0_combout\,
	datab => \IRAM|auto_generated|q_a\(8),
	datac => \uut|instr_decode|immediate[12]~10_combout\,
	datad => \uut|register_file|Mux55~9_combout\,
	combout => \uut|alu_in2[8]~55_combout\);

-- Location: LCCOMB_X65_Y32_N6
\uut|alu1|ShiftLeft0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~10_combout\ = (!\uut|alu_in2[8]~55_combout\ & (!\uut|alu_in2[10]~53_combout\ & (!\uut|alu_in2[9]~54_combout\ & !\uut|alu_in2[11]~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[8]~55_combout\,
	datab => \uut|alu_in2[10]~53_combout\,
	datac => \uut|alu_in2[9]~54_combout\,
	datad => \uut|alu_in2[11]~52_combout\,
	combout => \uut|alu1|ShiftLeft0~10_combout\);

-- Location: LCCOMB_X63_Y34_N30
\uut|alu1|ShiftLeft0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~11_combout\ = (!\uut|alu_in2[7]~78_combout\ & (!\uut|alu_in2[6]~56_combout\ & (!\uut|alu_in2[5]~57_combout\ & \uut|alu1|ShiftLeft0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[7]~78_combout\,
	datab => \uut|alu_in2[6]~56_combout\,
	datac => \uut|alu_in2[5]~57_combout\,
	datad => \uut|alu1|ShiftLeft0~10_combout\,
	combout => \uut|alu1|ShiftLeft0~11_combout\);

-- Location: LCCOMB_X66_Y34_N16
\uut|alu1|ShiftLeft0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~4_combout\ = (!\uut|alu_in2[28]~65_combout\ & (!\uut|alu_in2[29]~64_combout\ & !\uut|alu_in2[30]~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[28]~65_combout\,
	datac => \uut|alu_in2[29]~64_combout\,
	datad => \uut|alu_in2[30]~63_combout\,
	combout => \uut|alu1|ShiftLeft0~4_combout\);

-- Location: LCCOMB_X66_Y34_N26
\uut|alu1|ShiftLeft0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~5_combout\ = (!\uut|alu_in2[25]~68_combout\ & (!\uut|alu_in2[27]~66_combout\ & (!\uut|alu_in2[26]~67_combout\ & \uut|alu1|ShiftLeft0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[25]~68_combout\,
	datab => \uut|alu_in2[27]~66_combout\,
	datac => \uut|alu_in2[26]~67_combout\,
	datad => \uut|alu1|ShiftLeft0~4_combout\,
	combout => \uut|alu1|ShiftLeft0~5_combout\);

-- Location: LCCOMB_X66_Y34_N8
\uut|alu1|ShiftLeft0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~6_combout\ = (!\uut|alu_in2[24]~69_combout\ & (!\uut|alu_in2[23]~70_combout\ & !\uut|alu_in2[22]~71_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu_in2[24]~69_combout\,
	datac => \uut|alu_in2[23]~70_combout\,
	datad => \uut|alu_in2[22]~71_combout\,
	combout => \uut|alu1|ShiftLeft0~6_combout\);

-- Location: LCCOMB_X63_Y34_N26
\uut|alu1|ShiftLeft0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~7_combout\ = (!\uut|alu_in2[19]~74_combout\ & (!\uut|alu_in2[20]~73_combout\ & (!\uut|alu_in2[21]~72_combout\ & \uut|alu1|ShiftLeft0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[19]~74_combout\,
	datab => \uut|alu_in2[20]~73_combout\,
	datac => \uut|alu_in2[21]~72_combout\,
	datad => \uut|alu1|ShiftLeft0~6_combout\,
	combout => \uut|alu1|ShiftLeft0~7_combout\);

-- Location: LCCOMB_X66_Y33_N0
\uut|alu1|ShiftLeft0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~8_combout\ = (!\uut|alu_in2[12]~51_combout\ & (!\uut|alu_in2[13]~50_combout\ & (!\uut|alu_in2[15]~48_combout\ & !\uut|alu_in2[14]~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[12]~51_combout\,
	datab => \uut|alu_in2[13]~50_combout\,
	datac => \uut|alu_in2[15]~48_combout\,
	datad => \uut|alu_in2[14]~49_combout\,
	combout => \uut|alu1|ShiftLeft0~8_combout\);

-- Location: LCCOMB_X63_Y34_N0
\uut|alu1|ShiftLeft0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~9_combout\ = (!\uut|alu_in2[18]~75_combout\ & (\uut|alu1|ShiftLeft0~8_combout\ & (!\uut|alu_in2[17]~76_combout\ & !\uut|alu_in2[16]~77_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[18]~75_combout\,
	datab => \uut|alu1|ShiftLeft0~8_combout\,
	datac => \uut|alu_in2[17]~76_combout\,
	datad => \uut|alu_in2[16]~77_combout\,
	combout => \uut|alu1|ShiftLeft0~9_combout\);

-- Location: LCCOMB_X63_Y34_N12
\uut|alu1|ShiftLeft0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~12_combout\ = (\uut|alu1|ShiftLeft0~11_combout\ & (\uut|alu1|ShiftLeft0~5_combout\ & (\uut|alu1|ShiftLeft0~7_combout\ & \uut|alu1|ShiftLeft0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftLeft0~11_combout\,
	datab => \uut|alu1|ShiftLeft0~5_combout\,
	datac => \uut|alu1|ShiftLeft0~7_combout\,
	datad => \uut|alu1|ShiftLeft0~9_combout\,
	combout => \uut|alu1|ShiftLeft0~12_combout\);

-- Location: LCCOMB_X63_Y34_N18
\uut|alu1|ShiftRight1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~24_combout\ = (\uut|alu1|ShiftLeft0~12_combout\ & ((\uut|instr_decode|operand_sel~0_combout\ & (!\uut|instr_decode|immediate[4]~21_combout\)) # (!\uut|instr_decode|operand_sel~0_combout\ & ((!\uut|register_file|Mux59~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftLeft0~12_combout\,
	datab => \uut|instr_decode|immediate[4]~21_combout\,
	datac => \uut|instr_decode|operand_sel~0_combout\,
	datad => \uut|register_file|Mux59~9_combout\,
	combout => \uut|alu1|ShiftRight1~24_combout\);

-- Location: LCCOMB_X62_Y35_N12
\uut|Pipe_alu_out[21]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|Pipe_alu_out[21]~12_combout\ = (\IRAM|auto_generated|q_a\(26) & (((\uut|alu_in2[3]~61_combout\) # (!\uut|alu1|ShiftRight1~24_combout\)) # (!\uut|alu1|result[16]~204_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[16]~204_combout\,
	datab => \IRAM|auto_generated|q_a\(26),
	datac => \uut|alu_in2[3]~61_combout\,
	datad => \uut|alu1|ShiftRight1~24_combout\,
	combout => \uut|Pipe_alu_out[21]~12_combout\);

-- Location: LCCOMB_X62_Y35_N30
\uut|alu1|result[19]~332\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[19]~332_combout\ = (!\uut|Pipe_alu_out[21]~15_combout\ & (((!\IRAM|auto_generated|q_a\(30)) # (!\uut|alu1|ShiftLeft0~12_combout\)) # (!\IRAM|auto_generated|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(24),
	datab => \uut|Pipe_alu_out[21]~15_combout\,
	datac => \uut|alu1|ShiftLeft0~12_combout\,
	datad => \IRAM|auto_generated|q_a\(30),
	combout => \uut|alu1|result[19]~332_combout\);

-- Location: LCCOMB_X62_Y35_N0
\uut|alu1|result[19]~331\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[19]~331_combout\ = (!\IRAM|auto_generated|q_a\(24) & (\IRAM|auto_generated|q_a\(30) & (\uut|Pipe_alu_out[21]~15_combout\ & !\uut|alu1|ShiftRight1~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(24),
	datab => \IRAM|auto_generated|q_a\(30),
	datac => \uut|Pipe_alu_out[21]~15_combout\,
	datad => \uut|alu1|ShiftRight1~24_combout\,
	combout => \uut|alu1|result[19]~331_combout\);

-- Location: LCCOMB_X62_Y35_N16
\uut|alu1|result[19]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[19]~217_combout\ = (\uut|alu1|result[19]~331_combout\) # ((\uut|Pipe_alu_out[21]~12_combout\ & (\uut|Pipe_alu_out[21]~13_combout\ & \uut|alu1|result[19]~332_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[21]~12_combout\,
	datab => \uut|Pipe_alu_out[21]~13_combout\,
	datac => \uut|alu1|result[19]~332_combout\,
	datad => \uut|alu1|result[19]~331_combout\,
	combout => \uut|alu1|result[19]~217_combout\);

-- Location: LCCOMB_X62_Y35_N10
\uut|alu1|result[19]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[19]~218_combout\ = ((\uut|Pipe_alu_out[21]~14_combout\ & \uut|alu1|result[19]~217_combout\)) # (!\uut|Pipe_alu_out[21]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[21]~17_combout\,
	datab => \uut|Pipe_alu_out[21]~14_combout\,
	datad => \uut|alu1|result[19]~217_combout\,
	combout => \uut|alu1|result[19]~218_combout\);

-- Location: LCCOMB_X69_Y35_N24
\uut|alu1|result[17]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[17]~213_combout\ = (\uut|Pipe_alu_out[21]~14_combout\ & (\uut|Pipe_alu_out[21]~15_combout\)) # (!\uut|Pipe_alu_out[21]~14_combout\ & ((\uut|Pipe_alu_out[21]~15_combout\ & (\uut|register_file|Mux14~9_combout\ & 
-- \uut|alu_in2[17]~76_combout\)) # (!\uut|Pipe_alu_out[21]~15_combout\ & ((\uut|register_file|Mux14~9_combout\) # (\uut|alu_in2[17]~76_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[21]~14_combout\,
	datab => \uut|Pipe_alu_out[21]~15_combout\,
	datac => \uut|register_file|Mux14~9_combout\,
	datad => \uut|alu_in2[17]~76_combout\,
	combout => \uut|alu1|result[17]~213_combout\);

-- Location: LCCOMB_X62_Y38_N18
\uut|alu1|ShiftLeft0~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftLeft0~114_combout\ = (\uut|alu1|ShiftLeft0~14_combout\ & (!\uut|alu_in2[1]~59_combout\ & (!\uut|alu_in2[2]~60_combout\ & !\uut|alu_in2[3]~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftLeft0~14_combout\,
	datab => \uut|alu_in2[1]~59_combout\,
	datac => \uut|alu_in2[2]~60_combout\,
	datad => \uut|alu_in2[3]~61_combout\,
	combout => \uut|alu1|ShiftLeft0~114_combout\);

-- Location: LCCOMB_X62_Y35_N20
\uut|alu1|result[17]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[17]~211_combout\ = (\uut|Pipe_alu_out[21]~12_combout\ & (\uut|Pipe_alu_out[21]~13_combout\)) # (!\uut|Pipe_alu_out[21]~12_combout\ & ((\uut|Pipe_alu_out[21]~13_combout\ & (\uut|alu1|Add1~34_combout\)) # (!\uut|Pipe_alu_out[21]~13_combout\ 
-- & ((\uut|alu1|ShiftLeft0~73_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[21]~12_combout\,
	datab => \uut|Pipe_alu_out[21]~13_combout\,
	datac => \uut|alu1|Add1~34_combout\,
	datad => \uut|alu1|ShiftLeft0~73_combout\,
	combout => \uut|alu1|result[17]~211_combout\);

-- Location: LCCOMB_X62_Y35_N18
\uut|alu1|result[17]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[17]~212_combout\ = (\uut|alu1|result[17]~211_combout\ & ((\uut|alu1|ShiftLeft0~114_combout\) # ((!\uut|Pipe_alu_out[21]~12_combout\)))) # (!\uut|alu1|result[17]~211_combout\ & (((\uut|alu1|ShiftLeft0~59_combout\ & 
-- \uut|Pipe_alu_out[21]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftLeft0~114_combout\,
	datab => \uut|alu1|result[17]~211_combout\,
	datac => \uut|alu1|ShiftLeft0~59_combout\,
	datad => \uut|Pipe_alu_out[21]~12_combout\,
	combout => \uut|alu1|result[17]~212_combout\);

-- Location: LCCOMB_X67_Y34_N18
\uut|alu1|ShiftRight1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~27_combout\ = (\uut|alu_in2[1]~59_combout\ & (\uut|register_file|Mux11~9_combout\)) # (!\uut|alu_in2[1]~59_combout\ & ((\uut|register_file|Mux13~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|register_file|Mux11~9_combout\,
	datac => \uut|register_file|Mux13~9_combout\,
	datad => \uut|alu_in2[1]~59_combout\,
	combout => \uut|alu1|ShiftRight1~27_combout\);

-- Location: LCCOMB_X67_Y34_N22
\uut|alu1|ShiftRight1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~30_combout\ = (\uut|alu_in2[0]~58_combout\ & (\uut|alu1|ShiftRight1~27_combout\)) # (!\uut|alu_in2[0]~58_combout\ & ((\uut|alu1|ShiftRight1~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu1|ShiftRight1~27_combout\,
	datac => \uut|alu_in2[0]~58_combout\,
	datad => \uut|alu1|ShiftRight1~20_combout\,
	combout => \uut|alu1|ShiftRight1~30_combout\);

-- Location: LCCOMB_X69_Y35_N14
\uut|alu1|ShiftRight1~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~61_combout\ = (!\uut|alu_in2[3]~61_combout\ & ((\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftRight1~29_combout\)) # (!\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftRight1~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftRight1~29_combout\,
	datab => \uut|alu_in2[2]~60_combout\,
	datac => \uut|alu_in2[3]~61_combout\,
	datad => \uut|alu1|ShiftRight1~30_combout\,
	combout => \uut|alu1|ShiftRight1~61_combout\);

-- Location: LCCOMB_X69_Y35_N12
\uut|alu1|ShiftRight0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~53_combout\ = (\uut|alu1|ShiftRight1~61_combout\) # ((\uut|alu1|ShiftRight0~34_combout\ & \uut|alu_in2[3]~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu1|ShiftRight0~34_combout\,
	datac => \uut|alu1|ShiftRight1~61_combout\,
	datad => \uut|alu_in2[3]~61_combout\,
	combout => \uut|alu1|ShiftRight0~53_combout\);

-- Location: LCCOMB_X69_Y35_N26
\uut|alu1|result[17]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[17]~214_combout\ = (\uut|alu1|result[16]~204_combout\ & (((\uut|Pipe_alu_out[21]~29_combout\) # (\uut|alu1|ShiftRight0~53_combout\)))) # (!\uut|alu1|result[16]~204_combout\ & (\uut|alu_in2[1]~59_combout\ & 
-- (!\uut|Pipe_alu_out[21]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[16]~204_combout\,
	datab => \uut|alu_in2[1]~59_combout\,
	datac => \uut|Pipe_alu_out[21]~29_combout\,
	datad => \uut|alu1|ShiftRight0~53_combout\,
	combout => \uut|alu1|result[17]~214_combout\);

-- Location: LCCOMB_X68_Y39_N4
\uut|alu1|ShiftRight1~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~62_combout\ = (\uut|alu_in2[3]~61_combout\ & ((\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftRight1~44_combout\)) # (!\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftRight1~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[3]~61_combout\,
	datab => \uut|alu1|ShiftRight1~44_combout\,
	datac => \uut|alu1|ShiftRight1~28_combout\,
	datad => \uut|alu_in2[2]~60_combout\,
	combout => \uut|alu1|ShiftRight1~62_combout\);

-- Location: LCCOMB_X69_Y35_N6
\uut|alu1|ShiftRight1~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~63_combout\ = (\uut|alu1|ShiftRight1~61_combout\) # (\uut|alu1|ShiftRight1~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|alu1|ShiftRight1~61_combout\,
	datad => \uut|alu1|ShiftRight1~62_combout\,
	combout => \uut|alu1|ShiftRight1~63_combout\);

-- Location: LCCOMB_X69_Y35_N16
\uut|alu1|result[17]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[17]~215_combout\ = (\uut|Pipe_alu_out[21]~29_combout\ & ((\uut|alu1|result[17]~214_combout\ & (\uut|register_file|Mux0~9_combout\)) # (!\uut|alu1|result[17]~214_combout\ & ((\uut|alu1|ShiftRight1~63_combout\))))) # 
-- (!\uut|Pipe_alu_out[21]~29_combout\ & (((\uut|alu1|result[17]~214_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux0~9_combout\,
	datab => \uut|Pipe_alu_out[21]~29_combout\,
	datac => \uut|alu1|result[17]~214_combout\,
	datad => \uut|alu1|ShiftRight1~63_combout\,
	combout => \uut|alu1|result[17]~215_combout\);

-- Location: LCCOMB_X69_Y35_N2
\uut|alu1|result[17]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[17]~216_combout\ = (\uut|Pipe_alu_out[21]~14_combout\ & ((\uut|alu1|result[17]~213_combout\ & ((\uut|alu1|result[17]~215_combout\))) # (!\uut|alu1|result[17]~213_combout\ & (\uut|alu1|result[17]~212_combout\)))) # 
-- (!\uut|Pipe_alu_out[21]~14_combout\ & (\uut|alu1|result[17]~213_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[21]~14_combout\,
	datab => \uut|alu1|result[17]~213_combout\,
	datac => \uut|alu1|result[17]~212_combout\,
	datad => \uut|alu1|result[17]~215_combout\,
	combout => \uut|alu1|result[17]~216_combout\);

-- Location: LCCOMB_X69_Y35_N22
\uut|alu1|result[17]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[17]~219_combout\ = (\uut|alu1|Add0~34_combout\ & (((!\uut|alu1|result[19]~218_combout\ & \uut|alu1|result[17]~216_combout\)) # (!\uut|Pipe_alu_out[21]~17_combout\))) # (!\uut|alu1|Add0~34_combout\ & (((!\uut|alu1|result[19]~218_combout\ & 
-- \uut|alu1|result[17]~216_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|Add0~34_combout\,
	datab => \uut|Pipe_alu_out[21]~17_combout\,
	datac => \uut|alu1|result[19]~218_combout\,
	datad => \uut|alu1|result[17]~216_combout\,
	combout => \uut|alu1|result[17]~219_combout\);

-- Location: FF_X69_Y35_N23
\uut|Pipe_alu_out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|alu1|result[17]~219_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_alu_out\(17));

-- Location: FF_X70_Y32_N9
\uut|Pipe_mul_out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|mult|Mult0|auto_generated|w569w\(17),
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_mul_out\(17));

-- Location: LCCOMB_X70_Y32_N8
\uut|rf_in1[17]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[17]~39_combout\ = (\uut|Pipe_wb_sel.wb_alu~q\ & (((\uut|Pipe_mul_out\(17) & \uut|rf_in1[0]~2_combout\)))) # (!\uut|Pipe_wb_sel.wb_alu~q\ & ((\uut|Pipe_alu_out\(17)) # ((\uut|Pipe_mul_out\(17) & \uut|rf_in1[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_wb_sel.wb_alu~q\,
	datab => \uut|Pipe_alu_out\(17),
	datac => \uut|Pipe_mul_out\(17),
	datad => \uut|rf_in1[0]~2_combout\,
	combout => \uut|rf_in1[17]~39_combout\);

-- Location: LCCOMB_X61_Y28_N14
\uut|rf_in1[17]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[17]~40_combout\ = (\uut|rf_in1[17]~39_combout\) # ((\uut|rf_in1[0]~5_combout\ & ((\bus1|c2_rdatabus[17]~178_combout\) # (\bus1|c2_rdatabus[17]~187_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|rf_in1[17]~39_combout\,
	datab => \bus1|c2_rdatabus[17]~178_combout\,
	datac => \uut|rf_in1[0]~5_combout\,
	datad => \bus1|c2_rdatabus[17]~187_combout\,
	combout => \uut|rf_in1[17]~40_combout\);

-- Location: FF_X66_Y28_N7
\uut|register_file|reg_out[1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[17]~40_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[1][17]~q\);

-- Location: LCCOMB_X62_Y29_N30
\uut|register_file|Mux14~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux14~5_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|instr_decode|rs1[1]~2_combout\ & (\uut|register_file|reg_out[6][17]~q\)) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|reg_out[4][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[6][17]~q\,
	datab => \uut|instr_decode|rs1[0]~3_combout\,
	datac => \uut|register_file|reg_out[4][17]~q\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux14~5_combout\);

-- Location: LCCOMB_X62_Y28_N30
\uut|register_file|Mux14~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux14~6_combout\ = (\uut|register_file|Mux14~5_combout\ & (((\uut|register_file|reg_out[7][17]~q\) # (!\uut|instr_decode|rs1[0]~3_combout\)))) # (!\uut|register_file|Mux14~5_combout\ & (\uut|register_file|reg_out[5][17]~q\ & 
-- ((\uut|instr_decode|rs1[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux14~5_combout\,
	datab => \uut|register_file|reg_out[5][17]~q\,
	datac => \uut|register_file|reg_out[7][17]~q\,
	datad => \uut|instr_decode|rs1[0]~3_combout\,
	combout => \uut|register_file|Mux14~6_combout\);

-- Location: LCCOMB_X66_Y28_N20
\uut|register_file|Mux14~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux14~7_combout\ = (\uut|register_file|Mux29~5_combout\ & (((\uut|register_file|Mux14~6_combout\) # (!\uut|register_file|Mux29~4_combout\)))) # (!\uut|register_file|Mux29~5_combout\ & (\uut|register_file|reg_out[1][17]~q\ & 
-- (\uut|register_file|Mux29~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[1][17]~q\,
	datab => \uut|register_file|Mux29~5_combout\,
	datac => \uut|register_file|Mux29~4_combout\,
	datad => \uut|register_file|Mux14~6_combout\,
	combout => \uut|register_file|Mux14~7_combout\);

-- Location: LCCOMB_X66_Y28_N12
\uut|register_file|Mux14~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux14~8_combout\ = (\uut|register_file|Mux29~16_combout\ & ((\uut|register_file|Mux14~7_combout\ & (\uut|register_file|reg_out[3][17]~q\)) # (!\uut|register_file|Mux14~7_combout\ & ((\uut|register_file|reg_out[2][17]~q\))))) # 
-- (!\uut|register_file|Mux29~16_combout\ & (\uut|register_file|Mux14~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux29~16_combout\,
	datab => \uut|register_file|Mux14~7_combout\,
	datac => \uut|register_file|reg_out[3][17]~q\,
	datad => \uut|register_file|reg_out[2][17]~q\,
	combout => \uut|register_file|Mux14~8_combout\);

-- Location: LCCOMB_X60_Y29_N30
\uut|register_file|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux14~0_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|register_file|reg_out[13][17]~q\) # (\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|instr_decode|rs1[0]~3_combout\ & (\uut|register_file|reg_out[12][17]~q\ & 
-- ((!\uut|instr_decode|rs1[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[0]~3_combout\,
	datab => \uut|register_file|reg_out[12][17]~q\,
	datac => \uut|register_file|reg_out[13][17]~q\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux14~0_combout\);

-- Location: LCCOMB_X67_Y29_N20
\uut|register_file|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux14~1_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|Mux14~0_combout\ & (\uut|register_file|reg_out[15][17]~q\)) # (!\uut|register_file|Mux14~0_combout\ & ((\uut|register_file|reg_out[14][17]~q\))))) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|register_file|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[1]~2_combout\,
	datab => \uut|register_file|reg_out[15][17]~q\,
	datac => \uut|register_file|reg_out[14][17]~q\,
	datad => \uut|register_file|Mux14~0_combout\,
	combout => \uut|register_file|Mux14~1_combout\);

-- Location: LCCOMB_X63_Y31_N0
\uut|register_file|Mux14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux14~2_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|reg_out[10][17]~q\))) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & (\uut|register_file|reg_out[8][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[8][17]~q\,
	datab => \uut|instr_decode|rs1[0]~3_combout\,
	datac => \uut|register_file|reg_out[10][17]~q\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux14~2_combout\);

-- Location: LCCOMB_X61_Y29_N12
\uut|register_file|Mux14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux14~3_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|Mux14~2_combout\ & (\uut|register_file|reg_out[11][17]~q\)) # (!\uut|register_file|Mux14~2_combout\ & ((\uut|register_file|reg_out[9][17]~q\))))) # 
-- (!\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|register_file|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[11][17]~q\,
	datab => \uut|instr_decode|rs1[0]~3_combout\,
	datac => \uut|register_file|reg_out[9][17]~q\,
	datad => \uut|register_file|Mux14~2_combout\,
	combout => \uut|register_file|Mux14~3_combout\);

-- Location: LCCOMB_X66_Y28_N2
\uut|register_file|Mux14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux14~4_combout\ = (\uut|instr_decode|rs1[3]~1_combout\ & ((\uut|instr_decode|rs1[2]~4_combout\ & (\uut|register_file|Mux14~1_combout\)) # (!\uut|instr_decode|rs1[2]~4_combout\ & ((\uut|register_file|Mux14~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux14~1_combout\,
	datab => \uut|instr_decode|rs1[3]~1_combout\,
	datac => \uut|instr_decode|rs1[2]~4_combout\,
	datad => \uut|register_file|Mux14~3_combout\,
	combout => \uut|register_file|Mux14~4_combout\);

-- Location: LCCOMB_X66_Y28_N0
\uut|register_file|Mux14~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux14~9_combout\ = (\uut|register_file|Mux14~4_combout\) # ((\uut|register_file|Mux14~8_combout\ & !\uut|instr_decode|rs1[3]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux14~8_combout\,
	datab => \uut|instr_decode|rs1[3]~1_combout\,
	datad => \uut|register_file|Mux14~4_combout\,
	combout => \uut|register_file|Mux14~9_combout\);

-- Location: LCCOMB_X72_Y32_N16
\uut|Pipe_mul_out[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|Pipe_mul_out[14]~feeder_combout\ = \uut|mult|Mult0|auto_generated|w569w\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|mult|Mult0|auto_generated|w569w\(14),
	combout => \uut|Pipe_mul_out[14]~feeder_combout\);

-- Location: FF_X72_Y32_N17
\uut|Pipe_mul_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|Pipe_mul_out[14]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_mul_out\(14));

-- Location: LCCOMB_X60_Y35_N14
\uut|alu1|result[14]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[14]~90_combout\ = (\uut|register_file|Mux17~9_combout\ & ((\uut|instr_decode|alu_op.alu_or~1_combout\) # ((\uut|instr_decode|alu_op.alu_and~1_combout\ & \uut|alu_in2[14]~49_combout\)))) # (!\uut|register_file|Mux17~9_combout\ & 
-- (\uut|instr_decode|alu_op.alu_or~1_combout\ & ((\uut|alu_in2[14]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux17~9_combout\,
	datab => \uut|instr_decode|alu_op.alu_or~1_combout\,
	datac => \uut|instr_decode|alu_op.alu_and~1_combout\,
	datad => \uut|alu_in2[14]~49_combout\,
	combout => \uut|alu1|result[14]~90_combout\);

-- Location: LCCOMB_X63_Y38_N18
\uut|alu1|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add0~18_combout\ = (\uut|alu_in2[9]~54_combout\ & ((\uut|register_file|Mux22~9_combout\ & (\uut|alu1|Add0~17\ & VCC)) # (!\uut|register_file|Mux22~9_combout\ & (!\uut|alu1|Add0~17\)))) # (!\uut|alu_in2[9]~54_combout\ & 
-- ((\uut|register_file|Mux22~9_combout\ & (!\uut|alu1|Add0~17\)) # (!\uut|register_file|Mux22~9_combout\ & ((\uut|alu1|Add0~17\) # (GND)))))
-- \uut|alu1|Add0~19\ = CARRY((\uut|alu_in2[9]~54_combout\ & (!\uut|register_file|Mux22~9_combout\ & !\uut|alu1|Add0~17\)) # (!\uut|alu_in2[9]~54_combout\ & ((!\uut|alu1|Add0~17\) # (!\uut|register_file|Mux22~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[9]~54_combout\,
	datab => \uut|register_file|Mux22~9_combout\,
	datad => VCC,
	cin => \uut|alu1|Add0~17\,
	combout => \uut|alu1|Add0~18_combout\,
	cout => \uut|alu1|Add0~19\);

-- Location: LCCOMB_X63_Y38_N20
\uut|alu1|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add0~20_combout\ = ((\uut|alu_in2[10]~53_combout\ $ (\uut|register_file|Mux21~9_combout\ $ (!\uut|alu1|Add0~19\)))) # (GND)
-- \uut|alu1|Add0~21\ = CARRY((\uut|alu_in2[10]~53_combout\ & ((\uut|register_file|Mux21~9_combout\) # (!\uut|alu1|Add0~19\))) # (!\uut|alu_in2[10]~53_combout\ & (\uut|register_file|Mux21~9_combout\ & !\uut|alu1|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[10]~53_combout\,
	datab => \uut|register_file|Mux21~9_combout\,
	datad => VCC,
	cin => \uut|alu1|Add0~19\,
	combout => \uut|alu1|Add0~20_combout\,
	cout => \uut|alu1|Add0~21\);

-- Location: LCCOMB_X63_Y38_N22
\uut|alu1|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add0~22_combout\ = (\uut|alu_in2[11]~52_combout\ & ((\uut|register_file|Mux20~9_combout\ & (\uut|alu1|Add0~21\ & VCC)) # (!\uut|register_file|Mux20~9_combout\ & (!\uut|alu1|Add0~21\)))) # (!\uut|alu_in2[11]~52_combout\ & 
-- ((\uut|register_file|Mux20~9_combout\ & (!\uut|alu1|Add0~21\)) # (!\uut|register_file|Mux20~9_combout\ & ((\uut|alu1|Add0~21\) # (GND)))))
-- \uut|alu1|Add0~23\ = CARRY((\uut|alu_in2[11]~52_combout\ & (!\uut|register_file|Mux20~9_combout\ & !\uut|alu1|Add0~21\)) # (!\uut|alu_in2[11]~52_combout\ & ((!\uut|alu1|Add0~21\) # (!\uut|register_file|Mux20~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[11]~52_combout\,
	datab => \uut|register_file|Mux20~9_combout\,
	datad => VCC,
	cin => \uut|alu1|Add0~21\,
	combout => \uut|alu1|Add0~22_combout\,
	cout => \uut|alu1|Add0~23\);

-- Location: LCCOMB_X63_Y38_N24
\uut|alu1|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add0~24_combout\ = ((\uut|alu_in2[12]~51_combout\ $ (\uut|register_file|Mux19~9_combout\ $ (!\uut|alu1|Add0~23\)))) # (GND)
-- \uut|alu1|Add0~25\ = CARRY((\uut|alu_in2[12]~51_combout\ & ((\uut|register_file|Mux19~9_combout\) # (!\uut|alu1|Add0~23\))) # (!\uut|alu_in2[12]~51_combout\ & (\uut|register_file|Mux19~9_combout\ & !\uut|alu1|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[12]~51_combout\,
	datab => \uut|register_file|Mux19~9_combout\,
	datad => VCC,
	cin => \uut|alu1|Add0~23\,
	combout => \uut|alu1|Add0~24_combout\,
	cout => \uut|alu1|Add0~25\);

-- Location: LCCOMB_X63_Y38_N26
\uut|alu1|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add0~26_combout\ = (\uut|alu_in2[13]~50_combout\ & ((\uut|register_file|Mux18~9_combout\ & (\uut|alu1|Add0~25\ & VCC)) # (!\uut|register_file|Mux18~9_combout\ & (!\uut|alu1|Add0~25\)))) # (!\uut|alu_in2[13]~50_combout\ & 
-- ((\uut|register_file|Mux18~9_combout\ & (!\uut|alu1|Add0~25\)) # (!\uut|register_file|Mux18~9_combout\ & ((\uut|alu1|Add0~25\) # (GND)))))
-- \uut|alu1|Add0~27\ = CARRY((\uut|alu_in2[13]~50_combout\ & (!\uut|register_file|Mux18~9_combout\ & !\uut|alu1|Add0~25\)) # (!\uut|alu_in2[13]~50_combout\ & ((!\uut|alu1|Add0~25\) # (!\uut|register_file|Mux18~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[13]~50_combout\,
	datab => \uut|register_file|Mux18~9_combout\,
	datad => VCC,
	cin => \uut|alu1|Add0~25\,
	combout => \uut|alu1|Add0~26_combout\,
	cout => \uut|alu1|Add0~27\);

-- Location: LCCOMB_X63_Y38_N28
\uut|alu1|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add0~28_combout\ = ((\uut|register_file|Mux17~9_combout\ $ (\uut|alu_in2[14]~49_combout\ $ (!\uut|alu1|Add0~27\)))) # (GND)
-- \uut|alu1|Add0~29\ = CARRY((\uut|register_file|Mux17~9_combout\ & ((\uut|alu_in2[14]~49_combout\) # (!\uut|alu1|Add0~27\))) # (!\uut|register_file|Mux17~9_combout\ & (\uut|alu_in2[14]~49_combout\ & !\uut|alu1|Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux17~9_combout\,
	datab => \uut|alu_in2[14]~49_combout\,
	datad => VCC,
	cin => \uut|alu1|Add0~27\,
	combout => \uut|alu1|Add0~28_combout\,
	cout => \uut|alu1|Add0~29\);

-- Location: LCCOMB_X61_Y35_N2
\uut|alu1|result[14]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[14]~89_combout\ = (\uut|instr_decode|Equal1~1_combout\ & ((\uut|alu1|Add1~28_combout\) # ((\uut|instr_decode|alu_op.alu_add~3_combout\ & \uut|alu1|Add0~28_combout\)))) # (!\uut|instr_decode|Equal1~1_combout\ & 
-- (\uut|instr_decode|alu_op.alu_add~3_combout\ & (\uut|alu1|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|Equal1~1_combout\,
	datab => \uut|instr_decode|alu_op.alu_add~3_combout\,
	datac => \uut|alu1|Add0~28_combout\,
	datad => \uut|alu1|Add1~28_combout\,
	combout => \uut|alu1|result[14]~89_combout\);

-- Location: LCCOMB_X66_Y36_N30
\uut|alu1|result[14]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[14]~88_combout\ = (\uut|instr_decode|Equal5~0_combout\ & ((\uut|alu_in2[3]~61_combout\ & (\uut|alu1|ShiftLeft0~32_combout\)) # (!\uut|alu_in2[3]~61_combout\ & ((\uut|alu1|ShiftLeft0~37_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftLeft0~32_combout\,
	datab => \uut|instr_decode|Equal5~0_combout\,
	datac => \uut|alu1|ShiftLeft0~37_combout\,
	datad => \uut|alu_in2[3]~61_combout\,
	combout => \uut|alu1|result[14]~88_combout\);

-- Location: LCCOMB_X61_Y35_N28
\uut|alu1|result[14]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[14]~91_combout\ = (\uut|alu1|result[14]~90_combout\) # ((\uut|alu1|result[14]~89_combout\) # ((\uut|alu1|result[14]~88_combout\) # (\uut|alu1|result[3]~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[14]~90_combout\,
	datab => \uut|alu1|result[14]~89_combout\,
	datac => \uut|alu1|result[14]~88_combout\,
	datad => \uut|alu1|result[3]~70_combout\,
	combout => \uut|alu1|result[14]~91_combout\);

-- Location: LCCOMB_X65_Y35_N22
\uut|alu1|result[14]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[14]~87_combout\ = (\uut|Pipe_alu_out[3]~6_combout\ & ((\uut|alu_in2[3]~61_combout\ & (\uut|register_file|Mux0~9_combout\)) # (!\uut|alu_in2[3]~61_combout\ & ((\uut|alu1|ShiftRight0~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[3]~6_combout\,
	datab => \uut|alu_in2[3]~61_combout\,
	datac => \uut|register_file|Mux0~9_combout\,
	datad => \uut|alu1|ShiftRight0~21_combout\,
	combout => \uut|alu1|result[14]~87_combout\);

-- Location: LCCOMB_X68_Y36_N8
\uut|alu1|ShiftRight0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~18_combout\ = (\uut|alu_in2[1]~59_combout\ & ((\uut|register_file|Mux15~9_combout\))) # (!\uut|alu_in2[1]~59_combout\ & (\uut|register_file|Mux17~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|register_file|Mux17~9_combout\,
	datac => \uut|alu_in2[1]~59_combout\,
	datad => \uut|register_file|Mux15~9_combout\,
	combout => \uut|alu1|ShiftRight0~18_combout\);

-- Location: LCCOMB_X68_Y36_N6
\uut|alu1|ShiftRight0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~11_combout\ = (\uut|alu_in2[1]~59_combout\ & (\uut|register_file|Mux14~9_combout\)) # (!\uut|alu_in2[1]~59_combout\ & ((\uut|register_file|Mux16~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux14~9_combout\,
	datac => \uut|alu_in2[1]~59_combout\,
	datad => \uut|register_file|Mux16~9_combout\,
	combout => \uut|alu1|ShiftRight0~11_combout\);

-- Location: LCCOMB_X68_Y36_N14
\uut|alu1|ShiftRight0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~19_combout\ = (\uut|alu_in2[0]~58_combout\ & ((\uut|alu1|ShiftRight0~11_combout\))) # (!\uut|alu_in2[0]~58_combout\ & (\uut|alu1|ShiftRight0~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu_in2[0]~58_combout\,
	datac => \uut|alu1|ShiftRight0~18_combout\,
	datad => \uut|alu1|ShiftRight0~11_combout\,
	combout => \uut|alu1|ShiftRight0~19_combout\);

-- Location: LCCOMB_X66_Y35_N0
\uut|Pipe_alu_out[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|Pipe_alu_out[3]~4_combout\ = (!\uut|alu_in2[4]~62_combout\ & (\uut|alu1|ShiftLeft0~12_combout\ & ((\uut|instr_decode|Equal7~0_combout\) # (\uut|instr_decode|Equal6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[4]~62_combout\,
	datab => \uut|instr_decode|Equal7~0_combout\,
	datac => \uut|alu1|ShiftLeft0~12_combout\,
	datad => \uut|instr_decode|Equal6~0_combout\,
	combout => \uut|Pipe_alu_out[3]~4_combout\);

-- Location: LCCOMB_X69_Y36_N0
\uut|alu1|result[14]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[14]~84_combout\ = (\uut|Pipe_alu_out[3]~4_combout\ & ((\uut|alu_in2[3]~61_combout\ & ((\uut|alu1|ShiftRight0~17_combout\))) # (!\uut|alu_in2[3]~61_combout\ & (\uut|alu1|ShiftRight0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftRight0~19_combout\,
	datab => \uut|alu_in2[3]~61_combout\,
	datac => \uut|Pipe_alu_out[3]~4_combout\,
	datad => \uut|alu1|ShiftRight0~17_combout\,
	combout => \uut|alu1|result[14]~84_combout\);

-- Location: LCCOMB_X69_Y36_N30
\uut|alu1|result[14]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[14]~85_combout\ = (\uut|alu1|result[14]~84_combout\) # ((\uut|alu1|ShiftRight0~20_combout\ & (\uut|Pipe_alu_out[3]~5_combout\ & !\uut|alu_in2[3]~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftRight0~20_combout\,
	datab => \uut|Pipe_alu_out[3]~5_combout\,
	datac => \uut|alu_in2[3]~61_combout\,
	datad => \uut|alu1|result[14]~84_combout\,
	combout => \uut|alu1|result[14]~85_combout\);

-- Location: LCCOMB_X69_Y36_N10
\uut|alu1|result[14]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[14]~83_combout\ = (\uut|Pipe_alu_out[3]~4_combout\ & ((\uut|alu_in2[3]~61_combout\ & ((\uut|alu1|ShiftRight0~14_combout\))) # (!\uut|alu_in2[3]~61_combout\ & (\uut|alu1|ShiftRight0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[3]~4_combout\,
	datab => \uut|alu1|ShiftRight0~15_combout\,
	datac => \uut|alu_in2[3]~61_combout\,
	datad => \uut|alu1|ShiftRight0~14_combout\,
	combout => \uut|alu1|result[14]~83_combout\);

-- Location: LCCOMB_X69_Y36_N28
\uut|alu1|result[14]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[14]~86_combout\ = (\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|result[14]~83_combout\))) # (!\uut|alu_in2[2]~60_combout\ & (\uut|alu1|result[14]~85_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[2]~60_combout\,
	datac => \uut|alu1|result[14]~85_combout\,
	datad => \uut|alu1|result[14]~83_combout\,
	combout => \uut|alu1|result[14]~86_combout\);

-- Location: LCCOMB_X61_Y35_N16
\uut|alu1|result[14]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[14]~92_combout\ = (!\uut|Pipe_alu_out[4]~7_combout\ & ((\uut|alu1|result[14]~91_combout\) # ((\uut|alu1|result[14]~87_combout\) # (\uut|alu1|result[14]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[4]~7_combout\,
	datab => \uut|alu1|result[14]~91_combout\,
	datac => \uut|alu1|result[14]~87_combout\,
	datad => \uut|alu1|result[14]~86_combout\,
	combout => \uut|alu1|result[14]~92_combout\);

-- Location: FF_X61_Y35_N17
\uut|Pipe_alu_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|alu1|result[14]~92_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_alu_out\(14));

-- Location: LCCOMB_X68_Y32_N18
\uut|rf_in1[14]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[14]~9_combout\ = (\uut|Pipe_mul_out\(14) & ((\uut|rf_in1[0]~2_combout\) # ((\uut|Pipe_alu_out\(14) & !\uut|Pipe_wb_sel.wb_alu~q\)))) # (!\uut|Pipe_mul_out\(14) & (\uut|Pipe_alu_out\(14) & (!\uut|Pipe_wb_sel.wb_alu~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_mul_out\(14),
	datab => \uut|Pipe_alu_out\(14),
	datac => \uut|Pipe_wb_sel.wb_alu~q\,
	datad => \uut|rf_in1[0]~2_combout\,
	combout => \uut|rf_in1[14]~9_combout\);

-- Location: LCCOMB_X65_Y23_N30
\bus1|c2_rdatabus[14]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[14]~35_combout\ = (\my_counter|read_addr\(0) & ((\my_counter|count[1][14]~q\) # ((\my_counter|read_addr\(1))))) # (!\my_counter|read_addr\(0) & (((!\my_counter|read_addr\(1) & \my_counter|count[0][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|read_addr\(0),
	datab => \my_counter|count[1][14]~q\,
	datac => \my_counter|read_addr\(1),
	datad => \my_counter|count[0][14]~q\,
	combout => \bus1|c2_rdatabus[14]~35_combout\);

-- Location: LCCOMB_X63_Y24_N24
\bus1|c2_rdatabus[14]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[14]~36_combout\ = (\bus1|c2_rdatabus[14]~35_combout\ & (((\my_counter|count[3][14]~q\) # (!\my_counter|read_addr\(1))))) # (!\bus1|c2_rdatabus[14]~35_combout\ & (\my_counter|count[2][14]~q\ & ((\my_counter|read_addr\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[2][14]~q\,
	datab => \bus1|c2_rdatabus[14]~35_combout\,
	datac => \my_counter|count[3][14]~q\,
	datad => \my_counter|read_addr\(1),
	combout => \bus1|c2_rdatabus[14]~36_combout\);

-- Location: FF_X56_Y27_N19
\my_dma|wstep_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[14]~14_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|wstep_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstep_reg\(14));

-- Location: FF_X55_Y26_N31
\my_dma|rstart_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[14]~14_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|rstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstart_reg\(14));

-- Location: LCCOMB_X56_Y27_N24
\my_dma|wstart_reg[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|wstart_reg[14]~feeder_combout\ = \bus1|S4_WDATABUS[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|S4_WDATABUS[14]~14_combout\,
	combout => \my_dma|wstart_reg[14]~feeder_combout\);

-- Location: FF_X56_Y27_N25
\my_dma|wstart_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|wstart_reg[14]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|wstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstart_reg\(14));

-- Location: LCCOMB_X55_Y26_N30
\bus1|c2_rdatabus[14]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[14]~29_combout\ = (\my_dma|ck_S4_ADDRBUS\(0) & ((\my_dma|ck_S4_ADDRBUS\(1) & (\my_dma|rstart_reg\(14))) # (!\my_dma|ck_S4_ADDRBUS\(1) & ((\my_dma|wstart_reg\(14)))))) # (!\my_dma|ck_S4_ADDRBUS\(0) & (!\my_dma|ck_S4_ADDRBUS\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|ck_S4_ADDRBUS\(0),
	datab => \my_dma|ck_S4_ADDRBUS\(1),
	datac => \my_dma|rstart_reg\(14),
	datad => \my_dma|wstart_reg\(14),
	combout => \bus1|c2_rdatabus[14]~29_combout\);

-- Location: LCCOMB_X56_Y27_N18
\bus1|c2_rdatabus[14]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[14]~30_combout\ = (\my_dma|ck_S4_ADDRBUS\(0) & (((\bus1|c2_rdatabus[14]~29_combout\)))) # (!\my_dma|ck_S4_ADDRBUS\(0) & ((\bus1|c2_rdatabus[14]~29_combout\ & ((\my_dma|wstep_reg\(14)))) # (!\bus1|c2_rdatabus[14]~29_combout\ & 
-- (\my_dma|rstep_reg\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|rstep_reg\(14),
	datab => \my_dma|ck_S4_ADDRBUS\(0),
	datac => \my_dma|wstep_reg\(14),
	datad => \bus1|c2_rdatabus[14]~29_combout\,
	combout => \bus1|c2_rdatabus[14]~30_combout\);

-- Location: LCCOMB_X67_Y30_N26
\bus1|c2_rdatabus[14]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[14]~31_combout\ = (\my_dma|ck_S4_ADDRBUS\(0) & (!\bus1|c2_rdatabus[21]~8_combout\ & \my_dma|raddr_reg\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|ck_S4_ADDRBUS\(0),
	datab => \bus1|c2_rdatabus[21]~8_combout\,
	datad => \my_dma|raddr_reg\(14),
	combout => \bus1|c2_rdatabus[14]~31_combout\);

-- Location: LCCOMB_X67_Y30_N28
\bus1|c2_rdatabus[14]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[14]~32_combout\ = (\bus1|c2_rdatabus[0]~10_combout\ & (\bus2|S2_WDATABUS[3]~1_combout\ & \bus1|c1_wdatabus[14]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[0]~10_combout\,
	datab => \bus2|S2_WDATABUS[3]~1_combout\,
	datac => \bus1|c1_wdatabus[14]~15_combout\,
	combout => \bus1|c2_rdatabus[14]~32_combout\);

-- Location: LCCOMB_X67_Y30_N2
\bus1|c2_rdatabus[14]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[14]~33_combout\ = (\bus1|c2_rdatabus[21]~5_combout\ & ((\bus1|c2_rdatabus[21]~6_combout\ & ((\bus1|c2_rdatabus[14]~32_combout\))) # (!\bus1|c2_rdatabus[21]~6_combout\ & (\bus1|c2_rdatabus[14]~31_combout\)))) # 
-- (!\bus1|c2_rdatabus[21]~5_combout\ & (\bus1|c2_rdatabus[21]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~5_combout\,
	datab => \bus1|c2_rdatabus[21]~6_combout\,
	datac => \bus1|c2_rdatabus[14]~31_combout\,
	datad => \bus1|c2_rdatabus[14]~32_combout\,
	combout => \bus1|c2_rdatabus[14]~33_combout\);

-- Location: LCCOMB_X67_Y30_N20
\bus1|c2_rdatabus[14]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[14]~34_combout\ = (\bus1|c2_rdatabus[21]~7_combout\ & ((\bus1|c2_rdatabus[14]~33_combout\ & ((\bus1|c2_rdatabus[14]~30_combout\))) # (!\bus1|c2_rdatabus[14]~33_combout\ & (\my_dma|count_reg\(14))))) # (!\bus1|c2_rdatabus[21]~7_combout\ & 
-- (((\bus1|c2_rdatabus[14]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~7_combout\,
	datab => \my_dma|count_reg\(14),
	datac => \bus1|c2_rdatabus[14]~30_combout\,
	datad => \bus1|c2_rdatabus[14]~33_combout\,
	combout => \bus1|c2_rdatabus[14]~34_combout\);

-- Location: LCCOMB_X67_Y30_N18
\bus1|c2_rdatabus[14]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[14]~37_combout\ = (\bus1|c2_rdatabus[0]~14_combout\ & ((\bus1|c2_rdatabus[14]~34_combout\) # ((\bus1|c2_rdatabus[14]~36_combout\ & \bus1|c2_rdatabus[21]~1_combout\)))) # (!\bus1|c2_rdatabus[0]~14_combout\ & 
-- (\bus1|c2_rdatabus[14]~36_combout\ & (\bus1|c2_rdatabus[21]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[0]~14_combout\,
	datab => \bus1|c2_rdatabus[14]~36_combout\,
	datac => \bus1|c2_rdatabus[21]~1_combout\,
	datad => \bus1|c2_rdatabus[14]~34_combout\,
	combout => \bus1|c2_rdatabus[14]~37_combout\);

-- Location: LCCOMB_X67_Y30_N12
\uut|rf_in1[14]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[14]~10_combout\ = (\uut|rf_in1[14]~9_combout\) # ((\uut|rf_in1[0]~5_combout\ & ((\bus1|c2_rdatabus[14]~28_combout\) # (\bus1|c2_rdatabus[14]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[14]~28_combout\,
	datab => \uut|rf_in1[0]~5_combout\,
	datac => \uut|rf_in1[14]~9_combout\,
	datad => \bus1|c2_rdatabus[14]~37_combout\,
	combout => \uut|rf_in1[14]~10_combout\);

-- Location: LCCOMB_X67_Y32_N12
\uut|register_file|reg_out[15][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[15][14]~feeder_combout\ = \uut|rf_in1[14]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[14]~10_combout\,
	combout => \uut|register_file|reg_out[15][14]~feeder_combout\);

-- Location: FF_X67_Y32_N13
\uut|register_file|reg_out[15][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[15][14]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[15][14]~q\);

-- Location: LCCOMB_X68_Y29_N4
\uut|register_file|Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux17~0_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|register_file|reg_out[13][14]~q\) # (\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|instr_decode|rs1[0]~3_combout\ & (\uut|register_file|reg_out[12][14]~q\ & 
-- ((!\uut|instr_decode|rs1[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[12][14]~q\,
	datab => \uut|instr_decode|rs1[0]~3_combout\,
	datac => \uut|register_file|reg_out[13][14]~q\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux17~0_combout\);

-- Location: LCCOMB_X67_Y29_N16
\uut|register_file|Mux17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux17~1_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|Mux17~0_combout\ & (\uut|register_file|reg_out[15][14]~q\)) # (!\uut|register_file|Mux17~0_combout\ & ((\uut|register_file|reg_out[14][14]~q\))))) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|register_file|Mux17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[1]~2_combout\,
	datab => \uut|register_file|reg_out[15][14]~q\,
	datac => \uut|register_file|reg_out[14][14]~q\,
	datad => \uut|register_file|Mux17~0_combout\,
	combout => \uut|register_file|Mux17~1_combout\);

-- Location: LCCOMB_X67_Y32_N24
\uut|register_file|Mux17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux17~2_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|instr_decode|rs1[1]~2_combout\ & (\uut|register_file|reg_out[10][14]~q\)) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|reg_out[8][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[10][14]~q\,
	datab => \uut|register_file|reg_out[8][14]~q\,
	datac => \uut|instr_decode|rs1[0]~3_combout\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux17~2_combout\);

-- Location: LCCOMB_X67_Y32_N26
\uut|register_file|Mux17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux17~3_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|Mux17~2_combout\ & (\uut|register_file|reg_out[11][14]~q\)) # (!\uut|register_file|Mux17~2_combout\ & ((\uut|register_file|reg_out[9][14]~q\))))) # 
-- (!\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|register_file|Mux17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[11][14]~q\,
	datab => \uut|instr_decode|rs1[0]~3_combout\,
	datac => \uut|register_file|reg_out[9][14]~q\,
	datad => \uut|register_file|Mux17~2_combout\,
	combout => \uut|register_file|Mux17~3_combout\);

-- Location: LCCOMB_X67_Y32_N18
\uut|register_file|Mux17~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux17~4_combout\ = (\uut|instr_decode|rs1[3]~1_combout\ & ((\uut|instr_decode|rs1[2]~4_combout\ & (\uut|register_file|Mux17~1_combout\)) # (!\uut|instr_decode|rs1[2]~4_combout\ & ((\uut|register_file|Mux17~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[3]~1_combout\,
	datab => \uut|register_file|Mux17~1_combout\,
	datac => \uut|register_file|Mux17~3_combout\,
	datad => \uut|instr_decode|rs1[2]~4_combout\,
	combout => \uut|register_file|Mux17~4_combout\);

-- Location: LCCOMB_X66_Y25_N0
\uut|register_file|Mux17~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux17~5_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|reg_out[6][14]~q\))) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & (\uut|register_file|reg_out[4][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[4][14]~q\,
	datab => \uut|instr_decode|rs1[0]~3_combout\,
	datac => \uut|register_file|reg_out[6][14]~q\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux17~5_combout\);

-- Location: LCCOMB_X66_Y26_N20
\uut|register_file|Mux17~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux17~6_combout\ = (\uut|register_file|Mux17~5_combout\ & ((\uut|register_file|reg_out[7][14]~q\) # ((!\uut|instr_decode|rs1[0]~3_combout\)))) # (!\uut|register_file|Mux17~5_combout\ & (((\uut|register_file|reg_out[5][14]~q\ & 
-- \uut|instr_decode|rs1[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[7][14]~q\,
	datab => \uut|register_file|Mux17~5_combout\,
	datac => \uut|register_file|reg_out[5][14]~q\,
	datad => \uut|instr_decode|rs1[0]~3_combout\,
	combout => \uut|register_file|Mux17~6_combout\);

-- Location: LCCOMB_X66_Y26_N18
\uut|register_file|Mux17~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux17~7_combout\ = (\uut|register_file|Mux29~4_combout\ & ((\uut|register_file|Mux29~5_combout\ & ((\uut|register_file|Mux17~6_combout\))) # (!\uut|register_file|Mux29~5_combout\ & (\uut|register_file|reg_out[1][14]~q\)))) # 
-- (!\uut|register_file|Mux29~4_combout\ & (\uut|register_file|Mux29~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux29~4_combout\,
	datab => \uut|register_file|Mux29~5_combout\,
	datac => \uut|register_file|reg_out[1][14]~q\,
	datad => \uut|register_file|Mux17~6_combout\,
	combout => \uut|register_file|Mux17~7_combout\);

-- Location: LCCOMB_X66_Y30_N20
\uut|register_file|Mux17~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux17~8_combout\ = (\uut|register_file|Mux29~16_combout\ & ((\uut|register_file|Mux17~7_combout\ & (\uut|register_file|reg_out[3][14]~q\)) # (!\uut|register_file|Mux17~7_combout\ & ((\uut|register_file|reg_out[2][14]~q\))))) # 
-- (!\uut|register_file|Mux29~16_combout\ & (((\uut|register_file|Mux17~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux29~16_combout\,
	datab => \uut|register_file|reg_out[3][14]~q\,
	datac => \uut|register_file|reg_out[2][14]~q\,
	datad => \uut|register_file|Mux17~7_combout\,
	combout => \uut|register_file|Mux17~8_combout\);

-- Location: LCCOMB_X66_Y30_N22
\uut|register_file|Mux17~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux17~9_combout\ = (\uut|register_file|Mux17~4_combout\) # ((!\uut|instr_decode|rs1[3]~1_combout\ & \uut|register_file|Mux17~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|instr_decode|rs1[3]~1_combout\,
	datac => \uut|register_file|Mux17~4_combout\,
	datad => \uut|register_file|Mux17~8_combout\,
	combout => \uut|register_file|Mux17~9_combout\);

-- Location: FF_X70_Y32_N27
\uut|Pipe_mul_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|mult|Mult0|auto_generated|w569w\(15),
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_mul_out\(15));

-- Location: LCCOMB_X66_Y35_N16
\uut|alu1|result[15]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[15]~80_combout\ = (\uut|instr_decode|Equal6~0_combout\ & (\uut|alu1|ShiftRight0~13_combout\ & (!\uut|alu_in2[1]~59_combout\ & !\uut|alu_in2[0]~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|Equal6~0_combout\,
	datab => \uut|alu1|ShiftRight0~13_combout\,
	datac => \uut|alu_in2[1]~59_combout\,
	datad => \uut|alu_in2[0]~58_combout\,
	combout => \uut|alu1|result[15]~80_combout\);

-- Location: LCCOMB_X66_Y35_N2
\uut|alu1|result[15]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[15]~81_combout\ = (\uut|alu1|ShiftLeft0~12_combout\ & (\uut|alu_in2[4]~62_combout\ & ((\uut|instr_decode|Equal7~0_combout\) # (\uut|alu1|result[15]~80_combout\)))) # (!\uut|alu1|ShiftLeft0~12_combout\ & 
-- (((\uut|instr_decode|Equal7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[4]~62_combout\,
	datab => \uut|instr_decode|Equal7~0_combout\,
	datac => \uut|alu1|ShiftLeft0~12_combout\,
	datad => \uut|alu1|result[15]~80_combout\,
	combout => \uut|alu1|result[15]~81_combout\);

-- Location: LCCOMB_X68_Y36_N12
\uut|alu1|ShiftRight0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~12_combout\ = (\uut|alu_in2[0]~58_combout\ & (\uut|alu1|ShiftRight1~21_combout\)) # (!\uut|alu_in2[0]~58_combout\ & ((\uut|alu1|ShiftRight0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu_in2[0]~58_combout\,
	datac => \uut|alu1|ShiftRight1~21_combout\,
	datad => \uut|alu1|ShiftRight0~11_combout\,
	combout => \uut|alu1|ShiftRight0~12_combout\);

-- Location: LCCOMB_X68_Y36_N30
\uut|alu1|result[7]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[7]~78_combout\ = (\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftRight0~10_combout\)) # (!\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftRight0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftRight0~10_combout\,
	datac => \uut|alu_in2[2]~60_combout\,
	datad => \uut|alu1|ShiftRight0~12_combout\,
	combout => \uut|alu1|result[7]~78_combout\);

-- Location: LCCOMB_X66_Y35_N26
\uut|alu1|result[15]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[15]~79_combout\ = (\uut|Pipe_alu_out[3]~4_combout\ & ((\uut|alu_in2[3]~61_combout\ & (\uut|alu1|ShiftRight1~25_combout\)) # (!\uut|alu_in2[3]~61_combout\ & ((\uut|alu1|result[7]~78_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftRight1~25_combout\,
	datab => \uut|alu_in2[3]~61_combout\,
	datac => \uut|alu1|result[7]~78_combout\,
	datad => \uut|Pipe_alu_out[3]~4_combout\,
	combout => \uut|alu1|result[15]~79_combout\);

-- Location: LCCOMB_X63_Y38_N30
\uut|alu1|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|Add0~30_combout\ = (\uut|alu_in2[15]~48_combout\ & ((\uut|register_file|Mux16~9_combout\ & (\uut|alu1|Add0~29\ & VCC)) # (!\uut|register_file|Mux16~9_combout\ & (!\uut|alu1|Add0~29\)))) # (!\uut|alu_in2[15]~48_combout\ & 
-- ((\uut|register_file|Mux16~9_combout\ & (!\uut|alu1|Add0~29\)) # (!\uut|register_file|Mux16~9_combout\ & ((\uut|alu1|Add0~29\) # (GND)))))
-- \uut|alu1|Add0~31\ = CARRY((\uut|alu_in2[15]~48_combout\ & (!\uut|register_file|Mux16~9_combout\ & !\uut|alu1|Add0~29\)) # (!\uut|alu_in2[15]~48_combout\ & ((!\uut|alu1|Add0~29\) # (!\uut|register_file|Mux16~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[15]~48_combout\,
	datab => \uut|register_file|Mux16~9_combout\,
	datad => VCC,
	cin => \uut|alu1|Add0~29\,
	combout => \uut|alu1|Add0~30_combout\,
	cout => \uut|alu1|Add0~31\);

-- Location: LCCOMB_X65_Y35_N30
\uut|alu1|result[15]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[15]~75_combout\ = (\uut|instr_decode|alu_op.alu_add~3_combout\ & ((\uut|alu1|Add0~30_combout\) # ((\uut|instr_decode|Equal1~1_combout\ & \uut|alu1|Add1~30_combout\)))) # (!\uut|instr_decode|alu_op.alu_add~3_combout\ & 
-- (((\uut|instr_decode|Equal1~1_combout\ & \uut|alu1|Add1~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|alu_op.alu_add~3_combout\,
	datab => \uut|alu1|Add0~30_combout\,
	datac => \uut|instr_decode|Equal1~1_combout\,
	datad => \uut|alu1|Add1~30_combout\,
	combout => \uut|alu1|result[15]~75_combout\);

-- Location: LCCOMB_X65_Y35_N0
\uut|alu1|result[15]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[15]~74_combout\ = (\uut|alu_in2[15]~48_combout\ & ((\uut|instr_decode|alu_op.alu_or~1_combout\) # ((\uut|instr_decode|alu_op.alu_and~1_combout\ & \uut|register_file|Mux16~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|alu_op.alu_or~1_combout\,
	datab => \uut|instr_decode|alu_op.alu_and~1_combout\,
	datac => \uut|alu_in2[15]~48_combout\,
	datad => \uut|register_file|Mux16~9_combout\,
	combout => \uut|alu1|result[15]~74_combout\);

-- Location: LCCOMB_X65_Y35_N28
\uut|alu1|result[15]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[15]~76_combout\ = (\uut|alu1|result[15]~75_combout\) # ((\uut|alu1|result[15]~74_combout\) # ((\uut|instr_decode|alu_op.alu_or~1_combout\ & \uut|register_file|Mux16~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|alu_op.alu_or~1_combout\,
	datab => \uut|register_file|Mux16~9_combout\,
	datac => \uut|alu1|result[15]~75_combout\,
	datad => \uut|alu1|result[15]~74_combout\,
	combout => \uut|alu1|result[15]~76_combout\);

-- Location: LCCOMB_X66_Y35_N18
\uut|alu1|result[15]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[15]~77_combout\ = (\uut|alu1|result[15]~76_combout\) # ((\uut|instr_decode|Equal5~0_combout\ & (\uut|alu1|ShiftRight1~24_combout\ & \uut|alu1|ShiftLeft0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|Equal5~0_combout\,
	datab => \uut|alu1|result[15]~76_combout\,
	datac => \uut|alu1|ShiftRight1~24_combout\,
	datad => \uut|alu1|ShiftLeft0~27_combout\,
	combout => \uut|alu1|result[15]~77_combout\);

-- Location: LCCOMB_X66_Y35_N10
\uut|alu1|result[15]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[15]~82_combout\ = (\uut|alu1|result[15]~79_combout\) # ((\uut|alu1|result[15]~77_combout\) # ((\uut|register_file|Mux0~9_combout\ & \uut|alu1|result[15]~81_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux0~9_combout\,
	datab => \uut|alu1|result[15]~81_combout\,
	datac => \uut|alu1|result[15]~79_combout\,
	datad => \uut|alu1|result[15]~77_combout\,
	combout => \uut|alu1|result[15]~82_combout\);

-- Location: FF_X66_Y35_N11
\uut|Pipe_alu_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|alu1|result[15]~82_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_alu_out\(15));

-- Location: LCCOMB_X70_Y32_N26
\uut|rf_in1[15]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[15]~7_combout\ = (\uut|Pipe_wb_sel.wb_alu~q\ & (\uut|rf_in1[0]~2_combout\ & (\uut|Pipe_mul_out\(15)))) # (!\uut|Pipe_wb_sel.wb_alu~q\ & ((\uut|Pipe_alu_out\(15)) # ((\uut|rf_in1[0]~2_combout\ & \uut|Pipe_mul_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_wb_sel.wb_alu~q\,
	datab => \uut|rf_in1[0]~2_combout\,
	datac => \uut|Pipe_mul_out\(15),
	datad => \uut|Pipe_alu_out\(15),
	combout => \uut|rf_in1[15]~7_combout\);

-- Location: LCCOMB_X59_Y28_N20
\uut|rf_in1[15]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[15]~8_combout\ = (\uut|rf_in1[15]~7_combout\) # ((\uut|rf_in1[0]~5_combout\ & ((\bus1|c2_rdatabus[15]~18_combout\) # (\bus1|c2_rdatabus[15]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[15]~18_combout\,
	datab => \uut|rf_in1[15]~7_combout\,
	datac => \uut|rf_in1[0]~5_combout\,
	datad => \bus1|c2_rdatabus[15]~27_combout\,
	combout => \uut|rf_in1[15]~8_combout\);

-- Location: FF_X65_Y29_N31
\uut|register_file|reg_out[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[15]~8_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[3][15]~q\);

-- Location: LCCOMB_X66_Y26_N28
\uut|register_file|Mux48~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux48~5_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|reg_out[6][15]~q\) # ((\uut|instr_decode|rs2[0]~17_combout\)))) # (!\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|register_file|reg_out[4][15]~q\ & 
-- !\uut|instr_decode|rs2[0]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[6][15]~q\,
	datab => \uut|register_file|reg_out[4][15]~q\,
	datac => \uut|instr_decode|rs2[1]~16_combout\,
	datad => \uut|instr_decode|rs2[0]~17_combout\,
	combout => \uut|register_file|Mux48~5_combout\);

-- Location: LCCOMB_X66_Y26_N6
\uut|register_file|Mux48~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux48~6_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|Mux48~5_combout\ & ((\uut|register_file|reg_out[7][15]~q\))) # (!\uut|register_file|Mux48~5_combout\ & (\uut|register_file|reg_out[5][15]~q\)))) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|Mux48~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[0]~17_combout\,
	datab => \uut|register_file|reg_out[5][15]~q\,
	datac => \uut|register_file|reg_out[7][15]~q\,
	datad => \uut|register_file|Mux48~5_combout\,
	combout => \uut|register_file|Mux48~6_combout\);

-- Location: LCCOMB_X66_Y26_N16
\uut|register_file|Mux48~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux48~7_combout\ = (\uut|register_file|Mux42~2_combout\ & ((\uut|register_file|Mux48~6_combout\) # ((!\uut|register_file|Mux42~1_combout\)))) # (!\uut|register_file|Mux42~2_combout\ & (((\uut|register_file|reg_out[1][15]~q\ & 
-- \uut|register_file|Mux42~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux48~6_combout\,
	datab => \uut|register_file|Mux42~2_combout\,
	datac => \uut|register_file|reg_out[1][15]~q\,
	datad => \uut|register_file|Mux42~1_combout\,
	combout => \uut|register_file|Mux48~7_combout\);

-- Location: LCCOMB_X65_Y28_N24
\uut|register_file|Mux48~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux48~8_combout\ = (\uut|register_file|Mux48~7_combout\ & ((\uut|register_file|reg_out[3][15]~q\) # ((!\uut|register_file|Mux42~0_combout\)))) # (!\uut|register_file|Mux48~7_combout\ & (((\uut|register_file|reg_out[2][15]~q\ & 
-- \uut|register_file|Mux42~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[3][15]~q\,
	datab => \uut|register_file|Mux48~7_combout\,
	datac => \uut|register_file|reg_out[2][15]~q\,
	datad => \uut|register_file|Mux42~0_combout\,
	combout => \uut|register_file|Mux48~8_combout\);

-- Location: LCCOMB_X68_Y29_N2
\uut|register_file|Mux48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux48~0_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|reg_out[13][15]~q\) # ((\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|reg_out[12][15]~q\ & 
-- !\uut|instr_decode|rs2[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[13][15]~q\,
	datab => \uut|instr_decode|rs2[0]~17_combout\,
	datac => \uut|register_file|reg_out[12][15]~q\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux48~0_combout\);

-- Location: LCCOMB_X67_Y31_N12
\uut|register_file|Mux48~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux48~1_combout\ = (\uut|register_file|Mux48~0_combout\ & (((\uut|register_file|reg_out[15][15]~q\) # (!\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|register_file|Mux48~0_combout\ & (\uut|register_file|reg_out[14][15]~q\ & 
-- ((\uut|instr_decode|rs2[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[14][15]~q\,
	datab => \uut|register_file|Mux48~0_combout\,
	datac => \uut|register_file|reg_out[15][15]~q\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux48~1_combout\);

-- Location: LCCOMB_X63_Y26_N14
\uut|register_file|Mux48~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux48~2_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|reg_out[10][15]~q\) # ((\uut|instr_decode|rs2[0]~17_combout\)))) # (!\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|register_file|reg_out[8][15]~q\ & 
-- !\uut|instr_decode|rs2[0]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[10][15]~q\,
	datab => \uut|register_file|reg_out[8][15]~q\,
	datac => \uut|instr_decode|rs2[1]~16_combout\,
	datad => \uut|instr_decode|rs2[0]~17_combout\,
	combout => \uut|register_file|Mux48~2_combout\);

-- Location: LCCOMB_X66_Y31_N18
\uut|register_file|Mux48~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux48~3_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|Mux48~2_combout\ & ((\uut|register_file|reg_out[11][15]~q\))) # (!\uut|register_file|Mux48~2_combout\ & (\uut|register_file|reg_out[9][15]~q\)))) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|Mux48~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[0]~17_combout\,
	datab => \uut|register_file|reg_out[9][15]~q\,
	datac => \uut|register_file|reg_out[11][15]~q\,
	datad => \uut|register_file|Mux48~2_combout\,
	combout => \uut|register_file|Mux48~3_combout\);

-- Location: LCCOMB_X66_Y31_N24
\uut|register_file|Mux48~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux48~4_combout\ = (\uut|instr_decode|rs2[3]~15_combout\ & ((\uut|instr_decode|rs2[2]~18_combout\ & (\uut|register_file|Mux48~1_combout\)) # (!\uut|instr_decode|rs2[2]~18_combout\ & ((\uut|register_file|Mux48~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[3]~15_combout\,
	datab => \uut|instr_decode|rs2[2]~18_combout\,
	datac => \uut|register_file|Mux48~1_combout\,
	datad => \uut|register_file|Mux48~3_combout\,
	combout => \uut|register_file|Mux48~4_combout\);

-- Location: LCCOMB_X66_Y31_N14
\uut|register_file|Mux48~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux48~9_combout\ = (\uut|register_file|Mux48~4_combout\) # ((!\uut|instr_decode|rs2[3]~15_combout\ & \uut|register_file|Mux48~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[3]~15_combout\,
	datac => \uut|register_file|Mux48~8_combout\,
	datad => \uut|register_file|Mux48~4_combout\,
	combout => \uut|register_file|Mux48~9_combout\);

-- Location: LCCOMB_X66_Y33_N8
\uut|alu_in2[15]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu_in2[15]~48_combout\ = (\uut|instr_decode|operand_sel~0_combout\ & ((\uut|instr_decode|immediate[15]~6_combout\) # ((\uut|instr_decode|immediate[15]~3_combout\)))) # (!\uut|instr_decode|operand_sel~0_combout\ & 
-- (((\uut|register_file|Mux48~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|immediate[15]~6_combout\,
	datab => \uut|instr_decode|operand_sel~0_combout\,
	datac => \uut|register_file|Mux48~9_combout\,
	datad => \uut|instr_decode|immediate[15]~3_combout\,
	combout => \uut|alu_in2[15]~48_combout\);

-- Location: LCCOMB_X70_Y33_N12
\uut|alu1|result[16]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[16]~200_combout\ = \IRAM|auto_generated|q_a\(24) $ (\IRAM|auto_generated|q_a\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IRAM|auto_generated|q_a\(24),
	datad => \IRAM|auto_generated|q_a\(30),
	combout => \uut|alu1|result[16]~200_combout\);

-- Location: LCCOMB_X70_Y33_N26
\uut|alu1|result[16]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[16]~196_combout\ = (!\IRAM|auto_generated|q_a\(30) & ((\uut|register_file|Mux15~9_combout\) # (\uut|alu_in2[16]~77_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(30),
	datac => \uut|register_file|Mux15~9_combout\,
	datad => \uut|alu_in2[16]~77_combout\,
	combout => \uut|alu1|result[16]~196_combout\);

-- Location: LCCOMB_X61_Y36_N26
\uut|alu1|result[16]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[16]~198_combout\ = (\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftLeft0~49_combout\)) # (!\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftLeft0~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu1|ShiftLeft0~49_combout\,
	datac => \uut|alu_in2[2]~60_combout\,
	datad => \uut|alu1|ShiftLeft0~51_combout\,
	combout => \uut|alu1|result[16]~198_combout\);

-- Location: LCCOMB_X70_Y33_N28
\uut|alu1|result[16]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[16]~197_combout\ = (\uut|alu_in2[4]~62_combout\ & (\uut|alu1|ShiftLeft0~47_combout\ & (!\uut|alu_in2[2]~60_combout\))) # (!\uut|alu_in2[4]~62_combout\ & (((\uut|alu1|ShiftLeft0~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftLeft0~47_combout\,
	datab => \uut|alu_in2[2]~60_combout\,
	datac => \uut|alu_in2[4]~62_combout\,
	datad => \uut|alu1|ShiftLeft0~70_combout\,
	combout => \uut|alu1|result[16]~197_combout\);

-- Location: LCCOMB_X70_Y33_N10
\uut|alu1|result[16]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[16]~199_combout\ = (\uut|alu_in2[3]~61_combout\ & (!\uut|alu_in2[4]~62_combout\ & (\uut|alu1|result[16]~198_combout\))) # (!\uut|alu_in2[3]~61_combout\ & (((\uut|alu1|result[16]~197_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[4]~62_combout\,
	datab => \uut|alu_in2[3]~61_combout\,
	datac => \uut|alu1|result[16]~198_combout\,
	datad => \uut|alu1|result[16]~197_combout\,
	combout => \uut|alu1|result[16]~199_combout\);

-- Location: LCCOMB_X70_Y33_N22
\uut|alu1|result[16]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[16]~201_combout\ = (!\uut|alu1|result[16]~200_combout\ & ((\uut|alu1|result[16]~196_combout\) # ((\uut|Pipe_alu_out[29]~11_combout\ & \uut|alu1|result[16]~199_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[16]~200_combout\,
	datab => \uut|Pipe_alu_out[29]~11_combout\,
	datac => \uut|alu1|result[16]~196_combout\,
	datad => \uut|alu1|result[16]~199_combout\,
	combout => \uut|alu1|result[16]~201_combout\);

-- Location: LCCOMB_X70_Y33_N2
\uut|alu1|ShiftRight1~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~64_combout\ = (\uut|alu1|ShiftRight1~24_combout\ & ((\uut|alu_in2[3]~61_combout\ & ((\uut|alu1|ShiftRight1~16_combout\))) # (!\uut|alu_in2[3]~61_combout\ & (\uut|alu1|result[8]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftRight1~24_combout\,
	datab => \uut|alu_in2[3]~61_combout\,
	datac => \uut|alu1|result[8]~63_combout\,
	datad => \uut|alu1|ShiftRight1~16_combout\,
	combout => \uut|alu1|ShiftRight1~64_combout\);

-- Location: LCCOMB_X70_Y33_N14
\uut|alu1|ShiftRight0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~54_combout\ = (\uut|alu1|ShiftRight1~64_combout\) # ((\uut|register_file|Mux0~9_combout\ & !\uut|alu1|ShiftRight1~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|register_file|Mux0~9_combout\,
	datac => \uut|alu1|ShiftRight1~24_combout\,
	datad => \uut|alu1|ShiftRight1~64_combout\,
	combout => \uut|alu1|ShiftRight0~54_combout\);

-- Location: LCCOMB_X70_Y33_N16
\uut|alu1|result[16]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[16]~206_combout\ = (\IRAM|auto_generated|q_a\(30) & ((\IRAM|auto_generated|q_a\(24)) # ((\uut|alu1|ShiftRight1~64_combout\)))) # (!\IRAM|auto_generated|q_a\(30) & (!\IRAM|auto_generated|q_a\(24) & (\uut|alu_in2[0]~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(30),
	datab => \IRAM|auto_generated|q_a\(24),
	datac => \uut|alu_in2[0]~58_combout\,
	datad => \uut|alu1|ShiftRight1~64_combout\,
	combout => \uut|alu1|result[16]~206_combout\);

-- Location: LCCOMB_X70_Y33_N4
\uut|alu1|result[16]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[16]~207_combout\ = (\IRAM|auto_generated|q_a\(24) & ((\uut|alu1|result[16]~206_combout\ & (\uut|alu1|ShiftRight0~54_combout\)) # (!\uut|alu1|result[16]~206_combout\ & ((\uut|alu1|Add0~32_combout\))))) # (!\IRAM|auto_generated|q_a\(24) & 
-- (((\uut|alu1|result[16]~206_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(24),
	datab => \uut|alu1|ShiftRight0~54_combout\,
	datac => \uut|alu1|Add0~32_combout\,
	datad => \uut|alu1|result[16]~206_combout\,
	combout => \uut|alu1|result[16]~207_combout\);

-- Location: LCCOMB_X70_Y33_N8
\uut|alu1|result[16]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[16]~202_combout\ = (\IRAM|auto_generated|q_a\(30) & ((\uut|register_file|Mux15~9_combout\) # ((\uut|alu_in2[16]~77_combout\)))) # (!\IRAM|auto_generated|q_a\(30) & (((\uut|alu1|Add0~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(30),
	datab => \uut|register_file|Mux15~9_combout\,
	datac => \uut|alu1|Add0~32_combout\,
	datad => \uut|alu_in2[16]~77_combout\,
	combout => \uut|alu1|result[16]~202_combout\);

-- Location: LCCOMB_X70_Y33_N30
\uut|alu1|result[16]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[16]~203_combout\ = (\uut|alu1|result[16]~200_combout\ & (\uut|register_file|Mux15~9_combout\ & ((\uut|alu_in2[16]~77_combout\)))) # (!\uut|alu1|result[16]~200_combout\ & (((\uut|alu1|result[16]~202_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[16]~200_combout\,
	datab => \uut|register_file|Mux15~9_combout\,
	datac => \uut|alu1|result[16]~202_combout\,
	datad => \uut|alu_in2[16]~77_combout\,
	combout => \uut|alu1|result[16]~203_combout\);

-- Location: LCCOMB_X70_Y33_N20
\uut|alu1|result[16]~330\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[16]~330_combout\ = (\IRAM|auto_generated|q_a\(24) & ((\IRAM|auto_generated|q_a\(30) & ((\uut|alu1|Add1~32_combout\))) # (!\IRAM|auto_generated|q_a\(30) & (\uut|alu1|Add0~32_combout\)))) # (!\IRAM|auto_generated|q_a\(24) & 
-- (\uut|alu1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(24),
	datab => \uut|alu1|Add0~32_combout\,
	datac => \uut|alu1|Add1~32_combout\,
	datad => \IRAM|auto_generated|q_a\(30),
	combout => \uut|alu1|result[16]~330_combout\);

-- Location: LCCOMB_X70_Y33_N0
\uut|alu1|result[16]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[16]~205_combout\ = (\IRAM|auto_generated|q_a\(25) & ((\IRAM|auto_generated|q_a\(26)) # ((\uut|alu1|result[16]~203_combout\)))) # (!\IRAM|auto_generated|q_a\(25) & (!\IRAM|auto_generated|q_a\(26) & ((\uut|alu1|result[16]~330_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(25),
	datab => \IRAM|auto_generated|q_a\(26),
	datac => \uut|alu1|result[16]~203_combout\,
	datad => \uut|alu1|result[16]~330_combout\,
	combout => \uut|alu1|result[16]~205_combout\);

-- Location: LCCOMB_X70_Y33_N18
\uut|alu1|result[16]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[16]~208_combout\ = (\IRAM|auto_generated|q_a\(26) & ((\uut|alu1|result[16]~205_combout\ & ((\uut|alu1|result[16]~207_combout\))) # (!\uut|alu1|result[16]~205_combout\ & (\uut|alu1|result[16]~201_combout\)))) # 
-- (!\IRAM|auto_generated|q_a\(26) & (((\uut|alu1|result[16]~205_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[16]~201_combout\,
	datab => \IRAM|auto_generated|q_a\(26),
	datac => \uut|alu1|result[16]~207_combout\,
	datad => \uut|alu1|result[16]~205_combout\,
	combout => \uut|alu1|result[16]~208_combout\);

-- Location: LCCOMB_X70_Y33_N24
\uut|alu1|result[16]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[16]~210_combout\ = (\uut|alu1|result[16]~209_combout\ & ((\uut|alu1|result[16]~208_combout\))) # (!\uut|alu1|result[16]~209_combout\ & (\uut|alu1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[16]~209_combout\,
	datac => \uut|alu1|Add0~32_combout\,
	datad => \uut|alu1|result[16]~208_combout\,
	combout => \uut|alu1|result[16]~210_combout\);

-- Location: FF_X70_Y33_N25
\uut|Pipe_alu_out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|alu1|result[16]~210_combout\,
	asdata => \uut|alu1|Add0~32_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \IRAM|auto_generated|q_a\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_alu_out\(16));

-- Location: LCCOMB_X70_Y32_N10
\uut|Pipe_mul_out[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|Pipe_mul_out[16]~feeder_combout\ = \uut|mult|Mult0|auto_generated|w569w\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|mult|Mult0|auto_generated|w569w\(16),
	combout => \uut|Pipe_mul_out[16]~feeder_combout\);

-- Location: FF_X70_Y32_N11
\uut|Pipe_mul_out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|Pipe_mul_out[16]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_mul_out\(16));

-- Location: LCCOMB_X69_Y32_N28
\uut|rf_in1[16]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[16]~37_combout\ = (\uut|Pipe_alu_out\(16) & (((\uut|Pipe_mul_out\(16) & \uut|rf_in1[0]~2_combout\)) # (!\uut|Pipe_wb_sel.wb_alu~q\))) # (!\uut|Pipe_alu_out\(16) & (((\uut|Pipe_mul_out\(16) & \uut|rf_in1[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out\(16),
	datab => \uut|Pipe_wb_sel.wb_alu~q\,
	datac => \uut|Pipe_mul_out\(16),
	datad => \uut|rf_in1[0]~2_combout\,
	combout => \uut|rf_in1[16]~37_combout\);

-- Location: LCCOMB_X62_Y27_N20
\bus1|c2_rdatabus[16]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[16]~175_combout\ = (\my_counter|read_addr\(0) & (((\my_counter|read_addr\(1))))) # (!\my_counter|read_addr\(0) & ((\my_counter|read_addr\(1) & (\my_counter|count[2][16]~q\)) # (!\my_counter|read_addr\(1) & 
-- ((\my_counter|count[0][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|read_addr\(0),
	datab => \my_counter|count[2][16]~q\,
	datac => \my_counter|count[0][16]~q\,
	datad => \my_counter|read_addr\(1),
	combout => \bus1|c2_rdatabus[16]~175_combout\);

-- Location: LCCOMB_X62_Y27_N30
\bus1|c2_rdatabus[16]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[16]~176_combout\ = (\my_counter|read_addr\(0) & ((\bus1|c2_rdatabus[16]~175_combout\ & ((\my_counter|count[3][16]~q\))) # (!\bus1|c2_rdatabus[16]~175_combout\ & (\my_counter|count[1][16]~q\)))) # (!\my_counter|read_addr\(0) & 
-- (((\bus1|c2_rdatabus[16]~175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|read_addr\(0),
	datab => \my_counter|count[1][16]~q\,
	datac => \my_counter|count[3][16]~q\,
	datad => \bus1|c2_rdatabus[16]~175_combout\,
	combout => \bus1|c2_rdatabus[16]~176_combout\);

-- Location: FF_X56_Y27_N1
\my_dma|wstart_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[16]~16_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|wstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstart_reg\(16));

-- Location: LCCOMB_X55_Y27_N0
\bus1|c2_rdatabus[16]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[16]~169_combout\ = (\my_dma|ck_S4_ADDRBUS\(1) & ((\my_dma|ck_S4_ADDRBUS\(0) & ((\my_dma|rstart_reg\(16)))) # (!\my_dma|ck_S4_ADDRBUS\(0) & (\my_dma|rstep_reg\(16))))) # (!\my_dma|ck_S4_ADDRBUS\(1) & (((!\my_dma|ck_S4_ADDRBUS\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|rstep_reg\(16),
	datab => \my_dma|ck_S4_ADDRBUS\(1),
	datac => \my_dma|rstart_reg\(16),
	datad => \my_dma|ck_S4_ADDRBUS\(0),
	combout => \bus1|c2_rdatabus[16]~169_combout\);

-- Location: FF_X56_Y27_N31
\my_dma|wstep_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[16]~16_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|wstep_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstep_reg\(16));

-- Location: LCCOMB_X58_Y28_N8
\bus1|c2_rdatabus[16]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[16]~170_combout\ = (\bus1|c2_rdatabus[16]~169_combout\ & (((\my_dma|wstep_reg\(16)) # (\my_dma|ck_S4_ADDRBUS\(1))))) # (!\bus1|c2_rdatabus[16]~169_combout\ & (\my_dma|wstart_reg\(16) & ((!\my_dma|ck_S4_ADDRBUS\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|wstart_reg\(16),
	datab => \bus1|c2_rdatabus[16]~169_combout\,
	datac => \my_dma|wstep_reg\(16),
	datad => \my_dma|ck_S4_ADDRBUS\(1),
	combout => \bus1|c2_rdatabus[16]~170_combout\);

-- Location: LCCOMB_X62_Y27_N26
\bus1|c2_rdatabus[16]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[16]~171_combout\ = (\my_dma|ck_S4_ADDRBUS\(0) & (\my_dma|raddr_reg\(16) & !\bus1|c2_rdatabus[21]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|ck_S4_ADDRBUS\(0),
	datab => \my_dma|raddr_reg\(16),
	datad => \bus1|c2_rdatabus[21]~8_combout\,
	combout => \bus1|c2_rdatabus[16]~171_combout\);

-- Location: LCCOMB_X62_Y27_N6
\bus1|c2_rdatabus[16]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[16]~172_combout\ = (\bus1|c2_rdatabus[0]~10_combout\ & (\bus2|S2_WDATABUS[3]~1_combout\ & \bus1|c1_wdatabus[16]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[0]~10_combout\,
	datac => \bus2|S2_WDATABUS[3]~1_combout\,
	datad => \bus1|c1_wdatabus[16]~17_combout\,
	combout => \bus1|c2_rdatabus[16]~172_combout\);

-- Location: LCCOMB_X62_Y27_N28
\bus1|c2_rdatabus[16]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[16]~173_combout\ = (\bus1|c2_rdatabus[21]~5_combout\ & ((\bus1|c2_rdatabus[21]~6_combout\ & ((\bus1|c2_rdatabus[16]~172_combout\))) # (!\bus1|c2_rdatabus[21]~6_combout\ & (\bus1|c2_rdatabus[16]~171_combout\)))) # 
-- (!\bus1|c2_rdatabus[21]~5_combout\ & (\bus1|c2_rdatabus[21]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~5_combout\,
	datab => \bus1|c2_rdatabus[21]~6_combout\,
	datac => \bus1|c2_rdatabus[16]~171_combout\,
	datad => \bus1|c2_rdatabus[16]~172_combout\,
	combout => \bus1|c2_rdatabus[16]~173_combout\);

-- Location: LCCOMB_X62_Y27_N18
\bus1|c2_rdatabus[16]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[16]~174_combout\ = (\bus1|c2_rdatabus[21]~7_combout\ & ((\bus1|c2_rdatabus[16]~173_combout\ & ((\bus1|c2_rdatabus[16]~170_combout\))) # (!\bus1|c2_rdatabus[16]~173_combout\ & (\my_dma|count_reg\(16))))) # 
-- (!\bus1|c2_rdatabus[21]~7_combout\ & (((\bus1|c2_rdatabus[16]~173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|count_reg\(16),
	datab => \bus1|c2_rdatabus[16]~170_combout\,
	datac => \bus1|c2_rdatabus[21]~7_combout\,
	datad => \bus1|c2_rdatabus[16]~173_combout\,
	combout => \bus1|c2_rdatabus[16]~174_combout\);

-- Location: LCCOMB_X62_Y27_N24
\bus1|c2_rdatabus[16]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[16]~177_combout\ = (\bus1|c2_rdatabus[21]~1_combout\ & ((\bus1|c2_rdatabus[16]~176_combout\) # ((\bus1|c2_rdatabus[0]~14_combout\ & \bus1|c2_rdatabus[16]~174_combout\)))) # (!\bus1|c2_rdatabus[21]~1_combout\ & 
-- (\bus1|c2_rdatabus[0]~14_combout\ & ((\bus1|c2_rdatabus[16]~174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~1_combout\,
	datab => \bus1|c2_rdatabus[0]~14_combout\,
	datac => \bus1|c2_rdatabus[16]~176_combout\,
	datad => \bus1|c2_rdatabus[16]~174_combout\,
	combout => \bus1|c2_rdatabus[16]~177_combout\);

-- Location: LCCOMB_X62_Y27_N22
\uut|rf_in1[16]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[16]~38_combout\ = (\uut|rf_in1[16]~37_combout\) # ((\uut|rf_in1[0]~5_combout\ & ((\bus1|c2_rdatabus[16]~168_combout\) # (\bus1|c2_rdatabus[16]~177_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[16]~168_combout\,
	datab => \uut|rf_in1[0]~5_combout\,
	datac => \uut|rf_in1[16]~37_combout\,
	datad => \bus1|c2_rdatabus[16]~177_combout\,
	combout => \uut|rf_in1[16]~38_combout\);

-- Location: LCCOMB_X58_Y33_N26
\uut|register_file|reg_out[3][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[3][16]~feeder_combout\ = \uut|rf_in1[16]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[16]~38_combout\,
	combout => \uut|register_file|reg_out[3][16]~feeder_combout\);

-- Location: FF_X58_Y33_N27
\uut|register_file|reg_out[3][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[3][16]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[3][16]~q\);

-- Location: LCCOMB_X62_Y27_N14
\uut|register_file|Mux47~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux47~5_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|reg_out[5][16]~q\) # ((\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|instr_decode|rs2[0]~17_combout\ & (((!\uut|instr_decode|rs2[1]~16_combout\ & 
-- \uut|register_file|reg_out[4][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[5][16]~q\,
	datab => \uut|instr_decode|rs2[0]~17_combout\,
	datac => \uut|instr_decode|rs2[1]~16_combout\,
	datad => \uut|register_file|reg_out[4][16]~q\,
	combout => \uut|register_file|Mux47~5_combout\);

-- Location: LCCOMB_X62_Y29_N18
\uut|register_file|Mux47~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux47~6_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|Mux47~5_combout\ & ((\uut|register_file|reg_out[7][16]~q\))) # (!\uut|register_file|Mux47~5_combout\ & (\uut|register_file|reg_out[6][16]~q\)))) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|register_file|Mux47~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[1]~16_combout\,
	datab => \uut|register_file|reg_out[6][16]~q\,
	datac => \uut|register_file|reg_out[7][16]~q\,
	datad => \uut|register_file|Mux47~5_combout\,
	combout => \uut|register_file|Mux47~6_combout\);

-- Location: LCCOMB_X63_Y25_N22
\uut|register_file|Mux47~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux47~7_combout\ = (\uut|register_file|Mux42~2_combout\ & (((\uut|register_file|Mux47~6_combout\) # (!\uut|register_file|Mux42~1_combout\)))) # (!\uut|register_file|Mux42~2_combout\ & (\uut|register_file|reg_out[1][16]~q\ & 
-- (\uut|register_file|Mux42~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux42~2_combout\,
	datab => \uut|register_file|reg_out[1][16]~q\,
	datac => \uut|register_file|Mux42~1_combout\,
	datad => \uut|register_file|Mux47~6_combout\,
	combout => \uut|register_file|Mux47~7_combout\);

-- Location: LCCOMB_X62_Y29_N26
\uut|register_file|Mux47~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux47~8_combout\ = (\uut|register_file|Mux42~0_combout\ & ((\uut|register_file|Mux47~7_combout\ & (\uut|register_file|reg_out[3][16]~q\)) # (!\uut|register_file|Mux47~7_combout\ & ((\uut|register_file|reg_out[2][16]~q\))))) # 
-- (!\uut|register_file|Mux42~0_combout\ & (((\uut|register_file|Mux47~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[3][16]~q\,
	datab => \uut|register_file|Mux42~0_combout\,
	datac => \uut|register_file|reg_out[2][16]~q\,
	datad => \uut|register_file|Mux47~7_combout\,
	combout => \uut|register_file|Mux47~8_combout\);

-- Location: LCCOMB_X65_Y28_N16
\uut|register_file|Mux47~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux47~2_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|instr_decode|rs2[1]~16_combout\ & (\uut|register_file|reg_out[10][16]~q\)) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|reg_out[8][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[10][16]~q\,
	datab => \uut|instr_decode|rs2[0]~17_combout\,
	datac => \uut|register_file|reg_out[8][16]~q\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux47~2_combout\);

-- Location: LCCOMB_X63_Y31_N22
\uut|register_file|Mux47~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux47~3_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|Mux47~2_combout\ & ((\uut|register_file|reg_out[11][16]~q\))) # (!\uut|register_file|Mux47~2_combout\ & (\uut|register_file|reg_out[9][16]~q\)))) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|Mux47~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[9][16]~q\,
	datab => \uut|instr_decode|rs2[0]~17_combout\,
	datac => \uut|register_file|reg_out[11][16]~q\,
	datad => \uut|register_file|Mux47~2_combout\,
	combout => \uut|register_file|Mux47~3_combout\);

-- Location: LCCOMB_X60_Y29_N8
\uut|register_file|Mux47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux47~0_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|reg_out[13][16]~q\) # ((\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|reg_out[12][16]~q\ & 
-- !\uut|instr_decode|rs2[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[13][16]~q\,
	datab => \uut|instr_decode|rs2[0]~17_combout\,
	datac => \uut|register_file|reg_out[12][16]~q\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux47~0_combout\);

-- Location: LCCOMB_X67_Y33_N2
\uut|register_file|Mux47~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux47~1_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|Mux47~0_combout\ & ((\uut|register_file|reg_out[15][16]~q\))) # (!\uut|register_file|Mux47~0_combout\ & (\uut|register_file|reg_out[14][16]~q\)))) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|register_file|Mux47~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[1]~16_combout\,
	datab => \uut|register_file|reg_out[14][16]~q\,
	datac => \uut|register_file|reg_out[15][16]~q\,
	datad => \uut|register_file|Mux47~0_combout\,
	combout => \uut|register_file|Mux47~1_combout\);

-- Location: LCCOMB_X63_Y31_N20
\uut|register_file|Mux47~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux47~4_combout\ = (\uut|instr_decode|rs2[3]~15_combout\ & ((\uut|instr_decode|rs2[2]~18_combout\ & ((\uut|register_file|Mux47~1_combout\))) # (!\uut|instr_decode|rs2[2]~18_combout\ & (\uut|register_file|Mux47~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[2]~18_combout\,
	datab => \uut|instr_decode|rs2[3]~15_combout\,
	datac => \uut|register_file|Mux47~3_combout\,
	datad => \uut|register_file|Mux47~1_combout\,
	combout => \uut|register_file|Mux47~4_combout\);

-- Location: LCCOMB_X63_Y31_N18
\uut|register_file|Mux47~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux47~9_combout\ = (\uut|register_file|Mux47~4_combout\) # ((!\uut|instr_decode|rs2[3]~15_combout\ & \uut|register_file|Mux47~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|instr_decode|rs2[3]~15_combout\,
	datac => \uut|register_file|Mux47~8_combout\,
	datad => \uut|register_file|Mux47~4_combout\,
	combout => \uut|register_file|Mux47~9_combout\);

-- Location: LCCOMB_X63_Y27_N22
\bus1|M2_RDATABUS[16]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|M2_RDATABUS[16]~17_combout\ = (\bus1|M2_RDATABUS[3]~0_combout\ & ((\bus1|c2_rdatabus[16]~168_combout\) # (\bus1|c2_rdatabus[16]~177_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|M2_RDATABUS[3]~0_combout\,
	datac => \bus1|c2_rdatabus[16]~168_combout\,
	datad => \bus1|c2_rdatabus[16]~177_combout\,
	combout => \bus1|M2_RDATABUS[16]~17_combout\);

-- Location: FF_X63_Y27_N23
\my_dma|data_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus1|M2_RDATABUS[16]~17_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|DMA_RFile~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|data_reg\(16));

-- Location: LCCOMB_X63_Y27_N24
\bus1|c1_wdatabus[16]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_wdatabus[16]~17_combout\ = (\uut|register_file|Mux47~9_combout\ & ((\uut|instr_decode|Equal15~1_combout\) # ((\my_dma|data_reg\(16) & \bus1|c1_wdatabus[31]~0_combout\)))) # (!\uut|register_file|Mux47~9_combout\ & (((\my_dma|data_reg\(16) & 
-- \bus1|c1_wdatabus[31]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux47~9_combout\,
	datab => \uut|instr_decode|Equal15~1_combout\,
	datac => \my_dma|data_reg\(16),
	datad => \bus1|c1_wdatabus[31]~0_combout\,
	combout => \bus1|c1_wdatabus[16]~17_combout\);

-- Location: LCCOMB_X61_Y24_N0
\bus2|S1_WDATABUS[16]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S1_WDATABUS[16]~17_combout\ = (\bus1|c1_wdatabus[16]~17_combout\ & \bus2|S1_WDATABUS[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c1_wdatabus[16]~17_combout\,
	datad => \bus2|S1_WDATABUS[0]~0_combout\,
	combout => \bus2|S1_WDATABUS[16]~17_combout\);

-- Location: FF_X62_Y22_N1
\my_counter|count[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[0][16]~308_combout\,
	asdata => \bus2|S1_WDATABUS[16]~17_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[0]~4_combout\,
	ena => \my_counter|count[0][16]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[0][16]~q\);

-- Location: LCCOMB_X62_Y22_N2
\my_counter|count[0][17]~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[0][17]~316_combout\ = (\my_counter|cstate[0].count_up~q\ & ((\my_counter|count[0][17]~q\ & (!\my_counter|count[0][16]~309\)) # (!\my_counter|count[0][17]~q\ & ((\my_counter|count[0][16]~309\) # (GND))))) # 
-- (!\my_counter|cstate[0].count_up~q\ & ((\my_counter|count[0][17]~q\ & (\my_counter|count[0][16]~309\ & VCC)) # (!\my_counter|count[0][17]~q\ & (!\my_counter|count[0][16]~309\))))
-- \my_counter|count[0][17]~317\ = CARRY((\my_counter|cstate[0].count_up~q\ & ((!\my_counter|count[0][16]~309\) # (!\my_counter|count[0][17]~q\))) # (!\my_counter|cstate[0].count_up~q\ & (!\my_counter|count[0][17]~q\ & !\my_counter|count[0][16]~309\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[0].count_up~q\,
	datab => \my_counter|count[0][17]~q\,
	datad => VCC,
	cin => \my_counter|count[0][16]~309\,
	combout => \my_counter|count[0][17]~316_combout\,
	cout => \my_counter|count[0][17]~317\);

-- Location: FF_X62_Y22_N3
\my_counter|count[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[0][17]~316_combout\,
	asdata => \bus2|S1_WDATABUS[17]~18_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[0]~4_combout\,
	ena => \my_counter|count[0][16]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[0][17]~q\);

-- Location: LCCOMB_X62_Y22_N4
\my_counter|count[0][18]~324\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[0][18]~324_combout\ = ((\my_counter|cstate[0].count_up~q\ $ (\my_counter|count[0][18]~q\ $ (\my_counter|count[0][17]~317\)))) # (GND)
-- \my_counter|count[0][18]~325\ = CARRY((\my_counter|cstate[0].count_up~q\ & (\my_counter|count[0][18]~q\ & !\my_counter|count[0][17]~317\)) # (!\my_counter|cstate[0].count_up~q\ & ((\my_counter|count[0][18]~q\) # (!\my_counter|count[0][17]~317\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[0].count_up~q\,
	datab => \my_counter|count[0][18]~q\,
	datad => VCC,
	cin => \my_counter|count[0][17]~317\,
	combout => \my_counter|count[0][18]~324_combout\,
	cout => \my_counter|count[0][18]~325\);

-- Location: FF_X62_Y22_N5
\my_counter|count[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[0][18]~324_combout\,
	asdata => \bus2|S1_WDATABUS[18]~19_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[0]~4_combout\,
	ena => \my_counter|count[0][16]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[0][18]~q\);

-- Location: LCCOMB_X62_Y22_N6
\my_counter|count[0][19]~332\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[0][19]~332_combout\ = (\my_counter|count[0][19]~q\ & ((\my_counter|cstate[0].count_up~q\ & (!\my_counter|count[0][18]~325\)) # (!\my_counter|cstate[0].count_up~q\ & (\my_counter|count[0][18]~325\ & VCC)))) # (!\my_counter|count[0][19]~q\ 
-- & ((\my_counter|cstate[0].count_up~q\ & ((\my_counter|count[0][18]~325\) # (GND))) # (!\my_counter|cstate[0].count_up~q\ & (!\my_counter|count[0][18]~325\))))
-- \my_counter|count[0][19]~333\ = CARRY((\my_counter|count[0][19]~q\ & (\my_counter|cstate[0].count_up~q\ & !\my_counter|count[0][18]~325\)) # (!\my_counter|count[0][19]~q\ & ((\my_counter|cstate[0].count_up~q\) # (!\my_counter|count[0][18]~325\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[0][19]~q\,
	datab => \my_counter|cstate[0].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[0][18]~325\,
	combout => \my_counter|count[0][19]~332_combout\,
	cout => \my_counter|count[0][19]~333\);

-- Location: FF_X62_Y22_N7
\my_counter|count[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[0][19]~332_combout\,
	asdata => \bus2|S1_WDATABUS[19]~20_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[0]~4_combout\,
	ena => \my_counter|count[0][16]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[0][19]~q\);

-- Location: LCCOMB_X62_Y22_N8
\my_counter|count[0][20]~340\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[0][20]~340_combout\ = ((\my_counter|cstate[0].count_up~q\ $ (\my_counter|count[0][20]~q\ $ (\my_counter|count[0][19]~333\)))) # (GND)
-- \my_counter|count[0][20]~341\ = CARRY((\my_counter|cstate[0].count_up~q\ & (\my_counter|count[0][20]~q\ & !\my_counter|count[0][19]~333\)) # (!\my_counter|cstate[0].count_up~q\ & ((\my_counter|count[0][20]~q\) # (!\my_counter|count[0][19]~333\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[0].count_up~q\,
	datab => \my_counter|count[0][20]~q\,
	datad => VCC,
	cin => \my_counter|count[0][19]~333\,
	combout => \my_counter|count[0][20]~340_combout\,
	cout => \my_counter|count[0][20]~341\);

-- Location: FF_X62_Y22_N9
\my_counter|count[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[0][20]~340_combout\,
	asdata => \bus2|S1_WDATABUS[20]~21_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[0]~4_combout\,
	ena => \my_counter|count[0][16]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[0][20]~q\);

-- Location: LCCOMB_X62_Y22_N10
\my_counter|count[0][21]~348\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[0][21]~348_combout\ = (\my_counter|count[0][21]~q\ & ((\my_counter|cstate[0].count_up~q\ & (!\my_counter|count[0][20]~341\)) # (!\my_counter|cstate[0].count_up~q\ & (\my_counter|count[0][20]~341\ & VCC)))) # (!\my_counter|count[0][21]~q\ 
-- & ((\my_counter|cstate[0].count_up~q\ & ((\my_counter|count[0][20]~341\) # (GND))) # (!\my_counter|cstate[0].count_up~q\ & (!\my_counter|count[0][20]~341\))))
-- \my_counter|count[0][21]~349\ = CARRY((\my_counter|count[0][21]~q\ & (\my_counter|cstate[0].count_up~q\ & !\my_counter|count[0][20]~341\)) # (!\my_counter|count[0][21]~q\ & ((\my_counter|cstate[0].count_up~q\) # (!\my_counter|count[0][20]~341\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[0][21]~q\,
	datab => \my_counter|cstate[0].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[0][20]~341\,
	combout => \my_counter|count[0][21]~348_combout\,
	cout => \my_counter|count[0][21]~349\);

-- Location: FF_X62_Y22_N11
\my_counter|count[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[0][21]~348_combout\,
	asdata => \bus2|S1_WDATABUS[21]~22_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[0]~4_combout\,
	ena => \my_counter|count[0][16]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[0][21]~q\);

-- Location: LCCOMB_X62_Y22_N12
\my_counter|count[0][22]~356\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[0][22]~356_combout\ = ((\my_counter|count[0][22]~q\ $ (\my_counter|cstate[0].count_up~q\ $ (\my_counter|count[0][21]~349\)))) # (GND)
-- \my_counter|count[0][22]~357\ = CARRY((\my_counter|count[0][22]~q\ & ((!\my_counter|count[0][21]~349\) # (!\my_counter|cstate[0].count_up~q\))) # (!\my_counter|count[0][22]~q\ & (!\my_counter|cstate[0].count_up~q\ & !\my_counter|count[0][21]~349\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[0][22]~q\,
	datab => \my_counter|cstate[0].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[0][21]~349\,
	combout => \my_counter|count[0][22]~356_combout\,
	cout => \my_counter|count[0][22]~357\);

-- Location: FF_X62_Y22_N13
\my_counter|count[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[0][22]~356_combout\,
	asdata => \bus2|S1_WDATABUS[22]~23_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[0]~4_combout\,
	ena => \my_counter|count[0][16]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[0][22]~q\);

-- Location: LCCOMB_X62_Y22_N14
\my_counter|count[0][23]~364\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[0][23]~364_combout\ = (\my_counter|count[0][23]~q\ & ((\my_counter|cstate[0].count_up~q\ & (!\my_counter|count[0][22]~357\)) # (!\my_counter|cstate[0].count_up~q\ & (\my_counter|count[0][22]~357\ & VCC)))) # (!\my_counter|count[0][23]~q\ 
-- & ((\my_counter|cstate[0].count_up~q\ & ((\my_counter|count[0][22]~357\) # (GND))) # (!\my_counter|cstate[0].count_up~q\ & (!\my_counter|count[0][22]~357\))))
-- \my_counter|count[0][23]~365\ = CARRY((\my_counter|count[0][23]~q\ & (\my_counter|cstate[0].count_up~q\ & !\my_counter|count[0][22]~357\)) # (!\my_counter|count[0][23]~q\ & ((\my_counter|cstate[0].count_up~q\) # (!\my_counter|count[0][22]~357\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[0][23]~q\,
	datab => \my_counter|cstate[0].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[0][22]~357\,
	combout => \my_counter|count[0][23]~364_combout\,
	cout => \my_counter|count[0][23]~365\);

-- Location: FF_X62_Y22_N15
\my_counter|count[0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[0][23]~364_combout\,
	asdata => \bus2|S1_WDATABUS[23]~24_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[0]~4_combout\,
	ena => \my_counter|count[0][16]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[0][23]~q\);

-- Location: LCCOMB_X62_Y22_N16
\my_counter|count[0][24]~372\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[0][24]~372_combout\ = ((\my_counter|count[0][24]~q\ $ (\my_counter|cstate[0].count_up~q\ $ (\my_counter|count[0][23]~365\)))) # (GND)
-- \my_counter|count[0][24]~373\ = CARRY((\my_counter|count[0][24]~q\ & ((!\my_counter|count[0][23]~365\) # (!\my_counter|cstate[0].count_up~q\))) # (!\my_counter|count[0][24]~q\ & (!\my_counter|cstate[0].count_up~q\ & !\my_counter|count[0][23]~365\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[0][24]~q\,
	datab => \my_counter|cstate[0].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[0][23]~365\,
	combout => \my_counter|count[0][24]~372_combout\,
	cout => \my_counter|count[0][24]~373\);

-- Location: FF_X62_Y22_N17
\my_counter|count[0][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[0][24]~372_combout\,
	asdata => \bus2|S1_WDATABUS[24]~25_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[0]~4_combout\,
	ena => \my_counter|count[0][16]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[0][24]~q\);

-- Location: LCCOMB_X62_Y22_N18
\my_counter|count[0][25]~380\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[0][25]~380_combout\ = (\my_counter|count[0][25]~q\ & ((\my_counter|cstate[0].count_up~q\ & (!\my_counter|count[0][24]~373\)) # (!\my_counter|cstate[0].count_up~q\ & (\my_counter|count[0][24]~373\ & VCC)))) # (!\my_counter|count[0][25]~q\ 
-- & ((\my_counter|cstate[0].count_up~q\ & ((\my_counter|count[0][24]~373\) # (GND))) # (!\my_counter|cstate[0].count_up~q\ & (!\my_counter|count[0][24]~373\))))
-- \my_counter|count[0][25]~381\ = CARRY((\my_counter|count[0][25]~q\ & (\my_counter|cstate[0].count_up~q\ & !\my_counter|count[0][24]~373\)) # (!\my_counter|count[0][25]~q\ & ((\my_counter|cstate[0].count_up~q\) # (!\my_counter|count[0][24]~373\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[0][25]~q\,
	datab => \my_counter|cstate[0].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[0][24]~373\,
	combout => \my_counter|count[0][25]~380_combout\,
	cout => \my_counter|count[0][25]~381\);

-- Location: FF_X62_Y22_N19
\my_counter|count[0][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[0][25]~380_combout\,
	asdata => \bus2|S1_WDATABUS[25]~26_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[0]~4_combout\,
	ena => \my_counter|count[0][16]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[0][25]~q\);

-- Location: LCCOMB_X62_Y22_N20
\my_counter|count[0][26]~388\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[0][26]~388_combout\ = ((\my_counter|cstate[0].count_up~q\ $ (\my_counter|count[0][26]~q\ $ (\my_counter|count[0][25]~381\)))) # (GND)
-- \my_counter|count[0][26]~389\ = CARRY((\my_counter|cstate[0].count_up~q\ & (\my_counter|count[0][26]~q\ & !\my_counter|count[0][25]~381\)) # (!\my_counter|cstate[0].count_up~q\ & ((\my_counter|count[0][26]~q\) # (!\my_counter|count[0][25]~381\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[0].count_up~q\,
	datab => \my_counter|count[0][26]~q\,
	datad => VCC,
	cin => \my_counter|count[0][25]~381\,
	combout => \my_counter|count[0][26]~388_combout\,
	cout => \my_counter|count[0][26]~389\);

-- Location: FF_X62_Y22_N21
\my_counter|count[0][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[0][26]~388_combout\,
	asdata => \bus2|S1_WDATABUS[26]~27_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[0]~4_combout\,
	ena => \my_counter|count[0][16]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[0][26]~q\);

-- Location: LCCOMB_X62_Y22_N22
\my_counter|count[0][27]~396\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[0][27]~396_combout\ = (\my_counter|count[0][27]~q\ & ((\my_counter|cstate[0].count_up~q\ & (!\my_counter|count[0][26]~389\)) # (!\my_counter|cstate[0].count_up~q\ & (\my_counter|count[0][26]~389\ & VCC)))) # (!\my_counter|count[0][27]~q\ 
-- & ((\my_counter|cstate[0].count_up~q\ & ((\my_counter|count[0][26]~389\) # (GND))) # (!\my_counter|cstate[0].count_up~q\ & (!\my_counter|count[0][26]~389\))))
-- \my_counter|count[0][27]~397\ = CARRY((\my_counter|count[0][27]~q\ & (\my_counter|cstate[0].count_up~q\ & !\my_counter|count[0][26]~389\)) # (!\my_counter|count[0][27]~q\ & ((\my_counter|cstate[0].count_up~q\) # (!\my_counter|count[0][26]~389\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[0][27]~q\,
	datab => \my_counter|cstate[0].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[0][26]~389\,
	combout => \my_counter|count[0][27]~396_combout\,
	cout => \my_counter|count[0][27]~397\);

-- Location: FF_X62_Y22_N23
\my_counter|count[0][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[0][27]~396_combout\,
	asdata => \bus2|S1_WDATABUS[27]~28_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[0]~4_combout\,
	ena => \my_counter|count[0][16]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[0][27]~q\);

-- Location: LCCOMB_X62_Y22_N24
\my_counter|count[0][28]~404\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[0][28]~404_combout\ = ((\my_counter|cstate[0].count_up~q\ $ (\my_counter|count[0][28]~q\ $ (\my_counter|count[0][27]~397\)))) # (GND)
-- \my_counter|count[0][28]~405\ = CARRY((\my_counter|cstate[0].count_up~q\ & (\my_counter|count[0][28]~q\ & !\my_counter|count[0][27]~397\)) # (!\my_counter|cstate[0].count_up~q\ & ((\my_counter|count[0][28]~q\) # (!\my_counter|count[0][27]~397\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[0].count_up~q\,
	datab => \my_counter|count[0][28]~q\,
	datad => VCC,
	cin => \my_counter|count[0][27]~397\,
	combout => \my_counter|count[0][28]~404_combout\,
	cout => \my_counter|count[0][28]~405\);

-- Location: FF_X62_Y22_N25
\my_counter|count[0][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[0][28]~404_combout\,
	asdata => \bus2|S1_WDATABUS[28]~29_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[0]~4_combout\,
	ena => \my_counter|count[0][16]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[0][28]~q\);

-- Location: LCCOMB_X62_Y22_N26
\my_counter|count[0][29]~412\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[0][29]~412_combout\ = (\my_counter|cstate[0].count_up~q\ & ((\my_counter|count[0][29]~q\ & (!\my_counter|count[0][28]~405\)) # (!\my_counter|count[0][29]~q\ & ((\my_counter|count[0][28]~405\) # (GND))))) # 
-- (!\my_counter|cstate[0].count_up~q\ & ((\my_counter|count[0][29]~q\ & (\my_counter|count[0][28]~405\ & VCC)) # (!\my_counter|count[0][29]~q\ & (!\my_counter|count[0][28]~405\))))
-- \my_counter|count[0][29]~413\ = CARRY((\my_counter|cstate[0].count_up~q\ & ((!\my_counter|count[0][28]~405\) # (!\my_counter|count[0][29]~q\))) # (!\my_counter|cstate[0].count_up~q\ & (!\my_counter|count[0][29]~q\ & !\my_counter|count[0][28]~405\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[0].count_up~q\,
	datab => \my_counter|count[0][29]~q\,
	datad => VCC,
	cin => \my_counter|count[0][28]~405\,
	combout => \my_counter|count[0][29]~412_combout\,
	cout => \my_counter|count[0][29]~413\);

-- Location: FF_X62_Y22_N27
\my_counter|count[0][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[0][29]~412_combout\,
	asdata => \bus2|S1_WDATABUS[29]~30_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[0]~4_combout\,
	ena => \my_counter|count[0][16]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[0][29]~q\);

-- Location: LCCOMB_X62_Y22_N28
\my_counter|count[0][30]~420\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[0][30]~420_combout\ = ((\my_counter|cstate[0].count_up~q\ $ (\my_counter|count[0][30]~q\ $ (\my_counter|count[0][29]~413\)))) # (GND)
-- \my_counter|count[0][30]~421\ = CARRY((\my_counter|cstate[0].count_up~q\ & (\my_counter|count[0][30]~q\ & !\my_counter|count[0][29]~413\)) # (!\my_counter|cstate[0].count_up~q\ & ((\my_counter|count[0][30]~q\) # (!\my_counter|count[0][29]~413\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[0].count_up~q\,
	datab => \my_counter|count[0][30]~q\,
	datad => VCC,
	cin => \my_counter|count[0][29]~413\,
	combout => \my_counter|count[0][30]~420_combout\,
	cout => \my_counter|count[0][30]~421\);

-- Location: FF_X62_Y22_N29
\my_counter|count[0][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[0][30]~420_combout\,
	asdata => \bus2|S1_WDATABUS[30]~31_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[0]~4_combout\,
	ena => \my_counter|count[0][16]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[0][30]~q\);

-- Location: LCCOMB_X62_Y22_N30
\my_counter|count[0][31]~428\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[0][31]~428_combout\ = \my_counter|count[0][31]~q\ $ (\my_counter|count[0][30]~421\ $ (!\my_counter|cstate[0].count_up~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[0][31]~q\,
	datad => \my_counter|cstate[0].count_up~q\,
	cin => \my_counter|count[0][30]~421\,
	combout => \my_counter|count[0][31]~428_combout\);

-- Location: FF_X62_Y22_N31
\my_counter|count[0][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[0][31]~428_combout\,
	asdata => \bus2|S1_WDATABUS[31]~32_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[0]~4_combout\,
	ena => \my_counter|count[0][16]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[0][31]~q\);

-- Location: LCCOMB_X61_Y22_N14
\my_counter|count[0][16]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[0][16]~164_combout\ = (!\my_counter|count[0][20]~q\ & (!\my_counter|count[0][22]~q\ & (!\my_counter|count[0][21]~q\ & !\my_counter|count[0][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[0][20]~q\,
	datab => \my_counter|count[0][22]~q\,
	datac => \my_counter|count[0][21]~q\,
	datad => \my_counter|count[0][19]~q\,
	combout => \my_counter|count[0][16]~164_combout\);

-- Location: LCCOMB_X61_Y22_N12
\my_counter|count[0][16]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[0][16]~165_combout\ = (!\my_counter|count[0][26]~q\ & (!\my_counter|count[0][24]~q\ & (!\my_counter|count[0][23]~q\ & !\my_counter|count[0][25]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[0][26]~q\,
	datab => \my_counter|count[0][24]~q\,
	datac => \my_counter|count[0][23]~q\,
	datad => \my_counter|count[0][25]~q\,
	combout => \my_counter|count[0][16]~165_combout\);

-- Location: LCCOMB_X61_Y21_N30
\my_counter|count[0][16]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[0][16]~166_combout\ = (!\my_counter|count[0][29]~q\ & (!\my_counter|count[0][30]~q\ & (!\my_counter|count[0][28]~q\ & !\my_counter|count[0][27]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[0][29]~q\,
	datab => \my_counter|count[0][30]~q\,
	datac => \my_counter|count[0][28]~q\,
	datad => \my_counter|count[0][27]~q\,
	combout => \my_counter|count[0][16]~166_combout\);

-- Location: LCCOMB_X59_Y24_N12
\my_counter|count[0][16]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[0][16]~163_combout\ = (!\my_counter|count[0][17]~q\ & (!\my_counter|count[0][16]~q\ & (!\my_counter|count[0][15]~q\ & !\my_counter|count[0][18]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[0][17]~q\,
	datab => \my_counter|count[0][16]~q\,
	datac => \my_counter|count[0][15]~q\,
	datad => \my_counter|count[0][18]~q\,
	combout => \my_counter|count[0][16]~163_combout\);

-- Location: LCCOMB_X59_Y22_N28
\my_counter|count[0][16]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[0][16]~167_combout\ = (\my_counter|count[0][16]~164_combout\ & (\my_counter|count[0][16]~165_combout\ & (\my_counter|count[0][16]~166_combout\ & \my_counter|count[0][16]~163_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[0][16]~164_combout\,
	datab => \my_counter|count[0][16]~165_combout\,
	datac => \my_counter|count[0][16]~166_combout\,
	datad => \my_counter|count[0][16]~163_combout\,
	combout => \my_counter|count[0][16]~167_combout\);

-- Location: LCCOMB_X58_Y26_N24
\my_counter|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|Mux6~1_combout\ = (\my_counter|Decoder0~0_combout\ & ((\my_counter|cstate[0].count_down~q\))) # (!\my_counter|Decoder0~0_combout\ & (\bus2|S1_ADDRBUS[4]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus2|S1_ADDRBUS[4]~1_combout\,
	datac => \my_counter|cstate[0].count_down~q\,
	datad => \my_counter|Decoder0~0_combout\,
	combout => \my_counter|Mux6~1_combout\);

-- Location: FF_X58_Y26_N25
\my_counter|cstate[0].count_down\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|Mux6~1_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_counter|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|cstate[0].count_down~q\);

-- Location: LCCOMB_X58_Y26_N10
\my_counter|count[0][16]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[0][16]~158_combout\ = (!\my_counter|count[0][1]~q\ & (!\my_counter|count[0][0]~q\ & (!\my_counter|count[0][2]~q\ & \my_counter|cstate[0].count_down~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[0][1]~q\,
	datab => \my_counter|count[0][0]~q\,
	datac => \my_counter|count[0][2]~q\,
	datad => \my_counter|cstate[0].count_down~q\,
	combout => \my_counter|count[0][16]~158_combout\);

-- Location: LCCOMB_X63_Y23_N14
\my_counter|count[0][16]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[0][16]~161_combout\ = (!\my_counter|count[0][12]~q\ & (!\my_counter|count[0][14]~q\ & (!\my_counter|count[0][13]~q\ & !\my_counter|count[0][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[0][12]~q\,
	datab => \my_counter|count[0][14]~q\,
	datac => \my_counter|count[0][13]~q\,
	datad => \my_counter|count[0][11]~q\,
	combout => \my_counter|count[0][16]~161_combout\);

-- Location: LCCOMB_X63_Y24_N10
\my_counter|count[0][16]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[0][16]~159_combout\ = (!\my_counter|count[0][5]~q\ & (!\my_counter|count[0][6]~q\ & (!\my_counter|count[0][3]~q\ & !\my_counter|count[0][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[0][5]~q\,
	datab => \my_counter|count[0][6]~q\,
	datac => \my_counter|count[0][3]~q\,
	datad => \my_counter|count[0][4]~q\,
	combout => \my_counter|count[0][16]~159_combout\);

-- Location: LCCOMB_X63_Y23_N24
\my_counter|count[0][16]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[0][16]~160_combout\ = (!\my_counter|count[0][7]~q\ & (!\my_counter|count[0][10]~q\ & (!\my_counter|count[0][8]~q\ & !\my_counter|count[0][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[0][7]~q\,
	datab => \my_counter|count[0][10]~q\,
	datac => \my_counter|count[0][8]~q\,
	datad => \my_counter|count[0][9]~q\,
	combout => \my_counter|count[0][16]~160_combout\);

-- Location: LCCOMB_X65_Y23_N16
\my_counter|count[0][16]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[0][16]~162_combout\ = (\my_counter|count[0][16]~158_combout\ & (\my_counter|count[0][16]~161_combout\ & (\my_counter|count[0][16]~159_combout\ & \my_counter|count[0][16]~160_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[0][16]~158_combout\,
	datab => \my_counter|count[0][16]~161_combout\,
	datac => \my_counter|count[0][16]~159_combout\,
	datad => \my_counter|count[0][16]~160_combout\,
	combout => \my_counter|count[0][16]~162_combout\);

-- Location: LCCOMB_X65_Y22_N20
\my_counter|count[0][16]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[0][16]~168_combout\ = ((!\my_counter|count[0][31]~q\ & (\my_counter|count[0][16]~167_combout\ & \my_counter|count[0][16]~162_combout\))) # (!\my_counter|cstate[0].idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[0].idle~q\,
	datab => \my_counter|count[0][31]~q\,
	datac => \my_counter|count[0][16]~167_combout\,
	datad => \my_counter|count[0][16]~162_combout\,
	combout => \my_counter|count[0][16]~168_combout\);

-- Location: LCCOMB_X61_Y26_N6
\my_counter|count[0][16]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[0][16]~169_combout\ = ((!\my_counter|Decoder0~0_combout\ & (\my_counter|creset[0]~1_combout\ & !\bus2|S1_ADDRBUS[5]~4_combout\))) # (!\my_counter|count[0][16]~168_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|Decoder0~0_combout\,
	datab => \my_counter|count[0][16]~168_combout\,
	datac => \my_counter|creset[0]~1_combout\,
	datad => \bus2|S1_ADDRBUS[5]~4_combout\,
	combout => \my_counter|count[0][16]~169_combout\);

-- Location: FF_X62_Y23_N1
\my_counter|count[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[0][0]~156_combout\,
	asdata => \bus2|S1_WDATABUS[0]~1_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[0]~4_combout\,
	ena => \my_counter|count[0][16]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[0][0]~q\);

-- Location: LCCOMB_X62_Y23_N2
\my_counter|count[0][1]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[0][1]~244_combout\ = (\my_counter|cstate[0].count_up~q\ & ((\my_counter|count[0][1]~q\ & (!\my_counter|count[0][0]~157\)) # (!\my_counter|count[0][1]~q\ & ((\my_counter|count[0][0]~157\) # (GND))))) # (!\my_counter|cstate[0].count_up~q\ 
-- & ((\my_counter|count[0][1]~q\ & (\my_counter|count[0][0]~157\ & VCC)) # (!\my_counter|count[0][1]~q\ & (!\my_counter|count[0][0]~157\))))
-- \my_counter|count[0][1]~245\ = CARRY((\my_counter|cstate[0].count_up~q\ & ((!\my_counter|count[0][0]~157\) # (!\my_counter|count[0][1]~q\))) # (!\my_counter|cstate[0].count_up~q\ & (!\my_counter|count[0][1]~q\ & !\my_counter|count[0][0]~157\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[0].count_up~q\,
	datab => \my_counter|count[0][1]~q\,
	datad => VCC,
	cin => \my_counter|count[0][0]~157\,
	combout => \my_counter|count[0][1]~244_combout\,
	cout => \my_counter|count[0][1]~245\);

-- Location: LCCOMB_X61_Y27_N28
\bus2|S1_WDATABUS[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S1_WDATABUS[1]~16_combout\ = (\bus1|c1_wdatabus[1]~2_combout\ & \bus2|S1_WDATABUS[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c1_wdatabus[1]~2_combout\,
	datac => \bus2|S1_WDATABUS[0]~0_combout\,
	combout => \bus2|S1_WDATABUS[1]~16_combout\);

-- Location: FF_X62_Y23_N3
\my_counter|count[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[0][1]~244_combout\,
	asdata => \bus2|S1_WDATABUS[1]~16_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[0]~4_combout\,
	ena => \my_counter|count[0][16]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[0][1]~q\);

-- Location: LCCOMB_X62_Y23_N4
\my_counter|count[0][2]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[0][2]~246_combout\ = ((\my_counter|cstate[0].count_up~q\ $ (\my_counter|count[0][2]~q\ $ (\my_counter|count[0][1]~245\)))) # (GND)
-- \my_counter|count[0][2]~247\ = CARRY((\my_counter|cstate[0].count_up~q\ & (\my_counter|count[0][2]~q\ & !\my_counter|count[0][1]~245\)) # (!\my_counter|cstate[0].count_up~q\ & ((\my_counter|count[0][2]~q\) # (!\my_counter|count[0][1]~245\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[0].count_up~q\,
	datab => \my_counter|count[0][2]~q\,
	datad => VCC,
	cin => \my_counter|count[0][1]~245\,
	combout => \my_counter|count[0][2]~246_combout\,
	cout => \my_counter|count[0][2]~247\);

-- Location: FF_X62_Y23_N5
\my_counter|count[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[0][2]~246_combout\,
	asdata => \bus2|S1_WDATABUS[2]~15_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[0]~4_combout\,
	ena => \my_counter|count[0][16]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[0][2]~q\);

-- Location: LCCOMB_X62_Y23_N6
\my_counter|count[0][3]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[0][3]~248_combout\ = (\my_counter|count[0][3]~q\ & ((\my_counter|cstate[0].count_up~q\ & (!\my_counter|count[0][2]~247\)) # (!\my_counter|cstate[0].count_up~q\ & (\my_counter|count[0][2]~247\ & VCC)))) # (!\my_counter|count[0][3]~q\ & 
-- ((\my_counter|cstate[0].count_up~q\ & ((\my_counter|count[0][2]~247\) # (GND))) # (!\my_counter|cstate[0].count_up~q\ & (!\my_counter|count[0][2]~247\))))
-- \my_counter|count[0][3]~249\ = CARRY((\my_counter|count[0][3]~q\ & (\my_counter|cstate[0].count_up~q\ & !\my_counter|count[0][2]~247\)) # (!\my_counter|count[0][3]~q\ & ((\my_counter|cstate[0].count_up~q\) # (!\my_counter|count[0][2]~247\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[0][3]~q\,
	datab => \my_counter|cstate[0].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[0][2]~247\,
	combout => \my_counter|count[0][3]~248_combout\,
	cout => \my_counter|count[0][3]~249\);

-- Location: FF_X62_Y23_N7
\my_counter|count[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[0][3]~248_combout\,
	asdata => \bus2|S1_WDATABUS[3]~14_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[0]~4_combout\,
	ena => \my_counter|count[0][16]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[0][3]~q\);

-- Location: LCCOMB_X62_Y23_N8
\my_counter|count[0][4]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[0][4]~250_combout\ = ((\my_counter|cstate[0].count_up~q\ $ (\my_counter|count[0][4]~q\ $ (\my_counter|count[0][3]~249\)))) # (GND)
-- \my_counter|count[0][4]~251\ = CARRY((\my_counter|cstate[0].count_up~q\ & (\my_counter|count[0][4]~q\ & !\my_counter|count[0][3]~249\)) # (!\my_counter|cstate[0].count_up~q\ & ((\my_counter|count[0][4]~q\) # (!\my_counter|count[0][3]~249\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[0].count_up~q\,
	datab => \my_counter|count[0][4]~q\,
	datad => VCC,
	cin => \my_counter|count[0][3]~249\,
	combout => \my_counter|count[0][4]~250_combout\,
	cout => \my_counter|count[0][4]~251\);

-- Location: FF_X62_Y23_N9
\my_counter|count[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[0][4]~250_combout\,
	asdata => \bus2|S1_WDATABUS[4]~13_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[0]~4_combout\,
	ena => \my_counter|count[0][16]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[0][4]~q\);

-- Location: LCCOMB_X62_Y23_N10
\my_counter|count[0][5]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[0][5]~252_combout\ = (\my_counter|count[0][5]~q\ & ((\my_counter|cstate[0].count_up~q\ & (!\my_counter|count[0][4]~251\)) # (!\my_counter|cstate[0].count_up~q\ & (\my_counter|count[0][4]~251\ & VCC)))) # (!\my_counter|count[0][5]~q\ & 
-- ((\my_counter|cstate[0].count_up~q\ & ((\my_counter|count[0][4]~251\) # (GND))) # (!\my_counter|cstate[0].count_up~q\ & (!\my_counter|count[0][4]~251\))))
-- \my_counter|count[0][5]~253\ = CARRY((\my_counter|count[0][5]~q\ & (\my_counter|cstate[0].count_up~q\ & !\my_counter|count[0][4]~251\)) # (!\my_counter|count[0][5]~q\ & ((\my_counter|cstate[0].count_up~q\) # (!\my_counter|count[0][4]~251\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[0][5]~q\,
	datab => \my_counter|cstate[0].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[0][4]~251\,
	combout => \my_counter|count[0][5]~252_combout\,
	cout => \my_counter|count[0][5]~253\);

-- Location: FF_X62_Y23_N11
\my_counter|count[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[0][5]~252_combout\,
	asdata => \bus2|S1_WDATABUS[5]~12_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[0]~4_combout\,
	ena => \my_counter|count[0][16]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[0][5]~q\);

-- Location: LCCOMB_X62_Y23_N12
\my_counter|count[0][6]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[0][6]~254_combout\ = ((\my_counter|count[0][6]~q\ $ (\my_counter|cstate[0].count_up~q\ $ (\my_counter|count[0][5]~253\)))) # (GND)
-- \my_counter|count[0][6]~255\ = CARRY((\my_counter|count[0][6]~q\ & ((!\my_counter|count[0][5]~253\) # (!\my_counter|cstate[0].count_up~q\))) # (!\my_counter|count[0][6]~q\ & (!\my_counter|cstate[0].count_up~q\ & !\my_counter|count[0][5]~253\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[0][6]~q\,
	datab => \my_counter|cstate[0].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[0][5]~253\,
	combout => \my_counter|count[0][6]~254_combout\,
	cout => \my_counter|count[0][6]~255\);

-- Location: FF_X62_Y23_N13
\my_counter|count[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[0][6]~254_combout\,
	asdata => \bus2|S1_WDATABUS[6]~11_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[0]~4_combout\,
	ena => \my_counter|count[0][16]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[0][6]~q\);

-- Location: LCCOMB_X62_Y23_N14
\my_counter|count[0][7]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[0][7]~256_combout\ = (\my_counter|count[0][7]~q\ & ((\my_counter|cstate[0].count_up~q\ & (!\my_counter|count[0][6]~255\)) # (!\my_counter|cstate[0].count_up~q\ & (\my_counter|count[0][6]~255\ & VCC)))) # (!\my_counter|count[0][7]~q\ & 
-- ((\my_counter|cstate[0].count_up~q\ & ((\my_counter|count[0][6]~255\) # (GND))) # (!\my_counter|cstate[0].count_up~q\ & (!\my_counter|count[0][6]~255\))))
-- \my_counter|count[0][7]~257\ = CARRY((\my_counter|count[0][7]~q\ & (\my_counter|cstate[0].count_up~q\ & !\my_counter|count[0][6]~255\)) # (!\my_counter|count[0][7]~q\ & ((\my_counter|cstate[0].count_up~q\) # (!\my_counter|count[0][6]~255\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[0][7]~q\,
	datab => \my_counter|cstate[0].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[0][6]~255\,
	combout => \my_counter|count[0][7]~256_combout\,
	cout => \my_counter|count[0][7]~257\);

-- Location: FF_X62_Y23_N15
\my_counter|count[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[0][7]~256_combout\,
	asdata => \bus2|S1_WDATABUS[7]~10_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[0]~4_combout\,
	ena => \my_counter|count[0][16]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[0][7]~q\);

-- Location: LCCOMB_X62_Y23_N16
\my_counter|count[0][8]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[0][8]~258_combout\ = ((\my_counter|count[0][8]~q\ $ (\my_counter|cstate[0].count_up~q\ $ (\my_counter|count[0][7]~257\)))) # (GND)
-- \my_counter|count[0][8]~259\ = CARRY((\my_counter|count[0][8]~q\ & ((!\my_counter|count[0][7]~257\) # (!\my_counter|cstate[0].count_up~q\))) # (!\my_counter|count[0][8]~q\ & (!\my_counter|cstate[0].count_up~q\ & !\my_counter|count[0][7]~257\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[0][8]~q\,
	datab => \my_counter|cstate[0].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[0][7]~257\,
	combout => \my_counter|count[0][8]~258_combout\,
	cout => \my_counter|count[0][8]~259\);

-- Location: FF_X62_Y23_N17
\my_counter|count[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[0][8]~258_combout\,
	asdata => \bus2|S1_WDATABUS[8]~9_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[0]~4_combout\,
	ena => \my_counter|count[0][16]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[0][8]~q\);

-- Location: LCCOMB_X62_Y23_N18
\my_counter|count[0][9]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[0][9]~260_combout\ = (\my_counter|cstate[0].count_up~q\ & ((\my_counter|count[0][9]~q\ & (!\my_counter|count[0][8]~259\)) # (!\my_counter|count[0][9]~q\ & ((\my_counter|count[0][8]~259\) # (GND))))) # (!\my_counter|cstate[0].count_up~q\ 
-- & ((\my_counter|count[0][9]~q\ & (\my_counter|count[0][8]~259\ & VCC)) # (!\my_counter|count[0][9]~q\ & (!\my_counter|count[0][8]~259\))))
-- \my_counter|count[0][9]~261\ = CARRY((\my_counter|cstate[0].count_up~q\ & ((!\my_counter|count[0][8]~259\) # (!\my_counter|count[0][9]~q\))) # (!\my_counter|cstate[0].count_up~q\ & (!\my_counter|count[0][9]~q\ & !\my_counter|count[0][8]~259\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[0].count_up~q\,
	datab => \my_counter|count[0][9]~q\,
	datad => VCC,
	cin => \my_counter|count[0][8]~259\,
	combout => \my_counter|count[0][9]~260_combout\,
	cout => \my_counter|count[0][9]~261\);

-- Location: FF_X62_Y23_N19
\my_counter|count[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[0][9]~260_combout\,
	asdata => \bus2|S1_WDATABUS[9]~8_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[0]~4_combout\,
	ena => \my_counter|count[0][16]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[0][9]~q\);

-- Location: LCCOMB_X62_Y23_N20
\my_counter|count[0][10]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[0][10]~262_combout\ = ((\my_counter|cstate[0].count_up~q\ $ (\my_counter|count[0][10]~q\ $ (\my_counter|count[0][9]~261\)))) # (GND)
-- \my_counter|count[0][10]~263\ = CARRY((\my_counter|cstate[0].count_up~q\ & (\my_counter|count[0][10]~q\ & !\my_counter|count[0][9]~261\)) # (!\my_counter|cstate[0].count_up~q\ & ((\my_counter|count[0][10]~q\) # (!\my_counter|count[0][9]~261\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[0].count_up~q\,
	datab => \my_counter|count[0][10]~q\,
	datad => VCC,
	cin => \my_counter|count[0][9]~261\,
	combout => \my_counter|count[0][10]~262_combout\,
	cout => \my_counter|count[0][10]~263\);

-- Location: FF_X62_Y23_N21
\my_counter|count[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[0][10]~262_combout\,
	asdata => \bus2|S1_WDATABUS[10]~7_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[0]~4_combout\,
	ena => \my_counter|count[0][16]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[0][10]~q\);

-- Location: LCCOMB_X62_Y23_N22
\my_counter|count[0][11]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[0][11]~264_combout\ = (\my_counter|cstate[0].count_up~q\ & ((\my_counter|count[0][11]~q\ & (!\my_counter|count[0][10]~263\)) # (!\my_counter|count[0][11]~q\ & ((\my_counter|count[0][10]~263\) # (GND))))) # 
-- (!\my_counter|cstate[0].count_up~q\ & ((\my_counter|count[0][11]~q\ & (\my_counter|count[0][10]~263\ & VCC)) # (!\my_counter|count[0][11]~q\ & (!\my_counter|count[0][10]~263\))))
-- \my_counter|count[0][11]~265\ = CARRY((\my_counter|cstate[0].count_up~q\ & ((!\my_counter|count[0][10]~263\) # (!\my_counter|count[0][11]~q\))) # (!\my_counter|cstate[0].count_up~q\ & (!\my_counter|count[0][11]~q\ & !\my_counter|count[0][10]~263\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[0].count_up~q\,
	datab => \my_counter|count[0][11]~q\,
	datad => VCC,
	cin => \my_counter|count[0][10]~263\,
	combout => \my_counter|count[0][11]~264_combout\,
	cout => \my_counter|count[0][11]~265\);

-- Location: FF_X62_Y23_N23
\my_counter|count[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[0][11]~264_combout\,
	asdata => \bus2|S1_WDATABUS[11]~6_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[0]~4_combout\,
	ena => \my_counter|count[0][16]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[0][11]~q\);

-- Location: LCCOMB_X62_Y23_N24
\my_counter|count[0][12]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[0][12]~266_combout\ = ((\my_counter|cstate[0].count_up~q\ $ (\my_counter|count[0][12]~q\ $ (\my_counter|count[0][11]~265\)))) # (GND)
-- \my_counter|count[0][12]~267\ = CARRY((\my_counter|cstate[0].count_up~q\ & (\my_counter|count[0][12]~q\ & !\my_counter|count[0][11]~265\)) # (!\my_counter|cstate[0].count_up~q\ & ((\my_counter|count[0][12]~q\) # (!\my_counter|count[0][11]~265\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[0].count_up~q\,
	datab => \my_counter|count[0][12]~q\,
	datad => VCC,
	cin => \my_counter|count[0][11]~265\,
	combout => \my_counter|count[0][12]~266_combout\,
	cout => \my_counter|count[0][12]~267\);

-- Location: FF_X62_Y23_N25
\my_counter|count[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[0][12]~266_combout\,
	asdata => \bus2|S1_WDATABUS[12]~5_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[0]~4_combout\,
	ena => \my_counter|count[0][16]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[0][12]~q\);

-- Location: LCCOMB_X62_Y23_N26
\my_counter|count[0][13]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[0][13]~268_combout\ = (\my_counter|count[0][13]~q\ & ((\my_counter|cstate[0].count_up~q\ & (!\my_counter|count[0][12]~267\)) # (!\my_counter|cstate[0].count_up~q\ & (\my_counter|count[0][12]~267\ & VCC)))) # (!\my_counter|count[0][13]~q\ 
-- & ((\my_counter|cstate[0].count_up~q\ & ((\my_counter|count[0][12]~267\) # (GND))) # (!\my_counter|cstate[0].count_up~q\ & (!\my_counter|count[0][12]~267\))))
-- \my_counter|count[0][13]~269\ = CARRY((\my_counter|count[0][13]~q\ & (\my_counter|cstate[0].count_up~q\ & !\my_counter|count[0][12]~267\)) # (!\my_counter|count[0][13]~q\ & ((\my_counter|cstate[0].count_up~q\) # (!\my_counter|count[0][12]~267\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[0][13]~q\,
	datab => \my_counter|cstate[0].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[0][12]~267\,
	combout => \my_counter|count[0][13]~268_combout\,
	cout => \my_counter|count[0][13]~269\);

-- Location: FF_X62_Y23_N27
\my_counter|count[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[0][13]~268_combout\,
	asdata => \bus2|S1_WDATABUS[13]~4_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[0]~4_combout\,
	ena => \my_counter|count[0][16]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[0][13]~q\);

-- Location: LCCOMB_X62_Y23_N28
\my_counter|count[0][14]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[0][14]~270_combout\ = ((\my_counter|cstate[0].count_up~q\ $ (\my_counter|count[0][14]~q\ $ (\my_counter|count[0][13]~269\)))) # (GND)
-- \my_counter|count[0][14]~271\ = CARRY((\my_counter|cstate[0].count_up~q\ & (\my_counter|count[0][14]~q\ & !\my_counter|count[0][13]~269\)) # (!\my_counter|cstate[0].count_up~q\ & ((\my_counter|count[0][14]~q\) # (!\my_counter|count[0][13]~269\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[0].count_up~q\,
	datab => \my_counter|count[0][14]~q\,
	datad => VCC,
	cin => \my_counter|count[0][13]~269\,
	combout => \my_counter|count[0][14]~270_combout\,
	cout => \my_counter|count[0][14]~271\);

-- Location: FF_X62_Y23_N29
\my_counter|count[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[0][14]~270_combout\,
	asdata => \bus2|S1_WDATABUS[14]~3_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[0]~4_combout\,
	ena => \my_counter|count[0][16]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[0][14]~q\);

-- Location: FF_X62_Y23_N31
\my_counter|count[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[0][15]~272_combout\,
	asdata => \bus2|S1_WDATABUS[15]~2_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[0]~4_combout\,
	ena => \my_counter|count[0][16]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[0][15]~q\);

-- Location: LCCOMB_X59_Y24_N24
\bus1|c2_rdatabus[15]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[15]~25_combout\ = (\my_counter|read_addr\(1) & (((\my_counter|read_addr\(0)) # (\my_counter|count[2][15]~q\)))) # (!\my_counter|read_addr\(1) & (\my_counter|count[0][15]~q\ & (!\my_counter|read_addr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[0][15]~q\,
	datab => \my_counter|read_addr\(1),
	datac => \my_counter|read_addr\(0),
	datad => \my_counter|count[2][15]~q\,
	combout => \bus1|c2_rdatabus[15]~25_combout\);

-- Location: LCCOMB_X59_Y24_N30
\bus1|c2_rdatabus[15]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[15]~26_combout\ = (\my_counter|read_addr\(0) & ((\bus1|c2_rdatabus[15]~25_combout\ & (\my_counter|count[3][15]~q\)) # (!\bus1|c2_rdatabus[15]~25_combout\ & ((\my_counter|count[1][15]~q\))))) # (!\my_counter|read_addr\(0) & 
-- (((\bus1|c2_rdatabus[15]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|read_addr\(0),
	datab => \my_counter|count[3][15]~q\,
	datac => \my_counter|count[1][15]~q\,
	datad => \bus1|c2_rdatabus[15]~25_combout\,
	combout => \bus1|c2_rdatabus[15]~26_combout\);

-- Location: LCCOMB_X55_Y26_N14
\bus1|c2_rdatabus[15]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[15]~19_combout\ = (\my_dma|ck_S4_ADDRBUS\(0) & (((\my_dma|rstart_reg\(15) & \my_dma|ck_S4_ADDRBUS\(1))))) # (!\my_dma|ck_S4_ADDRBUS\(0) & ((\my_dma|rstep_reg\(15)) # ((!\my_dma|ck_S4_ADDRBUS\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|ck_S4_ADDRBUS\(0),
	datab => \my_dma|rstep_reg\(15),
	datac => \my_dma|rstart_reg\(15),
	datad => \my_dma|ck_S4_ADDRBUS\(1),
	combout => \bus1|c2_rdatabus[15]~19_combout\);

-- Location: LCCOMB_X58_Y29_N8
\my_dma|wstart_reg[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|wstart_reg[15]~feeder_combout\ = \bus1|S4_WDATABUS[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|S4_WDATABUS[15]~15_combout\,
	combout => \my_dma|wstart_reg[15]~feeder_combout\);

-- Location: FF_X58_Y29_N9
\my_dma|wstart_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|wstart_reg[15]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|wstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstart_reg\(15));

-- Location: FF_X58_Y29_N27
\my_dma|wstep_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[15]~15_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|wstep_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstep_reg\(15));

-- Location: LCCOMB_X58_Y29_N26
\bus1|c2_rdatabus[15]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[15]~20_combout\ = (\bus1|c2_rdatabus[15]~19_combout\ & (((\my_dma|wstep_reg\(15)) # (\my_dma|ck_S4_ADDRBUS\(1))))) # (!\bus1|c2_rdatabus[15]~19_combout\ & (\my_dma|wstart_reg\(15) & ((!\my_dma|ck_S4_ADDRBUS\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[15]~19_combout\,
	datab => \my_dma|wstart_reg\(15),
	datac => \my_dma|wstep_reg\(15),
	datad => \my_dma|ck_S4_ADDRBUS\(1),
	combout => \bus1|c2_rdatabus[15]~20_combout\);

-- Location: LCCOMB_X59_Y28_N0
\bus1|c2_rdatabus[15]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[15]~21_combout\ = (!\bus1|c2_rdatabus[21]~8_combout\ & (\my_dma|ck_S4_ADDRBUS\(0) & \my_dma|raddr_reg\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~8_combout\,
	datab => \my_dma|ck_S4_ADDRBUS\(0),
	datad => \my_dma|raddr_reg\(15),
	combout => \bus1|c2_rdatabus[15]~21_combout\);

-- Location: LCCOMB_X59_Y28_N10
\bus1|c2_rdatabus[15]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[15]~22_combout\ = (\bus1|c2_rdatabus[0]~10_combout\ & (\bus1|c1_wdatabus[15]~16_combout\ & \bus2|S2_WDATABUS[3]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c2_rdatabus[0]~10_combout\,
	datac => \bus1|c1_wdatabus[15]~16_combout\,
	datad => \bus2|S2_WDATABUS[3]~1_combout\,
	combout => \bus1|c2_rdatabus[15]~22_combout\);

-- Location: LCCOMB_X59_Y28_N28
\bus1|c2_rdatabus[15]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[15]~23_combout\ = (\bus1|c2_rdatabus[21]~6_combout\ & (((\bus1|c2_rdatabus[15]~22_combout\) # (!\bus1|c2_rdatabus[21]~5_combout\)))) # (!\bus1|c2_rdatabus[21]~6_combout\ & (\bus1|c2_rdatabus[15]~21_combout\ & 
-- (\bus1|c2_rdatabus[21]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~6_combout\,
	datab => \bus1|c2_rdatabus[15]~21_combout\,
	datac => \bus1|c2_rdatabus[21]~5_combout\,
	datad => \bus1|c2_rdatabus[15]~22_combout\,
	combout => \bus1|c2_rdatabus[15]~23_combout\);

-- Location: LCCOMB_X59_Y28_N18
\bus1|c2_rdatabus[15]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[15]~24_combout\ = (\bus1|c2_rdatabus[21]~7_combout\ & ((\bus1|c2_rdatabus[15]~23_combout\ & ((\bus1|c2_rdatabus[15]~20_combout\))) # (!\bus1|c2_rdatabus[15]~23_combout\ & (\my_dma|count_reg\(15))))) # (!\bus1|c2_rdatabus[21]~7_combout\ & 
-- (((\bus1|c2_rdatabus[15]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~7_combout\,
	datab => \my_dma|count_reg\(15),
	datac => \bus1|c2_rdatabus[15]~20_combout\,
	datad => \bus1|c2_rdatabus[15]~23_combout\,
	combout => \bus1|c2_rdatabus[15]~24_combout\);

-- Location: LCCOMB_X59_Y28_N16
\bus1|c2_rdatabus[15]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[15]~27_combout\ = (\bus1|c2_rdatabus[21]~1_combout\ & ((\bus1|c2_rdatabus[15]~26_combout\) # ((\bus1|c2_rdatabus[0]~14_combout\ & \bus1|c2_rdatabus[15]~24_combout\)))) # (!\bus1|c2_rdatabus[21]~1_combout\ & 
-- (\bus1|c2_rdatabus[0]~14_combout\ & ((\bus1|c2_rdatabus[15]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~1_combout\,
	datab => \bus1|c2_rdatabus[0]~14_combout\,
	datac => \bus1|c2_rdatabus[15]~26_combout\,
	datad => \bus1|c2_rdatabus[15]~24_combout\,
	combout => \bus1|c2_rdatabus[15]~27_combout\);

-- Location: LCCOMB_X59_Y28_N30
\bus1|M2_RDATABUS[15]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|M2_RDATABUS[15]~16_combout\ = (\bus1|M2_RDATABUS[3]~0_combout\ & ((\bus1|c2_rdatabus[15]~27_combout\) # (\bus1|c2_rdatabus[15]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c2_rdatabus[15]~27_combout\,
	datac => \bus1|M2_RDATABUS[3]~0_combout\,
	datad => \bus1|c2_rdatabus[15]~18_combout\,
	combout => \bus1|M2_RDATABUS[15]~16_combout\);

-- Location: FF_X59_Y28_N31
\my_dma|data_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus1|M2_RDATABUS[15]~16_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|DMA_RFile~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|data_reg\(15));

-- Location: LCCOMB_X59_Y28_N8
\bus1|c1_wdatabus[15]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_wdatabus[15]~16_combout\ = (\bus1|c1_wdatabus[31]~0_combout\ & ((\my_dma|data_reg\(15)) # ((\uut|instr_decode|Equal15~1_combout\ & \uut|register_file|Mux48~9_combout\)))) # (!\bus1|c1_wdatabus[31]~0_combout\ & 
-- (\uut|instr_decode|Equal15~1_combout\ & ((\uut|register_file|Mux48~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_wdatabus[31]~0_combout\,
	datab => \uut|instr_decode|Equal15~1_combout\,
	datac => \my_dma|data_reg\(15),
	datad => \uut|register_file|Mux48~9_combout\,
	combout => \bus1|c1_wdatabus[15]~16_combout\);

-- Location: LCCOMB_X61_Y25_N8
\bus2|S1_WDATABUS[15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S1_WDATABUS[15]~2_combout\ = (\bus1|c1_wdatabus[15]~16_combout\ & \bus2|S1_WDATABUS[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|c1_wdatabus[15]~16_combout\,
	datad => \bus2|S1_WDATABUS[0]~0_combout\,
	combout => \bus2|S1_WDATABUS[15]~2_combout\);

-- Location: FF_X62_Y25_N31
\my_counter|count[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[3][15]~302_combout\,
	asdata => \bus2|S1_WDATABUS[15]~2_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[3]~5_combout\,
	ena => \my_counter|count[3][8]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[3][15]~q\);

-- Location: LCCOMB_X62_Y24_N0
\my_counter|count[3][16]~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[3][16]~310_combout\ = ((\my_counter|cstate[3].count_up~q\ $ (\my_counter|count[3][16]~q\ $ (\my_counter|count[3][15]~303\)))) # (GND)
-- \my_counter|count[3][16]~311\ = CARRY((\my_counter|cstate[3].count_up~q\ & (\my_counter|count[3][16]~q\ & !\my_counter|count[3][15]~303\)) # (!\my_counter|cstate[3].count_up~q\ & ((\my_counter|count[3][16]~q\) # (!\my_counter|count[3][15]~303\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[3].count_up~q\,
	datab => \my_counter|count[3][16]~q\,
	datad => VCC,
	cin => \my_counter|count[3][15]~303\,
	combout => \my_counter|count[3][16]~310_combout\,
	cout => \my_counter|count[3][16]~311\);

-- Location: FF_X62_Y24_N1
\my_counter|count[3][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[3][16]~310_combout\,
	asdata => \bus2|S1_WDATABUS[16]~17_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[3]~5_combout\,
	ena => \my_counter|count[3][8]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[3][16]~q\);

-- Location: LCCOMB_X62_Y24_N2
\my_counter|count[3][17]~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[3][17]~318_combout\ = (\my_counter|cstate[3].count_up~q\ & ((\my_counter|count[3][17]~q\ & (!\my_counter|count[3][16]~311\)) # (!\my_counter|count[3][17]~q\ & ((\my_counter|count[3][16]~311\) # (GND))))) # 
-- (!\my_counter|cstate[3].count_up~q\ & ((\my_counter|count[3][17]~q\ & (\my_counter|count[3][16]~311\ & VCC)) # (!\my_counter|count[3][17]~q\ & (!\my_counter|count[3][16]~311\))))
-- \my_counter|count[3][17]~319\ = CARRY((\my_counter|cstate[3].count_up~q\ & ((!\my_counter|count[3][16]~311\) # (!\my_counter|count[3][17]~q\))) # (!\my_counter|cstate[3].count_up~q\ & (!\my_counter|count[3][17]~q\ & !\my_counter|count[3][16]~311\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[3].count_up~q\,
	datab => \my_counter|count[3][17]~q\,
	datad => VCC,
	cin => \my_counter|count[3][16]~311\,
	combout => \my_counter|count[3][17]~318_combout\,
	cout => \my_counter|count[3][17]~319\);

-- Location: FF_X62_Y24_N3
\my_counter|count[3][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[3][17]~318_combout\,
	asdata => \bus2|S1_WDATABUS[17]~18_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[3]~5_combout\,
	ena => \my_counter|count[3][8]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[3][17]~q\);

-- Location: LCCOMB_X62_Y24_N4
\my_counter|count[3][18]~326\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[3][18]~326_combout\ = ((\my_counter|cstate[3].count_up~q\ $ (\my_counter|count[3][18]~q\ $ (\my_counter|count[3][17]~319\)))) # (GND)
-- \my_counter|count[3][18]~327\ = CARRY((\my_counter|cstate[3].count_up~q\ & (\my_counter|count[3][18]~q\ & !\my_counter|count[3][17]~319\)) # (!\my_counter|cstate[3].count_up~q\ & ((\my_counter|count[3][18]~q\) # (!\my_counter|count[3][17]~319\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[3].count_up~q\,
	datab => \my_counter|count[3][18]~q\,
	datad => VCC,
	cin => \my_counter|count[3][17]~319\,
	combout => \my_counter|count[3][18]~326_combout\,
	cout => \my_counter|count[3][18]~327\);

-- Location: FF_X62_Y24_N5
\my_counter|count[3][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[3][18]~326_combout\,
	asdata => \bus2|S1_WDATABUS[18]~19_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[3]~5_combout\,
	ena => \my_counter|count[3][8]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[3][18]~q\);

-- Location: LCCOMB_X62_Y24_N6
\my_counter|count[3][19]~334\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[3][19]~334_combout\ = (\my_counter|cstate[3].count_up~q\ & ((\my_counter|count[3][19]~q\ & (!\my_counter|count[3][18]~327\)) # (!\my_counter|count[3][19]~q\ & ((\my_counter|count[3][18]~327\) # (GND))))) # 
-- (!\my_counter|cstate[3].count_up~q\ & ((\my_counter|count[3][19]~q\ & (\my_counter|count[3][18]~327\ & VCC)) # (!\my_counter|count[3][19]~q\ & (!\my_counter|count[3][18]~327\))))
-- \my_counter|count[3][19]~335\ = CARRY((\my_counter|cstate[3].count_up~q\ & ((!\my_counter|count[3][18]~327\) # (!\my_counter|count[3][19]~q\))) # (!\my_counter|cstate[3].count_up~q\ & (!\my_counter|count[3][19]~q\ & !\my_counter|count[3][18]~327\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[3].count_up~q\,
	datab => \my_counter|count[3][19]~q\,
	datad => VCC,
	cin => \my_counter|count[3][18]~327\,
	combout => \my_counter|count[3][19]~334_combout\,
	cout => \my_counter|count[3][19]~335\);

-- Location: FF_X62_Y24_N7
\my_counter|count[3][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[3][19]~334_combout\,
	asdata => \bus2|S1_WDATABUS[19]~20_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[3]~5_combout\,
	ena => \my_counter|count[3][8]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[3][19]~q\);

-- Location: FF_X62_Y24_N9
\my_counter|count[3][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[3][20]~342_combout\,
	asdata => \bus2|S1_WDATABUS[20]~21_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[3]~5_combout\,
	ena => \my_counter|count[3][8]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[3][20]~q\);

-- Location: LCCOMB_X59_Y24_N4
\my_counter|count[3][8]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[3][8]~178_combout\ = (!\my_counter|count[3][20]~q\ & (!\my_counter|count[3][21]~q\ & (!\my_counter|count[3][19]~q\ & !\my_counter|count[3][22]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[3][20]~q\,
	datab => \my_counter|count[3][21]~q\,
	datac => \my_counter|count[3][19]~q\,
	datad => \my_counter|count[3][22]~q\,
	combout => \my_counter|count[3][8]~178_combout\);

-- Location: LCCOMB_X59_Y24_N2
\my_counter|count[3][8]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[3][8]~177_combout\ = (!\my_counter|count[3][17]~q\ & (!\my_counter|count[3][15]~q\ & (!\my_counter|count[3][16]~q\ & !\my_counter|count[3][18]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[3][17]~q\,
	datab => \my_counter|count[3][15]~q\,
	datac => \my_counter|count[3][16]~q\,
	datad => \my_counter|count[3][18]~q\,
	combout => \my_counter|count[3][8]~177_combout\);

-- Location: LCCOMB_X59_Y24_N10
\my_counter|count[3][8]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[3][8]~179_combout\ = (\my_counter|count[3][8]~178_combout\ & \my_counter|count[3][8]~177_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \my_counter|count[3][8]~178_combout\,
	datad => \my_counter|count[3][8]~177_combout\,
	combout => \my_counter|count[3][8]~179_combout\);

-- Location: LCCOMB_X61_Y21_N24
\my_counter|count[3][8]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[3][8]~180_combout\ = (!\my_counter|count[3][24]~q\ & (!\my_counter|count[3][26]~q\ & (!\my_counter|count[3][23]~q\ & !\my_counter|count[3][25]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[3][24]~q\,
	datab => \my_counter|count[3][26]~q\,
	datac => \my_counter|count[3][23]~q\,
	datad => \my_counter|count[3][25]~q\,
	combout => \my_counter|count[3][8]~180_combout\);

-- Location: LCCOMB_X61_Y21_N14
\my_counter|count[3][8]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[3][8]~181_combout\ = (!\my_counter|count[3][27]~q\ & (!\my_counter|count[3][29]~q\ & (!\my_counter|count[3][30]~q\ & !\my_counter|count[3][28]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[3][27]~q\,
	datab => \my_counter|count[3][29]~q\,
	datac => \my_counter|count[3][30]~q\,
	datad => \my_counter|count[3][28]~q\,
	combout => \my_counter|count[3][8]~181_combout\);

-- Location: LCCOMB_X61_Y21_N8
\my_counter|count[3][8]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[3][8]~182_combout\ = (\my_counter|count[3][8]~179_combout\ & (\my_counter|count[3][8]~180_combout\ & (\my_counter|count[3][8]~181_combout\ & !\my_counter|count[3][31]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[3][8]~179_combout\,
	datab => \my_counter|count[3][8]~180_combout\,
	datac => \my_counter|count[3][8]~181_combout\,
	datad => \my_counter|count[3][31]~q\,
	combout => \my_counter|count[3][8]~182_combout\);

-- Location: LCCOMB_X61_Y26_N14
\my_counter|count[3][8]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[3][8]~183_combout\ = (\my_counter|creset[3]~5_combout\) # ((\my_counter|cstate[3].idle~q\ & ((!\my_counter|count[3][8]~182_combout\) # (!\my_counter|count[3][8]~176_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[3][8]~176_combout\,
	datab => \my_counter|cstate[3].idle~q\,
	datac => \my_counter|count[3][8]~182_combout\,
	datad => \my_counter|creset[3]~5_combout\,
	combout => \my_counter|count[3][8]~183_combout\);

-- Location: FF_X62_Y25_N1
\my_counter|count[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[3][0]~170_combout\,
	asdata => \bus2|S1_WDATABUS[0]~1_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[3]~5_combout\,
	ena => \my_counter|count[3][8]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[3][0]~q\);

-- Location: LCCOMB_X62_Y25_N2
\my_counter|count[3][1]~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[3][1]~274_combout\ = (\my_counter|count[3][1]~q\ & ((\my_counter|cstate[3].count_up~q\ & (!\my_counter|count[3][0]~171\)) # (!\my_counter|cstate[3].count_up~q\ & (\my_counter|count[3][0]~171\ & VCC)))) # (!\my_counter|count[3][1]~q\ & 
-- ((\my_counter|cstate[3].count_up~q\ & ((\my_counter|count[3][0]~171\) # (GND))) # (!\my_counter|cstate[3].count_up~q\ & (!\my_counter|count[3][0]~171\))))
-- \my_counter|count[3][1]~275\ = CARRY((\my_counter|count[3][1]~q\ & (\my_counter|cstate[3].count_up~q\ & !\my_counter|count[3][0]~171\)) # (!\my_counter|count[3][1]~q\ & ((\my_counter|cstate[3].count_up~q\) # (!\my_counter|count[3][0]~171\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[3][1]~q\,
	datab => \my_counter|cstate[3].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[3][0]~171\,
	combout => \my_counter|count[3][1]~274_combout\,
	cout => \my_counter|count[3][1]~275\);

-- Location: FF_X62_Y25_N3
\my_counter|count[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[3][1]~274_combout\,
	asdata => \bus2|S1_WDATABUS[1]~16_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[3]~5_combout\,
	ena => \my_counter|count[3][8]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[3][1]~q\);

-- Location: LCCOMB_X62_Y25_N4
\my_counter|count[3][2]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[3][2]~276_combout\ = ((\my_counter|count[3][2]~q\ $ (\my_counter|cstate[3].count_up~q\ $ (\my_counter|count[3][1]~275\)))) # (GND)
-- \my_counter|count[3][2]~277\ = CARRY((\my_counter|count[3][2]~q\ & ((!\my_counter|count[3][1]~275\) # (!\my_counter|cstate[3].count_up~q\))) # (!\my_counter|count[3][2]~q\ & (!\my_counter|cstate[3].count_up~q\ & !\my_counter|count[3][1]~275\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[3][2]~q\,
	datab => \my_counter|cstate[3].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[3][1]~275\,
	combout => \my_counter|count[3][2]~276_combout\,
	cout => \my_counter|count[3][2]~277\);

-- Location: FF_X62_Y25_N5
\my_counter|count[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[3][2]~276_combout\,
	asdata => \bus2|S1_WDATABUS[2]~15_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[3]~5_combout\,
	ena => \my_counter|count[3][8]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[3][2]~q\);

-- Location: LCCOMB_X62_Y25_N6
\my_counter|count[3][3]~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[3][3]~278_combout\ = (\my_counter|count[3][3]~q\ & ((\my_counter|cstate[3].count_up~q\ & (!\my_counter|count[3][2]~277\)) # (!\my_counter|cstate[3].count_up~q\ & (\my_counter|count[3][2]~277\ & VCC)))) # (!\my_counter|count[3][3]~q\ & 
-- ((\my_counter|cstate[3].count_up~q\ & ((\my_counter|count[3][2]~277\) # (GND))) # (!\my_counter|cstate[3].count_up~q\ & (!\my_counter|count[3][2]~277\))))
-- \my_counter|count[3][3]~279\ = CARRY((\my_counter|count[3][3]~q\ & (\my_counter|cstate[3].count_up~q\ & !\my_counter|count[3][2]~277\)) # (!\my_counter|count[3][3]~q\ & ((\my_counter|cstate[3].count_up~q\) # (!\my_counter|count[3][2]~277\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[3][3]~q\,
	datab => \my_counter|cstate[3].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[3][2]~277\,
	combout => \my_counter|count[3][3]~278_combout\,
	cout => \my_counter|count[3][3]~279\);

-- Location: FF_X62_Y25_N7
\my_counter|count[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[3][3]~278_combout\,
	asdata => \bus2|S1_WDATABUS[3]~14_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[3]~5_combout\,
	ena => \my_counter|count[3][8]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[3][3]~q\);

-- Location: LCCOMB_X62_Y25_N8
\my_counter|count[3][4]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[3][4]~280_combout\ = ((\my_counter|count[3][4]~q\ $ (\my_counter|cstate[3].count_up~q\ $ (\my_counter|count[3][3]~279\)))) # (GND)
-- \my_counter|count[3][4]~281\ = CARRY((\my_counter|count[3][4]~q\ & ((!\my_counter|count[3][3]~279\) # (!\my_counter|cstate[3].count_up~q\))) # (!\my_counter|count[3][4]~q\ & (!\my_counter|cstate[3].count_up~q\ & !\my_counter|count[3][3]~279\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[3][4]~q\,
	datab => \my_counter|cstate[3].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[3][3]~279\,
	combout => \my_counter|count[3][4]~280_combout\,
	cout => \my_counter|count[3][4]~281\);

-- Location: FF_X62_Y25_N9
\my_counter|count[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[3][4]~280_combout\,
	asdata => \bus2|S1_WDATABUS[4]~13_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[3]~5_combout\,
	ena => \my_counter|count[3][8]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[3][4]~q\);

-- Location: LCCOMB_X62_Y25_N10
\my_counter|count[3][5]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[3][5]~282_combout\ = (\my_counter|count[3][5]~q\ & ((\my_counter|cstate[3].count_up~q\ & (!\my_counter|count[3][4]~281\)) # (!\my_counter|cstate[3].count_up~q\ & (\my_counter|count[3][4]~281\ & VCC)))) # (!\my_counter|count[3][5]~q\ & 
-- ((\my_counter|cstate[3].count_up~q\ & ((\my_counter|count[3][4]~281\) # (GND))) # (!\my_counter|cstate[3].count_up~q\ & (!\my_counter|count[3][4]~281\))))
-- \my_counter|count[3][5]~283\ = CARRY((\my_counter|count[3][5]~q\ & (\my_counter|cstate[3].count_up~q\ & !\my_counter|count[3][4]~281\)) # (!\my_counter|count[3][5]~q\ & ((\my_counter|cstate[3].count_up~q\) # (!\my_counter|count[3][4]~281\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[3][5]~q\,
	datab => \my_counter|cstate[3].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[3][4]~281\,
	combout => \my_counter|count[3][5]~282_combout\,
	cout => \my_counter|count[3][5]~283\);

-- Location: FF_X62_Y25_N11
\my_counter|count[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[3][5]~282_combout\,
	asdata => \bus2|S1_WDATABUS[5]~12_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[3]~5_combout\,
	ena => \my_counter|count[3][8]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[3][5]~q\);

-- Location: LCCOMB_X62_Y25_N12
\my_counter|count[3][6]~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[3][6]~284_combout\ = ((\my_counter|count[3][6]~q\ $ (\my_counter|cstate[3].count_up~q\ $ (\my_counter|count[3][5]~283\)))) # (GND)
-- \my_counter|count[3][6]~285\ = CARRY((\my_counter|count[3][6]~q\ & ((!\my_counter|count[3][5]~283\) # (!\my_counter|cstate[3].count_up~q\))) # (!\my_counter|count[3][6]~q\ & (!\my_counter|cstate[3].count_up~q\ & !\my_counter|count[3][5]~283\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[3][6]~q\,
	datab => \my_counter|cstate[3].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[3][5]~283\,
	combout => \my_counter|count[3][6]~284_combout\,
	cout => \my_counter|count[3][6]~285\);

-- Location: FF_X62_Y25_N13
\my_counter|count[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[3][6]~284_combout\,
	asdata => \bus2|S1_WDATABUS[6]~11_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[3]~5_combout\,
	ena => \my_counter|count[3][8]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[3][6]~q\);

-- Location: LCCOMB_X62_Y25_N14
\my_counter|count[3][7]~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[3][7]~286_combout\ = (\my_counter|count[3][7]~q\ & ((\my_counter|cstate[3].count_up~q\ & (!\my_counter|count[3][6]~285\)) # (!\my_counter|cstate[3].count_up~q\ & (\my_counter|count[3][6]~285\ & VCC)))) # (!\my_counter|count[3][7]~q\ & 
-- ((\my_counter|cstate[3].count_up~q\ & ((\my_counter|count[3][6]~285\) # (GND))) # (!\my_counter|cstate[3].count_up~q\ & (!\my_counter|count[3][6]~285\))))
-- \my_counter|count[3][7]~287\ = CARRY((\my_counter|count[3][7]~q\ & (\my_counter|cstate[3].count_up~q\ & !\my_counter|count[3][6]~285\)) # (!\my_counter|count[3][7]~q\ & ((\my_counter|cstate[3].count_up~q\) # (!\my_counter|count[3][6]~285\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[3][7]~q\,
	datab => \my_counter|cstate[3].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[3][6]~285\,
	combout => \my_counter|count[3][7]~286_combout\,
	cout => \my_counter|count[3][7]~287\);

-- Location: FF_X62_Y25_N15
\my_counter|count[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[3][7]~286_combout\,
	asdata => \bus2|S1_WDATABUS[7]~10_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[3]~5_combout\,
	ena => \my_counter|count[3][8]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[3][7]~q\);

-- Location: LCCOMB_X62_Y25_N16
\my_counter|count[3][8]~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[3][8]~288_combout\ = ((\my_counter|count[3][8]~q\ $ (\my_counter|cstate[3].count_up~q\ $ (\my_counter|count[3][7]~287\)))) # (GND)
-- \my_counter|count[3][8]~289\ = CARRY((\my_counter|count[3][8]~q\ & ((!\my_counter|count[3][7]~287\) # (!\my_counter|cstate[3].count_up~q\))) # (!\my_counter|count[3][8]~q\ & (!\my_counter|cstate[3].count_up~q\ & !\my_counter|count[3][7]~287\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[3][8]~q\,
	datab => \my_counter|cstate[3].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[3][7]~287\,
	combout => \my_counter|count[3][8]~288_combout\,
	cout => \my_counter|count[3][8]~289\);

-- Location: FF_X62_Y25_N17
\my_counter|count[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[3][8]~288_combout\,
	asdata => \bus2|S1_WDATABUS[8]~9_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[3]~5_combout\,
	ena => \my_counter|count[3][8]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[3][8]~q\);

-- Location: LCCOMB_X62_Y25_N18
\my_counter|count[3][9]~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[3][9]~290_combout\ = (\my_counter|cstate[3].count_up~q\ & ((\my_counter|count[3][9]~q\ & (!\my_counter|count[3][8]~289\)) # (!\my_counter|count[3][9]~q\ & ((\my_counter|count[3][8]~289\) # (GND))))) # (!\my_counter|cstate[3].count_up~q\ 
-- & ((\my_counter|count[3][9]~q\ & (\my_counter|count[3][8]~289\ & VCC)) # (!\my_counter|count[3][9]~q\ & (!\my_counter|count[3][8]~289\))))
-- \my_counter|count[3][9]~291\ = CARRY((\my_counter|cstate[3].count_up~q\ & ((!\my_counter|count[3][8]~289\) # (!\my_counter|count[3][9]~q\))) # (!\my_counter|cstate[3].count_up~q\ & (!\my_counter|count[3][9]~q\ & !\my_counter|count[3][8]~289\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[3].count_up~q\,
	datab => \my_counter|count[3][9]~q\,
	datad => VCC,
	cin => \my_counter|count[3][8]~289\,
	combout => \my_counter|count[3][9]~290_combout\,
	cout => \my_counter|count[3][9]~291\);

-- Location: FF_X62_Y25_N19
\my_counter|count[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[3][9]~290_combout\,
	asdata => \bus2|S1_WDATABUS[9]~8_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[3]~5_combout\,
	ena => \my_counter|count[3][8]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[3][9]~q\);

-- Location: LCCOMB_X62_Y25_N20
\my_counter|count[3][10]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[3][10]~292_combout\ = ((\my_counter|cstate[3].count_up~q\ $ (\my_counter|count[3][10]~q\ $ (\my_counter|count[3][9]~291\)))) # (GND)
-- \my_counter|count[3][10]~293\ = CARRY((\my_counter|cstate[3].count_up~q\ & (\my_counter|count[3][10]~q\ & !\my_counter|count[3][9]~291\)) # (!\my_counter|cstate[3].count_up~q\ & ((\my_counter|count[3][10]~q\) # (!\my_counter|count[3][9]~291\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[3].count_up~q\,
	datab => \my_counter|count[3][10]~q\,
	datad => VCC,
	cin => \my_counter|count[3][9]~291\,
	combout => \my_counter|count[3][10]~292_combout\,
	cout => \my_counter|count[3][10]~293\);

-- Location: FF_X62_Y25_N21
\my_counter|count[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[3][10]~292_combout\,
	asdata => \bus2|S1_WDATABUS[10]~7_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[3]~5_combout\,
	ena => \my_counter|count[3][8]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[3][10]~q\);

-- Location: FF_X62_Y25_N23
\my_counter|count[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[3][11]~294_combout\,
	asdata => \bus2|S1_WDATABUS[11]~6_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[3]~5_combout\,
	ena => \my_counter|count[3][8]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[3][11]~q\);

-- Location: LCCOMB_X63_Y23_N30
\bus1|c2_rdatabus[11]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[11]~65_combout\ = (\my_counter|read_addr\(0) & (\my_counter|read_addr\(1))) # (!\my_counter|read_addr\(0) & ((\my_counter|read_addr\(1) & (\my_counter|count[2][11]~q\)) # (!\my_counter|read_addr\(1) & ((\my_counter|count[0][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|read_addr\(0),
	datab => \my_counter|read_addr\(1),
	datac => \my_counter|count[2][11]~q\,
	datad => \my_counter|count[0][11]~q\,
	combout => \bus1|c2_rdatabus[11]~65_combout\);

-- Location: LCCOMB_X63_Y23_N28
\bus1|c2_rdatabus[11]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[11]~66_combout\ = (\my_counter|read_addr\(0) & ((\bus1|c2_rdatabus[11]~65_combout\ & ((\my_counter|count[3][11]~q\))) # (!\bus1|c2_rdatabus[11]~65_combout\ & (\my_counter|count[1][11]~q\)))) # (!\my_counter|read_addr\(0) & 
-- (((\bus1|c2_rdatabus[11]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|read_addr\(0),
	datab => \my_counter|count[1][11]~q\,
	datac => \my_counter|count[3][11]~q\,
	datad => \bus1|c2_rdatabus[11]~65_combout\,
	combout => \bus1|c2_rdatabus[11]~66_combout\);

-- Location: LCCOMB_X55_Y26_N6
\bus1|c2_rdatabus[11]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[11]~59_combout\ = (\my_dma|ck_S4_ADDRBUS\(0) & (((\my_dma|rstart_reg\(11) & \my_dma|ck_S4_ADDRBUS\(1))))) # (!\my_dma|ck_S4_ADDRBUS\(0) & ((\my_dma|rstep_reg\(11)) # ((!\my_dma|ck_S4_ADDRBUS\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|ck_S4_ADDRBUS\(0),
	datab => \my_dma|rstep_reg\(11),
	datac => \my_dma|rstart_reg\(11),
	datad => \my_dma|ck_S4_ADDRBUS\(1),
	combout => \bus1|c2_rdatabus[11]~59_combout\);

-- Location: LCCOMB_X56_Y29_N22
\bus1|c2_rdatabus[11]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[11]~60_combout\ = (\my_dma|ck_S4_ADDRBUS\(1) & (\bus1|c2_rdatabus[11]~59_combout\)) # (!\my_dma|ck_S4_ADDRBUS\(1) & ((\bus1|c2_rdatabus[11]~59_combout\ & (\my_dma|wstep_reg\(11))) # (!\bus1|c2_rdatabus[11]~59_combout\ & 
-- ((\my_dma|wstart_reg\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|ck_S4_ADDRBUS\(1),
	datab => \bus1|c2_rdatabus[11]~59_combout\,
	datac => \my_dma|wstep_reg\(11),
	datad => \my_dma|wstart_reg\(11),
	combout => \bus1|c2_rdatabus[11]~60_combout\);

-- Location: LCCOMB_X59_Y32_N16
\bus1|c2_rdatabus[11]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[11]~61_combout\ = (\my_dma|raddr_reg\(11) & (\my_dma|ck_S4_ADDRBUS\(0) & !\bus1|c2_rdatabus[21]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|raddr_reg\(11),
	datab => \my_dma|ck_S4_ADDRBUS\(0),
	datad => \bus1|c2_rdatabus[21]~8_combout\,
	combout => \bus1|c2_rdatabus[11]~61_combout\);

-- Location: LCCOMB_X59_Y32_N28
\bus1|c2_rdatabus[11]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[11]~62_combout\ = (\bus1|c2_rdatabus[0]~10_combout\ & (\bus1|c1_wdatabus[11]~12_combout\ & \bus2|S2_WDATABUS[3]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c2_rdatabus[0]~10_combout\,
	datac => \bus1|c1_wdatabus[11]~12_combout\,
	datad => \bus2|S2_WDATABUS[3]~1_combout\,
	combout => \bus1|c2_rdatabus[11]~62_combout\);

-- Location: LCCOMB_X59_Y32_N18
\bus1|c2_rdatabus[11]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[11]~63_combout\ = (\bus1|c2_rdatabus[21]~5_combout\ & ((\bus1|c2_rdatabus[21]~6_combout\ & ((\bus1|c2_rdatabus[11]~62_combout\))) # (!\bus1|c2_rdatabus[21]~6_combout\ & (\bus1|c2_rdatabus[11]~61_combout\)))) # 
-- (!\bus1|c2_rdatabus[21]~5_combout\ & (((\bus1|c2_rdatabus[21]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~5_combout\,
	datab => \bus1|c2_rdatabus[11]~61_combout\,
	datac => \bus1|c2_rdatabus[21]~6_combout\,
	datad => \bus1|c2_rdatabus[11]~62_combout\,
	combout => \bus1|c2_rdatabus[11]~63_combout\);

-- Location: LCCOMB_X59_Y32_N24
\bus1|c2_rdatabus[11]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[11]~64_combout\ = (\bus1|c2_rdatabus[21]~7_combout\ & ((\bus1|c2_rdatabus[11]~63_combout\ & (\bus1|c2_rdatabus[11]~60_combout\)) # (!\bus1|c2_rdatabus[11]~63_combout\ & ((\my_dma|count_reg\(11)))))) # (!\bus1|c2_rdatabus[21]~7_combout\ & 
-- (((\bus1|c2_rdatabus[11]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~7_combout\,
	datab => \bus1|c2_rdatabus[11]~60_combout\,
	datac => \my_dma|count_reg\(11),
	datad => \bus1|c2_rdatabus[11]~63_combout\,
	combout => \bus1|c2_rdatabus[11]~64_combout\);

-- Location: LCCOMB_X59_Y32_N2
\bus1|c2_rdatabus[11]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[11]~67_combout\ = (\bus1|c2_rdatabus[0]~14_combout\ & ((\bus1|c2_rdatabus[11]~64_combout\) # ((\bus1|c2_rdatabus[21]~1_combout\ & \bus1|c2_rdatabus[11]~66_combout\)))) # (!\bus1|c2_rdatabus[0]~14_combout\ & 
-- (\bus1|c2_rdatabus[21]~1_combout\ & (\bus1|c2_rdatabus[11]~66_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[0]~14_combout\,
	datab => \bus1|c2_rdatabus[21]~1_combout\,
	datac => \bus1|c2_rdatabus[11]~66_combout\,
	datad => \bus1|c2_rdatabus[11]~64_combout\,
	combout => \bus1|c2_rdatabus[11]~67_combout\);

-- Location: LCCOMB_X59_Y32_N12
\bus1|M2_RDATABUS[11]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|M2_RDATABUS[11]~12_combout\ = (\bus1|M2_RDATABUS[3]~0_combout\ & ((\bus1|c2_rdatabus[11]~58_combout\) # (\bus1|c2_rdatabus[11]~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[11]~58_combout\,
	datab => \bus1|M2_RDATABUS[3]~0_combout\,
	datad => \bus1|c2_rdatabus[11]~67_combout\,
	combout => \bus1|M2_RDATABUS[11]~12_combout\);

-- Location: FF_X59_Y32_N13
\my_dma|data_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus1|M2_RDATABUS[11]~12_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|DMA_RFile~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|data_reg\(11));

-- Location: LCCOMB_X59_Y32_N30
\bus1|c1_wdatabus[11]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_wdatabus[11]~12_combout\ = (\my_dma|data_reg\(11) & ((\bus1|c1_wdatabus[31]~0_combout\) # ((\uut|instr_decode|Equal15~1_combout\ & \uut|register_file|Mux52~9_combout\)))) # (!\my_dma|data_reg\(11) & (((\uut|instr_decode|Equal15~1_combout\ & 
-- \uut|register_file|Mux52~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|data_reg\(11),
	datab => \bus1|c1_wdatabus[31]~0_combout\,
	datac => \uut|instr_decode|Equal15~1_combout\,
	datad => \uut|register_file|Mux52~9_combout\,
	combout => \bus1|c1_wdatabus[11]~12_combout\);

-- Location: LCCOMB_X61_Y24_N6
\bus2|S1_WDATABUS[11]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S1_WDATABUS[11]~6_combout\ = (\bus1|c1_wdatabus[11]~12_combout\ & \bus2|S1_WDATABUS[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|c1_wdatabus[11]~12_combout\,
	datad => \bus2|S1_WDATABUS[0]~0_combout\,
	combout => \bus2|S1_WDATABUS[11]~6_combout\);

-- Location: FF_X60_Y23_N23
\my_counter|count[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[1][11]~204_combout\,
	asdata => \bus2|S1_WDATABUS[11]~6_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[1]~2_combout\,
	ena => \my_counter|count[1][4]~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[1][11]~q\);

-- Location: LCCOMB_X60_Y23_N24
\my_counter|count[1][12]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[1][12]~206_combout\ = ((\my_counter|count[1][12]~q\ $ (\my_counter|cstate[1].count_up~q\ $ (\my_counter|count[1][11]~205\)))) # (GND)
-- \my_counter|count[1][12]~207\ = CARRY((\my_counter|count[1][12]~q\ & ((!\my_counter|count[1][11]~205\) # (!\my_counter|cstate[1].count_up~q\))) # (!\my_counter|count[1][12]~q\ & (!\my_counter|cstate[1].count_up~q\ & !\my_counter|count[1][11]~205\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[1][12]~q\,
	datab => \my_counter|cstate[1].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[1][11]~205\,
	combout => \my_counter|count[1][12]~206_combout\,
	cout => \my_counter|count[1][12]~207\);

-- Location: FF_X60_Y23_N25
\my_counter|count[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[1][12]~206_combout\,
	asdata => \bus2|S1_WDATABUS[12]~5_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[1]~2_combout\,
	ena => \my_counter|count[1][4]~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[1][12]~q\);

-- Location: LCCOMB_X60_Y23_N26
\my_counter|count[1][13]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[1][13]~208_combout\ = (\my_counter|count[1][13]~q\ & ((\my_counter|cstate[1].count_up~q\ & (!\my_counter|count[1][12]~207\)) # (!\my_counter|cstate[1].count_up~q\ & (\my_counter|count[1][12]~207\ & VCC)))) # (!\my_counter|count[1][13]~q\ 
-- & ((\my_counter|cstate[1].count_up~q\ & ((\my_counter|count[1][12]~207\) # (GND))) # (!\my_counter|cstate[1].count_up~q\ & (!\my_counter|count[1][12]~207\))))
-- \my_counter|count[1][13]~209\ = CARRY((\my_counter|count[1][13]~q\ & (\my_counter|cstate[1].count_up~q\ & !\my_counter|count[1][12]~207\)) # (!\my_counter|count[1][13]~q\ & ((\my_counter|cstate[1].count_up~q\) # (!\my_counter|count[1][12]~207\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[1][13]~q\,
	datab => \my_counter|cstate[1].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[1][12]~207\,
	combout => \my_counter|count[1][13]~208_combout\,
	cout => \my_counter|count[1][13]~209\);

-- Location: FF_X60_Y23_N27
\my_counter|count[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[1][13]~208_combout\,
	asdata => \bus2|S1_WDATABUS[13]~4_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[1]~2_combout\,
	ena => \my_counter|count[1][4]~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[1][13]~q\);

-- Location: LCCOMB_X60_Y23_N28
\my_counter|count[1][14]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[1][14]~210_combout\ = ((\my_counter|count[1][14]~q\ $ (\my_counter|cstate[1].count_up~q\ $ (\my_counter|count[1][13]~209\)))) # (GND)
-- \my_counter|count[1][14]~211\ = CARRY((\my_counter|count[1][14]~q\ & ((!\my_counter|count[1][13]~209\) # (!\my_counter|cstate[1].count_up~q\))) # (!\my_counter|count[1][14]~q\ & (!\my_counter|cstate[1].count_up~q\ & !\my_counter|count[1][13]~209\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[1][14]~q\,
	datab => \my_counter|cstate[1].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[1][13]~209\,
	combout => \my_counter|count[1][14]~210_combout\,
	cout => \my_counter|count[1][14]~211\);

-- Location: FF_X60_Y23_N29
\my_counter|count[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[1][14]~210_combout\,
	asdata => \bus2|S1_WDATABUS[14]~3_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[1]~2_combout\,
	ena => \my_counter|count[1][4]~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[1][14]~q\);

-- Location: LCCOMB_X60_Y23_N30
\my_counter|count[1][15]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[1][15]~212_combout\ = (\my_counter|count[1][15]~q\ & ((\my_counter|cstate[1].count_up~q\ & (!\my_counter|count[1][14]~211\)) # (!\my_counter|cstate[1].count_up~q\ & (\my_counter|count[1][14]~211\ & VCC)))) # (!\my_counter|count[1][15]~q\ 
-- & ((\my_counter|cstate[1].count_up~q\ & ((\my_counter|count[1][14]~211\) # (GND))) # (!\my_counter|cstate[1].count_up~q\ & (!\my_counter|count[1][14]~211\))))
-- \my_counter|count[1][15]~213\ = CARRY((\my_counter|count[1][15]~q\ & (\my_counter|cstate[1].count_up~q\ & !\my_counter|count[1][14]~211\)) # (!\my_counter|count[1][15]~q\ & ((\my_counter|cstate[1].count_up~q\) # (!\my_counter|count[1][14]~211\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[1][15]~q\,
	datab => \my_counter|cstate[1].count_up~q\,
	datad => VCC,
	cin => \my_counter|count[1][14]~211\,
	combout => \my_counter|count[1][15]~212_combout\,
	cout => \my_counter|count[1][15]~213\);

-- Location: FF_X60_Y23_N31
\my_counter|count[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[1][15]~212_combout\,
	asdata => \bus2|S1_WDATABUS[15]~2_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[1]~2_combout\,
	ena => \my_counter|count[1][4]~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[1][15]~q\);

-- Location: FF_X60_Y22_N1
\my_counter|count[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[1][16]~304_combout\,
	asdata => \bus2|S1_WDATABUS[16]~17_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[1]~2_combout\,
	ena => \my_counter|count[1][4]~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[1][16]~q\);

-- Location: LCCOMB_X59_Y24_N16
\my_counter|count[1][4]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[1][4]~135_combout\ = (!\my_counter|count[1][16]~q\ & (!\my_counter|count[1][18]~q\ & (!\my_counter|count[1][15]~q\ & !\my_counter|count[1][17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[1][16]~q\,
	datab => \my_counter|count[1][18]~q\,
	datac => \my_counter|count[1][15]~q\,
	datad => \my_counter|count[1][17]~q\,
	combout => \my_counter|count[1][4]~135_combout\);

-- Location: LCCOMB_X60_Y21_N28
\my_counter|count[1][4]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[1][4]~136_combout\ = (!\my_counter|count[1][19]~q\ & (!\my_counter|count[1][21]~q\ & (!\my_counter|count[1][20]~q\ & !\my_counter|count[1][22]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[1][19]~q\,
	datab => \my_counter|count[1][21]~q\,
	datac => \my_counter|count[1][20]~q\,
	datad => \my_counter|count[1][22]~q\,
	combout => \my_counter|count[1][4]~136_combout\);

-- Location: LCCOMB_X61_Y22_N30
\my_counter|count[1][4]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[1][4]~137_combout\ = (!\my_counter|count[1][23]~q\ & (!\my_counter|count[1][26]~q\ & (!\my_counter|count[1][24]~q\ & !\my_counter|count[1][25]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[1][23]~q\,
	datab => \my_counter|count[1][26]~q\,
	datac => \my_counter|count[1][24]~q\,
	datad => \my_counter|count[1][25]~q\,
	combout => \my_counter|count[1][4]~137_combout\);

-- Location: LCCOMB_X61_Y21_N26
\my_counter|count[1][4]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[1][4]~138_combout\ = (!\my_counter|count[1][29]~q\ & (!\my_counter|count[1][27]~q\ & (!\my_counter|count[1][28]~q\ & !\my_counter|count[1][30]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[1][29]~q\,
	datab => \my_counter|count[1][27]~q\,
	datac => \my_counter|count[1][28]~q\,
	datad => \my_counter|count[1][30]~q\,
	combout => \my_counter|count[1][4]~138_combout\);

-- Location: LCCOMB_X60_Y21_N6
\my_counter|count[1][4]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[1][4]~139_combout\ = (\my_counter|count[1][4]~135_combout\ & (\my_counter|count[1][4]~136_combout\ & (\my_counter|count[1][4]~137_combout\ & \my_counter|count[1][4]~138_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[1][4]~135_combout\,
	datab => \my_counter|count[1][4]~136_combout\,
	datac => \my_counter|count[1][4]~137_combout\,
	datad => \my_counter|count[1][4]~138_combout\,
	combout => \my_counter|count[1][4]~139_combout\);

-- Location: LCCOMB_X58_Y26_N18
\my_counter|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|Mux9~0_combout\ = (\bus2|S1_ADDRBUS[0]~0_combout\ & ((\bus2|S1_ADDRBUS[1]~3_combout\ & ((\my_counter|cstate[1].count_down~q\))) # (!\bus2|S1_ADDRBUS[1]~3_combout\ & (\bus2|S1_ADDRBUS[4]~1_combout\)))) # (!\bus2|S1_ADDRBUS[0]~0_combout\ & 
-- (((\my_counter|cstate[1].count_down~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus2|S1_ADDRBUS[0]~0_combout\,
	datab => \bus2|S1_ADDRBUS[4]~1_combout\,
	datac => \my_counter|cstate[1].count_down~q\,
	datad => \bus2|S1_ADDRBUS[1]~3_combout\,
	combout => \my_counter|Mux9~0_combout\);

-- Location: FF_X58_Y26_N19
\my_counter|cstate[1].count_down\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|Mux9~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_counter|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|cstate[1].count_down~q\);

-- Location: LCCOMB_X58_Y26_N8
\my_counter|count[1][4]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[1][4]~130_combout\ = (!\my_counter|count[1][0]~q\ & (\my_counter|cstate[1].count_down~q\ & (!\my_counter|count[1][1]~q\ & !\my_counter|count[1][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[1][0]~q\,
	datab => \my_counter|cstate[1].count_down~q\,
	datac => \my_counter|count[1][1]~q\,
	datad => \my_counter|count[1][2]~q\,
	combout => \my_counter|count[1][4]~130_combout\);

-- Location: LCCOMB_X63_Y23_N8
\my_counter|count[1][4]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[1][4]~133_combout\ = (!\my_counter|count[1][13]~q\ & (!\my_counter|count[1][12]~q\ & (!\my_counter|count[1][14]~q\ & !\my_counter|count[1][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[1][13]~q\,
	datab => \my_counter|count[1][12]~q\,
	datac => \my_counter|count[1][14]~q\,
	datad => \my_counter|count[1][11]~q\,
	combout => \my_counter|count[1][4]~133_combout\);

-- Location: LCCOMB_X63_Y23_N22
\my_counter|count[1][4]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[1][4]~132_combout\ = (!\my_counter|count[1][10]~q\ & (!\my_counter|count[1][7]~q\ & (!\my_counter|count[1][9]~q\ & !\my_counter|count[1][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[1][10]~q\,
	datab => \my_counter|count[1][7]~q\,
	datac => \my_counter|count[1][9]~q\,
	datad => \my_counter|count[1][8]~q\,
	combout => \my_counter|count[1][4]~132_combout\);

-- Location: LCCOMB_X63_Y24_N0
\my_counter|count[1][4]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[1][4]~131_combout\ = (!\my_counter|count[1][6]~q\ & (!\my_counter|count[1][5]~q\ & (!\my_counter|count[1][4]~q\ & !\my_counter|count[1][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[1][6]~q\,
	datab => \my_counter|count[1][5]~q\,
	datac => \my_counter|count[1][4]~q\,
	datad => \my_counter|count[1][3]~q\,
	combout => \my_counter|count[1][4]~131_combout\);

-- Location: LCCOMB_X63_Y23_N26
\my_counter|count[1][4]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[1][4]~134_combout\ = (\my_counter|count[1][4]~130_combout\ & (\my_counter|count[1][4]~133_combout\ & (\my_counter|count[1][4]~132_combout\ & \my_counter|count[1][4]~131_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[1][4]~130_combout\,
	datab => \my_counter|count[1][4]~133_combout\,
	datac => \my_counter|count[1][4]~132_combout\,
	datad => \my_counter|count[1][4]~131_combout\,
	combout => \my_counter|count[1][4]~134_combout\);

-- Location: FF_X60_Y26_N17
\my_counter|cstate[1].idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus2|S1_ADDRBUS[6]~2_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_counter|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|cstate[1].idle~q\);

-- Location: LCCOMB_X60_Y26_N16
\my_counter|count[1][4]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[1][4]~140_combout\ = ((\my_counter|count[1][4]~139_combout\ & (\my_counter|count[1][4]~134_combout\ & !\my_counter|count[1][31]~q\))) # (!\my_counter|cstate[1].idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[1][4]~139_combout\,
	datab => \my_counter|count[1][4]~134_combout\,
	datac => \my_counter|cstate[1].idle~q\,
	datad => \my_counter|count[1][31]~q\,
	combout => \my_counter|count[1][4]~140_combout\);

-- Location: LCCOMB_X61_Y26_N24
\my_counter|count[1][4]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[1][4]~141_combout\ = (\my_counter|creset[1]~2_combout\) # (!\my_counter|count[1][4]~140_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \my_counter|count[1][4]~140_combout\,
	datad => \my_counter|creset[1]~2_combout\,
	combout => \my_counter|count[1][4]~141_combout\);

-- Location: FF_X60_Y23_N1
\my_counter|count[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[1][0]~128_combout\,
	asdata => \bus2|S1_WDATABUS[0]~1_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[1]~2_combout\,
	ena => \my_counter|count[1][4]~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[1][0]~q\);

-- Location: LCCOMB_X60_Y23_N2
\my_counter|count[1][1]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|count[1][1]~184_combout\ = (\my_counter|cstate[1].count_up~q\ & ((\my_counter|count[1][1]~q\ & (!\my_counter|count[1][0]~129\)) # (!\my_counter|count[1][1]~q\ & ((\my_counter|count[1][0]~129\) # (GND))))) # (!\my_counter|cstate[1].count_up~q\ 
-- & ((\my_counter|count[1][1]~q\ & (\my_counter|count[1][0]~129\ & VCC)) # (!\my_counter|count[1][1]~q\ & (!\my_counter|count[1][0]~129\))))
-- \my_counter|count[1][1]~185\ = CARRY((\my_counter|cstate[1].count_up~q\ & ((!\my_counter|count[1][0]~129\) # (!\my_counter|count[1][1]~q\))) # (!\my_counter|cstate[1].count_up~q\ & (!\my_counter|count[1][1]~q\ & !\my_counter|count[1][0]~129\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|cstate[1].count_up~q\,
	datab => \my_counter|count[1][1]~q\,
	datad => VCC,
	cin => \my_counter|count[1][0]~129\,
	combout => \my_counter|count[1][1]~184_combout\,
	cout => \my_counter|count[1][1]~185\);

-- Location: FF_X60_Y23_N3
\my_counter|count[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[1][1]~184_combout\,
	asdata => \bus2|S1_WDATABUS[1]~16_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[1]~2_combout\,
	ena => \my_counter|count[1][4]~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[1][1]~q\);

-- Location: FF_X60_Y23_N5
\my_counter|count[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[1][2]~186_combout\,
	asdata => \bus2|S1_WDATABUS[2]~15_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[1]~2_combout\,
	ena => \my_counter|count[1][4]~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[1][2]~q\);

-- Location: LCCOMB_X59_Y26_N16
\bus1|c2_rdatabus[2]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[2]~155_combout\ = (\my_counter|read_addr\(1) & (((\my_counter|read_addr\(0)) # (\my_counter|count[2][2]~q\)))) # (!\my_counter|read_addr\(1) & (\my_counter|count[0][2]~q\ & (!\my_counter|read_addr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|read_addr\(1),
	datab => \my_counter|count[0][2]~q\,
	datac => \my_counter|read_addr\(0),
	datad => \my_counter|count[2][2]~q\,
	combout => \bus1|c2_rdatabus[2]~155_combout\);

-- Location: LCCOMB_X59_Y31_N20
\bus1|c2_rdatabus[2]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[2]~156_combout\ = (\my_counter|read_addr\(0) & ((\bus1|c2_rdatabus[2]~155_combout\ & ((\my_counter|count[3][2]~q\))) # (!\bus1|c2_rdatabus[2]~155_combout\ & (\my_counter|count[1][2]~q\)))) # (!\my_counter|read_addr\(0) & 
-- (((\bus1|c2_rdatabus[2]~155_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[1][2]~q\,
	datab => \my_counter|count[3][2]~q\,
	datac => \my_counter|read_addr\(0),
	datad => \bus1|c2_rdatabus[2]~155_combout\,
	combout => \bus1|c2_rdatabus[2]~156_combout\);

-- Location: LCCOMB_X55_Y28_N6
\bus1|c2_rdatabus[2]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[2]~149_combout\ = (\my_dma|ck_S4_ADDRBUS\(1) & ((\my_dma|ck_S4_ADDRBUS\(0) & ((\my_dma|rstart_reg\(2)))) # (!\my_dma|ck_S4_ADDRBUS\(0) & (\my_dma|rstep_reg\(2))))) # (!\my_dma|ck_S4_ADDRBUS\(1) & (((!\my_dma|ck_S4_ADDRBUS\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|rstep_reg\(2),
	datab => \my_dma|ck_S4_ADDRBUS\(1),
	datac => \my_dma|rstart_reg\(2),
	datad => \my_dma|ck_S4_ADDRBUS\(0),
	combout => \bus1|c2_rdatabus[2]~149_combout\);

-- Location: LCCOMB_X56_Y30_N10
\bus1|c2_rdatabus[2]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[2]~150_combout\ = (\my_dma|ck_S4_ADDRBUS\(1) & (((\bus1|c2_rdatabus[2]~149_combout\)))) # (!\my_dma|ck_S4_ADDRBUS\(1) & ((\bus1|c2_rdatabus[2]~149_combout\ & ((\my_dma|wstep_reg\(2)))) # (!\bus1|c2_rdatabus[2]~149_combout\ & 
-- (\my_dma|wstart_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|ck_S4_ADDRBUS\(1),
	datab => \my_dma|wstart_reg\(2),
	datac => \my_dma|wstep_reg\(2),
	datad => \bus1|c2_rdatabus[2]~149_combout\,
	combout => \bus1|c2_rdatabus[2]~150_combout\);

-- Location: LCCOMB_X57_Y31_N30
\bus1|c2_rdatabus[2]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[2]~151_combout\ = (\my_dma|ck_S4_ADDRBUS\(0) & (\my_dma|raddr_reg\(2) & !\bus1|c2_rdatabus[21]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|ck_S4_ADDRBUS\(0),
	datab => \my_dma|raddr_reg\(2),
	datac => \bus1|c2_rdatabus[21]~8_combout\,
	combout => \bus1|c2_rdatabus[2]~151_combout\);

-- Location: LCCOMB_X59_Y31_N10
\bus1|c2_rdatabus[2]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[2]~152_combout\ = (\bus1|c2_rdatabus[0]~10_combout\ & (\bus1|c1_wdatabus[2]~3_combout\ & \bus2|S2_WDATABUS[3]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[0]~10_combout\,
	datab => \bus1|c1_wdatabus[2]~3_combout\,
	datad => \bus2|S2_WDATABUS[3]~1_combout\,
	combout => \bus1|c2_rdatabus[2]~152_combout\);

-- Location: LCCOMB_X59_Y31_N16
\bus1|c2_rdatabus[2]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[2]~153_combout\ = (\bus1|c2_rdatabus[21]~5_combout\ & ((\bus1|c2_rdatabus[21]~6_combout\ & ((\bus1|c2_rdatabus[2]~152_combout\))) # (!\bus1|c2_rdatabus[21]~6_combout\ & (\bus1|c2_rdatabus[2]~151_combout\)))) # 
-- (!\bus1|c2_rdatabus[21]~5_combout\ & (((\bus1|c2_rdatabus[21]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~5_combout\,
	datab => \bus1|c2_rdatabus[2]~151_combout\,
	datac => \bus1|c2_rdatabus[21]~6_combout\,
	datad => \bus1|c2_rdatabus[2]~152_combout\,
	combout => \bus1|c2_rdatabus[2]~153_combout\);

-- Location: LCCOMB_X59_Y31_N22
\bus1|c2_rdatabus[2]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[2]~154_combout\ = (\bus1|c2_rdatabus[21]~7_combout\ & ((\bus1|c2_rdatabus[2]~153_combout\ & (\bus1|c2_rdatabus[2]~150_combout\)) # (!\bus1|c2_rdatabus[2]~153_combout\ & ((\my_dma|count_reg\(2)))))) # (!\bus1|c2_rdatabus[21]~7_combout\ & 
-- (((\bus1|c2_rdatabus[2]~153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[2]~150_combout\,
	datab => \bus1|c2_rdatabus[21]~7_combout\,
	datac => \my_dma|count_reg\(2),
	datad => \bus1|c2_rdatabus[2]~153_combout\,
	combout => \bus1|c2_rdatabus[2]~154_combout\);

-- Location: LCCOMB_X59_Y31_N2
\bus1|c2_rdatabus[2]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[2]~157_combout\ = (\bus1|c2_rdatabus[21]~1_combout\ & ((\bus1|c2_rdatabus[2]~156_combout\) # ((\bus1|c2_rdatabus[2]~154_combout\ & \bus1|c2_rdatabus[0]~14_combout\)))) # (!\bus1|c2_rdatabus[21]~1_combout\ & 
-- (((\bus1|c2_rdatabus[2]~154_combout\ & \bus1|c2_rdatabus[0]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~1_combout\,
	datab => \bus1|c2_rdatabus[2]~156_combout\,
	datac => \bus1|c2_rdatabus[2]~154_combout\,
	datad => \bus1|c2_rdatabus[0]~14_combout\,
	combout => \bus1|c2_rdatabus[2]~157_combout\);

-- Location: LCCOMB_X58_Y31_N8
\bus1|M2_RDATABUS[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|M2_RDATABUS[2]~3_combout\ = (\bus1|M2_RDATABUS[3]~0_combout\ & ((\bus1|c2_rdatabus[2]~148_combout\) # (\bus1|c2_rdatabus[2]~157_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c2_rdatabus[2]~148_combout\,
	datac => \bus1|M2_RDATABUS[3]~0_combout\,
	datad => \bus1|c2_rdatabus[2]~157_combout\,
	combout => \bus1|M2_RDATABUS[2]~3_combout\);

-- Location: FF_X58_Y31_N9
\my_dma|data_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus1|M2_RDATABUS[2]~3_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|DMA_RFile~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|data_reg\(2));

-- Location: LCCOMB_X59_Y31_N28
\bus1|c1_wdatabus[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_wdatabus[2]~3_combout\ = (\my_dma|data_reg\(2) & ((\bus1|c1_wdatabus[31]~0_combout\) # ((\uut|instr_decode|Equal15~1_combout\ & \uut|register_file|Mux61~9_combout\)))) # (!\my_dma|data_reg\(2) & (((\uut|instr_decode|Equal15~1_combout\ & 
-- \uut|register_file|Mux61~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|data_reg\(2),
	datab => \bus1|c1_wdatabus[31]~0_combout\,
	datac => \uut|instr_decode|Equal15~1_combout\,
	datad => \uut|register_file|Mux61~9_combout\,
	combout => \bus1|c1_wdatabus[2]~3_combout\);

-- Location: LCCOMB_X56_Y30_N26
\bus1|S4_WDATABUS[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S4_WDATABUS[2]~2_combout\ = (\bus1|c1_op.master.default~0_combout\ & (\bus1|c1_wdatabus[2]~3_combout\ & \bus1|c1_op~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c1_op.master.default~0_combout\,
	datac => \bus1|c1_wdatabus[2]~3_combout\,
	datad => \bus1|c1_op~9_combout\,
	combout => \bus1|S4_WDATABUS[2]~2_combout\);

-- Location: LCCOMB_X55_Y28_N12
\my_dma|rstep_reg[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|rstep_reg[2]~feeder_combout\ = \bus1|S4_WDATABUS[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|S4_WDATABUS[2]~2_combout\,
	combout => \my_dma|rstep_reg[2]~feeder_combout\);

-- Location: FF_X55_Y28_N13
\my_dma|rstep_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|rstep_reg[2]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|rstep_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstep_reg\(2));

-- Location: LCCOMB_X54_Y32_N6
\my_dma|raddr_reg[3]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[3]~38_combout\ = (\my_dma|rstep_reg\(3) & ((\my_dma|raddr_reg\(3) & (\my_dma|raddr_reg[2]~37\ & VCC)) # (!\my_dma|raddr_reg\(3) & (!\my_dma|raddr_reg[2]~37\)))) # (!\my_dma|rstep_reg\(3) & ((\my_dma|raddr_reg\(3) & 
-- (!\my_dma|raddr_reg[2]~37\)) # (!\my_dma|raddr_reg\(3) & ((\my_dma|raddr_reg[2]~37\) # (GND)))))
-- \my_dma|raddr_reg[3]~39\ = CARRY((\my_dma|rstep_reg\(3) & (!\my_dma|raddr_reg\(3) & !\my_dma|raddr_reg[2]~37\)) # (!\my_dma|rstep_reg\(3) & ((!\my_dma|raddr_reg[2]~37\) # (!\my_dma|raddr_reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|rstep_reg\(3),
	datab => \my_dma|raddr_reg\(3),
	datad => VCC,
	cin => \my_dma|raddr_reg[2]~37\,
	combout => \my_dma|raddr_reg[3]~38_combout\,
	cout => \my_dma|raddr_reg[3]~39\);

-- Location: LCCOMB_X55_Y32_N2
\my_dma|raddr_reg[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[3]~feeder_combout\ = \my_dma|raddr_reg[3]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_dma|raddr_reg[3]~38_combout\,
	combout => \my_dma|raddr_reg[3]~feeder_combout\);

-- Location: FF_X55_Y28_N29
\my_dma|rstart_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[3]~3_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|rstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstart_reg\(3));

-- Location: FF_X55_Y32_N3
\my_dma|raddr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|raddr_reg[3]~feeder_combout\,
	asdata => \my_dma|rstart_reg\(3),
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|raddr_reg\(3));

-- Location: LCCOMB_X54_Y32_N8
\my_dma|raddr_reg[4]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[4]~40_combout\ = ((\my_dma|raddr_reg\(4) $ (\my_dma|rstep_reg\(4) $ (!\my_dma|raddr_reg[3]~39\)))) # (GND)
-- \my_dma|raddr_reg[4]~41\ = CARRY((\my_dma|raddr_reg\(4) & ((\my_dma|rstep_reg\(4)) # (!\my_dma|raddr_reg[3]~39\))) # (!\my_dma|raddr_reg\(4) & (\my_dma|rstep_reg\(4) & !\my_dma|raddr_reg[3]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|raddr_reg\(4),
	datab => \my_dma|rstep_reg\(4),
	datad => VCC,
	cin => \my_dma|raddr_reg[3]~39\,
	combout => \my_dma|raddr_reg[4]~40_combout\,
	cout => \my_dma|raddr_reg[4]~41\);

-- Location: LCCOMB_X55_Y31_N16
\my_dma|raddr_reg[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[4]~feeder_combout\ = \my_dma|raddr_reg[4]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_dma|raddr_reg[4]~40_combout\,
	combout => \my_dma|raddr_reg[4]~feeder_combout\);

-- Location: FF_X55_Y28_N15
\my_dma|rstart_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[4]~4_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|rstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstart_reg\(4));

-- Location: FF_X55_Y31_N17
\my_dma|raddr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|raddr_reg[4]~feeder_combout\,
	asdata => \my_dma|rstart_reg\(4),
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|raddr_reg\(4));

-- Location: LCCOMB_X54_Y32_N10
\my_dma|raddr_reg[5]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[5]~42_combout\ = (\my_dma|raddr_reg\(5) & ((\my_dma|rstep_reg\(5) & (\my_dma|raddr_reg[4]~41\ & VCC)) # (!\my_dma|rstep_reg\(5) & (!\my_dma|raddr_reg[4]~41\)))) # (!\my_dma|raddr_reg\(5) & ((\my_dma|rstep_reg\(5) & 
-- (!\my_dma|raddr_reg[4]~41\)) # (!\my_dma|rstep_reg\(5) & ((\my_dma|raddr_reg[4]~41\) # (GND)))))
-- \my_dma|raddr_reg[5]~43\ = CARRY((\my_dma|raddr_reg\(5) & (!\my_dma|rstep_reg\(5) & !\my_dma|raddr_reg[4]~41\)) # (!\my_dma|raddr_reg\(5) & ((!\my_dma|raddr_reg[4]~41\) # (!\my_dma|rstep_reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|raddr_reg\(5),
	datab => \my_dma|rstep_reg\(5),
	datad => VCC,
	cin => \my_dma|raddr_reg[4]~41\,
	combout => \my_dma|raddr_reg[5]~42_combout\,
	cout => \my_dma|raddr_reg[5]~43\);

-- Location: LCCOMB_X54_Y30_N20
\my_dma|raddr_reg[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[5]~feeder_combout\ = \my_dma|raddr_reg[5]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_dma|raddr_reg[5]~42_combout\,
	combout => \my_dma|raddr_reg[5]~feeder_combout\);

-- Location: FF_X55_Y28_N23
\my_dma|rstart_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[5]~5_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|rstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstart_reg\(5));

-- Location: FF_X54_Y30_N21
\my_dma|raddr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|raddr_reg[5]~feeder_combout\,
	asdata => \my_dma|rstart_reg\(5),
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|raddr_reg\(5));

-- Location: LCCOMB_X54_Y32_N12
\my_dma|raddr_reg[6]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[6]~44_combout\ = ((\my_dma|raddr_reg\(6) $ (\my_dma|rstep_reg\(6) $ (!\my_dma|raddr_reg[5]~43\)))) # (GND)
-- \my_dma|raddr_reg[6]~45\ = CARRY((\my_dma|raddr_reg\(6) & ((\my_dma|rstep_reg\(6)) # (!\my_dma|raddr_reg[5]~43\))) # (!\my_dma|raddr_reg\(6) & (\my_dma|rstep_reg\(6) & !\my_dma|raddr_reg[5]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|raddr_reg\(6),
	datab => \my_dma|rstep_reg\(6),
	datad => VCC,
	cin => \my_dma|raddr_reg[5]~43\,
	combout => \my_dma|raddr_reg[6]~44_combout\,
	cout => \my_dma|raddr_reg[6]~45\);

-- Location: LCCOMB_X54_Y32_N14
\my_dma|raddr_reg[7]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[7]~46_combout\ = (\my_dma|rstep_reg\(7) & ((\my_dma|raddr_reg\(7) & (\my_dma|raddr_reg[6]~45\ & VCC)) # (!\my_dma|raddr_reg\(7) & (!\my_dma|raddr_reg[6]~45\)))) # (!\my_dma|rstep_reg\(7) & ((\my_dma|raddr_reg\(7) & 
-- (!\my_dma|raddr_reg[6]~45\)) # (!\my_dma|raddr_reg\(7) & ((\my_dma|raddr_reg[6]~45\) # (GND)))))
-- \my_dma|raddr_reg[7]~47\ = CARRY((\my_dma|rstep_reg\(7) & (!\my_dma|raddr_reg\(7) & !\my_dma|raddr_reg[6]~45\)) # (!\my_dma|rstep_reg\(7) & ((!\my_dma|raddr_reg[6]~45\) # (!\my_dma|raddr_reg\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|rstep_reg\(7),
	datab => \my_dma|raddr_reg\(7),
	datad => VCC,
	cin => \my_dma|raddr_reg[6]~45\,
	combout => \my_dma|raddr_reg[7]~46_combout\,
	cout => \my_dma|raddr_reg[7]~47\);

-- Location: LCCOMB_X55_Y32_N0
\my_dma|raddr_reg[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[8]~feeder_combout\ = \my_dma|raddr_reg[8]~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|raddr_reg[8]~48_combout\,
	combout => \my_dma|raddr_reg[8]~feeder_combout\);

-- Location: FF_X55_Y32_N1
\my_dma|raddr_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|raddr_reg[8]~feeder_combout\,
	asdata => \my_dma|rstart_reg\(8),
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|raddr_reg\(8));

-- Location: LCCOMB_X55_Y32_N10
\my_dma|Selector76~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|Selector76~0_combout\ = (\my_dma|DMA_State.dma_waddr~q\ & (\my_dma|waddr_reg\(8))) # (!\my_dma|DMA_State.dma_waddr~q\ & ((\my_dma|raddr_reg\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_dma|DMA_State.dma_waddr~q\,
	datac => \my_dma|waddr_reg\(8),
	datad => \my_dma|raddr_reg\(8),
	combout => \my_dma|Selector76~0_combout\);

-- Location: LCCOMB_X56_Y32_N14
\my_dma|M2_ADDRBUS[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|M2_ADDRBUS\(8) = (GLOBAL(\my_dma|M2_ADDRBUS~0clkctrl_outclk\) & ((\my_dma|M2_ADDRBUS\(8)))) # (!GLOBAL(\my_dma|M2_ADDRBUS~0clkctrl_outclk\) & (\my_dma|Selector76~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|Selector76~0_combout\,
	datac => \my_dma|M2_ADDRBUS\(8),
	datad => \my_dma|M2_ADDRBUS~0clkctrl_outclk\,
	combout => \my_dma|M2_ADDRBUS\(8));

-- Location: LCCOMB_X60_Y30_N16
\bus1|c1_addrbus[8]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_addrbus[8]~9_combout\ = (\uut|pc_calculation|Add0~2_combout\ & (((\uut|memory_logic|Add0~16_combout\)))) # (!\uut|pc_calculation|Add0~2_combout\ & (\bus1|c1_op.master.m2~0_combout\ & (\my_dma|M2_ADDRBUS\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_op.master.m2~0_combout\,
	datab => \my_dma|M2_ADDRBUS\(8),
	datac => \uut|pc_calculation|Add0~2_combout\,
	datad => \uut|memory_logic|Add0~16_combout\,
	combout => \bus1|c1_addrbus[8]~9_combout\);

-- Location: LCCOMB_X59_Y27_N20
\bus1|S1_ADDRBUS[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S1_ADDRBUS[8]~8_combout\ = (\bus1|c1_addrbus[8]~9_combout\ & (\bus1|c1_addrbus~2_combout\ & \bus1|c1_op.slave.s1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c1_addrbus[8]~9_combout\,
	datac => \bus1|c1_addrbus~2_combout\,
	datad => \bus1|c1_op.slave.s1~0_combout\,
	combout => \bus1|S1_ADDRBUS[8]~8_combout\);

-- Location: M9K_X51_Y16_N0
\DRAM|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008BAF00000000000000000000000000000000000000000000000000000000000AD6B5",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/hgarg/Downloads/ass4_evgeny/dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "altsyncram:DRAM|altsyncram_2f04:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \bus1|S1_MW~combout\,
	portare => \bus1|S1_MR~combout\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \DRAM|auto_generated|_~0_combout\,
	portadatain => \DRAM|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \DRAM|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DRAM|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LCCOMB_X58_Y31_N16
\bus1|c2_rdatabus[4]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[4]~128_combout\ = (\bus1|c2_op.slave.s1~q\ & (\bus1|c2_op.op.read~q\ & (!\bus1|c2_rdatabus[21]~1_combout\ & \DRAM|auto_generated|ram_block1a4~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_op.slave.s1~q\,
	datab => \bus1|c2_op.op.read~q\,
	datac => \bus1|c2_rdatabus[21]~1_combout\,
	datad => \DRAM|auto_generated|ram_block1a4~portadataout\,
	combout => \bus1|c2_rdatabus[4]~128_combout\);

-- Location: LCCOMB_X70_Y32_N2
\uut|Pipe_mul_out[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|Pipe_mul_out[4]~feeder_combout\ = \uut|mult|Mult0|auto_generated|w569w\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|mult|Mult0|auto_generated|w569w\(4),
	combout => \uut|Pipe_mul_out[4]~feeder_combout\);

-- Location: FF_X70_Y32_N3
\uut|Pipe_mul_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|Pipe_mul_out[4]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_mul_out\(4));

-- Location: LCCOMB_X69_Y37_N4
\uut|alu1|result[4]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[4]~167_combout\ = (!\uut|Pipe_alu_out[4]~9_combout\ & ((\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftRight1~9_combout\)) # (!\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftRight1~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftRight1~9_combout\,
	datab => \uut|alu_in2[2]~60_combout\,
	datac => \uut|Pipe_alu_out[4]~9_combout\,
	datad => \uut|alu1|ShiftRight1~3_combout\,
	combout => \uut|alu1|result[4]~167_combout\);

-- Location: LCCOMB_X68_Y34_N22
\uut|alu1|result[4]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[4]~103_combout\ = (\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftRight1~22_combout\)) # (!\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftRight1~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu_in2[2]~60_combout\,
	datac => \uut|alu1|ShiftRight1~22_combout\,
	datad => \uut|alu1|ShiftRight1~7_combout\,
	combout => \uut|alu1|result[4]~103_combout\);

-- Location: LCCOMB_X68_Y35_N14
\uut|alu1|result[4]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[4]~164_combout\ = (\uut|instr_decode|alu_op.alu_or~1_combout\ & (((\uut|alu_in2[4]~62_combout\) # (\uut|register_file|Mux27~9_combout\)))) # (!\uut|instr_decode|alu_op.alu_or~1_combout\ & (\uut|instr_decode|alu_op.alu_and~1_combout\ & 
-- (\uut|alu_in2[4]~62_combout\ & \uut|register_file|Mux27~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|alu_op.alu_or~1_combout\,
	datab => \uut|instr_decode|alu_op.alu_and~1_combout\,
	datac => \uut|alu_in2[4]~62_combout\,
	datad => \uut|register_file|Mux27~9_combout\,
	combout => \uut|alu1|result[4]~164_combout\);

-- Location: LCCOMB_X67_Y38_N24
\uut|alu1|result[4]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[4]~163_combout\ = (\uut|instr_decode|alu_op.alu_add~3_combout\ & ((\uut|alu1|Add0~8_combout\) # ((\uut|instr_decode|Equal1~1_combout\ & \uut|alu1|Add1~8_combout\)))) # (!\uut|instr_decode|alu_op.alu_add~3_combout\ & 
-- (\uut|instr_decode|Equal1~1_combout\ & ((\uut|alu1|Add1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|alu_op.alu_add~3_combout\,
	datab => \uut|instr_decode|Equal1~1_combout\,
	datac => \uut|alu1|Add0~8_combout\,
	datad => \uut|alu1|Add1~8_combout\,
	combout => \uut|alu1|result[4]~163_combout\);

-- Location: LCCOMB_X69_Y37_N16
\uut|alu1|result[4]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[4]~165_combout\ = (\uut|alu1|result[4]~164_combout\) # ((\uut|alu1|result[4]~163_combout\) # ((\uut|instr_decode|Equal5~0_combout\ & \uut|alu1|ShiftLeft0~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[4]~164_combout\,
	datab => \uut|instr_decode|Equal5~0_combout\,
	datac => \uut|alu1|result[4]~163_combout\,
	datad => \uut|alu1|ShiftLeft0~67_combout\,
	combout => \uut|alu1|result[4]~165_combout\);

-- Location: LCCOMB_X69_Y37_N30
\uut|alu1|result[4]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[4]~166_combout\ = (\uut|alu1|result[3]~70_combout\) # ((\uut|alu1|result[4]~165_combout\) # ((\uut|Pipe_alu_out[4]~8_combout\ & \uut|alu1|result[4]~103_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[4]~8_combout\,
	datab => \uut|alu1|result[4]~103_combout\,
	datac => \uut|alu1|result[3]~70_combout\,
	datad => \uut|alu1|result[4]~165_combout\,
	combout => \uut|alu1|result[4]~166_combout\);

-- Location: LCCOMB_X69_Y37_N20
\uut|alu1|result[4]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[4]~162_combout\ = (\uut|Pipe_alu_out[3]~6_combout\ & ((\uut|alu1|ShiftRight0~47_combout\) # ((\uut|alu1|ShiftRight1~56_combout\ & \uut|Pipe_alu_out[3]~5_combout\)))) # (!\uut|Pipe_alu_out[3]~6_combout\ & (\uut|alu1|ShiftRight1~56_combout\ 
-- & ((\uut|Pipe_alu_out[3]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[3]~6_combout\,
	datab => \uut|alu1|ShiftRight1~56_combout\,
	datac => \uut|alu1|ShiftRight0~47_combout\,
	datad => \uut|Pipe_alu_out[3]~5_combout\,
	combout => \uut|alu1|result[4]~162_combout\);

-- Location: LCCOMB_X69_Y37_N28
\uut|alu1|result[4]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[4]~168_combout\ = (!\uut|Pipe_alu_out[4]~7_combout\ & ((\uut|alu1|result[4]~167_combout\) # ((\uut|alu1|result[4]~166_combout\) # (\uut|alu1|result[4]~162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[4]~7_combout\,
	datab => \uut|alu1|result[4]~167_combout\,
	datac => \uut|alu1|result[4]~166_combout\,
	datad => \uut|alu1|result[4]~162_combout\,
	combout => \uut|alu1|result[4]~168_combout\);

-- Location: FF_X69_Y37_N29
\uut|Pipe_alu_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|alu1|result[4]~168_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_alu_out\(4));

-- Location: LCCOMB_X69_Y32_N24
\uut|rf_in1[4]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[4]~29_combout\ = (\uut|Pipe_mul_out\(4) & ((\uut|rf_in1[0]~2_combout\) # ((!\uut|Pipe_wb_sel.wb_alu~q\ & \uut|Pipe_alu_out\(4))))) # (!\uut|Pipe_mul_out\(4) & (!\uut|Pipe_wb_sel.wb_alu~q\ & (\uut|Pipe_alu_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_mul_out\(4),
	datab => \uut|Pipe_wb_sel.wb_alu~q\,
	datac => \uut|Pipe_alu_out\(4),
	datad => \uut|rf_in1[0]~2_combout\,
	combout => \uut|rf_in1[4]~29_combout\);

-- Location: LCCOMB_X63_Y24_N28
\bus1|c2_rdatabus[4]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[4]~135_combout\ = (\my_counter|read_addr\(0) & ((\my_counter|read_addr\(1)) # ((\my_counter|count[1][4]~q\)))) # (!\my_counter|read_addr\(0) & (!\my_counter|read_addr\(1) & ((\my_counter|count[0][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|read_addr\(0),
	datab => \my_counter|read_addr\(1),
	datac => \my_counter|count[1][4]~q\,
	datad => \my_counter|count[0][4]~q\,
	combout => \bus1|c2_rdatabus[4]~135_combout\);

-- Location: LCCOMB_X63_Y24_N26
\bus1|c2_rdatabus[4]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[4]~136_combout\ = (\my_counter|read_addr\(1) & ((\bus1|c2_rdatabus[4]~135_combout\ & (\my_counter|count[3][4]~q\)) # (!\bus1|c2_rdatabus[4]~135_combout\ & ((\my_counter|count[2][4]~q\))))) # (!\my_counter|read_addr\(1) & 
-- (((\bus1|c2_rdatabus[4]~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[3][4]~q\,
	datab => \my_counter|read_addr\(1),
	datac => \my_counter|count[2][4]~q\,
	datad => \bus1|c2_rdatabus[4]~135_combout\,
	combout => \bus1|c2_rdatabus[4]~136_combout\);

-- Location: LCCOMB_X56_Y28_N24
\my_dma|wstart_reg[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|wstart_reg[4]~feeder_combout\ = \bus1|S4_WDATABUS[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bus1|S4_WDATABUS[4]~4_combout\,
	combout => \my_dma|wstart_reg[4]~feeder_combout\);

-- Location: FF_X56_Y28_N25
\my_dma|wstart_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|wstart_reg[4]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|wstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstart_reg\(4));

-- Location: LCCOMB_X55_Y28_N14
\bus1|c2_rdatabus[4]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[4]~129_combout\ = (\my_dma|ck_S4_ADDRBUS\(1) & (((\my_dma|rstart_reg\(4) & \my_dma|ck_S4_ADDRBUS\(0))))) # (!\my_dma|ck_S4_ADDRBUS\(1) & ((\my_dma|wstart_reg\(4)) # ((!\my_dma|ck_S4_ADDRBUS\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|wstart_reg\(4),
	datab => \my_dma|ck_S4_ADDRBUS\(1),
	datac => \my_dma|rstart_reg\(4),
	datad => \my_dma|ck_S4_ADDRBUS\(0),
	combout => \bus1|c2_rdatabus[4]~129_combout\);

-- Location: LCCOMB_X56_Y28_N6
\bus1|c2_rdatabus[4]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[4]~130_combout\ = (\my_dma|ck_S4_ADDRBUS\(0) & (((\bus1|c2_rdatabus[4]~129_combout\)))) # (!\my_dma|ck_S4_ADDRBUS\(0) & ((\bus1|c2_rdatabus[4]~129_combout\ & ((\my_dma|wstep_reg\(4)))) # (!\bus1|c2_rdatabus[4]~129_combout\ & 
-- (\my_dma|rstep_reg\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|ck_S4_ADDRBUS\(0),
	datab => \my_dma|rstep_reg\(4),
	datac => \my_dma|wstep_reg\(4),
	datad => \bus1|c2_rdatabus[4]~129_combout\,
	combout => \bus1|c2_rdatabus[4]~130_combout\);

-- Location: LCCOMB_X55_Y31_N22
\bus1|c2_rdatabus[4]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[4]~131_combout\ = (\my_dma|ck_S4_ADDRBUS\(0) & (!\bus1|c2_rdatabus[21]~8_combout\ & \my_dma|raddr_reg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|ck_S4_ADDRBUS\(0),
	datac => \bus1|c2_rdatabus[21]~8_combout\,
	datad => \my_dma|raddr_reg\(4),
	combout => \bus1|c2_rdatabus[4]~131_combout\);

-- Location: LCCOMB_X59_Y34_N2
\bus1|c2_rdatabus[4]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[4]~132_combout\ = (\bus1|c2_rdatabus[0]~10_combout\ & (\bus1|c1_wdatabus[4]~5_combout\ & \bus2|S2_WDATABUS[3]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c2_rdatabus[0]~10_combout\,
	datac => \bus1|c1_wdatabus[4]~5_combout\,
	datad => \bus2|S2_WDATABUS[3]~1_combout\,
	combout => \bus1|c2_rdatabus[4]~132_combout\);

-- Location: LCCOMB_X59_Y34_N20
\bus1|c2_rdatabus[4]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[4]~133_combout\ = (\bus1|c2_rdatabus[21]~5_combout\ & ((\bus1|c2_rdatabus[21]~6_combout\ & ((\bus1|c2_rdatabus[4]~132_combout\))) # (!\bus1|c2_rdatabus[21]~6_combout\ & (\bus1|c2_rdatabus[4]~131_combout\)))) # 
-- (!\bus1|c2_rdatabus[21]~5_combout\ & (((\bus1|c2_rdatabus[21]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[4]~131_combout\,
	datab => \bus1|c2_rdatabus[21]~5_combout\,
	datac => \bus1|c2_rdatabus[21]~6_combout\,
	datad => \bus1|c2_rdatabus[4]~132_combout\,
	combout => \bus1|c2_rdatabus[4]~133_combout\);

-- Location: LCCOMB_X59_Y34_N18
\bus1|c2_rdatabus[4]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[4]~134_combout\ = (\bus1|c2_rdatabus[21]~7_combout\ & ((\bus1|c2_rdatabus[4]~133_combout\ & (\bus1|c2_rdatabus[4]~130_combout\)) # (!\bus1|c2_rdatabus[4]~133_combout\ & ((\my_dma|count_reg\(4)))))) # (!\bus1|c2_rdatabus[21]~7_combout\ & 
-- (((\bus1|c2_rdatabus[4]~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[4]~130_combout\,
	datab => \bus1|c2_rdatabus[21]~7_combout\,
	datac => \my_dma|count_reg\(4),
	datad => \bus1|c2_rdatabus[4]~133_combout\,
	combout => \bus1|c2_rdatabus[4]~134_combout\);

-- Location: LCCOMB_X59_Y34_N0
\bus1|c2_rdatabus[4]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[4]~137_combout\ = (\bus1|c2_rdatabus[0]~14_combout\ & ((\bus1|c2_rdatabus[4]~134_combout\) # ((\bus1|c2_rdatabus[21]~1_combout\ & \bus1|c2_rdatabus[4]~136_combout\)))) # (!\bus1|c2_rdatabus[0]~14_combout\ & 
-- (\bus1|c2_rdatabus[21]~1_combout\ & (\bus1|c2_rdatabus[4]~136_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[0]~14_combout\,
	datab => \bus1|c2_rdatabus[21]~1_combout\,
	datac => \bus1|c2_rdatabus[4]~136_combout\,
	datad => \bus1|c2_rdatabus[4]~134_combout\,
	combout => \bus1|c2_rdatabus[4]~137_combout\);

-- Location: LCCOMB_X59_Y34_N30
\uut|rf_in1[4]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[4]~30_combout\ = (\uut|rf_in1[4]~29_combout\) # ((\uut|rf_in1[0]~5_combout\ & ((\bus1|c2_rdatabus[4]~128_combout\) # (\bus1|c2_rdatabus[4]~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[4]~128_combout\,
	datab => \uut|rf_in1[0]~5_combout\,
	datac => \uut|rf_in1[4]~29_combout\,
	datad => \bus1|c2_rdatabus[4]~137_combout\,
	combout => \uut|rf_in1[4]~30_combout\);

-- Location: LCCOMB_X58_Y30_N28
\uut|register_file|reg_out[3][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[3][4]~feeder_combout\ = \uut|rf_in1[4]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[4]~30_combout\,
	combout => \uut|register_file|reg_out[3][4]~feeder_combout\);

-- Location: FF_X58_Y30_N29
\uut|register_file|reg_out[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[3][4]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[3][4]~q\);

-- Location: FF_X62_Y28_N21
\uut|register_file|reg_out[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[4]~30_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[2][4]~q\);

-- Location: LCCOMB_X59_Y34_N10
\uut|register_file|reg_out[7][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[7][4]~feeder_combout\ = \uut|rf_in1[4]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[4]~30_combout\,
	combout => \uut|register_file|reg_out[7][4]~feeder_combout\);

-- Location: FF_X59_Y34_N11
\uut|register_file|reg_out[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[7][4]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[7][4]~q\);

-- Location: FF_X66_Y29_N21
\uut|register_file|reg_out[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[4]~30_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[6][4]~q\);

-- Location: FF_X66_Y29_N11
\uut|register_file|reg_out[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[4]~30_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[4][4]~q\);

-- Location: FF_X63_Y29_N7
\uut|register_file|reg_out[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[4]~30_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[5][4]~q\);

-- Location: LCCOMB_X66_Y29_N28
\uut|register_file|Mux59~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux59~5_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|instr_decode|rs2[0]~17_combout\)))) # (!\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|reg_out[5][4]~q\))) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & (\uut|register_file|reg_out[4][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[4][4]~q\,
	datab => \uut|register_file|reg_out[5][4]~q\,
	datac => \uut|instr_decode|rs2[1]~16_combout\,
	datad => \uut|instr_decode|rs2[0]~17_combout\,
	combout => \uut|register_file|Mux59~5_combout\);

-- Location: LCCOMB_X66_Y29_N20
\uut|register_file|Mux59~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux59~6_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|Mux59~5_combout\ & (\uut|register_file|reg_out[7][4]~q\)) # (!\uut|register_file|Mux59~5_combout\ & ((\uut|register_file|reg_out[6][4]~q\))))) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|register_file|Mux59~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[1]~16_combout\,
	datab => \uut|register_file|reg_out[7][4]~q\,
	datac => \uut|register_file|reg_out[6][4]~q\,
	datad => \uut|register_file|Mux59~5_combout\,
	combout => \uut|register_file|Mux59~6_combout\);

-- Location: FF_X63_Y29_N17
\uut|register_file|reg_out[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[4]~30_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[1][4]~q\);

-- Location: LCCOMB_X63_Y29_N12
\uut|register_file|Mux59~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux59~7_combout\ = (\uut|register_file|Mux42~2_combout\ & ((\uut|register_file|Mux59~6_combout\) # ((!\uut|register_file|Mux42~1_combout\)))) # (!\uut|register_file|Mux42~2_combout\ & (((\uut|register_file|reg_out[1][4]~q\ & 
-- \uut|register_file|Mux42~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux59~6_combout\,
	datab => \uut|register_file|reg_out[1][4]~q\,
	datac => \uut|register_file|Mux42~2_combout\,
	datad => \uut|register_file|Mux42~1_combout\,
	combout => \uut|register_file|Mux59~7_combout\);

-- Location: LCCOMB_X59_Y32_N22
\uut|register_file|Mux59~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux59~8_combout\ = (\uut|register_file|Mux42~0_combout\ & ((\uut|register_file|Mux59~7_combout\ & (\uut|register_file|reg_out[3][4]~q\)) # (!\uut|register_file|Mux59~7_combout\ & ((\uut|register_file|reg_out[2][4]~q\))))) # 
-- (!\uut|register_file|Mux42~0_combout\ & (((\uut|register_file|Mux59~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[3][4]~q\,
	datab => \uut|register_file|Mux42~0_combout\,
	datac => \uut|register_file|reg_out[2][4]~q\,
	datad => \uut|register_file|Mux59~7_combout\,
	combout => \uut|register_file|Mux59~8_combout\);

-- Location: LCCOMB_X59_Y34_N8
\uut|alu_in2[4]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu_in2[4]~62_combout\ = (\uut|instr_decode|operand_sel~0_combout\ & (((\uut|alu_in2[4]~85_combout\)))) # (!\uut|instr_decode|operand_sel~0_combout\ & ((\uut|register_file|Mux59~4_combout\) # ((\uut|alu_in2[4]~85_combout\ & 
-- \uut|register_file|Mux59~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux59~4_combout\,
	datab => \uut|alu_in2[4]~85_combout\,
	datac => \uut|instr_decode|operand_sel~0_combout\,
	datad => \uut|register_file|Mux59~8_combout\,
	combout => \uut|alu_in2[4]~62_combout\);

-- Location: LCCOMB_X68_Y34_N12
\uut|Pipe_alu_out[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|Pipe_alu_out[4]~7_combout\ = (\uut|instr_decode|Equal5~0_combout\ & (((\uut|alu_in2[4]~62_combout\) # (!\uut|alu1|ShiftLeft0~12_combout\)))) # (!\uut|instr_decode|Equal5~0_combout\ & (\uut|instr_decode|Equal6~0_combout\ & 
-- ((!\uut|alu1|ShiftLeft0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|Equal6~0_combout\,
	datab => \uut|instr_decode|Equal5~0_combout\,
	datac => \uut|alu_in2[4]~62_combout\,
	datad => \uut|alu1|ShiftLeft0~12_combout\,
	combout => \uut|Pipe_alu_out[4]~7_combout\);

-- Location: LCCOMB_X65_Y33_N20
\uut|alu1|ShiftRight0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~37_combout\ = (\uut|alu_in2[1]~59_combout\ & (\uut|register_file|Mux22~9_combout\)) # (!\uut|alu_in2[1]~59_combout\ & ((\uut|register_file|Mux24~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|register_file|Mux22~9_combout\,
	datac => \uut|register_file|Mux24~9_combout\,
	datad => \uut|alu_in2[1]~59_combout\,
	combout => \uut|alu1|ShiftRight0~37_combout\);

-- Location: LCCOMB_X65_Y33_N18
\uut|alu1|ShiftRight0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~38_combout\ = (\uut|alu_in2[0]~58_combout\ & ((\uut|alu1|ShiftRight0~2_combout\))) # (!\uut|alu_in2[0]~58_combout\ & (\uut|alu1|ShiftRight0~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu1|ShiftRight0~37_combout\,
	datac => \uut|alu_in2[0]~58_combout\,
	datad => \uut|alu1|ShiftRight0~2_combout\,
	combout => \uut|alu1|ShiftRight0~38_combout\);

-- Location: LCCOMB_X65_Y33_N28
\uut|alu1|ShiftRight0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~26_combout\ = (\uut|alu_in2[1]~59_combout\ & (\uut|register_file|Mux18~9_combout\)) # (!\uut|alu_in2[1]~59_combout\ & ((\uut|register_file|Mux20~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[1]~59_combout\,
	datab => \uut|register_file|Mux18~9_combout\,
	datac => \uut|register_file|Mux20~9_combout\,
	combout => \uut|alu1|ShiftRight0~26_combout\);

-- Location: LCCOMB_X68_Y36_N20
\uut|alu1|ShiftRight0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~27_combout\ = (\uut|alu_in2[0]~58_combout\ & (\uut|alu1|ShiftRight1~6_combout\)) # (!\uut|alu_in2[0]~58_combout\ & ((\uut|alu1|ShiftRight0~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu_in2[0]~58_combout\,
	datac => \uut|alu1|ShiftRight1~6_combout\,
	datad => \uut|alu1|ShiftRight0~26_combout\,
	combout => \uut|alu1|ShiftRight0~27_combout\);

-- Location: LCCOMB_X68_Y36_N26
\uut|alu1|result[7]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[7]~139_combout\ = (\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftRight0~27_combout\))) # (!\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftRight0~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[2]~60_combout\,
	datac => \uut|alu1|ShiftRight0~38_combout\,
	datad => \uut|alu1|ShiftRight0~27_combout\,
	combout => \uut|alu1|result[7]~139_combout\);

-- Location: LCCOMB_X68_Y36_N16
\uut|alu1|result[7]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[7]~140_combout\ = (\uut|alu1|result[7]~78_combout\ & ((\uut|Pipe_alu_out[4]~8_combout\) # ((!\uut|Pipe_alu_out[4]~9_combout\ & \uut|alu1|result[7]~139_combout\)))) # (!\uut|alu1|result[7]~78_combout\ & (!\uut|Pipe_alu_out[4]~9_combout\ & 
-- (\uut|alu1|result[7]~139_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[7]~78_combout\,
	datab => \uut|Pipe_alu_out[4]~9_combout\,
	datac => \uut|alu1|result[7]~139_combout\,
	datad => \uut|Pipe_alu_out[4]~8_combout\,
	combout => \uut|alu1|result[7]~140_combout\);

-- Location: LCCOMB_X67_Y37_N0
\uut|alu1|result[7]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[7]~141_combout\ = (\uut|Pipe_alu_out[3]~6_combout\ & ((\uut|alu1|ShiftRight0~39_combout\) # ((\uut|alu1|ShiftRight1~48_combout\ & \uut|Pipe_alu_out[3]~5_combout\)))) # (!\uut|Pipe_alu_out[3]~6_combout\ & (\uut|alu1|ShiftRight1~48_combout\ 
-- & (\uut|Pipe_alu_out[3]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[3]~6_combout\,
	datab => \uut|alu1|ShiftRight1~48_combout\,
	datac => \uut|Pipe_alu_out[3]~5_combout\,
	datad => \uut|alu1|ShiftRight0~39_combout\,
	combout => \uut|alu1|result[7]~141_combout\);

-- Location: LCCOMB_X67_Y37_N18
\uut|alu1|result[7]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[7]~143_combout\ = (\uut|register_file|Mux24~9_combout\ & ((\uut|instr_decode|alu_op.alu_or~1_combout\) # ((\uut|instr_decode|alu_op.alu_and~1_combout\ & \uut|alu_in2[7]~78_combout\)))) # (!\uut|register_file|Mux24~9_combout\ & 
-- (((\uut|instr_decode|alu_op.alu_or~1_combout\ & \uut|alu_in2[7]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux24~9_combout\,
	datab => \uut|instr_decode|alu_op.alu_and~1_combout\,
	datac => \uut|instr_decode|alu_op.alu_or~1_combout\,
	datad => \uut|alu_in2[7]~78_combout\,
	combout => \uut|alu1|result[7]~143_combout\);

-- Location: LCCOMB_X67_Y38_N30
\uut|alu1|result[7]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[7]~142_combout\ = (\uut|instr_decode|alu_op.alu_add~3_combout\ & ((\uut|alu1|Add0~14_combout\) # ((\uut|instr_decode|Equal1~1_combout\ & \uut|alu1|Add1~14_combout\)))) # (!\uut|instr_decode|alu_op.alu_add~3_combout\ & 
-- (\uut|instr_decode|Equal1~1_combout\ & ((\uut|alu1|Add1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|alu_op.alu_add~3_combout\,
	datab => \uut|instr_decode|Equal1~1_combout\,
	datac => \uut|alu1|Add0~14_combout\,
	datad => \uut|alu1|Add1~14_combout\,
	combout => \uut|alu1|result[7]~142_combout\);

-- Location: LCCOMB_X67_Y37_N4
\uut|alu1|result[7]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[7]~144_combout\ = (\uut|alu1|result[7]~143_combout\) # ((\uut|alu1|result[7]~142_combout\) # (\uut|alu1|result[3]~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu1|result[7]~143_combout\,
	datac => \uut|alu1|result[7]~142_combout\,
	datad => \uut|alu1|result[3]~70_combout\,
	combout => \uut|alu1|result[7]~144_combout\);

-- Location: LCCOMB_X67_Y37_N10
\uut|alu1|result[7]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[7]~145_combout\ = (\uut|alu1|result[7]~141_combout\) # ((\uut|alu1|result[7]~144_combout\) # ((\uut|instr_decode|Equal5~0_combout\ & \uut|alu1|ShiftLeft0~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|Equal5~0_combout\,
	datab => \uut|alu1|result[7]~141_combout\,
	datac => \uut|alu1|result[7]~144_combout\,
	datad => \uut|alu1|ShiftLeft0~64_combout\,
	combout => \uut|alu1|result[7]~145_combout\);

-- Location: LCCOMB_X67_Y37_N12
\uut|alu1|result[7]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[7]~146_combout\ = (!\uut|Pipe_alu_out[4]~7_combout\ & ((\uut|alu1|result[7]~140_combout\) # (\uut|alu1|result[7]~145_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|Pipe_alu_out[4]~7_combout\,
	datac => \uut|alu1|result[7]~140_combout\,
	datad => \uut|alu1|result[7]~145_combout\,
	combout => \uut|alu1|result[7]~146_combout\);

-- Location: FF_X67_Y37_N13
\uut|Pipe_alu_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|alu1|result[7]~146_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_alu_out\(7));

-- Location: LCCOMB_X72_Y32_N12
\uut|Pipe_mul_out[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|Pipe_mul_out[7]~feeder_combout\ = \uut|mult|Mult0|auto_generated|w569w\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|mult|Mult0|auto_generated|w569w\(7),
	combout => \uut|Pipe_mul_out[7]~feeder_combout\);

-- Location: FF_X72_Y32_N13
\uut|Pipe_mul_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|Pipe_mul_out[7]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_mul_out\(7));

-- Location: LCCOMB_X68_Y32_N0
\uut|rf_in1[7]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[7]~23_combout\ = (\uut|Pipe_wb_sel.wb_alu~q\ & (((\uut|Pipe_mul_out\(7) & \uut|rf_in1[0]~2_combout\)))) # (!\uut|Pipe_wb_sel.wb_alu~q\ & ((\uut|Pipe_alu_out\(7)) # ((\uut|Pipe_mul_out\(7) & \uut|rf_in1[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_wb_sel.wb_alu~q\,
	datab => \uut|Pipe_alu_out\(7),
	datac => \uut|Pipe_mul_out\(7),
	datad => \uut|rf_in1[0]~2_combout\,
	combout => \uut|rf_in1[7]~23_combout\);

-- Location: LCCOMB_X53_Y31_N24
\bus1|S1_WDATABUS[7]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S1_WDATABUS[7]~9_combout\ = (\bus1|c1_op.master.default~0_combout\ & (!\bus1|c1_addrbus[13]~6_combout\ & (\bus1|c1_wdatabus[7]~8_combout\ & \bus1|process_1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_op.master.default~0_combout\,
	datab => \bus1|c1_addrbus[13]~6_combout\,
	datac => \bus1|c1_wdatabus[7]~8_combout\,
	datad => \bus1|process_1~3_combout\,
	combout => \bus1|S1_WDATABUS[7]~9_combout\);

-- Location: M9K_X51_Y33_N0
\DRAM|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AD440000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/hgarg/Downloads/ass4_evgeny/dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "altsyncram:DRAM|altsyncram_2f04:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \bus1|S1_MW~combout\,
	portare => \bus1|S1_MR~combout\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \DRAM|auto_generated|_~0_combout\,
	portadatain => \DRAM|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \DRAM|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DRAM|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y33_N0
\bus1|c2_rdatabus[7]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[7]~98_combout\ = (\bus1|c2_op.slave.s1~q\ & (!\bus1|c2_rdatabus[21]~1_combout\ & (\bus1|c2_op.op.read~q\ & \DRAM|auto_generated|ram_block1a7~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_op.slave.s1~q\,
	datab => \bus1|c2_rdatabus[21]~1_combout\,
	datac => \bus1|c2_op.op.read~q\,
	datad => \DRAM|auto_generated|ram_block1a7~portadataout\,
	combout => \bus1|c2_rdatabus[7]~98_combout\);

-- Location: LCCOMB_X63_Y23_N18
\bus1|c2_rdatabus[7]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[7]~105_combout\ = (\my_counter|read_addr\(0) & (((\my_counter|read_addr\(1))))) # (!\my_counter|read_addr\(0) & ((\my_counter|read_addr\(1) & (\my_counter|count[2][7]~q\)) # (!\my_counter|read_addr\(1) & ((\my_counter|count[0][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|read_addr\(0),
	datab => \my_counter|count[2][7]~q\,
	datac => \my_counter|read_addr\(1),
	datad => \my_counter|count[0][7]~q\,
	combout => \bus1|c2_rdatabus[7]~105_combout\);

-- Location: LCCOMB_X63_Y23_N12
\bus1|c2_rdatabus[7]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[7]~106_combout\ = (\my_counter|read_addr\(0) & ((\bus1|c2_rdatabus[7]~105_combout\ & ((\my_counter|count[3][7]~q\))) # (!\bus1|c2_rdatabus[7]~105_combout\ & (\my_counter|count[1][7]~q\)))) # (!\my_counter|read_addr\(0) & 
-- (\bus1|c2_rdatabus[7]~105_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|read_addr\(0),
	datab => \bus1|c2_rdatabus[7]~105_combout\,
	datac => \my_counter|count[1][7]~q\,
	datad => \my_counter|count[3][7]~q\,
	combout => \bus1|c2_rdatabus[7]~106_combout\);

-- Location: LCCOMB_X56_Y29_N0
\my_dma|wstart_reg[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|wstart_reg[7]~feeder_combout\ = \bus1|S4_WDATABUS[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|S4_WDATABUS[7]~7_combout\,
	combout => \my_dma|wstart_reg[7]~feeder_combout\);

-- Location: FF_X56_Y29_N1
\my_dma|wstart_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|wstart_reg[7]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|wstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstart_reg\(7));

-- Location: FF_X56_Y29_N3
\my_dma|wstep_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[7]~7_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|wstep_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstep_reg\(7));

-- Location: FF_X55_Y28_N21
\my_dma|rstart_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[7]~7_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|rstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstart_reg\(7));

-- Location: LCCOMB_X55_Y28_N20
\bus1|c2_rdatabus[7]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[7]~99_combout\ = (\my_dma|ck_S4_ADDRBUS\(1) & ((\my_dma|ck_S4_ADDRBUS\(0) & ((\my_dma|rstart_reg\(7)))) # (!\my_dma|ck_S4_ADDRBUS\(0) & (\my_dma|rstep_reg\(7))))) # (!\my_dma|ck_S4_ADDRBUS\(1) & (((!\my_dma|ck_S4_ADDRBUS\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|rstep_reg\(7),
	datab => \my_dma|ck_S4_ADDRBUS\(1),
	datac => \my_dma|rstart_reg\(7),
	datad => \my_dma|ck_S4_ADDRBUS\(0),
	combout => \bus1|c2_rdatabus[7]~99_combout\);

-- Location: LCCOMB_X56_Y29_N2
\bus1|c2_rdatabus[7]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[7]~100_combout\ = (\my_dma|ck_S4_ADDRBUS\(1) & (((\bus1|c2_rdatabus[7]~99_combout\)))) # (!\my_dma|ck_S4_ADDRBUS\(1) & ((\bus1|c2_rdatabus[7]~99_combout\ & ((\my_dma|wstep_reg\(7)))) # (!\bus1|c2_rdatabus[7]~99_combout\ & 
-- (\my_dma|wstart_reg\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|ck_S4_ADDRBUS\(1),
	datab => \my_dma|wstart_reg\(7),
	datac => \my_dma|wstep_reg\(7),
	datad => \bus1|c2_rdatabus[7]~99_combout\,
	combout => \bus1|c2_rdatabus[7]~100_combout\);

-- Location: LCCOMB_X57_Y31_N18
\bus1|c2_rdatabus[7]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[7]~101_combout\ = (\my_dma|ck_S4_ADDRBUS\(0) & (!\bus1|c2_rdatabus[21]~8_combout\ & \my_dma|raddr_reg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|ck_S4_ADDRBUS\(0),
	datac => \bus1|c2_rdatabus[21]~8_combout\,
	datad => \my_dma|raddr_reg\(7),
	combout => \bus1|c2_rdatabus[7]~101_combout\);

-- Location: LCCOMB_X61_Y34_N24
\bus1|c2_rdatabus[7]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[7]~102_combout\ = (\bus1|c2_rdatabus[0]~10_combout\ & (\bus1|c1_wdatabus[7]~8_combout\ & \bus2|S2_WDATABUS[3]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[0]~10_combout\,
	datab => \bus1|c1_wdatabus[7]~8_combout\,
	datac => \bus2|S2_WDATABUS[3]~1_combout\,
	combout => \bus1|c2_rdatabus[7]~102_combout\);

-- Location: LCCOMB_X61_Y34_N18
\bus1|c2_rdatabus[7]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[7]~103_combout\ = (\bus1|c2_rdatabus[21]~5_combout\ & ((\bus1|c2_rdatabus[21]~6_combout\ & ((\bus1|c2_rdatabus[7]~102_combout\))) # (!\bus1|c2_rdatabus[21]~6_combout\ & (\bus1|c2_rdatabus[7]~101_combout\)))) # 
-- (!\bus1|c2_rdatabus[21]~5_combout\ & (((\bus1|c2_rdatabus[21]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[7]~101_combout\,
	datab => \bus1|c2_rdatabus[21]~5_combout\,
	datac => \bus1|c2_rdatabus[21]~6_combout\,
	datad => \bus1|c2_rdatabus[7]~102_combout\,
	combout => \bus1|c2_rdatabus[7]~103_combout\);

-- Location: LCCOMB_X61_Y34_N28
\bus1|c2_rdatabus[7]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[7]~104_combout\ = (\bus1|c2_rdatabus[21]~7_combout\ & ((\bus1|c2_rdatabus[7]~103_combout\ & ((\bus1|c2_rdatabus[7]~100_combout\))) # (!\bus1|c2_rdatabus[7]~103_combout\ & (\my_dma|count_reg\(7))))) # (!\bus1|c2_rdatabus[21]~7_combout\ & 
-- (((\bus1|c2_rdatabus[7]~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|count_reg\(7),
	datab => \bus1|c2_rdatabus[21]~7_combout\,
	datac => \bus1|c2_rdatabus[7]~100_combout\,
	datad => \bus1|c2_rdatabus[7]~103_combout\,
	combout => \bus1|c2_rdatabus[7]~104_combout\);

-- Location: LCCOMB_X61_Y34_N10
\bus1|c2_rdatabus[7]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[7]~107_combout\ = (\bus1|c2_rdatabus[7]~106_combout\ & ((\bus1|c2_rdatabus[21]~1_combout\) # ((\bus1|c2_rdatabus[0]~14_combout\ & \bus1|c2_rdatabus[7]~104_combout\)))) # (!\bus1|c2_rdatabus[7]~106_combout\ & 
-- (\bus1|c2_rdatabus[0]~14_combout\ & ((\bus1|c2_rdatabus[7]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[7]~106_combout\,
	datab => \bus1|c2_rdatabus[0]~14_combout\,
	datac => \bus1|c2_rdatabus[21]~1_combout\,
	datad => \bus1|c2_rdatabus[7]~104_combout\,
	combout => \bus1|c2_rdatabus[7]~107_combout\);

-- Location: LCCOMB_X61_Y34_N16
\uut|rf_in1[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[7]~24_combout\ = (\uut|rf_in1[7]~23_combout\) # ((\uut|rf_in1[0]~5_combout\ & ((\bus1|c2_rdatabus[7]~98_combout\) # (\bus1|c2_rdatabus[7]~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|rf_in1[7]~23_combout\,
	datab => \bus1|c2_rdatabus[7]~98_combout\,
	datac => \uut|rf_in1[0]~5_combout\,
	datad => \bus1|c2_rdatabus[7]~107_combout\,
	combout => \uut|rf_in1[7]~24_combout\);

-- Location: LCCOMB_X62_Y33_N22
\uut|register_file|reg_out[2][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[2][7]~feeder_combout\ = \uut|rf_in1[7]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[7]~24_combout\,
	combout => \uut|register_file|reg_out[2][7]~feeder_combout\);

-- Location: FF_X62_Y33_N23
\uut|register_file|reg_out[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[2][7]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[2][7]~q\);

-- Location: FF_X69_Y31_N5
\uut|register_file|reg_out[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[7]~24_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[3][7]~q\);

-- Location: FF_X65_Y30_N23
\uut|register_file|reg_out[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[7]~24_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[1][7]~q\);

-- Location: LCCOMB_X61_Y34_N6
\uut|register_file|reg_out[7][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[7][7]~feeder_combout\ = \uut|rf_in1[7]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[7]~24_combout\,
	combout => \uut|register_file|reg_out[7][7]~feeder_combout\);

-- Location: FF_X61_Y34_N7
\uut|register_file|reg_out[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[7][7]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[7][7]~q\);

-- Location: FF_X69_Y31_N3
\uut|register_file|reg_out[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[7]~24_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[5][7]~q\);

-- Location: FF_X65_Y26_N27
\uut|register_file|reg_out[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[7]~24_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[4][7]~q\);

-- Location: LCCOMB_X65_Y30_N0
\uut|register_file|reg_out[6][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[6][7]~feeder_combout\ = \uut|rf_in1[7]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[7]~24_combout\,
	combout => \uut|register_file|reg_out[6][7]~feeder_combout\);

-- Location: FF_X65_Y30_N1
\uut|register_file|reg_out[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[6][7]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[6][7]~q\);

-- Location: LCCOMB_X65_Y31_N16
\uut|register_file|Mux56~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux56~5_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|register_file|reg_out[6][7]~q\) # (\uut|instr_decode|rs2[0]~17_combout\)))) # (!\uut|instr_decode|rs2[1]~16_combout\ & (\uut|register_file|reg_out[4][7]~q\ & 
-- ((!\uut|instr_decode|rs2[0]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[4][7]~q\,
	datab => \uut|register_file|reg_out[6][7]~q\,
	datac => \uut|instr_decode|rs2[1]~16_combout\,
	datad => \uut|instr_decode|rs2[0]~17_combout\,
	combout => \uut|register_file|Mux56~5_combout\);

-- Location: LCCOMB_X69_Y31_N2
\uut|register_file|Mux56~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux56~6_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|Mux56~5_combout\ & (\uut|register_file|reg_out[7][7]~q\)) # (!\uut|register_file|Mux56~5_combout\ & ((\uut|register_file|reg_out[5][7]~q\))))) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|Mux56~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[7][7]~q\,
	datab => \uut|instr_decode|rs2[0]~17_combout\,
	datac => \uut|register_file|reg_out[5][7]~q\,
	datad => \uut|register_file|Mux56~5_combout\,
	combout => \uut|register_file|Mux56~6_combout\);

-- Location: LCCOMB_X69_Y31_N12
\uut|register_file|Mux56~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux56~7_combout\ = (\uut|register_file|Mux42~2_combout\ & (((\uut|register_file|Mux56~6_combout\) # (!\uut|register_file|Mux42~1_combout\)))) # (!\uut|register_file|Mux42~2_combout\ & (\uut|register_file|reg_out[1][7]~q\ & 
-- (\uut|register_file|Mux42~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux42~2_combout\,
	datab => \uut|register_file|reg_out[1][7]~q\,
	datac => \uut|register_file|Mux42~1_combout\,
	datad => \uut|register_file|Mux56~6_combout\,
	combout => \uut|register_file|Mux56~7_combout\);

-- Location: LCCOMB_X69_Y31_N4
\uut|register_file|Mux56~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux56~8_combout\ = (\uut|register_file|Mux42~0_combout\ & ((\uut|register_file|Mux56~7_combout\ & ((\uut|register_file|reg_out[3][7]~q\))) # (!\uut|register_file|Mux56~7_combout\ & (\uut|register_file|reg_out[2][7]~q\)))) # 
-- (!\uut|register_file|Mux42~0_combout\ & (((\uut|register_file|Mux56~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux42~0_combout\,
	datab => \uut|register_file|reg_out[2][7]~q\,
	datac => \uut|register_file|reg_out[3][7]~q\,
	datad => \uut|register_file|Mux56~7_combout\,
	combout => \uut|register_file|Mux56~8_combout\);

-- Location: LCCOMB_X62_Y33_N12
\uut|register_file|reg_out[14][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[14][7]~feeder_combout\ = \uut|rf_in1[7]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[7]~24_combout\,
	combout => \uut|register_file|reg_out[14][7]~feeder_combout\);

-- Location: FF_X62_Y33_N13
\uut|register_file|reg_out[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[14][7]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[14][7]~q\);

-- Location: LCCOMB_X63_Y34_N16
\uut|register_file|reg_out[15][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[15][7]~feeder_combout\ = \uut|rf_in1[7]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[7]~24_combout\,
	combout => \uut|register_file|reg_out[15][7]~feeder_combout\);

-- Location: FF_X63_Y34_N17
\uut|register_file|reg_out[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[15][7]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[15][7]~q\);

-- Location: FF_X65_Y33_N1
\uut|register_file|reg_out[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[7]~24_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[12][7]~q\);

-- Location: LCCOMB_X61_Y34_N20
\uut|register_file|reg_out[13][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[13][7]~feeder_combout\ = \uut|rf_in1[7]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[7]~24_combout\,
	combout => \uut|register_file|reg_out[13][7]~feeder_combout\);

-- Location: FF_X61_Y34_N21
\uut|register_file|reg_out[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[13][7]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[13][7]~q\);

-- Location: LCCOMB_X63_Y34_N10
\uut|register_file|Mux56~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux56~0_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|instr_decode|rs2[0]~17_combout\)))) # (!\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|reg_out[13][7]~q\))) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & (\uut|register_file|reg_out[12][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[12][7]~q\,
	datab => \uut|register_file|reg_out[13][7]~q\,
	datac => \uut|instr_decode|rs2[1]~16_combout\,
	datad => \uut|instr_decode|rs2[0]~17_combout\,
	combout => \uut|register_file|Mux56~0_combout\);

-- Location: LCCOMB_X63_Y34_N28
\uut|register_file|Mux56~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux56~1_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|Mux56~0_combout\ & ((\uut|register_file|reg_out[15][7]~q\))) # (!\uut|register_file|Mux56~0_combout\ & (\uut|register_file|reg_out[14][7]~q\)))) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|register_file|Mux56~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[14][7]~q\,
	datab => \uut|register_file|reg_out[15][7]~q\,
	datac => \uut|instr_decode|rs2[1]~16_combout\,
	datad => \uut|register_file|Mux56~0_combout\,
	combout => \uut|register_file|Mux56~1_combout\);

-- Location: FF_X63_Y30_N23
\uut|register_file|reg_out[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[7]~24_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[9][7]~q\);

-- Location: FF_X62_Y32_N27
\uut|register_file|reg_out[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[7]~24_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[11][7]~q\);

-- Location: FF_X63_Y30_N29
\uut|register_file|reg_out[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[7]~24_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[8][7]~q\);

-- Location: FF_X62_Y32_N25
\uut|register_file|reg_out[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[7]~24_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[10][7]~q\);

-- Location: LCCOMB_X62_Y32_N24
\uut|register_file|Mux56~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux56~2_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|reg_out[10][7]~q\))) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & (\uut|register_file|reg_out[8][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[0]~17_combout\,
	datab => \uut|register_file|reg_out[8][7]~q\,
	datac => \uut|register_file|reg_out[10][7]~q\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux56~2_combout\);

-- Location: LCCOMB_X62_Y32_N26
\uut|register_file|Mux56~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux56~3_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|Mux56~2_combout\ & ((\uut|register_file|reg_out[11][7]~q\))) # (!\uut|register_file|Mux56~2_combout\ & (\uut|register_file|reg_out[9][7]~q\)))) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|Mux56~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[0]~17_combout\,
	datab => \uut|register_file|reg_out[9][7]~q\,
	datac => \uut|register_file|reg_out[11][7]~q\,
	datad => \uut|register_file|Mux56~2_combout\,
	combout => \uut|register_file|Mux56~3_combout\);

-- Location: LCCOMB_X63_Y34_N2
\uut|register_file|Mux56~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux56~4_combout\ = (\uut|instr_decode|rs2[3]~15_combout\ & ((\uut|instr_decode|rs2[2]~18_combout\ & (\uut|register_file|Mux56~1_combout\)) # (!\uut|instr_decode|rs2[2]~18_combout\ & ((\uut|register_file|Mux56~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[2]~18_combout\,
	datab => \uut|register_file|Mux56~1_combout\,
	datac => \uut|register_file|Mux56~3_combout\,
	datad => \uut|instr_decode|rs2[3]~15_combout\,
	combout => \uut|register_file|Mux56~4_combout\);

-- Location: LCCOMB_X63_Y34_N4
\uut|register_file|Mux56~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux56~9_combout\ = (\uut|register_file|Mux56~4_combout\) # ((!\uut|instr_decode|rs2[3]~15_combout\ & \uut|register_file|Mux56~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|instr_decode|rs2[3]~15_combout\,
	datac => \uut|register_file|Mux56~8_combout\,
	datad => \uut|register_file|Mux56~4_combout\,
	combout => \uut|register_file|Mux56~9_combout\);

-- Location: LCCOMB_X60_Y32_N30
\bus1|M2_RDATABUS[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|M2_RDATABUS[7]~8_combout\ = (\bus1|M2_RDATABUS[3]~0_combout\ & ((\bus1|c2_rdatabus[7]~98_combout\) # (\bus1|c2_rdatabus[7]~107_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c2_rdatabus[7]~98_combout\,
	datac => \bus1|M2_RDATABUS[3]~0_combout\,
	datad => \bus1|c2_rdatabus[7]~107_combout\,
	combout => \bus1|M2_RDATABUS[7]~8_combout\);

-- Location: FF_X60_Y32_N31
\my_dma|data_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus1|M2_RDATABUS[7]~8_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|DMA_RFile~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|data_reg\(7));

-- Location: LCCOMB_X61_Y34_N14
\bus1|c1_wdatabus[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_wdatabus[7]~8_combout\ = (\uut|instr_decode|Equal15~1_combout\ & ((\uut|register_file|Mux56~9_combout\) # ((\bus1|c1_wdatabus[31]~0_combout\ & \my_dma|data_reg\(7))))) # (!\uut|instr_decode|Equal15~1_combout\ & (\bus1|c1_wdatabus[31]~0_combout\ & 
-- ((\my_dma|data_reg\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|Equal15~1_combout\,
	datab => \bus1|c1_wdatabus[31]~0_combout\,
	datac => \uut|register_file|Mux56~9_combout\,
	datad => \my_dma|data_reg\(7),
	combout => \bus1|c1_wdatabus[7]~8_combout\);

-- Location: LCCOMB_X55_Y28_N16
\bus1|S4_WDATABUS[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S4_WDATABUS[7]~7_combout\ = (\bus1|c1_op.master.default~0_combout\ & (\bus1|c1_wdatabus[7]~8_combout\ & \bus1|c1_op~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_op.master.default~0_combout\,
	datab => \bus1|c1_wdatabus[7]~8_combout\,
	datad => \bus1|c1_op~9_combout\,
	combout => \bus1|S4_WDATABUS[7]~7_combout\);

-- Location: LCCOMB_X55_Y28_N26
\my_dma|rstep_reg[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|rstep_reg[7]~feeder_combout\ = \bus1|S4_WDATABUS[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|S4_WDATABUS[7]~7_combout\,
	combout => \my_dma|rstep_reg[7]~feeder_combout\);

-- Location: FF_X55_Y28_N27
\my_dma|rstep_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|rstep_reg[7]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|rstep_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstep_reg\(7));

-- Location: LCCOMB_X54_Y30_N2
\my_dma|raddr_reg[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[7]~feeder_combout\ = \my_dma|raddr_reg[7]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_dma|raddr_reg[7]~46_combout\,
	combout => \my_dma|raddr_reg[7]~feeder_combout\);

-- Location: FF_X54_Y30_N3
\my_dma|raddr_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|raddr_reg[7]~feeder_combout\,
	asdata => \my_dma|rstart_reg\(7),
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|raddr_reg\(7));

-- Location: FF_X56_Y29_N15
\my_dma|wstep_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[6]~6_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|wstep_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstep_reg\(6));

-- Location: LCCOMB_X54_Y29_N6
\my_dma|waddr_reg[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|waddr_reg[3]~22_combout\ = (\my_dma|wstep_reg\(3) & ((\my_dma|waddr_reg\(3) & (\my_dma|waddr_reg[2]~21\ & VCC)) # (!\my_dma|waddr_reg\(3) & (!\my_dma|waddr_reg[2]~21\)))) # (!\my_dma|wstep_reg\(3) & ((\my_dma|waddr_reg\(3) & 
-- (!\my_dma|waddr_reg[2]~21\)) # (!\my_dma|waddr_reg\(3) & ((\my_dma|waddr_reg[2]~21\) # (GND)))))
-- \my_dma|waddr_reg[3]~23\ = CARRY((\my_dma|wstep_reg\(3) & (!\my_dma|waddr_reg\(3) & !\my_dma|waddr_reg[2]~21\)) # (!\my_dma|wstep_reg\(3) & ((!\my_dma|waddr_reg[2]~21\) # (!\my_dma|waddr_reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|wstep_reg\(3),
	datab => \my_dma|waddr_reg\(3),
	datad => VCC,
	cin => \my_dma|waddr_reg[2]~21\,
	combout => \my_dma|waddr_reg[3]~22_combout\,
	cout => \my_dma|waddr_reg[3]~23\);

-- Location: LCCOMB_X54_Y29_N8
\my_dma|waddr_reg[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|waddr_reg[4]~24_combout\ = ((\my_dma|wstep_reg\(4) $ (\my_dma|waddr_reg\(4) $ (!\my_dma|waddr_reg[3]~23\)))) # (GND)
-- \my_dma|waddr_reg[4]~25\ = CARRY((\my_dma|wstep_reg\(4) & ((\my_dma|waddr_reg\(4)) # (!\my_dma|waddr_reg[3]~23\))) # (!\my_dma|wstep_reg\(4) & (\my_dma|waddr_reg\(4) & !\my_dma|waddr_reg[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|wstep_reg\(4),
	datab => \my_dma|waddr_reg\(4),
	datad => VCC,
	cin => \my_dma|waddr_reg[3]~23\,
	combout => \my_dma|waddr_reg[4]~24_combout\,
	cout => \my_dma|waddr_reg[4]~25\);

-- Location: LCCOMB_X54_Y29_N10
\my_dma|waddr_reg[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|waddr_reg[5]~26_combout\ = (\my_dma|waddr_reg\(5) & ((\my_dma|wstep_reg\(5) & (\my_dma|waddr_reg[4]~25\ & VCC)) # (!\my_dma|wstep_reg\(5) & (!\my_dma|waddr_reg[4]~25\)))) # (!\my_dma|waddr_reg\(5) & ((\my_dma|wstep_reg\(5) & 
-- (!\my_dma|waddr_reg[4]~25\)) # (!\my_dma|wstep_reg\(5) & ((\my_dma|waddr_reg[4]~25\) # (GND)))))
-- \my_dma|waddr_reg[5]~27\ = CARRY((\my_dma|waddr_reg\(5) & (!\my_dma|wstep_reg\(5) & !\my_dma|waddr_reg[4]~25\)) # (!\my_dma|waddr_reg\(5) & ((!\my_dma|waddr_reg[4]~25\) # (!\my_dma|wstep_reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|waddr_reg\(5),
	datab => \my_dma|wstep_reg\(5),
	datad => VCC,
	cin => \my_dma|waddr_reg[4]~25\,
	combout => \my_dma|waddr_reg[5]~26_combout\,
	cout => \my_dma|waddr_reg[5]~27\);

-- Location: LCCOMB_X54_Y29_N12
\my_dma|waddr_reg[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|waddr_reg[6]~28_combout\ = ((\my_dma|wstep_reg\(6) $ (\my_dma|waddr_reg\(6) $ (!\my_dma|waddr_reg[5]~27\)))) # (GND)
-- \my_dma|waddr_reg[6]~29\ = CARRY((\my_dma|wstep_reg\(6) & ((\my_dma|waddr_reg\(6)) # (!\my_dma|waddr_reg[5]~27\))) # (!\my_dma|wstep_reg\(6) & (\my_dma|waddr_reg\(6) & !\my_dma|waddr_reg[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|wstep_reg\(6),
	datab => \my_dma|waddr_reg\(6),
	datad => VCC,
	cin => \my_dma|waddr_reg[5]~27\,
	combout => \my_dma|waddr_reg[6]~28_combout\,
	cout => \my_dma|waddr_reg[6]~29\);

-- Location: LCCOMB_X55_Y29_N30
\my_dma|waddr_reg[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|waddr_reg[6]~feeder_combout\ = \my_dma|waddr_reg[6]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_dma|waddr_reg[6]~28_combout\,
	combout => \my_dma|waddr_reg[6]~feeder_combout\);

-- Location: LCCOMB_X56_Y29_N16
\my_dma|wstart_reg[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|wstart_reg[6]~feeder_combout\ = \bus1|S4_WDATABUS[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|S4_WDATABUS[6]~6_combout\,
	combout => \my_dma|wstart_reg[6]~feeder_combout\);

-- Location: FF_X56_Y29_N17
\my_dma|wstart_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|wstart_reg[6]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|wstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstart_reg\(6));

-- Location: FF_X55_Y29_N31
\my_dma|waddr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|waddr_reg[6]~feeder_combout\,
	asdata => \my_dma|wstart_reg\(6),
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|waddr_reg\(6));

-- Location: LCCOMB_X54_Y29_N14
\my_dma|waddr_reg[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|waddr_reg[7]~30_combout\ = (\my_dma|waddr_reg\(7) & ((\my_dma|wstep_reg\(7) & (\my_dma|waddr_reg[6]~29\ & VCC)) # (!\my_dma|wstep_reg\(7) & (!\my_dma|waddr_reg[6]~29\)))) # (!\my_dma|waddr_reg\(7) & ((\my_dma|wstep_reg\(7) & 
-- (!\my_dma|waddr_reg[6]~29\)) # (!\my_dma|wstep_reg\(7) & ((\my_dma|waddr_reg[6]~29\) # (GND)))))
-- \my_dma|waddr_reg[7]~31\ = CARRY((\my_dma|waddr_reg\(7) & (!\my_dma|wstep_reg\(7) & !\my_dma|waddr_reg[6]~29\)) # (!\my_dma|waddr_reg\(7) & ((!\my_dma|waddr_reg[6]~29\) # (!\my_dma|wstep_reg\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|waddr_reg\(7),
	datab => \my_dma|wstep_reg\(7),
	datad => VCC,
	cin => \my_dma|waddr_reg[6]~29\,
	combout => \my_dma|waddr_reg[7]~30_combout\,
	cout => \my_dma|waddr_reg[7]~31\);

-- Location: LCCOMB_X54_Y30_N6
\my_dma|waddr_reg[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|waddr_reg[7]~feeder_combout\ = \my_dma|waddr_reg[7]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_dma|waddr_reg[7]~30_combout\,
	combout => \my_dma|waddr_reg[7]~feeder_combout\);

-- Location: FF_X54_Y30_N7
\my_dma|waddr_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|waddr_reg[7]~feeder_combout\,
	asdata => \my_dma|wstart_reg\(7),
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|waddr_reg\(7));

-- Location: LCCOMB_X54_Y30_N4
\my_dma|Selector75~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|Selector75~0_combout\ = (\my_dma|DMA_State.dma_waddr~q\ & ((\my_dma|waddr_reg\(7)))) # (!\my_dma|DMA_State.dma_waddr~q\ & (\my_dma|raddr_reg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|DMA_State.dma_waddr~q\,
	datab => \my_dma|raddr_reg\(7),
	datad => \my_dma|waddr_reg\(7),
	combout => \my_dma|Selector75~0_combout\);

-- Location: LCCOMB_X57_Y26_N30
\my_dma|M2_ADDRBUS[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|M2_ADDRBUS\(7) = (GLOBAL(\my_dma|M2_ADDRBUS~0clkctrl_outclk\) & ((\my_dma|M2_ADDRBUS\(7)))) # (!GLOBAL(\my_dma|M2_ADDRBUS~0clkctrl_outclk\) & (\my_dma|Selector75~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_dma|Selector75~0_combout\,
	datac => \my_dma|M2_ADDRBUS\(7),
	datad => \my_dma|M2_ADDRBUS~0clkctrl_outclk\,
	combout => \my_dma|M2_ADDRBUS\(7));

-- Location: LCCOMB_X60_Y26_N0
\bus1|c1_addrbus[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_addrbus[7]~14_combout\ = (\uut|pc_calculation|Add0~2_combout\ & (((\uut|memory_logic|Add0~14_combout\)))) # (!\uut|pc_calculation|Add0~2_combout\ & (\my_dma|M2_ADDRBUS\(7) & ((\bus1|c1_op.master.m2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|M2_ADDRBUS\(7),
	datab => \uut|pc_calculation|Add0~2_combout\,
	datac => \uut|memory_logic|Add0~14_combout\,
	datad => \bus1|c1_op.master.m2~0_combout\,
	combout => \bus1|c1_addrbus[7]~14_combout\);

-- Location: LCCOMB_X60_Y26_N10
\bus1|c1_addrbus[7]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_addrbus[7]~21_combout\ = (\bus1|c1_addrbus~2_combout\ & \bus1|c1_addrbus[7]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_addrbus~2_combout\,
	datad => \bus1|c1_addrbus[7]~14_combout\,
	combout => \bus1|c1_addrbus[7]~21_combout\);

-- Location: LCCOMB_X61_Y27_N10
\bus1|S1_ADDRBUS[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S1_ADDRBUS[7]~7_combout\ = (\bus1|process_1~3_combout\ & (\bus1|c1_addrbus[7]~21_combout\ & (!\bus1|c1_addrbus[13]~6_combout\ & \bus1|c1_op.master.default~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|process_1~3_combout\,
	datab => \bus1|c1_addrbus[7]~21_combout\,
	datac => \bus1|c1_addrbus[13]~6_combout\,
	datad => \bus1|c1_op.master.default~0_combout\,
	combout => \bus1|S1_ADDRBUS[7]~7_combout\);

-- Location: M9K_X37_Y27_N0
\DRAM|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000613100000000000000000000000000000000000000000000000000000000000C6318",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/hgarg/Downloads/ass4_evgeny/dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "altsyncram:DRAM|altsyncram_2f04:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \bus1|S1_MW~combout\,
	portare => \bus1|S1_MR~combout\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \DRAM|auto_generated|_~0_combout\,
	portadatain => \DRAM|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \DRAM|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DRAM|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y31_N28
\bus1|c2_rdatabus[6]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[6]~108_combout\ = (!\bus1|c2_rdatabus[21]~1_combout\ & (\bus1|c2_op.op.read~q\ & (\bus1|c2_op.slave.s1~q\ & \DRAM|auto_generated|ram_block1a6~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~1_combout\,
	datab => \bus1|c2_op.op.read~q\,
	datac => \bus1|c2_op.slave.s1~q\,
	datad => \DRAM|auto_generated|ram_block1a6~portadataout\,
	combout => \bus1|c2_rdatabus[6]~108_combout\);

-- Location: LCCOMB_X65_Y24_N22
\bus1|c2_rdatabus[6]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[6]~115_combout\ = (\my_counter|read_addr\(0) & ((\my_counter|count[1][6]~q\) # ((\my_counter|read_addr\(1))))) # (!\my_counter|read_addr\(0) & (((!\my_counter|read_addr\(1) & \my_counter|count[0][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[1][6]~q\,
	datab => \my_counter|read_addr\(0),
	datac => \my_counter|read_addr\(1),
	datad => \my_counter|count[0][6]~q\,
	combout => \bus1|c2_rdatabus[6]~115_combout\);

-- Location: LCCOMB_X63_Y24_N22
\bus1|c2_rdatabus[6]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[6]~116_combout\ = (\bus1|c2_rdatabus[6]~115_combout\ & ((\my_counter|count[3][6]~q\) # ((!\my_counter|read_addr\(1))))) # (!\bus1|c2_rdatabus[6]~115_combout\ & (((\my_counter|count[2][6]~q\ & \my_counter|read_addr\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[6]~115_combout\,
	datab => \my_counter|count[3][6]~q\,
	datac => \my_counter|count[2][6]~q\,
	datad => \my_counter|read_addr\(1),
	combout => \bus1|c2_rdatabus[6]~116_combout\);

-- Location: FF_X55_Y28_N31
\my_dma|rstart_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[6]~6_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|rstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstart_reg\(6));

-- Location: LCCOMB_X55_Y28_N30
\bus1|c2_rdatabus[6]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[6]~109_combout\ = (\my_dma|ck_S4_ADDRBUS\(1) & (((\my_dma|rstart_reg\(6) & \my_dma|ck_S4_ADDRBUS\(0))))) # (!\my_dma|ck_S4_ADDRBUS\(1) & ((\my_dma|wstart_reg\(6)) # ((!\my_dma|ck_S4_ADDRBUS\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|wstart_reg\(6),
	datab => \my_dma|ck_S4_ADDRBUS\(1),
	datac => \my_dma|rstart_reg\(6),
	datad => \my_dma|ck_S4_ADDRBUS\(0),
	combout => \bus1|c2_rdatabus[6]~109_combout\);

-- Location: LCCOMB_X57_Y29_N16
\bus1|c2_rdatabus[6]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[6]~110_combout\ = (\bus1|c2_rdatabus[6]~109_combout\ & ((\my_dma|wstep_reg\(6)) # ((\my_dma|ck_S4_ADDRBUS\(0))))) # (!\bus1|c2_rdatabus[6]~109_combout\ & (((\my_dma|rstep_reg\(6) & !\my_dma|ck_S4_ADDRBUS\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|wstep_reg\(6),
	datab => \my_dma|rstep_reg\(6),
	datac => \bus1|c2_rdatabus[6]~109_combout\,
	datad => \my_dma|ck_S4_ADDRBUS\(0),
	combout => \bus1|c2_rdatabus[6]~110_combout\);

-- Location: LCCOMB_X55_Y31_N0
\bus1|c2_rdatabus[6]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[6]~111_combout\ = (\my_dma|ck_S4_ADDRBUS\(0) & (!\bus1|c2_rdatabus[21]~8_combout\ & \my_dma|raddr_reg\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|ck_S4_ADDRBUS\(0),
	datac => \bus1|c2_rdatabus[21]~8_combout\,
	datad => \my_dma|raddr_reg\(6),
	combout => \bus1|c2_rdatabus[6]~111_combout\);

-- Location: LCCOMB_X61_Y32_N2
\bus1|c2_rdatabus[6]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[6]~112_combout\ = (\bus1|c2_rdatabus[0]~10_combout\ & (\bus2|S2_WDATABUS[3]~1_combout\ & \bus1|c1_wdatabus[6]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c2_rdatabus[0]~10_combout\,
	datac => \bus2|S2_WDATABUS[3]~1_combout\,
	datad => \bus1|c1_wdatabus[6]~7_combout\,
	combout => \bus1|c2_rdatabus[6]~112_combout\);

-- Location: LCCOMB_X61_Y32_N12
\bus1|c2_rdatabus[6]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[6]~113_combout\ = (\bus1|c2_rdatabus[21]~6_combout\ & (((\bus1|c2_rdatabus[6]~112_combout\) # (!\bus1|c2_rdatabus[21]~5_combout\)))) # (!\bus1|c2_rdatabus[21]~6_combout\ & (\bus1|c2_rdatabus[6]~111_combout\ & 
-- (\bus1|c2_rdatabus[21]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[6]~111_combout\,
	datab => \bus1|c2_rdatabus[21]~6_combout\,
	datac => \bus1|c2_rdatabus[21]~5_combout\,
	datad => \bus1|c2_rdatabus[6]~112_combout\,
	combout => \bus1|c2_rdatabus[6]~113_combout\);

-- Location: LCCOMB_X61_Y32_N26
\bus1|c2_rdatabus[6]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[6]~114_combout\ = (\bus1|c2_rdatabus[21]~7_combout\ & ((\bus1|c2_rdatabus[6]~113_combout\ & (\bus1|c2_rdatabus[6]~110_combout\)) # (!\bus1|c2_rdatabus[6]~113_combout\ & ((\my_dma|count_reg\(6)))))) # (!\bus1|c2_rdatabus[21]~7_combout\ & 
-- (((\bus1|c2_rdatabus[6]~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[6]~110_combout\,
	datab => \my_dma|count_reg\(6),
	datac => \bus1|c2_rdatabus[21]~7_combout\,
	datad => \bus1|c2_rdatabus[6]~113_combout\,
	combout => \bus1|c2_rdatabus[6]~114_combout\);

-- Location: LCCOMB_X61_Y32_N24
\bus1|c2_rdatabus[6]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[6]~117_combout\ = (\bus1|c2_rdatabus[21]~1_combout\ & ((\bus1|c2_rdatabus[6]~116_combout\) # ((\bus1|c2_rdatabus[6]~114_combout\ & \bus1|c2_rdatabus[0]~14_combout\)))) # (!\bus1|c2_rdatabus[21]~1_combout\ & 
-- (((\bus1|c2_rdatabus[6]~114_combout\ & \bus1|c2_rdatabus[0]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~1_combout\,
	datab => \bus1|c2_rdatabus[6]~116_combout\,
	datac => \bus1|c2_rdatabus[6]~114_combout\,
	datad => \bus1|c2_rdatabus[0]~14_combout\,
	combout => \bus1|c2_rdatabus[6]~117_combout\);

-- Location: LCCOMB_X60_Y32_N4
\bus1|M2_RDATABUS[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|M2_RDATABUS[6]~7_combout\ = (\bus1|M2_RDATABUS[3]~0_combout\ & ((\bus1|c2_rdatabus[6]~108_combout\) # (\bus1|c2_rdatabus[6]~117_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c2_rdatabus[6]~108_combout\,
	datac => \bus1|M2_RDATABUS[3]~0_combout\,
	datad => \bus1|c2_rdatabus[6]~117_combout\,
	combout => \bus1|M2_RDATABUS[6]~7_combout\);

-- Location: FF_X60_Y32_N5
\my_dma|data_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus1|M2_RDATABUS[6]~7_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|DMA_RFile~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|data_reg\(6));

-- Location: LCCOMB_X61_Y32_N28
\bus1|c1_wdatabus[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_wdatabus[6]~7_combout\ = (\uut|instr_decode|Equal15~1_combout\ & ((\uut|register_file|Mux57~9_combout\) # ((\my_dma|data_reg\(6) & \bus1|c1_wdatabus[31]~0_combout\)))) # (!\uut|instr_decode|Equal15~1_combout\ & (\my_dma|data_reg\(6) & 
-- ((\bus1|c1_wdatabus[31]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|Equal15~1_combout\,
	datab => \my_dma|data_reg\(6),
	datac => \uut|register_file|Mux57~9_combout\,
	datad => \bus1|c1_wdatabus[31]~0_combout\,
	combout => \bus1|c1_wdatabus[6]~7_combout\);

-- Location: LCCOMB_X56_Y29_N26
\bus1|S4_WDATABUS[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S4_WDATABUS[6]~6_combout\ = (\bus1|c1_wdatabus[6]~7_combout\ & (\bus1|c1_op.master.default~0_combout\ & \bus1|c1_op~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c1_wdatabus[6]~7_combout\,
	datac => \bus1|c1_op.master.default~0_combout\,
	datad => \bus1|c1_op~9_combout\,
	combout => \bus1|S4_WDATABUS[6]~6_combout\);

-- Location: LCCOMB_X57_Y29_N18
\my_dma|rstep_reg[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|rstep_reg[6]~feeder_combout\ = \bus1|S4_WDATABUS[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|S4_WDATABUS[6]~6_combout\,
	combout => \my_dma|rstep_reg[6]~feeder_combout\);

-- Location: FF_X57_Y29_N19
\my_dma|rstep_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|rstep_reg[6]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|rstep_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstep_reg\(6));

-- Location: LCCOMB_X55_Y29_N16
\my_dma|raddr_reg[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[6]~feeder_combout\ = \my_dma|raddr_reg[6]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_dma|raddr_reg[6]~44_combout\,
	combout => \my_dma|raddr_reg[6]~feeder_combout\);

-- Location: FF_X55_Y29_N17
\my_dma|raddr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|raddr_reg[6]~feeder_combout\,
	asdata => \my_dma|rstart_reg\(6),
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|raddr_reg\(6));

-- Location: LCCOMB_X55_Y29_N20
\my_dma|Selector74~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|Selector74~0_combout\ = (\my_dma|DMA_State.dma_waddr~q\ & ((\my_dma|waddr_reg\(6)))) # (!\my_dma|DMA_State.dma_waddr~q\ & (\my_dma|raddr_reg\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_dma|raddr_reg\(6),
	datac => \my_dma|waddr_reg\(6),
	datad => \my_dma|DMA_State.dma_waddr~q\,
	combout => \my_dma|Selector74~0_combout\);

-- Location: LCCOMB_X61_Y27_N8
\my_dma|M2_ADDRBUS[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|M2_ADDRBUS\(6) = (GLOBAL(\my_dma|M2_ADDRBUS~0clkctrl_outclk\) & ((\my_dma|M2_ADDRBUS\(6)))) # (!GLOBAL(\my_dma|M2_ADDRBUS~0clkctrl_outclk\) & (\my_dma|Selector74~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_dma|Selector74~0_combout\,
	datac => \my_dma|M2_ADDRBUS\(6),
	datad => \my_dma|M2_ADDRBUS~0clkctrl_outclk\,
	combout => \my_dma|M2_ADDRBUS\(6));

-- Location: LCCOMB_X60_Y27_N20
\bus1|c1_addrbus[6]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_addrbus[6]~15_combout\ = (\uut|pc_calculation|Add0~2_combout\ & (((\uut|memory_logic|Add0~12_combout\)))) # (!\uut|pc_calculation|Add0~2_combout\ & (\my_dma|M2_ADDRBUS\(6) & (\bus1|c1_op.master.m2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|M2_ADDRBUS\(6),
	datab => \uut|pc_calculation|Add0~2_combout\,
	datac => \bus1|c1_op.master.m2~0_combout\,
	datad => \uut|memory_logic|Add0~12_combout\,
	combout => \bus1|c1_addrbus[6]~15_combout\);

-- Location: LCCOMB_X61_Y27_N16
\bus1|c1_addrbus[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_addrbus[6]~22_combout\ = (\bus1|c1_addrbus~2_combout\ & \bus1|c1_addrbus[6]~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|c1_addrbus~2_combout\,
	datad => \bus1|c1_addrbus[6]~15_combout\,
	combout => \bus1|c1_addrbus[6]~22_combout\);

-- Location: LCCOMB_X61_Y27_N24
\bus1|S1_ADDRBUS[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S1_ADDRBUS[6]~6_combout\ = (\bus1|process_1~3_combout\ & (\bus1|c1_op.master.default~0_combout\ & (!\bus1|c1_addrbus[13]~6_combout\ & \bus1|c1_addrbus[6]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|process_1~3_combout\,
	datab => \bus1|c1_op.master.default~0_combout\,
	datac => \bus1|c1_addrbus[13]~6_combout\,
	datad => \bus1|c1_addrbus[6]~22_combout\,
	combout => \bus1|S1_ADDRBUS[6]~6_combout\);

-- Location: M9K_X51_Y21_N0
\DRAM|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000755600000000000000000000000000000000000000000000000000000000000AD6B5",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/hgarg/Downloads/ass4_evgeny/dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "altsyncram:DRAM|altsyncram_2f04:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \bus1|S1_MW~combout\,
	portare => \bus1|S1_MR~combout\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \DRAM|auto_generated|_~0_combout\,
	portadatain => \DRAM|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \DRAM|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DRAM|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X58_Y31_N28
\bus1|c2_rdatabus[8]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[8]~88_combout\ = (\bus1|c2_op.slave.s1~q\ & (!\bus1|c2_rdatabus[21]~1_combout\ & (\DRAM|auto_generated|ram_block1a8~portadataout\ & \bus1|c2_op.op.read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_op.slave.s1~q\,
	datab => \bus1|c2_rdatabus[21]~1_combout\,
	datac => \DRAM|auto_generated|ram_block1a8~portadataout\,
	datad => \bus1|c2_op.op.read~q\,
	combout => \bus1|c2_rdatabus[8]~88_combout\);

-- Location: LCCOMB_X60_Y32_N24
\bus1|M2_RDATABUS[8]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|M2_RDATABUS[8]~9_combout\ = (\bus1|M2_RDATABUS[3]~0_combout\ & ((\bus1|c2_rdatabus[8]~88_combout\) # (\bus1|c2_rdatabus[8]~97_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c2_rdatabus[8]~88_combout\,
	datac => \bus1|M2_RDATABUS[3]~0_combout\,
	datad => \bus1|c2_rdatabus[8]~97_combout\,
	combout => \bus1|M2_RDATABUS[8]~9_combout\);

-- Location: FF_X60_Y32_N25
\my_dma|data_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus1|M2_RDATABUS[8]~9_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|DMA_RFile~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|data_reg\(8));

-- Location: LCCOMB_X60_Y32_N14
\bus1|c1_wdatabus[8]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_wdatabus[8]~9_combout\ = (\bus1|c1_wdatabus[31]~0_combout\ & ((\my_dma|data_reg\(8)) # ((\uut|register_file|Mux55~9_combout\ & \uut|instr_decode|Equal15~1_combout\)))) # (!\bus1|c1_wdatabus[31]~0_combout\ & (((\uut|register_file|Mux55~9_combout\ 
-- & \uut|instr_decode|Equal15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_wdatabus[31]~0_combout\,
	datab => \my_dma|data_reg\(8),
	datac => \uut|register_file|Mux55~9_combout\,
	datad => \uut|instr_decode|Equal15~1_combout\,
	combout => \bus1|c1_wdatabus[8]~9_combout\);

-- Location: LCCOMB_X56_Y28_N26
\bus1|S4_WDATABUS[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S4_WDATABUS[8]~8_combout\ = (\bus1|c1_op.master.default~0_combout\ & (\bus1|c1_wdatabus[8]~9_combout\ & \bus1|c1_op~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_op.master.default~0_combout\,
	datac => \bus1|c1_wdatabus[8]~9_combout\,
	datad => \bus1|c1_op~9_combout\,
	combout => \bus1|S4_WDATABUS[8]~8_combout\);

-- Location: FF_X56_Y28_N31
\my_dma|wstep_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[8]~8_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|wstep_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstep_reg\(8));

-- Location: LCCOMB_X54_Y29_N16
\my_dma|waddr_reg[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|waddr_reg[8]~32_combout\ = ((\my_dma|waddr_reg\(8) $ (\my_dma|wstep_reg\(8) $ (!\my_dma|waddr_reg[7]~31\)))) # (GND)
-- \my_dma|waddr_reg[8]~33\ = CARRY((\my_dma|waddr_reg\(8) & ((\my_dma|wstep_reg\(8)) # (!\my_dma|waddr_reg[7]~31\))) # (!\my_dma|waddr_reg\(8) & (\my_dma|wstep_reg\(8) & !\my_dma|waddr_reg[7]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|waddr_reg\(8),
	datab => \my_dma|wstep_reg\(8),
	datad => VCC,
	cin => \my_dma|waddr_reg[7]~31\,
	combout => \my_dma|waddr_reg[8]~32_combout\,
	cout => \my_dma|waddr_reg[8]~33\);

-- Location: LCCOMB_X55_Y29_N18
\my_dma|waddr_reg[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|waddr_reg[8]~feeder_combout\ = \my_dma|waddr_reg[8]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_dma|waddr_reg[8]~32_combout\,
	combout => \my_dma|waddr_reg[8]~feeder_combout\);

-- Location: FF_X55_Y29_N19
\my_dma|waddr_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|waddr_reg[8]~feeder_combout\,
	asdata => \my_dma|wstart_reg\(8),
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|waddr_reg\(8));

-- Location: LCCOMB_X54_Y29_N18
\my_dma|waddr_reg[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|waddr_reg[9]~34_combout\ = (\my_dma|waddr_reg\(9) & ((\my_dma|wstep_reg\(9) & (\my_dma|waddr_reg[8]~33\ & VCC)) # (!\my_dma|wstep_reg\(9) & (!\my_dma|waddr_reg[8]~33\)))) # (!\my_dma|waddr_reg\(9) & ((\my_dma|wstep_reg\(9) & 
-- (!\my_dma|waddr_reg[8]~33\)) # (!\my_dma|wstep_reg\(9) & ((\my_dma|waddr_reg[8]~33\) # (GND)))))
-- \my_dma|waddr_reg[9]~35\ = CARRY((\my_dma|waddr_reg\(9) & (!\my_dma|wstep_reg\(9) & !\my_dma|waddr_reg[8]~33\)) # (!\my_dma|waddr_reg\(9) & ((!\my_dma|waddr_reg[8]~33\) # (!\my_dma|wstep_reg\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|waddr_reg\(9),
	datab => \my_dma|wstep_reg\(9),
	datad => VCC,
	cin => \my_dma|waddr_reg[8]~33\,
	combout => \my_dma|waddr_reg[9]~34_combout\,
	cout => \my_dma|waddr_reg[9]~35\);

-- Location: LCCOMB_X55_Y29_N12
\my_dma|waddr_reg[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|waddr_reg[10]~feeder_combout\ = \my_dma|waddr_reg[10]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_dma|waddr_reg[10]~36_combout\,
	combout => \my_dma|waddr_reg[10]~feeder_combout\);

-- Location: LCCOMB_X56_Y28_N28
\my_dma|wstart_reg[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|wstart_reg[10]~feeder_combout\ = \bus1|S4_WDATABUS[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bus1|S4_WDATABUS[10]~10_combout\,
	combout => \my_dma|wstart_reg[10]~feeder_combout\);

-- Location: FF_X56_Y28_N29
\my_dma|wstart_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|wstart_reg[10]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|wstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstart_reg\(10));

-- Location: FF_X55_Y29_N13
\my_dma|waddr_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|waddr_reg[10]~feeder_combout\,
	asdata => \my_dma|wstart_reg\(10),
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|waddr_reg\(10));

-- Location: LCCOMB_X55_Y30_N4
\my_dma|Selector78~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|Selector78~0_combout\ = (\my_dma|DMA_State.dma_waddr~q\ & (\my_dma|waddr_reg\(10))) # (!\my_dma|DMA_State.dma_waddr~q\ & ((\my_dma|raddr_reg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|waddr_reg\(10),
	datac => \my_dma|raddr_reg\(10),
	datad => \my_dma|DMA_State.dma_waddr~q\,
	combout => \my_dma|Selector78~0_combout\);

-- Location: LCCOMB_X55_Y30_N8
\my_dma|M2_ADDRBUS[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|M2_ADDRBUS\(10) = (GLOBAL(\my_dma|M2_ADDRBUS~0clkctrl_outclk\) & ((\my_dma|M2_ADDRBUS\(10)))) # (!GLOBAL(\my_dma|M2_ADDRBUS~0clkctrl_outclk\) & (\my_dma|Selector78~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_dma|Selector78~0_combout\,
	datac => \my_dma|M2_ADDRBUS\(10),
	datad => \my_dma|M2_ADDRBUS~0clkctrl_outclk\,
	combout => \my_dma|M2_ADDRBUS\(10));

-- Location: LCCOMB_X60_Y30_N10
\bus1|c1_addrbus[10]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_addrbus[10]~7_combout\ = (\bus1|c1_op.master.m2~0_combout\ & ((\my_dma|M2_ADDRBUS\(10)) # ((\bus1|c1_addrbus[12]~4_combout\ & \uut|memory_logic|Add0~20_combout\)))) # (!\bus1|c1_op.master.m2~0_combout\ & (\bus1|c1_addrbus[12]~4_combout\ & 
-- (\uut|memory_logic|Add0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_op.master.m2~0_combout\,
	datab => \bus1|c1_addrbus[12]~4_combout\,
	datac => \uut|memory_logic|Add0~20_combout\,
	datad => \my_dma|M2_ADDRBUS\(10),
	combout => \bus1|c1_addrbus[10]~7_combout\);

-- Location: LCCOMB_X60_Y30_N30
\bus2|S1_MR~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S1_MR~0_combout\ = (!\bus1|c1_addrbus[10]~7_combout\ & (!\bus1|c1_addrbus[11]~8_combout\ & (\bus1|c1_addrbus[13]~6_combout\ & \bus2|c1_addrbus[14]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_addrbus[10]~7_combout\,
	datab => \bus1|c1_addrbus[11]~8_combout\,
	datac => \bus1|c1_addrbus[13]~6_combout\,
	datad => \bus2|c1_addrbus[14]~3_combout\,
	combout => \bus2|S1_MR~0_combout\);

-- Location: LCCOMB_X61_Y26_N26
\bus2|S1_ADDRBUS[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S1_ADDRBUS[0]~0_combout\ = (!\bus2|LessThan2~1_combout\ & (\bus1|c1_addrbus[0]~18_combout\ & (\bus2|c1_addrbus[14]~3_combout\ & \bus2|S1_MR~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus2|LessThan2~1_combout\,
	datab => \bus1|c1_addrbus[0]~18_combout\,
	datac => \bus2|c1_addrbus[14]~3_combout\,
	datad => \bus2|S1_MR~0_combout\,
	combout => \bus2|S1_ADDRBUS[0]~0_combout\);

-- Location: FF_X61_Y26_N27
\my_counter|read_addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus2|S1_ADDRBUS[0]~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \bus2|S1_MR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|read_addr\(0));

-- Location: LCCOMB_X63_Y24_N8
\bus1|c2_rdatabus[5]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[5]~125_combout\ = (\my_counter|read_addr\(0) & (\my_counter|read_addr\(1))) # (!\my_counter|read_addr\(0) & ((\my_counter|read_addr\(1) & (\my_counter|count[2][5]~q\)) # (!\my_counter|read_addr\(1) & ((\my_counter|count[0][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|read_addr\(0),
	datab => \my_counter|read_addr\(1),
	datac => \my_counter|count[2][5]~q\,
	datad => \my_counter|count[0][5]~q\,
	combout => \bus1|c2_rdatabus[5]~125_combout\);

-- Location: LCCOMB_X63_Y24_N14
\bus1|c2_rdatabus[5]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[5]~126_combout\ = (\my_counter|read_addr\(0) & ((\bus1|c2_rdatabus[5]~125_combout\ & ((\my_counter|count[3][5]~q\))) # (!\bus1|c2_rdatabus[5]~125_combout\ & (\my_counter|count[1][5]~q\)))) # (!\my_counter|read_addr\(0) & 
-- (((\bus1|c2_rdatabus[5]~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|read_addr\(0),
	datab => \my_counter|count[1][5]~q\,
	datac => \bus1|c2_rdatabus[5]~125_combout\,
	datad => \my_counter|count[3][5]~q\,
	combout => \bus1|c2_rdatabus[5]~126_combout\);

-- Location: FF_X56_Y30_N21
\my_dma|wstart_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[5]~5_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|wstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstart_reg\(5));

-- Location: LCCOMB_X55_Y28_N22
\bus1|c2_rdatabus[5]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[5]~119_combout\ = (\my_dma|ck_S4_ADDRBUS\(1) & ((\my_dma|ck_S4_ADDRBUS\(0) & ((\my_dma|rstart_reg\(5)))) # (!\my_dma|ck_S4_ADDRBUS\(0) & (\my_dma|rstep_reg\(5))))) # (!\my_dma|ck_S4_ADDRBUS\(1) & (((!\my_dma|ck_S4_ADDRBUS\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|rstep_reg\(5),
	datab => \my_dma|ck_S4_ADDRBUS\(1),
	datac => \my_dma|rstart_reg\(5),
	datad => \my_dma|ck_S4_ADDRBUS\(0),
	combout => \bus1|c2_rdatabus[5]~119_combout\);

-- Location: LCCOMB_X56_Y30_N30
\bus1|c2_rdatabus[5]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[5]~120_combout\ = (\my_dma|ck_S4_ADDRBUS\(1) & (((\bus1|c2_rdatabus[5]~119_combout\)))) # (!\my_dma|ck_S4_ADDRBUS\(1) & ((\bus1|c2_rdatabus[5]~119_combout\ & ((\my_dma|wstep_reg\(5)))) # (!\bus1|c2_rdatabus[5]~119_combout\ & 
-- (\my_dma|wstart_reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|ck_S4_ADDRBUS\(1),
	datab => \my_dma|wstart_reg\(5),
	datac => \my_dma|wstep_reg\(5),
	datad => \bus1|c2_rdatabus[5]~119_combout\,
	combout => \bus1|c2_rdatabus[5]~120_combout\);

-- Location: LCCOMB_X57_Y31_N16
\bus1|c2_rdatabus[5]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[5]~121_combout\ = (\my_dma|ck_S4_ADDRBUS\(0) & (!\bus1|c2_rdatabus[21]~8_combout\ & \my_dma|raddr_reg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|ck_S4_ADDRBUS\(0),
	datab => \bus1|c2_rdatabus[21]~8_combout\,
	datad => \my_dma|raddr_reg\(5),
	combout => \bus1|c2_rdatabus[5]~121_combout\);

-- Location: LCCOMB_X63_Y33_N18
\bus1|c2_rdatabus[5]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[5]~122_combout\ = (\bus1|c2_rdatabus[0]~10_combout\ & (\bus1|c1_wdatabus[5]~6_combout\ & \bus2|S2_WDATABUS[3]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[0]~10_combout\,
	datab => \bus1|c1_wdatabus[5]~6_combout\,
	datad => \bus2|S2_WDATABUS[3]~1_combout\,
	combout => \bus1|c2_rdatabus[5]~122_combout\);

-- Location: LCCOMB_X63_Y33_N24
\bus1|c2_rdatabus[5]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[5]~123_combout\ = (\bus1|c2_rdatabus[21]~5_combout\ & ((\bus1|c2_rdatabus[21]~6_combout\ & ((\bus1|c2_rdatabus[5]~122_combout\))) # (!\bus1|c2_rdatabus[21]~6_combout\ & (\bus1|c2_rdatabus[5]~121_combout\)))) # 
-- (!\bus1|c2_rdatabus[21]~5_combout\ & (\bus1|c2_rdatabus[21]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~5_combout\,
	datab => \bus1|c2_rdatabus[21]~6_combout\,
	datac => \bus1|c2_rdatabus[5]~121_combout\,
	datad => \bus1|c2_rdatabus[5]~122_combout\,
	combout => \bus1|c2_rdatabus[5]~123_combout\);

-- Location: LCCOMB_X63_Y33_N2
\bus1|c2_rdatabus[5]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[5]~124_combout\ = (\bus1|c2_rdatabus[21]~7_combout\ & ((\bus1|c2_rdatabus[5]~123_combout\ & (\bus1|c2_rdatabus[5]~120_combout\)) # (!\bus1|c2_rdatabus[5]~123_combout\ & ((\my_dma|count_reg\(5)))))) # (!\bus1|c2_rdatabus[21]~7_combout\ & 
-- (((\bus1|c2_rdatabus[5]~123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[5]~120_combout\,
	datab => \my_dma|count_reg\(5),
	datac => \bus1|c2_rdatabus[21]~7_combout\,
	datad => \bus1|c2_rdatabus[5]~123_combout\,
	combout => \bus1|c2_rdatabus[5]~124_combout\);

-- Location: LCCOMB_X63_Y33_N20
\bus1|c2_rdatabus[5]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[5]~127_combout\ = (\bus1|c2_rdatabus[5]~126_combout\ & ((\bus1|c2_rdatabus[21]~1_combout\) # ((\bus1|c2_rdatabus[0]~14_combout\ & \bus1|c2_rdatabus[5]~124_combout\)))) # (!\bus1|c2_rdatabus[5]~126_combout\ & 
-- (\bus1|c2_rdatabus[0]~14_combout\ & ((\bus1|c2_rdatabus[5]~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[5]~126_combout\,
	datab => \bus1|c2_rdatabus[0]~14_combout\,
	datac => \bus1|c2_rdatabus[21]~1_combout\,
	datad => \bus1|c2_rdatabus[5]~124_combout\,
	combout => \bus1|c2_rdatabus[5]~127_combout\);

-- Location: LCCOMB_X59_Y33_N30
\bus1|M2_RDATABUS[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|M2_RDATABUS[5]~6_combout\ = (\bus1|M2_RDATABUS[3]~0_combout\ & ((\bus1|c2_rdatabus[5]~118_combout\) # (\bus1|c2_rdatabus[5]~127_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[5]~118_combout\,
	datab => \bus1|M2_RDATABUS[3]~0_combout\,
	datad => \bus1|c2_rdatabus[5]~127_combout\,
	combout => \bus1|M2_RDATABUS[5]~6_combout\);

-- Location: FF_X59_Y33_N31
\my_dma|data_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus1|M2_RDATABUS[5]~6_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|DMA_RFile~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|data_reg\(5));

-- Location: LCCOMB_X59_Y33_N20
\bus1|c1_wdatabus[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_wdatabus[5]~6_combout\ = (\uut|instr_decode|Equal15~1_combout\ & ((\uut|register_file|Mux58~9_combout\) # ((\bus1|c1_wdatabus[31]~0_combout\ & \my_dma|data_reg\(5))))) # (!\uut|instr_decode|Equal15~1_combout\ & (\bus1|c1_wdatabus[31]~0_combout\ & 
-- (\my_dma|data_reg\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|Equal15~1_combout\,
	datab => \bus1|c1_wdatabus[31]~0_combout\,
	datac => \my_dma|data_reg\(5),
	datad => \uut|register_file|Mux58~9_combout\,
	combout => \bus1|c1_wdatabus[5]~6_combout\);

-- Location: LCCOMB_X56_Y30_N8
\bus1|S4_WDATABUS[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S4_WDATABUS[5]~5_combout\ = (\bus1|c1_op.master.default~0_combout\ & (\bus1|c1_wdatabus[5]~6_combout\ & \bus1|c1_op~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c1_op.master.default~0_combout\,
	datac => \bus1|c1_wdatabus[5]~6_combout\,
	datad => \bus1|c1_op~9_combout\,
	combout => \bus1|S4_WDATABUS[5]~5_combout\);

-- Location: FF_X56_Y30_N31
\my_dma|wstep_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[5]~5_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|wstep_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstep_reg\(5));

-- Location: LCCOMB_X54_Y30_N12
\my_dma|waddr_reg[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|waddr_reg[5]~feeder_combout\ = \my_dma|waddr_reg[5]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_dma|waddr_reg[5]~26_combout\,
	combout => \my_dma|waddr_reg[5]~feeder_combout\);

-- Location: FF_X54_Y30_N13
\my_dma|waddr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|waddr_reg[5]~feeder_combout\,
	asdata => \my_dma|wstart_reg\(5),
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|waddr_reg\(5));

-- Location: LCCOMB_X54_Y30_N26
\my_dma|Selector73~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|Selector73~0_combout\ = (\my_dma|DMA_State.dma_waddr~q\ & (\my_dma|waddr_reg\(5))) # (!\my_dma|DMA_State.dma_waddr~q\ & ((\my_dma|raddr_reg\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|waddr_reg\(5),
	datab => \my_dma|raddr_reg\(5),
	datad => \my_dma|DMA_State.dma_waddr~q\,
	combout => \my_dma|Selector73~0_combout\);

-- Location: LCCOMB_X53_Y30_N8
\my_dma|M2_ADDRBUS[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|M2_ADDRBUS\(5) = (GLOBAL(\my_dma|M2_ADDRBUS~0clkctrl_outclk\) & ((\my_dma|M2_ADDRBUS\(5)))) # (!GLOBAL(\my_dma|M2_ADDRBUS~0clkctrl_outclk\) & (\my_dma|Selector73~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_dma|Selector73~0_combout\,
	datac => \my_dma|M2_ADDRBUS\(5),
	datad => \my_dma|M2_ADDRBUS~0clkctrl_outclk\,
	combout => \my_dma|M2_ADDRBUS\(5));

-- Location: LCCOMB_X60_Y27_N8
\bus1|c1_addrbus[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_addrbus[5]~11_combout\ = (\uut|pc_calculation|Add0~2_combout\ & (((\uut|memory_logic|Add0~10_combout\)))) # (!\uut|pc_calculation|Add0~2_combout\ & (\my_dma|M2_ADDRBUS\(5) & (\bus1|c1_op.master.m2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|M2_ADDRBUS\(5),
	datab => \bus1|c1_op.master.m2~0_combout\,
	datac => \uut|memory_logic|Add0~10_combout\,
	datad => \uut|pc_calculation|Add0~2_combout\,
	combout => \bus1|c1_addrbus[5]~11_combout\);

-- Location: LCCOMB_X60_Y27_N12
\bus1|c1_addrbus[5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_addrbus[5]~23_combout\ = (\bus1|c1_addrbus~2_combout\ & \bus1|c1_addrbus[5]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_addrbus~2_combout\,
	datac => \bus1|c1_addrbus[5]~11_combout\,
	combout => \bus1|c1_addrbus[5]~23_combout\);

-- Location: LCCOMB_X61_Y27_N6
\bus1|S1_ADDRBUS[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S1_ADDRBUS[5]~5_combout\ = (\bus1|process_1~3_combout\ & (\bus1|c1_op.master.default~0_combout\ & (!\bus1|c1_addrbus[13]~6_combout\ & \bus1|c1_addrbus[5]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|process_1~3_combout\,
	datab => \bus1|c1_op.master.default~0_combout\,
	datac => \bus1|c1_addrbus[13]~6_combout\,
	datad => \bus1|c1_addrbus[5]~23_combout\,
	combout => \bus1|S1_ADDRBUS[5]~5_combout\);

-- Location: M9K_X51_Y26_N0
\DRAM|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F73600000000000000000000000000000000000000000000000000000000000318C6",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/hgarg/Downloads/ass4_evgeny/dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "altsyncram:DRAM|altsyncram_2f04:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \bus1|S1_MW~combout\,
	portare => \bus1|S1_MR~combout\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \DRAM|auto_generated|_~0_combout\,
	portadatain => \DRAM|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \DRAM|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DRAM|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y30_N12
\bus1|c2_rdatabus[13]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[13]~38_combout\ = (!\bus1|c2_rdatabus[21]~1_combout\ & (\bus1|c2_op.op.read~q\ & (\bus1|c2_op.slave.s1~q\ & \DRAM|auto_generated|ram_block1a13~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~1_combout\,
	datab => \bus1|c2_op.op.read~q\,
	datac => \bus1|c2_op.slave.s1~q\,
	datad => \DRAM|auto_generated|ram_block1a13~portadataout\,
	combout => \bus1|c2_rdatabus[13]~38_combout\);

-- Location: LCCOMB_X70_Y32_N4
\uut|Pipe_mul_out[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|Pipe_mul_out[13]~feeder_combout\ = \uut|mult|Mult0|auto_generated|w569w\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|mult|Mult0|auto_generated|w569w\(13),
	combout => \uut|Pipe_mul_out[13]~feeder_combout\);

-- Location: FF_X70_Y32_N5
\uut|Pipe_mul_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|Pipe_mul_out[13]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_mul_out\(13));

-- Location: LCCOMB_X68_Y34_N4
\uut|alu1|result[13]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[13]~96_combout\ = (\uut|alu1|ShiftLeft0~46_combout\ & ((\uut|instr_decode|Equal5~0_combout\) # ((\uut|alu1|ShiftRight1~34_combout\ & \uut|Pipe_alu_out[3]~5_combout\)))) # (!\uut|alu1|ShiftLeft0~46_combout\ & 
-- (\uut|alu1|ShiftRight1~34_combout\ & ((\uut|Pipe_alu_out[3]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftLeft0~46_combout\,
	datab => \uut|alu1|ShiftRight1~34_combout\,
	datac => \uut|instr_decode|Equal5~0_combout\,
	datad => \uut|Pipe_alu_out[3]~5_combout\,
	combout => \uut|alu1|result[13]~96_combout\);

-- Location: LCCOMB_X68_Y36_N28
\uut|alu1|ShiftRight1~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~31_combout\ = (\uut|alu_in2[0]~58_combout\ & (\uut|alu1|ShiftRight0~18_combout\)) # (!\uut|alu_in2[0]~58_combout\ & ((\uut|alu1|ShiftRight1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu_in2[0]~58_combout\,
	datac => \uut|alu1|ShiftRight0~18_combout\,
	datad => \uut|alu1|ShiftRight1~5_combout\,
	combout => \uut|alu1|ShiftRight1~31_combout\);

-- Location: LCCOMB_X70_Y35_N12
\uut|alu1|result[13]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[13]~94_combout\ = (\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftRight1~30_combout\)) # (!\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftRight1~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu_in2[2]~60_combout\,
	datac => \uut|alu1|ShiftRight1~30_combout\,
	datad => \uut|alu1|ShiftRight1~31_combout\,
	combout => \uut|alu1|result[13]~94_combout\);

-- Location: LCCOMB_X68_Y34_N14
\uut|alu1|result[13]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[13]~95_combout\ = (\uut|Pipe_alu_out[4]~8_combout\ & ((\uut|alu1|result[13]~93_combout\) # ((\uut|alu1|result[13]~94_combout\ & !\uut|Pipe_alu_out[4]~9_combout\)))) # (!\uut|Pipe_alu_out[4]~8_combout\ & (((\uut|alu1|result[13]~94_combout\ 
-- & !\uut|Pipe_alu_out[4]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[4]~8_combout\,
	datab => \uut|alu1|result[13]~93_combout\,
	datac => \uut|alu1|result[13]~94_combout\,
	datad => \uut|Pipe_alu_out[4]~9_combout\,
	combout => \uut|alu1|result[13]~95_combout\);

-- Location: LCCOMB_X67_Y38_N12
\uut|alu1|result[13]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[13]~99_combout\ = (\uut|instr_decode|alu_op.alu_or~1_combout\ & ((\uut|register_file|Mux18~9_combout\) # ((\uut|alu_in2[13]~50_combout\)))) # (!\uut|instr_decode|alu_op.alu_or~1_combout\ & (\uut|register_file|Mux18~9_combout\ & 
-- (\uut|instr_decode|alu_op.alu_and~1_combout\ & \uut|alu_in2[13]~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|alu_op.alu_or~1_combout\,
	datab => \uut|register_file|Mux18~9_combout\,
	datac => \uut|instr_decode|alu_op.alu_and~1_combout\,
	datad => \uut|alu_in2[13]~50_combout\,
	combout => \uut|alu1|result[13]~99_combout\);

-- Location: LCCOMB_X67_Y38_N8
\uut|alu1|result[13]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[13]~97_combout\ = (\uut|alu_in2[4]~62_combout\ & (\uut|instr_decode|Equal7~0_combout\ & (\uut|alu1|ShiftRight0~23_combout\ & \uut|alu1|ShiftLeft0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[4]~62_combout\,
	datab => \uut|instr_decode|Equal7~0_combout\,
	datac => \uut|alu1|ShiftRight0~23_combout\,
	datad => \uut|alu1|ShiftLeft0~12_combout\,
	combout => \uut|alu1|result[13]~97_combout\);

-- Location: LCCOMB_X67_Y38_N18
\uut|alu1|result[13]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[13]~98_combout\ = (\uut|instr_decode|alu_op.alu_add~3_combout\ & ((\uut|alu1|Add0~26_combout\) # ((\uut|instr_decode|Equal1~1_combout\ & \uut|alu1|Add1~26_combout\)))) # (!\uut|instr_decode|alu_op.alu_add~3_combout\ & 
-- (\uut|instr_decode|Equal1~1_combout\ & (\uut|alu1|Add1~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|alu_op.alu_add~3_combout\,
	datab => \uut|instr_decode|Equal1~1_combout\,
	datac => \uut|alu1|Add1~26_combout\,
	datad => \uut|alu1|Add0~26_combout\,
	combout => \uut|alu1|result[13]~98_combout\);

-- Location: LCCOMB_X67_Y38_N14
\uut|alu1|result[13]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[13]~100_combout\ = (\uut|alu1|result[13]~99_combout\) # ((\uut|alu1|result[13]~97_combout\) # ((\uut|alu1|result[3]~70_combout\) # (\uut|alu1|result[13]~98_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[13]~99_combout\,
	datab => \uut|alu1|result[13]~97_combout\,
	datac => \uut|alu1|result[3]~70_combout\,
	datad => \uut|alu1|result[13]~98_combout\,
	combout => \uut|alu1|result[13]~100_combout\);

-- Location: LCCOMB_X68_Y34_N8
\uut|alu1|result[13]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[13]~101_combout\ = (!\uut|Pipe_alu_out[4]~7_combout\ & ((\uut|alu1|result[13]~96_combout\) # ((\uut|alu1|result[13]~95_combout\) # (\uut|alu1|result[13]~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[4]~7_combout\,
	datab => \uut|alu1|result[13]~96_combout\,
	datac => \uut|alu1|result[13]~95_combout\,
	datad => \uut|alu1|result[13]~100_combout\,
	combout => \uut|alu1|result[13]~101_combout\);

-- Location: FF_X68_Y34_N9
\uut|Pipe_alu_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|alu1|result[13]~101_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_alu_out\(13));

-- Location: LCCOMB_X69_Y32_N4
\uut|rf_in1[13]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[13]~11_combout\ = (\uut|Pipe_mul_out\(13) & ((\uut|rf_in1[0]~2_combout\) # ((!\uut|Pipe_wb_sel.wb_alu~q\ & \uut|Pipe_alu_out\(13))))) # (!\uut|Pipe_mul_out\(13) & (!\uut|Pipe_wb_sel.wb_alu~q\ & (\uut|Pipe_alu_out\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_mul_out\(13),
	datab => \uut|Pipe_wb_sel.wb_alu~q\,
	datac => \uut|Pipe_alu_out\(13),
	datad => \uut|rf_in1[0]~2_combout\,
	combout => \uut|rf_in1[13]~11_combout\);

-- Location: LCCOMB_X63_Y23_N4
\bus1|c2_rdatabus[13]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[13]~45_combout\ = (\my_counter|read_addr\(0) & (\my_counter|read_addr\(1))) # (!\my_counter|read_addr\(0) & ((\my_counter|read_addr\(1) & ((\my_counter|count[2][13]~q\))) # (!\my_counter|read_addr\(1) & (\my_counter|count[0][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|read_addr\(0),
	datab => \my_counter|read_addr\(1),
	datac => \my_counter|count[0][13]~q\,
	datad => \my_counter|count[2][13]~q\,
	combout => \bus1|c2_rdatabus[13]~45_combout\);

-- Location: LCCOMB_X58_Y30_N4
\bus1|c2_rdatabus[13]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[13]~46_combout\ = (\my_counter|read_addr\(0) & ((\bus1|c2_rdatabus[13]~45_combout\ & ((\my_counter|count[3][13]~q\))) # (!\bus1|c2_rdatabus[13]~45_combout\ & (\my_counter|count[1][13]~q\)))) # (!\my_counter|read_addr\(0) & 
-- (((\bus1|c2_rdatabus[13]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[1][13]~q\,
	datab => \my_counter|read_addr\(0),
	datac => \my_counter|count[3][13]~q\,
	datad => \bus1|c2_rdatabus[13]~45_combout\,
	combout => \bus1|c2_rdatabus[13]~46_combout\);

-- Location: LCCOMB_X58_Y29_N16
\my_dma|wstart_reg[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|wstart_reg[13]~feeder_combout\ = \bus1|S4_WDATABUS[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|S4_WDATABUS[13]~13_combout\,
	combout => \my_dma|wstart_reg[13]~feeder_combout\);

-- Location: FF_X58_Y29_N17
\my_dma|wstart_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|wstart_reg[13]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|wstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstart_reg\(13));

-- Location: FF_X58_Y29_N11
\my_dma|wstep_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[13]~13_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|wstep_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstep_reg\(13));

-- Location: FF_X55_Y26_N9
\my_dma|rstart_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[13]~13_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|rstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstart_reg\(13));

-- Location: LCCOMB_X55_Y26_N8
\bus1|c2_rdatabus[13]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[13]~39_combout\ = (\my_dma|ck_S4_ADDRBUS\(0) & (((\my_dma|rstart_reg\(13) & \my_dma|ck_S4_ADDRBUS\(1))))) # (!\my_dma|ck_S4_ADDRBUS\(0) & ((\my_dma|rstep_reg\(13)) # ((!\my_dma|ck_S4_ADDRBUS\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|ck_S4_ADDRBUS\(0),
	datab => \my_dma|rstep_reg\(13),
	datac => \my_dma|rstart_reg\(13),
	datad => \my_dma|ck_S4_ADDRBUS\(1),
	combout => \bus1|c2_rdatabus[13]~39_combout\);

-- Location: LCCOMB_X58_Y29_N10
\bus1|c2_rdatabus[13]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[13]~40_combout\ = (\my_dma|ck_S4_ADDRBUS\(1) & (((\bus1|c2_rdatabus[13]~39_combout\)))) # (!\my_dma|ck_S4_ADDRBUS\(1) & ((\bus1|c2_rdatabus[13]~39_combout\ & ((\my_dma|wstep_reg\(13)))) # (!\bus1|c2_rdatabus[13]~39_combout\ & 
-- (\my_dma|wstart_reg\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|ck_S4_ADDRBUS\(1),
	datab => \my_dma|wstart_reg\(13),
	datac => \my_dma|wstep_reg\(13),
	datad => \bus1|c2_rdatabus[13]~39_combout\,
	combout => \bus1|c2_rdatabus[13]~40_combout\);

-- Location: LCCOMB_X58_Y30_N12
\bus1|c2_rdatabus[13]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[13]~41_combout\ = (!\bus1|c2_rdatabus[21]~8_combout\ & (\my_dma|raddr_reg\(13) & \my_dma|ck_S4_ADDRBUS\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~8_combout\,
	datab => \my_dma|raddr_reg\(13),
	datad => \my_dma|ck_S4_ADDRBUS\(0),
	combout => \bus1|c2_rdatabus[13]~41_combout\);

-- Location: LCCOMB_X58_Y30_N10
\bus1|c2_rdatabus[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[13]~42_combout\ = (\bus1|c2_rdatabus[0]~10_combout\ & (\bus1|c1_wdatabus[13]~14_combout\ & \bus2|S2_WDATABUS[3]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c2_rdatabus[0]~10_combout\,
	datac => \bus1|c1_wdatabus[13]~14_combout\,
	datad => \bus2|S2_WDATABUS[3]~1_combout\,
	combout => \bus1|c2_rdatabus[13]~42_combout\);

-- Location: LCCOMB_X58_Y30_N16
\bus1|c2_rdatabus[13]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[13]~43_combout\ = (\bus1|c2_rdatabus[21]~6_combout\ & (((\bus1|c2_rdatabus[13]~42_combout\) # (!\bus1|c2_rdatabus[21]~5_combout\)))) # (!\bus1|c2_rdatabus[21]~6_combout\ & (\bus1|c2_rdatabus[13]~41_combout\ & 
-- (\bus1|c2_rdatabus[21]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[13]~41_combout\,
	datab => \bus1|c2_rdatabus[21]~6_combout\,
	datac => \bus1|c2_rdatabus[21]~5_combout\,
	datad => \bus1|c2_rdatabus[13]~42_combout\,
	combout => \bus1|c2_rdatabus[13]~43_combout\);

-- Location: LCCOMB_X58_Y30_N18
\bus1|c2_rdatabus[13]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[13]~44_combout\ = (\bus1|c2_rdatabus[21]~7_combout\ & ((\bus1|c2_rdatabus[13]~43_combout\ & ((\bus1|c2_rdatabus[13]~40_combout\))) # (!\bus1|c2_rdatabus[13]~43_combout\ & (\my_dma|count_reg\(13))))) # (!\bus1|c2_rdatabus[21]~7_combout\ & 
-- (((\bus1|c2_rdatabus[13]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~7_combout\,
	datab => \my_dma|count_reg\(13),
	datac => \bus1|c2_rdatabus[13]~40_combout\,
	datad => \bus1|c2_rdatabus[13]~43_combout\,
	combout => \bus1|c2_rdatabus[13]~44_combout\);

-- Location: LCCOMB_X58_Y30_N2
\bus1|c2_rdatabus[13]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[13]~47_combout\ = (\bus1|c2_rdatabus[21]~1_combout\ & ((\bus1|c2_rdatabus[13]~46_combout\) # ((\bus1|c2_rdatabus[0]~14_combout\ & \bus1|c2_rdatabus[13]~44_combout\)))) # (!\bus1|c2_rdatabus[21]~1_combout\ & 
-- (\bus1|c2_rdatabus[0]~14_combout\ & ((\bus1|c2_rdatabus[13]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~1_combout\,
	datab => \bus1|c2_rdatabus[0]~14_combout\,
	datac => \bus1|c2_rdatabus[13]~46_combout\,
	datad => \bus1|c2_rdatabus[13]~44_combout\,
	combout => \bus1|c2_rdatabus[13]~47_combout\);

-- Location: LCCOMB_X58_Y30_N8
\uut|rf_in1[13]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[13]~12_combout\ = (\uut|rf_in1[13]~11_combout\) # ((\uut|rf_in1[0]~5_combout\ & ((\bus1|c2_rdatabus[13]~38_combout\) # (\bus1|c2_rdatabus[13]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[13]~38_combout\,
	datab => \uut|rf_in1[0]~5_combout\,
	datac => \uut|rf_in1[13]~11_combout\,
	datad => \bus1|c2_rdatabus[13]~47_combout\,
	combout => \uut|rf_in1[13]~12_combout\);

-- Location: FF_X58_Y30_N13
\uut|register_file|reg_out[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[13]~12_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[3][13]~q\);

-- Location: FF_X66_Y30_N15
\uut|register_file|reg_out[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[13]~12_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[2][13]~q\);

-- Location: FF_X65_Y30_N31
\uut|register_file|reg_out[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[13]~12_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[6][13]~q\);

-- Location: LCCOMB_X58_Y30_N6
\uut|register_file|reg_out[7][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[7][13]~feeder_combout\ = \uut|rf_in1[13]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[13]~12_combout\,
	combout => \uut|register_file|reg_out[7][13]~feeder_combout\);

-- Location: FF_X58_Y30_N7
\uut|register_file|reg_out[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[7][13]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[7][13]~q\);

-- Location: LCCOMB_X65_Y26_N0
\uut|register_file|reg_out[4][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[4][13]~feeder_combout\ = \uut|rf_in1[13]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[13]~12_combout\,
	combout => \uut|register_file|reg_out[4][13]~feeder_combout\);

-- Location: FF_X65_Y26_N1
\uut|register_file|reg_out[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[4][13]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[4][13]~q\);

-- Location: FF_X66_Y26_N13
\uut|register_file|reg_out[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[13]~12_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[5][13]~q\);

-- Location: LCCOMB_X65_Y30_N28
\uut|register_file|Mux18~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux18~5_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|instr_decode|rs1[0]~3_combout\)))) # (!\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|reg_out[5][13]~q\))) # 
-- (!\uut|instr_decode|rs1[0]~3_combout\ & (\uut|register_file|reg_out[4][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[4][13]~q\,
	datab => \uut|instr_decode|rs1[1]~2_combout\,
	datac => \uut|register_file|reg_out[5][13]~q\,
	datad => \uut|instr_decode|rs1[0]~3_combout\,
	combout => \uut|register_file|Mux18~5_combout\);

-- Location: LCCOMB_X65_Y30_N14
\uut|register_file|Mux18~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux18~6_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|Mux18~5_combout\ & ((\uut|register_file|reg_out[7][13]~q\))) # (!\uut|register_file|Mux18~5_combout\ & (\uut|register_file|reg_out[6][13]~q\)))) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|register_file|Mux18~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[6][13]~q\,
	datab => \uut|instr_decode|rs1[1]~2_combout\,
	datac => \uut|register_file|reg_out[7][13]~q\,
	datad => \uut|register_file|Mux18~5_combout\,
	combout => \uut|register_file|Mux18~6_combout\);

-- Location: FF_X65_Y30_N13
\uut|register_file|reg_out[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[13]~12_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[1][13]~q\);

-- Location: LCCOMB_X65_Y30_N12
\uut|register_file|Mux18~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux18~7_combout\ = (\uut|register_file|Mux29~4_combout\ & ((\uut|register_file|Mux29~5_combout\ & (\uut|register_file|Mux18~6_combout\)) # (!\uut|register_file|Mux29~5_combout\ & ((\uut|register_file|reg_out[1][13]~q\))))) # 
-- (!\uut|register_file|Mux29~4_combout\ & (((\uut|register_file|Mux29~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux29~4_combout\,
	datab => \uut|register_file|Mux18~6_combout\,
	datac => \uut|register_file|reg_out[1][13]~q\,
	datad => \uut|register_file|Mux29~5_combout\,
	combout => \uut|register_file|Mux18~7_combout\);

-- Location: LCCOMB_X66_Y30_N14
\uut|register_file|Mux18~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux18~8_combout\ = (\uut|register_file|Mux29~16_combout\ & ((\uut|register_file|Mux18~7_combout\ & (\uut|register_file|reg_out[3][13]~q\)) # (!\uut|register_file|Mux18~7_combout\ & ((\uut|register_file|reg_out[2][13]~q\))))) # 
-- (!\uut|register_file|Mux29~16_combout\ & (((\uut|register_file|Mux18~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux29~16_combout\,
	datab => \uut|register_file|reg_out[3][13]~q\,
	datac => \uut|register_file|reg_out[2][13]~q\,
	datad => \uut|register_file|Mux18~7_combout\,
	combout => \uut|register_file|Mux18~8_combout\);

-- Location: LCCOMB_X58_Y32_N28
\uut|register_file|reg_out[10][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[10][13]~feeder_combout\ = \uut|rf_in1[13]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[13]~12_combout\,
	combout => \uut|register_file|reg_out[10][13]~feeder_combout\);

-- Location: FF_X58_Y32_N29
\uut|register_file|reg_out[10][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[10][13]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[10][13]~q\);

-- Location: FF_X61_Y29_N31
\uut|register_file|reg_out[8][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[13]~12_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[8][13]~q\);

-- Location: LCCOMB_X61_Y29_N30
\uut|register_file|Mux18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux18~2_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|instr_decode|rs1[1]~2_combout\ & (\uut|register_file|reg_out[10][13]~q\)) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|reg_out[8][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[10][13]~q\,
	datab => \uut|instr_decode|rs1[0]~3_combout\,
	datac => \uut|register_file|reg_out[8][13]~q\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux18~2_combout\);

-- Location: FF_X61_Y29_N25
\uut|register_file|reg_out[9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[13]~12_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[9][13]~q\);

-- Location: FF_X62_Y32_N17
\uut|register_file|reg_out[11][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[13]~12_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[11][13]~q\);

-- Location: LCCOMB_X61_Y29_N24
\uut|register_file|Mux18~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux18~3_combout\ = (\uut|register_file|Mux18~2_combout\ & (((\uut|register_file|reg_out[11][13]~q\)) # (!\uut|instr_decode|rs1[0]~3_combout\))) # (!\uut|register_file|Mux18~2_combout\ & (\uut|instr_decode|rs1[0]~3_combout\ & 
-- (\uut|register_file|reg_out[9][13]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux18~2_combout\,
	datab => \uut|instr_decode|rs1[0]~3_combout\,
	datac => \uut|register_file|reg_out[9][13]~q\,
	datad => \uut|register_file|reg_out[11][13]~q\,
	combout => \uut|register_file|Mux18~3_combout\);

-- Location: LCCOMB_X67_Y32_N0
\uut|register_file|reg_out[15][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[15][13]~feeder_combout\ = \uut|rf_in1[13]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[13]~12_combout\,
	combout => \uut|register_file|reg_out[15][13]~feeder_combout\);

-- Location: FF_X67_Y32_N1
\uut|register_file|reg_out[15][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[15][13]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[15][13]~q\);

-- Location: FF_X67_Y29_N19
\uut|register_file|reg_out[14][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[13]~12_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[14][13]~q\);

-- Location: LCCOMB_X68_Y29_N8
\uut|register_file|reg_out[13][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[13][13]~feeder_combout\ = \uut|rf_in1[13]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[13]~12_combout\,
	combout => \uut|register_file|reg_out[13][13]~feeder_combout\);

-- Location: FF_X68_Y29_N9
\uut|register_file|reg_out[13][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[13][13]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[13][13]~q\);

-- Location: FF_X68_Y29_N19
\uut|register_file|reg_out[12][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[13]~12_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[12][13]~q\);

-- Location: LCCOMB_X68_Y29_N18
\uut|register_file|Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux18~0_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|instr_decode|rs1[0]~3_combout\)))) # (!\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|instr_decode|rs1[0]~3_combout\ & (\uut|register_file|reg_out[13][13]~q\)) # 
-- (!\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|reg_out[12][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[1]~2_combout\,
	datab => \uut|register_file|reg_out[13][13]~q\,
	datac => \uut|register_file|reg_out[12][13]~q\,
	datad => \uut|instr_decode|rs1[0]~3_combout\,
	combout => \uut|register_file|Mux18~0_combout\);

-- Location: LCCOMB_X67_Y29_N18
\uut|register_file|Mux18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux18~1_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|Mux18~0_combout\ & (\uut|register_file|reg_out[15][13]~q\)) # (!\uut|register_file|Mux18~0_combout\ & ((\uut|register_file|reg_out[14][13]~q\))))) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|register_file|Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[1]~2_combout\,
	datab => \uut|register_file|reg_out[15][13]~q\,
	datac => \uut|register_file|reg_out[14][13]~q\,
	datad => \uut|register_file|Mux18~0_combout\,
	combout => \uut|register_file|Mux18~1_combout\);

-- Location: LCCOMB_X66_Y30_N12
\uut|register_file|Mux18~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux18~4_combout\ = (\uut|instr_decode|rs1[3]~1_combout\ & ((\uut|instr_decode|rs1[2]~4_combout\ & ((\uut|register_file|Mux18~1_combout\))) # (!\uut|instr_decode|rs1[2]~4_combout\ & (\uut|register_file|Mux18~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[2]~4_combout\,
	datab => \uut|register_file|Mux18~3_combout\,
	datac => \uut|instr_decode|rs1[3]~1_combout\,
	datad => \uut|register_file|Mux18~1_combout\,
	combout => \uut|register_file|Mux18~4_combout\);

-- Location: LCCOMB_X66_Y30_N0
\uut|register_file|Mux18~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux18~9_combout\ = (\uut|register_file|Mux18~4_combout\) # ((!\uut|instr_decode|rs1[3]~1_combout\ & \uut|register_file|Mux18~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|instr_decode|rs1[3]~1_combout\,
	datac => \uut|register_file|Mux18~8_combout\,
	datad => \uut|register_file|Mux18~4_combout\,
	combout => \uut|register_file|Mux18~9_combout\);

-- Location: LCCOMB_X72_Y32_N14
\uut|Pipe_mul_out[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|Pipe_mul_out[12]~feeder_combout\ = \uut|mult|Mult0|auto_generated|w569w\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|mult|Mult0|auto_generated|w569w\(12),
	combout => \uut|Pipe_mul_out[12]~feeder_combout\);

-- Location: FF_X72_Y32_N15
\uut|Pipe_mul_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|Pipe_mul_out[12]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_mul_out\(12));

-- Location: LCCOMB_X68_Y34_N6
\uut|alu1|result[12]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[12]~105_combout\ = (\uut|alu1|ShiftLeft0~54_combout\ & ((\uut|instr_decode|Equal5~0_combout\) # ((\uut|alu1|ShiftRight1~35_combout\ & \uut|Pipe_alu_out[3]~5_combout\)))) # (!\uut|alu1|ShiftLeft0~54_combout\ & 
-- (\uut|alu1|ShiftRight1~35_combout\ & ((\uut|Pipe_alu_out[3]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftLeft0~54_combout\,
	datab => \uut|alu1|ShiftRight1~35_combout\,
	datac => \uut|instr_decode|Equal5~0_combout\,
	datad => \uut|Pipe_alu_out[3]~5_combout\,
	combout => \uut|alu1|result[12]~105_combout\);

-- Location: LCCOMB_X68_Y34_N28
\uut|alu1|result[12]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[12]~104_combout\ = (\uut|Pipe_alu_out[4]~8_combout\ & ((\uut|alu1|result[12]~102_combout\) # ((!\uut|Pipe_alu_out[4]~9_combout\ & \uut|alu1|result[4]~103_combout\)))) # (!\uut|Pipe_alu_out[4]~8_combout\ & (!\uut|Pipe_alu_out[4]~9_combout\ 
-- & (\uut|alu1|result[4]~103_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[4]~8_combout\,
	datab => \uut|Pipe_alu_out[4]~9_combout\,
	datac => \uut|alu1|result[4]~103_combout\,
	datad => \uut|alu1|result[12]~102_combout\,
	combout => \uut|alu1|result[12]~104_combout\);

-- Location: LCCOMB_X67_Y35_N0
\uut|alu1|result[12]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[12]~108_combout\ = (\uut|register_file|Mux19~9_combout\ & ((\uut|instr_decode|alu_op.alu_or~1_combout\) # ((\uut|instr_decode|alu_op.alu_and~1_combout\ & \uut|alu_in2[12]~51_combout\)))) # (!\uut|register_file|Mux19~9_combout\ & 
-- (((\uut|instr_decode|alu_op.alu_or~1_combout\ & \uut|alu_in2[12]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux19~9_combout\,
	datab => \uut|instr_decode|alu_op.alu_and~1_combout\,
	datac => \uut|instr_decode|alu_op.alu_or~1_combout\,
	datad => \uut|alu_in2[12]~51_combout\,
	combout => \uut|alu1|result[12]~108_combout\);

-- Location: LCCOMB_X67_Y35_N26
\uut|alu1|result[12]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[12]~107_combout\ = (\uut|instr_decode|alu_op.alu_add~3_combout\ & ((\uut|alu1|Add0~24_combout\) # ((\uut|instr_decode|Equal1~1_combout\ & \uut|alu1|Add1~24_combout\)))) # (!\uut|instr_decode|alu_op.alu_add~3_combout\ & 
-- (((\uut|instr_decode|Equal1~1_combout\ & \uut|alu1|Add1~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|alu_op.alu_add~3_combout\,
	datab => \uut|alu1|Add0~24_combout\,
	datac => \uut|instr_decode|Equal1~1_combout\,
	datad => \uut|alu1|Add1~24_combout\,
	combout => \uut|alu1|result[12]~107_combout\);

-- Location: LCCOMB_X67_Y35_N24
\uut|alu1|result[12]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[12]~106_combout\ = (\uut|alu_in2[4]~62_combout\ & (\uut|instr_decode|Equal7~0_combout\ & (\uut|alu1|ShiftLeft0~12_combout\ & \uut|alu1|ShiftRight0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[4]~62_combout\,
	datab => \uut|instr_decode|Equal7~0_combout\,
	datac => \uut|alu1|ShiftLeft0~12_combout\,
	datad => \uut|alu1|ShiftRight0~24_combout\,
	combout => \uut|alu1|result[12]~106_combout\);

-- Location: LCCOMB_X67_Y35_N30
\uut|alu1|result[12]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[12]~109_combout\ = (\uut|alu1|result[3]~70_combout\) # ((\uut|alu1|result[12]~108_combout\) # ((\uut|alu1|result[12]~107_combout\) # (\uut|alu1|result[12]~106_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[3]~70_combout\,
	datab => \uut|alu1|result[12]~108_combout\,
	datac => \uut|alu1|result[12]~107_combout\,
	datad => \uut|alu1|result[12]~106_combout\,
	combout => \uut|alu1|result[12]~109_combout\);

-- Location: LCCOMB_X68_Y34_N26
\uut|alu1|result[12]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[12]~110_combout\ = (!\uut|Pipe_alu_out[4]~7_combout\ & ((\uut|alu1|result[12]~105_combout\) # ((\uut|alu1|result[12]~104_combout\) # (\uut|alu1|result[12]~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[12]~105_combout\,
	datab => \uut|alu1|result[12]~104_combout\,
	datac => \uut|Pipe_alu_out[4]~7_combout\,
	datad => \uut|alu1|result[12]~109_combout\,
	combout => \uut|alu1|result[12]~110_combout\);

-- Location: FF_X68_Y34_N27
\uut|Pipe_alu_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|alu1|result[12]~110_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_alu_out\(12));

-- Location: LCCOMB_X68_Y32_N28
\uut|rf_in1[12]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[12]~13_combout\ = (\uut|Pipe_mul_out\(12) & ((\uut|rf_in1[0]~2_combout\) # ((\uut|Pipe_alu_out\(12) & !\uut|Pipe_wb_sel.wb_alu~q\)))) # (!\uut|Pipe_mul_out\(12) & (\uut|Pipe_alu_out\(12) & (!\uut|Pipe_wb_sel.wb_alu~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_mul_out\(12),
	datab => \uut|Pipe_alu_out\(12),
	datac => \uut|Pipe_wb_sel.wb_alu~q\,
	datad => \uut|rf_in1[0]~2_combout\,
	combout => \uut|rf_in1[12]~13_combout\);

-- Location: LCCOMB_X63_Y22_N28
\bus1|c2_rdatabus[12]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[12]~55_combout\ = (\my_counter|read_addr\(0) & (((\my_counter|read_addr\(1)) # (\my_counter|count[1][12]~q\)))) # (!\my_counter|read_addr\(0) & (\my_counter|count[0][12]~q\ & (!\my_counter|read_addr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|read_addr\(0),
	datab => \my_counter|count[0][12]~q\,
	datac => \my_counter|read_addr\(1),
	datad => \my_counter|count[1][12]~q\,
	combout => \bus1|c2_rdatabus[12]~55_combout\);

-- Location: LCCOMB_X63_Y21_N8
\bus1|c2_rdatabus[12]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[12]~56_combout\ = (\my_counter|read_addr\(1) & ((\bus1|c2_rdatabus[12]~55_combout\ & (\my_counter|count[3][12]~q\)) # (!\bus1|c2_rdatabus[12]~55_combout\ & ((\my_counter|count[2][12]~q\))))) # (!\my_counter|read_addr\(1) & 
-- (\bus1|c2_rdatabus[12]~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|read_addr\(1),
	datab => \bus1|c2_rdatabus[12]~55_combout\,
	datac => \my_counter|count[3][12]~q\,
	datad => \my_counter|count[2][12]~q\,
	combout => \bus1|c2_rdatabus[12]~56_combout\);

-- Location: FF_X56_Y27_N5
\my_dma|wstart_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[12]~12_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|wstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstart_reg\(12));

-- Location: LCCOMB_X55_Y27_N8
\bus1|c2_rdatabus[12]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[12]~49_combout\ = (\my_dma|ck_S4_ADDRBUS\(1) & (((\my_dma|rstart_reg\(12) & \my_dma|ck_S4_ADDRBUS\(0))))) # (!\my_dma|ck_S4_ADDRBUS\(1) & ((\my_dma|wstart_reg\(12)) # ((!\my_dma|ck_S4_ADDRBUS\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|wstart_reg\(12),
	datab => \my_dma|ck_S4_ADDRBUS\(1),
	datac => \my_dma|rstart_reg\(12),
	datad => \my_dma|ck_S4_ADDRBUS\(0),
	combout => \bus1|c2_rdatabus[12]~49_combout\);

-- Location: LCCOMB_X56_Y27_N26
\bus1|c2_rdatabus[12]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[12]~50_combout\ = (\bus1|c2_rdatabus[12]~49_combout\ & (((\my_dma|wstep_reg\(12)) # (\my_dma|ck_S4_ADDRBUS\(0))))) # (!\bus1|c2_rdatabus[12]~49_combout\ & (\my_dma|rstep_reg\(12) & ((!\my_dma|ck_S4_ADDRBUS\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[12]~49_combout\,
	datab => \my_dma|rstep_reg\(12),
	datac => \my_dma|wstep_reg\(12),
	datad => \my_dma|ck_S4_ADDRBUS\(0),
	combout => \bus1|c2_rdatabus[12]~50_combout\);

-- Location: LCCOMB_X55_Y28_N4
\bus1|c2_rdatabus[12]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[12]~51_combout\ = (\my_dma|raddr_reg\(12) & (\my_dma|ck_S4_ADDRBUS\(0) & !\bus1|c2_rdatabus[21]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|raddr_reg\(12),
	datab => \my_dma|ck_S4_ADDRBUS\(0),
	datad => \bus1|c2_rdatabus[21]~8_combout\,
	combout => \bus1|c2_rdatabus[12]~51_combout\);

-- Location: LCCOMB_X60_Y28_N18
\bus1|c2_rdatabus[12]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[12]~52_combout\ = (\bus1|c2_rdatabus[0]~10_combout\ & (\bus1|c1_wdatabus[12]~13_combout\ & \bus2|S2_WDATABUS[3]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c2_rdatabus[0]~10_combout\,
	datac => \bus1|c1_wdatabus[12]~13_combout\,
	datad => \bus2|S2_WDATABUS[3]~1_combout\,
	combout => \bus1|c2_rdatabus[12]~52_combout\);

-- Location: LCCOMB_X60_Y28_N28
\bus1|c2_rdatabus[12]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[12]~53_combout\ = (\bus1|c2_rdatabus[21]~6_combout\ & (((\bus1|c2_rdatabus[12]~52_combout\) # (!\bus1|c2_rdatabus[21]~5_combout\)))) # (!\bus1|c2_rdatabus[21]~6_combout\ & (\bus1|c2_rdatabus[12]~51_combout\ & 
-- (\bus1|c2_rdatabus[21]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[12]~51_combout\,
	datab => \bus1|c2_rdatabus[21]~6_combout\,
	datac => \bus1|c2_rdatabus[21]~5_combout\,
	datad => \bus1|c2_rdatabus[12]~52_combout\,
	combout => \bus1|c2_rdatabus[12]~53_combout\);

-- Location: LCCOMB_X60_Y28_N6
\bus1|c2_rdatabus[12]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[12]~54_combout\ = (\bus1|c2_rdatabus[21]~7_combout\ & ((\bus1|c2_rdatabus[12]~53_combout\ & (\bus1|c2_rdatabus[12]~50_combout\)) # (!\bus1|c2_rdatabus[12]~53_combout\ & ((\my_dma|count_reg\(12)))))) # (!\bus1|c2_rdatabus[21]~7_combout\ & 
-- (((\bus1|c2_rdatabus[12]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[12]~50_combout\,
	datab => \my_dma|count_reg\(12),
	datac => \bus1|c2_rdatabus[21]~7_combout\,
	datad => \bus1|c2_rdatabus[12]~53_combout\,
	combout => \bus1|c2_rdatabus[12]~54_combout\);

-- Location: LCCOMB_X60_Y28_N20
\bus1|c2_rdatabus[12]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[12]~57_combout\ = (\bus1|c2_rdatabus[21]~1_combout\ & ((\bus1|c2_rdatabus[12]~56_combout\) # ((\bus1|c2_rdatabus[0]~14_combout\ & \bus1|c2_rdatabus[12]~54_combout\)))) # (!\bus1|c2_rdatabus[21]~1_combout\ & 
-- (\bus1|c2_rdatabus[0]~14_combout\ & ((\bus1|c2_rdatabus[12]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~1_combout\,
	datab => \bus1|c2_rdatabus[0]~14_combout\,
	datac => \bus1|c2_rdatabus[12]~56_combout\,
	datad => \bus1|c2_rdatabus[12]~54_combout\,
	combout => \bus1|c2_rdatabus[12]~57_combout\);

-- Location: LCCOMB_X60_Y28_N24
\uut|rf_in1[12]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[12]~14_combout\ = (\uut|rf_in1[12]~13_combout\) # ((\uut|rf_in1[0]~5_combout\ & ((\bus1|c2_rdatabus[12]~48_combout\) # (\bus1|c2_rdatabus[12]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|rf_in1[12]~13_combout\,
	datab => \uut|rf_in1[0]~5_combout\,
	datac => \bus1|c2_rdatabus[12]~48_combout\,
	datad => \bus1|c2_rdatabus[12]~57_combout\,
	combout => \uut|rf_in1[12]~14_combout\);

-- Location: LCCOMB_X65_Y32_N2
\uut|register_file|reg_out[15][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[15][12]~feeder_combout\ = \uut|rf_in1[12]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[12]~14_combout\,
	combout => \uut|register_file|reg_out[15][12]~feeder_combout\);

-- Location: FF_X65_Y32_N3
\uut|register_file|reg_out[15][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[15][12]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[15][12]~q\);

-- Location: LCCOMB_X68_Y29_N14
\uut|register_file|Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux19~0_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & (\uut|instr_decode|rs1[0]~3_combout\)) # (!\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|reg_out[13][12]~q\))) # 
-- (!\uut|instr_decode|rs1[0]~3_combout\ & (\uut|register_file|reg_out[12][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[1]~2_combout\,
	datab => \uut|instr_decode|rs1[0]~3_combout\,
	datac => \uut|register_file|reg_out[12][12]~q\,
	datad => \uut|register_file|reg_out[13][12]~q\,
	combout => \uut|register_file|Mux19~0_combout\);

-- Location: LCCOMB_X67_Y29_N4
\uut|register_file|Mux19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux19~1_combout\ = (\uut|register_file|Mux19~0_combout\ & ((\uut|register_file|reg_out[15][12]~q\) # ((!\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|register_file|Mux19~0_combout\ & (((\uut|register_file|reg_out[14][12]~q\ & 
-- \uut|instr_decode|rs1[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[15][12]~q\,
	datab => \uut|register_file|Mux19~0_combout\,
	datac => \uut|register_file|reg_out[14][12]~q\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux19~1_combout\);

-- Location: LCCOMB_X67_Y30_N16
\uut|register_file|Mux19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux19~2_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|register_file|reg_out[10][12]~q\) # (\uut|instr_decode|rs1[0]~3_combout\)))) # (!\uut|instr_decode|rs1[1]~2_combout\ & (\uut|register_file|reg_out[8][12]~q\ & 
-- ((!\uut|instr_decode|rs1[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[8][12]~q\,
	datab => \uut|instr_decode|rs1[1]~2_combout\,
	datac => \uut|register_file|reg_out[10][12]~q\,
	datad => \uut|instr_decode|rs1[0]~3_combout\,
	combout => \uut|register_file|Mux19~2_combout\);

-- Location: LCCOMB_X66_Y30_N30
\uut|register_file|Mux19~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux19~3_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|Mux19~2_combout\ & (\uut|register_file|reg_out[11][12]~q\)) # (!\uut|register_file|Mux19~2_combout\ & ((\uut|register_file|reg_out[9][12]~q\))))) # 
-- (!\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|register_file|Mux19~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[0]~3_combout\,
	datab => \uut|register_file|reg_out[11][12]~q\,
	datac => \uut|register_file|reg_out[9][12]~q\,
	datad => \uut|register_file|Mux19~2_combout\,
	combout => \uut|register_file|Mux19~3_combout\);

-- Location: LCCOMB_X66_Y30_N8
\uut|register_file|Mux19~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux19~4_combout\ = (\uut|instr_decode|rs1[3]~1_combout\ & ((\uut|instr_decode|rs1[2]~4_combout\ & (\uut|register_file|Mux19~1_combout\)) # (!\uut|instr_decode|rs1[2]~4_combout\ & ((\uut|register_file|Mux19~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux19~1_combout\,
	datab => \uut|instr_decode|rs1[3]~1_combout\,
	datac => \uut|register_file|Mux19~3_combout\,
	datad => \uut|instr_decode|rs1[2]~4_combout\,
	combout => \uut|register_file|Mux19~4_combout\);

-- Location: LCCOMB_X65_Y26_N14
\uut|register_file|Mux19~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux19~5_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|instr_decode|rs1[1]~2_combout\ & (\uut|register_file|reg_out[6][12]~q\)) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|reg_out[4][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[0]~3_combout\,
	datab => \uut|register_file|reg_out[6][12]~q\,
	datac => \uut|register_file|reg_out[4][12]~q\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux19~5_combout\);

-- Location: LCCOMB_X66_Y30_N4
\uut|register_file|Mux19~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux19~6_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|Mux19~5_combout\ & ((\uut|register_file|reg_out[7][12]~q\))) # (!\uut|register_file|Mux19~5_combout\ & (\uut|register_file|reg_out[5][12]~q\)))) # 
-- (!\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|register_file|Mux19~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[0]~3_combout\,
	datab => \uut|register_file|reg_out[5][12]~q\,
	datac => \uut|register_file|reg_out[7][12]~q\,
	datad => \uut|register_file|Mux19~5_combout\,
	combout => \uut|register_file|Mux19~6_combout\);

-- Location: LCCOMB_X66_Y30_N18
\uut|register_file|Mux19~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux19~7_combout\ = (\uut|register_file|Mux29~4_combout\ & ((\uut|register_file|Mux29~5_combout\ & ((\uut|register_file|Mux19~6_combout\))) # (!\uut|register_file|Mux29~5_combout\ & (\uut|register_file|reg_out[1][12]~q\)))) # 
-- (!\uut|register_file|Mux29~4_combout\ & (((\uut|register_file|Mux29~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux29~4_combout\,
	datab => \uut|register_file|reg_out[1][12]~q\,
	datac => \uut|register_file|Mux19~6_combout\,
	datad => \uut|register_file|Mux29~5_combout\,
	combout => \uut|register_file|Mux19~7_combout\);

-- Location: LCCOMB_X66_Y30_N28
\uut|register_file|Mux19~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux19~8_combout\ = (\uut|register_file|Mux29~16_combout\ & ((\uut|register_file|Mux19~7_combout\ & ((\uut|register_file|reg_out[3][12]~q\))) # (!\uut|register_file|Mux19~7_combout\ & (\uut|register_file|reg_out[2][12]~q\)))) # 
-- (!\uut|register_file|Mux29~16_combout\ & (((\uut|register_file|Mux19~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[2][12]~q\,
	datab => \uut|register_file|reg_out[3][12]~q\,
	datac => \uut|register_file|Mux29~16_combout\,
	datad => \uut|register_file|Mux19~7_combout\,
	combout => \uut|register_file|Mux19~8_combout\);

-- Location: LCCOMB_X66_Y30_N10
\uut|register_file|Mux19~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux19~9_combout\ = (\uut|register_file|Mux19~4_combout\) # ((!\uut|instr_decode|rs1[3]~1_combout\ & \uut|register_file|Mux19~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|instr_decode|rs1[3]~1_combout\,
	datac => \uut|register_file|Mux19~4_combout\,
	datad => \uut|register_file|Mux19~8_combout\,
	combout => \uut|register_file|Mux19~9_combout\);

-- Location: LCCOMB_X72_Y32_N10
\uut|Pipe_mul_out[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|Pipe_mul_out[3]~feeder_combout\ = \uut|mult|Mult0|auto_generated|w569w\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|mult|Mult0|auto_generated|w569w\(3),
	combout => \uut|Pipe_mul_out[3]~feeder_combout\);

-- Location: FF_X72_Y32_N11
\uut|Pipe_mul_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|Pipe_mul_out[3]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_mul_out\(3));

-- Location: LCCOMB_X63_Y36_N30
\uut|alu1|ShiftRight0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~45_combout\ = (\uut|alu_in2[0]~58_combout\ & ((\uut|register_file|Mux25~9_combout\))) # (!\uut|alu_in2[0]~58_combout\ & (\uut|register_file|Mux26~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux26~9_combout\,
	datac => \uut|register_file|Mux25~9_combout\,
	datad => \uut|alu_in2[0]~58_combout\,
	combout => \uut|alu1|ShiftRight0~45_combout\);

-- Location: LCCOMB_X68_Y36_N10
\uut|alu1|ShiftRight1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~36_combout\ = (\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftRight0~12_combout\)) # (!\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftRight0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftRight0~12_combout\,
	datac => \uut|alu_in2[2]~60_combout\,
	datad => \uut|alu1|ShiftRight0~27_combout\,
	combout => \uut|alu1|ShiftRight1~36_combout\);

-- Location: LCCOMB_X69_Y29_N16
\uut|alu1|ShiftRight0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~51_combout\ = (\uut|alu_in2[0]~58_combout\ & ((\uut|register_file|Mux27~9_combout\))) # (!\uut|alu_in2[0]~58_combout\ & (\uut|register_file|Mux28~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux28~9_combout\,
	datac => \uut|register_file|Mux27~9_combout\,
	datad => \uut|alu_in2[0]~58_combout\,
	combout => \uut|alu1|ShiftRight0~51_combout\);

-- Location: LCCOMB_X69_Y29_N22
\uut|alu1|result[3]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[3]~175_combout\ = (\uut|Pipe_alu_out[3]~10_combout\ & (((!\uut|alu1|ShiftRight0~13_combout\)))) # (!\uut|Pipe_alu_out[3]~10_combout\ & ((\uut|alu1|ShiftRight0~13_combout\ & ((\uut|alu1|ShiftRight0~51_combout\))) # 
-- (!\uut|alu1|ShiftRight0~13_combout\ & (\uut|alu1|ShiftRight0~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftRight0~38_combout\,
	datab => \uut|alu1|ShiftRight0~51_combout\,
	datac => \uut|Pipe_alu_out[3]~10_combout\,
	datad => \uut|alu1|ShiftRight0~13_combout\,
	combout => \uut|alu1|result[3]~175_combout\);

-- Location: LCCOMB_X63_Y36_N10
\uut|alu1|result[3]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[3]~176_combout\ = (\uut|Pipe_alu_out[3]~10_combout\ & ((\uut|alu1|result[3]~175_combout\ & ((\uut|alu1|ShiftRight1~36_combout\))) # (!\uut|alu1|result[3]~175_combout\ & (\uut|alu1|ShiftRight0~45_combout\)))) # 
-- (!\uut|Pipe_alu_out[3]~10_combout\ & (((\uut|alu1|result[3]~175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftRight0~45_combout\,
	datab => \uut|Pipe_alu_out[3]~10_combout\,
	datac => \uut|alu1|ShiftRight1~36_combout\,
	datad => \uut|alu1|result[3]~175_combout\,
	combout => \uut|alu1|result[3]~176_combout\);

-- Location: LCCOMB_X62_Y36_N10
\uut|alu1|result[3]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[3]~169_combout\ = (\uut|instr_decode|Equal6~0_combout\ & (\uut|alu1|ShiftLeft0~12_combout\ & \uut|alu_in2[4]~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|instr_decode|Equal6~0_combout\,
	datac => \uut|alu1|ShiftLeft0~12_combout\,
	datad => \uut|alu_in2[4]~62_combout\,
	combout => \uut|alu1|result[3]~169_combout\);

-- Location: LCCOMB_X63_Y36_N8
\uut|alu1|result[3]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[3]~170_combout\ = (\uut|alu1|ShiftRight0~50_combout\ & ((\uut|Pipe_alu_out[3]~6_combout\) # ((\uut|alu1|ShiftRight1~57_combout\ & \uut|alu1|result[3]~169_combout\)))) # (!\uut|alu1|ShiftRight0~50_combout\ & 
-- (((\uut|alu1|ShiftRight1~57_combout\ & \uut|alu1|result[3]~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftRight0~50_combout\,
	datab => \uut|Pipe_alu_out[3]~6_combout\,
	datac => \uut|alu1|ShiftRight1~57_combout\,
	datad => \uut|alu1|result[3]~169_combout\,
	combout => \uut|alu1|result[3]~170_combout\);

-- Location: LCCOMB_X67_Y38_N10
\uut|alu1|result[3]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[3]~173_combout\ = (\uut|alu_in2[3]~61_combout\ & ((\uut|instr_decode|alu_op.alu_or~1_combout\) # ((\uut|instr_decode|alu_op.alu_and~1_combout\ & \uut|register_file|Mux28~9_combout\)))) # (!\uut|alu_in2[3]~61_combout\ & 
-- (((\uut|instr_decode|alu_op.alu_or~1_combout\ & \uut|register_file|Mux28~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|alu_op.alu_and~1_combout\,
	datab => \uut|alu_in2[3]~61_combout\,
	datac => \uut|instr_decode|alu_op.alu_or~1_combout\,
	datad => \uut|register_file|Mux28~9_combout\,
	combout => \uut|alu1|result[3]~173_combout\);

-- Location: LCCOMB_X67_Y38_N20
\uut|alu1|result[3]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[3]~172_combout\ = (\uut|instr_decode|alu_op.alu_add~3_combout\ & ((\uut|alu1|Add0~6_combout\) # ((\uut|instr_decode|Equal1~1_combout\ & \uut|alu1|Add1~6_combout\)))) # (!\uut|instr_decode|alu_op.alu_add~3_combout\ & 
-- (\uut|instr_decode|Equal1~1_combout\ & (\uut|alu1|Add1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|alu_op.alu_add~3_combout\,
	datab => \uut|instr_decode|Equal1~1_combout\,
	datac => \uut|alu1|Add1~6_combout\,
	datad => \uut|alu1|Add0~6_combout\,
	combout => \uut|alu1|result[3]~172_combout\);

-- Location: LCCOMB_X67_Y38_N6
\uut|alu1|result[3]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[3]~171_combout\ = (\uut|alu1|ShiftRight0~13_combout\ & (\uut|alu1|ShiftLeft0~15_combout\ & (\uut|alu1|ShiftRight1~24_combout\ & \uut|instr_decode|Equal5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftRight0~13_combout\,
	datab => \uut|alu1|ShiftLeft0~15_combout\,
	datac => \uut|alu1|ShiftRight1~24_combout\,
	datad => \uut|instr_decode|Equal5~0_combout\,
	combout => \uut|alu1|result[3]~171_combout\);

-- Location: LCCOMB_X67_Y38_N28
\uut|alu1|result[3]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[3]~174_combout\ = (\uut|alu1|result[3]~173_combout\) # ((\uut|alu1|result[3]~172_combout\) # ((\uut|alu1|result[3]~70_combout\) # (\uut|alu1|result[3]~171_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[3]~173_combout\,
	datab => \uut|alu1|result[3]~172_combout\,
	datac => \uut|alu1|result[3]~70_combout\,
	datad => \uut|alu1|result[3]~171_combout\,
	combout => \uut|alu1|result[3]~174_combout\);

-- Location: LCCOMB_X63_Y36_N20
\uut|alu1|result[3]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[3]~177_combout\ = (\uut|alu1|result[3]~170_combout\) # ((\uut|alu1|result[3]~174_combout\) # ((\uut|alu1|result[3]~176_combout\ & \uut|Pipe_alu_out[3]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[3]~176_combout\,
	datab => \uut|Pipe_alu_out[3]~4_combout\,
	datac => \uut|alu1|result[3]~170_combout\,
	datad => \uut|alu1|result[3]~174_combout\,
	combout => \uut|alu1|result[3]~177_combout\);

-- Location: FF_X63_Y36_N21
\uut|Pipe_alu_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|alu1|result[3]~177_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_alu_out\(3));

-- Location: LCCOMB_X68_Y32_N14
\uut|rf_in1[3]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[3]~31_combout\ = (\uut|Pipe_mul_out\(3) & ((\uut|rf_in1[0]~2_combout\) # ((\uut|Pipe_alu_out\(3) & !\uut|Pipe_wb_sel.wb_alu~q\)))) # (!\uut|Pipe_mul_out\(3) & (\uut|Pipe_alu_out\(3) & (!\uut|Pipe_wb_sel.wb_alu~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_mul_out\(3),
	datab => \uut|Pipe_alu_out\(3),
	datac => \uut|Pipe_wb_sel.wb_alu~q\,
	datad => \uut|rf_in1[0]~2_combout\,
	combout => \uut|rf_in1[3]~31_combout\);

-- Location: LCCOMB_X59_Y20_N16
\bus1|S1_WDATABUS[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S1_WDATABUS[3]~13_combout\ = (\bus1|process_1~3_combout\ & (\bus1|c1_op.master.default~0_combout\ & (\bus1|c1_wdatabus[3]~4_combout\ & !\bus1|c1_addrbus[13]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|process_1~3_combout\,
	datab => \bus1|c1_op.master.default~0_combout\,
	datac => \bus1|c1_wdatabus[3]~4_combout\,
	datad => \bus1|c1_addrbus[13]~6_combout\,
	combout => \bus1|S1_WDATABUS[3]~13_combout\);

-- Location: M9K_X64_Y20_N0
\DRAM|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004270000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/hgarg/Downloads/ass4_evgeny/dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "altsyncram:DRAM|altsyncram_2f04:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \bus1|S1_MW~combout\,
	portare => \bus1|S1_MR~combout\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \DRAM|auto_generated|_~0_combout\,
	portadatain => \DRAM|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \DRAM|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DRAM|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y27_N2
\bus1|c2_rdatabus[3]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[3]~138_combout\ = (\bus1|c2_op.op.read~q\ & (\bus1|c2_op.slave.s1~q\ & (\DRAM|auto_generated|ram_block1a3~portadataout\ & !\bus1|c2_rdatabus[21]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_op.op.read~q\,
	datab => \bus1|c2_op.slave.s1~q\,
	datac => \DRAM|auto_generated|ram_block1a3~portadataout\,
	datad => \bus1|c2_rdatabus[21]~1_combout\,
	combout => \bus1|c2_rdatabus[3]~138_combout\);

-- Location: LCCOMB_X63_Y24_N20
\bus1|c2_rdatabus[3]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[3]~145_combout\ = (\my_counter|read_addr\(0) & ((\my_counter|read_addr\(1)) # ((\my_counter|count[1][3]~q\)))) # (!\my_counter|read_addr\(0) & (!\my_counter|read_addr\(1) & (\my_counter|count[0][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|read_addr\(0),
	datab => \my_counter|read_addr\(1),
	datac => \my_counter|count[0][3]~q\,
	datad => \my_counter|count[1][3]~q\,
	combout => \bus1|c2_rdatabus[3]~145_combout\);

-- Location: LCCOMB_X63_Y24_N2
\bus1|c2_rdatabus[3]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[3]~146_combout\ = (\my_counter|read_addr\(1) & ((\bus1|c2_rdatabus[3]~145_combout\ & (\my_counter|count[3][3]~q\)) # (!\bus1|c2_rdatabus[3]~145_combout\ & ((\my_counter|count[2][3]~q\))))) # (!\my_counter|read_addr\(1) & 
-- (((\bus1|c2_rdatabus[3]~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[3][3]~q\,
	datab => \my_counter|read_addr\(1),
	datac => \bus1|c2_rdatabus[3]~145_combout\,
	datad => \my_counter|count[2][3]~q\,
	combout => \bus1|c2_rdatabus[3]~146_combout\);

-- Location: LCCOMB_X56_Y28_N20
\my_dma|wstart_reg[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|wstart_reg[3]~feeder_combout\ = \bus1|S4_WDATABUS[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|S4_WDATABUS[3]~3_combout\,
	combout => \my_dma|wstart_reg[3]~feeder_combout\);

-- Location: FF_X56_Y28_N21
\my_dma|wstart_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|wstart_reg[3]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|wstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstart_reg\(3));

-- Location: LCCOMB_X55_Y28_N28
\bus1|c2_rdatabus[3]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[3]~139_combout\ = (\my_dma|ck_S4_ADDRBUS\(1) & (((\my_dma|rstart_reg\(3) & \my_dma|ck_S4_ADDRBUS\(0))))) # (!\my_dma|ck_S4_ADDRBUS\(1) & ((\my_dma|wstart_reg\(3)) # ((!\my_dma|ck_S4_ADDRBUS\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|wstart_reg\(3),
	datab => \my_dma|ck_S4_ADDRBUS\(1),
	datac => \my_dma|rstart_reg\(3),
	datad => \my_dma|ck_S4_ADDRBUS\(0),
	combout => \bus1|c2_rdatabus[3]~139_combout\);

-- Location: LCCOMB_X55_Y28_N18
\bus1|c2_rdatabus[3]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[3]~140_combout\ = (\bus1|c2_rdatabus[3]~139_combout\ & ((\my_dma|wstep_reg\(3)) # ((\my_dma|ck_S4_ADDRBUS\(0))))) # (!\bus1|c2_rdatabus[3]~139_combout\ & (((\my_dma|rstep_reg\(3) & !\my_dma|ck_S4_ADDRBUS\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|wstep_reg\(3),
	datab => \bus1|c2_rdatabus[3]~139_combout\,
	datac => \my_dma|rstep_reg\(3),
	datad => \my_dma|ck_S4_ADDRBUS\(0),
	combout => \bus1|c2_rdatabus[3]~140_combout\);

-- Location: LCCOMB_X57_Y29_N30
\bus1|c2_rdatabus[3]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[3]~141_combout\ = (!\bus1|c2_rdatabus[21]~8_combout\ & (\my_dma|ck_S4_ADDRBUS\(0) & \my_dma|raddr_reg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~8_combout\,
	datab => \my_dma|ck_S4_ADDRBUS\(0),
	datac => \my_dma|raddr_reg\(3),
	combout => \bus1|c2_rdatabus[3]~141_combout\);

-- Location: LCCOMB_X63_Y28_N18
\bus1|c2_rdatabus[3]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[3]~142_combout\ = (\bus1|c2_rdatabus[0]~10_combout\ & (\bus1|c1_wdatabus[3]~4_combout\ & \bus2|S2_WDATABUS[3]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c2_rdatabus[0]~10_combout\,
	datac => \bus1|c1_wdatabus[3]~4_combout\,
	datad => \bus2|S2_WDATABUS[3]~1_combout\,
	combout => \bus1|c2_rdatabus[3]~142_combout\);

-- Location: LCCOMB_X63_Y28_N28
\bus1|c2_rdatabus[3]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[3]~143_combout\ = (\bus1|c2_rdatabus[21]~6_combout\ & (((\bus1|c2_rdatabus[3]~142_combout\) # (!\bus1|c2_rdatabus[21]~5_combout\)))) # (!\bus1|c2_rdatabus[21]~6_combout\ & (\bus1|c2_rdatabus[3]~141_combout\ & 
-- (\bus1|c2_rdatabus[21]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[3]~141_combout\,
	datab => \bus1|c2_rdatabus[21]~6_combout\,
	datac => \bus1|c2_rdatabus[21]~5_combout\,
	datad => \bus1|c2_rdatabus[3]~142_combout\,
	combout => \bus1|c2_rdatabus[3]~143_combout\);

-- Location: LCCOMB_X63_Y28_N6
\bus1|c2_rdatabus[3]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[3]~144_combout\ = (\bus1|c2_rdatabus[21]~7_combout\ & ((\bus1|c2_rdatabus[3]~143_combout\ & ((\bus1|c2_rdatabus[3]~140_combout\))) # (!\bus1|c2_rdatabus[3]~143_combout\ & (\my_dma|count_reg\(3))))) # (!\bus1|c2_rdatabus[21]~7_combout\ & 
-- (((\bus1|c2_rdatabus[3]~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|count_reg\(3),
	datab => \bus1|c2_rdatabus[3]~140_combout\,
	datac => \bus1|c2_rdatabus[21]~7_combout\,
	datad => \bus1|c2_rdatabus[3]~143_combout\,
	combout => \bus1|c2_rdatabus[3]~144_combout\);

-- Location: LCCOMB_X63_Y28_N16
\bus1|c2_rdatabus[3]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[3]~147_combout\ = (\bus1|c2_rdatabus[3]~146_combout\ & ((\bus1|c2_rdatabus[21]~1_combout\) # ((\bus1|c2_rdatabus[0]~14_combout\ & \bus1|c2_rdatabus[3]~144_combout\)))) # (!\bus1|c2_rdatabus[3]~146_combout\ & 
-- (\bus1|c2_rdatabus[0]~14_combout\ & ((\bus1|c2_rdatabus[3]~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[3]~146_combout\,
	datab => \bus1|c2_rdatabus[0]~14_combout\,
	datac => \bus1|c2_rdatabus[21]~1_combout\,
	datad => \bus1|c2_rdatabus[3]~144_combout\,
	combout => \bus1|c2_rdatabus[3]~147_combout\);

-- Location: LCCOMB_X63_Y28_N14
\uut|rf_in1[3]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[3]~32_combout\ = (\uut|rf_in1[3]~31_combout\) # ((\uut|rf_in1[0]~5_combout\ & ((\bus1|c2_rdatabus[3]~138_combout\) # (\bus1|c2_rdatabus[3]~147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|rf_in1[0]~5_combout\,
	datab => \uut|rf_in1[3]~31_combout\,
	datac => \bus1|c2_rdatabus[3]~138_combout\,
	datad => \bus1|c2_rdatabus[3]~147_combout\,
	combout => \uut|rf_in1[3]~32_combout\);

-- Location: FF_X66_Y28_N15
\uut|register_file|reg_out[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[3]~32_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[3][3]~q\);

-- Location: LCCOMB_X66_Y29_N18
\uut|register_file|Mux28~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux28~5_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|reg_out[5][3]~q\) # ((\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|register_file|reg_out[4][3]~q\ & 
-- !\uut|instr_decode|rs1[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[0]~3_combout\,
	datab => \uut|register_file|reg_out[5][3]~q\,
	datac => \uut|register_file|reg_out[4][3]~q\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux28~5_combout\);

-- Location: LCCOMB_X66_Y29_N8
\uut|register_file|Mux28~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux28~6_combout\ = (\uut|register_file|Mux28~5_combout\ & ((\uut|register_file|reg_out[7][3]~q\) # ((!\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|register_file|Mux28~5_combout\ & (((\uut|register_file|reg_out[6][3]~q\ & 
-- \uut|instr_decode|rs1[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[7][3]~q\,
	datab => \uut|register_file|Mux28~5_combout\,
	datac => \uut|register_file|reg_out[6][3]~q\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux28~6_combout\);

-- Location: LCCOMB_X66_Y28_N4
\uut|register_file|Mux28~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux28~7_combout\ = (\uut|register_file|Mux29~4_combout\ & ((\uut|register_file|Mux29~5_combout\ & ((\uut|register_file|Mux28~6_combout\))) # (!\uut|register_file|Mux29~5_combout\ & (\uut|register_file|reg_out[1][3]~q\)))) # 
-- (!\uut|register_file|Mux29~4_combout\ & (\uut|register_file|Mux29~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux29~4_combout\,
	datab => \uut|register_file|Mux29~5_combout\,
	datac => \uut|register_file|reg_out[1][3]~q\,
	datad => \uut|register_file|Mux28~6_combout\,
	combout => \uut|register_file|Mux28~7_combout\);

-- Location: LCCOMB_X62_Y28_N8
\uut|register_file|Mux28~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux28~8_combout\ = (\uut|register_file|Mux28~7_combout\ & ((\uut|register_file|reg_out[3][3]~q\) # ((!\uut|register_file|Mux29~16_combout\)))) # (!\uut|register_file|Mux28~7_combout\ & (((\uut|register_file|reg_out[2][3]~q\ & 
-- \uut|register_file|Mux29~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[3][3]~q\,
	datab => \uut|register_file|Mux28~7_combout\,
	datac => \uut|register_file|reg_out[2][3]~q\,
	datad => \uut|register_file|Mux29~16_combout\,
	combout => \uut|register_file|Mux28~8_combout\);

-- Location: LCCOMB_X63_Y28_N10
\uut|register_file|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux28~0_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|reg_out[13][3]~q\) # ((\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|instr_decode|rs1[0]~3_combout\ & (((!\uut|instr_decode|rs1[1]~2_combout\ & 
-- \uut|register_file|reg_out[12][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[0]~3_combout\,
	datab => \uut|register_file|reg_out[13][3]~q\,
	datac => \uut|instr_decode|rs1[1]~2_combout\,
	datad => \uut|register_file|reg_out[12][3]~q\,
	combout => \uut|register_file|Mux28~0_combout\);

-- Location: LCCOMB_X63_Y28_N24
\uut|register_file|Mux28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux28~1_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|Mux28~0_combout\ & ((\uut|register_file|reg_out[15][3]~q\))) # (!\uut|register_file|Mux28~0_combout\ & (\uut|register_file|reg_out[14][3]~q\)))) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|register_file|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[1]~2_combout\,
	datab => \uut|register_file|reg_out[14][3]~q\,
	datac => \uut|register_file|reg_out[15][3]~q\,
	datad => \uut|register_file|Mux28~0_combout\,
	combout => \uut|register_file|Mux28~1_combout\);

-- Location: LCCOMB_X62_Y28_N26
\uut|register_file|Mux28~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux28~2_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|reg_out[10][3]~q\) # ((\uut|instr_decode|rs1[0]~3_combout\)))) # (!\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|register_file|reg_out[8][3]~q\ & 
-- !\uut|instr_decode|rs1[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[1]~2_combout\,
	datab => \uut|register_file|reg_out[10][3]~q\,
	datac => \uut|register_file|reg_out[8][3]~q\,
	datad => \uut|instr_decode|rs1[0]~3_combout\,
	combout => \uut|register_file|Mux28~2_combout\);

-- Location: LCCOMB_X62_Y28_N12
\uut|register_file|Mux28~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux28~3_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|Mux28~2_combout\ & (\uut|register_file|reg_out[11][3]~q\)) # (!\uut|register_file|Mux28~2_combout\ & ((\uut|register_file|reg_out[9][3]~q\))))) # 
-- (!\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|register_file|Mux28~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[11][3]~q\,
	datab => \uut|instr_decode|rs1[0]~3_combout\,
	datac => \uut|register_file|Mux28~2_combout\,
	datad => \uut|register_file|reg_out[9][3]~q\,
	combout => \uut|register_file|Mux28~3_combout\);

-- Location: LCCOMB_X62_Y28_N2
\uut|register_file|Mux28~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux28~4_combout\ = (\uut|instr_decode|rs1[3]~1_combout\ & ((\uut|instr_decode|rs1[2]~4_combout\ & (\uut|register_file|Mux28~1_combout\)) # (!\uut|instr_decode|rs1[2]~4_combout\ & ((\uut|register_file|Mux28~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[3]~1_combout\,
	datab => \uut|register_file|Mux28~1_combout\,
	datac => \uut|instr_decode|rs1[2]~4_combout\,
	datad => \uut|register_file|Mux28~3_combout\,
	combout => \uut|register_file|Mux28~4_combout\);

-- Location: LCCOMB_X62_Y28_N10
\uut|register_file|Mux28~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux28~9_combout\ = (\uut|register_file|Mux28~4_combout\) # ((!\uut|instr_decode|rs1[3]~1_combout\ & \uut|register_file|Mux28~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[3]~1_combout\,
	datac => \uut|register_file|Mux28~8_combout\,
	datad => \uut|register_file|Mux28~4_combout\,
	combout => \uut|register_file|Mux28~9_combout\);

-- Location: LCCOMB_X72_Y32_N28
\uut|Pipe_mul_out[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|Pipe_mul_out[11]~feeder_combout\ = \uut|mult|Mult0|auto_generated|w569w\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|mult|Mult0|auto_generated|w569w\(11),
	combout => \uut|Pipe_mul_out[11]~feeder_combout\);

-- Location: FF_X72_Y32_N29
\uut|Pipe_mul_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|Pipe_mul_out[11]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_mul_out\(11));

-- Location: LCCOMB_X67_Y35_N4
\uut|alu1|result[11]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[11]~113_combout\ = (\uut|alu_in2[4]~62_combout\ & (\uut|instr_decode|Equal7~0_combout\ & (\uut|alu1|ShiftLeft0~12_combout\ & \uut|alu1|ShiftRight0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[4]~62_combout\,
	datab => \uut|instr_decode|Equal7~0_combout\,
	datac => \uut|alu1|ShiftLeft0~12_combout\,
	datad => \uut|alu1|ShiftRight0~28_combout\,
	combout => \uut|alu1|result[11]~113_combout\);

-- Location: LCCOMB_X67_Y35_N8
\uut|alu1|result[11]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[11]~115_combout\ = (\uut|instr_decode|alu_op.alu_or~1_combout\ & (((\uut|register_file|Mux20~9_combout\) # (\uut|alu_in2[11]~52_combout\)))) # (!\uut|instr_decode|alu_op.alu_or~1_combout\ & (\uut|instr_decode|alu_op.alu_and~1_combout\ & 
-- (\uut|register_file|Mux20~9_combout\ & \uut|alu_in2[11]~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|alu_op.alu_or~1_combout\,
	datab => \uut|instr_decode|alu_op.alu_and~1_combout\,
	datac => \uut|register_file|Mux20~9_combout\,
	datad => \uut|alu_in2[11]~52_combout\,
	combout => \uut|alu1|result[11]~115_combout\);

-- Location: LCCOMB_X67_Y35_N18
\uut|alu1|result[11]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[11]~114_combout\ = (\uut|instr_decode|alu_op.alu_add~3_combout\ & ((\uut|alu1|Add0~22_combout\) # ((\uut|instr_decode|Equal1~1_combout\ & \uut|alu1|Add1~22_combout\)))) # (!\uut|instr_decode|alu_op.alu_add~3_combout\ & 
-- (\uut|instr_decode|Equal1~1_combout\ & (\uut|alu1|Add1~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|alu_op.alu_add~3_combout\,
	datab => \uut|instr_decode|Equal1~1_combout\,
	datac => \uut|alu1|Add1~22_combout\,
	datad => \uut|alu1|Add0~22_combout\,
	combout => \uut|alu1|result[11]~114_combout\);

-- Location: LCCOMB_X67_Y35_N6
\uut|alu1|result[11]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[11]~116_combout\ = (\uut|alu1|result[3]~70_combout\) # ((\uut|alu1|result[11]~113_combout\) # ((\uut|alu1|result[11]~115_combout\) # (\uut|alu1|result[11]~114_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[3]~70_combout\,
	datab => \uut|alu1|result[11]~113_combout\,
	datac => \uut|alu1|result[11]~115_combout\,
	datad => \uut|alu1|result[11]~114_combout\,
	combout => \uut|alu1|result[11]~116_combout\);

-- Location: LCCOMB_X65_Y35_N8
\uut|alu1|result[11]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[11]~112_combout\ = (\uut|instr_decode|Equal5~0_combout\ & ((\uut|alu1|ShiftLeft0~56_combout\) # ((\uut|alu1|ShiftRight1~38_combout\ & \uut|Pipe_alu_out[3]~5_combout\)))) # (!\uut|instr_decode|Equal5~0_combout\ & 
-- (\uut|alu1|ShiftRight1~38_combout\ & ((\uut|Pipe_alu_out[3]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|Equal5~0_combout\,
	datab => \uut|alu1|ShiftRight1~38_combout\,
	datac => \uut|alu1|ShiftLeft0~56_combout\,
	datad => \uut|Pipe_alu_out[3]~5_combout\,
	combout => \uut|alu1|result[11]~112_combout\);

-- Location: LCCOMB_X68_Y36_N2
\uut|alu1|ShiftRight0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~25_combout\ = (\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftRight0~8_combout\))) # (!\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftRight0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftRight0~10_combout\,
	datac => \uut|alu_in2[2]~60_combout\,
	datad => \uut|alu1|ShiftRight0~8_combout\,
	combout => \uut|alu1|ShiftRight0~25_combout\);

-- Location: LCCOMB_X68_Y36_N4
\uut|alu1|result[11]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[11]~111_combout\ = (\uut|alu1|ShiftRight1~36_combout\ & (((\uut|alu1|ShiftRight0~25_combout\ & \uut|Pipe_alu_out[4]~8_combout\)) # (!\uut|Pipe_alu_out[4]~9_combout\))) # (!\uut|alu1|ShiftRight1~36_combout\ & 
-- (\uut|alu1|ShiftRight0~25_combout\ & ((\uut|Pipe_alu_out[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftRight1~36_combout\,
	datab => \uut|alu1|ShiftRight0~25_combout\,
	datac => \uut|Pipe_alu_out[4]~9_combout\,
	datad => \uut|Pipe_alu_out[4]~8_combout\,
	combout => \uut|alu1|result[11]~111_combout\);

-- Location: LCCOMB_X67_Y35_N20
\uut|alu1|result[11]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[11]~117_combout\ = (!\uut|Pipe_alu_out[4]~7_combout\ & ((\uut|alu1|result[11]~116_combout\) # ((\uut|alu1|result[11]~112_combout\) # (\uut|alu1|result[11]~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[11]~116_combout\,
	datab => \uut|Pipe_alu_out[4]~7_combout\,
	datac => \uut|alu1|result[11]~112_combout\,
	datad => \uut|alu1|result[11]~111_combout\,
	combout => \uut|alu1|result[11]~117_combout\);

-- Location: FF_X67_Y35_N21
\uut|Pipe_alu_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|alu1|result[11]~117_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_alu_out\(11));

-- Location: LCCOMB_X68_Y32_N6
\uut|rf_in1[11]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[11]~15_combout\ = (\uut|Pipe_mul_out\(11) & ((\uut|rf_in1[0]~2_combout\) # ((\uut|Pipe_alu_out\(11) & !\uut|Pipe_wb_sel.wb_alu~q\)))) # (!\uut|Pipe_mul_out\(11) & (\uut|Pipe_alu_out\(11) & (!\uut|Pipe_wb_sel.wb_alu~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_mul_out\(11),
	datab => \uut|Pipe_alu_out\(11),
	datac => \uut|Pipe_wb_sel.wb_alu~q\,
	datad => \uut|rf_in1[0]~2_combout\,
	combout => \uut|rf_in1[11]~15_combout\);

-- Location: LCCOMB_X59_Y32_N4
\uut|rf_in1[11]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[11]~16_combout\ = (\uut|rf_in1[11]~15_combout\) # ((\uut|rf_in1[0]~5_combout\ & ((\bus1|c2_rdatabus[11]~58_combout\) # (\bus1|c2_rdatabus[11]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|rf_in1[0]~5_combout\,
	datab => \uut|rf_in1[11]~15_combout\,
	datac => \bus1|c2_rdatabus[11]~58_combout\,
	datad => \bus1|c2_rdatabus[11]~67_combout\,
	combout => \uut|rf_in1[11]~16_combout\);

-- Location: LCCOMB_X65_Y32_N10
\uut|register_file|reg_out[15][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[15][11]~feeder_combout\ = \uut|rf_in1[11]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|rf_in1[11]~16_combout\,
	combout => \uut|register_file|reg_out[15][11]~feeder_combout\);

-- Location: FF_X65_Y32_N11
\uut|register_file|reg_out[15][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[15][11]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[15][11]~q\);

-- Location: LCCOMB_X66_Y29_N0
\uut|register_file|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux20~0_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|register_file|reg_out[13][11]~q\) # (\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|instr_decode|rs1[0]~3_combout\ & (\uut|register_file|reg_out[12][11]~q\ & 
-- ((!\uut|instr_decode|rs1[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[12][11]~q\,
	datab => \uut|register_file|reg_out[13][11]~q\,
	datac => \uut|instr_decode|rs1[0]~3_combout\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux20~0_combout\);

-- Location: LCCOMB_X62_Y30_N28
\uut|register_file|Mux20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux20~1_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|Mux20~0_combout\ & (\uut|register_file|reg_out[15][11]~q\)) # (!\uut|register_file|Mux20~0_combout\ & ((\uut|register_file|reg_out[14][11]~q\))))) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|register_file|Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[1]~2_combout\,
	datab => \uut|register_file|reg_out[15][11]~q\,
	datac => \uut|register_file|reg_out[14][11]~q\,
	datad => \uut|register_file|Mux20~0_combout\,
	combout => \uut|register_file|Mux20~1_combout\);

-- Location: LCCOMB_X61_Y29_N26
\uut|register_file|Mux20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux20~2_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|instr_decode|rs1[1]~2_combout\ & (\uut|register_file|reg_out[10][11]~q\)) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|reg_out[8][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[10][11]~q\,
	datab => \uut|register_file|reg_out[8][11]~q\,
	datac => \uut|instr_decode|rs1[0]~3_combout\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux20~2_combout\);

-- Location: LCCOMB_X61_Y29_N14
\uut|register_file|Mux20~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux20~3_combout\ = (\uut|register_file|Mux20~2_combout\ & (((\uut|register_file|reg_out[11][11]~q\)) # (!\uut|instr_decode|rs1[0]~3_combout\))) # (!\uut|register_file|Mux20~2_combout\ & (\uut|instr_decode|rs1[0]~3_combout\ & 
-- (\uut|register_file|reg_out[9][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux20~2_combout\,
	datab => \uut|instr_decode|rs1[0]~3_combout\,
	datac => \uut|register_file|reg_out[9][11]~q\,
	datad => \uut|register_file|reg_out[11][11]~q\,
	combout => \uut|register_file|Mux20~3_combout\);

-- Location: LCCOMB_X62_Y30_N26
\uut|register_file|Mux20~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux20~4_combout\ = (\uut|instr_decode|rs1[3]~1_combout\ & ((\uut|instr_decode|rs1[2]~4_combout\ & (\uut|register_file|Mux20~1_combout\)) # (!\uut|instr_decode|rs1[2]~4_combout\ & ((\uut|register_file|Mux20~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[3]~1_combout\,
	datab => \uut|register_file|Mux20~1_combout\,
	datac => \uut|instr_decode|rs1[2]~4_combout\,
	datad => \uut|register_file|Mux20~3_combout\,
	combout => \uut|register_file|Mux20~4_combout\);

-- Location: LCCOMB_X65_Y26_N12
\uut|register_file|Mux20~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux20~5_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|reg_out[5][11]~q\) # ((\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|register_file|reg_out[4][11]~q\ & 
-- !\uut|instr_decode|rs1[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[0]~3_combout\,
	datab => \uut|register_file|reg_out[5][11]~q\,
	datac => \uut|register_file|reg_out[4][11]~q\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux20~5_combout\);

-- Location: LCCOMB_X65_Y30_N6
\uut|register_file|Mux20~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux20~6_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|Mux20~5_combout\ & (\uut|register_file|reg_out[7][11]~q\)) # (!\uut|register_file|Mux20~5_combout\ & ((\uut|register_file|reg_out[6][11]~q\))))) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|register_file|Mux20~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[7][11]~q\,
	datab => \uut|instr_decode|rs1[1]~2_combout\,
	datac => \uut|register_file|reg_out[6][11]~q\,
	datad => \uut|register_file|Mux20~5_combout\,
	combout => \uut|register_file|Mux20~6_combout\);

-- Location: LCCOMB_X65_Y30_N24
\uut|register_file|Mux20~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux20~7_combout\ = (\uut|register_file|Mux29~4_combout\ & ((\uut|register_file|Mux29~5_combout\ & ((\uut|register_file|Mux20~6_combout\))) # (!\uut|register_file|Mux29~5_combout\ & (\uut|register_file|reg_out[1][11]~q\)))) # 
-- (!\uut|register_file|Mux29~4_combout\ & (\uut|register_file|Mux29~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux29~4_combout\,
	datab => \uut|register_file|Mux29~5_combout\,
	datac => \uut|register_file|reg_out[1][11]~q\,
	datad => \uut|register_file|Mux20~6_combout\,
	combout => \uut|register_file|Mux20~7_combout\);

-- Location: LCCOMB_X62_Y30_N12
\uut|register_file|Mux20~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux20~8_combout\ = (\uut|register_file|Mux20~7_combout\ & ((\uut|register_file|reg_out[3][11]~q\) # ((!\uut|register_file|Mux29~16_combout\)))) # (!\uut|register_file|Mux20~7_combout\ & (((\uut|register_file|reg_out[2][11]~q\ & 
-- \uut|register_file|Mux29~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux20~7_combout\,
	datab => \uut|register_file|reg_out[3][11]~q\,
	datac => \uut|register_file|reg_out[2][11]~q\,
	datad => \uut|register_file|Mux29~16_combout\,
	combout => \uut|register_file|Mux20~8_combout\);

-- Location: LCCOMB_X62_Y30_N30
\uut|register_file|Mux20~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux20~9_combout\ = (\uut|register_file|Mux20~4_combout\) # ((!\uut|instr_decode|rs1[3]~1_combout\ & \uut|register_file|Mux20~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[3]~1_combout\,
	datac => \uut|register_file|Mux20~4_combout\,
	datad => \uut|register_file|Mux20~8_combout\,
	combout => \uut|register_file|Mux20~9_combout\);

-- Location: LCCOMB_X61_Y33_N18
\uut|pc_calculation|curr_pc[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|curr_pc[11]~11_combout\ = !\uut|pc_calculation|Add0~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|pc_calculation|Add0~56_combout\,
	combout => \uut|pc_calculation|curr_pc[11]~11_combout\);

-- Location: FF_X61_Y33_N19
\uut|pc_calculation|curr_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|pc_calculation|curr_pc[11]~11_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|pc_calculation|curr_pc\(11));

-- Location: LCCOMB_X63_Y33_N12
\uut|pc_calculation|Equal0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Equal0~18_combout\ = (\uut|register_file|Mux0~9_combout\ & (\uut|register_file|Mux32~9_combout\ & (\uut|register_file|Mux1~9_combout\ $ (!\uut|register_file|Mux33~9_combout\)))) # (!\uut|register_file|Mux0~9_combout\ & 
-- (!\uut|register_file|Mux32~9_combout\ & (\uut|register_file|Mux1~9_combout\ $ (!\uut|register_file|Mux33~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux0~9_combout\,
	datab => \uut|register_file|Mux32~9_combout\,
	datac => \uut|register_file|Mux1~9_combout\,
	datad => \uut|register_file|Mux33~9_combout\,
	combout => \uut|pc_calculation|Equal0~18_combout\);

-- Location: LCCOMB_X63_Y25_N16
\uut|pc_calculation|Equal0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Equal0~15_combout\ = (\uut|register_file|Mux38~9_combout\ & (\uut|register_file|Mux6~9_combout\ & (\uut|register_file|Mux39~9_combout\ $ (!\uut|register_file|Mux7~9_combout\)))) # (!\uut|register_file|Mux38~9_combout\ & 
-- (!\uut|register_file|Mux6~9_combout\ & (\uut|register_file|Mux39~9_combout\ $ (!\uut|register_file|Mux7~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux38~9_combout\,
	datab => \uut|register_file|Mux6~9_combout\,
	datac => \uut|register_file|Mux39~9_combout\,
	datad => \uut|register_file|Mux7~9_combout\,
	combout => \uut|pc_calculation|Equal0~15_combout\);

-- Location: LCCOMB_X66_Y33_N26
\uut|pc_calculation|Equal0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Equal0~17_combout\ = (\uut|register_file|Mux35~9_combout\ & (\uut|register_file|Mux3~9_combout\ & (\uut|register_file|Mux2~9_combout\ $ (!\uut|register_file|Mux34~9_combout\)))) # (!\uut|register_file|Mux35~9_combout\ & 
-- (!\uut|register_file|Mux3~9_combout\ & (\uut|register_file|Mux2~9_combout\ $ (!\uut|register_file|Mux34~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux35~9_combout\,
	datab => \uut|register_file|Mux2~9_combout\,
	datac => \uut|register_file|Mux3~9_combout\,
	datad => \uut|register_file|Mux34~9_combout\,
	combout => \uut|pc_calculation|Equal0~17_combout\);

-- Location: LCCOMB_X67_Y27_N26
\uut|pc_calculation|Equal0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Equal0~16_combout\ = (\uut|register_file|Mux5~9_combout\ & (\uut|register_file|Mux37~9_combout\ & (\uut|register_file|Mux4~9_combout\ $ (!\uut|register_file|Mux36~9_combout\)))) # (!\uut|register_file|Mux5~9_combout\ & 
-- (!\uut|register_file|Mux37~9_combout\ & (\uut|register_file|Mux4~9_combout\ $ (!\uut|register_file|Mux36~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux5~9_combout\,
	datab => \uut|register_file|Mux4~9_combout\,
	datac => \uut|register_file|Mux37~9_combout\,
	datad => \uut|register_file|Mux36~9_combout\,
	combout => \uut|pc_calculation|Equal0~16_combout\);

-- Location: LCCOMB_X63_Y33_N6
\uut|pc_calculation|Equal0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Equal0~19_combout\ = (\uut|pc_calculation|Equal0~18_combout\ & (\uut|pc_calculation|Equal0~15_combout\ & (\uut|pc_calculation|Equal0~17_combout\ & \uut|pc_calculation|Equal0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|pc_calculation|Equal0~18_combout\,
	datab => \uut|pc_calculation|Equal0~15_combout\,
	datac => \uut|pc_calculation|Equal0~17_combout\,
	datad => \uut|pc_calculation|Equal0~16_combout\,
	combout => \uut|pc_calculation|Equal0~19_combout\);

-- Location: LCCOMB_X62_Y31_N6
\uut|pc_calculation|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Equal0~1_combout\ = (\uut|register_file|Mux29~15_combout\ & (\uut|register_file|Mux61~9_combout\ & (\uut|register_file|Mux28~9_combout\ $ (!\uut|register_file|Mux60~9_combout\)))) # (!\uut|register_file|Mux29~15_combout\ & 
-- (!\uut|register_file|Mux61~9_combout\ & (\uut|register_file|Mux28~9_combout\ $ (!\uut|register_file|Mux60~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux29~15_combout\,
	datab => \uut|register_file|Mux61~9_combout\,
	datac => \uut|register_file|Mux28~9_combout\,
	datad => \uut|register_file|Mux60~9_combout\,
	combout => \uut|pc_calculation|Equal0~1_combout\);

-- Location: LCCOMB_X62_Y33_N14
\uut|pc_calculation|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Equal0~3_combout\ = (\uut|register_file|Mux57~9_combout\ & (\uut|register_file|Mux25~9_combout\ & (\uut|register_file|Mux56~9_combout\ $ (!\uut|register_file|Mux24~9_combout\)))) # (!\uut|register_file|Mux57~9_combout\ & 
-- (!\uut|register_file|Mux25~9_combout\ & (\uut|register_file|Mux56~9_combout\ $ (!\uut|register_file|Mux24~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux57~9_combout\,
	datab => \uut|register_file|Mux25~9_combout\,
	datac => \uut|register_file|Mux56~9_combout\,
	datad => \uut|register_file|Mux24~9_combout\,
	combout => \uut|pc_calculation|Equal0~3_combout\);

-- Location: LCCOMB_X63_Y30_N6
\uut|pc_calculation|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Equal0~0_combout\ = (\uut|register_file|Mux30~9_combout\ & (\uut|register_file|Mux62~9_combout\ & (\uut|register_file|Mux63~9_combout\ $ (!\uut|register_file|Mux31~9_combout\)))) # (!\uut|register_file|Mux30~9_combout\ & 
-- (!\uut|register_file|Mux62~9_combout\ & (\uut|register_file|Mux63~9_combout\ $ (!\uut|register_file|Mux31~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux30~9_combout\,
	datab => \uut|register_file|Mux62~9_combout\,
	datac => \uut|register_file|Mux63~9_combout\,
	datad => \uut|register_file|Mux31~9_combout\,
	combout => \uut|pc_calculation|Equal0~0_combout\);

-- Location: LCCOMB_X62_Y33_N20
\uut|pc_calculation|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Equal0~2_combout\ = (\uut|register_file|Mux59~9_combout\ & (\uut|register_file|Mux27~9_combout\ & (\uut|register_file|Mux26~9_combout\ $ (!\uut|register_file|Mux58~9_combout\)))) # (!\uut|register_file|Mux59~9_combout\ & 
-- (!\uut|register_file|Mux27~9_combout\ & (\uut|register_file|Mux26~9_combout\ $ (!\uut|register_file|Mux58~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux59~9_combout\,
	datab => \uut|register_file|Mux27~9_combout\,
	datac => \uut|register_file|Mux26~9_combout\,
	datad => \uut|register_file|Mux58~9_combout\,
	combout => \uut|pc_calculation|Equal0~2_combout\);

-- Location: LCCOMB_X62_Y33_N16
\uut|pc_calculation|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Equal0~4_combout\ = (\uut|pc_calculation|Equal0~1_combout\ & (\uut|pc_calculation|Equal0~3_combout\ & (\uut|pc_calculation|Equal0~0_combout\ & \uut|pc_calculation|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|pc_calculation|Equal0~1_combout\,
	datab => \uut|pc_calculation|Equal0~3_combout\,
	datac => \uut|pc_calculation|Equal0~0_combout\,
	datad => \uut|pc_calculation|Equal0~2_combout\,
	combout => \uut|pc_calculation|Equal0~4_combout\);

-- Location: LCCOMB_X66_Y30_N16
\uut|pc_calculation|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Equal0~7_combout\ = (\uut|register_file|Mux19~9_combout\ & (\uut|register_file|Mux51~9_combout\ & (\uut|register_file|Mux18~9_combout\ $ (!\uut|register_file|Mux50~9_combout\)))) # (!\uut|register_file|Mux19~9_combout\ & 
-- (!\uut|register_file|Mux51~9_combout\ & (\uut|register_file|Mux18~9_combout\ $ (!\uut|register_file|Mux50~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux19~9_combout\,
	datab => \uut|register_file|Mux18~9_combout\,
	datac => \uut|register_file|Mux50~9_combout\,
	datad => \uut|register_file|Mux51~9_combout\,
	combout => \uut|pc_calculation|Equal0~7_combout\);

-- Location: LCCOMB_X61_Y29_N6
\uut|pc_calculation|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Equal0~5_combout\ = (\uut|register_file|Mux22~9_combout\ & (\uut|register_file|Mux54~9_combout\ & (\uut|register_file|Mux23~9_combout\ $ (!\uut|register_file|Mux55~9_combout\)))) # (!\uut|register_file|Mux22~9_combout\ & 
-- (!\uut|register_file|Mux54~9_combout\ & (\uut|register_file|Mux23~9_combout\ $ (!\uut|register_file|Mux55~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux22~9_combout\,
	datab => \uut|register_file|Mux23~9_combout\,
	datac => \uut|register_file|Mux55~9_combout\,
	datad => \uut|register_file|Mux54~9_combout\,
	combout => \uut|pc_calculation|Equal0~5_combout\);

-- Location: LCCOMB_X66_Y31_N26
\uut|pc_calculation|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Equal0~8_combout\ = (\uut|register_file|Mux16~9_combout\ & (\uut|register_file|Mux48~9_combout\ & (\uut|register_file|Mux49~9_combout\ $ (!\uut|register_file|Mux17~9_combout\)))) # (!\uut|register_file|Mux16~9_combout\ & 
-- (!\uut|register_file|Mux48~9_combout\ & (\uut|register_file|Mux49~9_combout\ $ (!\uut|register_file|Mux17~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux16~9_combout\,
	datab => \uut|register_file|Mux48~9_combout\,
	datac => \uut|register_file|Mux49~9_combout\,
	datad => \uut|register_file|Mux17~9_combout\,
	combout => \uut|pc_calculation|Equal0~8_combout\);

-- Location: LCCOMB_X62_Y30_N24
\uut|pc_calculation|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Equal0~6_combout\ = (\uut|register_file|Mux52~9_combout\ & (\uut|register_file|Mux20~9_combout\ & (\uut|register_file|Mux21~9_combout\ $ (!\uut|register_file|Mux53~9_combout\)))) # (!\uut|register_file|Mux52~9_combout\ & 
-- (!\uut|register_file|Mux20~9_combout\ & (\uut|register_file|Mux21~9_combout\ $ (!\uut|register_file|Mux53~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux52~9_combout\,
	datab => \uut|register_file|Mux21~9_combout\,
	datac => \uut|register_file|Mux20~9_combout\,
	datad => \uut|register_file|Mux53~9_combout\,
	combout => \uut|pc_calculation|Equal0~6_combout\);

-- Location: LCCOMB_X62_Y33_N30
\uut|pc_calculation|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Equal0~9_combout\ = (\uut|pc_calculation|Equal0~7_combout\ & (\uut|pc_calculation|Equal0~5_combout\ & (\uut|pc_calculation|Equal0~8_combout\ & \uut|pc_calculation|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|pc_calculation|Equal0~7_combout\,
	datab => \uut|pc_calculation|Equal0~5_combout\,
	datac => \uut|pc_calculation|Equal0~8_combout\,
	datad => \uut|pc_calculation|Equal0~6_combout\,
	combout => \uut|pc_calculation|Equal0~9_combout\);

-- Location: LCCOMB_X62_Y34_N30
\uut|pc_calculation|Equal0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Equal0~11_combout\ = (\uut|register_file|Mux45~9_combout\ & (\uut|register_file|Mux13~9_combout\ & (\uut|register_file|Mux12~9_combout\ $ (!\uut|register_file|Mux44~9_combout\)))) # (!\uut|register_file|Mux45~9_combout\ & 
-- (!\uut|register_file|Mux13~9_combout\ & (\uut|register_file|Mux12~9_combout\ $ (!\uut|register_file|Mux44~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux45~9_combout\,
	datab => \uut|register_file|Mux13~9_combout\,
	datac => \uut|register_file|Mux12~9_combout\,
	datad => \uut|register_file|Mux44~9_combout\,
	combout => \uut|pc_calculation|Equal0~11_combout\);

-- Location: LCCOMB_X63_Y33_N26
\uut|pc_calculation|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Equal0~10_combout\ = (\uut|register_file|Mux15~9_combout\ & (\uut|register_file|Mux47~9_combout\ & (\uut|register_file|Mux46~9_combout\ $ (!\uut|register_file|Mux14~9_combout\)))) # (!\uut|register_file|Mux15~9_combout\ & 
-- (!\uut|register_file|Mux47~9_combout\ & (\uut|register_file|Mux46~9_combout\ $ (!\uut|register_file|Mux14~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux15~9_combout\,
	datab => \uut|register_file|Mux46~9_combout\,
	datac => \uut|register_file|Mux47~9_combout\,
	datad => \uut|register_file|Mux14~9_combout\,
	combout => \uut|pc_calculation|Equal0~10_combout\);

-- Location: LCCOMB_X65_Y27_N8
\uut|pc_calculation|Equal0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Equal0~13_combout\ = (\uut|register_file|Mux9~9_combout\ & (\uut|register_file|Mux41~9_combout\ & (\uut|register_file|Mux8~9_combout\ $ (!\uut|register_file|Mux40~9_combout\)))) # (!\uut|register_file|Mux9~9_combout\ & 
-- (!\uut|register_file|Mux41~9_combout\ & (\uut|register_file|Mux8~9_combout\ $ (!\uut|register_file|Mux40~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux9~9_combout\,
	datab => \uut|register_file|Mux8~9_combout\,
	datac => \uut|register_file|Mux40~9_combout\,
	datad => \uut|register_file|Mux41~9_combout\,
	combout => \uut|pc_calculation|Equal0~13_combout\);

-- Location: LCCOMB_X67_Y33_N20
\uut|pc_calculation|Equal0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Equal0~12_combout\ = (\uut|register_file|Mux11~9_combout\ & (\uut|register_file|Mux43~9_combout\ & (\uut|register_file|Mux10~9_combout\ $ (!\uut|register_file|Mux42~12_combout\)))) # (!\uut|register_file|Mux11~9_combout\ & 
-- (!\uut|register_file|Mux43~9_combout\ & (\uut|register_file|Mux10~9_combout\ $ (!\uut|register_file|Mux42~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux11~9_combout\,
	datab => \uut|register_file|Mux43~9_combout\,
	datac => \uut|register_file|Mux10~9_combout\,
	datad => \uut|register_file|Mux42~12_combout\,
	combout => \uut|pc_calculation|Equal0~12_combout\);

-- Location: LCCOMB_X62_Y33_N28
\uut|pc_calculation|Equal0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Equal0~14_combout\ = (\uut|pc_calculation|Equal0~11_combout\ & (\uut|pc_calculation|Equal0~10_combout\ & (\uut|pc_calculation|Equal0~13_combout\ & \uut|pc_calculation|Equal0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|pc_calculation|Equal0~11_combout\,
	datab => \uut|pc_calculation|Equal0~10_combout\,
	datac => \uut|pc_calculation|Equal0~13_combout\,
	datad => \uut|pc_calculation|Equal0~12_combout\,
	combout => \uut|pc_calculation|Equal0~14_combout\);

-- Location: LCCOMB_X62_Y33_N6
\uut|pc_calculation|Equal0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Equal0~20_combout\ = (\uut|pc_calculation|Equal0~19_combout\ & (\uut|pc_calculation|Equal0~4_combout\ & (\uut|pc_calculation|Equal0~9_combout\ & \uut|pc_calculation|Equal0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|pc_calculation|Equal0~19_combout\,
	datab => \uut|pc_calculation|Equal0~4_combout\,
	datac => \uut|pc_calculation|Equal0~9_combout\,
	datad => \uut|pc_calculation|Equal0~14_combout\,
	combout => \uut|pc_calculation|Equal0~20_combout\);

-- Location: LCCOMB_X61_Y33_N28
\uut|pc_calculation|Add0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Add0~3_combout\ = (\uut|instr_decode|Equal17~0_combout\ & ((\uut|instr_decode|Equal1~0_combout\ & ((\uut|pc_calculation|Equal0~20_combout\))) # (!\uut|instr_decode|Equal1~0_combout\ & (\uut|instr_decode|Equal2~0_combout\ & 
-- !\uut|pc_calculation|Equal0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|Equal2~0_combout\,
	datab => \uut|instr_decode|Equal17~0_combout\,
	datac => \uut|instr_decode|Equal1~0_combout\,
	datad => \uut|pc_calculation|Equal0~20_combout\,
	combout => \uut|pc_calculation|Add0~3_combout\);

-- Location: LCCOMB_X59_Y33_N14
\uut|pc_calculation|Add0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Add0~53_combout\ = (\uut|pc_calculation|Add0~52_combout\ & (\uut|pc_calculation|Add0~3_combout\ & \uut|pc_calculation|Add0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|pc_calculation|Add0~52_combout\,
	datac => \uut|pc_calculation|Add0~3_combout\,
	datad => \uut|pc_calculation|Add0~8_combout\,
	combout => \uut|pc_calculation|Add0~53_combout\);

-- Location: LCCOMB_X59_Y33_N10
\uut|pc_calculation|curr_pc[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|curr_pc[10]~10_combout\ = !\uut|pc_calculation|Add0~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|pc_calculation|Add0~51_combout\,
	combout => \uut|pc_calculation|curr_pc[10]~10_combout\);

-- Location: FF_X59_Y33_N11
\uut|pc_calculation|curr_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|pc_calculation|curr_pc[10]~10_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|pc_calculation|curr_pc\(10));

-- Location: LCCOMB_X61_Y33_N8
\uut|pc_calculation|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Add0~48_combout\ = (\uut|pc_calculation|Add0~8_combout\ & (\IRAM|auto_generated|q_a\(10) & (!\uut|instr_decode|immediate[12]~10_combout\ & \uut|pc_calculation|Add0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|pc_calculation|Add0~8_combout\,
	datab => \IRAM|auto_generated|q_a\(10),
	datac => \uut|instr_decode|immediate[12]~10_combout\,
	datad => \uut|pc_calculation|Add0~3_combout\,
	combout => \uut|pc_calculation|Add0~48_combout\);

-- Location: LCCOMB_X59_Y33_N6
\uut|pc_calculation|curr_pc[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|curr_pc[9]~9_combout\ = !\uut|pc_calculation|Add0~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|pc_calculation|Add0~47_combout\,
	combout => \uut|pc_calculation|curr_pc[9]~9_combout\);

-- Location: FF_X59_Y33_N7
\uut|pc_calculation|curr_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|pc_calculation|curr_pc[9]~9_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|pc_calculation|curr_pc\(9));

-- Location: LCCOMB_X61_Y33_N26
\uut|pc_calculation|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Add0~44_combout\ = (\uut|pc_calculation|Add0~8_combout\ & (\IRAM|auto_generated|q_a\(9) & (!\uut|instr_decode|immediate[12]~10_combout\ & \uut|pc_calculation|Add0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|pc_calculation|Add0~8_combout\,
	datab => \IRAM|auto_generated|q_a\(9),
	datac => \uut|instr_decode|immediate[12]~10_combout\,
	datad => \uut|pc_calculation|Add0~3_combout\,
	combout => \uut|pc_calculation|Add0~44_combout\);

-- Location: LCCOMB_X65_Y33_N10
\uut|pc_calculation|curr_pc[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|curr_pc[8]~8_combout\ = !\uut|pc_calculation|Add0~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|pc_calculation|Add0~43_combout\,
	combout => \uut|pc_calculation|curr_pc[8]~8_combout\);

-- Location: FF_X65_Y33_N11
\uut|pc_calculation|curr_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|pc_calculation|curr_pc[8]~8_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|pc_calculation|curr_pc\(8));

-- Location: LCCOMB_X61_Y33_N0
\uut|pc_calculation|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Add0~40_combout\ = (\uut|pc_calculation|Add0~8_combout\ & (\IRAM|auto_generated|q_a\(8) & (!\uut|instr_decode|immediate[12]~10_combout\ & \uut|pc_calculation|Add0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|pc_calculation|Add0~8_combout\,
	datab => \IRAM|auto_generated|q_a\(8),
	datac => \uut|instr_decode|immediate[12]~10_combout\,
	datad => \uut|pc_calculation|Add0~3_combout\,
	combout => \uut|pc_calculation|Add0~40_combout\);

-- Location: LCCOMB_X60_Y35_N24
\uut|pc_calculation|curr_pc[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|curr_pc[7]~7_combout\ = !\uut|pc_calculation|Add0~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|pc_calculation|Add0~39_combout\,
	combout => \uut|pc_calculation|curr_pc[7]~7_combout\);

-- Location: FF_X60_Y35_N25
\uut|pc_calculation|curr_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|pc_calculation|curr_pc[7]~7_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|pc_calculation|curr_pc\(7));

-- Location: LCCOMB_X60_Y33_N2
\uut|pc_calculation|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Add0~36_combout\ = (!\uut|instr_decode|immediate[12]~10_combout\ & (\IRAM|auto_generated|q_a\(7) & (\uut|pc_calculation|Add0~8_combout\ & \uut|pc_calculation|Add0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|immediate[12]~10_combout\,
	datab => \IRAM|auto_generated|q_a\(7),
	datac => \uut|pc_calculation|Add0~8_combout\,
	datad => \uut|pc_calculation|Add0~3_combout\,
	combout => \uut|pc_calculation|Add0~36_combout\);

-- Location: LCCOMB_X59_Y33_N16
\uut|pc_calculation|curr_pc[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|curr_pc[6]~6_combout\ = !\uut|pc_calculation|Add0~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|pc_calculation|Add0~35_combout\,
	combout => \uut|pc_calculation|curr_pc[6]~6_combout\);

-- Location: FF_X59_Y33_N17
\uut|pc_calculation|curr_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|pc_calculation|curr_pc[6]~6_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|pc_calculation|curr_pc\(6));

-- Location: LCCOMB_X61_Y33_N10
\uut|pc_calculation|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Add0~32_combout\ = (\uut|pc_calculation|Add0~8_combout\ & (\IRAM|auto_generated|q_a\(6) & (!\uut|instr_decode|immediate[12]~10_combout\ & \uut|pc_calculation|Add0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|pc_calculation|Add0~8_combout\,
	datab => \IRAM|auto_generated|q_a\(6),
	datac => \uut|instr_decode|immediate[12]~10_combout\,
	datad => \uut|pc_calculation|Add0~3_combout\,
	combout => \uut|pc_calculation|Add0~32_combout\);

-- Location: LCCOMB_X61_Y35_N20
\uut|pc_calculation|curr_pc[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|curr_pc[5]~5_combout\ = !\uut|pc_calculation|Add0~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|pc_calculation|Add0~31_combout\,
	combout => \uut|pc_calculation|curr_pc[5]~5_combout\);

-- Location: FF_X61_Y35_N21
\uut|pc_calculation|curr_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|pc_calculation|curr_pc[5]~5_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|pc_calculation|curr_pc\(5));

-- Location: LCCOMB_X61_Y33_N16
\uut|pc_calculation|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Add0~28_combout\ = (\uut|pc_calculation|Add0~8_combout\ & (\IRAM|auto_generated|q_a\(5) & (!\uut|instr_decode|immediate[12]~10_combout\ & \uut|pc_calculation|Add0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|pc_calculation|Add0~8_combout\,
	datab => \IRAM|auto_generated|q_a\(5),
	datac => \uut|instr_decode|immediate[12]~10_combout\,
	datad => \uut|pc_calculation|Add0~3_combout\,
	combout => \uut|pc_calculation|Add0~28_combout\);

-- Location: LCCOMB_X61_Y35_N0
\uut|pc_calculation|curr_pc[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|curr_pc[4]~4_combout\ = !\uut|pc_calculation|Add0~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|pc_calculation|Add0~27_combout\,
	combout => \uut|pc_calculation|curr_pc[4]~4_combout\);

-- Location: FF_X61_Y35_N1
\uut|pc_calculation|curr_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|pc_calculation|curr_pc[4]~4_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|pc_calculation|curr_pc\(4));

-- Location: LCCOMB_X61_Y33_N14
\uut|pc_calculation|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Add0~24_combout\ = (\uut|pc_calculation|Add0~8_combout\ & (\IRAM|auto_generated|q_a\(4) & (!\uut|instr_decode|immediate[12]~10_combout\ & \uut|pc_calculation|Add0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|pc_calculation|Add0~8_combout\,
	datab => \IRAM|auto_generated|q_a\(4),
	datac => \uut|instr_decode|immediate[12]~10_combout\,
	datad => \uut|pc_calculation|Add0~3_combout\,
	combout => \uut|pc_calculation|Add0~24_combout\);

-- Location: LCCOMB_X59_Y33_N4
\uut|pc_calculation|curr_pc[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|curr_pc[3]~3_combout\ = !\uut|pc_calculation|Add0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|pc_calculation|Add0~23_combout\,
	combout => \uut|pc_calculation|curr_pc[3]~3_combout\);

-- Location: FF_X59_Y33_N5
\uut|pc_calculation|curr_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|pc_calculation|curr_pc[3]~3_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|pc_calculation|curr_pc\(3));

-- Location: LCCOMB_X61_Y33_N2
\uut|pc_calculation|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Add0~16_combout\ = (\uut|pc_calculation|Add0~8_combout\ & (\IRAM|auto_generated|q_a\(2) & (!\uut|instr_decode|immediate[12]~10_combout\ & \uut|pc_calculation|Add0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|pc_calculation|Add0~8_combout\,
	datab => \IRAM|auto_generated|q_a\(2),
	datac => \uut|instr_decode|immediate[12]~10_combout\,
	datad => \uut|pc_calculation|Add0~3_combout\,
	combout => \uut|pc_calculation|Add0~16_combout\);

-- Location: LCCOMB_X61_Y35_N8
\uut|pc_calculation|curr_pc[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|curr_pc[2]~2_combout\ = !\uut|pc_calculation|Add0~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|pc_calculation|Add0~19_combout\,
	combout => \uut|pc_calculation|curr_pc[2]~2_combout\);

-- Location: FF_X61_Y35_N9
\uut|pc_calculation|curr_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|pc_calculation|curr_pc[2]~2_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|pc_calculation|curr_pc\(2));

-- Location: LCCOMB_X61_Y33_N20
\uut|pc_calculation|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Add0~12_combout\ = (\uut|pc_calculation|Add0~8_combout\ & (\IRAM|auto_generated|q_a\(1) & (!\uut|instr_decode|immediate[12]~10_combout\ & \uut|pc_calculation|Add0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|pc_calculation|Add0~8_combout\,
	datab => \IRAM|auto_generated|q_a\(1),
	datac => \uut|instr_decode|immediate[12]~10_combout\,
	datad => \uut|pc_calculation|Add0~3_combout\,
	combout => \uut|pc_calculation|Add0~12_combout\);

-- Location: LCCOMB_X60_Y35_N20
\uut|pc_calculation|curr_pc[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|curr_pc[1]~1_combout\ = !\uut|pc_calculation|Add0~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|pc_calculation|Add0~15_combout\,
	combout => \uut|pc_calculation|curr_pc[1]~1_combout\);

-- Location: FF_X60_Y35_N21
\uut|pc_calculation|curr_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|pc_calculation|curr_pc[1]~1_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|pc_calculation|curr_pc\(1));

-- Location: LCCOMB_X60_Y33_N30
\uut|pc_calculation|Add0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Add0~58_combout\ = (((!\uut|instr_decode|immediate[12]~10_combout\ & \IRAM|auto_generated|q_a\(0))) # (!\uut|pc_calculation|Add0~3_combout\)) # (!\uut|pc_calculation|Add0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|immediate[12]~10_combout\,
	datab => \IRAM|auto_generated|q_a\(0),
	datac => \uut|pc_calculation|Add0~8_combout\,
	datad => \uut|pc_calculation|Add0~3_combout\,
	combout => \uut|pc_calculation|Add0~58_combout\);

-- Location: LCCOMB_X60_Y35_N0
\uut|pc_calculation|curr_pc[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|curr_pc[0]~0_combout\ = !\uut|pc_calculation|Add0~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|pc_calculation|Add0~11_combout\,
	combout => \uut|pc_calculation|curr_pc[0]~0_combout\);

-- Location: FF_X60_Y35_N1
\uut|pc_calculation|curr_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|pc_calculation|curr_pc[0]~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|pc_calculation|curr_pc\(0));

-- Location: LCCOMB_X60_Y33_N4
\uut|pc_calculation|Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Add0~9_combout\ = (\uut|pc_calculation|Add0~58_combout\ & (\uut|pc_calculation|curr_pc\(0) $ (GND))) # (!\uut|pc_calculation|Add0~58_combout\ & (!\uut|pc_calculation|curr_pc\(0) & VCC))
-- \uut|pc_calculation|Add0~10\ = CARRY((\uut|pc_calculation|Add0~58_combout\ & !\uut|pc_calculation|curr_pc\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|pc_calculation|Add0~58_combout\,
	datab => \uut|pc_calculation|curr_pc\(0),
	datad => VCC,
	combout => \uut|pc_calculation|Add0~9_combout\,
	cout => \uut|pc_calculation|Add0~10\);

-- Location: LCCOMB_X60_Y33_N6
\uut|pc_calculation|Add0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Add0~13_combout\ = (\uut|pc_calculation|Add0~12_combout\ & ((\uut|pc_calculation|curr_pc\(1) & (!\uut|pc_calculation|Add0~10\)) # (!\uut|pc_calculation|curr_pc\(1) & (\uut|pc_calculation|Add0~10\ & VCC)))) # 
-- (!\uut|pc_calculation|Add0~12_combout\ & ((\uut|pc_calculation|curr_pc\(1) & ((\uut|pc_calculation|Add0~10\) # (GND))) # (!\uut|pc_calculation|curr_pc\(1) & (!\uut|pc_calculation|Add0~10\))))
-- \uut|pc_calculation|Add0~14\ = CARRY((\uut|pc_calculation|Add0~12_combout\ & (\uut|pc_calculation|curr_pc\(1) & !\uut|pc_calculation|Add0~10\)) # (!\uut|pc_calculation|Add0~12_combout\ & ((\uut|pc_calculation|curr_pc\(1)) # 
-- (!\uut|pc_calculation|Add0~10\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|pc_calculation|Add0~12_combout\,
	datab => \uut|pc_calculation|curr_pc\(1),
	datad => VCC,
	cin => \uut|pc_calculation|Add0~10\,
	combout => \uut|pc_calculation|Add0~13_combout\,
	cout => \uut|pc_calculation|Add0~14\);

-- Location: LCCOMB_X60_Y33_N8
\uut|pc_calculation|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Add0~17_combout\ = ((\uut|pc_calculation|Add0~16_combout\ $ (\uut|pc_calculation|curr_pc\(2) $ (\uut|pc_calculation|Add0~14\)))) # (GND)
-- \uut|pc_calculation|Add0~18\ = CARRY((\uut|pc_calculation|Add0~16_combout\ & ((!\uut|pc_calculation|Add0~14\) # (!\uut|pc_calculation|curr_pc\(2)))) # (!\uut|pc_calculation|Add0~16_combout\ & (!\uut|pc_calculation|curr_pc\(2) & 
-- !\uut|pc_calculation|Add0~14\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|pc_calculation|Add0~16_combout\,
	datab => \uut|pc_calculation|curr_pc\(2),
	datad => VCC,
	cin => \uut|pc_calculation|Add0~14\,
	combout => \uut|pc_calculation|Add0~17_combout\,
	cout => \uut|pc_calculation|Add0~18\);

-- Location: LCCOMB_X60_Y33_N10
\uut|pc_calculation|Add0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Add0~21_combout\ = (\uut|pc_calculation|Add0~20_combout\ & ((\uut|pc_calculation|curr_pc\(3) & (!\uut|pc_calculation|Add0~18\)) # (!\uut|pc_calculation|curr_pc\(3) & (\uut|pc_calculation|Add0~18\ & VCC)))) # 
-- (!\uut|pc_calculation|Add0~20_combout\ & ((\uut|pc_calculation|curr_pc\(3) & ((\uut|pc_calculation|Add0~18\) # (GND))) # (!\uut|pc_calculation|curr_pc\(3) & (!\uut|pc_calculation|Add0~18\))))
-- \uut|pc_calculation|Add0~22\ = CARRY((\uut|pc_calculation|Add0~20_combout\ & (\uut|pc_calculation|curr_pc\(3) & !\uut|pc_calculation|Add0~18\)) # (!\uut|pc_calculation|Add0~20_combout\ & ((\uut|pc_calculation|curr_pc\(3)) # 
-- (!\uut|pc_calculation|Add0~18\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|pc_calculation|Add0~20_combout\,
	datab => \uut|pc_calculation|curr_pc\(3),
	datad => VCC,
	cin => \uut|pc_calculation|Add0~18\,
	combout => \uut|pc_calculation|Add0~21_combout\,
	cout => \uut|pc_calculation|Add0~22\);

-- Location: LCCOMB_X60_Y33_N12
\uut|pc_calculation|Add0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Add0~25_combout\ = ((\uut|pc_calculation|curr_pc\(4) $ (\uut|pc_calculation|Add0~24_combout\ $ (\uut|pc_calculation|Add0~22\)))) # (GND)
-- \uut|pc_calculation|Add0~26\ = CARRY((\uut|pc_calculation|curr_pc\(4) & (\uut|pc_calculation|Add0~24_combout\ & !\uut|pc_calculation|Add0~22\)) # (!\uut|pc_calculation|curr_pc\(4) & ((\uut|pc_calculation|Add0~24_combout\) # 
-- (!\uut|pc_calculation|Add0~22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|pc_calculation|curr_pc\(4),
	datab => \uut|pc_calculation|Add0~24_combout\,
	datad => VCC,
	cin => \uut|pc_calculation|Add0~22\,
	combout => \uut|pc_calculation|Add0~25_combout\,
	cout => \uut|pc_calculation|Add0~26\);

-- Location: LCCOMB_X60_Y33_N14
\uut|pc_calculation|Add0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Add0~29_combout\ = (\uut|pc_calculation|curr_pc\(5) & ((\uut|pc_calculation|Add0~28_combout\ & (!\uut|pc_calculation|Add0~26\)) # (!\uut|pc_calculation|Add0~28_combout\ & ((\uut|pc_calculation|Add0~26\) # (GND))))) # 
-- (!\uut|pc_calculation|curr_pc\(5) & ((\uut|pc_calculation|Add0~28_combout\ & (\uut|pc_calculation|Add0~26\ & VCC)) # (!\uut|pc_calculation|Add0~28_combout\ & (!\uut|pc_calculation|Add0~26\))))
-- \uut|pc_calculation|Add0~30\ = CARRY((\uut|pc_calculation|curr_pc\(5) & ((!\uut|pc_calculation|Add0~26\) # (!\uut|pc_calculation|Add0~28_combout\))) # (!\uut|pc_calculation|curr_pc\(5) & (!\uut|pc_calculation|Add0~28_combout\ & 
-- !\uut|pc_calculation|Add0~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|pc_calculation|curr_pc\(5),
	datab => \uut|pc_calculation|Add0~28_combout\,
	datad => VCC,
	cin => \uut|pc_calculation|Add0~26\,
	combout => \uut|pc_calculation|Add0~29_combout\,
	cout => \uut|pc_calculation|Add0~30\);

-- Location: LCCOMB_X60_Y33_N16
\uut|pc_calculation|Add0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Add0~33_combout\ = ((\uut|pc_calculation|curr_pc\(6) $ (\uut|pc_calculation|Add0~32_combout\ $ (\uut|pc_calculation|Add0~30\)))) # (GND)
-- \uut|pc_calculation|Add0~34\ = CARRY((\uut|pc_calculation|curr_pc\(6) & (\uut|pc_calculation|Add0~32_combout\ & !\uut|pc_calculation|Add0~30\)) # (!\uut|pc_calculation|curr_pc\(6) & ((\uut|pc_calculation|Add0~32_combout\) # 
-- (!\uut|pc_calculation|Add0~30\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|pc_calculation|curr_pc\(6),
	datab => \uut|pc_calculation|Add0~32_combout\,
	datad => VCC,
	cin => \uut|pc_calculation|Add0~30\,
	combout => \uut|pc_calculation|Add0~33_combout\,
	cout => \uut|pc_calculation|Add0~34\);

-- Location: LCCOMB_X60_Y33_N18
\uut|pc_calculation|Add0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Add0~37_combout\ = (\uut|pc_calculation|curr_pc\(7) & ((\uut|pc_calculation|Add0~36_combout\ & (!\uut|pc_calculation|Add0~34\)) # (!\uut|pc_calculation|Add0~36_combout\ & ((\uut|pc_calculation|Add0~34\) # (GND))))) # 
-- (!\uut|pc_calculation|curr_pc\(7) & ((\uut|pc_calculation|Add0~36_combout\ & (\uut|pc_calculation|Add0~34\ & VCC)) # (!\uut|pc_calculation|Add0~36_combout\ & (!\uut|pc_calculation|Add0~34\))))
-- \uut|pc_calculation|Add0~38\ = CARRY((\uut|pc_calculation|curr_pc\(7) & ((!\uut|pc_calculation|Add0~34\) # (!\uut|pc_calculation|Add0~36_combout\))) # (!\uut|pc_calculation|curr_pc\(7) & (!\uut|pc_calculation|Add0~36_combout\ & 
-- !\uut|pc_calculation|Add0~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|pc_calculation|curr_pc\(7),
	datab => \uut|pc_calculation|Add0~36_combout\,
	datad => VCC,
	cin => \uut|pc_calculation|Add0~34\,
	combout => \uut|pc_calculation|Add0~37_combout\,
	cout => \uut|pc_calculation|Add0~38\);

-- Location: LCCOMB_X60_Y33_N20
\uut|pc_calculation|Add0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Add0~41_combout\ = ((\uut|pc_calculation|curr_pc\(8) $ (\uut|pc_calculation|Add0~40_combout\ $ (\uut|pc_calculation|Add0~38\)))) # (GND)
-- \uut|pc_calculation|Add0~42\ = CARRY((\uut|pc_calculation|curr_pc\(8) & (\uut|pc_calculation|Add0~40_combout\ & !\uut|pc_calculation|Add0~38\)) # (!\uut|pc_calculation|curr_pc\(8) & ((\uut|pc_calculation|Add0~40_combout\) # 
-- (!\uut|pc_calculation|Add0~38\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|pc_calculation|curr_pc\(8),
	datab => \uut|pc_calculation|Add0~40_combout\,
	datad => VCC,
	cin => \uut|pc_calculation|Add0~38\,
	combout => \uut|pc_calculation|Add0~41_combout\,
	cout => \uut|pc_calculation|Add0~42\);

-- Location: LCCOMB_X60_Y33_N22
\uut|pc_calculation|Add0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Add0~45_combout\ = (\uut|pc_calculation|curr_pc\(9) & ((\uut|pc_calculation|Add0~44_combout\ & (!\uut|pc_calculation|Add0~42\)) # (!\uut|pc_calculation|Add0~44_combout\ & ((\uut|pc_calculation|Add0~42\) # (GND))))) # 
-- (!\uut|pc_calculation|curr_pc\(9) & ((\uut|pc_calculation|Add0~44_combout\ & (\uut|pc_calculation|Add0~42\ & VCC)) # (!\uut|pc_calculation|Add0~44_combout\ & (!\uut|pc_calculation|Add0~42\))))
-- \uut|pc_calculation|Add0~46\ = CARRY((\uut|pc_calculation|curr_pc\(9) & ((!\uut|pc_calculation|Add0~42\) # (!\uut|pc_calculation|Add0~44_combout\))) # (!\uut|pc_calculation|curr_pc\(9) & (!\uut|pc_calculation|Add0~44_combout\ & 
-- !\uut|pc_calculation|Add0~42\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|pc_calculation|curr_pc\(9),
	datab => \uut|pc_calculation|Add0~44_combout\,
	datad => VCC,
	cin => \uut|pc_calculation|Add0~42\,
	combout => \uut|pc_calculation|Add0~45_combout\,
	cout => \uut|pc_calculation|Add0~46\);

-- Location: LCCOMB_X60_Y33_N24
\uut|pc_calculation|Add0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Add0~49_combout\ = ((\uut|pc_calculation|curr_pc\(10) $ (\uut|pc_calculation|Add0~48_combout\ $ (\uut|pc_calculation|Add0~46\)))) # (GND)
-- \uut|pc_calculation|Add0~50\ = CARRY((\uut|pc_calculation|curr_pc\(10) & (\uut|pc_calculation|Add0~48_combout\ & !\uut|pc_calculation|Add0~46\)) # (!\uut|pc_calculation|curr_pc\(10) & ((\uut|pc_calculation|Add0~48_combout\) # 
-- (!\uut|pc_calculation|Add0~46\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|pc_calculation|curr_pc\(10),
	datab => \uut|pc_calculation|Add0~48_combout\,
	datad => VCC,
	cin => \uut|pc_calculation|Add0~46\,
	combout => \uut|pc_calculation|Add0~49_combout\,
	cout => \uut|pc_calculation|Add0~50\);

-- Location: LCCOMB_X60_Y33_N26
\uut|pc_calculation|Add0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Add0~54_combout\ = \uut|pc_calculation|curr_pc\(11) $ (\uut|pc_calculation|Add0~50\ $ (!\uut|pc_calculation|Add0~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uut|pc_calculation|curr_pc\(11),
	datad => \uut|pc_calculation|Add0~53_combout\,
	cin => \uut|pc_calculation|Add0~50\,
	combout => \uut|pc_calculation|Add0~54_combout\);

-- Location: LCCOMB_X60_Y33_N28
\uut|pc_calculation|Add0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Add0~56_combout\ = (\uut|instr_decode|Equal17~1_combout\ & (\uut|register_file|Mux20~9_combout\)) # (!\uut|instr_decode|Equal17~1_combout\ & ((\uut|pc_calculation|Add0~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux20~9_combout\,
	datac => \uut|pc_calculation|Add0~54_combout\,
	datad => \uut|instr_decode|Equal17~1_combout\,
	combout => \uut|pc_calculation|Add0~56_combout\);

-- Location: M9K_X64_Y27_N0
\IRAM|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000340003004000000000000000000000000000000000000000000000005040000000000000000000000000000140",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/hgarg/Downloads/ass4_evgeny/imemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "altsyncram:IRAM|altsyncram_84v3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \IRAM|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \IRAM|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \IRAM|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: LCCOMB_X65_Y31_N14
\uut|instr_decode|rs2[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|rs2[0]~13_combout\ = (\uut|instr_decode|rs2[0]~8_combout\ & (((\IRAM|auto_generated|q_a\(16))))) # (!\uut|instr_decode|rs2[0]~8_combout\ & (\IRAM|auto_generated|q_a\(20) & (\IRAM|auto_generated|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[0]~8_combout\,
	datab => \IRAM|auto_generated|q_a\(20),
	datac => \IRAM|auto_generated|q_a\(24),
	datad => \IRAM|auto_generated|q_a\(16),
	combout => \uut|instr_decode|rs2[0]~13_combout\);

-- Location: LCCOMB_X65_Y31_N0
\uut|instr_decode|rs2[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|rs2[0]~17_combout\ = (\uut|instr_decode|Equal15~0_combout\ & ((\uut|instr_decode|rs2[0]~10_combout\ & (\IRAM|auto_generated|q_a\(12))) # (!\uut|instr_decode|rs2[0]~10_combout\ & ((\uut|instr_decode|rs2[0]~13_combout\))))) # 
-- (!\uut|instr_decode|Equal15~0_combout\ & (\IRAM|auto_generated|q_a\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|Equal15~0_combout\,
	datab => \IRAM|auto_generated|q_a\(12),
	datac => \uut|instr_decode|rs2[0]~13_combout\,
	datad => \uut|instr_decode|rs2[0]~10_combout\,
	combout => \uut|instr_decode|rs2[0]~17_combout\);

-- Location: FF_X62_Y32_N5
\uut|register_file|reg_out[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[4]~30_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[11][4]~q\);

-- Location: FF_X62_Y34_N23
\uut|register_file|reg_out[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[4]~30_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[9][4]~q\);

-- Location: LCCOMB_X66_Y32_N26
\uut|register_file|reg_out[8][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[8][4]~feeder_combout\ = \uut|rf_in1[4]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[4]~30_combout\,
	combout => \uut|register_file|reg_out[8][4]~feeder_combout\);

-- Location: FF_X66_Y32_N27
\uut|register_file|reg_out[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[8][4]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[8][4]~q\);

-- Location: FF_X62_Y32_N13
\uut|register_file|reg_out[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[4]~30_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[10][4]~q\);

-- Location: LCCOMB_X62_Y32_N12
\uut|register_file|Mux59~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux59~2_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|reg_out[10][4]~q\))) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & (\uut|register_file|reg_out[8][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[0]~17_combout\,
	datab => \uut|register_file|reg_out[8][4]~q\,
	datac => \uut|register_file|reg_out[10][4]~q\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux59~2_combout\);

-- Location: LCCOMB_X62_Y34_N22
\uut|register_file|Mux59~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux59~3_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|Mux59~2_combout\ & (\uut|register_file|reg_out[11][4]~q\)) # (!\uut|register_file|Mux59~2_combout\ & ((\uut|register_file|reg_out[9][4]~q\))))) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|Mux59~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[0]~17_combout\,
	datab => \uut|register_file|reg_out[11][4]~q\,
	datac => \uut|register_file|reg_out[9][4]~q\,
	datad => \uut|register_file|Mux59~2_combout\,
	combout => \uut|register_file|Mux59~3_combout\);

-- Location: FF_X61_Y33_N31
\uut|register_file|reg_out[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[4]~30_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[15][4]~q\);

-- Location: LCCOMB_X59_Y34_N28
\uut|register_file|reg_out[14][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|reg_out[14][4]~feeder_combout\ = \uut|rf_in1[4]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|rf_in1[4]~30_combout\,
	combout => \uut|register_file|reg_out[14][4]~feeder_combout\);

-- Location: FF_X59_Y34_N29
\uut|register_file|reg_out[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|register_file|reg_out[14][4]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \uut|register_file|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[14][4]~q\);

-- Location: FF_X60_Y29_N27
\uut|register_file|reg_out[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[4]~30_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[12][4]~q\);

-- Location: FF_X60_Y29_N1
\uut|register_file|reg_out[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[4]~30_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[13][4]~q\);

-- Location: LCCOMB_X60_Y29_N0
\uut|register_file|Mux59~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux59~0_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|reg_out[13][4]~q\) # (\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|instr_decode|rs2[0]~17_combout\ & (\uut|register_file|reg_out[12][4]~q\ & 
-- ((!\uut|instr_decode|rs2[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[12][4]~q\,
	datab => \uut|instr_decode|rs2[0]~17_combout\,
	datac => \uut|register_file|reg_out[13][4]~q\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux59~0_combout\);

-- Location: LCCOMB_X59_Y34_N12
\uut|register_file|Mux59~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux59~1_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|Mux59~0_combout\ & (\uut|register_file|reg_out[15][4]~q\)) # (!\uut|register_file|Mux59~0_combout\ & ((\uut|register_file|reg_out[14][4]~q\))))) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|register_file|Mux59~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[15][4]~q\,
	datab => \uut|register_file|reg_out[14][4]~q\,
	datac => \uut|instr_decode|rs2[1]~16_combout\,
	datad => \uut|register_file|Mux59~0_combout\,
	combout => \uut|register_file|Mux59~1_combout\);

-- Location: LCCOMB_X59_Y34_N22
\uut|register_file|Mux59~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux59~4_combout\ = (\uut|instr_decode|rs2[3]~15_combout\ & ((\uut|instr_decode|rs2[2]~18_combout\ & ((\uut|register_file|Mux59~1_combout\))) # (!\uut|instr_decode|rs2[2]~18_combout\ & (\uut|register_file|Mux59~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux59~3_combout\,
	datab => \uut|instr_decode|rs2[3]~15_combout\,
	datac => \uut|instr_decode|rs2[2]~18_combout\,
	datad => \uut|register_file|Mux59~1_combout\,
	combout => \uut|register_file|Mux59~4_combout\);

-- Location: LCCOMB_X59_Y34_N16
\uut|register_file|Mux59~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux59~9_combout\ = (\uut|register_file|Mux59~4_combout\) # ((!\uut|instr_decode|rs2[3]~15_combout\ & \uut|register_file|Mux59~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|instr_decode|rs2[3]~15_combout\,
	datac => \uut|register_file|Mux59~4_combout\,
	datad => \uut|register_file|Mux59~8_combout\,
	combout => \uut|register_file|Mux59~9_combout\);

-- Location: LCCOMB_X58_Y34_N12
\bus1|M2_RDATABUS[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|M2_RDATABUS[4]~5_combout\ = (\bus1|M2_RDATABUS[3]~0_combout\ & ((\bus1|c2_rdatabus[4]~128_combout\) # (\bus1|c2_rdatabus[4]~137_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[4]~128_combout\,
	datab => \bus1|c2_rdatabus[4]~137_combout\,
	datac => \bus1|M2_RDATABUS[3]~0_combout\,
	combout => \bus1|M2_RDATABUS[4]~5_combout\);

-- Location: FF_X58_Y34_N13
\my_dma|data_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus1|M2_RDATABUS[4]~5_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|DMA_RFile~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|data_reg\(4));

-- Location: LCCOMB_X59_Y34_N26
\bus1|c1_wdatabus[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_wdatabus[4]~5_combout\ = (\bus1|c1_wdatabus[31]~0_combout\ & ((\my_dma|data_reg\(4)) # ((\uut|register_file|Mux59~9_combout\ & \uut|instr_decode|Equal15~1_combout\)))) # (!\bus1|c1_wdatabus[31]~0_combout\ & (\uut|register_file|Mux59~9_combout\ & 
-- (\uut|instr_decode|Equal15~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_wdatabus[31]~0_combout\,
	datab => \uut|register_file|Mux59~9_combout\,
	datac => \uut|instr_decode|Equal15~1_combout\,
	datad => \my_dma|data_reg\(4),
	combout => \bus1|c1_wdatabus[4]~5_combout\);

-- Location: LCCOMB_X56_Y28_N0
\bus1|S4_WDATABUS[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S4_WDATABUS[4]~4_combout\ = (\bus1|c1_op~9_combout\ & (\bus1|c1_op.master.default~0_combout\ & \bus1|c1_wdatabus[4]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c1_op~9_combout\,
	datac => \bus1|c1_op.master.default~0_combout\,
	datad => \bus1|c1_wdatabus[4]~5_combout\,
	combout => \bus1|S4_WDATABUS[4]~4_combout\);

-- Location: FF_X56_Y28_N7
\my_dma|wstep_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[4]~4_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|wstep_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstep_reg\(4));

-- Location: LCCOMB_X55_Y29_N24
\my_dma|waddr_reg[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|waddr_reg[4]~feeder_combout\ = \my_dma|waddr_reg[4]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_dma|waddr_reg[4]~24_combout\,
	combout => \my_dma|waddr_reg[4]~feeder_combout\);

-- Location: FF_X55_Y29_N25
\my_dma|waddr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|waddr_reg[4]~feeder_combout\,
	asdata => \my_dma|wstart_reg\(4),
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|waddr_reg\(4));

-- Location: LCCOMB_X55_Y29_N22
\my_dma|Selector72~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|Selector72~0_combout\ = (\my_dma|DMA_State.dma_waddr~q\ & (\my_dma|waddr_reg\(4))) # (!\my_dma|DMA_State.dma_waddr~q\ & ((\my_dma|raddr_reg\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_dma|waddr_reg\(4),
	datac => \my_dma|raddr_reg\(4),
	datad => \my_dma|DMA_State.dma_waddr~q\,
	combout => \my_dma|Selector72~0_combout\);

-- Location: LCCOMB_X60_Y27_N14
\my_dma|M2_ADDRBUS[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|M2_ADDRBUS\(4) = (GLOBAL(\my_dma|M2_ADDRBUS~0clkctrl_outclk\) & ((\my_dma|M2_ADDRBUS\(4)))) # (!GLOBAL(\my_dma|M2_ADDRBUS~0clkctrl_outclk\) & (\my_dma|Selector72~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|Selector72~0_combout\,
	datac => \my_dma|M2_ADDRBUS\(4),
	datad => \my_dma|M2_ADDRBUS~0clkctrl_outclk\,
	combout => \my_dma|M2_ADDRBUS\(4));

-- Location: LCCOMB_X60_Y27_N2
\bus1|c1_addrbus[4]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_addrbus[4]~12_combout\ = (\uut|pc_calculation|Add0~2_combout\ & (((\uut|memory_logic|Add0~8_combout\)))) # (!\uut|pc_calculation|Add0~2_combout\ & (\my_dma|M2_ADDRBUS\(4) & (\bus1|c1_op.master.m2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|pc_calculation|Add0~2_combout\,
	datab => \my_dma|M2_ADDRBUS\(4),
	datac => \bus1|c1_op.master.m2~0_combout\,
	datad => \uut|memory_logic|Add0~8_combout\,
	combout => \bus1|c1_addrbus[4]~12_combout\);

-- Location: LCCOMB_X60_Y27_N30
\bus1|c1_addrbus[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_addrbus[4]~25_combout\ = (\bus1|c1_addrbus~2_combout\ & \bus1|c1_addrbus[4]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|c1_addrbus~2_combout\,
	datad => \bus1|c1_addrbus[4]~12_combout\,
	combout => \bus1|c1_addrbus[4]~25_combout\);

-- Location: LCCOMB_X60_Y27_N0
\bus1|S1_ADDRBUS[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S1_ADDRBUS[4]~4_combout\ = (\bus1|c1_op.master.default~0_combout\ & (\bus1|process_1~3_combout\ & (\bus1|c1_addrbus[4]~25_combout\ & !\bus1|c1_addrbus[13]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_op.master.default~0_combout\,
	datab => \bus1|process_1~3_combout\,
	datac => \bus1|c1_addrbus[4]~25_combout\,
	datad => \bus1|c1_addrbus[13]~6_combout\,
	combout => \bus1|S1_ADDRBUS[4]~4_combout\);

-- Location: M9K_X37_Y28_N0
\DRAM|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000258500000000000000000000000000000000000000000000000000000000000AD6B5",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/hgarg/Downloads/ass4_evgeny/dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "altsyncram:DRAM|altsyncram_2f04:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \bus1|S1_MW~combout\,
	portare => \bus1|S1_MR~combout\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \DRAM|auto_generated|_~0_combout\,
	portadatain => \DRAM|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \DRAM|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DRAM|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y28_N8
\bus1|c2_rdatabus[12]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[12]~48_combout\ = (\bus1|c2_op.op.read~q\ & (\bus1|c2_op.slave.s1~q\ & (!\bus1|c2_rdatabus[21]~1_combout\ & \DRAM|auto_generated|ram_block1a12~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_op.op.read~q\,
	datab => \bus1|c2_op.slave.s1~q\,
	datac => \bus1|c2_rdatabus[21]~1_combout\,
	datad => \DRAM|auto_generated|ram_block1a12~portadataout\,
	combout => \bus1|c2_rdatabus[12]~48_combout\);

-- Location: LCCOMB_X60_Y28_N22
\bus1|M2_RDATABUS[12]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|M2_RDATABUS[12]~13_combout\ = (\bus1|M2_RDATABUS[3]~0_combout\ & ((\bus1|c2_rdatabus[12]~48_combout\) # (\bus1|c2_rdatabus[12]~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|M2_RDATABUS[3]~0_combout\,
	datac => \bus1|c2_rdatabus[12]~48_combout\,
	datad => \bus1|c2_rdatabus[12]~57_combout\,
	combout => \bus1|M2_RDATABUS[12]~13_combout\);

-- Location: FF_X60_Y28_N23
\my_dma|data_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus1|M2_RDATABUS[12]~13_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|DMA_RFile~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|data_reg\(12));

-- Location: LCCOMB_X60_Y28_N4
\bus1|c1_wdatabus[12]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_wdatabus[12]~13_combout\ = (\my_dma|data_reg\(12) & ((\bus1|c1_wdatabus[31]~0_combout\) # ((\uut|instr_decode|Equal15~1_combout\ & \uut|register_file|Mux51~9_combout\)))) # (!\my_dma|data_reg\(12) & (\uut|instr_decode|Equal15~1_combout\ & 
-- ((\uut|register_file|Mux51~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|data_reg\(12),
	datab => \uut|instr_decode|Equal15~1_combout\,
	datac => \bus1|c1_wdatabus[31]~0_combout\,
	datad => \uut|register_file|Mux51~9_combout\,
	combout => \bus1|c1_wdatabus[12]~13_combout\);

-- Location: LCCOMB_X56_Y27_N0
\bus1|S4_WDATABUS[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S4_WDATABUS[12]~12_combout\ = (\bus1|c1_op~9_combout\ & (\bus1|c1_op.master.default~0_combout\ & \bus1|c1_wdatabus[12]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_op~9_combout\,
	datab => \bus1|c1_op.master.default~0_combout\,
	datad => \bus1|c1_wdatabus[12]~13_combout\,
	combout => \bus1|S4_WDATABUS[12]~12_combout\);

-- Location: FF_X56_Y27_N27
\my_dma|wstep_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[12]~12_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|wstep_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstep_reg\(12));

-- Location: LCCOMB_X54_Y29_N24
\my_dma|waddr_reg[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|waddr_reg[12]~40_combout\ = ((\my_dma|waddr_reg\(12) $ (\my_dma|wstep_reg\(12) $ (!\my_dma|waddr_reg[11]~39\)))) # (GND)
-- \my_dma|waddr_reg[12]~41\ = CARRY((\my_dma|waddr_reg\(12) & ((\my_dma|wstep_reg\(12)) # (!\my_dma|waddr_reg[11]~39\))) # (!\my_dma|waddr_reg\(12) & (\my_dma|wstep_reg\(12) & !\my_dma|waddr_reg[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|waddr_reg\(12),
	datab => \my_dma|wstep_reg\(12),
	datad => VCC,
	cin => \my_dma|waddr_reg[11]~39\,
	combout => \my_dma|waddr_reg[12]~40_combout\,
	cout => \my_dma|waddr_reg[12]~41\);

-- Location: LCCOMB_X55_Y30_N18
\my_dma|waddr_reg[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|waddr_reg[12]~feeder_combout\ = \my_dma|waddr_reg[12]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_dma|waddr_reg[12]~40_combout\,
	combout => \my_dma|waddr_reg[12]~feeder_combout\);

-- Location: FF_X55_Y30_N19
\my_dma|waddr_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|waddr_reg[12]~feeder_combout\,
	asdata => \my_dma|wstart_reg\(12),
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|waddr_reg\(12));

-- Location: LCCOMB_X55_Y30_N28
\my_dma|Selector80~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|Selector80~0_combout\ = (\my_dma|DMA_State.dma_waddr~q\ & (\my_dma|waddr_reg\(12))) # (!\my_dma|DMA_State.dma_waddr~q\ & ((\my_dma|raddr_reg\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|DMA_State.dma_waddr~q\,
	datab => \my_dma|waddr_reg\(12),
	datad => \my_dma|raddr_reg\(12),
	combout => \my_dma|Selector80~0_combout\);

-- Location: LCCOMB_X55_Y30_N20
\my_dma|M2_ADDRBUS[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|M2_ADDRBUS\(12) = (GLOBAL(\my_dma|M2_ADDRBUS~0clkctrl_outclk\) & (\my_dma|M2_ADDRBUS\(12))) # (!GLOBAL(\my_dma|M2_ADDRBUS~0clkctrl_outclk\) & ((\my_dma|Selector80~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_dma|M2_ADDRBUS\(12),
	datac => \my_dma|Selector80~0_combout\,
	datad => \my_dma|M2_ADDRBUS~0clkctrl_outclk\,
	combout => \my_dma|M2_ADDRBUS\(12));

-- Location: LCCOMB_X66_Y30_N6
\uut|instr_decode|immediate[12]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|immediate[12]~13_combout\ = (\IRAM|auto_generated|q_a\(12) & !\uut|instr_decode|immediate[12]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \IRAM|auto_generated|q_a\(12),
	datad => \uut|instr_decode|immediate[12]~10_combout\,
	combout => \uut|instr_decode|immediate[12]~13_combout\);

-- Location: LCCOMB_X61_Y30_N24
\uut|memory_logic|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|memory_logic|Add0~24_combout\ = ((\uut|register_file|Mux19~9_combout\ $ (\uut|instr_decode|immediate[12]~13_combout\ $ (!\uut|memory_logic|Add0~23\)))) # (GND)
-- \uut|memory_logic|Add0~25\ = CARRY((\uut|register_file|Mux19~9_combout\ & ((\uut|instr_decode|immediate[12]~13_combout\) # (!\uut|memory_logic|Add0~23\))) # (!\uut|register_file|Mux19~9_combout\ & (\uut|instr_decode|immediate[12]~13_combout\ & 
-- !\uut|memory_logic|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux19~9_combout\,
	datab => \uut|instr_decode|immediate[12]~13_combout\,
	datad => VCC,
	cin => \uut|memory_logic|Add0~23\,
	combout => \uut|memory_logic|Add0~24_combout\,
	cout => \uut|memory_logic|Add0~25\);

-- Location: LCCOMB_X60_Y30_N2
\bus1|c1_addrbus[12]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_addrbus[12]~5_combout\ = (\bus1|c1_op.master.m2~0_combout\ & ((\my_dma|M2_ADDRBUS\(12)) # ((\bus1|c1_addrbus[12]~4_combout\ & \uut|memory_logic|Add0~24_combout\)))) # (!\bus1|c1_op.master.m2~0_combout\ & (\bus1|c1_addrbus[12]~4_combout\ & 
-- ((\uut|memory_logic|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_op.master.m2~0_combout\,
	datab => \bus1|c1_addrbus[12]~4_combout\,
	datac => \my_dma|M2_ADDRBUS\(12),
	datad => \uut|memory_logic|Add0~24_combout\,
	combout => \bus1|c1_addrbus[12]~5_combout\);

-- Location: LCCOMB_X59_Y30_N28
\bus1|process_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|process_1~2_combout\ = (\bus1|c1_addrbus[14]~3_combout\) # ((\bus1|process_1~1_combout\) # ((\bus1|c1_addrbus[12]~5_combout\) # (!\bus1|c1_addrbus[13]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_addrbus[14]~3_combout\,
	datab => \bus1|process_1~1_combout\,
	datac => \bus1|c1_addrbus[13]~6_combout\,
	datad => \bus1|c1_addrbus[12]~5_combout\,
	combout => \bus1|process_1~2_combout\);

-- Location: LCCOMB_X59_Y30_N6
\bus2|S2_WDATABUS[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S2_WDATABUS[3]~0_combout\ = (\bus1|c1_op~6_combout\ & (!\bus1|c1_op~7_combout\ & (\bus1|c1_op.master.default~0_combout\ & !\bus1|process_1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_op~6_combout\,
	datab => \bus1|c1_op~7_combout\,
	datac => \bus1|c1_op.master.default~0_combout\,
	datad => \bus1|process_1~2_combout\,
	combout => \bus2|S2_WDATABUS[3]~0_combout\);

-- Location: LCCOMB_X59_Y30_N30
\bus2|S1_WDATABUS[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S1_WDATABUS[0]~0_combout\ = (\bus2|S2_WDATABUS[3]~0_combout\ & (\bus2|c1_addrbus[14]~3_combout\ & (\bus2|S1_MR~0_combout\ & !\bus2|LessThan2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus2|S2_WDATABUS[3]~0_combout\,
	datab => \bus2|c1_addrbus[14]~3_combout\,
	datac => \bus2|S1_MR~0_combout\,
	datad => \bus2|LessThan2~1_combout\,
	combout => \bus2|S1_WDATABUS[0]~0_combout\);

-- Location: LCCOMB_X61_Y22_N16
\bus2|S1_WDATABUS[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S1_WDATABUS[0]~1_combout\ = (\bus1|c1_wdatabus[0]~1_combout\ & \bus2|S1_WDATABUS[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_wdatabus[0]~1_combout\,
	datad => \bus2|S1_WDATABUS[0]~0_combout\,
	combout => \bus2|S1_WDATABUS[0]~1_combout\);

-- Location: FF_X60_Y25_N1
\my_counter|count[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[2][0]~142_combout\,
	asdata => \bus2|S1_WDATABUS[0]~1_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[2]~3_combout\,
	ena => \my_counter|count[2][25]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[2][0]~q\);

-- Location: FF_X60_Y25_N3
\my_counter|count[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[2][1]~214_combout\,
	asdata => \bus2|S1_WDATABUS[1]~16_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[2]~3_combout\,
	ena => \my_counter|count[2][25]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[2][1]~q\);

-- Location: LCCOMB_X58_Y26_N0
\bus1|c2_rdatabus[1]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[1]~165_combout\ = (\my_counter|read_addr\(1) & (((\my_counter|read_addr\(0))))) # (!\my_counter|read_addr\(1) & ((\my_counter|read_addr\(0) & (\my_counter|count[1][1]~q\)) # (!\my_counter|read_addr\(0) & ((\my_counter|count[0][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|read_addr\(1),
	datab => \my_counter|count[1][1]~q\,
	datac => \my_counter|count[0][1]~q\,
	datad => \my_counter|read_addr\(0),
	combout => \bus1|c2_rdatabus[1]~165_combout\);

-- Location: LCCOMB_X61_Y31_N6
\bus1|c2_rdatabus[1]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[1]~166_combout\ = (\my_counter|read_addr\(1) & ((\bus1|c2_rdatabus[1]~165_combout\ & ((\my_counter|count[3][1]~q\))) # (!\bus1|c2_rdatabus[1]~165_combout\ & (\my_counter|count[2][1]~q\)))) # (!\my_counter|read_addr\(1) & 
-- (((\bus1|c2_rdatabus[1]~165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[2][1]~q\,
	datab => \my_counter|read_addr\(1),
	datac => \bus1|c2_rdatabus[1]~165_combout\,
	datad => \my_counter|count[3][1]~q\,
	combout => \bus1|c2_rdatabus[1]~166_combout\);

-- Location: FF_X55_Y28_N11
\my_dma|rstart_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[1]~1_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|rstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstart_reg\(1));

-- Location: LCCOMB_X55_Y28_N10
\bus1|c2_rdatabus[1]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[1]~159_combout\ = (\my_dma|ck_S4_ADDRBUS\(1) & (((\my_dma|rstart_reg\(1) & \my_dma|ck_S4_ADDRBUS\(0))))) # (!\my_dma|ck_S4_ADDRBUS\(1) & ((\my_dma|wstart_reg\(1)) # ((!\my_dma|ck_S4_ADDRBUS\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|wstart_reg\(1),
	datab => \my_dma|ck_S4_ADDRBUS\(1),
	datac => \my_dma|rstart_reg\(1),
	datad => \my_dma|ck_S4_ADDRBUS\(0),
	combout => \bus1|c2_rdatabus[1]~159_combout\);

-- Location: LCCOMB_X56_Y28_N22
\bus1|c2_rdatabus[1]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[1]~160_combout\ = (\my_dma|ck_S4_ADDRBUS\(0) & (((\bus1|c2_rdatabus[1]~159_combout\)))) # (!\my_dma|ck_S4_ADDRBUS\(0) & ((\bus1|c2_rdatabus[1]~159_combout\ & ((\my_dma|wstep_reg\(1)))) # (!\bus1|c2_rdatabus[1]~159_combout\ & 
-- (\my_dma|rstep_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|ck_S4_ADDRBUS\(0),
	datab => \my_dma|rstep_reg\(1),
	datac => \my_dma|wstep_reg\(1),
	datad => \bus1|c2_rdatabus[1]~159_combout\,
	combout => \bus1|c2_rdatabus[1]~160_combout\);

-- Location: LCCOMB_X61_Y31_N28
\bus1|c2_rdatabus[1]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[1]~161_combout\ = (\my_dma|raddr_reg\(1) & (!\bus1|c2_rdatabus[21]~8_combout\ & \my_dma|ck_S4_ADDRBUS\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|raddr_reg\(1),
	datab => \bus1|c2_rdatabus[21]~8_combout\,
	datad => \my_dma|ck_S4_ADDRBUS\(0),
	combout => \bus1|c2_rdatabus[1]~161_combout\);

-- Location: LCCOMB_X61_Y31_N24
\bus1|c2_rdatabus[1]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[1]~162_combout\ = (\bus1|c2_rdatabus[0]~10_combout\ & (\bus2|S2_WDATABUS[3]~1_combout\ & \bus1|c1_wdatabus[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[0]~10_combout\,
	datac => \bus2|S2_WDATABUS[3]~1_combout\,
	datad => \bus1|c1_wdatabus[1]~2_combout\,
	combout => \bus1|c2_rdatabus[1]~162_combout\);

-- Location: LCCOMB_X61_Y31_N18
\bus1|c2_rdatabus[1]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[1]~163_combout\ = (\bus1|c2_rdatabus[21]~6_combout\ & (((\bus1|c2_rdatabus[1]~162_combout\) # (!\bus1|c2_rdatabus[21]~5_combout\)))) # (!\bus1|c2_rdatabus[21]~6_combout\ & (\bus1|c2_rdatabus[1]~161_combout\ & 
-- (\bus1|c2_rdatabus[21]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~6_combout\,
	datab => \bus1|c2_rdatabus[1]~161_combout\,
	datac => \bus1|c2_rdatabus[21]~5_combout\,
	datad => \bus1|c2_rdatabus[1]~162_combout\,
	combout => \bus1|c2_rdatabus[1]~163_combout\);

-- Location: LCCOMB_X61_Y31_N16
\bus1|c2_rdatabus[1]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[1]~164_combout\ = (\bus1|c2_rdatabus[21]~7_combout\ & ((\bus1|c2_rdatabus[1]~163_combout\ & (\bus1|c2_rdatabus[1]~160_combout\)) # (!\bus1|c2_rdatabus[1]~163_combout\ & ((\my_dma|count_reg\(1)))))) # (!\bus1|c2_rdatabus[21]~7_combout\ & 
-- (((\bus1|c2_rdatabus[1]~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[1]~160_combout\,
	datab => \bus1|c2_rdatabus[21]~7_combout\,
	datac => \my_dma|count_reg\(1),
	datad => \bus1|c2_rdatabus[1]~163_combout\,
	combout => \bus1|c2_rdatabus[1]~164_combout\);

-- Location: LCCOMB_X61_Y31_N20
\bus1|c2_rdatabus[1]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[1]~167_combout\ = (\bus1|c2_rdatabus[1]~166_combout\ & ((\bus1|c2_rdatabus[21]~1_combout\) # ((\bus1|c2_rdatabus[0]~14_combout\ & \bus1|c2_rdatabus[1]~164_combout\)))) # (!\bus1|c2_rdatabus[1]~166_combout\ & 
-- (\bus1|c2_rdatabus[0]~14_combout\ & ((\bus1|c2_rdatabus[1]~164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[1]~166_combout\,
	datab => \bus1|c2_rdatabus[0]~14_combout\,
	datac => \bus1|c2_rdatabus[21]~1_combout\,
	datad => \bus1|c2_rdatabus[1]~164_combout\,
	combout => \bus1|c2_rdatabus[1]~167_combout\);

-- Location: LCCOMB_X58_Y31_N22
\bus1|M2_RDATABUS[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|M2_RDATABUS[1]~2_combout\ = (\bus1|M2_RDATABUS[3]~0_combout\ & ((\bus1|c2_rdatabus[1]~158_combout\) # (\bus1|c2_rdatabus[1]~167_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[1]~158_combout\,
	datac => \bus1|M2_RDATABUS[3]~0_combout\,
	datad => \bus1|c2_rdatabus[1]~167_combout\,
	combout => \bus1|M2_RDATABUS[1]~2_combout\);

-- Location: FF_X58_Y31_N23
\my_dma|data_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus1|M2_RDATABUS[1]~2_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|DMA_RFile~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|data_reg\(1));

-- Location: LCCOMB_X68_Y31_N4
\bus1|c1_wdatabus[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_wdatabus[1]~2_combout\ = (\uut|instr_decode|Equal15~1_combout\ & ((\uut|register_file|Mux62~9_combout\) # ((\my_dma|data_reg\(1) & \bus1|c1_wdatabus[31]~0_combout\)))) # (!\uut|instr_decode|Equal15~1_combout\ & (\my_dma|data_reg\(1) & 
-- ((\bus1|c1_wdatabus[31]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|Equal15~1_combout\,
	datab => \my_dma|data_reg\(1),
	datac => \uut|register_file|Mux62~9_combout\,
	datad => \bus1|c1_wdatabus[31]~0_combout\,
	combout => \bus1|c1_wdatabus[1]~2_combout\);

-- Location: LCCOMB_X56_Y28_N4
\bus1|S4_WDATABUS[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S4_WDATABUS[1]~1_combout\ = (\bus1|c1_op.master.default~0_combout\ & (\bus1|c1_wdatabus[1]~2_combout\ & \bus1|c1_op~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_op.master.default~0_combout\,
	datac => \bus1|c1_wdatabus[1]~2_combout\,
	datad => \bus1|c1_op~9_combout\,
	combout => \bus1|S4_WDATABUS[1]~1_combout\);

-- Location: LCCOMB_X55_Y28_N24
\my_dma|rstep_reg[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|rstep_reg[1]~feeder_combout\ = \bus1|S4_WDATABUS[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|S4_WDATABUS[1]~1_combout\,
	combout => \my_dma|rstep_reg[1]~feeder_combout\);

-- Location: FF_X55_Y28_N25
\my_dma|rstep_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|rstep_reg[1]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|rstep_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstep_reg\(1));

-- Location: LCCOMB_X55_Y32_N12
\my_dma|raddr_reg[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[1]~feeder_combout\ = \my_dma|raddr_reg[1]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_dma|raddr_reg[1]~34_combout\,
	combout => \my_dma|raddr_reg[1]~feeder_combout\);

-- Location: FF_X55_Y32_N13
\my_dma|raddr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|raddr_reg[1]~feeder_combout\,
	asdata => \my_dma|rstart_reg\(1),
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|raddr_reg\(1));

-- Location: LCCOMB_X55_Y32_N16
\my_dma|Selector69~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|Selector69~0_combout\ = (\my_dma|DMA_State.dma_waddr~q\ & ((\my_dma|waddr_reg\(1)))) # (!\my_dma|DMA_State.dma_waddr~q\ & (\my_dma|raddr_reg\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|raddr_reg\(1),
	datab => \my_dma|DMA_State.dma_waddr~q\,
	datad => \my_dma|waddr_reg\(1),
	combout => \my_dma|Selector69~0_combout\);

-- Location: LCCOMB_X61_Y31_N26
\my_dma|M2_ADDRBUS[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|M2_ADDRBUS\(1) = (GLOBAL(\my_dma|M2_ADDRBUS~0clkctrl_outclk\) & ((\my_dma|M2_ADDRBUS\(1)))) # (!GLOBAL(\my_dma|M2_ADDRBUS~0clkctrl_outclk\) & (\my_dma|Selector69~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|Selector69~0_combout\,
	datac => \my_dma|M2_ADDRBUS\(1),
	datad => \my_dma|M2_ADDRBUS~0clkctrl_outclk\,
	combout => \my_dma|M2_ADDRBUS\(1));

-- Location: LCCOMB_X60_Y27_N24
\bus1|c1_addrbus[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_addrbus[1]~16_combout\ = (\uut|pc_calculation|Add0~2_combout\ & (((\uut|memory_logic|Add0~2_combout\)))) # (!\uut|pc_calculation|Add0~2_combout\ & (\my_dma|M2_ADDRBUS\(1) & (\bus1|c1_op.master.m2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|pc_calculation|Add0~2_combout\,
	datab => \my_dma|M2_ADDRBUS\(1),
	datac => \bus1|c1_op.master.m2~0_combout\,
	datad => \uut|memory_logic|Add0~2_combout\,
	combout => \bus1|c1_addrbus[1]~16_combout\);

-- Location: LCCOMB_X60_Y27_N28
\bus1|c1_addrbus[1]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_addrbus[1]~24_combout\ = (\bus1|c1_addrbus~2_combout\ & \bus1|c1_addrbus[1]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|c1_addrbus~2_combout\,
	datad => \bus1|c1_addrbus[1]~16_combout\,
	combout => \bus1|c1_addrbus[1]~24_combout\);

-- Location: LCCOMB_X59_Y20_N4
\bus1|S1_ADDRBUS[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S1_ADDRBUS[1]~1_combout\ = (\bus1|process_1~3_combout\ & (\bus1|c1_op.master.default~0_combout\ & (\bus1|c1_addrbus[1]~24_combout\ & !\bus1|c1_addrbus[13]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|process_1~3_combout\,
	datab => \bus1|c1_op.master.default~0_combout\,
	datac => \bus1|c1_addrbus[1]~24_combout\,
	datad => \bus1|c1_addrbus[13]~6_combout\,
	combout => \bus1|S1_ADDRBUS[1]~1_combout\);

-- Location: M9K_X51_Y22_N0
\DRAM|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009B6000000000000000000000000000000000000000000000000000000000000C6318",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/hgarg/Downloads/ass4_evgeny/dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "altsyncram:DRAM|altsyncram_2f04:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \bus1|S1_MW~combout\,
	portare => \bus1|S1_MR~combout\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \DRAM|auto_generated|_~0_combout\,
	portadatain => \DRAM|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \DRAM|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DRAM|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y24_N24
\bus1|c2_rdatabus[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[14]~28_combout\ = (\bus1|c2_op.slave.s1~q\ & (\bus1|c2_op.op.read~q\ & (!\bus1|c2_rdatabus[21]~1_combout\ & \DRAM|auto_generated|ram_block1a14~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_op.slave.s1~q\,
	datab => \bus1|c2_op.op.read~q\,
	datac => \bus1|c2_rdatabus[21]~1_combout\,
	datad => \DRAM|auto_generated|ram_block1a14~portadataout\,
	combout => \bus1|c2_rdatabus[14]~28_combout\);

-- Location: LCCOMB_X61_Y24_N12
\bus1|M2_RDATABUS[14]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|M2_RDATABUS[14]~15_combout\ = (\bus1|M2_RDATABUS[3]~0_combout\ & ((\bus1|c2_rdatabus[14]~28_combout\) # (\bus1|c2_rdatabus[14]~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|M2_RDATABUS[3]~0_combout\,
	datac => \bus1|c2_rdatabus[14]~28_combout\,
	datad => \bus1|c2_rdatabus[14]~37_combout\,
	combout => \bus1|M2_RDATABUS[14]~15_combout\);

-- Location: FF_X61_Y24_N13
\my_dma|data_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus1|M2_RDATABUS[14]~15_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|DMA_RFile~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|data_reg\(14));

-- Location: LCCOMB_X61_Y24_N10
\bus1|c1_wdatabus[14]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_wdatabus[14]~15_combout\ = (\my_dma|data_reg\(14) & ((\bus1|c1_wdatabus[31]~0_combout\) # ((\uut|instr_decode|Equal15~1_combout\ & \uut|register_file|Mux49~9_combout\)))) # (!\my_dma|data_reg\(14) & (\uut|instr_decode|Equal15~1_combout\ & 
-- ((\uut|register_file|Mux49~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|data_reg\(14),
	datab => \uut|instr_decode|Equal15~1_combout\,
	datac => \bus1|c1_wdatabus[31]~0_combout\,
	datad => \uut|register_file|Mux49~9_combout\,
	combout => \bus1|c1_wdatabus[14]~15_combout\);

-- Location: LCCOMB_X56_Y27_N30
\bus1|S4_WDATABUS[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S4_WDATABUS[14]~14_combout\ = (\bus1|c1_op~9_combout\ & (\bus1|c1_wdatabus[14]~15_combout\ & \bus1|c1_op.master.default~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_op~9_combout\,
	datab => \bus1|c1_wdatabus[14]~15_combout\,
	datad => \bus1|c1_op.master.default~0_combout\,
	combout => \bus1|S4_WDATABUS[14]~14_combout\);

-- Location: LCCOMB_X55_Y26_N12
\my_dma|rstep_reg[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|rstep_reg[14]~feeder_combout\ = \bus1|S4_WDATABUS[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|S4_WDATABUS[14]~14_combout\,
	combout => \my_dma|rstep_reg[14]~feeder_combout\);

-- Location: FF_X55_Y26_N13
\my_dma|rstep_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|rstep_reg[14]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|rstep_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstep_reg\(14));

-- Location: LCCOMB_X54_Y30_N14
\my_dma|raddr_reg[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[14]~feeder_combout\ = \my_dma|raddr_reg[14]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_dma|raddr_reg[14]~60_combout\,
	combout => \my_dma|raddr_reg[14]~feeder_combout\);

-- Location: FF_X54_Y30_N15
\my_dma|raddr_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|raddr_reg[14]~feeder_combout\,
	asdata => \my_dma|rstart_reg\(14),
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|raddr_reg\(14));

-- Location: LCCOMB_X54_Y29_N26
\my_dma|waddr_reg[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|waddr_reg[13]~42_combout\ = (\my_dma|wstep_reg\(13) & ((\my_dma|waddr_reg\(13) & (\my_dma|waddr_reg[12]~41\ & VCC)) # (!\my_dma|waddr_reg\(13) & (!\my_dma|waddr_reg[12]~41\)))) # (!\my_dma|wstep_reg\(13) & ((\my_dma|waddr_reg\(13) & 
-- (!\my_dma|waddr_reg[12]~41\)) # (!\my_dma|waddr_reg\(13) & ((\my_dma|waddr_reg[12]~41\) # (GND)))))
-- \my_dma|waddr_reg[13]~43\ = CARRY((\my_dma|wstep_reg\(13) & (!\my_dma|waddr_reg\(13) & !\my_dma|waddr_reg[12]~41\)) # (!\my_dma|wstep_reg\(13) & ((!\my_dma|waddr_reg[12]~41\) # (!\my_dma|waddr_reg\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|wstep_reg\(13),
	datab => \my_dma|waddr_reg\(13),
	datad => VCC,
	cin => \my_dma|waddr_reg[12]~41\,
	combout => \my_dma|waddr_reg[13]~42_combout\,
	cout => \my_dma|waddr_reg[13]~43\);

-- Location: LCCOMB_X55_Y30_N16
\my_dma|waddr_reg[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|waddr_reg[13]~feeder_combout\ = \my_dma|waddr_reg[13]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_dma|waddr_reg[13]~42_combout\,
	combout => \my_dma|waddr_reg[13]~feeder_combout\);

-- Location: FF_X55_Y30_N17
\my_dma|waddr_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|waddr_reg[13]~feeder_combout\,
	asdata => \my_dma|wstart_reg\(13),
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|waddr_reg\(13));

-- Location: LCCOMB_X54_Y29_N28
\my_dma|waddr_reg[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|waddr_reg[14]~44_combout\ = ((\my_dma|wstep_reg\(14) $ (\my_dma|waddr_reg\(14) $ (!\my_dma|waddr_reg[13]~43\)))) # (GND)
-- \my_dma|waddr_reg[14]~45\ = CARRY((\my_dma|wstep_reg\(14) & ((\my_dma|waddr_reg\(14)) # (!\my_dma|waddr_reg[13]~43\))) # (!\my_dma|wstep_reg\(14) & (\my_dma|waddr_reg\(14) & !\my_dma|waddr_reg[13]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|wstep_reg\(14),
	datab => \my_dma|waddr_reg\(14),
	datad => VCC,
	cin => \my_dma|waddr_reg[13]~43\,
	combout => \my_dma|waddr_reg[14]~44_combout\,
	cout => \my_dma|waddr_reg[14]~45\);

-- Location: LCCOMB_X54_Y30_N10
\my_dma|waddr_reg[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|waddr_reg[14]~feeder_combout\ = \my_dma|waddr_reg[14]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_dma|waddr_reg[14]~44_combout\,
	combout => \my_dma|waddr_reg[14]~feeder_combout\);

-- Location: FF_X54_Y30_N11
\my_dma|waddr_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|waddr_reg[14]~feeder_combout\,
	asdata => \my_dma|wstart_reg\(14),
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|waddr_reg\(14));

-- Location: LCCOMB_X67_Y30_N0
\my_dma|Selector82~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|Selector82~0_combout\ = (\my_dma|DMA_State.dma_waddr~q\ & ((\my_dma|waddr_reg\(14)))) # (!\my_dma|DMA_State.dma_waddr~q\ & (\my_dma|raddr_reg\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|DMA_State.dma_waddr~q\,
	datab => \my_dma|raddr_reg\(14),
	datad => \my_dma|waddr_reg\(14),
	combout => \my_dma|Selector82~0_combout\);

-- Location: LCCOMB_X68_Y31_N8
\my_dma|M2_ADDRBUS[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|M2_ADDRBUS\(14) = (GLOBAL(\my_dma|M2_ADDRBUS~0clkctrl_outclk\) & ((\my_dma|M2_ADDRBUS\(14)))) # (!GLOBAL(\my_dma|M2_ADDRBUS~0clkctrl_outclk\) & (\my_dma|Selector82~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_dma|Selector82~0_combout\,
	datac => \my_dma|M2_ADDRBUS\(14),
	datad => \my_dma|M2_ADDRBUS~0clkctrl_outclk\,
	combout => \my_dma|M2_ADDRBUS\(14));

-- Location: LCCOMB_X60_Y31_N24
\bus1|c1_addrbus[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_addrbus[14]~26_combout\ = (\my_dma|M2_ADDRBUS\(14) & (\bus1|c1_op.master.m2~0_combout\ & (!\uut|instr_decode|Equal15~1_combout\ & !\uut|instr_decode|Equal16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|M2_ADDRBUS\(14),
	datab => \bus1|c1_op.master.m2~0_combout\,
	datac => \uut|instr_decode|Equal15~1_combout\,
	datad => \uut|instr_decode|Equal16~0_combout\,
	combout => \bus1|c1_addrbus[14]~26_combout\);

-- Location: LCCOMB_X65_Y32_N20
\uut|instr_decode|immediate[14]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|immediate[14]~11_combout\ = (!\uut|instr_decode|immediate[12]~10_combout\ & \IRAM|auto_generated|q_a\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|instr_decode|immediate[12]~10_combout\,
	datad => \IRAM|auto_generated|q_a\(14),
	combout => \uut|instr_decode|immediate[14]~11_combout\);

-- Location: LCCOMB_X65_Y34_N28
\uut|instr_decode|immediate[13]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|immediate[13]~12_combout\ = (!\uut|instr_decode|immediate[12]~10_combout\ & \IRAM|auto_generated|q_a\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|instr_decode|immediate[12]~10_combout\,
	datad => \IRAM|auto_generated|q_a\(13),
	combout => \uut|instr_decode|immediate[13]~12_combout\);

-- Location: LCCOMB_X61_Y30_N26
\uut|memory_logic|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|memory_logic|Add0~26_combout\ = (\uut|register_file|Mux18~9_combout\ & ((\uut|instr_decode|immediate[13]~12_combout\ & (\uut|memory_logic|Add0~25\ & VCC)) # (!\uut|instr_decode|immediate[13]~12_combout\ & (!\uut|memory_logic|Add0~25\)))) # 
-- (!\uut|register_file|Mux18~9_combout\ & ((\uut|instr_decode|immediate[13]~12_combout\ & (!\uut|memory_logic|Add0~25\)) # (!\uut|instr_decode|immediate[13]~12_combout\ & ((\uut|memory_logic|Add0~25\) # (GND)))))
-- \uut|memory_logic|Add0~27\ = CARRY((\uut|register_file|Mux18~9_combout\ & (!\uut|instr_decode|immediate[13]~12_combout\ & !\uut|memory_logic|Add0~25\)) # (!\uut|register_file|Mux18~9_combout\ & ((!\uut|memory_logic|Add0~25\) # 
-- (!\uut|instr_decode|immediate[13]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux18~9_combout\,
	datab => \uut|instr_decode|immediate[13]~12_combout\,
	datad => VCC,
	cin => \uut|memory_logic|Add0~25\,
	combout => \uut|memory_logic|Add0~26_combout\,
	cout => \uut|memory_logic|Add0~27\);

-- Location: LCCOMB_X61_Y30_N28
\uut|memory_logic|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|memory_logic|Add0~28_combout\ = ((\uut|instr_decode|immediate[14]~11_combout\ $ (\uut|register_file|Mux17~9_combout\ $ (!\uut|memory_logic|Add0~27\)))) # (GND)
-- \uut|memory_logic|Add0~29\ = CARRY((\uut|instr_decode|immediate[14]~11_combout\ & ((\uut|register_file|Mux17~9_combout\) # (!\uut|memory_logic|Add0~27\))) # (!\uut|instr_decode|immediate[14]~11_combout\ & (\uut|register_file|Mux17~9_combout\ & 
-- !\uut|memory_logic|Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|immediate[14]~11_combout\,
	datab => \uut|register_file|Mux17~9_combout\,
	datad => VCC,
	cin => \uut|memory_logic|Add0~27\,
	combout => \uut|memory_logic|Add0~28_combout\,
	cout => \uut|memory_logic|Add0~29\);

-- Location: LCCOMB_X60_Y30_N20
\bus1|c1_addrbus[14]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_addrbus[14]~3_combout\ = (\bus1|c1_addrbus~2_combout\ & ((\bus1|c1_addrbus[14]~26_combout\) # ((\uut|pc_calculation|Add0~2_combout\ & \uut|memory_logic|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|pc_calculation|Add0~2_combout\,
	datab => \bus1|c1_addrbus[14]~26_combout\,
	datac => \bus1|c1_addrbus~2_combout\,
	datad => \uut|memory_logic|Add0~28_combout\,
	combout => \bus1|c1_addrbus[14]~3_combout\);

-- Location: LCCOMB_X60_Y30_N18
\bus2|c1_addrbus[14]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|c1_addrbus[14]~2_combout\ = (\bus1|c1_op.master.default~0_combout\ & (\bus1|c1_addrbus~2_combout\ & !\bus1|c1_addrbus[12]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c1_op.master.default~0_combout\,
	datac => \bus1|c1_addrbus~2_combout\,
	datad => \bus1|c1_addrbus[12]~5_combout\,
	combout => \bus2|c1_addrbus[14]~2_combout\);

-- Location: LCCOMB_X60_Y30_N12
\bus2|c1_addrbus[14]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|c1_addrbus[14]~3_combout\ = (!\bus1|process_1~1_combout\ & (!\bus1|c1_addrbus[14]~3_combout\ & (\bus1|c1_addrbus[13]~6_combout\ & \bus2|c1_addrbus[14]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|process_1~1_combout\,
	datab => \bus1|c1_addrbus[14]~3_combout\,
	datac => \bus1|c1_addrbus[13]~6_combout\,
	datad => \bus2|c1_addrbus[14]~2_combout\,
	combout => \bus2|c1_addrbus[14]~3_combout\);

-- Location: LCCOMB_X61_Y27_N30
\my_counter|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|Mux5~3_combout\ = (\bus1|c1_addrbus[4]~12_combout\) # (\bus1|c1_addrbus[6]~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_addrbus[4]~12_combout\,
	datad => \bus1|c1_addrbus[6]~15_combout\,
	combout => \my_counter|Mux5~3_combout\);

-- Location: LCCOMB_X60_Y26_N8
\my_counter|Mux5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_counter|Mux5~4_combout\ = (((!\bus2|c1_op.slave.s1~0_combout\) # (!\my_counter|Mux5~3_combout\)) # (!\bus2|c1_addrbus[14]~3_combout\)) # (!\bus1|c1_addrbus~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_addrbus~2_combout\,
	datab => \bus2|c1_addrbus[14]~3_combout\,
	datac => \my_counter|Mux5~3_combout\,
	datad => \bus2|c1_op.slave.s1~0_combout\,
	combout => \my_counter|Mux5~4_combout\);

-- Location: FF_X60_Y26_N31
\my_counter|cstate[2].count_up\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \my_counter|Mux5~4_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_counter|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|cstate[2].count_up~q\);

-- Location: FF_X60_Y25_N21
\my_counter|count[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_counter|count[2][10]~232_combout\,
	asdata => \bus2|S1_WDATABUS[10]~7_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_counter|creset[2]~3_combout\,
	ena => \my_counter|count[2][25]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_counter|count[2][10]~q\);

-- Location: LCCOMB_X59_Y26_N12
\bus1|c2_rdatabus[10]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[10]~75_combout\ = (\my_counter|read_addr\(0) & ((\my_counter|count[1][10]~q\) # ((\my_counter|read_addr\(1))))) # (!\my_counter|read_addr\(0) & (((\my_counter|count[0][10]~q\ & !\my_counter|read_addr\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[1][10]~q\,
	datab => \my_counter|count[0][10]~q\,
	datac => \my_counter|read_addr\(0),
	datad => \my_counter|read_addr\(1),
	combout => \bus1|c2_rdatabus[10]~75_combout\);

-- Location: LCCOMB_X59_Y26_N22
\bus1|c2_rdatabus[10]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[10]~76_combout\ = (\my_counter|read_addr\(1) & ((\bus1|c2_rdatabus[10]~75_combout\ & ((\my_counter|count[3][10]~q\))) # (!\bus1|c2_rdatabus[10]~75_combout\ & (\my_counter|count[2][10]~q\)))) # (!\my_counter|read_addr\(1) & 
-- (((\bus1|c2_rdatabus[10]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|count[2][10]~q\,
	datab => \my_counter|count[3][10]~q\,
	datac => \my_counter|read_addr\(1),
	datad => \bus1|c2_rdatabus[10]~75_combout\,
	combout => \bus1|c2_rdatabus[10]~76_combout\);

-- Location: LCCOMB_X55_Y26_N18
\bus1|c2_rdatabus[10]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[10]~69_combout\ = (\my_dma|ck_S4_ADDRBUS\(0) & ((\my_dma|ck_S4_ADDRBUS\(1) & ((\my_dma|rstart_reg\(10)))) # (!\my_dma|ck_S4_ADDRBUS\(1) & (\my_dma|wstart_reg\(10))))) # (!\my_dma|ck_S4_ADDRBUS\(0) & (((!\my_dma|ck_S4_ADDRBUS\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|ck_S4_ADDRBUS\(0),
	datab => \my_dma|wstart_reg\(10),
	datac => \my_dma|rstart_reg\(10),
	datad => \my_dma|ck_S4_ADDRBUS\(1),
	combout => \bus1|c2_rdatabus[10]~69_combout\);

-- Location: LCCOMB_X56_Y28_N10
\bus1|c2_rdatabus[10]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[10]~70_combout\ = (\my_dma|ck_S4_ADDRBUS\(0) & (((\bus1|c2_rdatabus[10]~69_combout\)))) # (!\my_dma|ck_S4_ADDRBUS\(0) & ((\bus1|c2_rdatabus[10]~69_combout\ & ((\my_dma|wstep_reg\(10)))) # (!\bus1|c2_rdatabus[10]~69_combout\ & 
-- (\my_dma|rstep_reg\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|rstep_reg\(10),
	datab => \my_dma|ck_S4_ADDRBUS\(0),
	datac => \my_dma|wstep_reg\(10),
	datad => \bus1|c2_rdatabus[10]~69_combout\,
	combout => \bus1|c2_rdatabus[10]~70_combout\);

-- Location: LCCOMB_X55_Y31_N26
\bus1|c2_rdatabus[10]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[10]~71_combout\ = (\my_dma|ck_S4_ADDRBUS\(0) & (!\bus1|c2_rdatabus[21]~8_combout\ & \my_dma|raddr_reg\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|ck_S4_ADDRBUS\(0),
	datac => \bus1|c2_rdatabus[21]~8_combout\,
	datad => \my_dma|raddr_reg\(10),
	combout => \bus1|c2_rdatabus[10]~71_combout\);

-- Location: LCCOMB_X59_Y26_N18
\bus1|c2_rdatabus[10]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[10]~72_combout\ = (\bus1|c2_rdatabus[0]~10_combout\ & (\bus2|S2_WDATABUS[3]~1_combout\ & \bus1|c1_wdatabus[10]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c2_rdatabus[0]~10_combout\,
	datac => \bus2|S2_WDATABUS[3]~1_combout\,
	datad => \bus1|c1_wdatabus[10]~11_combout\,
	combout => \bus1|c2_rdatabus[10]~72_combout\);

-- Location: LCCOMB_X59_Y26_N0
\bus1|c2_rdatabus[10]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[10]~73_combout\ = (\bus1|c2_rdatabus[21]~5_combout\ & ((\bus1|c2_rdatabus[21]~6_combout\ & ((\bus1|c2_rdatabus[10]~72_combout\))) # (!\bus1|c2_rdatabus[21]~6_combout\ & (\bus1|c2_rdatabus[10]~71_combout\)))) # 
-- (!\bus1|c2_rdatabus[21]~5_combout\ & (((\bus1|c2_rdatabus[21]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[10]~71_combout\,
	datab => \bus1|c2_rdatabus[21]~5_combout\,
	datac => \bus1|c2_rdatabus[21]~6_combout\,
	datad => \bus1|c2_rdatabus[10]~72_combout\,
	combout => \bus1|c2_rdatabus[10]~73_combout\);

-- Location: LCCOMB_X59_Y26_N10
\bus1|c2_rdatabus[10]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[10]~74_combout\ = (\bus1|c2_rdatabus[21]~7_combout\ & ((\bus1|c2_rdatabus[10]~73_combout\ & (\bus1|c2_rdatabus[10]~70_combout\)) # (!\bus1|c2_rdatabus[10]~73_combout\ & ((\my_dma|count_reg\(10)))))) # (!\bus1|c2_rdatabus[21]~7_combout\ & 
-- (((\bus1|c2_rdatabus[10]~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[10]~70_combout\,
	datab => \my_dma|count_reg\(10),
	datac => \bus1|c2_rdatabus[21]~7_combout\,
	datad => \bus1|c2_rdatabus[10]~73_combout\,
	combout => \bus1|c2_rdatabus[10]~74_combout\);

-- Location: LCCOMB_X59_Y26_N20
\bus1|c2_rdatabus[10]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[10]~77_combout\ = (\bus1|c2_rdatabus[10]~76_combout\ & ((\bus1|c2_rdatabus[21]~1_combout\) # ((\bus1|c2_rdatabus[0]~14_combout\ & \bus1|c2_rdatabus[10]~74_combout\)))) # (!\bus1|c2_rdatabus[10]~76_combout\ & 
-- (\bus1|c2_rdatabus[0]~14_combout\ & ((\bus1|c2_rdatabus[10]~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[10]~76_combout\,
	datab => \bus1|c2_rdatabus[0]~14_combout\,
	datac => \bus1|c2_rdatabus[21]~1_combout\,
	datad => \bus1|c2_rdatabus[10]~74_combout\,
	combout => \bus1|c2_rdatabus[10]~77_combout\);

-- Location: LCCOMB_X59_Y26_N30
\bus1|M2_RDATABUS[10]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|M2_RDATABUS[10]~11_combout\ = (\bus1|M2_RDATABUS[3]~0_combout\ & ((\bus1|c2_rdatabus[10]~68_combout\) # (\bus1|c2_rdatabus[10]~77_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|M2_RDATABUS[3]~0_combout\,
	datac => \bus1|c2_rdatabus[10]~68_combout\,
	datad => \bus1|c2_rdatabus[10]~77_combout\,
	combout => \bus1|M2_RDATABUS[10]~11_combout\);

-- Location: FF_X59_Y26_N31
\my_dma|data_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus1|M2_RDATABUS[10]~11_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|DMA_RFile~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|data_reg\(10));

-- Location: LCCOMB_X59_Y26_N28
\bus1|c1_wdatabus[10]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_wdatabus[10]~11_combout\ = (\bus1|c1_wdatabus[31]~0_combout\ & ((\my_dma|data_reg\(10)) # ((\uut|instr_decode|Equal15~1_combout\ & \uut|register_file|Mux53~9_combout\)))) # (!\bus1|c1_wdatabus[31]~0_combout\ & 
-- (\uut|instr_decode|Equal15~1_combout\ & ((\uut|register_file|Mux53~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_wdatabus[31]~0_combout\,
	datab => \uut|instr_decode|Equal15~1_combout\,
	datac => \my_dma|data_reg\(10),
	datad => \uut|register_file|Mux53~9_combout\,
	combout => \bus1|c1_wdatabus[10]~11_combout\);

-- Location: LCCOMB_X57_Y25_N8
\bus1|S1_WDATABUS[10]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S1_WDATABUS[10]~6_combout\ = (\bus1|c1_wdatabus[10]~11_combout\ & (\bus1|c1_op.master.default~0_combout\ & (!\bus1|c1_addrbus[13]~6_combout\ & \bus1|process_1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_wdatabus[10]~11_combout\,
	datab => \bus1|c1_op.master.default~0_combout\,
	datac => \bus1|c1_addrbus[13]~6_combout\,
	datad => \bus1|process_1~3_combout\,
	combout => \bus1|S1_WDATABUS[10]~6_combout\);

-- Location: M9K_X64_Y25_N0
\DRAM|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000825100000000000000000000000000000000000000000000000000000000000C6318",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/hgarg/Downloads/ass4_evgeny/dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "altsyncram:DRAM|altsyncram_2f04:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \bus1|S1_MW~combout\,
	portare => \bus1|S1_MR~combout\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \DRAM|auto_generated|_~0_combout\,
	portadatain => \DRAM|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \DRAM|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DRAM|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: LCCOMB_X67_Y26_N22
\bus1|c2_rdatabus[10]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[10]~68_combout\ = (!\bus1|c2_rdatabus[21]~1_combout\ & (\bus1|c2_op.slave.s1~q\ & (\DRAM|auto_generated|ram_block1a10~portadataout\ & \bus1|c2_op.op.read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[21]~1_combout\,
	datab => \bus1|c2_op.slave.s1~q\,
	datac => \DRAM|auto_generated|ram_block1a10~portadataout\,
	datad => \bus1|c2_op.op.read~q\,
	combout => \bus1|c2_rdatabus[10]~68_combout\);

-- Location: LCCOMB_X67_Y36_N22
\uut|alu1|result[10]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[10]~119_combout\ = (\uut|alu1|ShiftRight1~41_combout\ & ((\uut|Pipe_alu_out[3]~5_combout\) # ((\uut|instr_decode|Equal5~0_combout\ & \uut|alu1|ShiftLeft0~58_combout\)))) # (!\uut|alu1|ShiftRight1~41_combout\ & 
-- (\uut|instr_decode|Equal5~0_combout\ & ((\uut|alu1|ShiftLeft0~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftRight1~41_combout\,
	datab => \uut|instr_decode|Equal5~0_combout\,
	datac => \uut|Pipe_alu_out[3]~5_combout\,
	datad => \uut|alu1|ShiftLeft0~58_combout\,
	combout => \uut|alu1|result[10]~119_combout\);

-- Location: LCCOMB_X67_Y38_N26
\uut|alu1|result[10]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[10]~121_combout\ = (\uut|register_file|Mux21~9_combout\ & ((\uut|instr_decode|alu_op.alu_or~1_combout\) # ((\uut|instr_decode|alu_op.alu_and~1_combout\ & \uut|alu_in2[10]~53_combout\)))) # (!\uut|register_file|Mux21~9_combout\ & 
-- (((\uut|instr_decode|alu_op.alu_or~1_combout\ & \uut|alu_in2[10]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|alu_op.alu_and~1_combout\,
	datab => \uut|register_file|Mux21~9_combout\,
	datac => \uut|instr_decode|alu_op.alu_or~1_combout\,
	datad => \uut|alu_in2[10]~53_combout\,
	combout => \uut|alu1|result[10]~121_combout\);

-- Location: LCCOMB_X67_Y38_N16
\uut|alu1|result[10]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[10]~120_combout\ = (\uut|instr_decode|alu_op.alu_add~3_combout\ & \uut|alu1|Add0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|instr_decode|alu_op.alu_add~3_combout\,
	datad => \uut|alu1|Add0~20_combout\,
	combout => \uut|alu1|result[10]~120_combout\);

-- Location: LCCOMB_X67_Y38_N0
\uut|alu1|result[10]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[10]~122_combout\ = (\uut|alu1|result[10]~121_combout\) # ((\uut|alu1|result[10]~120_combout\) # ((\uut|alu1|Add1~20_combout\ & \uut|instr_decode|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[10]~121_combout\,
	datab => \uut|alu1|Add1~20_combout\,
	datac => \uut|instr_decode|Equal1~1_combout\,
	datad => \uut|alu1|result[10]~120_combout\,
	combout => \uut|alu1|result[10]~122_combout\);

-- Location: LCCOMB_X66_Y36_N4
\uut|alu1|result[10]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[10]~123_combout\ = (\uut|alu1|result[3]~70_combout\) # ((\uut|alu1|result[10]~122_combout\) # ((\uut|Pipe_alu_out[3]~6_combout\ & \uut|alu1|ShiftRight0~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[3]~6_combout\,
	datab => \uut|alu1|result[3]~70_combout\,
	datac => \uut|alu1|ShiftRight0~33_combout\,
	datad => \uut|alu1|result[10]~122_combout\,
	combout => \uut|alu1|result[10]~123_combout\);

-- Location: LCCOMB_X65_Y33_N22
\uut|alu1|ShiftRight0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~29_combout\ = (\uut|alu_in2[1]~59_combout\ & ((\uut|register_file|Mux19~9_combout\))) # (!\uut|alu_in2[1]~59_combout\ & (\uut|register_file|Mux21~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux21~9_combout\,
	datac => \uut|register_file|Mux19~9_combout\,
	datad => \uut|alu_in2[1]~59_combout\,
	combout => \uut|alu1|ShiftRight0~29_combout\);

-- Location: LCCOMB_X65_Y33_N4
\uut|alu1|ShiftRight0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~30_combout\ = (\uut|alu_in2[0]~58_combout\ & ((\uut|alu1|ShiftRight0~26_combout\))) # (!\uut|alu_in2[0]~58_combout\ & (\uut|alu1|ShiftRight0~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu_in2[0]~58_combout\,
	datac => \uut|alu1|ShiftRight0~29_combout\,
	datad => \uut|alu1|ShiftRight0~26_combout\,
	combout => \uut|alu1|ShiftRight0~30_combout\);

-- Location: LCCOMB_X69_Y36_N12
\uut|alu1|ShiftRight1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~40_combout\ = (\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftRight0~19_combout\))) # (!\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftRight0~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[2]~60_combout\,
	datac => \uut|alu1|ShiftRight0~30_combout\,
	datad => \uut|alu1|ShiftRight0~19_combout\,
	combout => \uut|alu1|ShiftRight1~40_combout\);

-- Location: LCCOMB_X69_Y36_N14
\uut|alu1|ShiftRight1~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~39_combout\ = (\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftRight0~17_combout\)) # (!\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftRight0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftRight0~17_combout\,
	datab => \uut|alu1|ShiftRight0~15_combout\,
	datac => \uut|alu_in2[2]~60_combout\,
	combout => \uut|alu1|ShiftRight1~39_combout\);

-- Location: LCCOMB_X69_Y36_N2
\uut|alu1|result[10]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[10]~118_combout\ = (\uut|Pipe_alu_out[4]~9_combout\ & (((\uut|alu1|ShiftRight1~39_combout\ & \uut|Pipe_alu_out[4]~8_combout\)))) # (!\uut|Pipe_alu_out[4]~9_combout\ & ((\uut|alu1|ShiftRight1~40_combout\) # 
-- ((\uut|alu1|ShiftRight1~39_combout\ & \uut|Pipe_alu_out[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[4]~9_combout\,
	datab => \uut|alu1|ShiftRight1~40_combout\,
	datac => \uut|alu1|ShiftRight1~39_combout\,
	datad => \uut|Pipe_alu_out[4]~8_combout\,
	combout => \uut|alu1|result[10]~118_combout\);

-- Location: LCCOMB_X67_Y36_N28
\uut|alu1|result[10]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[10]~124_combout\ = (!\uut|Pipe_alu_out[4]~7_combout\ & ((\uut|alu1|result[10]~119_combout\) # ((\uut|alu1|result[10]~123_combout\) # (\uut|alu1|result[10]~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[10]~119_combout\,
	datab => \uut|Pipe_alu_out[4]~7_combout\,
	datac => \uut|alu1|result[10]~123_combout\,
	datad => \uut|alu1|result[10]~118_combout\,
	combout => \uut|alu1|result[10]~124_combout\);

-- Location: FF_X67_Y36_N29
\uut|Pipe_alu_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|alu1|result[10]~124_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_alu_out\(10));

-- Location: FF_X70_Y32_N23
\uut|Pipe_mul_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|mult|Mult0|auto_generated|w569w\(10),
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_mul_out\(10));

-- Location: LCCOMB_X70_Y32_N22
\uut|rf_in1[10]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[10]~17_combout\ = (\uut|Pipe_alu_out\(10) & (((\uut|Pipe_mul_out\(10) & \uut|rf_in1[0]~2_combout\)) # (!\uut|Pipe_wb_sel.wb_alu~q\))) # (!\uut|Pipe_alu_out\(10) & (((\uut|Pipe_mul_out\(10) & \uut|rf_in1[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out\(10),
	datab => \uut|Pipe_wb_sel.wb_alu~q\,
	datac => \uut|Pipe_mul_out\(10),
	datad => \uut|rf_in1[0]~2_combout\,
	combout => \uut|rf_in1[10]~17_combout\);

-- Location: LCCOMB_X59_Y26_N14
\uut|rf_in1[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[10]~18_combout\ = (\uut|rf_in1[10]~17_combout\) # ((\uut|rf_in1[0]~5_combout\ & ((\bus1|c2_rdatabus[10]~68_combout\) # (\bus1|c2_rdatabus[10]~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|rf_in1[0]~5_combout\,
	datab => \bus1|c2_rdatabus[10]~68_combout\,
	datac => \uut|rf_in1[10]~17_combout\,
	datad => \bus1|c2_rdatabus[10]~77_combout\,
	combout => \uut|rf_in1[10]~18_combout\);

-- Location: FF_X61_Y29_N29
\uut|register_file|reg_out[9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[10]~18_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[9][10]~q\);

-- Location: LCCOMB_X66_Y32_N6
\uut|register_file|Mux21~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux21~2_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|instr_decode|rs1[1]~2_combout\ & (\uut|register_file|reg_out[10][10]~q\)) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|reg_out[8][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[0]~3_combout\,
	datab => \uut|register_file|reg_out[10][10]~q\,
	datac => \uut|register_file|reg_out[8][10]~q\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux21~2_combout\);

-- Location: LCCOMB_X62_Y32_N20
\uut|register_file|Mux21~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux21~3_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|Mux21~2_combout\ & ((\uut|register_file|reg_out[11][10]~q\))) # (!\uut|register_file|Mux21~2_combout\ & (\uut|register_file|reg_out[9][10]~q\)))) # 
-- (!\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|register_file|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[0]~3_combout\,
	datab => \uut|register_file|reg_out[9][10]~q\,
	datac => \uut|register_file|reg_out[11][10]~q\,
	datad => \uut|register_file|Mux21~2_combout\,
	combout => \uut|register_file|Mux21~3_combout\);

-- Location: LCCOMB_X68_Y29_N6
\uut|register_file|Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux21~0_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|instr_decode|rs1[0]~3_combout\)))) # (!\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|instr_decode|rs1[0]~3_combout\ & (\uut|register_file|reg_out[13][10]~q\)) # 
-- (!\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|reg_out[12][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[1]~2_combout\,
	datab => \uut|register_file|reg_out[13][10]~q\,
	datac => \uut|register_file|reg_out[12][10]~q\,
	datad => \uut|instr_decode|rs1[0]~3_combout\,
	combout => \uut|register_file|Mux21~0_combout\);

-- Location: LCCOMB_X67_Y29_N24
\uut|register_file|Mux21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux21~1_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|Mux21~0_combout\ & ((\uut|register_file|reg_out[15][10]~q\))) # (!\uut|register_file|Mux21~0_combout\ & (\uut|register_file|reg_out[14][10]~q\)))) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|register_file|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[14][10]~q\,
	datab => \uut|instr_decode|rs1[1]~2_combout\,
	datac => \uut|register_file|reg_out[15][10]~q\,
	datad => \uut|register_file|Mux21~0_combout\,
	combout => \uut|register_file|Mux21~1_combout\);

-- Location: LCCOMB_X62_Y30_N4
\uut|register_file|Mux21~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux21~4_combout\ = (\uut|instr_decode|rs1[3]~1_combout\ & ((\uut|instr_decode|rs1[2]~4_combout\ & ((\uut|register_file|Mux21~1_combout\))) # (!\uut|instr_decode|rs1[2]~4_combout\ & (\uut|register_file|Mux21~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[3]~1_combout\,
	datab => \uut|register_file|Mux21~3_combout\,
	datac => \uut|instr_decode|rs1[2]~4_combout\,
	datad => \uut|register_file|Mux21~1_combout\,
	combout => \uut|register_file|Mux21~4_combout\);

-- Location: LCCOMB_X66_Y26_N0
\uut|register_file|Mux21~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux21~5_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|reg_out[6][10]~q\))) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & (\uut|register_file|reg_out[4][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[0]~3_combout\,
	datab => \uut|register_file|reg_out[4][10]~q\,
	datac => \uut|register_file|reg_out[6][10]~q\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux21~5_combout\);

-- Location: LCCOMB_X66_Y26_N30
\uut|register_file|Mux21~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux21~6_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|Mux21~5_combout\ & (\uut|register_file|reg_out[7][10]~q\)) # (!\uut|register_file|Mux21~5_combout\ & ((\uut|register_file|reg_out[5][10]~q\))))) # 
-- (!\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|register_file|Mux21~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[0]~3_combout\,
	datab => \uut|register_file|reg_out[7][10]~q\,
	datac => \uut|register_file|reg_out[5][10]~q\,
	datad => \uut|register_file|Mux21~5_combout\,
	combout => \uut|register_file|Mux21~6_combout\);

-- Location: LCCOMB_X65_Y30_N8
\uut|register_file|Mux21~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux21~7_combout\ = (\uut|register_file|Mux29~4_combout\ & ((\uut|register_file|Mux29~5_combout\ & ((\uut|register_file|Mux21~6_combout\))) # (!\uut|register_file|Mux29~5_combout\ & (\uut|register_file|reg_out[1][10]~q\)))) # 
-- (!\uut|register_file|Mux29~4_combout\ & (((\uut|register_file|Mux29~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux29~4_combout\,
	datab => \uut|register_file|reg_out[1][10]~q\,
	datac => \uut|register_file|Mux21~6_combout\,
	datad => \uut|register_file|Mux29~5_combout\,
	combout => \uut|register_file|Mux21~7_combout\);

-- Location: LCCOMB_X62_Y30_N6
\uut|register_file|Mux21~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux21~8_combout\ = (\uut|register_file|Mux21~7_combout\ & (((\uut|register_file|reg_out[3][10]~q\)) # (!\uut|register_file|Mux29~16_combout\))) # (!\uut|register_file|Mux21~7_combout\ & (\uut|register_file|Mux29~16_combout\ & 
-- (\uut|register_file|reg_out[2][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux21~7_combout\,
	datab => \uut|register_file|Mux29~16_combout\,
	datac => \uut|register_file|reg_out[2][10]~q\,
	datad => \uut|register_file|reg_out[3][10]~q\,
	combout => \uut|register_file|Mux21~8_combout\);

-- Location: LCCOMB_X62_Y30_N20
\uut|register_file|Mux21~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux21~9_combout\ = (\uut|register_file|Mux21~4_combout\) # ((!\uut|instr_decode|rs1[3]~1_combout\ & \uut|register_file|Mux21~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[3]~1_combout\,
	datac => \uut|register_file|Mux21~4_combout\,
	datad => \uut|register_file|Mux21~8_combout\,
	combout => \uut|register_file|Mux21~9_combout\);

-- Location: LCCOMB_X59_Y33_N24
\uut|pc_calculation|Add0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Add0~51_combout\ = (\uut|instr_decode|Equal17~1_combout\ & (\uut|register_file|Mux21~9_combout\)) # (!\uut|instr_decode|Equal17~1_combout\ & ((\uut|pc_calculation|Add0~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|register_file|Mux21~9_combout\,
	datac => \uut|instr_decode|Equal17~1_combout\,
	datad => \uut|pc_calculation|Add0~49_combout\,
	combout => \uut|pc_calculation|Add0~51_combout\);

-- Location: LCCOMB_X61_Y34_N8
\uut|instr_decode|immediate[2]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|immediate[2]~23_combout\ = (!\uut|instr_decode|immediate[12]~10_combout\ & \IRAM|auto_generated|q_a\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|immediate[12]~10_combout\,
	datad => \IRAM|auto_generated|q_a\(2),
	combout => \uut|instr_decode|immediate[2]~23_combout\);

-- Location: LCCOMB_X61_Y27_N22
\bus1|c1_addrbus[2]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_addrbus[2]~19_combout\ = (\my_dma|M2_ADDRBUS\(2) & (!\uut|pc_calculation|Add0~2_combout\ & ((\my_dma|DMA_State.dma_idle~q\) # (\my_dma|DMA_State.dma_waddr~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|DMA_State.dma_idle~q\,
	datab => \my_dma|M2_ADDRBUS\(2),
	datac => \uut|pc_calculation|Add0~2_combout\,
	datad => \my_dma|DMA_State.dma_waddr~q\,
	combout => \bus1|c1_addrbus[2]~19_combout\);

-- Location: LCCOMB_X61_Y27_N12
\bus1|c1_addrbus[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_addrbus[2]~20_combout\ = (\bus1|c1_addrbus~2_combout\ & ((\bus1|c1_addrbus[2]~19_combout\) # ((\uut|memory_logic|Add0~4_combout\ & \uut|pc_calculation|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_addrbus~2_combout\,
	datab => \uut|memory_logic|Add0~4_combout\,
	datac => \uut|pc_calculation|Add0~2_combout\,
	datad => \bus1|c1_addrbus[2]~19_combout\,
	combout => \bus1|c1_addrbus[2]~20_combout\);

-- Location: LCCOMB_X58_Y27_N14
\bus1|S4_ADDRBUS[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S4_ADDRBUS[2]~4_combout\ = ((!\bus1|c1_op.master.default~0_combout\) # (!\bus1|c1_op~9_combout\)) # (!\bus1|c1_addrbus[2]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c1_addrbus[2]~20_combout\,
	datac => \bus1|c1_op~9_combout\,
	datad => \bus1|c1_op.master.default~0_combout\,
	combout => \bus1|S4_ADDRBUS[2]~4_combout\);

-- Location: LCCOMB_X58_Y27_N6
\my_dma|wstep_reg[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|wstep_reg[0]~1_combout\ = (\bus1|S4_ADDRBUS[3]~5_combout\ & (!\my_dma|DMA_State.dma_idle~q\ & (!\bus1|S4_ADDRBUS[2]~4_combout\ & \bus1|S4_MW~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|S4_ADDRBUS[3]~5_combout\,
	datab => \my_dma|DMA_State.dma_idle~q\,
	datac => \bus1|S4_ADDRBUS[2]~4_combout\,
	datad => \bus1|S4_MW~combout\,
	combout => \my_dma|wstep_reg[0]~1_combout\);

-- Location: LCCOMB_X59_Y27_N4
\my_dma|wstart_reg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|wstart_reg[0]~0_combout\ = (\bus1|S4_ADDRBUS[0]~7_combout\ & (\my_dma|wstep_reg[0]~1_combout\ & !\bus1|S4_ADDRBUS[1]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|S4_ADDRBUS[0]~7_combout\,
	datac => \my_dma|wstep_reg[0]~1_combout\,
	datad => \bus1|S4_ADDRBUS[1]~6_combout\,
	combout => \my_dma|wstart_reg[0]~0_combout\);

-- Location: FF_X56_Y29_N21
\my_dma|wstart_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|wstart_reg[0]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|wstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstart_reg\(0));

-- Location: FF_X54_Y30_N29
\my_dma|waddr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|waddr_reg[0]~feeder_combout\,
	asdata => \my_dma|wstart_reg\(0),
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|waddr_reg\(0));

-- Location: LCCOMB_X59_Y29_N24
\my_dma|Selector68~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|Selector68~0_combout\ = (\my_dma|DMA_State.dma_waddr~q\ & (\my_dma|waddr_reg\(0))) # (!\my_dma|DMA_State.dma_waddr~q\ & ((\my_dma|raddr_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|DMA_State.dma_waddr~q\,
	datab => \my_dma|waddr_reg\(0),
	datad => \my_dma|raddr_reg\(0),
	combout => \my_dma|Selector68~0_combout\);

-- Location: LCCOMB_X60_Y29_N16
\my_dma|M2_ADDRBUS[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|M2_ADDRBUS\(0) = (GLOBAL(\my_dma|M2_ADDRBUS~0clkctrl_outclk\) & ((\my_dma|M2_ADDRBUS\(0)))) # (!GLOBAL(\my_dma|M2_ADDRBUS~0clkctrl_outclk\) & (\my_dma|Selector68~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|Selector68~0_combout\,
	datab => \my_dma|M2_ADDRBUS\(0),
	datad => \my_dma|M2_ADDRBUS~0clkctrl_outclk\,
	combout => \my_dma|M2_ADDRBUS\(0));

-- Location: LCCOMB_X60_Y26_N26
\bus1|c1_addrbus[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_addrbus[0]~17_combout\ = (\uut|pc_calculation|Add0~2_combout\ & (((\uut|memory_logic|Add0~0_combout\)))) # (!\uut|pc_calculation|Add0~2_combout\ & (\my_dma|M2_ADDRBUS\(0) & ((\bus1|c1_op.master.m2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|pc_calculation|Add0~2_combout\,
	datab => \my_dma|M2_ADDRBUS\(0),
	datac => \uut|memory_logic|Add0~0_combout\,
	datad => \bus1|c1_op.master.m2~0_combout\,
	combout => \bus1|c1_addrbus[0]~17_combout\);

-- Location: LCCOMB_X59_Y27_N24
\bus1|S4_ADDRBUS[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S4_ADDRBUS[0]~7_combout\ = (((!\bus1|c1_op~9_combout\) # (!\bus1|c1_addrbus[0]~17_combout\)) # (!\bus1|c1_op.master.default~0_combout\)) # (!\bus1|c1_addrbus~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_addrbus~2_combout\,
	datab => \bus1|c1_op.master.default~0_combout\,
	datac => \bus1|c1_addrbus[0]~17_combout\,
	datad => \bus1|c1_op~9_combout\,
	combout => \bus1|S4_ADDRBUS[0]~7_combout\);

-- Location: LCCOMB_X59_Y27_N0
\my_dma|wstep_reg[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|wstep_reg[0]~2_combout\ = (!\bus1|S4_ADDRBUS[0]~7_combout\ & (\my_dma|wstep_reg[0]~1_combout\ & !\bus1|S4_ADDRBUS[1]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|S4_ADDRBUS[0]~7_combout\,
	datac => \my_dma|wstep_reg[0]~1_combout\,
	datad => \bus1|S4_ADDRBUS[1]~6_combout\,
	combout => \my_dma|wstep_reg[0]~2_combout\);

-- Location: FF_X56_Y28_N19
\my_dma|wstep_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|wstep_reg[3]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|wstep_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstep_reg\(3));

-- Location: LCCOMB_X55_Y31_N18
\my_dma|waddr_reg[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|waddr_reg[3]~feeder_combout\ = \my_dma|waddr_reg[3]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_dma|waddr_reg[3]~22_combout\,
	combout => \my_dma|waddr_reg[3]~feeder_combout\);

-- Location: FF_X55_Y31_N19
\my_dma|waddr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|waddr_reg[3]~feeder_combout\,
	asdata => \my_dma|wstart_reg\(3),
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|waddr_reg\(3));

-- Location: LCCOMB_X55_Y32_N22
\my_dma|Selector71~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|Selector71~0_combout\ = (\my_dma|DMA_State.dma_waddr~q\ & (\my_dma|waddr_reg\(3))) # (!\my_dma|DMA_State.dma_waddr~q\ & ((\my_dma|raddr_reg\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|waddr_reg\(3),
	datab => \my_dma|DMA_State.dma_waddr~q\,
	datad => \my_dma|raddr_reg\(3),
	combout => \my_dma|Selector71~0_combout\);

-- Location: LCCOMB_X56_Y32_N8
\my_dma|M2_ADDRBUS[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|M2_ADDRBUS\(3) = (GLOBAL(\my_dma|M2_ADDRBUS~0clkctrl_outclk\) & ((\my_dma|M2_ADDRBUS\(3)))) # (!GLOBAL(\my_dma|M2_ADDRBUS~0clkctrl_outclk\) & (\my_dma|Selector71~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_dma|Selector71~0_combout\,
	datac => \my_dma|M2_ADDRBUS\(3),
	datad => \my_dma|M2_ADDRBUS~0clkctrl_outclk\,
	combout => \my_dma|M2_ADDRBUS\(3));

-- Location: LCCOMB_X60_Y27_N22
\bus1|c1_addrbus[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_addrbus[3]~13_combout\ = (\uut|pc_calculation|Add0~2_combout\ & (((\uut|memory_logic|Add0~6_combout\)))) # (!\uut|pc_calculation|Add0~2_combout\ & (\my_dma|M2_ADDRBUS\(3) & (\bus1|c1_op.master.m2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|pc_calculation|Add0~2_combout\,
	datab => \my_dma|M2_ADDRBUS\(3),
	datac => \bus1|c1_op.master.m2~0_combout\,
	datad => \uut|memory_logic|Add0~6_combout\,
	combout => \bus1|c1_addrbus[3]~13_combout\);

-- Location: LCCOMB_X60_Y27_N6
\bus2|c1_op.slave.s2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|c1_op.slave.s2~0_combout\ = (!\bus1|c1_addrbus[3]~13_combout\ & (!\bus1|c1_addrbus[6]~15_combout\ & (\my_counter|Mux5~0_combout\ & !\bus1|c1_addrbus[7]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_addrbus[3]~13_combout\,
	datab => \bus1|c1_addrbus[6]~15_combout\,
	datac => \my_counter|Mux5~0_combout\,
	datad => \bus1|c1_addrbus[7]~14_combout\,
	combout => \bus2|c1_op.slave.s2~0_combout\);

-- Location: LCCOMB_X55_Y30_N10
\bus1|LessThan7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|LessThan7~2_combout\ = (\my_dma|M2_ADDRBUS\(11)) # ((\my_dma|M2_ADDRBUS\(10)) # ((\my_dma|M2_ADDRBUS\(13)) # (\my_dma|M2_ADDRBUS\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|M2_ADDRBUS\(11),
	datab => \my_dma|M2_ADDRBUS\(10),
	datac => \my_dma|M2_ADDRBUS\(13),
	datad => \my_dma|M2_ADDRBUS\(12),
	combout => \bus1|LessThan7~2_combout\);

-- Location: LCCOMB_X60_Y31_N26
\bus1|LessThan7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|LessThan7~3_combout\ = (\bus1|c1_addrbus[14]~26_combout\) # ((!\uut|pc_calculation|Add0~2_combout\ & (\bus1|LessThan7~2_combout\ & \bus1|c1_op.master.m2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|pc_calculation|Add0~2_combout\,
	datab => \bus1|LessThan7~2_combout\,
	datac => \bus1|c1_op.master.m2~0_combout\,
	datad => \bus1|c1_addrbus[14]~26_combout\,
	combout => \bus1|LessThan7~3_combout\);

-- Location: LCCOMB_X59_Y30_N18
\bus1|LessThan7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|LessThan7~1_combout\ = (\uut|memory_logic|Add0~22_combout\) # ((\uut|memory_logic|Add0~26_combout\) # ((\uut|memory_logic|Add0~24_combout\) # (\uut|memory_logic|Add0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|memory_logic|Add0~22_combout\,
	datab => \uut|memory_logic|Add0~26_combout\,
	datac => \uut|memory_logic|Add0~24_combout\,
	datad => \uut|memory_logic|Add0~20_combout\,
	combout => \bus1|LessThan7~1_combout\);

-- Location: LCCOMB_X59_Y30_N16
\bus1|LessThan7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|LessThan7~4_combout\ = (\bus1|LessThan7~3_combout\) # ((\uut|pc_calculation|Add0~2_combout\ & ((\uut|memory_logic|Add0~28_combout\) # (\bus1|LessThan7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|LessThan7~3_combout\,
	datab => \uut|pc_calculation|Add0~2_combout\,
	datac => \uut|memory_logic|Add0~28_combout\,
	datad => \bus1|LessThan7~1_combout\,
	combout => \bus1|LessThan7~4_combout\);

-- Location: LCCOMB_X59_Y30_N10
\bus1|LessThan7~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|LessThan7~5_combout\ = (\bus1|c1_addrbus~2_combout\ & (((\bus1|LessThan7~4_combout\) # (!\bus1|LessThan7~0_combout\)) # (!\bus2|c1_op.slave.s2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus2|c1_op.slave.s2~0_combout\,
	datab => \bus1|c1_addrbus~2_combout\,
	datac => \bus1|LessThan7~0_combout\,
	datad => \bus1|LessThan7~4_combout\,
	combout => \bus1|LessThan7~5_combout\);

-- Location: LCCOMB_X59_Y30_N4
\bus1|c1_op~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_op~8_combout\ = (\bus1|c1_addrbus[14]~26_combout\) # (((\uut|pc_calculation|Add0~2_combout\ & \uut|memory_logic|Add0~28_combout\)) # (!\bus1|c1_addrbus[12]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_addrbus[14]~26_combout\,
	datab => \uut|pc_calculation|Add0~2_combout\,
	datac => \uut|memory_logic|Add0~28_combout\,
	datad => \bus1|c1_addrbus[12]~5_combout\,
	combout => \bus1|c1_op~8_combout\);

-- Location: LCCOMB_X59_Y30_N12
\bus1|c1_op~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_op~9_combout\ = (!\bus1|LessThan7~5_combout\ & (!\bus1|process_1~1_combout\ & (\bus1|c1_op~8_combout\ & \bus1|process_1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|LessThan7~5_combout\,
	datab => \bus1|process_1~1_combout\,
	datac => \bus1|c1_op~8_combout\,
	datad => \bus1|process_1~2_combout\,
	combout => \bus1|c1_op~9_combout\);

-- Location: LCCOMB_X59_Y30_N24
\bus1|c1_nready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_nready~0_combout\ = (\bus1|process_1~3_combout\) # ((!\bus1|c1_op~9_combout\) # (!\my_dma|DMA_State.dma_idle~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|process_1~3_combout\,
	datac => \my_dma|DMA_State.dma_idle~q\,
	datad => \bus1|c1_op~9_combout\,
	combout => \bus1|c1_nready~0_combout\);

-- Location: FF_X58_Y31_N1
\bus1|c2_op.op.read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus1|c2_op.op.read~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \bus1|c1_nready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bus1|c2_op.op.read~q\);

-- Location: LCCOMB_X58_Y24_N4
\bus1|S1_WDATABUS[9]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S1_WDATABUS[9]~7_combout\ = (\bus1|c1_wdatabus[9]~10_combout\ & (\bus1|c1_op.master.default~0_combout\ & (!\bus1|c1_addrbus[13]~6_combout\ & \bus1|process_1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_wdatabus[9]~10_combout\,
	datab => \bus1|c1_op.master.default~0_combout\,
	datac => \bus1|c1_addrbus[13]~6_combout\,
	datad => \bus1|process_1~3_combout\,
	combout => \bus1|S1_WDATABUS[9]~7_combout\);

-- Location: M9K_X64_Y21_N0
\DRAM|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000EF8200000000000000000000000000000000000000000000000000000000000318C6",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/hgarg/Downloads/ass4_evgeny/dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "altsyncram:DRAM|altsyncram_2f04:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \bus1|S1_MW~combout\,
	portare => \bus1|S1_MR~combout\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \DRAM|auto_generated|_~0_combout\,
	portadatain => \DRAM|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \DRAM|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DRAM|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y28_N2
\bus1|c2_rdatabus[9]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[9]~78_combout\ = (\bus1|c2_op.op.read~q\ & (!\bus1|c2_rdatabus[21]~1_combout\ & (\bus1|c2_op.slave.s1~q\ & \DRAM|auto_generated|ram_block1a9~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_op.op.read~q\,
	datab => \bus1|c2_rdatabus[21]~1_combout\,
	datac => \bus1|c2_op.slave.s1~q\,
	datad => \DRAM|auto_generated|ram_block1a9~portadataout\,
	combout => \bus1|c2_rdatabus[9]~78_combout\);

-- Location: LCCOMB_X63_Y23_N6
\bus1|c2_rdatabus[9]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[9]~85_combout\ = (\my_counter|read_addr\(0) & (((\my_counter|read_addr\(1))))) # (!\my_counter|read_addr\(0) & ((\my_counter|read_addr\(1) & ((\my_counter|count[2][9]~q\))) # (!\my_counter|read_addr\(1) & (\my_counter|count[0][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|read_addr\(0),
	datab => \my_counter|count[0][9]~q\,
	datac => \my_counter|read_addr\(1),
	datad => \my_counter|count[2][9]~q\,
	combout => \bus1|c2_rdatabus[9]~85_combout\);

-- Location: LCCOMB_X63_Y23_N16
\bus1|c2_rdatabus[9]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[9]~86_combout\ = (\my_counter|read_addr\(0) & ((\bus1|c2_rdatabus[9]~85_combout\ & ((\my_counter|count[3][9]~q\))) # (!\bus1|c2_rdatabus[9]~85_combout\ & (\my_counter|count[1][9]~q\)))) # (!\my_counter|read_addr\(0) & 
-- (((\bus1|c2_rdatabus[9]~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_counter|read_addr\(0),
	datab => \my_counter|count[1][9]~q\,
	datac => \my_counter|count[3][9]~q\,
	datad => \bus1|c2_rdatabus[9]~85_combout\,
	combout => \bus1|c2_rdatabus[9]~86_combout\);

-- Location: LCCOMB_X55_Y26_N22
\bus1|c2_rdatabus[9]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[9]~79_combout\ = (\my_dma|ck_S4_ADDRBUS\(0) & (((\my_dma|rstart_reg\(9) & \my_dma|ck_S4_ADDRBUS\(1))))) # (!\my_dma|ck_S4_ADDRBUS\(0) & ((\my_dma|rstep_reg\(9)) # ((!\my_dma|ck_S4_ADDRBUS\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|ck_S4_ADDRBUS\(0),
	datab => \my_dma|rstep_reg\(9),
	datac => \my_dma|rstart_reg\(9),
	datad => \my_dma|ck_S4_ADDRBUS\(1),
	combout => \bus1|c2_rdatabus[9]~79_combout\);

-- Location: LCCOMB_X56_Y29_N12
\my_dma|wstart_reg[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|wstart_reg[9]~feeder_combout\ = \bus1|S4_WDATABUS[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|S4_WDATABUS[9]~9_combout\,
	combout => \my_dma|wstart_reg[9]~feeder_combout\);

-- Location: FF_X56_Y29_N13
\my_dma|wstart_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|wstart_reg[9]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|wstart_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstart_reg\(9));

-- Location: LCCOMB_X56_Y29_N6
\bus1|c2_rdatabus[9]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[9]~80_combout\ = (\my_dma|ck_S4_ADDRBUS\(1) & (\bus1|c2_rdatabus[9]~79_combout\)) # (!\my_dma|ck_S4_ADDRBUS\(1) & ((\bus1|c2_rdatabus[9]~79_combout\ & (\my_dma|wstep_reg\(9))) # (!\bus1|c2_rdatabus[9]~79_combout\ & 
-- ((\my_dma|wstart_reg\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|ck_S4_ADDRBUS\(1),
	datab => \bus1|c2_rdatabus[9]~79_combout\,
	datac => \my_dma|wstep_reg\(9),
	datad => \my_dma|wstart_reg\(9),
	combout => \bus1|c2_rdatabus[9]~80_combout\);

-- Location: LCCOMB_X59_Y32_N10
\bus1|c2_rdatabus[9]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[9]~81_combout\ = (\my_dma|ck_S4_ADDRBUS\(0) & (\my_dma|raddr_reg\(9) & !\bus1|c2_rdatabus[21]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_dma|ck_S4_ADDRBUS\(0),
	datac => \my_dma|raddr_reg\(9),
	datad => \bus1|c2_rdatabus[21]~8_combout\,
	combout => \bus1|c2_rdatabus[9]~81_combout\);

-- Location: LCCOMB_X59_Y32_N20
\bus1|c2_rdatabus[9]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[9]~82_combout\ = (\bus1|c2_rdatabus[0]~10_combout\ & (\bus1|c1_wdatabus[9]~10_combout\ & \bus2|S2_WDATABUS[3]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[0]~10_combout\,
	datab => \bus1|c1_wdatabus[9]~10_combout\,
	datad => \bus2|S2_WDATABUS[3]~1_combout\,
	combout => \bus1|c2_rdatabus[9]~82_combout\);

-- Location: LCCOMB_X59_Y32_N26
\bus1|c2_rdatabus[9]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[9]~83_combout\ = (\bus1|c2_rdatabus[21]~6_combout\ & (((\bus1|c2_rdatabus[9]~82_combout\) # (!\bus1|c2_rdatabus[21]~5_combout\)))) # (!\bus1|c2_rdatabus[21]~6_combout\ & (\bus1|c2_rdatabus[9]~81_combout\ & 
-- (\bus1|c2_rdatabus[21]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[9]~81_combout\,
	datab => \bus1|c2_rdatabus[21]~6_combout\,
	datac => \bus1|c2_rdatabus[21]~5_combout\,
	datad => \bus1|c2_rdatabus[9]~82_combout\,
	combout => \bus1|c2_rdatabus[9]~83_combout\);

-- Location: LCCOMB_X59_Y32_N8
\bus1|c2_rdatabus[9]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[9]~84_combout\ = (\bus1|c2_rdatabus[9]~83_combout\ & (((\bus1|c2_rdatabus[9]~80_combout\) # (!\bus1|c2_rdatabus[21]~7_combout\)))) # (!\bus1|c2_rdatabus[9]~83_combout\ & (\my_dma|count_reg\(9) & ((\bus1|c2_rdatabus[21]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|count_reg\(9),
	datab => \bus1|c2_rdatabus[9]~80_combout\,
	datac => \bus1|c2_rdatabus[9]~83_combout\,
	datad => \bus1|c2_rdatabus[21]~7_combout\,
	combout => \bus1|c2_rdatabus[9]~84_combout\);

-- Location: LCCOMB_X60_Y32_N20
\bus1|c2_rdatabus[9]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[9]~87_combout\ = (\bus1|c2_rdatabus[0]~14_combout\ & ((\bus1|c2_rdatabus[9]~84_combout\) # ((\bus1|c2_rdatabus[21]~1_combout\ & \bus1|c2_rdatabus[9]~86_combout\)))) # (!\bus1|c2_rdatabus[0]~14_combout\ & (\bus1|c2_rdatabus[21]~1_combout\ 
-- & (\bus1|c2_rdatabus[9]~86_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[0]~14_combout\,
	datab => \bus1|c2_rdatabus[21]~1_combout\,
	datac => \bus1|c2_rdatabus[9]~86_combout\,
	datad => \bus1|c2_rdatabus[9]~84_combout\,
	combout => \bus1|c2_rdatabus[9]~87_combout\);

-- Location: LCCOMB_X60_Y32_N0
\bus1|M2_RDATABUS[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|M2_RDATABUS[9]~10_combout\ = (\bus1|M2_RDATABUS[3]~0_combout\ & ((\bus1|c2_rdatabus[9]~78_combout\) # (\bus1|c2_rdatabus[9]~87_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c2_rdatabus[9]~78_combout\,
	datac => \bus1|M2_RDATABUS[3]~0_combout\,
	datad => \bus1|c2_rdatabus[9]~87_combout\,
	combout => \bus1|M2_RDATABUS[9]~10_combout\);

-- Location: FF_X60_Y32_N1
\my_dma|data_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus1|M2_RDATABUS[9]~10_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|DMA_RFile~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|data_reg\(9));

-- Location: LCCOMB_X60_Y32_N22
\bus1|c1_wdatabus[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_wdatabus[9]~10_combout\ = (\bus1|c1_wdatabus[31]~0_combout\ & ((\my_dma|data_reg\(9)) # ((\uut|instr_decode|Equal15~1_combout\ & \uut|register_file|Mux54~9_combout\)))) # (!\bus1|c1_wdatabus[31]~0_combout\ & 
-- (((\uut|instr_decode|Equal15~1_combout\ & \uut|register_file|Mux54~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_wdatabus[31]~0_combout\,
	datab => \my_dma|data_reg\(9),
	datac => \uut|instr_decode|Equal15~1_combout\,
	datad => \uut|register_file|Mux54~9_combout\,
	combout => \bus1|c1_wdatabus[9]~10_combout\);

-- Location: LCCOMB_X56_Y29_N14
\bus1|S4_WDATABUS[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S4_WDATABUS[9]~9_combout\ = (\bus1|c1_wdatabus[9]~10_combout\ & (\bus1|c1_op.master.default~0_combout\ & \bus1|c1_op~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_wdatabus[9]~10_combout\,
	datab => \bus1|c1_op.master.default~0_combout\,
	datad => \bus1|c1_op~9_combout\,
	combout => \bus1|S4_WDATABUS[9]~9_combout\);

-- Location: FF_X56_Y29_N7
\my_dma|wstep_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|S4_WDATABUS[9]~9_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \my_dma|wstep_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|wstep_reg\(9));

-- Location: LCCOMB_X55_Y32_N4
\my_dma|waddr_reg[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|waddr_reg[9]~feeder_combout\ = \my_dma|waddr_reg[9]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_dma|waddr_reg[9]~34_combout\,
	combout => \my_dma|waddr_reg[9]~feeder_combout\);

-- Location: FF_X55_Y32_N5
\my_dma|waddr_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|waddr_reg[9]~feeder_combout\,
	asdata => \my_dma|wstart_reg\(9),
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|waddr_reg\(9));

-- Location: LCCOMB_X55_Y32_N28
\my_dma|Selector77~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|Selector77~0_combout\ = (\my_dma|DMA_State.dma_waddr~q\ & (\my_dma|waddr_reg\(9))) # (!\my_dma|DMA_State.dma_waddr~q\ & ((\my_dma|raddr_reg\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_dma|DMA_State.dma_waddr~q\,
	datac => \my_dma|waddr_reg\(9),
	datad => \my_dma|raddr_reg\(9),
	combout => \my_dma|Selector77~0_combout\);

-- Location: LCCOMB_X55_Y32_N14
\my_dma|M2_ADDRBUS[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|M2_ADDRBUS\(9) = (GLOBAL(\my_dma|M2_ADDRBUS~0clkctrl_outclk\) & ((\my_dma|M2_ADDRBUS\(9)))) # (!GLOBAL(\my_dma|M2_ADDRBUS~0clkctrl_outclk\) & (\my_dma|Selector77~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_dma|Selector77~0_combout\,
	datac => \my_dma|M2_ADDRBUS\(9),
	datad => \my_dma|M2_ADDRBUS~0clkctrl_outclk\,
	combout => \my_dma|M2_ADDRBUS\(9));

-- Location: LCCOMB_X60_Y30_N14
\bus1|c1_addrbus[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_addrbus[9]~10_combout\ = (\uut|pc_calculation|Add0~2_combout\ & (((\uut|memory_logic|Add0~18_combout\)))) # (!\uut|pc_calculation|Add0~2_combout\ & (\bus1|c1_op.master.m2~0_combout\ & (\my_dma|M2_ADDRBUS\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_op.master.m2~0_combout\,
	datab => \my_dma|M2_ADDRBUS\(9),
	datac => \uut|pc_calculation|Add0~2_combout\,
	datad => \uut|memory_logic|Add0~18_combout\,
	combout => \bus1|c1_addrbus[9]~10_combout\);

-- Location: LCCOMB_X60_Y30_N4
\bus1|LessThan7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|LessThan7~0_combout\ = (!\bus1|c1_addrbus[9]~10_combout\ & !\bus1|c1_addrbus[8]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|c1_addrbus[9]~10_combout\,
	datad => \bus1|c1_addrbus[8]~9_combout\,
	combout => \bus1|LessThan7~0_combout\);

-- Location: LCCOMB_X60_Y30_N26
\bus2|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|LessThan2~0_combout\ = (\bus1|c1_addrbus~2_combout\ & (\bus1|c1_op.master.default~0_combout\ & (!\bus1|LessThan7~0_combout\ & !\bus1|c1_addrbus[12]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_addrbus~2_combout\,
	datab => \bus1|c1_op.master.default~0_combout\,
	datac => \bus1|LessThan7~0_combout\,
	datad => \bus1|c1_addrbus[12]~5_combout\,
	combout => \bus2|LessThan2~0_combout\);

-- Location: LCCOMB_X60_Y30_N24
\bus2|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|LessThan2~1_combout\ = (!\bus1|process_1~1_combout\ & (\bus1|c1_addrbus[13]~6_combout\ & (\bus2|LessThan2~0_combout\ & !\bus1|c1_addrbus[14]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|process_1~1_combout\,
	datab => \bus1|c1_addrbus[13]~6_combout\,
	datac => \bus2|LessThan2~0_combout\,
	datad => \bus1|c1_addrbus[14]~3_combout\,
	combout => \bus2|LessThan2~1_combout\);

-- Location: LCCOMB_X61_Y26_N4
\bus2|c1_op.slave.s1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|c1_op.slave.s1~0_combout\ = (!\bus2|LessThan2~1_combout\ & (\bus2|c1_addrbus[14]~3_combout\ & \bus2|S1_MR~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus2|LessThan2~1_combout\,
	datac => \bus2|c1_addrbus[14]~3_combout\,
	datad => \bus2|S1_MR~0_combout\,
	combout => \bus2|c1_op.slave.s1~0_combout\);

-- Location: FF_X61_Y26_N5
\bus2|c2_op.slave.s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus2|c1_op.slave.s1~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bus2|c2_op.slave.s1~q\);

-- Location: LCCOMB_X68_Y32_N22
\bus1|c2_rdatabus[21]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[21]~1_combout\ = (\bus2|c2_op.slave.s1~q\ & \bus1|c2_rdatabus[21]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus2|c2_op.slave.s1~q\,
	datad => \bus1|c2_rdatabus[21]~0_combout\,
	combout => \bus1|c2_rdatabus[21]~1_combout\);

-- Location: LCCOMB_X56_Y23_N14
\bus1|S1_WDATABUS[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S1_WDATABUS[2]~14_combout\ = (\bus1|c1_wdatabus[2]~3_combout\ & (\bus1|c1_op.master.default~0_combout\ & (!\bus1|c1_addrbus[13]~6_combout\ & \bus1|process_1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_wdatabus[2]~3_combout\,
	datab => \bus1|c1_op.master.default~0_combout\,
	datac => \bus1|c1_addrbus[13]~6_combout\,
	datad => \bus1|process_1~3_combout\,
	combout => \bus1|S1_WDATABUS[2]~14_combout\);

-- Location: M9K_X51_Y31_N0
\DRAM|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C6318",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/hgarg/Downloads/ass4_evgeny/dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "altsyncram:DRAM|altsyncram_2f04:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \bus1|S1_MW~combout\,
	portare => \bus1|S1_MR~combout\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \DRAM|auto_generated|_~0_combout\,
	portadatain => \DRAM|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \DRAM|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DRAM|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LCCOMB_X58_Y31_N14
\bus1|c2_rdatabus[2]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[2]~148_combout\ = (\bus1|c2_op.slave.s1~q\ & (!\bus1|c2_rdatabus[21]~1_combout\ & (\DRAM|auto_generated|ram_block1a2~portadataout\ & \bus1|c2_op.op.read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_op.slave.s1~q\,
	datab => \bus1|c2_rdatabus[21]~1_combout\,
	datac => \DRAM|auto_generated|ram_block1a2~portadataout\,
	datad => \bus1|c2_op.op.read~q\,
	combout => \bus1|c2_rdatabus[2]~148_combout\);

-- Location: LCCOMB_X62_Y36_N20
\uut|alu1|result[2]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[2]~178_combout\ = (\uut|alu1|ShiftRight1~60_combout\ & ((\uut|alu1|result[3]~169_combout\) # ((\uut|alu1|ShiftRight0~52_combout\ & \uut|Pipe_alu_out[3]~6_combout\)))) # (!\uut|alu1|ShiftRight1~60_combout\ & 
-- (\uut|alu1|ShiftRight0~52_combout\ & (\uut|Pipe_alu_out[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftRight1~60_combout\,
	datab => \uut|alu1|ShiftRight0~52_combout\,
	datac => \uut|Pipe_alu_out[3]~6_combout\,
	datad => \uut|alu1|result[3]~169_combout\,
	combout => \uut|alu1|result[2]~178_combout\);

-- Location: LCCOMB_X65_Y33_N12
\uut|alu1|ShiftRight0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~40_combout\ = (!\uut|alu_in2[0]~58_combout\ & ((\uut|alu_in2[1]~59_combout\ & (\uut|register_file|Mux23~9_combout\)) # (!\uut|alu_in2[1]~59_combout\ & ((\uut|register_file|Mux25~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux23~9_combout\,
	datab => \uut|register_file|Mux25~9_combout\,
	datac => \uut|alu_in2[0]~58_combout\,
	datad => \uut|alu_in2[1]~59_combout\,
	combout => \uut|alu1|ShiftRight0~40_combout\);

-- Location: LCCOMB_X65_Y33_N26
\uut|alu1|ShiftRight0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~41_combout\ = (\uut|alu1|ShiftRight0~40_combout\) # ((\uut|alu1|ShiftRight0~37_combout\ & \uut|alu_in2[0]~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu1|ShiftRight0~37_combout\,
	datac => \uut|alu_in2[0]~58_combout\,
	datad => \uut|alu1|ShiftRight0~40_combout\,
	combout => \uut|alu1|ShiftRight0~41_combout\);

-- Location: LCCOMB_X62_Y38_N0
\uut|alu1|result[2]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[2]~183_combout\ = (\uut|Pipe_alu_out[3]~10_combout\ & (!\uut|alu1|ShiftRight0~13_combout\)) # (!\uut|Pipe_alu_out[3]~10_combout\ & ((\uut|alu1|ShiftRight0~13_combout\ & ((\uut|alu1|ShiftRight0~0_combout\))) # 
-- (!\uut|alu1|ShiftRight0~13_combout\ & (\uut|alu1|ShiftRight0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[3]~10_combout\,
	datab => \uut|alu1|ShiftRight0~13_combout\,
	datac => \uut|alu1|ShiftRight0~41_combout\,
	datad => \uut|alu1|ShiftRight0~0_combout\,
	combout => \uut|alu1|result[2]~183_combout\);

-- Location: LCCOMB_X62_Y38_N14
\uut|alu1|result[2]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[2]~184_combout\ = (\uut|Pipe_alu_out[3]~10_combout\ & ((\uut|alu1|result[2]~183_combout\ & (\uut|alu1|ShiftRight1~40_combout\)) # (!\uut|alu1|result[2]~183_combout\ & ((\uut|alu1|ShiftRight0~1_combout\))))) # 
-- (!\uut|Pipe_alu_out[3]~10_combout\ & (((\uut|alu1|result[2]~183_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[3]~10_combout\,
	datab => \uut|alu1|ShiftRight1~40_combout\,
	datac => \uut|alu1|ShiftRight0~1_combout\,
	datad => \uut|alu1|result[2]~183_combout\,
	combout => \uut|alu1|result[2]~184_combout\);

-- Location: LCCOMB_X63_Y34_N20
\uut|alu1|result[2]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[2]~179_combout\ = (\uut|instr_decode|Equal5~0_combout\ & (\uut|alu1|ShiftLeft0~29_combout\ & (\uut|alu1|ShiftRight0~13_combout\ & \uut|alu1|ShiftRight1~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|Equal5~0_combout\,
	datab => \uut|alu1|ShiftLeft0~29_combout\,
	datac => \uut|alu1|ShiftRight0~13_combout\,
	datad => \uut|alu1|ShiftRight1~24_combout\,
	combout => \uut|alu1|result[2]~179_combout\);

-- Location: LCCOMB_X61_Y35_N4
\uut|alu1|result[2]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[2]~180_combout\ = (\uut|alu1|Add0~4_combout\ & ((\uut|instr_decode|alu_op.alu_add~3_combout\) # ((\uut|alu1|Add1~4_combout\ & \uut|instr_decode|Equal1~1_combout\)))) # (!\uut|alu1|Add0~4_combout\ & (((\uut|alu1|Add1~4_combout\ & 
-- \uut|instr_decode|Equal1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|Add0~4_combout\,
	datab => \uut|instr_decode|alu_op.alu_add~3_combout\,
	datac => \uut|alu1|Add1~4_combout\,
	datad => \uut|instr_decode|Equal1~1_combout\,
	combout => \uut|alu1|result[2]~180_combout\);

-- Location: LCCOMB_X61_Y36_N8
\uut|alu1|result[2]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[2]~181_combout\ = (\uut|register_file|Mux29~15_combout\ & ((\uut|instr_decode|alu_op.alu_or~1_combout\) # ((\uut|instr_decode|alu_op.alu_and~1_combout\ & \uut|alu_in2[2]~60_combout\)))) # (!\uut|register_file|Mux29~15_combout\ & 
-- (((\uut|alu_in2[2]~60_combout\ & \uut|instr_decode|alu_op.alu_or~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|alu_op.alu_and~1_combout\,
	datab => \uut|register_file|Mux29~15_combout\,
	datac => \uut|alu_in2[2]~60_combout\,
	datad => \uut|instr_decode|alu_op.alu_or~1_combout\,
	combout => \uut|alu1|result[2]~181_combout\);

-- Location: LCCOMB_X61_Y35_N22
\uut|alu1|result[2]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[2]~182_combout\ = (\uut|alu1|result[2]~179_combout\) # ((\uut|alu1|result[2]~180_combout\) # ((\uut|alu1|result[2]~181_combout\) # (\uut|alu1|result[3]~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[2]~179_combout\,
	datab => \uut|alu1|result[2]~180_combout\,
	datac => \uut|alu1|result[2]~181_combout\,
	datad => \uut|alu1|result[3]~70_combout\,
	combout => \uut|alu1|result[2]~182_combout\);

-- Location: LCCOMB_X61_Y35_N10
\uut|alu1|result[2]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[2]~185_combout\ = (\uut|alu1|result[2]~178_combout\) # ((\uut|alu1|result[2]~182_combout\) # ((\uut|alu1|result[2]~184_combout\ & \uut|Pipe_alu_out[3]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[2]~178_combout\,
	datab => \uut|alu1|result[2]~184_combout\,
	datac => \uut|alu1|result[2]~182_combout\,
	datad => \uut|Pipe_alu_out[3]~4_combout\,
	combout => \uut|alu1|result[2]~185_combout\);

-- Location: FF_X61_Y35_N11
\uut|Pipe_alu_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|alu1|result[2]~185_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_alu_out\(2));

-- Location: LCCOMB_X72_Y32_N4
\uut|Pipe_mul_out[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|Pipe_mul_out[2]~feeder_combout\ = \uut|mult|Mult0|auto_generated|w569w\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|mult|Mult0|auto_generated|w569w\(2),
	combout => \uut|Pipe_mul_out[2]~feeder_combout\);

-- Location: FF_X72_Y32_N5
\uut|Pipe_mul_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|Pipe_mul_out[2]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_mul_out\(2));

-- Location: LCCOMB_X68_Y32_N16
\uut|rf_in1[2]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[2]~33_combout\ = (\uut|Pipe_alu_out\(2) & (((\uut|rf_in1[0]~2_combout\ & \uut|Pipe_mul_out\(2))) # (!\uut|Pipe_wb_sel.wb_alu~q\))) # (!\uut|Pipe_alu_out\(2) & (\uut|rf_in1[0]~2_combout\ & ((\uut|Pipe_mul_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out\(2),
	datab => \uut|rf_in1[0]~2_combout\,
	datac => \uut|Pipe_wb_sel.wb_alu~q\,
	datad => \uut|Pipe_mul_out\(2),
	combout => \uut|rf_in1[2]~33_combout\);

-- Location: LCCOMB_X59_Y31_N24
\uut|rf_in1[2]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[2]~34_combout\ = (\uut|rf_in1[2]~33_combout\) # ((\uut|rf_in1[0]~5_combout\ & ((\bus1|c2_rdatabus[2]~148_combout\) # (\bus1|c2_rdatabus[2]~157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[2]~148_combout\,
	datab => \uut|rf_in1[0]~5_combout\,
	datac => \uut|rf_in1[2]~33_combout\,
	datad => \bus1|c2_rdatabus[2]~157_combout\,
	combout => \uut|rf_in1[2]~34_combout\);

-- Location: FF_X62_Y31_N27
\uut|register_file|reg_out[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[2]~34_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[3][2]~q\);

-- Location: LCCOMB_X66_Y29_N4
\uut|register_file|Mux29~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux29~11_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|instr_decode|rs1[1]~2_combout\ & (\uut|register_file|reg_out[6][2]~q\)) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|reg_out[4][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[0]~3_combout\,
	datab => \uut|register_file|reg_out[6][2]~q\,
	datac => \uut|register_file|reg_out[4][2]~q\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux29~11_combout\);

-- Location: LCCOMB_X66_Y26_N14
\uut|register_file|Mux29~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux29~12_combout\ = (\uut|register_file|Mux29~11_combout\ & ((\uut|register_file|reg_out[7][2]~q\) # ((!\uut|instr_decode|rs1[0]~3_combout\)))) # (!\uut|register_file|Mux29~11_combout\ & (((\uut|register_file|reg_out[5][2]~q\ & 
-- \uut|instr_decode|rs1[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[7][2]~q\,
	datab => \uut|register_file|reg_out[5][2]~q\,
	datac => \uut|register_file|Mux29~11_combout\,
	datad => \uut|instr_decode|rs1[0]~3_combout\,
	combout => \uut|register_file|Mux29~12_combout\);

-- Location: LCCOMB_X62_Y26_N4
\uut|register_file|Mux29~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux29~13_combout\ = (\uut|register_file|Mux29~4_combout\ & ((\uut|register_file|Mux29~5_combout\ & ((\uut|register_file|Mux29~12_combout\))) # (!\uut|register_file|Mux29~5_combout\ & (\uut|register_file|reg_out[1][2]~q\)))) # 
-- (!\uut|register_file|Mux29~4_combout\ & (\uut|register_file|Mux29~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux29~4_combout\,
	datab => \uut|register_file|Mux29~5_combout\,
	datac => \uut|register_file|reg_out[1][2]~q\,
	datad => \uut|register_file|Mux29~12_combout\,
	combout => \uut|register_file|Mux29~13_combout\);

-- Location: LCCOMB_X62_Y28_N22
\uut|register_file|Mux29~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux29~14_combout\ = (\uut|register_file|Mux29~16_combout\ & ((\uut|register_file|Mux29~13_combout\ & (\uut|register_file|reg_out[3][2]~q\)) # (!\uut|register_file|Mux29~13_combout\ & ((\uut|register_file|reg_out[2][2]~q\))))) # 
-- (!\uut|register_file|Mux29~16_combout\ & (((\uut|register_file|Mux29~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux29~16_combout\,
	datab => \uut|register_file|reg_out[3][2]~q\,
	datac => \uut|register_file|reg_out[2][2]~q\,
	datad => \uut|register_file|Mux29~13_combout\,
	combout => \uut|register_file|Mux29~14_combout\);

-- Location: LCCOMB_X69_Y29_N18
\uut|register_file|Mux29~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux29~6_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|register_file|reg_out[13][2]~q\) # (\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|instr_decode|rs1[0]~3_combout\ & (\uut|register_file|reg_out[12][2]~q\ & 
-- ((!\uut|instr_decode|rs1[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[0]~3_combout\,
	datab => \uut|register_file|reg_out[12][2]~q\,
	datac => \uut|register_file|reg_out[13][2]~q\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux29~6_combout\);

-- Location: LCCOMB_X69_Y29_N30
\uut|register_file|Mux29~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux29~7_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|Mux29~6_combout\ & (\uut|register_file|reg_out[15][2]~q\)) # (!\uut|register_file|Mux29~6_combout\ & ((\uut|register_file|reg_out[14][2]~q\))))) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|register_file|Mux29~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[1]~2_combout\,
	datab => \uut|register_file|reg_out[15][2]~q\,
	datac => \uut|register_file|reg_out[14][2]~q\,
	datad => \uut|register_file|Mux29~6_combout\,
	combout => \uut|register_file|Mux29~7_combout\);

-- Location: LCCOMB_X62_Y28_N18
\uut|register_file|Mux29~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux29~8_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|reg_out[10][2]~q\) # ((\uut|instr_decode|rs1[0]~3_combout\)))) # (!\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|register_file|reg_out[8][2]~q\ & 
-- !\uut|instr_decode|rs1[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[10][2]~q\,
	datab => \uut|register_file|reg_out[8][2]~q\,
	datac => \uut|instr_decode|rs1[1]~2_combout\,
	datad => \uut|instr_decode|rs1[0]~3_combout\,
	combout => \uut|register_file|Mux29~8_combout\);

-- Location: LCCOMB_X63_Y31_N2
\uut|register_file|Mux29~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux29~9_combout\ = (\uut|register_file|Mux29~8_combout\ & (((\uut|register_file|reg_out[11][2]~q\)) # (!\uut|instr_decode|rs1[0]~3_combout\))) # (!\uut|register_file|Mux29~8_combout\ & (\uut|instr_decode|rs1[0]~3_combout\ & 
-- ((\uut|register_file|reg_out[9][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux29~8_combout\,
	datab => \uut|instr_decode|rs1[0]~3_combout\,
	datac => \uut|register_file|reg_out[11][2]~q\,
	datad => \uut|register_file|reg_out[9][2]~q\,
	combout => \uut|register_file|Mux29~9_combout\);

-- Location: LCCOMB_X62_Y28_N24
\uut|register_file|Mux29~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux29~10_combout\ = (\uut|instr_decode|rs1[3]~1_combout\ & ((\uut|instr_decode|rs1[2]~4_combout\ & (\uut|register_file|Mux29~7_combout\)) # (!\uut|instr_decode|rs1[2]~4_combout\ & ((\uut|register_file|Mux29~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[3]~1_combout\,
	datab => \uut|register_file|Mux29~7_combout\,
	datac => \uut|instr_decode|rs1[2]~4_combout\,
	datad => \uut|register_file|Mux29~9_combout\,
	combout => \uut|register_file|Mux29~10_combout\);

-- Location: LCCOMB_X62_Y28_N16
\uut|register_file|Mux29~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux29~15_combout\ = (\uut|register_file|Mux29~10_combout\) # ((!\uut|instr_decode|rs1[3]~1_combout\ & \uut|register_file|Mux29~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[3]~1_combout\,
	datac => \uut|register_file|Mux29~14_combout\,
	datad => \uut|register_file|Mux29~10_combout\,
	combout => \uut|register_file|Mux29~15_combout\);

-- Location: FF_X72_Y32_N31
\uut|Pipe_mul_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|mult|Mult0|auto_generated|w569w\(9),
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_mul_out\(9));

-- Location: LCCOMB_X67_Y35_N16
\uut|alu1|result[9]~329\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[9]~329_combout\ = (\uut|alu_in2[4]~62_combout\ & (\uut|instr_decode|Equal7~0_combout\ & (\uut|alu1|ShiftLeft0~12_combout\ & \uut|alu1|ShiftRight0~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[4]~62_combout\,
	datab => \uut|instr_decode|Equal7~0_combout\,
	datac => \uut|alu1|ShiftLeft0~12_combout\,
	datad => \uut|alu1|ShiftRight0~35_combout\,
	combout => \uut|alu1|result[9]~329_combout\);

-- Location: LCCOMB_X67_Y35_N22
\uut|alu1|result[9]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[9]~128_combout\ = (\uut|instr_decode|alu_op.alu_add~3_combout\ & ((\uut|alu1|Add0~18_combout\) # ((\uut|alu1|Add1~18_combout\ & \uut|instr_decode|Equal1~1_combout\)))) # (!\uut|instr_decode|alu_op.alu_add~3_combout\ & 
-- (\uut|alu1|Add1~18_combout\ & (\uut|instr_decode|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|alu_op.alu_add~3_combout\,
	datab => \uut|alu1|Add1~18_combout\,
	datac => \uut|instr_decode|Equal1~1_combout\,
	datad => \uut|alu1|Add0~18_combout\,
	combout => \uut|alu1|result[9]~128_combout\);

-- Location: LCCOMB_X67_Y35_N12
\uut|alu1|result[9]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[9]~129_combout\ = (\uut|instr_decode|alu_op.alu_or~1_combout\ & (((\uut|register_file|Mux22~9_combout\) # (\uut|alu_in2[9]~54_combout\)))) # (!\uut|instr_decode|alu_op.alu_or~1_combout\ & (\uut|instr_decode|alu_op.alu_and~1_combout\ & 
-- (\uut|register_file|Mux22~9_combout\ & \uut|alu_in2[9]~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|alu_op.alu_or~1_combout\,
	datab => \uut|instr_decode|alu_op.alu_and~1_combout\,
	datac => \uut|register_file|Mux22~9_combout\,
	datad => \uut|alu_in2[9]~54_combout\,
	combout => \uut|alu1|result[9]~129_combout\);

-- Location: LCCOMB_X67_Y35_N10
\uut|alu1|result[9]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[9]~130_combout\ = (\uut|alu1|result[3]~70_combout\) # ((\uut|alu1|result[9]~329_combout\) # ((\uut|alu1|result[9]~128_combout\) # (\uut|alu1|result[9]~129_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[3]~70_combout\,
	datab => \uut|alu1|result[9]~329_combout\,
	datac => \uut|alu1|result[9]~128_combout\,
	datad => \uut|alu1|result[9]~129_combout\,
	combout => \uut|alu1|result[9]~130_combout\);

-- Location: LCCOMB_X67_Y35_N28
\uut|alu1|result[9]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[9]~127_combout\ = (\uut|instr_decode|Equal5~0_combout\ & ((\uut|alu1|ShiftLeft0~61_combout\) # ((\uut|alu1|ShiftRight1~45_combout\ & \uut|Pipe_alu_out[3]~5_combout\)))) # (!\uut|instr_decode|Equal5~0_combout\ & 
-- (((\uut|alu1|ShiftRight1~45_combout\ & \uut|Pipe_alu_out[3]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|Equal5~0_combout\,
	datab => \uut|alu1|ShiftLeft0~61_combout\,
	datac => \uut|alu1|ShiftRight1~45_combout\,
	datad => \uut|Pipe_alu_out[3]~5_combout\,
	combout => \uut|alu1|result[9]~127_combout\);

-- Location: LCCOMB_X70_Y35_N30
\uut|alu1|ShiftRight1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~42_combout\ = (\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftRight1~29_combout\))) # (!\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftRight1~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftRight1~30_combout\,
	datab => \uut|alu_in2[2]~60_combout\,
	datac => \uut|alu1|ShiftRight1~29_combout\,
	combout => \uut|alu1|ShiftRight1~42_combout\);

-- Location: LCCOMB_X65_Y33_N2
\uut|alu1|ShiftRight1~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~43_combout\ = (\uut|alu_in2[0]~58_combout\ & (\uut|alu1|ShiftRight0~29_combout\)) # (!\uut|alu_in2[0]~58_combout\ & ((\uut|alu1|ShiftRight1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu_in2[0]~58_combout\,
	datac => \uut|alu1|ShiftRight0~29_combout\,
	datad => \uut|alu1|ShiftRight1~8_combout\,
	combout => \uut|alu1|ShiftRight1~43_combout\);

-- Location: LCCOMB_X70_Y35_N16
\uut|alu1|result[1]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[1]~125_combout\ = (\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftRight1~31_combout\))) # (!\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftRight1~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu_in2[2]~60_combout\,
	datac => \uut|alu1|ShiftRight1~43_combout\,
	datad => \uut|alu1|ShiftRight1~31_combout\,
	combout => \uut|alu1|result[1]~125_combout\);

-- Location: LCCOMB_X70_Y35_N14
\uut|alu1|result[9]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[9]~126_combout\ = (\uut|alu1|ShiftRight1~42_combout\ & ((\uut|Pipe_alu_out[4]~8_combout\) # ((!\uut|Pipe_alu_out[4]~9_combout\ & \uut|alu1|result[1]~125_combout\)))) # (!\uut|alu1|ShiftRight1~42_combout\ & 
-- (((!\uut|Pipe_alu_out[4]~9_combout\ & \uut|alu1|result[1]~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftRight1~42_combout\,
	datab => \uut|Pipe_alu_out[4]~8_combout\,
	datac => \uut|Pipe_alu_out[4]~9_combout\,
	datad => \uut|alu1|result[1]~125_combout\,
	combout => \uut|alu1|result[9]~126_combout\);

-- Location: LCCOMB_X67_Y35_N14
\uut|alu1|result[9]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[9]~131_combout\ = (!\uut|Pipe_alu_out[4]~7_combout\ & ((\uut|alu1|result[9]~130_combout\) # ((\uut|alu1|result[9]~127_combout\) # (\uut|alu1|result[9]~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[9]~130_combout\,
	datab => \uut|alu1|result[9]~127_combout\,
	datac => \uut|Pipe_alu_out[4]~7_combout\,
	datad => \uut|alu1|result[9]~126_combout\,
	combout => \uut|alu1|result[9]~131_combout\);

-- Location: FF_X67_Y35_N15
\uut|Pipe_alu_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|alu1|result[9]~131_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_alu_out\(9));

-- Location: LCCOMB_X72_Y32_N30
\uut|rf_in1[9]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[9]~19_combout\ = (\uut|Pipe_wb_sel.wb_alu~q\ & (\uut|rf_in1[0]~2_combout\ & (\uut|Pipe_mul_out\(9)))) # (!\uut|Pipe_wb_sel.wb_alu~q\ & ((\uut|Pipe_alu_out\(9)) # ((\uut|rf_in1[0]~2_combout\ & \uut|Pipe_mul_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_wb_sel.wb_alu~q\,
	datab => \uut|rf_in1[0]~2_combout\,
	datac => \uut|Pipe_mul_out\(9),
	datad => \uut|Pipe_alu_out\(9),
	combout => \uut|rf_in1[9]~19_combout\);

-- Location: LCCOMB_X60_Y32_N18
\uut|rf_in1[9]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[9]~20_combout\ = (\uut|rf_in1[9]~19_combout\) # ((\uut|rf_in1[0]~5_combout\ & ((\bus1|c2_rdatabus[9]~78_combout\) # (\bus1|c2_rdatabus[9]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|rf_in1[9]~19_combout\,
	datab => \bus1|c2_rdatabus[9]~78_combout\,
	datac => \uut|rf_in1[0]~5_combout\,
	datad => \bus1|c2_rdatabus[9]~87_combout\,
	combout => \uut|rf_in1[9]~20_combout\);

-- Location: FF_X65_Y32_N25
\uut|register_file|reg_out[15][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[9]~20_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[15][9]~q\);

-- Location: LCCOMB_X60_Y29_N10
\uut|register_file|Mux22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux22~0_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|reg_out[13][9]~q\) # ((\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|register_file|reg_out[12][9]~q\ & 
-- !\uut|instr_decode|rs1[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[13][9]~q\,
	datab => \uut|instr_decode|rs1[0]~3_combout\,
	datac => \uut|register_file|reg_out[12][9]~q\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux22~0_combout\);

-- Location: LCCOMB_X61_Y29_N22
\uut|register_file|Mux22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux22~1_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|Mux22~0_combout\ & (\uut|register_file|reg_out[15][9]~q\)) # (!\uut|register_file|Mux22~0_combout\ & ((\uut|register_file|reg_out[14][9]~q\))))) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|register_file|Mux22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[1]~2_combout\,
	datab => \uut|register_file|reg_out[15][9]~q\,
	datac => \uut|register_file|reg_out[14][9]~q\,
	datad => \uut|register_file|Mux22~0_combout\,
	combout => \uut|register_file|Mux22~1_combout\);

-- Location: LCCOMB_X61_Y29_N10
\uut|register_file|Mux22~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux22~2_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|instr_decode|rs1[0]~3_combout\) # ((\uut|register_file|reg_out[10][9]~q\)))) # (!\uut|instr_decode|rs1[1]~2_combout\ & (!\uut|instr_decode|rs1[0]~3_combout\ & 
-- (\uut|register_file|reg_out[8][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[1]~2_combout\,
	datab => \uut|instr_decode|rs1[0]~3_combout\,
	datac => \uut|register_file|reg_out[8][9]~q\,
	datad => \uut|register_file|reg_out[10][9]~q\,
	combout => \uut|register_file|Mux22~2_combout\);

-- Location: LCCOMB_X61_Y29_N16
\uut|register_file|Mux22~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux22~3_combout\ = (\uut|register_file|Mux22~2_combout\ & (((\uut|register_file|reg_out[11][9]~q\)) # (!\uut|instr_decode|rs1[0]~3_combout\))) # (!\uut|register_file|Mux22~2_combout\ & (\uut|instr_decode|rs1[0]~3_combout\ & 
-- (\uut|register_file|reg_out[9][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux22~2_combout\,
	datab => \uut|instr_decode|rs1[0]~3_combout\,
	datac => \uut|register_file|reg_out[9][9]~q\,
	datad => \uut|register_file|reg_out[11][9]~q\,
	combout => \uut|register_file|Mux22~3_combout\);

-- Location: LCCOMB_X61_Y29_N0
\uut|register_file|Mux22~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux22~4_combout\ = (\uut|instr_decode|rs1[3]~1_combout\ & ((\uut|instr_decode|rs1[2]~4_combout\ & (\uut|register_file|Mux22~1_combout\)) # (!\uut|instr_decode|rs1[2]~4_combout\ & ((\uut|register_file|Mux22~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[3]~1_combout\,
	datab => \uut|instr_decode|rs1[2]~4_combout\,
	datac => \uut|register_file|Mux22~1_combout\,
	datad => \uut|register_file|Mux22~3_combout\,
	combout => \uut|register_file|Mux22~4_combout\);

-- Location: LCCOMB_X66_Y29_N12
\uut|register_file|Mux22~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux22~5_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|reg_out[5][9]~q\) # ((\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|register_file|reg_out[4][9]~q\ & 
-- !\uut|instr_decode|rs1[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[0]~3_combout\,
	datab => \uut|register_file|reg_out[5][9]~q\,
	datac => \uut|register_file|reg_out[4][9]~q\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux22~5_combout\);

-- Location: LCCOMB_X66_Y29_N22
\uut|register_file|Mux22~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux22~6_combout\ = (\uut|register_file|Mux22~5_combout\ & ((\uut|register_file|reg_out[7][9]~q\) # ((!\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|register_file|Mux22~5_combout\ & (((\uut|register_file|reg_out[6][9]~q\ & 
-- \uut|instr_decode|rs1[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux22~5_combout\,
	datab => \uut|register_file|reg_out[7][9]~q\,
	datac => \uut|register_file|reg_out[6][9]~q\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux22~6_combout\);

-- Location: LCCOMB_X63_Y29_N28
\uut|register_file|Mux22~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux22~7_combout\ = (\uut|register_file|Mux29~4_combout\ & ((\uut|register_file|Mux29~5_combout\ & (\uut|register_file|Mux22~6_combout\)) # (!\uut|register_file|Mux29~5_combout\ & ((\uut|register_file|reg_out[1][9]~q\))))) # 
-- (!\uut|register_file|Mux29~4_combout\ & (((\uut|register_file|Mux29~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux22~6_combout\,
	datab => \uut|register_file|Mux29~4_combout\,
	datac => \uut|register_file|reg_out[1][9]~q\,
	datad => \uut|register_file|Mux29~5_combout\,
	combout => \uut|register_file|Mux22~7_combout\);

-- Location: LCCOMB_X62_Y29_N8
\uut|register_file|Mux22~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux22~8_combout\ = (\uut|register_file|Mux29~16_combout\ & ((\uut|register_file|Mux22~7_combout\ & (\uut|register_file|reg_out[3][9]~q\)) # (!\uut|register_file|Mux22~7_combout\ & ((\uut|register_file|reg_out[2][9]~q\))))) # 
-- (!\uut|register_file|Mux29~16_combout\ & (((\uut|register_file|Mux22~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux29~16_combout\,
	datab => \uut|register_file|reg_out[3][9]~q\,
	datac => \uut|register_file|reg_out[2][9]~q\,
	datad => \uut|register_file|Mux22~7_combout\,
	combout => \uut|register_file|Mux22~8_combout\);

-- Location: LCCOMB_X61_Y29_N18
\uut|register_file|Mux22~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux22~9_combout\ = (\uut|register_file|Mux22~4_combout\) # ((!\uut|instr_decode|rs1[3]~1_combout\ & \uut|register_file|Mux22~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[3]~1_combout\,
	datab => \uut|register_file|Mux22~4_combout\,
	datac => \uut|register_file|Mux22~8_combout\,
	combout => \uut|register_file|Mux22~9_combout\);

-- Location: LCCOMB_X59_Y33_N28
\uut|pc_calculation|Add0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Add0~47_combout\ = (\uut|instr_decode|Equal17~1_combout\ & (\uut|register_file|Mux22~9_combout\)) # (!\uut|instr_decode|Equal17~1_combout\ & ((\uut|pc_calculation|Add0~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux22~9_combout\,
	datac => \uut|instr_decode|Equal17~1_combout\,
	datad => \uut|pc_calculation|Add0~45_combout\,
	combout => \uut|pc_calculation|Add0~47_combout\);

-- Location: M9K_X64_Y29_N0
\IRAM|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002202223000080A800000000000000000000000000000000000000000000088A000000000000000000000000000022280",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/hgarg/Downloads/ass4_evgeny/imemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "altsyncram:IRAM|altsyncram_84v3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \IRAM|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \IRAM|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \IRAM|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: LCCOMB_X65_Y29_N22
\uut|register_file|Mux29~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux29~16_combout\ = (!\uut|instr_decode|rs1[2]~4_combout\ & ((\uut|instr_decode|rs1[3]~0_combout\ & ((\IRAM|auto_generated|q_a\(17)))) # (!\uut|instr_decode|rs1[3]~0_combout\ & (\IRAM|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[2]~4_combout\,
	datab => \IRAM|auto_generated|q_a\(21),
	datac => \IRAM|auto_generated|q_a\(17),
	datad => \uut|instr_decode|rs1[3]~0_combout\,
	combout => \uut|register_file|Mux29~16_combout\);

-- Location: LCCOMB_X62_Y29_N6
\uut|register_file|Mux23~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux23~5_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|instr_decode|rs1[1]~2_combout\ & (\uut|register_file|reg_out[6][8]~q\)) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|reg_out[4][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[6][8]~q\,
	datab => \uut|register_file|reg_out[4][8]~q\,
	datac => \uut|instr_decode|rs1[0]~3_combout\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux23~5_combout\);

-- Location: LCCOMB_X62_Y29_N28
\uut|register_file|Mux23~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux23~6_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|Mux23~5_combout\ & ((\uut|register_file|reg_out[7][8]~q\))) # (!\uut|register_file|Mux23~5_combout\ & (\uut|register_file|reg_out[5][8]~q\)))) # 
-- (!\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|register_file|Mux23~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[5][8]~q\,
	datab => \uut|register_file|reg_out[7][8]~q\,
	datac => \uut|instr_decode|rs1[0]~3_combout\,
	datad => \uut|register_file|Mux23~5_combout\,
	combout => \uut|register_file|Mux23~6_combout\);

-- Location: LCCOMB_X62_Y29_N10
\uut|register_file|Mux23~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux23~7_combout\ = (\uut|register_file|Mux29~4_combout\ & ((\uut|register_file|Mux29~5_combout\ & ((\uut|register_file|Mux23~6_combout\))) # (!\uut|register_file|Mux29~5_combout\ & (\uut|register_file|reg_out[1][8]~q\)))) # 
-- (!\uut|register_file|Mux29~4_combout\ & (((\uut|register_file|Mux29~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux29~4_combout\,
	datab => \uut|register_file|reg_out[1][8]~q\,
	datac => \uut|register_file|Mux29~5_combout\,
	datad => \uut|register_file|Mux23~6_combout\,
	combout => \uut|register_file|Mux23~7_combout\);

-- Location: LCCOMB_X62_Y29_N24
\uut|register_file|Mux23~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux23~8_combout\ = (\uut|register_file|Mux29~16_combout\ & ((\uut|register_file|Mux23~7_combout\ & (\uut|register_file|reg_out[3][8]~q\)) # (!\uut|register_file|Mux23~7_combout\ & ((\uut|register_file|reg_out[2][8]~q\))))) # 
-- (!\uut|register_file|Mux29~16_combout\ & (((\uut|register_file|Mux23~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux29~16_combout\,
	datab => \uut|register_file|reg_out[3][8]~q\,
	datac => \uut|register_file|reg_out[2][8]~q\,
	datad => \uut|register_file|Mux23~7_combout\,
	combout => \uut|register_file|Mux23~8_combout\);

-- Location: LCCOMB_X66_Y32_N18
\uut|register_file|Mux23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux23~2_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|reg_out[10][8]~q\) # ((\uut|instr_decode|rs1[0]~3_combout\)))) # (!\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|register_file|reg_out[8][8]~q\ & 
-- !\uut|instr_decode|rs1[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[1]~2_combout\,
	datab => \uut|register_file|reg_out[10][8]~q\,
	datac => \uut|register_file|reg_out[8][8]~q\,
	datad => \uut|instr_decode|rs1[0]~3_combout\,
	combout => \uut|register_file|Mux23~2_combout\);

-- Location: LCCOMB_X62_Y32_N30
\uut|register_file|Mux23~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux23~3_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|Mux23~2_combout\ & (\uut|register_file|reg_out[11][8]~q\)) # (!\uut|register_file|Mux23~2_combout\ & ((\uut|register_file|reg_out[9][8]~q\))))) # 
-- (!\uut|instr_decode|rs1[0]~3_combout\ & (\uut|register_file|Mux23~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[0]~3_combout\,
	datab => \uut|register_file|Mux23~2_combout\,
	datac => \uut|register_file|reg_out[11][8]~q\,
	datad => \uut|register_file|reg_out[9][8]~q\,
	combout => \uut|register_file|Mux23~3_combout\);

-- Location: LCCOMB_X60_Y29_N2
\uut|register_file|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux23~0_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|reg_out[13][8]~q\) # ((\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|register_file|reg_out[12][8]~q\ & 
-- !\uut|instr_decode|rs1[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[13][8]~q\,
	datab => \uut|instr_decode|rs1[0]~3_combout\,
	datac => \uut|register_file|reg_out[12][8]~q\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux23~0_combout\);

-- Location: LCCOMB_X67_Y29_N2
\uut|register_file|Mux23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux23~1_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|Mux23~0_combout\ & ((\uut|register_file|reg_out[15][8]~q\))) # (!\uut|register_file|Mux23~0_combout\ & (\uut|register_file|reg_out[14][8]~q\)))) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|register_file|Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[1]~2_combout\,
	datab => \uut|register_file|reg_out[14][8]~q\,
	datac => \uut|register_file|reg_out[15][8]~q\,
	datad => \uut|register_file|Mux23~0_combout\,
	combout => \uut|register_file|Mux23~1_combout\);

-- Location: LCCOMB_X62_Y29_N22
\uut|register_file|Mux23~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux23~4_combout\ = (\uut|instr_decode|rs1[3]~1_combout\ & ((\uut|instr_decode|rs1[2]~4_combout\ & ((\uut|register_file|Mux23~1_combout\))) # (!\uut|instr_decode|rs1[2]~4_combout\ & (\uut|register_file|Mux23~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[3]~1_combout\,
	datab => \uut|instr_decode|rs1[2]~4_combout\,
	datac => \uut|register_file|Mux23~3_combout\,
	datad => \uut|register_file|Mux23~1_combout\,
	combout => \uut|register_file|Mux23~4_combout\);

-- Location: LCCOMB_X62_Y29_N0
\uut|register_file|Mux23~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux23~9_combout\ = (\uut|register_file|Mux23~4_combout\) # ((\uut|register_file|Mux23~8_combout\ & !\uut|instr_decode|rs1[3]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|register_file|Mux23~8_combout\,
	datac => \uut|register_file|Mux23~4_combout\,
	datad => \uut|instr_decode|rs1[3]~1_combout\,
	combout => \uut|register_file|Mux23~9_combout\);

-- Location: LCCOMB_X65_Y33_N16
\uut|pc_calculation|Add0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Add0~43_combout\ = (\uut|instr_decode|Equal17~1_combout\ & (\uut|register_file|Mux23~9_combout\)) # (!\uut|instr_decode|Equal17~1_combout\ & ((\uut|pc_calculation|Add0~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux23~9_combout\,
	datac => \uut|pc_calculation|Add0~41_combout\,
	datad => \uut|instr_decode|Equal17~1_combout\,
	combout => \uut|pc_calculation|Add0~43_combout\);

-- Location: M9K_X64_Y26_N0
\IRAM|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000022200030002B28200000000000000000000000000000000000000000000288A880000000000000000000000000208820",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/hgarg/Downloads/ass4_evgeny/imemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "altsyncram:IRAM|altsyncram_84v3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \IRAM|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \IRAM|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \IRAM|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LCCOMB_X65_Y29_N18
\uut|instr_decode|rs1[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|rs1[2]~4_combout\ = (\uut|instr_decode|rs1[3]~0_combout\ & ((\IRAM|auto_generated|q_a\(18)))) # (!\uut|instr_decode|rs1[3]~0_combout\ & (\IRAM|auto_generated|q_a\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(22),
	datac => \IRAM|auto_generated|q_a\(18),
	datad => \uut|instr_decode|rs1[3]~0_combout\,
	combout => \uut|instr_decode|rs1[2]~4_combout\);

-- Location: LCCOMB_X65_Y33_N0
\uut|register_file|Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux24~0_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|instr_decode|rs1[0]~3_combout\)))) # (!\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|instr_decode|rs1[0]~3_combout\ & (\uut|register_file|reg_out[13][7]~q\)) # 
-- (!\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|reg_out[12][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[13][7]~q\,
	datab => \uut|instr_decode|rs1[1]~2_combout\,
	datac => \uut|register_file|reg_out[12][7]~q\,
	datad => \uut|instr_decode|rs1[0]~3_combout\,
	combout => \uut|register_file|Mux24~0_combout\);

-- Location: LCCOMB_X62_Y33_N26
\uut|register_file|Mux24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux24~1_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|Mux24~0_combout\ & (\uut|register_file|reg_out[15][7]~q\)) # (!\uut|register_file|Mux24~0_combout\ & ((\uut|register_file|reg_out[14][7]~q\))))) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|register_file|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[15][7]~q\,
	datab => \uut|instr_decode|rs1[1]~2_combout\,
	datac => \uut|register_file|Mux24~0_combout\,
	datad => \uut|register_file|reg_out[14][7]~q\,
	combout => \uut|register_file|Mux24~1_combout\);

-- Location: LCCOMB_X63_Y30_N28
\uut|register_file|Mux24~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux24~2_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|reg_out[10][7]~q\) # ((\uut|instr_decode|rs1[0]~3_combout\)))) # (!\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|register_file|reg_out[8][7]~q\ & 
-- !\uut|instr_decode|rs1[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[1]~2_combout\,
	datab => \uut|register_file|reg_out[10][7]~q\,
	datac => \uut|register_file|reg_out[8][7]~q\,
	datad => \uut|instr_decode|rs1[0]~3_combout\,
	combout => \uut|register_file|Mux24~2_combout\);

-- Location: LCCOMB_X63_Y30_N22
\uut|register_file|Mux24~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux24~3_combout\ = (\uut|register_file|Mux24~2_combout\ & ((\uut|register_file|reg_out[11][7]~q\) # ((!\uut|instr_decode|rs1[0]~3_combout\)))) # (!\uut|register_file|Mux24~2_combout\ & (((\uut|register_file|reg_out[9][7]~q\ & 
-- \uut|instr_decode|rs1[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[11][7]~q\,
	datab => \uut|register_file|Mux24~2_combout\,
	datac => \uut|register_file|reg_out[9][7]~q\,
	datad => \uut|instr_decode|rs1[0]~3_combout\,
	combout => \uut|register_file|Mux24~3_combout\);

-- Location: LCCOMB_X62_Y33_N8
\uut|register_file|Mux24~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux24~4_combout\ = (\uut|instr_decode|rs1[3]~1_combout\ & ((\uut|instr_decode|rs1[2]~4_combout\ & (\uut|register_file|Mux24~1_combout\)) # (!\uut|instr_decode|rs1[2]~4_combout\ & ((\uut|register_file|Mux24~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[3]~1_combout\,
	datab => \uut|instr_decode|rs1[2]~4_combout\,
	datac => \uut|register_file|Mux24~1_combout\,
	datad => \uut|register_file|Mux24~3_combout\,
	combout => \uut|register_file|Mux24~4_combout\);

-- Location: LCCOMB_X65_Y26_N26
\uut|register_file|Mux24~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux24~5_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|instr_decode|rs1[0]~3_combout\)))) # (!\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|instr_decode|rs1[0]~3_combout\ & (\uut|register_file|reg_out[5][7]~q\)) # 
-- (!\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|reg_out[4][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[1]~2_combout\,
	datab => \uut|register_file|reg_out[5][7]~q\,
	datac => \uut|register_file|reg_out[4][7]~q\,
	datad => \uut|instr_decode|rs1[0]~3_combout\,
	combout => \uut|register_file|Mux24~5_combout\);

-- Location: LCCOMB_X65_Y30_N18
\uut|register_file|Mux24~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux24~6_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|Mux24~5_combout\ & (\uut|register_file|reg_out[7][7]~q\)) # (!\uut|register_file|Mux24~5_combout\ & ((\uut|register_file|reg_out[6][7]~q\))))) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|register_file|Mux24~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[7][7]~q\,
	datab => \uut|instr_decode|rs1[1]~2_combout\,
	datac => \uut|register_file|Mux24~5_combout\,
	datad => \uut|register_file|reg_out[6][7]~q\,
	combout => \uut|register_file|Mux24~6_combout\);

-- Location: LCCOMB_X65_Y30_N22
\uut|register_file|Mux24~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux24~7_combout\ = (\uut|register_file|Mux29~4_combout\ & ((\uut|register_file|Mux29~5_combout\ & (\uut|register_file|Mux24~6_combout\)) # (!\uut|register_file|Mux29~5_combout\ & ((\uut|register_file|reg_out[1][7]~q\))))) # 
-- (!\uut|register_file|Mux29~4_combout\ & (((\uut|register_file|Mux29~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux29~4_combout\,
	datab => \uut|register_file|Mux24~6_combout\,
	datac => \uut|register_file|reg_out[1][7]~q\,
	datad => \uut|register_file|Mux29~5_combout\,
	combout => \uut|register_file|Mux24~7_combout\);

-- Location: LCCOMB_X62_Y33_N24
\uut|register_file|Mux24~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux24~8_combout\ = (\uut|register_file|Mux29~16_combout\ & ((\uut|register_file|Mux24~7_combout\ & (\uut|register_file|reg_out[3][7]~q\)) # (!\uut|register_file|Mux24~7_combout\ & ((\uut|register_file|reg_out[2][7]~q\))))) # 
-- (!\uut|register_file|Mux29~16_combout\ & (((\uut|register_file|Mux24~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[3][7]~q\,
	datab => \uut|register_file|Mux29~16_combout\,
	datac => \uut|register_file|reg_out[2][7]~q\,
	datad => \uut|register_file|Mux24~7_combout\,
	combout => \uut|register_file|Mux24~8_combout\);

-- Location: LCCOMB_X62_Y33_N10
\uut|register_file|Mux24~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux24~9_combout\ = (\uut|register_file|Mux24~4_combout\) # ((!\uut|instr_decode|rs1[3]~1_combout\ & \uut|register_file|Mux24~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[3]~1_combout\,
	datac => \uut|register_file|Mux24~4_combout\,
	datad => \uut|register_file|Mux24~8_combout\,
	combout => \uut|register_file|Mux24~9_combout\);

-- Location: LCCOMB_X65_Y33_N8
\uut|pc_calculation|Add0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Add0~39_combout\ = (\uut|instr_decode|Equal17~1_combout\ & (\uut|register_file|Mux24~9_combout\)) # (!\uut|instr_decode|Equal17~1_combout\ & ((\uut|pc_calculation|Add0~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|Equal17~1_combout\,
	datac => \uut|register_file|Mux24~9_combout\,
	datad => \uut|pc_calculation|Add0~37_combout\,
	combout => \uut|pc_calculation|Add0~39_combout\);

-- Location: LCCOMB_X63_Y30_N10
\uut|alu_in2[0]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu_in2[0]~81_combout\ = (\uut|instr_decode|operand_sel~0_combout\ & (!\uut|instr_decode|immediate[12]~10_combout\ & ((\IRAM|auto_generated|q_a\(0))))) # (!\uut|instr_decode|operand_sel~0_combout\ & (((!\uut|instr_decode|rs2[3]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|immediate[12]~10_combout\,
	datab => \uut|instr_decode|operand_sel~0_combout\,
	datac => \uut|instr_decode|rs2[3]~15_combout\,
	datad => \IRAM|auto_generated|q_a\(0),
	combout => \uut|alu_in2[0]~81_combout\);

-- Location: LCCOMB_X63_Y30_N24
\uut|alu_in2[0]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu_in2[0]~58_combout\ = (\uut|instr_decode|operand_sel~0_combout\ & (\uut|alu_in2[0]~81_combout\)) # (!\uut|instr_decode|operand_sel~0_combout\ & ((\uut|register_file|Mux63~4_combout\) # ((\uut|alu_in2[0]~81_combout\ & 
-- \uut|register_file|Mux63~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[0]~81_combout\,
	datab => \uut|instr_decode|operand_sel~0_combout\,
	datac => \uut|register_file|Mux63~8_combout\,
	datad => \uut|register_file|Mux63~4_combout\,
	combout => \uut|alu_in2[0]~58_combout\);

-- Location: LCCOMB_X67_Y34_N4
\uut|alu1|ShiftRight0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight0~15_combout\ = (\uut|alu_in2[0]~58_combout\ & (\uut|alu1|ShiftRight0~9_combout\)) # (!\uut|alu_in2[0]~58_combout\ & ((\uut|alu1|ShiftRight1~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu_in2[0]~58_combout\,
	datac => \uut|alu1|ShiftRight0~9_combout\,
	datad => \uut|alu1|ShiftRight1~27_combout\,
	combout => \uut|alu1|ShiftRight0~15_combout\);

-- Location: LCCOMB_X68_Y36_N18
\uut|alu1|result[6]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[6]~148_combout\ = (\uut|Pipe_alu_out[4]~8_combout\ & ((\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftRight0~15_combout\)) # (!\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftRight0~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftRight0~15_combout\,
	datab => \uut|alu1|ShiftRight0~19_combout\,
	datac => \uut|alu_in2[2]~60_combout\,
	datad => \uut|Pipe_alu_out[4]~8_combout\,
	combout => \uut|alu1|result[6]~148_combout\);

-- Location: LCCOMB_X68_Y34_N20
\uut|alu1|result[6]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[6]~147_combout\ = (!\uut|Pipe_alu_out[4]~9_combout\ & ((\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftRight0~30_combout\))) # (!\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftRight0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftRight0~41_combout\,
	datab => \uut|alu1|ShiftRight0~30_combout\,
	datac => \uut|alu_in2[2]~60_combout\,
	datad => \uut|Pipe_alu_out[4]~9_combout\,
	combout => \uut|alu1|result[6]~147_combout\);

-- Location: LCCOMB_X67_Y37_N22
\uut|alu1|result[6]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[6]~151_combout\ = (\uut|instr_decode|alu_op.alu_or~1_combout\ & ((\uut|alu_in2[6]~56_combout\) # ((\uut|register_file|Mux25~9_combout\)))) # (!\uut|instr_decode|alu_op.alu_or~1_combout\ & (\uut|alu_in2[6]~56_combout\ & 
-- (\uut|register_file|Mux25~9_combout\ & \uut|instr_decode|alu_op.alu_and~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|alu_op.alu_or~1_combout\,
	datab => \uut|alu_in2[6]~56_combout\,
	datac => \uut|register_file|Mux25~9_combout\,
	datad => \uut|instr_decode|alu_op.alu_and~1_combout\,
	combout => \uut|alu1|result[6]~151_combout\);

-- Location: LCCOMB_X67_Y37_N20
\uut|alu1|result[6]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[6]~150_combout\ = (\uut|instr_decode|alu_op.alu_add~3_combout\ & ((\uut|alu1|Add0~12_combout\) # ((\uut|instr_decode|Equal1~1_combout\ & \uut|alu1|Add1~12_combout\)))) # (!\uut|instr_decode|alu_op.alu_add~3_combout\ & 
-- (\uut|instr_decode|Equal1~1_combout\ & (\uut|alu1|Add1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|alu_op.alu_add~3_combout\,
	datab => \uut|instr_decode|Equal1~1_combout\,
	datac => \uut|alu1|Add1~12_combout\,
	datad => \uut|alu1|Add0~12_combout\,
	combout => \uut|alu1|result[6]~150_combout\);

-- Location: LCCOMB_X67_Y37_N28
\uut|alu1|result[6]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[6]~152_combout\ = (\uut|alu1|result[3]~70_combout\) # ((\uut|alu1|result[6]~151_combout\) # (\uut|alu1|result[6]~150_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu1|result[3]~70_combout\,
	datac => \uut|alu1|result[6]~151_combout\,
	datad => \uut|alu1|result[6]~150_combout\,
	combout => \uut|alu1|result[6]~152_combout\);

-- Location: LCCOMB_X68_Y37_N6
\uut|alu1|result[6]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[6]~149_combout\ = (\uut|Pipe_alu_out[3]~5_combout\ & ((\uut|alu1|ShiftRight1~50_combout\) # ((\uut|alu1|ShiftRight0~43_combout\ & \uut|Pipe_alu_out[3]~6_combout\)))) # (!\uut|Pipe_alu_out[3]~5_combout\ & (\uut|alu1|ShiftRight0~43_combout\ 
-- & ((\uut|Pipe_alu_out[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[3]~5_combout\,
	datab => \uut|alu1|ShiftRight0~43_combout\,
	datac => \uut|alu1|ShiftRight1~50_combout\,
	datad => \uut|Pipe_alu_out[3]~6_combout\,
	combout => \uut|alu1|result[6]~149_combout\);

-- Location: LCCOMB_X67_Y37_N24
\uut|alu1|result[6]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[6]~153_combout\ = (\uut|alu1|result[6]~152_combout\) # ((\uut|alu1|result[6]~149_combout\) # ((\uut|instr_decode|Equal5~0_combout\ & \uut|alu1|ShiftLeft0~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|Equal5~0_combout\,
	datab => \uut|alu1|result[6]~152_combout\,
	datac => \uut|alu1|ShiftLeft0~65_combout\,
	datad => \uut|alu1|result[6]~149_combout\,
	combout => \uut|alu1|result[6]~153_combout\);

-- Location: LCCOMB_X67_Y37_N26
\uut|alu1|result[6]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[6]~154_combout\ = (!\uut|Pipe_alu_out[4]~7_combout\ & ((\uut|alu1|result[6]~148_combout\) # ((\uut|alu1|result[6]~147_combout\) # (\uut|alu1|result[6]~153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[6]~148_combout\,
	datab => \uut|Pipe_alu_out[4]~7_combout\,
	datac => \uut|alu1|result[6]~147_combout\,
	datad => \uut|alu1|result[6]~153_combout\,
	combout => \uut|alu1|result[6]~154_combout\);

-- Location: FF_X67_Y37_N27
\uut|Pipe_alu_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|alu1|result[6]~154_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_alu_out\(6));

-- Location: LCCOMB_X70_Y32_N14
\uut|Pipe_mul_out[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|Pipe_mul_out[6]~feeder_combout\ = \uut|mult|Mult0|auto_generated|w569w\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|mult|Mult0|auto_generated|w569w\(6),
	combout => \uut|Pipe_mul_out[6]~feeder_combout\);

-- Location: FF_X70_Y32_N15
\uut|Pipe_mul_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|Pipe_mul_out[6]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_mul_out\(6));

-- Location: LCCOMB_X69_Y32_N6
\uut|rf_in1[6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[6]~25_combout\ = (\uut|Pipe_wb_sel.wb_alu~q\ & (((\uut|Pipe_mul_out\(6) & \uut|rf_in1[0]~2_combout\)))) # (!\uut|Pipe_wb_sel.wb_alu~q\ & ((\uut|Pipe_alu_out\(6)) # ((\uut|Pipe_mul_out\(6) & \uut|rf_in1[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_wb_sel.wb_alu~q\,
	datab => \uut|Pipe_alu_out\(6),
	datac => \uut|Pipe_mul_out\(6),
	datad => \uut|rf_in1[0]~2_combout\,
	combout => \uut|rf_in1[6]~25_combout\);

-- Location: LCCOMB_X61_Y32_N10
\uut|rf_in1[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[6]~26_combout\ = (\uut|rf_in1[6]~25_combout\) # ((\uut|rf_in1[0]~5_combout\ & ((\bus1|c2_rdatabus[6]~108_combout\) # (\bus1|c2_rdatabus[6]~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|rf_in1[6]~25_combout\,
	datab => \bus1|c2_rdatabus[6]~108_combout\,
	datac => \uut|rf_in1[0]~5_combout\,
	datad => \bus1|c2_rdatabus[6]~117_combout\,
	combout => \uut|rf_in1[6]~26_combout\);

-- Location: FF_X62_Y31_N1
\uut|register_file|reg_out[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[6]~26_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[3][6]~q\);

-- Location: LCCOMB_X66_Y29_N6
\uut|register_file|Mux25~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux25~5_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|instr_decode|rs1[1]~2_combout\ & (\uut|register_file|reg_out[6][6]~q\)) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|reg_out[4][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[0]~3_combout\,
	datab => \uut|register_file|reg_out[6][6]~q\,
	datac => \uut|register_file|reg_out[4][6]~q\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux25~5_combout\);

-- Location: LCCOMB_X63_Y29_N26
\uut|register_file|Mux25~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux25~6_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|Mux25~5_combout\ & (\uut|register_file|reg_out[7][6]~q\)) # (!\uut|register_file|Mux25~5_combout\ & ((\uut|register_file|reg_out[5][6]~q\))))) # 
-- (!\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|register_file|Mux25~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[0]~3_combout\,
	datab => \uut|register_file|reg_out[7][6]~q\,
	datac => \uut|register_file|reg_out[5][6]~q\,
	datad => \uut|register_file|Mux25~5_combout\,
	combout => \uut|register_file|Mux25~6_combout\);

-- Location: LCCOMB_X63_Y29_N8
\uut|register_file|Mux25~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux25~7_combout\ = (\uut|register_file|Mux29~4_combout\ & ((\uut|register_file|Mux29~5_combout\ & (\uut|register_file|Mux25~6_combout\)) # (!\uut|register_file|Mux29~5_combout\ & ((\uut|register_file|reg_out[1][6]~q\))))) # 
-- (!\uut|register_file|Mux29~4_combout\ & (((\uut|register_file|Mux29~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux25~6_combout\,
	datab => \uut|register_file|Mux29~4_combout\,
	datac => \uut|register_file|reg_out[1][6]~q\,
	datad => \uut|register_file|Mux29~5_combout\,
	combout => \uut|register_file|Mux25~7_combout\);

-- Location: LCCOMB_X62_Y33_N4
\uut|register_file|Mux25~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux25~8_combout\ = (\uut|register_file|Mux25~7_combout\ & ((\uut|register_file|reg_out[3][6]~q\) # ((!\uut|register_file|Mux29~16_combout\)))) # (!\uut|register_file|Mux25~7_combout\ & (((\uut|register_file|reg_out[2][6]~q\ & 
-- \uut|register_file|Mux29~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[3][6]~q\,
	datab => \uut|register_file|reg_out[2][6]~q\,
	datac => \uut|register_file|Mux25~7_combout\,
	datad => \uut|register_file|Mux29~16_combout\,
	combout => \uut|register_file|Mux25~8_combout\);

-- Location: LCCOMB_X68_Y29_N22
\uut|register_file|Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux25~0_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|instr_decode|rs1[0]~3_combout\)))) # (!\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|instr_decode|rs1[0]~3_combout\ & (\uut|register_file|reg_out[13][6]~q\)) # 
-- (!\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|reg_out[12][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[1]~2_combout\,
	datab => \uut|register_file|reg_out[13][6]~q\,
	datac => \uut|register_file|reg_out[12][6]~q\,
	datad => \uut|instr_decode|rs1[0]~3_combout\,
	combout => \uut|register_file|Mux25~0_combout\);

-- Location: LCCOMB_X65_Y32_N0
\uut|register_file|Mux25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux25~1_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|Mux25~0_combout\ & ((\uut|register_file|reg_out[15][6]~q\))) # (!\uut|register_file|Mux25~0_combout\ & (\uut|register_file|reg_out[14][6]~q\)))) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|register_file|Mux25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[14][6]~q\,
	datab => \uut|instr_decode|rs1[1]~2_combout\,
	datac => \uut|register_file|reg_out[15][6]~q\,
	datad => \uut|register_file|Mux25~0_combout\,
	combout => \uut|register_file|Mux25~1_combout\);

-- Location: LCCOMB_X66_Y32_N0
\uut|register_file|Mux25~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux25~2_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|instr_decode|rs1[1]~2_combout\ & (\uut|register_file|reg_out[10][6]~q\)) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|reg_out[8][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[0]~3_combout\,
	datab => \uut|register_file|reg_out[10][6]~q\,
	datac => \uut|register_file|reg_out[8][6]~q\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux25~2_combout\);

-- Location: LCCOMB_X66_Y33_N18
\uut|register_file|Mux25~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux25~3_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|Mux25~2_combout\ & ((\uut|register_file|reg_out[11][6]~q\))) # (!\uut|register_file|Mux25~2_combout\ & (\uut|register_file|reg_out[9][6]~q\)))) # 
-- (!\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|register_file|Mux25~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[9][6]~q\,
	datab => \uut|instr_decode|rs1[0]~3_combout\,
	datac => \uut|register_file|reg_out[11][6]~q\,
	datad => \uut|register_file|Mux25~2_combout\,
	combout => \uut|register_file|Mux25~3_combout\);

-- Location: LCCOMB_X62_Y33_N0
\uut|register_file|Mux25~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux25~4_combout\ = (\uut|instr_decode|rs1[3]~1_combout\ & ((\uut|instr_decode|rs1[2]~4_combout\ & (\uut|register_file|Mux25~1_combout\)) # (!\uut|instr_decode|rs1[2]~4_combout\ & ((\uut|register_file|Mux25~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux25~1_combout\,
	datab => \uut|register_file|Mux25~3_combout\,
	datac => \uut|instr_decode|rs1[2]~4_combout\,
	datad => \uut|instr_decode|rs1[3]~1_combout\,
	combout => \uut|register_file|Mux25~4_combout\);

-- Location: LCCOMB_X62_Y33_N2
\uut|register_file|Mux25~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux25~9_combout\ = (\uut|register_file|Mux25~4_combout\) # ((!\uut|instr_decode|rs1[3]~1_combout\ & \uut|register_file|Mux25~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[3]~1_combout\,
	datac => \uut|register_file|Mux25~8_combout\,
	datad => \uut|register_file|Mux25~4_combout\,
	combout => \uut|register_file|Mux25~9_combout\);

-- Location: LCCOMB_X60_Y33_N0
\uut|pc_calculation|Add0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Add0~35_combout\ = (\uut|instr_decode|Equal17~1_combout\ & (\uut|register_file|Mux25~9_combout\)) # (!\uut|instr_decode|Equal17~1_combout\ & ((\uut|pc_calculation|Add0~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|Equal17~1_combout\,
	datac => \uut|register_file|Mux25~9_combout\,
	datad => \uut|pc_calculation|Add0~33_combout\,
	combout => \uut|pc_calculation|Add0~35_combout\);

-- Location: M9K_X64_Y35_N0
\IRAM|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100001C3110010000000000000000000000000000000000000000000008021040000000000000000000000000000100",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/hgarg/Downloads/ass4_evgeny/imemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "altsyncram:IRAM|altsyncram_84v3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \IRAM|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \IRAM|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \IRAM|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: LCCOMB_X65_Y31_N24
\uut|instr_decode|rs2[3]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|rs2[3]~9_combout\ = (\uut|instr_decode|rs2[0]~8_combout\ & (((\IRAM|auto_generated|q_a\(19))))) # (!\uut|instr_decode|rs2[0]~8_combout\ & (\IRAM|auto_generated|q_a\(23) & ((\IRAM|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(23),
	datab => \IRAM|auto_generated|q_a\(19),
	datac => \IRAM|auto_generated|q_a\(24),
	datad => \uut|instr_decode|rs2[0]~8_combout\,
	combout => \uut|instr_decode|rs2[3]~9_combout\);

-- Location: LCCOMB_X67_Y31_N30
\uut|instr_decode|rs2[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|rs2[3]~15_combout\ = (\uut|instr_decode|Equal15~0_combout\ & ((\uut|instr_decode|rs2[0]~10_combout\ & (\IRAM|auto_generated|q_a\(15))) # (!\uut|instr_decode|rs2[0]~10_combout\ & ((\uut|instr_decode|rs2[3]~9_combout\))))) # 
-- (!\uut|instr_decode|Equal15~0_combout\ & (\IRAM|auto_generated|q_a\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(15),
	datab => \uut|instr_decode|rs2[3]~9_combout\,
	datac => \uut|instr_decode|Equal15~0_combout\,
	datad => \uut|instr_decode|rs2[0]~10_combout\,
	combout => \uut|instr_decode|rs2[3]~15_combout\);

-- Location: LCCOMB_X65_Y30_N30
\uut|register_file|Mux50~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux50~5_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|register_file|reg_out[6][13]~q\) # (\uut|instr_decode|rs2[0]~17_combout\)))) # (!\uut|instr_decode|rs2[1]~16_combout\ & (\uut|register_file|reg_out[4][13]~q\ & 
-- ((!\uut|instr_decode|rs2[0]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[4][13]~q\,
	datab => \uut|instr_decode|rs2[1]~16_combout\,
	datac => \uut|register_file|reg_out[6][13]~q\,
	datad => \uut|instr_decode|rs2[0]~17_combout\,
	combout => \uut|register_file|Mux50~5_combout\);

-- Location: LCCOMB_X66_Y26_N12
\uut|register_file|Mux50~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux50~6_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|Mux50~5_combout\ & (\uut|register_file|reg_out[7][13]~q\)) # (!\uut|register_file|Mux50~5_combout\ & ((\uut|register_file|reg_out[5][13]~q\))))) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|Mux50~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[0]~17_combout\,
	datab => \uut|register_file|reg_out[7][13]~q\,
	datac => \uut|register_file|reg_out[5][13]~q\,
	datad => \uut|register_file|Mux50~5_combout\,
	combout => \uut|register_file|Mux50~6_combout\);

-- Location: LCCOMB_X67_Y30_N10
\uut|register_file|Mux50~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux50~7_combout\ = (\uut|register_file|Mux42~2_combout\ & (((\uut|register_file|Mux50~6_combout\) # (!\uut|register_file|Mux42~1_combout\)))) # (!\uut|register_file|Mux42~2_combout\ & (\uut|register_file|reg_out[1][13]~q\ & 
-- (\uut|register_file|Mux42~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux42~2_combout\,
	datab => \uut|register_file|reg_out[1][13]~q\,
	datac => \uut|register_file|Mux42~1_combout\,
	datad => \uut|register_file|Mux50~6_combout\,
	combout => \uut|register_file|Mux50~7_combout\);

-- Location: LCCOMB_X67_Y30_N4
\uut|register_file|Mux50~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux50~8_combout\ = (\uut|register_file|Mux42~0_combout\ & ((\uut|register_file|Mux50~7_combout\ & ((\uut|register_file|reg_out[3][13]~q\))) # (!\uut|register_file|Mux50~7_combout\ & (\uut|register_file|reg_out[2][13]~q\)))) # 
-- (!\uut|register_file|Mux42~0_combout\ & (((\uut|register_file|Mux50~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[2][13]~q\,
	datab => \uut|register_file|reg_out[3][13]~q\,
	datac => \uut|register_file|Mux42~0_combout\,
	datad => \uut|register_file|Mux50~7_combout\,
	combout => \uut|register_file|Mux50~8_combout\);

-- Location: LCCOMB_X67_Y32_N16
\uut|register_file|Mux50~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux50~0_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|instr_decode|rs2[0]~17_combout\)))) # (!\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|reg_out[13][13]~q\))) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & (\uut|register_file|reg_out[12][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[12][13]~q\,
	datab => \uut|instr_decode|rs2[1]~16_combout\,
	datac => \uut|register_file|reg_out[13][13]~q\,
	datad => \uut|instr_decode|rs2[0]~17_combout\,
	combout => \uut|register_file|Mux50~0_combout\);

-- Location: LCCOMB_X67_Y32_N22
\uut|register_file|Mux50~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux50~1_combout\ = (\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|Mux50~0_combout\ & ((\uut|register_file|reg_out[15][13]~q\))) # (!\uut|register_file|Mux50~0_combout\ & (\uut|register_file|reg_out[14][13]~q\)))) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & (((\uut|register_file|Mux50~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[14][13]~q\,
	datab => \uut|register_file|reg_out[15][13]~q\,
	datac => \uut|instr_decode|rs2[1]~16_combout\,
	datad => \uut|register_file|Mux50~0_combout\,
	combout => \uut|register_file|Mux50~1_combout\);

-- Location: LCCOMB_X58_Y32_N20
\uut|register_file|Mux50~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux50~2_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|instr_decode|rs2[1]~16_combout\)))) # (!\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|instr_decode|rs2[1]~16_combout\ & ((\uut|register_file|reg_out[10][13]~q\))) # 
-- (!\uut|instr_decode|rs2[1]~16_combout\ & (\uut|register_file|reg_out[8][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[8][13]~q\,
	datab => \uut|register_file|reg_out[10][13]~q\,
	datac => \uut|instr_decode|rs2[0]~17_combout\,
	datad => \uut|instr_decode|rs2[1]~16_combout\,
	combout => \uut|register_file|Mux50~2_combout\);

-- Location: LCCOMB_X62_Y32_N16
\uut|register_file|Mux50~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux50~3_combout\ = (\uut|instr_decode|rs2[0]~17_combout\ & ((\uut|register_file|Mux50~2_combout\ & ((\uut|register_file|reg_out[11][13]~q\))) # (!\uut|register_file|Mux50~2_combout\ & (\uut|register_file|reg_out[9][13]~q\)))) # 
-- (!\uut|instr_decode|rs2[0]~17_combout\ & (((\uut|register_file|Mux50~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[0]~17_combout\,
	datab => \uut|register_file|reg_out[9][13]~q\,
	datac => \uut|register_file|reg_out[11][13]~q\,
	datad => \uut|register_file|Mux50~2_combout\,
	combout => \uut|register_file|Mux50~3_combout\);

-- Location: LCCOMB_X67_Y32_N20
\uut|register_file|Mux50~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux50~4_combout\ = (\uut|instr_decode|rs2[3]~15_combout\ & ((\uut|instr_decode|rs2[2]~18_combout\ & (\uut|register_file|Mux50~1_combout\)) # (!\uut|instr_decode|rs2[2]~18_combout\ & ((\uut|register_file|Mux50~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[3]~15_combout\,
	datab => \uut|instr_decode|rs2[2]~18_combout\,
	datac => \uut|register_file|Mux50~1_combout\,
	datad => \uut|register_file|Mux50~3_combout\,
	combout => \uut|register_file|Mux50~4_combout\);

-- Location: LCCOMB_X67_Y32_N14
\uut|register_file|Mux50~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux50~9_combout\ = (\uut|register_file|Mux50~4_combout\) # ((!\uut|instr_decode|rs2[3]~15_combout\ & \uut|register_file|Mux50~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs2[3]~15_combout\,
	datac => \uut|register_file|Mux50~8_combout\,
	datad => \uut|register_file|Mux50~4_combout\,
	combout => \uut|register_file|Mux50~9_combout\);

-- Location: LCCOMB_X57_Y30_N24
\bus1|M2_RDATABUS[13]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|M2_RDATABUS[13]~14_combout\ = (\bus1|M2_RDATABUS[3]~0_combout\ & ((\bus1|c2_rdatabus[13]~38_combout\) # (\bus1|c2_rdatabus[13]~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[13]~38_combout\,
	datac => \bus1|M2_RDATABUS[3]~0_combout\,
	datad => \bus1|c2_rdatabus[13]~47_combout\,
	combout => \bus1|M2_RDATABUS[13]~14_combout\);

-- Location: FF_X57_Y30_N25
\my_dma|data_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus1|M2_RDATABUS[13]~14_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|DMA_RFile~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|data_reg\(13));

-- Location: LCCOMB_X58_Y30_N30
\bus1|c1_wdatabus[13]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_wdatabus[13]~14_combout\ = (\uut|register_file|Mux50~9_combout\ & ((\uut|instr_decode|Equal15~1_combout\) # ((\my_dma|data_reg\(13) & \bus1|c1_wdatabus[31]~0_combout\)))) # (!\uut|register_file|Mux50~9_combout\ & (\my_dma|data_reg\(13) & 
-- (\bus1|c1_wdatabus[31]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux50~9_combout\,
	datab => \my_dma|data_reg\(13),
	datac => \bus1|c1_wdatabus[31]~0_combout\,
	datad => \uut|instr_decode|Equal15~1_combout\,
	combout => \bus1|c1_wdatabus[13]~14_combout\);

-- Location: LCCOMB_X58_Y29_N12
\bus1|S4_WDATABUS[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S4_WDATABUS[13]~13_combout\ = (\bus1|c1_op.master.default~0_combout\ & (\bus1|c1_wdatabus[13]~14_combout\ & \bus1|c1_op~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_op.master.default~0_combout\,
	datab => \bus1|c1_wdatabus[13]~14_combout\,
	datac => \bus1|c1_op~9_combout\,
	combout => \bus1|S4_WDATABUS[13]~13_combout\);

-- Location: LCCOMB_X57_Y29_N28
\my_dma|rstep_reg[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|rstep_reg[13]~feeder_combout\ = \bus1|S4_WDATABUS[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bus1|S4_WDATABUS[13]~13_combout\,
	combout => \my_dma|rstep_reg[13]~feeder_combout\);

-- Location: FF_X57_Y29_N29
\my_dma|rstep_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|rstep_reg[13]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|rstep_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|rstep_reg\(13));

-- Location: LCCOMB_X55_Y30_N24
\my_dma|raddr_reg[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|raddr_reg[13]~feeder_combout\ = \my_dma|raddr_reg[13]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_dma|raddr_reg[13]~58_combout\,
	combout => \my_dma|raddr_reg[13]~feeder_combout\);

-- Location: FF_X55_Y30_N25
\my_dma|raddr_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|raddr_reg[13]~feeder_combout\,
	asdata => \my_dma|rstart_reg\(13),
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|raddr_reg\(13));

-- Location: LCCOMB_X55_Y30_N14
\my_dma|Selector81~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|Selector81~0_combout\ = (\my_dma|DMA_State.dma_waddr~q\ & ((\my_dma|waddr_reg\(13)))) # (!\my_dma|DMA_State.dma_waddr~q\ & (\my_dma|raddr_reg\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|DMA_State.dma_waddr~q\,
	datab => \my_dma|raddr_reg\(13),
	datad => \my_dma|waddr_reg\(13),
	combout => \my_dma|Selector81~0_combout\);

-- Location: LCCOMB_X55_Y30_N26
\my_dma|M2_ADDRBUS[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|M2_ADDRBUS\(13) = (GLOBAL(\my_dma|M2_ADDRBUS~0clkctrl_outclk\) & ((\my_dma|M2_ADDRBUS\(13)))) # (!GLOBAL(\my_dma|M2_ADDRBUS~0clkctrl_outclk\) & (\my_dma|Selector81~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_dma|Selector81~0_combout\,
	datac => \my_dma|M2_ADDRBUS\(13),
	datad => \my_dma|M2_ADDRBUS~0clkctrl_outclk\,
	combout => \my_dma|M2_ADDRBUS\(13));

-- Location: LCCOMB_X60_Y30_N8
\bus1|c1_addrbus[13]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_addrbus[13]~6_combout\ = (\my_dma|M2_ADDRBUS\(13) & ((\bus1|c1_op.master.m2~0_combout\) # ((\bus1|c1_addrbus[12]~4_combout\ & \uut|memory_logic|Add0~26_combout\)))) # (!\my_dma|M2_ADDRBUS\(13) & (\bus1|c1_addrbus[12]~4_combout\ & 
-- ((\uut|memory_logic|Add0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|M2_ADDRBUS\(13),
	datab => \bus1|c1_addrbus[12]~4_combout\,
	datac => \bus1|c1_op.master.m2~0_combout\,
	datad => \uut|memory_logic|Add0~26_combout\,
	combout => \bus1|c1_addrbus[13]~6_combout\);

-- Location: LCCOMB_X59_Y27_N28
\bus1|c1_op.slave.s1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_op.slave.s1~0_combout\ = (!\bus1|c1_addrbus[13]~6_combout\ & (\bus1|process_1~3_combout\ & \bus1|c1_op.master.default~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c1_addrbus[13]~6_combout\,
	datac => \bus1|process_1~3_combout\,
	datad => \bus1|c1_op.master.default~0_combout\,
	combout => \bus1|c1_op.slave.s1~0_combout\);

-- Location: LCCOMB_X68_Y32_N20
\bus1|c2_op.slave.s1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_op.slave.s1~feeder_combout\ = \bus1|c1_op.slave.s1~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bus1|c1_op.slave.s1~0_combout\,
	combout => \bus1|c2_op.slave.s1~feeder_combout\);

-- Location: FF_X68_Y32_N21
\bus1|c2_op.slave.s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus1|c2_op.slave.s1~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \bus1|c1_nready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bus1|c2_op.slave.s1~q\);

-- Location: LCCOMB_X52_Y27_N8
\bus1|S1_WDATABUS[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S1_WDATABUS[5]~11_combout\ = (\bus1|c1_op.master.default~0_combout\ & (\bus1|c1_wdatabus[5]~6_combout\ & (!\bus1|c1_addrbus[13]~6_combout\ & \bus1|process_1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_op.master.default~0_combout\,
	datab => \bus1|c1_wdatabus[5]~6_combout\,
	datac => \bus1|c1_addrbus[13]~6_combout\,
	datad => \bus1|process_1~3_combout\,
	combout => \bus1|S1_WDATABUS[5]~11_combout\);

-- Location: M9K_X51_Y27_N0
\DRAM|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AEAD00000000000000000000000000000000000000000000000000000000000318C6",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/hgarg/Downloads/ass4_evgeny/dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "altsyncram:DRAM|altsyncram_2f04:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \bus1|S1_MW~combout\,
	portare => \bus1|S1_MR~combout\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \DRAM|auto_generated|_~0_combout\,
	portadatain => \DRAM|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \DRAM|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DRAM|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: LCCOMB_X58_Y31_N2
\bus1|c2_rdatabus[5]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[5]~118_combout\ = (\bus1|c2_op.slave.s1~q\ & (!\bus1|c2_rdatabus[21]~1_combout\ & (\DRAM|auto_generated|ram_block1a5~portadataout\ & \bus1|c2_op.op.read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_op.slave.s1~q\,
	datab => \bus1|c2_rdatabus[21]~1_combout\,
	datac => \DRAM|auto_generated|ram_block1a5~portadataout\,
	datad => \bus1|c2_op.op.read~q\,
	combout => \bus1|c2_rdatabus[5]~118_combout\);

-- Location: LCCOMB_X70_Y32_N0
\uut|Pipe_mul_out[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|Pipe_mul_out[5]~feeder_combout\ = \uut|mult|Mult0|auto_generated|w569w\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uut|mult|Mult0|auto_generated|w569w\(5),
	combout => \uut|Pipe_mul_out[5]~feeder_combout\);

-- Location: FF_X70_Y32_N1
\uut|Pipe_mul_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|Pipe_mul_out[5]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_mul_out\(5));

-- Location: LCCOMB_X66_Y35_N6
\uut|alu1|ShiftRight1~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~53_combout\ = (\uut|alu_in2[1]~59_combout\ & ((\uut|alu_in2[0]~58_combout\ & ((\uut|register_file|Mux23~9_combout\))) # (!\uut|alu_in2[0]~58_combout\ & (\uut|register_file|Mux24~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux24~9_combout\,
	datab => \uut|register_file|Mux23~9_combout\,
	datac => \uut|alu_in2[1]~59_combout\,
	datad => \uut|alu_in2[0]~58_combout\,
	combout => \uut|alu1|ShiftRight1~53_combout\);

-- Location: LCCOMB_X66_Y35_N20
\uut|alu1|ShiftRight1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|ShiftRight1~54_combout\ = (\uut|alu1|ShiftRight1~53_combout\) # ((!\uut|alu_in2[1]~59_combout\ & \uut|alu1|ShiftRight0~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|alu_in2[1]~59_combout\,
	datac => \uut|alu1|ShiftRight0~45_combout\,
	datad => \uut|alu1|ShiftRight1~53_combout\,
	combout => \uut|alu1|ShiftRight1~54_combout\);

-- Location: LCCOMB_X70_Y35_N22
\uut|alu1|result[5]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[5]~160_combout\ = (!\uut|Pipe_alu_out[4]~9_combout\ & ((\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|ShiftRight1~43_combout\))) # (!\uut|alu_in2[2]~60_combout\ & (\uut|alu1|ShiftRight1~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftRight1~54_combout\,
	datab => \uut|alu1|ShiftRight1~43_combout\,
	datac => \uut|alu_in2[2]~60_combout\,
	datad => \uut|Pipe_alu_out[4]~9_combout\,
	combout => \uut|alu1|result[5]~160_combout\);

-- Location: LCCOMB_X60_Y35_N16
\uut|alu1|result[5]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[5]~157_combout\ = (\uut|register_file|Mux26~9_combout\ & ((\uut|instr_decode|alu_op.alu_or~1_combout\) # ((\uut|instr_decode|alu_op.alu_and~1_combout\ & \uut|alu_in2[5]~57_combout\)))) # (!\uut|register_file|Mux26~9_combout\ & 
-- (\uut|instr_decode|alu_op.alu_or~1_combout\ & ((\uut|alu_in2[5]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux26~9_combout\,
	datab => \uut|instr_decode|alu_op.alu_or~1_combout\,
	datac => \uut|instr_decode|alu_op.alu_and~1_combout\,
	datad => \uut|alu_in2[5]~57_combout\,
	combout => \uut|alu1|result[5]~157_combout\);

-- Location: LCCOMB_X61_Y35_N12
\uut|alu1|result[5]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[5]~156_combout\ = (\uut|alu1|Add0~10_combout\ & ((\uut|instr_decode|alu_op.alu_add~3_combout\) # ((\uut|alu1|Add1~10_combout\ & \uut|instr_decode|Equal1~1_combout\)))) # (!\uut|alu1|Add0~10_combout\ & (((\uut|alu1|Add1~10_combout\ & 
-- \uut|instr_decode|Equal1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|Add0~10_combout\,
	datab => \uut|instr_decode|alu_op.alu_add~3_combout\,
	datac => \uut|alu1|Add1~10_combout\,
	datad => \uut|instr_decode|Equal1~1_combout\,
	combout => \uut|alu1|result[5]~156_combout\);

-- Location: LCCOMB_X61_Y35_N14
\uut|alu1|result[5]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[5]~158_combout\ = (\uut|alu1|result[5]~157_combout\) # ((\uut|alu1|result[5]~156_combout\) # ((\uut|alu1|ShiftLeft0~66_combout\ & \uut|instr_decode|Equal5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftLeft0~66_combout\,
	datab => \uut|instr_decode|Equal5~0_combout\,
	datac => \uut|alu1|result[5]~157_combout\,
	datad => \uut|alu1|result[5]~156_combout\,
	combout => \uut|alu1|result[5]~158_combout\);

-- Location: LCCOMB_X70_Y35_N8
\uut|alu1|result[5]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[5]~159_combout\ = (\uut|alu1|result[5]~158_combout\) # ((\uut|alu1|result[3]~70_combout\) # ((\uut|alu1|result[13]~94_combout\ & \uut|Pipe_alu_out[4]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[13]~94_combout\,
	datab => \uut|alu1|result[5]~158_combout\,
	datac => \uut|alu1|result[3]~70_combout\,
	datad => \uut|Pipe_alu_out[4]~8_combout\,
	combout => \uut|alu1|result[5]~159_combout\);

-- Location: LCCOMB_X66_Y39_N26
\uut|alu1|result[5]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[5]~155_combout\ = (\uut|Pipe_alu_out[3]~6_combout\ & ((\uut|alu1|ShiftRight0~44_combout\) # ((\uut|alu1|ShiftRight1~52_combout\ & \uut|Pipe_alu_out[3]~5_combout\)))) # (!\uut|Pipe_alu_out[3]~6_combout\ & 
-- (((\uut|alu1|ShiftRight1~52_combout\ & \uut|Pipe_alu_out[3]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out[3]~6_combout\,
	datab => \uut|alu1|ShiftRight0~44_combout\,
	datac => \uut|alu1|ShiftRight1~52_combout\,
	datad => \uut|Pipe_alu_out[3]~5_combout\,
	combout => \uut|alu1|result[5]~155_combout\);

-- Location: LCCOMB_X70_Y35_N10
\uut|alu1|result[5]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[5]~161_combout\ = (!\uut|Pipe_alu_out[4]~7_combout\ & ((\uut|alu1|result[5]~160_combout\) # ((\uut|alu1|result[5]~159_combout\) # (\uut|alu1|result[5]~155_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[5]~160_combout\,
	datab => \uut|Pipe_alu_out[4]~7_combout\,
	datac => \uut|alu1|result[5]~159_combout\,
	datad => \uut|alu1|result[5]~155_combout\,
	combout => \uut|alu1|result[5]~161_combout\);

-- Location: FF_X70_Y35_N11
\uut|Pipe_alu_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|alu1|result[5]~161_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_alu_out\(5));

-- Location: LCCOMB_X70_Y35_N28
\uut|rf_in1[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[5]~27_combout\ = (\uut|rf_in1[0]~2_combout\ & ((\uut|Pipe_mul_out\(5)) # ((!\uut|Pipe_wb_sel.wb_alu~q\ & \uut|Pipe_alu_out\(5))))) # (!\uut|rf_in1[0]~2_combout\ & (!\uut|Pipe_wb_sel.wb_alu~q\ & ((\uut|Pipe_alu_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|rf_in1[0]~2_combout\,
	datab => \uut|Pipe_wb_sel.wb_alu~q\,
	datac => \uut|Pipe_mul_out\(5),
	datad => \uut|Pipe_alu_out\(5),
	combout => \uut|rf_in1[5]~27_combout\);

-- Location: LCCOMB_X63_Y33_N30
\uut|rf_in1[5]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[5]~28_combout\ = (\uut|rf_in1[5]~27_combout\) # ((\uut|rf_in1[0]~5_combout\ & ((\bus1|c2_rdatabus[5]~118_combout\) # (\bus1|c2_rdatabus[5]~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[5]~118_combout\,
	datab => \uut|rf_in1[5]~27_combout\,
	datac => \uut|rf_in1[0]~5_combout\,
	datad => \bus1|c2_rdatabus[5]~127_combout\,
	combout => \uut|rf_in1[5]~28_combout\);

-- Location: FF_X62_Y32_N7
\uut|register_file|reg_out[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[5]~28_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[11][5]~q\);

-- Location: LCCOMB_X61_Y29_N2
\uut|register_file|Mux26~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux26~2_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|instr_decode|rs1[0]~3_combout\) # ((\uut|register_file|reg_out[10][5]~q\)))) # (!\uut|instr_decode|rs1[1]~2_combout\ & (!\uut|instr_decode|rs1[0]~3_combout\ & 
-- (\uut|register_file|reg_out[8][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[1]~2_combout\,
	datab => \uut|instr_decode|rs1[0]~3_combout\,
	datac => \uut|register_file|reg_out[8][5]~q\,
	datad => \uut|register_file|reg_out[10][5]~q\,
	combout => \uut|register_file|Mux26~2_combout\);

-- Location: LCCOMB_X61_Y29_N8
\uut|register_file|Mux26~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux26~3_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|Mux26~2_combout\ & (\uut|register_file|reg_out[11][5]~q\)) # (!\uut|register_file|Mux26~2_combout\ & ((\uut|register_file|reg_out[9][5]~q\))))) # 
-- (!\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|register_file|Mux26~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[11][5]~q\,
	datab => \uut|instr_decode|rs1[0]~3_combout\,
	datac => \uut|register_file|reg_out[9][5]~q\,
	datad => \uut|register_file|Mux26~2_combout\,
	combout => \uut|register_file|Mux26~3_combout\);

-- Location: LCCOMB_X62_Y31_N4
\uut|register_file|Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux26~0_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|register_file|reg_out[13][5]~q\) # (\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|instr_decode|rs1[0]~3_combout\ & (\uut|register_file|reg_out[12][5]~q\ & 
-- ((!\uut|instr_decode|rs1[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[12][5]~q\,
	datab => \uut|register_file|reg_out[13][5]~q\,
	datac => \uut|instr_decode|rs1[0]~3_combout\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux26~0_combout\);

-- Location: LCCOMB_X62_Y30_N18
\uut|register_file|Mux26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux26~1_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|Mux26~0_combout\ & (\uut|register_file|reg_out[15][5]~q\)) # (!\uut|register_file|Mux26~0_combout\ & ((\uut|register_file|reg_out[14][5]~q\))))) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|register_file|Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[1]~2_combout\,
	datab => \uut|register_file|reg_out[15][5]~q\,
	datac => \uut|register_file|reg_out[14][5]~q\,
	datad => \uut|register_file|Mux26~0_combout\,
	combout => \uut|register_file|Mux26~1_combout\);

-- Location: LCCOMB_X62_Y30_N8
\uut|register_file|Mux26~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux26~4_combout\ = (\uut|instr_decode|rs1[3]~1_combout\ & ((\uut|instr_decode|rs1[2]~4_combout\ & ((\uut|register_file|Mux26~1_combout\))) # (!\uut|instr_decode|rs1[2]~4_combout\ & (\uut|register_file|Mux26~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[3]~1_combout\,
	datab => \uut|register_file|Mux26~3_combout\,
	datac => \uut|instr_decode|rs1[2]~4_combout\,
	datad => \uut|register_file|Mux26~1_combout\,
	combout => \uut|register_file|Mux26~4_combout\);

-- Location: LCCOMB_X66_Y29_N2
\uut|register_file|Mux26~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux26~5_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|reg_out[5][5]~q\) # ((\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|register_file|reg_out[4][5]~q\ & 
-- !\uut|instr_decode|rs1[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[0]~3_combout\,
	datab => \uut|register_file|reg_out[5][5]~q\,
	datac => \uut|register_file|reg_out[4][5]~q\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux26~5_combout\);

-- Location: LCCOMB_X66_Y29_N24
\uut|register_file|Mux26~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux26~6_combout\ = (\uut|register_file|Mux26~5_combout\ & ((\uut|register_file|reg_out[7][5]~q\) # ((!\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|register_file|Mux26~5_combout\ & (((\uut|register_file|reg_out[6][5]~q\ & 
-- \uut|instr_decode|rs1[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[7][5]~q\,
	datab => \uut|register_file|Mux26~5_combout\,
	datac => \uut|register_file|reg_out[6][5]~q\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux26~6_combout\);

-- Location: LCCOMB_X63_Y29_N0
\uut|register_file|Mux26~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux26~7_combout\ = (\uut|register_file|Mux29~5_combout\ & (((\uut|register_file|Mux26~6_combout\)) # (!\uut|register_file|Mux29~4_combout\))) # (!\uut|register_file|Mux29~5_combout\ & (\uut|register_file|Mux29~4_combout\ & 
-- (\uut|register_file|reg_out[1][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux29~5_combout\,
	datab => \uut|register_file|Mux29~4_combout\,
	datac => \uut|register_file|reg_out[1][5]~q\,
	datad => \uut|register_file|Mux26~6_combout\,
	combout => \uut|register_file|Mux26~7_combout\);

-- Location: LCCOMB_X62_Y30_N2
\uut|register_file|Mux26~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux26~8_combout\ = (\uut|register_file|Mux29~16_combout\ & ((\uut|register_file|Mux26~7_combout\ & (\uut|register_file|reg_out[3][5]~q\)) # (!\uut|register_file|Mux26~7_combout\ & ((\uut|register_file|reg_out[2][5]~q\))))) # 
-- (!\uut|register_file|Mux29~16_combout\ & (((\uut|register_file|Mux26~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[3][5]~q\,
	datab => \uut|register_file|Mux29~16_combout\,
	datac => \uut|register_file|reg_out[2][5]~q\,
	datad => \uut|register_file|Mux26~7_combout\,
	combout => \uut|register_file|Mux26~8_combout\);

-- Location: LCCOMB_X62_Y30_N16
\uut|register_file|Mux26~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux26~9_combout\ = (\uut|register_file|Mux26~4_combout\) # ((!\uut|instr_decode|rs1[3]~1_combout\ & \uut|register_file|Mux26~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[3]~1_combout\,
	datac => \uut|register_file|Mux26~4_combout\,
	datad => \uut|register_file|Mux26~8_combout\,
	combout => \uut|register_file|Mux26~9_combout\);

-- Location: LCCOMB_X61_Y35_N6
\uut|pc_calculation|Add0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Add0~31_combout\ = (\uut|instr_decode|Equal17~1_combout\ & (\uut|register_file|Mux26~9_combout\)) # (!\uut|instr_decode|Equal17~1_combout\ & ((\uut|pc_calculation|Add0~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux26~9_combout\,
	datac => \uut|instr_decode|Equal17~1_combout\,
	datad => \uut|pc_calculation|Add0~29_combout\,
	combout => \uut|pc_calculation|Add0~31_combout\);

-- Location: M9K_X64_Y28_N0
\IRAM|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030A803400232A0800000000000000000000000000000000000000000000A082000000000000000000000000002A0A08",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/hgarg/Downloads/ass4_evgeny/imemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "altsyncram:IRAM|altsyncram_84v3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \IRAM|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \IRAM|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \IRAM|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: LCCOMB_X65_Y29_N8
\uut|instr_decode|rs1[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|rs1[0]~3_combout\ = (\uut|instr_decode|rs1[3]~0_combout\ & ((\IRAM|auto_generated|q_a\(16)))) # (!\uut|instr_decode|rs1[3]~0_combout\ & (\IRAM|auto_generated|q_a\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(20),
	datac => \IRAM|auto_generated|q_a\(16),
	datad => \uut|instr_decode|rs1[3]~0_combout\,
	combout => \uut|instr_decode|rs1[0]~3_combout\);

-- Location: LCCOMB_X62_Y32_N18
\uut|register_file|Mux27~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux27~2_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|instr_decode|rs1[1]~2_combout\ & (\uut|register_file|reg_out[10][4]~q\)) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|reg_out[8][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[10][4]~q\,
	datab => \uut|register_file|reg_out[8][4]~q\,
	datac => \uut|instr_decode|rs1[0]~3_combout\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux27~2_combout\);

-- Location: LCCOMB_X62_Y32_N4
\uut|register_file|Mux27~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux27~3_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|Mux27~2_combout\ & ((\uut|register_file|reg_out[11][4]~q\))) # (!\uut|register_file|Mux27~2_combout\ & (\uut|register_file|reg_out[9][4]~q\)))) # 
-- (!\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|register_file|Mux27~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[0]~3_combout\,
	datab => \uut|register_file|reg_out[9][4]~q\,
	datac => \uut|register_file|reg_out[11][4]~q\,
	datad => \uut|register_file|Mux27~2_combout\,
	combout => \uut|register_file|Mux27~3_combout\);

-- Location: LCCOMB_X60_Y29_N26
\uut|register_file|Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux27~0_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & (\uut|instr_decode|rs1[0]~3_combout\)) # (!\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|reg_out[13][4]~q\))) # 
-- (!\uut|instr_decode|rs1[0]~3_combout\ & (\uut|register_file|reg_out[12][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[1]~2_combout\,
	datab => \uut|instr_decode|rs1[0]~3_combout\,
	datac => \uut|register_file|reg_out[12][4]~q\,
	datad => \uut|register_file|reg_out[13][4]~q\,
	combout => \uut|register_file|Mux27~0_combout\);

-- Location: LCCOMB_X61_Y32_N8
\uut|register_file|Mux27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux27~1_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|Mux27~0_combout\ & (\uut|register_file|reg_out[15][4]~q\)) # (!\uut|register_file|Mux27~0_combout\ & ((\uut|register_file|reg_out[14][4]~q\))))) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|register_file|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[15][4]~q\,
	datab => \uut|instr_decode|rs1[1]~2_combout\,
	datac => \uut|register_file|Mux27~0_combout\,
	datad => \uut|register_file|reg_out[14][4]~q\,
	combout => \uut|register_file|Mux27~1_combout\);

-- Location: LCCOMB_X62_Y32_N22
\uut|register_file|Mux27~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux27~4_combout\ = (\uut|instr_decode|rs1[3]~1_combout\ & ((\uut|instr_decode|rs1[2]~4_combout\ & ((\uut|register_file|Mux27~1_combout\))) # (!\uut|instr_decode|rs1[2]~4_combout\ & (\uut|register_file|Mux27~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[3]~1_combout\,
	datab => \uut|register_file|Mux27~3_combout\,
	datac => \uut|instr_decode|rs1[2]~4_combout\,
	datad => \uut|register_file|Mux27~1_combout\,
	combout => \uut|register_file|Mux27~4_combout\);

-- Location: LCCOMB_X66_Y29_N10
\uut|register_file|Mux27~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux27~5_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|instr_decode|rs1[1]~2_combout\ & (\uut|register_file|reg_out[6][4]~q\)) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|reg_out[4][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[0]~3_combout\,
	datab => \uut|register_file|reg_out[6][4]~q\,
	datac => \uut|register_file|reg_out[4][4]~q\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux27~5_combout\);

-- Location: LCCOMB_X63_Y29_N6
\uut|register_file|Mux27~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux27~6_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|Mux27~5_combout\ & (\uut|register_file|reg_out[7][4]~q\)) # (!\uut|register_file|Mux27~5_combout\ & ((\uut|register_file|reg_out[5][4]~q\))))) # 
-- (!\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|register_file|Mux27~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[0]~3_combout\,
	datab => \uut|register_file|reg_out[7][4]~q\,
	datac => \uut|register_file|reg_out[5][4]~q\,
	datad => \uut|register_file|Mux27~5_combout\,
	combout => \uut|register_file|Mux27~6_combout\);

-- Location: LCCOMB_X63_Y29_N16
\uut|register_file|Mux27~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux27~7_combout\ = (\uut|register_file|Mux29~4_combout\ & ((\uut|register_file|Mux29~5_combout\ & (\uut|register_file|Mux27~6_combout\)) # (!\uut|register_file|Mux29~5_combout\ & ((\uut|register_file|reg_out[1][4]~q\))))) # 
-- (!\uut|register_file|Mux29~4_combout\ & (((\uut|register_file|Mux29~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux27~6_combout\,
	datab => \uut|register_file|Mux29~4_combout\,
	datac => \uut|register_file|reg_out[1][4]~q\,
	datad => \uut|register_file|Mux29~5_combout\,
	combout => \uut|register_file|Mux27~7_combout\);

-- Location: LCCOMB_X62_Y28_N20
\uut|register_file|Mux27~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux27~8_combout\ = (\uut|register_file|Mux29~16_combout\ & ((\uut|register_file|Mux27~7_combout\ & (\uut|register_file|reg_out[3][4]~q\)) # (!\uut|register_file|Mux27~7_combout\ & ((\uut|register_file|reg_out[2][4]~q\))))) # 
-- (!\uut|register_file|Mux29~16_combout\ & (((\uut|register_file|Mux27~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux29~16_combout\,
	datab => \uut|register_file|reg_out[3][4]~q\,
	datac => \uut|register_file|reg_out[2][4]~q\,
	datad => \uut|register_file|Mux27~7_combout\,
	combout => \uut|register_file|Mux27~8_combout\);

-- Location: LCCOMB_X62_Y32_N0
\uut|register_file|Mux27~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux27~9_combout\ = (\uut|register_file|Mux27~4_combout\) # ((!\uut|instr_decode|rs1[3]~1_combout\ & \uut|register_file|Mux27~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[3]~1_combout\,
	datac => \uut|register_file|Mux27~4_combout\,
	datad => \uut|register_file|Mux27~8_combout\,
	combout => \uut|register_file|Mux27~9_combout\);

-- Location: LCCOMB_X61_Y35_N26
\uut|pc_calculation|Add0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Add0~27_combout\ = (\uut|instr_decode|Equal17~1_combout\ & (\uut|register_file|Mux27~9_combout\)) # (!\uut|instr_decode|Equal17~1_combout\ & ((\uut|pc_calculation|Add0~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|register_file|Mux27~9_combout\,
	datac => \uut|instr_decode|Equal17~1_combout\,
	datad => \uut|pc_calculation|Add0~25_combout\,
	combout => \uut|pc_calculation|Add0~27_combout\);

-- Location: M9K_X64_Y31_N0
\IRAM|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000215521801162AA80000000000000000000000000000000000000000000556AA40000000000000000000000000155AA8",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/hgarg/Downloads/ass4_evgeny/imemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "altsyncram:IRAM|altsyncram_84v3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \IRAM|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \IRAM|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \IRAM|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y31_N8
\uut|instr_decode|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|Equal0~0_combout\ = (!\IRAM|auto_generated|q_a\(25) & !\IRAM|auto_generated|q_a\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \IRAM|auto_generated|q_a\(25),
	datad => \IRAM|auto_generated|q_a\(24),
	combout => \uut|instr_decode|Equal0~0_combout\);

-- Location: LCCOMB_X60_Y34_N30
\uut|pc_calculation|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Add0~6_combout\ = (\IRAM|auto_generated|q_a\(26) & (!\IRAM|auto_generated|q_a\(30) & ((\uut|instr_decode|Equal2~0_combout\)))) # (!\IRAM|auto_generated|q_a\(26) & (((\uut|instr_decode|Equal3~0_combout\) # 
-- (\uut|instr_decode|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(30),
	datab => \IRAM|auto_generated|q_a\(26),
	datac => \uut|instr_decode|Equal3~0_combout\,
	datad => \uut|instr_decode|Equal2~0_combout\,
	combout => \uut|pc_calculation|Add0~6_combout\);

-- Location: LCCOMB_X61_Y33_N22
\uut|pc_calculation|Add0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Add0~7_combout\ = (\uut|instr_decode|Equal0~2_combout\ & ((\uut|pc_calculation|Add0~6_combout\) # ((\uut|instr_decode|Equal17~0_combout\ & \uut|instr_decode|Equal0~0_combout\)))) # (!\uut|instr_decode|Equal0~2_combout\ & 
-- (\uut|instr_decode|Equal17~0_combout\ & (\uut|instr_decode|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|Equal0~2_combout\,
	datab => \uut|instr_decode|Equal17~0_combout\,
	datac => \uut|instr_decode|Equal0~0_combout\,
	datad => \uut|pc_calculation|Add0~6_combout\,
	combout => \uut|pc_calculation|Add0~7_combout\);

-- Location: LCCOMB_X60_Y34_N10
\uut|pc_calculation|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Add0~4_combout\ = (\uut|instr_decode|Equal1~0_combout\) # ((\uut|instr_decode|Equal0~0_combout\ & ((\IRAM|auto_generated|q_a\(26)) # (\IRAM|auto_generated|q_a\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|Equal1~0_combout\,
	datab => \uut|instr_decode|Equal0~0_combout\,
	datac => \IRAM|auto_generated|q_a\(26),
	datad => \IRAM|auto_generated|q_a\(30),
	combout => \uut|pc_calculation|Add0~4_combout\);

-- Location: LCCOMB_X60_Y34_N16
\uut|pc_calculation|Add0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Add0~5_combout\ = (!\uut|instr_decode|Equal7~0_combout\ & (!\uut|instr_decode|Equal6~0_combout\ & ((!\uut|pc_calculation|Add0~4_combout\) # (!\uut|instr_decode|Equal0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|Equal0~2_combout\,
	datab => \uut|instr_decode|Equal7~0_combout\,
	datac => \uut|instr_decode|Equal6~0_combout\,
	datad => \uut|pc_calculation|Add0~4_combout\,
	combout => \uut|pc_calculation|Add0~5_combout\);

-- Location: LCCOMB_X61_Y33_N12
\uut|pc_calculation|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Add0~8_combout\ = (!\uut|pc_calculation|Add0~7_combout\ & (!\uut|pc_calculation|Add0~2_combout\ & (\uut|pc_calculation|Add0~5_combout\ & !\uut|instr_decode|Equal8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|pc_calculation|Add0~7_combout\,
	datab => \uut|pc_calculation|Add0~2_combout\,
	datac => \uut|pc_calculation|Add0~5_combout\,
	datad => \uut|instr_decode|Equal8~1_combout\,
	combout => \uut|pc_calculation|Add0~8_combout\);

-- Location: LCCOMB_X61_Y33_N4
\uut|pc_calculation|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Add0~20_combout\ = (\uut|pc_calculation|Add0~8_combout\ & (\IRAM|auto_generated|q_a\(3) & (!\uut|instr_decode|immediate[12]~10_combout\ & \uut|pc_calculation|Add0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|pc_calculation|Add0~8_combout\,
	datab => \IRAM|auto_generated|q_a\(3),
	datac => \uut|instr_decode|immediate[12]~10_combout\,
	datad => \uut|pc_calculation|Add0~3_combout\,
	combout => \uut|pc_calculation|Add0~20_combout\);

-- Location: LCCOMB_X59_Y33_N26
\uut|pc_calculation|Add0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Add0~23_combout\ = (\uut|instr_decode|Equal17~1_combout\ & ((\uut|register_file|Mux28~9_combout\))) # (!\uut|instr_decode|Equal17~1_combout\ & (\uut|pc_calculation|Add0~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|instr_decode|Equal17~1_combout\,
	datac => \uut|pc_calculation|Add0~21_combout\,
	datad => \uut|register_file|Mux28~9_combout\,
	combout => \uut|pc_calculation|Add0~23_combout\);

-- Location: M9K_X64_Y33_N0
\IRAM|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/hgarg/Downloads/ass4_evgeny/imemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "altsyncram:IRAM|altsyncram_84v3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \IRAM|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \IRAM|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \IRAM|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: LCCOMB_X65_Y29_N26
\uut|instr_decode|Equal8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|Equal8~0_combout\ = (!\IRAM|auto_generated|q_a\(31) & (!\IRAM|auto_generated|q_a\(26) & (!\IRAM|auto_generated|q_a\(27) & !\IRAM|auto_generated|q_a\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(31),
	datab => \IRAM|auto_generated|q_a\(26),
	datac => \IRAM|auto_generated|q_a\(27),
	datad => \IRAM|auto_generated|q_a\(29),
	combout => \uut|instr_decode|Equal8~0_combout\);

-- Location: LCCOMB_X61_Y33_N6
\uut|instr_decode|Equal17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|Equal17~1_combout\ = (\uut|instr_decode|Equal8~0_combout\ & (\IRAM|auto_generated|q_a\(28) & (\uut|instr_decode|Equal0~0_combout\ & !\IRAM|auto_generated|q_a\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|Equal8~0_combout\,
	datab => \IRAM|auto_generated|q_a\(28),
	datac => \uut|instr_decode|Equal0~0_combout\,
	datad => \IRAM|auto_generated|q_a\(30),
	combout => \uut|instr_decode|Equal17~1_combout\);

-- Location: LCCOMB_X61_Y35_N30
\uut|pc_calculation|Add0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Add0~19_combout\ = (\uut|instr_decode|Equal17~1_combout\ & ((\uut|register_file|Mux29~15_combout\))) # (!\uut|instr_decode|Equal17~1_combout\ & (\uut|pc_calculation|Add0~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|Equal17~1_combout\,
	datac => \uut|pc_calculation|Add0~17_combout\,
	datad => \uut|register_file|Mux29~15_combout\,
	combout => \uut|pc_calculation|Add0~19_combout\);

-- Location: M9K_X64_Y30_N0
\IRAM|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000112AA004222000000000000000000000000000000000000000000000000AA800800000000000000000000000002AA000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/hgarg/Downloads/ass4_evgeny/imemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "altsyncram:IRAM|altsyncram_84v3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \IRAM|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \IRAM|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \IRAM|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y31_N2
\uut|instr_decode|Equal16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|Equal16~0_combout\ = (\IRAM|auto_generated|q_a\(29) & (!\IRAM|auto_generated|q_a\(28) & (\uut|instr_decode|Equal0~0_combout\ & \uut|instr_decode|Equal15~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(29),
	datab => \IRAM|auto_generated|q_a\(28),
	datac => \uut|instr_decode|Equal0~0_combout\,
	datad => \uut|instr_decode|Equal15~0_combout\,
	combout => \uut|instr_decode|Equal16~0_combout\);

-- Location: LCCOMB_X60_Y31_N4
\bus1|c1_op.master.m2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_op.master.m2~0_combout\ = (!\uut|instr_decode|Equal15~1_combout\ & (!\uut|instr_decode|Equal16~0_combout\ & ((\my_dma|DMA_State.dma_idle~q\) # (\my_dma|DMA_State.dma_waddr~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|DMA_State.dma_idle~q\,
	datab => \my_dma|DMA_State.dma_waddr~q\,
	datac => \uut|instr_decode|Equal15~1_combout\,
	datad => \uut|instr_decode|Equal16~0_combout\,
	combout => \bus1|c1_op.master.m2~0_combout\);

-- Location: LCCOMB_X59_Y30_N0
\bus1|M2_NREADY~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|M2_NREADY~0_combout\ = (\bus1|c1_op.master.m2~0_combout\ & (((\bus1|c1_nready~0_combout\)))) # (!\bus1|c1_op.master.m2~0_combout\ & (!\my_dma|DMA_State.dma_idle~q\ & (!\my_dma|DMA_State.dma_waddr~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_op.master.m2~0_combout\,
	datab => \my_dma|DMA_State.dma_idle~q\,
	datac => \my_dma|DMA_State.dma_waddr~q\,
	datad => \bus1|c1_nready~0_combout\,
	combout => \bus1|M2_NREADY~0_combout\);

-- Location: LCCOMB_X59_Y30_N20
\my_dma|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|Selector1~0_combout\ = (!\my_dma|Equal1~10_combout\ & (((\bus1|M2_NREADY~0_combout\ & \my_dma|DMA_State.dma_waddr~q\)) # (!\my_dma|DMA_State.dma_idle~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|M2_NREADY~0_combout\,
	datab => \my_dma|DMA_State.dma_waddr~q\,
	datac => \my_dma|DMA_State.dma_idle~q\,
	datad => \my_dma|Equal1~10_combout\,
	combout => \my_dma|Selector1~0_combout\);

-- Location: LCCOMB_X59_Y33_N18
\my_dma|Selector1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|Selector1~1_combout\ = (\my_dma|Selector1~0_combout\) # ((\my_dma|DMA_State.dma_raddr~q\ & !\bus1|M2_NREADY~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|Selector1~0_combout\,
	datab => \my_dma|DMA_State.dma_raddr~q\,
	datad => \bus1|M2_NREADY~0_combout\,
	combout => \my_dma|Selector1~1_combout\);

-- Location: LCCOMB_X59_Y33_N0
\my_dma|DMA_State.dma_raddr~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|DMA_State.dma_raddr~feeder_combout\ = \my_dma|Selector1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_dma|Selector1~1_combout\,
	combout => \my_dma|DMA_State.dma_raddr~feeder_combout\);

-- Location: FF_X59_Y33_N1
\my_dma|DMA_State.dma_raddr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|DMA_State.dma_raddr~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|DMA_State.dma_raddr~q\);

-- Location: FF_X55_Y33_N29
\my_dma|DMA_State.dma_rdata\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	asdata => \my_dma|DMA_State.dma_raddr~q\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \bus1|M2_NREADY~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|DMA_State.dma_rdata~q\);

-- Location: FF_X59_Y30_N1
\my_dma|DMA_State.dma_waddr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \my_dma|DMA_State.dma_rdata~q\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \bus1|M2_NREADY~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|DMA_State.dma_waddr~q\);

-- Location: LCCOMB_X54_Y29_N30
\my_dma|waddr_reg[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|waddr_reg[15]~46_combout\ = \my_dma|waddr_reg\(15) $ (\my_dma|waddr_reg[14]~45\ $ (\my_dma|wstep_reg\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \my_dma|waddr_reg\(15),
	datad => \my_dma|wstep_reg\(15),
	cin => \my_dma|waddr_reg[14]~45\,
	combout => \my_dma|waddr_reg[15]~46_combout\);

-- Location: LCCOMB_X55_Y32_N26
\my_dma|waddr_reg[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|waddr_reg[15]~feeder_combout\ = \my_dma|waddr_reg[15]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_dma|waddr_reg[15]~46_combout\,
	combout => \my_dma|waddr_reg[15]~feeder_combout\);

-- Location: FF_X55_Y32_N27
\my_dma|waddr_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|waddr_reg[15]~feeder_combout\,
	asdata => \my_dma|wstart_reg\(15),
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|waddr_reg\(15));

-- Location: LCCOMB_X55_Y32_N24
\my_dma|Selector83~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|Selector83~0_combout\ = (\my_dma|DMA_State.dma_waddr~q\ & (\my_dma|waddr_reg\(15))) # (!\my_dma|DMA_State.dma_waddr~q\ & ((\my_dma|raddr_reg\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_dma|DMA_State.dma_waddr~q\,
	datac => \my_dma|waddr_reg\(15),
	datad => \my_dma|raddr_reg\(15),
	combout => \my_dma|Selector83~0_combout\);

-- Location: LCCOMB_X56_Y32_N4
\my_dma|M2_ADDRBUS[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|M2_ADDRBUS\(15) = (GLOBAL(\my_dma|M2_ADDRBUS~0clkctrl_outclk\) & ((\my_dma|M2_ADDRBUS\(15)))) # (!GLOBAL(\my_dma|M2_ADDRBUS~0clkctrl_outclk\) & (\my_dma|Selector83~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_dma|Selector83~0_combout\,
	datac => \my_dma|M2_ADDRBUS\(15),
	datad => \my_dma|M2_ADDRBUS~0clkctrl_outclk\,
	combout => \my_dma|M2_ADDRBUS\(15));

-- Location: LCCOMB_X60_Y31_N12
\bus1|process_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|process_1~0_combout\ = (\my_dma|M2_ADDRBUS\(15) & ((\my_dma|DMA_State.dma_idle~q\) # (\my_dma|DMA_State.dma_waddr~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|DMA_State.dma_idle~q\,
	datab => \my_dma|DMA_State.dma_waddr~q\,
	datad => \my_dma|M2_ADDRBUS\(15),
	combout => \bus1|process_1~0_combout\);

-- Location: LCCOMB_X58_Y33_N28
\uut|instr_decode|immediate[15]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|immediate[15]~28_combout\ = (\uut|instr_decode|immediate[15]~6_combout\) # ((\IRAM|auto_generated|q_a\(15) & (\uut|instr_decode|immediate~2_combout\ & !\uut|instr_decode|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(15),
	datab => \uut|instr_decode|immediate~2_combout\,
	datac => \uut|instr_decode|Equal0~1_combout\,
	datad => \uut|instr_decode|immediate[15]~6_combout\,
	combout => \uut|instr_decode|immediate[15]~28_combout\);

-- Location: LCCOMB_X61_Y30_N30
\uut|memory_logic|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|memory_logic|Add0~30_combout\ = \uut|instr_decode|immediate[15]~28_combout\ $ (\uut|memory_logic|Add0~29\ $ (\uut|register_file|Mux16~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uut|instr_decode|immediate[15]~28_combout\,
	datad => \uut|register_file|Mux16~9_combout\,
	cin => \uut|memory_logic|Add0~29\,
	combout => \uut|memory_logic|Add0~30_combout\);

-- Location: LCCOMB_X59_Y30_N14
\bus1|process_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|process_1~1_combout\ = (\uut|instr_decode|Equal15~1_combout\ & (((\uut|memory_logic|Add0~30_combout\)))) # (!\uut|instr_decode|Equal15~1_combout\ & ((\uut|instr_decode|Equal16~0_combout\ & ((\uut|memory_logic|Add0~30_combout\))) # 
-- (!\uut|instr_decode|Equal16~0_combout\ & (\bus1|process_1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|Equal15~1_combout\,
	datab => \bus1|process_1~0_combout\,
	datac => \uut|instr_decode|Equal16~0_combout\,
	datad => \uut|memory_logic|Add0~30_combout\,
	combout => \bus1|process_1~1_combout\);

-- Location: LCCOMB_X59_Y30_N22
\bus1|process_1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|process_1~3_combout\ = (!\bus1|process_1~1_combout\ & (!\bus1|c1_addrbus[14]~3_combout\ & \bus1|c1_addrbus[12]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|process_1~1_combout\,
	datac => \bus1|c1_addrbus[14]~3_combout\,
	datad => \bus1|c1_addrbus[12]~5_combout\,
	combout => \bus1|process_1~3_combout\);

-- Location: LCCOMB_X59_Y30_N2
\bus1|S1_MW\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S1_MW~combout\ = (\bus1|process_1~3_combout\ & (\bus1|c1_op.master.default~0_combout\ & (!\bus1|c1_addrbus[13]~6_combout\ & \bus1|c1_op~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|process_1~3_combout\,
	datab => \bus1|c1_op.master.default~0_combout\,
	datac => \bus1|c1_addrbus[13]~6_combout\,
	datad => \bus1|c1_op~6_combout\,
	combout => \bus1|S1_MW~combout\);

-- Location: LCCOMB_X58_Y30_N22
\bus1|S1_WDATABUS[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S1_WDATABUS[1]~15_combout\ = (\bus1|c1_op.master.default~0_combout\ & (!\bus1|c1_addrbus[13]~6_combout\ & (\bus1|process_1~3_combout\ & \bus1|c1_wdatabus[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_op.master.default~0_combout\,
	datab => \bus1|c1_addrbus[13]~6_combout\,
	datac => \bus1|process_1~3_combout\,
	datad => \bus1|c1_wdatabus[1]~2_combout\,
	combout => \bus1|S1_WDATABUS[1]~15_combout\);

-- Location: M9K_X51_Y30_N0
\DRAM|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000318C6",
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000000000000000F00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/hgarg/Downloads/ass4_evgeny/dmemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "altsyncram:DRAM|altsyncram_2f04:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \bus1|S1_MW~combout\,
	portare => \bus1|S1_MR~combout\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \DRAM|auto_generated|_~0_combout\,
	portadatain => \DRAM|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \DRAM|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DRAM|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y28_N22
\bus1|c2_rdatabus[1]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c2_rdatabus[1]~158_combout\ = (\DRAM|auto_generated|ram_block1a1~portadataout\ & (\bus1|c2_op.slave.s1~q\ & (\bus1|c2_op.op.read~q\ & !\bus1|c2_rdatabus[21]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRAM|auto_generated|ram_block1a1~portadataout\,
	datab => \bus1|c2_op.slave.s1~q\,
	datac => \bus1|c2_op.op.read~q\,
	datad => \bus1|c2_rdatabus[21]~1_combout\,
	combout => \bus1|c2_rdatabus[1]~158_combout\);

-- Location: LCCOMB_X60_Y35_N26
\uut|alu1|result[1]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[1]~194_combout\ = (\uut|alu_in2[1]~59_combout\ & ((\uut|instr_decode|alu_op.alu_or~1_combout\) # ((\uut|instr_decode|alu_op.alu_and~1_combout\ & \uut|register_file|Mux30~9_combout\)))) # (!\uut|alu_in2[1]~59_combout\ & 
-- (((\uut|register_file|Mux30~9_combout\ & \uut|instr_decode|alu_op.alu_or~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[1]~59_combout\,
	datab => \uut|instr_decode|alu_op.alu_and~1_combout\,
	datac => \uut|register_file|Mux30~9_combout\,
	datad => \uut|instr_decode|alu_op.alu_or~1_combout\,
	combout => \uut|alu1|result[1]~194_combout\);

-- Location: LCCOMB_X67_Y38_N22
\uut|alu1|result[1]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[1]~193_combout\ = (\uut|instr_decode|alu_op.alu_add~3_combout\ & ((\uut|alu1|Add0~2_combout\) # ((\uut|instr_decode|Equal1~1_combout\ & \uut|alu1|Add1~2_combout\)))) # (!\uut|instr_decode|alu_op.alu_add~3_combout\ & 
-- (\uut|instr_decode|Equal1~1_combout\ & ((\uut|alu1|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|alu_op.alu_add~3_combout\,
	datab => \uut|instr_decode|Equal1~1_combout\,
	datac => \uut|alu1|Add0~2_combout\,
	datad => \uut|alu1|Add1~2_combout\,
	combout => \uut|alu1|result[1]~193_combout\);

-- Location: LCCOMB_X69_Y35_N8
\uut|alu1|result[1]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[1]~191_combout\ = (\uut|alu1|ShiftRight0~53_combout\ & ((\uut|instr_decode|Equal7~0_combout\) # ((\uut|instr_decode|Equal6~0_combout\ & \uut|alu1|ShiftRight1~63_combout\)))) # (!\uut|alu1|ShiftRight0~53_combout\ & 
-- (\uut|instr_decode|Equal6~0_combout\ & ((\uut|alu1|ShiftRight1~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|ShiftRight0~53_combout\,
	datab => \uut|instr_decode|Equal6~0_combout\,
	datac => \uut|instr_decode|Equal7~0_combout\,
	datad => \uut|alu1|ShiftRight1~63_combout\,
	combout => \uut|alu1|result[1]~191_combout\);

-- Location: LCCOMB_X69_Y29_N12
\uut|alu1|result[1]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[1]~186_combout\ = (!\uut|alu_in2[1]~59_combout\ & ((\uut|alu_in2[0]~58_combout\ & ((\uut|register_file|Mux29~15_combout\))) # (!\uut|alu_in2[0]~58_combout\ & (\uut|register_file|Mux30~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[1]~59_combout\,
	datab => \uut|register_file|Mux30~9_combout\,
	datac => \uut|register_file|Mux29~15_combout\,
	datad => \uut|alu_in2[0]~58_combout\,
	combout => \uut|alu1|result[1]~186_combout\);

-- Location: LCCOMB_X69_Y29_N26
\uut|alu1|result[1]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[1]~187_combout\ = (!\uut|alu_in2[2]~60_combout\ & ((\uut|alu1|result[1]~186_combout\) # ((\uut|alu1|ShiftRight0~51_combout\ & \uut|alu_in2[1]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[1]~186_combout\,
	datab => \uut|alu1|ShiftRight0~51_combout\,
	datac => \uut|alu_in2[2]~60_combout\,
	datad => \uut|alu_in2[1]~59_combout\,
	combout => \uut|alu1|result[1]~187_combout\);

-- Location: LCCOMB_X69_Y35_N28
\uut|alu1|result[1]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[1]~188_combout\ = (!\uut|alu_in2[3]~61_combout\ & ((\uut|alu1|result[1]~187_combout\) # ((\uut|alu_in2[2]~60_combout\ & \uut|alu1|ShiftRight1~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[1]~187_combout\,
	datab => \uut|alu_in2[2]~60_combout\,
	datac => \uut|alu_in2[3]~61_combout\,
	datad => \uut|alu1|ShiftRight1~54_combout\,
	combout => \uut|alu1|result[1]~188_combout\);

-- Location: LCCOMB_X69_Y35_N18
\uut|alu1|result[1]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[1]~189_combout\ = (!\uut|pc_calculation|Add0~57_combout\ & ((\uut|alu1|result[1]~188_combout\) # ((\uut|alu_in2[3]~61_combout\ & \uut|alu1|result[1]~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|pc_calculation|Add0~57_combout\,
	datab => \uut|alu1|result[1]~188_combout\,
	datac => \uut|alu_in2[3]~61_combout\,
	datad => \uut|alu1|result[1]~125_combout\,
	combout => \uut|alu1|result[1]~189_combout\);

-- Location: LCCOMB_X69_Y35_N0
\uut|alu1|result[1]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[1]~190_combout\ = (!\uut|alu_in2[4]~62_combout\ & ((\uut|alu1|result[1]~189_combout\) # ((\uut|instr_decode|Equal5~0_combout\ & \uut|alu1|ShiftLeft0~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|Equal5~0_combout\,
	datab => \uut|alu1|result[1]~189_combout\,
	datac => \uut|alu1|ShiftLeft0~114_combout\,
	datad => \uut|alu_in2[4]~62_combout\,
	combout => \uut|alu1|result[1]~190_combout\);

-- Location: LCCOMB_X69_Y35_N10
\uut|alu1|result[1]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[1]~192_combout\ = (\uut|alu1|ShiftLeft0~12_combout\ & ((\uut|alu1|result[1]~190_combout\) # ((\uut|alu_in2[4]~62_combout\ & \uut|alu1|result[1]~191_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu_in2[4]~62_combout\,
	datab => \uut|alu1|ShiftLeft0~12_combout\,
	datac => \uut|alu1|result[1]~191_combout\,
	datad => \uut|alu1|result[1]~190_combout\,
	combout => \uut|alu1|result[1]~192_combout\);

-- Location: LCCOMB_X69_Y35_N20
\uut|alu1|result[1]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|alu1|result[1]~195_combout\ = (\uut|alu1|result[3]~70_combout\) # ((\uut|alu1|result[1]~194_combout\) # ((\uut|alu1|result[1]~193_combout\) # (\uut|alu1|result[1]~192_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|alu1|result[3]~70_combout\,
	datab => \uut|alu1|result[1]~194_combout\,
	datac => \uut|alu1|result[1]~193_combout\,
	datad => \uut|alu1|result[1]~192_combout\,
	combout => \uut|alu1|result[1]~195_combout\);

-- Location: FF_X69_Y35_N21
\uut|Pipe_alu_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|alu1|result[1]~195_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_alu_out\(1));

-- Location: LCCOMB_X70_Y32_N12
\uut|Pipe_mul_out[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|Pipe_mul_out[1]~feeder_combout\ = \uut|mult|Mult0|auto_generated|w569w\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uut|mult|Mult0|auto_generated|w569w\(1),
	combout => \uut|Pipe_mul_out[1]~feeder_combout\);

-- Location: FF_X70_Y32_N13
\uut|Pipe_mul_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \uut|Pipe_mul_out[1]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|Pipe_mul_out\(1));

-- Location: LCCOMB_X69_Y32_N22
\uut|rf_in1[1]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[1]~35_combout\ = (\uut|Pipe_alu_out\(1) & (((\uut|Pipe_mul_out\(1) & \uut|rf_in1[0]~2_combout\)) # (!\uut|Pipe_wb_sel.wb_alu~q\))) # (!\uut|Pipe_alu_out\(1) & (((\uut|Pipe_mul_out\(1) & \uut|rf_in1[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|Pipe_alu_out\(1),
	datab => \uut|Pipe_wb_sel.wb_alu~q\,
	datac => \uut|Pipe_mul_out\(1),
	datad => \uut|rf_in1[0]~2_combout\,
	combout => \uut|rf_in1[1]~35_combout\);

-- Location: LCCOMB_X61_Y31_N14
\uut|rf_in1[1]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|rf_in1[1]~36_combout\ = (\uut|rf_in1[1]~35_combout\) # ((\uut|rf_in1[0]~5_combout\ & ((\bus1|c2_rdatabus[1]~158_combout\) # (\bus1|c2_rdatabus[1]~167_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_rdatabus[1]~158_combout\,
	datab => \uut|rf_in1[1]~35_combout\,
	datac => \uut|rf_in1[0]~5_combout\,
	datad => \bus1|c2_rdatabus[1]~167_combout\,
	combout => \uut|rf_in1[1]~36_combout\);

-- Location: FF_X63_Y31_N15
\uut|register_file|reg_out[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \uut|rf_in1[1]~36_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \uut|register_file|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uut|register_file|reg_out[11][1]~q\);

-- Location: LCCOMB_X63_Y30_N0
\uut|register_file|Mux30~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux30~2_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|instr_decode|rs1[0]~3_combout\) # ((\uut|register_file|reg_out[10][1]~q\)))) # (!\uut|instr_decode|rs1[1]~2_combout\ & (!\uut|instr_decode|rs1[0]~3_combout\ & 
-- (\uut|register_file|reg_out[8][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[1]~2_combout\,
	datab => \uut|instr_decode|rs1[0]~3_combout\,
	datac => \uut|register_file|reg_out[8][1]~q\,
	datad => \uut|register_file|reg_out[10][1]~q\,
	combout => \uut|register_file|Mux30~2_combout\);

-- Location: LCCOMB_X63_Y30_N18
\uut|register_file|Mux30~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux30~3_combout\ = (\uut|register_file|Mux30~2_combout\ & ((\uut|register_file|reg_out[11][1]~q\) # ((!\uut|instr_decode|rs1[0]~3_combout\)))) # (!\uut|register_file|Mux30~2_combout\ & (((\uut|register_file|reg_out[9][1]~q\ & 
-- \uut|instr_decode|rs1[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[11][1]~q\,
	datab => \uut|register_file|Mux30~2_combout\,
	datac => \uut|register_file|reg_out[9][1]~q\,
	datad => \uut|instr_decode|rs1[0]~3_combout\,
	combout => \uut|register_file|Mux30~3_combout\);

-- Location: LCCOMB_X60_Y29_N28
\uut|register_file|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux30~0_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|reg_out[13][1]~q\) # ((\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|register_file|reg_out[12][1]~q\ & 
-- !\uut|instr_decode|rs1[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[13][1]~q\,
	datab => \uut|instr_decode|rs1[0]~3_combout\,
	datac => \uut|register_file|reg_out[12][1]~q\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux30~0_combout\);

-- Location: LCCOMB_X61_Y31_N10
\uut|register_file|Mux30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux30~1_combout\ = (\uut|register_file|Mux30~0_combout\ & ((\uut|register_file|reg_out[15][1]~q\) # ((!\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|register_file|Mux30~0_combout\ & (((\uut|register_file|reg_out[14][1]~q\ & 
-- \uut|instr_decode|rs1[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[15][1]~q\,
	datab => \uut|register_file|reg_out[14][1]~q\,
	datac => \uut|register_file|Mux30~0_combout\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux30~1_combout\);

-- Location: LCCOMB_X63_Y30_N30
\uut|register_file|Mux30~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux30~4_combout\ = (\uut|instr_decode|rs1[2]~4_combout\ & ((\uut|register_file|Mux30~1_combout\))) # (!\uut|instr_decode|rs1[2]~4_combout\ & (\uut|register_file|Mux30~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uut|register_file|Mux30~3_combout\,
	datac => \uut|instr_decode|rs1[2]~4_combout\,
	datad => \uut|register_file|Mux30~1_combout\,
	combout => \uut|register_file|Mux30~4_combout\);

-- Location: LCCOMB_X65_Y26_N18
\uut|register_file|Mux30~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux30~5_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|instr_decode|rs1[0]~3_combout\)))) # (!\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|instr_decode|rs1[0]~3_combout\ & (\uut|register_file|reg_out[5][1]~q\)) # 
-- (!\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|reg_out[4][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[1]~2_combout\,
	datab => \uut|register_file|reg_out[5][1]~q\,
	datac => \uut|register_file|reg_out[4][1]~q\,
	datad => \uut|instr_decode|rs1[0]~3_combout\,
	combout => \uut|register_file|Mux30~5_combout\);

-- Location: LCCOMB_X65_Y26_N20
\uut|register_file|Mux30~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux30~6_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|Mux30~5_combout\ & (\uut|register_file|reg_out[7][1]~q\)) # (!\uut|register_file|Mux30~5_combout\ & ((\uut|register_file|reg_out[6][1]~q\))))) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|register_file|Mux30~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[1]~2_combout\,
	datab => \uut|register_file|reg_out[7][1]~q\,
	datac => \uut|register_file|reg_out[6][1]~q\,
	datad => \uut|register_file|Mux30~5_combout\,
	combout => \uut|register_file|Mux30~6_combout\);

-- Location: LCCOMB_X62_Y26_N22
\uut|register_file|Mux30~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux30~7_combout\ = (\uut|register_file|Mux29~4_combout\ & ((\uut|register_file|Mux29~5_combout\ & ((\uut|register_file|Mux30~6_combout\))) # (!\uut|register_file|Mux29~5_combout\ & (\uut|register_file|reg_out[1][1]~q\)))) # 
-- (!\uut|register_file|Mux29~4_combout\ & (\uut|register_file|Mux29~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux29~4_combout\,
	datab => \uut|register_file|Mux29~5_combout\,
	datac => \uut|register_file|reg_out[1][1]~q\,
	datad => \uut|register_file|Mux30~6_combout\,
	combout => \uut|register_file|Mux30~7_combout\);

-- Location: LCCOMB_X62_Y29_N20
\uut|register_file|Mux30~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux30~8_combout\ = (\uut|register_file|Mux29~16_combout\ & ((\uut|register_file|Mux30~7_combout\ & (\uut|register_file|reg_out[3][1]~q\)) # (!\uut|register_file|Mux30~7_combout\ & ((\uut|register_file|reg_out[2][1]~q\))))) # 
-- (!\uut|register_file|Mux29~16_combout\ & (((\uut|register_file|Mux30~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux29~16_combout\,
	datab => \uut|register_file|reg_out[3][1]~q\,
	datac => \uut|register_file|reg_out[2][1]~q\,
	datad => \uut|register_file|Mux30~7_combout\,
	combout => \uut|register_file|Mux30~8_combout\);

-- Location: LCCOMB_X63_Y30_N12
\uut|register_file|Mux30~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux30~9_combout\ = (\uut|instr_decode|rs1[3]~1_combout\ & (\uut|register_file|Mux30~4_combout\)) # (!\uut|instr_decode|rs1[3]~1_combout\ & ((\uut|register_file|Mux30~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[3]~1_combout\,
	datac => \uut|register_file|Mux30~4_combout\,
	datad => \uut|register_file|Mux30~8_combout\,
	combout => \uut|register_file|Mux30~9_combout\);

-- Location: LCCOMB_X60_Y35_N22
\uut|pc_calculation|Add0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Add0~15_combout\ = (\uut|instr_decode|Equal17~1_combout\ & (\uut|register_file|Mux30~9_combout\)) # (!\uut|instr_decode|Equal17~1_combout\ & ((\uut|pc_calculation|Add0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux30~9_combout\,
	datab => \uut|instr_decode|Equal17~1_combout\,
	datad => \uut|pc_calculation|Add0~13_combout\,
	combout => \uut|pc_calculation|Add0~15_combout\);

-- Location: M9K_X64_Y34_N0
\IRAM|auto_generated|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000140000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/hgarg/Downloads/ass4_evgeny/imemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "altsyncram:IRAM|altsyncram_84v3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \IRAM|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \IRAM|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \IRAM|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: LCCOMB_X65_Y29_N6
\uut|instr_decode|rs1[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|rs1[3]~1_combout\ = (\uut|instr_decode|rs1[3]~0_combout\ & (\IRAM|auto_generated|q_a\(19))) # (!\uut|instr_decode|rs1[3]~0_combout\ & ((\IRAM|auto_generated|q_a\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(19),
	datab => \IRAM|auto_generated|q_a\(23),
	datad => \uut|instr_decode|rs1[3]~0_combout\,
	combout => \uut|instr_decode|rs1[3]~1_combout\);

-- Location: LCCOMB_X63_Y26_N2
\uut|register_file|Mux31~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux31~2_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|instr_decode|rs1[1]~2_combout\ & (\uut|register_file|reg_out[10][0]~q\)) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|reg_out[8][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[10][0]~q\,
	datab => \uut|register_file|reg_out[8][0]~q\,
	datac => \uut|instr_decode|rs1[0]~3_combout\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux31~2_combout\);

-- Location: LCCOMB_X63_Y26_N16
\uut|register_file|Mux31~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux31~3_combout\ = (\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|Mux31~2_combout\ & (\uut|register_file|reg_out[11][0]~q\)) # (!\uut|register_file|Mux31~2_combout\ & ((\uut|register_file|reg_out[9][0]~q\))))) # 
-- (!\uut|instr_decode|rs1[0]~3_combout\ & (((\uut|register_file|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[11][0]~q\,
	datab => \uut|register_file|reg_out[9][0]~q\,
	datac => \uut|instr_decode|rs1[0]~3_combout\,
	datad => \uut|register_file|Mux31~2_combout\,
	combout => \uut|register_file|Mux31~3_combout\);

-- Location: LCCOMB_X68_Y29_N26
\uut|register_file|Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux31~0_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|instr_decode|rs1[0]~3_combout\)))) # (!\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|instr_decode|rs1[0]~3_combout\ & (\uut|register_file|reg_out[13][0]~q\)) # 
-- (!\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|reg_out[12][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[1]~2_combout\,
	datab => \uut|register_file|reg_out[13][0]~q\,
	datac => \uut|register_file|reg_out[12][0]~q\,
	datad => \uut|instr_decode|rs1[0]~3_combout\,
	combout => \uut|register_file|Mux31~0_combout\);

-- Location: LCCOMB_X67_Y29_N10
\uut|register_file|Mux31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux31~1_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|register_file|Mux31~0_combout\ & ((\uut|register_file|reg_out[15][0]~q\))) # (!\uut|register_file|Mux31~0_combout\ & (\uut|register_file|reg_out[14][0]~q\)))) # 
-- (!\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|register_file|Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[1]~2_combout\,
	datab => \uut|register_file|reg_out[14][0]~q\,
	datac => \uut|register_file|reg_out[15][0]~q\,
	datad => \uut|register_file|Mux31~0_combout\,
	combout => \uut|register_file|Mux31~1_combout\);

-- Location: LCCOMB_X63_Y30_N14
\uut|register_file|Mux31~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux31~4_combout\ = (\uut|instr_decode|rs1[2]~4_combout\ & ((\uut|register_file|Mux31~1_combout\))) # (!\uut|instr_decode|rs1[2]~4_combout\ & (\uut|register_file|Mux31~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux31~3_combout\,
	datac => \uut|instr_decode|rs1[2]~4_combout\,
	datad => \uut|register_file|Mux31~1_combout\,
	combout => \uut|register_file|Mux31~4_combout\);

-- Location: LCCOMB_X65_Y26_N22
\uut|register_file|Mux31~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux31~5_combout\ = (\uut|instr_decode|rs1[1]~2_combout\ & (((\uut|instr_decode|rs1[0]~3_combout\)))) # (!\uut|instr_decode|rs1[1]~2_combout\ & ((\uut|instr_decode|rs1[0]~3_combout\ & (\uut|register_file|reg_out[5][0]~q\)) # 
-- (!\uut|instr_decode|rs1[0]~3_combout\ & ((\uut|register_file|reg_out[4][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[1]~2_combout\,
	datab => \uut|register_file|reg_out[5][0]~q\,
	datac => \uut|register_file|reg_out[4][0]~q\,
	datad => \uut|instr_decode|rs1[0]~3_combout\,
	combout => \uut|register_file|Mux31~5_combout\);

-- Location: LCCOMB_X65_Y26_N8
\uut|register_file|Mux31~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux31~6_combout\ = (\uut|register_file|Mux31~5_combout\ & ((\uut|register_file|reg_out[7][0]~q\) # ((!\uut|instr_decode|rs1[1]~2_combout\)))) # (!\uut|register_file|Mux31~5_combout\ & (((\uut|register_file|reg_out[6][0]~q\ & 
-- \uut|instr_decode|rs1[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux31~5_combout\,
	datab => \uut|register_file|reg_out[7][0]~q\,
	datac => \uut|register_file|reg_out[6][0]~q\,
	datad => \uut|instr_decode|rs1[1]~2_combout\,
	combout => \uut|register_file|Mux31~6_combout\);

-- Location: LCCOMB_X62_Y26_N2
\uut|register_file|Mux31~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux31~7_combout\ = (\uut|register_file|Mux29~4_combout\ & ((\uut|register_file|Mux29~5_combout\ & ((\uut|register_file|Mux31~6_combout\))) # (!\uut|register_file|Mux29~5_combout\ & (\uut|register_file|reg_out[1][0]~q\)))) # 
-- (!\uut|register_file|Mux29~4_combout\ & (\uut|register_file|Mux29~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux29~4_combout\,
	datab => \uut|register_file|Mux29~5_combout\,
	datac => \uut|register_file|reg_out[1][0]~q\,
	datad => \uut|register_file|Mux31~6_combout\,
	combout => \uut|register_file|Mux31~7_combout\);

-- Location: LCCOMB_X63_Y26_N22
\uut|register_file|Mux31~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux31~8_combout\ = (\uut|register_file|Mux29~16_combout\ & ((\uut|register_file|Mux31~7_combout\ & (\uut|register_file|reg_out[3][0]~q\)) # (!\uut|register_file|Mux31~7_combout\ & ((\uut|register_file|reg_out[2][0]~q\))))) # 
-- (!\uut|register_file|Mux29~16_combout\ & (((\uut|register_file|Mux31~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|reg_out[3][0]~q\,
	datab => \uut|register_file|Mux29~16_combout\,
	datac => \uut|register_file|reg_out[2][0]~q\,
	datad => \uut|register_file|Mux31~7_combout\,
	combout => \uut|register_file|Mux31~8_combout\);

-- Location: LCCOMB_X63_Y30_N16
\uut|register_file|Mux31~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|register_file|Mux31~9_combout\ = (\uut|instr_decode|rs1[3]~1_combout\ & (\uut|register_file|Mux31~4_combout\)) # (!\uut|instr_decode|rs1[3]~1_combout\ & ((\uut|register_file|Mux31~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|rs1[3]~1_combout\,
	datab => \uut|register_file|Mux31~4_combout\,
	datad => \uut|register_file|Mux31~8_combout\,
	combout => \uut|register_file|Mux31~9_combout\);

-- Location: LCCOMB_X60_Y35_N6
\uut|pc_calculation|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|pc_calculation|Add0~11_combout\ = (\uut|instr_decode|Equal17~1_combout\ & (\uut|register_file|Mux31~9_combout\)) # (!\uut|instr_decode|Equal17~1_combout\ & ((\uut|pc_calculation|Add0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|register_file|Mux31~9_combout\,
	datab => \uut|instr_decode|Equal17~1_combout\,
	datad => \uut|pc_calculation|Add0~9_combout\,
	combout => \uut|pc_calculation|Add0~11_combout\);

-- Location: M9K_X64_Y32_N0
\IRAM|auto_generated|ram_block1a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/Users/hgarg/Downloads/ass4_evgeny/imemory.mif",
	init_file_layout => "port_a",
	logical_ram_name => "altsyncram:IRAM|altsyncram_84v3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \IRAM|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \IRAM|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \IRAM|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: LCCOMB_X65_Y31_N12
\uut|instr_decode|Equal15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|Equal15~0_combout\ = (!\IRAM|auto_generated|q_a\(30) & (!\IRAM|auto_generated|q_a\(31) & (!\IRAM|auto_generated|q_a\(26) & !\IRAM|auto_generated|q_a\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IRAM|auto_generated|q_a\(30),
	datab => \IRAM|auto_generated|q_a\(31),
	datac => \IRAM|auto_generated|q_a\(26),
	datad => \IRAM|auto_generated|q_a\(27),
	combout => \uut|instr_decode|Equal15~0_combout\);

-- Location: LCCOMB_X60_Y31_N14
\uut|instr_decode|Equal15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uut|instr_decode|Equal15~1_combout\ = (\uut|instr_decode|Equal15~0_combout\ & (\IRAM|auto_generated|q_a\(29) & (!\IRAM|auto_generated|q_a\(28) & \uut|instr_decode|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|Equal15~0_combout\,
	datab => \IRAM|auto_generated|q_a\(29),
	datac => \IRAM|auto_generated|q_a\(28),
	datad => \uut|instr_decode|Equal1~0_combout\,
	combout => \uut|instr_decode|Equal15~1_combout\);

-- Location: LCCOMB_X58_Y31_N4
\bus1|M2_RDATABUS[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|M2_RDATABUS[0]~1_combout\ = (\bus1|M2_RDATABUS[3]~0_combout\ & ((\bus1|c2_rdatabus[0]~2_combout\) # (\bus1|c2_rdatabus[0]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|M2_RDATABUS[3]~0_combout\,
	datab => \bus1|c2_rdatabus[0]~2_combout\,
	datad => \bus1|c2_rdatabus[0]~17_combout\,
	combout => \bus1|M2_RDATABUS[0]~1_combout\);

-- Location: FF_X58_Y31_N5
\my_dma|data_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus1|M2_RDATABUS[0]~1_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|DMA_RFile~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|data_reg\(0));

-- Location: LCCOMB_X59_Y29_N12
\bus1|c1_wdatabus[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_wdatabus[0]~1_combout\ = (\uut|instr_decode|Equal15~1_combout\ & ((\uut|register_file|Mux63~9_combout\) # ((\bus1|c1_wdatabus[31]~0_combout\ & \my_dma|data_reg\(0))))) # (!\uut|instr_decode|Equal15~1_combout\ & (\bus1|c1_wdatabus[31]~0_combout\ & 
-- ((\my_dma|data_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uut|instr_decode|Equal15~1_combout\,
	datab => \bus1|c1_wdatabus[31]~0_combout\,
	datac => \uut|register_file|Mux63~9_combout\,
	datad => \my_dma|data_reg\(0),
	combout => \bus1|c1_wdatabus[0]~1_combout\);

-- Location: LCCOMB_X56_Y29_N8
\bus1|S4_WDATABUS[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|S4_WDATABUS[0]~0_combout\ = (\bus1|c1_op.master.default~0_combout\ & (\bus1|c1_wdatabus[0]~1_combout\ & \bus1|c1_op~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c1_op.master.default~0_combout\,
	datac => \bus1|c1_wdatabus[0]~1_combout\,
	datad => \bus1|c1_op~9_combout\,
	combout => \bus1|S4_WDATABUS[0]~0_combout\);

-- Location: LCCOMB_X58_Y27_N0
\my_dma|count_reg[31]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|count_reg[31]~34_combout\ = (\my_dma|DMA_State.dma_waddr~q\ & ((\my_dma|Equal1~10_combout\) # (!\bus1|M2_NREADY~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|Equal1~10_combout\,
	datac => \bus1|M2_NREADY~0_combout\,
	datad => \my_dma|DMA_State.dma_waddr~q\,
	combout => \my_dma|count_reg[31]~34_combout\);

-- Location: LCCOMB_X58_Y27_N24
\my_dma|wstep_reg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|wstep_reg[0]~0_combout\ = (\bus1|S4_MW~combout\ & (!\my_dma|DMA_State.dma_idle~q\ & \bus1|S4_ADDRBUS[3]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|S4_MW~combout\,
	datac => \my_dma|DMA_State.dma_idle~q\,
	datad => \bus1|S4_ADDRBUS[3]~5_combout\,
	combout => \my_dma|wstep_reg[0]~0_combout\);

-- Location: LCCOMB_X58_Y27_N26
\my_dma|count_reg[31]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|count_reg[31]~35_combout\ = (((\bus1|S4_ADDRBUS[0]~7_combout\) # (!\bus1|S4_ADDRBUS[2]~4_combout\)) # (!\my_dma|wstep_reg[0]~0_combout\)) # (!\bus1|S4_ADDRBUS[1]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|S4_ADDRBUS[1]~6_combout\,
	datab => \my_dma|wstep_reg[0]~0_combout\,
	datac => \bus1|S4_ADDRBUS[2]~4_combout\,
	datad => \bus1|S4_ADDRBUS[0]~7_combout\,
	combout => \my_dma|count_reg[31]~35_combout\);

-- Location: LCCOMB_X58_Y27_N16
\my_dma|count_reg[31]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|count_reg[31]~36_combout\ = (!\my_dma|count_reg[31]~34_combout\ & (!\my_dma|DMA_RFile~0_combout\ & ((\my_dma|DMA_State.dma_waddr~q\) # (!\my_dma|count_reg[31]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|DMA_State.dma_waddr~q\,
	datab => \my_dma|count_reg[31]~34_combout\,
	datac => \my_dma|count_reg[31]~35_combout\,
	datad => \my_dma|DMA_RFile~0_combout\,
	combout => \my_dma|count_reg[31]~36_combout\);

-- Location: FF_X57_Y28_N1
\my_dma|count_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|count_reg[0]~32_combout\,
	asdata => \bus1|S4_WDATABUS[0]~0_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|count_reg[31]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|count_reg\(0));

-- Location: LCCOMB_X57_Y28_N2
\my_dma|count_reg[1]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|count_reg[1]~37_combout\ = (\my_dma|count_reg\(1) & (\my_dma|count_reg[0]~33\ & VCC)) # (!\my_dma|count_reg\(1) & (!\my_dma|count_reg[0]~33\))
-- \my_dma|count_reg[1]~38\ = CARRY((!\my_dma|count_reg\(1) & !\my_dma|count_reg[0]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \my_dma|count_reg\(1),
	datad => VCC,
	cin => \my_dma|count_reg[0]~33\,
	combout => \my_dma|count_reg[1]~37_combout\,
	cout => \my_dma|count_reg[1]~38\);

-- Location: FF_X57_Y28_N3
\my_dma|count_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|count_reg[1]~37_combout\,
	asdata => \bus1|S4_WDATABUS[1]~1_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|count_reg[31]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|count_reg\(1));

-- Location: LCCOMB_X57_Y28_N4
\my_dma|count_reg[2]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|count_reg[2]~39_combout\ = (\my_dma|count_reg\(2) & ((GND) # (!\my_dma|count_reg[1]~38\))) # (!\my_dma|count_reg\(2) & (\my_dma|count_reg[1]~38\ $ (GND)))
-- \my_dma|count_reg[2]~40\ = CARRY((\my_dma|count_reg\(2)) # (!\my_dma|count_reg[1]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \my_dma|count_reg\(2),
	datad => VCC,
	cin => \my_dma|count_reg[1]~38\,
	combout => \my_dma|count_reg[2]~39_combout\,
	cout => \my_dma|count_reg[2]~40\);

-- Location: FF_X57_Y28_N5
\my_dma|count_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|count_reg[2]~39_combout\,
	asdata => \bus1|S4_WDATABUS[2]~2_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|count_reg[31]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|count_reg\(2));

-- Location: LCCOMB_X57_Y28_N6
\my_dma|count_reg[3]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|count_reg[3]~41_combout\ = (\my_dma|count_reg\(3) & (\my_dma|count_reg[2]~40\ & VCC)) # (!\my_dma|count_reg\(3) & (!\my_dma|count_reg[2]~40\))
-- \my_dma|count_reg[3]~42\ = CARRY((!\my_dma|count_reg\(3) & !\my_dma|count_reg[2]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|count_reg\(3),
	datad => VCC,
	cin => \my_dma|count_reg[2]~40\,
	combout => \my_dma|count_reg[3]~41_combout\,
	cout => \my_dma|count_reg[3]~42\);

-- Location: FF_X57_Y28_N7
\my_dma|count_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|count_reg[3]~41_combout\,
	asdata => \bus1|S4_WDATABUS[3]~3_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|count_reg[31]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|count_reg\(3));

-- Location: LCCOMB_X57_Y28_N8
\my_dma|count_reg[4]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|count_reg[4]~43_combout\ = (\my_dma|count_reg\(4) & ((GND) # (!\my_dma|count_reg[3]~42\))) # (!\my_dma|count_reg\(4) & (\my_dma|count_reg[3]~42\ $ (GND)))
-- \my_dma|count_reg[4]~44\ = CARRY((\my_dma|count_reg\(4)) # (!\my_dma|count_reg[3]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \my_dma|count_reg\(4),
	datad => VCC,
	cin => \my_dma|count_reg[3]~42\,
	combout => \my_dma|count_reg[4]~43_combout\,
	cout => \my_dma|count_reg[4]~44\);

-- Location: FF_X57_Y28_N9
\my_dma|count_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|count_reg[4]~43_combout\,
	asdata => \bus1|S4_WDATABUS[4]~4_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|count_reg[31]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|count_reg\(4));

-- Location: LCCOMB_X57_Y28_N10
\my_dma|count_reg[5]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|count_reg[5]~45_combout\ = (\my_dma|count_reg\(5) & (\my_dma|count_reg[4]~44\ & VCC)) # (!\my_dma|count_reg\(5) & (!\my_dma|count_reg[4]~44\))
-- \my_dma|count_reg[5]~46\ = CARRY((!\my_dma|count_reg\(5) & !\my_dma|count_reg[4]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|count_reg\(5),
	datad => VCC,
	cin => \my_dma|count_reg[4]~44\,
	combout => \my_dma|count_reg[5]~45_combout\,
	cout => \my_dma|count_reg[5]~46\);

-- Location: FF_X57_Y28_N11
\my_dma|count_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|count_reg[5]~45_combout\,
	asdata => \bus1|S4_WDATABUS[5]~5_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|count_reg[31]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|count_reg\(5));

-- Location: LCCOMB_X57_Y28_N12
\my_dma|count_reg[6]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|count_reg[6]~47_combout\ = (\my_dma|count_reg\(6) & ((GND) # (!\my_dma|count_reg[5]~46\))) # (!\my_dma|count_reg\(6) & (\my_dma|count_reg[5]~46\ $ (GND)))
-- \my_dma|count_reg[6]~48\ = CARRY((\my_dma|count_reg\(6)) # (!\my_dma|count_reg[5]~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|count_reg\(6),
	datad => VCC,
	cin => \my_dma|count_reg[5]~46\,
	combout => \my_dma|count_reg[6]~47_combout\,
	cout => \my_dma|count_reg[6]~48\);

-- Location: FF_X57_Y28_N13
\my_dma|count_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|count_reg[6]~47_combout\,
	asdata => \bus1|S4_WDATABUS[6]~6_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|count_reg[31]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|count_reg\(6));

-- Location: LCCOMB_X57_Y28_N14
\my_dma|count_reg[7]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|count_reg[7]~49_combout\ = (\my_dma|count_reg\(7) & (\my_dma|count_reg[6]~48\ & VCC)) # (!\my_dma|count_reg\(7) & (!\my_dma|count_reg[6]~48\))
-- \my_dma|count_reg[7]~50\ = CARRY((!\my_dma|count_reg\(7) & !\my_dma|count_reg[6]~48\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \my_dma|count_reg\(7),
	datad => VCC,
	cin => \my_dma|count_reg[6]~48\,
	combout => \my_dma|count_reg[7]~49_combout\,
	cout => \my_dma|count_reg[7]~50\);

-- Location: FF_X57_Y28_N15
\my_dma|count_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|count_reg[7]~49_combout\,
	asdata => \bus1|S4_WDATABUS[7]~7_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|count_reg[31]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|count_reg\(7));

-- Location: LCCOMB_X57_Y28_N16
\my_dma|count_reg[8]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|count_reg[8]~51_combout\ = (\my_dma|count_reg\(8) & ((GND) # (!\my_dma|count_reg[7]~50\))) # (!\my_dma|count_reg\(8) & (\my_dma|count_reg[7]~50\ $ (GND)))
-- \my_dma|count_reg[8]~52\ = CARRY((\my_dma|count_reg\(8)) # (!\my_dma|count_reg[7]~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \my_dma|count_reg\(8),
	datad => VCC,
	cin => \my_dma|count_reg[7]~50\,
	combout => \my_dma|count_reg[8]~51_combout\,
	cout => \my_dma|count_reg[8]~52\);

-- Location: FF_X57_Y28_N17
\my_dma|count_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|count_reg[8]~51_combout\,
	asdata => \bus1|S4_WDATABUS[8]~8_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|count_reg[31]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|count_reg\(8));

-- Location: LCCOMB_X57_Y28_N18
\my_dma|count_reg[9]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|count_reg[9]~53_combout\ = (\my_dma|count_reg\(9) & (\my_dma|count_reg[8]~52\ & VCC)) # (!\my_dma|count_reg\(9) & (!\my_dma|count_reg[8]~52\))
-- \my_dma|count_reg[9]~54\ = CARRY((!\my_dma|count_reg\(9) & !\my_dma|count_reg[8]~52\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \my_dma|count_reg\(9),
	datad => VCC,
	cin => \my_dma|count_reg[8]~52\,
	combout => \my_dma|count_reg[9]~53_combout\,
	cout => \my_dma|count_reg[9]~54\);

-- Location: FF_X57_Y28_N19
\my_dma|count_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|count_reg[9]~53_combout\,
	asdata => \bus1|S4_WDATABUS[9]~9_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|count_reg[31]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|count_reg\(9));

-- Location: LCCOMB_X57_Y28_N20
\my_dma|count_reg[10]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|count_reg[10]~55_combout\ = (\my_dma|count_reg\(10) & ((GND) # (!\my_dma|count_reg[9]~54\))) # (!\my_dma|count_reg\(10) & (\my_dma|count_reg[9]~54\ $ (GND)))
-- \my_dma|count_reg[10]~56\ = CARRY((\my_dma|count_reg\(10)) # (!\my_dma|count_reg[9]~54\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \my_dma|count_reg\(10),
	datad => VCC,
	cin => \my_dma|count_reg[9]~54\,
	combout => \my_dma|count_reg[10]~55_combout\,
	cout => \my_dma|count_reg[10]~56\);

-- Location: FF_X57_Y28_N21
\my_dma|count_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|count_reg[10]~55_combout\,
	asdata => \bus1|S4_WDATABUS[10]~10_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|count_reg[31]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|count_reg\(10));

-- Location: LCCOMB_X57_Y28_N22
\my_dma|count_reg[11]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|count_reg[11]~57_combout\ = (\my_dma|count_reg\(11) & (\my_dma|count_reg[10]~56\ & VCC)) # (!\my_dma|count_reg\(11) & (!\my_dma|count_reg[10]~56\))
-- \my_dma|count_reg[11]~58\ = CARRY((!\my_dma|count_reg\(11) & !\my_dma|count_reg[10]~56\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|count_reg\(11),
	datad => VCC,
	cin => \my_dma|count_reg[10]~56\,
	combout => \my_dma|count_reg[11]~57_combout\,
	cout => \my_dma|count_reg[11]~58\);

-- Location: FF_X57_Y28_N23
\my_dma|count_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|count_reg[11]~57_combout\,
	asdata => \bus1|S4_WDATABUS[11]~11_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|count_reg[31]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|count_reg\(11));

-- Location: LCCOMB_X57_Y28_N24
\my_dma|count_reg[12]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|count_reg[12]~59_combout\ = (\my_dma|count_reg\(12) & ((GND) # (!\my_dma|count_reg[11]~58\))) # (!\my_dma|count_reg\(12) & (\my_dma|count_reg[11]~58\ $ (GND)))
-- \my_dma|count_reg[12]~60\ = CARRY((\my_dma|count_reg\(12)) # (!\my_dma|count_reg[11]~58\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \my_dma|count_reg\(12),
	datad => VCC,
	cin => \my_dma|count_reg[11]~58\,
	combout => \my_dma|count_reg[12]~59_combout\,
	cout => \my_dma|count_reg[12]~60\);

-- Location: FF_X57_Y28_N25
\my_dma|count_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|count_reg[12]~59_combout\,
	asdata => \bus1|S4_WDATABUS[12]~12_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|count_reg[31]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|count_reg\(12));

-- Location: LCCOMB_X57_Y28_N26
\my_dma|count_reg[13]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|count_reg[13]~61_combout\ = (\my_dma|count_reg\(13) & (\my_dma|count_reg[12]~60\ & VCC)) # (!\my_dma|count_reg\(13) & (!\my_dma|count_reg[12]~60\))
-- \my_dma|count_reg[13]~62\ = CARRY((!\my_dma|count_reg\(13) & !\my_dma|count_reg[12]~60\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|count_reg\(13),
	datad => VCC,
	cin => \my_dma|count_reg[12]~60\,
	combout => \my_dma|count_reg[13]~61_combout\,
	cout => \my_dma|count_reg[13]~62\);

-- Location: FF_X57_Y28_N27
\my_dma|count_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|count_reg[13]~61_combout\,
	asdata => \bus1|S4_WDATABUS[13]~13_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|count_reg[31]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|count_reg\(13));

-- Location: LCCOMB_X57_Y28_N28
\my_dma|count_reg[14]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|count_reg[14]~63_combout\ = (\my_dma|count_reg\(14) & ((GND) # (!\my_dma|count_reg[13]~62\))) # (!\my_dma|count_reg\(14) & (\my_dma|count_reg[13]~62\ $ (GND)))
-- \my_dma|count_reg[14]~64\ = CARRY((\my_dma|count_reg\(14)) # (!\my_dma|count_reg[13]~62\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \my_dma|count_reg\(14),
	datad => VCC,
	cin => \my_dma|count_reg[13]~62\,
	combout => \my_dma|count_reg[14]~63_combout\,
	cout => \my_dma|count_reg[14]~64\);

-- Location: FF_X57_Y28_N29
\my_dma|count_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|count_reg[14]~63_combout\,
	asdata => \bus1|S4_WDATABUS[14]~14_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|count_reg[31]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|count_reg\(14));

-- Location: LCCOMB_X57_Y28_N30
\my_dma|count_reg[15]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|count_reg[15]~65_combout\ = (\my_dma|count_reg\(15) & (\my_dma|count_reg[14]~64\ & VCC)) # (!\my_dma|count_reg\(15) & (!\my_dma|count_reg[14]~64\))
-- \my_dma|count_reg[15]~66\ = CARRY((!\my_dma|count_reg\(15) & !\my_dma|count_reg[14]~64\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|count_reg\(15),
	datad => VCC,
	cin => \my_dma|count_reg[14]~64\,
	combout => \my_dma|count_reg[15]~65_combout\,
	cout => \my_dma|count_reg[15]~66\);

-- Location: FF_X57_Y28_N31
\my_dma|count_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|count_reg[15]~65_combout\,
	asdata => \bus1|S4_WDATABUS[15]~15_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|count_reg[31]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|count_reg\(15));

-- Location: LCCOMB_X57_Y27_N0
\my_dma|count_reg[16]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|count_reg[16]~67_combout\ = (\my_dma|count_reg\(16) & ((GND) # (!\my_dma|count_reg[15]~66\))) # (!\my_dma|count_reg\(16) & (\my_dma|count_reg[15]~66\ $ (GND)))
-- \my_dma|count_reg[16]~68\ = CARRY((\my_dma|count_reg\(16)) # (!\my_dma|count_reg[15]~66\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \my_dma|count_reg\(16),
	datad => VCC,
	cin => \my_dma|count_reg[15]~66\,
	combout => \my_dma|count_reg[16]~67_combout\,
	cout => \my_dma|count_reg[16]~68\);

-- Location: FF_X57_Y27_N1
\my_dma|count_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|count_reg[16]~67_combout\,
	asdata => \bus1|S4_WDATABUS[16]~16_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|count_reg[31]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|count_reg\(16));

-- Location: LCCOMB_X57_Y27_N2
\my_dma|count_reg[17]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|count_reg[17]~69_combout\ = (\my_dma|count_reg\(17) & (\my_dma|count_reg[16]~68\ & VCC)) # (!\my_dma|count_reg\(17) & (!\my_dma|count_reg[16]~68\))
-- \my_dma|count_reg[17]~70\ = CARRY((!\my_dma|count_reg\(17) & !\my_dma|count_reg[16]~68\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \my_dma|count_reg\(17),
	datad => VCC,
	cin => \my_dma|count_reg[16]~68\,
	combout => \my_dma|count_reg[17]~69_combout\,
	cout => \my_dma|count_reg[17]~70\);

-- Location: FF_X57_Y27_N3
\my_dma|count_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|count_reg[17]~69_combout\,
	asdata => \bus1|S4_WDATABUS[17]~17_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|count_reg[31]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|count_reg\(17));

-- Location: LCCOMB_X57_Y27_N4
\my_dma|count_reg[18]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|count_reg[18]~71_combout\ = (\my_dma|count_reg\(18) & ((GND) # (!\my_dma|count_reg[17]~70\))) # (!\my_dma|count_reg\(18) & (\my_dma|count_reg[17]~70\ $ (GND)))
-- \my_dma|count_reg[18]~72\ = CARRY((\my_dma|count_reg\(18)) # (!\my_dma|count_reg[17]~70\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \my_dma|count_reg\(18),
	datad => VCC,
	cin => \my_dma|count_reg[17]~70\,
	combout => \my_dma|count_reg[18]~71_combout\,
	cout => \my_dma|count_reg[18]~72\);

-- Location: FF_X57_Y27_N5
\my_dma|count_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|count_reg[18]~71_combout\,
	asdata => \bus1|S4_WDATABUS[18]~18_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|count_reg[31]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|count_reg\(18));

-- Location: LCCOMB_X57_Y27_N6
\my_dma|count_reg[19]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|count_reg[19]~73_combout\ = (\my_dma|count_reg\(19) & (\my_dma|count_reg[18]~72\ & VCC)) # (!\my_dma|count_reg\(19) & (!\my_dma|count_reg[18]~72\))
-- \my_dma|count_reg[19]~74\ = CARRY((!\my_dma|count_reg\(19) & !\my_dma|count_reg[18]~72\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|count_reg\(19),
	datad => VCC,
	cin => \my_dma|count_reg[18]~72\,
	combout => \my_dma|count_reg[19]~73_combout\,
	cout => \my_dma|count_reg[19]~74\);

-- Location: FF_X57_Y27_N7
\my_dma|count_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|count_reg[19]~73_combout\,
	asdata => \bus1|S4_WDATABUS[19]~19_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|count_reg[31]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|count_reg\(19));

-- Location: LCCOMB_X57_Y27_N8
\my_dma|count_reg[20]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|count_reg[20]~75_combout\ = (\my_dma|count_reg\(20) & ((GND) # (!\my_dma|count_reg[19]~74\))) # (!\my_dma|count_reg\(20) & (\my_dma|count_reg[19]~74\ $ (GND)))
-- \my_dma|count_reg[20]~76\ = CARRY((\my_dma|count_reg\(20)) # (!\my_dma|count_reg[19]~74\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \my_dma|count_reg\(20),
	datad => VCC,
	cin => \my_dma|count_reg[19]~74\,
	combout => \my_dma|count_reg[20]~75_combout\,
	cout => \my_dma|count_reg[20]~76\);

-- Location: FF_X57_Y27_N9
\my_dma|count_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|count_reg[20]~75_combout\,
	asdata => \bus1|S4_WDATABUS[20]~22_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|count_reg[31]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|count_reg\(20));

-- Location: LCCOMB_X57_Y27_N10
\my_dma|count_reg[21]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|count_reg[21]~77_combout\ = (\my_dma|count_reg\(21) & (\my_dma|count_reg[20]~76\ & VCC)) # (!\my_dma|count_reg\(21) & (!\my_dma|count_reg[20]~76\))
-- \my_dma|count_reg[21]~78\ = CARRY((!\my_dma|count_reg\(21) & !\my_dma|count_reg[20]~76\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|count_reg\(21),
	datad => VCC,
	cin => \my_dma|count_reg[20]~76\,
	combout => \my_dma|count_reg[21]~77_combout\,
	cout => \my_dma|count_reg[21]~78\);

-- Location: FF_X57_Y27_N11
\my_dma|count_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|count_reg[21]~77_combout\,
	asdata => \bus1|S4_WDATABUS[21]~23_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|count_reg[31]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|count_reg\(21));

-- Location: LCCOMB_X57_Y27_N12
\my_dma|count_reg[22]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|count_reg[22]~79_combout\ = (\my_dma|count_reg\(22) & ((GND) # (!\my_dma|count_reg[21]~78\))) # (!\my_dma|count_reg\(22) & (\my_dma|count_reg[21]~78\ $ (GND)))
-- \my_dma|count_reg[22]~80\ = CARRY((\my_dma|count_reg\(22)) # (!\my_dma|count_reg[21]~78\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|count_reg\(22),
	datad => VCC,
	cin => \my_dma|count_reg[21]~78\,
	combout => \my_dma|count_reg[22]~79_combout\,
	cout => \my_dma|count_reg[22]~80\);

-- Location: FF_X57_Y27_N13
\my_dma|count_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|count_reg[22]~79_combout\,
	asdata => \bus1|S4_WDATABUS[22]~20_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|count_reg[31]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|count_reg\(22));

-- Location: LCCOMB_X57_Y27_N14
\my_dma|count_reg[23]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|count_reg[23]~81_combout\ = (\my_dma|count_reg\(23) & (\my_dma|count_reg[22]~80\ & VCC)) # (!\my_dma|count_reg\(23) & (!\my_dma|count_reg[22]~80\))
-- \my_dma|count_reg[23]~82\ = CARRY((!\my_dma|count_reg\(23) & !\my_dma|count_reg[22]~80\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \my_dma|count_reg\(23),
	datad => VCC,
	cin => \my_dma|count_reg[22]~80\,
	combout => \my_dma|count_reg[23]~81_combout\,
	cout => \my_dma|count_reg[23]~82\);

-- Location: FF_X57_Y27_N15
\my_dma|count_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|count_reg[23]~81_combout\,
	asdata => \bus1|S4_WDATABUS[23]~21_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|count_reg[31]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|count_reg\(23));

-- Location: LCCOMB_X57_Y27_N16
\my_dma|count_reg[24]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|count_reg[24]~83_combout\ = (\my_dma|count_reg\(24) & ((GND) # (!\my_dma|count_reg[23]~82\))) # (!\my_dma|count_reg\(24) & (\my_dma|count_reg[23]~82\ $ (GND)))
-- \my_dma|count_reg[24]~84\ = CARRY((\my_dma|count_reg\(24)) # (!\my_dma|count_reg[23]~82\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \my_dma|count_reg\(24),
	datad => VCC,
	cin => \my_dma|count_reg[23]~82\,
	combout => \my_dma|count_reg[24]~83_combout\,
	cout => \my_dma|count_reg[24]~84\);

-- Location: FF_X57_Y27_N17
\my_dma|count_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|count_reg[24]~83_combout\,
	asdata => \bus1|S4_WDATABUS[24]~24_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|count_reg[31]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|count_reg\(24));

-- Location: LCCOMB_X57_Y27_N18
\my_dma|count_reg[25]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|count_reg[25]~85_combout\ = (\my_dma|count_reg\(25) & (\my_dma|count_reg[24]~84\ & VCC)) # (!\my_dma|count_reg\(25) & (!\my_dma|count_reg[24]~84\))
-- \my_dma|count_reg[25]~86\ = CARRY((!\my_dma|count_reg\(25) & !\my_dma|count_reg[24]~84\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \my_dma|count_reg\(25),
	datad => VCC,
	cin => \my_dma|count_reg[24]~84\,
	combout => \my_dma|count_reg[25]~85_combout\,
	cout => \my_dma|count_reg[25]~86\);

-- Location: FF_X57_Y27_N19
\my_dma|count_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|count_reg[25]~85_combout\,
	asdata => \bus1|S4_WDATABUS[25]~25_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|count_reg[31]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|count_reg\(25));

-- Location: LCCOMB_X57_Y27_N20
\my_dma|count_reg[26]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|count_reg[26]~87_combout\ = (\my_dma|count_reg\(26) & ((GND) # (!\my_dma|count_reg[25]~86\))) # (!\my_dma|count_reg\(26) & (\my_dma|count_reg[25]~86\ $ (GND)))
-- \my_dma|count_reg[26]~88\ = CARRY((\my_dma|count_reg\(26)) # (!\my_dma|count_reg[25]~86\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \my_dma|count_reg\(26),
	datad => VCC,
	cin => \my_dma|count_reg[25]~86\,
	combout => \my_dma|count_reg[26]~87_combout\,
	cout => \my_dma|count_reg[26]~88\);

-- Location: FF_X57_Y27_N21
\my_dma|count_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|count_reg[26]~87_combout\,
	asdata => \bus1|S4_WDATABUS[26]~26_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|count_reg[31]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|count_reg\(26));

-- Location: LCCOMB_X57_Y27_N22
\my_dma|count_reg[27]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|count_reg[27]~89_combout\ = (\my_dma|count_reg\(27) & (\my_dma|count_reg[26]~88\ & VCC)) # (!\my_dma|count_reg\(27) & (!\my_dma|count_reg[26]~88\))
-- \my_dma|count_reg[27]~90\ = CARRY((!\my_dma|count_reg\(27) & !\my_dma|count_reg[26]~88\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|count_reg\(27),
	datad => VCC,
	cin => \my_dma|count_reg[26]~88\,
	combout => \my_dma|count_reg[27]~89_combout\,
	cout => \my_dma|count_reg[27]~90\);

-- Location: FF_X57_Y27_N23
\my_dma|count_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|count_reg[27]~89_combout\,
	asdata => \bus1|S4_WDATABUS[27]~27_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|count_reg[31]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|count_reg\(27));

-- Location: LCCOMB_X57_Y27_N24
\my_dma|count_reg[28]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|count_reg[28]~91_combout\ = (\my_dma|count_reg\(28) & ((GND) # (!\my_dma|count_reg[27]~90\))) # (!\my_dma|count_reg\(28) & (\my_dma|count_reg[27]~90\ $ (GND)))
-- \my_dma|count_reg[28]~92\ = CARRY((\my_dma|count_reg\(28)) # (!\my_dma|count_reg[27]~90\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \my_dma|count_reg\(28),
	datad => VCC,
	cin => \my_dma|count_reg[27]~90\,
	combout => \my_dma|count_reg[28]~91_combout\,
	cout => \my_dma|count_reg[28]~92\);

-- Location: FF_X57_Y27_N25
\my_dma|count_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|count_reg[28]~91_combout\,
	asdata => \bus1|S4_WDATABUS[28]~28_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|count_reg[31]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|count_reg\(28));

-- Location: LCCOMB_X57_Y27_N26
\my_dma|count_reg[29]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|count_reg[29]~93_combout\ = (\my_dma|count_reg\(29) & (\my_dma|count_reg[28]~92\ & VCC)) # (!\my_dma|count_reg\(29) & (!\my_dma|count_reg[28]~92\))
-- \my_dma|count_reg[29]~94\ = CARRY((!\my_dma|count_reg\(29) & !\my_dma|count_reg[28]~92\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|count_reg\(29),
	datad => VCC,
	cin => \my_dma|count_reg[28]~92\,
	combout => \my_dma|count_reg[29]~93_combout\,
	cout => \my_dma|count_reg[29]~94\);

-- Location: FF_X57_Y27_N27
\my_dma|count_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|count_reg[29]~93_combout\,
	asdata => \bus1|S4_WDATABUS[29]~29_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|count_reg[31]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|count_reg\(29));

-- Location: LCCOMB_X57_Y27_N28
\my_dma|count_reg[30]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|count_reg[30]~95_combout\ = (\my_dma|count_reg\(30) & ((GND) # (!\my_dma|count_reg[29]~94\))) # (!\my_dma|count_reg\(30) & (\my_dma|count_reg[29]~94\ $ (GND)))
-- \my_dma|count_reg[30]~96\ = CARRY((\my_dma|count_reg\(30)) # (!\my_dma|count_reg[29]~94\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \my_dma|count_reg\(30),
	datad => VCC,
	cin => \my_dma|count_reg[29]~94\,
	combout => \my_dma|count_reg[30]~95_combout\,
	cout => \my_dma|count_reg[30]~96\);

-- Location: FF_X57_Y27_N29
\my_dma|count_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|count_reg[30]~95_combout\,
	asdata => \bus1|S4_WDATABUS[30]~30_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|count_reg[31]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|count_reg\(30));

-- Location: LCCOMB_X57_Y27_N30
\my_dma|count_reg[31]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|count_reg[31]~97_combout\ = \my_dma|count_reg\(31) $ (!\my_dma|count_reg[30]~96\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|count_reg\(31),
	cin => \my_dma|count_reg[30]~96\,
	combout => \my_dma|count_reg[31]~97_combout\);

-- Location: FF_X57_Y27_N31
\my_dma|count_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \my_dma|count_reg[31]~97_combout\,
	asdata => \bus1|S4_WDATABUS[31]~31_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \my_dma|ALT_INV_DMA_State.dma_waddr~q\,
	ena => \my_dma|count_reg[31]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|count_reg\(31));

-- Location: LCCOMB_X57_Y26_N6
\my_dma|Equal1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|Equal1~9_combout\ = (!\my_dma|count_reg\(31) & (!\my_dma|count_reg\(29) & (!\my_dma|count_reg\(30) & !\my_dma|count_reg\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|count_reg\(31),
	datab => \my_dma|count_reg\(29),
	datac => \my_dma|count_reg\(30),
	datad => \my_dma|count_reg\(28),
	combout => \my_dma|Equal1~9_combout\);

-- Location: LCCOMB_X57_Y26_N10
\my_dma|Equal1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|Equal1~6_combout\ = (!\my_dma|count_reg\(23) & !\my_dma|count_reg\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \my_dma|count_reg\(23),
	datad => \my_dma|count_reg\(22),
	combout => \my_dma|Equal1~6_combout\);

-- Location: LCCOMB_X57_Y26_N28
\my_dma|Equal1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|Equal1~5_combout\ = (!\my_dma|count_reg\(17) & (!\my_dma|count_reg\(16) & (!\my_dma|count_reg\(19) & !\my_dma|count_reg\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|count_reg\(17),
	datab => \my_dma|count_reg\(16),
	datac => \my_dma|count_reg\(19),
	datad => \my_dma|count_reg\(18),
	combout => \my_dma|Equal1~5_combout\);

-- Location: LCCOMB_X57_Y26_N20
\my_dma|Equal1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|Equal1~7_combout\ = (\my_dma|Equal1~6_combout\ & (\my_dma|Equal1~5_combout\ & (!\my_dma|count_reg\(21) & !\my_dma|count_reg\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|Equal1~6_combout\,
	datab => \my_dma|Equal1~5_combout\,
	datac => \my_dma|count_reg\(21),
	datad => \my_dma|count_reg\(20),
	combout => \my_dma|Equal1~7_combout\);

-- Location: LCCOMB_X58_Y27_N30
\my_dma|Equal1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|Equal1~8_combout\ = (!\my_dma|count_reg\(25) & (!\my_dma|count_reg\(27) & (!\my_dma|count_reg\(24) & !\my_dma|count_reg\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|count_reg\(25),
	datab => \my_dma|count_reg\(27),
	datac => \my_dma|count_reg\(24),
	datad => \my_dma|count_reg\(26),
	combout => \my_dma|Equal1~8_combout\);

-- Location: LCCOMB_X58_Y27_N4
\my_dma|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|Equal1~0_combout\ = (!\my_dma|count_reg\(2) & (!\my_dma|count_reg\(3) & (!\my_dma|count_reg\(0) & !\my_dma|count_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|count_reg\(2),
	datab => \my_dma|count_reg\(3),
	datac => \my_dma|count_reg\(0),
	datad => \my_dma|count_reg\(1),
	combout => \my_dma|Equal1~0_combout\);

-- Location: LCCOMB_X59_Y34_N24
\my_dma|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|Equal1~1_combout\ = (!\my_dma|count_reg\(4) & (!\my_dma|count_reg\(6) & (!\my_dma|count_reg\(7) & !\my_dma|count_reg\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|count_reg\(4),
	datab => \my_dma|count_reg\(6),
	datac => \my_dma|count_reg\(7),
	datad => \my_dma|count_reg\(5),
	combout => \my_dma|Equal1~1_combout\);

-- Location: LCCOMB_X58_Y26_N4
\my_dma|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|Equal1~3_combout\ = (!\my_dma|count_reg\(12) & (!\my_dma|count_reg\(15) & (!\my_dma|count_reg\(14) & !\my_dma|count_reg\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|count_reg\(12),
	datab => \my_dma|count_reg\(15),
	datac => \my_dma|count_reg\(14),
	datad => \my_dma|count_reg\(13),
	combout => \my_dma|Equal1~3_combout\);

-- Location: LCCOMB_X60_Y29_N18
\my_dma|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|Equal1~2_combout\ = (!\my_dma|count_reg\(9) & (!\my_dma|count_reg\(8) & (!\my_dma|count_reg\(11) & !\my_dma|count_reg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|count_reg\(9),
	datab => \my_dma|count_reg\(8),
	datac => \my_dma|count_reg\(11),
	datad => \my_dma|count_reg\(10),
	combout => \my_dma|Equal1~2_combout\);

-- Location: LCCOMB_X58_Y26_N6
\my_dma|Equal1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|Equal1~4_combout\ = (\my_dma|Equal1~0_combout\ & (\my_dma|Equal1~1_combout\ & (\my_dma|Equal1~3_combout\ & \my_dma|Equal1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|Equal1~0_combout\,
	datab => \my_dma|Equal1~1_combout\,
	datac => \my_dma|Equal1~3_combout\,
	datad => \my_dma|Equal1~2_combout\,
	combout => \my_dma|Equal1~4_combout\);

-- Location: LCCOMB_X57_Y26_N24
\my_dma|Equal1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|Equal1~10_combout\ = (\my_dma|Equal1~9_combout\ & (\my_dma|Equal1~7_combout\ & (\my_dma|Equal1~8_combout\ & \my_dma|Equal1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|Equal1~9_combout\,
	datab => \my_dma|Equal1~7_combout\,
	datac => \my_dma|Equal1~8_combout\,
	datad => \my_dma|Equal1~4_combout\,
	combout => \my_dma|Equal1~10_combout\);

-- Location: LCCOMB_X55_Y33_N22
\my_dma|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \my_dma|Selector0~0_combout\ = ((\my_dma|DMA_State.dma_idle~q\ & ((!\bus1|c1_nready~0_combout\) # (!\bus1|c1_wdatabus[31]~0_combout\)))) # (!\my_dma|Equal1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|Equal1~10_combout\,
	datab => \bus1|c1_wdatabus[31]~0_combout\,
	datac => \my_dma|DMA_State.dma_idle~q\,
	datad => \bus1|c1_nready~0_combout\,
	combout => \my_dma|Selector0~0_combout\);

-- Location: FF_X55_Y33_N23
\my_dma|DMA_State.dma_idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \my_dma|Selector0~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|DMA_State.dma_idle~q\);

-- Location: LCCOMB_X60_Y31_N28
\bus1|c1_op.master.default~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_op.master.default~0_combout\ = (\my_dma|DMA_State.dma_idle~q\) # ((\uut|instr_decode|Equal15~1_combout\) # (\uut|instr_decode|Equal16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|DMA_State.dma_idle~q\,
	datac => \uut|instr_decode|Equal15~1_combout\,
	datad => \uut|instr_decode|Equal16~0_combout\,
	combout => \bus1|c1_op.master.default~0_combout\);

-- Location: LCCOMB_X58_Y31_N26
\bus1|c1_op.slave.s2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_op.slave.s2~0_combout\ = (\bus1|c1_op.master.default~0_combout\ & (\bus1|process_1~3_combout\ & \bus1|c1_addrbus[13]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c1_op.master.default~0_combout\,
	datac => \bus1|process_1~3_combout\,
	datad => \bus1|c1_addrbus[13]~6_combout\,
	combout => \bus1|c1_op.slave.s2~0_combout\);

-- Location: FF_X58_Y31_N27
\bus1|c2_op.slave.s2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus1|c1_op.slave.s2~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \bus1|c1_nready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bus1|c2_op.slave.s2~q\);

-- Location: FF_X58_Y31_N31
\bus1|c2_op.master.m2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \bus1|c1_op.master.m2~0_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \bus1|c1_nready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bus1|c2_op.master.m2~q\);

-- Location: LCCOMB_X58_Y31_N30
\bus1|M2_RDATABUS[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|M2_RDATABUS[3]~0_combout\ = (\bus1|c2_op.master.m2~q\ & ((!\bus1|c2_op.op.read~q\) # (!\bus1|c2_op.slave.s2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c2_op.slave.s2~q\,
	datac => \bus1|c2_op.master.m2~q\,
	datad => \bus1|c2_op.op.read~q\,
	combout => \bus1|M2_RDATABUS[3]~0_combout\);

-- Location: LCCOMB_X63_Y27_N0
\bus1|M2_RDATABUS[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|M2_RDATABUS[3]~4_combout\ = (\bus1|M2_RDATABUS[3]~0_combout\ & ((\bus1|c2_rdatabus[3]~138_combout\) # (\bus1|c2_rdatabus[3]~147_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|M2_RDATABUS[3]~0_combout\,
	datac => \bus1|c2_rdatabus[3]~138_combout\,
	datad => \bus1|c2_rdatabus[3]~147_combout\,
	combout => \bus1|M2_RDATABUS[3]~4_combout\);

-- Location: FF_X63_Y27_N1
\my_dma|data_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus1|M2_RDATABUS[3]~4_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \my_dma|DMA_RFile~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \my_dma|data_reg\(3));

-- Location: LCCOMB_X63_Y28_N4
\bus1|c1_wdatabus[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus1|c1_wdatabus[3]~4_combout\ = (\my_dma|data_reg\(3) & ((\bus1|c1_wdatabus[31]~0_combout\) # ((\uut|instr_decode|Equal15~1_combout\ & \uut|register_file|Mux60~9_combout\)))) # (!\my_dma|data_reg\(3) & (((\uut|instr_decode|Equal15~1_combout\ & 
-- \uut|register_file|Mux60~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_dma|data_reg\(3),
	datab => \bus1|c1_wdatabus[31]~0_combout\,
	datac => \uut|instr_decode|Equal15~1_combout\,
	datad => \uut|register_file|Mux60~9_combout\,
	combout => \bus1|c1_wdatabus[3]~4_combout\);

-- Location: LCCOMB_X83_Y26_N18
\bus2|S2_WDATABUS[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S2_WDATABUS[3]~5_combout\ = (\bus1|c1_wdatabus[3]~4_combout\ & \bus2|S2_WDATABUS[3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|c1_wdatabus[3]~4_combout\,
	datad => \bus2|S2_WDATABUS[3]~1_combout\,
	combout => \bus2|S2_WDATABUS[3]~5_combout\);

-- Location: LCCOMB_X60_Y27_N26
\Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~0_combout\ = ((!\bus1|c1_addrbus[3]~13_combout\ & (!\bus1|c1_addrbus[1]~16_combout\ & !\bus1|c1_addrbus[4]~12_combout\))) # (!\bus1|c1_addrbus~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_addrbus[3]~13_combout\,
	datab => \bus1|c1_addrbus[1]~16_combout\,
	datac => \bus1|c1_addrbus~2_combout\,
	datad => \bus1|c1_addrbus[4]~12_combout\,
	combout => \Equal0~0_combout\);

-- Location: LCCOMB_X61_Y27_N14
\Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~1_combout\ = (\Equal0~0_combout\ & (!\bus1|c1_addrbus[0]~18_combout\ & (\bus1|c1_addrbus[8]~9_combout\ & !\bus1|c1_addrbus[2]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~0_combout\,
	datab => \bus1|c1_addrbus[0]~18_combout\,
	datac => \bus1|c1_addrbus[8]~9_combout\,
	datad => \bus1|c1_addrbus[2]~20_combout\,
	combout => \Equal0~1_combout\);

-- Location: LCCOMB_X61_Y27_N18
\Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~2_combout\ = (!\bus1|c1_addrbus[5]~23_combout\ & (!\bus1|c1_addrbus[7]~21_combout\ & (\Equal0~1_combout\ & !\bus1|c1_addrbus[6]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_addrbus[5]~23_combout\,
	datab => \bus1|c1_addrbus[7]~21_combout\,
	datac => \Equal0~1_combout\,
	datad => \bus1|c1_addrbus[6]~22_combout\,
	combout => \Equal0~2_combout\);

-- Location: LCCOMB_X61_Y27_N4
\Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~3_combout\ = (\bus1|c1_addrbus~2_combout\ & (\Equal0~2_combout\ & (\bus2|c1_addrbus[14]~3_combout\ & \bus2|c1_op.slave.s2~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_addrbus~2_combout\,
	datab => \Equal0~2_combout\,
	datac => \bus2|c1_addrbus[14]~3_combout\,
	datad => \bus2|c1_op.slave.s2~5_combout\,
	combout => \Equal0~3_combout\);

-- Location: FF_X83_Y26_N19
\output[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus2|S2_WDATABUS[3]~5_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => output(3));

-- Location: LCCOMB_X83_Y26_N20
\bus2|S2_WDATABUS[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S2_WDATABUS[2]~4_combout\ = (\bus1|c1_wdatabus[2]~3_combout\ & \bus2|S2_WDATABUS[3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|c1_wdatabus[2]~3_combout\,
	datad => \bus2|S2_WDATABUS[3]~1_combout\,
	combout => \bus2|S2_WDATABUS[2]~4_combout\);

-- Location: FF_X83_Y26_N21
\output[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus2|S2_WDATABUS[2]~4_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => output(2));

-- Location: LCCOMB_X83_Y26_N26
\bus2|S2_WDATABUS[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S2_WDATABUS[1]~3_combout\ = (\bus1|c1_wdatabus[1]~2_combout\ & \bus2|S2_WDATABUS[3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|c1_wdatabus[1]~2_combout\,
	datad => \bus2|S2_WDATABUS[3]~1_combout\,
	combout => \bus2|S2_WDATABUS[1]~3_combout\);

-- Location: FF_X83_Y26_N27
\output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus2|S2_WDATABUS[1]~3_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => output(1));

-- Location: LCCOMB_X83_Y26_N12
\bus2|S2_WDATABUS[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S2_WDATABUS[0]~2_combout\ = (\bus1|c1_wdatabus[0]~1_combout\ & \bus2|S2_WDATABUS[3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_wdatabus[0]~1_combout\,
	datad => \bus2|S2_WDATABUS[3]~1_combout\,
	combout => \bus2|S2_WDATABUS[0]~2_combout\);

-- Location: FF_X83_Y26_N13
\output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus2|S2_WDATABUS[0]~2_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => output(0));

-- Location: LCCOMB_X83_Y26_N16
\h0|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h0|Mux6~0_combout\ = (output(3) & (output(0) & (output(2) $ (output(1))))) # (!output(3) & (!output(1) & (output(2) $ (output(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(3),
	datab => output(2),
	datac => output(1),
	datad => output(0),
	combout => \h0|Mux6~0_combout\);

-- Location: LCCOMB_X83_Y26_N22
\h0|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h0|Mux5~0_combout\ = (output(3) & ((output(0) & (output(1))) # (!output(0) & ((output(2)))))) # (!output(3) & (output(2) & (output(0) $ (output(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(0),
	datab => output(3),
	datac => output(1),
	datad => output(2),
	combout => \h0|Mux5~0_combout\);

-- Location: LCCOMB_X83_Y26_N28
\h0|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h0|Mux4~0_combout\ = (output(3) & (output(2) & ((output(1)) # (!output(0))))) # (!output(3) & (!output(2) & (output(1) & !output(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(3),
	datab => output(2),
	datac => output(1),
	datad => output(0),
	combout => \h0|Mux4~0_combout\);

-- Location: LCCOMB_X83_Y26_N14
\h0|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h0|Mux3~0_combout\ = (output(1) & ((output(2) & ((output(0)))) # (!output(2) & (output(3) & !output(0))))) # (!output(1) & (!output(3) & (output(2) $ (output(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(3),
	datab => output(2),
	datac => output(1),
	datad => output(0),
	combout => \h0|Mux3~0_combout\);

-- Location: LCCOMB_X83_Y26_N24
\h0|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h0|Mux2~0_combout\ = (output(1) & (!output(3) & ((output(0))))) # (!output(1) & ((output(2) & (!output(3))) # (!output(2) & ((output(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(3),
	datab => output(2),
	datac => output(1),
	datad => output(0),
	combout => \h0|Mux2~0_combout\);

-- Location: LCCOMB_X83_Y26_N6
\h0|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h0|Mux1~0_combout\ = (output(0) & (output(3) $ (((output(1)) # (!output(2)))))) # (!output(0) & (!output(3) & (output(1) & !output(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(0),
	datab => output(3),
	datac => output(1),
	datad => output(2),
	combout => \h0|Mux1~0_combout\);

-- Location: LCCOMB_X83_Y26_N8
\h0|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h0|Mux0~0_combout\ = (output(0) & ((output(3)) # (output(2) $ (output(1))))) # (!output(0) & ((output(1)) # (output(3) $ (output(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111011110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(3),
	datab => output(2),
	datac => output(1),
	datad => output(0),
	combout => \h0|Mux0~0_combout\);

-- Location: LCCOMB_X61_Y23_N28
\bus2|S2_WDATABUS[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S2_WDATABUS[4]~6_combout\ = (\bus1|c1_wdatabus[4]~5_combout\ & \bus2|S2_WDATABUS[3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c1_wdatabus[4]~5_combout\,
	datad => \bus2|S2_WDATABUS[3]~1_combout\,
	combout => \bus2|S2_WDATABUS[4]~6_combout\);

-- Location: FF_X61_Y23_N29
\output[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus2|S2_WDATABUS[4]~6_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => output(4));

-- Location: LCCOMB_X61_Y23_N8
\bus2|S2_WDATABUS[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S2_WDATABUS[6]~8_combout\ = (\bus1|c1_wdatabus[6]~7_combout\ & \bus2|S2_WDATABUS[3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|c1_wdatabus[6]~7_combout\,
	datad => \bus2|S2_WDATABUS[3]~1_combout\,
	combout => \bus2|S2_WDATABUS[6]~8_combout\);

-- Location: FF_X61_Y23_N9
\output[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus2|S2_WDATABUS[6]~8_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => output(6));

-- Location: LCCOMB_X61_Y23_N2
\bus2|S2_WDATABUS[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S2_WDATABUS[5]~7_combout\ = (\bus1|c1_wdatabus[5]~6_combout\ & \bus2|S2_WDATABUS[3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|c1_wdatabus[5]~6_combout\,
	datad => \bus2|S2_WDATABUS[3]~1_combout\,
	combout => \bus2|S2_WDATABUS[5]~7_combout\);

-- Location: FF_X61_Y23_N3
\output[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus2|S2_WDATABUS[5]~7_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => output(5));

-- Location: LCCOMB_X61_Y23_N10
\bus2|S2_WDATABUS[7]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S2_WDATABUS[7]~9_combout\ = (\bus1|c1_wdatabus[7]~8_combout\ & \bus2|S2_WDATABUS[3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c1_wdatabus[7]~8_combout\,
	datad => \bus2|S2_WDATABUS[3]~1_combout\,
	combout => \bus2|S2_WDATABUS[7]~9_combout\);

-- Location: FF_X61_Y23_N11
\output[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus2|S2_WDATABUS[7]~9_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => output(7));

-- Location: LCCOMB_X61_Y23_N16
\h1|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h1|Mux6~0_combout\ = (output(6) & (!output(5) & (output(4) $ (!output(7))))) # (!output(6) & (output(4) & (output(5) $ (!output(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(4),
	datab => output(6),
	datac => output(5),
	datad => output(7),
	combout => \h1|Mux6~0_combout\);

-- Location: LCCOMB_X61_Y23_N14
\h1|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h1|Mux5~0_combout\ = (output(7) & ((output(4) & ((output(5)))) # (!output(4) & (output(6))))) # (!output(7) & (output(6) & (output(5) $ (output(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(7),
	datab => output(6),
	datac => output(5),
	datad => output(4),
	combout => \h1|Mux5~0_combout\);

-- Location: LCCOMB_X61_Y23_N24
\h1|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h1|Mux4~0_combout\ = (output(7) & (output(6) & ((output(5)) # (!output(4))))) # (!output(7) & (!output(6) & (output(5) & !output(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(7),
	datab => output(6),
	datac => output(5),
	datad => output(4),
	combout => \h1|Mux4~0_combout\);

-- Location: LCCOMB_X61_Y23_N6
\h1|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h1|Mux3~0_combout\ = (output(5) & ((output(6) & ((output(4)))) # (!output(6) & (output(7) & !output(4))))) # (!output(5) & (!output(7) & (output(6) $ (output(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(7),
	datab => output(6),
	datac => output(5),
	datad => output(4),
	combout => \h1|Mux3~0_combout\);

-- Location: LCCOMB_X61_Y23_N4
\h1|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h1|Mux2~0_combout\ = (output(5) & (!output(7) & ((output(4))))) # (!output(5) & ((output(6) & (!output(7))) # (!output(6) & ((output(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(7),
	datab => output(6),
	datac => output(5),
	datad => output(4),
	combout => \h1|Mux2~0_combout\);

-- Location: LCCOMB_X61_Y23_N30
\h1|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h1|Mux1~0_combout\ = (output(5) & (!output(7) & ((output(4)) # (!output(6))))) # (!output(5) & (output(4) & (output(7) $ (!output(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(7),
	datab => output(5),
	datac => output(6),
	datad => output(4),
	combout => \h1|Mux1~0_combout\);

-- Location: LCCOMB_X61_Y23_N0
\h1|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h1|Mux0~0_combout\ = (output(4) & ((output(7)) # (output(6) $ (output(5))))) # (!output(4) & ((output(5)) # (output(7) $ (output(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(7),
	datab => output(4),
	datac => output(6),
	datad => output(5),
	combout => \h1|Mux0~0_combout\);

-- Location: LCCOMB_X62_Y21_N10
\bus2|S2_WDATABUS[9]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S2_WDATABUS[9]~11_combout\ = (\bus1|c1_wdatabus[9]~10_combout\ & \bus2|S2_WDATABUS[3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|c1_wdatabus[9]~10_combout\,
	datad => \bus2|S2_WDATABUS[3]~1_combout\,
	combout => \bus2|S2_WDATABUS[9]~11_combout\);

-- Location: FF_X62_Y21_N11
\output[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus2|S2_WDATABUS[9]~11_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => output(9));

-- Location: LCCOMB_X62_Y21_N14
\bus2|S2_WDATABUS[11]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S2_WDATABUS[11]~13_combout\ = (\bus1|c1_wdatabus[11]~12_combout\ & \bus2|S2_WDATABUS[3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|c1_wdatabus[11]~12_combout\,
	datad => \bus2|S2_WDATABUS[3]~1_combout\,
	combout => \bus2|S2_WDATABUS[11]~13_combout\);

-- Location: FF_X62_Y21_N15
\output[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus2|S2_WDATABUS[11]~13_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => output(11));

-- Location: LCCOMB_X62_Y21_N4
\bus2|S2_WDATABUS[10]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S2_WDATABUS[10]~12_combout\ = (\bus1|c1_wdatabus[10]~11_combout\ & \bus2|S2_WDATABUS[3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|c1_wdatabus[10]~11_combout\,
	datad => \bus2|S2_WDATABUS[3]~1_combout\,
	combout => \bus2|S2_WDATABUS[10]~12_combout\);

-- Location: FF_X62_Y21_N5
\output[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus2|S2_WDATABUS[10]~12_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => output(10));

-- Location: LCCOMB_X62_Y21_N12
\bus2|S2_WDATABUS[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S2_WDATABUS[8]~10_combout\ = (\bus1|c1_wdatabus[8]~9_combout\ & \bus2|S2_WDATABUS[3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|c1_wdatabus[8]~9_combout\,
	datad => \bus2|S2_WDATABUS[3]~1_combout\,
	combout => \bus2|S2_WDATABUS[8]~10_combout\);

-- Location: FF_X62_Y21_N13
\output[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus2|S2_WDATABUS[8]~10_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => output(8));

-- Location: LCCOMB_X62_Y21_N20
\h2|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h2|Mux6~0_combout\ = (output(11) & (output(8) & (output(9) $ (output(10))))) # (!output(11) & (!output(9) & (output(10) $ (output(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(9),
	datab => output(11),
	datac => output(10),
	datad => output(8),
	combout => \h2|Mux6~0_combout\);

-- Location: LCCOMB_X62_Y21_N30
\h2|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h2|Mux5~0_combout\ = (output(9) & ((output(8) & (output(11))) # (!output(8) & ((output(10)))))) # (!output(9) & (output(10) & (output(11) $ (output(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(9),
	datab => output(11),
	datac => output(10),
	datad => output(8),
	combout => \h2|Mux5~0_combout\);

-- Location: LCCOMB_X62_Y21_N24
\h2|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h2|Mux4~0_combout\ = (output(11) & (output(10) & ((output(9)) # (!output(8))))) # (!output(11) & (output(9) & (!output(10) & !output(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(9),
	datab => output(11),
	datac => output(10),
	datad => output(8),
	combout => \h2|Mux4~0_combout\);

-- Location: LCCOMB_X62_Y21_N22
\h2|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h2|Mux3~0_combout\ = (output(9) & ((output(10) & ((output(8)))) # (!output(10) & (output(11) & !output(8))))) # (!output(9) & (!output(11) & (output(10) $ (output(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(9),
	datab => output(11),
	datac => output(10),
	datad => output(8),
	combout => \h2|Mux3~0_combout\);

-- Location: LCCOMB_X62_Y21_N8
\h2|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h2|Mux2~0_combout\ = (output(9) & (!output(11) & ((output(8))))) # (!output(9) & ((output(10) & (!output(11))) # (!output(10) & ((output(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(9),
	datab => output(11),
	datac => output(10),
	datad => output(8),
	combout => \h2|Mux2~0_combout\);

-- Location: LCCOMB_X62_Y21_N18
\h2|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h2|Mux1~0_combout\ = (output(9) & (!output(11) & ((output(8)) # (!output(10))))) # (!output(9) & (output(8) & (output(11) $ (!output(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(9),
	datab => output(11),
	datac => output(10),
	datad => output(8),
	combout => \h2|Mux1~0_combout\);

-- Location: LCCOMB_X62_Y21_N28
\h2|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h2|Mux0~0_combout\ = (output(8) & ((output(11)) # (output(9) $ (output(10))))) # (!output(8) & ((output(9)) # (output(11) $ (output(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(9),
	datab => output(11),
	datac => output(10),
	datad => output(8),
	combout => \h2|Mux0~0_combout\);

-- Location: LCCOMB_X65_Y23_N14
\bus2|S2_WDATABUS[15]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S2_WDATABUS[15]~17_combout\ = (\bus2|S2_WDATABUS[3]~1_combout\ & \bus1|c1_wdatabus[15]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus2|S2_WDATABUS[3]~1_combout\,
	datad => \bus1|c1_wdatabus[15]~16_combout\,
	combout => \bus2|S2_WDATABUS[15]~17_combout\);

-- Location: FF_X65_Y23_N15
\output[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus2|S2_WDATABUS[15]~17_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => output(15));

-- Location: LCCOMB_X65_Y23_N28
\bus2|S2_WDATABUS[14]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S2_WDATABUS[14]~16_combout\ = (\bus2|S2_WDATABUS[3]~1_combout\ & \bus1|c1_wdatabus[14]~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus2|S2_WDATABUS[3]~1_combout\,
	datad => \bus1|c1_wdatabus[14]~15_combout\,
	combout => \bus2|S2_WDATABUS[14]~16_combout\);

-- Location: FF_X65_Y23_N29
\output[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus2|S2_WDATABUS[14]~16_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => output(14));

-- Location: LCCOMB_X65_Y23_N10
\bus2|S2_WDATABUS[13]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S2_WDATABUS[13]~15_combout\ = (\bus2|S2_WDATABUS[3]~1_combout\ & \bus1|c1_wdatabus[13]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus2|S2_WDATABUS[3]~1_combout\,
	datad => \bus1|c1_wdatabus[13]~14_combout\,
	combout => \bus2|S2_WDATABUS[13]~15_combout\);

-- Location: FF_X65_Y23_N11
\output[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus2|S2_WDATABUS[13]~15_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => output(13));

-- Location: LCCOMB_X65_Y23_N4
\bus2|S2_WDATABUS[12]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S2_WDATABUS[12]~14_combout\ = (\bus2|S2_WDATABUS[3]~1_combout\ & \bus1|c1_wdatabus[12]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus2|S2_WDATABUS[3]~1_combout\,
	datad => \bus1|c1_wdatabus[12]~13_combout\,
	combout => \bus2|S2_WDATABUS[12]~14_combout\);

-- Location: FF_X65_Y23_N5
\output[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus2|S2_WDATABUS[12]~14_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => output(12));

-- Location: LCCOMB_X65_Y23_N20
\h3|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h3|Mux6~0_combout\ = (output(15) & (output(12) & (output(14) $ (output(13))))) # (!output(15) & (!output(13) & (output(14) $ (output(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(15),
	datab => output(14),
	datac => output(13),
	datad => output(12),
	combout => \h3|Mux6~0_combout\);

-- Location: LCCOMB_X65_Y23_N26
\h3|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h3|Mux5~0_combout\ = (output(15) & ((output(12) & ((output(13)))) # (!output(12) & (output(14))))) # (!output(15) & (output(14) & (output(13) $ (output(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(15),
	datab => output(14),
	datac => output(13),
	datad => output(12),
	combout => \h3|Mux5~0_combout\);

-- Location: LCCOMB_X65_Y23_N8
\h3|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h3|Mux4~0_combout\ = (output(15) & (output(14) & ((output(13)) # (!output(12))))) # (!output(15) & (output(13) & (!output(12) & !output(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(13),
	datab => output(12),
	datac => output(15),
	datad => output(14),
	combout => \h3|Mux4~0_combout\);

-- Location: LCCOMB_X65_Y23_N6
\h3|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h3|Mux3~0_combout\ = (output(13) & ((output(14) & ((output(12)))) # (!output(14) & (output(15) & !output(12))))) # (!output(13) & (!output(15) & (output(14) $ (output(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(15),
	datab => output(14),
	datac => output(13),
	datad => output(12),
	combout => \h3|Mux3~0_combout\);

-- Location: LCCOMB_X65_Y23_N24
\h3|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h3|Mux2~0_combout\ = (output(13) & (!output(15) & ((output(12))))) # (!output(13) & ((output(14) & (!output(15))) # (!output(14) & ((output(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(15),
	datab => output(14),
	datac => output(13),
	datad => output(12),
	combout => \h3|Mux2~0_combout\);

-- Location: LCCOMB_X65_Y23_N18
\h3|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h3|Mux1~0_combout\ = (output(14) & (output(12) & (output(15) $ (output(13))))) # (!output(14) & (!output(15) & ((output(13)) # (output(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(15),
	datab => output(14),
	datac => output(13),
	datad => output(12),
	combout => \h3|Mux1~0_combout\);

-- Location: LCCOMB_X65_Y23_N0
\h3|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h3|Mux0~0_combout\ = (output(12) & ((output(15)) # (output(14) $ (output(13))))) # (!output(12) & ((output(13)) # (output(15) $ (output(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111011110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(15),
	datab => output(14),
	datac => output(13),
	datad => output(12),
	combout => \h3|Mux0~0_combout\);

-- Location: LCCOMB_X69_Y19_N22
\bus2|S2_WDATABUS[17]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S2_WDATABUS[17]~19_combout\ = (\bus1|c1_wdatabus[17]~18_combout\ & \bus2|S2_WDATABUS[3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c1_wdatabus[17]~18_combout\,
	datad => \bus2|S2_WDATABUS[3]~1_combout\,
	combout => \bus2|S2_WDATABUS[17]~19_combout\);

-- Location: FF_X69_Y19_N23
\output[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus2|S2_WDATABUS[17]~19_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => output(17));

-- Location: LCCOMB_X69_Y19_N18
\bus2|S2_WDATABUS[19]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S2_WDATABUS[19]~21_combout\ = (\bus1|c1_wdatabus[19]~20_combout\ & \bus2|S2_WDATABUS[3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c1_wdatabus[19]~20_combout\,
	datad => \bus2|S2_WDATABUS[3]~1_combout\,
	combout => \bus2|S2_WDATABUS[19]~21_combout\);

-- Location: FF_X69_Y19_N19
\output[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus2|S2_WDATABUS[19]~21_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => output(19));

-- Location: LCCOMB_X69_Y19_N8
\bus2|S2_WDATABUS[16]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S2_WDATABUS[16]~18_combout\ = (\bus1|c1_wdatabus[16]~17_combout\ & \bus2|S2_WDATABUS[3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|c1_wdatabus[16]~17_combout\,
	datad => \bus2|S2_WDATABUS[3]~1_combout\,
	combout => \bus2|S2_WDATABUS[16]~18_combout\);

-- Location: FF_X69_Y19_N9
\output[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus2|S2_WDATABUS[16]~18_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => output(16));

-- Location: LCCOMB_X69_Y19_N28
\bus2|S2_WDATABUS[18]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S2_WDATABUS[18]~20_combout\ = (\bus1|c1_wdatabus[18]~19_combout\ & \bus2|S2_WDATABUS[3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_wdatabus[18]~19_combout\,
	datad => \bus2|S2_WDATABUS[3]~1_combout\,
	combout => \bus2|S2_WDATABUS[18]~20_combout\);

-- Location: FF_X69_Y19_N29
\output[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus2|S2_WDATABUS[18]~20_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => output(18));

-- Location: LCCOMB_X69_Y19_N4
\h4|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h4|Mux6~0_combout\ = (output(19) & (output(16) & (output(17) $ (output(18))))) # (!output(19) & (!output(17) & (output(16) $ (output(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(17),
	datab => output(19),
	datac => output(16),
	datad => output(18),
	combout => \h4|Mux6~0_combout\);

-- Location: LCCOMB_X69_Y19_N26
\h4|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h4|Mux5~0_combout\ = (output(17) & ((output(16) & (output(19))) # (!output(16) & ((output(18)))))) # (!output(17) & (output(18) & (output(19) $ (output(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(17),
	datab => output(19),
	datac => output(16),
	datad => output(18),
	combout => \h4|Mux5~0_combout\);

-- Location: LCCOMB_X69_Y19_N24
\h4|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h4|Mux4~0_combout\ = (output(19) & (output(18) & ((output(17)) # (!output(16))))) # (!output(19) & (output(17) & (!output(16) & !output(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(17),
	datab => output(19),
	datac => output(16),
	datad => output(18),
	combout => \h4|Mux4~0_combout\);

-- Location: LCCOMB_X69_Y19_N6
\h4|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h4|Mux3~0_combout\ = (output(17) & ((output(16) & ((output(18)))) # (!output(16) & (output(19) & !output(18))))) # (!output(17) & (!output(19) & (output(16) $ (output(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(17),
	datab => output(19),
	datac => output(16),
	datad => output(18),
	combout => \h4|Mux3~0_combout\);

-- Location: LCCOMB_X69_Y19_N12
\h4|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h4|Mux2~0_combout\ = (output(17) & (!output(19) & (output(16)))) # (!output(17) & ((output(18) & (!output(19))) # (!output(18) & ((output(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(17),
	datab => output(19),
	datac => output(16),
	datad => output(18),
	combout => \h4|Mux2~0_combout\);

-- Location: LCCOMB_X69_Y19_N14
\h4|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h4|Mux1~0_combout\ = (output(17) & (!output(19) & ((output(16)) # (!output(18))))) # (!output(17) & (output(16) & (output(19) $ (!output(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(17),
	datab => output(19),
	datac => output(16),
	datad => output(18),
	combout => \h4|Mux1~0_combout\);

-- Location: LCCOMB_X69_Y19_N20
\h4|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h4|Mux0~0_combout\ = (output(16) & ((output(19)) # (output(17) $ (output(18))))) # (!output(16) & ((output(17)) # (output(19) $ (output(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(17),
	datab => output(19),
	datac => output(16),
	datad => output(18),
	combout => \h4|Mux0~0_combout\);

-- Location: LCCOMB_X59_Y23_N26
\bus2|S2_WDATABUS[23]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S2_WDATABUS[23]~25_combout\ = (\bus2|S2_WDATABUS[3]~1_combout\ & \bus1|c1_wdatabus[23]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus2|S2_WDATABUS[3]~1_combout\,
	datac => \bus1|c1_wdatabus[23]~24_combout\,
	combout => \bus2|S2_WDATABUS[23]~25_combout\);

-- Location: FF_X59_Y23_N27
\output[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus2|S2_WDATABUS[23]~25_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => output(23));

-- Location: LCCOMB_X59_Y23_N12
\bus2|S2_WDATABUS[22]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S2_WDATABUS[22]~24_combout\ = (\bus2|S2_WDATABUS[3]~1_combout\ & \bus1|c1_wdatabus[22]~23_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus2|S2_WDATABUS[3]~1_combout\,
	datac => \bus1|c1_wdatabus[22]~23_combout\,
	combout => \bus2|S2_WDATABUS[22]~24_combout\);

-- Location: FF_X59_Y23_N13
\output[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus2|S2_WDATABUS[22]~24_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => output(22));

-- Location: LCCOMB_X59_Y23_N6
\bus2|S2_WDATABUS[21]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S2_WDATABUS[21]~23_combout\ = (\bus1|c1_wdatabus[21]~22_combout\ & \bus2|S2_WDATABUS[3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_wdatabus[21]~22_combout\,
	datac => \bus2|S2_WDATABUS[3]~1_combout\,
	combout => \bus2|S2_WDATABUS[21]~23_combout\);

-- Location: FF_X59_Y23_N7
\output[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus2|S2_WDATABUS[21]~23_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => output(21));

-- Location: LCCOMB_X59_Y23_N4
\bus2|S2_WDATABUS[20]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S2_WDATABUS[20]~22_combout\ = (\bus2|S2_WDATABUS[3]~1_combout\ & \bus1|c1_wdatabus[20]~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus2|S2_WDATABUS[3]~1_combout\,
	datac => \bus1|c1_wdatabus[20]~21_combout\,
	combout => \bus2|S2_WDATABUS[20]~22_combout\);

-- Location: FF_X59_Y23_N5
\output[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus2|S2_WDATABUS[20]~22_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => output(20));

-- Location: LCCOMB_X59_Y23_N16
\h5|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h5|Mux6~0_combout\ = (output(23) & (output(20) & (output(22) $ (output(21))))) # (!output(23) & (!output(21) & (output(22) $ (output(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(23),
	datab => output(22),
	datac => output(21),
	datad => output(20),
	combout => \h5|Mux6~0_combout\);

-- Location: LCCOMB_X59_Y23_N10
\h5|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h5|Mux5~0_combout\ = (output(21) & ((output(20) & (output(23))) # (!output(20) & ((output(22)))))) # (!output(21) & (output(22) & (output(20) $ (output(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(21),
	datab => output(20),
	datac => output(23),
	datad => output(22),
	combout => \h5|Mux5~0_combout\);

-- Location: LCCOMB_X59_Y23_N28
\h5|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h5|Mux4~0_combout\ = (output(23) & (output(22) & ((output(21)) # (!output(20))))) # (!output(23) & (!output(22) & (output(21) & !output(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(23),
	datab => output(22),
	datac => output(21),
	datad => output(20),
	combout => \h5|Mux4~0_combout\);

-- Location: LCCOMB_X59_Y23_N22
\h5|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h5|Mux3~0_combout\ = (output(21) & ((output(22) & ((output(20)))) # (!output(22) & (output(23) & !output(20))))) # (!output(21) & (!output(23) & (output(22) $ (output(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(22),
	datab => output(23),
	datac => output(21),
	datad => output(20),
	combout => \h5|Mux3~0_combout\);

-- Location: LCCOMB_X59_Y23_N24
\h5|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h5|Mux2~0_combout\ = (output(21) & (((!output(23) & output(20))))) # (!output(21) & ((output(22) & (!output(23))) # (!output(22) & ((output(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(22),
	datab => output(23),
	datac => output(21),
	datad => output(20),
	combout => \h5|Mux2~0_combout\);

-- Location: LCCOMB_X59_Y23_N14
\h5|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h5|Mux1~0_combout\ = (output(22) & (output(20) & (output(23) $ (output(21))))) # (!output(22) & (!output(23) & ((output(21)) # (output(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(22),
	datab => output(23),
	datac => output(21),
	datad => output(20),
	combout => \h5|Mux1~0_combout\);

-- Location: LCCOMB_X59_Y23_N20
\h5|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h5|Mux0~0_combout\ = (output(20) & ((output(23)) # (output(22) $ (output(21))))) # (!output(20) & ((output(21)) # (output(22) $ (output(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111011110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(22),
	datab => output(23),
	datac => output(21),
	datad => output(20),
	combout => \h5|Mux0~0_combout\);

-- Location: LCCOMB_X63_Y18_N26
\bus2|S2_WDATABUS[27]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S2_WDATABUS[27]~29_combout\ = (\bus1|c1_wdatabus[27]~28_combout\ & \bus2|S2_WDATABUS[3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c1_wdatabus[27]~28_combout\,
	datac => \bus2|S2_WDATABUS[3]~1_combout\,
	combout => \bus2|S2_WDATABUS[27]~29_combout\);

-- Location: FF_X63_Y18_N27
\output[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus2|S2_WDATABUS[27]~29_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => output(27));

-- Location: LCCOMB_X63_Y18_N4
\bus2|S2_WDATABUS[24]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S2_WDATABUS[24]~26_combout\ = (\bus1|c1_wdatabus[24]~25_combout\ & \bus2|S2_WDATABUS[3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c1_wdatabus[24]~25_combout\,
	datac => \bus2|S2_WDATABUS[3]~1_combout\,
	combout => \bus2|S2_WDATABUS[24]~26_combout\);

-- Location: FF_X63_Y18_N5
\output[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus2|S2_WDATABUS[24]~26_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => output(24));

-- Location: LCCOMB_X63_Y18_N8
\bus2|S2_WDATABUS[26]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S2_WDATABUS[26]~28_combout\ = (\bus1|c1_wdatabus[26]~27_combout\ & \bus2|S2_WDATABUS[3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c1_wdatabus[26]~27_combout\,
	datac => \bus2|S2_WDATABUS[3]~1_combout\,
	combout => \bus2|S2_WDATABUS[26]~28_combout\);

-- Location: FF_X63_Y18_N9
\output[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus2|S2_WDATABUS[26]~28_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => output(26));

-- Location: LCCOMB_X63_Y18_N6
\bus2|S2_WDATABUS[25]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S2_WDATABUS[25]~27_combout\ = (\bus1|c1_wdatabus[25]~26_combout\ & \bus2|S2_WDATABUS[3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c1_wdatabus[25]~26_combout\,
	datac => \bus2|S2_WDATABUS[3]~1_combout\,
	combout => \bus2|S2_WDATABUS[25]~27_combout\);

-- Location: FF_X63_Y18_N7
\output[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus2|S2_WDATABUS[25]~27_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => output(25));

-- Location: LCCOMB_X63_Y18_N16
\h6|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h6|Mux6~0_combout\ = (output(27) & (output(24) & (output(26) $ (output(25))))) # (!output(27) & (!output(25) & (output(24) $ (output(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(27),
	datab => output(24),
	datac => output(26),
	datad => output(25),
	combout => \h6|Mux6~0_combout\);

-- Location: LCCOMB_X63_Y18_N14
\h6|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h6|Mux5~0_combout\ = (output(27) & ((output(24) & ((output(25)))) # (!output(24) & (output(26))))) # (!output(27) & (output(26) & (output(24) $ (output(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(27),
	datab => output(24),
	datac => output(26),
	datad => output(25),
	combout => \h6|Mux5~0_combout\);

-- Location: LCCOMB_X63_Y18_N12
\h6|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h6|Mux4~0_combout\ = (output(27) & (output(26) & ((output(25)) # (!output(24))))) # (!output(27) & (!output(24) & (!output(26) & output(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(27),
	datab => output(24),
	datac => output(26),
	datad => output(25),
	combout => \h6|Mux4~0_combout\);

-- Location: LCCOMB_X63_Y18_N30
\h6|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h6|Mux3~0_combout\ = (output(25) & ((output(24) & ((output(26)))) # (!output(24) & (output(27) & !output(26))))) # (!output(25) & (!output(27) & (output(24) $ (output(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(27),
	datab => output(24),
	datac => output(26),
	datad => output(25),
	combout => \h6|Mux3~0_combout\);

-- Location: LCCOMB_X63_Y18_N20
\h6|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h6|Mux2~0_combout\ = (output(25) & (!output(27) & (output(24)))) # (!output(25) & ((output(26) & (!output(27))) # (!output(26) & ((output(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(27),
	datab => output(24),
	datac => output(26),
	datad => output(25),
	combout => \h6|Mux2~0_combout\);

-- Location: LCCOMB_X63_Y18_N18
\h6|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h6|Mux1~0_combout\ = (output(24) & (output(27) $ (((output(25)) # (!output(26)))))) # (!output(24) & (!output(27) & (!output(26) & output(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(27),
	datab => output(24),
	datac => output(26),
	datad => output(25),
	combout => \h6|Mux1~0_combout\);

-- Location: LCCOMB_X63_Y18_N28
\h6|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h6|Mux0~0_combout\ = (output(24) & ((output(27)) # (output(26) $ (output(25))))) # (!output(24) & ((output(25)) # (output(27) $ (output(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(27),
	datab => output(24),
	datac => output(26),
	datad => output(25),
	combout => \h6|Mux0~0_combout\);

-- Location: LCCOMB_X65_Y24_N26
\bus2|S2_WDATABUS[31]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S2_WDATABUS[31]~33_combout\ = (\bus1|c1_wdatabus[31]~32_combout\ & \bus2|S2_WDATABUS[3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|c1_wdatabus[31]~32_combout\,
	datad => \bus2|S2_WDATABUS[3]~1_combout\,
	combout => \bus2|S2_WDATABUS[31]~33_combout\);

-- Location: FF_X65_Y24_N27
\output[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus2|S2_WDATABUS[31]~33_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => output(31));

-- Location: LCCOMB_X65_Y24_N18
\bus2|S2_WDATABUS[29]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S2_WDATABUS[29]~31_combout\ = (\bus1|c1_wdatabus[29]~30_combout\ & \bus2|S2_WDATABUS[3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bus1|c1_wdatabus[29]~30_combout\,
	datad => \bus2|S2_WDATABUS[3]~1_combout\,
	combout => \bus2|S2_WDATABUS[29]~31_combout\);

-- Location: FF_X65_Y24_N19
\output[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus2|S2_WDATABUS[29]~31_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => output(29));

-- Location: LCCOMB_X65_Y24_N8
\bus2|S2_WDATABUS[30]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S2_WDATABUS[30]~32_combout\ = (\bus1|c1_wdatabus[30]~31_combout\ & \bus2|S2_WDATABUS[3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bus1|c1_wdatabus[30]~31_combout\,
	datad => \bus2|S2_WDATABUS[3]~1_combout\,
	combout => \bus2|S2_WDATABUS[30]~32_combout\);

-- Location: FF_X65_Y24_N9
\output[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus2|S2_WDATABUS[30]~32_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => output(30));

-- Location: LCCOMB_X65_Y24_N28
\bus2|S2_WDATABUS[28]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \bus2|S2_WDATABUS[28]~30_combout\ = (\bus1|c1_wdatabus[28]~29_combout\ & \bus2|S2_WDATABUS[3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bus1|c1_wdatabus[28]~29_combout\,
	datad => \bus2|S2_WDATABUS[3]~1_combout\,
	combout => \bus2|S2_WDATABUS[28]~30_combout\);

-- Location: FF_X65_Y24_N29
\output[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \bus2|S2_WDATABUS[28]~30_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => output(28));

-- Location: LCCOMB_X65_Y24_N16
\h7|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h7|Mux6~0_combout\ = (output(31) & (output(28) & (output(29) $ (output(30))))) # (!output(31) & (!output(29) & (output(30) $ (output(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(31),
	datab => output(29),
	datac => output(30),
	datad => output(28),
	combout => \h7|Mux6~0_combout\);

-- Location: LCCOMB_X65_Y24_N2
\h7|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h7|Mux5~0_combout\ = (output(31) & ((output(28) & (output(29))) # (!output(28) & ((output(30)))))) # (!output(31) & (output(30) & (output(29) $ (output(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(31),
	datab => output(29),
	datac => output(30),
	datad => output(28),
	combout => \h7|Mux5~0_combout\);

-- Location: LCCOMB_X65_Y24_N4
\h7|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h7|Mux4~0_combout\ = (output(31) & (output(30) & ((output(29)) # (!output(28))))) # (!output(31) & (output(29) & (!output(30) & !output(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(31),
	datab => output(29),
	datac => output(30),
	datad => output(28),
	combout => \h7|Mux4~0_combout\);

-- Location: LCCOMB_X65_Y24_N10
\h7|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h7|Mux3~0_combout\ = (output(29) & ((output(30) & ((output(28)))) # (!output(30) & (output(31) & !output(28))))) # (!output(29) & (!output(31) & (output(30) $ (output(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(31),
	datab => output(29),
	datac => output(30),
	datad => output(28),
	combout => \h7|Mux3~0_combout\);

-- Location: LCCOMB_X65_Y24_N20
\h7|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h7|Mux2~0_combout\ = (output(29) & (!output(31) & ((output(28))))) # (!output(29) & ((output(30) & (!output(31))) # (!output(30) & ((output(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(31),
	datab => output(29),
	datac => output(30),
	datad => output(28),
	combout => \h7|Mux2~0_combout\);

-- Location: LCCOMB_X65_Y24_N6
\h7|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h7|Mux1~0_combout\ = (output(29) & (!output(31) & ((output(28)) # (!output(30))))) # (!output(29) & (output(28) & (output(31) $ (!output(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(31),
	datab => output(29),
	datac => output(30),
	datad => output(28),
	combout => \h7|Mux1~0_combout\);

-- Location: LCCOMB_X65_Y24_N12
\h7|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \h7|Mux0~0_combout\ = (output(28) & ((output(31)) # (output(29) $ (output(30))))) # (!output(28) & ((output(29)) # (output(31) $ (output(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111011011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => output(31),
	datab => output(29),
	datac => output(30),
	datad => output(28),
	combout => \h7|Mux0~0_combout\);

-- Location: IOIBUF_X115_Y17_N1
\SW[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: IOIBUF_X115_Y14_N1
\SW[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: IOIBUF_X115_Y15_N8
\SW[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: IOIBUF_X115_Y13_N8
\SW[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: IOIBUF_X115_Y18_N8
\SW[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: IOIBUF_X115_Y11_N8
\SW[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: IOIBUF_X115_Y10_N1
\SW[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: IOIBUF_X115_Y15_N1
\SW[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: IOIBUF_X115_Y4_N22
\SW[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: IOIBUF_X115_Y16_N8
\SW[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

-- Location: IOIBUF_X115_Y4_N15
\SW[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(10),
	o => \SW[10]~input_o\);

-- Location: IOIBUF_X115_Y5_N15
\SW[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(11),
	o => \SW[11]~input_o\);

-- Location: IOIBUF_X115_Y7_N15
\SW[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(12),
	o => \SW[12]~input_o\);

-- Location: IOIBUF_X115_Y9_N22
\SW[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(13),
	o => \SW[13]~input_o\);

-- Location: IOIBUF_X115_Y10_N8
\SW[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(14),
	o => \SW[14]~input_o\);

-- Location: IOIBUF_X115_Y6_N15
\SW[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(15),
	o => \SW[15]~input_o\);
END structure;


