#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: H:\PANGO_EDA\PDS_2022.1\bin
#Application name: pds.exe
#OS: Windows 10 10.0.26100
#Hostname: DESKTOP-4P2ET5G
Generated by Fabric Compiler (version 2022.1 build 99559) at Mon Feb 24 20:18:23 2025
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/first_try/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Process exit normally.
Process exit normally.
Process exit normally.
Process exit normally.
Process exit normally.
Process exit normally.
Process exit normally.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
C: ConstraintEditor-2002: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 68)] | Port io_coreInterrupt has been placed at location K18, whose type is share pin.
C: ConstraintEditor-2002: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 73)] | Port io_jtag_tck has been placed at location Y13, whose type is share pin.
C: ConstraintEditor-2002: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 98)] | Port io_uart_rxd has been placed at location AB13, whose type is share pin.
W: ConstraintEditor-4019: Port 'botton' unspecified I/O constraint.
Open UCE successfully.
Current device : PGL50H-6FBG484
Total time(hh:mm:ss) of open UCE: 00:00:04
Process exit normally.
File "H:/PANGO_EDA/my_project/usebirey.v" has been removed from project successfully. 
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/first_try/temp_projects/Main_Flow/Main_Flow.pds' (TEXT Parser)
File "H:/PANGO_EDA/my_project/top.v" has been added to project successfully. 
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/first_try/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 64)] Syntax error near )
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 65)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 90)] Syntax error near assign
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 90)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 90)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 91)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 91)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 92)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 92)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 94)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 94)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 95)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 95)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 96)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 96)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 98)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 102)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 102)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 103)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 103)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 104)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 104)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 106)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 108)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 110)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 110)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 114)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 115)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 116)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 117)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 118)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 119)] Syntax error near assign
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 119)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 119)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 120)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 121)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 122)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 123)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 124)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 125)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 126)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 127)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 128)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 129)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 130)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 131)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 132)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 133)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 134)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 135)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 136)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 137)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 141)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 142)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 143)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 144)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 145)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 146)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 147)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 148)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 149)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 150)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 151)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 152)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 153)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 154)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 155)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 156)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 157)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 158)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 159)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 160)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 161)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 162)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 163)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 164)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 165)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 166)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 167)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 168)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 169)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 170)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 171)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 172)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 173)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 174)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 175)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 176)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 177)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 178)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 179)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 180)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 181)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 182)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 183)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 184)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 185)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 186)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 187)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 188)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 189)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 190)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 191)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 192)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 193)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 194)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 195)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 196)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 197)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 198)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 199)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 200)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 201)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 202)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 203)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 204)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 205)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 206)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 207)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 208)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 209)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 210)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 211)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 212)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 213)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 214)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 215)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 216)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 217)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 218)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 219)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 220)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 221)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 222)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 223)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 224)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 225)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 226)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 227)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 228)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 229)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 230)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 231)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 232)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 233)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 234)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 235)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 236)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 237)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 238)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 239)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 240)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 241)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 242)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 243)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 244)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 245)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 246)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 247)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 248)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 249)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 250)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 251)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 252)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 253)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 254)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 255)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 256)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 257)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 258)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 259)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 260)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 261)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 262)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 263)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 264)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 265)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 266)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 267)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 268)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 269)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 270)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 271)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 272)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 273)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 274)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 275)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 276)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 277)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 278)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 279)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 280)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 281)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 282)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 283)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 284)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 285)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 286)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 287)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 288)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 289)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 290)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 291)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 292)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 293)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 294)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 295)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 296)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 297)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 298)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 299)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 300)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 301)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 302)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 303)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 304)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 305)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 306)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 307)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 308)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 309)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 310)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 311)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 312)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 313)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 314)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 315)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 316)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 317)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 318)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 319)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 320)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 321)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 322)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 323)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 324)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 325)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 326)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 327)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 328)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 329)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 330)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 331)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 332)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 333)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 334)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 335)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 336)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 337)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 338)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 339)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 340)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 341)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 342)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 343)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 344)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 345)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 346)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 347)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 348)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 349)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 350)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 351)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 352)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 353)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 354)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 355)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 356)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 357)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 358)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 359)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 360)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 361)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 362)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 363)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 364)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 365)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 366)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 367)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 368)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 369)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 370)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 371)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 372)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 373)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 374)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 375)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 376)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 377)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 378)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 379)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 380)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 381)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 382)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 383)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 384)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 385)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 386)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 387)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 388)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 389)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 390)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 391)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 392)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 393)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 394)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 395)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 396)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 397)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 398)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 399)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 400)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 401)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 402)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 403)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 404)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 405)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 406)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 407)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 408)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 409)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 410)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 411)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 412)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 413)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 414)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 415)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 416)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 417)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 418)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 419)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 420)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 421)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 422)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 423)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 424)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 425)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 426)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 427)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 428)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 429)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 430)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 431)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 432)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 433)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 434)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 435)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 436)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 437)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 438)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 439)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 440)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 441)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 442)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 443)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 444)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 445)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 446)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 447)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 448)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 449)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 450)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 451)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 452)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 453)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 454)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 455)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 456)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 457)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 458)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 459)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 460)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 461)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 462)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 463)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 464)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 465)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 466)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 467)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 468)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 469)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 470)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 471)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 472)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 473)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 474)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 475)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 476)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 477)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 478)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 479)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 480)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 481)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 482)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 483)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 484)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 485)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 486)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 487)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 488)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 489)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 490)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 491)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 492)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 493)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 494)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 495)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 496)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 497)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 498)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 499)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 500)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 501)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 502)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 503)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 504)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 505)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 506)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 507)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 508)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 509)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 510)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 511)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 512)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 513)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 514)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 515)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 516)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 517)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 518)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 519)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 520)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 521)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 522)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 523)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 524)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 525)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 526)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 527)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 528)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 529)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 530)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 531)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 532)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 533)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 534)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 535)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 536)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 537)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 538)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 539)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 540)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 541)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 542)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 543)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 544)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 545)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 546)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 547)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 548)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 549)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 550)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 551)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 552)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 553)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 554)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 555)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 556)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 557)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 558)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 559)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 560)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 561)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 562)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 563)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 564)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 565)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 566)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 567)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 568)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 569)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 570)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 571)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 572)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 573)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 574)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 575)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 576)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 577)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 578)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 579)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 580)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 581)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 582)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 583)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 584)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 585)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 586)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 587)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 588)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 589)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 590)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 591)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 592)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 593)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 594)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 595)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 596)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 597)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 598)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 599)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 600)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 601)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 602)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 603)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 604)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 605)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 606)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 607)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 608)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 609)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 610)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 611)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 612)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 613)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 614)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 615)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 616)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 617)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 618)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 619)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 620)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 621)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 622)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 623)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 624)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 625)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 626)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 627)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 628)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 629)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 630)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 631)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 632)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 633)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 634)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 635)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 636)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 637)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 638)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 639)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 640)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 641)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 642)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 643)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 644)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 645)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 646)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 647)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 648)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 649)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 650)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 651)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 652)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 653)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 654)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 655)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 656)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 657)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 658)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 659)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 660)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 661)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 662)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 663)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 664)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 665)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 666)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 667)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 668)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 669)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 670)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 671)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 672)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 673)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 674)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 675)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 676)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 677)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 678)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 679)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 680)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 681)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 682)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 683)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 684)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 685)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 686)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 687)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 688)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 689)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 690)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 691)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 692)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 693)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 694)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 695)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 696)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 697)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 698)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 699)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 700)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 701)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 702)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 703)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 704)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 705)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 706)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 707)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 708)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 709)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 710)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 711)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 712)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 713)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 714)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 715)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 716)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 717)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 718)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 719)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 720)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 721)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 722)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 723)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 724)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 725)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 726)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 727)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 728)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 729)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 730)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 731)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 732)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 733)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 734)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 735)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 736)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 737)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 738)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 739)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 740)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 741)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 742)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 743)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 744)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 745)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 746)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 747)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 748)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 749)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 750)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 751)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 752)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 753)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 754)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 755)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 756)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 757)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 758)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 759)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 760)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 761)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 762)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 763)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 764)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 765)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 766)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 767)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 768)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 769)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 771)] Syntax error near assign
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 771)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 772)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 772)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 777)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 777)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 782)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 782)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 809)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 809)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 847)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 847)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 882)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 882)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 898)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 898)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 914)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 914)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 929)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 929)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 943)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 943)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 973)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 973)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 1008)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 1008)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 1014)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 1014)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 1030)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 1030)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 1050)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 1050)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 1090)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 1090)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 1178)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 1178)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 1204)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 1204)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 1267)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 1267)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 1343)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 1343)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 1393)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 1393)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 1411)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 1411)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 1464)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4052)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4053)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4054)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4055)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4056)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4057)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4058)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4059)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4060)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4061)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4062)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4063)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4064)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4065)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4066)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4067)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4068)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4069)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4070)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4071)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4072)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4073)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4074)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4075)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4076)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4077)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4078)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4079)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4080)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4081)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4082)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4083)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4084)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4085)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4086)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4087)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4088)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4089)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4090)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4091)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4092)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4093)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4094)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4095)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4096)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4097)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4098)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4099)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4100)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4101)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4102)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4103)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4104)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4105)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4106)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4107)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4108)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4109)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4110)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 4133)] Syntax error near assign
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4133)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4134)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 4135)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4135)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4533)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4534)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4535)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4536)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4537)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4538)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4539)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4540)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4541)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4542)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4742)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4743)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 4745)] Syntax error near assign
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4745)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4746)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4748)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Parsing ERROR.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
C: ConstraintEditor-2002: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 68)] | Port io_coreInterrupt has been placed at location K18, whose type is share pin.
C: ConstraintEditor-2002: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 73)] | Port io_jtag_tck has been placed at location Y13, whose type is share pin.
C: ConstraintEditor-2002: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 98)] | Port io_uart_rxd has been placed at location AB13, whose type is share pin.
W: ConstraintEditor-4019: Port 'botton' unspecified I/O constraint.
Open UCE successfully.
Current device : PGL50H-6FBG484
Total time(hh:mm:ss) of open UCE: 00:00:04


Process "Compile" started.
Current time: Mon Feb 24 21:59:27 2025
Compiling architecture definition.
Analyzing project file 'H:/PANGO_EDA/my_project/first_try/first_try.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {H:/PANGO_EDA/my_project/first_try} H:/PANGO_EDA/my_project/top.v
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/top.v
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 8)] Analyzing module top (library work)
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 64)] Syntax error near )
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 65)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 90)] Syntax error near assign
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 90)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 90)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 91)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 91)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 92)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 92)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 94)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 94)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 95)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 95)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 96)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 96)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 98)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 102)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 102)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 103)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 103)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 104)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 104)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 106)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 108)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 110)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 110)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 114)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 115)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 116)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 117)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 118)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 119)] Syntax error near assign
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 119)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 119)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 120)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 121)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 122)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 123)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 124)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 125)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 126)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 127)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 128)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 129)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 130)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 131)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 132)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 133)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 134)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 135)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 136)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 137)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 141)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 142)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 143)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 144)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 145)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 146)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 147)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 148)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 149)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 150)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 151)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 152)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 153)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 154)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 155)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 156)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 157)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 158)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 159)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 160)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 161)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 162)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 163)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 164)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 165)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 166)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 167)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 168)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 169)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 170)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 171)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 172)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 173)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 174)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 175)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 176)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 177)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 178)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 179)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 180)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 181)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 182)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 183)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 184)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 185)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 186)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 187)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 188)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 189)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 190)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 191)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 192)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 193)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 194)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 195)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 196)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 197)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 198)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 199)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 200)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 201)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 202)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 203)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 204)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 205)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 206)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 207)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 208)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 209)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 210)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 211)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 212)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 213)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 214)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 215)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 216)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 217)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 218)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 219)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 220)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 221)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 222)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 223)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 224)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 225)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 226)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 227)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 228)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 229)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 230)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 231)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 232)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 233)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 234)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 235)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 236)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 237)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 238)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 239)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 240)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 241)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 242)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 243)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 244)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 245)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 246)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 247)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 248)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 249)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 250)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 251)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 252)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 253)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 254)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 255)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 256)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 257)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 258)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 259)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 260)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 261)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 262)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 263)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 264)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 265)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 266)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 267)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 268)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 269)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 270)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 271)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 272)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 273)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 274)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 275)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 276)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 277)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 278)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 279)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 280)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 281)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 282)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 283)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 284)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 285)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 286)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 287)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 288)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 289)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 290)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 291)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 292)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 293)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 294)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 295)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 296)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 297)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 298)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 299)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 300)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 301)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 302)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 303)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 304)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 305)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 306)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 307)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 308)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 309)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 310)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 311)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 312)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 313)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 314)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 315)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 316)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 317)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 318)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 319)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 320)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 321)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 322)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 323)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 324)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 325)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 326)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 327)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 328)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 329)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 330)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 331)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 332)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 333)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 334)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 335)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 336)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 337)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 338)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 339)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 340)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 341)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 342)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 343)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 344)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 345)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 346)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 347)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 348)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 349)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 350)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 351)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 352)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 353)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 354)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 355)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 356)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 357)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 358)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 359)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 360)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 361)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 362)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 363)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 364)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 365)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 366)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 367)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 368)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 369)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 370)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 371)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 372)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 373)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 374)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 375)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 376)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 377)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 378)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 379)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 380)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 381)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 382)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 383)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 384)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 385)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 386)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 387)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 388)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 389)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 390)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 391)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 392)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 393)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 394)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 395)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 396)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 397)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 398)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 399)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 400)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 401)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 402)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 403)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 404)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 405)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 406)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 407)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 408)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 409)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 410)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 411)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 412)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 413)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 414)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 415)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 416)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 417)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 418)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 419)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 420)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 421)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 422)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 423)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 424)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 425)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 426)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 427)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 428)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 429)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 430)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 431)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 432)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 433)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 434)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 435)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 436)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 437)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 438)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 439)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 440)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 441)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 442)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 443)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 444)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 445)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 446)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 447)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 448)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 449)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 450)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 451)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 452)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 453)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 454)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 455)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 456)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 457)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 458)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 459)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 460)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 461)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 462)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 463)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 464)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 465)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 466)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 467)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 468)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 469)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 470)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 471)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 472)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 473)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 474)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 475)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 476)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 477)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 478)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 479)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 480)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 481)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 482)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 483)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 484)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 485)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 486)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 487)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 488)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 489)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 490)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 491)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 492)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 493)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 494)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 495)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 496)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 497)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 498)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 499)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 500)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 501)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 502)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 503)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 504)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 505)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 506)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 507)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 508)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 509)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 510)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 511)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 512)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 513)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 514)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 515)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 516)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 517)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 518)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 519)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 520)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 521)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 522)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 523)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 524)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 525)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 526)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 527)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 528)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 529)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 530)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 531)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 532)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 533)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 534)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 535)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 536)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 537)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 538)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 539)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 540)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 541)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 542)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 543)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 544)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 545)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 546)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 547)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 548)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 549)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 550)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 551)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 552)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 553)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 554)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 555)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 556)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 557)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 558)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 559)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 560)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 561)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 562)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 563)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 564)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 565)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 566)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 567)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 568)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 569)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 570)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 571)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 572)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 573)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 574)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 575)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 576)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 577)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 578)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 579)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 580)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 581)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 582)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 583)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 584)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 585)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 586)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 587)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 588)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 589)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 590)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 591)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 592)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 593)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 594)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 595)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 596)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 597)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 598)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 599)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 600)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 601)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 602)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 603)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 604)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 605)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 606)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 607)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 608)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 609)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 610)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 611)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 612)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 613)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 614)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 615)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 616)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 617)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 618)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 619)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 620)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 621)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 622)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 623)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 624)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 625)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 626)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 627)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 628)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 629)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 630)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 631)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 632)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 633)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 634)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 635)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 636)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 637)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 638)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 639)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 640)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 641)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 642)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 643)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 644)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 645)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 646)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 647)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 648)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 649)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 650)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 651)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 652)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 653)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 654)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 655)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 656)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 657)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 658)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 659)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 660)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 661)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 662)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 663)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 664)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 665)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 666)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 667)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 668)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 669)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 670)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 671)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 672)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 673)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 674)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 675)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 676)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 677)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 678)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 679)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 680)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 681)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 682)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 683)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 684)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 685)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 686)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 687)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 688)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 689)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 690)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 691)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 692)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 693)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 694)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 695)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 696)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 697)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 698)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 699)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 700)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 701)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 702)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 703)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 704)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 705)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 706)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 707)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 708)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 709)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 710)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 711)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 712)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 713)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 714)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 715)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 716)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 717)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 718)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 719)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 720)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 721)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 722)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 723)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 724)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 725)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 726)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 727)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 728)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 729)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 730)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 731)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 732)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 733)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 734)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 735)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 736)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 737)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 738)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 739)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 740)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 741)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 742)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 743)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 744)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 745)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 746)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 747)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 748)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 749)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 750)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 751)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 752)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 753)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 754)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 755)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 756)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 757)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 758)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 759)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 760)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 761)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 762)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 763)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 764)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 765)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 766)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 767)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 768)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 769)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 771)] Syntax error near assign
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 771)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 772)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 772)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 777)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 777)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 782)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 782)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 809)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 809)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 847)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 847)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 882)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 882)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 898)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 898)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 914)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 914)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 929)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 929)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 943)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 943)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 973)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 973)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 1008)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 1008)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 1014)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 1014)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 1030)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 1030)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 1050)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 1050)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 1090)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 1090)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 1178)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 1178)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 1204)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 1204)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 1267)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 1267)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 1343)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 1343)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 1393)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 1393)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 1411)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 1411)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 1464)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4052)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4053)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4054)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4055)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4056)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4057)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4058)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4059)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4060)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4061)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4062)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4063)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4064)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4065)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4066)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4067)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4068)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4069)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4070)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4071)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4072)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4073)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4074)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4075)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4076)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4077)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4078)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4079)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4080)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4081)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4082)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4083)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4084)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4085)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4086)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4087)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4088)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4089)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4090)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4091)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4092)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4093)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4094)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4095)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4096)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4097)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4098)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4099)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4100)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4101)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4102)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4103)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4104)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4105)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4106)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4107)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4108)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4109)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4110)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 4133)] Syntax error near assign
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4133)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4134)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 4135)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4135)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4533)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4534)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4535)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4536)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4537)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4538)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4539)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4540)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4541)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4542)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4742)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4743)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/top.v(line number: 4745)] Syntax error near assign
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4745)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4746)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/top.v(line number: 4748)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 4754)] Analyzing module VexRiscv (library work)
I: [H:/PANGO_EDA/my_project/top.v(line number: 5259)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 5259)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 5259)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 5261)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 5261)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 5261)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 5332)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 5332)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 5332)] Convert attribute name from syn_keep to PAP_KEEP
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 9899)] Analyzing module Axi4VgaCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 10249)] Analyzing module Apb3UartCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 10668)] Analyzing module PinsecTimerCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 11139)] Analyzing module Apb3Gpio (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 11231)] Analyzing module Axi4SharedToApb3Bridge (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 11457)] Analyzing module Axi4SharedSdramCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 11934)] Analyzing module Axi4SharedOnChipRam (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 12298)] Analyzing module BufferCC (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 12318)] Analyzing module StreamArbiter (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 12394)] Analyzing module StreamArbiter_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 12543)] Analyzing module StreamFifoLowLatency_2 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 12578)] Analyzing module StreamArbiter_2 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 12672)] Analyzing module Axi4ReadOnlyErrorSlave (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 12729)] Analyzing module Axi4SharedErrorSlave (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 12818)] Analyzing module Axi4ReadOnlyErrorSlave_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 12877)] Analyzing module FlowCCUnsafeByToggle (library work)
W: Verilog-2010: [H:/PANGO_EDA/my_project/top.v(line number: 12908)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 12949)] Analyzing module DataCache (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 13803)] Analyzing module InstructionCache (library work)
I: [H:/PANGO_EDA/my_project/top.v(line number: 13855)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 13855)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 13855)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 13870)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 13870)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 13870)] Convert attribute name from syn_keep to PAP_KEEP
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 14102)] Analyzing module PulseCCByToggle (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 14155)] Analyzing module VgaCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 14281)] Analyzing module BufferCC_3 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 14300)] Analyzing module VideoDma (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 14784)] Analyzing module StreamFifo (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 14938)] Analyzing module UartCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 15067)] Analyzing module InterruptCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 15094)] Analyzing module Timer_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 15140)] Analyzing module Timer (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 15186)] Analyzing module Prescaler (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 15209)] Analyzing module BufferCC_4 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 15237)] Analyzing module BufferCC_6 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 15256)] Analyzing module SdramCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 16471)] Analyzing module StreamFifo_4 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 16565)] Analyzing module BufferCC_7 (library work)
W: Verilog-2010: [H:/PANGO_EDA/my_project/top.v(line number: 16575)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 16591)] Analyzing module BufferCC_9 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 16615)] Analyzing module BufferCC_8 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 16639)] Analyzing module BufferCC_10 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 16658)] Analyzing module StreamFifoCC (library work)
I: [H:/PANGO_EDA/my_project/top.v(line number: 16705)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 16705)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 16705)] Convert attribute name from syn_keep to PAP_KEEP
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 16890)] Analyzing module UartCtrlRx (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 17184)] Analyzing module UartCtrlTx (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 17424)] Analyzing module StreamFifoLowLatency_3 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 17477)] Analyzing module BufferCC_13 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 17501)] Analyzing module BufferCC_12 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 17525)] Analyzing module BufferCC_11 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 17549)] Analyzing module BufferCC_14 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 17573)] Analyzing module StreamFifo_5 (library work)
E: Parsing ERROR.
Executing : .rtl_analyze -work work -include_path {H:/PANGO_EDA/my_project/first_try} H:/PANGO_EDA/my_project/top.v successfully.
I: Module "VexRiscv" is set as top module.
Program Error Out.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Feb 24 21:59:30 2025
Action compile: Peak memory pool usage is 135 MB
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/first_try/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/top.v". 


Process "Compile" started.
Current time: Mon Feb 24 22:00:27 2025
Compiling architecture definition.
Analyzing project file 'H:/PANGO_EDA/my_project/first_try/first_try.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {H:/PANGO_EDA/my_project/first_try} H:/PANGO_EDA/my_project/top.v
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/top.v
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 8)] Analyzing module top (library work)
W: Verilog-2010: [H:/PANGO_EDA/my_project/top.v(line number: 1463)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 2072)] Analyzing module Apb3Router (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 2203)] Analyzing module Apb3Decoder (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 2255)] Analyzing module Axi4SharedArbiter_2 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 2517)] Analyzing module Axi4SharedArbiter_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 2894)] Analyzing module Axi4SharedArbiter (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 3222)] Analyzing module Axi4ReadOnlyDecoder_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 3369)] Analyzing module Axi4SharedDecoder (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 3737)] Analyzing module Axi4ReadOnlyDecoder (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 3920)] Analyzing module SystemDebugger (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 4007)] Analyzing module JtagBridge (library work)
W: Verilog-2010: [H:/PANGO_EDA/my_project/top.v(line number: 4146)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 4735)] Analyzing module BufferCC_2 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 4754)] Analyzing module VexRiscv (library work)
I: [H:/PANGO_EDA/my_project/top.v(line number: 5259)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 5259)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 5259)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 5261)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 5261)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 5261)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 5332)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 5332)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 5332)] Convert attribute name from syn_keep to PAP_KEEP
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 9899)] Analyzing module Axi4VgaCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 10249)] Analyzing module Apb3UartCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 10668)] Analyzing module PinsecTimerCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 11139)] Analyzing module Apb3Gpio (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 11231)] Analyzing module Axi4SharedToApb3Bridge (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 11457)] Analyzing module Axi4SharedSdramCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 11934)] Analyzing module Axi4SharedOnChipRam (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 12298)] Analyzing module BufferCC (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 12318)] Analyzing module StreamArbiter (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 12394)] Analyzing module StreamArbiter_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 12543)] Analyzing module StreamFifoLowLatency_2 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 12578)] Analyzing module StreamArbiter_2 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 12672)] Analyzing module Axi4ReadOnlyErrorSlave (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 12729)] Analyzing module Axi4SharedErrorSlave (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 12818)] Analyzing module Axi4ReadOnlyErrorSlave_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 12877)] Analyzing module FlowCCUnsafeByToggle (library work)
W: Verilog-2010: [H:/PANGO_EDA/my_project/top.v(line number: 12908)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 12949)] Analyzing module DataCache (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 13803)] Analyzing module InstructionCache (library work)
I: [H:/PANGO_EDA/my_project/top.v(line number: 13855)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 13855)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 13855)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 13870)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 13870)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 13870)] Convert attribute name from syn_keep to PAP_KEEP
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 14102)] Analyzing module PulseCCByToggle (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 14155)] Analyzing module VgaCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 14281)] Analyzing module BufferCC_3 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 14300)] Analyzing module VideoDma (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 14784)] Analyzing module StreamFifo (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 14938)] Analyzing module UartCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 15067)] Analyzing module InterruptCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 15094)] Analyzing module Timer_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 15140)] Analyzing module Timer (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 15186)] Analyzing module Prescaler (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 15209)] Analyzing module BufferCC_4 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 15237)] Analyzing module BufferCC_6 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 15256)] Analyzing module SdramCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 16471)] Analyzing module StreamFifo_4 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 16565)] Analyzing module BufferCC_7 (library work)
W: Verilog-2010: [H:/PANGO_EDA/my_project/top.v(line number: 16575)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 16591)] Analyzing module BufferCC_9 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 16615)] Analyzing module BufferCC_8 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 16639)] Analyzing module BufferCC_10 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 16658)] Analyzing module StreamFifoCC (library work)
I: [H:/PANGO_EDA/my_project/top.v(line number: 16705)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 16705)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 16705)] Convert attribute name from syn_keep to PAP_KEEP
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 16890)] Analyzing module UartCtrlRx (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 17184)] Analyzing module UartCtrlTx (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 17424)] Analyzing module StreamFifoLowLatency_3 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 17477)] Analyzing module BufferCC_13 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 17501)] Analyzing module BufferCC_12 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 17525)] Analyzing module BufferCC_11 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 17549)] Analyzing module BufferCC_14 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 17573)] Analyzing module StreamFifo_5 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {H:/PANGO_EDA/my_project/first_try} H:/PANGO_EDA/my_project/top.v successfully.
I: Module "top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.471s wall, 0.016s user + 0.016s system = 0.031s CPU (2.1%)

Start rtl-elaborate.
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 8)] Elaborating module top
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 772)] Elaborating instance io_asyncReset_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 12298)] Elaborating module BufferCC
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 777)] Elaborating instance resetCtrl_axiReset_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 12298)] Elaborating module BufferCC
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 782)] Elaborating instance axi_ram
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 11934)] Elaborating module Axi4SharedOnChipRam
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 809)] Elaborating instance axi_sdramCtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 11457)] Elaborating module Axi4SharedSdramCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 11625)] Elaborating instance ctrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 15256)] Elaborating module SdramCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 15530)] Elaborating instance chip_backupIn_fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 17424)] Elaborating module StreamFifoLowLatency_3
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 17450)] Elaborating instance fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 17573)] Elaborating module StreamFifo_5
W: Sdm-2008: The attribute named ram_style is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 847)] Elaborating instance axi_apbBridge
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 11231)] Elaborating module Axi4SharedToApb3Bridge
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 882)] Elaborating instance axi_gpioACtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 11139)] Elaborating module Apb3Gpio
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 11166)] Elaborating instance io_gpio_read_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 15237)] Elaborating module BufferCC_6
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 898)] Elaborating instance axi_gpioBCtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 11139)] Elaborating module Apb3Gpio
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 914)] Elaborating instance axi_timerCtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 10668)] Elaborating module PinsecTimerCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 10742)] Elaborating instance io_external_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 15209)] Elaborating module BufferCC_4
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 10750)] Elaborating instance prescaler_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 15186)] Elaborating module Prescaler
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 10757)] Elaborating instance timerA
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 15140)] Elaborating module Timer
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 10766)] Elaborating instance timerB
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 15094)] Elaborating module Timer_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 10775)] Elaborating instance timerC
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 15094)] Elaborating module Timer_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 10784)] Elaborating instance timerD
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 15094)] Elaborating module Timer_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 10793)] Elaborating instance interruptCtrl_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 15067)] Elaborating module InterruptCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 929)] Elaborating instance axi_uartCtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 10249)] Elaborating module Apb3UartCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 10350)] Elaborating instance uartCtrl_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 14938)] Elaborating module UartCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 14982)] Elaborating instance tx
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 17184)] Elaborating module UartCtrlTx
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 14996)] Elaborating instance rx
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 16890)] Elaborating module UartCtrlRx
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 16969)] Elaborating instance io_rxd_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 17549)] Elaborating module BufferCC_14
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 10369)] Elaborating instance bridge_write_streamUnbuffered_queueWithOccupancy
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 14784)] Elaborating module StreamFifo
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 10382)] Elaborating instance axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 14784)] Elaborating module StreamFifo
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 943)] Elaborating instance axi_vgaCtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 9899)] Elaborating module Axi4VgaCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 9996)] Elaborating instance dma
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 14300)] Elaborating module VideoDma
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 14424)] Elaborating instance rspArea_fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 16658)] Elaborating module StreamFifoCC
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 16760)] Elaborating instance popToPushGray_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 17525)] Elaborating module BufferCC_11
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 16766)] Elaborating instance bufferCC_15
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 17501)] Elaborating module BufferCC_12
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 16772)] Elaborating instance pushToPopGray_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 17477)] Elaborating module BufferCC_13
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 14439)] Elaborating instance rspArea_frameClockArea_popCmdGray_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 16639)] Elaborating module BufferCC_10
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 10018)] Elaborating instance run_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 14281)] Elaborating module BufferCC_3
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 10024)] Elaborating instance vga_ctrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 14155)] Elaborating module VgaCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 10052)] Elaborating instance pulseCCByToggle_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 14102)] Elaborating module PulseCCByToggle
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 14118)] Elaborating instance bufferCC_15
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 16615)] Elaborating module BufferCC_8
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 14124)] Elaborating instance inArea_target_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 16591)] Elaborating module BufferCC_9
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 973)] Elaborating instance axi_core_cpu
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 4754)] Elaborating module VexRiscv
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 6265)] Elaborating instance IBusCachedPlugin_cache
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 13803)] Elaborating module InstructionCache
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 6309)] Elaborating instance dataCache_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 12949)] Elaborating module DataCache
W: Verilog-2024: [H:/PANGO_EDA/my_project/top.v(line number: 12949)] Give an initial value for the no drive output pin io_cpu_writeBack_exclusiveOk in graph of sdm module DataCache
W: Verilog-2024: [H:/PANGO_EDA/my_project/top.v(line number: 12949)] Give an initial value for the no drive output pin io_cpu_writesPending in graph of sdm module DataCache
W: Verilog-2036: [H:/PANGO_EDA/my_project/top.v(line number: 6265)] Net IBusCachedPlugin_cache_io_cpu_fetch_isRemoved connected to input port of module instance top.axi_core_cpu.IBusCachedPlugin_cache has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/top.v(line number: 6265)] Net IBusCachedPlugin_mmuBus_rsp_bypassTranslation connected to input port of module instance top.axi_core_cpu.IBusCachedPlugin_cache has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/top.v(line number: 6309)] Net DBusCachedPlugin_mmuBus_rsp_bypassTranslation connected to input port of module instance top.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/top.v(line number: 6309)] Net dataCache_1_io_cpu_writeBack_fence_SW connected to input port of module instance top.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/top.v(line number: 6309)] Net dataCache_1_io_cpu_writeBack_fence_SR connected to input port of module instance top.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/top.v(line number: 6309)] Net dataCache_1_io_cpu_writeBack_fence_SO connected to input port of module instance top.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/top.v(line number: 6309)] Net dataCache_1_io_cpu_writeBack_fence_SI connected to input port of module instance top.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/top.v(line number: 6309)] Net dataCache_1_io_cpu_writeBack_fence_PW connected to input port of module instance top.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/top.v(line number: 6309)] Net dataCache_1_io_cpu_writeBack_fence_PR connected to input port of module instance top.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/top.v(line number: 6309)] Net dataCache_1_io_cpu_writeBack_fence_PO connected to input port of module instance top.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/top.v(line number: 6309)] Net dataCache_1_io_cpu_writeBack_fence_PI connected to input port of module instance top.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/top.v(line number: 6309)] Net dataCache_1_io_cpu_writeBack_fence_FM connected to input port of module instance top.axi_core_cpu.dataCache_1 has no driver, tie it to 0
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 1008)] Elaborating instance io_coreInterrupt_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 4735)] Elaborating module BufferCC_2
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 1014)] Elaborating instance jtagBridge_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 4007)] Elaborating module JtagBridge
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 4135)] Elaborating instance flowCCUnsafeByToggle_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 12877)] Elaborating module FlowCCUnsafeByToggle
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 12902)] Elaborating instance inputArea_target_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 16565)] Elaborating module BufferCC_7
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 1030)] Elaborating instance systemDebugger_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 3920)] Elaborating module SystemDebugger
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 1050)] Elaborating instance axi4ReadOnlyDecoder_2
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 3737)] Elaborating module Axi4ReadOnlyDecoder
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 3806)] Elaborating instance errorSlave
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 12818)] Elaborating module Axi4ReadOnlyErrorSlave_1
W: Verilog-2024: [H:/PANGO_EDA/my_project/top.v(line number: 12818)] Give an initial value for the no drive output pin io_axi_r_payload_data in graph of sdm module Axi4ReadOnlyErrorSlave_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 1090)] Elaborating instance dbus_axi_decoder
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 3369)] Elaborating module Axi4SharedDecoder
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 3513)] Elaborating instance errorSlave
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 12729)] Elaborating module Axi4SharedErrorSlave
W: Verilog-2024: [H:/PANGO_EDA/my_project/top.v(line number: 12729)] Give an initial value for the no drive output pin io_axi_r_payload_data in graph of sdm module Axi4SharedErrorSlave
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 1178)] Elaborating instance axi_vgaCtrl_io_axi_decoder
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 3222)] Elaborating module Axi4ReadOnlyDecoder_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 3273)] Elaborating instance errorSlave
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 12672)] Elaborating module Axi4ReadOnlyErrorSlave
W: Verilog-2024: [H:/PANGO_EDA/my_project/top.v(line number: 12672)] Give an initial value for the no drive output pin io_axi_r_payload_data in graph of sdm module Axi4ReadOnlyErrorSlave
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 1204)] Elaborating instance axi_ram_io_axi_arbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 2894)] Elaborating module Axi4SharedArbiter
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 3043)] Elaborating instance cmdArbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 12578)] Elaborating module StreamArbiter_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 3073)] Elaborating instance cmdRouteFork_thrown_translated_fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 12543)] Elaborating module StreamFifoLowLatency_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 12560)] Elaborating instance fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 16471)] Elaborating module StreamFifo_4
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 1267)] Elaborating instance axi_sdramCtrl_io_axi_arbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 2517)] Elaborating module Axi4SharedArbiter_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 2689)] Elaborating instance cmdArbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 12394)] Elaborating module StreamArbiter_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 2727)] Elaborating instance cmdRouteFork_thrown_translated_fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 12543)] Elaborating module StreamFifoLowLatency_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 1343)] Elaborating instance axi_apbBridge_io_axi_arbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 2255)] Elaborating module Axi4SharedArbiter_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 2371)] Elaborating instance cmdArbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 12318)] Elaborating module StreamArbiter
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 2392)] Elaborating instance cmdRouteFork_thrown_translated_fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 12543)] Elaborating module StreamFifoLowLatency_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 1393)] Elaborating instance io_apb_decoder
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 2203)] Elaborating module Apb3Decoder
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 1411)] Elaborating instance apb3Router_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 2072)] Elaborating module Apb3Router
W: [H:/PANGO_EDA/my_project/top.v(line number: 1464)] Lvalue in procedural assign is not memory, ignore it.
W: Verilog-2036: [H:/PANGO_EDA/my_project/top.v(line number: 809)] Net io_sdram_DQ_read connected to input port of module instance top.axi_sdramCtrl has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/top.v(line number: 898)] Net io_gpioB_read connected to input port of module instance top.axi_gpioBCtrl has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/top.v(line number: 943)] Net io_vgaClk connected to input port of module instance top.axi_vgaCtrl has no driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 65)] Net led[0] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 65)] Net led[1] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 65)] Net led[2] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[3] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[4] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[5] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[6] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[7] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[8] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[9] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[10] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[11] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[13] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[14] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[15] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[16] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[17] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[18] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[19] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[23] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[24] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[25] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[26] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[27] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[28] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[29] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[30] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[31] in top(original module top) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.209s wall, 0.125s user + 0.094s system = 0.219s CPU (104.6%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.201s wall, 0.203s user + 0.000s system = 0.203s CPU (100.9%)

Start rtl-infer.
Start DFF-inference.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : DFF-inference successfully.
W: Loop was found during constant probe.
I: Sdm-0001: [H:/PANGO_EDA/my_project/top.v(line number: 12073)] Found Ram ram_symbol3, depth=131072, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/top.v(line number: 12073)] Found Ram ram_symbol0, depth=131072, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/top.v(line number: 12073)] Found Ram ram_symbol1, depth=131072, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/top.v(line number: 12073)] Found Ram ram_symbol2, depth=131072, width=8.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Sdm-0001: [H:/PANGO_EDA/my_project/top.v(line number: 6259)] Found Ram RegFilePlugin_regFile, depth=32, width=32.
I: Sdm-0001: [H:/PANGO_EDA/my_project/top.v(line number: 6259)] Found Ram RegFilePlugin_regFile, depth=32, width=32.
I: Removed inst jtag_writeArea_data that is redundant to jtag_tap_bypass.
I: Sdm-0001: [H:/PANGO_EDA/my_project/top.v(line number: 14834)] Found Ram logic_ram, depth=16, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/top.v(line number: 13914)] Found Ram banks_0, depth=1024, width=32.
I: Sdm-0001: [H:/PANGO_EDA/my_project/top.v(line number: 13926)] Found Ram ways_0_tags, depth=128, width=22.
I: Sdm-0001: [H:/PANGO_EDA/my_project/top.v(line number: 13202)] Found Ram ways_0_data_symbol2, depth=1024, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/top.v(line number: 13202)] Found Ram ways_0_data_symbol3, depth=1024, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/top.v(line number: 13184)] Found Ram ways_0_tags, depth=128, width=22.
I: Sdm-0001: [H:/PANGO_EDA/my_project/top.v(line number: 13202)] Found Ram ways_0_data_symbol1, depth=1024, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/top.v(line number: 13202)] Found Ram ways_0_data_symbol0, depth=1024, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/top.v(line number: 16748)] Found Ram ram, depth=512, width=33.
Executing : rtl-infer successfully. Time elapsed: 2.128s wall, 1.250s user + 0.750s system = 2.000s CPU (94.0%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.034s wall, 0.031s user + 0.000s system = 0.031s CPU (92.8%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.228s wall, 0.219s user + 0.000s system = 0.219s CPU (96.0%)

Start FSM inference.
I: FSM phase_fsm[1:0] inferred.
FSM phase_fsm[1:0] STG:
Number of reachable states: 3
Input nets: N144 io_apb_PREADY when_Axi4SharedToApb3Bridge_l91 when_Axi4SharedToApb3Bridge_l97 
S0(00)-->S1(01): xx10
S0(00)-->S2(10): xx11
S1(01)-->S2(10): x1xx
S0(00)-->S2(10): x111
S1(01)-->S2(10): x111
S2(10)-->S0(00): 1xxx

W: Loop was found during constant probe.
I: FSM IBusCachedPlugin_injector_port_state_fsm[2:0] inferred.
FSM IBusCachedPlugin_injector_port_state_fsm[2:0] STG:
Number of reachable states: 5
Input nets: DebugPlugin_injectionPort_valid IBusCachedPlugin_iBusRsp_output_valid N1287 N1297 N1515 N1636 N5527 N5530 when_CsrPlugin_l1527 when_HazardSimplePlugin_l105 when_HazardSimplePlugin_l108 
S0(000)-->S1(001): 1xxxxxxxxxx
S1(001)-->S2(010): xxxxxxxxxxx
S2(010)-->S3(011): xxxxxxxxxxx
S3(011)-->S4(100): xxxx00xx011
S3(011)-->S4(100): xxx000x001x
S3(011)-->S4(100): xx0x000x0x1
S3(011)-->S4(100): xx0000000xx
S4(100)-->S0(000): xxxxxxxxxxx

I: FSM CsrPlugin_interrupt_code_fsm[3:0] inferred.
FSM CsrPlugin_interrupt_code_fsm[3:0] STG:
Number of reachable states: 3
Input nets: N4955 N5092 N5094 
S0(0011)-->S0(0011): x1x
S1(0111)-->S0(0011): x1x
S2(1011)-->S0(0011): x1x
S0(0011)-->S1(0111): xx1
S1(0111)-->S1(0111): xx1
S2(1011)-->S1(0111): xx1
S0(0011)-->S2(1011): 1xx
S1(0111)-->S2(1011): 1xx
S2(1011)-->S2(1011): 1xx

W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: FSM jtag_tap_fsm_state_fsm[3:0] inferred.
FSM jtag_tap_fsm_state_fsm[3:0] STG:
Number of reachable states: 15
Input nets: io_jtag_tms 
S1(0001)-->S9(1001): 1
S0(0000)-->S1(0001): 0
S1(0001)-->S1(0001): 0
S2(0010)-->S3(0011): 0
S3(0011)-->S5(0101): 1
S0(0000)-->S0(0000): 1
S2(0010)-->S0(0000): 1
S4(0100)-->S4(0100): 0
S4(0100)-->S5(0101): 1
S5(0101)-->S6(0110): 0
S6(0110)-->S6(0110): 0
S6(0110)-->S7(0111): 1
S5(0101)-->S8(1000): 1
S7(0111)-->S8(1000): 1
S3(0011)-->S4(0100): 0
S7(0111)-->S4(0100): 0
S8(1000)-->S9(1001): 1
S9(1001)-->S2(0010): 1
S9(1001)-->S10(1010): 0
S10(1010)-->S11(1011): 0
S11(1011)-->S11(1011): 0
S10(1010)-->S12(1100): 1
S11(1011)-->S12(1100): 1
S13(1101)-->S14(1110): 1
S12(1100)-->S13(1101): 0
S13(1101)-->S13(1101): 0
S12(1100)-->S1(0001): 1
S14(1110)-->S1(0001): 1
S10(1010)-->S11(1011): 0
S14(1110)-->S11(1011): 0
S0(0000)-->S1(0001): 0
S8(1000)-->S1(0001): 0

I: FSM frontend_state_fsm[1:0] inferred.
FSM frontend_state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N1174 N1179 bubbleInserter_cmd_ready bubbleInserter_cmd_valid 
S0(00)-->S1(01): x1xx
S1(01)-->S2(10): 1xxx
S2(10)-->S3(11): xx1x
S2(10)-->S3(11): xxx0

I: FSM stateMachine_state_fsm[2:0] inferred.
FSM stateMachine_state_fsm[2:0] STG:
Number of reachable states: 5
Input nets: N161 N168 clockDivider_counter_willOverflow io_write_valid when_UartCtrlTx_l58 when_UartCtrlTx_l76 
S0(000)-->S1(001): xxxx1x
S1(001)-->S2(010): xx1xxx
S2(010)-->S3(011): x1xxx0
S2(010)-->S4(100): x1xxx1
S3(011)-->S4(100): xx1xxx
S2(010)-->S4(100): x11xx1
S3(011)-->S4(100): x11xx1
S4(100)-->S0(000): 1xx0xx
S4(100)-->S1(001): 1xx1xx

I: FSM stateMachine_state_fsm[2:0] inferred.
FSM stateMachine_state_fsm[2:0] STG:
Number of reachable states: 5
Input nets: N246 N257 sampler_tick when_UartCtrlRx_l43 when_UartCtrlRx_l93 when_UartCtrlRx_l103 when_UartCtrlRx_l113 when_UartCtrlRx_l125 
S0(000)-->S1(001): xxxx1xxx
S1(001)-->S0(000): xx11x1xx
S1(001)-->S2(010): xx11x0xx
S2(010)-->S3(011): x1xxxx0x
S2(010)-->S4(100): x1xxxx1x
S3(011)-->S4(100): xx11xxx1
S1(001)-->S0(000): xx11x1x0
S3(011)-->S0(000): xx11x1x0
S4(100)-->S0(000): 1x11xxxx
S4(100)-->S0(000): xx11x0xx
S3(011)-->S0(000): xx11x0x0

Executing : FSM inference successfully. Time elapsed: 0.289s wall, 0.266s user + 0.016s system = 0.281s CPU (97.4%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N95 (bmsWIDEMUX).
I: Constant propagation done on N362 (bmsPMUX).
I: Constant propagation done on N114 (bmsWIDEMUX).
I: Constant propagation done on N249 (bmsPMUX).
I: Constant propagation done on N94 (bmsWIDEMUX).
I: Constant propagation done on N67 (bmsWIDEINV).
I: Constant propagation done on N346 (bmsPMUX).
I: Constant propagation done on N68_2 (bmsREDAND).
I: Constant propagation done on N68_3 (bmsREDAND).
I: Constant propagation done on N68_4 (bmsREDAND).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.490s wall, 0.406s user + 0.062s system = 0.469s CPU (95.7%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:8s
Action compile: CPU time elapsed is 0h:0m:4s
Action compile: Process CPU time elapsed is 0h:0m:4s
Current time: Mon Feb 24 22:00:34 2025
Action compile: Peak memory pool usage is 226 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Feb 24 22:00:34 2025
Compiling architecture definition.
Analyzing project file 'H:/PANGO_EDA/my_project/first_try/first_try.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
W: ConstraintEditor-4030: No constraint files found, so all ports are unspecified I/O constraint.
Constraint check end.
C: SDC-2025: Clock source 'n:io_jtag_tck' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports io_jtag_tck
Executing : get_ports io_jtag_tck successfully.
Executing : create_clock -name top|io_jtag_tck [get_ports io_jtag_tck] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top|io_jtag_tck [get_ports io_jtag_tck] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|io_jtag_tck
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|io_jtag_tck successfully.
C: SDC-2025: Clock source 'n:io_axiClk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports io_axiClk
Executing : get_ports io_axiClk successfully.
Executing : create_clock -name top|io_axiClk [get_ports io_axiClk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top|io_axiClk [get_ports io_axiClk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group top|io_axiClk
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group top|io_axiClk successfully.
Start pre-mapping.
I: Constant propagation done on axi_core_cpu/N127 (bmsWIDEINV).
I: Constant propagation done on axi_core_cpu/N718 (bmsWIDEINV).
I: Removed bmsWIDEDFFRSE inst decode_to_execute_IS_RS2_SIGNED that is redundant to decode_to_execute_IS_RS1_SIGNED
I: Constant propagation done on axi_core_cpu/N927 (bmsWIDEINV).
I: Constant propagation done on axi_core_cpu/N5543 (bmsREDAND).
I: Constant propagation done on axi_core_cpu/N5547 (bmsREDAND).
I: Constant propagation done on axi_core_cpu/N1673[12:11] (bmsWIDEMUX).
I: Constant propagation done on axi_core_cpu/N5552 (bmsREDOR).
I: Constant propagation done on axi_core_cpu/N5553 (bmsREDOR).
I: Constant propagation done on axi_core_cpu/dataCache_1/N48 (bmsWIDEMUX).
I: Constant propagation done on axi_core_cpu/dataCache_1/N55 (bmsREDOR).
I: Encoding type of FSM 'phase_fsm[1:0]' is: onehot.
I: [H:/PANGO_EDA/my_project/top.v(line number:11405)] The user initial state for regs on FSM phase_fsm[1:0] is 00 and be encoded 001.
I: Encoding table of FSM 'phase_fsm[1:0]':
I: from  axi_apbBridge/phase[1] axi_apbBridge/phase[0]
I: to  axi_apbBridge/phase_2 axi_apbBridge/phase_1 axi_apbBridge/phase_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'CsrPlugin_interrupt_code_fsm[3:0]' is: onehot.
W: [H:/PANGO_EDA/my_project/top.v(line number:9517)] The forced initial state for regs on FSM CsrPlugin_interrupt_code_fsm[3:0] is 0011 and be encoded 001.
I: Encoding table of FSM 'CsrPlugin_interrupt_code_fsm[3:0]':
I: from  axi_core_cpu/CsrPlugin_interrupt_code[3] axi_core_cpu/CsrPlugin_interrupt_code[2] axi_core_cpu/CsrPlugin_interrupt_code[1] axi_core_cpu/CsrPlugin_interrupt_code[0]
I: to  axi_core_cpu/CsrPlugin_interrupt_code_2 axi_core_cpu/CsrPlugin_interrupt_code_1 axi_core_cpu/CsrPlugin_interrupt_code_0
I: 0011 => 001
I: 0111 => 010
I: 1011 => 100
I: Encoding type of FSM 'IBusCachedPlugin_injector_port_state_fsm[2:0]' is: onehot.
I: [H:/PANGO_EDA/my_project/top.v(line number:9249)] The user initial state for regs on FSM IBusCachedPlugin_injector_port_state_fsm[2:0] is 000 and be encoded 00001.
I: Encoding table of FSM 'IBusCachedPlugin_injector_port_state_fsm[2:0]':
I: from  axi_core_cpu/IBusCachedPlugin_injector_port_state[2] axi_core_cpu/IBusCachedPlugin_injector_port_state[1] axi_core_cpu/IBusCachedPlugin_injector_port_state[0]
I: to  axi_core_cpu/IBusCachedPlugin_injector_port_state_4 axi_core_cpu/IBusCachedPlugin_injector_port_state_3 axi_core_cpu/IBusCachedPlugin_injector_port_state_2 axi_core_cpu/IBusCachedPlugin_injector_port_state_1 axi_core_cpu/IBusCachedPlugin_injector_port_state_0
I: 000 => 00001
I: 001 => 00010
I: 010 => 00100
I: 011 => 01000
I: 100 => 10000
I: Encoding type of FSM 'frontend_state_fsm[1:0]' is: onehot.
I: [H:/PANGO_EDA/my_project/top.v(line number:16014)] The user initial state for regs on FSM frontend_state_fsm[1:0] is 00 and be encoded 0001.
I: Encoding table of FSM 'frontend_state_fsm[1:0]':
I: from  axi_sdramCtrl/ctrl/frontend_state[1] axi_sdramCtrl/ctrl/frontend_state[0]
I: to  axi_sdramCtrl/ctrl/frontend_state_3 axi_sdramCtrl/ctrl/frontend_state_2 axi_sdramCtrl/ctrl/frontend_state_1 axi_sdramCtrl/ctrl/frontend_state_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Encoding type of FSM 'stateMachine_state_fsm[2:0]' is: onehot.
I: [H:/PANGO_EDA/my_project/top.v(line number:17054)] The user initial state for regs on FSM stateMachine_state_fsm[2:0] is 000 and be encoded 00001.
I: Encoding table of FSM 'stateMachine_state_fsm[2:0]':
I: from  axi_uartCtrl/uartCtrl_1/rx/stateMachine_state[2] axi_uartCtrl/uartCtrl_1/rx/stateMachine_state[1] axi_uartCtrl/uartCtrl_1/rx/stateMachine_state[0]
I: to  axi_uartCtrl/uartCtrl_1/rx/stateMachine_state_4 axi_uartCtrl/uartCtrl_1/rx/stateMachine_state_3 axi_uartCtrl/uartCtrl_1/rx/stateMachine_state_2 axi_uartCtrl/uartCtrl_1/rx/stateMachine_state_1 axi_uartCtrl/uartCtrl_1/rx/stateMachine_state_0
I: 000 => 00001
I: 001 => 00010
I: 010 => 00100
I: 011 => 01000
I: 100 => 10000
I: Encoding type of FSM 'stateMachine_state_fsm[2:0]' is: onehot.
I: [H:/PANGO_EDA/my_project/top.v(line number:17342)] The user initial state for regs on FSM stateMachine_state_fsm[2:0] is 000 and be encoded 00001.
I: Encoding table of FSM 'stateMachine_state_fsm[2:0]':
I: from  axi_uartCtrl/uartCtrl_1/tx/stateMachine_state[2] axi_uartCtrl/uartCtrl_1/tx/stateMachine_state[1] axi_uartCtrl/uartCtrl_1/tx/stateMachine_state[0]
I: to  axi_uartCtrl/uartCtrl_1/tx/stateMachine_state_4 axi_uartCtrl/uartCtrl_1/tx/stateMachine_state_3 axi_uartCtrl/uartCtrl_1/tx/stateMachine_state_2 axi_uartCtrl/uartCtrl_1/tx/stateMachine_state_1 axi_uartCtrl/uartCtrl_1/tx/stateMachine_state_0
I: 000 => 00001
I: 001 => 00010
I: 010 => 00100
I: 011 => 01000
I: 100 => 10000
I: Encoding type of FSM 'jtag_tap_fsm_state_fsm[3:0]' is: onehot.
W: [H:/PANGO_EDA/my_project/top.v(line number:4686)] The forced initial state for regs on FSM jtag_tap_fsm_state_fsm[3:0] is 0000 and be encoded 000000000000001.
I: Encoding table of FSM 'jtag_tap_fsm_state_fsm[3:0]':
I: from  jtagBridge_1/jtag_tap_fsm_state[3] jtagBridge_1/jtag_tap_fsm_state[2] jtagBridge_1/jtag_tap_fsm_state[1] jtagBridge_1/jtag_tap_fsm_state[0]
I: to  jtagBridge_1/jtag_tap_fsm_state_14 jtagBridge_1/jtag_tap_fsm_state_13 jtagBridge_1/jtag_tap_fsm_state_12 jtagBridge_1/jtag_tap_fsm_state_11 jtagBridge_1/jtag_tap_fsm_state_10 jtagBridge_1/jtag_tap_fsm_state_9 jtagBridge_1/jtag_tap_fsm_state_8 jtagBridge_1/jtag_tap_fsm_state_7 jtagBridge_1/jtag_tap_fsm_state_6 jtagBridge_1/jtag_tap_fsm_state_5 jtagBridge_1/jtag_tap_fsm_state_4 jtagBridge_1/jtag_tap_fsm_state_3 jtagBridge_1/jtag_tap_fsm_state_2 jtagBridge_1/jtag_tap_fsm_state_1 jtagBridge_1/jtag_tap_fsm_state_0
I: 0000 => 000000000000001
I: 0001 => 000000000000010
I: 0010 => 000000000000100
I: 0011 => 000000000001000
I: 0100 => 000000000010000
I: 0101 => 000000000100000
I: 0110 => 000000001000000
I: 0111 => 000000010000000
I: 1000 => 000000100000000
I: 1001 => 000001000000000
I: 1010 => 000010000000000
I: 1011 => 000100000000000
I: 1100 => 001000000000000
I: 1101 => 010000000000000
I: 1110 => 100000000000000
W: Removed bmsWIDEDFFRSE inst execute_to_memory_BRANCH_CALC[31:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst loader_waysAllocator[0] that is stuck at constant 1.
Executing : pre-mapping successfully. Time elapsed: 0.395s wall, 0.344s user + 0.031s system = 0.375s CPU (95.0%)

Start mod-gen.
W: Public-4008: Instance 'rx/_zz_io_rts' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'rspArea_fifo/popCC_ptrToOccupancy[9:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_vgaCtrl_io_axi_ar_rData_prot[2:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_burst[1:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_id[3:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_len[7:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_size[2:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_apbBridge_io_axi_arbiter_io_output_w_rData_last' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_w_rData_last' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_w_s2mPipe_rData_last' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_rData_data[31:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_rData_last' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_rData_strb[3:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data[31:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_last' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_strb[3:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_vgaCtrl_io_axi_ar_rData_cache[3:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_apbBridge/id[3:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/bridge_writeRsp_rData_id[3:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_ADDR[9:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_ADDR[10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_ADDR[12:11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_BA[1:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_CASn' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_CKE' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_DQM[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_DQM[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_DQ_writeEnable[15:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_DQ_write[15:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_RASn' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_WEn' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/frontend_rsp_rData_data[15:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/frontend_rsp_rData_mask[1:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/frontend_rsp_rData_rowColumn[12:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_vgaCtrl/_zz_io_timings_h_polarity' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_vgaCtrl/_zz_io_timings_v_polarity' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_vgaCtrl/vga_ctrl/h_sync' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_vgaCtrl/vga_ctrl/v_sync' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_core_cpu_dBus_cmd_rData_last that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_vgaCtrl_io_axi_ar_rData_addr[31:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_vgaCtrl_io_axi_ar_rData_addr[31:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_vgaCtrl_io_axi_ar_rData_addr[31:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_vgaCtrl_io_axi_ar_rData_addr[31:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_vgaCtrl_io_axi_ar_rData_addr[31:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_vgaCtrl_io_axi_ar_rData_len[7:0] at 0 that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_vgaCtrl_io_axi_ar_rData_len[7:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_vgaCtrl_io_axi_ar_rData_len[7:0] at 2 that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_vgaCtrl_io_axi_ar_rData_len[7:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_vgaCtrl_io_axi_ar_rData_len[7:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_vgaCtrl_io_axi_ar_rData_len[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_vgaCtrl_io_axi_ar_rData_len[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_vgaCtrl_io_axi_ar_rData_len[7:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_vgaCtrl_io_axi_ar_rData_size[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_vgaCtrl_io_axi_ar_rData_size[2:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_vgaCtrl_io_axi_ar_rData_size[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_core_cpu/IBusCachedPlugin_cache/decodeStage_mmuRsp_allowExecute that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_core_cpu/IBusCachedPlugin_cache/decodeStage_mmuRsp_exception that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_core_cpu/IBusCachedPlugin_cache/decodeStage_mmuRsp_isPaging that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_core_cpu/IBusCachedPlugin_cache/decodeStage_mmuRsp_refilling that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_core_cpu/dataCache_1/stageB_mmuRsp_allowRead that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_core_cpu/dataCache_1/stageB_mmuRsp_allowWrite that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_core_cpu/dataCache_1/stageB_mmuRsp_exception that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_core_cpu/dataCache_1/stageB_mmuRsp_isPaging that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_core_cpu/dataCache_1/stageB_mmuRsp_refilling that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 20 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 21 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 22 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 23 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 24 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 25 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 26 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 27 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 28 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 29 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 30 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 31 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 20 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 21 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 22 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 23 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 24 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 25 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 26 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 27 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 28 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 29 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 30 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 31 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/_zz_when_VgaCtrl_l229 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/_zz_when_VgaCtrl_l230 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/axi_vgaCtrl_dma_io_frame_payload_first that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/run_buffercc/buffers_1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/when_Stream_l445 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/_zz_when_Utils_l446 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/fifoPop_widthAdapter_counter_value[0] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_frameClockArea_popBeatCounter_value[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_frameClockArea_popBeatCounter_value[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_frameClockArea_popBeatCounter_value[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray[0] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray[1] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray[2] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray[3] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray[4] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray[5] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray[6] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popCC_addressGen_rValid that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popCC_popPtr[9:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popCC_popPtr[9:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popCC_popPtr[9:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popCC_popPtr[9:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popCC_popPtr[9:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popCC_popPtr[9:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popCC_popPtr[9:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popCC_popPtr[9:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popCC_popPtr[9:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popCC_popPtr[9:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/bufferCC_15/buffers_1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/vga_ctrl/h_colorEn that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/vga_ctrl/h_counter[11:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/vga_ctrl/h_counter[11:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/vga_ctrl/h_counter[11:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/vga_ctrl/h_counter[11:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/vga_ctrl/h_counter[11:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/vga_ctrl/h_counter[11:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/vga_ctrl/h_counter[11:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/vga_ctrl/h_counter[11:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/vga_ctrl/h_counter[11:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/vga_ctrl/h_counter[11:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/vga_ctrl/h_counter[11:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/vga_ctrl/h_counter[11:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/vga_ctrl/v_colorEn that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/vga_ctrl/v_counter[11:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/vga_ctrl/v_counter[11:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/vga_ctrl/v_counter[11:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/vga_ctrl/v_counter[11:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/vga_ctrl/v_counter[11:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/vga_ctrl/v_counter[11:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/vga_ctrl/v_counter[11:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/vga_ctrl/v_counter[11:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/vga_ctrl/v_counter[11:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/vga_ctrl/v_counter[11:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/vga_ctrl/v_counter[11:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/vga_ctrl/v_counter[11:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/pulseCCByToggle_1/inArea_target that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst jtagBridge_1/system_rsp_payload_error that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_core_cpu_dBus_cmd_m2sPipe_rData_last that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 20 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 21 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 22 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 23 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 24 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 25 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 26 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 27 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 28 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 29 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 30 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 31 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 20 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 21 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 22 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 23 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 24 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 25 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 26 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 27 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 28 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 29 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 30 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 31 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_id[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[7:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[7:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[7:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_size[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_size[2:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_burst[1:0] at 0 that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_burst[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/vga_run_regNext that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0[6:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0[6:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0[6:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0[6:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0[6:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0[6:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0[6:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_0[9:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_0[9:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_0[9:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_0[9:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_0[9:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_0[9:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_0[9:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_0[9:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_0[9:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_0[9:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/pulseCCByToggle_1/inArea_target_buffercc/buffers_0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rData_last that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_ram/unburstify_buffer_transaction_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_ram/unburstify_buffer_transaction_id[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_ram/unburstify_buffer_transaction_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_ram/unburstify_buffer_len[7:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_ram/unburstify_buffer_transaction_size[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_ram/unburstify_buffer_transaction_size[2:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_ram/unburstify_buffer_transaction_burst[1:0] at 0 that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_ram/unburstify_buffer_transaction_burst[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_1[6:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_1[6:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_1[6:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_1[6:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_1[6:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_1[6:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_1[6:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_1[9:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_1[9:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_1[9:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_1[9:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_1[9:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_1[9:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_1[9:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_1[9:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_1[9:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_1[9:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/pulseCCByToggle_1/inArea_target_buffercc/buffers_1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush[9:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush[9:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush[9:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush[9:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush[9:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush[9:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush[9:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush[9:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush[9:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush[9:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/pulseCCByToggle_1/outArea_target_regNext that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0[9:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0[9:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0[9:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0[9:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0[9:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0[9:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0[9:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0[9:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0[9:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0[9:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst _zz_2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_1[9:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_1[9:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_1[9:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_1[9:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_1[9:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_1[9:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_1[9:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_1[9:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_1[9:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_1[9:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/cmdActive that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/isActive that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/_zz_when_Utils_l446_8 that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/memCmdCounter[17:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/memCmdCounter[17:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/memCmdCounter[17:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/memCmdCounter[17:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/memCmdCounter[17:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/memCmdCounter[17:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/memCmdCounter[17:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/memCmdCounter[17:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/memCmdCounter[17:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/memCmdCounter[17:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/memCmdCounter[17:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/memCmdCounter[17:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/memCmdCounter[17:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/memCmdCounter[17:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/memCmdCounter[17:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/memCmdCounter[17:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/memCmdCounter[17:0] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/memCmdCounter[17:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_pushCmdGray[0] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_pushCmdGray[6] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_pushCmdGray[5] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_pushCmdGray[4] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_pushCmdGray[3] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_pushCmdGray[2] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_pushCmdGray[1] that is stuck at constant 0.
W: pmux inst 'axi_vgaCtrl/N206' has no active select, tie output to 0
I: Removed bmsADD inst axi_vgaCtrl/vga_ctrl/N29 that is redundant to axi_vgaCtrl/vga_ctrl/N17
I: Removed bmsWIDEDFFRSE inst axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[31:0] that is redundant to axi_core_cpu/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress[31:0]
I: Removed bmsWIDEDFFRSE inst axi_core_cpu/execute_to_memory_MEMORY_WR that is redundant to axi_core_cpu/dataCache_1/stageA_request_wr
I: Removed bmsWIDEDFFRSE inst axi_core_cpu/memory_to_writeBack_MEMORY_WR that is redundant to axi_core_cpu/dataCache_1/stageB_request_wr
W: Removed bmsWIDEDFFRSE inst toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_burst[1:0] at 0 that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_burst[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[7:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_size[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_size[2:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/unburstify_buffer_transaction_burst[1:0] at 0 that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/unburstify_buffer_transaction_burst[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/unburstify_buffer_transaction_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/unburstify_buffer_len[7:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/unburstify_buffer_transaction_size[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/unburstify_buffer_transaction_size[2:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/frontend_rsp_rData_context_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/frontend_rsp_rData_context_id[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_1_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_1_id[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_sdramCtrl/ctrl/chip_sdramCkeInternal that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_2_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_2_id[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_sdramCtrl/ctrl/chip_sdramCkeInternal_regNext that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_3_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_3_id[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_4_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_4_id[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_contextDelayed_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_contextDelayed_id[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 17 that is stuck at constant 0.
I: Removed bmsWIDEINV inst axi_sdramCtrl/N80 that is redundant to axi_ram/N67
W: Public-4008: Instance 'resetCtrl_axiReset_buffercc/buffers_0' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'resetCtrl_axiReset_buffercc/buffers_1' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_vgaCtrl/_zz_io_size[17:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_vgaCtrl/_zz_io_timings_h_colorEnd[11:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_vgaCtrl/_zz_io_timings_h_colorStart[11:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_vgaCtrl/_zz_io_timings_h_syncEnd[11:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_vgaCtrl/_zz_io_timings_h_syncStart[11:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_vgaCtrl/_zz_io_timings_v_colorEnd[11:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_vgaCtrl/_zz_io_timings_v_colorStart[11:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_vgaCtrl/_zz_io_timings_v_syncEnd[11:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_vgaCtrl/_zz_io_timings_v_syncStart[11:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_vgaCtrl/pulseCCByToggle_1/bufferCC_15/buffers_0' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_vgaCtrl/pulseCCByToggle_1/bufferCC_15/buffers_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_vgaCtrl/dma/pendingMemCmd_value[2:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_vgaCtrl/dma/pendingMemRsp[5:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_vgaCtrl/dma/rspArea_fifo/pushCC_pushPtrGray[9:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_vgaCtrl/dma/rspArea_fifo/pushCC_pushPtr[9:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_ram/unburstify_buffer_len[7:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/unburstify_buffer_len[7:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst toplevel_axi_vgaCtrl_io_axi_ar_rValid that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_core_cpu/CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl_io_axi_decoder/pendingSels[0] that is stuck at constant 0.
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol1_decode_breg that is redundant to axi_ram/ram_symbol0_decode_breg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol2_decode_breg that is redundant to axi_ram/ram_symbol0_decode_breg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_decode_breg that is redundant to axi_ram/ram_symbol0_decode_breg
I: Removed bmsDECODER inst axi_ram/ram_symbol1_decode_br that is redundant to axi_ram/ram_symbol0_decode_br
I: Removed bmsDECODER inst axi_ram/ram_symbol2_decode_br that is redundant to axi_ram/ram_symbol0_decode_br
I: Removed bmsDECODER inst axi_ram/ram_symbol3_decode_br that is redundant to axi_ram/ram_symbol0_decode_br
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl_io_axi_decoder/errorSlave/sendRsp that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl_io_axi_decoder/errorSlave/remaining[7:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl_io_axi_decoder/errorSlave/remaining[7:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl_io_axi_decoder/errorSlave/remaining[7:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl_io_axi_decoder/errorSlave/remaining[7:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl_io_axi_decoder/errorSlave/remaining[7:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl_io_axi_decoder/errorSlave/remaining[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl_io_axi_decoder/errorSlave/remaining[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl_io_axi_decoder/errorSlave/remaining[7:0] at 7 that is stuck at constant 0.
W: Public-4008: Instance 'axi_vgaCtrl_io_axi_decoder/pendingCmdCounter_value[2:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_vgaCtrl_io_axi_decoder/pendingError' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_0_6', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_0_7', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_1_0', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_1_1', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_1_2', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_1_3', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_1_4', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_1_5', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_1_6', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_1_7', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_2_0', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_2_1', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_2_2', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_2_3', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_2_4', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_2_5', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_2_6', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_2_7', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_3_0', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_3_1', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_3_2', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_3_3', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_3_4', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_3_5', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_3_6', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_3_7', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_4_0', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_4_1', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_4_2', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_4_3', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_4_4', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_4_5', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_4_6', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_4_7', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_5_0', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_5_1', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_5_2', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_5_3', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_5_4', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_5_5', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_5_6', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_5_7', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_6_0', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_6_1', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_6_2', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_6_3', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_6_4', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_6_5', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_6_6', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_6_7', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_7_0', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_7_1', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_7_2', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_7_3', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_7_4', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_7_5', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_7_6', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol2_7_7', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_0_0', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_0_1', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_0_2', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_0_3', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_0_4', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_0_5', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_0_6', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_0_7', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_1_0', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_1_1', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_1_2', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_1_3', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_1_4', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_1_5', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_1_6', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_1_7', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_2_0', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_2_1', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_2_2', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_2_3', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_2_4', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_2_5', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_2_6', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_2_7', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_3_0', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_3_1', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_3_2', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_3_3', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_3_4', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_3_5', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_3_6', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_3_7', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_4_0', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_4_1', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_4_2', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_4_3', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_4_4', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_4_5', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_4_6', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_4_7', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_5_0', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_5_1', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_5_2', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_5_3', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_5_4', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_5_5', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_5_6', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_5_7', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_6_0', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_6_1', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_6_2', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_6_3', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_6_4', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_6_5', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_6_6', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_6_7', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_7_0', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_7_1', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_7_2', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_7_3', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_7_4', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_7_5', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_7_6', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_ram/ram_symbol3_7_7', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_core_cpu/IBusCachedPlugin_cache/banks_0_0', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_core_cpu/IBusCachedPlugin_cache/banks_0_1', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_core_cpu/dataCache_1/ways_0_data_symbol0', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_core_cpu/dataCache_1/ways_0_data_symbol1', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_core_cpu/dataCache_1/ways_0_data_symbol2', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_core_cpu/dataCache_1/ways_0_data_symbol3', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_core_cpu/IBusCachedPlugin_cache/ways_0_tags', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_core_cpu/dataCache_1/ways_0_tags', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_core_cpu/RegFilePlugin_regFile', trying to decompose using LUT ram
W: Not enough DRM resource to implement ram 'axi_core_cpu/RegFilePlugin_regFile_1', trying to decompose using LUT ram
W: Unable to pack axi_core_cpu/N543 with axi_core_cpu/memory_to_writeBack_MUL_HH[33:0] to APM due to incompatible signed/unsigned extension
I: Removed bmsDECODER inst axi_core_cpu/dataCache_1/ways_0_data_symbol3_decode_a that is redundant to axi_core_cpu/dataCache_1/ways_0_data_symbol2_decode_a
I: Removed bmsDECODER inst axi_core_cpu/dataCache_1/ways_0_data_symbol2_decode_a that is redundant to axi_core_cpu/dataCache_1/ways_0_data_symbol0_decode_a
I: Removed bmsDECODER inst axi_core_cpu/dataCache_1/ways_0_data_symbol1_decode_a that is redundant to axi_core_cpu/dataCache_1/ways_0_data_symbol0_decode_a
I: Removed bmsDECODER inst axi_core_cpu/IBusCachedPlugin_cache/banks_0_1_decode_a that is redundant to axi_core_cpu/IBusCachedPlugin_cache/banks_0_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_2_3_decode_a that is redundant to axi_ram/ram_symbol2_2_2_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_2_4_decode_a that is redundant to axi_ram/ram_symbol2_2_2_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_2_5_decode_a that is redundant to axi_ram/ram_symbol2_2_2_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_2_6_decode_a that is redundant to axi_ram/ram_symbol2_2_2_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_2_7_decode_a that is redundant to axi_ram/ram_symbol2_2_2_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_3_0_decode_a that is redundant to axi_ram/ram_symbol2_2_2_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_3_1_decode_a that is redundant to axi_ram/ram_symbol2_2_2_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_3_2_decode_a that is redundant to axi_ram/ram_symbol2_2_2_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_3_3_decode_a that is redundant to axi_ram/ram_symbol2_2_2_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_3_4_decode_a that is redundant to axi_ram/ram_symbol2_2_2_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_3_5_decode_a that is redundant to axi_ram/ram_symbol2_2_2_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_3_6_decode_a that is redundant to axi_ram/ram_symbol2_2_2_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_3_7_decode_a that is redundant to axi_ram/ram_symbol2_2_2_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_4_0_decode_a that is redundant to axi_ram/ram_symbol2_2_2_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_4_1_decode_a that is redundant to axi_ram/ram_symbol2_2_2_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_4_2_decode_a that is redundant to axi_ram/ram_symbol2_2_2_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_4_3_decode_a that is redundant to axi_ram/ram_symbol2_2_2_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_4_4_decode_a that is redundant to axi_ram/ram_symbol2_2_2_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_4_5_decode_a that is redundant to axi_ram/ram_symbol2_2_2_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_4_6_decode_a that is redundant to axi_ram/ram_symbol2_2_2_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_4_7_decode_a that is redundant to axi_ram/ram_symbol2_2_2_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_5_0_decode_a that is redundant to axi_ram/ram_symbol2_2_2_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_5_1_decode_a that is redundant to axi_ram/ram_symbol2_2_2_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_5_2_decode_a that is redundant to axi_ram/ram_symbol2_2_2_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_5_3_decode_a that is redundant to axi_ram/ram_symbol2_2_2_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_5_4_decode_a that is redundant to axi_ram/ram_symbol2_2_2_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_5_5_decode_a that is redundant to axi_ram/ram_symbol2_2_2_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_5_6_decode_a that is redundant to axi_ram/ram_symbol2_2_2_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_5_7_decode_a that is redundant to axi_ram/ram_symbol2_2_2_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_6_0_decode_a that is redundant to axi_ram/ram_symbol2_2_2_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_6_1_decode_a that is redundant to axi_ram/ram_symbol2_2_2_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_2_2_decode_a that is redundant to axi_ram/ram_symbol2_1_1_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_6_2_decode_a that is redundant to axi_ram/ram_symbol2_1_1_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_6_3_decode_a that is redundant to axi_ram/ram_symbol2_1_1_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_6_4_decode_a that is redundant to axi_ram/ram_symbol2_1_1_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_6_5_decode_a that is redundant to axi_ram/ram_symbol2_1_1_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_4_0_decode_a that is redundant to axi_ram/ram_symbol2_1_1_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_6_6_decode_a that is redundant to axi_ram/ram_symbol2_1_1_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_6_7_decode_a that is redundant to axi_ram/ram_symbol2_1_1_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_7_0_decode_a that is redundant to axi_ram/ram_symbol2_1_1_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_7_1_decode_a that is redundant to axi_ram/ram_symbol2_1_1_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_7_2_decode_a that is redundant to axi_ram/ram_symbol2_1_1_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_7_3_decode_a that is redundant to axi_ram/ram_symbol2_1_1_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_4_1_decode_a that is redundant to axi_ram/ram_symbol2_1_1_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_4_2_decode_a that is redundant to axi_ram/ram_symbol2_1_1_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_4_3_decode_a that is redundant to axi_ram/ram_symbol2_1_1_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_7_4_decode_a that is redundant to axi_ram/ram_symbol2_1_1_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_4_6_decode_a that is redundant to axi_ram/ram_symbol2_1_1_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_4_5_decode_a that is redundant to axi_ram/ram_symbol2_1_1_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_7_5_decode_a that is redundant to axi_ram/ram_symbol2_1_1_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_7_6_decode_a that is redundant to axi_ram/ram_symbol2_1_1_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_4_7_decode_a that is redundant to axi_ram/ram_symbol2_1_1_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_7_7_decode_a that is redundant to axi_ram/ram_symbol2_1_1_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_0_0_decode_a that is redundant to axi_ram/ram_symbol2_1_1_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_4_4_decode_a that is redundant to axi_ram/ram_symbol2_1_1_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_0_1_decode_a that is redundant to axi_ram/ram_symbol2_1_1_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_0_2_decode_a that is redundant to axi_ram/ram_symbol2_1_1_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_1_1_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_0_3_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_0_4_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_0_5_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_0_6_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_0_7_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_1_0_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_1_1_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_1_2_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_1_3_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_1_4_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_1_5_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_1_6_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_1_7_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_2_0_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_2_1_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_2_2_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_2_3_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_2_4_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_2_5_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_2_6_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_2_7_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_3_0_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_3_1_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_3_2_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_3_3_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_3_4_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_3_5_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_3_6_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_3_7_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_1_2_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_5_0_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_5_1_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_5_2_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_5_3_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_5_4_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_5_5_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_5_6_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_5_7_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_1_3_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_6_0_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_6_1_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_1_5_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_6_2_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_6_3_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_6_4_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_6_5_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_6_6_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_6_7_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_1_4_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_7_0_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_7_1_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_7_2_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_7_3_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_7_4_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_7_5_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_7_6_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol3_7_7_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_2_1_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_1_6_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_1_7_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_2_0_decode_a that is redundant to axi_ram/ram_symbol2_1_0_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_1_0_decode_a that is redundant to axi_ram/ram_symbol2_0_6_decode_a
I: Removed bmsDECODER inst axi_ram/ram_symbol2_0_7_decode_a that is redundant to axi_ram/ram_symbol2_0_6_decode_a
I: Removed bmsDECODER inst axi_core_cpu/dataCache_1/ways_0_data_symbol3_decode_b that is redundant to axi_core_cpu/dataCache_1/ways_0_data_symbol2_decode_b
I: Removed bmsDECODER inst axi_core_cpu/dataCache_1/ways_0_data_symbol2_decode_b that is redundant to axi_core_cpu/dataCache_1/ways_0_data_symbol0_decode_b
I: Removed bmsDECODER inst axi_core_cpu/dataCache_1/ways_0_data_symbol1_decode_b that is redundant to axi_core_cpu/dataCache_1/ways_0_data_symbol0_decode_b
I: Removed bmsDECODER inst axi_core_cpu/IBusCachedPlugin_cache/banks_0_1_decode_b that is redundant to axi_core_cpu/IBusCachedPlugin_cache/banks_0_0_decode_b
I: Removed bmsPMUX inst axi_ram/ram_symbol2_7_4_mux_a that is redundant to axi_ram/ram_symbol2_2_4_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol2_3_4_mux_a that is redundant to axi_ram/ram_symbol2_2_4_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol2_4_4_mux_a that is redundant to axi_ram/ram_symbol2_2_4_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol2_5_4_mux_a that is redundant to axi_ram/ram_symbol2_2_4_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol2_6_4_mux_a that is redundant to axi_ram/ram_symbol2_2_4_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol2_2_4_mux_a that is redundant to axi_ram/ram_symbol2_1_4_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_5_6_mux_a that is redundant to axi_ram/ram_symbol3_4_6_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_6_6_mux_a that is redundant to axi_ram/ram_symbol3_4_6_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_7_6_mux_a that is redundant to axi_ram/ram_symbol3_4_6_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_4_6_mux_a that is redundant to axi_ram/ram_symbol3_0_6_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_1_6_mux_a that is redundant to axi_ram/ram_symbol3_0_6_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_2_6_mux_a that is redundant to axi_ram/ram_symbol3_0_6_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_3_6_mux_a that is redundant to axi_ram/ram_symbol3_0_6_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol2_3_3_mux_a that is redundant to axi_ram/ram_symbol2_2_3_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol2_4_3_mux_a that is redundant to axi_ram/ram_symbol2_2_3_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol2_5_3_mux_a that is redundant to axi_ram/ram_symbol2_2_3_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol2_2_3_mux_a that is redundant to axi_ram/ram_symbol2_1_3_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol2_6_3_mux_a that is redundant to axi_ram/ram_symbol2_1_3_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol2_7_3_mux_a that is redundant to axi_ram/ram_symbol2_1_3_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_1_2_mux_a that is redundant to axi_ram/ram_symbol3_0_2_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_2_2_mux_a that is redundant to axi_ram/ram_symbol3_0_2_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_3_2_mux_a that is redundant to axi_ram/ram_symbol3_0_2_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_5_2_mux_a that is redundant to axi_ram/ram_symbol3_0_2_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_4_2_mux_a that is redundant to axi_ram/ram_symbol3_0_2_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_6_2_mux_a that is redundant to axi_ram/ram_symbol3_0_2_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_7_2_mux_a that is redundant to axi_ram/ram_symbol3_0_2_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_6_4_mux_a that is redundant to axi_ram/ram_symbol3_4_4_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_7_4_mux_a that is redundant to axi_ram/ram_symbol3_4_4_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_4_4_mux_a that is redundant to axi_ram/ram_symbol3_0_4_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_1_4_mux_a that is redundant to axi_ram/ram_symbol3_0_4_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_2_4_mux_a that is redundant to axi_ram/ram_symbol3_0_4_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_3_4_mux_a that is redundant to axi_ram/ram_symbol3_0_4_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_5_4_mux_a that is redundant to axi_ram/ram_symbol3_0_4_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_1_7_mux_a that is redundant to axi_ram/ram_symbol3_0_7_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_2_7_mux_a that is redundant to axi_ram/ram_symbol3_0_7_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_3_7_mux_a that is redundant to axi_ram/ram_symbol3_0_7_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_5_7_mux_a that is redundant to axi_ram/ram_symbol3_0_7_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_6_7_mux_a that is redundant to axi_ram/ram_symbol3_0_7_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_7_7_mux_a that is redundant to axi_ram/ram_symbol3_0_7_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_4_7_mux_a that is redundant to axi_ram/ram_symbol3_0_7_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol2_6_7_mux_a that is redundant to axi_ram/ram_symbol2_0_7_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol2_2_7_mux_a that is redundant to axi_ram/ram_symbol2_0_7_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol2_3_7_mux_a that is redundant to axi_ram/ram_symbol2_0_7_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol2_4_7_mux_a that is redundant to axi_ram/ram_symbol2_0_7_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol2_5_7_mux_a that is redundant to axi_ram/ram_symbol2_0_7_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol2_7_7_mux_a that is redundant to axi_ram/ram_symbol2_0_7_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol2_1_7_mux_a that is redundant to axi_ram/ram_symbol2_0_7_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_2_0_mux_a that is redundant to axi_ram/ram_symbol3_1_0_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_3_0_mux_a that is redundant to axi_ram/ram_symbol3_1_0_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_5_0_mux_a that is redundant to axi_ram/ram_symbol3_1_0_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_6_0_mux_a that is redundant to axi_ram/ram_symbol3_1_0_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_7_0_mux_a that is redundant to axi_ram/ram_symbol3_1_0_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_4_0_mux_a that is redundant to axi_ram/ram_symbol3_1_0_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_1_0_mux_a that is redundant to axi_ram/ram_symbol3_0_0_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol2_7_0_mux_a that is redundant to axi_ram/ram_symbol2_2_0_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol2_2_0_mux_a that is redundant to axi_ram/ram_symbol2_1_0_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol2_3_0_mux_a that is redundant to axi_ram/ram_symbol2_1_0_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol2_4_0_mux_a that is redundant to axi_ram/ram_symbol2_1_0_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol2_5_0_mux_a that is redundant to axi_ram/ram_symbol2_1_0_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol2_6_0_mux_a that is redundant to axi_ram/ram_symbol2_1_0_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol2_7_5_mux_a that is redundant to axi_ram/ram_symbol2_2_5_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol2_3_5_mux_a that is redundant to axi_ram/ram_symbol2_2_5_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol2_4_5_mux_a that is redundant to axi_ram/ram_symbol2_2_5_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol2_5_5_mux_a that is redundant to axi_ram/ram_symbol2_2_5_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol2_6_5_mux_a that is redundant to axi_ram/ram_symbol2_2_5_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol2_2_5_mux_a that is redundant to axi_ram/ram_symbol2_1_5_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_6_5_mux_a that is redundant to axi_ram/ram_symbol3_4_5_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_7_5_mux_a that is redundant to axi_ram/ram_symbol3_4_5_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_4_5_mux_a that is redundant to axi_ram/ram_symbol3_0_5_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_1_5_mux_a that is redundant to axi_ram/ram_symbol3_0_5_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_2_5_mux_a that is redundant to axi_ram/ram_symbol3_0_5_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_3_5_mux_a that is redundant to axi_ram/ram_symbol3_0_5_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_5_5_mux_a that is redundant to axi_ram/ram_symbol3_0_5_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol2_7_6_mux_a that is redundant to axi_ram/ram_symbol2_0_6_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol2_2_6_mux_a that is redundant to axi_ram/ram_symbol2_0_6_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol2_3_6_mux_a that is redundant to axi_ram/ram_symbol2_0_6_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol2_4_6_mux_a that is redundant to axi_ram/ram_symbol2_0_6_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol2_5_6_mux_a that is redundant to axi_ram/ram_symbol2_0_6_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol2_1_6_mux_a that is redundant to axi_ram/ram_symbol2_0_6_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol2_6_6_mux_a that is redundant to axi_ram/ram_symbol2_0_6_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol2_3_2_mux_a that is redundant to axi_ram/ram_symbol2_2_2_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol2_4_2_mux_a that is redundant to axi_ram/ram_symbol2_2_2_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol2_5_2_mux_a that is redundant to axi_ram/ram_symbol2_2_2_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol2_2_2_mux_a that is redundant to axi_ram/ram_symbol2_1_2_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol2_6_2_mux_a that is redundant to axi_ram/ram_symbol2_1_2_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol2_7_2_mux_a that is redundant to axi_ram/ram_symbol2_1_2_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_1_1_mux_a that is redundant to axi_ram/ram_symbol3_0_1_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_2_1_mux_a that is redundant to axi_ram/ram_symbol3_0_1_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_3_1_mux_a that is redundant to axi_ram/ram_symbol3_0_1_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_5_1_mux_a that is redundant to axi_ram/ram_symbol3_0_1_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_6_1_mux_a that is redundant to axi_ram/ram_symbol3_0_1_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_4_1_mux_a that is redundant to axi_ram/ram_symbol3_0_1_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_7_1_mux_a that is redundant to axi_ram/ram_symbol3_0_1_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol2_4_1_mux_a that is redundant to axi_ram/ram_symbol2_3_1_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol2_5_1_mux_a that is redundant to axi_ram/ram_symbol2_3_1_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol2_6_1_mux_a that is redundant to axi_ram/ram_symbol2_3_1_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol2_3_1_mux_a that is redundant to axi_ram/ram_symbol2_1_1_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol2_7_1_mux_a that is redundant to axi_ram/ram_symbol2_1_1_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol2_2_1_mux_a that is redundant to axi_ram/ram_symbol2_1_1_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_7_3_mux_a that is redundant to axi_ram/ram_symbol3_0_3_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_1_3_mux_a that is redundant to axi_ram/ram_symbol3_0_3_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_2_3_mux_a that is redundant to axi_ram/ram_symbol3_0_3_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_3_3_mux_a that is redundant to axi_ram/ram_symbol3_0_3_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_5_3_mux_a that is redundant to axi_ram/ram_symbol3_0_3_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_4_3_mux_a that is redundant to axi_ram/ram_symbol3_0_3_mux_a
I: Removed bmsPMUX inst axi_ram/ram_symbol3_6_3_mux_a that is redundant to axi_ram/ram_symbol3_0_3_mux_a
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol2_1_6_doreg that is redundant to axi_ram/ram_symbol2_0_6_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol2_2_6_doreg that is redundant to axi_ram/ram_symbol2_0_6_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol2_3_6_doreg that is redundant to axi_ram/ram_symbol2_0_6_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol2_4_6_doreg that is redundant to axi_ram/ram_symbol2_0_6_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol2_5_6_doreg that is redundant to axi_ram/ram_symbol2_0_6_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol2_6_6_doreg that is redundant to axi_ram/ram_symbol2_0_6_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol2_7_6_doreg that is redundant to axi_ram/ram_symbol2_0_6_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol2_1_7_doreg that is redundant to axi_ram/ram_symbol2_0_7_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol2_2_7_doreg that is redundant to axi_ram/ram_symbol2_0_7_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol2_3_7_doreg that is redundant to axi_ram/ram_symbol2_0_7_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol2_4_7_doreg that is redundant to axi_ram/ram_symbol2_0_7_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol2_5_7_doreg that is redundant to axi_ram/ram_symbol2_0_7_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol2_6_7_doreg that is redundant to axi_ram/ram_symbol2_0_7_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol2_7_7_doreg that is redundant to axi_ram/ram_symbol2_0_7_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol2_2_0_doreg that is redundant to axi_ram/ram_symbol2_1_0_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol2_3_0_doreg that is redundant to axi_ram/ram_symbol2_1_0_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol2_4_0_doreg that is redundant to axi_ram/ram_symbol2_1_0_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol2_5_0_doreg that is redundant to axi_ram/ram_symbol2_1_0_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol2_6_0_doreg that is redundant to axi_ram/ram_symbol2_1_0_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol2_7_0_doreg that is redundant to axi_ram/ram_symbol2_1_0_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol2_2_1_doreg that is redundant to axi_ram/ram_symbol2_1_1_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol2_3_1_doreg that is redundant to axi_ram/ram_symbol2_1_1_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol2_4_1_doreg that is redundant to axi_ram/ram_symbol2_1_1_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol2_5_1_doreg that is redundant to axi_ram/ram_symbol2_1_1_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol2_6_1_doreg that is redundant to axi_ram/ram_symbol2_1_1_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol2_7_1_doreg that is redundant to axi_ram/ram_symbol2_1_1_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol2_2_2_doreg that is redundant to axi_ram/ram_symbol2_1_2_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol2_3_2_doreg that is redundant to axi_ram/ram_symbol2_1_2_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol2_4_2_doreg that is redundant to axi_ram/ram_symbol2_1_2_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol2_5_2_doreg that is redundant to axi_ram/ram_symbol2_1_2_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol2_6_2_doreg that is redundant to axi_ram/ram_symbol2_1_2_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol2_7_2_doreg that is redundant to axi_ram/ram_symbol2_1_2_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol2_2_3_doreg that is redundant to axi_ram/ram_symbol2_1_3_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol2_3_3_doreg that is redundant to axi_ram/ram_symbol2_1_3_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol2_4_3_doreg that is redundant to axi_ram/ram_symbol2_1_3_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol2_5_3_doreg that is redundant to axi_ram/ram_symbol2_1_3_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol2_6_3_doreg that is redundant to axi_ram/ram_symbol2_1_3_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol2_7_3_doreg that is redundant to axi_ram/ram_symbol2_1_3_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol2_2_4_doreg that is redundant to axi_ram/ram_symbol2_1_4_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol2_3_4_doreg that is redundant to axi_ram/ram_symbol2_1_4_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol2_4_4_doreg that is redundant to axi_ram/ram_symbol2_1_4_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol2_5_4_doreg that is redundant to axi_ram/ram_symbol2_1_4_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol2_6_4_doreg that is redundant to axi_ram/ram_symbol2_1_4_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol2_7_4_doreg that is redundant to axi_ram/ram_symbol2_1_4_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol2_2_5_doreg that is redundant to axi_ram/ram_symbol2_1_5_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol2_3_5_doreg that is redundant to axi_ram/ram_symbol2_1_5_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol2_4_5_doreg that is redundant to axi_ram/ram_symbol2_1_5_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol2_5_5_doreg that is redundant to axi_ram/ram_symbol2_1_5_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol2_6_5_doreg that is redundant to axi_ram/ram_symbol2_1_5_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol2_7_5_doreg that is redundant to axi_ram/ram_symbol2_1_5_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_1_0_doreg that is redundant to axi_ram/ram_symbol3_0_0_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_2_0_doreg that is redundant to axi_ram/ram_symbol3_0_0_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_3_0_doreg that is redundant to axi_ram/ram_symbol3_0_0_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_4_0_doreg that is redundant to axi_ram/ram_symbol3_0_0_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_5_0_doreg that is redundant to axi_ram/ram_symbol3_0_0_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_6_0_doreg that is redundant to axi_ram/ram_symbol3_0_0_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_7_0_doreg that is redundant to axi_ram/ram_symbol3_0_0_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_1_1_doreg that is redundant to axi_ram/ram_symbol3_0_1_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_2_1_doreg that is redundant to axi_ram/ram_symbol3_0_1_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_3_1_doreg that is redundant to axi_ram/ram_symbol3_0_1_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_4_1_doreg that is redundant to axi_ram/ram_symbol3_0_1_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_5_1_doreg that is redundant to axi_ram/ram_symbol3_0_1_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_6_1_doreg that is redundant to axi_ram/ram_symbol3_0_1_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_7_1_doreg that is redundant to axi_ram/ram_symbol3_0_1_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_1_2_doreg that is redundant to axi_ram/ram_symbol3_0_2_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_2_2_doreg that is redundant to axi_ram/ram_symbol3_0_2_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_3_2_doreg that is redundant to axi_ram/ram_symbol3_0_2_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_4_2_doreg that is redundant to axi_ram/ram_symbol3_0_2_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_5_2_doreg that is redundant to axi_ram/ram_symbol3_0_2_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_6_2_doreg that is redundant to axi_ram/ram_symbol3_0_2_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_7_2_doreg that is redundant to axi_ram/ram_symbol3_0_2_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_1_3_doreg that is redundant to axi_ram/ram_symbol3_0_3_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_2_3_doreg that is redundant to axi_ram/ram_symbol3_0_3_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_3_3_doreg that is redundant to axi_ram/ram_symbol3_0_3_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_4_3_doreg that is redundant to axi_ram/ram_symbol3_0_3_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_5_3_doreg that is redundant to axi_ram/ram_symbol3_0_3_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_6_3_doreg that is redundant to axi_ram/ram_symbol3_0_3_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_7_3_doreg that is redundant to axi_ram/ram_symbol3_0_3_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_1_4_doreg that is redundant to axi_ram/ram_symbol3_0_4_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_2_4_doreg that is redundant to axi_ram/ram_symbol3_0_4_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_3_4_doreg that is redundant to axi_ram/ram_symbol3_0_4_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_4_4_doreg that is redundant to axi_ram/ram_symbol3_0_4_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_5_4_doreg that is redundant to axi_ram/ram_symbol3_0_4_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_6_4_doreg that is redundant to axi_ram/ram_symbol3_0_4_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_7_4_doreg that is redundant to axi_ram/ram_symbol3_0_4_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_1_5_doreg that is redundant to axi_ram/ram_symbol3_0_5_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_2_5_doreg that is redundant to axi_ram/ram_symbol3_0_5_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_3_5_doreg that is redundant to axi_ram/ram_symbol3_0_5_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_4_5_doreg that is redundant to axi_ram/ram_symbol3_0_5_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_5_5_doreg that is redundant to axi_ram/ram_symbol3_0_5_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_6_5_doreg that is redundant to axi_ram/ram_symbol3_0_5_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_7_5_doreg that is redundant to axi_ram/ram_symbol3_0_5_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_1_6_doreg that is redundant to axi_ram/ram_symbol3_0_6_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_2_6_doreg that is redundant to axi_ram/ram_symbol3_0_6_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_3_6_doreg that is redundant to axi_ram/ram_symbol3_0_6_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_4_6_doreg that is redundant to axi_ram/ram_symbol3_0_6_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_5_6_doreg that is redundant to axi_ram/ram_symbol3_0_6_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_6_6_doreg that is redundant to axi_ram/ram_symbol3_0_6_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_7_6_doreg that is redundant to axi_ram/ram_symbol3_0_6_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_1_7_doreg that is redundant to axi_ram/ram_symbol3_0_7_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_2_7_doreg that is redundant to axi_ram/ram_symbol3_0_7_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_3_7_doreg that is redundant to axi_ram/ram_symbol3_0_7_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_4_7_doreg that is redundant to axi_ram/ram_symbol3_0_7_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_5_7_doreg that is redundant to axi_ram/ram_symbol3_0_7_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_6_7_doreg that is redundant to axi_ram/ram_symbol3_0_7_doreg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_7_7_doreg that is redundant to axi_ram/ram_symbol3_0_7_doreg
Executing : mod-gen successfully. Time elapsed: 49.058s wall, 46.891s user + 1.891s system = 48.781s CPU (99.4%)

Start logic-optimization.
W: Removed bmsWIDEDFFCPE inst toplevel_axi_vgaCtrl_io_axi_decoder_io_outputs_0_ar_rValid that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_sdramCtrl_io_axi_arbiter/cmdArbiter/maskLocked_1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/unburstify_buffer_transaction_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/frontend_rsp_rData_context_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_1_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_2_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_3_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_4_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_contextDelayed_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 18 that is stuck at constant 0.
W: Public-4008: Instance 'toplevel_axi_vgaCtrl_io_axi_ar_rData_addr[31:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_vgaCtrl/_zz_io_base[26:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/CsrPlugin_interrupt_code_0' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst axi_apbBridge_io_axi_arbiter/cmdArbiter/maskLocked_0 that is stuck at constant 1.
W: Public-4008: Instance 'axi_apbBridge_io_axi_arbiter/cmdArbiter/locked' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : logic-optimization successfully. Time elapsed: 46.265s wall, 45.781s user + 0.391s system = 46.172s CPU (99.8%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_addr[8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_addr[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_addr[10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_addr[11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_addr[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_addr[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_id[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_id[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_id[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_addr[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_addr[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_id[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_id[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_id[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/CsrPlugin_mstatus_MPP[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[20]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[21]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[22]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[23]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[24]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[27]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[30]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[31]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_BRANCH_CALC[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/decode_to_execute_INSTRUCTION[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/decode_to_execute_INSTRUCTION[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/decode_to_execute_INSTRUCTION[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/decode_to_execute_INSTRUCTION[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/decode_to_execute_INSTRUCTION[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/decode_to_execute_INSTRUCTION[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/decode_to_execute_INSTRUCTION[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[20]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[21]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[22]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[23]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[24]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[27]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[30]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[31]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[20]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[21]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[22]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[23]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[24]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[27]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[28]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[29]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[30]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[20]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[21]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[22]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[23]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[24]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[27]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[28]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[29]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[30]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_ram/unburstify_buffer_transaction_addr[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_ram/unburstify_buffer_transaction_addr[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_ram/unburstify_buffer_transaction_id[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_ram/unburstify_buffer_transaction_id[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_ram/unburstify_buffer_transaction_id[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_ram/stage0_rData_fragment_id[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_ram/stage0_rData_fragment_id[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_ram/stage0_rData_fragment_id[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'systemDebugger_1/dispatcher_dataShifter[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'systemDebugger_1/dispatcher_dataShifter[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/unburstify_buffer_transaction_id[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/unburstify_buffer_transaction_id[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/unburstify_buffer_transaction_id[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/unburstify_buffer_transaction_addr[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/unburstify_buffer_transaction_addr[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_1_id[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_1_id[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_1_id[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_2_id[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_2_id[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_2_id[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_3_id[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_3_id[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_3_id[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_4_id[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_4_id[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_4_id[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_contextDelayed_id[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_contextDelayed_id[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_contextDelayed_id[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/frontend_rsp_rData_context_id[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/frontend_rsp_rData_context_id[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/frontend_rsp_rData_context_id[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Removed GTP_DFF_CE inst axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg[1] that is stuck at constant 0.
W: Removed GTP_DFF_E inst axi_core_cpu/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress[0] that is stuck at constant 0.
W: Removed GTP_DFF_E inst axi_core_cpu/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress[1] that is stuck at constant 0.
W: Removed GTP_DFF_E inst axi_core_cpu/decode_to_execute_PC[0] that is stuck at constant 0.
W: Removed GTP_DFF_E inst axi_core_cpu/decode_to_execute_PC[1] that is stuck at constant 0.
W: Removed GTP_DFF_E inst axi_core_cpu/execute_to_memory_PC[0] that is stuck at constant 0.
W: Removed GTP_DFF_E inst axi_core_cpu/execute_to_memory_PC[1] that is stuck at constant 0.
W: Removed GTP_DFF_E inst axi_core_cpu/memory_to_writeBack_PC[0] that is stuck at constant 0.
W: Removed GTP_DFF_E inst axi_core_cpu/memory_to_writeBack_PC[1] that is stuck at constant 0.
I: Removed GTP_DFF_E inst axi_core_cpu/execute_to_memory_INSTRUCTION[12] that is redundant to axi_core_cpu/dataCache_1/stageA_request_size[0]
I: Removed GTP_DFF_E inst axi_core_cpu/execute_to_memory_INSTRUCTION[13] that is redundant to axi_core_cpu/dataCache_1/stageA_request_size[1]
I: Removed GTP_DFF_E inst axi_core_cpu/decode_to_execute_INSTRUCTION[12] that is redundant to axi_core_cpu/decode_to_execute_ALU_BITWISE_CTRL[1]
I: Removed GTP_DFF_E inst axi_core_cpu/memory_to_writeBack_INSTRUCTION[12] that is redundant to axi_core_cpu/dataCache_1/stageB_request_size[0]
I: Removed GTP_DFF_E inst axi_core_cpu/memory_to_writeBack_INSTRUCTION[13] that is redundant to axi_core_cpu/dataCache_1/stageB_request_size[1]
Executing : tech-mapping phase 1 successfully. Time elapsed: 8.699s wall, 8.594s user + 0.062s system = 8.656s CPU (99.5%)

Start tech-mapping phase 2.
I: Removed GTP_DFF_E inst axi_core_cpu/memory_DivPlugin_rs2[0] that is redundant to axi_core_cpu/execute_to_memory_MEMORY_STORE_DATA_RF[0]
Executing : tech-mapping phase 2 successfully. Time elapsed: 73.345s wall, 72.453s user + 0.594s system = 73.047s CPU (99.6%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 17.291s wall, 17.016s user + 0.219s system = 17.234s CPU (99.7%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 7.332s wall, 7.281s user + 0.031s system = 7.312s CPU (99.7%)

W: syn_maxfan of lutcarry N82_1_9 is more than 10000 on net Axi4Incr_baseIncr[11], but wasn't replicated.
W: syn_maxfan of lutcarry N82_1_9 is more than 10000 on net Axi4Incr_baseIncr[11], but wasn't replicated.
W: syn_maxfan of lutcarry N1161_3_12 is more than 10000 on net dataCache_1_io_cpu_execute_address[11], but wasn't replicated.
W: syn_maxfan of lutcarry N1161_3_11 is more than 10000 on net dataCache_1_io_cpu_execute_address[10], but wasn't replicated.
W: syn_maxfan of lutcarry N1161_3_10 is more than 10000 on net dataCache_1_io_cpu_execute_address[9], but wasn't replicated.
W: syn_maxfan of lutcarry N1161_3_9 is more than 10000 on net dataCache_1_io_cpu_execute_address[8], but wasn't replicated.
W: syn_maxfan of lutcarry N1161_3_8 is more than 10000 on net dataCache_1_io_cpu_execute_address[7], but wasn't replicated.
W: syn_maxfan of lutcarry N1161_3_7 is more than 10000 on net dataCache_1_io_cpu_execute_address[6], but wasn't replicated.
W: syn_maxfan of lutcarry N1161_3_6 is more than 10000 on net dataCache_1_io_cpu_execute_address[5], but wasn't replicated.
W: syn_maxfan of lutcarry N1161_3_5 is more than 10000 on net dataCache_1_io_cpu_execute_address[4], but wasn't replicated.
W: syn_maxfan of lutcarry N1161_3_4 is more than 10000 on net dataCache_1_io_cpu_execute_address[3], but wasn't replicated.
W: syn_maxfan of lutcarry N1161_3_3 is more than 10000 on net dataCache_1_io_cpu_execute_address[2], but wasn't replicated.
W: syn_maxfan of lutcarry N1161_3_2 is more than 10000 on net dataCache_1_io_cpu_execute_address[1], but wasn't replicated.
W: syn_maxfan of lutcarry N1161_3_1 is more than 10000 on net dataCache_1_io_cpu_execute_address[0], but wasn't replicated.
W: syn_maxfan of lutcarry N1161_3_12 is more than 10000 on net dataCache_1_io_cpu_execute_address[11], but wasn't replicated.
W: syn_maxfan of lutcarry N1161_3_11 is more than 10000 on net dataCache_1_io_cpu_execute_address[10], but wasn't replicated.
W: syn_maxfan of lutcarry N1161_3_10 is more than 10000 on net dataCache_1_io_cpu_execute_address[9], but wasn't replicated.
W: syn_maxfan of lutcarry N1161_3_9 is more than 10000 on net dataCache_1_io_cpu_execute_address[8], but wasn't replicated.
W: syn_maxfan of lutcarry N1161_3_8 is more than 10000 on net dataCache_1_io_cpu_execute_address[7], but wasn't replicated.
W: syn_maxfan of lutcarry N1161_3_7 is more than 10000 on net dataCache_1_io_cpu_execute_address[6], but wasn't replicated.
W: syn_maxfan of lutcarry N1161_3_6 is more than 10000 on net dataCache_1_io_cpu_execute_address[5], but wasn't replicated.
W: syn_maxfan of lutcarry N1161_3_5 is more than 10000 on net dataCache_1_io_cpu_execute_address[4], but wasn't replicated.
W: syn_maxfan of lutcarry N1161_3_4 is more than 10000 on net dataCache_1_io_cpu_execute_address[3], but wasn't replicated.
W: syn_maxfan of lutcarry N1161_3_3 is more than 10000 on net dataCache_1_io_cpu_execute_address[2], but wasn't replicated.
W: syn_maxfan of lutcarry N1161_3_2 is more than 10000 on net dataCache_1_io_cpu_execute_address[1], but wasn't replicated.
W: syn_maxfan of lutcarry N1161_3_1 is more than 10000 on net dataCache_1_io_cpu_execute_address[0], but wasn't replicated.
W: Public-4008: Instance 'lineLoader_address[0]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'lineLoader_address[1]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'lineLoader_address[2]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'lineLoader_address[3]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'lineLoader_address[4]' of 'GTP_DFF' unit is dangling and will be cleaned.

Cell Usage:
GTP_APM_E1                    4 uses
GTP_DFF                     184 uses
GTP_DFF_C                   147 uses
GTP_DFF_CE                  277 uses
GTP_DFF_E                  1920 uses
GTP_DFF_P                    18 uses
GTP_DFF_PE                   12 uses
GTP_DFF_R                    61 uses
GTP_DFF_RE                  150 uses
GTP_DFF_S                     1 use
GTP_DFF_SE                   15 uses
GTP_DRM18K                  134 uses
GTP_GRS                       1 use
GTP_INV                      10 uses
GTP_LUT1                     23 uses
GTP_LUT2                    655 uses
GTP_LUT3                    680 uses
GTP_LUT4                    526 uses
GTP_LUT5                   9041 uses
GTP_LUT5CARRY               733 uses
GTP_LUT5M                 18145 uses
GTP_MUX2LUT6               8748 uses
GTP_MUX2LUT7               4352 uses
GTP_MUX2LUT8               2176 uses
GTP_RAM16X1DP                16 uses
GTP_RAM32X1DP              2288 uses
GTP_RAM32X1SP             65536 uses

I/O ports: 23
GTP_INBUF                  13 uses
GTP_OUTBUF                  8 uses
GTP_OUTBUFT                 2 uses

Mapping Summary:
Total LUTs: 97643 of 42800 (228.14%)
	LUTs as dram: 67840 of 17000 (399.06%)
	LUTs as logic: 29803
Total Registers: 2785 of 64200 (4.34%)
Total Latches: 0

DRM18K:
Total DRM18K = 134.0 of 134 (100.00%)

APMs:
Total APMs = 4.00 of 84 (4.76%)

Total I/O ports = 23 of 296 (7.77%)

W: The design has 67840 dram, but only 17000 available in the device
W: The design has 97643 LUTs, but only 42800 available in the device

Overview of Control Sets:

Number of unique control sets : 132

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 2        | 2                 0
  [2, 4)      | 36       | 8                 28
  [4, 6)      | 21       | 5                 16
  [6, 8)      | 6        | 5                 1
  [8, 10)     | 9        | 8                 1
  [10, 12)    | 1        | 0                 1
  [12, 14)    | 5        | 4                 1
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 52       | 47                5
--------------------------------------------------------------
  The maximum fanout: 214
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 184
  NO              NO                YES                165
  NO              YES               NO                 62
  YES             NO                NO                 1920
  YES             NO                YES                289
  YES             YES               NO                 165
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_syn.vm
W: Adm-4019: Unable to further flatten instance 'axi_vgaCtrl/dma'. The design is empty.
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'gpio_led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'gpio_led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'gpio_led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'gpio_led[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'gpio_led[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'gpio_led[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_jtag_tdo' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_uart_txd' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'joypad_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'joypad_lat' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'botton' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gpio_voice[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gpio_voice[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gpio_voice[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_asyncReset' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_coreInterrupt' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_jtag_tdi' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_jtag_tms' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_timerExternal_clear' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_timerExternal_tick' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_uart_rxd' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'joypad_data' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:4m:16s
Action synthesize: CPU time elapsed is 0h:4m:8s
Action synthesize: Process CPU time elapsed is 0h:4m:8s
Current time: Mon Feb 24 22:04:49 2025
Action synthesize: Peak memory pool usage is 2,423 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Mon Feb 24 22:04:51 2025
Compiling architecture definition.
Analyzing project file 'H:/PANGO_EDA/my_project/first_try/first_try.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Building architecture floorplan logic view.
C: ConstraintEditor-2002: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 68)] | Port io_coreInterrupt has been placed at location K18, whose type is share pin.
C: ConstraintEditor-2002: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 73)] | Port io_jtag_tck has been placed at location Y13, whose type is share pin.
C: ConstraintEditor-2002: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 98)] | Port io_uart_rxd has been placed at location AB13, whose type is share pin.
Flattening design 'top'
W: Adm-4019: Unable to further flatten instance 'axi_vgaCtrl/dma'. The design is empty.
Device mapping started.
Optimizing circuit logic.
I: Const net (pin RSTM of inst axi_core_cpu/N543) has been disconnected.
I: Const net (pin RSTP of inst axi_core_cpu/N543) has been disconnected.
I: Const net (pin RSTM of inst axi_core_cpu/N546) has been disconnected.
I: Const net (pin RSTM of inst axi_core_cpu/N549) has been disconnected.
I: Const net (pin RSTM of inst axi_core_cpu/N552) has been disconnected.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_io_axiClk in design, driver pin O(instance io_axiClk_ibuf) -> load pin CLK(instance _zz_toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_s2mPipe_ready[0]).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net nt_io_jtag_tck in design, driver pin O(instance io_jtag_tck_ibuf) -> load pin I(instance jtagBridge_1/N246).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N617_0_1/gateop, insts:5.
I: Infer CARRY group, base inst: axi_core_cpu/N96_0/gateop, insts:33.
I: Infer CARRY group, base inst: axi_core_cpu/N536_1_1/gateop, insts:35.
I: Infer CARRY group, base inst: axi_core_cpu/N536_2_1/gateop, insts:36.
I: Infer CARRY group, base inst: axi_core_cpu/N730_1_0/gateop, insts:31.
I: Infer CARRY group, base inst: axi_core_cpu/N880_1_2/gateop, insts:30.
I: Infer CARRY group, base inst: axi_core_cpu/N1161_3_0/gateop, insts:33.
I: Infer CARRY group, base inst: axi_core_cpu/N1252_1_1/gateop, insts:32.
I: Infer CARRY group, base inst: axi_core_cpu/N1261_1/gateop, insts:6.
I: Infer CARRY group, base inst: axi_core_cpu/N1271.fsub_1/gateop, insts:33.
I: Infer CARRY group, base inst: axi_core_cpu/N1303.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: axi_core_cpu/N1304.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: axi_core_cpu/N1305.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: axi_core_cpu/N1306.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: axi_core_cpu/N1310.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: axi_core_cpu/N1311.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: axi_core_cpu/N1315.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: axi_core_cpu/N1316.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: axi_core_cpu/N1324.eq_0/gateop, insts:16.
I: Infer CARRY group, base inst: axi_core_cpu/N1481_0/gateop, insts:33.
I: Infer CARRY group, base inst: axi_core_cpu/N1925_2/gateop, insts:31.
I: Infer CARRY group, base inst: axi_core_cpu/N1928_0/gateop, insts:33.
I: Infer CARRY group, base inst: axi_ram/N69_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: axi_ram/N136_1.fsub_1/gateop, insts:7.
I: Infer CARRY group, base inst: axi_sdramCtrl/N82_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: axi_sdramCtrl/N149_1.fsub_1/gateop, insts:7.
I: Infer CARRY group, base inst: dbus_axi_decoder/N80.eq_0/gateop, insts:2.
I: Infer CARRY group, base inst: axi4ReadOnlyDecoder_2/errorSlave/N12_1.fsub_1/gateop, insts:7.
I: Infer CARRY group, base inst: axi_core_cpu/IBusCachedPlugin_cache/N39.eq_0/gateop, insts:10.
I: Infer CARRY group, base inst: axi_core_cpu/IBusCachedPlugin_cache/N74_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: axi_core_cpu/dataCache_1/N101.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: axi_core_cpu/dataCache_1/N109.eq_0/gateop, insts:10.
I: Infer CARRY group, base inst: axi_core_cpu/dataCache_1/N112.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: axi_core_cpu/dataCache_1/N268_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: axi_sdramCtrl/ctrl/N39_1_1/gateop, insts:8.
I: Infer CARRY group, base inst: axi_sdramCtrl/ctrl/N129.eq_0/gateop, insts:7.
I: Infer CARRY group, base inst: axi_sdramCtrl/ctrl/N343_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: axi_sdramCtrl_io_axi_arbiter/cmdArbiter/N0.fsub_1/gateop, insts:6.
I: Infer CARRY group, base inst: axi_timerCtrl/prescaler_1/N1.eq_0/gateop, insts:8.
I: Infer CARRY group, base inst: axi_timerCtrl/prescaler_1/N3_1_1/gateop, insts:15.
I: Infer CARRY group, base inst: axi_timerCtrl/timerA/N3.eq_0/gateop, insts:16.
I: Infer CARRY group, base inst: axi_timerCtrl/timerA/N10_1/gateop, insts:32.
I: Infer CARRY group, base inst: axi_timerCtrl/timerB/N3.eq_0/gateop, insts:8.
I: Infer CARRY group, base inst: axi_timerCtrl/timerB/N10_1/gateop, insts:16.
I: Infer CARRY group, base inst: axi_timerCtrl/timerC/N3.eq_0/gateop, insts:8.
I: Infer CARRY group, base inst: axi_timerCtrl/timerC/N10_1/gateop, insts:16.
I: Infer CARRY group, base inst: axi_timerCtrl/timerD/N3.eq_0/gateop, insts:8.
I: Infer CARRY group, base inst: axi_timerCtrl/timerD/N10_1/gateop, insts:16.
I: Infer CARRY group, base inst: axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/N12.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/N13.fsub_0/gateop, insts:6.
I: Infer CARRY group, base inst: axi_uartCtrl/bridge_write_streamUnbuffered_queueWithOccupancy/N12.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: axi_uartCtrl/bridge_write_streamUnbuffered_queueWithOccupancy/N13.fsub_1/gateop, insts:5.
I: Infer CARRY group, base inst: axi_uartCtrl/uartCtrl_1/N14_1.fsub_0/gateop, insts:20.
I: Infer CARRY group, base inst: dbus_axi_decoder/errorSlave/N25_1.fsub_0/gateop, insts:8.
I: Infer CARRY group, base inst: axi_apbBridge_io_axi_arbiter/cmdRouteFork_thrown_translated_fifo/fifo/N7.eq_0/gateop, insts:2.
I: Infer CARRY group, base inst: axi_ram_io_axi_arbiter/cmdRouteFork_thrown_translated_fifo/fifo/N7.eq_0/gateop, insts:2.
I: Infer CARRY group, base inst: axi_sdramCtrl_io_axi_arbiter/cmdRouteFork_thrown_translated_fifo/fifo/N7.eq_0/gateop, insts:2.
I: Infer CARRY group, base inst: axi_uartCtrl/uartCtrl_1/rx/N48.eq_0/gateop, insts:2.
I: Infer CARRY group, base inst: axi_uartCtrl/uartCtrl_1/rx/N77_1_1/gateop, insts:6.
I: Infer CARRY group, base inst: axi_uartCtrl/uartCtrl_1/tx/N39.eq_0/gateop, insts:2.
Device mapping done.
Total device mapping takes 17.08 sec.

C: DeviceMap-2003: The total resource of LUT is 42800, but there are 97643.00 in the design.
E: DRC-0018: The resource of LUT is not enough.
C: DeviceMap-2003: The total resource of LUTM is 17000, but there are 67840.00 in the design.
E: DRC-0018: The resource of LUTM is not enough.
Program Error Out.
Action dev_map: Real time elapsed is 0h:0m:27s
Action dev_map: CPU time elapsed is 0h:0m:25s
Action dev_map: Process CPU time elapsed is 0h:0m:25s
Current time: Mon Feb 24 22:05:17 2025
Action dev_map: Peak memory pool usage is 1,681 MB
File "H:/PANGO_EDA/my_project/top.v" has been removed from project successfully. 
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/first_try/temp_projects/Main_Flow/Main_Flow.pds' (TEXT Parser)
File "H:/PANGO_EDA/my_project/Briey.v" has been added to project successfully. 
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/first_try/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)


Process "Compile" started.
Current time: Mon Feb 24 22:21:31 2025
Compiling architecture definition.
Analyzing project file 'H:/PANGO_EDA/my_project/first_try/first_try.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {H:/PANGO_EDA/my_project/first_try} H:/PANGO_EDA/my_project/Briey.v
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/Briey.v
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 7)] Analyzing module Briey (library work)
W: Verilog-2010: [H:/PANGO_EDA/my_project/Briey.v(line number: 1212)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 1773)] Analyzing module Apb3Router (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 1884)] Analyzing module Apb3Decoder (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 1935)] Analyzing module Axi4SharedArbiter_2 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 2197)] Analyzing module Axi4SharedArbiter_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 2525)] Analyzing module Axi4SharedArbiter (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 2853)] Analyzing module Axi4SharedDecoder (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 3221)] Analyzing module Axi4ReadOnlyDecoder (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 3404)] Analyzing module SystemDebugger (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 3491)] Analyzing module JtagBridge (library work)
W: Verilog-2010: [H:/PANGO_EDA/my_project/Briey.v(line number: 3630)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 4219)] Analyzing module BufferCC_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 4238)] Analyzing module VexRiscv (library work)
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 4720)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 4720)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 4720)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 4722)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 4722)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 4722)] Convert attribute name from syn_keep to PAP_KEEP
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 9085)] Analyzing module Apb3UartCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 9504)] Analyzing module PinsecTimerCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 9975)] Analyzing module Apb3Gpio (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 10067)] Analyzing module Axi4SharedToApb3Bridge (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 10293)] Analyzing module Axi4SharedSdramCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 10770)] Analyzing module Axi4SharedOnChipRam (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 11132)] Analyzing module BufferCC (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 11152)] Analyzing module StreamArbiter (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 11228)] Analyzing module StreamArbiter_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 11322)] Analyzing module StreamFifoLowLatency_2 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 11357)] Analyzing module StreamArbiter_2 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 11451)] Analyzing module Axi4SharedErrorSlave (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 11540)] Analyzing module Axi4ReadOnlyErrorSlave (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 11599)] Analyzing module FlowCCUnsafeByToggle (library work)
W: Verilog-2010: [H:/PANGO_EDA/my_project/Briey.v(line number: 11630)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 11671)] Analyzing module DataCache (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 12525)] Analyzing module InstructionCache (library work)
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 12577)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 12577)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 12577)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 12592)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 12592)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 12592)] Convert attribute name from syn_keep to PAP_KEEP
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 12826)] Analyzing module StreamFifo (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 12980)] Analyzing module UartCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 13109)] Analyzing module InterruptCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 13136)] Analyzing module Timer_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 13182)] Analyzing module Timer (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 13228)] Analyzing module Prescaler (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 13251)] Analyzing module BufferCC_2 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 13279)] Analyzing module BufferCC_4 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 13298)] Analyzing module SdramCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 14513)] Analyzing module StreamFifo_4 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 14607)] Analyzing module BufferCC_5 (library work)
W: Verilog-2010: [H:/PANGO_EDA/my_project/Briey.v(line number: 14617)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 14633)] Analyzing module UartCtrlRx (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 14927)] Analyzing module UartCtrlTx (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 15167)] Analyzing module StreamFifoLowLatency_3 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 15220)] Analyzing module BufferCC_6 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 15244)] Analyzing module StreamFifo_5 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {H:/PANGO_EDA/my_project/first_try} H:/PANGO_EDA/my_project/Briey.v successfully.
I: Module "Briey" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.527s wall, 0.016s user + 0.016s system = 0.031s CPU (2.0%)

Start rtl-elaborate.
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 7)] Elaborating module Briey
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 603)] Elaborating instance io_asyncReset_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 11132)] Elaborating module BufferCC
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 608)] Elaborating instance axi_ram
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 10770)] Elaborating module Axi4SharedOnChipRam
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 635)] Elaborating instance axi_sdramCtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 10293)] Elaborating module Axi4SharedSdramCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 10461)] Elaborating instance ctrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 13298)] Elaborating module SdramCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 13572)] Elaborating instance chip_backupIn_fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 15167)] Elaborating module StreamFifoLowLatency_3
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 15193)] Elaborating instance fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 15244)] Elaborating module StreamFifo_5
W: Sdm-2008: The attribute named ram_style is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 673)] Elaborating instance axi_apbBridge
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 10067)] Elaborating module Axi4SharedToApb3Bridge
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 708)] Elaborating instance axi_gpioACtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 9975)] Elaborating module Apb3Gpio
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 10002)] Elaborating instance io_gpio_read_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 13279)] Elaborating module BufferCC_4
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 724)] Elaborating instance axi_gpioBCtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 9975)] Elaborating module Apb3Gpio
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 740)] Elaborating instance axi_timerCtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 9504)] Elaborating module PinsecTimerCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 9578)] Elaborating instance io_external_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 13251)] Elaborating module BufferCC_2
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 9586)] Elaborating instance prescaler_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 13228)] Elaborating module Prescaler
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 9593)] Elaborating instance timerA
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 13182)] Elaborating module Timer
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 9602)] Elaborating instance timerB
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 13136)] Elaborating module Timer_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 9611)] Elaborating instance timerC
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 13136)] Elaborating module Timer_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 9620)] Elaborating instance timerD
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 13136)] Elaborating module Timer_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 9629)] Elaborating instance interruptCtrl_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 13109)] Elaborating module InterruptCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 755)] Elaborating instance axi_uartCtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 9085)] Elaborating module Apb3UartCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 9186)] Elaborating instance uartCtrl_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 12980)] Elaborating module UartCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 13024)] Elaborating instance tx
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 14927)] Elaborating module UartCtrlTx
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 13038)] Elaborating instance rx
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 14633)] Elaborating module UartCtrlRx
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 14712)] Elaborating instance io_rxd_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 15220)] Elaborating module BufferCC_6
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 9205)] Elaborating instance bridge_write_streamUnbuffered_queueWithOccupancy
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 12826)] Elaborating module StreamFifo
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 9218)] Elaborating instance axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 12826)] Elaborating module StreamFifo
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 769)] Elaborating instance axi_core_cpu
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 4238)] Elaborating module VexRiscv
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 5676)] Elaborating instance IBusCachedPlugin_cache
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 12525)] Elaborating module InstructionCache
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 5720)] Elaborating instance dataCache_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 11671)] Elaborating module DataCache
W: Verilog-2024: [H:/PANGO_EDA/my_project/Briey.v(line number: 11671)] Give an initial value for the no drive output pin io_cpu_writeBack_exclusiveOk in graph of sdm module DataCache
W: Verilog-2024: [H:/PANGO_EDA/my_project/Briey.v(line number: 11671)] Give an initial value for the no drive output pin io_cpu_writesPending in graph of sdm module DataCache
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5676)] Net IBusCachedPlugin_cache_io_cpu_fetch_isRemoved connected to input port of module instance Briey.axi_core_cpu.IBusCachedPlugin_cache has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5676)] Net IBusCachedPlugin_mmuBus_rsp_bypassTranslation connected to input port of module instance Briey.axi_core_cpu.IBusCachedPlugin_cache has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5720)] Net DBusCachedPlugin_mmuBus_rsp_bypassTranslation connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5720)] Net dataCache_1_io_cpu_writeBack_fence_SW connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5720)] Net dataCache_1_io_cpu_writeBack_fence_SR connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5720)] Net dataCache_1_io_cpu_writeBack_fence_SO connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5720)] Net dataCache_1_io_cpu_writeBack_fence_SI connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5720)] Net dataCache_1_io_cpu_writeBack_fence_PW connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5720)] Net dataCache_1_io_cpu_writeBack_fence_PR connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5720)] Net dataCache_1_io_cpu_writeBack_fence_PO connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5720)] Net dataCache_1_io_cpu_writeBack_fence_PI connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5720)] Net dataCache_1_io_cpu_writeBack_fence_FM connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 804)] Elaborating instance io_coreInterrupt_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 4219)] Elaborating module BufferCC_1
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 810)] Elaborating instance jtagBridge_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 3491)] Elaborating module JtagBridge
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 3619)] Elaborating instance flowCCUnsafeByToggle_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 11599)] Elaborating module FlowCCUnsafeByToggle
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 11624)] Elaborating instance inputArea_target_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 14607)] Elaborating module BufferCC_5
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 826)] Elaborating instance systemDebugger_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 3404)] Elaborating module SystemDebugger
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 846)] Elaborating instance axi4ReadOnlyDecoder_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 3221)] Elaborating module Axi4ReadOnlyDecoder
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 3290)] Elaborating instance errorSlave
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 11540)] Elaborating module Axi4ReadOnlyErrorSlave
W: Verilog-2024: [H:/PANGO_EDA/my_project/Briey.v(line number: 11540)] Give an initial value for the no drive output pin io_axi_r_payload_data in graph of sdm module Axi4ReadOnlyErrorSlave
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 886)] Elaborating instance dbus_axi_decoder
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 2853)] Elaborating module Axi4SharedDecoder
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 2997)] Elaborating instance errorSlave
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 11451)] Elaborating module Axi4SharedErrorSlave
W: Verilog-2024: [H:/PANGO_EDA/my_project/Briey.v(line number: 11451)] Give an initial value for the no drive output pin io_axi_r_payload_data in graph of sdm module Axi4SharedErrorSlave
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 974)] Elaborating instance axi_ram_io_axi_arbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 2525)] Elaborating module Axi4SharedArbiter
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 2674)] Elaborating instance cmdArbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 11357)] Elaborating module StreamArbiter_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 2704)] Elaborating instance cmdRouteFork_thrown_translated_fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 11322)] Elaborating module StreamFifoLowLatency_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 11339)] Elaborating instance fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 14513)] Elaborating module StreamFifo_4
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 1037)] Elaborating instance axi_sdramCtrl_io_axi_arbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 2197)] Elaborating module Axi4SharedArbiter_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 2346)] Elaborating instance cmdArbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 11228)] Elaborating module StreamArbiter_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 2376)] Elaborating instance cmdRouteFork_thrown_translated_fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 11322)] Elaborating module StreamFifoLowLatency_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 1100)] Elaborating instance axi_apbBridge_io_axi_arbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 1935)] Elaborating module Axi4SharedArbiter_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 2051)] Elaborating instance cmdArbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 11152)] Elaborating module StreamArbiter
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 2072)] Elaborating instance cmdRouteFork_thrown_translated_fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 11322)] Elaborating module StreamFifoLowLatency_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 1150)] Elaborating instance io_apb_decoder
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 1884)] Elaborating module Apb3Decoder
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 1168)] Elaborating instance apb3Router_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 1773)] Elaborating module Apb3Router
W: [H:/PANGO_EDA/my_project/Briey.v(line number: 1213)] Lvalue in procedural assign is not memory, ignore it.
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 769)] Net axi_core_cpu_dBus_rsp_payload_last connected to input port of module instance Briey.axi_core_cpu has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.190s wall, 0.125s user + 0.062s system = 0.188s CPU (98.6%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.172s wall, 0.156s user + 0.016s system = 0.172s CPU (100.0%)

Start rtl-infer.
Start DFF-inference.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : DFF-inference successfully.
W: Loop was found during constant probe.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 10909)] Found Ram ram_symbol3, depth=65536, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 10909)] Found Ram ram_symbol0, depth=65536, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 10909)] Found Ram ram_symbol1, depth=65536, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 10909)] Found Ram ram_symbol2, depth=65536, width=8.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 5670)] Found Ram RegFilePlugin_regFile, depth=32, width=32.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 5670)] Found Ram RegFilePlugin_regFile, depth=32, width=32.
I: Removed inst jtag_writeArea_data that is redundant to jtag_tap_bypass.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 12876)] Found Ram logic_ram, depth=16, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 12636)] Found Ram banks_0, depth=256, width=32.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 12648)] Found Ram ways_0_tags, depth=32, width=24.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 11924)] Found Ram ways_0_data_symbol2, depth=256, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 11924)] Found Ram ways_0_data_symbol3, depth=256, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 11906)] Found Ram ways_0_tags, depth=32, width=24.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 11924)] Found Ram ways_0_data_symbol1, depth=256, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 11924)] Found Ram ways_0_data_symbol0, depth=256, width=8.
Executing : rtl-infer successfully. Time elapsed: 1.889s wall, 1.344s user + 0.547s system = 1.891s CPU (100.1%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.028s wall, 0.016s user + 0.016s system = 0.031s CPU (109.8%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.200s wall, 0.172s user + 0.016s system = 0.188s CPU (93.9%)

Start FSM inference.
I: FSM phase_fsm[1:0] inferred.
FSM phase_fsm[1:0] STG:
Number of reachable states: 3
Input nets: N144 io_apb_PREADY when_Axi4SharedToApb3Bridge_l91 when_Axi4SharedToApb3Bridge_l97 
S0(00)-->S1(01): xx10
S0(00)-->S2(10): xx11
S1(01)-->S2(10): x1xx
S0(00)-->S2(10): x111
S1(01)-->S2(10): x111
S2(10)-->S0(00): 1xxx

W: Loop was found during constant probe.
I: FSM IBusCachedPlugin_injector_port_state_fsm[2:0] inferred.
FSM IBusCachedPlugin_injector_port_state_fsm[2:0] STG:
Number of reachable states: 5
Input nets: DebugPlugin_injectionPort_valid IBusCachedPlugin_iBusRsp_output_valid N1123 N1133 N1288 N1409 N5289 N5292 when_CsrPlugin_l1527 when_HazardSimplePlugin_l105 when_HazardSimplePlugin_l108 
S0(000)-->S1(001): 1xxxxxxxxxx
S1(001)-->S2(010): xxxxxxxxxxx
S2(010)-->S3(011): xxxxxxxxxxx
S3(011)-->S4(100): xxxx00xx011
S3(011)-->S4(100): xxx000x001x
S3(011)-->S4(100): xx0x000x0x1
S3(011)-->S4(100): xx0000000xx
S4(100)-->S0(000): xxxxxxxxxxx

I: FSM CsrPlugin_interrupt_code_fsm[3:0] inferred.
FSM CsrPlugin_interrupt_code_fsm[3:0] STG:
Number of reachable states: 3
Input nets: N4718 N4855 N4857 
S0(0011)-->S0(0011): x1x
S1(0111)-->S0(0011): x1x
S2(1011)-->S0(0011): x1x
S0(0011)-->S1(0111): xx1
S1(0111)-->S1(0111): xx1
S2(1011)-->S1(0111): xx1
S0(0011)-->S2(1011): 1xx
S1(0111)-->S2(1011): 1xx
S2(1011)-->S2(1011): 1xx

W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: FSM jtag_tap_fsm_state_fsm[3:0] inferred.
FSM jtag_tap_fsm_state_fsm[3:0] STG:
Number of reachable states: 15
Input nets: io_jtag_tms 
S1(0001)-->S9(1001): 1
S0(0000)-->S1(0001): 0
S1(0001)-->S1(0001): 0
S2(0010)-->S3(0011): 0
S3(0011)-->S5(0101): 1
S0(0000)-->S0(0000): 1
S2(0010)-->S0(0000): 1
S4(0100)-->S4(0100): 0
S4(0100)-->S5(0101): 1
S5(0101)-->S6(0110): 0
S6(0110)-->S6(0110): 0
S6(0110)-->S7(0111): 1
S5(0101)-->S8(1000): 1
S7(0111)-->S8(1000): 1
S3(0011)-->S4(0100): 0
S7(0111)-->S4(0100): 0
S8(1000)-->S9(1001): 1
S9(1001)-->S2(0010): 1
S9(1001)-->S10(1010): 0
S10(1010)-->S11(1011): 0
S11(1011)-->S11(1011): 0
S10(1010)-->S12(1100): 1
S11(1011)-->S12(1100): 1
S13(1101)-->S14(1110): 1
S12(1100)-->S13(1101): 0
S13(1101)-->S13(1101): 0
S12(1100)-->S1(0001): 1
S14(1110)-->S1(0001): 1
S10(1010)-->S11(1011): 0
S14(1110)-->S11(1011): 0
S0(0000)-->S1(0001): 0
S8(1000)-->S1(0001): 0

I: FSM frontend_state_fsm[1:0] inferred.
FSM frontend_state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N1174 N1179 bubbleInserter_cmd_ready bubbleInserter_cmd_valid 
S0(00)-->S1(01): x1xx
S1(01)-->S2(10): 1xxx
S2(10)-->S3(11): xx1x
S2(10)-->S3(11): xxx0

I: FSM stateMachine_state_fsm[2:0] inferred.
FSM stateMachine_state_fsm[2:0] STG:
Number of reachable states: 5
Input nets: N161 N168 clockDivider_counter_willOverflow io_write_valid when_UartCtrlTx_l58 when_UartCtrlTx_l76 
S0(000)-->S1(001): xxxx1x
S1(001)-->S2(010): xx1xxx
S2(010)-->S3(011): x1xxx0
S2(010)-->S4(100): x1xxx1
S3(011)-->S4(100): xx1xxx
S2(010)-->S4(100): x11xx1
S3(011)-->S4(100): x11xx1
S4(100)-->S0(000): 1xx0xx
S4(100)-->S1(001): 1xx1xx

I: FSM stateMachine_state_fsm[2:0] inferred.
FSM stateMachine_state_fsm[2:0] STG:
Number of reachable states: 5
Input nets: N246 N257 sampler_tick when_UartCtrlRx_l43 when_UartCtrlRx_l93 when_UartCtrlRx_l103 when_UartCtrlRx_l113 when_UartCtrlRx_l125 
S0(000)-->S1(001): xxxx1xxx
S1(001)-->S0(000): xx11x1xx
S1(001)-->S2(010): xx11x0xx
S2(010)-->S3(011): x1xxxx0x
S2(010)-->S4(100): x1xxxx1x
S3(011)-->S4(100): xx11xxx1
S1(001)-->S0(000): xx11x1x0
S3(011)-->S0(000): xx11x1x0
S4(100)-->S0(000): 1x11xxxx
S4(100)-->S0(000): xx11x0xx
S3(011)-->S0(000): xx11x0x0

Executing : FSM inference successfully. Time elapsed: 0.282s wall, 0.250s user + 0.031s system = 0.281s CPU (99.9%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N93 (bmsWIDEMUX).
I: Constant propagation done on N364 (bmsPMUX).
I: Constant propagation done on N112 (bmsWIDEMUX).
I: Constant propagation done on N247 (bmsPMUX).
I: Constant propagation done on N92 (bmsWIDEMUX).
I: Constant propagation done on N65 (bmsWIDEINV).
I: Constant propagation done on N348 (bmsPMUX).
I: Constant propagation done on N66_2 (bmsREDAND).
I: Constant propagation done on N66_3 (bmsREDAND).
I: Constant propagation done on N66_4 (bmsREDAND).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.366s wall, 0.359s user + 0.016s system = 0.375s CPU (102.5%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:8s
Action compile: CPU time elapsed is 0h:0m:4s
Action compile: Process CPU time elapsed is 0h:0m:4s
Current time: Mon Feb 24 22:21:38 2025
Action compile: Peak memory pool usage is 192 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Feb 24 22:21:38 2025
Compiling architecture definition.
Analyzing project file 'H:/PANGO_EDA/my_project/first_try/first_try.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
W: ConstraintEditor-4030: No constraint files found, so all ports are unspecified I/O constraint.
Constraint check end.
C: SDC-2025: Clock source 'n:io_jtag_tck' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports io_jtag_tck
Executing : get_ports io_jtag_tck successfully.
Executing : create_clock -name Briey|io_jtag_tck [get_ports io_jtag_tck] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name Briey|io_jtag_tck [get_ports io_jtag_tck] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group Briey|io_jtag_tck
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group Briey|io_jtag_tck successfully.
C: SDC-2025: Clock source 'n:io_axiClk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports io_axiClk
Executing : get_ports io_axiClk successfully.
Executing : create_clock -name Briey|io_axiClk [get_ports io_axiClk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name Briey|io_axiClk [get_ports io_axiClk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group Briey|io_axiClk
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group Briey|io_axiClk successfully.
Start pre-mapping.
I: Constant propagation done on axi_core_cpu/N79 (bmsWIDEINV).
I: Constant propagation done on axi_core_cpu/N661 (bmsWIDEINV).
I: Removed bmsWIDEDFFRSE inst decode_to_execute_IS_RS2_SIGNED that is redundant to decode_to_execute_IS_RS1_SIGNED
I: Constant propagation done on axi_core_cpu/N472 (bmsWIDEINV).
I: Constant propagation done on axi_core_cpu/N5305 (bmsREDAND).
I: Constant propagation done on axi_core_cpu/N5309 (bmsREDAND).
I: Constant propagation done on axi_core_cpu/N5313 (bmsREDAND).
I: Constant propagation done on axi_core_cpu/N1446[12:11] (bmsWIDEMUX).
I: Constant propagation done on axi_core_cpu/N5318 (bmsREDOR).
I: Constant propagation done on axi_core_cpu/N5319 (bmsREDOR).
I: Constant propagation done on axi_core_cpu/N5320 (bmsREDOR).
I: Encoding type of FSM 'phase_fsm[1:0]' is: onehot.
I: [H:/PANGO_EDA/my_project/Briey.v(line number:10241)] The user initial state for regs on FSM phase_fsm[1:0] is 00 and be encoded 001.
I: Encoding table of FSM 'phase_fsm[1:0]':
I: from  axi_apbBridge/phase[1] axi_apbBridge/phase[0]
I: to  axi_apbBridge/phase_2 axi_apbBridge/phase_1 axi_apbBridge/phase_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'CsrPlugin_interrupt_code_fsm[3:0]' is: onehot.
W: [H:/PANGO_EDA/my_project/Briey.v(line number:8706)] The forced initial state for regs on FSM CsrPlugin_interrupt_code_fsm[3:0] is 0011 and be encoded 001.
I: Encoding table of FSM 'CsrPlugin_interrupt_code_fsm[3:0]':
I: from  axi_core_cpu/CsrPlugin_interrupt_code[3] axi_core_cpu/CsrPlugin_interrupt_code[2] axi_core_cpu/CsrPlugin_interrupt_code[1] axi_core_cpu/CsrPlugin_interrupt_code[0]
I: to  axi_core_cpu/CsrPlugin_interrupt_code_2 axi_core_cpu/CsrPlugin_interrupt_code_1 axi_core_cpu/CsrPlugin_interrupt_code_0
I: 0011 => 001
I: 0111 => 010
I: 1011 => 100
I: Encoding type of FSM 'IBusCachedPlugin_injector_port_state_fsm[2:0]' is: onehot.
I: [H:/PANGO_EDA/my_project/Briey.v(line number:8438)] The user initial state for regs on FSM IBusCachedPlugin_injector_port_state_fsm[2:0] is 000 and be encoded 00001.
I: Encoding table of FSM 'IBusCachedPlugin_injector_port_state_fsm[2:0]':
I: from  axi_core_cpu/IBusCachedPlugin_injector_port_state[2] axi_core_cpu/IBusCachedPlugin_injector_port_state[1] axi_core_cpu/IBusCachedPlugin_injector_port_state[0]
I: to  axi_core_cpu/IBusCachedPlugin_injector_port_state_4 axi_core_cpu/IBusCachedPlugin_injector_port_state_3 axi_core_cpu/IBusCachedPlugin_injector_port_state_2 axi_core_cpu/IBusCachedPlugin_injector_port_state_1 axi_core_cpu/IBusCachedPlugin_injector_port_state_0
I: 000 => 00001
I: 001 => 00010
I: 010 => 00100
I: 011 => 01000
I: 100 => 10000
I: Encoding type of FSM 'frontend_state_fsm[1:0]' is: onehot.
I: [H:/PANGO_EDA/my_project/Briey.v(line number:14056)] The user initial state for regs on FSM frontend_state_fsm[1:0] is 00 and be encoded 0001.
I: Encoding table of FSM 'frontend_state_fsm[1:0]':
I: from  axi_sdramCtrl/ctrl/frontend_state[1] axi_sdramCtrl/ctrl/frontend_state[0]
I: to  axi_sdramCtrl/ctrl/frontend_state_3 axi_sdramCtrl/ctrl/frontend_state_2 axi_sdramCtrl/ctrl/frontend_state_1 axi_sdramCtrl/ctrl/frontend_state_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Encoding type of FSM 'stateMachine_state_fsm[2:0]' is: onehot.
I: [H:/PANGO_EDA/my_project/Briey.v(line number:14797)] The user initial state for regs on FSM stateMachine_state_fsm[2:0] is 000 and be encoded 00001.
I: Encoding table of FSM 'stateMachine_state_fsm[2:0]':
I: from  axi_uartCtrl/uartCtrl_1/rx/stateMachine_state[2] axi_uartCtrl/uartCtrl_1/rx/stateMachine_state[1] axi_uartCtrl/uartCtrl_1/rx/stateMachine_state[0]
I: to  axi_uartCtrl/uartCtrl_1/rx/stateMachine_state_4 axi_uartCtrl/uartCtrl_1/rx/stateMachine_state_3 axi_uartCtrl/uartCtrl_1/rx/stateMachine_state_2 axi_uartCtrl/uartCtrl_1/rx/stateMachine_state_1 axi_uartCtrl/uartCtrl_1/rx/stateMachine_state_0
I: 000 => 00001
I: 001 => 00010
I: 010 => 00100
I: 011 => 01000
I: 100 => 10000
I: Encoding type of FSM 'stateMachine_state_fsm[2:0]' is: onehot.
I: [H:/PANGO_EDA/my_project/Briey.v(line number:15085)] The user initial state for regs on FSM stateMachine_state_fsm[2:0] is 000 and be encoded 00001.
I: Encoding table of FSM 'stateMachine_state_fsm[2:0]':
I: from  axi_uartCtrl/uartCtrl_1/tx/stateMachine_state[2] axi_uartCtrl/uartCtrl_1/tx/stateMachine_state[1] axi_uartCtrl/uartCtrl_1/tx/stateMachine_state[0]
I: to  axi_uartCtrl/uartCtrl_1/tx/stateMachine_state_4 axi_uartCtrl/uartCtrl_1/tx/stateMachine_state_3 axi_uartCtrl/uartCtrl_1/tx/stateMachine_state_2 axi_uartCtrl/uartCtrl_1/tx/stateMachine_state_1 axi_uartCtrl/uartCtrl_1/tx/stateMachine_state_0
I: 000 => 00001
I: 001 => 00010
I: 010 => 00100
I: 011 => 01000
I: 100 => 10000
I: Encoding type of FSM 'jtag_tap_fsm_state_fsm[3:0]' is: onehot.
W: [H:/PANGO_EDA/my_project/Briey.v(line number:4170)] The forced initial state for regs on FSM jtag_tap_fsm_state_fsm[3:0] is 0000 and be encoded 000000000000001.
I: Encoding table of FSM 'jtag_tap_fsm_state_fsm[3:0]':
I: from  jtagBridge_1/jtag_tap_fsm_state[3] jtagBridge_1/jtag_tap_fsm_state[2] jtagBridge_1/jtag_tap_fsm_state[1] jtagBridge_1/jtag_tap_fsm_state[0]
I: to  jtagBridge_1/jtag_tap_fsm_state_14 jtagBridge_1/jtag_tap_fsm_state_13 jtagBridge_1/jtag_tap_fsm_state_12 jtagBridge_1/jtag_tap_fsm_state_11 jtagBridge_1/jtag_tap_fsm_state_10 jtagBridge_1/jtag_tap_fsm_state_9 jtagBridge_1/jtag_tap_fsm_state_8 jtagBridge_1/jtag_tap_fsm_state_7 jtagBridge_1/jtag_tap_fsm_state_6 jtagBridge_1/jtag_tap_fsm_state_5 jtagBridge_1/jtag_tap_fsm_state_4 jtagBridge_1/jtag_tap_fsm_state_3 jtagBridge_1/jtag_tap_fsm_state_2 jtagBridge_1/jtag_tap_fsm_state_1 jtagBridge_1/jtag_tap_fsm_state_0
I: 0000 => 000000000000001
I: 0001 => 000000000000010
I: 0010 => 000000000000100
I: 0011 => 000000000001000
I: 0100 => 000000000010000
I: 0101 => 000000000100000
I: 0110 => 000000001000000
I: 0111 => 000000010000000
I: 1000 => 000000100000000
I: 1001 => 000001000000000
I: 1010 => 000010000000000
I: 1011 => 000100000000000
I: 1100 => 001000000000000
I: 1101 => 010000000000000
I: 1110 => 100000000000000
W: Removed bmsWIDEDFFRSE inst execute_to_memory_BRANCH_CALC[31:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst loader_waysAllocator[0] that is stuck at constant 1.
Executing : pre-mapping successfully. Time elapsed: 0.359s wall, 0.359s user + 0.000s system = 0.359s CPU (100.1%)

Start mod-gen.
W: Public-4008: Instance 'rx/_zz_io_rts' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_burst[1:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_id[3:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_len[7:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_size[2:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_apbBridge_io_axi_arbiter_io_output_w_rData_last' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_w_rData_last' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_w_s2mPipe_rData_last' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_rData_last' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_last' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_apbBridge/id[3:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/bridge_writeRsp_rData_id[3:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_core_cpu_dBus_cmd_rData_last that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_core_cpu/IBusCachedPlugin_cache/decodeStage_mmuRsp_allowExecute that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_core_cpu/IBusCachedPlugin_cache/decodeStage_mmuRsp_exception that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_core_cpu/IBusCachedPlugin_cache/decodeStage_mmuRsp_isPaging that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_core_cpu/IBusCachedPlugin_cache/decodeStage_mmuRsp_refilling that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_core_cpu/dataCache_1/stageB_mmuRsp_allowRead that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_core_cpu/dataCache_1/stageB_mmuRsp_allowWrite that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_core_cpu/dataCache_1/stageB_mmuRsp_exception that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_core_cpu/dataCache_1/stageB_mmuRsp_isPaging that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_core_cpu/dataCache_1/stageB_mmuRsp_refilling that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst jtagBridge_1/system_rsp_payload_error that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_core_cpu_dBus_cmd_m2sPipe_rData_last that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_id[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[7:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[7:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[7:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_size[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_size[2:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_burst[1:0] at 0 that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_burst[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_id[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[7:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[7:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[7:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_size[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_size[2:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_burst[1:0] at 0 that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_burst[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rData_last that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_ram/unburstify_buffer_transaction_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_ram/unburstify_buffer_transaction_id[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_ram/unburstify_buffer_transaction_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_ram/unburstify_buffer_len[7:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_ram/unburstify_buffer_transaction_size[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_ram/unburstify_buffer_transaction_size[2:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_ram/unburstify_buffer_transaction_burst[1:0] at 0 that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_ram/unburstify_buffer_transaction_burst[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/unburstify_buffer_transaction_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/unburstify_buffer_transaction_id[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/unburstify_buffer_transaction_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/unburstify_buffer_len[7:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/unburstify_buffer_transaction_size[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/unburstify_buffer_transaction_size[2:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/unburstify_buffer_transaction_burst[1:0] at 0 that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/unburstify_buffer_transaction_burst[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/frontend_rsp_rData_context_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/frontend_rsp_rData_context_id[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/frontend_rsp_rData_context_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst _zz_2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_sdramCtrl/ctrl/chip_sdramCkeInternal that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_CKE that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_1_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_1_id[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_1_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_sdramCtrl/ctrl/chip_sdramCkeInternal_regNext that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_2_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_2_id[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_2_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_3_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_3_id[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_3_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_4_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_4_id[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_4_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_contextDelayed_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_contextDelayed_id[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_contextDelayed_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 18 that is stuck at constant 0.
I: Removed bmsWIDEDFFRSE inst axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[31:0] that is redundant to axi_core_cpu/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress[31:0]
I: Removed bmsWIDEINV inst axi_sdramCtrl/N80 that is redundant to axi_ram/N65
I: Removed bmsWIDEDFFRSE inst axi_core_cpu/execute_to_memory_MEMORY_WR that is redundant to axi_core_cpu/dataCache_1/stageA_request_wr
I: Removed bmsWIDEDFFRSE inst axi_core_cpu/memory_to_writeBack_MEMORY_WR that is redundant to axi_core_cpu/dataCache_1/stageB_request_wr
W: Public-4008: Instance 'axi_ram/unburstify_buffer_len[7:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/unburstify_buffer_len[7:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFRSE inst axi_core_cpu/CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0] at 3 that is stuck at constant 0.
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol1_decode_areg that is redundant to axi_ram/ram_symbol0_decode_areg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol2_decode_areg that is redundant to axi_ram/ram_symbol0_decode_areg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_decode_areg that is redundant to axi_ram/ram_symbol0_decode_areg
W: Unable to pack axi_core_cpu/N490 with axi_core_cpu/memory_to_writeBack_MUL_HH[33:0] to APM due to incompatible signed/unsigned extension
Executing : mod-gen successfully. Time elapsed: 1.764s wall, 1.750s user + 0.000s system = 1.750s CPU (99.2%)

Start logic-optimization.
W: Public-4008: Instance 'axi_core_cpu/CsrPlugin_interrupt_code_0' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst axi_apbBridge_io_axi_arbiter/cmdArbiter/maskLocked_0 that is stuck at constant 1.
W: Public-4008: Instance 'axi_apbBridge_io_axi_arbiter/cmdArbiter/locked' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : logic-optimization successfully. Time elapsed: 2.700s wall, 2.484s user + 0.203s system = 2.688s CPU (99.5%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_addr[8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_addr[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_addr[10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_addr[11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_addr[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_addr[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_id[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_id[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_id[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_addr[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_addr[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_id[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_id[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_id[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/CsrPlugin_mstatus_MPP[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_BRANCH_CALC[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/decode_to_execute_INSTRUCTION[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/decode_to_execute_INSTRUCTION[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/decode_to_execute_INSTRUCTION[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/decode_to_execute_INSTRUCTION[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/decode_to_execute_INSTRUCTION[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/decode_to_execute_INSTRUCTION[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/decode_to_execute_INSTRUCTION[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[20]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[21]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[22]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[23]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[24]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[27]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[30]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[31]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[20]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[21]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[22]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[23]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[24]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[27]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[30]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[31]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_ram/unburstify_buffer_transaction_addr[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_ram/unburstify_buffer_transaction_addr[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_ram/unburstify_buffer_transaction_id[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_ram/unburstify_buffer_transaction_id[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_ram/unburstify_buffer_transaction_id[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_ram/stage0_rData_fragment_id[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_ram/stage0_rData_fragment_id[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_ram/stage0_rData_fragment_id[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'systemDebugger_1/dispatcher_dataShifter[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'systemDebugger_1/dispatcher_dataShifter[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/unburstify_buffer_transaction_id[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/unburstify_buffer_transaction_id[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/unburstify_buffer_transaction_id[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/unburstify_buffer_transaction_addr[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/unburstify_buffer_transaction_addr[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_1_id[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_1_id[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_1_id[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_2_id[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_2_id[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_2_id[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_3_id[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_3_id[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_3_id[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_4_id[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_4_id[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_4_id[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_contextDelayed_id[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_contextDelayed_id[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_contextDelayed_id[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_DQ_writeEnable[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_DQ_writeEnable[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_DQ_writeEnable[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_DQ_writeEnable[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_DQ_writeEnable[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_DQ_writeEnable[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_DQ_writeEnable[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_DQ_writeEnable[8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_DQ_writeEnable[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_DQ_writeEnable[10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_DQ_writeEnable[11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_DQ_writeEnable[12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_DQ_writeEnable[13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_DQ_writeEnable[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_DQ_writeEnable[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/frontend_rsp_rData_context_id[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/frontend_rsp_rData_context_id[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/frontend_rsp_rData_context_id[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Removed GTP_DFF_CE inst axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg[1] that is stuck at constant 0.
W: Removed GTP_DFF_E inst axi_core_cpu/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress[0] that is stuck at constant 0.
W: Removed GTP_DFF_E inst axi_core_cpu/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress[1] that is stuck at constant 0.
W: Removed GTP_DFF_E inst axi_core_cpu/decode_to_execute_PC[0] that is stuck at constant 0.
W: Removed GTP_DFF_E inst axi_core_cpu/decode_to_execute_PC[1] that is stuck at constant 0.
W: Removed GTP_DFF_E inst axi_core_cpu/execute_to_memory_PC[0] that is stuck at constant 0.
W: Removed GTP_DFF_E inst axi_core_cpu/execute_to_memory_PC[1] that is stuck at constant 0.
W: Removed GTP_DFF_E inst axi_core_cpu/memory_to_writeBack_PC[0] that is stuck at constant 0.
W: Removed GTP_DFF_E inst axi_core_cpu/memory_to_writeBack_PC[1] that is stuck at constant 0.
I: Removed GTP_DFF_E inst axi_core_cpu/execute_to_memory_INSTRUCTION[12] that is redundant to axi_core_cpu/dataCache_1/stageA_request_size[0]
I: Removed GTP_DFF_E inst axi_core_cpu/execute_to_memory_INSTRUCTION[13] that is redundant to axi_core_cpu/dataCache_1/stageA_request_size[1]
I: Removed GTP_DFF_E inst axi_core_cpu/decode_to_execute_INSTRUCTION[12] that is redundant to axi_core_cpu/decode_to_execute_ALU_BITWISE_CTRL[1]
I: Removed GTP_DFF_E inst axi_core_cpu/memory_to_writeBack_INSTRUCTION[12] that is redundant to axi_core_cpu/dataCache_1/stageB_request_size[0]
I: Removed GTP_DFF_E inst axi_core_cpu/memory_to_writeBack_INSTRUCTION[13] that is redundant to axi_core_cpu/dataCache_1/stageB_request_size[1]
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.320s wall, 0.312s user + 0.000s system = 0.312s CPU (97.8%)

Start tech-mapping phase 2.
I: Removed GTP_DFF_E inst axi_core_cpu/memory_DivPlugin_rs2[0] that is redundant to axi_core_cpu/execute_to_memory_MEMORY_STORE_DATA_RF[0]
Executing : tech-mapping phase 2 successfully. Time elapsed: 3.213s wall, 3.188s user + 0.031s system = 3.219s CPU (100.2%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.450s wall, 0.438s user + 0.016s system = 0.453s CPU (100.6%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.329s wall, 0.328s user + 0.000s system = 0.328s CPU (99.6%)

W: syn_maxfan of lutcarry N997_3_10 is more than 10000 on net dataCache_1_io_cpu_execute_address[9], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_9 is more than 10000 on net dataCache_1_io_cpu_execute_address[8], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_8 is more than 10000 on net dataCache_1_io_cpu_execute_address[7], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_7 is more than 10000 on net dataCache_1_io_cpu_execute_address[6], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_6 is more than 10000 on net dataCache_1_io_cpu_execute_address[5], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_5 is more than 10000 on net dataCache_1_io_cpu_execute_address[4], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_4 is more than 10000 on net dataCache_1_io_cpu_execute_address[3], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_3 is more than 10000 on net dataCache_1_io_cpu_execute_address[2], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_2 is more than 10000 on net dataCache_1_io_cpu_execute_address[1], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_1 is more than 10000 on net dataCache_1_io_cpu_execute_address[0], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_10 is more than 10000 on net dataCache_1_io_cpu_execute_address[9], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_9 is more than 10000 on net dataCache_1_io_cpu_execute_address[8], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_8 is more than 10000 on net dataCache_1_io_cpu_execute_address[7], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_7 is more than 10000 on net dataCache_1_io_cpu_execute_address[6], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_6 is more than 10000 on net dataCache_1_io_cpu_execute_address[5], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_5 is more than 10000 on net dataCache_1_io_cpu_execute_address[4], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_4 is more than 10000 on net dataCache_1_io_cpu_execute_address[3], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_3 is more than 10000 on net dataCache_1_io_cpu_execute_address[2], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_2 is more than 10000 on net dataCache_1_io_cpu_execute_address[1], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_1 is more than 10000 on net dataCache_1_io_cpu_execute_address[0], but wasn't replicated.
W: syn_maxfan of lutcarry N82_1_9 is more than 10000 on net Axi4Incr_baseIncr[11], but wasn't replicated.
W: syn_maxfan of lutcarry N82_1_8 is more than 10000 on net Axi4Incr_baseIncr[10], but wasn't replicated.
W: syn_maxfan of lutcarry N82_1_7 is more than 10000 on net Axi4Incr_baseIncr[9], but wasn't replicated.
W: syn_maxfan of lutcarry N82_1_6 is more than 10000 on net Axi4Incr_baseIncr[8], but wasn't replicated.
W: syn_maxfan of lutcarry N82_1_5 is more than 10000 on net Axi4Incr_baseIncr[7], but wasn't replicated.
W: syn_maxfan of lutcarry N82_1_4 is more than 10000 on net Axi4Incr_baseIncr[6], but wasn't replicated.
W: syn_maxfan of lutcarry N82_1_3 is more than 10000 on net Axi4Incr_baseIncr[5], but wasn't replicated.
W: syn_maxfan of lutcarry N82_1_2 is more than 10000 on net Axi4Incr_baseIncr[4], but wasn't replicated.
W: syn_maxfan of lutcarry N82_1_1 is more than 10000 on net Axi4Incr_baseIncr[3], but wasn't replicated.
W: syn_maxfan of lutcarry N82_1_9 is more than 10000 on net Axi4Incr_baseIncr[11], but wasn't replicated.
W: syn_maxfan of lutcarry N82_1_8 is more than 10000 on net Axi4Incr_baseIncr[10], but wasn't replicated.
W: syn_maxfan of lutcarry N82_1_7 is more than 10000 on net Axi4Incr_baseIncr[9], but wasn't replicated.
W: syn_maxfan of lutcarry N82_1_6 is more than 10000 on net Axi4Incr_baseIncr[8], but wasn't replicated.
W: syn_maxfan of lutcarry N82_1_5 is more than 10000 on net Axi4Incr_baseIncr[7], but wasn't replicated.
W: syn_maxfan of lutcarry N82_1_4 is more than 10000 on net Axi4Incr_baseIncr[6], but wasn't replicated.
W: syn_maxfan of lutcarry N82_1_3 is more than 10000 on net Axi4Incr_baseIncr[5], but wasn't replicated.
W: syn_maxfan of lutcarry N82_1_2 is more than 10000 on net Axi4Incr_baseIncr[4], but wasn't replicated.
W: syn_maxfan of lutcarry N82_1_1 is more than 10000 on net Axi4Incr_baseIncr[3], but wasn't replicated.
W: Public-4008: Instance 'lineLoader_address[0]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'lineLoader_address[1]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'lineLoader_address[2]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'lineLoader_address[3]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'lineLoader_address[4]' of 'GTP_DFF' unit is dangling and will be cleaned.

Cell Usage:
GTP_APM_E1                    4 uses
GTP_DFF                     306 uses
GTP_DFF_C                   146 uses
GTP_DFF_CE                  275 uses
GTP_DFF_E                  1904 uses
GTP_DFF_P                    18 uses
GTP_DFF_PE                   12 uses
GTP_DFF_R                    29 uses
GTP_DFF_RE                  148 uses
GTP_DFF_S                     4 uses
GTP_DFF_SE                   15 uses
GTP_DRM18K                  128 uses
GTP_DRM9K                     9 uses
GTP_GRS                       1 use
GTP_INV                      10 uses
GTP_LUT1                     21 uses
GTP_LUT2                    172 uses
GTP_LUT3                    469 uses
GTP_LUT4                    480 uses
GTP_LUT5                    857 uses
GTP_LUT5CARRY               688 uses
GTP_LUT5M                   568 uses
GTP_MUX2LUT6                 76 uses
GTP_MUX2LUT7                 12 uses
GTP_RAM16X1DP                16 uses

I/O ports: 273
GTP_INBUF                  89 uses
GTP_OUTBUF                184 uses

Mapping Summary:
Total LUTs: 3271 of 42800 (7.64%)
	LUTs as dram: 16 of 17000 (0.09%)
	LUTs as logic: 3255
Total Registers: 2857 of 64200 (4.45%)
Total Latches: 0

DRM18K:
Total DRM18K = 132.5 of 134 (98.88%)

APMs:
Total APMs = 4.00 of 84 (4.76%)

Total I/O ports = 273 of 296 (92.23%)


Overview of Control Sets:

Number of unique control sets : 137

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 3        | 3                 0
  [2, 4)      | 37       | 9                 28
  [4, 6)      | 21       | 5                 16
  [6, 8)      | 7        | 5                 2
  [8, 10)     | 7        | 7                 0
  [10, 12)    | 1        | 0                 1
  [12, 14)    | 6        | 5                 1
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 55       | 50                5
--------------------------------------------------------------
  The maximum fanout: 302
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 306
  NO              NO                YES                164
  NO              YES               NO                 33
  YES             NO                NO                 1904
  YES             NO                YES                287
  YES             YES               NO                 163
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'Briey' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to Briey_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'io_gpioA_write[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_write[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_write[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_write[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_write[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_write[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_write[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_write[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_write[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_write[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_write[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_write[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_write[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_write[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_write[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_write[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_write[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_write[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_write[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_write[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_write[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_write[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_write[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_write[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_write[24]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_write[25]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_write[26]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_write[27]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_write[28]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_write[29]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_write[30]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_write[31]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_writeEnable[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_writeEnable[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_writeEnable[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_writeEnable[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_writeEnable[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_writeEnable[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_writeEnable[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_writeEnable[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_writeEnable[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_writeEnable[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_writeEnable[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_writeEnable[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_writeEnable[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_writeEnable[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_writeEnable[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_writeEnable[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_writeEnable[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_writeEnable[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_writeEnable[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_writeEnable[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_writeEnable[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_writeEnable[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_writeEnable[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_writeEnable[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_writeEnable[24]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_writeEnable[25]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_writeEnable[26]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_writeEnable[27]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_writeEnable[28]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_writeEnable[29]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_writeEnable[30]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioA_writeEnable[31]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_write[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_write[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_write[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_write[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_write[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_write[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_write[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_write[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_write[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_write[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_write[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_write[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_write[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_write[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_write[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_write[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_write[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_write[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_write[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_write[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_write[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_write[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_write[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_write[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_write[24]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_write[25]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_write[26]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_write[27]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_write[28]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_write[29]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_write[30]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_write[31]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_writeEnable[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_writeEnable[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_writeEnable[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_writeEnable[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_writeEnable[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_writeEnable[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_writeEnable[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_writeEnable[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_writeEnable[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_writeEnable[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_writeEnable[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_writeEnable[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_writeEnable[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_writeEnable[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_writeEnable[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_writeEnable[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_writeEnable[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_writeEnable[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_writeEnable[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_writeEnable[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_writeEnable[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_writeEnable[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_writeEnable[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_writeEnable[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_writeEnable[24]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_writeEnable[25]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_writeEnable[26]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_writeEnable[27]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_writeEnable[28]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_writeEnable[29]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_writeEnable[30]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_gpioB_writeEnable[31]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_jtag_tdo' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_sdram_ADDR[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_sdram_ADDR[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_sdram_ADDR[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_sdram_ADDR[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_sdram_ADDR[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_sdram_ADDR[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_sdram_ADDR[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_sdram_ADDR[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_sdram_ADDR[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_sdram_ADDR[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_sdram_ADDR[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_sdram_ADDR[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_sdram_ADDR[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_sdram_BA[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_sdram_BA[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_sdram_CASn' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_sdram_CKE' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_sdram_CSn' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_sdram_DQM[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_sdram_DQM[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_sdram_DQ_write[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_sdram_DQ_write[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_sdram_DQ_write[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_sdram_DQ_write[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_sdram_DQ_write[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_sdram_DQ_write[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_sdram_DQ_write[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_sdram_DQ_write[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_sdram_DQ_write[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_sdram_DQ_write[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_sdram_DQ_write[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_sdram_DQ_write[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_sdram_DQ_write[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_sdram_DQ_write[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_sdram_DQ_write[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_sdram_DQ_write[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_sdram_DQ_writeEnable[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_sdram_DQ_writeEnable[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_sdram_DQ_writeEnable[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_sdram_DQ_writeEnable[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_sdram_DQ_writeEnable[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_sdram_DQ_writeEnable[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_sdram_DQ_writeEnable[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_sdram_DQ_writeEnable[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_sdram_DQ_writeEnable[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_sdram_DQ_writeEnable[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_sdram_DQ_writeEnable[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_sdram_DQ_writeEnable[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_sdram_DQ_writeEnable[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_sdram_DQ_writeEnable[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_sdram_DQ_writeEnable[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_sdram_DQ_writeEnable[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_sdram_RASn' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_sdram_WEn' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_uart_txd' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'io_asyncReset' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_coreInterrupt' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioA_read[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioA_read[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioA_read[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioA_read[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioA_read[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioA_read[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioA_read[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioA_read[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioA_read[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioA_read[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioA_read[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioA_read[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioA_read[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioA_read[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioA_read[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioA_read[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioA_read[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioA_read[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioA_read[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioA_read[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioA_read[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioA_read[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioA_read[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioA_read[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioA_read[24]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioA_read[25]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioA_read[26]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioA_read[27]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioA_read[28]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioA_read[29]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioA_read[30]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioA_read[31]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioB_read[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioB_read[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioB_read[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioB_read[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioB_read[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioB_read[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioB_read[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioB_read[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioB_read[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioB_read[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioB_read[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioB_read[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioB_read[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioB_read[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioB_read[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioB_read[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioB_read[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioB_read[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioB_read[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioB_read[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioB_read[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioB_read[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioB_read[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioB_read[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioB_read[24]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioB_read[25]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioB_read[26]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioB_read[27]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioB_read[28]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioB_read[29]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioB_read[30]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_gpioB_read[31]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_jtag_tdi' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_jtag_tms' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_sdram_DQ_read[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_sdram_DQ_read[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_sdram_DQ_read[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_sdram_DQ_read[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_sdram_DQ_read[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_sdram_DQ_read[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_sdram_DQ_read[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_sdram_DQ_read[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_sdram_DQ_read[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_sdram_DQ_read[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_sdram_DQ_read[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_sdram_DQ_read[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_sdram_DQ_read[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_sdram_DQ_read[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_sdram_DQ_read[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_sdram_DQ_read[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_timerExternal_clear' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_timerExternal_tick' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_uart_rxd' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:13s
Action synthesize: CPU time elapsed is 0h:0m:11s
Action synthesize: Process CPU time elapsed is 0h:0m:11s
Current time: Mon Feb 24 22:21:50 2025
Action synthesize: Peak memory pool usage is 265 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Mon Feb 24 22:21:50 2025
Compiling architecture definition.
Analyzing project file 'H:/PANGO_EDA/my_project/first_try/first_try.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Building architecture floorplan logic view.
E: ConstraintEditor-0046: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 1)] Object 'p:gpio_led[5]' can not be found in current view.
E: ConstraintEditor-0046: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 2)] Object 'p:gpio_led[5]' can not be found in current view.
E: ConstraintEditor-0046: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 3)] Object 'p:gpio_led[5]' can not be found in current view.
E: ConstraintEditor-0046: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 4)] Object 'p:gpio_led[5]' can not be found in current view.
E: ConstraintEditor-0046: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 5)] Object 'p:gpio_led[5]' can not be found in current view.
E: ConstraintEditor-0046: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 6)] Object 'p:gpio_led[5]' can not be found in current view.
E: ConstraintEditor-0046: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 7)] Object 'p:gpio_led[5]' can not be found in current view.
E: ConstraintEditor-0046: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 8)] Object 'p:gpio_led[4]' can not be found in current view.
E: ConstraintEditor-0046: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 9)] Object 'p:gpio_led[4]' can not be found in current view.
E: ConstraintEditor-0046: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 10)] Object 'p:gpio_led[4]' can not be found in current view.
E: ConstraintEditor-0046: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 11)] Object 'p:gpio_led[4]' can not be found in current view.
E: ConstraintEditor-0046: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 12)] Object 'p:gpio_led[4]' can not be found in current view.
E: ConstraintEditor-0046: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 13)] Object 'p:gpio_led[4]' can not be found in current view.
E: ConstraintEditor-0046: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 14)] Object 'p:gpio_led[4]' can not be found in current view.
E: ConstraintEditor-0046: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 15)] Object 'p:gpio_led[3]' can not be found in current view.
E: ConstraintEditor-0046: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 16)] Object 'p:gpio_led[3]' can not be found in current view.
E: ConstraintEditor-0046: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 17)] Object 'p:gpio_led[3]' can not be found in current view.
E: ConstraintEditor-0046: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 18)] Object 'p:gpio_led[3]' can not be found in current view.
E: ConstraintEditor-0046: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 19)] Object 'p:gpio_led[3]' can not be found in current view.
E: ConstraintEditor-0046: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 20)] Object 'p:gpio_led[3]' can not be found in current view.
E: ConstraintEditor-0046: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 21)] Object 'p:gpio_led[3]' can not be found in current view.
E: ConstraintEditor-0046: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 22)] Object 'p:gpio_led[2]' can not be found in current view.
E: ConstraintEditor-0046: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 23)] Object 'p:gpio_led[2]' can not be found in current view.
E: ConstraintEditor-0046: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 24)] Object 'p:gpio_led[2]' can not be found in current view.
E: ConstraintEditor-0046: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 25)] Object 'p:gpio_led[2]' can not be found in current view.
E: ConstraintEditor-0046: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 26)] Object 'p:gpio_led[2]' can not be found in current view.
E: ConstraintEditor-0046: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 27)] Object 'p:gpio_led[2]' can not be found in current view.
E: ConstraintEditor-0046: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 28)] Object 'p:gpio_led[2]' can not be found in current view.
E: ConstraintEditor-0046: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 29)] Object 'p:gpio_led[1]' can not be found in current view.
E: ConstraintEditor-0046: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 30)] Object 'p:gpio_led[1]' can not be found in current view.
E: ConstraintEditor-0046: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 31)] Object 'p:gpio_led[1]' can not be found in current view.
E: ConstraintEditor-0046: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 32)] Object 'p:gpio_led[1]' can not be found in current view.
E: ConstraintEditor-0046: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 33)] Object 'p:gpio_led[1]' can not be found in current view.
E: ConstraintEditor-0046: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 34)] Object 'p:gpio_led[1]' can not be found in current view.
E: ConstraintEditor-0046: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 35)] Object 'p:gpio_led[1]' can not be found in current view.
E: ConstraintEditor-0046: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 36)] Object 'p:gpio_led[0]' can not be found in current view.
E: ConstraintEditor-0046: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 37)] Object 'p:gpio_led[0]' can not be found in current view.
E: ConstraintEditor-0046: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 38)] Object 'p:gpio_led[0]' can not be found in current view.
E: ConstraintEditor-0046: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 39)] Object 'p:gpio_led[0]' can not be found in current view.
E: ConstraintEditor-0046: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 40)] Object 'p:gpio_led[0]' can not be found in current view.
E: ConstraintEditor-0046: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 41)] Object 'p:gpio_led[0]' can not be found in current view.
E: ConstraintEditor-0046: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 42)] Object 'p:gpio_led[0]' can not be found in current view.
C: ConstraintEditor-2002: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 68)] | Port io_coreInterrupt has been placed at location K18, whose type is share pin.
C: ConstraintEditor-2002: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 73)] | Port io_jtag_tck has been placed at location Y13, whose type is share pin.
C: ConstraintEditor-2002: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 98)] | Port io_uart_rxd has been placed at location AB13, whose type is share pin.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/first_try/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/Briey.v". 


Process "Compile" started.
Current time: Mon Feb 24 22:26:43 2025
Compiling architecture definition.
Analyzing project file 'H:/PANGO_EDA/my_project/first_try/first_try.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {H:/PANGO_EDA/my_project/first_try} H:/PANGO_EDA/my_project/Briey.v
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/Briey.v
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 7)] Analyzing module Briey (library work)
W: Verilog-2010: [H:/PANGO_EDA/my_project/Briey.v(line number: 1223)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 1784)] Analyzing module Apb3Router (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 1895)] Analyzing module Apb3Decoder (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 1946)] Analyzing module Axi4SharedArbiter_2 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 2208)] Analyzing module Axi4SharedArbiter_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 2536)] Analyzing module Axi4SharedArbiter (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 2864)] Analyzing module Axi4SharedDecoder (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 3232)] Analyzing module Axi4ReadOnlyDecoder (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 3415)] Analyzing module SystemDebugger (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 3502)] Analyzing module JtagBridge (library work)
W: Verilog-2010: [H:/PANGO_EDA/my_project/Briey.v(line number: 3641)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 4230)] Analyzing module BufferCC_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 4249)] Analyzing module VexRiscv (library work)
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 4731)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 4731)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 4731)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 4733)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 4733)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 4733)] Convert attribute name from syn_keep to PAP_KEEP
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 9096)] Analyzing module Apb3UartCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 9515)] Analyzing module PinsecTimerCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 9986)] Analyzing module Apb3Gpio (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 10078)] Analyzing module Axi4SharedToApb3Bridge (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 10304)] Analyzing module Axi4SharedSdramCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 10781)] Analyzing module Axi4SharedOnChipRam (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 11143)] Analyzing module BufferCC (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 11163)] Analyzing module StreamArbiter (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 11239)] Analyzing module StreamArbiter_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 11333)] Analyzing module StreamFifoLowLatency_2 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 11368)] Analyzing module StreamArbiter_2 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 11462)] Analyzing module Axi4SharedErrorSlave (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 11551)] Analyzing module Axi4ReadOnlyErrorSlave (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 11610)] Analyzing module FlowCCUnsafeByToggle (library work)
W: Verilog-2010: [H:/PANGO_EDA/my_project/Briey.v(line number: 11641)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 11682)] Analyzing module DataCache (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 12536)] Analyzing module InstructionCache (library work)
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 12588)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 12588)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 12588)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 12603)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 12603)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 12603)] Convert attribute name from syn_keep to PAP_KEEP
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 12837)] Analyzing module StreamFifo (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 12991)] Analyzing module UartCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 13120)] Analyzing module InterruptCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 13147)] Analyzing module Timer_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 13193)] Analyzing module Timer (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 13239)] Analyzing module Prescaler (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 13262)] Analyzing module BufferCC_2 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 13290)] Analyzing module BufferCC_4 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 13309)] Analyzing module SdramCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 14524)] Analyzing module StreamFifo_4 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 14618)] Analyzing module BufferCC_5 (library work)
W: Verilog-2010: [H:/PANGO_EDA/my_project/Briey.v(line number: 14628)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 14644)] Analyzing module UartCtrlRx (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 14938)] Analyzing module UartCtrlTx (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 15178)] Analyzing module StreamFifoLowLatency_3 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 15231)] Analyzing module BufferCC_6 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 15255)] Analyzing module StreamFifo_5 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {H:/PANGO_EDA/my_project/first_try} H:/PANGO_EDA/my_project/Briey.v successfully.
I: Module "Briey" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.457s wall, 0.031s user + 0.000s system = 0.031s CPU (2.1%)

Start rtl-elaborate.
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 7)] Elaborating module Briey
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 614)] Elaborating instance io_asyncReset_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 11143)] Elaborating module BufferCC
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 619)] Elaborating instance axi_ram
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 10781)] Elaborating module Axi4SharedOnChipRam
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 646)] Elaborating instance axi_sdramCtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 10304)] Elaborating module Axi4SharedSdramCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 10472)] Elaborating instance ctrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 13309)] Elaborating module SdramCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 13583)] Elaborating instance chip_backupIn_fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 15178)] Elaborating module StreamFifoLowLatency_3
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 15204)] Elaborating instance fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 15255)] Elaborating module StreamFifo_5
W: Sdm-2008: The attribute named ram_style is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 684)] Elaborating instance axi_apbBridge
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 10078)] Elaborating module Axi4SharedToApb3Bridge
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 719)] Elaborating instance axi_gpioACtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 9986)] Elaborating module Apb3Gpio
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 10013)] Elaborating instance io_gpio_read_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 13290)] Elaborating module BufferCC_4
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 735)] Elaborating instance axi_gpioBCtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 9986)] Elaborating module Apb3Gpio
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 751)] Elaborating instance axi_timerCtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 9515)] Elaborating module PinsecTimerCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 9589)] Elaborating instance io_external_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 13262)] Elaborating module BufferCC_2
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 9597)] Elaborating instance prescaler_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 13239)] Elaborating module Prescaler
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 9604)] Elaborating instance timerA
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 13193)] Elaborating module Timer
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 9613)] Elaborating instance timerB
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 13147)] Elaborating module Timer_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 9622)] Elaborating instance timerC
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 13147)] Elaborating module Timer_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 9631)] Elaborating instance timerD
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 13147)] Elaborating module Timer_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 9640)] Elaborating instance interruptCtrl_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 13120)] Elaborating module InterruptCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 766)] Elaborating instance axi_uartCtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 9096)] Elaborating module Apb3UartCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 9197)] Elaborating instance uartCtrl_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 12991)] Elaborating module UartCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 13035)] Elaborating instance tx
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 14938)] Elaborating module UartCtrlTx
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 13049)] Elaborating instance rx
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 14644)] Elaborating module UartCtrlRx
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 14723)] Elaborating instance io_rxd_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 15231)] Elaborating module BufferCC_6
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 9216)] Elaborating instance bridge_write_streamUnbuffered_queueWithOccupancy
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 12837)] Elaborating module StreamFifo
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 9229)] Elaborating instance axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 12837)] Elaborating module StreamFifo
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 780)] Elaborating instance axi_core_cpu
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 4249)] Elaborating module VexRiscv
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 5687)] Elaborating instance IBusCachedPlugin_cache
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 12536)] Elaborating module InstructionCache
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 5731)] Elaborating instance dataCache_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 11682)] Elaborating module DataCache
W: Verilog-2024: [H:/PANGO_EDA/my_project/Briey.v(line number: 11682)] Give an initial value for the no drive output pin io_cpu_writeBack_exclusiveOk in graph of sdm module DataCache
W: Verilog-2024: [H:/PANGO_EDA/my_project/Briey.v(line number: 11682)] Give an initial value for the no drive output pin io_cpu_writesPending in graph of sdm module DataCache
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5687)] Net IBusCachedPlugin_cache_io_cpu_fetch_isRemoved connected to input port of module instance Briey.axi_core_cpu.IBusCachedPlugin_cache has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5687)] Net IBusCachedPlugin_mmuBus_rsp_bypassTranslation connected to input port of module instance Briey.axi_core_cpu.IBusCachedPlugin_cache has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5731)] Net DBusCachedPlugin_mmuBus_rsp_bypassTranslation connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5731)] Net dataCache_1_io_cpu_writeBack_fence_SW connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5731)] Net dataCache_1_io_cpu_writeBack_fence_SR connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5731)] Net dataCache_1_io_cpu_writeBack_fence_SO connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5731)] Net dataCache_1_io_cpu_writeBack_fence_SI connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5731)] Net dataCache_1_io_cpu_writeBack_fence_PW connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5731)] Net dataCache_1_io_cpu_writeBack_fence_PR connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5731)] Net dataCache_1_io_cpu_writeBack_fence_PO connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5731)] Net dataCache_1_io_cpu_writeBack_fence_PI connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5731)] Net dataCache_1_io_cpu_writeBack_fence_FM connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 815)] Elaborating instance io_coreInterrupt_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 4230)] Elaborating module BufferCC_1
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 821)] Elaborating instance jtagBridge_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 3502)] Elaborating module JtagBridge
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 3630)] Elaborating instance flowCCUnsafeByToggle_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 11610)] Elaborating module FlowCCUnsafeByToggle
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 11635)] Elaborating instance inputArea_target_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 14618)] Elaborating module BufferCC_5
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 837)] Elaborating instance systemDebugger_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 3415)] Elaborating module SystemDebugger
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 857)] Elaborating instance axi4ReadOnlyDecoder_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 3232)] Elaborating module Axi4ReadOnlyDecoder
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 3301)] Elaborating instance errorSlave
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 11551)] Elaborating module Axi4ReadOnlyErrorSlave
W: Verilog-2024: [H:/PANGO_EDA/my_project/Briey.v(line number: 11551)] Give an initial value for the no drive output pin io_axi_r_payload_data in graph of sdm module Axi4ReadOnlyErrorSlave
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 897)] Elaborating instance dbus_axi_decoder
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 2864)] Elaborating module Axi4SharedDecoder
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 3008)] Elaborating instance errorSlave
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 11462)] Elaborating module Axi4SharedErrorSlave
W: Verilog-2024: [H:/PANGO_EDA/my_project/Briey.v(line number: 11462)] Give an initial value for the no drive output pin io_axi_r_payload_data in graph of sdm module Axi4SharedErrorSlave
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 985)] Elaborating instance axi_ram_io_axi_arbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 2536)] Elaborating module Axi4SharedArbiter
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 2685)] Elaborating instance cmdArbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 11368)] Elaborating module StreamArbiter_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 2715)] Elaborating instance cmdRouteFork_thrown_translated_fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 11333)] Elaborating module StreamFifoLowLatency_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 11350)] Elaborating instance fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 14524)] Elaborating module StreamFifo_4
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 1048)] Elaborating instance axi_sdramCtrl_io_axi_arbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 2208)] Elaborating module Axi4SharedArbiter_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 2357)] Elaborating instance cmdArbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 11239)] Elaborating module StreamArbiter_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 2387)] Elaborating instance cmdRouteFork_thrown_translated_fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 11333)] Elaborating module StreamFifoLowLatency_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 1111)] Elaborating instance axi_apbBridge_io_axi_arbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 1946)] Elaborating module Axi4SharedArbiter_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 2062)] Elaborating instance cmdArbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 11163)] Elaborating module StreamArbiter
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 2083)] Elaborating instance cmdRouteFork_thrown_translated_fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 11333)] Elaborating module StreamFifoLowLatency_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 1161)] Elaborating instance io_apb_decoder
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 1895)] Elaborating module Apb3Decoder
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 1179)] Elaborating instance apb3Router_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 1784)] Elaborating module Apb3Router
W: [H:/PANGO_EDA/my_project/Briey.v(line number: 1224)] Lvalue in procedural assign is not memory, ignore it.
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 646)] Net io_sdram_DQ_read connected to input port of module instance Briey.axi_sdramCtrl has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 719)] Net io_gpioA_read connected to input port of module instance Briey.axi_gpioACtrl has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 735)] Net io_gpioB_read connected to input port of module instance Briey.axi_gpioBCtrl has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.196s wall, 0.109s user + 0.094s system = 0.203s CPU (103.8%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.172s wall, 0.172s user + 0.000s system = 0.172s CPU (100.0%)

Start rtl-infer.
Start DFF-inference.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : DFF-inference successfully.
W: Loop was found during constant probe.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 10920)] Found Ram ram_symbol3, depth=65536, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 10920)] Found Ram ram_symbol0, depth=65536, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 10920)] Found Ram ram_symbol1, depth=65536, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 10920)] Found Ram ram_symbol2, depth=65536, width=8.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 5681)] Found Ram RegFilePlugin_regFile, depth=32, width=32.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 5681)] Found Ram RegFilePlugin_regFile, depth=32, width=32.
I: Removed inst jtag_writeArea_data that is redundant to jtag_tap_bypass.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 12887)] Found Ram logic_ram, depth=16, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 12647)] Found Ram banks_0, depth=256, width=32.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 12659)] Found Ram ways_0_tags, depth=32, width=24.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 11935)] Found Ram ways_0_data_symbol2, depth=256, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 11935)] Found Ram ways_0_data_symbol3, depth=256, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 11917)] Found Ram ways_0_tags, depth=32, width=24.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 11935)] Found Ram ways_0_data_symbol1, depth=256, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 11935)] Found Ram ways_0_data_symbol0, depth=256, width=8.
Executing : rtl-infer successfully. Time elapsed: 1.853s wall, 1.266s user + 0.578s system = 1.844s CPU (99.5%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.028s wall, 0.016s user + 0.016s system = 0.031s CPU (112.9%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.200s wall, 0.188s user + 0.016s system = 0.203s CPU (101.7%)

Start FSM inference.
I: FSM phase_fsm[1:0] inferred.
FSM phase_fsm[1:0] STG:
Number of reachable states: 3
Input nets: N144 io_apb_PREADY when_Axi4SharedToApb3Bridge_l91 when_Axi4SharedToApb3Bridge_l97 
S0(00)-->S1(01): xx10
S0(00)-->S2(10): xx11
S1(01)-->S2(10): x1xx
S0(00)-->S2(10): x111
S1(01)-->S2(10): x111
S2(10)-->S0(00): 1xxx

W: Loop was found during constant probe.
I: FSM IBusCachedPlugin_injector_port_state_fsm[2:0] inferred.
FSM IBusCachedPlugin_injector_port_state_fsm[2:0] STG:
Number of reachable states: 5
Input nets: DebugPlugin_injectionPort_valid IBusCachedPlugin_iBusRsp_output_valid N1123 N1133 N1288 N1409 N5289 N5292 when_CsrPlugin_l1527 when_HazardSimplePlugin_l105 when_HazardSimplePlugin_l108 
S0(000)-->S1(001): 1xxxxxxxxxx
S1(001)-->S2(010): xxxxxxxxxxx
S2(010)-->S3(011): xxxxxxxxxxx
S3(011)-->S4(100): xxxx00xx011
S3(011)-->S4(100): xxx000x001x
S3(011)-->S4(100): xx0x000x0x1
S3(011)-->S4(100): xx0000000xx
S4(100)-->S0(000): xxxxxxxxxxx

I: FSM CsrPlugin_interrupt_code_fsm[3:0] inferred.
FSM CsrPlugin_interrupt_code_fsm[3:0] STG:
Number of reachable states: 3
Input nets: N4718 N4855 N4857 
S0(0011)-->S0(0011): x1x
S1(0111)-->S0(0011): x1x
S2(1011)-->S0(0011): x1x
S0(0011)-->S1(0111): xx1
S1(0111)-->S1(0111): xx1
S2(1011)-->S1(0111): xx1
S0(0011)-->S2(1011): 1xx
S1(0111)-->S2(1011): 1xx
S2(1011)-->S2(1011): 1xx

W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: FSM jtag_tap_fsm_state_fsm[3:0] inferred.
FSM jtag_tap_fsm_state_fsm[3:0] STG:
Number of reachable states: 15
Input nets: io_jtag_tms 
S1(0001)-->S9(1001): 1
S0(0000)-->S1(0001): 0
S1(0001)-->S1(0001): 0
S2(0010)-->S3(0011): 0
S3(0011)-->S5(0101): 1
S0(0000)-->S0(0000): 1
S2(0010)-->S0(0000): 1
S4(0100)-->S4(0100): 0
S4(0100)-->S5(0101): 1
S5(0101)-->S6(0110): 0
S6(0110)-->S6(0110): 0
S6(0110)-->S7(0111): 1
S5(0101)-->S8(1000): 1
S7(0111)-->S8(1000): 1
S3(0011)-->S4(0100): 0
S7(0111)-->S4(0100): 0
S8(1000)-->S9(1001): 1
S9(1001)-->S2(0010): 1
S9(1001)-->S10(1010): 0
S10(1010)-->S11(1011): 0
S11(1011)-->S11(1011): 0
S10(1010)-->S12(1100): 1
S11(1011)-->S12(1100): 1
S13(1101)-->S14(1110): 1
S12(1100)-->S13(1101): 0
S13(1101)-->S13(1101): 0
S12(1100)-->S1(0001): 1
S14(1110)-->S1(0001): 1
S10(1010)-->S11(1011): 0
S14(1110)-->S11(1011): 0
S0(0000)-->S1(0001): 0
S8(1000)-->S1(0001): 0

I: FSM frontend_state_fsm[1:0] inferred.
FSM frontend_state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N1174 N1179 bubbleInserter_cmd_ready bubbleInserter_cmd_valid 
S0(00)-->S1(01): x1xx
S1(01)-->S2(10): 1xxx
S2(10)-->S3(11): xx1x
S2(10)-->S3(11): xxx0

I: FSM stateMachine_state_fsm[2:0] inferred.
FSM stateMachine_state_fsm[2:0] STG:
Number of reachable states: 5
Input nets: N161 N168 clockDivider_counter_willOverflow io_write_valid when_UartCtrlTx_l58 when_UartCtrlTx_l76 
S0(000)-->S1(001): xxxx1x
S1(001)-->S2(010): xx1xxx
S2(010)-->S3(011): x1xxx0
S2(010)-->S4(100): x1xxx1
S3(011)-->S4(100): xx1xxx
S2(010)-->S4(100): x11xx1
S3(011)-->S4(100): x11xx1
S4(100)-->S0(000): 1xx0xx
S4(100)-->S1(001): 1xx1xx

I: FSM stateMachine_state_fsm[2:0] inferred.
FSM stateMachine_state_fsm[2:0] STG:
Number of reachable states: 5
Input nets: N246 N257 sampler_tick when_UartCtrlRx_l43 when_UartCtrlRx_l93 when_UartCtrlRx_l103 when_UartCtrlRx_l113 when_UartCtrlRx_l125 
S0(000)-->S1(001): xxxx1xxx
S1(001)-->S0(000): xx11x1xx
S1(001)-->S2(010): xx11x0xx
S2(010)-->S3(011): x1xxxx0x
S2(010)-->S4(100): x1xxxx1x
S3(011)-->S4(100): xx11xxx1
S1(001)-->S0(000): xx11x1x0
S3(011)-->S0(000): xx11x1x0
S4(100)-->S0(000): 1x11xxxx
S4(100)-->S0(000): xx11x0xx
S3(011)-->S0(000): xx11x0x0

Executing : FSM inference successfully. Time elapsed: 0.281s wall, 0.250s user + 0.031s system = 0.281s CPU (100.1%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N93 (bmsWIDEMUX).
I: Constant propagation done on N364 (bmsPMUX).
I: Constant propagation done on N112 (bmsWIDEMUX).
I: Constant propagation done on N247 (bmsPMUX).
I: Constant propagation done on N92 (bmsWIDEMUX).
I: Constant propagation done on N65 (bmsWIDEINV).
I: Constant propagation done on N348 (bmsPMUX).
I: Constant propagation done on N66_2 (bmsREDAND).
I: Constant propagation done on N66_3 (bmsREDAND).
I: Constant propagation done on N66_4 (bmsREDAND).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.366s wall, 0.328s user + 0.031s system = 0.359s CPU (98.2%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:8s
Action compile: CPU time elapsed is 0h:0m:4s
Action compile: Process CPU time elapsed is 0h:0m:4s
Current time: Mon Feb 24 22:26:50 2025
Action compile: Peak memory pool usage is 191 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Feb 24 22:26:50 2025
Compiling architecture definition.
Analyzing project file 'H:/PANGO_EDA/my_project/first_try/first_try.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
W: ConstraintEditor-4030: No constraint files found, so all ports are unspecified I/O constraint.
Constraint check end.
C: SDC-2025: Clock source 'n:io_jtag_tck' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports io_jtag_tck
Executing : get_ports io_jtag_tck successfully.
Executing : create_clock -name Briey|io_jtag_tck [get_ports io_jtag_tck] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name Briey|io_jtag_tck [get_ports io_jtag_tck] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group Briey|io_jtag_tck
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group Briey|io_jtag_tck successfully.
C: SDC-2025: Clock source 'n:io_axiClk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports io_axiClk
Executing : get_ports io_axiClk successfully.
Executing : create_clock -name Briey|io_axiClk [get_ports io_axiClk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name Briey|io_axiClk [get_ports io_axiClk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group Briey|io_axiClk
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group Briey|io_axiClk successfully.
Start pre-mapping.
I: Constant propagation done on axi_core_cpu/N79 (bmsWIDEINV).
I: Constant propagation done on axi_core_cpu/N661 (bmsWIDEINV).
I: Removed bmsWIDEDFFRSE inst decode_to_execute_IS_RS2_SIGNED that is redundant to decode_to_execute_IS_RS1_SIGNED
I: Constant propagation done on axi_core_cpu/N472 (bmsWIDEINV).
I: Constant propagation done on axi_core_cpu/N5305 (bmsREDAND).
I: Constant propagation done on axi_core_cpu/N5309 (bmsREDAND).
I: Constant propagation done on axi_core_cpu/N5313 (bmsREDAND).
I: Constant propagation done on axi_core_cpu/N1446[12:11] (bmsWIDEMUX).
I: Constant propagation done on axi_core_cpu/N5318 (bmsREDOR).
I: Constant propagation done on axi_core_cpu/N5319 (bmsREDOR).
I: Constant propagation done on axi_core_cpu/N5320 (bmsREDOR).
I: Encoding type of FSM 'phase_fsm[1:0]' is: onehot.
I: [H:/PANGO_EDA/my_project/Briey.v(line number:10252)] The user initial state for regs on FSM phase_fsm[1:0] is 00 and be encoded 001.
I: Encoding table of FSM 'phase_fsm[1:0]':
I: from  axi_apbBridge/phase[1] axi_apbBridge/phase[0]
I: to  axi_apbBridge/phase_2 axi_apbBridge/phase_1 axi_apbBridge/phase_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'CsrPlugin_interrupt_code_fsm[3:0]' is: onehot.
W: [H:/PANGO_EDA/my_project/Briey.v(line number:8717)] The forced initial state for regs on FSM CsrPlugin_interrupt_code_fsm[3:0] is 0011 and be encoded 001.
I: Encoding table of FSM 'CsrPlugin_interrupt_code_fsm[3:0]':
I: from  axi_core_cpu/CsrPlugin_interrupt_code[3] axi_core_cpu/CsrPlugin_interrupt_code[2] axi_core_cpu/CsrPlugin_interrupt_code[1] axi_core_cpu/CsrPlugin_interrupt_code[0]
I: to  axi_core_cpu/CsrPlugin_interrupt_code_2 axi_core_cpu/CsrPlugin_interrupt_code_1 axi_core_cpu/CsrPlugin_interrupt_code_0
I: 0011 => 001
I: 0111 => 010
I: 1011 => 100
I: Encoding type of FSM 'IBusCachedPlugin_injector_port_state_fsm[2:0]' is: onehot.
I: [H:/PANGO_EDA/my_project/Briey.v(line number:8449)] The user initial state for regs on FSM IBusCachedPlugin_injector_port_state_fsm[2:0] is 000 and be encoded 00001.
I: Encoding table of FSM 'IBusCachedPlugin_injector_port_state_fsm[2:0]':
I: from  axi_core_cpu/IBusCachedPlugin_injector_port_state[2] axi_core_cpu/IBusCachedPlugin_injector_port_state[1] axi_core_cpu/IBusCachedPlugin_injector_port_state[0]
I: to  axi_core_cpu/IBusCachedPlugin_injector_port_state_4 axi_core_cpu/IBusCachedPlugin_injector_port_state_3 axi_core_cpu/IBusCachedPlugin_injector_port_state_2 axi_core_cpu/IBusCachedPlugin_injector_port_state_1 axi_core_cpu/IBusCachedPlugin_injector_port_state_0
I: 000 => 00001
I: 001 => 00010
I: 010 => 00100
I: 011 => 01000
I: 100 => 10000
I: Encoding type of FSM 'frontend_state_fsm[1:0]' is: onehot.
I: [H:/PANGO_EDA/my_project/Briey.v(line number:14067)] The user initial state for regs on FSM frontend_state_fsm[1:0] is 00 and be encoded 0001.
I: Encoding table of FSM 'frontend_state_fsm[1:0]':
I: from  axi_sdramCtrl/ctrl/frontend_state[1] axi_sdramCtrl/ctrl/frontend_state[0]
I: to  axi_sdramCtrl/ctrl/frontend_state_3 axi_sdramCtrl/ctrl/frontend_state_2 axi_sdramCtrl/ctrl/frontend_state_1 axi_sdramCtrl/ctrl/frontend_state_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Encoding type of FSM 'stateMachine_state_fsm[2:0]' is: onehot.
I: [H:/PANGO_EDA/my_project/Briey.v(line number:14808)] The user initial state for regs on FSM stateMachine_state_fsm[2:0] is 000 and be encoded 00001.
I: Encoding table of FSM 'stateMachine_state_fsm[2:0]':
I: from  axi_uartCtrl/uartCtrl_1/rx/stateMachine_state[2] axi_uartCtrl/uartCtrl_1/rx/stateMachine_state[1] axi_uartCtrl/uartCtrl_1/rx/stateMachine_state[0]
I: to  axi_uartCtrl/uartCtrl_1/rx/stateMachine_state_4 axi_uartCtrl/uartCtrl_1/rx/stateMachine_state_3 axi_uartCtrl/uartCtrl_1/rx/stateMachine_state_2 axi_uartCtrl/uartCtrl_1/rx/stateMachine_state_1 axi_uartCtrl/uartCtrl_1/rx/stateMachine_state_0
I: 000 => 00001
I: 001 => 00010
I: 010 => 00100
I: 011 => 01000
I: 100 => 10000
I: Encoding type of FSM 'stateMachine_state_fsm[2:0]' is: onehot.
I: [H:/PANGO_EDA/my_project/Briey.v(line number:15096)] The user initial state for regs on FSM stateMachine_state_fsm[2:0] is 000 and be encoded 00001.
I: Encoding table of FSM 'stateMachine_state_fsm[2:0]':
I: from  axi_uartCtrl/uartCtrl_1/tx/stateMachine_state[2] axi_uartCtrl/uartCtrl_1/tx/stateMachine_state[1] axi_uartCtrl/uartCtrl_1/tx/stateMachine_state[0]
I: to  axi_uartCtrl/uartCtrl_1/tx/stateMachine_state_4 axi_uartCtrl/uartCtrl_1/tx/stateMachine_state_3 axi_uartCtrl/uartCtrl_1/tx/stateMachine_state_2 axi_uartCtrl/uartCtrl_1/tx/stateMachine_state_1 axi_uartCtrl/uartCtrl_1/tx/stateMachine_state_0
I: 000 => 00001
I: 001 => 00010
I: 010 => 00100
I: 011 => 01000
I: 100 => 10000
I: Encoding type of FSM 'jtag_tap_fsm_state_fsm[3:0]' is: onehot.
W: [H:/PANGO_EDA/my_project/Briey.v(line number:4181)] The forced initial state for regs on FSM jtag_tap_fsm_state_fsm[3:0] is 0000 and be encoded 000000000000001.
I: Encoding table of FSM 'jtag_tap_fsm_state_fsm[3:0]':
I: from  jtagBridge_1/jtag_tap_fsm_state[3] jtagBridge_1/jtag_tap_fsm_state[2] jtagBridge_1/jtag_tap_fsm_state[1] jtagBridge_1/jtag_tap_fsm_state[0]
I: to  jtagBridge_1/jtag_tap_fsm_state_14 jtagBridge_1/jtag_tap_fsm_state_13 jtagBridge_1/jtag_tap_fsm_state_12 jtagBridge_1/jtag_tap_fsm_state_11 jtagBridge_1/jtag_tap_fsm_state_10 jtagBridge_1/jtag_tap_fsm_state_9 jtagBridge_1/jtag_tap_fsm_state_8 jtagBridge_1/jtag_tap_fsm_state_7 jtagBridge_1/jtag_tap_fsm_state_6 jtagBridge_1/jtag_tap_fsm_state_5 jtagBridge_1/jtag_tap_fsm_state_4 jtagBridge_1/jtag_tap_fsm_state_3 jtagBridge_1/jtag_tap_fsm_state_2 jtagBridge_1/jtag_tap_fsm_state_1 jtagBridge_1/jtag_tap_fsm_state_0
I: 0000 => 000000000000001
I: 0001 => 000000000000010
I: 0010 => 000000000000100
I: 0011 => 000000000001000
I: 0100 => 000000000010000
I: 0101 => 000000000100000
I: 0110 => 000000001000000
I: 0111 => 000000010000000
I: 1000 => 000000100000000
I: 1001 => 000001000000000
I: 1010 => 000010000000000
I: 1011 => 000100000000000
I: 1100 => 001000000000000
I: 1101 => 010000000000000
I: 1110 => 100000000000000
W: Removed bmsWIDEDFFRSE inst execute_to_memory_BRANCH_CALC[31:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst loader_waysAllocator[0] that is stuck at constant 1.
Executing : pre-mapping successfully. Time elapsed: 0.349s wall, 0.344s user + 0.016s system = 0.359s CPU (103.1%)

Start mod-gen.
W: Public-4008: Instance 'rx/_zz_io_rts' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_strb[3:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_burst[1:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_id[3:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_len[7:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_size[2:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_apbBridge_io_axi_arbiter_io_output_w_rData_last' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_w_rData_last' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_w_s2mPipe_rData_last' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_rData_data[31:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_rData_last' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_rData_strb[3:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data[31:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_last' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_apbBridge/id[3:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/bridge_writeRsp_rData_id[3:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_ADDR[9:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_ADDR[10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_ADDR[12:11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_BA[1:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_CASn' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_CKE' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_DQM[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_DQM[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_DQ_writeEnable[15:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_DQ_write[15:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_RASn' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_WEn' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/frontend_rsp_rData_data[15:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/frontend_rsp_rData_mask[1:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/frontend_rsp_rData_rowColumn[12:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_core_cpu_dBus_cmd_rData_last that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_core_cpu/IBusCachedPlugin_cache/decodeStage_mmuRsp_allowExecute that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_core_cpu/IBusCachedPlugin_cache/decodeStage_mmuRsp_exception that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_core_cpu/IBusCachedPlugin_cache/decodeStage_mmuRsp_isPaging that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_core_cpu/IBusCachedPlugin_cache/decodeStage_mmuRsp_refilling that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_core_cpu/dataCache_1/stageB_mmuRsp_allowRead that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_core_cpu/dataCache_1/stageB_mmuRsp_allowWrite that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_core_cpu/dataCache_1/stageB_mmuRsp_exception that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_core_cpu/dataCache_1/stageB_mmuRsp_isPaging that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_core_cpu/dataCache_1/stageB_mmuRsp_refilling that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 20 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 21 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 22 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 23 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 24 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 25 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 26 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 27 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 28 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 29 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 30 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 31 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 20 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 21 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 22 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 23 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 24 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 25 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 26 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 27 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 28 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 29 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 30 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 31 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst jtagBridge_1/system_rsp_payload_error that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_core_cpu_dBus_cmd_m2sPipe_rData_last that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 20 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 21 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 22 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 23 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 24 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 25 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 26 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 27 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 28 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 29 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 30 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 31 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 20 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 21 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 22 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 23 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 24 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 25 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 26 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 27 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 28 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 29 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 30 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 31 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_id[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[7:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[7:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[7:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_size[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_size[2:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_burst[1:0] at 0 that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_burst[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_id[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[7:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[7:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[7:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_size[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_size[2:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_burst[1:0] at 0 that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_burst[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rData_last that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_ram/unburstify_buffer_transaction_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_ram/unburstify_buffer_transaction_id[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_ram/unburstify_buffer_transaction_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_ram/unburstify_buffer_len[7:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_ram/unburstify_buffer_transaction_size[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_ram/unburstify_buffer_transaction_size[2:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_ram/unburstify_buffer_transaction_burst[1:0] at 0 that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_ram/unburstify_buffer_transaction_burst[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/unburstify_buffer_transaction_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/unburstify_buffer_transaction_id[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/unburstify_buffer_transaction_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/unburstify_buffer_len[7:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/unburstify_buffer_transaction_size[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/unburstify_buffer_transaction_size[2:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/unburstify_buffer_transaction_burst[1:0] at 0 that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/unburstify_buffer_transaction_burst[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/frontend_rsp_rData_context_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/frontend_rsp_rData_context_id[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/frontend_rsp_rData_context_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst _zz_2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_sdramCtrl/ctrl/chip_sdramCkeInternal that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_1_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_1_id[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_1_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_sdramCtrl/ctrl/chip_sdramCkeInternal_regNext that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_2_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_2_id[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_2_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_3_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_3_id[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_3_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_4_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_4_id[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_4_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_contextDelayed_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_contextDelayed_id[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_contextDelayed_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 18 that is stuck at constant 0.
I: Removed bmsWIDEDFFRSE inst axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[31:0] that is redundant to axi_core_cpu/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress[31:0]
I: Removed bmsWIDEDFFRSE inst axi_core_cpu/execute_to_memory_MEMORY_WR that is redundant to axi_core_cpu/dataCache_1/stageA_request_wr
I: Removed bmsWIDEINV inst axi_sdramCtrl/N80 that is redundant to axi_ram/N65
I: Removed bmsWIDEDFFRSE inst axi_core_cpu/memory_to_writeBack_MEMORY_WR that is redundant to axi_core_cpu/dataCache_1/stageB_request_wr
W: Public-4008: Instance 'axi_ram/unburstify_buffer_len[7:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/unburstify_buffer_len[7:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFRSE inst axi_core_cpu/CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0] at 3 that is stuck at constant 0.
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol1_decode_areg that is redundant to axi_ram/ram_symbol0_decode_areg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol2_decode_areg that is redundant to axi_ram/ram_symbol0_decode_areg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_decode_areg that is redundant to axi_ram/ram_symbol0_decode_areg
W: Unable to pack axi_core_cpu/N490 with axi_core_cpu/memory_to_writeBack_MUL_HH[33:0] to APM due to incompatible signed/unsigned extension
Executing : mod-gen successfully. Time elapsed: 1.619s wall, 1.578s user + 0.031s system = 1.609s CPU (99.4%)

Start logic-optimization.
W: Public-4008: Instance 'axi_core_cpu/CsrPlugin_interrupt_code_0' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst axi_apbBridge_io_axi_arbiter/cmdArbiter/maskLocked_0 that is stuck at constant 1.
W: Public-4008: Instance 'axi_apbBridge_io_axi_arbiter/cmdArbiter/locked' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : logic-optimization successfully. Time elapsed: 2.755s wall, 2.562s user + 0.188s system = 2.750s CPU (99.8%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_2_id[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_2_id[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_2_id[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_3_id[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_3_id[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_3_id[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'systemDebugger_1/dispatcher_dataShifter[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'systemDebugger_1/dispatcher_dataShifter[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_4_id[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_4_id[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_4_id[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_contextDelayed_id[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_contextDelayed_id[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_contextDelayed_id[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/frontend_rsp_rData_context_id[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/frontend_rsp_rData_context_id[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/frontend_rsp_rData_context_id[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_addr[8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_addr[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_addr[10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_addr[11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_addr[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_addr[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_id[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_id[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_id[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_addr[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_addr[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_id[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_id[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_id[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/CsrPlugin_mstatus_MPP[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_BRANCH_CALC[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/decode_to_execute_INSTRUCTION[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/decode_to_execute_INSTRUCTION[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/decode_to_execute_INSTRUCTION[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/decode_to_execute_INSTRUCTION[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/decode_to_execute_INSTRUCTION[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/decode_to_execute_INSTRUCTION[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/decode_to_execute_INSTRUCTION[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[20]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[21]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[22]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[23]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[24]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[27]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[30]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[31]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[20]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[21]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[22]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[23]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[24]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[27]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[30]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[31]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_ram/unburstify_buffer_transaction_addr[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_ram/unburstify_buffer_transaction_addr[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_ram/unburstify_buffer_transaction_id[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_ram/unburstify_buffer_transaction_id[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_ram/unburstify_buffer_transaction_id[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_ram/stage0_rData_fragment_id[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_ram/stage0_rData_fragment_id[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_ram/stage0_rData_fragment_id[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/unburstify_buffer_transaction_id[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/unburstify_buffer_transaction_id[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/unburstify_buffer_transaction_id[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/unburstify_buffer_transaction_addr[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/unburstify_buffer_transaction_addr[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_1_id[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_1_id[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_1_id[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Removed GTP_DFF_CE inst axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg[1] that is stuck at constant 0.
W: Removed GTP_DFF_E inst axi_core_cpu/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress[0] that is stuck at constant 0.
W: Removed GTP_DFF_E inst axi_core_cpu/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress[1] that is stuck at constant 0.
W: Removed GTP_DFF_E inst axi_core_cpu/decode_to_execute_PC[0] that is stuck at constant 0.
W: Removed GTP_DFF_E inst axi_core_cpu/decode_to_execute_PC[1] that is stuck at constant 0.
W: Removed GTP_DFF_E inst axi_core_cpu/execute_to_memory_PC[0] that is stuck at constant 0.
W: Removed GTP_DFF_E inst axi_core_cpu/execute_to_memory_PC[1] that is stuck at constant 0.
W: Removed GTP_DFF_E inst axi_core_cpu/memory_to_writeBack_PC[0] that is stuck at constant 0.
W: Removed GTP_DFF_E inst axi_core_cpu/memory_to_writeBack_PC[1] that is stuck at constant 0.
I: Removed GTP_DFF_E inst axi_core_cpu/execute_to_memory_INSTRUCTION[12] that is redundant to axi_core_cpu/dataCache_1/stageA_request_size[0]
I: Removed GTP_DFF_E inst axi_core_cpu/execute_to_memory_INSTRUCTION[13] that is redundant to axi_core_cpu/dataCache_1/stageA_request_size[1]
I: Removed GTP_DFF_E inst axi_core_cpu/decode_to_execute_INSTRUCTION[12] that is redundant to axi_core_cpu/decode_to_execute_ALU_BITWISE_CTRL[1]
I: Removed GTP_DFF_E inst axi_core_cpu/memory_to_writeBack_INSTRUCTION[12] that is redundant to axi_core_cpu/dataCache_1/stageB_request_size[0]
I: Removed GTP_DFF_E inst axi_core_cpu/memory_to_writeBack_INSTRUCTION[13] that is redundant to axi_core_cpu/dataCache_1/stageB_request_size[1]
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.305s wall, 0.312s user + 0.000s system = 0.312s CPU (102.5%)

Start tech-mapping phase 2.
I: Removed GTP_DFF_E inst axi_core_cpu/memory_DivPlugin_rs2[0] that is redundant to axi_core_cpu/execute_to_memory_MEMORY_STORE_DATA_RF[0]
Executing : tech-mapping phase 2 successfully. Time elapsed: 3.016s wall, 2.984s user + 0.016s system = 3.000s CPU (99.5%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.426s wall, 0.406s user + 0.016s system = 0.422s CPU (99.1%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.280s wall, 0.281s user + 0.000s system = 0.281s CPU (100.6%)

W: syn_maxfan of lutcarry N80.eq_1 is more than 10000 on net N80, but wasn't replicated.
W: syn_maxfan of lutcarry N80.eq_1 is more than 10000 on net N80, but wasn't replicated.
W: syn_maxfan of lutcarry N82_1_9 is more than 10000 on net Axi4Incr_baseIncr[11], but wasn't replicated.
W: syn_maxfan of lutcarry N82_1_9 is more than 10000 on net Axi4Incr_baseIncr[11], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_10 is more than 10000 on net dataCache_1_io_cpu_execute_address[9], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_9 is more than 10000 on net dataCache_1_io_cpu_execute_address[8], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_8 is more than 10000 on net dataCache_1_io_cpu_execute_address[7], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_7 is more than 10000 on net dataCache_1_io_cpu_execute_address[6], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_6 is more than 10000 on net dataCache_1_io_cpu_execute_address[5], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_5 is more than 10000 on net dataCache_1_io_cpu_execute_address[4], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_4 is more than 10000 on net dataCache_1_io_cpu_execute_address[3], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_3 is more than 10000 on net dataCache_1_io_cpu_execute_address[2], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_2 is more than 10000 on net dataCache_1_io_cpu_execute_address[1], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_1 is more than 10000 on net dataCache_1_io_cpu_execute_address[0], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_10 is more than 10000 on net dataCache_1_io_cpu_execute_address[9], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_9 is more than 10000 on net dataCache_1_io_cpu_execute_address[8], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_8 is more than 10000 on net dataCache_1_io_cpu_execute_address[7], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_7 is more than 10000 on net dataCache_1_io_cpu_execute_address[6], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_6 is more than 10000 on net dataCache_1_io_cpu_execute_address[5], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_5 is more than 10000 on net dataCache_1_io_cpu_execute_address[4], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_4 is more than 10000 on net dataCache_1_io_cpu_execute_address[3], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_3 is more than 10000 on net dataCache_1_io_cpu_execute_address[2], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_2 is more than 10000 on net dataCache_1_io_cpu_execute_address[1], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_1 is more than 10000 on net dataCache_1_io_cpu_execute_address[0], but wasn't replicated.
W: Public-4008: Instance 'lineLoader_address[0]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'lineLoader_address[1]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'lineLoader_address[2]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'lineLoader_address[3]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'lineLoader_address[4]' of 'GTP_DFF' unit is dangling and will be cleaned.

Cell Usage:
GTP_APM_E1                    4 uses
GTP_DFF                     109 uses
GTP_DFF_C                   146 uses
GTP_DFF_CE                  275 uses
GTP_DFF_E                  1738 uses
GTP_DFF_P                    18 uses
GTP_DFF_PE                   12 uses
GTP_DFF_R                    61 uses
GTP_DFF_RE                  148 uses
GTP_DFF_S                     3 uses
GTP_DFF_SE                   15 uses
GTP_DRM18K                  128 uses
GTP_DRM9K                     9 uses
GTP_GRS                       1 use
GTP_INV                      11 uses
GTP_LUT1                     21 uses
GTP_LUT2                    216 uses
GTP_LUT3                    444 uses
GTP_LUT4                    455 uses
GTP_LUT5                    725 uses
GTP_LUT5CARRY               688 uses
GTP_LUT5M                   603 uses
GTP_MUX2LUT6                 73 uses
GTP_MUX2LUT7                  6 uses
GTP_RAM16X1DP                16 uses

I/O ports: 17
GTP_INBUF                   9 uses
GTP_OUTBUF                  8 uses

Mapping Summary:
Total LUTs: 3168 of 42800 (7.40%)
	LUTs as dram: 16 of 17000 (0.09%)
	LUTs as logic: 3152
Total Registers: 2525 of 64200 (3.93%)
Total Latches: 0

DRM18K:
Total DRM18K = 132.5 of 134 (98.88%)

APMs:
Total APMs = 4.00 of 84 (4.76%)

Total I/O ports = 17 of 296 (5.74%)


Overview of Control Sets:

Number of unique control sets : 132

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 2        | 2                 0
  [2, 4)      | 38       | 10                28
  [4, 6)      | 21       | 5                 16
  [6, 8)      | 8        | 6                 2
  [8, 10)     | 7        | 7                 0
  [10, 12)    | 1        | 0                 1
  [12, 14)    | 5        | 4                 1
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 50       | 45                5
--------------------------------------------------------------
  The maximum fanout: 214
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 109
  NO              NO                YES                164
  NO              YES               NO                 64
  YES             NO                NO                 1738
  YES             NO                YES                287
  YES             YES               NO                 163
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'Briey' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to Briey_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'gpio_led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'gpio_led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'gpio_led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'gpio_led[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'gpio_led[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'gpio_led[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_jtag_tdo' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_uart_txd' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'io_asyncReset' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_coreInterrupt' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_jtag_tdi' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_jtag_tms' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_timerExternal_clear' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_timerExternal_tick' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_uart_rxd' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:13s
Action synthesize: CPU time elapsed is 0h:0m:11s
Action synthesize: Process CPU time elapsed is 0h:0m:11s
Current time: Mon Feb 24 22:27:02 2025
Action synthesize: Peak memory pool usage is 262 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Mon Feb 24 22:27:02 2025
Compiling architecture definition.
Analyzing project file 'H:/PANGO_EDA/my_project/first_try/first_try.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Building architecture floorplan logic view.
C: ConstraintEditor-2002: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 68)] | Port io_coreInterrupt has been placed at location K18, whose type is share pin.
C: ConstraintEditor-2002: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 73)] | Port io_jtag_tck has been placed at location Y13, whose type is share pin.
C: ConstraintEditor-2002: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 98)] | Port io_uart_rxd has been placed at location AB13, whose type is share pin.
Flattening design 'Briey'
Device mapping started.
Optimizing circuit logic.
I: Const net (pin RSTM of inst axi_core_cpu/N490) has been disconnected.
I: Const net (pin RSTP of inst axi_core_cpu/N490) has been disconnected.
I: Const net (pin RSTM of inst axi_core_cpu/N493) has been disconnected.
I: Const net (pin RSTM of inst axi_core_cpu/N496) has been disconnected.
I: Const net (pin RSTM of inst axi_core_cpu/N499) has been disconnected.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_io_axiClk in design, driver pin O(instance io_axiClk_ibuf) -> load pin CLK(instance _zz_toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_s2mPipe_ready[0]).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net nt_io_jtag_tck in design, driver pin O(instance io_jtag_tck_ibuf) -> load pin I(instance jtagBridge_1/N246).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N551_0_1/gateop, insts:5.
I: Infer CARRY group, base inst: axi_uartCtrl/uartCtrl_1/tx/N39.eq_0/gateop, insts:2.
I: Infer CARRY group, base inst: axi_uartCtrl/uartCtrl_1/rx/N77_1_1/gateop, insts:6.
I: Infer CARRY group, base inst: axi_core_cpu/N66_0/gateop, insts:33.
I: Infer CARRY group, base inst: axi_core_cpu/N486_1_1/gateop, insts:35.
I: Infer CARRY group, base inst: axi_core_cpu/N486_2_1/gateop, insts:36.
I: Infer CARRY group, base inst: axi_core_cpu/N671_1_0/gateop, insts:31.
I: Infer CARRY group, base inst: axi_core_cpu/N997_3_0/gateop, insts:33.
I: Infer CARRY group, base inst: axi_core_cpu/N1088_1_1/gateop, insts:32.
I: Infer CARRY group, base inst: axi_core_cpu/N1097_1/gateop, insts:6.
I: Infer CARRY group, base inst: axi_core_cpu/N1107.fsub_1/gateop, insts:33.
I: Infer CARRY group, base inst: axi_core_cpu/N1139.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: axi_core_cpu/N1140.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: axi_core_cpu/N1141.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: axi_core_cpu/N1142.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: axi_core_cpu/N1146.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: axi_core_cpu/N1147.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: axi_core_cpu/N1151.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: axi_core_cpu/N1152.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: axi_core_cpu/N1160.eq_0/gateop, insts:16.
I: Infer CARRY group, base inst: axi_core_cpu/N1254_0/gateop, insts:33.
I: Infer CARRY group, base inst: axi_core_cpu/N1698_2/gateop, insts:31.
I: Infer CARRY group, base inst: axi_core_cpu/N1701_0/gateop, insts:33.
I: Infer CARRY group, base inst: axi_ram/N67_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: axi_ram/N134_1.fsub_1/gateop, insts:7.
I: Infer CARRY group, base inst: axi_sdramCtrl/N82_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: axi_sdramCtrl/N149_1.fsub_1/gateop, insts:7.
I: Infer CARRY group, base inst: dbus_axi_decoder/N80.eq_0/gateop, insts:2.
I: Infer CARRY group, base inst: axi4ReadOnlyDecoder_1/errorSlave/N12_1.fsub_1/gateop, insts:7.
I: Infer CARRY group, base inst: axi_core_cpu/IBusCachedPlugin_cache/N39.eq_0/gateop, insts:11.
I: Infer CARRY group, base inst: axi_core_cpu/dataCache_1/N101.eq_0/gateop, insts:4.
I: Infer CARRY group, base inst: axi_core_cpu/dataCache_1/N109.eq_0/gateop, insts:11.
I: Infer CARRY group, base inst: axi_core_cpu/dataCache_1/N112.eq_0/gateop, insts:4.
I: Infer CARRY group, base inst: axi_core_cpu/dataCache_1/N268_1_1/gateop, insts:5.
I: Infer CARRY group, base inst: axi_sdramCtrl/ctrl/N39_1_1/gateop, insts:8.
I: Infer CARRY group, base inst: axi_sdramCtrl/ctrl/N129.eq_0/gateop, insts:7.
I: Infer CARRY group, base inst: axi_sdramCtrl/ctrl/N343_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: axi_timerCtrl/prescaler_1/N1.eq_0/gateop, insts:8.
I: Infer CARRY group, base inst: axi_timerCtrl/prescaler_1/N3_1_1/gateop, insts:15.
I: Infer CARRY group, base inst: axi_timerCtrl/timerA/N3.eq_0/gateop, insts:16.
I: Infer CARRY group, base inst: axi_timerCtrl/timerA/N10_1/gateop, insts:32.
I: Infer CARRY group, base inst: axi_timerCtrl/timerB/N3.eq_0/gateop, insts:8.
I: Infer CARRY group, base inst: axi_timerCtrl/timerB/N10_1/gateop, insts:16.
I: Infer CARRY group, base inst: axi_timerCtrl/timerC/N3.eq_0/gateop, insts:8.
I: Infer CARRY group, base inst: axi_timerCtrl/timerC/N10_1/gateop, insts:16.
I: Infer CARRY group, base inst: axi_timerCtrl/timerD/N3.eq_0/gateop, insts:8.
I: Infer CARRY group, base inst: axi_timerCtrl/timerD/N10_1/gateop, insts:16.
I: Infer CARRY group, base inst: axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/N12.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/N13.fsub_0/gateop, insts:6.
I: Infer CARRY group, base inst: axi_uartCtrl/bridge_write_streamUnbuffered_queueWithOccupancy/N12.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: axi_uartCtrl/bridge_write_streamUnbuffered_queueWithOccupancy/N13.fsub_1/gateop, insts:5.
I: Infer CARRY group, base inst: axi_uartCtrl/uartCtrl_1/N14_1.fsub_0/gateop, insts:20.
I: Infer CARRY group, base inst: dbus_axi_decoder/errorSlave/N25_1.fsub_0/gateop, insts:8.
I: Infer CARRY group, base inst: axi_apbBridge_io_axi_arbiter/cmdRouteFork_thrown_translated_fifo/fifo/N7.eq_0/gateop, insts:2.
I: Infer CARRY group, base inst: axi_ram_io_axi_arbiter/cmdRouteFork_thrown_translated_fifo/fifo/N7.eq_0/gateop, insts:2.
I: Infer CARRY group, base inst: axi_sdramCtrl_io_axi_arbiter/cmdRouteFork_thrown_translated_fifo/fifo/N7.eq_0/gateop, insts:2.
I: Infer CARRY group, base inst: axi_uartCtrl/uartCtrl_1/rx/N48.eq_0/gateop, insts:2.
Device mapping done.
Total device mapping takes 0.64 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used      | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 4         | 84            | 5                  
| IOCKDLY               | 0         | 40            | 0                  
| FF                    | 2525      | 64200         | 4                  
| LUT                   | 3169      | 42800         | 8                  
| Distributed RAM       | 16        | 17000         | 1                  
| DLL                   | 0         | 10            | 0                  
| DQSL                  | 0         | 18            | 0                  
| DRM                   | 132.5     | 134           | 99                 
| FUSECODE              | 0         | 1             | 0                  
| IO                    | 17        | 296           | 6                  
| IOCKDIV               | 0         | 20            | 0                  
| IOCKGATE              | 0         | 20            | 0                  
| IPAL                  | 0         | 1             | 0                  
| PLL                   | 0         | 5             | 0                  
| RCKB                  | 0         | 24            | 0                  
| SCANCHAIN             | 0         | 2             | 0                  
| START                 | 0         | 1             | 0                  
| USCM                  | 2         | 30            | 7                  
| HSST                  | 0         | 1             | 0                  
| OSC                   | 0         | 1             | 0                  
| CRYSTAL               | 0         | 2             | 0                  
| RESCAL                | 0         | 4             | 0                  
| UDID                  | 0         | 1             | 0                  
| PCIE                  | 0         | 1             | 0                  
+-------------------------------------------------------------------------+

Design 'Briey' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file H:/PANGO_EDA/my_project/first_try/device_map/led.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:6s
Action dev_map: CPU time elapsed is 0h:0m:4s
Action dev_map: Process CPU time elapsed is 0h:0m:4s
Current time: Mon Feb 24 22:27:07 2025
Action dev_map: Peak memory pool usage is 298 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Mon Feb 24 22:27:10 2025
Compiling architecture definition.
Analyzing project file 'H:/PANGO_EDA/my_project/first_try/first_try.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {gpio_led[0]} LOC=B2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio_led[0]} LOC=B2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio_led[1]} LOC=A2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio_led[1]} LOC=A2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio_led[2]} LOC=B3 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio_led[2]} LOC=B3 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio_led[3]} LOC=A3 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio_led[3]} LOC=A3 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio_led[4]} LOC=C5 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio_led[4]} LOC=C5 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio_led[5]} LOC=A5 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio_led[5]} LOC=A5 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {io_jtag_tdo} LOC=Y11 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {io_jtag_tdo} LOC=Y11 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {io_uart_txd} LOC=AB11 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {io_uart_txd} LOC=AB11 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {io_asyncReset} LOC=L15 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {io_asyncReset} LOC=L15 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {io_axiClk} LOC=P20 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {io_axiClk} LOC=P20 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {io_coreInterrupt} LOC=K18 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2002: [H:/PANGO_EDA/my_project/first_try/device_map/led.pcf(line number: 13)] | Port io_coreInterrupt has been placed at location K18, whose type is share pin.
Executing : def_port {io_coreInterrupt} LOC=K18 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {io_jtag_tck} LOC=Y13 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2002: [H:/PANGO_EDA/my_project/first_try/device_map/led.pcf(line number: 14)] | Port io_jtag_tck has been placed at location Y13, whose type is share pin.
Executing : def_port {io_jtag_tck} LOC=Y13 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {io_jtag_tdi} LOC=W10 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {io_jtag_tdi} LOC=W10 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {io_jtag_tms} LOC=V11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {io_jtag_tms} LOC=V11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {io_timerExternal_clear} LOC=J17 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {io_timerExternal_clear} LOC=J17 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {io_timerExternal_tick} LOC=K16 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {io_timerExternal_tick} LOC=K16 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {io_uart_rxd} LOC=AB13 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2002: [H:/PANGO_EDA/my_project/first_try/device_map/led.pcf(line number: 19)] | Port io_uart_rxd has been placed at location AB13, whose type is share pin.
Executing : def_port {io_uart_rxd} LOC=AB13 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
I: Infer CARRY group, base inst: axi_core_cpu/IBusCachedPlugin_cache/banks_0/iGopDrm, insts:2.
I: Infer CARRY group, base inst: axi_core_cpu/RegFilePlugin_regFile/iGopDrm, insts:2.
I: Infer CARRY group, base inst: axi_core_cpu/dataCache_1/ways_0_data_symbol0/iGopDrm, insts:2.
I: Infer CARRY group, base inst: axi_core_cpu/dataCache_1/ways_0_data_symbol2/iGopDrm, insts:2.
Phase 1.1 1st GP placement started.
Design Utilization : 8%.
Wirelength after clock region global placement is 45697.
1st GP placement takes 8.02 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_1/gopclkbufg to USCM_84_109.
Clock placement takes 0.19 sec.

Pre global placement takes 9.92 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst gpio_led_obuf[0]/opit_1 on IOL_19_374.
Placed fixed group with base inst gpio_led_obuf[1]/opit_1 on IOL_19_373.
Placed fixed group with base inst gpio_led_obuf[2]/opit_1 on IOL_35_374.
Placed fixed group with base inst gpio_led_obuf[3]/opit_1 on IOL_35_373.
Placed fixed group with base inst gpio_led_obuf[4]/opit_1 on IOL_67_374.
Placed fixed group with base inst gpio_led_obuf[5]/opit_1 on IOL_67_373.
Placed fixed group with base inst io_asyncReset_ibuf/opit_1 on IOL_327_134.
Placed fixed group with base inst io_axiClk_ibuf/opit_1 on IOL_327_210.
Placed fixed group with base inst io_coreInterrupt_ibuf/opit_1 on IOL_327_257.
Placed fixed group with base inst io_jtag_tck_ibuf/opit_1 on IOL_167_6.
Placed fixed group with base inst io_jtag_tdi_ibuf/opit_1 on IOL_123_6.
Placed fixed group with base inst io_jtag_tdo_obuf/opit_1 on IOL_159_6.
Placed fixed group with base inst io_jtag_tms_ibuf/opit_1 on IOL_135_6.
Placed fixed group with base inst io_timerExternal_clear_ibuf/opit_1 on IOL_327_297.
Placed fixed group with base inst io_timerExternal_tick_ibuf/opit_1 on IOL_327_133.
Placed fixed group with base inst io_uart_rxd_ibuf/opit_1 on IOL_167_5.
Placed fixed group with base inst io_uart_txd_obuf/opit_1 on IOL_159_5.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_84_109.
Placed fixed instance BKCL_auto_0 on BKCL_188_376.
Placed fixed instance BKCL_auto_1 on BKCL_328_184.
Placed fixed instance BKCL_auto_2 on BKCL_192_0.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 495121.
	3 iterations finished.
	Final slack 496461.
Super clustering done.
Design Utilization : 8%.
2nd GP placement takes 6.44 sec.

Wirelength after global placement is 47357.
Global placement takes 6.45 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 50382.
Macro cell placement takes 0.05 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 495121.
	3 iterations finished.
	Final slack 496461.
Super clustering done.
Design Utilization : 8%.
3rd GP placement takes 4.69 sec.

Wirelength after post global placement is 44637.
Post global placement takes 4.73 sec.

Phase 4 Legalization started.
The average distance in LP is 1.562178.
Wirelength after legalization is 51941.
Legalization takes 0.28 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 497784.
Replication placement takes 0.27 sec.

Wirelength after replication placement is 51941.
Phase 5.2 DP placement started.
Legalized cost 497784.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.23 sec.

Wirelength after detailed placement is 51941.
Timing-driven detailed placement takes 0.50 sec.

Worst slack is 497784, TNS after placement is 0.
Placement done.
Total placement takes 23.39 sec.
Finished placement. (CPU time elapsed 0h:00m:23s)

Routing started.
Building routing graph takes 1.62 sec.
Worst slack is 497784, TNS before global route is 0.
Processing design graph takes 0.42 sec.
Total memory for routing:
	118.744612 M.
Total nets for routing : 5891.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.02 sec.
Unrouted nets 92 at the end of iteration 0.
Unrouted nets 51 at the end of iteration 1.
Unrouted nets 44 at the end of iteration 2.
Unrouted nets 30 at the end of iteration 3.
Unrouted nets 19 at the end of iteration 4.
Unrouted nets 19 at the end of iteration 5.
Unrouted nets 19 at the end of iteration 6.
Unrouted nets 17 at the end of iteration 7.
Unrouted nets 8 at the end of iteration 8.
Unrouted nets 4 at the end of iteration 9.
Unrouted nets 5 at the end of iteration 10.
Unrouted nets 3 at the end of iteration 11.
Unrouted nets 3 at the end of iteration 12.
Unrouted nets 2 at the end of iteration 13.
Unrouted nets 1 at the end of iteration 14.
Unrouted nets 1 at the end of iteration 15.
Unrouted nets 1 at the end of iteration 16.
Unrouted nets 1 at the end of iteration 17.
Unrouted nets 1 at the end of iteration 18.
Unrouted nets 1 at the end of iteration 19.
Unrouted nets 1 at the end of iteration 20.
Unrouted nets 2 at the end of iteration 21.
Unrouted nets 1 at the end of iteration 22.
Unrouted nets 2 at the end of iteration 23.
Unrouted nets 2 at the end of iteration 24.
Unrouted nets 1 at the end of iteration 25.
Unrouted nets 3 at the end of iteration 26.
Unrouted nets 0 at the end of iteration 27.
Global Routing step 3 processed 241 nets, it takes 5.91 sec.
Global routing takes 5.95 sec.
Total 8364 subnets.
    forward max bucket size 1841 , backward 816.
        Unrouted nets 5181 at the end of iteration 0.
    route iteration 0, CPU time elapsed 1.234375 sec.
    forward max bucket size 1837 , backward 464.
        Unrouted nets 3666 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.859375 sec.
    forward max bucket size 861 , backward 674.
        Unrouted nets 2733 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.765625 sec.
    forward max bucket size 283 , backward 335.
        Unrouted nets 2154 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.843750 sec.
    forward max bucket size 124 , backward 135.
        Unrouted nets 1773 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.859375 sec.
    forward max bucket size 442 , backward 250.
        Unrouted nets 1971 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.515625 sec.
    forward max bucket size 147 , backward 125.
        Unrouted nets 1845 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.500000 sec.
    forward max bucket size 144 , backward 126.
        Unrouted nets 1678 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.546875 sec.
    forward max bucket size 83 , backward 115.
        Unrouted nets 1423 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.562500 sec.
    forward max bucket size 85 , backward 94.
        Unrouted nets 1175 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.421875 sec.
    forward max bucket size 75 , backward 145.
        Unrouted nets 916 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.343750 sec.
    forward max bucket size 64 , backward 69.
        Unrouted nets 753 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.250000 sec.
    forward max bucket size 45 , backward 65.
        Unrouted nets 604 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.218750 sec.
    forward max bucket size 90 , backward 81.
        Unrouted nets 515 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.187500 sec.
    forward max bucket size 160 , backward 107.
        Unrouted nets 447 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.187500 sec.
    forward max bucket size 134 , backward 158.
        Unrouted nets 363 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.171875 sec.
    forward max bucket size 50 , backward 59.
        Unrouted nets 278 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.125000 sec.
    forward max bucket size 50 , backward 53.
        Unrouted nets 251 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.109375 sec.
    forward max bucket size 35 , backward 82.
        Unrouted nets 222 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.109375 sec.
    forward max bucket size 35 , backward 57.
        Unrouted nets 184 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.093750 sec.
    forward max bucket size 43 , backward 67.
        Unrouted nets 166 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.093750 sec.
    forward max bucket size 54 , backward 64.
        Unrouted nets 120 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.062500 sec.
    forward max bucket size 36 , backward 35.
        Unrouted nets 96 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.046875 sec.
    forward max bucket size 30 , backward 31.
        Unrouted nets 79 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.062500 sec.
    forward max bucket size 66 , backward 59.
        Unrouted nets 69 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.062500 sec.
    forward max bucket size 49 , backward 93.
        Unrouted nets 43 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.046875 sec.
    forward max bucket size 52 , backward 58.
        Unrouted nets 37 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.062500 sec.
    forward max bucket size 52 , backward 57.
        Unrouted nets 24 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.031250 sec.
    forward max bucket size 41 , backward 61.
        Unrouted nets 16 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.031250 sec.
    forward max bucket size 29 , backward 32.
        Unrouted nets 15 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.031250 sec.
    forward max bucket size 28 , backward 43.
        Unrouted nets 13 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.046875 sec.
    forward max bucket size 19 , backward 39.
        Unrouted nets 6 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.031250 sec.
    forward max bucket size 14 , backward 19.
        Unrouted nets 2 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.031250 sec.
    forward max bucket size 15 , backward 25.
        Unrouted nets 4 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.031250 sec.
    forward max bucket size 37 , backward 29.
        Unrouted nets 5 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.031250 sec.
    forward max bucket size 39 , backward 29.
        Unrouted nets 4 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.031250 sec.
    forward max bucket size 40 , backward 39.
        Unrouted nets 5 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.031250 sec.
    forward max bucket size 38 , backward 54.
        Unrouted nets 4 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.031250 sec.
    forward max bucket size 38 , backward 53.
        Unrouted nets 4 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.031250 sec.
    forward max bucket size 11 , backward 17.
        Unrouted nets 2 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.046875 sec.
    forward max bucket size 11 , backward 18.
        Unrouted nets 0 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.031250 sec.
Detailed routing takes 40 iterations
Detailed routing takes 10.50 sec.
Start fix hold violation.
Build tmp routing results takes 0.09 sec.
Timing analysis takes 0.77 sec.
Hold violation fix iter 0 takes 0.02 sec, total_step_forward 203.
Incremental timing analysis takes 0.70 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 7.
Incremental timing analysis takes 0.62 sec.
Hold violation fix iter 2 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 3 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 3.23 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.73 sec.
Used SRB routing arc is 72161.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 23.38 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used      | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of APM               | 4         | 84            | 5                  
| Use of BKCL              | 3         | 4             | 75                 
| Use of CLMA              | 639       | 6450          | 10                 
|   FF                     | 1582      | 38700         | 5                  
|   LUT                    | 2010      | 25800         | 8                  
|   LUT-FF pairs           | 708       | 25800         | 3                  
| Use of CLMS              | 373       | 4250          | 9                  
|   FF                     | 943       | 25500         | 4                  
|   LUT                    | 1164      | 17000         | 7                  
|   LUT-FF pairs           | 384       | 17000         | 3                  
|   Distributed RAM        | 16        | 17000         | 1                  
| Use of CRYSTAL           | 0         | 2             | 0                  
| Use of DLL               | 0         | 10            | 0                  
| Use of DQSL              | 0         | 18            | 0                  
| Use of DRM               | 132.5     | 134           | 99                 
| Use of FUSECODE          | 0         | 1             | 0                  
| Use of HARD0N1           | 767       | 6672          | 12                 
| Use of HSST              | 0         | 1             | 0                  
| Use of IO                | 17        | 296           | 6                  
|   IOBD                   | 7         | 64            | 11                 
|   IOBR_LR                | 0         | 7             | 0                  
|   IOBR_TB                | 1         | 8             | 13                 
|   IOBS_LR                | 5         | 161           | 4                  
|   IOBS_TB                | 4         | 56            | 8                  
| Use of IOCKDIV           | 0         | 20            | 0                  
| Use of IOCKDLY           | 0         | 40            | 0                  
| Use of IOCKGATE          | 0         | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0         | 20            | 0                  
| Use of IOL               | 17        | 400           | 5                  
| Use of IPAL              | 0         | 1             | 0                  
| Use of LDO               | 0         | 4             | 0                  
| Use of MFG_TEST          | 0         | 1             | 0                  
| Use of OSC               | 0         | 1             | 0                  
| Use of PCIE              | 0         | 1             | 0                  
| Use of PIOMUX_TEST       | 0         | 10            | 0                  
| Use of PLL               | 0         | 5             | 0                  
| Use of PREGMUX_TEST      | 0         | 6             | 0                  
| Use of RCKB              | 0         | 24            | 0                  
| Use of RCKBMUX_TEST      | 0         | 12            | 0                  
| Use of RESCAL            | 0         | 4             | 0                  
| Use of SCANCHAIN         | 0         | 2             | 0                  
| Use of START             | 1         | 1             | 100                
| Use of UDID              | 0         | 1             | 0                  
| Use of USCM              | 2         | 30            | 7                  
| Use of USCMMUX_TEST      | 0         | 30            | 0                  
| Use of VCKBMUX_TEST      | 0         | 12            | 0                  
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:23s)
Design 'Briey' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:58s)
Action pnr: Real time elapsed is 0h:1m:2s
Action pnr: CPU time elapsed is 0h:0m:59s
Action pnr: Process CPU time elapsed is 0h:0m:59s
Current time: Mon Feb 24 22:28:11 2025
Action pnr: Peak memory pool usage is 1,011 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Mon Feb 24 22:28:47 2025
Compiling architecture definition.
Analyzing project file 'H:/PANGO_EDA/my_project/first_try/first_try.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'gpio_led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'gpio_led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'gpio_led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'gpio_led[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'gpio_led[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'gpio_led[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_jtag_tdo' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_uart_txd' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'io_asyncReset' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_coreInterrupt' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_jtag_tdi' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_jtag_tms' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_timerExternal_clear' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_timerExternal_tick' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_uart_rxd' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:11s
Action report_timing: CPU time elapsed is 0h:0m:9s
Action report_timing: Process CPU time elapsed is 0h:0m:9s
Current time: Mon Feb 24 22:28:57 2025
Action report_timing: Peak memory pool usage is 816 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Mon Feb 24 22:28:57 2025
Compiling architecture definition.
Analyzing project file 'H:/PANGO_EDA/my_project/first_try/first_try.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 1.031250 sec.
Generating architecture configuration.
The bitstream file is "H:/PANGO_EDA/my_project/first_try/generate_bitstream/Briey.sbit"
Generate programming file takes 16.578125 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:22s
Action gen_bit_stream: CPU time elapsed is 0h:0m:20s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:20s
Current time: Mon Feb 24 22:29:18 2025
Action gen_bit_stream: Peak memory pool usage is 679 MB
Process "Generate Bitstream" done.
Process exit normally.
Process exit normally.
Process exit normally.
Process exit normally.
Process exit normally.
Process exit normally.
Process exit normally.
Process exit normally.
File "H:/PANGO_EDA/my_project/Briey.v" has been removed from project successfully. 
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/first_try/temp_projects/Main_Flow/Main_Flow.pds' (TEXT Parser)
File "H:/PANGO_EDA/my_project/top.v" has been added to project successfully. 
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/first_try/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)


Process "Compile" started.
Current time: Mon Feb 24 22:34:45 2025
Compiling architecture definition.
Analyzing project file 'H:/PANGO_EDA/my_project/first_try/first_try.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {H:/PANGO_EDA/my_project/first_try} H:/PANGO_EDA/my_project/top.v
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/top.v
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 8)] Analyzing module top (library work)
W: Verilog-2010: [H:/PANGO_EDA/my_project/top.v(line number: 1463)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 2072)] Analyzing module Apb3Router (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 2203)] Analyzing module Apb3Decoder (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 2255)] Analyzing module Axi4SharedArbiter_2 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 2517)] Analyzing module Axi4SharedArbiter_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 2894)] Analyzing module Axi4SharedArbiter (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 3222)] Analyzing module Axi4ReadOnlyDecoder_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 3369)] Analyzing module Axi4SharedDecoder (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 3737)] Analyzing module Axi4ReadOnlyDecoder (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 3920)] Analyzing module SystemDebugger (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 4007)] Analyzing module JtagBridge (library work)
W: Verilog-2010: [H:/PANGO_EDA/my_project/top.v(line number: 4146)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 4735)] Analyzing module BufferCC_2 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 4754)] Analyzing module VexRiscv (library work)
I: [H:/PANGO_EDA/my_project/top.v(line number: 5259)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 5259)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 5259)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 5261)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 5261)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 5261)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 5332)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 5332)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 5332)] Convert attribute name from syn_keep to PAP_KEEP
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 9899)] Analyzing module Axi4VgaCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 10249)] Analyzing module Apb3UartCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 10668)] Analyzing module PinsecTimerCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 11139)] Analyzing module Apb3Gpio (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 11231)] Analyzing module Axi4SharedToApb3Bridge (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 11457)] Analyzing module Axi4SharedSdramCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 11934)] Analyzing module Axi4SharedOnChipRam (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 12298)] Analyzing module BufferCC (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 12318)] Analyzing module StreamArbiter (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 12394)] Analyzing module StreamArbiter_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 12543)] Analyzing module StreamFifoLowLatency_2 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 12578)] Analyzing module StreamArbiter_2 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 12672)] Analyzing module Axi4ReadOnlyErrorSlave (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 12729)] Analyzing module Axi4SharedErrorSlave (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 12818)] Analyzing module Axi4ReadOnlyErrorSlave_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 12877)] Analyzing module FlowCCUnsafeByToggle (library work)
W: Verilog-2010: [H:/PANGO_EDA/my_project/top.v(line number: 12908)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 12949)] Analyzing module DataCache (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 13803)] Analyzing module InstructionCache (library work)
I: [H:/PANGO_EDA/my_project/top.v(line number: 13855)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 13855)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 13855)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 13870)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 13870)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 13870)] Convert attribute name from syn_keep to PAP_KEEP
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 14102)] Analyzing module PulseCCByToggle (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 14155)] Analyzing module VgaCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 14281)] Analyzing module BufferCC_3 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 14300)] Analyzing module VideoDma (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 14784)] Analyzing module StreamFifo (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 14938)] Analyzing module UartCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 15067)] Analyzing module InterruptCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 15094)] Analyzing module Timer_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 15140)] Analyzing module Timer (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 15186)] Analyzing module Prescaler (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 15209)] Analyzing module BufferCC_4 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 15237)] Analyzing module BufferCC_6 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 15256)] Analyzing module SdramCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 16471)] Analyzing module StreamFifo_4 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 16565)] Analyzing module BufferCC_7 (library work)
W: Verilog-2010: [H:/PANGO_EDA/my_project/top.v(line number: 16575)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 16591)] Analyzing module BufferCC_9 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 16615)] Analyzing module BufferCC_8 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 16639)] Analyzing module BufferCC_10 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 16658)] Analyzing module StreamFifoCC (library work)
I: [H:/PANGO_EDA/my_project/top.v(line number: 16705)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 16705)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/top.v(line number: 16705)] Convert attribute name from syn_keep to PAP_KEEP
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 16890)] Analyzing module UartCtrlRx (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 17184)] Analyzing module UartCtrlTx (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 17424)] Analyzing module StreamFifoLowLatency_3 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 17477)] Analyzing module BufferCC_13 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 17501)] Analyzing module BufferCC_12 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 17525)] Analyzing module BufferCC_11 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 17549)] Analyzing module BufferCC_14 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/top.v(line number: 17573)] Analyzing module StreamFifo_5 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {H:/PANGO_EDA/my_project/first_try} H:/PANGO_EDA/my_project/top.v successfully.
I: Module "top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.513s wall, 0.016s user + 0.031s system = 0.047s CPU (3.1%)

Start rtl-elaborate.
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 8)] Elaborating module top
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 772)] Elaborating instance io_asyncReset_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 12298)] Elaborating module BufferCC
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 777)] Elaborating instance resetCtrl_axiReset_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 12298)] Elaborating module BufferCC
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 782)] Elaborating instance axi_ram
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 11934)] Elaborating module Axi4SharedOnChipRam
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 809)] Elaborating instance axi_sdramCtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 11457)] Elaborating module Axi4SharedSdramCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 11625)] Elaborating instance ctrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 15256)] Elaborating module SdramCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 15530)] Elaborating instance chip_backupIn_fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 17424)] Elaborating module StreamFifoLowLatency_3
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 17450)] Elaborating instance fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 17573)] Elaborating module StreamFifo_5
W: Sdm-2008: The attribute named ram_style is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 847)] Elaborating instance axi_apbBridge
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 11231)] Elaborating module Axi4SharedToApb3Bridge
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 882)] Elaborating instance axi_gpioACtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 11139)] Elaborating module Apb3Gpio
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 11166)] Elaborating instance io_gpio_read_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 15237)] Elaborating module BufferCC_6
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 898)] Elaborating instance axi_gpioBCtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 11139)] Elaborating module Apb3Gpio
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 914)] Elaborating instance axi_timerCtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 10668)] Elaborating module PinsecTimerCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 10742)] Elaborating instance io_external_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 15209)] Elaborating module BufferCC_4
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 10750)] Elaborating instance prescaler_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 15186)] Elaborating module Prescaler
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 10757)] Elaborating instance timerA
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 15140)] Elaborating module Timer
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 10766)] Elaborating instance timerB
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 15094)] Elaborating module Timer_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 10775)] Elaborating instance timerC
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 15094)] Elaborating module Timer_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 10784)] Elaborating instance timerD
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 15094)] Elaborating module Timer_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 10793)] Elaborating instance interruptCtrl_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 15067)] Elaborating module InterruptCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 929)] Elaborating instance axi_uartCtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 10249)] Elaborating module Apb3UartCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 10350)] Elaborating instance uartCtrl_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 14938)] Elaborating module UartCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 14982)] Elaborating instance tx
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 17184)] Elaborating module UartCtrlTx
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 14996)] Elaborating instance rx
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 16890)] Elaborating module UartCtrlRx
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 16969)] Elaborating instance io_rxd_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 17549)] Elaborating module BufferCC_14
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 10369)] Elaborating instance bridge_write_streamUnbuffered_queueWithOccupancy
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 14784)] Elaborating module StreamFifo
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 10382)] Elaborating instance axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 14784)] Elaborating module StreamFifo
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 943)] Elaborating instance axi_vgaCtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 9899)] Elaborating module Axi4VgaCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 9996)] Elaborating instance dma
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 14300)] Elaborating module VideoDma
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 14424)] Elaborating instance rspArea_fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 16658)] Elaborating module StreamFifoCC
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 16760)] Elaborating instance popToPushGray_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 17525)] Elaborating module BufferCC_11
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 16766)] Elaborating instance bufferCC_15
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 17501)] Elaborating module BufferCC_12
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 16772)] Elaborating instance pushToPopGray_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 17477)] Elaborating module BufferCC_13
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 14439)] Elaborating instance rspArea_frameClockArea_popCmdGray_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 16639)] Elaborating module BufferCC_10
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 10018)] Elaborating instance run_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 14281)] Elaborating module BufferCC_3
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 10024)] Elaborating instance vga_ctrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 14155)] Elaborating module VgaCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 10052)] Elaborating instance pulseCCByToggle_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 14102)] Elaborating module PulseCCByToggle
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 14118)] Elaborating instance bufferCC_15
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 16615)] Elaborating module BufferCC_8
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 14124)] Elaborating instance inArea_target_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 16591)] Elaborating module BufferCC_9
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 973)] Elaborating instance axi_core_cpu
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 4754)] Elaborating module VexRiscv
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 6265)] Elaborating instance IBusCachedPlugin_cache
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 13803)] Elaborating module InstructionCache
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 6309)] Elaborating instance dataCache_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 12949)] Elaborating module DataCache
W: Verilog-2024: [H:/PANGO_EDA/my_project/top.v(line number: 12949)] Give an initial value for the no drive output pin io_cpu_writeBack_exclusiveOk in graph of sdm module DataCache
W: Verilog-2024: [H:/PANGO_EDA/my_project/top.v(line number: 12949)] Give an initial value for the no drive output pin io_cpu_writesPending in graph of sdm module DataCache
W: Verilog-2036: [H:/PANGO_EDA/my_project/top.v(line number: 6265)] Net IBusCachedPlugin_cache_io_cpu_fetch_isRemoved connected to input port of module instance top.axi_core_cpu.IBusCachedPlugin_cache has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/top.v(line number: 6265)] Net IBusCachedPlugin_mmuBus_rsp_bypassTranslation connected to input port of module instance top.axi_core_cpu.IBusCachedPlugin_cache has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/top.v(line number: 6309)] Net DBusCachedPlugin_mmuBus_rsp_bypassTranslation connected to input port of module instance top.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/top.v(line number: 6309)] Net dataCache_1_io_cpu_writeBack_fence_SW connected to input port of module instance top.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/top.v(line number: 6309)] Net dataCache_1_io_cpu_writeBack_fence_SR connected to input port of module instance top.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/top.v(line number: 6309)] Net dataCache_1_io_cpu_writeBack_fence_SO connected to input port of module instance top.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/top.v(line number: 6309)] Net dataCache_1_io_cpu_writeBack_fence_SI connected to input port of module instance top.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/top.v(line number: 6309)] Net dataCache_1_io_cpu_writeBack_fence_PW connected to input port of module instance top.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/top.v(line number: 6309)] Net dataCache_1_io_cpu_writeBack_fence_PR connected to input port of module instance top.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/top.v(line number: 6309)] Net dataCache_1_io_cpu_writeBack_fence_PO connected to input port of module instance top.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/top.v(line number: 6309)] Net dataCache_1_io_cpu_writeBack_fence_PI connected to input port of module instance top.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/top.v(line number: 6309)] Net dataCache_1_io_cpu_writeBack_fence_FM connected to input port of module instance top.axi_core_cpu.dataCache_1 has no driver, tie it to 0
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 1008)] Elaborating instance io_coreInterrupt_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 4735)] Elaborating module BufferCC_2
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 1014)] Elaborating instance jtagBridge_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 4007)] Elaborating module JtagBridge
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 4135)] Elaborating instance flowCCUnsafeByToggle_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 12877)] Elaborating module FlowCCUnsafeByToggle
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 12902)] Elaborating instance inputArea_target_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 16565)] Elaborating module BufferCC_7
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 1030)] Elaborating instance systemDebugger_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 3920)] Elaborating module SystemDebugger
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 1050)] Elaborating instance axi4ReadOnlyDecoder_2
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 3737)] Elaborating module Axi4ReadOnlyDecoder
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 3806)] Elaborating instance errorSlave
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 12818)] Elaborating module Axi4ReadOnlyErrorSlave_1
W: Verilog-2024: [H:/PANGO_EDA/my_project/top.v(line number: 12818)] Give an initial value for the no drive output pin io_axi_r_payload_data in graph of sdm module Axi4ReadOnlyErrorSlave_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 1090)] Elaborating instance dbus_axi_decoder
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 3369)] Elaborating module Axi4SharedDecoder
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 3513)] Elaborating instance errorSlave
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 12729)] Elaborating module Axi4SharedErrorSlave
W: Verilog-2024: [H:/PANGO_EDA/my_project/top.v(line number: 12729)] Give an initial value for the no drive output pin io_axi_r_payload_data in graph of sdm module Axi4SharedErrorSlave
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 1178)] Elaborating instance axi_vgaCtrl_io_axi_decoder
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 3222)] Elaborating module Axi4ReadOnlyDecoder_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 3273)] Elaborating instance errorSlave
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 12672)] Elaborating module Axi4ReadOnlyErrorSlave
W: Verilog-2024: [H:/PANGO_EDA/my_project/top.v(line number: 12672)] Give an initial value for the no drive output pin io_axi_r_payload_data in graph of sdm module Axi4ReadOnlyErrorSlave
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 1204)] Elaborating instance axi_ram_io_axi_arbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 2894)] Elaborating module Axi4SharedArbiter
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 3043)] Elaborating instance cmdArbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 12578)] Elaborating module StreamArbiter_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 3073)] Elaborating instance cmdRouteFork_thrown_translated_fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 12543)] Elaborating module StreamFifoLowLatency_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 12560)] Elaborating instance fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 16471)] Elaborating module StreamFifo_4
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 1267)] Elaborating instance axi_sdramCtrl_io_axi_arbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 2517)] Elaborating module Axi4SharedArbiter_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 2689)] Elaborating instance cmdArbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 12394)] Elaborating module StreamArbiter_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 2727)] Elaborating instance cmdRouteFork_thrown_translated_fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 12543)] Elaborating module StreamFifoLowLatency_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 1343)] Elaborating instance axi_apbBridge_io_axi_arbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 2255)] Elaborating module Axi4SharedArbiter_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 2371)] Elaborating instance cmdArbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 12318)] Elaborating module StreamArbiter
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 2392)] Elaborating instance cmdRouteFork_thrown_translated_fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 12543)] Elaborating module StreamFifoLowLatency_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 1393)] Elaborating instance io_apb_decoder
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 2203)] Elaborating module Apb3Decoder
I: Verilog-0004: [H:/PANGO_EDA/my_project/top.v(line number: 1411)] Elaborating instance apb3Router_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/top.v(line number: 2072)] Elaborating module Apb3Router
W: [H:/PANGO_EDA/my_project/top.v(line number: 1464)] Lvalue in procedural assign is not memory, ignore it.
W: Verilog-2036: [H:/PANGO_EDA/my_project/top.v(line number: 809)] Net io_sdram_DQ_read connected to input port of module instance top.axi_sdramCtrl has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/top.v(line number: 898)] Net io_gpioB_read connected to input port of module instance top.axi_gpioBCtrl has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/top.v(line number: 943)] Net io_vgaClk connected to input port of module instance top.axi_vgaCtrl has no driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 65)] Net led[0] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 65)] Net led[1] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 65)] Net led[2] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[3] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[4] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[5] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[6] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[7] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[8] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[9] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[10] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[11] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[13] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[14] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[15] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[16] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[17] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[18] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[19] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[23] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[24] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[25] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[26] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[27] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[28] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[29] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[30] in top(original module top) does not have a driver, tie it to 0
W: Verilog-2020: [H:/PANGO_EDA/my_project/top.v(line number: 113)] Net io_gpioA_read[31] in top(original module top) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.214s wall, 0.094s user + 0.109s system = 0.203s CPU (94.9%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.201s wall, 0.203s user + 0.000s system = 0.203s CPU (100.9%)

Start rtl-infer.
Start DFF-inference.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : DFF-inference successfully.
W: Loop was found during constant probe.
I: Sdm-0001: [H:/PANGO_EDA/my_project/top.v(line number: 12073)] Found Ram ram_symbol3, depth=65536, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/top.v(line number: 12073)] Found Ram ram_symbol0, depth=65536, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/top.v(line number: 12073)] Found Ram ram_symbol1, depth=65536, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/top.v(line number: 12073)] Found Ram ram_symbol2, depth=65536, width=8.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Sdm-0001: [H:/PANGO_EDA/my_project/top.v(line number: 6259)] Found Ram RegFilePlugin_regFile, depth=32, width=32.
I: Sdm-0001: [H:/PANGO_EDA/my_project/top.v(line number: 6259)] Found Ram RegFilePlugin_regFile, depth=32, width=32.
I: Removed inst jtag_writeArea_data that is redundant to jtag_tap_bypass.
I: Sdm-0001: [H:/PANGO_EDA/my_project/top.v(line number: 14834)] Found Ram logic_ram, depth=16, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/top.v(line number: 13914)] Found Ram banks_0, depth=1024, width=32.
I: Sdm-0001: [H:/PANGO_EDA/my_project/top.v(line number: 13926)] Found Ram ways_0_tags, depth=128, width=22.
I: Sdm-0001: [H:/PANGO_EDA/my_project/top.v(line number: 13202)] Found Ram ways_0_data_symbol2, depth=1024, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/top.v(line number: 13202)] Found Ram ways_0_data_symbol3, depth=1024, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/top.v(line number: 13184)] Found Ram ways_0_tags, depth=128, width=22.
I: Sdm-0001: [H:/PANGO_EDA/my_project/top.v(line number: 13202)] Found Ram ways_0_data_symbol1, depth=1024, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/top.v(line number: 13202)] Found Ram ways_0_data_symbol0, depth=1024, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/top.v(line number: 16748)] Found Ram ram, depth=512, width=33.
Executing : rtl-infer successfully. Time elapsed: 2.156s wall, 1.562s user + 0.594s system = 2.156s CPU (100.0%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.029s wall, 0.016s user + 0.016s system = 0.031s CPU (106.1%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.227s wall, 0.234s user + 0.000s system = 0.234s CPU (103.1%)

Start FSM inference.
I: FSM phase_fsm[1:0] inferred.
FSM phase_fsm[1:0] STG:
Number of reachable states: 3
Input nets: N144 io_apb_PREADY when_Axi4SharedToApb3Bridge_l91 when_Axi4SharedToApb3Bridge_l97 
S0(00)-->S1(01): xx10
S0(00)-->S2(10): xx11
S1(01)-->S2(10): x1xx
S0(00)-->S2(10): x111
S1(01)-->S2(10): x111
S2(10)-->S0(00): 1xxx

W: Loop was found during constant probe.
I: FSM IBusCachedPlugin_injector_port_state_fsm[2:0] inferred.
FSM IBusCachedPlugin_injector_port_state_fsm[2:0] STG:
Number of reachable states: 5
Input nets: DebugPlugin_injectionPort_valid IBusCachedPlugin_iBusRsp_output_valid N1287 N1297 N1515 N1636 N5527 N5530 when_CsrPlugin_l1527 when_HazardSimplePlugin_l105 when_HazardSimplePlugin_l108 
S0(000)-->S1(001): 1xxxxxxxxxx
S1(001)-->S2(010): xxxxxxxxxxx
S2(010)-->S3(011): xxxxxxxxxxx
S3(011)-->S4(100): xxxx00xx011
S3(011)-->S4(100): xxx000x001x
S3(011)-->S4(100): xx0x000x0x1
S3(011)-->S4(100): xx0000000xx
S4(100)-->S0(000): xxxxxxxxxxx

I: FSM CsrPlugin_interrupt_code_fsm[3:0] inferred.
FSM CsrPlugin_interrupt_code_fsm[3:0] STG:
Number of reachable states: 3
Input nets: N4955 N5092 N5094 
S0(0011)-->S0(0011): x1x
S1(0111)-->S0(0011): x1x
S2(1011)-->S0(0011): x1x
S0(0011)-->S1(0111): xx1
S1(0111)-->S1(0111): xx1
S2(1011)-->S1(0111): xx1
S0(0011)-->S2(1011): 1xx
S1(0111)-->S2(1011): 1xx
S2(1011)-->S2(1011): 1xx

W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: FSM jtag_tap_fsm_state_fsm[3:0] inferred.
FSM jtag_tap_fsm_state_fsm[3:0] STG:
Number of reachable states: 15
Input nets: io_jtag_tms 
S1(0001)-->S9(1001): 1
S0(0000)-->S1(0001): 0
S1(0001)-->S1(0001): 0
S2(0010)-->S3(0011): 0
S3(0011)-->S5(0101): 1
S0(0000)-->S0(0000): 1
S2(0010)-->S0(0000): 1
S4(0100)-->S4(0100): 0
S4(0100)-->S5(0101): 1
S5(0101)-->S6(0110): 0
S6(0110)-->S6(0110): 0
S6(0110)-->S7(0111): 1
S5(0101)-->S8(1000): 1
S7(0111)-->S8(1000): 1
S3(0011)-->S4(0100): 0
S7(0111)-->S4(0100): 0
S8(1000)-->S9(1001): 1
S9(1001)-->S2(0010): 1
S9(1001)-->S10(1010): 0
S10(1010)-->S11(1011): 0
S11(1011)-->S11(1011): 0
S10(1010)-->S12(1100): 1
S11(1011)-->S12(1100): 1
S13(1101)-->S14(1110): 1
S12(1100)-->S13(1101): 0
S13(1101)-->S13(1101): 0
S12(1100)-->S1(0001): 1
S14(1110)-->S1(0001): 1
S10(1010)-->S11(1011): 0
S14(1110)-->S11(1011): 0
S0(0000)-->S1(0001): 0
S8(1000)-->S1(0001): 0

I: FSM frontend_state_fsm[1:0] inferred.
FSM frontend_state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N1174 N1179 bubbleInserter_cmd_ready bubbleInserter_cmd_valid 
S0(00)-->S1(01): x1xx
S1(01)-->S2(10): 1xxx
S2(10)-->S3(11): xx1x
S2(10)-->S3(11): xxx0

I: FSM stateMachine_state_fsm[2:0] inferred.
FSM stateMachine_state_fsm[2:0] STG:
Number of reachable states: 5
Input nets: N161 N168 clockDivider_counter_willOverflow io_write_valid when_UartCtrlTx_l58 when_UartCtrlTx_l76 
S0(000)-->S1(001): xxxx1x
S1(001)-->S2(010): xx1xxx
S2(010)-->S3(011): x1xxx0
S2(010)-->S4(100): x1xxx1
S3(011)-->S4(100): xx1xxx
S2(010)-->S4(100): x11xx1
S3(011)-->S4(100): x11xx1
S4(100)-->S0(000): 1xx0xx
S4(100)-->S1(001): 1xx1xx

I: FSM stateMachine_state_fsm[2:0] inferred.
FSM stateMachine_state_fsm[2:0] STG:
Number of reachable states: 5
Input nets: N246 N257 sampler_tick when_UartCtrlRx_l43 when_UartCtrlRx_l93 when_UartCtrlRx_l103 when_UartCtrlRx_l113 when_UartCtrlRx_l125 
S0(000)-->S1(001): xxxx1xxx
S1(001)-->S0(000): xx11x1xx
S1(001)-->S2(010): xx11x0xx
S2(010)-->S3(011): x1xxxx0x
S2(010)-->S4(100): x1xxxx1x
S3(011)-->S4(100): xx11xxx1
S1(001)-->S0(000): xx11x1x0
S3(011)-->S0(000): xx11x1x0
S4(100)-->S0(000): 1x11xxxx
S4(100)-->S0(000): xx11x0xx
S3(011)-->S0(000): xx11x0x0

Executing : FSM inference successfully. Time elapsed: 0.291s wall, 0.281s user + 0.000s system = 0.281s CPU (96.8%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N95 (bmsWIDEMUX).
I: Constant propagation done on N362 (bmsPMUX).
I: Constant propagation done on N114 (bmsWIDEMUX).
I: Constant propagation done on N249 (bmsPMUX).
I: Constant propagation done on N94 (bmsWIDEMUX).
I: Constant propagation done on N67 (bmsWIDEINV).
I: Constant propagation done on N346 (bmsPMUX).
I: Constant propagation done on N68_2 (bmsREDAND).
I: Constant propagation done on N68_3 (bmsREDAND).
I: Constant propagation done on N68_4 (bmsREDAND).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.416s wall, 0.406s user + 0.000s system = 0.406s CPU (97.7%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:8s
Action compile: CPU time elapsed is 0h:0m:4s
Action compile: Process CPU time elapsed is 0h:0m:4s
Current time: Mon Feb 24 22:34:52 2025
Action compile: Peak memory pool usage is 195 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Feb 24 22:34:52 2025
Compiling architecture definition.
Analyzing project file 'H:/PANGO_EDA/my_project/first_try/first_try.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
W: ConstraintEditor-4030: No constraint files found, so all ports are unspecified I/O constraint.
Constraint check end.
C: SDC-2025: Clock source 'n:io_jtag_tck' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports io_jtag_tck
Executing : get_ports io_jtag_tck successfully.
Executing : create_clock -name top|io_jtag_tck [get_ports io_jtag_tck] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top|io_jtag_tck [get_ports io_jtag_tck] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|io_jtag_tck
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|io_jtag_tck successfully.
C: SDC-2025: Clock source 'n:io_axiClk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports io_axiClk
Executing : get_ports io_axiClk successfully.
Executing : create_clock -name top|io_axiClk [get_ports io_axiClk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top|io_axiClk [get_ports io_axiClk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group top|io_axiClk
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group top|io_axiClk successfully.
Start pre-mapping.
I: Constant propagation done on axi_core_cpu/N127 (bmsWIDEINV).
I: Constant propagation done on axi_core_cpu/N718 (bmsWIDEINV).
I: Removed bmsWIDEDFFRSE inst decode_to_execute_IS_RS2_SIGNED that is redundant to decode_to_execute_IS_RS1_SIGNED
I: Constant propagation done on axi_core_cpu/N927 (bmsWIDEINV).
I: Constant propagation done on axi_core_cpu/N5543 (bmsREDAND).
I: Constant propagation done on axi_core_cpu/N5547 (bmsREDAND).
I: Constant propagation done on axi_core_cpu/N1673[12:11] (bmsWIDEMUX).
I: Constant propagation done on axi_core_cpu/N5552 (bmsREDOR).
I: Constant propagation done on axi_core_cpu/N5553 (bmsREDOR).
I: Constant propagation done on axi_core_cpu/dataCache_1/N48 (bmsWIDEMUX).
I: Constant propagation done on axi_core_cpu/dataCache_1/N55 (bmsREDOR).
I: Encoding type of FSM 'phase_fsm[1:0]' is: onehot.
I: [H:/PANGO_EDA/my_project/top.v(line number:11405)] The user initial state for regs on FSM phase_fsm[1:0] is 00 and be encoded 001.
I: Encoding table of FSM 'phase_fsm[1:0]':
I: from  axi_apbBridge/phase[1] axi_apbBridge/phase[0]
I: to  axi_apbBridge/phase_2 axi_apbBridge/phase_1 axi_apbBridge/phase_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'CsrPlugin_interrupt_code_fsm[3:0]' is: onehot.
W: [H:/PANGO_EDA/my_project/top.v(line number:9517)] The forced initial state for regs on FSM CsrPlugin_interrupt_code_fsm[3:0] is 0011 and be encoded 001.
I: Encoding table of FSM 'CsrPlugin_interrupt_code_fsm[3:0]':
I: from  axi_core_cpu/CsrPlugin_interrupt_code[3] axi_core_cpu/CsrPlugin_interrupt_code[2] axi_core_cpu/CsrPlugin_interrupt_code[1] axi_core_cpu/CsrPlugin_interrupt_code[0]
I: to  axi_core_cpu/CsrPlugin_interrupt_code_2 axi_core_cpu/CsrPlugin_interrupt_code_1 axi_core_cpu/CsrPlugin_interrupt_code_0
I: 0011 => 001
I: 0111 => 010
I: 1011 => 100
I: Encoding type of FSM 'IBusCachedPlugin_injector_port_state_fsm[2:0]' is: onehot.
I: [H:/PANGO_EDA/my_project/top.v(line number:9249)] The user initial state for regs on FSM IBusCachedPlugin_injector_port_state_fsm[2:0] is 000 and be encoded 00001.
I: Encoding table of FSM 'IBusCachedPlugin_injector_port_state_fsm[2:0]':
I: from  axi_core_cpu/IBusCachedPlugin_injector_port_state[2] axi_core_cpu/IBusCachedPlugin_injector_port_state[1] axi_core_cpu/IBusCachedPlugin_injector_port_state[0]
I: to  axi_core_cpu/IBusCachedPlugin_injector_port_state_4 axi_core_cpu/IBusCachedPlugin_injector_port_state_3 axi_core_cpu/IBusCachedPlugin_injector_port_state_2 axi_core_cpu/IBusCachedPlugin_injector_port_state_1 axi_core_cpu/IBusCachedPlugin_injector_port_state_0
I: 000 => 00001
I: 001 => 00010
I: 010 => 00100
I: 011 => 01000
I: 100 => 10000
I: Encoding type of FSM 'frontend_state_fsm[1:0]' is: onehot.
I: [H:/PANGO_EDA/my_project/top.v(line number:16014)] The user initial state for regs on FSM frontend_state_fsm[1:0] is 00 and be encoded 0001.
I: Encoding table of FSM 'frontend_state_fsm[1:0]':
I: from  axi_sdramCtrl/ctrl/frontend_state[1] axi_sdramCtrl/ctrl/frontend_state[0]
I: to  axi_sdramCtrl/ctrl/frontend_state_3 axi_sdramCtrl/ctrl/frontend_state_2 axi_sdramCtrl/ctrl/frontend_state_1 axi_sdramCtrl/ctrl/frontend_state_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Encoding type of FSM 'stateMachine_state_fsm[2:0]' is: onehot.
I: [H:/PANGO_EDA/my_project/top.v(line number:17054)] The user initial state for regs on FSM stateMachine_state_fsm[2:0] is 000 and be encoded 00001.
I: Encoding table of FSM 'stateMachine_state_fsm[2:0]':
I: from  axi_uartCtrl/uartCtrl_1/rx/stateMachine_state[2] axi_uartCtrl/uartCtrl_1/rx/stateMachine_state[1] axi_uartCtrl/uartCtrl_1/rx/stateMachine_state[0]
I: to  axi_uartCtrl/uartCtrl_1/rx/stateMachine_state_4 axi_uartCtrl/uartCtrl_1/rx/stateMachine_state_3 axi_uartCtrl/uartCtrl_1/rx/stateMachine_state_2 axi_uartCtrl/uartCtrl_1/rx/stateMachine_state_1 axi_uartCtrl/uartCtrl_1/rx/stateMachine_state_0
I: 000 => 00001
I: 001 => 00010
I: 010 => 00100
I: 011 => 01000
I: 100 => 10000
I: Encoding type of FSM 'stateMachine_state_fsm[2:0]' is: onehot.
I: [H:/PANGO_EDA/my_project/top.v(line number:17342)] The user initial state for regs on FSM stateMachine_state_fsm[2:0] is 000 and be encoded 00001.
I: Encoding table of FSM 'stateMachine_state_fsm[2:0]':
I: from  axi_uartCtrl/uartCtrl_1/tx/stateMachine_state[2] axi_uartCtrl/uartCtrl_1/tx/stateMachine_state[1] axi_uartCtrl/uartCtrl_1/tx/stateMachine_state[0]
I: to  axi_uartCtrl/uartCtrl_1/tx/stateMachine_state_4 axi_uartCtrl/uartCtrl_1/tx/stateMachine_state_3 axi_uartCtrl/uartCtrl_1/tx/stateMachine_state_2 axi_uartCtrl/uartCtrl_1/tx/stateMachine_state_1 axi_uartCtrl/uartCtrl_1/tx/stateMachine_state_0
I: 000 => 00001
I: 001 => 00010
I: 010 => 00100
I: 011 => 01000
I: 100 => 10000
I: Encoding type of FSM 'jtag_tap_fsm_state_fsm[3:0]' is: onehot.
W: [H:/PANGO_EDA/my_project/top.v(line number:4686)] The forced initial state for regs on FSM jtag_tap_fsm_state_fsm[3:0] is 0000 and be encoded 000000000000001.
I: Encoding table of FSM 'jtag_tap_fsm_state_fsm[3:0]':
I: from  jtagBridge_1/jtag_tap_fsm_state[3] jtagBridge_1/jtag_tap_fsm_state[2] jtagBridge_1/jtag_tap_fsm_state[1] jtagBridge_1/jtag_tap_fsm_state[0]
I: to  jtagBridge_1/jtag_tap_fsm_state_14 jtagBridge_1/jtag_tap_fsm_state_13 jtagBridge_1/jtag_tap_fsm_state_12 jtagBridge_1/jtag_tap_fsm_state_11 jtagBridge_1/jtag_tap_fsm_state_10 jtagBridge_1/jtag_tap_fsm_state_9 jtagBridge_1/jtag_tap_fsm_state_8 jtagBridge_1/jtag_tap_fsm_state_7 jtagBridge_1/jtag_tap_fsm_state_6 jtagBridge_1/jtag_tap_fsm_state_5 jtagBridge_1/jtag_tap_fsm_state_4 jtagBridge_1/jtag_tap_fsm_state_3 jtagBridge_1/jtag_tap_fsm_state_2 jtagBridge_1/jtag_tap_fsm_state_1 jtagBridge_1/jtag_tap_fsm_state_0
I: 0000 => 000000000000001
I: 0001 => 000000000000010
I: 0010 => 000000000000100
I: 0011 => 000000000001000
I: 0100 => 000000000010000
I: 0101 => 000000000100000
I: 0110 => 000000001000000
I: 0111 => 000000010000000
I: 1000 => 000000100000000
I: 1001 => 000001000000000
I: 1010 => 000010000000000
I: 1011 => 000100000000000
I: 1100 => 001000000000000
I: 1101 => 010000000000000
I: 1110 => 100000000000000
W: Removed bmsWIDEDFFRSE inst execute_to_memory_BRANCH_CALC[31:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst loader_waysAllocator[0] that is stuck at constant 1.
Executing : pre-mapping successfully. Time elapsed: 0.400s wall, 0.391s user + 0.016s system = 0.406s CPU (101.5%)

Start mod-gen.
W: Public-4008: Instance 'rx/_zz_io_rts' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'rspArea_fifo/popCC_ptrToOccupancy[9:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_vgaCtrl_io_axi_ar_rData_prot[2:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_burst[1:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_id[3:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_len[7:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_size[2:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_apbBridge_io_axi_arbiter_io_output_w_rData_last' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_w_rData_last' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_w_s2mPipe_rData_last' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_rData_data[31:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_rData_last' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_rData_strb[3:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data[31:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_last' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_strb[3:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_vgaCtrl_io_axi_ar_rData_cache[3:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_apbBridge/id[3:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/bridge_writeRsp_rData_id[3:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_ADDR[9:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_ADDR[10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_ADDR[12:11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_BA[1:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_CASn' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_CKE' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_DQM[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_DQM[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_DQ_writeEnable[15:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_DQ_write[15:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_RASn' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_WEn' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/frontend_rsp_rData_data[15:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/frontend_rsp_rData_mask[1:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/frontend_rsp_rData_rowColumn[12:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_vgaCtrl/_zz_io_timings_h_polarity' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_vgaCtrl/_zz_io_timings_v_polarity' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_vgaCtrl/vga_ctrl/h_sync' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_vgaCtrl/vga_ctrl/v_sync' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_core_cpu_dBus_cmd_rData_last that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_vgaCtrl_io_axi_ar_rData_addr[31:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_vgaCtrl_io_axi_ar_rData_addr[31:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_vgaCtrl_io_axi_ar_rData_addr[31:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_vgaCtrl_io_axi_ar_rData_addr[31:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_vgaCtrl_io_axi_ar_rData_addr[31:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_vgaCtrl_io_axi_ar_rData_len[7:0] at 0 that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_vgaCtrl_io_axi_ar_rData_len[7:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_vgaCtrl_io_axi_ar_rData_len[7:0] at 2 that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_vgaCtrl_io_axi_ar_rData_len[7:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_vgaCtrl_io_axi_ar_rData_len[7:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_vgaCtrl_io_axi_ar_rData_len[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_vgaCtrl_io_axi_ar_rData_len[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_vgaCtrl_io_axi_ar_rData_len[7:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_vgaCtrl_io_axi_ar_rData_size[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_vgaCtrl_io_axi_ar_rData_size[2:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_vgaCtrl_io_axi_ar_rData_size[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_core_cpu/IBusCachedPlugin_cache/decodeStage_mmuRsp_allowExecute that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_core_cpu/IBusCachedPlugin_cache/decodeStage_mmuRsp_exception that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_core_cpu/IBusCachedPlugin_cache/decodeStage_mmuRsp_isPaging that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_core_cpu/IBusCachedPlugin_cache/decodeStage_mmuRsp_refilling that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_core_cpu/dataCache_1/stageB_mmuRsp_allowRead that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_core_cpu/dataCache_1/stageB_mmuRsp_allowWrite that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_core_cpu/dataCache_1/stageB_mmuRsp_exception that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_core_cpu/dataCache_1/stageB_mmuRsp_isPaging that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_core_cpu/dataCache_1/stageB_mmuRsp_refilling that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 20 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 21 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 22 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 23 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 24 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 25 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 26 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 27 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 28 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 29 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 30 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 31 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 20 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 21 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 22 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 23 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 24 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 25 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 26 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 27 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 28 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 29 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 30 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 31 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/_zz_when_VgaCtrl_l229 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/_zz_when_VgaCtrl_l230 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/axi_vgaCtrl_dma_io_frame_payload_first that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/run_buffercc/buffers_1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/when_Stream_l445 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/_zz_when_Utils_l446 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/fifoPop_widthAdapter_counter_value[0] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_frameClockArea_popBeatCounter_value[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_frameClockArea_popBeatCounter_value[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_frameClockArea_popBeatCounter_value[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray[0] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray[1] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray[2] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray[3] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray[4] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray[5] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray[6] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popCC_addressGen_rValid that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popCC_popPtr[9:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popCC_popPtr[9:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popCC_popPtr[9:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popCC_popPtr[9:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popCC_popPtr[9:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popCC_popPtr[9:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popCC_popPtr[9:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popCC_popPtr[9:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popCC_popPtr[9:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popCC_popPtr[9:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/bufferCC_15/buffers_1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/vga_ctrl/h_colorEn that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/vga_ctrl/h_counter[11:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/vga_ctrl/h_counter[11:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/vga_ctrl/h_counter[11:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/vga_ctrl/h_counter[11:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/vga_ctrl/h_counter[11:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/vga_ctrl/h_counter[11:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/vga_ctrl/h_counter[11:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/vga_ctrl/h_counter[11:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/vga_ctrl/h_counter[11:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/vga_ctrl/h_counter[11:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/vga_ctrl/h_counter[11:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/vga_ctrl/h_counter[11:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/vga_ctrl/v_colorEn that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/vga_ctrl/v_counter[11:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/vga_ctrl/v_counter[11:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/vga_ctrl/v_counter[11:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/vga_ctrl/v_counter[11:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/vga_ctrl/v_counter[11:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/vga_ctrl/v_counter[11:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/vga_ctrl/v_counter[11:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/vga_ctrl/v_counter[11:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/vga_ctrl/v_counter[11:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/vga_ctrl/v_counter[11:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/vga_ctrl/v_counter[11:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/vga_ctrl/v_counter[11:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/pulseCCByToggle_1/inArea_target that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst jtagBridge_1/system_rsp_payload_error that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_core_cpu_dBus_cmd_m2sPipe_rData_last that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 20 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 21 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 22 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 23 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 24 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 25 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 26 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 27 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 28 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 29 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 30 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 31 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 20 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 21 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 22 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 23 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 24 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 25 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 26 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 27 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 28 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 29 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 30 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 31 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_id[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[7:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[7:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[7:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_size[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_size[2:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_burst[1:0] at 0 that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_burst[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/vga_run_regNext that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0[6:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0[6:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0[6:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0[6:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0[6:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0[6:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_0[6:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_0[9:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_0[9:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_0[9:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_0[9:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_0[9:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_0[9:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_0[9:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_0[9:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_0[9:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_0[9:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/pulseCCByToggle_1/inArea_target_buffercc/buffers_0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rData_last that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_ram/unburstify_buffer_transaction_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_ram/unburstify_buffer_transaction_id[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_ram/unburstify_buffer_transaction_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_ram/unburstify_buffer_len[7:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_ram/unburstify_buffer_transaction_size[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_ram/unburstify_buffer_transaction_size[2:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_ram/unburstify_buffer_transaction_burst[1:0] at 0 that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_ram/unburstify_buffer_transaction_burst[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_1[6:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_1[6:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_1[6:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_1[6:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_1[6:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_1[6:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/rspArea_frameClockArea_popCmdGray_buffercc/buffers_1[6:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_1[9:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_1[9:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_1[9:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_1[9:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_1[9:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_1[9:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_1[9:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_1[9:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_1[9:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_1[9:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/pulseCCByToggle_1/inArea_target_buffercc/buffers_1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush[9:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush[9:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush[9:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush[9:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush[9:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush[9:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush[9:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush[9:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush[9:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush[9:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/pulseCCByToggle_1/outArea_target_regNext that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0[9:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0[9:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0[9:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0[9:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0[9:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0[9:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0[9:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0[9:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0[9:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0[9:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst _zz_2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_1[9:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_1[9:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_1[9:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_1[9:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_1[9:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_1[9:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_1[9:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_1[9:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_1[9:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_1[9:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/cmdActive that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/isActive that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/_zz_when_Utils_l446_8 that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/memCmdCounter[17:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/memCmdCounter[17:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/memCmdCounter[17:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/memCmdCounter[17:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/memCmdCounter[17:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/memCmdCounter[17:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/memCmdCounter[17:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/memCmdCounter[17:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/memCmdCounter[17:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/memCmdCounter[17:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/memCmdCounter[17:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/memCmdCounter[17:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/memCmdCounter[17:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/memCmdCounter[17:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/memCmdCounter[17:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/memCmdCounter[17:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/memCmdCounter[17:0] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl/dma/memCmdCounter[17:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_pushCmdGray[0] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_pushCmdGray[6] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_pushCmdGray[5] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_pushCmdGray[4] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_pushCmdGray[3] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_pushCmdGray[2] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl/dma/rspArea_pushCmdGray[1] that is stuck at constant 0.
W: pmux inst 'axi_vgaCtrl/N206' has no active select, tie output to 0
I: Removed bmsADD inst axi_vgaCtrl/vga_ctrl/N29 that is redundant to axi_vgaCtrl/vga_ctrl/N17
I: Removed bmsWIDEDFFRSE inst axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[31:0] that is redundant to axi_core_cpu/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress[31:0]
I: Removed bmsWIDEDFFRSE inst axi_core_cpu/execute_to_memory_MEMORY_WR that is redundant to axi_core_cpu/dataCache_1/stageA_request_wr
I: Removed bmsWIDEDFFRSE inst axi_core_cpu/memory_to_writeBack_MEMORY_WR that is redundant to axi_core_cpu/dataCache_1/stageB_request_wr
W: Removed bmsWIDEDFFRSE inst toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_burst[1:0] at 0 that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_burst[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[7:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_size[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_size[2:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/unburstify_buffer_transaction_burst[1:0] at 0 that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/unburstify_buffer_transaction_burst[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/unburstify_buffer_transaction_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/unburstify_buffer_len[7:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/unburstify_buffer_transaction_size[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/unburstify_buffer_transaction_size[2:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/frontend_rsp_rData_context_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/frontend_rsp_rData_context_id[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_1_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_1_id[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_sdramCtrl/ctrl/chip_sdramCkeInternal that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_2_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_2_id[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_sdramCtrl/ctrl/chip_sdramCkeInternal_regNext that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_3_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_3_id[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_4_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_4_id[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_contextDelayed_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_contextDelayed_id[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 17 that is stuck at constant 0.
I: Removed bmsWIDEINV inst axi_sdramCtrl/N80 that is redundant to axi_ram/N67
W: Public-4008: Instance 'resetCtrl_axiReset_buffercc/buffers_0' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'resetCtrl_axiReset_buffercc/buffers_1' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_vgaCtrl/_zz_io_size[17:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_vgaCtrl/_zz_io_timings_h_colorEnd[11:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_vgaCtrl/_zz_io_timings_h_colorStart[11:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_vgaCtrl/_zz_io_timings_h_syncEnd[11:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_vgaCtrl/_zz_io_timings_h_syncStart[11:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_vgaCtrl/_zz_io_timings_v_colorEnd[11:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_vgaCtrl/_zz_io_timings_v_colorStart[11:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_vgaCtrl/_zz_io_timings_v_syncEnd[11:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_vgaCtrl/_zz_io_timings_v_syncStart[11:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_vgaCtrl/pulseCCByToggle_1/bufferCC_15/buffers_0' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_vgaCtrl/pulseCCByToggle_1/bufferCC_15/buffers_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_vgaCtrl/dma/pendingMemCmd_value[2:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_vgaCtrl/dma/pendingMemRsp[5:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_vgaCtrl/dma/rspArea_fifo/pushCC_pushPtrGray[9:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_vgaCtrl/dma/rspArea_fifo/pushCC_pushPtr[9:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_ram/unburstify_buffer_len[7:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/unburstify_buffer_len[7:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst toplevel_axi_vgaCtrl_io_axi_ar_rValid that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_core_cpu/CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl_io_axi_decoder/pendingSels[0] that is stuck at constant 0.
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol1_decode_breg that is redundant to axi_ram/ram_symbol0_decode_breg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol2_decode_breg that is redundant to axi_ram/ram_symbol0_decode_breg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_decode_breg that is redundant to axi_ram/ram_symbol0_decode_breg
W: Removed bmsWIDEDFFCPE inst axi_vgaCtrl_io_axi_decoder/errorSlave/sendRsp that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl_io_axi_decoder/errorSlave/remaining[7:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl_io_axi_decoder/errorSlave/remaining[7:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl_io_axi_decoder/errorSlave/remaining[7:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl_io_axi_decoder/errorSlave/remaining[7:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl_io_axi_decoder/errorSlave/remaining[7:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl_io_axi_decoder/errorSlave/remaining[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl_io_axi_decoder/errorSlave/remaining[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_vgaCtrl_io_axi_decoder/errorSlave/remaining[7:0] at 7 that is stuck at constant 0.
W: Public-4008: Instance 'axi_vgaCtrl_io_axi_decoder/pendingCmdCounter_value[2:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_vgaCtrl_io_axi_decoder/pendingError' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Unable to pack axi_core_cpu/N543 with axi_core_cpu/memory_to_writeBack_MUL_HH[33:0] to APM due to incompatible signed/unsigned extension
Executing : mod-gen successfully. Time elapsed: 1.719s wall, 1.656s user + 0.062s system = 1.719s CPU (100.0%)

Start logic-optimization.
W: Removed bmsWIDEDFFCPE inst toplevel_axi_vgaCtrl_io_axi_decoder_io_outputs_0_ar_rValid that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_sdramCtrl_io_axi_arbiter/cmdArbiter/maskLocked_1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/unburstify_buffer_transaction_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/frontend_rsp_rData_context_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_1_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_2_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_3_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_4_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_contextDelayed_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 18 that is stuck at constant 0.
W: Public-4008: Instance 'toplevel_axi_vgaCtrl_io_axi_ar_rData_addr[31:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_vgaCtrl/_zz_io_base[26:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/CsrPlugin_interrupt_code_0' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst axi_apbBridge_io_axi_arbiter/cmdArbiter/maskLocked_0 that is stuck at constant 1.
W: Public-4008: Instance 'axi_apbBridge_io_axi_arbiter/cmdArbiter/locked' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : logic-optimization successfully. Time elapsed: 2.838s wall, 2.609s user + 0.219s system = 2.828s CPU (99.6%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'axi_sdramCtrl/unburstify_buffer_transaction_addr[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/unburstify_buffer_transaction_addr[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_1_id[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_1_id[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_1_id[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_2_id[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_2_id[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_2_id[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_3_id[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_3_id[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_3_id[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_4_id[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_4_id[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_4_id[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_contextDelayed_id[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_contextDelayed_id[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_contextDelayed_id[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/frontend_rsp_rData_context_id[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/frontend_rsp_rData_context_id[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/frontend_rsp_rData_context_id[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_addr[8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_addr[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_addr[10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_addr[11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_addr[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_addr[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_addr[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_id[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_id[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_id[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_addr[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_addr[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_id[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_id[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_id[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/CsrPlugin_mstatus_MPP[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[20]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[21]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[22]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[23]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[24]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[27]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[30]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[31]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_BRANCH_CALC[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/decode_to_execute_INSTRUCTION[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/decode_to_execute_INSTRUCTION[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/decode_to_execute_INSTRUCTION[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/decode_to_execute_INSTRUCTION[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/decode_to_execute_INSTRUCTION[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/decode_to_execute_INSTRUCTION[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/decode_to_execute_INSTRUCTION[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[20]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[21]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[22]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[23]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[24]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[27]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[30]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[31]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[20]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[21]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[22]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[23]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[24]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[27]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[28]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[29]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[30]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[20]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[21]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[22]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[23]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[24]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[27]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[28]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[29]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[30]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_ram/unburstify_buffer_transaction_addr[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_ram/unburstify_buffer_transaction_addr[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_ram/unburstify_buffer_transaction_addr[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_ram/unburstify_buffer_transaction_id[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_ram/unburstify_buffer_transaction_id[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_ram/unburstify_buffer_transaction_id[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_ram/stage0_rData_fragment_id[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_ram/stage0_rData_fragment_id[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_ram/stage0_rData_fragment_id[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'systemDebugger_1/dispatcher_dataShifter[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'systemDebugger_1/dispatcher_dataShifter[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/unburstify_buffer_transaction_id[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/unburstify_buffer_transaction_id[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/unburstify_buffer_transaction_id[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Removed GTP_DFF_CE inst axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg[1] that is stuck at constant 0.
W: Removed GTP_DFF_E inst axi_core_cpu/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress[0] that is stuck at constant 0.
W: Removed GTP_DFF_E inst axi_core_cpu/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress[1] that is stuck at constant 0.
W: Removed GTP_DFF_E inst axi_core_cpu/decode_to_execute_PC[0] that is stuck at constant 0.
W: Removed GTP_DFF_E inst axi_core_cpu/decode_to_execute_PC[1] that is stuck at constant 0.
W: Removed GTP_DFF_E inst axi_core_cpu/execute_to_memory_PC[0] that is stuck at constant 0.
W: Removed GTP_DFF_E inst axi_core_cpu/execute_to_memory_PC[1] that is stuck at constant 0.
W: Removed GTP_DFF_E inst axi_core_cpu/memory_to_writeBack_PC[0] that is stuck at constant 0.
W: Removed GTP_DFF_E inst axi_core_cpu/memory_to_writeBack_PC[1] that is stuck at constant 0.
I: Removed GTP_DFF_E inst axi_core_cpu/execute_to_memory_INSTRUCTION[12] that is redundant to axi_core_cpu/dataCache_1/stageA_request_size[0]
I: Removed GTP_DFF_E inst axi_core_cpu/execute_to_memory_INSTRUCTION[13] that is redundant to axi_core_cpu/dataCache_1/stageA_request_size[1]
I: Removed GTP_DFF_E inst axi_core_cpu/decode_to_execute_INSTRUCTION[12] that is redundant to axi_core_cpu/decode_to_execute_ALU_BITWISE_CTRL[1]
I: Removed GTP_DFF_E inst axi_core_cpu/memory_to_writeBack_INSTRUCTION[12] that is redundant to axi_core_cpu/dataCache_1/stageB_request_size[0]
I: Removed GTP_DFF_E inst axi_core_cpu/memory_to_writeBack_INSTRUCTION[13] that is redundant to axi_core_cpu/dataCache_1/stageB_request_size[1]
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.310s wall, 0.312s user + 0.000s system = 0.312s CPU (100.9%)

Start tech-mapping phase 2.
I: Removed GTP_DFF_E inst axi_core_cpu/memory_DivPlugin_rs2[0] that is redundant to axi_core_cpu/execute_to_memory_MEMORY_STORE_DATA_RF[0]
Executing : tech-mapping phase 2 successfully. Time elapsed: 3.253s wall, 3.219s user + 0.031s system = 3.250s CPU (99.9%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.446s wall, 0.438s user + 0.016s system = 0.453s CPU (101.7%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.309s wall, 0.312s user + 0.000s system = 0.312s CPU (101.2%)

W: syn_maxfan of lutcarry N1161_3_12 is more than 10000 on net dataCache_1_io_cpu_execute_address[11], but wasn't replicated.
W: syn_maxfan of lutcarry N1161_3_11 is more than 10000 on net dataCache_1_io_cpu_execute_address[10], but wasn't replicated.
W: syn_maxfan of lutcarry N1161_3_10 is more than 10000 on net dataCache_1_io_cpu_execute_address[9], but wasn't replicated.
W: syn_maxfan of lutcarry N1161_3_9 is more than 10000 on net dataCache_1_io_cpu_execute_address[8], but wasn't replicated.
W: syn_maxfan of lutcarry N1161_3_8 is more than 10000 on net dataCache_1_io_cpu_execute_address[7], but wasn't replicated.
W: syn_maxfan of lutcarry N1161_3_7 is more than 10000 on net dataCache_1_io_cpu_execute_address[6], but wasn't replicated.
W: syn_maxfan of lutcarry N1161_3_6 is more than 10000 on net dataCache_1_io_cpu_execute_address[5], but wasn't replicated.
W: syn_maxfan of lutcarry N1161_3_5 is more than 10000 on net dataCache_1_io_cpu_execute_address[4], but wasn't replicated.
W: syn_maxfan of lutcarry N1161_3_4 is more than 10000 on net dataCache_1_io_cpu_execute_address[3], but wasn't replicated.
W: syn_maxfan of lutcarry N1161_3_3 is more than 10000 on net dataCache_1_io_cpu_execute_address[2], but wasn't replicated.
W: syn_maxfan of lutcarry N1161_3_2 is more than 10000 on net dataCache_1_io_cpu_execute_address[1], but wasn't replicated.
W: syn_maxfan of lutcarry N1161_3_1 is more than 10000 on net dataCache_1_io_cpu_execute_address[0], but wasn't replicated.
W: syn_maxfan of lutcarry N1161_3_12 is more than 10000 on net dataCache_1_io_cpu_execute_address[11], but wasn't replicated.
W: syn_maxfan of lutcarry N1161_3_11 is more than 10000 on net dataCache_1_io_cpu_execute_address[10], but wasn't replicated.
W: syn_maxfan of lutcarry N1161_3_10 is more than 10000 on net dataCache_1_io_cpu_execute_address[9], but wasn't replicated.
W: syn_maxfan of lutcarry N1161_3_9 is more than 10000 on net dataCache_1_io_cpu_execute_address[8], but wasn't replicated.
W: syn_maxfan of lutcarry N1161_3_8 is more than 10000 on net dataCache_1_io_cpu_execute_address[7], but wasn't replicated.
W: syn_maxfan of lutcarry N1161_3_7 is more than 10000 on net dataCache_1_io_cpu_execute_address[6], but wasn't replicated.
W: syn_maxfan of lutcarry N1161_3_6 is more than 10000 on net dataCache_1_io_cpu_execute_address[5], but wasn't replicated.
W: syn_maxfan of lutcarry N1161_3_5 is more than 10000 on net dataCache_1_io_cpu_execute_address[4], but wasn't replicated.
W: syn_maxfan of lutcarry N1161_3_4 is more than 10000 on net dataCache_1_io_cpu_execute_address[3], but wasn't replicated.
W: syn_maxfan of lutcarry N1161_3_3 is more than 10000 on net dataCache_1_io_cpu_execute_address[2], but wasn't replicated.
W: syn_maxfan of lutcarry N1161_3_2 is more than 10000 on net dataCache_1_io_cpu_execute_address[1], but wasn't replicated.
W: syn_maxfan of lutcarry N1161_3_1 is more than 10000 on net dataCache_1_io_cpu_execute_address[0], but wasn't replicated.
W: syn_maxfan of lutcarry N82_1_9 is more than 10000 on net Axi4Incr_baseIncr[11], but wasn't replicated.
W: syn_maxfan of lutcarry N82_1_9 is more than 10000 on net Axi4Incr_baseIncr[11], but wasn't replicated.
W: Public-4008: Instance 'lineLoader_address[0]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'lineLoader_address[1]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'lineLoader_address[2]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'lineLoader_address[3]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'lineLoader_address[4]' of 'GTP_DFF' unit is dangling and will be cleaned.

Cell Usage:
GTP_APM_E1                    4 uses
GTP_DFF                     120 uses
GTP_DFF_C                   147 uses
GTP_DFF_CE                  277 uses
GTP_DFF_E                  1739 uses
GTP_DFF_P                    18 uses
GTP_DFF_PE                   12 uses
GTP_DFF_R                    61 uses
GTP_DFF_RE                  150 uses
GTP_DFF_S                     1 use
GTP_DFF_SE                   15 uses
GTP_DRM18K                  130 uses
GTP_DRM9K                     8 uses
GTP_GRS                       1 use
GTP_INV                      10 uses
GTP_LUT1                     23 uses
GTP_LUT2                    210 uses
GTP_LUT3                    491 uses
GTP_LUT4                    420 uses
GTP_LUT5                    736 uses
GTP_LUT5CARRY               733 uses
GTP_LUT5M                   667 uses
GTP_MUX2LUT6                 44 uses
GTP_RAM16X1DP                16 uses

I/O ports: 23
GTP_INBUF                  13 uses
GTP_OUTBUF                  8 uses
GTP_OUTBUFT                 2 uses

Mapping Summary:
Total LUTs: 3296 of 42800 (7.70%)
	LUTs as dram: 16 of 17000 (0.09%)
	LUTs as logic: 3280
Total Registers: 2540 of 64200 (3.96%)
Total Latches: 0

DRM18K:
Total DRM18K = 134.0 of 134 (100.00%)

APMs:
Total APMs = 4.00 of 84 (4.76%)

Total I/O ports = 23 of 296 (7.77%)


Overview of Control Sets:

Number of unique control sets : 131

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 2        | 2                 0
  [2, 4)      | 37       | 9                 28
  [4, 6)      | 21       | 5                 16
  [6, 8)      | 6        | 5                 1
  [8, 10)     | 9        | 8                 1
  [10, 12)    | 1        | 0                 1
  [12, 14)    | 5        | 4                 1
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 50       | 45                5
--------------------------------------------------------------
  The maximum fanout: 214
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 120
  NO              NO                YES                165
  NO              YES               NO                 62
  YES             NO                NO                 1739
  YES             NO                YES                289
  YES             YES               NO                 165
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_syn.vm
W: Adm-4019: Unable to further flatten instance 'axi_vgaCtrl/dma'. The design is empty.
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'gpio_led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'gpio_led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'gpio_led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'gpio_led[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'gpio_led[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'gpio_led[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_jtag_tdo' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_uart_txd' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'joypad_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'joypad_lat' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'botton' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gpio_voice[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gpio_voice[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gpio_voice[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_asyncReset' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_coreInterrupt' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_jtag_tdi' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_jtag_tms' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_timerExternal_clear' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_timerExternal_tick' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_uart_rxd' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'joypad_data' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:14s
Action synthesize: CPU time elapsed is 0h:0m:11s
Action synthesize: Process CPU time elapsed is 0h:0m:11s
Current time: Mon Feb 24 22:35:05 2025
Action synthesize: Peak memory pool usage is 267 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Mon Feb 24 22:35:05 2025
Compiling architecture definition.
Analyzing project file 'H:/PANGO_EDA/my_project/first_try/first_try.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Building architecture floorplan logic view.
C: ConstraintEditor-2002: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 68)] | Port io_coreInterrupt has been placed at location K18, whose type is share pin.
C: ConstraintEditor-2002: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 73)] | Port io_jtag_tck has been placed at location Y13, whose type is share pin.
C: ConstraintEditor-2002: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 98)] | Port io_uart_rxd has been placed at location AB13, whose type is share pin.
Flattening design 'top'
W: Adm-4019: Unable to further flatten instance 'axi_vgaCtrl/dma'. The design is empty.
Device mapping started.
Optimizing circuit logic.
I: Const net (pin RSTM of inst axi_core_cpu/N543) has been disconnected.
I: Const net (pin RSTP of inst axi_core_cpu/N543) has been disconnected.
I: Const net (pin RSTM of inst axi_core_cpu/N546) has been disconnected.
I: Const net (pin RSTM of inst axi_core_cpu/N549) has been disconnected.
I: Const net (pin RSTM of inst axi_core_cpu/N552) has been disconnected.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_io_axiClk in design, driver pin O(instance io_axiClk_ibuf) -> load pin CLK(instance _zz_toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_s2mPipe_ready[0]).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net nt_io_jtag_tck in design, driver pin O(instance io_jtag_tck_ibuf) -> load pin I(instance jtagBridge_1/N246).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N617_0_1/gateop, insts:5.
I: Infer CARRY group, base inst: axi_uartCtrl/uartCtrl_1/tx/N39.eq_0/gateop, insts:2.
I: Infer CARRY group, base inst: axi_core_cpu/N96_0/gateop, insts:33.
I: Infer CARRY group, base inst: axi_core_cpu/N536_1_1/gateop, insts:35.
I: Infer CARRY group, base inst: axi_core_cpu/N536_2_1/gateop, insts:36.
I: Infer CARRY group, base inst: axi_core_cpu/N730_1_0/gateop, insts:31.
I: Infer CARRY group, base inst: axi_core_cpu/N880_1_2/gateop, insts:30.
I: Infer CARRY group, base inst: axi_core_cpu/N1161_3_0/gateop, insts:33.
I: Infer CARRY group, base inst: axi_core_cpu/N1252_1_1/gateop, insts:32.
I: Infer CARRY group, base inst: axi_core_cpu/N1261_1/gateop, insts:6.
I: Infer CARRY group, base inst: axi_core_cpu/N1271.fsub_1/gateop, insts:33.
I: Infer CARRY group, base inst: axi_core_cpu/N1303.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: axi_core_cpu/N1304.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: axi_core_cpu/N1305.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: axi_core_cpu/N1306.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: axi_core_cpu/N1310.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: axi_core_cpu/N1311.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: axi_core_cpu/N1315.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: axi_core_cpu/N1316.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: axi_core_cpu/N1324.eq_0/gateop, insts:16.
I: Infer CARRY group, base inst: axi_core_cpu/N1481_0/gateop, insts:33.
I: Infer CARRY group, base inst: axi_core_cpu/N1925_2/gateop, insts:31.
I: Infer CARRY group, base inst: axi_core_cpu/N1928_0/gateop, insts:33.
I: Infer CARRY group, base inst: axi_ram/N69_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: axi_ram/N136_1.fsub_1/gateop, insts:7.
I: Infer CARRY group, base inst: axi_sdramCtrl/N82_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: axi_sdramCtrl/N149_1.fsub_1/gateop, insts:7.
I: Infer CARRY group, base inst: dbus_axi_decoder/N80.eq_0/gateop, insts:2.
I: Infer CARRY group, base inst: axi4ReadOnlyDecoder_2/errorSlave/N12_1.fsub_1/gateop, insts:7.
I: Infer CARRY group, base inst: axi_core_cpu/IBusCachedPlugin_cache/N39.eq_0/gateop, insts:10.
I: Infer CARRY group, base inst: axi_core_cpu/IBusCachedPlugin_cache/N74_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: axi_core_cpu/dataCache_1/N101.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: axi_core_cpu/dataCache_1/N109.eq_0/gateop, insts:10.
I: Infer CARRY group, base inst: axi_core_cpu/dataCache_1/N112.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: axi_core_cpu/dataCache_1/N268_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: axi_sdramCtrl/ctrl/N39_1_1/gateop, insts:8.
I: Infer CARRY group, base inst: axi_sdramCtrl/ctrl/N129.eq_0/gateop, insts:7.
I: Infer CARRY group, base inst: axi_sdramCtrl/ctrl/N343_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: axi_sdramCtrl_io_axi_arbiter/cmdArbiter/N0.fsub_1/gateop, insts:6.
I: Infer CARRY group, base inst: axi_timerCtrl/prescaler_1/N1.eq_0/gateop, insts:8.
I: Infer CARRY group, base inst: axi_timerCtrl/prescaler_1/N3_1_1/gateop, insts:15.
I: Infer CARRY group, base inst: axi_timerCtrl/timerA/N3.eq_0/gateop, insts:16.
I: Infer CARRY group, base inst: axi_timerCtrl/timerA/N10_1/gateop, insts:32.
I: Infer CARRY group, base inst: axi_timerCtrl/timerB/N3.eq_0/gateop, insts:8.
I: Infer CARRY group, base inst: axi_timerCtrl/timerB/N10_1/gateop, insts:16.
I: Infer CARRY group, base inst: axi_timerCtrl/timerC/N3.eq_0/gateop, insts:8.
I: Infer CARRY group, base inst: axi_timerCtrl/timerC/N10_1/gateop, insts:16.
I: Infer CARRY group, base inst: axi_timerCtrl/timerD/N3.eq_0/gateop, insts:8.
I: Infer CARRY group, base inst: axi_timerCtrl/timerD/N10_1/gateop, insts:16.
I: Infer CARRY group, base inst: axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/N12.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/N13.fsub_0/gateop, insts:6.
I: Infer CARRY group, base inst: axi_uartCtrl/bridge_write_streamUnbuffered_queueWithOccupancy/N12.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: axi_uartCtrl/bridge_write_streamUnbuffered_queueWithOccupancy/N13.fsub_1/gateop, insts:5.
I: Infer CARRY group, base inst: axi_uartCtrl/uartCtrl_1/N14_1.fsub_0/gateop, insts:20.
I: Infer CARRY group, base inst: dbus_axi_decoder/errorSlave/N25_1.fsub_0/gateop, insts:8.
I: Infer CARRY group, base inst: axi_apbBridge_io_axi_arbiter/cmdRouteFork_thrown_translated_fifo/fifo/N7.eq_0/gateop, insts:2.
I: Infer CARRY group, base inst: axi_ram_io_axi_arbiter/cmdRouteFork_thrown_translated_fifo/fifo/N7.eq_0/gateop, insts:2.
I: Infer CARRY group, base inst: axi_sdramCtrl_io_axi_arbiter/cmdRouteFork_thrown_translated_fifo/fifo/N7.eq_0/gateop, insts:2.
I: Infer CARRY group, base inst: axi_uartCtrl/uartCtrl_1/rx/N48.eq_0/gateop, insts:2.
I: Infer CARRY group, base inst: axi_uartCtrl/uartCtrl_1/rx/N77_1_1/gateop, insts:6.
Device mapping done.
Total device mapping takes 0.69 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 4        | 84            | 5                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 2540     | 64200         | 4                  
| LUT                   | 3296     | 42800         | 8                  
| Distributed RAM       | 16       | 17000         | 1                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 134      | 134           | 100                
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 23       | 296           | 8                  
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 0        | 5             | 0                  
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 2             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 30            | 7                  
| HSST                  | 0        | 1             | 0                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
| PCIE                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file H:/PANGO_EDA/my_project/first_try/device_map/led.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:7s
Action dev_map: CPU time elapsed is 0h:0m:5s
Action dev_map: Process CPU time elapsed is 0h:0m:5s
Current time: Mon Feb 24 22:35:11 2025
Action dev_map: Peak memory pool usage is 301 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Mon Feb 24 22:35:11 2025
Compiling architecture definition.
Analyzing project file 'H:/PANGO_EDA/my_project/first_try/first_try.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {gpio_led[0]} LOC=B2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio_led[0]} LOC=B2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio_led[1]} LOC=A2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio_led[1]} LOC=A2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio_led[2]} LOC=B3 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio_led[2]} LOC=B3 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio_led[3]} LOC=A3 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio_led[3]} LOC=A3 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio_led[4]} LOC=C5 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio_led[4]} LOC=C5 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio_led[5]} LOC=A5 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio_led[5]} LOC=A5 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {io_jtag_tdo} LOC=Y11 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {io_jtag_tdo} LOC=Y11 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {io_uart_txd} LOC=AB11 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {io_uart_txd} LOC=AB11 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {io_asyncReset} LOC=L15 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {io_asyncReset} LOC=L15 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {io_axiClk} LOC=P20 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {io_axiClk} LOC=P20 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {io_coreInterrupt} LOC=K18 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2002: [H:/PANGO_EDA/my_project/first_try/device_map/led.pcf(line number: 13)] | Port io_coreInterrupt has been placed at location K18, whose type is share pin.
Executing : def_port {io_coreInterrupt} LOC=K18 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {io_jtag_tck} LOC=Y13 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2002: [H:/PANGO_EDA/my_project/first_try/device_map/led.pcf(line number: 14)] | Port io_jtag_tck has been placed at location Y13, whose type is share pin.
Executing : def_port {io_jtag_tck} LOC=Y13 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {io_jtag_tdi} LOC=W10 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {io_jtag_tdi} LOC=W10 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {io_jtag_tms} LOC=V11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {io_jtag_tms} LOC=V11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {io_timerExternal_clear} LOC=J17 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {io_timerExternal_clear} LOC=J17 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {io_timerExternal_tick} LOC=K16 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {io_timerExternal_tick} LOC=K16 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {io_uart_rxd} LOC=AB13 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2002: [H:/PANGO_EDA/my_project/first_try/device_map/led.pcf(line number: 19)] | Port io_uart_rxd has been placed at location AB13, whose type is share pin.
Executing : def_port {io_uart_rxd} LOC=AB13 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
W: ConstraintEditor-4019: Port 'joypad_clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'joypad_lat' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'botton' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'gpio_voice[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'gpio_voice[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'gpio_voice[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'joypad_data' unspecified I/O constraint.
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
I: Infer CARRY group, base inst: axi_core_cpu/IBusCachedPlugin_cache/ways_0_tags/iGopDrm, insts:2.
I: Infer CARRY group, base inst: axi_core_cpu/RegFilePlugin_regFile_1/iGopDrm, insts:2.
I: Infer CARRY group, base inst: axi_core_cpu/dataCache_1/ways_0_data_symbol1/iGopDrm, insts:2.
I: Infer CARRY group, base inst: axi_core_cpu/dataCache_1/ways_0_data_symbol3/iGopDrm, insts:2.
Phase 1.1 1st GP placement started.
Design Utilization : 8%.
Wirelength after clock region global placement is 50615.
1st GP placement takes 8.17 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_1/gopclkbufg to USCM_84_109.
Clock placement takes 0.19 sec.

Pre global placement takes 10.19 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst gpio_led_obuf[0]/opit_1 on IOL_19_374.
Placed fixed group with base inst gpio_led_obuf[1]/opit_1 on IOL_19_373.
Placed fixed group with base inst gpio_led_obuf[2]/opit_1 on IOL_35_374.
Placed fixed group with base inst gpio_led_obuf[3]/opit_1 on IOL_35_373.
Placed fixed group with base inst gpio_led_obuf[4]/opit_1 on IOL_67_374.
Placed fixed group with base inst gpio_led_obuf[5]/opit_1 on IOL_67_373.
Placed fixed group with base inst io_asyncReset_ibuf/opit_1 on IOL_327_134.
Placed fixed group with base inst io_axiClk_ibuf/opit_1 on IOL_327_210.
Placed fixed group with base inst io_coreInterrupt_ibuf/opit_1 on IOL_327_257.
Placed fixed group with base inst io_jtag_tck_ibuf/opit_1 on IOL_167_6.
Placed fixed group with base inst io_jtag_tdi_ibuf/opit_1 on IOL_123_6.
Placed fixed group with base inst io_jtag_tdo_obuf/opit_1 on IOL_159_6.
Placed fixed group with base inst io_jtag_tms_ibuf/opit_1 on IOL_135_6.
Placed fixed group with base inst io_timerExternal_clear_ibuf/opit_1 on IOL_327_297.
Placed fixed group with base inst io_timerExternal_tick_ibuf/opit_1 on IOL_327_133.
Placed fixed group with base inst io_uart_rxd_ibuf/opit_1 on IOL_167_5.
Placed fixed group with base inst io_uart_txd_obuf/opit_1 on IOL_159_5.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_84_109.
Placed fixed instance BKCL_auto_0 on BKCL_188_376.
Placed fixed instance BKCL_auto_1 on BKCL_328_184.
Placed fixed instance BKCL_auto_2 on BKCL_192_0.
Fixed placement takes 0.02 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.03 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 495121.
	3 iterations finished.
	Final slack 496461.
Super clustering done.
Design Utilization : 8%.
2nd GP placement takes 6.95 sec.

Wirelength after global placement is 50339.
Global placement takes 7.02 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 54209.
Macro cell placement takes 0.03 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 495121.
	3 iterations finished.
	Final slack 496461.
Super clustering done.
Design Utilization : 8%.
3rd GP placement takes 4.81 sec.

Wirelength after post global placement is 49149.
Post global placement takes 4.84 sec.

Phase 4 Legalization started.
The average distance in LP is 1.647030.
Wirelength after legalization is 57615.
Legalization takes 0.31 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 497906.
Replication placement takes 0.31 sec.

Wirelength after replication placement is 57615.
Phase 5.2 DP placement started.
Legalized cost 497906.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.25 sec.

Wirelength after detailed placement is 57615.
Timing-driven detailed placement takes 0.58 sec.

Worst slack is 497906, TNS after placement is 0.
Placement done.
Total placement takes 24.56 sec.
Finished placement. (CPU time elapsed 0h:00m:24s)

Routing started.
Building routing graph takes 1.83 sec.
Worst slack is 497906, TNS before global route is 0.
Processing design graph takes 0.45 sec.
Total memory for routing:
	119.032007 M.
Total nets for routing : 6220.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 130 at the end of iteration 0.
Unrouted nets 76 at the end of iteration 1.
Unrouted nets 47 at the end of iteration 2.
Unrouted nets 29 at the end of iteration 3.
Unrouted nets 29 at the end of iteration 4.
Unrouted nets 18 at the end of iteration 5.
Unrouted nets 15 at the end of iteration 6.
Unrouted nets 17 at the end of iteration 7.
Unrouted nets 12 at the end of iteration 8.
Unrouted nets 13 at the end of iteration 9.
Unrouted nets 3 at the end of iteration 10.
Unrouted nets 2 at the end of iteration 11.
Unrouted nets 2 at the end of iteration 12.
Unrouted nets 3 at the end of iteration 13.
Unrouted nets 2 at the end of iteration 14.
Unrouted nets 3 at the end of iteration 15.
Unrouted nets 3 at the end of iteration 16.
Unrouted nets 1 at the end of iteration 17.
Unrouted nets 1 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 1 at the end of iteration 20.
Unrouted nets 1 at the end of iteration 21.
Unrouted nets 1 at the end of iteration 22.
Unrouted nets 1 at the end of iteration 23.
Unrouted nets 0 at the end of iteration 24.
Global Routing step 3 processed 233 nets, it takes 6.03 sec.
Global routing takes 6.06 sec.
Total 9011 subnets.
    forward max bucket size 7173 , backward 5361.
        Unrouted nets 6174 at the end of iteration 0.
    route iteration 0, CPU time elapsed 1.359375 sec.
    forward max bucket size 6420 , backward 4915.
        Unrouted nets 4283 at the end of iteration 1.
    route iteration 1, CPU time elapsed 1.109375 sec.
    forward max bucket size 978 , backward 811.
        Unrouted nets 3170 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.781250 sec.
    forward max bucket size 986 , backward 944.
        Unrouted nets 2540 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.750000 sec.
    forward max bucket size 909 , backward 603.
        Unrouted nets 2125 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.765625 sec.
    forward max bucket size 4427 , backward 3320.
        Unrouted nets 1785 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.765625 sec.
    forward max bucket size 489 , backward 144.
        Unrouted nets 1956 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.593750 sec.
    forward max bucket size 733 , backward 585.
        Unrouted nets 1911 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.562500 sec.
    forward max bucket size 3940 , backward 504.
        Unrouted nets 1702 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.500000 sec.
    forward max bucket size 498 , backward 474.
        Unrouted nets 1510 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.421875 sec.
    forward max bucket size 222 , backward 195.
        Unrouted nets 1315 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.375000 sec.
    forward max bucket size 281 , backward 176.
        Unrouted nets 1103 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.328125 sec.
    forward max bucket size 216 , backward 169.
        Unrouted nets 908 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.296875 sec.
    forward max bucket size 203 , backward 245.
        Unrouted nets 776 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.234375 sec.
    forward max bucket size 127 , backward 118.
        Unrouted nets 632 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.203125 sec.
    forward max bucket size 137 , backward 85.
        Unrouted nets 541 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.187500 sec.
    forward max bucket size 223 , backward 163.
        Unrouted nets 485 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.156250 sec.
    forward max bucket size 125 , backward 91.
        Unrouted nets 391 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.140625 sec.
    forward max bucket size 170 , backward 157.
        Unrouted nets 380 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.140625 sec.
    forward max bucket size 275 , backward 53.
        Unrouted nets 331 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.109375 sec.
    forward max bucket size 110 , backward 59.
        Unrouted nets 284 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.109375 sec.
    forward max bucket size 135 , backward 134.
        Unrouted nets 229 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.109375 sec.
    forward max bucket size 84 , backward 110.
        Unrouted nets 181 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.093750 sec.
    forward max bucket size 106 , backward 134.
        Unrouted nets 155 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.062500 sec.
    forward max bucket size 132 , backward 144.
        Unrouted nets 119 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.062500 sec.
    forward max bucket size 60 , backward 46.
        Unrouted nets 106 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.062500 sec.
    forward max bucket size 75 , backward 89.
        Unrouted nets 86 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.046875 sec.
    forward max bucket size 104 , backward 99.
        Unrouted nets 69 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.062500 sec.
    forward max bucket size 62 , backward 55.
        Unrouted nets 51 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.046875 sec.
    forward max bucket size 61 , backward 83.
        Unrouted nets 40 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.046875 sec.
    forward max bucket size 48 , backward 42.
        Unrouted nets 29 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.031250 sec.
    forward max bucket size 56 , backward 51.
        Unrouted nets 29 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.046875 sec.
    forward max bucket size 35 , backward 37.
        Unrouted nets 20 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.031250 sec.
    forward max bucket size 239 , backward 143.
        Unrouted nets 9 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.031250 sec.
    forward max bucket size 26 , backward 29.
        Unrouted nets 2 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.031250 sec.
    forward max bucket size 9 , backward 7.
        Unrouted nets 2 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.031250 sec.
    forward max bucket size 18 , backward 18.
        Unrouted nets 4 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.031250 sec.
    forward max bucket size 13 , backward 9.
        Unrouted nets 5 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.031250 sec.
    forward max bucket size 23 , backward 31.
        Unrouted nets 2 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.031250 sec.
    forward max bucket size 23 , backward 39.
        Unrouted nets 2 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.031250 sec.
    forward max bucket size 43 , backward 35.
        Unrouted nets 4 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.031250 sec.
    forward max bucket size 14 , backward 12.
        Unrouted nets 2 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.031250 sec.
    forward max bucket size 14 , backward 16.
        Unrouted nets 2 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.031250 sec.
    forward max bucket size 14 , backward 21.
        Unrouted nets 4 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.031250 sec.
    forward max bucket size 18 , backward 18.
        Unrouted nets 5 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.031250 sec.
    forward max bucket size 16 , backward 20.
        Unrouted nets 2 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.031250 sec.
    forward max bucket size 4 , backward 5.
        Unrouted nets 0 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.031250 sec.
Detailed routing takes 46 iterations
Detailed routing takes 11.81 sec.
Start fix hold violation.
Build tmp routing results takes 0.09 sec.
Timing analysis takes 0.67 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 392.
Incremental timing analysis takes 0.59 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 2.17 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.61 sec.
Used SRB routing arc is 82922.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 23.78 sec.

C: Place-2025: The VCCIO 3.3 in BANK BANK2 is incompatible.
C: Place-2025: The VCCIO 3.3 in BANK BANK1 is incompatible.

Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 4        | 84            | 5                  
| Use of BKCL              | 3        | 4             | 75                 
| Use of CLMA              | 657      | 6450          | 11                 
|   FF                     | 1592     | 38700         | 5                  
|   LUT                    | 2053     | 25800         | 8                  
|   LUT-FF pairs           | 678      | 25800         | 3                  
| Use of CLMS              | 385      | 4250          | 10                 
|   FF                     | 948      | 25500         | 4                  
|   LUT                    | 1248     | 17000         | 8                  
|   LUT-FF pairs           | 415      | 17000         | 3                  
|   Distributed RAM        | 16       | 17000         | 1                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 134      | 134           | 100                
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 780      | 6672          | 12                 
| Use of HSST              | 0        | 1             | 0                  
| Use of IO                | 23       | 296           | 8                  
|   IOBD                   | 7        | 64            | 11                 
|   IOBR_LR                | 0        | 7             | 0                  
|   IOBR_TB                | 1        | 8             | 13                 
|   IOBS_LR                | 10       | 161           | 7                  
|   IOBS_TB                | 5        | 56            | 9                  
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 23       | 400           | 6                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 0        | 5             | 0                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 0        | 2             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 2        | 30            | 7                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:23s)
Design 'top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:01m:00s)
Action pnr: Real time elapsed is 0h:1m:4s
Action pnr: CPU time elapsed is 0h:1m:1s
Action pnr: Process CPU time elapsed is 0h:1m:1s
Current time: Mon Feb 24 22:36:14 2025
Action pnr: Peak memory pool usage is 1,022 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Mon Feb 24 22:36:14 2025
Compiling architecture definition.
Analyzing project file 'H:/PANGO_EDA/my_project/first_try/first_try.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'gpio_led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'gpio_led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'gpio_led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'gpio_led[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'gpio_led[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'gpio_led[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_jtag_tdo' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_uart_txd' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'joypad_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'joypad_lat' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'botton' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gpio_voice[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gpio_voice[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gpio_voice[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_asyncReset' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_coreInterrupt' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_jtag_tdi' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_jtag_tms' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_timerExternal_clear' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_timerExternal_tick' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_uart_rxd' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'joypad_data' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:11s
Action report_timing: CPU time elapsed is 0h:0m:9s
Action report_timing: Process CPU time elapsed is 0h:0m:9s
Current time: Mon Feb 24 22:36:24 2025
Action report_timing: Peak memory pool usage is 818 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Mon Feb 24 22:36:25 2025
Compiling architecture definition.
Analyzing project file 'H:/PANGO_EDA/my_project/first_try/first_try.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 1.078125 sec.
Generating architecture configuration.
The bitstream file is "H:/PANGO_EDA/my_project/first_try/generate_bitstream/top.sbit"
Generate programming file takes 16.796875 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:22s
Action gen_bit_stream: CPU time elapsed is 0h:0m:21s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:21s
Current time: Mon Feb 24 22:36:46 2025
Action gen_bit_stream: Peak memory pool usage is 681 MB
Process "Generate Bitstream" done.
File "H:/PANGO_EDA/my_project/top.v" has been removed from project successfully. 
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/first_try/temp_projects/Main_Flow/Main_Flow.pds' (TEXT Parser)
File "H:/PANGO_EDA/my_project/Briey.v" has been added to project successfully. 
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/first_try/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)


Process "Compile" started.
Current time: Mon Feb 24 22:37:23 2025
Compiling architecture definition.
Analyzing project file 'H:/PANGO_EDA/my_project/first_try/first_try.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {H:/PANGO_EDA/my_project/first_try} H:/PANGO_EDA/my_project/Briey.v
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/Briey.v
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 7)] Analyzing module Briey (library work)
W: Verilog-2010: [H:/PANGO_EDA/my_project/Briey.v(line number: 1223)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 1784)] Analyzing module Apb3Router (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 1895)] Analyzing module Apb3Decoder (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 1946)] Analyzing module Axi4SharedArbiter_2 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 2208)] Analyzing module Axi4SharedArbiter_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 2536)] Analyzing module Axi4SharedArbiter (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 2864)] Analyzing module Axi4SharedDecoder (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 3232)] Analyzing module Axi4ReadOnlyDecoder (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 3415)] Analyzing module SystemDebugger (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 3502)] Analyzing module JtagBridge (library work)
W: Verilog-2010: [H:/PANGO_EDA/my_project/Briey.v(line number: 3641)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 4230)] Analyzing module BufferCC_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 4249)] Analyzing module VexRiscv (library work)
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 4731)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 4731)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 4731)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 4733)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 4733)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 4733)] Convert attribute name from syn_keep to PAP_KEEP
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 9096)] Analyzing module Apb3UartCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 9515)] Analyzing module PinsecTimerCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 9986)] Analyzing module Apb3Gpio (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 10078)] Analyzing module Axi4SharedToApb3Bridge (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 10304)] Analyzing module Axi4SharedSdramCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 10781)] Analyzing module Axi4SharedOnChipRam (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 11143)] Analyzing module BufferCC (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 11163)] Analyzing module StreamArbiter (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 11239)] Analyzing module StreamArbiter_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 11333)] Analyzing module StreamFifoLowLatency_2 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 11368)] Analyzing module StreamArbiter_2 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 11462)] Analyzing module Axi4SharedErrorSlave (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 11551)] Analyzing module Axi4ReadOnlyErrorSlave (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 11610)] Analyzing module FlowCCUnsafeByToggle (library work)
W: Verilog-2010: [H:/PANGO_EDA/my_project/Briey.v(line number: 11641)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 11682)] Analyzing module DataCache (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 12536)] Analyzing module InstructionCache (library work)
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 12588)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 12588)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 12588)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 12603)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 12603)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 12603)] Convert attribute name from syn_keep to PAP_KEEP
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 12837)] Analyzing module StreamFifo (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 12991)] Analyzing module UartCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 13120)] Analyzing module InterruptCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 13147)] Analyzing module Timer_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 13193)] Analyzing module Timer (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 13239)] Analyzing module Prescaler (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 13262)] Analyzing module BufferCC_2 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 13290)] Analyzing module BufferCC_4 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 13309)] Analyzing module SdramCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 14524)] Analyzing module StreamFifo_4 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 14618)] Analyzing module BufferCC_5 (library work)
W: Verilog-2010: [H:/PANGO_EDA/my_project/Briey.v(line number: 14628)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 14644)] Analyzing module UartCtrlRx (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 14938)] Analyzing module UartCtrlTx (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 15178)] Analyzing module StreamFifoLowLatency_3 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 15231)] Analyzing module BufferCC_6 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 15255)] Analyzing module StreamFifo_5 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {H:/PANGO_EDA/my_project/first_try} H:/PANGO_EDA/my_project/Briey.v successfully.
I: Module "Briey" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.513s wall, 0.047s user + 0.000s system = 0.047s CPU (3.1%)

Start rtl-elaborate.
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 7)] Elaborating module Briey
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 614)] Elaborating instance io_asyncReset_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 11143)] Elaborating module BufferCC
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 619)] Elaborating instance axi_ram
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 10781)] Elaborating module Axi4SharedOnChipRam
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 646)] Elaborating instance axi_sdramCtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 10304)] Elaborating module Axi4SharedSdramCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 10472)] Elaborating instance ctrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 13309)] Elaborating module SdramCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 13583)] Elaborating instance chip_backupIn_fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 15178)] Elaborating module StreamFifoLowLatency_3
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 15204)] Elaborating instance fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 15255)] Elaborating module StreamFifo_5
W: Sdm-2008: The attribute named ram_style is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 684)] Elaborating instance axi_apbBridge
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 10078)] Elaborating module Axi4SharedToApb3Bridge
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 719)] Elaborating instance axi_gpioACtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 9986)] Elaborating module Apb3Gpio
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 10013)] Elaborating instance io_gpio_read_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 13290)] Elaborating module BufferCC_4
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 735)] Elaborating instance axi_gpioBCtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 9986)] Elaborating module Apb3Gpio
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 751)] Elaborating instance axi_timerCtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 9515)] Elaborating module PinsecTimerCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 9589)] Elaborating instance io_external_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 13262)] Elaborating module BufferCC_2
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 9597)] Elaborating instance prescaler_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 13239)] Elaborating module Prescaler
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 9604)] Elaborating instance timerA
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 13193)] Elaborating module Timer
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 9613)] Elaborating instance timerB
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 13147)] Elaborating module Timer_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 9622)] Elaborating instance timerC
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 13147)] Elaborating module Timer_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 9631)] Elaborating instance timerD
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 13147)] Elaborating module Timer_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 9640)] Elaborating instance interruptCtrl_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 13120)] Elaborating module InterruptCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 766)] Elaborating instance axi_uartCtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 9096)] Elaborating module Apb3UartCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 9197)] Elaborating instance uartCtrl_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 12991)] Elaborating module UartCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 13035)] Elaborating instance tx
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 14938)] Elaborating module UartCtrlTx
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 13049)] Elaborating instance rx
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 14644)] Elaborating module UartCtrlRx
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 14723)] Elaborating instance io_rxd_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 15231)] Elaborating module BufferCC_6
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 9216)] Elaborating instance bridge_write_streamUnbuffered_queueWithOccupancy
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 12837)] Elaborating module StreamFifo
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 9229)] Elaborating instance axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 12837)] Elaborating module StreamFifo
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 780)] Elaborating instance axi_core_cpu
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 4249)] Elaborating module VexRiscv
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 5687)] Elaborating instance IBusCachedPlugin_cache
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 12536)] Elaborating module InstructionCache
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 5731)] Elaborating instance dataCache_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 11682)] Elaborating module DataCache
W: Verilog-2024: [H:/PANGO_EDA/my_project/Briey.v(line number: 11682)] Give an initial value for the no drive output pin io_cpu_writeBack_exclusiveOk in graph of sdm module DataCache
W: Verilog-2024: [H:/PANGO_EDA/my_project/Briey.v(line number: 11682)] Give an initial value for the no drive output pin io_cpu_writesPending in graph of sdm module DataCache
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5687)] Net IBusCachedPlugin_cache_io_cpu_fetch_isRemoved connected to input port of module instance Briey.axi_core_cpu.IBusCachedPlugin_cache has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5687)] Net IBusCachedPlugin_mmuBus_rsp_bypassTranslation connected to input port of module instance Briey.axi_core_cpu.IBusCachedPlugin_cache has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5731)] Net DBusCachedPlugin_mmuBus_rsp_bypassTranslation connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5731)] Net dataCache_1_io_cpu_writeBack_fence_SW connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5731)] Net dataCache_1_io_cpu_writeBack_fence_SR connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5731)] Net dataCache_1_io_cpu_writeBack_fence_SO connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5731)] Net dataCache_1_io_cpu_writeBack_fence_SI connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5731)] Net dataCache_1_io_cpu_writeBack_fence_PW connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5731)] Net dataCache_1_io_cpu_writeBack_fence_PR connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5731)] Net dataCache_1_io_cpu_writeBack_fence_PO connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5731)] Net dataCache_1_io_cpu_writeBack_fence_PI connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5731)] Net dataCache_1_io_cpu_writeBack_fence_FM connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 815)] Elaborating instance io_coreInterrupt_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 4230)] Elaborating module BufferCC_1
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 821)] Elaborating instance jtagBridge_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 3502)] Elaborating module JtagBridge
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 3630)] Elaborating instance flowCCUnsafeByToggle_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 11610)] Elaborating module FlowCCUnsafeByToggle
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 11635)] Elaborating instance inputArea_target_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 14618)] Elaborating module BufferCC_5
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 837)] Elaborating instance systemDebugger_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 3415)] Elaborating module SystemDebugger
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 857)] Elaborating instance axi4ReadOnlyDecoder_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 3232)] Elaborating module Axi4ReadOnlyDecoder
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 3301)] Elaborating instance errorSlave
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 11551)] Elaborating module Axi4ReadOnlyErrorSlave
W: Verilog-2024: [H:/PANGO_EDA/my_project/Briey.v(line number: 11551)] Give an initial value for the no drive output pin io_axi_r_payload_data in graph of sdm module Axi4ReadOnlyErrorSlave
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 897)] Elaborating instance dbus_axi_decoder
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 2864)] Elaborating module Axi4SharedDecoder
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 3008)] Elaborating instance errorSlave
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 11462)] Elaborating module Axi4SharedErrorSlave
W: Verilog-2024: [H:/PANGO_EDA/my_project/Briey.v(line number: 11462)] Give an initial value for the no drive output pin io_axi_r_payload_data in graph of sdm module Axi4SharedErrorSlave
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 985)] Elaborating instance axi_ram_io_axi_arbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 2536)] Elaborating module Axi4SharedArbiter
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 2685)] Elaborating instance cmdArbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 11368)] Elaborating module StreamArbiter_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 2715)] Elaborating instance cmdRouteFork_thrown_translated_fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 11333)] Elaborating module StreamFifoLowLatency_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 11350)] Elaborating instance fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 14524)] Elaborating module StreamFifo_4
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 1048)] Elaborating instance axi_sdramCtrl_io_axi_arbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 2208)] Elaborating module Axi4SharedArbiter_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 2357)] Elaborating instance cmdArbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 11239)] Elaborating module StreamArbiter_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 2387)] Elaborating instance cmdRouteFork_thrown_translated_fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 11333)] Elaborating module StreamFifoLowLatency_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 1111)] Elaborating instance axi_apbBridge_io_axi_arbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 1946)] Elaborating module Axi4SharedArbiter_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 2062)] Elaborating instance cmdArbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 11163)] Elaborating module StreamArbiter
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 2083)] Elaborating instance cmdRouteFork_thrown_translated_fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 11333)] Elaborating module StreamFifoLowLatency_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 1161)] Elaborating instance io_apb_decoder
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 1895)] Elaborating module Apb3Decoder
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 1179)] Elaborating instance apb3Router_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 1784)] Elaborating module Apb3Router
W: [H:/PANGO_EDA/my_project/Briey.v(line number: 1224)] Lvalue in procedural assign is not memory, ignore it.
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 646)] Net io_sdram_DQ_read connected to input port of module instance Briey.axi_sdramCtrl has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 719)] Net io_gpioA_read connected to input port of module instance Briey.axi_gpioACtrl has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 735)] Net io_gpioB_read connected to input port of module instance Briey.axi_gpioBCtrl has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.196s wall, 0.125s user + 0.078s system = 0.203s CPU (103.8%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.174s wall, 0.172s user + 0.000s system = 0.172s CPU (98.8%)

Start rtl-infer.
Start DFF-inference.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : DFF-inference successfully.
W: Loop was found during constant probe.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 10920)] Found Ram ram_symbol3, depth=65536, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 10920)] Found Ram ram_symbol0, depth=65536, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 10920)] Found Ram ram_symbol1, depth=65536, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 10920)] Found Ram ram_symbol2, depth=65536, width=8.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 5681)] Found Ram RegFilePlugin_regFile, depth=32, width=32.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 5681)] Found Ram RegFilePlugin_regFile, depth=32, width=32.
I: Removed inst jtag_writeArea_data that is redundant to jtag_tap_bypass.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 12887)] Found Ram logic_ram, depth=16, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 12647)] Found Ram banks_0, depth=256, width=32.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 12659)] Found Ram ways_0_tags, depth=32, width=24.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 11935)] Found Ram ways_0_data_symbol2, depth=256, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 11935)] Found Ram ways_0_data_symbol3, depth=256, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 11917)] Found Ram ways_0_tags, depth=32, width=24.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 11935)] Found Ram ways_0_data_symbol1, depth=256, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 11935)] Found Ram ways_0_data_symbol0, depth=256, width=8.
Executing : rtl-infer successfully. Time elapsed: 1.823s wall, 1.250s user + 0.562s system = 1.812s CPU (99.4%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.027s wall, 0.016s user + 0.000s system = 0.016s CPU (58.1%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.199s wall, 0.203s user + 0.000s system = 0.203s CPU (102.2%)

Start FSM inference.
I: FSM phase_fsm[1:0] inferred.
FSM phase_fsm[1:0] STG:
Number of reachable states: 3
Input nets: N144 io_apb_PREADY when_Axi4SharedToApb3Bridge_l91 when_Axi4SharedToApb3Bridge_l97 
S0(00)-->S1(01): xx10
S0(00)-->S2(10): xx11
S1(01)-->S2(10): x1xx
S0(00)-->S2(10): x111
S1(01)-->S2(10): x111
S2(10)-->S0(00): 1xxx

W: Loop was found during constant probe.
I: FSM IBusCachedPlugin_injector_port_state_fsm[2:0] inferred.
FSM IBusCachedPlugin_injector_port_state_fsm[2:0] STG:
Number of reachable states: 5
Input nets: DebugPlugin_injectionPort_valid IBusCachedPlugin_iBusRsp_output_valid N1123 N1133 N1288 N1409 N5289 N5292 when_CsrPlugin_l1527 when_HazardSimplePlugin_l105 when_HazardSimplePlugin_l108 
S0(000)-->S1(001): 1xxxxxxxxxx
S1(001)-->S2(010): xxxxxxxxxxx
S2(010)-->S3(011): xxxxxxxxxxx
S3(011)-->S4(100): xxxx00xx011
S3(011)-->S4(100): xxx000x001x
S3(011)-->S4(100): xx0x000x0x1
S3(011)-->S4(100): xx0000000xx
S4(100)-->S0(000): xxxxxxxxxxx

I: FSM CsrPlugin_interrupt_code_fsm[3:0] inferred.
FSM CsrPlugin_interrupt_code_fsm[3:0] STG:
Number of reachable states: 3
Input nets: N4718 N4855 N4857 
S0(0011)-->S0(0011): x1x
S1(0111)-->S0(0011): x1x
S2(1011)-->S0(0011): x1x
S0(0011)-->S1(0111): xx1
S1(0111)-->S1(0111): xx1
S2(1011)-->S1(0111): xx1
S0(0011)-->S2(1011): 1xx
S1(0111)-->S2(1011): 1xx
S2(1011)-->S2(1011): 1xx

W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: FSM jtag_tap_fsm_state_fsm[3:0] inferred.
FSM jtag_tap_fsm_state_fsm[3:0] STG:
Number of reachable states: 15
Input nets: io_jtag_tms 
S1(0001)-->S9(1001): 1
S0(0000)-->S1(0001): 0
S1(0001)-->S1(0001): 0
S2(0010)-->S3(0011): 0
S3(0011)-->S5(0101): 1
S0(0000)-->S0(0000): 1
S2(0010)-->S0(0000): 1
S4(0100)-->S4(0100): 0
S4(0100)-->S5(0101): 1
S5(0101)-->S6(0110): 0
S6(0110)-->S6(0110): 0
S6(0110)-->S7(0111): 1
S5(0101)-->S8(1000): 1
S7(0111)-->S8(1000): 1
S3(0011)-->S4(0100): 0
S7(0111)-->S4(0100): 0
S8(1000)-->S9(1001): 1
S9(1001)-->S2(0010): 1
S9(1001)-->S10(1010): 0
S10(1010)-->S11(1011): 0
S11(1011)-->S11(1011): 0
S10(1010)-->S12(1100): 1
S11(1011)-->S12(1100): 1
S13(1101)-->S14(1110): 1
S12(1100)-->S13(1101): 0
S13(1101)-->S13(1101): 0
S12(1100)-->S1(0001): 1
S14(1110)-->S1(0001): 1
S10(1010)-->S11(1011): 0
S14(1110)-->S11(1011): 0
S0(0000)-->S1(0001): 0
S8(1000)-->S1(0001): 0

I: FSM frontend_state_fsm[1:0] inferred.
FSM frontend_state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N1174 N1179 bubbleInserter_cmd_ready bubbleInserter_cmd_valid 
S0(00)-->S1(01): x1xx
S1(01)-->S2(10): 1xxx
S2(10)-->S3(11): xx1x
S2(10)-->S3(11): xxx0

I: FSM stateMachine_state_fsm[2:0] inferred.
FSM stateMachine_state_fsm[2:0] STG:
Number of reachable states: 5
Input nets: N161 N168 clockDivider_counter_willOverflow io_write_valid when_UartCtrlTx_l58 when_UartCtrlTx_l76 
S0(000)-->S1(001): xxxx1x
S1(001)-->S2(010): xx1xxx
S2(010)-->S3(011): x1xxx0
S2(010)-->S4(100): x1xxx1
S3(011)-->S4(100): xx1xxx
S2(010)-->S4(100): x11xx1
S3(011)-->S4(100): x11xx1
S4(100)-->S0(000): 1xx0xx
S4(100)-->S1(001): 1xx1xx

I: FSM stateMachine_state_fsm[2:0] inferred.
FSM stateMachine_state_fsm[2:0] STG:
Number of reachable states: 5
Input nets: N246 N257 sampler_tick when_UartCtrlRx_l43 when_UartCtrlRx_l93 when_UartCtrlRx_l103 when_UartCtrlRx_l113 when_UartCtrlRx_l125 
S0(000)-->S1(001): xxxx1xxx
S1(001)-->S0(000): xx11x1xx
S1(001)-->S2(010): xx11x0xx
S2(010)-->S3(011): x1xxxx0x
S2(010)-->S4(100): x1xxxx1x
S3(011)-->S4(100): xx11xxx1
S1(001)-->S0(000): xx11x1x0
S3(011)-->S0(000): xx11x1x0
S4(100)-->S0(000): 1x11xxxx
S4(100)-->S0(000): xx11x0xx
S3(011)-->S0(000): xx11x0x0

Executing : FSM inference successfully. Time elapsed: 0.283s wall, 0.281s user + 0.000s system = 0.281s CPU (99.4%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N93 (bmsWIDEMUX).
I: Constant propagation done on N364 (bmsPMUX).
I: Constant propagation done on N112 (bmsWIDEMUX).
I: Constant propagation done on N247 (bmsPMUX).
I: Constant propagation done on N92 (bmsWIDEMUX).
I: Constant propagation done on N65 (bmsWIDEINV).
I: Constant propagation done on N348 (bmsPMUX).
I: Constant propagation done on N66_2 (bmsREDAND).
I: Constant propagation done on N66_3 (bmsREDAND).
I: Constant propagation done on N66_4 (bmsREDAND).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.364s wall, 0.344s user + 0.031s system = 0.375s CPU (102.9%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:7s
Action compile: CPU time elapsed is 0h:0m:4s
Action compile: Process CPU time elapsed is 0h:0m:4s
Current time: Mon Feb 24 22:37:29 2025
Action compile: Peak memory pool usage is 191 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Feb 24 22:37:30 2025
Compiling architecture definition.
Analyzing project file 'H:/PANGO_EDA/my_project/first_try/first_try.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
W: ConstraintEditor-4030: No constraint files found, so all ports are unspecified I/O constraint.
Constraint check end.
C: SDC-2025: Clock source 'n:io_jtag_tck' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports io_jtag_tck
Executing : get_ports io_jtag_tck successfully.
Executing : create_clock -name Briey|io_jtag_tck [get_ports io_jtag_tck] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name Briey|io_jtag_tck [get_ports io_jtag_tck] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group Briey|io_jtag_tck
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group Briey|io_jtag_tck successfully.
C: SDC-2025: Clock source 'n:io_axiClk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports io_axiClk
Executing : get_ports io_axiClk successfully.
Executing : create_clock -name Briey|io_axiClk [get_ports io_axiClk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name Briey|io_axiClk [get_ports io_axiClk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group Briey|io_axiClk
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group Briey|io_axiClk successfully.
Start pre-mapping.
I: Constant propagation done on axi_core_cpu/N79 (bmsWIDEINV).
I: Constant propagation done on axi_core_cpu/N661 (bmsWIDEINV).
I: Removed bmsWIDEDFFRSE inst decode_to_execute_IS_RS2_SIGNED that is redundant to decode_to_execute_IS_RS1_SIGNED
I: Constant propagation done on axi_core_cpu/N472 (bmsWIDEINV).
I: Constant propagation done on axi_core_cpu/N5305 (bmsREDAND).
I: Constant propagation done on axi_core_cpu/N5309 (bmsREDAND).
I: Constant propagation done on axi_core_cpu/N5313 (bmsREDAND).
I: Constant propagation done on axi_core_cpu/N1446[12:11] (bmsWIDEMUX).
I: Constant propagation done on axi_core_cpu/N5318 (bmsREDOR).
I: Constant propagation done on axi_core_cpu/N5319 (bmsREDOR).
I: Constant propagation done on axi_core_cpu/N5320 (bmsREDOR).
I: Encoding type of FSM 'phase_fsm[1:0]' is: onehot.
I: [H:/PANGO_EDA/my_project/Briey.v(line number:10252)] The user initial state for regs on FSM phase_fsm[1:0] is 00 and be encoded 001.
I: Encoding table of FSM 'phase_fsm[1:0]':
I: from  axi_apbBridge/phase[1] axi_apbBridge/phase[0]
I: to  axi_apbBridge/phase_2 axi_apbBridge/phase_1 axi_apbBridge/phase_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'CsrPlugin_interrupt_code_fsm[3:0]' is: onehot.
W: [H:/PANGO_EDA/my_project/Briey.v(line number:8717)] The forced initial state for regs on FSM CsrPlugin_interrupt_code_fsm[3:0] is 0011 and be encoded 001.
I: Encoding table of FSM 'CsrPlugin_interrupt_code_fsm[3:0]':
I: from  axi_core_cpu/CsrPlugin_interrupt_code[3] axi_core_cpu/CsrPlugin_interrupt_code[2] axi_core_cpu/CsrPlugin_interrupt_code[1] axi_core_cpu/CsrPlugin_interrupt_code[0]
I: to  axi_core_cpu/CsrPlugin_interrupt_code_2 axi_core_cpu/CsrPlugin_interrupt_code_1 axi_core_cpu/CsrPlugin_interrupt_code_0
I: 0011 => 001
I: 0111 => 010
I: 1011 => 100
I: Encoding type of FSM 'IBusCachedPlugin_injector_port_state_fsm[2:0]' is: onehot.
I: [H:/PANGO_EDA/my_project/Briey.v(line number:8449)] The user initial state for regs on FSM IBusCachedPlugin_injector_port_state_fsm[2:0] is 000 and be encoded 00001.
I: Encoding table of FSM 'IBusCachedPlugin_injector_port_state_fsm[2:0]':
I: from  axi_core_cpu/IBusCachedPlugin_injector_port_state[2] axi_core_cpu/IBusCachedPlugin_injector_port_state[1] axi_core_cpu/IBusCachedPlugin_injector_port_state[0]
I: to  axi_core_cpu/IBusCachedPlugin_injector_port_state_4 axi_core_cpu/IBusCachedPlugin_injector_port_state_3 axi_core_cpu/IBusCachedPlugin_injector_port_state_2 axi_core_cpu/IBusCachedPlugin_injector_port_state_1 axi_core_cpu/IBusCachedPlugin_injector_port_state_0
I: 000 => 00001
I: 001 => 00010
I: 010 => 00100
I: 011 => 01000
I: 100 => 10000
I: Encoding type of FSM 'frontend_state_fsm[1:0]' is: onehot.
I: [H:/PANGO_EDA/my_project/Briey.v(line number:14067)] The user initial state for regs on FSM frontend_state_fsm[1:0] is 00 and be encoded 0001.
I: Encoding table of FSM 'frontend_state_fsm[1:0]':
I: from  axi_sdramCtrl/ctrl/frontend_state[1] axi_sdramCtrl/ctrl/frontend_state[0]
I: to  axi_sdramCtrl/ctrl/frontend_state_3 axi_sdramCtrl/ctrl/frontend_state_2 axi_sdramCtrl/ctrl/frontend_state_1 axi_sdramCtrl/ctrl/frontend_state_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Encoding type of FSM 'stateMachine_state_fsm[2:0]' is: onehot.
I: [H:/PANGO_EDA/my_project/Briey.v(line number:14808)] The user initial state for regs on FSM stateMachine_state_fsm[2:0] is 000 and be encoded 00001.
I: Encoding table of FSM 'stateMachine_state_fsm[2:0]':
I: from  axi_uartCtrl/uartCtrl_1/rx/stateMachine_state[2] axi_uartCtrl/uartCtrl_1/rx/stateMachine_state[1] axi_uartCtrl/uartCtrl_1/rx/stateMachine_state[0]
I: to  axi_uartCtrl/uartCtrl_1/rx/stateMachine_state_4 axi_uartCtrl/uartCtrl_1/rx/stateMachine_state_3 axi_uartCtrl/uartCtrl_1/rx/stateMachine_state_2 axi_uartCtrl/uartCtrl_1/rx/stateMachine_state_1 axi_uartCtrl/uartCtrl_1/rx/stateMachine_state_0
I: 000 => 00001
I: 001 => 00010
I: 010 => 00100
I: 011 => 01000
I: 100 => 10000
I: Encoding type of FSM 'stateMachine_state_fsm[2:0]' is: onehot.
I: [H:/PANGO_EDA/my_project/Briey.v(line number:15096)] The user initial state for regs on FSM stateMachine_state_fsm[2:0] is 000 and be encoded 00001.
I: Encoding table of FSM 'stateMachine_state_fsm[2:0]':
I: from  axi_uartCtrl/uartCtrl_1/tx/stateMachine_state[2] axi_uartCtrl/uartCtrl_1/tx/stateMachine_state[1] axi_uartCtrl/uartCtrl_1/tx/stateMachine_state[0]
I: to  axi_uartCtrl/uartCtrl_1/tx/stateMachine_state_4 axi_uartCtrl/uartCtrl_1/tx/stateMachine_state_3 axi_uartCtrl/uartCtrl_1/tx/stateMachine_state_2 axi_uartCtrl/uartCtrl_1/tx/stateMachine_state_1 axi_uartCtrl/uartCtrl_1/tx/stateMachine_state_0
I: 000 => 00001
I: 001 => 00010
I: 010 => 00100
I: 011 => 01000
I: 100 => 10000
I: Encoding type of FSM 'jtag_tap_fsm_state_fsm[3:0]' is: onehot.
W: [H:/PANGO_EDA/my_project/Briey.v(line number:4181)] The forced initial state for regs on FSM jtag_tap_fsm_state_fsm[3:0] is 0000 and be encoded 000000000000001.
I: Encoding table of FSM 'jtag_tap_fsm_state_fsm[3:0]':
I: from  jtagBridge_1/jtag_tap_fsm_state[3] jtagBridge_1/jtag_tap_fsm_state[2] jtagBridge_1/jtag_tap_fsm_state[1] jtagBridge_1/jtag_tap_fsm_state[0]
I: to  jtagBridge_1/jtag_tap_fsm_state_14 jtagBridge_1/jtag_tap_fsm_state_13 jtagBridge_1/jtag_tap_fsm_state_12 jtagBridge_1/jtag_tap_fsm_state_11 jtagBridge_1/jtag_tap_fsm_state_10 jtagBridge_1/jtag_tap_fsm_state_9 jtagBridge_1/jtag_tap_fsm_state_8 jtagBridge_1/jtag_tap_fsm_state_7 jtagBridge_1/jtag_tap_fsm_state_6 jtagBridge_1/jtag_tap_fsm_state_5 jtagBridge_1/jtag_tap_fsm_state_4 jtagBridge_1/jtag_tap_fsm_state_3 jtagBridge_1/jtag_tap_fsm_state_2 jtagBridge_1/jtag_tap_fsm_state_1 jtagBridge_1/jtag_tap_fsm_state_0
I: 0000 => 000000000000001
I: 0001 => 000000000000010
I: 0010 => 000000000000100
I: 0011 => 000000000001000
I: 0100 => 000000000010000
I: 0101 => 000000000100000
I: 0110 => 000000001000000
I: 0111 => 000000010000000
I: 1000 => 000000100000000
I: 1001 => 000001000000000
I: 1010 => 000010000000000
I: 1011 => 000100000000000
I: 1100 => 001000000000000
I: 1101 => 010000000000000
I: 1110 => 100000000000000
W: Removed bmsWIDEDFFRSE inst execute_to_memory_BRANCH_CALC[31:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst loader_waysAllocator[0] that is stuck at constant 1.
Executing : pre-mapping successfully. Time elapsed: 0.352s wall, 0.359s user + 0.000s system = 0.359s CPU (102.1%)

Start mod-gen.
W: Public-4008: Instance 'rx/_zz_io_rts' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_strb[3:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_burst[1:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_id[3:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_len[7:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_size[2:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_apbBridge_io_axi_arbiter_io_output_w_rData_last' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_w_rData_last' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_w_s2mPipe_rData_last' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_rData_data[31:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_rData_last' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_rData_strb[3:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data[31:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_last' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_apbBridge/id[3:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/bridge_writeRsp_rData_id[3:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_ADDR[9:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_ADDR[10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_ADDR[12:11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_BA[1:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_CASn' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_CKE' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_DQM[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_DQM[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_DQ_writeEnable[15:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_DQ_write[15:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_RASn' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_sdram_WEn' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/frontend_rsp_rData_data[15:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/frontend_rsp_rData_mask[1:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/frontend_rsp_rData_rowColumn[12:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_core_cpu_dBus_cmd_rData_last that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_core_cpu/IBusCachedPlugin_cache/decodeStage_mmuRsp_allowExecute that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_core_cpu/IBusCachedPlugin_cache/decodeStage_mmuRsp_exception that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_core_cpu/IBusCachedPlugin_cache/decodeStage_mmuRsp_isPaging that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_core_cpu/IBusCachedPlugin_cache/decodeStage_mmuRsp_refilling that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_core_cpu/dataCache_1/stageB_mmuRsp_allowRead that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_core_cpu/dataCache_1/stageB_mmuRsp_allowWrite that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_core_cpu/dataCache_1/stageB_mmuRsp_exception that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_core_cpu/dataCache_1/stageB_mmuRsp_isPaging that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_core_cpu/dataCache_1/stageB_mmuRsp_refilling that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 20 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 21 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 22 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 23 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 24 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 25 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 26 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 27 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 28 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 29 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 30 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_0[31:0] at 31 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 20 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 21 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 22 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 23 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 24 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 25 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 26 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 27 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 28 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 29 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 30 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_0[31:0] at 31 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_sdram_DQ_read[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst jtagBridge_1/system_rsp_payload_error that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_core_cpu_dBus_cmd_m2sPipe_rData_last that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 20 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 21 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 22 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 23 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 24 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 25 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 26 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 27 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 28 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 29 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 30 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioACtrl/io_gpio_read_buffercc/buffers_1[31:0] at 31 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 20 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 21 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 22 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 23 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 24 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 25 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 26 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 27 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 28 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 29 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 30 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_gpioBCtrl/io_gpio_read_buffercc/buffers_1[31:0] at 31 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_id[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[7:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[7:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[7:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_size[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_size[2:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_burst[1:0] at 0 that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_burst[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_id[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[7:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[7:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[7:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_size[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_size[2:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_burst[1:0] at 0 that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_burst[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rData_last that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_ram/unburstify_buffer_transaction_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_ram/unburstify_buffer_transaction_id[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_ram/unburstify_buffer_transaction_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_ram/unburstify_buffer_len[7:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_ram/unburstify_buffer_transaction_size[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_ram/unburstify_buffer_transaction_size[2:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_ram/unburstify_buffer_transaction_burst[1:0] at 0 that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_ram/unburstify_buffer_transaction_burst[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/unburstify_buffer_transaction_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/unburstify_buffer_transaction_id[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/unburstify_buffer_transaction_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/unburstify_buffer_len[7:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/unburstify_buffer_transaction_size[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/unburstify_buffer_transaction_size[2:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/unburstify_buffer_transaction_burst[1:0] at 0 that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/unburstify_buffer_transaction_burst[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/axi_sdramCtrl_ctrl_io_bus_rsp_payload_data_regNextWhen[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/frontend_rsp_rData_context_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/frontend_rsp_rData_context_id[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/frontend_rsp_rData_context_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst _zz_2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_sdramCtrl/ctrl/chip_sdramCkeInternal that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_1_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_1_id[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_1_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst axi_sdramCtrl/ctrl/chip_sdramCkeInternal_regNext that is stuck at constant 1.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_2_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_2_id[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_2_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_3_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_3_id[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_3_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_4_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_4_id[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_4_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_contextDelayed_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_contextDelayed_id[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_contextDelayed_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][20:0] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][20:0] at 18 that is stuck at constant 0.
I: Removed bmsWIDEDFFRSE inst axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[31:0] that is redundant to axi_core_cpu/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress[31:0]
I: Removed bmsWIDEDFFRSE inst axi_core_cpu/execute_to_memory_MEMORY_WR that is redundant to axi_core_cpu/dataCache_1/stageA_request_wr
I: Removed bmsWIDEINV inst axi_sdramCtrl/N80 that is redundant to axi_ram/N65
I: Removed bmsWIDEDFFRSE inst axi_core_cpu/memory_to_writeBack_MEMORY_WR that is redundant to axi_core_cpu/dataCache_1/stageB_request_wr
W: Public-4008: Instance 'axi_ram/unburstify_buffer_len[7:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/unburstify_buffer_len[7:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFRSE inst axi_core_cpu/CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0] at 3 that is stuck at constant 0.
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol1_decode_areg that is redundant to axi_ram/ram_symbol0_decode_areg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol2_decode_areg that is redundant to axi_ram/ram_symbol0_decode_areg
I: Removed bmsWIDEDFFRSE inst axi_ram/ram_symbol3_decode_areg that is redundant to axi_ram/ram_symbol0_decode_areg
W: Unable to pack axi_core_cpu/N490 with axi_core_cpu/memory_to_writeBack_MUL_HH[33:0] to APM due to incompatible signed/unsigned extension
Executing : mod-gen successfully. Time elapsed: 1.622s wall, 1.609s user + 0.016s system = 1.625s CPU (100.2%)

Start logic-optimization.
W: Public-4008: Instance 'axi_core_cpu/CsrPlugin_interrupt_code_0' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst axi_apbBridge_io_axi_arbiter/cmdArbiter/maskLocked_0 that is stuck at constant 1.
W: Public-4008: Instance 'axi_apbBridge_io_axi_arbiter/cmdArbiter/locked' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : logic-optimization successfully. Time elapsed: 2.647s wall, 2.359s user + 0.281s system = 2.641s CPU (99.8%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_2_id[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_2_id[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_2_id[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_3_id[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_3_id[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_3_id[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'systemDebugger_1/dispatcher_dataShifter[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'systemDebugger_1/dispatcher_dataShifter[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_4_id[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_4_id[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_4_id[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_contextDelayed_id[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_contextDelayed_id[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_contextDelayed_id[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/frontend_rsp_rData_context_id[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/frontend_rsp_rData_context_id[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/frontend_rsp_rData_context_id[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_addr[8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_addr[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_addr[10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_apbBridge_io_axi_arbiter_io_output_arw_rData_addr[11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_addr[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_addr[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_id[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_id[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_id[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_ram_io_axi_arbiter_io_output_arw_rData_len[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_addr[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_addr[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_id[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_id[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_id[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_arw_rData_len[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[0][18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_backupIn_fifo/fifo/logic_ram[1][18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/CsrPlugin_mstatus_MPP[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_BRANCH_CALC[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/decode_to_execute_INSTRUCTION[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/decode_to_execute_INSTRUCTION[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/decode_to_execute_INSTRUCTION[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/decode_to_execute_INSTRUCTION[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/decode_to_execute_INSTRUCTION[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/decode_to_execute_INSTRUCTION[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/decode_to_execute_INSTRUCTION[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[20]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[21]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[22]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[23]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[24]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[27]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[30]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/execute_to_memory_INSTRUCTION[31]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[20]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[21]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[22]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[23]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[24]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[27]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[30]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_core_cpu/memory_to_writeBack_INSTRUCTION[31]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_ram/unburstify_buffer_transaction_addr[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_ram/unburstify_buffer_transaction_addr[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_ram/unburstify_buffer_transaction_id[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_ram/unburstify_buffer_transaction_id[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_ram/unburstify_buffer_transaction_id[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_ram/stage0_rData_fragment_id[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_ram/stage0_rData_fragment_id[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_ram/stage0_rData_fragment_id[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/unburstify_buffer_transaction_id[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/unburstify_buffer_transaction_id[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/unburstify_buffer_transaction_id[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/unburstify_buffer_transaction_addr[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/unburstify_buffer_transaction_addr[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_1_id[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_1_id[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'axi_sdramCtrl/ctrl/chip_cmd_payload_context_delay_1_id[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Removed GTP_DFF_CE inst axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg[1] that is stuck at constant 0.
W: Removed GTP_DFF_E inst axi_core_cpu/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress[0] that is stuck at constant 0.
W: Removed GTP_DFF_E inst axi_core_cpu/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress[1] that is stuck at constant 0.
W: Removed GTP_DFF_E inst axi_core_cpu/decode_to_execute_PC[0] that is stuck at constant 0.
W: Removed GTP_DFF_E inst axi_core_cpu/decode_to_execute_PC[1] that is stuck at constant 0.
W: Removed GTP_DFF_E inst axi_core_cpu/execute_to_memory_PC[0] that is stuck at constant 0.
W: Removed GTP_DFF_E inst axi_core_cpu/execute_to_memory_PC[1] that is stuck at constant 0.
W: Removed GTP_DFF_E inst axi_core_cpu/memory_to_writeBack_PC[0] that is stuck at constant 0.
W: Removed GTP_DFF_E inst axi_core_cpu/memory_to_writeBack_PC[1] that is stuck at constant 0.
I: Removed GTP_DFF_E inst axi_core_cpu/execute_to_memory_INSTRUCTION[12] that is redundant to axi_core_cpu/dataCache_1/stageA_request_size[0]
I: Removed GTP_DFF_E inst axi_core_cpu/execute_to_memory_INSTRUCTION[13] that is redundant to axi_core_cpu/dataCache_1/stageA_request_size[1]
I: Removed GTP_DFF_E inst axi_core_cpu/decode_to_execute_INSTRUCTION[12] that is redundant to axi_core_cpu/decode_to_execute_ALU_BITWISE_CTRL[1]
I: Removed GTP_DFF_E inst axi_core_cpu/memory_to_writeBack_INSTRUCTION[12] that is redundant to axi_core_cpu/dataCache_1/stageB_request_size[0]
I: Removed GTP_DFF_E inst axi_core_cpu/memory_to_writeBack_INSTRUCTION[13] that is redundant to axi_core_cpu/dataCache_1/stageB_request_size[1]
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.302s wall, 0.297s user + 0.000s system = 0.297s CPU (98.3%)

Start tech-mapping phase 2.
I: Removed GTP_DFF_E inst axi_core_cpu/memory_DivPlugin_rs2[0] that is redundant to axi_core_cpu/execute_to_memory_MEMORY_STORE_DATA_RF[0]
Executing : tech-mapping phase 2 successfully. Time elapsed: 3.036s wall, 2.969s user + 0.062s system = 3.031s CPU (99.8%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.415s wall, 0.391s user + 0.016s system = 0.406s CPU (97.9%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.016s user + 0.000s system = 0.016s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.287s wall, 0.281s user + 0.000s system = 0.281s CPU (97.9%)

W: syn_maxfan of lutcarry N80.eq_1 is more than 10000 on net N80, but wasn't replicated.
W: syn_maxfan of lutcarry N80.eq_1 is more than 10000 on net N80, but wasn't replicated.
W: syn_maxfan of lutcarry N82_1_9 is more than 10000 on net Axi4Incr_baseIncr[11], but wasn't replicated.
W: syn_maxfan of lutcarry N82_1_9 is more than 10000 on net Axi4Incr_baseIncr[11], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_10 is more than 10000 on net dataCache_1_io_cpu_execute_address[9], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_9 is more than 10000 on net dataCache_1_io_cpu_execute_address[8], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_8 is more than 10000 on net dataCache_1_io_cpu_execute_address[7], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_7 is more than 10000 on net dataCache_1_io_cpu_execute_address[6], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_6 is more than 10000 on net dataCache_1_io_cpu_execute_address[5], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_5 is more than 10000 on net dataCache_1_io_cpu_execute_address[4], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_4 is more than 10000 on net dataCache_1_io_cpu_execute_address[3], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_3 is more than 10000 on net dataCache_1_io_cpu_execute_address[2], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_2 is more than 10000 on net dataCache_1_io_cpu_execute_address[1], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_1 is more than 10000 on net dataCache_1_io_cpu_execute_address[0], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_10 is more than 10000 on net dataCache_1_io_cpu_execute_address[9], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_9 is more than 10000 on net dataCache_1_io_cpu_execute_address[8], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_8 is more than 10000 on net dataCache_1_io_cpu_execute_address[7], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_7 is more than 10000 on net dataCache_1_io_cpu_execute_address[6], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_6 is more than 10000 on net dataCache_1_io_cpu_execute_address[5], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_5 is more than 10000 on net dataCache_1_io_cpu_execute_address[4], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_4 is more than 10000 on net dataCache_1_io_cpu_execute_address[3], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_3 is more than 10000 on net dataCache_1_io_cpu_execute_address[2], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_2 is more than 10000 on net dataCache_1_io_cpu_execute_address[1], but wasn't replicated.
W: syn_maxfan of lutcarry N997_3_1 is more than 10000 on net dataCache_1_io_cpu_execute_address[0], but wasn't replicated.
W: Public-4008: Instance 'lineLoader_address[0]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'lineLoader_address[1]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'lineLoader_address[2]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'lineLoader_address[3]' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'lineLoader_address[4]' of 'GTP_DFF' unit is dangling and will be cleaned.

Cell Usage:
GTP_APM_E1                    4 uses
GTP_DFF                     109 uses
GTP_DFF_C                   146 uses
GTP_DFF_CE                  275 uses
GTP_DFF_E                  1738 uses
GTP_DFF_P                    18 uses
GTP_DFF_PE                   12 uses
GTP_DFF_R                    61 uses
GTP_DFF_RE                  148 uses
GTP_DFF_S                     3 uses
GTP_DFF_SE                   15 uses
GTP_DRM18K                  128 uses
GTP_DRM9K                     9 uses
GTP_GRS                       1 use
GTP_INV                      11 uses
GTP_LUT1                     21 uses
GTP_LUT2                    216 uses
GTP_LUT3                    444 uses
GTP_LUT4                    455 uses
GTP_LUT5                    725 uses
GTP_LUT5CARRY               688 uses
GTP_LUT5M                   603 uses
GTP_MUX2LUT6                 73 uses
GTP_MUX2LUT7                  6 uses
GTP_RAM16X1DP                16 uses

I/O ports: 17
GTP_INBUF                   9 uses
GTP_OUTBUF                  8 uses

Mapping Summary:
Total LUTs: 3168 of 42800 (7.40%)
	LUTs as dram: 16 of 17000 (0.09%)
	LUTs as logic: 3152
Total Registers: 2525 of 64200 (3.93%)
Total Latches: 0

DRM18K:
Total DRM18K = 132.5 of 134 (98.88%)

APMs:
Total APMs = 4.00 of 84 (4.76%)

Total I/O ports = 17 of 296 (5.74%)


Overview of Control Sets:

Number of unique control sets : 132

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 2        | 2                 0
  [2, 4)      | 38       | 10                28
  [4, 6)      | 21       | 5                 16
  [6, 8)      | 8        | 6                 2
  [8, 10)     | 7        | 7                 0
  [10, 12)    | 1        | 0                 1
  [12, 14)    | 5        | 4                 1
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 50       | 45                5
--------------------------------------------------------------
  The maximum fanout: 214
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 109
  NO              NO                YES                164
  NO              YES               NO                 64
  YES             NO                NO                 1738
  YES             NO                YES                287
  YES             YES               NO                 163
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'Briey' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to Briey_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'gpio_led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'gpio_led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'gpio_led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'gpio_led[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'gpio_led[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'gpio_led[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_jtag_tdo' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_uart_txd' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'io_asyncReset' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_coreInterrupt' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_jtag_tdi' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_jtag_tms' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_timerExternal_clear' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_timerExternal_tick' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_uart_rxd' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:12s
Action synthesize: CPU time elapsed is 0h:0m:10s
Action synthesize: Process CPU time elapsed is 0h:0m:10s
Current time: Mon Feb 24 22:37:41 2025
Action synthesize: Peak memory pool usage is 262 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Mon Feb 24 22:37:42 2025
Compiling architecture definition.
Analyzing project file 'H:/PANGO_EDA/my_project/first_try/first_try.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Building architecture floorplan logic view.
C: ConstraintEditor-2002: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 68)] | Port io_coreInterrupt has been placed at location K18, whose type is share pin.
C: ConstraintEditor-2002: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 73)] | Port io_jtag_tck has been placed at location Y13, whose type is share pin.
C: ConstraintEditor-2002: [H:/PANGO_EDA/my_project/first_try/first_try.lcf(line number: 98)] | Port io_uart_rxd has been placed at location AB13, whose type is share pin.
Flattening design 'Briey'
Device mapping started.
Optimizing circuit logic.
I: Const net (pin RSTM of inst axi_core_cpu/N490) has been disconnected.
I: Const net (pin RSTP of inst axi_core_cpu/N490) has been disconnected.
I: Const net (pin RSTM of inst axi_core_cpu/N493) has been disconnected.
I: Const net (pin RSTM of inst axi_core_cpu/N496) has been disconnected.
I: Const net (pin RSTM of inst axi_core_cpu/N499) has been disconnected.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_io_axiClk in design, driver pin O(instance io_axiClk_ibuf) -> load pin CLK(instance _zz_toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_s2mPipe_ready[0]).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net nt_io_jtag_tck in design, driver pin O(instance io_jtag_tck_ibuf) -> load pin I(instance jtagBridge_1/N246).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N551_0_1/gateop, insts:5.
I: Infer CARRY group, base inst: axi_uartCtrl/uartCtrl_1/tx/N39.eq_0/gateop, insts:2.
I: Infer CARRY group, base inst: axi_uartCtrl/uartCtrl_1/rx/N77_1_1/gateop, insts:6.
I: Infer CARRY group, base inst: axi_core_cpu/N66_0/gateop, insts:33.
I: Infer CARRY group, base inst: axi_core_cpu/N486_1_1/gateop, insts:35.
I: Infer CARRY group, base inst: axi_core_cpu/N486_2_1/gateop, insts:36.
I: Infer CARRY group, base inst: axi_core_cpu/N671_1_0/gateop, insts:31.
I: Infer CARRY group, base inst: axi_core_cpu/N997_3_0/gateop, insts:33.
I: Infer CARRY group, base inst: axi_core_cpu/N1088_1_1/gateop, insts:32.
I: Infer CARRY group, base inst: axi_core_cpu/N1097_1/gateop, insts:6.
I: Infer CARRY group, base inst: axi_core_cpu/N1107.fsub_1/gateop, insts:33.
I: Infer CARRY group, base inst: axi_core_cpu/N1139.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: axi_core_cpu/N1140.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: axi_core_cpu/N1141.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: axi_core_cpu/N1142.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: axi_core_cpu/N1146.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: axi_core_cpu/N1147.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: axi_core_cpu/N1151.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: axi_core_cpu/N1152.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: axi_core_cpu/N1160.eq_0/gateop, insts:16.
I: Infer CARRY group, base inst: axi_core_cpu/N1254_0/gateop, insts:33.
I: Infer CARRY group, base inst: axi_core_cpu/N1698_2/gateop, insts:31.
I: Infer CARRY group, base inst: axi_core_cpu/N1701_0/gateop, insts:33.
I: Infer CARRY group, base inst: axi_ram/N67_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: axi_ram/N134_1.fsub_1/gateop, insts:7.
I: Infer CARRY group, base inst: axi_sdramCtrl/N82_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: axi_sdramCtrl/N149_1.fsub_1/gateop, insts:7.
I: Infer CARRY group, base inst: dbus_axi_decoder/N80.eq_0/gateop, insts:2.
I: Infer CARRY group, base inst: axi4ReadOnlyDecoder_1/errorSlave/N12_1.fsub_1/gateop, insts:7.
I: Infer CARRY group, base inst: axi_core_cpu/IBusCachedPlugin_cache/N39.eq_0/gateop, insts:11.
I: Infer CARRY group, base inst: axi_core_cpu/dataCache_1/N101.eq_0/gateop, insts:4.
I: Infer CARRY group, base inst: axi_core_cpu/dataCache_1/N109.eq_0/gateop, insts:11.
I: Infer CARRY group, base inst: axi_core_cpu/dataCache_1/N112.eq_0/gateop, insts:4.
I: Infer CARRY group, base inst: axi_core_cpu/dataCache_1/N268_1_1/gateop, insts:5.
I: Infer CARRY group, base inst: axi_sdramCtrl/ctrl/N39_1_1/gateop, insts:8.
I: Infer CARRY group, base inst: axi_sdramCtrl/ctrl/N129.eq_0/gateop, insts:7.
I: Infer CARRY group, base inst: axi_sdramCtrl/ctrl/N343_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: axi_timerCtrl/prescaler_1/N1.eq_0/gateop, insts:8.
I: Infer CARRY group, base inst: axi_timerCtrl/prescaler_1/N3_1_1/gateop, insts:15.
I: Infer CARRY group, base inst: axi_timerCtrl/timerA/N3.eq_0/gateop, insts:16.
I: Infer CARRY group, base inst: axi_timerCtrl/timerA/N10_1/gateop, insts:32.
I: Infer CARRY group, base inst: axi_timerCtrl/timerB/N3.eq_0/gateop, insts:8.
I: Infer CARRY group, base inst: axi_timerCtrl/timerB/N10_1/gateop, insts:16.
I: Infer CARRY group, base inst: axi_timerCtrl/timerC/N3.eq_0/gateop, insts:8.
I: Infer CARRY group, base inst: axi_timerCtrl/timerC/N10_1/gateop, insts:16.
I: Infer CARRY group, base inst: axi_timerCtrl/timerD/N3.eq_0/gateop, insts:8.
I: Infer CARRY group, base inst: axi_timerCtrl/timerD/N10_1/gateop, insts:16.
I: Infer CARRY group, base inst: axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/N12.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/N13.fsub_0/gateop, insts:6.
I: Infer CARRY group, base inst: axi_uartCtrl/bridge_write_streamUnbuffered_queueWithOccupancy/N12.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: axi_uartCtrl/bridge_write_streamUnbuffered_queueWithOccupancy/N13.fsub_1/gateop, insts:5.
I: Infer CARRY group, base inst: axi_uartCtrl/uartCtrl_1/N14_1.fsub_0/gateop, insts:20.
I: Infer CARRY group, base inst: dbus_axi_decoder/errorSlave/N25_1.fsub_0/gateop, insts:8.
I: Infer CARRY group, base inst: axi_apbBridge_io_axi_arbiter/cmdRouteFork_thrown_translated_fifo/fifo/N7.eq_0/gateop, insts:2.
I: Infer CARRY group, base inst: axi_ram_io_axi_arbiter/cmdRouteFork_thrown_translated_fifo/fifo/N7.eq_0/gateop, insts:2.
I: Infer CARRY group, base inst: axi_sdramCtrl_io_axi_arbiter/cmdRouteFork_thrown_translated_fifo/fifo/N7.eq_0/gateop, insts:2.
I: Infer CARRY group, base inst: axi_uartCtrl/uartCtrl_1/rx/N48.eq_0/gateop, insts:2.
Device mapping done.
Total device mapping takes 0.64 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used      | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 4         | 84            | 5                  
| IOCKDLY               | 0         | 40            | 0                  
| FF                    | 2525      | 64200         | 4                  
| LUT                   | 3169      | 42800         | 8                  
| Distributed RAM       | 16        | 17000         | 1                  
| DLL                   | 0         | 10            | 0                  
| DQSL                  | 0         | 18            | 0                  
| DRM                   | 132.5     | 134           | 99                 
| FUSECODE              | 0         | 1             | 0                  
| IO                    | 17        | 296           | 6                  
| IOCKDIV               | 0         | 20            | 0                  
| IOCKGATE              | 0         | 20            | 0                  
| IPAL                  | 0         | 1             | 0                  
| PLL                   | 0         | 5             | 0                  
| RCKB                  | 0         | 24            | 0                  
| SCANCHAIN             | 0         | 2             | 0                  
| START                 | 0         | 1             | 0                  
| USCM                  | 2         | 30            | 7                  
| HSST                  | 0         | 1             | 0                  
| OSC                   | 0         | 1             | 0                  
| CRYSTAL               | 0         | 2             | 0                  
| RESCAL                | 0         | 4             | 0                  
| UDID                  | 0         | 1             | 0                  
| PCIE                  | 0         | 1             | 0                  
+-------------------------------------------------------------------------+

Design 'Briey' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file H:/PANGO_EDA/my_project/first_try/device_map/led.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:6s
Action dev_map: CPU time elapsed is 0h:0m:4s
Action dev_map: Process CPU time elapsed is 0h:0m:4s
Current time: Mon Feb 24 22:37:47 2025
Action dev_map: Peak memory pool usage is 298 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Mon Feb 24 22:37:47 2025
Compiling architecture definition.
Analyzing project file 'H:/PANGO_EDA/my_project/first_try/first_try.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {gpio_led[0]} LOC=B2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio_led[0]} LOC=B2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio_led[1]} LOC=A2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio_led[1]} LOC=A2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio_led[2]} LOC=B3 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio_led[2]} LOC=B3 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio_led[3]} LOC=A3 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio_led[3]} LOC=A3 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio_led[4]} LOC=C5 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio_led[4]} LOC=C5 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {gpio_led[5]} LOC=A5 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {gpio_led[5]} LOC=A5 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {io_jtag_tdo} LOC=Y11 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {io_jtag_tdo} LOC=Y11 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {io_uart_txd} LOC=AB11 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {io_uart_txd} LOC=AB11 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {io_asyncReset} LOC=L15 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {io_asyncReset} LOC=L15 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {io_axiClk} LOC=P20 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {io_axiClk} LOC=P20 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {io_coreInterrupt} LOC=K18 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2002: [H:/PANGO_EDA/my_project/first_try/device_map/led.pcf(line number: 13)] | Port io_coreInterrupt has been placed at location K18, whose type is share pin.
Executing : def_port {io_coreInterrupt} LOC=K18 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {io_jtag_tck} LOC=Y13 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2002: [H:/PANGO_EDA/my_project/first_try/device_map/led.pcf(line number: 14)] | Port io_jtag_tck has been placed at location Y13, whose type is share pin.
Executing : def_port {io_jtag_tck} LOC=Y13 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {io_jtag_tdi} LOC=W10 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {io_jtag_tdi} LOC=W10 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {io_jtag_tms} LOC=V11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {io_jtag_tms} LOC=V11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {io_timerExternal_clear} LOC=J17 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {io_timerExternal_clear} LOC=J17 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {io_timerExternal_tick} LOC=K16 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {io_timerExternal_tick} LOC=K16 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {io_uart_rxd} LOC=AB13 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2002: [H:/PANGO_EDA/my_project/first_try/device_map/led.pcf(line number: 19)] | Port io_uart_rxd has been placed at location AB13, whose type is share pin.
Executing : def_port {io_uart_rxd} LOC=AB13 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
I: Infer CARRY group, base inst: axi_core_cpu/IBusCachedPlugin_cache/banks_0/iGopDrm, insts:2.
I: Infer CARRY group, base inst: axi_core_cpu/RegFilePlugin_regFile/iGopDrm, insts:2.
I: Infer CARRY group, base inst: axi_core_cpu/dataCache_1/ways_0_data_symbol0/iGopDrm, insts:2.
I: Infer CARRY group, base inst: axi_core_cpu/dataCache_1/ways_0_data_symbol2/iGopDrm, insts:2.
Phase 1.1 1st GP placement started.
Design Utilization : 8%.
Wirelength after clock region global placement is 45697.
1st GP placement takes 8.20 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_1/gopclkbufg to USCM_84_109.
Clock placement takes 0.20 sec.

Pre global placement takes 10.16 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst gpio_led_obuf[0]/opit_1 on IOL_19_374.
Placed fixed group with base inst gpio_led_obuf[1]/opit_1 on IOL_19_373.
Placed fixed group with base inst gpio_led_obuf[2]/opit_1 on IOL_35_374.
Placed fixed group with base inst gpio_led_obuf[3]/opit_1 on IOL_35_373.
Placed fixed group with base inst gpio_led_obuf[4]/opit_1 on IOL_67_374.
Placed fixed group with base inst gpio_led_obuf[5]/opit_1 on IOL_67_373.
Placed fixed group with base inst io_asyncReset_ibuf/opit_1 on IOL_327_134.
Placed fixed group with base inst io_axiClk_ibuf/opit_1 on IOL_327_210.
Placed fixed group with base inst io_coreInterrupt_ibuf/opit_1 on IOL_327_257.
Placed fixed group with base inst io_jtag_tck_ibuf/opit_1 on IOL_167_6.
Placed fixed group with base inst io_jtag_tdi_ibuf/opit_1 on IOL_123_6.
Placed fixed group with base inst io_jtag_tdo_obuf/opit_1 on IOL_159_6.
Placed fixed group with base inst io_jtag_tms_ibuf/opit_1 on IOL_135_6.
Placed fixed group with base inst io_timerExternal_clear_ibuf/opit_1 on IOL_327_297.
Placed fixed group with base inst io_timerExternal_tick_ibuf/opit_1 on IOL_327_133.
Placed fixed group with base inst io_uart_rxd_ibuf/opit_1 on IOL_167_5.
Placed fixed group with base inst io_uart_txd_obuf/opit_1 on IOL_159_5.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_84_109.
Placed fixed instance BKCL_auto_0 on BKCL_188_376.
Placed fixed instance BKCL_auto_1 on BKCL_328_184.
Placed fixed instance BKCL_auto_2 on BKCL_192_0.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.03 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 495121.
	3 iterations finished.
	Final slack 496461.
Super clustering done.
Design Utilization : 8%.
2nd GP placement takes 6.73 sec.

Wirelength after global placement is 47357.
Global placement takes 6.77 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 50382.
Macro cell placement takes 0.05 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 495121.
	3 iterations finished.
	Final slack 496461.
Super clustering done.
Design Utilization : 8%.
3rd GP placement takes 4.86 sec.

Wirelength after post global placement is 44637.
Post global placement takes 4.91 sec.

Phase 4 Legalization started.
The average distance in LP is 1.562178.
Wirelength after legalization is 51941.
Legalization takes 0.28 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 497784.
Replication placement takes 0.31 sec.

Wirelength after replication placement is 51941.
Phase 5.2 DP placement started.
Legalized cost 497784.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.23 sec.

Wirelength after detailed placement is 51941.
Timing-driven detailed placement takes 0.55 sec.

Worst slack is 497784, TNS after placement is 0.
Placement done.
Total placement takes 24.22 sec.
Finished placement. (CPU time elapsed 0h:00m:24s)

Routing started.
Building routing graph takes 1.66 sec.
Worst slack is 497784, TNS before global route is 0.
Processing design graph takes 0.47 sec.
Total memory for routing:
	118.744612 M.
Total nets for routing : 5891.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 92 at the end of iteration 0.
Unrouted nets 51 at the end of iteration 1.
Unrouted nets 44 at the end of iteration 2.
Unrouted nets 30 at the end of iteration 3.
Unrouted nets 19 at the end of iteration 4.
Unrouted nets 19 at the end of iteration 5.
Unrouted nets 19 at the end of iteration 6.
Unrouted nets 17 at the end of iteration 7.
Unrouted nets 8 at the end of iteration 8.
Unrouted nets 4 at the end of iteration 9.
Unrouted nets 5 at the end of iteration 10.
Unrouted nets 3 at the end of iteration 11.
Unrouted nets 3 at the end of iteration 12.
Unrouted nets 2 at the end of iteration 13.
Unrouted nets 1 at the end of iteration 14.
Unrouted nets 1 at the end of iteration 15.
Unrouted nets 1 at the end of iteration 16.
Unrouted nets 1 at the end of iteration 17.
Unrouted nets 1 at the end of iteration 18.
Unrouted nets 1 at the end of iteration 19.
Unrouted nets 1 at the end of iteration 20.
Unrouted nets 2 at the end of iteration 21.
Unrouted nets 1 at the end of iteration 22.
Unrouted nets 2 at the end of iteration 23.
Unrouted nets 2 at the end of iteration 24.
Unrouted nets 1 at the end of iteration 25.
Unrouted nets 3 at the end of iteration 26.
Unrouted nets 0 at the end of iteration 27.
Global Routing step 3 processed 241 nets, it takes 5.92 sec.
Global routing takes 5.95 sec.
Total 8364 subnets.
    forward max bucket size 1841 , backward 816.
        Unrouted nets 5181 at the end of iteration 0.
    route iteration 0, CPU time elapsed 1.156250 sec.
    forward max bucket size 1837 , backward 464.
        Unrouted nets 3666 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.843750 sec.
    forward max bucket size 861 , backward 674.
        Unrouted nets 2733 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.687500 sec.
    forward max bucket size 283 , backward 335.
        Unrouted nets 2154 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.625000 sec.
    forward max bucket size 124 , backward 135.
        Unrouted nets 1773 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.593750 sec.
    forward max bucket size 442 , backward 250.
        Unrouted nets 1971 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.453125 sec.
    forward max bucket size 147 , backward 125.
        Unrouted nets 1845 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.421875 sec.
    forward max bucket size 144 , backward 126.
        Unrouted nets 1678 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.406250 sec.
    forward max bucket size 83 , backward 115.
        Unrouted nets 1423 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.359375 sec.
    forward max bucket size 85 , backward 94.
        Unrouted nets 1175 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.281250 sec.
    forward max bucket size 75 , backward 145.
        Unrouted nets 916 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.250000 sec.
    forward max bucket size 64 , backward 69.
        Unrouted nets 753 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.218750 sec.
    forward max bucket size 45 , backward 65.
        Unrouted nets 604 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.171875 sec.
    forward max bucket size 90 , backward 81.
        Unrouted nets 515 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.156250 sec.
    forward max bucket size 160 , backward 107.
        Unrouted nets 447 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.125000 sec.
    forward max bucket size 134 , backward 158.
        Unrouted nets 363 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.125000 sec.
    forward max bucket size 50 , backward 59.
        Unrouted nets 278 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.109375 sec.
    forward max bucket size 50 , backward 53.
        Unrouted nets 251 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.093750 sec.
    forward max bucket size 35 , backward 82.
        Unrouted nets 222 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.093750 sec.
    forward max bucket size 35 , backward 57.
        Unrouted nets 184 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.078125 sec.
    forward max bucket size 43 , backward 67.
        Unrouted nets 166 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.078125 sec.
    forward max bucket size 54 , backward 64.
        Unrouted nets 120 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.062500 sec.
    forward max bucket size 36 , backward 35.
        Unrouted nets 96 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.046875 sec.
    forward max bucket size 30 , backward 31.
        Unrouted nets 79 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.046875 sec.
    forward max bucket size 66 , backward 59.
        Unrouted nets 69 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.046875 sec.
    forward max bucket size 49 , backward 93.
        Unrouted nets 43 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.046875 sec.
    forward max bucket size 52 , backward 58.
        Unrouted nets 37 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.031250 sec.
    forward max bucket size 52 , backward 57.
        Unrouted nets 24 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.046875 sec.
    forward max bucket size 41 , backward 61.
        Unrouted nets 16 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.031250 sec.
    forward max bucket size 29 , backward 32.
        Unrouted nets 15 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.031250 sec.
    forward max bucket size 28 , backward 43.
        Unrouted nets 13 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.031250 sec.
    forward max bucket size 19 , backward 39.
        Unrouted nets 6 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.031250 sec.
    forward max bucket size 14 , backward 19.
        Unrouted nets 2 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.031250 sec.
    forward max bucket size 15 , backward 25.
        Unrouted nets 4 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.031250 sec.
    forward max bucket size 37 , backward 29.
        Unrouted nets 5 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.031250 sec.
    forward max bucket size 39 , backward 29.
        Unrouted nets 4 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.031250 sec.
    forward max bucket size 40 , backward 39.
        Unrouted nets 5 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.015625 sec.
    forward max bucket size 38 , backward 54.
        Unrouted nets 4 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.031250 sec.
    forward max bucket size 38 , backward 53.
        Unrouted nets 4 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.031250 sec.
    forward max bucket size 11 , backward 17.
        Unrouted nets 2 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.015625 sec.
    forward max bucket size 11 , backward 18.
        Unrouted nets 0 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.031250 sec.
Detailed routing takes 40 iterations
Detailed routing takes 8.64 sec.
Start fix hold violation.
Build tmp routing results takes 0.06 sec.
Timing analysis takes 0.58 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 203.
Incremental timing analysis takes 0.53 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 7.
Incremental timing analysis takes 0.53 sec.
Hold violation fix iter 2 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 3 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 2.53 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.61 sec.
Used SRB routing arc is 72161.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 20.70 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used      | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of APM               | 4         | 84            | 5                  
| Use of BKCL              | 3         | 4             | 75                 
| Use of CLMA              | 639       | 6450          | 10                 
|   FF                     | 1582      | 38700         | 5                  
|   LUT                    | 2010      | 25800         | 8                  
|   LUT-FF pairs           | 708       | 25800         | 3                  
| Use of CLMS              | 373       | 4250          | 9                  
|   FF                     | 943       | 25500         | 4                  
|   LUT                    | 1164      | 17000         | 7                  
|   LUT-FF pairs           | 384       | 17000         | 3                  
|   Distributed RAM        | 16        | 17000         | 1                  
| Use of CRYSTAL           | 0         | 2             | 0                  
| Use of DLL               | 0         | 10            | 0                  
| Use of DQSL              | 0         | 18            | 0                  
| Use of DRM               | 132.5     | 134           | 99                 
| Use of FUSECODE          | 0         | 1             | 0                  
| Use of HARD0N1           | 767       | 6672          | 12                 
| Use of HSST              | 0         | 1             | 0                  
| Use of IO                | 17        | 296           | 6                  
|   IOBD                   | 7         | 64            | 11                 
|   IOBR_LR                | 0         | 7             | 0                  
|   IOBR_TB                | 1         | 8             | 13                 
|   IOBS_LR                | 5         | 161           | 4                  
|   IOBS_TB                | 4         | 56            | 8                  
| Use of IOCKDIV           | 0         | 20            | 0                  
| Use of IOCKDLY           | 0         | 40            | 0                  
| Use of IOCKGATE          | 0         | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0         | 20            | 0                  
| Use of IOL               | 17        | 400           | 5                  
| Use of IPAL              | 0         | 1             | 0                  
| Use of LDO               | 0         | 4             | 0                  
| Use of MFG_TEST          | 0         | 1             | 0                  
| Use of OSC               | 0         | 1             | 0                  
| Use of PCIE              | 0         | 1             | 0                  
| Use of PIOMUX_TEST       | 0         | 10            | 0                  
| Use of PLL               | 0         | 5             | 0                  
| Use of PREGMUX_TEST      | 0         | 6             | 0                  
| Use of RCKB              | 0         | 24            | 0                  
| Use of RCKBMUX_TEST      | 0         | 12            | 0                  
| Use of RESCAL            | 0         | 4             | 0                  
| Use of SCANCHAIN         | 0         | 2             | 0                  
| Use of START             | 1         | 1             | 100                
| Use of UDID              | 0         | 1             | 0                  
| Use of USCM              | 2         | 30            | 7                  
| Use of USCMMUX_TEST      | 0         | 30            | 0                  
| Use of VCKBMUX_TEST      | 0         | 12            | 0                  
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:20s)
Design 'Briey' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:56s)
Action pnr: Real time elapsed is 0h:1m:0s
Action pnr: CPU time elapsed is 0h:0m:57s
Action pnr: Process CPU time elapsed is 0h:0m:57s
Current time: Mon Feb 24 22:38:46 2025
Action pnr: Peak memory pool usage is 1,012 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Mon Feb 24 22:38:46 2025
Compiling architecture definition.
Analyzing project file 'H:/PANGO_EDA/my_project/first_try/first_try.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'gpio_led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'gpio_led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'gpio_led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'gpio_led[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'gpio_led[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'gpio_led[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_jtag_tdo' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'io_uart_txd' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'io_asyncReset' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_coreInterrupt' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_jtag_tdi' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_jtag_tms' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_timerExternal_clear' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_timerExternal_tick' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'io_uart_rxd' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:11s
Action report_timing: CPU time elapsed is 0h:0m:9s
Action report_timing: Process CPU time elapsed is 0h:0m:9s
Current time: Mon Feb 24 22:38:56 2025
Action report_timing: Peak memory pool usage is 816 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Mon Feb 24 22:38:57 2025
Compiling architecture definition.
Analyzing project file 'H:/PANGO_EDA/my_project/first_try/first_try.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 1.062500 sec.
Generating architecture configuration.
The bitstream file is "H:/PANGO_EDA/my_project/first_try/generate_bitstream/Briey.sbit"
Generate programming file takes 16.437500 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:22s
Action gen_bit_stream: CPU time elapsed is 0h:0m:21s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:21s
Current time: Mon Feb 24 22:39:18 2025
Action gen_bit_stream: Peak memory pool usage is 679 MB
Process "Generate Bitstream" done.
Process exit normally.
Process exit normally.
