// Seed: 1612800348
module module_0 (
    output uwire id_0,
    input uwire id_1,
    input uwire id_2,
    input supply0 id_3,
    output tri id_4,
    output tri id_5,
    input supply1 id_6,
    input wire id_7,
    input wor id_8
    , id_16,
    input wor id_9,
    input uwire id_10,
    input uwire id_11,
    input tri id_12,
    input wand id_13,
    input wire id_14
);
  assign id_16 = -1;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    output tri1 id_2
    , id_12,
    output supply0 id_3,
    input uwire id_4,
    output supply1 id_5,
    input wor id_6,
    input uwire id_7,
    input tri1 id_8,
    output wire id_9,
    output tri0 id_10
);
  logic id_13;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_8,
      id_7,
      id_2,
      id_9,
      id_7,
      id_6,
      id_6,
      id_8,
      id_1,
      id_0,
      id_6,
      id_8,
      id_8
  );
  assign modCall_1.id_5 = 0;
endmodule
