
---------- Begin Simulation Statistics ----------
final_tick                                25142505000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    213                       # Simulator instruction rate (inst/s)
host_mem_usage                                8562764                       # Number of bytes of host memory used
host_op_rate                                      219                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 35030.46                       # Real time elapsed on the host
host_tick_rate                                 612778                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7461366                       # Number of instructions simulated
sim_ops                                       7660556                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021466                       # Number of seconds simulated
sim_ticks                                 21465886875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.490869                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  287207                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               297652                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                414                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3463                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            293555                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2565                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3631                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1066                       # Number of indirect misses.
system.cpu.branchPred.lookups                  313664                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    6710                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          663                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1850760                       # Number of instructions committed
system.cpu.committedOps                       1884333                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.391835                       # CPI: cycles per instruction
system.cpu.discardedOps                          9546                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             945879                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             74328                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           567563                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1987494                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.294826                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      414                       # number of quiesce instructions executed
system.cpu.numCycles                          6277472                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       414                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1225189     65.02%     65.02% # Class of committed instruction
system.cpu.op_class_0::IntMult                    978      0.05%     65.07% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::MemRead                  77116      4.09%     69.16% # Class of committed instruction
system.cpu.op_class_0::MemWrite                581050     30.84%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1884333                       # Class of committed instruction
system.cpu.quiesceCycles                     28067947                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4289978                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          505                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        529096                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              178156                       # Transaction distribution
system.membus.trans_dist::ReadResp             178679                       # Transaction distribution
system.membus.trans_dist::WriteReq              90310                       # Transaction distribution
system.membus.trans_dist::WriteResp             90310                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          209                       # Transaction distribution
system.membus.trans_dist::WriteClean               22                       # Transaction distribution
system.membus.trans_dist::CleanEvict              258                       # Transaction distribution
system.membus.trans_dist::ReadExReq               142                       # Transaction distribution
system.membus.trans_dist::ReadExResp              142                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            281                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           242                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       263978                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        263978                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          651                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          651                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           59                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       529065                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7176                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       538100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       527956                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       527956                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1066707                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        17984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        17984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        37760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        52896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     16894108                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     16894108                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                16964988                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            797216                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000033                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005711                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  797190    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      26      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              797216                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1323896625                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               6.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9095374                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              607765                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1786125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7119525                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1072727945                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              5.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1410250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       218624                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       218624                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       405078                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       405078                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          420                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2700                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3598                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7176                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        69728                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       110688                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1052672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1089536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1247404                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          364                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2970                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5654                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         9936                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1115284                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1770644                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     16842752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     17432576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     19853164                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2043067625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              9.5                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1681636547                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          7.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1062486000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          4.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       229376                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       102400                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3053030                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4579545                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3053030                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     10685606                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      6106060                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4579545                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10685606                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3053030                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10685606                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      7632575                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     21371211                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4579545                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10685606                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       15265151                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4579545                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1574591                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6154137                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4579545                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     15265151                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1574591                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      21419287                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       177706                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       177706                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        86272                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        86272                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        14384                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       507904                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       527956                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       459924                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     16252928                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     16894108                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       321887                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       321887    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       321887                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    725889750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          3.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    974783000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          4.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     37706912                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       589824                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     38558880                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       851968                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       853140                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1705108                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      9426728                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9453352                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       212992                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        26672                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       239664                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1756596977                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     12212121                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     27477271                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1796286369                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     39689392                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     39743990                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     79433382                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1796286369                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     51956111                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     27477271                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1875719752                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     15925248                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5177344                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     21757952                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8847360                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     11665408                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     20512768                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3981312                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       161792                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4163584                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2211840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       364544                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2576384                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      3053030                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     27477271                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    741886328                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    241189382                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1013606012                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    412159071                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    543439368                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    955598439                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      3053030                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     27477271                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1154045400                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    784628751                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1969204452                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       210704                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       227088                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        52676                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        53188                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0      9815760                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma       763258                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     10579018                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      3816288                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      3053030                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total      6869318                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     13632048                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      3816288                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     17448336                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     11833473                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      3053030                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     14886503                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      3053030                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma      6106060                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total      9159090                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     14886503                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma      6106060                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      3053030                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     24045594                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        17984                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        19584                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        17984                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        17984                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          281                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          306                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       837794                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        74537                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         912331                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       837794                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       837794                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       837794                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        74537                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        912331                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       197780                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     11075584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          22976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11395676                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        14784                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5177344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5536192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3096                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       173056                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             359                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              178065                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          231                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        80896                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              86503                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      3053030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma      9213689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    515962097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1574591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1070349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             530873756                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         688721                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     12212121                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma       763258                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    241189382                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3053030                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            257906511                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         688721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      3053030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     21425809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma       763258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    757151479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3053030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1574591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1070349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            788780268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       231.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1007.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      7192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    253760.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       355.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006448342250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          232                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          232                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              325951                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              91873                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      178065                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      86503                       # Number of write requests accepted
system.mem_ctrls.readBursts                    178065                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    86503                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    213                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5393                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.66                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5744783025                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  889260000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10413398025                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32300.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58550.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       121                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   165875                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80548                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                178063                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                86503                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  156706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    6424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    6191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    6183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    243                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        17938                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    943.163340                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   866.909476                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   231.194522                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          464      2.59%      2.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          388      2.16%      4.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          245      1.37%      6.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          203      1.13%      7.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          424      2.36%      9.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          207      1.15%     10.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          220      1.23%     11.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          318      1.77%     13.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15469     86.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        17938                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          232                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     766.672414                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1448.653863                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           148     63.79%     63.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            2      0.86%     64.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           34     14.66%     79.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.43%     79.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            3      1.29%     81.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           33     14.22%     95.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.43%     95.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            2      0.86%     96.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.43%     96.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            5      2.16%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423            1      0.43%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8447            1      0.43%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           232                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          232                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     372.892241                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    109.227705                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    459.799958                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            111     47.84%     47.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            16      6.90%     54.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             8      3.45%     58.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            8      3.45%     61.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            3      1.29%     62.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.43%     63.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.86%     64.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      1.72%     65.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.43%     66.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.43%     66.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.43%     67.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.43%     67.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.43%     68.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            7      3.02%     71.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           67     28.88%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           232                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11382528                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13632                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5536704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11395676                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5536192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       530.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       257.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    530.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    257.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21465838750                       # Total gap between requests
system.mem_ctrls.avgGap                      81135.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       197780                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     11063296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        22720                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        16256                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5176384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 3002345.087127922568                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 9213688.730948369950                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 515389653.566316962242                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1574591.359622079413                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1058423.541142415488                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 757294.590000488912                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 12212120.632448827848                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 763257.539528051740                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 241144660.369407653809                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3053030.158112206962                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3096                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       173056                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          359                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          231                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        80896                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     59066795                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    180314800                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  10121927790                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     34516415                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     17572225                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  34693014070                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   7675742000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma  11713290000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 366271018500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    945265125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57682.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58241.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58489.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     65125.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     48947.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 150186208.10                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1873960.45                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma  45755039.06                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   4527677.74                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    923110.47                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17067605515                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1161090000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3237327485                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 828                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           414                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     42373512.379227                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    214750577.788006                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          414    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       587750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545329375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             414                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7599870875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  17542634125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       980052                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           980052                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       980052                       # number of overall hits
system.cpu.icache.overall_hits::total          980052                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          281                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            281                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          281                       # number of overall misses
system.cpu.icache.overall_misses::total           281                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     12193125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12193125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     12193125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12193125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       980333                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       980333                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       980333                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       980333                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000287                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000287                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000287                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000287                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43391.903915                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43391.903915                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43391.903915                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43391.903915                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          281                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          281                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          281                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          281                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11750500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11750500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11750500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11750500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000287                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000287                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000287                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000287                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41816.725979                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41816.725979                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41816.725979                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41816.725979                       # average overall mshr miss latency
system.cpu.icache.replacements                     89                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       980052                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          980052                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          281                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           281                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     12193125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12193125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       980333                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       980333                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000287                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000287                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43391.903915                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43391.903915                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          281                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          281                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11750500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11750500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000287                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000287                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41816.725979                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41816.725979                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           407.870993                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1182489                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                89                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13286.393258                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   407.870993                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.796623                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.796623                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          414                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          409                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1960947                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1960947                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       127676                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           127676                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       127676                       # number of overall hits
system.cpu.dcache.overall_hits::total          127676                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          500                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            500                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          500                       # number of overall misses
system.cpu.dcache.overall_misses::total           500                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     39946500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     39946500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     39946500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     39946500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       128176                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       128176                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       128176                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       128176                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003901                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003901                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003901                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003901                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data        79893                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total        79893                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data        79893                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total        79893                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          209                       # number of writebacks
system.cpu.dcache.writebacks::total               209                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          116                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          116                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          116                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          116                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          384                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          384                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          384                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          384                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4488                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4488                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     30302250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     30302250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     30302250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     30302250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      9769125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      9769125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002996                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002996                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002996                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002996                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78912.109375                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78912.109375                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78912.109375                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78912.109375                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2176.721257                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2176.721257                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    378                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        79006                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           79006                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          252                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           252                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19823125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19823125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        79258                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        79258                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003179                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003179                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78663.194444                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78663.194444                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          242                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          242                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          450                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          450                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     19053375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     19053375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      9769125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      9769125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003053                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003053                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78732.954545                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78732.954545                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21709.166667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21709.166667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        48670                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          48670                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          248                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          248                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     20123375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     20123375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        48918                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        48918                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005070                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005070                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81142.641129                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81142.641129                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          106                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          106                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          142                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          142                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4038                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4038                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     11248875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11248875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002903                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002903                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79217.429577                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79217.429577                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       263978                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       263978                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2746862625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2746862625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10405.649808                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10405.649808                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        66817                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        66817                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       197161                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       197161                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2667166000                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2667166000                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13527.857944                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13527.857944                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           499.662104                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                6832                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               400                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.080000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   499.662104                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.975903                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.975903                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          496                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          459                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2624912                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2624912                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  25142505000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                25142655625                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    213                       # Simulator instruction rate (inst/s)
host_mem_usage                                8562764                       # Number of bytes of host memory used
host_op_rate                                      219                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 35030.65                       # Real time elapsed on the host
host_tick_rate                                 612779                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7461375                       # Number of instructions simulated
sim_ops                                       7660571                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021466                       # Number of seconds simulated
sim_ticks                                 21466037500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.489908                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  287208                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               297656                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                415                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3465                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            293556                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2565                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3632                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1067                       # Number of indirect misses.
system.cpu.branchPred.lookups                  313670                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    6712                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          663                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1850769                       # Number of instructions committed
system.cpu.committedOps                       1884348                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.391948                       # CPI: cycles per instruction
system.cpu.discardedOps                          9551                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             945893                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             74329                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           567565                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1987689                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.294816                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      414                       # number of quiesce instructions executed
system.cpu.numCycles                          6277713                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       414                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1225197     65.02%     65.02% # Class of committed instruction
system.cpu.op_class_0::IntMult                    978      0.05%     65.07% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.07% # Class of committed instruction
system.cpu.op_class_0::MemRead                  77122      4.09%     69.16% # Class of committed instruction
system.cpu.op_class_0::MemWrite                581050     30.84%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1884348                       # Class of committed instruction
system.cpu.quiesceCycles                     28067947                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4290024                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          507                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        529100                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              178156                       # Transaction distribution
system.membus.trans_dist::ReadResp             178681                       # Transaction distribution
system.membus.trans_dist::WriteReq              90310                       # Transaction distribution
system.membus.trans_dist::WriteResp             90310                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          210                       # Transaction distribution
system.membus.trans_dist::WriteClean               22                       # Transaction distribution
system.membus.trans_dist::CleanEvict              259                       # Transaction distribution
system.membus.trans_dist::ReadExReq               142                       # Transaction distribution
system.membus.trans_dist::ReadExResp              142                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            281                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           244                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       263978                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        263978                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          651                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          651                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           59                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       529071                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7176                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       538106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       527956                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       527956                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1066713                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        17984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        17984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        37952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        53088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     16894108                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     16894108                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                16965180                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            797218                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000033                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005711                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  797192    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      26      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              797218                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1323907250                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               6.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9095374                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              607765                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1786125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7131025                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1072727945                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              5.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1410250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       218624                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       218624                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       405078                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       405078                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          420                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2700                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3598                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7176                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        69728                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       110688                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1052672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1089536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1247404                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          364                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2970                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5654                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         9936                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1115284                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1770644                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     16842752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     17432576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     19853164                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2043067625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              9.5                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1681636547                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          7.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1062486000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          4.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       229376                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       102400                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3053009                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4579513                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3053009                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     10685531                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      6106017                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4579513                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10685531                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3053009                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10685531                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      7632522                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     21371061                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4579513                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10685531                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       15265044                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4579513                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1574580                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6154093                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4579513                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     15265044                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1574580                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      21419137                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       177706                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       177706                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        86272                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        86272                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        14384                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       507904                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       527956                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       459924                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     16252928                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     16894108                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       321887                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       321887    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       321887                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    725889750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          3.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    974783000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          4.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     37706912                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       589824                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     38558880                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       851968                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       853140                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1705108                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      9426728                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9453352                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       212992                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        26672                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       239664                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1756584651                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     12212035                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     27477079                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1796273765                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     39689114                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     39743711                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     79432825                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1796273765                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     51955746                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     27477079                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1875706590                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     15925248                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5177344                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     21757952                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8847360                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     11665408                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     20512768                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3981312                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       161792                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4163584                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2211840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       364544                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2576384                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      3053009                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     27477079                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    741881123                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    241187690                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1013598900                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    412156179                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    543435555                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    955591734                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      3053009                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     27477079                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1154037302                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    784623245                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1969190634                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       210704                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       227088                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        52676                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        53188                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0      9815691                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma       763252                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     10578944                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      3816261                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      3053009                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total      6869270                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     13631952                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      3816261                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     17448213                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     11833390                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      3053009                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     14886399                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      3053009                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma      6106017                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total      9159026                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     14886399                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma      6106017                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      3053009                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     24045425                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        17984                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        19584                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        17984                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        17984                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          281                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          306                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       837789                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        74536                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         912325                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       837789                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       837789                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       837789                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        74536                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        912325                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       197780                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     11075584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          23104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11395804                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        14848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5177344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5536256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3096                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       173056                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             361                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              178067                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          232                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        80896                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              86504                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      3053009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma      9213624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    515958476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1574580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1076305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             530875994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         691697                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     12212035                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma       763252                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    241187690                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3053009                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            257907683                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         691697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      3053009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     21425659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma       763252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    757146166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3053009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1574580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1076305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            788783677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       232.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1007.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      7192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    253760.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       357.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006448342250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          232                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          232                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              325956                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              91873                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      178067                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      86504                       # Number of write requests accepted
system.mem_ctrls.readBursts                    178067                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    86504                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    213                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5393                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.66                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5744783025                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  889270000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10413450525                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32300.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58550.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       121                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   165877                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80548                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                178065                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                86504                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     507                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  156706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    6424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    6191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    6183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    243                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        17938                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    943.163340                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   866.909476                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   231.194522                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          464      2.59%      2.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          388      2.16%      4.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          245      1.37%      6.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          203      1.13%      7.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          424      2.36%      9.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          207      1.15%     10.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          220      1.23%     11.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          318      1.77%     13.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15469     86.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        17938                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          232                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     766.672414                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1448.653863                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           148     63.79%     63.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            2      0.86%     64.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           34     14.66%     79.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.43%     79.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            3      1.29%     81.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           33     14.22%     95.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.43%     95.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            2      0.86%     96.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.43%     96.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            5      2.16%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423            1      0.43%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8447            1      0.43%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           232                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          232                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     372.892241                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    109.227705                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    459.799958                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            111     47.84%     47.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            16      6.90%     54.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             8      3.45%     58.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            8      3.45%     61.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            3      1.29%     62.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.43%     63.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.86%     64.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      1.72%     65.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.43%     66.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.43%     66.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.43%     67.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.43%     67.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.43%     68.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            7      3.02%     71.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           67     28.88%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           232                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11382656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13632                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5536704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11395804                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5536256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       530.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       257.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    530.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    257.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21466298750                       # Total gap between requests
system.mem_ctrls.avgGap                      81136.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       197780                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     11063296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        22848                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        16256                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5176384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 3002324.019978070166                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 9213624.079432452098                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 515386037.129582047462                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1574580.310874794610                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1064379.021978322649                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 757289.276141439681                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 12212034.941241484135                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 763252.183827592758                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 241142968.281873166561                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3053008.735310371034                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3096                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       173056                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          361                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          232                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        80896                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     59066795                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    180314800                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  10121927790                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     34516415                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     17624725                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  34693014070                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   7675742000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma  11713290000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 366271018500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    945265125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57682.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58241.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58489.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     65125.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     48821.95                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 149538853.75                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1873960.45                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma  45755039.06                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   4527677.74                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    923110.47                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17067605515                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1161090000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3237478110                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 828                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           414                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     42373512.379227                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    214750577.788006                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          414    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       587750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545329375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             414                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7600021500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  17542634125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       980063                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           980063                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       980063                       # number of overall hits
system.cpu.icache.overall_hits::total          980063                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          281                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            281                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          281                       # number of overall misses
system.cpu.icache.overall_misses::total           281                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     12193125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12193125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     12193125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12193125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       980344                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       980344                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       980344                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       980344                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000287                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000287                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000287                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000287                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43391.903915                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43391.903915                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43391.903915                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43391.903915                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          281                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          281                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          281                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          281                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11750500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11750500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11750500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11750500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000287                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000287                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000287                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000287                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41816.725979                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41816.725979                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41816.725979                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41816.725979                       # average overall mshr miss latency
system.cpu.icache.replacements                     89                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       980063                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          980063                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          281                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           281                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     12193125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12193125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       980344                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       980344                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000287                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000287                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43391.903915                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43391.903915                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          281                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          281                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11750500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11750500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000287                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000287                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41816.725979                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41816.725979                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           407.871036                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2594164                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               503                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5157.383698                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   407.871036                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.796623                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.796623                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          414                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          409                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1960969                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1960969                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       127681                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           127681                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       127681                       # number of overall hits
system.cpu.dcache.overall_hits::total          127681                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          502                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            502                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          502                       # number of overall misses
system.cpu.dcache.overall_misses::total           502                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     40067125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     40067125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     40067125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     40067125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       128183                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       128183                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       128183                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       128183                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003916                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003916                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003916                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003916                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79814.990040                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79814.990040                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79814.990040                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79814.990040                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          210                       # number of writebacks
system.cpu.dcache.writebacks::total               210                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          116                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          116                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          116                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          116                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          386                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          386                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          386                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          386                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4488                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4488                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     30420125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     30420125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     30420125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     30420125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      9769125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      9769125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003011                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003011                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003011                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003011                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78808.613990                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78808.613990                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78808.613990                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78808.613990                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2176.721257                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2176.721257                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    380                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        79011                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           79011                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          254                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           254                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19943750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19943750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        79265                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        79265                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003204                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003204                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78518.700787                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78518.700787                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          244                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          244                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          450                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          450                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     19171250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     19171250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      9769125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      9769125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003078                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003078                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78570.696721                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78570.696721                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21709.166667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21709.166667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        48670                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          48670                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          248                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          248                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     20123375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     20123375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        48918                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        48918                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005070                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005070                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81142.641129                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81142.641129                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          106                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          106                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          142                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          142                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4038                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4038                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     11248875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11248875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002903                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002903                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79217.429577                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79217.429577                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       263978                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       263978                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2746862625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2746862625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10405.649808                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10405.649808                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        66817                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        66817                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       197161                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       197161                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2667166000                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2667166000                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13527.857944                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13527.857944                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           499.662078                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              131935                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               898                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            146.920935                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   499.662078                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.975902                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.975902                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          496                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          457                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2624942                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2624942                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  25142655625                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
