<profile>

<section name = "Vitis HLS Report for 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS'" level="0">
<item name = "Date">Tue Feb 21 09:47:50 2023
</item>
<item name = "Version">2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)</item>
<item name = "Project">real_proj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">20013, 20013, 0.200 ms, 0.200 ms, 20013, 20013, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- MAT_C_ROWS_MAT_C_COLS">20011, 20011, 13, 1, 1, 20000, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 325, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 162, 253, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 90, -</column>
<column name="Register">-, -, 659, 160, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_7ns_9ns_15_1_1_U182">mul_7ns_9ns_15_1_1, 0, 0, 0, 51, 0</column>
<column name="mux_207_16_1_1_U183">mux_207_16_1_1, 0, 0, 0, 100, 0</column>
<column name="urem_7ns_6ns_7_11_1_U181">urem_7ns_6ns_7_11_1, 0, 0, 162, 102, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_3ns_8ns_8ns_10_4_1_U184">mac_muladd_3ns_8ns_8ns_10_4_1, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln86_1_fu_451_p2">+, 0, 0, 20, 15, 1</column>
<column name="add_ln86_fu_463_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln88_fu_507_p2">+, 0, 0, 15, 8, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state13_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln86_fu_445_p2">icmp, 0, 0, 12, 15, 15</column>
<column name="icmp_ln88_fu_469_p2">icmp, 0, 0, 11, 8, 7</column>
<column name="icmp_ln89_fu_501_p2">icmp, 0, 0, 8, 3, 2</column>
<column name="grp_fu_491_p0">select, 0, 0, 7, 1, 7</column>
<column name="select_ln86_1_fu_631_p3">select, 0, 0, 112, 1, 1</column>
<column name="select_ln86_fu_475_p3">select, 0, 0, 8, 1, 1</column>
<column name="select_ln89_fu_662_p3">select, 0, 0, 112, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter12">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_load">9, 2, 7, 14</column>
<column name="ap_sig_allocacmp_indvar_flatten152_load">9, 2, 15, 30</column>
<column name="ap_sig_allocacmp_j_load">9, 2, 8, 16</column>
<column name="i_fu_136">9, 2, 7, 14</column>
<column name="indvar_flatten152_fu_140">9, 2, 15, 30</column>
<column name="j_fu_132">9, 2, 8, 16</column>
<column name="mem_blk_n_W">9, 2, 1, 2</column>
<column name="phi_ln89_fu_128">9, 2, 112, 224</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln89_reg_750">10, 0, 10, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter11_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="i_fu_136">7, 0, 7, 0</column>
<column name="icmp_ln86_reg_715">1, 0, 1, 0</column>
<column name="icmp_ln88_reg_719">1, 0, 1, 0</column>
<column name="icmp_ln89_reg_735">1, 0, 1, 0</column>
<column name="indvar_flatten152_fu_140">15, 0, 15, 0</column>
<column name="j_fu_132">8, 0, 8, 0</column>
<column name="or_ln_reg_866">128, 0, 128, 0</column>
<column name="phi_ln89_fu_128">112, 0, 112, 0</column>
<column name="select_ln86_2_reg_729">7, 0, 7, 0</column>
<column name="select_ln86_reg_724">8, 0, 8, 0</column>
<column name="tmp_1_reg_855">16, 0, 16, 0</column>
<column name="add_ln89_reg_750">64, 32, 10, 0</column>
<column name="icmp_ln86_reg_715">64, 32, 1, 0</column>
<column name="icmp_ln88_reg_719">64, 32, 1, 0</column>
<column name="icmp_ln89_reg_735">64, 32, 1, 0</column>
<column name="select_ln86_reg_724">64, 32, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS, return value</column>
<column name="m_axi_mem_AWVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLEN">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WDATA">out, 128, m_axi, mem, pointer</column>
<column name="m_axi_mem_WSTRB">out, 16, m_axi, mem, pointer</column>
<column name="m_axi_mem_WLAST">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLEN">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RDATA">in, 128, m_axi, mem, pointer</column>
<column name="m_axi_mem_RLAST">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RFIFONUM">in, 9, m_axi, mem, pointer</column>
<column name="m_axi_mem_RUSER">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BUSER">in, 1, m_axi, mem, pointer</column>
<column name="sext_ln86">in, 60, ap_none, sext_ln86, scalar</column>
<column name="MatC_V_address0">out, 10, ap_memory, MatC_V, array</column>
<column name="MatC_V_ce0">out, 1, ap_memory, MatC_V, array</column>
<column name="MatC_V_q0">in, 16, ap_memory, MatC_V, array</column>
<column name="MatC_V_1_address0">out, 10, ap_memory, MatC_V_1, array</column>
<column name="MatC_V_1_ce0">out, 1, ap_memory, MatC_V_1, array</column>
<column name="MatC_V_1_q0">in, 16, ap_memory, MatC_V_1, array</column>
<column name="MatC_V_2_address0">out, 10, ap_memory, MatC_V_2, array</column>
<column name="MatC_V_2_ce0">out, 1, ap_memory, MatC_V_2, array</column>
<column name="MatC_V_2_q0">in, 16, ap_memory, MatC_V_2, array</column>
<column name="MatC_V_3_address0">out, 10, ap_memory, MatC_V_3, array</column>
<column name="MatC_V_3_ce0">out, 1, ap_memory, MatC_V_3, array</column>
<column name="MatC_V_3_q0">in, 16, ap_memory, MatC_V_3, array</column>
<column name="MatC_V_4_address0">out, 10, ap_memory, MatC_V_4, array</column>
<column name="MatC_V_4_ce0">out, 1, ap_memory, MatC_V_4, array</column>
<column name="MatC_V_4_q0">in, 16, ap_memory, MatC_V_4, array</column>
<column name="MatC_V_5_address0">out, 10, ap_memory, MatC_V_5, array</column>
<column name="MatC_V_5_ce0">out, 1, ap_memory, MatC_V_5, array</column>
<column name="MatC_V_5_q0">in, 16, ap_memory, MatC_V_5, array</column>
<column name="MatC_V_6_address0">out, 10, ap_memory, MatC_V_6, array</column>
<column name="MatC_V_6_ce0">out, 1, ap_memory, MatC_V_6, array</column>
<column name="MatC_V_6_q0">in, 16, ap_memory, MatC_V_6, array</column>
<column name="MatC_V_7_address0">out, 10, ap_memory, MatC_V_7, array</column>
<column name="MatC_V_7_ce0">out, 1, ap_memory, MatC_V_7, array</column>
<column name="MatC_V_7_q0">in, 16, ap_memory, MatC_V_7, array</column>
<column name="MatC_V_8_address0">out, 10, ap_memory, MatC_V_8, array</column>
<column name="MatC_V_8_ce0">out, 1, ap_memory, MatC_V_8, array</column>
<column name="MatC_V_8_q0">in, 16, ap_memory, MatC_V_8, array</column>
<column name="MatC_V_9_address0">out, 10, ap_memory, MatC_V_9, array</column>
<column name="MatC_V_9_ce0">out, 1, ap_memory, MatC_V_9, array</column>
<column name="MatC_V_9_q0">in, 16, ap_memory, MatC_V_9, array</column>
<column name="MatC_V_10_address0">out, 10, ap_memory, MatC_V_10, array</column>
<column name="MatC_V_10_ce0">out, 1, ap_memory, MatC_V_10, array</column>
<column name="MatC_V_10_q0">in, 16, ap_memory, MatC_V_10, array</column>
<column name="MatC_V_11_address0">out, 10, ap_memory, MatC_V_11, array</column>
<column name="MatC_V_11_ce0">out, 1, ap_memory, MatC_V_11, array</column>
<column name="MatC_V_11_q0">in, 16, ap_memory, MatC_V_11, array</column>
<column name="MatC_V_12_address0">out, 10, ap_memory, MatC_V_12, array</column>
<column name="MatC_V_12_ce0">out, 1, ap_memory, MatC_V_12, array</column>
<column name="MatC_V_12_q0">in, 16, ap_memory, MatC_V_12, array</column>
<column name="MatC_V_13_address0">out, 10, ap_memory, MatC_V_13, array</column>
<column name="MatC_V_13_ce0">out, 1, ap_memory, MatC_V_13, array</column>
<column name="MatC_V_13_q0">in, 16, ap_memory, MatC_V_13, array</column>
<column name="MatC_V_14_address0">out, 10, ap_memory, MatC_V_14, array</column>
<column name="MatC_V_14_ce0">out, 1, ap_memory, MatC_V_14, array</column>
<column name="MatC_V_14_q0">in, 16, ap_memory, MatC_V_14, array</column>
<column name="MatC_V_15_address0">out, 10, ap_memory, MatC_V_15, array</column>
<column name="MatC_V_15_ce0">out, 1, ap_memory, MatC_V_15, array</column>
<column name="MatC_V_15_q0">in, 16, ap_memory, MatC_V_15, array</column>
<column name="MatC_V_16_address0">out, 10, ap_memory, MatC_V_16, array</column>
<column name="MatC_V_16_ce0">out, 1, ap_memory, MatC_V_16, array</column>
<column name="MatC_V_16_q0">in, 16, ap_memory, MatC_V_16, array</column>
<column name="MatC_V_17_address0">out, 10, ap_memory, MatC_V_17, array</column>
<column name="MatC_V_17_ce0">out, 1, ap_memory, MatC_V_17, array</column>
<column name="MatC_V_17_q0">in, 16, ap_memory, MatC_V_17, array</column>
<column name="MatC_V_18_address0">out, 10, ap_memory, MatC_V_18, array</column>
<column name="MatC_V_18_ce0">out, 1, ap_memory, MatC_V_18, array</column>
<column name="MatC_V_18_q0">in, 16, ap_memory, MatC_V_18, array</column>
<column name="MatC_V_19_address0">out, 10, ap_memory, MatC_V_19, array</column>
<column name="MatC_V_19_ce0">out, 1, ap_memory, MatC_V_19, array</column>
<column name="MatC_V_19_q0">in, 16, ap_memory, MatC_V_19, array</column>
</table>
</item>
</section>
</profile>
