

<!DOCTYPE html>
<html class="writer-html5" lang="en" data-content_root="./">
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>DUTs &mdash; pcdshub/lcls-plc-dream-vac  documentation</title>
      <link rel="stylesheet" type="text/css" href="_static/pygments.css?v=b86133f3" />
      <link rel="stylesheet" type="text/css" href="_static/css/theme.css?v=e59714d7" />
      <link rel="stylesheet" type="text/css" href="_static/tree.css?v=837a00b9" />
      <link rel="stylesheet" type="text/css" href="_static/width.css?v=ab210c7a" />

  
      <script src="_static/jquery.js?v=5d32c60e"></script>
      <script src="_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
      <script src="_static/documentation_options.js?v=5929fcd5"></script>
      <script src="_static/doctools.js?v=9bcbadda"></script>
      <script src="_static/sphinx_highlight.js?v=dc90522c"></script>
      <script src="_static/docs-versions-menu.js?v=3d6a1aea"></script>
    <script src="_static/js/theme.js"></script>
    <link rel="index" title="Index" href="genindex.html" />
    <link rel="search" title="Search" href="search.html" />
    <link rel="prev" title="Data Types" href="lcls-plc-dream-vac_lcls_plc_dream_vac_epics.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="index.html" class="icon icon-home">
            pcdshub/lcls-plc-dream-vac
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">lcls-plc-dream-vac</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="lcls-plc-dream-vac_pragmas.html">Pragmas</a></li>
<li class="toctree-l1"><a class="reference internal" href="lcls-plc-dream-vac_nc.html">NC Settings</a></li>
<li class="toctree-l1"><a class="reference internal" href="lcls-plc-dream-vac_ethercat.html">EtherCAT Terminals</a></li>
<li class="toctree-l1"><a class="reference internal" href="lcls-plc-dream-vac_boxes.html">Boxes</a></li>
<li class="toctree-l1"><a class="reference internal" href="lcls-plc-dream-vac_links.html">Links</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">lcls_plc_dream_vac</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="lcls-plc-dream-vac_lcls_plc_dream_vac_summary.html">Settings</a></li>
<li class="toctree-l1"><a class="reference internal" href="lcls-plc-dream-vac_lcls_plc_dream_vac_summary.html#pragmas">Pragmas</a></li>
<li class="toctree-l1"><a class="reference internal" href="lcls-plc-dream-vac_lcls_plc_dream_vac_summary.html#libraries">Libraries</a></li>
<li class="toctree-l1"><a class="reference internal" href="lcls-plc-dream-vac_lcls_plc_dream_vac_summary.html#symbols">Symbols</a></li>
<li class="toctree-l1"><a class="reference internal" href="lcls-plc-dream-vac_lcls_plc_dream_vac_epics.html">Data Types</a></li>
<li class="toctree-l1"><a class="reference internal" href="lcls-plc-dream-vac_lcls_plc_dream_vac_epics.html#database-records">Database Records</a></li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">DUTs</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#e-op">E_Op</a></li>
<li class="toctree-l2"><a class="reference internal" href="#e-opstep">E_OpStep</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="#gvls">GVLs</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#gvl-automation">GVL_Automation</a></li>
<li class="toctree-l2"><a class="reference internal" href="#gvl-constants">GVL_Constants</a></li>
<li class="toctree-l2"><a class="reference internal" href="#gvl-fwm">GVL_FWM</a></li>
<li class="toctree-l2"><a class="reference internal" href="#gvl-plc-interface">GVL_PLC_Interface</a></li>
<li class="toctree-l2"><a class="reference internal" href="#gvl-serial-com">GVL_Serial_Com</a></li>
<li class="toctree-l2"><a class="reference internal" href="#gvl-tc">GVL_TC</a></li>
<li class="toctree-l2"><a class="reference internal" href="#gvl-vac-gauges">GVL_VAC_GAUGES</a></li>
<li class="toctree-l2"><a class="reference internal" href="#gvl-vac-pumps">GVL_VAC_PUMPS</a></li>
<li class="toctree-l2"><a class="reference internal" href="#gvl-vac-valves">GVL_VAC_VALVES</a></li>
<li class="toctree-l2"><a class="reference internal" href="#gvl-variables">GVL_Variables</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="#pous">POUs</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#f-allpumpsrunning">F_AllPumpsRunning</a></li>
<li class="toctree-l2"><a class="reference internal" href="#f-isvalidstatetransition">F_IsValidStateTransition</a></li>
<li class="toctree-l2"><a class="reference internal" href="#f-pressatvacsp">F_PressAtVacSP</a></li>
<li class="toctree-l2"><a class="reference internal" href="#f-turboilklogic">F_TurboIlkLogic</a></li>
<li class="toctree-l2"><a class="reference internal" href="#fb-atvacuum">FB_AtVacuum</a></li>
<li class="toctree-l2"><a class="reference internal" href="#fb-operation">FB_Operation</a></li>
<li class="toctree-l2"><a class="reference internal" href="#fb-ventmccat">FB_VentMcCat</a></li>
<li class="toctree-l2"><a class="reference internal" href="#main">MAIN</a></li>
<li class="toctree-l2"><a class="reference internal" href="#prg-automation">PRG_AUTOMATION</a></li>
<li class="toctree-l2"><a class="reference internal" href="#prg-coil-ps-ilk">PRG_COIL_PS_ILK</a></li>
<li class="toctree-l2"><a class="reference internal" href="#prg-com">PRG_COM</a></li>
<li class="toctree-l2"><a class="reference internal" href="#prg-ecat-check">PRG_ECAT_CHECK</a></li>
<li class="toctree-l2"><a class="reference internal" href="#prg-gauges">PRG_GAUGES</a></li>
<li class="toctree-l2"><a class="reference internal" href="#prg-hv-ilk">PRG_HV_ILK</a></li>
<li class="toctree-l2"><a class="reference internal" href="#prg-tc">PRG_TC</a></li>
<li class="toctree-l2"><a class="reference internal" href="#prg-turbo-pumps">PRG_TURBO_PUMPS</a></li>
<li class="toctree-l2"><a class="reference internal" href="#prg-valves">PRG_VALVES</a></li>
</ul>
</li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="index.html">pcdshub/lcls-plc-dream-vac</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="index.html" class="icon icon-home" aria-label="Home"></a></li>
      <li class="breadcrumb-item active">DUTs</li>
      <li class="wy-breadcrumbs-aside">
            <a href="_sources/lcls-plc-dream-vac_lcls_plc_dream_vac_source.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="duts">
<h1>DUTs<a class="headerlink" href="#duts" title="Link to this heading"></a></h1>
<section id="e-op">
<h2>E_Op<a class="headerlink" href="#e-op" title="Link to this heading"></a></h2>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">TYPE</span> <span class="n">E_Op</span> <span class="p">:</span>
<span class="p">(</span>
    <span class="n">INIT</span> <span class="o">:=</span> <span class="mi">0</span><span class="p">,</span>  <span class="o">//</span><span class="n">Initialize</span> <span class="n">system</span>
    <span class="o">//</span><span class="n">IDLE</span> <span class="o">:=</span> <span class="mi">1</span><span class="p">,</span>  <span class="o">//</span><span class="n">State</span> <span class="n">Machine</span> <span class="n">IDLE</span><span class="p">,</span> <span class="n">no</span> <span class="n">operation</span>
    <span class="n">STANDBY</span> <span class="o">:=</span> <span class="mi">1</span><span class="p">,</span> <span class="o">//</span><span class="n">Monitoring</span> <span class="n">IF</span> <span class="n">full</span> <span class="n">system</span> <span class="n">under</span> <span class="n">vacuum</span>
    <span class="n">PUMP_ALL</span> <span class="o">:=</span> <span class="mi">2</span><span class="p">,</span> <span class="o">//</span><span class="n">Full</span> <span class="n">system</span> <span class="n">pump</span> <span class="n">down</span>
    <span class="n">PUMP_NC</span> <span class="o">:=</span> <span class="mi">3</span><span class="p">,</span> <span class="o">//</span><span class="n">Only</span> <span class="n">Nozzle</span> <span class="n">chamber</span> <span class="n">pump</span> <span class="n">down</span>
    <span class="n">AT_VACUUM</span> <span class="o">:=</span> <span class="mi">4</span><span class="p">,</span> <span class="o">//</span><span class="n">Monitor</span> <span class="n">Vacuum</span> <span class="n">status</span>
    <span class="n">VENT_ALL</span> <span class="o">:=</span> <span class="mi">5</span><span class="p">,</span> <span class="o">//</span><span class="n">Vent</span> <span class="n">full</span> <span class="n">system</span>
    <span class="n">VENT_NC</span> <span class="o">:=</span> <span class="mi">6</span><span class="p">,</span> <span class="o">//</span><span class="n">Vent</span> <span class="n">nozzle</span> <span class="n">chamber</span> <span class="n">only</span>
    <span class="n">VENT_MC_CAT</span> <span class="o">:=</span> <span class="mi">7</span><span class="p">,</span> <span class="o">//</span><span class="n">Vent</span> <span class="n">Main</span> <span class="n">Chamber</span> <span class="o">+</span> <span class="n">cather</span>
    <span class="n">VENT_CAT</span> <span class="o">:=</span> <span class="mi">8</span> <span class="o">//</span><span class="n">Vent</span> <span class="n">cather</span> <span class="n">only</span>
<span class="p">);</span>
<span class="n">END_TYPE</span>
</pre></div>
</div>
<dl class="simple">
<dt>Related:</dt><dd><ul class="simple">
<li><p><a class="reference internal" href="#e-op">E_Op</a></p></li>
</ul>
</dd>
</dl>
</section>
<section id="e-opstep">
<h2>E_OpStep<a class="headerlink" href="#e-opstep" title="Link to this heading"></a></h2>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">TYPE</span> <span class="n">E_OpStep</span> <span class="p">:</span>
<span class="p">(</span>
    <span class="n">IDLE</span> <span class="o">:=</span> <span class="mi">0</span><span class="p">,</span>
    <span class="n">START</span> <span class="o">:=</span> <span class="mi">1</span><span class="p">,</span>

    <span class="p">(</span><span class="o">*</span> <span class="n">Vent</span> <span class="n">MC</span> <span class="ow">and</span> <span class="n">CAT</span> <span class="n">System</span> <span class="n">steps</span> <span class="o">*</span><span class="p">)</span>
    <span class="n">VMCAS_CLOSE_ISOLATION_VALVES</span><span class="p">,</span>
    <span class="n">VMCAS_STOP_TURBO_PUMPS</span><span class="p">,</span>
    <span class="n">VMCAS_CLOSE_ROUGH_VALVES</span><span class="p">,</span>
    <span class="n">VMCAS_STOP_GAUGES</span><span class="p">,</span>
    <span class="n">VMCAS_WAIT_FOR_TURBO_PUMPS_SPIN_DOWN</span><span class="p">,</span>
    <span class="n">VMCAS_VENTING</span><span class="p">,</span>
    <span class="n">VMCAS_FINISH</span>
    <span class="p">(</span><span class="o">*</span> <span class="n">Add</span> <span class="n">new</span> <span class="n">states</span> <span class="k">for</span> <span class="n">other</span> <span class="n">procedures</span> <span class="o">*</span><span class="p">)</span>
<span class="p">);</span>
<span class="n">END_TYPE</span>
</pre></div>
</div>
</section>
</section>
<section id="gvls">
<h1>GVLs<a class="headerlink" href="#gvls" title="Link to this heading"></a></h1>
<section id="gvl-automation">
<h2>GVL_Automation<a class="headerlink" href="#gvl-automation" title="Link to this heading"></a></h2>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">VAR_GLOBAL</span>
    <span class="o">//</span> <span class="n">Execute</span> <span class="n">flags</span> <span class="k">for</span> <span class="n">vacuum</span> <span class="n">system</span> <span class="n">operations</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span> <span class="s1">&#39;</span>
        <span class="n">pv</span><span class="p">:</span> <span class="n">PLC</span><span class="p">:</span><span class="n">DREAM</span><span class="p">:</span><span class="n">OPERATION</span>
        <span class="n">io</span><span class="p">:</span> <span class="n">io</span>
    <span class="s1">&#39;}</span>
    <span class="n">iq_eOperation</span> <span class="p">:</span> <span class="n">E_Op</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span> <span class="s1">&#39;</span>
        <span class="n">pv</span><span class="p">:</span> <span class="n">PLC</span><span class="p">:</span><span class="n">DREAM</span><span class="p">:</span><span class="n">OPERATION</span><span class="p">:</span><span class="n">CANCEL</span>
        <span class="n">io</span><span class="p">:</span> <span class="n">io</span>
    <span class="s1">&#39;}</span>
    <span class="n">i_bCancel</span> <span class="p">:</span> <span class="n">BOOL</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span> <span class="s1">&#39;</span>
        <span class="n">pv</span><span class="p">:</span> <span class="n">PLC</span><span class="p">:</span><span class="n">DREAM</span><span class="p">:</span><span class="n">OPERATION</span><span class="p">:</span><span class="n">RESET_ERROR</span>
        <span class="n">io</span><span class="p">:</span> <span class="n">io</span>
    <span class="s1">&#39;}</span>
    <span class="n">i_bResetError</span> <span class="p">:</span> <span class="n">BOOL</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span> <span class="s1">&#39;</span>
        <span class="n">pv</span><span class="p">:</span> <span class="n">PLC</span><span class="p">:</span><span class="n">DREAM</span><span class="p">:</span><span class="n">OPERATION</span><span class="p">:</span><span class="n">BUSY</span>
        <span class="n">io</span><span class="p">:</span> <span class="n">i</span>
        <span class="n">field</span><span class="p">:</span> <span class="n">ZNAM</span> <span class="n">NOT_BUSY</span>
        <span class="n">field</span><span class="p">:</span> <span class="n">ONAM</span> <span class="n">BUSY</span>
    <span class="s1">&#39;}</span>
    <span class="n">q_bBusy</span> <span class="p">:</span> <span class="n">BOOL</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span> <span class="s1">&#39;</span>
        <span class="n">pv</span><span class="p">:</span> <span class="n">PLC</span><span class="p">:</span><span class="n">DREAM</span><span class="p">:</span><span class="n">OPERATION</span><span class="p">:</span><span class="n">ERROR</span>
        <span class="n">io</span><span class="p">:</span> <span class="n">i</span>
        <span class="n">field</span><span class="p">:</span> <span class="n">ZNAM</span> <span class="n">OK</span>
        <span class="n">field</span><span class="p">:</span> <span class="n">ONAM</span> <span class="n">ERROR</span>
        <span class="n">field</span><span class="p">:</span> <span class="n">ZSV</span> <span class="n">NO_ALARM</span>
        <span class="n">field</span><span class="p">:</span> <span class="n">OSV</span> <span class="n">MAJOR</span>
    <span class="s1">&#39;}</span>
    <span class="n">q_bError</span> <span class="p">:</span> <span class="n">BOOL</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span> <span class="s1">&#39;</span>
        <span class="n">pv</span><span class="p">:</span> <span class="n">PLC</span><span class="p">:</span><span class="n">DREAM</span><span class="p">:</span><span class="n">OPERATION</span><span class="p">:</span><span class="n">MESSAGE</span>
        <span class="n">io</span><span class="p">:</span> <span class="n">i</span>
    <span class="s1">&#39;}</span>
    <span class="n">q_sMessage</span> <span class="p">:</span> <span class="n">STRING</span><span class="p">(</span><span class="n">EPICS_STRING_SIZE</span><span class="p">);</span>
<span class="n">END_VAR</span>
</pre></div>
</div>
<dl class="simple">
<dt>Related:</dt><dd><ul class="simple">
<li><p><a class="reference internal" href="#e-op">E_Op</a></p></li>
</ul>
</dd>
</dl>
</section>
<section id="gvl-constants">
<h2>GVL_Constants<a class="headerlink" href="#gvl-constants" title="Link to this heading"></a></h2>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">VAR_GLOBAL</span> <span class="n">CONSTANT</span>
    <span class="n">EPICS_STRING_SIZE</span> <span class="p">:</span> <span class="n">INT</span> <span class="o">:=</span> <span class="mi">40</span><span class="p">;</span>

    <span class="n">ATM_PRESS</span> <span class="p">:</span> <span class="n">REAL</span> <span class="o">:=</span> <span class="mf">760.0</span><span class="p">;</span> <span class="o">//</span> <span class="n">Atmospheric</span> <span class="n">pressure</span> <span class="ow">in</span> <span class="n">Torr</span>
    <span class="n">ATM_PRESS_INTERLOCK_SP</span> <span class="p">:</span> <span class="n">INT</span> <span class="o">:=</span> <span class="mi">800</span><span class="p">;</span> <span class="o">//</span> <span class="n">Interlock</span> <span class="n">pressure</span> <span class="n">SP</span> <span class="k">for</span> <span class="n">valves</span>
    <span class="n">ATM_PRESS_ERR_RNG</span> <span class="p">:</span> <span class="n">INT</span> <span class="o">:=</span> <span class="mi">10</span><span class="p">;</span> <span class="o">//</span> <span class="n">Error</span> <span class="nb">range</span> <span class="n">that</span> <span class="ow">is</span> <span class="n">still</span> <span class="n">considered</span> <span class="n">atmospheric</span> <span class="n">pressure</span> <span class="o">//</span> <span class="n">update</span> <span class="k">while</span> <span class="n">testing</span> <span class="n">these</span> <span class="n">values</span>

    <span class="n">PTM_INTERLOCK_SP</span> <span class="p">:</span> <span class="n">REAL</span> <span class="o">:=</span> <span class="mf">1E-2</span><span class="p">;</span> <span class="o">//</span> <span class="n">Turbo</span> <span class="n">pumps</span> <span class="n">interlock</span> <span class="n">backing</span> <span class="n">pressure</span> <span class="n">SP</span>
    <span class="n">VALVE_INTERLOCK_SP</span> <span class="p">:</span> <span class="n">REAL</span> <span class="o">:=</span> <span class="mf">5E-3</span><span class="p">;</span> <span class="o">//</span> <span class="n">Roughing</span> <span class="n">valve</span> <span class="n">interlock</span> <span class="n">pressure</span> <span class="n">SP</span>

    <span class="n">AT_VAC_SP</span> <span class="p">:</span> <span class="n">REAL</span> <span class="o">:=</span> <span class="mf">1E-6</span><span class="p">;</span> <span class="o">//</span> <span class="n">Setpoint</span> <span class="k">for</span> <span class="n">at</span> <span class="n">vacuum</span> <span class="n">condition</span> <span class="o">//</span> <span class="n">update</span> <span class="n">based</span> <span class="n">on</span> <span class="n">James</span> <span class="ow">and</span> <span class="n">Jing</span> <span class="nb">input</span>

    <span class="n">VALVE_TIMEOUT</span> <span class="p">:</span> <span class="n">TIME</span> <span class="o">:=</span> <span class="n">T</span><span class="c1">#10S; // How long system tries to open or close valve before failing</span>
    <span class="n">TURBOS_NOT_RUNNING_TIMEOUT</span> <span class="p">:</span> <span class="n">TIME</span> <span class="o">:=</span> <span class="n">T</span><span class="c1">#10M; // How long to try turbo pumping before failing</span>
    <span class="n">TURBOS_SPINDOWN_TIMEOUT</span> <span class="p">:</span> <span class="n">TIME</span> <span class="o">:=</span> <span class="n">T</span><span class="c1">#60M; // How long for turbos to spin down</span>

    <span class="o">//</span><span class="n">Vent</span> <span class="n">Valves</span>
    <span class="n">VENTING_CYCLE</span> <span class="p">:</span> <span class="n">TIME</span> <span class="o">:=</span> <span class="n">T</span><span class="c1">#2M; // Increase open position every 2 min</span>
    <span class="n">VFV_POSITION_STEP</span> <span class="p">:</span> <span class="n">INT</span> <span class="o">:=</span> <span class="mi">1</span><span class="p">;</span> <span class="o">//</span> <span class="n">Position</span> <span class="n">increase</span> <span class="n">step</span>
    <span class="n">ROUGH2_VFV_02_INITIAL_POSITION</span> <span class="p">:</span> <span class="n">INT</span> <span class="o">:=</span> <span class="mi">50</span><span class="p">;</span> <span class="o">//</span> <span class="n">Initial</span> <span class="n">postion</span> <span class="ow">in</span> <span class="o">%</span> <span class="k">for</span> <span class="n">ROUGH2_VFV_02</span> <span class="n">valve</span>
    <span class="n">ROUGH2_VFV_03_INITIAL_POSITION</span> <span class="p">:</span> <span class="n">INT</span> <span class="o">:=</span> <span class="mi">40</span><span class="p">;</span> <span class="o">//</span> <span class="n">Initial</span> <span class="n">postion</span> <span class="ow">in</span> <span class="o">%</span> <span class="k">for</span> <span class="n">ROUGH2_VFV_03</span> <span class="n">valve</span>
<span class="n">END_VAR</span>
</pre></div>
</div>
</section>
<section id="gvl-fwm">
<h2>GVL_FWM<a class="headerlink" href="#gvl-fwm" title="Link to this heading"></a></h2>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="o">//</span><span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;qualified_only&#39;</span><span class="p">}</span>
<span class="n">VAR_GLOBAL</span>
    <span class="p">(</span><span class="o">*</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span> <span class="s1">&#39;pv: DREAM:COIL&#39;</span><span class="p">}</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span> <span class="s1">&#39;.iRaw := TIIB[K4S8_DRL_03_E21_EL3052]^AI Standard Channel 1^Value&#39;</span><span class="p">}</span>
    <span class="n">fbDreamCoilFlowMeter</span> <span class="p">:</span> <span class="n">FB_FDQ_FlowMeter</span><span class="p">;</span>
    <span class="o">*</span><span class="p">)</span>

    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span> <span class="s1">&#39;.iRaw :=      TIIB[K4S8_DRL_03_E21_EL3052]^AI Standard Channel 1^Value&#39;</span><span class="p">}</span>
    <span class="n">fbCoilFlowMeter</span> <span class="p">:</span> <span class="n">FB_AnalogInput</span> <span class="o">:=</span> <span class="p">(</span><span class="n">iTermBits</span><span class="o">:=</span><span class="mi">15</span><span class="p">,</span> <span class="n">fTermMax</span><span class="o">:=</span><span class="mi">60</span><span class="p">,</span> <span class="n">fTermMin</span><span class="o">:=</span><span class="mi">0</span><span class="p">);</span>

    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span> <span class="s1">&#39;</span>
        <span class="n">pv</span><span class="p">:</span> <span class="n">DREAM</span><span class="p">:</span><span class="n">COIL</span><span class="p">:</span><span class="n">FWM</span><span class="p">:</span><span class="n">VAL</span>
        <span class="n">io</span><span class="p">:</span> <span class="n">i</span>
        <span class="n">field</span><span class="p">:</span> <span class="n">EGU</span> <span class="s2">&quot;lpm&quot;</span>
    <span class="s1">&#39;}</span>
    <span class="n">fCoilCoolantFlowMeterRBV</span> <span class="p">:</span> <span class="n">LREAL</span><span class="p">;</span>

    <span class="o">//</span><span class="n">Coil</span> <span class="n">PS</span> <span class="n">Current</span> <span class="n">Monitoring</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span> <span class="s1">&#39;.iRaw :=      TIIB[K4S8_DRL_04_E16_EL3174-0002]^AI Standard Channel 4^Value&#39;</span><span class="p">}</span>
    <span class="n">fbCoilCurrentMonitoring</span> <span class="p">:</span> <span class="n">FB_AnalogInput</span> <span class="o">:=</span> <span class="p">(</span><span class="n">iTermBits</span><span class="o">:=</span><span class="mi">15</span><span class="p">,</span> <span class="n">fTermMax</span><span class="o">:=</span><span class="mi">310</span><span class="p">,</span> <span class="n">fTermMin</span><span class="o">:=</span><span class="mi">0</span><span class="p">);</span>

    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span> <span class="s1">&#39;</span>
        <span class="n">pv</span><span class="p">:</span> <span class="n">DREAM</span><span class="p">:</span><span class="n">COIL</span><span class="p">:</span><span class="n">CURRENT</span><span class="p">:</span><span class="n">VAL</span>
        <span class="n">io</span><span class="p">:</span> <span class="n">i</span>
        <span class="n">field</span><span class="p">:</span> <span class="n">EGU</span> <span class="s2">&quot;A&quot;</span>
        <span class="n">field</span><span class="p">:</span> <span class="n">PREC</span> <span class="s2">&quot;2&quot;</span>
    <span class="s1">&#39;}</span>
    <span class="n">fCoilCurrentRBV</span> <span class="p">:</span> <span class="n">LREAL</span><span class="p">;</span>
<span class="n">END_VAR</span>
</pre></div>
</div>
</section>
<section id="gvl-plc-interface">
<h2>GVL_PLC_Interface<a class="headerlink" href="#gvl-plc-interface" title="Link to this heading"></a></h2>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="o">//</span><span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;qualified_only&#39;</span><span class="p">}</span>
<span class="n">VAR_GLOBAL</span>
    <span class="p">(</span><span class="o">*</span><span class="n">ETHERCAT</span> <span class="n">BRRIDGE</span> <span class="n">COM</span> <span class="n">STATUS</span><span class="o">*</span><span class="p">)</span>
    <span class="o">//</span><span class="mi">0</span><span class="p">:</span> <span class="n">Other</span> <span class="n">side</span> <span class="ow">is</span> <span class="ow">in</span> <span class="n">OP</span> <span class="n">state</span><span class="p">,</span> <span class="o">&gt;</span><span class="mi">0</span><span class="p">:</span> <span class="n">Error</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span> <span class="s1">&#39;TIIB[R20_DRL_03_E14_EL6695]^SYNC Inputs^TxPDO state&#39;</span><span class="p">}</span>
    <span class="n">bEcatBridge_TxPDO_state</span> <span class="n">AT</span> <span class="o">%</span><span class="n">I</span><span class="o">*</span> <span class="p">:</span><span class="n">BOOL</span><span class="p">;</span>

    <span class="o">//</span><span class="mi">0</span><span class="p">:</span> <span class="n">External</span> <span class="n">device</span> <span class="n">connectd</span><span class="p">,</span> <span class="mi">1</span><span class="p">:</span> <span class="n">External</span> <span class="n">device</span> <span class="ow">not</span> <span class="n">connected</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>  <span class="s1">&#39;TIIB[R20_DRL_03_E14_EL6695]^SYNC Inputs^External device not connected&#39;</span><span class="p">}</span>
    <span class="n">bEcatBridge_External_device_not_connected</span> <span class="n">AT</span> <span class="o">%</span><span class="n">I</span><span class="o">*</span> <span class="p">:</span> <span class="n">BOOL</span><span class="p">;</span>

    <span class="o">//</span><span class="mi">0</span> <span class="o">=</span> <span class="n">Data</span> <span class="n">valid</span><span class="p">,</span> <span class="mi">1</span> <span class="o">=</span> <span class="n">Data</span> <span class="n">invalid</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>  <span class="s1">&#39;TIIB[R20_DRL_03_E14_EL6695]^WcState^WcStateIn&#39;</span><span class="p">}</span>
    <span class="n">bEcatBridge_WcState</span> <span class="n">AT</span> <span class="o">%</span><span class="n">I</span><span class="o">*</span> <span class="p">:</span> <span class="n">BOOL</span><span class="p">;</span>

    <span class="p">(</span><span class="o">*</span><span class="n">Inputs</span> <span class="kn">from</span><span class="w"> </span><span class="nn">TMO</span> <span class="n">Beamline</span><span class="o">*</span><span class="p">)</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>  <span class="s1">&#39;TIIB[R20_DRL_03_E14_EL6695]^IO Inputs^HUTCH_PLC_NAME&#39;</span><span class="p">}</span>
    <span class="n">sHUTCH_PLC_NAME</span> <span class="n">AT</span> <span class="o">%</span><span class="n">I</span><span class="o">*</span> <span class="p">:</span> <span class="n">STRING</span><span class="p">(</span><span class="mi">8</span><span class="p">);</span>

    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>  <span class="s1">&#39;TIIB[R20_DRL_03_E14_EL6695]^IO Inputs^TMO_MR5K4_VWC_CLOSED_LS&#39;</span><span class="p">}</span>
    <span class="n">bTMO_MR5K4_VWC_CLOSED_LS</span> <span class="n">AT</span> <span class="o">%</span><span class="n">I</span><span class="o">*</span> <span class="p">:</span> <span class="n">BOOL</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>  <span class="s1">&#39;TIIB[R20_DRL_03_E14_EL6695]^IO Inputs^TMO_TM2K4_VWC_CLOSED_LS&#39;</span><span class="p">}</span>
    <span class="n">bTMO_TM2K4_VWC_CLOSED_LS</span> <span class="n">AT</span> <span class="o">%</span><span class="n">I</span><span class="o">*</span> <span class="p">:</span> <span class="n">BOOL</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>  <span class="s1">&#39;TIIB[R20_DRL_03_E14_EL6695]^IO Inputs^TMO_MR5K4_VWC_OPEN_LS&#39;</span><span class="p">}</span>
    <span class="n">bTMO_MR5K4_VWC_OPEN_LS</span> <span class="n">AT</span> <span class="o">%</span><span class="n">I</span><span class="o">*</span> <span class="p">:</span> <span class="n">BOOL</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>  <span class="s1">&#39;TIIB[R20_DRL_03_E14_EL6695]^IO Inputs^TMO_TM2K4_VWC_OPEN_LS&#39;</span><span class="p">}</span>
    <span class="n">bTMO_TM2K4_VWC_OPEN_LS</span> <span class="n">AT</span> <span class="o">%</span><span class="n">I</span><span class="o">*</span> <span class="p">:</span> <span class="n">BOOL</span><span class="p">;</span>

    <span class="p">(</span><span class="o">*</span><span class="n">Outputs</span> <span class="n">to</span> <span class="n">TMO</span> <span class="n">Beamline</span> <span class="n">PLC</span><span class="o">*</span><span class="p">)</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>   <span class="s1">&#39;TIIB[R20_DRL_03_E14_EL6695]^IO Outputs^ENDSTATION_PLC_NAME&#39;</span><span class="p">}</span>
    <span class="n">sENDSTATION_PLC_NAME</span> <span class="n">AT</span> <span class="o">%</span><span class="n">Q</span><span class="o">*</span> <span class="p">:</span> <span class="n">STRING</span><span class="p">(</span><span class="mi">8</span><span class="p">)</span><span class="o">:=</span> <span class="s1">&#39;DREAM&#39;</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>  <span class="s1">&#39;TIIB[R20_DRL_03_E14_EL6695]^IO Outputs^DREAM_HV_SAFETY_ENABLE&#39;</span><span class="p">}</span>
    <span class="n">bDREAM_HV_SAFETY_ENABLE</span> <span class="n">AT</span> <span class="o">%</span><span class="n">Q</span><span class="o">*</span> <span class="p">:</span> <span class="n">BOOL</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLInkTo&#39;</span> <span class="o">:=</span>  <span class="s1">&#39;TIIB[R20_DRL_03_E14_EL6695]^IO Outputs^DREAM_TURBOS_ALL_AtSpd&#39;</span><span class="p">}</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span> <span class="s1">&#39;</span>
        <span class="n">pv</span><span class="p">:</span> <span class="n">PLC</span><span class="p">:</span><span class="n">DREAM</span><span class="p">:</span><span class="n">VAC</span><span class="p">:</span><span class="n">TURBOS_ALL_ATSPD</span>
        <span class="n">io</span><span class="p">:</span> <span class="n">i</span>
    <span class="s1">&#39;}</span>
    <span class="n">bDREAM_TURBOS_ALL_AtSpd</span> <span class="n">AT</span> <span class="o">%</span><span class="n">Q</span><span class="o">*</span> <span class="p">:</span> <span class="n">BOOL</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>  <span class="s1">&#39;TIIB[R20_DRL_03_E14_EL6695]^IO Outputs^DREAM_MAIN_xAT_VAC&#39;</span><span class="p">}</span>
    <span class="n">bDREAM_MAIN_xAT_VAC</span> <span class="n">AT</span> <span class="o">%</span><span class="n">Q</span><span class="o">*</span> <span class="p">:</span> <span class="n">BOOL</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLInkTo&#39;</span> <span class="o">:=</span>  <span class="s1">&#39;TIIB[R20_DRL_03_E14_EL6695]^IO Outputs^DREAM_MAIN_xPRESS_OK&#39;</span><span class="p">}</span>
    <span class="n">bDREAM_MAIN_xPRESS_OK</span> <span class="n">AT</span> <span class="o">%</span><span class="n">Q</span><span class="o">*</span> <span class="p">:</span> <span class="n">BOOL</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLINKTo&#39;</span> <span class="o">:=</span>  <span class="s1">&#39;TIIB[R20_DRL_03_E14_EL6695]^IO Outputs^DREAM_MAIN_rPRESS&#39;</span><span class="p">}</span>
    <span class="n">fDREAM_MAIN_rPRESS</span> <span class="n">AT</span> <span class="o">%</span><span class="n">Q</span><span class="o">*</span> <span class="p">:</span> <span class="n">REAL</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>  <span class="s1">&#39;TIIB[R20_DRL_03_E14_EL6695]^IO Outputs^CLOSE_TMO_MR5K4_VWC&#39;</span><span class="p">}</span>
    <span class="n">bCLOSE_TMO_MR5K4_VWC</span> <span class="n">AT</span> <span class="o">%</span><span class="n">Q</span><span class="o">*</span> <span class="p">:</span> <span class="n">BOOL</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>  <span class="s1">&#39;TIIB[R20_DRL_03_E14_EL6695]^IO Outputs^CLOSE_TMO_TM2K4_VWC&#39;</span><span class="p">}</span>
    <span class="n">bCLOSE_TMO_TM2K4_VWC</span> <span class="n">AT</span> <span class="o">%</span><span class="n">Q</span><span class="o">*</span> <span class="p">:</span> <span class="n">BOOL</span><span class="p">;</span>

    <span class="p">(</span><span class="o">*</span><span class="n">ISEG</span> <span class="n">HV</span> <span class="n">Crate</span> <span class="n">Safety</span> <span class="n">Loop</span><span class="o">*</span><span class="p">)</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLInkTo&#39;</span> <span class="o">:=</span>  <span class="s1">&#39;TIIB[K4S8_DRL_04_E14_EL2624]^Channel 4^Output&#39;</span><span class="p">}</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span> <span class="s1">&#39;</span>
        <span class="n">pv</span><span class="p">:</span> <span class="n">TMO</span><span class="p">:</span><span class="n">PLC</span><span class="p">:</span><span class="n">DREAM</span><span class="p">:</span><span class="n">VAC</span><span class="p">:</span><span class="n">HV_SAFETY_ENABLE</span>
        <span class="n">io</span><span class="p">:</span><span class="n">i</span>
    <span class="s1">&#39;}</span>
    <span class="n">bHVSafteyLoopEnable</span> <span class="n">AT</span> <span class="o">%</span><span class="n">Q</span><span class="o">*</span> <span class="p">:</span> <span class="n">BOOL</span> <span class="o">:=</span> <span class="n">FALSE</span><span class="p">;</span> <span class="p">(</span><span class="o">*</span><span class="n">When</span> <span class="n">Enables</span> <span class="n">the</span> <span class="n">High</span> <span class="n">voltage</span> <span class="n">Saftey</span> <span class="n">loop</span> <span class="ow">is</span> <span class="n">closed</span> <span class="ow">and</span> <span class="n">HV</span> <span class="n">can</span> <span class="n">start</span><span class="o">.*</span><span class="p">)</span>

    <span class="p">(</span><span class="o">*</span><span class="n">Interlock</span> <span class="n">output</span> <span class="n">to</span> <span class="n">control</span> <span class="n">COIL</span> <span class="n">PS</span><span class="o">*</span><span class="p">)</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLInkTo&#39;</span> <span class="o">:=</span>  <span class="s1">&#39;TIIB[K4S8_DRL_04_E14_EL2624]^Channel 3^Output&#39;</span><span class="p">}</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span> <span class="s1">&#39;</span>
        <span class="n">pv</span><span class="p">:</span> <span class="n">PLC</span><span class="p">:</span><span class="n">DREAM</span><span class="p">:</span><span class="n">COIL_PS</span><span class="p">:</span><span class="n">ILK</span>
        <span class="n">io</span><span class="p">:</span> <span class="n">i</span>
    <span class="s1">&#39;}</span>
    <span class="n">bCoilPS_ILK</span> <span class="n">AT</span> <span class="o">%</span><span class="n">Q</span><span class="o">*</span> <span class="p">:</span> <span class="n">BOOL</span> <span class="o">:=</span> <span class="n">FALSE</span><span class="p">;</span>

    <span class="o">//</span><span class="n">Ethercat</span> <span class="n">interface</span> <span class="k">with</span> <span class="n">DREAM</span> <span class="n">motion</span> <span class="n">PLC</span>

     <span class="p">(</span><span class="o">*</span><span class="n">ETHERCAT</span> <span class="n">BRRIDGE</span> <span class="n">COM</span> <span class="n">STATUS</span><span class="o">*</span><span class="p">)</span>
    <span class="o">//</span><span class="mi">0</span><span class="p">:</span> <span class="n">Other</span> <span class="n">side</span> <span class="ow">is</span> <span class="ow">in</span> <span class="n">OP</span> <span class="n">state</span><span class="p">,</span> <span class="o">&gt;</span><span class="mi">0</span><span class="p">:</span> <span class="n">Error</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span> <span class="s1">&#39;TIIB[R20_DRL_03_E15_EL1122]^SYNC Inputs^TxPDO state&#39;</span><span class="p">}</span>
    <span class="n">bMotEcatBridge_TxPDO_state</span> <span class="n">AT</span> <span class="o">%</span><span class="n">I</span><span class="o">*</span> <span class="p">:</span><span class="n">BOOL</span><span class="p">;</span>

    <span class="o">//</span><span class="mi">0</span><span class="p">:</span> <span class="n">External</span> <span class="n">device</span> <span class="n">connectd</span><span class="p">,</span> <span class="mi">1</span><span class="p">:</span> <span class="n">External</span> <span class="n">device</span> <span class="ow">not</span> <span class="n">connected</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>  <span class="s1">&#39;TIIB[R20_DRL_03_E14_EL6695]^SYNC Inputs^External device not connected&#39;</span><span class="p">}</span>
    <span class="n">bMotEcatBridge_External_device_not_connected</span> <span class="n">AT</span> <span class="o">%</span><span class="n">I</span><span class="o">*</span> <span class="p">:</span> <span class="n">BOOL</span><span class="p">;</span>

    <span class="o">//</span><span class="mi">0</span> <span class="o">=</span> <span class="n">Data</span> <span class="n">valid</span><span class="p">,</span> <span class="mi">1</span> <span class="o">=</span> <span class="n">Data</span> <span class="n">invalid</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>  <span class="s1">&#39;TIIB[R20_DRL_03_E15_EL1122]^WcState^WcStateIn&#39;</span><span class="p">}</span>
    <span class="n">bMotEcatBridge_WcState</span> <span class="n">AT</span> <span class="o">%</span><span class="n">I</span><span class="o">*</span> <span class="p">:</span> <span class="n">BOOL</span><span class="p">;</span>

    <span class="p">(</span><span class="o">*</span><span class="n">Inputs</span> <span class="kn">from</span><span class="w"> </span><span class="nn">DREAM</span> <span class="n">Motion</span><span class="o">*</span><span class="p">)</span>
    <span class="o">//</span><span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>  <span class="s1">&#39;TIIB[R20_DRL_03_E14_EL6695]^IO Inputs^HUTCH_PLC_NAME&#39;</span><span class="p">}</span>
    <span class="o">//</span><span class="n">sMOT_PLC_NAME</span> <span class="n">AT</span> <span class="o">%</span><span class="n">I</span><span class="o">*</span> <span class="p">:</span> <span class="n">STRING</span><span class="p">(</span><span class="mi">8</span><span class="p">);</span>

    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>  <span class="s1">&#39;TIIB[R20_DRL_03_E15_EL1122]^IO Outputs^xDREAM_GNZ_Y_OUT&#39;</span><span class="p">}</span>
    <span class="n">xDREAM_GNZ_Y_OUT</span> <span class="n">AT</span> <span class="o">%</span><span class="n">I</span><span class="o">*</span> <span class="p">:</span> <span class="n">BOOL</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>  <span class="s1">&#39;TIIB[R20_DRL_03_E15_EL1122]IO Outputs^xDREAM_GNZ_Y_Ext_OUT&#39;</span><span class="p">}</span>
    <span class="n">xDREAM_GNZ_Y_Ext_OUT</span> <span class="n">AT</span> <span class="o">%</span><span class="n">I</span><span class="o">*</span> <span class="p">:</span> <span class="n">BOOL</span><span class="p">;</span>

    <span class="p">(</span><span class="o">*</span><span class="n">Outputs</span> <span class="n">to</span> <span class="n">DREAM</span> <span class="n">Motion</span><span class="o">*</span><span class="p">)</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>  <span class="s1">&#39;TIIB[R20_DRL_03_E15_EL1122]^IO Inputs^bDREAM_VRC_DP1_OPENED_LS&#39;</span><span class="p">}</span>
    <span class="n">bDREAM_VRC_DP1_OPENED_LS</span> <span class="n">AT</span> <span class="o">%</span><span class="n">Q</span><span class="o">*</span> <span class="p">:</span> <span class="n">BOOL</span><span class="p">;</span>

<span class="n">END_VAR</span>
</pre></div>
</div>
</section>
<section id="gvl-serial-com">
<h2>GVL_Serial_Com<a class="headerlink" href="#gvl-serial-com" title="Link to this heading"></a></h2>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="o">//</span><span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;qualified_only&#39;</span><span class="p">}</span>
<span class="n">VAR_GLOBAL</span>
    <span class="o">//</span><span class="n">COMM</span> <span class="n">FUNCTION</span>
    <span class="n">SerialRXBuffer_DREAM_NC_PTM_01</span>     <span class="p">:</span> <span class="n">ComBuffer</span><span class="p">;</span>
    <span class="n">SerialTXBuffer_DREAM_NC_PTM_01</span>     <span class="p">:</span> <span class="n">ComBuffer</span><span class="p">;</span>
    <span class="n">SerialRXBuffer_DREAM_NC_PTM_02</span>     <span class="p">:</span> <span class="n">ComBuffer</span><span class="p">;</span>
    <span class="n">SerialTXBuffer_DREAM_NC_PTM_02</span>     <span class="p">:</span> <span class="n">ComBuffer</span><span class="p">;</span>
    <span class="n">SerialRXBuffer_DREAM_DP1_PTM_01</span>    <span class="p">:</span> <span class="n">ComBuffer</span><span class="p">;</span>
    <span class="n">SerialTXBuffer_DREAM_DP1_PTM_01</span>    <span class="p">:</span> <span class="n">ComBuffer</span><span class="p">;</span>
    <span class="n">SerialRXBuffer_DREAM_DP2_PTM_01</span>    <span class="p">:</span> <span class="n">ComBuffer</span><span class="p">;</span>
    <span class="n">SerialTXBuffer_DREAM_DP2_PTM_01</span>    <span class="p">:</span> <span class="n">ComBuffer</span><span class="p">;</span>
    <span class="n">SerialRXBuffer_DREAM_DP3_PTM_01</span>    <span class="p">:</span> <span class="n">ComBuffer</span><span class="p">;</span>
    <span class="n">SerialTXBuffer_DREAM_DP3_PTM_01</span>    <span class="p">:</span> <span class="n">ComBuffer</span><span class="p">;</span>
    <span class="n">SerialRXBuffer_DREAM_MC_PTM_01</span>     <span class="p">:</span> <span class="n">ComBuffer</span><span class="p">;</span>
    <span class="n">SerialTXBuffer_DREAM_MC_PTM_01</span>     <span class="p">:</span> <span class="n">ComBuffer</span><span class="p">;</span>
    <span class="n">SerialRXBuffer_DREAM_MC_PTM_02</span>     <span class="p">:</span> <span class="n">ComBuffer</span><span class="p">;</span>
    <span class="n">SerialTXBuffer_DREAM_MC_PTM_02</span>     <span class="p">:</span> <span class="n">ComBuffer</span><span class="p">;</span>
    <span class="n">SerialRXBuffer_DREAM_CAT1_PTM_01</span>   <span class="p">:</span> <span class="n">ComBuffer</span><span class="p">;</span>
    <span class="n">SerialTXBuffer_DREAM_CAT1_PTM_01</span>   <span class="p">:</span> <span class="n">ComBuffer</span><span class="p">;</span>
    <span class="n">SerialRXBuffer_DREAM_CAT2_PTM_01</span>   <span class="p">:</span> <span class="n">ComBuffer</span><span class="p">;</span>
    <span class="n">SerialTXBuffer_DREAM_CAT2_PTM_01</span>   <span class="p">:</span> <span class="n">ComBuffer</span><span class="p">;</span>
    <span class="n">SerialRXBuffer_DREAM_ROUGH2_PTM_01</span> <span class="p">:</span> <span class="n">ComBuffer</span><span class="p">;</span>
    <span class="n">SerialTXBuffer_DREAM_ROUGH2_PTM_01</span> <span class="p">:</span> <span class="n">ComBuffer</span><span class="p">;</span>
    <span class="n">SerialRXBuffer_DREAM_ROUGH2_PTM_02</span> <span class="p">:</span> <span class="n">ComBuffer</span><span class="p">;</span>
    <span class="n">SerialTXBuffer_DREAM_ROUGH2_PTM_02</span> <span class="p">:</span> <span class="n">ComBuffer</span><span class="p">;</span>

    <span class="o">//</span><span class="n">Serial</span> <span class="n">Terminal</span>
    <span class="n">fbSerialLineControl_DREAM_NC_PTM_01</span>     <span class="p">:</span> <span class="n">SerialLineControl</span><span class="p">;</span>
    <span class="n">fbSerialLineControl_DREAM_NC_PTM_02</span>     <span class="p">:</span> <span class="n">SerialLineControl</span><span class="p">;</span>
    <span class="n">fbSerialLineControl_DREAM_DP1_PTM_01</span>    <span class="p">:</span> <span class="n">SerialLineControl</span><span class="p">;</span>
    <span class="n">fbSerialLineControl_DREAM_DP2_PTM_01</span>    <span class="p">:</span> <span class="n">SerialLineControl</span><span class="p">;</span>
    <span class="n">fbSerialLineControl_DREAM_DP3_PTM_01</span>    <span class="p">:</span> <span class="n">SerialLineControl</span><span class="p">;</span>
    <span class="n">fbSerialLineControl_DREAM_MC_PTM_01</span>     <span class="p">:</span> <span class="n">SerialLineControl</span><span class="p">;</span>
    <span class="n">fbSerialLineControl_DREAM_MC_PTM_02</span>     <span class="p">:</span> <span class="n">SerialLineControl</span><span class="p">;</span>
    <span class="n">fbSerialLineControl_DREAM_CAT1_PTM_01</span>   <span class="p">:</span> <span class="n">SerialLineControl</span><span class="p">;</span>
    <span class="n">fbSerialLineControl_DREAM_CAT2_PTM_01</span>   <span class="p">:</span> <span class="n">SerialLineControl</span><span class="p">;</span>
    <span class="n">fbSerialLineControl_DREAM_ROUGH2_PTM_01</span> <span class="p">:</span> <span class="n">SerialLineControl</span><span class="p">;</span>
    <span class="n">fbSerialLineControl_DREAM_ROUGH2_PTM_02</span> <span class="p">:</span> <span class="n">SerialLineControl</span><span class="p">;</span>

    <span class="o">//</span><span class="n">SERIAL</span> <span class="n">IO</span>
    <span class="p">{</span><span class="n">attribute</span>      <span class="s1">&#39;TcLinkTo&#39;</span>      <span class="o">:=</span>      <span class="s1">&#39;.Status:=TIIB[K4S8_DRL_03_E12_EL6021]^COM TxPDO-Map Inputs^Status;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E12_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">0</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E12_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">1</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E12_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">2</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E12_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">3</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E12_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">4</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E12_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">5</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E12_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">6</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E12_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">7</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E12_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">8</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E12_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">9</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E12_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">10</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E12_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">11</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">12</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E12_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">12</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">13</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E12_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">13</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">14</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E12_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">14</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">15</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E12_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">15</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">16</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E12_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">16</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">17</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E12_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">17</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">18</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E12_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">18</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">19</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E12_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">19</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">20</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E12_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">20</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">21</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E12_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">21</span>
    <span class="s1">&#39;}</span>
    <span class="n">stComIn_DREAM_NC_PTM_01</span> <span class="n">AT</span> <span class="o">%</span><span class="n">I</span><span class="o">*</span> <span class="p">:</span> <span class="n">EL6inData22B</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span>   <span class="o">:=</span>      <span class="s1">&#39;.Ctrl:=TIIB[K4S8_DRL_03_E12_EL6021]^COM RxPDO-Map Outputs^Ctrl;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E12_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">0</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E12_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">1</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E12_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">2</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E12_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">3</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E12_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">4</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E12_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">5</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E12_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">6</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E12_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">7</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E12_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">8</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E12_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">9</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E12_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">10</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E12_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">11</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">12</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E12_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">12</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">13</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E12_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">13</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">14</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E12_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">14</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">15</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E12_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">15</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">16</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E12_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">16</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">17</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E12_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">17</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">18</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E12_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">18</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">19</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E12_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">19</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">20</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E12_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">20</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">21</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E12_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">21</span>
    <span class="s1">&#39;}</span>
    <span class="n">stComOut_DREAM_NC_PTM_01</span> <span class="n">AT</span> <span class="o">%</span><span class="n">Q</span><span class="o">*</span> <span class="p">:</span> <span class="n">EL6outData22B</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span>      <span class="s1">&#39;TcLinkTo&#39;</span>      <span class="o">:=</span>      <span class="s1">&#39;.Status:=TIIB[K4S8_DRL_03_E15_EL6021]^COM TxPDO-Map Inputs^Status;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E15_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">0</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E15_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">1</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E15_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">2</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E15_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">3</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E15_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">4</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E15_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">5</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E15_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">6</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E15_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">7</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E15_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">8</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E15_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">9</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E15_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">10</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E15_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">11</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">12</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E15_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">12</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">13</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E15_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">13</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">14</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E15_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">14</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">15</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E15_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">15</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">16</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E15_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">16</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">17</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E15_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">17</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">18</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E15_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">18</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">19</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E15_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">19</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">20</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E15_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">20</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">21</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E15_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">21</span>
    <span class="s1">&#39;}</span>
    <span class="n">stComIn_DREAM_NC_PTM_02</span> <span class="n">AT</span> <span class="o">%</span><span class="n">I</span><span class="o">*</span> <span class="p">:</span> <span class="n">EL6inData22B</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span>   <span class="o">:=</span>      <span class="s1">&#39;.Ctrl:=TIIB[K4S8_DRL_03_E15_EL6021]^COM RxPDO-Map Outputs^Ctrl;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E15_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">0</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E15_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">1</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E15_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">2</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E15_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">3</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E15_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">4</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E15_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">5</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E15_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">6</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E15_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">7</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E15_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">8</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E15_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">9</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E15_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">10</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E15_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">11</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">12</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E15_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">12</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">13</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E15_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">13</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">14</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E15_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">14</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">15</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E15_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">15</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">16</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E15_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">16</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">17</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E15_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">17</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">18</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E15_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">18</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">19</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E15_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">19</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">20</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E15_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">20</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">21</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E15_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">21</span>
    <span class="s1">&#39;}</span>
    <span class="n">stComOut_DREAM_NC_PTM_02</span> <span class="n">AT</span> <span class="o">%</span><span class="n">Q</span><span class="o">*</span> <span class="p">:</span> <span class="n">EL6outData22B</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span>      <span class="s1">&#39;TcLinkTo&#39;</span>      <span class="o">:=</span>      <span class="s1">&#39;.Status:=TIIB[K4S8_DRL_03_E18_EL6021]^COM TxPDO-Map Inputs^Status;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E18_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">0</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E18_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">1</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E18_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">2</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E18_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">3</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E18_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">4</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E18_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">5</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E18_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">6</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E18_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">7</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E18_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">8</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E18_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">9</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E18_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">10</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E18_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">11</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">12</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E18_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">12</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">13</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E18_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">13</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">14</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E18_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">14</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">15</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E18_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">15</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">16</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E18_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">16</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">17</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E18_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">17</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">18</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E18_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">18</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">19</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E18_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">19</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">20</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E18_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">20</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">21</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E18_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">TxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">21</span>
    <span class="s1">&#39;}</span>
    <span class="n">stComIn_DREAM_DP1_PTM_01</span> <span class="n">AT</span> <span class="o">%</span><span class="n">I</span><span class="o">*</span> <span class="p">:</span> <span class="n">EL6inData22B</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span>   <span class="o">:=</span>      <span class="s1">&#39;.Ctrl:=TIIB[K4S8_DRL_03_E18_EL6021]^COM RxPDO-Map Outputs^Ctrl;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E18_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">0</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E18_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">1</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E18_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">2</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E18_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">3</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E18_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">4</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E18_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">5</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E18_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">6</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E18_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">7</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E18_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">8</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E18_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">9</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E18_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">10</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E18_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">11</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">12</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E18_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">12</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">13</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E18_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">13</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">14</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E18_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">14</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">15</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E18_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">15</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">16</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E18_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">16</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">17</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E18_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">17</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">18</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E18_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">18</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">19</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E18_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">19</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">20</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E18_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">20</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">21</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E18_EL6021</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">RxPDO</span><span class="o">-</span><span class="n">Map</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">21</span>
    <span class="s1">&#39;}</span>
    <span class="n">stComOut_DREAM_DP1_PTM_01</span> <span class="n">AT</span> <span class="o">%</span><span class="n">Q</span><span class="o">*</span> <span class="p">:</span> <span class="n">EL6outData22B</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span>      <span class="s1">&#39;TcLinkTo&#39;</span>      <span class="o">:=</span>      <span class="s1">&#39;.Status:=TIIB[R20_DRL_03_E9_EL6001]^COM Inputs^Status;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E9_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">0</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E9_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">1</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E9_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">2</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E9_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">3</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E9_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">4</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E9_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">5</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E9_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">6</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E9_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">7</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E9_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">8</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E9_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">9</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E9_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">10</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E9_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">11</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">12</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E9_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">12</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">13</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E9_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">13</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">14</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E9_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">14</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">15</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E9_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">15</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">16</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E9_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">16</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">17</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E9_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">17</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">18</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E9_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">18</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">19</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E9_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">19</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">20</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E9_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">20</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">21</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E9_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">21</span>
    <span class="s1">&#39;}</span>
    <span class="n">stComIn_DREAM_DP2_PTM_01</span> <span class="n">AT</span> <span class="o">%</span><span class="n">I</span><span class="o">*</span> <span class="p">:</span> <span class="n">EL6inData22B</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span>   <span class="o">:=</span>      <span class="s1">&#39;.Ctrl:=TIIB[R20_DRL_03_E9_EL6001]^COM Outputs^Ctrl;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E9_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">0</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E9_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">1</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E9_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">2</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E9_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">3</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E9_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">4</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E9_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">5</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E9_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">6</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E9_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">7</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E9_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">8</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E9_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">9</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E9_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">10</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E9_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">11</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">12</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E9_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">12</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">13</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E9_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">13</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">14</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E9_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">14</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">15</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E9_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">15</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">16</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E9_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">16</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">17</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E9_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">17</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">18</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E9_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">18</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">19</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E9_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">19</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">20</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E9_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">20</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">21</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E9_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">21</span>
    <span class="s1">&#39;}</span>
    <span class="n">stComOut_DREAM_DP2_PTM_01</span> <span class="n">AT</span> <span class="o">%</span><span class="n">Q</span><span class="o">*</span> <span class="p">:</span> <span class="n">EL6outData22B</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span>      <span class="s1">&#39;TcLinkTo&#39;</span>      <span class="o">:=</span>      <span class="s1">&#39;.Status:=TIIB[R20_DRL_03_E10_EL6001]^COM Inputs^Status;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E10_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">0</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E10_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">1</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E10_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">2</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E10_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">3</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E10_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">4</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E10_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">5</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E10_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">6</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E10_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">7</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E10_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">8</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E10_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">9</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E10_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">10</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E10_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">11</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">12</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E10_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">12</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">13</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E10_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">13</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">14</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E10_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">14</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">15</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E10_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">15</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">16</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E10_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">16</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">17</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E10_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">17</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">18</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E10_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">18</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">19</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E10_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">19</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">20</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E10_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">20</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">21</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E10_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">21</span>
    <span class="s1">&#39;}</span>
    <span class="n">stComIn_DREAM_DP3_PTM_01</span> <span class="n">AT</span> <span class="o">%</span><span class="n">I</span><span class="o">*</span> <span class="p">:</span> <span class="n">EL6inData22B</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span>   <span class="o">:=</span>      <span class="s1">&#39;.Ctrl:=TIIB[R20_DRL_03_E10_EL6001]^COM Outputs^Ctrl;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E10_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">0</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E10_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">1</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E10_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">2</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E10_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">3</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E10_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">4</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E10_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">5</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E10_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">6</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E10_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">7</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E10_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">8</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E10_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">9</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E10_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">10</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E10_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">11</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">12</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E10_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">12</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">13</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E10_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">13</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">14</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E10_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">14</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">15</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E10_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">15</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">16</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E10_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">16</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">17</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E10_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">17</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">18</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E10_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">18</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">19</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E10_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">19</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">20</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E10_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">20</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">21</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E10_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">21</span>
    <span class="s1">&#39;}</span>
    <span class="n">stComOut_DREAM_DP3_PTM_01</span> <span class="n">AT</span> <span class="o">%</span><span class="n">Q</span><span class="o">*</span> <span class="p">:</span> <span class="n">EL6outData22B</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span>      <span class="s1">&#39;TcLinkTo&#39;</span>      <span class="o">:=</span>      <span class="s1">&#39;.Status:=TIIB[R20_DRL_03_E11_EL6001]^COM Inputs^Status;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E11_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">0</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E11_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">1</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E11_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">2</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E11_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">3</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E11_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">4</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E11_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">5</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E11_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">6</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E11_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">7</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E11_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">8</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E11_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">9</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E11_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">10</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E11_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">11</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">12</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E11_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">12</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">13</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E11_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">13</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">14</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E11_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">14</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">15</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E11_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">15</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">16</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E11_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">16</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">17</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E11_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">17</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">18</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E11_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">18</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">19</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E11_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">19</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">20</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E11_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">20</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">21</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E11_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">21</span>
    <span class="s1">&#39;}</span>
    <span class="n">stComIn_DREAM_MC_PTM_01</span> <span class="n">AT</span> <span class="o">%</span><span class="n">I</span><span class="o">*</span> <span class="p">:</span> <span class="n">EL6inData22B</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span>   <span class="o">:=</span>      <span class="s1">&#39;.Ctrl:=TIIB[R20_DRL_03_E11_EL6001]^COM Outputs^Ctrl;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E11_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">0</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E11_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">1</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E11_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">2</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E11_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">3</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E11_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">4</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E11_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">5</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E11_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">6</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E11_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">7</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E11_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">8</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E11_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">9</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E11_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">10</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E11_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">11</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">12</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E11_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">12</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">13</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E11_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">13</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">14</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E11_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">14</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">15</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E11_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">15</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">16</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E11_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">16</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">17</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E11_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">17</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">18</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E11_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">18</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">19</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E11_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">19</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">20</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E11_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">20</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">21</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E11_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">21</span>
    <span class="s1">&#39;}</span>
    <span class="n">stComOut_DREAM_MC_PTM_01</span> <span class="n">AT</span> <span class="o">%</span><span class="n">Q</span><span class="o">*</span> <span class="p">:</span> <span class="n">EL6outData22B</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span>      <span class="s1">&#39;TcLinkTo&#39;</span>      <span class="o">:=</span>      <span class="s1">&#39;.Status:=TIIB[R20_DRL_03_E12_EL6001]^COM Inputs^Status;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E12_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">0</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E12_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">1</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E12_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">2</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E12_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">3</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E12_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">4</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E12_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">5</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E12_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">6</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E12_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">7</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E12_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">8</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E12_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">9</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E12_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">10</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E12_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">11</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">12</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E12_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">12</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">13</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E12_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">13</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">14</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E12_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">14</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">15</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E12_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">15</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">16</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E12_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">16</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">17</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E12_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">17</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">18</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E12_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">18</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">19</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E12_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">19</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">20</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E12_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">20</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">21</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E12_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">21</span>
    <span class="s1">&#39;}</span>
    <span class="n">stComIn_DREAM_MC_PTM_02</span> <span class="n">AT</span> <span class="o">%</span><span class="n">I</span><span class="o">*</span> <span class="p">:</span> <span class="n">EL6inData22B</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span>   <span class="o">:=</span>      <span class="s1">&#39;.Ctrl:=TIIB[R20_DRL_03_E12_EL6001]^COM Outputs^Ctrl;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E12_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">0</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E12_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">1</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E12_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">2</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E12_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">3</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E12_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">4</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E12_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">5</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E12_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">6</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E12_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">7</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E12_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">8</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E12_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">9</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E12_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">10</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E12_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">11</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">12</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E12_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">12</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">13</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E12_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">13</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">14</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E12_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">14</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">15</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E12_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">15</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">16</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E12_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">16</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">17</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E12_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">17</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">18</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E12_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">18</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">19</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E12_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">19</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">20</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E12_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">20</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">21</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E12_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">21</span>
    <span class="s1">&#39;}</span>
    <span class="n">stComOut_DREAM_MC_PTM_02</span> <span class="n">AT</span> <span class="o">%</span><span class="n">Q</span><span class="o">*</span> <span class="p">:</span> <span class="n">EL6outData22B</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span>      <span class="s1">&#39;TcLinkTo&#39;</span>      <span class="o">:=</span>      <span class="s1">&#39;.Status:=TIIB[K4S8_DRL_04_E7_EL6001]^COM Inputs^Status;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E7_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">0</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E7_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">1</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E7_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">2</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E7_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">3</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E7_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">4</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E7_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">5</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E7_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">6</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E7_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">7</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E7_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">8</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E7_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">9</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E7_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">10</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E7_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">11</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">12</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E7_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">12</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">13</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E7_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">13</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">14</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E7_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">14</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">15</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E7_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">15</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">16</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E7_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">16</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">17</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E7_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">17</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">18</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E7_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">18</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">19</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E7_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">19</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">20</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E7_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">20</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">21</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E7_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">21</span>
    <span class="s1">&#39;}</span>
    <span class="n">stComIn_DREAM_CAT1_PTM_01</span> <span class="n">AT</span> <span class="o">%</span><span class="n">I</span><span class="o">*</span> <span class="p">:</span> <span class="n">EL6inData22B</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span>   <span class="o">:=</span>      <span class="s1">&#39;.Ctrl:=TIIB[K4S8_DRL_04_E7_EL6001]^COM Outputs^Ctrl;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E7_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">0</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E7_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">1</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E7_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">2</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E7_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">3</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E7_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">4</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E7_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">5</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E7_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">6</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E7_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">7</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E7_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">8</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E7_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">9</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E7_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">10</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E7_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">11</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">12</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E7_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">12</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">13</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E7_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">13</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">14</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E7_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">14</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">15</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E7_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">15</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">16</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E7_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">16</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">17</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E7_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">17</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">18</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E7_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">18</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">19</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E7_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">19</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">20</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E7_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">20</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">21</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E7_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">21</span>
    <span class="s1">&#39;}</span>
    <span class="n">stComOut_DREAM_CAT1_PTM_01</span> <span class="n">AT</span> <span class="o">%</span><span class="n">Q</span><span class="o">*</span> <span class="p">:</span> <span class="n">EL6outData22B</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span>      <span class="s1">&#39;TcLinkTo&#39;</span>      <span class="o">:=</span>      <span class="s1">&#39;.Status:=TIIB[K4S8_DRL_04_E8_EL6001]^COM Inputs^Status;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E8_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">0</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E8_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">1</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E8_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">2</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E8_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">3</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E8_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">4</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E8_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">5</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E8_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">6</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E8_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">7</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E8_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">8</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E8_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">9</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E8_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">10</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E8_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">11</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">12</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E8_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">12</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">13</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E8_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">13</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">14</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E8_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">14</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">15</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E8_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">15</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">16</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E8_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">16</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">17</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E8_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">17</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">18</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E8_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">18</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">19</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E8_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">19</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">20</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E8_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">20</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">21</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E8_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">21</span>
    <span class="s1">&#39;}</span>
    <span class="n">stComIn_DREAM_CAT2_PTM_01</span> <span class="n">AT</span> <span class="o">%</span><span class="n">I</span><span class="o">*</span> <span class="p">:</span> <span class="n">EL6inData22B</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span>   <span class="o">:=</span>      <span class="s1">&#39;.Ctrl:=TIIB[K4S8_DRL_04_E8_EL6001]^COM Outputs^Ctrl;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E8_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">0</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E8_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">1</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E8_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">2</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E8_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">3</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E8_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">4</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E8_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">5</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E8_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">6</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E8_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">7</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E8_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">8</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E8_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">9</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E8_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">10</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E8_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">11</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">12</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E8_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">12</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">13</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E8_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">13</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">14</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E8_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">14</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">15</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E8_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">15</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">16</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E8_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">16</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">17</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E8_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">17</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">18</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E8_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">18</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">19</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E8_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">19</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">20</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E8_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">20</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">21</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E8_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">21</span>
    <span class="s1">&#39;}</span>
    <span class="n">stComOut_DREAM_CAT2_PTM_01</span> <span class="n">AT</span> <span class="o">%</span><span class="n">Q</span><span class="o">*</span> <span class="p">:</span> <span class="n">EL6outData22B</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span>      <span class="s1">&#39;TcLinkTo&#39;</span>      <span class="o">:=</span>      <span class="s1">&#39;.Status:=TIIB[K4S8_DRL_04_E6_EL6001]^COM Inputs^Status;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E6_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">0</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E6_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">1</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E6_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">2</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E6_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">3</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E6_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">4</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E6_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">5</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E6_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">6</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E6_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">7</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E6_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">8</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E6_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">9</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E6_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">10</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E6_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">11</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">12</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E6_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">12</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">13</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E6_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">13</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">14</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E6_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">14</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">15</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E6_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">15</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">16</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E6_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">16</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">17</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E6_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">17</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">18</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E6_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">18</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">19</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E6_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">19</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">20</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E6_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">20</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">21</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E6_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">21</span>
    <span class="s1">&#39;}</span>
    <span class="n">stComIn_DREAM_ROUGH2_PTM_01</span> <span class="n">AT</span> <span class="o">%</span><span class="n">I</span><span class="o">*</span> <span class="p">:</span> <span class="n">EL6inData22B</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span>   <span class="o">:=</span>      <span class="s1">&#39;.Ctrl:=TIIB[K4S8_DRL_04_E6_EL6001]^COM Outputs^Ctrl;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E6_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">0</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E6_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">1</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E6_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">2</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E6_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">3</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E6_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">4</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E6_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">5</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E6_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">6</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E6_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">7</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E6_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">8</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E6_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">9</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E6_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">10</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E6_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">11</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">12</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E6_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">12</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">13</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E6_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">13</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">14</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E6_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">14</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">15</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E6_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">15</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">16</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E6_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">16</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">17</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E6_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">17</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">18</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E6_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">18</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">19</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E6_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">19</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">20</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E6_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">20</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">21</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E6_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">21</span>
    <span class="s1">&#39;}</span>
    <span class="n">stComOut_DREAM_ROUGH2_PTM_01</span> <span class="n">AT</span> <span class="o">%</span><span class="n">Q</span><span class="o">*</span> <span class="p">:</span> <span class="n">EL6outData22B</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span>      <span class="s1">&#39;TcLinkTo&#39;</span>      <span class="o">:=</span>      <span class="s1">&#39;.Status:=TIIB[K4S8_DRL_04_E17_EL6001]^COM Inputs^Status;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E17_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">0</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E17_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">1</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E17_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">2</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E17_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">3</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E17_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">4</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E17_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">5</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E17_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">6</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E17_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">7</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E17_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">8</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E17_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">9</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E17_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">10</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E17_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">11</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">12</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E17_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">12</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">13</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E17_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">13</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">14</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E17_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">14</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">15</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E17_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">15</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">16</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E17_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">16</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">17</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E17_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">17</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">18</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E17_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">18</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">19</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E17_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">19</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">20</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E17_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">20</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">21</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E17_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Inputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">In</span> <span class="mi">21</span>
    <span class="s1">&#39;}</span>
    <span class="n">stComIn_DREAM_ROUGH2_PTM_02</span> <span class="n">AT</span> <span class="o">%</span><span class="n">I</span><span class="o">*</span> <span class="p">:</span> <span class="n">EL6inData22B</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span>   <span class="o">:=</span>      <span class="s1">&#39;.Ctrl:=TIIB[K4S8_DRL_04_E17_EL6001]^COM Outputs^Ctrl;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E17_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">0</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E17_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">1</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E17_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">2</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E17_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">3</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E17_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">4</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E17_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">5</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E17_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">6</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E17_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">7</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E17_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">8</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E17_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">9</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E17_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">10</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E17_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">11</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">12</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E17_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">12</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">13</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E17_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">13</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">14</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E17_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">14</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">15</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E17_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">15</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">16</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E17_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">16</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">17</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E17_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">17</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">18</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E17_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">18</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">19</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E17_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">19</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">20</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E17_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">20</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">D</span><span class="p">[</span><span class="mi">21</span><span class="p">]</span><span class="o">:=</span><span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E17_EL6001</span><span class="p">]</span><span class="o">^</span><span class="n">COM</span> <span class="n">Outputs</span><span class="o">^</span><span class="n">Data</span> <span class="n">Out</span> <span class="mi">21</span>
    <span class="s1">&#39;}</span>
    <span class="n">stComOut_DREAM_ROUGH2_PTM_02</span> <span class="n">AT</span> <span class="o">%</span><span class="n">Q</span><span class="o">*</span> <span class="p">:</span> <span class="n">EL6outData22B</span><span class="p">;</span>
<span class="n">END_VAR</span>
</pre></div>
</div>
</section>
<section id="gvl-tc">
<h2>GVL_TC<a class="headerlink" href="#gvl-tc" title="Link to this heading"></a></h2>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">VAR_GLOBAL</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>        <span class="s1">&#39;.iRaw                  :=      TIIB[K4S8_DRL_03_E22_EL3314]^TC Inputs Channel 1^Value;</span>
                                 <span class="o">.</span><span class="n">bError</span>            <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E22_EL3314</span><span class="p">]</span><span class="o">^</span><span class="n">TC</span> <span class="n">Inputs</span> <span class="n">Channel</span> <span class="mi">1</span><span class="o">^</span><span class="n">Error</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">bUnderrange</span>       <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E22_EL3314</span><span class="p">]</span><span class="o">^</span><span class="n">TC</span> <span class="n">Inputs</span> <span class="n">Channel</span> <span class="mi">1</span><span class="o">^</span><span class="n">Underrange</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">bOverrange</span>        <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E22_EL3314</span><span class="p">]</span><span class="o">^</span><span class="n">TC</span> <span class="n">Inputs</span> <span class="n">Channel</span> <span class="mi">1</span><span class="o">^</span><span class="n">Overrange</span>
    <span class="s1">&#39;}</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span> <span class="s1">&#39; pv: DREAM:STC:01&#39;</span><span class="p">}</span>
    <span class="n">TC_01</span> <span class="p">:</span> <span class="n">FB_TempSensor</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>        <span class="s1">&#39;.iRaw                  :=      TIIB[K4S8_DRL_03_E22_EL3314]^TC Inputs Channel 2^Value;</span>
                                 <span class="o">.</span><span class="n">bError</span>            <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E22_EL3314</span><span class="p">]</span><span class="o">^</span><span class="n">TC</span> <span class="n">Inputs</span> <span class="n">Channel</span> <span class="mi">2</span><span class="o">^</span><span class="n">Status</span><span class="o">^</span><span class="n">Error</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">bUnderrange</span>       <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E22_EL3314</span><span class="p">]</span><span class="o">^</span><span class="n">TC</span> <span class="n">Inputs</span> <span class="n">Channel</span> <span class="mi">2</span><span class="o">^</span><span class="n">Status</span><span class="o">^</span><span class="n">Underrange</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">bOverrange</span>        <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E22_EL3314</span><span class="p">]</span><span class="o">^</span><span class="n">TC</span> <span class="n">Inputs</span> <span class="n">Channel</span> <span class="mi">2</span><span class="o">^</span><span class="n">Status</span><span class="o">^</span><span class="n">Overrange</span>
    <span class="s1">&#39;}</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span> <span class="s1">&#39; pv: DREAM:STC:02&#39;</span><span class="p">}</span>
    <span class="n">TC_02</span> <span class="p">:</span> <span class="n">FB_TempSensor</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>        <span class="s1">&#39;.iRaw                  :=      TIIB[K4S8_DRL_03_E22_EL3314]^TC Inputs Channel 3^Value;</span>
                                 <span class="o">.</span><span class="n">bError</span>            <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E22_EL3314</span><span class="p">]</span><span class="o">^</span><span class="n">TC</span> <span class="n">Inputs</span> <span class="n">Channel</span> <span class="mi">3</span><span class="o">^</span><span class="n">Status</span><span class="o">^</span><span class="n">Error</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">bUnderrange</span>       <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E22_EL3314</span><span class="p">]</span><span class="o">^</span><span class="n">TC</span> <span class="n">Inputs</span> <span class="n">Channel</span> <span class="mi">3</span><span class="o">^</span><span class="n">Status</span><span class="o">^</span><span class="n">Underrange</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">bOverrange</span>        <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E22_EL3314</span><span class="p">]</span><span class="o">^</span><span class="n">TC</span> <span class="n">Inputs</span> <span class="n">Channel</span> <span class="mi">3</span><span class="o">^</span><span class="n">Status</span><span class="o">^</span><span class="n">Overrange</span>
    <span class="s1">&#39;}</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span> <span class="s1">&#39; pv: DREAM:STC:03&#39;</span><span class="p">}</span>
    <span class="n">TC_03</span> <span class="p">:</span> <span class="n">FB_TempSensor</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>        <span class="s1">&#39;.iRaw                  :=      TIIB[K4S8_DRL_03_E22_EL3314]^TC Inputs Channel 4^Value;</span>
                                 <span class="o">.</span><span class="n">bError</span>            <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E22_EL3314</span><span class="p">]</span><span class="o">^</span><span class="n">TC</span> <span class="n">Inputs</span> <span class="n">Channel</span> <span class="mi">4</span><span class="o">^</span><span class="n">Status</span><span class="o">^</span><span class="n">Error</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">bUnderrange</span>       <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E22_EL3314</span><span class="p">]</span><span class="o">^</span><span class="n">TC</span> <span class="n">Inputs</span> <span class="n">Channel</span> <span class="mi">4</span><span class="o">^</span><span class="n">Status</span><span class="o">^</span><span class="n">Underrange</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">bOverrange</span>        <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E22_EL3314</span><span class="p">]</span><span class="o">^</span><span class="n">TC</span> <span class="n">Inputs</span> <span class="n">Channel</span> <span class="mi">4</span><span class="o">^</span><span class="n">Status</span><span class="o">^</span><span class="n">Overrange</span>
    <span class="s1">&#39;}</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span> <span class="s1">&#39; pv: DREAM:STC:04&#39;</span><span class="p">}</span>
    <span class="n">TC_04</span> <span class="p">:</span> <span class="n">FB_TempSensor</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>        <span class="s1">&#39;.iRaw                  :=      TIIB[K4S8_DRL_03_E23_EL3314]^TC Inputs Channel 1^Value;</span>
                                 <span class="o">.</span><span class="n">bError</span>            <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E23_EL3314</span><span class="p">]</span><span class="o">^</span><span class="n">TC</span> <span class="n">Inputs</span> <span class="n">Channel</span> <span class="mi">1</span><span class="o">^</span><span class="n">Error</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">bUnderrange</span>       <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E23_EL3314</span><span class="p">]</span><span class="o">^</span><span class="n">TC</span> <span class="n">Inputs</span> <span class="n">Channel</span> <span class="mi">1</span><span class="o">^</span><span class="n">Underrange</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">bOverrange</span>        <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E23_EL3314</span><span class="p">]</span><span class="o">^</span><span class="n">TC</span> <span class="n">Inputs</span> <span class="n">Channel</span> <span class="mi">1</span><span class="o">^</span><span class="n">Overrange</span>
    <span class="s1">&#39;}</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span> <span class="s1">&#39; pv: DREAM:STC:05&#39;</span><span class="p">}</span>
    <span class="n">TC_05</span> <span class="p">:</span> <span class="n">FB_TempSensor</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>        <span class="s1">&#39;.iRaw                  :=      TIIB[K4S8_DRL_03_E23_EL3314]^TC Inputs Channel 2^Value;</span>
                                 <span class="o">.</span><span class="n">bError</span>            <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E23_EL3314</span><span class="p">]</span><span class="o">^</span><span class="n">TC</span> <span class="n">Inputs</span> <span class="n">Channel</span> <span class="mi">2</span><span class="o">^</span><span class="n">Status</span><span class="o">^</span><span class="n">Error</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">bUnderrange</span>       <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E23_EL3314</span><span class="p">]</span><span class="o">^</span><span class="n">TC</span> <span class="n">Inputs</span> <span class="n">Channel</span> <span class="mi">2</span><span class="o">^</span><span class="n">Status</span><span class="o">^</span><span class="n">Underrange</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">bOverrange</span>        <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E23_EL3314</span><span class="p">]</span><span class="o">^</span><span class="n">TC</span> <span class="n">Inputs</span> <span class="n">Channel</span> <span class="mi">2</span><span class="o">^</span><span class="n">Status</span><span class="o">^</span><span class="n">Overrange</span>
    <span class="s1">&#39;}</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span> <span class="s1">&#39; pv: DREAM:STC:06&#39;</span><span class="p">}</span>
    <span class="n">TC_06</span> <span class="p">:</span> <span class="n">FB_TempSensor</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>        <span class="s1">&#39;.iRaw                  :=      TIIB[K4S8_DRL_03_E23_EL3314]^TC Inputs Channel 3^Value;</span>
                                 <span class="o">.</span><span class="n">bError</span>            <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E23_EL3314</span><span class="p">]</span><span class="o">^</span><span class="n">TC</span> <span class="n">Inputs</span> <span class="n">Channel</span> <span class="mi">3</span><span class="o">^</span><span class="n">Status</span><span class="o">^</span><span class="n">Error</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">bUnderrange</span>       <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E23_EL3314</span><span class="p">]</span><span class="o">^</span><span class="n">TC</span> <span class="n">Inputs</span> <span class="n">Channel</span> <span class="mi">3</span><span class="o">^</span><span class="n">Status</span><span class="o">^</span><span class="n">Underrange</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">bOverrange</span>        <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E23_EL3314</span><span class="p">]</span><span class="o">^</span><span class="n">TC</span> <span class="n">Inputs</span> <span class="n">Channel</span> <span class="mi">3</span><span class="o">^</span><span class="n">Status</span><span class="o">^</span><span class="n">Overrange</span>
    <span class="s1">&#39;}</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span> <span class="s1">&#39; pv: DREAM:STC:07&#39;</span><span class="p">}</span>
    <span class="n">TC_07</span> <span class="p">:</span> <span class="n">FB_TempSensor</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>        <span class="s1">&#39;.iRaw                  :=      TIIB[K4S8_DRL_03_E23_EL3314]^TC Inputs Channel 4^Value;</span>
                                 <span class="o">.</span><span class="n">bError</span>            <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E23_EL3314</span><span class="p">]</span><span class="o">^</span><span class="n">TC</span> <span class="n">Inputs</span> <span class="n">Channel</span> <span class="mi">4</span><span class="o">^</span><span class="n">Status</span><span class="o">^</span><span class="n">Error</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">bUnderrange</span>       <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E23_EL3314</span><span class="p">]</span><span class="o">^</span><span class="n">TC</span> <span class="n">Inputs</span> <span class="n">Channel</span> <span class="mi">4</span><span class="o">^</span><span class="n">Status</span><span class="o">^</span><span class="n">Underrange</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">bOverrange</span>        <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E23_EL3314</span><span class="p">]</span><span class="o">^</span><span class="n">TC</span> <span class="n">Inputs</span> <span class="n">Channel</span> <span class="mi">4</span><span class="o">^</span><span class="n">Status</span><span class="o">^</span><span class="n">Overrange</span>
    <span class="s1">&#39;}</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span> <span class="s1">&#39; pv: DREAM:STC:08&#39;</span><span class="p">}</span>
    <span class="n">TC_08</span> <span class="p">:</span> <span class="n">FB_TempSensor</span><span class="p">;</span>
<span class="n">END_VAR</span>
</pre></div>
</div>
</section>
<section id="gvl-vac-gauges">
<h2>GVL_VAC_GAUGES<a class="headerlink" href="#gvl-vac-gauges" title="Link to this heading"></a></h2>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="o">//</span><span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;qualified_only&#39;</span><span class="p">}</span>
<span class="n">VAR_GLOBAL</span>
    <span class="p">(</span><span class="o">*</span><span class="n">Nozzle</span> <span class="n">Chamber</span> <span class="n">GPI</span><span class="o">*</span><span class="p">)</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span><span class="s1">&#39; pv: DREAM:NC:GPI:01&#39;</span><span class="p">}</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>        <span class="s1">&#39;.i_iPRESS_R    :=      TIIB[K4S8_DRL_03_E6_EL3174-0002]^AI Standard Channel 1^Value&#39;</span><span class="p">}</span>
    <span class="n">DREAM_NC_GPI_01</span> <span class="p">:</span> <span class="n">FB_CVM201</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>        <span class="s1">&#39;.i_iPRESS_R            :=      TIIB[K4S8_DRL_03_E5_EL3174-0002]^AI Standard Channel 1^Value;</span>
                                 <span class="o">.</span><span class="n">i_xHV_ON</span>                  <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E4_EL1084</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">3</span><span class="o">^</span><span class="n">Input</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">q_xHV_DIS</span>                 <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E1_EL2624</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">1</span><span class="o">^</span><span class="n">Output</span>
    <span class="s1">&#39;}</span>

    <span class="p">(</span><span class="o">*</span><span class="n">Nozzle</span> <span class="n">Chamber</span> <span class="n">GCC</span><span class="o">*</span><span class="p">)</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span><span class="s1">&#39; pv: DREAM:NC:GCC:01&#39;</span><span class="p">}</span>
    <span class="n">DREAM_NC_GCC_01</span><span class="p">:</span> <span class="n">FB_CCM501</span><span class="p">;</span>

    <span class="p">(</span><span class="o">*</span><span class="n">DP1</span> <span class="n">GHC</span><span class="o">*</span><span class="p">)</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>        <span class="s1">&#39;.i_iPRESS_R            :=      TIIB[K4S8_DRL_03_E5_EL3174-0002]^AI Standard Channel 2^Value;</span>
                                 <span class="o">.</span><span class="n">i_xHV_ON</span>                  <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E4_EL1084</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">4</span><span class="o">^</span><span class="n">Input</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">q_xHV_DIS</span>                 <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E1_EL2624</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">2</span><span class="o">^</span><span class="n">Output</span>
    <span class="s1">&#39;}</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span><span class="s1">&#39; pv: DREAM:DP1:GHC:01&#39;</span><span class="p">}</span>
    <span class="n">DREAM_DP1_GHC_01</span> <span class="p">:</span> <span class="n">FB_IMG401</span><span class="p">;</span>

    <span class="p">(</span><span class="o">*</span><span class="n">DP1</span> <span class="n">GPI</span><span class="o">*</span><span class="p">)</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span><span class="s1">&#39; pv: DREAM:DP1:GPI:01&#39;</span><span class="p">}</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>        <span class="s1">&#39;.i_iPRESS_R    :=      TIIB[K4S8_DRL_03_E6_EL3174-0002]^AI Standard Channel 2^Value&#39;</span><span class="p">}</span>
    <span class="n">DREAM_DP1_GPI_01</span> <span class="p">:</span> <span class="n">FB_CVM201</span><span class="p">;</span>

    <span class="p">(</span><span class="o">*</span><span class="n">DP2</span> <span class="n">GHC</span><span class="o">*</span><span class="p">)</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>        <span class="s1">&#39;.i_iPRESS_R            :=      TIIB[K4S8_DRL_03_E5_EL3174-0002]^AI Standard Channel 3^Value;</span>
                                 <span class="o">.</span><span class="n">i_xHV_ON</span>                  <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E4_EL1084</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">1</span><span class="o">^</span><span class="n">Input</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">q_xHV_DIS</span>                 <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E1_EL2624</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">3</span><span class="o">^</span><span class="n">Output</span>
    <span class="s1">&#39;}</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span><span class="s1">&#39; pv: DREAM:DP2:GHC:01&#39;</span><span class="p">}</span>
    <span class="n">DREAM_DP2_GHC_01</span> <span class="p">:</span> <span class="n">FB_IMG401</span><span class="p">;</span>

    <span class="p">(</span><span class="o">*</span><span class="n">DP3</span> <span class="n">GHC</span><span class="o">*</span><span class="p">)</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>        <span class="s1">&#39;.i_iPRESS_R            :=      TIIB[K4S8_DRL_03_E5_EL3174-0002]^AI Standard Channel 4^Value;</span>
                                 <span class="o">.</span><span class="n">i_xHV_ON</span>                  <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E4_EL1084</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">2</span><span class="o">^</span><span class="n">Input</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">q_xHV_DIS</span>                 <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E1_EL2624</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">4</span><span class="o">^</span><span class="n">Output</span>
    <span class="s1">&#39;}</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span><span class="s1">&#39; pv: DREAM:DP3:GHC:01&#39;</span><span class="p">}</span>
    <span class="n">DREAM_DP3_GHC_01</span> <span class="p">:</span> <span class="n">FB_IMG401</span><span class="p">;</span>

    <span class="p">(</span><span class="o">*</span><span class="n">MC</span> <span class="n">HOT</span> <span class="n">CATHODE</span> <span class="n">GUAGE</span><span class="o">*</span><span class="p">)</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>        <span class="s1">&#39;.i_iPRESS_R_CH1        :=      TIIB[R03_DRL_01_E3_EL3174-0002]^AI Standard Channel 1^Value;</span>
                                 <span class="o">.</span><span class="n">i_iPRESS_R_CH2</span>    <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">R03_DRL_01_E3_EL3174</span><span class="o">-</span><span class="mi">0002</span><span class="p">]</span><span class="o">^</span><span class="n">AI</span> <span class="n">Standard</span> <span class="n">Channel</span> <span class="mi">2</span><span class="o">^</span><span class="n">Value</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">i_xHV_ON</span>                  <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">R03_DRL_01_E1_EL1004</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">1</span><span class="o">^</span><span class="n">Input</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">i_xCH2_SEL</span>                <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">R03_DRL_01_E1_EL1004</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">2</span><span class="o">^</span><span class="n">Input</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">i_xERR_CH1</span>                <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">R03_DRL_01_E1_EL1004</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">3</span><span class="o">^</span><span class="n">Input</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">i_xERR_CH2</span>                <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">R03_DRL_01_E1_EL1004</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">4</span><span class="o">^</span><span class="n">Input</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">q_xHV_DIS_CH1</span>             <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">R03_DRL_01_E2_EL2624</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">1</span><span class="o">^</span><span class="n">Output</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">q_xHV_DIS_CH2</span>             <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">R03_DRL_01_E2_EL2624</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">2</span><span class="o">^</span><span class="n">Output</span>
    <span class="s1">&#39;}</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span><span class="s1">&#39; pv: DREAM:MC:GHC&#39;</span><span class="p">}</span>
    <span class="n">DREAM_MC_GHC</span> <span class="p">:</span> <span class="n">FB_IE514</span><span class="p">;</span>

    <span class="o">//</span><span class="n">main</span> <span class="n">chamber</span> <span class="k">global</span> <span class="n">gauge</span> <span class="n">structure</span> <span class="o">-</span> <span class="n">updated</span> <span class="n">based</span> <span class="n">on</span> <span class="n">hot</span> <span class="n">cahtode</span> <span class="ow">is</span> <span class="n">selected</span> <span class="ow">or</span> <span class="n">use</span> <span class="n">pirani</span> <span class="k">if</span> <span class="n">both</span> <span class="n">hot</span> <span class="n">cathode</span> <span class="n">gauges</span> <span class="n">are</span> <span class="n">off</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span><span class="s1">&#39; pv: DREAM:MC:GAUGE:01&#39;</span><span class="p">}</span>
    <span class="n">stDREAM_MC_GAUGE</span> <span class="p">:</span> <span class="n">ST_VG</span><span class="p">;</span>

    <span class="o">//</span><span class="n">main</span> <span class="n">chamber</span> <span class="n">GHC</span> <span class="n">gauge</span> <span class="n">structure</span> <span class="o">-</span> <span class="n">updated</span> <span class="n">based</span> <span class="n">on</span> <span class="n">which</span> <span class="n">channel</span> <span class="n">selected</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">leybold</span> <span class="n">hot</span> <span class="n">cathode</span> <span class="n">gauge</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span><span class="s1">&#39; pv: DREAM:MC:GHC:GAUGE:01&#39;</span><span class="p">}</span>
    <span class="n">stDREAM_MC_GHC_GAUGE</span> <span class="p">:</span> <span class="n">ST_VG</span><span class="p">;</span>

    <span class="o">//</span><span class="n">CAT1</span> <span class="n">chamber</span> <span class="k">global</span> <span class="n">gauge</span> <span class="n">structure</span> <span class="o">-</span> <span class="n">updated</span> <span class="n">based</span> <span class="n">on</span>  <span class="n">hot</span> <span class="n">cahtode</span> <span class="ow">is</span> <span class="n">selected</span> <span class="ow">or</span> <span class="n">use</span> <span class="n">pirani</span> <span class="k">if</span> <span class="n">both</span> <span class="n">hot</span> <span class="n">cathode</span> <span class="n">gauges</span> <span class="n">are</span> <span class="n">off</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span><span class="s1">&#39; pv: DREAM:CAT1:GAUGE:01&#39;</span><span class="p">}</span>
    <span class="n">stDREAM_CAT1_GAUGE</span> <span class="p">:</span> <span class="n">ST_VG</span><span class="p">;</span>

    <span class="p">(</span><span class="o">*</span><span class="n">MC</span> <span class="n">GPI</span><span class="o">*</span><span class="p">)</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>        <span class="s1">&#39;.i_iPRESS_R    :=      TIIB[K4S8_DRL_04_E16_EL3174-0002]^AI Standard Channel 1^Value&#39;</span><span class="p">}</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span> <span class="s1">&#39;pv: DREAM:MC:GPI:01&#39;</span><span class="p">}</span>
    <span class="n">DREAM_MC_GPI_01</span> <span class="p">:</span> <span class="n">FB_MKS275</span><span class="p">;</span>

    <span class="p">(</span><span class="o">*</span><span class="n">CATCHER</span> <span class="mi">1</span><span class="o">*</span><span class="p">)</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>        <span class="s1">&#39;    .i_iPRESS_R                :=      TIIB[K4S8_DRL_04_E16_EL3174-0002]^AI Standard Channel 2^Value;</span>
                                     <span class="o">.</span><span class="n">i_xHV_ON</span>                      <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E15_EL1084</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">1</span><span class="o">^</span><span class="n">Input</span><span class="p">;</span>
                                     <span class="o">.</span><span class="n">q_xHV_DIS</span>                     <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E14_EL2624</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">1</span><span class="o">^</span><span class="n">Output</span>
    <span class="s1">&#39;}</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span><span class="s1">&#39; pv: DREAM:CAT1:GHC:01&#39;</span><span class="p">}</span>
    <span class="n">DREAM_CAT1_GHC_01</span> <span class="p">:</span> <span class="n">FB_IMG401</span><span class="p">;</span>

    <span class="p">(</span><span class="o">*</span><span class="n">CATCHER</span> <span class="mi">2</span><span class="o">*</span><span class="p">)</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>        <span class="s1">&#39;    .i_iPRESS_R                :=      TIIB[K4S8_DRL_04_E16_EL3174-0002]^AI Standard Channel 3^Value;</span>
                                     <span class="o">.</span><span class="n">i_xHV_ON</span>                      <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E15_EL1084</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">2</span><span class="o">^</span><span class="n">Input</span><span class="p">;</span>
                                     <span class="o">.</span><span class="n">q_xHV_DIS</span>                     <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E14_EL2624</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">2</span><span class="o">^</span><span class="n">Output</span>
    <span class="s1">&#39;}</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span><span class="s1">&#39; pv: DREAM:CAT2:GHC:01&#39;</span><span class="p">}</span>
    <span class="n">DREAM_CAT2_GHC_01</span> <span class="p">:</span> <span class="n">FB_IMG401</span><span class="p">;</span>

    <span class="p">(</span><span class="o">*</span><span class="n">ROUGHING</span> <span class="n">PIRANIs</span><span class="o">*</span><span class="p">)</span>
    <span class="o">//</span><span class="n">Micro</span> <span class="n">piranis</span> <span class="mi">925</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>        <span class="s1">&#39;.i_iPRESS_R    :=      TIIB[WALL_E_PPL_01_EP1_EP4374-0002]^AI Inputs Channel 1^Value&#39;</span><span class="p">}</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span> <span class="s1">&#39;pv: DREAM:ROUGH1:GPI:01&#39;</span><span class="p">}</span>
    <span class="n">DREAM_ROUGH1_GPI_01</span> <span class="p">:</span> <span class="n">FB_9XX</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>        <span class="s1">&#39;.i_iPRESS_R    :=      TIIB[K4S8_DRL_04_EP1_EP4374-0002]^AI Inputs Channel 1^Value&#39;</span><span class="p">}</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span> <span class="s1">&#39;pv: DREAM:ROUGH1:GPI:02&#39;</span><span class="p">}</span>
    <span class="n">DREAM_ROUGH1_GPI_02</span> <span class="p">:</span> <span class="n">FB_9XX</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>        <span class="s1">&#39;.i_iPRESS_R    :=      TIIB[WALL_E_PPL_01_EP1_EP4374-0002]^AI Inputs Channel 2^Value&#39;</span><span class="p">}</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span> <span class="s1">&#39;pv: DREAM:ROUGH2:GPI:01&#39;</span><span class="p">}</span>
    <span class="n">DREAM_ROUGH2_GPI_01</span> <span class="p">:</span> <span class="n">FB_9XX</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>        <span class="s1">&#39;.i_iPRESS_R    :=      TIIB[K4S8_DRL_04_EP1_EP4374-0002]^AI Inputs Channel 2^Value&#39;</span><span class="p">}</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span> <span class="s1">&#39;pv: DREAM:ROUGH2:GPI:02&#39;</span><span class="p">}</span>
    <span class="n">DREAM_ROUGH2_GPI_02</span> <span class="p">:</span> <span class="n">FB_9XX</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>        <span class="s1">&#39;.i_iPRESS_R    :=      TIIB[K4S8_DRL_04_EP2_EP4374-0002]^AI Inputs Channel 1^Value&#39;</span><span class="p">}</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span> <span class="s1">&#39;pv: DREAM:ROUGH2:GPI:03&#39;</span><span class="p">}</span>
    <span class="n">DREAM_ROUGH2_GPI_03</span> <span class="p">:</span> <span class="n">FB_9XX</span><span class="p">;</span>

<span class="n">END_VAR</span>
</pre></div>
</div>
</section>
<section id="gvl-vac-pumps">
<h2>GVL_VAC_PUMPS<a class="headerlink" href="#gvl-vac-pumps" title="Link to this heading"></a></h2>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="o">//</span><span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;qualified_only&#39;</span><span class="p">}</span>
<span class="n">VAR_GLOBAL</span>
    <span class="p">(</span><span class="o">*</span><span class="n">NOZZLE</span> <span class="n">CHAMBER</span><span class="o">*</span><span class="p">)</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>        <span class="s1">&#39;.i_xAtSpd                      :=      TIIB[K4S8_DRL_03_E13_EL1004]^Channel 1^Input;</span>
                                 <span class="o">.</span><span class="n">i_xFaultNC</span>                <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E13_EL1004</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">3</span><span class="o">^</span><span class="n">Input</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">i_xRemote</span>         <span class="o">:=</span>  <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E13_EL1004</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">2</span><span class="o">^</span><span class="n">Input</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">q_RunDO</span>                   <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E14_EL2004</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">1</span><span class="o">^</span><span class="n">Output</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">q_PumpingStation</span>  <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E14_EL2004</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">3</span><span class="o">^</span><span class="n">Output</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">q_xRemote</span>         <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E14_EL2004</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">2</span><span class="o">^</span><span class="n">Output</span>
     <span class="s1">&#39;}</span>
     <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span><span class="s1">&#39; pv: DREAM:NC:PTM:01&#39;</span><span class="p">}</span>
     <span class="n">DREAM_NC_PTM_01</span> <span class="p">:</span> <span class="n">FB_PTM_Pfeiffer</span><span class="p">;</span>

     <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>       <span class="s1">&#39;.i_xAtSpd                      :=      TIIB[K4S8_DRL_03_E16_EL1004]^Channel 1^Input;</span>
                                 <span class="o">.</span><span class="n">i_xFaultNC</span>                <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E16_EL1004</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">3</span><span class="o">^</span><span class="n">Input</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">i_xRemote</span>         <span class="o">:=</span>  <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E16_EL1004</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">2</span><span class="o">^</span><span class="n">Input</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">q_RunDO</span>                   <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E17_EL2004</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">1</span><span class="o">^</span><span class="n">Output</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">q_PumpingStation</span>  <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E17_EL2004</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">3</span><span class="o">^</span><span class="n">Output</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">q_xRemote</span>         <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E17_EL2004</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">2</span><span class="o">^</span><span class="n">Output</span>
    <span class="s1">&#39;}</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span><span class="s1">&#39; pv: DREAM:NC:PTM:02&#39;</span><span class="p">}</span>
    <span class="n">DREAM_NC_PTM_02</span> <span class="p">:</span> <span class="n">FB_PTM_Pfeiffer</span><span class="p">;</span>

    <span class="p">(</span><span class="o">*</span><span class="n">DP1</span><span class="o">*</span><span class="p">)</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>        <span class="s1">&#39;.i_xAtSpd                      :=      TIIB[K4S8_DRL_03_E19_EL1004]^Channel 1^Input;</span>
                                 <span class="o">.</span><span class="n">i_xFaultNC</span>                <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E19_EL1004</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">3</span><span class="o">^</span><span class="n">Input</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">i_xRemote</span>         <span class="o">:=</span>  <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E19_EL1004</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">2</span><span class="o">^</span><span class="n">Input</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">q_RunDO</span>                   <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E20_EL2004</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">1</span><span class="o">^</span><span class="n">Output</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">q_PumpingStation</span>  <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E20_EL2004</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">3</span><span class="o">^</span><span class="n">Output</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">q_xRemote</span>         <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E20_EL2004</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">2</span><span class="o">^</span><span class="n">Output</span>
    <span class="s1">&#39;}</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span><span class="s1">&#39; pv: DREAM:DP1:PTM:01&#39;</span><span class="p">}</span>
    <span class="n">DREAM_DP1_PTM_01</span> <span class="p">:</span> <span class="n">FB_PTM_Pfeiffer</span><span class="p">;</span>

    <span class="p">(</span><span class="o">*</span><span class="n">DP2</span><span class="o">*</span><span class="p">)</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>        <span class="s1">&#39;.i_xAtSpd                      :=      TIIB[R20_DRL_03_E4_EL1004]^Channel 2^Input;</span>
                                 <span class="o">.</span><span class="n">i_xFaultNC</span>                <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E4_EL1004</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">1</span><span class="o">^</span><span class="n">Input</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">q_RunDO</span>                   <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E7_EL2794</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">1</span><span class="o">^</span><span class="n">Output</span>
     <span class="s1">&#39;}</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span><span class="s1">&#39; pv: DREAM:DP2:PTM:01&#39;</span><span class="p">}</span>
    <span class="n">DREAM_DP2_PTM_01</span> <span class="p">:</span> <span class="n">FB_PTM_TurboDrive</span><span class="p">;</span>

    <span class="p">(</span><span class="o">*</span><span class="n">DP3</span><span class="o">*</span><span class="p">)</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>        <span class="s1">&#39;.i_xAtSpd                      :=      TIIB[R20_DRL_03_E4_EL1004]^Channel 4^Input;</span>
                                 <span class="o">.</span><span class="n">i_xFaultNC</span>                <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E4_EL1004</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">3</span><span class="o">^</span><span class="n">Input</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">q_RunDO</span>                   <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E7_EL2794</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">3</span><span class="o">^</span><span class="n">Output</span>
    <span class="s1">&#39;}</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span><span class="s1">&#39; pv: DREAM:DP3:PTM:01&#39;</span><span class="p">}</span>
    <span class="n">DREAM_DP3_PTM_01</span> <span class="p">:</span> <span class="n">FB_PTM_TurboDrive</span><span class="p">;</span>


    <span class="p">(</span><span class="o">*</span><span class="n">MAIN</span> <span class="n">CHAMBER</span><span class="o">*</span><span class="p">)</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>        <span class="s1">&#39;.i_xAtSpd                      :=      TIIB[R20_DRL_03_E5_EL1004]^Channel 2^Input;</span>
                                 <span class="o">.</span><span class="n">i_xFaultNC</span>                <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E5_EL1004</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">1</span><span class="o">^</span><span class="n">Input</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">q_RunDO</span>                   <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E7_EL2794</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">2</span><span class="o">^</span><span class="n">Output</span>
    <span class="s1">&#39;}</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span><span class="s1">&#39; pv: DREAM:MC:PTM:01&#39;</span><span class="p">}</span>
    <span class="n">DREAM_MC_PTM_01</span> <span class="p">:</span> <span class="n">FB_PTM_TurboDrive</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>        <span class="s1">&#39;.i_xAtSpd                      :=      TIIB[R20_DRL_03_E5_EL1004]^Channel 4^Input;</span>
                                 <span class="o">.</span><span class="n">i_xFaultNC</span>                <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E5_EL1004</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">3</span><span class="o">^</span><span class="n">Input</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">q_RunDO</span>                   <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">R20_DRL_03_E7_EL2794</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">4</span><span class="o">^</span><span class="n">Output</span>
    <span class="s1">&#39;}</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span><span class="s1">&#39; pv: DREAM:MC:PTM:02&#39;</span><span class="p">}</span>
    <span class="n">DREAM_MC_PTM_02</span> <span class="p">:</span> <span class="n">FB_PTM_TurboDrive</span><span class="p">;</span>

    <span class="p">(</span><span class="o">*</span><span class="n">BOOSTER</span> <span class="n">TURBO</span> <span class="n">PUMPS</span> <span class="n">ROUGHING</span><span class="o">*</span><span class="p">)</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>        <span class="s1">&#39;.i_xAtSpd                      :=      TIIB[K4S8_DRL_04_E3_EL1004]^Channel 2^Input;</span>
                                 <span class="o">.</span><span class="n">i_xFaultNC</span>                <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E3_EL1004</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">1</span><span class="o">^</span><span class="n">Input</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">q_RunDO</span>                   <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E5_EL2794</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">1</span><span class="o">^</span><span class="n">Output</span>
    <span class="s1">&#39;}</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span><span class="s1">&#39; pv: DREAM:ROUGH2:PTM:01&#39;</span><span class="p">}</span>
    <span class="n">DREAM_ROUGH2_PTM_01</span> <span class="p">:</span> <span class="n">FB_PTM_TurboDrive</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>        <span class="s1">&#39;.i_xAtSpd                      :=      TIIB[K4S8_DRL_04_E4_EL1004]^Channel 4^Input;</span>
                                 <span class="o">.</span><span class="n">i_xFaultNC</span>                <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E4_EL1004</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">3</span><span class="o">^</span><span class="n">Input</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">q_RunDO</span>                   <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E5_EL2794</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">4</span><span class="o">^</span><span class="n">Output</span>
    <span class="s1">&#39;}</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span><span class="s1">&#39; pv: DREAM:ROUGH2:PTM:02&#39;</span><span class="p">}</span>
    <span class="n">DREAM_ROUGH2_PTM_02</span> <span class="p">:</span> <span class="n">FB_PTM_TurboDrive</span><span class="p">;</span>

    <span class="p">(</span><span class="o">*</span><span class="n">CATCHER</span> <span class="mi">1</span><span class="o">*</span><span class="p">)</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>        <span class="s1">&#39;.i_xAtSpd                      :=      TIIB[K4S8_DRL_04_E3_EL1004]^Channel 4^Input;</span>
                                 <span class="o">.</span><span class="n">i_xFaultNC</span>                <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E3_EL1004</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">3</span><span class="o">^</span><span class="n">Input</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">q_RunDO</span>                   <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E5_EL2794</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">2</span><span class="o">^</span><span class="n">Output</span>
    <span class="s1">&#39;}</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span><span class="s1">&#39; pv: DREAM:CAT1:PTM:01&#39;</span><span class="p">}</span>
    <span class="n">DREAM_CAT1_PTM_01</span> <span class="p">:</span> <span class="n">FB_PTM_TurboDrive</span><span class="p">;</span>

    <span class="p">(</span><span class="o">*</span><span class="n">CATCHER</span> <span class="mi">2</span><span class="o">*</span><span class="p">)</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>        <span class="s1">&#39;.i_xAtSpd                      :=      TIIB[K4S8_DRL_04_E4_EL1004]^Channel 2^Input;</span>
                                 <span class="o">.</span><span class="n">i_xFaultNC</span>                <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E4_EL1004</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">1</span><span class="o">^</span><span class="n">Input</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">q_RunDO</span>                   <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E5_EL2794</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">3</span><span class="o">^</span><span class="n">Output</span>
    <span class="s1">&#39;}</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span><span class="s1">&#39; pv: DREAM:CAT2:PTM:01&#39;</span><span class="p">}</span>
    <span class="n">DREAM_CAT2_PTM_01</span> <span class="p">:</span> <span class="n">FB_PTM_TurboDrive</span><span class="p">;</span>

    <span class="o">//</span><span class="n">Turbo</span> <span class="n">Pumps</span> <span class="n">Running</span> <span class="n">evaluation</span> <span class="n">bit</span>
    <span class="n">bMCPumpsRunning</span> <span class="p">:</span> <span class="n">BOOL</span><span class="p">;</span>
    <span class="n">bCATPumpsRunning</span> <span class="p">:</span> <span class="n">BOOL</span><span class="p">;</span>


    <span class="p">(</span><span class="o">*</span><span class="n">Serial</span> <span class="n">Interface</span><span class="o">*</span><span class="p">)</span>
    <span class="p">(</span><span class="o">*</span><span class="n">Pfeiffer</span> <span class="n">TC400</span> <span class="n">serial</span><span class="o">*</span><span class="p">)</span>
    <span class="n">stPfeiffer_CTRL_DREAM_NC_PTM_01</span>  <span class="p">:</span> <span class="n">ARRAY</span><span class="p">[</span><span class="mf">1.</span><span class="o">.</span><span class="n">gcMaxPfeifferPumps</span><span class="p">]</span> <span class="n">OF</span> <span class="n">ST_PfeifferControl</span><span class="p">;</span>
    <span class="n">stPfeiffer_RBK_DREAM_NC_PTM_01</span>   <span class="p">:</span> <span class="n">ARRAY</span><span class="p">[</span><span class="mf">1.</span><span class="o">.</span><span class="n">gcMaxPfeifferPumps</span><span class="p">]</span> <span class="n">OF</span> <span class="n">ST_PfeifferStatus</span><span class="p">;</span>
    <span class="n">fbPfeifferCom_DREAM_NC_PTM_01</span>    <span class="p">:</span> <span class="n">FB_PFEIFFER_COM</span><span class="p">;</span>

    <span class="n">stPfeiffer_CTRL_DREAM_NC_PTM_02</span>  <span class="p">:</span> <span class="n">ARRAY</span><span class="p">[</span><span class="mf">1.</span><span class="o">.</span><span class="n">gcMaxPfeifferPumps</span><span class="p">]</span> <span class="n">OF</span> <span class="n">ST_PfeifferControl</span><span class="p">;</span>
    <span class="n">stPfeiffer_RBK_DREAM_NC_PTM_02</span>   <span class="p">:</span> <span class="n">ARRAY</span><span class="p">[</span><span class="mf">1.</span><span class="o">.</span><span class="n">gcMaxPfeifferPumps</span><span class="p">]</span> <span class="n">OF</span> <span class="n">ST_PfeifferStatus</span><span class="p">;</span>
    <span class="n">fbPfeifferCom_DREAM_NC_PTM_02</span>    <span class="p">:</span> <span class="n">FB_PFEIFFER_COM</span><span class="p">;</span>

    <span class="n">stPfeiffer_CTRL_DREAM_DP1_PTM_01</span> <span class="p">:</span> <span class="n">ARRAY</span><span class="p">[</span><span class="mf">1.</span><span class="o">.</span><span class="n">gcMaxPfeifferPumps</span><span class="p">]</span> <span class="n">OF</span> <span class="n">ST_PfeifferControl</span><span class="p">;</span>
    <span class="n">stPfeiffer_RBK_DREAM_DP1_PTM_01</span>  <span class="p">:</span> <span class="n">ARRAY</span><span class="p">[</span><span class="mf">1.</span><span class="o">.</span><span class="n">gcMaxPfeifferPumps</span><span class="p">]</span> <span class="n">OF</span> <span class="n">ST_PfeifferStatus</span><span class="p">;</span>
    <span class="n">fbPfeifferCom_DREAM_DP1_PTM_01</span>   <span class="p">:</span> <span class="n">FB_PFEIFFER_COM</span><span class="p">;</span>

    <span class="p">(</span><span class="o">*</span><span class="n">Leybold</span> <span class="n">TD20</span> <span class="n">serial</span><span class="o">*</span><span class="p">)</span>
    <span class="n">stTD20_RBK_DREAM_DP2_PTM_01</span>      <span class="p">:</span> <span class="n">ST_TD20Status</span><span class="p">;</span>
    <span class="n">fbTD20Com_DREAM_DP2_PTM_01</span>       <span class="p">:</span> <span class="n">FB_OERLIKON_TD20_COM</span><span class="p">;</span>

    <span class="n">stTD20_RBK_DREAM_DP3_PTM_01</span>      <span class="p">:</span> <span class="n">ST_TD20Status</span><span class="p">;</span>
    <span class="n">fbTD20Com_DREAM_DP3_PTM_01</span>       <span class="p">:</span> <span class="n">FB_OERLIKON_TD20_COM</span><span class="p">;</span>

    <span class="n">stTD20_RBK_DREAM_MC_PTM_01</span>       <span class="p">:</span> <span class="n">ST_TD20Status</span><span class="p">;</span>
    <span class="n">fbTD20Com_DREAM_MC_PTM_01</span>        <span class="p">:</span> <span class="n">FB_OERLIKON_TD20_COM</span><span class="p">;</span>

    <span class="n">stTD20_RBK_DREAM_MC_PTM_02</span>       <span class="p">:</span> <span class="n">ST_TD20Status</span><span class="p">;</span>
    <span class="n">fbTD20Com_DREAM_MC_PTM_02</span>        <span class="p">:</span> <span class="n">FB_OERLIKON_TD20_COM</span><span class="p">;</span>

    <span class="p">(</span><span class="o">*</span><span class="n">Leybold</span> <span class="n">TD400</span> <span class="n">serial</span><span class="o">*</span><span class="p">)</span>
    <span class="n">stTD400_RBK_DREAM_CAT1_PTM_01</span>    <span class="p">:</span> <span class="n">ST_TD400Status</span><span class="p">;</span>
    <span class="n">stTD400_CTRL_DREAM_CAT1_PTM_01</span>   <span class="p">:</span> <span class="n">ST_TD400Control</span><span class="p">;</span>
    <span class="n">fbTD400Com_DREAM_CAT1_PTM_01</span>     <span class="p">:</span> <span class="n">FB_OERLIKON_TD400_COM</span><span class="p">;</span>
    <span class="n">fbTD400SerialIO_DREAM_CAT1_PTM_01</span><span class="p">:</span> <span class="n">FB_OERLIKON_TD400_TO_PTM</span><span class="p">;</span>

    <span class="n">stTD400_RBK_DREAM_CAT2_PTM_01</span>    <span class="p">:</span> <span class="n">ST_TD400Status</span><span class="p">;</span>
    <span class="n">stTD400_CTRL_DREAM_CAT2_PTM_01</span>   <span class="p">:</span> <span class="n">ST_TD400Control</span><span class="p">;</span>
    <span class="n">fbTD400Com_DREAM_CAT2_PTM_01</span>     <span class="p">:</span> <span class="n">FB_OERLIKON_TD400_COM</span><span class="p">;</span>
    <span class="n">fbTD400SerialIO_DREAM_CAT2_PTM_01</span><span class="p">:</span> <span class="n">FB_OERLIKON_TD400_TO_PTM</span><span class="p">;</span>

    <span class="n">stTD400_RBK_DREAM_ROUGH2_PTM_01</span>  <span class="p">:</span> <span class="n">ST_TD400Status</span><span class="p">;</span>
    <span class="n">stTD400_CTRL_DREAM_ROUGH2_PTM_01</span> <span class="p">:</span> <span class="n">ST_TD400Control</span><span class="p">;</span>
    <span class="n">fbTD400Com_DREAM_ROUGH2_PTM_01</span>   <span class="p">:</span> <span class="n">FB_OERLIKON_TD400_COM</span><span class="p">;</span>
    <span class="n">fbTD400SerialIO_DREAM_ROUGH2_PTM_01</span><span class="p">:</span> <span class="n">FB_OERLIKON_TD400_TO_PTM</span><span class="p">;</span>

    <span class="n">stTD400_RBK_DREAM_ROUGH2_PTM_02</span>  <span class="p">:</span> <span class="n">ST_TD400Status</span><span class="p">;</span>
    <span class="n">stTD400_CTRL_DREAM_ROUGH2_PTM_02</span> <span class="p">:</span> <span class="n">ST_TD400Control</span><span class="p">;</span>
    <span class="n">fbTD400Com_DREAM_ROUGH2_PTM_02</span>   <span class="p">:</span> <span class="n">FB_OERLIKON_TD400_COM</span><span class="p">;</span>
    <span class="n">fbTD400SerialIO_DREAM_ROUGH2_PTM_02</span><span class="p">:</span> <span class="n">FB_OERLIKON_TD400_TO_PTM</span><span class="p">;</span>

<span class="n">END_VAR</span>
</pre></div>
</div>
<dl class="simple">
<dt>Related:</dt><dd><ul class="simple">
<li><p><a class="reference internal" href="#main">MAIN</a></p></li>
</ul>
</dd>
</dl>
</section>
<section id="gvl-vac-valves">
<h2>GVL_VAC_VALVES<a class="headerlink" href="#gvl-vac-valves" title="Link to this heading"></a></h2>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="o">//</span><span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;qualified_only&#39;</span><span class="p">}</span>
<span class="n">VAR_GLOBAL</span>
    <span class="p">(</span><span class="o">*</span><span class="n">DP1</span> <span class="n">ISOLATION</span> <span class="n">VALVE</span><span class="o">*</span><span class="p">)</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>        <span class="s1">&#39;.i_xOpnLS      :=      TIIB[K4S8_DRL_03_E10_EL1004]^Channel 1^Input;</span>
                                 <span class="o">.</span><span class="n">i_xClsLS</span>  <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E10_EL1004</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">2</span><span class="o">^</span><span class="n">Input</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">q_xOPN_DO</span> <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E11_EL2004</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">2</span><span class="o">^</span><span class="n">Output</span>
    <span class="s1">&#39;}</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span><span class="s1">&#39; pv: DREAM:DP1:VRC:01&#39;</span><span class="p">}</span>
    <span class="n">DREAM_DP1_VRC_01</span><span class="p">:</span> <span class="n">FB_VGC</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>        <span class="s1">&#39;.i_xOpnLS      :=      TIIB[K4S8_DRL_03_E10_EL1004]^Channel 3^Input;</span>
                                 <span class="o">.</span><span class="n">i_xClsLS</span>  <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E10_EL1004</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">4</span><span class="o">^</span><span class="n">Input</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">q_xCLS_DO</span> <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_03_E11_EL2004</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">1</span><span class="o">^</span><span class="n">Output</span>
    <span class="s1">&#39;}</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span><span class="s1">&#39; pv: DREAM:DP1:VRC:02&#39;</span><span class="p">}</span>
    <span class="n">DREAM_DP1_VRC_02</span><span class="p">:</span> <span class="n">FB_VRC_NO</span><span class="p">;</span>

    <span class="p">(</span><span class="o">*</span><span class="n">Test</span> <span class="n">dual</span><span class="o">-</span><span class="n">acting</span> <span class="n">valve</span><span class="p">,</span> <span class="n">no</span> <span class="n">interlock</span> <span class="n">implemented</span><span class="p">,</span> <span class="n">contact</span> <span class="n">Tong</span><span class="o">*</span><span class="p">)</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>        <span class="s1">&#39;.i_xOpnLS      :=      TIIB[K4S8_DRL_04_E1_EL1004]^Channel 3^Input;</span>
                                 <span class="o">.</span><span class="n">i_xClsLS</span>  <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E1_EL1004</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">4</span><span class="o">^</span><span class="n">Input</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">q_xOPN_DO</span> <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E2_EL2004</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">3</span><span class="o">^</span><span class="n">Output</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">q_xCLS_DO</span> <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E2_EL2004</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">4</span><span class="o">^</span><span class="n">Output</span>



    <span class="s1">&#39;}</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span><span class="s1">&#39; pv: DREAM:DP1:VRC:20&#39;</span><span class="p">}</span>
    <span class="n">DREAM_DP1_VRC_20</span><span class="p">:</span> <span class="n">FB_VRC_DA</span><span class="p">;</span>

    <span class="p">(</span><span class="o">*</span><span class="n">CATCHER</span> <span class="mi">1</span> <span class="n">ISOLATION</span> <span class="n">VALVE</span><span class="o">*</span><span class="p">)</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>        <span class="s1">&#39;.i_xOpnLS      :=      TIIB[K4S8_DRL_04_E1_EL1004]^Channel 1^Input;</span>
                                 <span class="o">.</span><span class="n">i_xClsLS</span>  <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E1_EL1004</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">2</span><span class="o">^</span><span class="n">Input</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">q_xOPN_DO</span> <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E2_EL2004</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">1</span><span class="o">^</span><span class="n">Output</span>
    <span class="s1">&#39;}</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span><span class="s1">&#39; pv: DREAM:CAT1:VRC:01&#39;</span><span class="p">}</span>
    <span class="n">DREAM_CAT1_VRC_01</span><span class="p">:</span> <span class="n">FB_VGC</span><span class="p">;</span>

    <span class="p">(</span><span class="o">*</span><span class="n">ANGLE</span> <span class="n">VALVES</span> <span class="n">ROUGHING</span><span class="o">*</span><span class="p">)</span>
    <span class="o">//</span><span class="n">Pneumatic</span> <span class="n">valves</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>        <span class="s1">&#39;.i_xOpnLS      :=      TIIB[K4S8_DRL_04_E9_EL1004]^Channel 1^Input;</span>
                                 <span class="o">.</span><span class="n">i_xClsLS</span>  <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E9_EL1004</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">2</span><span class="o">^</span><span class="n">Input</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">q_xOPN_DO</span> <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E11_EL2004</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">1</span><span class="o">^</span><span class="n">Output</span>
    <span class="s1">&#39;}</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span><span class="s1">&#39; pv: DREAM:ROUGH1:VRC:01&#39;</span><span class="p">}</span>
    <span class="n">DREAM_ROUGH1_VRC_01</span><span class="p">:</span> <span class="n">FB_VGC</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>        <span class="s1">&#39;.i_xOpnLS      :=      TIIB[K4S8_DRL_04_E9_EL1004]^Channel 3^Input;</span>
                                 <span class="o">.</span><span class="n">i_xClsLS</span>  <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E9_EL1004</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">4</span><span class="o">^</span><span class="n">Input</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">q_xOPN_DO</span> <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E11_EL2004</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">2</span><span class="o">^</span><span class="n">Output</span>
    <span class="s1">&#39;}</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span><span class="s1">&#39; pv: DREAM:ROUGH2:VRC:01&#39;</span><span class="p">}</span>
    <span class="n">DREAM_ROUGH2_VRC_01</span><span class="p">:</span> <span class="n">FB_VGC</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>        <span class="s1">&#39;.i_xOpnLS      :=      TIIB[K4S8_DRL_04_E10_EL1004]^Channel 1^Input;</span>
                                 <span class="o">.</span><span class="n">i_xClsLS</span>  <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E10_EL1004</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">2</span><span class="o">^</span><span class="n">Input</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">q_xOPN_DO</span> <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E11_EL2004</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">3</span><span class="o">^</span><span class="n">Output</span>
    <span class="s1">&#39;}</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span><span class="s1">&#39; pv: DREAM:ROUGH2:VRC:02&#39;</span><span class="p">}</span>
    <span class="n">DREAM_ROUGH2_VRC_02</span><span class="p">:</span> <span class="n">FB_VGC</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>        <span class="s1">&#39;.i_xOpnLS      :=      TIIB[K4S8_DRL_04_E10_EL1004]^Channel 3^Input;</span>
                                 <span class="o">.</span><span class="n">i_xClsLS</span>  <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E10_EL1004</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">4</span><span class="o">^</span><span class="n">Input</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">q_xOPN_DO</span> <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">K4S8_DRL_04_E11_EL2004</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">4</span><span class="o">^</span><span class="n">Output</span>
    <span class="s1">&#39;}</span>

    <span class="o">//</span><span class="n">valve</span> <span class="n">added</span> <span class="n">tempfor</span> <span class="n">testing</span> <span class="n">only</span>
   <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span><span class="s1">&#39; pv: DREAM:ROUGH1:VRC:20&#39;</span><span class="p">}</span>
    <span class="n">DREAM_ROUGH1_VRC_20</span><span class="p">:</span> <span class="n">FB_VRC</span><span class="p">;</span>

    <span class="o">//</span><span class="n">Manifold</span> <span class="n">roughing</span> <span class="n">valve</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>        <span class="s1">&#39;.i_xOpnLS      :=      TIIB[WALL_E_PPL_01_EP2_EP2338-0002]^Channel 1^Input;</span>
                                 <span class="o">.</span><span class="n">i_xClsLS</span>  <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">WALL_E_PPL_01_EP2_EP2338</span><span class="o">-</span><span class="mi">0002</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">2</span><span class="o">^</span><span class="n">Input</span><span class="p">;</span>
                                 <span class="o">.</span><span class="n">q_xOPN_DO</span> <span class="o">:=</span>      <span class="n">TIIB</span><span class="p">[</span><span class="n">WALL_E_PPL_01_EP2_EP2338</span><span class="o">-</span><span class="mi">0002</span><span class="p">]</span><span class="o">^</span><span class="n">Channel</span> <span class="mi">11</span><span class="o">^</span><span class="n">Output</span>
    <span class="s1">&#39;}</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span><span class="s1">&#39; pv: DREAM:ROUGH1:VRC:10&#39;</span><span class="p">}</span>
    <span class="n">DREAM_ROUGH1_VRC_10</span><span class="p">:</span> <span class="n">FB_VRC</span><span class="p">;</span>

    <span class="p">(</span><span class="o">*</span><span class="n">VENT</span> <span class="n">VALVES</span> <span class="n">ROUGHING</span><span class="o">*</span><span class="p">)</span>
    <span class="o">//</span><span class="n">FLow</span> <span class="n">Control</span> <span class="n">valves</span> <span class="n">MKS248</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>        <span class="s1">&#39;.q_iRawPosition        :=      TIIB[WALL_E_PPL_01_EP1_EP4374-0002]^AO Outputs Channel 3^Analog output&#39;</span><span class="p">}</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span> <span class="s1">&#39;pv: DREAM:ROUGH1:VFV:01&#39;</span><span class="p">}</span>
    <span class="n">DREAM_ROUGH1_VFV_01</span> <span class="p">:</span> <span class="n">FB_MKS248</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>        <span class="s1">&#39;.q_iRawPosition        :=      TIIB[K4S8_DRL_04_EP1_EP4374-0002]^AO Outputs Channel 3^Analog output&#39;</span><span class="p">}</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span> <span class="s1">&#39;pv: DREAM:ROUGH1:VFV:02&#39;</span><span class="p">}</span>
    <span class="n">DREAM_ROUGH1_VFV_02</span> <span class="p">:</span> <span class="n">FB_MKS248</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>        <span class="s1">&#39;.q_iRawPosition        :=      TIIB[WALL_E_PPL_01_EP1_EP4374-0002]^AO Outputs Channel 4^Analog output&#39;</span><span class="p">}</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span> <span class="s1">&#39;pv: DREAM:ROUGH2:VFV:01&#39;</span><span class="p">}</span>
    <span class="n">DREAM_ROUGH2_VFV_01</span> <span class="p">:</span> <span class="n">FB_MKS248</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>        <span class="s1">&#39;.q_iRawPosition        :=      TIIB[K4S8_DRL_04_EP1_EP4374-0002]^AO Outputs Channel 4^Analog output&#39;</span><span class="p">}</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span> <span class="s1">&#39;pv: DREAM:ROUGH2:VFV:02&#39;</span><span class="p">}</span>
    <span class="n">DREAM_ROUGH2_VFV_02</span> <span class="p">:</span> <span class="n">FB_MKS248</span><span class="p">;</span>

    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;TcLinkTo&#39;</span> <span class="o">:=</span>        <span class="s1">&#39;.q_iRawPosition        :=      TIIB[K4S8_DRL_04_EP2_EP4374-0002]^AO Outputs Channel 3^Analog output&#39;</span><span class="p">}</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span> <span class="s1">&#39;pv: DREAM:ROUGH2:VFV:03&#39;</span><span class="p">}</span>
    <span class="n">DREAM_ROUGH2_VFV_03</span> <span class="p">:</span> <span class="n">FB_MKS248</span><span class="p">;</span>

<span class="n">END_VAR</span>
</pre></div>
</div>
</section>
<section id="gvl-variables">
<h2>GVL_Variables<a class="headerlink" href="#gvl-variables" title="Link to this heading"></a></h2>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="o">//</span><span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;qualified_only&#39;</span><span class="p">}</span>
<span class="n">VAR_GLOBAL</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span> <span class="s1">&#39;</span>
        <span class="n">pv</span><span class="p">:</span> <span class="n">PLC</span><span class="p">:</span><span class="n">DREAM</span><span class="p">:</span><span class="n">VAC</span><span class="p">:</span><span class="n">OVRDON</span>
        <span class="n">io</span><span class="p">:</span> <span class="n">io</span>
    <span class="s1">&#39;}</span>
    <span class="n">bSystemOverrideMode</span>     <span class="p">:</span> <span class="n">BOOL</span> <span class="o">:=</span> <span class="n">FALSE</span><span class="p">;</span> <span class="p">(</span><span class="o">*</span> <span class="n">Global</span> <span class="n">system</span> <span class="n">override</span> <span class="k">for</span> <span class="n">the</span> <span class="n">DREAM</span> <span class="n">Vacuum</span> <span class="n">System</span><span class="o">*</span><span class="p">)</span>

    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span> <span class="s1">&#39;</span>
        <span class="n">pv</span><span class="p">:</span> <span class="n">PLC</span><span class="p">:</span><span class="n">DREAM</span><span class="p">:</span><span class="n">ON_BEAMLINE</span>
        <span class="n">io</span><span class="p">:</span> <span class="n">i</span>
    <span class="s1">&#39;}</span>
    <span class="n">bOnBeamline</span>     <span class="p">:</span> <span class="n">BOOL</span> <span class="o">:=</span> <span class="n">FALSE</span><span class="p">;</span>

    <span class="o">//</span><span class="n">HV</span> <span class="n">Interlock</span> <span class="n">Pressure</span> <span class="n">setpoint</span> <span class="n">default</span> <span class="ow">is</span> <span class="mf">1e-5</span> <span class="n">Torr</span><span class="p">,</span> <span class="n">when</span> <span class="n">switched</span> <span class="n">to</span> <span class="n">MC</span> <span class="n">pirani</span> <span class="n">gauge</span> <span class="n">this</span> <span class="n">value</span> <span class="n">will</span> <span class="n">change</span> <span class="n">to</span> <span class="mf">5e-04</span> <span class="n">Torr</span><span class="o">.</span>
    <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span> <span class="s1">&#39;</span>
        <span class="n">pv</span><span class="p">:</span> <span class="n">PLC</span><span class="p">:</span><span class="n">DREAM</span><span class="p">:</span><span class="n">HV_MAX_PRESS_SP</span>
        <span class="n">io</span><span class="p">:</span> <span class="n">io</span>
    <span class="s1">&#39;}</span>
    <span class="n">fHighVoltageMaxPressure</span> <span class="p">:</span> <span class="n">REAL</span> <span class="o">:=</span> <span class="mf">1e-05</span><span class="p">;</span> <span class="p">(</span><span class="o">*</span><span class="n">inital</span> <span class="n">High</span> <span class="n">voltage</span> <span class="n">Minimum</span> <span class="n">Enable</span> <span class="n">Pressure</span><span class="o">*</span><span class="p">)</span>

     <span class="p">{</span><span class="n">attribute</span> <span class="s1">&#39;pytmc&#39;</span> <span class="o">:=</span> <span class="s1">&#39;</span>
    <span class="n">pv</span><span class="p">:</span> <span class="n">HV</span><span class="p">:</span><span class="n">GPI</span><span class="p">:</span><span class="n">SP</span><span class="p">;</span>
    <span class="n">io</span><span class="p">:</span><span class="n">io</span><span class="p">;</span>
    <span class="n">field</span><span class="p">:</span> <span class="n">HOPR</span> <span class="mi">1000</span>
    <span class="n">field</span><span class="p">:</span> <span class="n">LOPR</span> <span class="mi">0</span>
    <span class="n">field</span><span class="p">:</span> <span class="n">PREC</span> <span class="mi">2</span>
    <span class="n">field</span><span class="p">:</span> <span class="n">EGU</span> <span class="s2">&quot;TORR&quot;</span>
    <span class="n">autosave_pass1</span><span class="p">:</span> <span class="n">VAL</span> <span class="n">DESC</span>
    <span class="s1">&#39;}</span>
    <span class="n">rHV_GPI_SP</span><span class="p">:</span> <span class="n">REAL</span> <span class="o">:=</span> <span class="mf">0.0005</span><span class="p">;</span> <span class="p">(</span><span class="o">*</span><span class="n">inital</span> <span class="n">high</span> <span class="n">voltage</span> <span class="n">setpoint</span> <span class="o">*</span><span class="p">)</span>

<span class="n">END_VAR</span>
</pre></div>
</div>
</section>
</section>
<section id="pous">
<h1>POUs<a class="headerlink" href="#pous" title="Link to this heading"></a></h1>
<section id="f-allpumpsrunning">
<h2>F_AllPumpsRunning<a class="headerlink" href="#f-allpumpsrunning" title="Link to this heading"></a></h2>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">FUNCTION</span> <span class="n">F_AllPumpsRunning</span> <span class="p">:</span> <span class="n">BOOL</span>
<span class="n">VAR_INPUT</span>
<span class="n">END_VAR</span>
<span class="n">VAR</span>
<span class="n">END_VAR</span>
<span class="o">//</span> <span class="n">Pump</span> <span class="n">running</span> <span class="n">state</span> <span class="n">verifys</span> <span class="n">that</span> <span class="n">iq_stPtm</span><span class="o">.</span><span class="n">i_xAtSpd</span> <span class="n">AND</span> <span class="n">iq_stPtm</span><span class="o">.</span><span class="n">q_RunDO</span> <span class="n">are</span> <span class="n">TRUE</span>
<span class="n">F_AllPumpsRunning</span> <span class="o">:=</span> <span class="o">//</span><span class="n">DREAM_NC_PTM_01</span><span class="o">.</span><span class="n">iq_stPTM</span><span class="o">.</span><span class="n">eState</span> <span class="o">=</span> <span class="n">E_PumpState</span><span class="o">.</span><span class="n">pumpRUNNING</span> <span class="n">AND</span>
                     <span class="o">//</span><span class="n">DREAM_NC_PTM_02</span><span class="o">.</span><span class="n">iq_stPTM</span><span class="o">.</span><span class="n">eState</span> <span class="o">=</span> <span class="n">E_PumpState</span><span class="o">.</span><span class="n">pumpRUNNING</span> <span class="n">AND</span>
                     <span class="n">DREAM_DP1_PTM_01</span><span class="o">.</span><span class="n">iq_stPTM</span><span class="o">.</span><span class="n">eState</span> <span class="o">=</span> <span class="n">E_PumpState</span><span class="o">.</span><span class="n">pumpRUNNING</span> <span class="n">AND</span>
                     <span class="n">DREAM_DP2_PTM_01</span><span class="o">.</span><span class="n">iq_stPTM</span><span class="o">.</span><span class="n">eState</span> <span class="o">=</span> <span class="n">E_PumpState</span><span class="o">.</span><span class="n">pumpRUNNING</span> <span class="n">AND</span>
                     <span class="n">DREAM_DP3_PTM_01</span><span class="o">.</span><span class="n">iq_stPTM</span><span class="o">.</span><span class="n">eState</span> <span class="o">=</span> <span class="n">E_PumpState</span><span class="o">.</span><span class="n">pumpRUNNING</span> <span class="n">AND</span>
                     <span class="n">DREAM_MC_PTM_01</span><span class="o">.</span><span class="n">iq_stPTM</span><span class="o">.</span><span class="n">eState</span> <span class="o">=</span> <span class="n">E_PumpState</span><span class="o">.</span><span class="n">pumpRUNNING</span> <span class="n">AND</span>
                     <span class="n">DREAM_MC_PTM_02</span><span class="o">.</span><span class="n">iq_stPTM</span><span class="o">.</span><span class="n">eState</span> <span class="o">=</span> <span class="n">E_PumpState</span><span class="o">.</span><span class="n">pumpRUNNING</span> <span class="n">AND</span>
                     <span class="n">DREAM_CAT1_PTM_01</span><span class="o">.</span><span class="n">iq_stPTM</span><span class="o">.</span><span class="n">eState</span> <span class="o">=</span> <span class="n">E_PumpState</span><span class="o">.</span><span class="n">pumpRUNNING</span> <span class="n">AND</span>
                     <span class="n">DREAM_CAT2_PTM_01</span><span class="o">.</span><span class="n">iq_stPTM</span><span class="o">.</span><span class="n">eState</span> <span class="o">=</span> <span class="n">E_PumpState</span><span class="o">.</span><span class="n">pumpRUNNING</span> <span class="n">AND</span>
                     <span class="n">DREAM_ROUGH2_PTM_01</span><span class="o">.</span><span class="n">iq_stPTM</span><span class="o">.</span><span class="n">eState</span> <span class="o">=</span> <span class="n">E_PumpState</span><span class="o">.</span><span class="n">pumpRUNNING</span> <span class="n">AND</span>
                     <span class="n">DREAM_ROUGH2_PTM_02</span><span class="o">.</span><span class="n">iq_stPTM</span><span class="o">.</span><span class="n">eState</span> <span class="o">=</span> <span class="n">E_PumpState</span><span class="o">.</span><span class="n">pumpRUNNING</span><span class="p">;</span>

<span class="n">END_FUNCTION</span>
</pre></div>
</div>
</section>
<section id="f-isvalidstatetransition">
<h2>F_IsValidStateTransition<a class="headerlink" href="#f-isvalidstatetransition" title="Link to this heading"></a></h2>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">FUNCTION</span> <span class="n">F_IsValidStateTransition</span> <span class="p">:</span> <span class="n">BOOL</span>
<span class="n">VAR_INPUT</span>
    <span class="n">eCurrentState</span> <span class="p">:</span> <span class="n">E_Op</span><span class="p">;</span>
    <span class="n">eNextState</span> <span class="p">:</span> <span class="n">E_Op</span><span class="p">;</span>
<span class="n">END_VAR</span>
<span class="n">VAR</span>
<span class="n">END_VAR</span>
<span class="n">CASE</span> <span class="n">eCurrentState</span> <span class="n">OF</span>

<span class="n">E_Op</span><span class="o">.</span><span class="n">INIT</span><span class="p">:</span>
    <span class="n">F_IsValidStateTransition</span> <span class="o">:=</span> <span class="p">(</span><span class="n">eNextState</span> <span class="o">=</span> <span class="n">E_Op</span><span class="o">.</span><span class="n">STANDBY</span><span class="p">);</span>

<span class="n">E_Op</span><span class="o">.</span><span class="n">STANDBY</span><span class="p">:</span>
    <span class="n">F_IsValidStateTransition</span> <span class="o">:=</span> <span class="p">(</span><span class="n">eNextState</span> <span class="o">=</span> <span class="n">E_Op</span><span class="o">.</span><span class="n">STANDBY</span><span class="p">)</span> <span class="n">OR</span>
                                <span class="o">//</span><span class="p">(</span><span class="n">eNextState</span> <span class="o">=</span> <span class="n">E_Op</span><span class="o">.</span><span class="n">PUMP_ALL</span><span class="p">)</span> <span class="n">OR</span>
                                <span class="o">//</span><span class="p">(</span><span class="n">eNextState</span> <span class="o">=</span> <span class="n">E_Op</span><span class="o">.</span><span class="n">PUMP_NC</span><span class="p">)</span> <span class="n">OR</span>
                                <span class="p">(</span><span class="n">eNextState</span> <span class="o">=</span> <span class="n">E_Op</span><span class="o">.</span><span class="n">VENT_MC_CAT</span><span class="p">);</span> <span class="o">//</span> <span class="n">OR</span>
                                <span class="o">//</span><span class="p">(</span><span class="n">eNextState</span> <span class="o">=</span> <span class="n">E_Op</span><span class="o">.</span><span class="n">VENT_ALL</span><span class="p">)</span> <span class="n">OR</span>
                                <span class="o">//</span><span class="p">(</span><span class="n">eNextState</span> <span class="o">=</span> <span class="n">E_Op</span><span class="o">.</span><span class="n">VENT_NC</span><span class="p">)</span> <span class="n">OR</span>
                                <span class="o">//</span><span class="p">(</span><span class="n">eNextState</span> <span class="o">=</span> <span class="n">E_Op</span><span class="o">.</span><span class="n">VENT_CAT</span><span class="p">);</span>
                                <span class="o">//</span><span class="n">uncomment</span> <span class="n">after</span> <span class="n">procedures</span> <span class="n">implemented</span>
<span class="n">E_Op</span><span class="o">.</span><span class="n">PUMP_ALL</span><span class="p">:</span>
    <span class="n">F_IsValidStateTransition</span> <span class="o">:=</span> <span class="p">(</span><span class="n">eNextState</span> <span class="o">=</span> <span class="n">E_Op</span><span class="o">.</span><span class="n">STANDBY</span><span class="p">);</span>

<span class="n">E_Op</span><span class="o">.</span><span class="n">PUMP_NC</span><span class="p">:</span>
    <span class="n">F_IsValidStateTransition</span> <span class="o">:=</span> <span class="p">(</span><span class="n">eNextState</span> <span class="o">=</span> <span class="n">E_Op</span><span class="o">.</span><span class="n">STANDBY</span><span class="p">);</span>

<span class="n">E_Op</span><span class="o">.</span><span class="n">AT_VACUUM</span><span class="p">:</span>
    <span class="n">F_IsValidStateTransition</span> <span class="o">:=</span> <span class="p">(</span><span class="n">eNextState</span> <span class="o">=</span> <span class="n">E_Op</span><span class="o">.</span><span class="n">VENT_MC_CAT</span><span class="p">);</span> <span class="o">//</span><span class="n">OR</span>
                                <span class="o">//</span><span class="p">(</span><span class="n">eNextState</span> <span class="o">=</span> <span class="n">E_Op</span><span class="o">.</span><span class="n">VENT_ALL</span><span class="p">)</span> <span class="n">OR</span>
                                <span class="o">//</span><span class="p">(</span><span class="n">eNextState</span> <span class="o">=</span> <span class="n">E_Op</span><span class="o">.</span><span class="n">VENT_NC</span><span class="p">)</span> <span class="n">OR</span>
                                <span class="o">//</span><span class="p">(</span><span class="n">eNextState</span> <span class="o">=</span> <span class="n">E_Op</span><span class="o">.</span><span class="n">VENT_CAT</span><span class="p">);</span>
                                <span class="o">//</span><span class="n">uncomment</span> <span class="n">after</span> <span class="n">procedures</span> <span class="n">implemented</span>

<span class="n">E_Op</span><span class="o">.</span><span class="n">VENT_ALL</span><span class="p">:</span>
    <span class="n">F_IsValidStateTransition</span> <span class="o">:=</span> <span class="p">(</span><span class="n">eNextState</span> <span class="o">=</span> <span class="n">E_Op</span><span class="o">.</span><span class="n">STANDBY</span><span class="p">);</span>

<span class="n">E_Op</span><span class="o">.</span><span class="n">VENT_NC</span><span class="p">:</span>
    <span class="n">F_IsValidStateTransition</span> <span class="o">:=</span> <span class="p">(</span><span class="n">eNextState</span> <span class="o">=</span> <span class="n">E_Op</span><span class="o">.</span><span class="n">STANDBY</span><span class="p">);</span>

<span class="n">E_Op</span><span class="o">.</span><span class="n">VENT_MC_CAT</span><span class="p">:</span>
    <span class="n">F_IsValidStateTransition</span> <span class="o">:=</span> <span class="p">(</span><span class="n">eNextState</span> <span class="o">=</span> <span class="n">E_Op</span><span class="o">.</span><span class="n">STANDBY</span><span class="p">);</span>

<span class="n">E_Op</span><span class="o">.</span><span class="n">VENT_CAT</span><span class="p">:</span>
    <span class="n">F_IsValidStateTransition</span> <span class="o">:=</span> <span class="p">(</span><span class="n">eNextState</span> <span class="o">=</span> <span class="n">E_Op</span><span class="o">.</span><span class="n">STANDBY</span><span class="p">);</span>

<span class="n">ELSE</span>
    <span class="n">F_IsValidStateTransition</span> <span class="o">:=</span> <span class="n">FALSE</span><span class="p">;</span>
<span class="n">END_CASE</span><span class="p">;</span>

<span class="n">END_FUNCTION</span>
</pre></div>
</div>
<dl class="simple">
<dt>Related:</dt><dd><ul class="simple">
<li><p><a class="reference internal" href="#e-op">E_Op</a></p></li>
</ul>
</dd>
</dl>
</section>
<section id="f-pressatvacsp">
<h2>F_PressAtVacSP<a class="headerlink" href="#f-pressatvacsp" title="Link to this heading"></a></h2>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>FUNCTION F_PressAtVacSP : BOOL
VAR_INPUT
END_VAR
VAR
END_VAR
F_PressAtVacSP := //DREAM_NC_GCC_01.IG.rPRESS &lt; ATVAC_INTERLOCK_SP AND DREAM_NC_GCC_01.IG.xPRESS_OK AND
                  //DREAM_DP1_GHC_01.IG.rPRESS &lt; ATVAC_INTERLOCK_SP AND DREAM_DP1_GHC_01.IG.xPRESS_OK AND
                  //DREAM_DP2_GHC_01.IG.rPRESS &lt; ATVAC_INTERLOCK_SP AND DREAM_DP2_GHC_01.IG.xPRESS_OK AND
                  //DREAM_DP3_GHC_01.IG.rPRESS &lt; ATVAC_INTERLOCK_SP AND DREAM_DP3_GHC_01.IG.xPRESS_OK AND
                  //DREAM_CAT1_GHC_01.IG.rPRESS &lt; ATVAC_INTERLOCK_SP AND DREAM_CAT1_GHC_01.IG.xPRESS_OK AND
                  //DREAM_CAT2_GHC_01.IG.rPRESS &lt; ATVAC_INTERLOCK_SP AND DREAM_CAT2_GHC_01.IG.xPRESS_OK AND
                  GVL_VAC_GAUGES.stDREAM_MC_GAUGE.rPRESS &lt; AT_VAC_SP AND GVL_VAC_GAUGES.stDREAM_MC_GAUGE.xPRESS_OK;
                  //GVL_VAC_GAUGES.stDREAM_MC_GHC.xAT_VAC;
                  //we could also be checking ST_VG.xAT_VAC flag and make this value changeable?

END_FUNCTION
</pre></div>
</div>
<dl class="simple">
<dt>Related:</dt><dd><ul class="simple">
<li><p><a class="reference internal" href="#gvl-vac-gauges">GVL_VAC_GAUGES</a></p></li>
</ul>
</dd>
</dl>
</section>
<section id="f-turboilklogic">
<h2>F_TurboIlkLogic<a class="headerlink" href="#f-turboilklogic" title="Link to this heading"></a></h2>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">FUNCTION</span> <span class="n">F_TurboIlkLogic</span> <span class="p">:</span> <span class="n">BOOL</span>
<span class="n">VAR_INPUT</span>
    <span class="n">i_stTurbo</span> <span class="p">:</span> <span class="n">ST_PTM</span><span class="p">;</span> <span class="o">//</span><span class="n">Turbo</span> <span class="n">Pump</span>
    <span class="o">//</span><span class="n">i_stISG</span> <span class="p">:</span> <span class="n">ST_VG</span><span class="p">;</span> <span class="o">//</span><span class="n">Gauge</span> <span class="n">measuring</span> <span class="n">inlet</span> <span class="n">Pressure</span> <span class="n">e</span><span class="o">.</span><span class="n">g</span> <span class="n">Pirani</span>
    <span class="n">i_stBackingGauge</span> <span class="p">:</span> <span class="n">ST_VG</span><span class="p">;</span> <span class="o">//</span><span class="n">Gauge</span> <span class="n">measuring</span> <span class="n">backing</span> <span class="n">pressure</span>
    <span class="n">i_stRoughValve</span> <span class="p">:</span> <span class="n">ST_VGC</span><span class="p">;</span> <span class="o">//</span><span class="n">Roughing</span> <span class="n">Valve</span> <span class="n">on</span> <span class="n">the</span> <span class="n">turbo</span> <span class="n">pump</span> <span class="n">backing</span> <span class="n">line</span>
<span class="n">END_VAR</span>
<span class="n">VAR</span>
<span class="n">END_VAR</span>
<span class="n">F_TurboIlkLogic</span> <span class="o">:=</span> <span class="n">i_stBackingGauge</span><span class="o">.</span><span class="n">rPRESS</span> <span class="o">&lt;</span> <span class="n">i_stTurbo</span><span class="o">.</span><span class="n">rBackingPressureSP</span> <span class="n">AND</span> <span class="n">i_stBackingGauge</span><span class="o">.</span><span class="n">xPRESS_OK</span> <span class="n">AND</span>
                   <span class="n">i_stRoughValve</span><span class="o">.</span><span class="n">i_xOpnLS</span><span class="p">;</span>

<span class="n">END_FUNCTION</span>
</pre></div>
</div>
</section>
<section id="fb-atvacuum">
<h2>FB_AtVacuum<a class="headerlink" href="#fb-atvacuum" title="Link to this heading"></a></h2>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">FUNCTION_BLOCK</span> <span class="n">FB_AtVacuum</span> <span class="n">EXTENDS</span> <span class="n">FB_Operation</span>
<span class="n">VAR_INPUT</span>
<span class="n">END_VAR</span>
<span class="n">VAR_OUTPUT</span>
<span class="n">END_VAR</span>
<span class="n">VAR</span>
<span class="n">END_VAR</span>
<span class="n">SUPER</span><span class="o">^</span><span class="p">(</span><span class="n">iq_sMessageBuffer</span> <span class="o">:=</span> <span class="n">iq_sMessageBuffer</span><span class="p">);</span>

<span class="n">CASE</span> <span class="n">eStep</span> <span class="n">OF</span>
<span class="n">E_OpStep</span><span class="o">.</span><span class="n">IDLE</span><span class="p">:</span> <span class="o">//</span> <span class="n">Do</span> <span class="n">nothing</span>

<span class="n">E_OpStep</span><span class="o">.</span><span class="n">START</span><span class="p">:</span> <span class="o">//</span> <span class="n">Start</span> <span class="n">monitoring</span> <span class="n">main</span> <span class="n">chamber</span> <span class="n">vacuum</span>
    <span class="n">IF</span> <span class="n">NOT</span> <span class="p">(</span><span class="n">F_AllPumpsRunning</span><span class="p">()</span> <span class="n">AND</span> <span class="n">F_PressAtVacSP</span><span class="p">())</span> <span class="n">THEN</span> <span class="o">//</span> <span class="n">add</span> <span class="n">case</span> <span class="k">if</span> <span class="n">already</span> <span class="n">vented</span> <span class="n">to</span> <span class="n">just</span> <span class="n">cancel</span> <span class="n">operation</span>
        <span class="n">M_RunTimeoutTimer</span><span class="p">(</span><span class="n">TURBOS_NOT_RUNNING_TIMEOUT</span><span class="p">);</span>
        <span class="n">M_SetMessage</span><span class="p">(</span><span class="s1">&#39;Vacuum lost, 10 min timer started&#39;</span><span class="p">);</span>
        <span class="n">IF</span> <span class="n">M_TimeoutExpired</span><span class="p">()</span> <span class="n">THEN</span>
            <span class="n">M_FatalError</span><span class="p">(</span><span class="s1">&#39;Vacuum not restored, venting started&#39;</span><span class="p">);</span>
        <span class="n">END_IF</span>
    <span class="n">ELSE</span>
        <span class="n">M_ResetTimeoutTimer</span><span class="p">();</span> <span class="o">//</span><span class="n">reset</span> <span class="n">timer</span> <span class="k">if</span> <span class="n">pump</span> <span class="n">restarted</span> <span class="ow">or</span> <span class="n">gauge</span> <span class="n">restarted</span> <span class="ow">and</span> <span class="n">vaccum</span> <span class="n">ok</span>
        <span class="n">M_SetMessage</span><span class="p">(</span><span class="s1">&#39;MC Vacuum OK&#39;</span><span class="p">);</span>
    <span class="n">END_IF</span>

<span class="n">ELSE</span>
    <span class="n">M_FatalError</span><span class="p">(</span><span class="s1">&#39;Operation is in invalid state&#39;</span><span class="p">);</span>
<span class="n">END_CASE</span>

<span class="n">END_FUNCTION_BLOCK</span>
</pre></div>
</div>
<dl class="simple">
<dt>Related:</dt><dd><ul class="simple">
<li><p><a class="reference internal" href="#e-opstep">E_OpStep</a></p></li>
<li><p><a class="reference internal" href="#fb-operation">FB_Operation</a></p></li>
<li><p><a class="reference internal" href="#f-allpumpsrunning">F_AllPumpsRunning</a></p></li>
<li><p><a class="reference internal" href="#f-pressatvacsp">F_PressAtVacSP</a></p></li>
</ul>
</dd>
</dl>
</section>
<section id="fb-operation">
<h2>FB_Operation<a class="headerlink" href="#fb-operation" title="Link to this heading"></a></h2>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">FUNCTION_BLOCK</span> <span class="n">FB_Operation</span>
<span class="n">VAR_INPUT</span>
    <span class="n">i_bExecute</span> <span class="p">:</span> <span class="n">BOOL</span><span class="p">;</span> <span class="o">//</span> <span class="n">Flag</span> <span class="n">that</span> <span class="n">indicates</span> <span class="n">the</span> <span class="n">operation</span> <span class="n">should</span> <span class="n">be</span> <span class="n">ran</span>
    <span class="n">i_bCancel</span> <span class="p">:</span> <span class="n">BOOL</span><span class="p">;</span> <span class="o">//</span> <span class="n">Cancel</span> <span class="n">operation</span> <span class="nb">input</span> <span class="n">signal</span>
<span class="n">END_VAR</span>
<span class="n">VAR_IN_OUT</span>
    <span class="n">iq_sMessageBuffer</span> <span class="p">:</span> <span class="n">STRING</span><span class="p">(</span><span class="n">EPICS_STRING_SIZE</span><span class="p">);</span> <span class="o">//</span> <span class="n">Human</span> <span class="n">readable</span> <span class="n">description</span> <span class="n">of</span> <span class="n">the</span> <span class="n">current</span> <span class="n">step</span>
<span class="n">END_VAR</span>
<span class="n">VAR_OUTPUT</span>
    <span class="n">q_bError</span> <span class="p">:</span> <span class="n">BOOL</span><span class="p">;</span> <span class="o">//</span> <span class="n">Whether</span> <span class="n">a</span> <span class="n">fatal</span> <span class="n">error</span> <span class="n">was</span> <span class="n">encountered</span>
    <span class="n">q_bBusy</span> <span class="p">:</span> <span class="n">BOOL</span><span class="p">;</span> <span class="o">//</span> <span class="n">Whether</span> <span class="n">the</span> <span class="n">current</span> <span class="n">operation</span> <span class="ow">is</span> <span class="n">executing</span>
<span class="n">END_VAR</span>
<span class="n">VAR</span>
    <span class="n">bCancel</span> <span class="p">:</span> <span class="n">BOOL</span><span class="p">;</span> <span class="o">//</span> <span class="n">Saved</span> <span class="n">cancel</span> <span class="n">operation</span> <span class="n">signal</span>
    <span class="n">bDeferCancel</span> <span class="p">:</span> <span class="n">BOOL</span><span class="p">;</span> <span class="o">//</span> <span class="n">Setting</span> <span class="n">to</span> <span class="kc">True</span> <span class="n">prevents</span> <span class="n">operation</span> <span class="kn">from</span><span class="w"> </span><span class="nn">being</span> <span class="n">immediatly</span> <span class="n">cancelled</span> <span class="k">with</span> <span class="n">i_bCancel</span><span class="o">.</span> <span class="n">Resets</span> <span class="n">to</span> <span class="n">FALSE</span> <span class="n">after</span> <span class="n">operation</span> <span class="n">finishes</span>
    <span class="n">eStep</span> <span class="p">:</span> <span class="n">E_OpStep</span> <span class="o">:=</span> <span class="n">E_OpStep</span><span class="o">.</span><span class="n">IDLE</span><span class="p">;</span> <span class="o">//</span> <span class="n">The</span> <span class="n">current</span> <span class="n">operation</span> <span class="n">step</span>
    <span class="n">fbTimeoutTimer</span> <span class="p">:</span> <span class="n">TON</span><span class="p">;</span> <span class="o">//</span> <span class="n">Timer</span> <span class="n">used</span> <span class="k">for</span> <span class="n">tracking</span> <span class="n">operation</span> <span class="n">timeouts</span>
<span class="n">END_VAR</span>
<span class="n">IF</span> <span class="n">eStep</span> <span class="o">=</span> <span class="n">E_OpStep</span><span class="o">.</span><span class="n">IDLE</span> <span class="n">AND</span> <span class="n">i_bExecute</span> <span class="o">=</span> <span class="n">TRUE</span> <span class="n">THEN</span>
    <span class="o">//</span> <span class="n">Start</span> <span class="n">operation</span>
    <span class="n">eStep</span> <span class="o">:=</span> <span class="n">E_OpStep</span><span class="o">.</span><span class="n">START</span><span class="p">;</span>
    <span class="n">q_bBusy</span> <span class="o">:=</span> <span class="n">TRUE</span><span class="p">;</span>
    <span class="n">M_ResetError</span><span class="p">();</span>
<span class="n">END_IF</span>

<span class="p">(</span><span class="o">*</span> <span class="n">Save</span> <span class="n">the</span> <span class="nb">input</span> <span class="n">i_bCancel</span> <span class="n">signal</span> <span class="n">since</span> <span class="n">cancelling</span> <span class="n">can</span> <span class="n">take</span> <span class="n">multiple</span> <span class="n">cycles</span> <span class="o">*</span><span class="p">)</span>
<span class="n">IF</span> <span class="n">i_bCancel</span> <span class="n">THEN</span>
    <span class="n">bCancel</span> <span class="o">:=</span> <span class="n">TRUE</span><span class="p">;</span>
<span class="n">END_IF</span>

<span class="p">(</span><span class="o">*</span> <span class="n">Allow</span> <span class="n">operation</span> <span class="n">to</span> <span class="n">be</span> <span class="n">cancelled</span> <span class="kn">from</span><span class="w"> </span><span class="nn">an</span> <span class="nb">input</span> <span class="n">signal</span><span class="o">.</span>
 <span class="n">The</span> <span class="n">cancel</span> <span class="nb">input</span> <span class="n">signal</span> <span class="n">can</span> <span class="n">be</span> <span class="n">deferred</span> <span class="n">by</span> <span class="n">the</span> <span class="n">operation</span> <span class="k">if</span> <span class="n">the</span>
 <span class="n">operation</span> <span class="ow">is</span> <span class="ow">not</span> <span class="n">at</span> <span class="n">a</span> <span class="n">good</span> <span class="n">point</span> <span class="n">to</span> <span class="n">finish</span> <span class="n">cancelling</span><span class="o">.</span> <span class="o">*</span><span class="p">)</span>
<span class="n">IF</span> <span class="n">eStep</span> <span class="o">&lt;&gt;</span> <span class="n">E_OpStep</span><span class="o">.</span><span class="n">IDLE</span> <span class="n">AND</span> <span class="n">NOT</span> <span class="n">bDeferCancel</span> <span class="n">AND</span> <span class="n">bCancel</span> <span class="n">THEN</span>
    <span class="n">M_Cancel</span><span class="p">();</span>
<span class="n">END_IF</span>

<span class="n">IF</span> <span class="n">M_TimeoutExpired</span><span class="p">()</span> <span class="n">THEN</span> <span class="o">//</span> <span class="n">If</span> <span class="n">a</span> <span class="n">timeout</span> <span class="n">has</span> <span class="n">expired</span><span class="p">,</span> <span class="n">trigger</span> <span class="n">a</span> <span class="n">fatal</span> <span class="n">error</span>
    <span class="n">M_FatalError</span><span class="p">(</span><span class="s1">&#39;Timeout expired&#39;</span><span class="p">);</span>
<span class="n">END_IF</span>

<span class="n">END_FUNCTION_BLOCK</span>

<span class="n">METHOD</span> <span class="n">PROTECTED</span> <span class="n">M_Cancel</span>
<span class="n">VAR_INPUT</span>
<span class="n">END_VAR</span>
<span class="n">M_ResetTimeoutTimer</span><span class="p">();</span>
<span class="n">M_SetMessage</span><span class="p">(</span><span class="s1">&#39;Operation canceled&#39;</span><span class="p">);</span>
<span class="n">eStep</span> <span class="o">:=</span> <span class="n">E_OpStep</span><span class="o">.</span><span class="n">IDLE</span><span class="p">;</span>
<span class="n">q_bBusy</span> <span class="o">:=</span> <span class="n">FALSE</span><span class="p">;</span>
<span class="n">bCancel</span> <span class="o">:=</span> <span class="n">FALSE</span><span class="p">;</span>
<span class="n">M_DeferCancel</span><span class="p">(</span><span class="n">FALSE</span><span class="p">);</span>
<span class="n">END_METHOD</span>

<span class="o">//</span> <span class="n">Defer</span> <span class="n">cancel</span> <span class="n">signals</span> <span class="n">until</span> <span class="n">a</span> <span class="n">later</span> <span class="n">time</span>
<span class="n">METHOD</span> <span class="n">PROTECTED</span> <span class="n">M_DeferCancel</span>
<span class="n">VAR_INPUT</span>
    <span class="n">i_bDefer</span> <span class="p">:</span> <span class="n">BOOL</span><span class="p">;</span>
<span class="n">END_VAR</span>
<span class="n">bDeferCancel</span> <span class="o">:=</span> <span class="n">i_bDefer</span><span class="p">;</span>
<span class="n">END_METHOD</span>

<span class="n">METHOD</span> <span class="n">PROTECTED</span> <span class="n">M_FatalError</span>
<span class="n">VAR_INPUT</span>
    <span class="n">i_ErrorMessage</span> <span class="p">:</span> <span class="n">STRING</span><span class="p">;</span>
<span class="n">END_VAR</span>
<span class="n">M_ResetTimeoutTimer</span><span class="p">();</span>
<span class="n">M_SetMessage</span><span class="p">(</span><span class="n">i_ErrorMessage</span><span class="p">);</span>
<span class="n">eStep</span> <span class="o">:=</span> <span class="n">E_OpStep</span><span class="o">.</span><span class="n">IDLE</span><span class="p">;</span>
<span class="n">q_bError</span> <span class="o">:=</span> <span class="n">TRUE</span><span class="p">;</span>
<span class="n">q_bBusy</span> <span class="o">:=</span> <span class="n">FALSE</span><span class="p">;</span>
<span class="n">bCancel</span> <span class="o">:=</span> <span class="n">FALSE</span><span class="p">;</span>
<span class="n">M_DeferCancel</span><span class="p">(</span><span class="n">FALSE</span><span class="p">);</span>
<span class="n">END_METHOD</span>

<span class="n">METHOD</span> <span class="n">PROTECTED</span> <span class="n">M_Finish</span>
<span class="n">VAR_INPUT</span>
<span class="n">END_VAR</span>
<span class="n">M_ResetTimeoutTimer</span><span class="p">();</span>
<span class="n">M_SetMessage</span><span class="p">(</span><span class="s1">&#39;Operation finished&#39;</span><span class="p">);</span>
<span class="n">eStep</span> <span class="o">:=</span> <span class="n">E_OpStep</span><span class="o">.</span><span class="n">IDLE</span><span class="p">;</span>
<span class="n">q_bBusy</span> <span class="o">:=</span> <span class="n">FALSE</span><span class="p">;</span>
<span class="n">bCancel</span> <span class="o">:=</span> <span class="n">FALSE</span><span class="p">;</span>
<span class="n">M_DeferCancel</span><span class="p">(</span><span class="n">FALSE</span><span class="p">);</span>
<span class="n">END_METHOD</span>

<span class="n">METHOD</span> <span class="n">PROTECTED</span> <span class="n">M_ResetError</span>
<span class="n">VAR_INPUT</span>
<span class="n">END_VAR</span>
<span class="n">q_bError</span> <span class="o">:=</span> <span class="n">FALSE</span><span class="p">;</span>
<span class="n">END_METHOD</span>

<span class="n">METHOD</span> <span class="n">PROTECTED</span> <span class="n">M_ResetTimeoutTimer</span>
<span class="n">VAR_INPUT</span>
<span class="n">END_VAR</span>
<span class="n">fbTimeoutTimer</span><span class="p">(</span><span class="n">IN</span> <span class="o">:=</span> <span class="n">FALSE</span><span class="p">);</span>
<span class="n">END_METHOD</span>

<span class="n">METHOD</span> <span class="n">PROTECTED</span> <span class="n">M_RunTimeoutTimer</span>
<span class="n">VAR_INPUT</span>
    <span class="n">i_tTime</span> <span class="p">:</span> <span class="n">TIME</span><span class="p">;</span> <span class="o">//</span> <span class="n">How</span> <span class="n">long</span> <span class="n">the</span> <span class="n">timer</span> <span class="n">should</span> <span class="n">run</span> <span class="n">before</span> <span class="n">signalling</span> <span class="n">a</span> <span class="n">timeout</span>
<span class="n">END_VAR</span>
<span class="n">fbTimeoutTimer</span><span class="p">(</span><span class="n">IN</span> <span class="o">:=</span> <span class="n">TRUE</span><span class="p">,</span> <span class="n">PT</span> <span class="o">:=</span> <span class="n">i_tTime</span><span class="p">);</span>
<span class="n">END_METHOD</span>

<span class="n">METHOD</span> <span class="n">PROTECTED</span> <span class="n">M_SetMessage</span>
<span class="n">VAR_INPUT</span>
    <span class="n">i_sMessage</span> <span class="p">:</span> <span class="n">STRING</span><span class="p">(</span><span class="n">EPICS_STRING_SIZE</span><span class="p">);</span>
<span class="n">END_VAR</span>
<span class="n">iq_sMessageBuffer</span> <span class="o">:=</span> <span class="n">i_sMessage</span><span class="p">;</span>
<span class="n">END_METHOD</span>

<span class="n">METHOD</span> <span class="n">PROTECTED</span> <span class="n">M_TimeoutExpired</span> <span class="p">:</span> <span class="n">BOOL</span>
<span class="n">VAR_INPUT</span>
<span class="n">END_VAR</span>
<span class="n">fbTimeoutTimer</span><span class="p">();</span> <span class="o">//</span> <span class="n">Advance</span> <span class="n">timer</span>
<span class="n">M_TimeoutExpired</span> <span class="o">:=</span> <span class="n">fbTimeoutTimer</span><span class="o">.</span><span class="n">Q</span><span class="p">;</span>
<span class="n">END_METHOD</span>
</pre></div>
</div>
<dl class="simple">
<dt>Related:</dt><dd><ul class="simple">
<li><p><a class="reference internal" href="#e-opstep">E_OpStep</a></p></li>
</ul>
</dd>
</dl>
</section>
<section id="fb-ventmccat">
<h2>FB_VentMcCat<a class="headerlink" href="#fb-ventmccat" title="Link to this heading"></a></h2>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>FUNCTION_BLOCK FB_VentMcCat EXTENDS FB_Operation
VAR_INPUT
END_VAR
VAR_OUTPUT
END_VAR
VAR
    fRough2VFV2Position : REAL;
    fRough2VFV3Position : REAL;
END_VAR
VAR CONSTANT
    VFV_MAX_POSITION : INT := 100;
END_VAR
SUPER^(iq_sMessageBuffer := iq_sMessageBuffer);

// Think which steps should not be permitted to cancel, figure out during testing
CASE eStep OF
E_OpStep.IDLE: // Do nothing

E_OpStep.START: // Close beamline window valves //Defer cancel if this procedure should not be cancelled from user!
    // Close window beamline valves
    GVL_PLC_Interface.bCLOSE_TMO_MR5K4_VWC := TRUE;
    GVL_PLC_Interface.bCLOSE_TMO_TM2K4_VWC := TRUE;
    M_SetMessage(&#39;Closing TMO window valves&#39;);
    M_RunTimeoutTimer(VALVE_TIMEOUT);

    IF (GVL_PLC_Interface.bTMO_MR5K4_VWC_CLOSED_LS AND GVL_PLC_Interface.bTMO_TM2K4_VWC_CLOSED_LS) THEN
        M_SetMessage(&#39;Window valves closed&#39;);
        M_ResetTimeoutTimer();
        eStep := E_OpStep.VMCAS_CLOSE_ISOLATION_VALVES;
    ELSIF M_TimeoutExpired() THEN
        M_SetMessage(&#39;Closing window valve - timeout&#39;);
        M_ResetTimeoutTimer();
        eStep := E_OpStep.VMCAS_CLOSE_ISOLATION_VALVES;
    END_IF

E_OpStep.VMCAS_CLOSE_ISOLATION_VALVES: // Close isolation valves (DP1:VRC:01, CAT1:VRC:01), Bypas valve DP1:VRC:01 shall open
    DREAM_DP1_VRC_01.M_Set_OPN_SW(FALSE);
    DREAM_CAT1_VRC_01.M_Set_OPN_SW(FALSE);
    M_SetMessage(&#39;Close Isolation valves&#39;);
    M_RunTimeoutTimer(VALVE_TIMEOUT);

    IF DREAM_DP1_VRC_01.iq_stValve.i_xClsLS AND DREAM_CAT1_VRC_01.iq_stValve.i_xClsLS AND DREAM_DP1_VRC_02.iq_stValve.i_xOpnLS THEN
        M_SetMessage(&#39;Isolation valves closed, bypass open&#39;);
        M_ResetTimeoutTimer();
        eStep := E_OpStep.VMCAS_STOP_TURBO_PUMPS;
    ELSIF M_TimeoutExpired() THEN
        M_FatalError(&#39;Moving isolation,bypass valves-timeout&#39;); // Raise the error, don&#39;t move forward with stopping pumps etc.
    END_IF

E_OpStep.VMCAS_STOP_TURBO_PUMPS: // Stop MC and CAT Turbo pumps
    DREAM_DP1_PTM_01.M_Run(FALSE);
    DREAM_DP2_PTM_01.M_Run(FALSE);
    DREAM_DP3_PTM_01.M_Run(FALSE);
    DREAM_MC_PTM_01.M_Run(FALSE);
    DREAM_MC_PTM_02.M_Run(FALSE);
    DREAM_CAT1_PTM_01.M_Run(FALSE);
    DREAM_CAT2_PTM_01.M_Run(FALSE);
    DREAM_ROUGH2_PTM_01.M_Run(FALSE);
    DREAM_ROUGH2_PTM_02.M_Run(FALSE);

    M_SetMessage(&#39;Stopping MC and CAT turbos&#39;);
    eStep := E_OpStep.VMCAS_CLOSE_ROUGH_VALVES;

E_OpStep.VMCAS_CLOSE_ROUGH_VALVES: // Close roughing valves
    DREAM_ROUGH2_VRC_01.M_Set_OPN_SW(FALSE);
    DREAM_ROUGH2_VRC_02.M_Set_OPN_SW(FALSE);
    M_SetMessage(&#39;Close Roughing valves&#39;);
    M_RunTimeoutTimer(VALVE_TIMEOUT);

    IF DREAM_ROUGH2_VRC_01.iq_stValve.i_xClsLS AND DREAM_ROUGH2_VRC_02.iq_stValve.i_xClsLS THEN
        M_SetMessage(&#39;Roughing valves closed&#39;);
        M_ResetTimeoutTimer();
        eStep := E_OpStep.VMCAS_STOP_GAUGES;
    ELSIF M_TimeoutExpired() THEN
        M_FatalError(&#39;Moving roughing valves-timeout&#39;); // Raise the error, don&#39;t move forward with stopping gauges etc.
    END_IF

E_OpStep.VMCAS_STOP_GAUGES: // Turn off gauges // I&#39;m thinking to move this state to before closing rough valves becasue in previos state if error is raised gauges will remain ON while pumps already stopped
    DREAM_DP1_GHC_01.M_HVE(FALSE);
    DREAM_DP2_GHC_01.M_HVE(FALSE);
    DREAM_DP3_GHC_01.M_HVE(FALSE);
    DREAM_MC_GHC.M_HVECh1(FALSE);
    DREAM_MC_GHC.M_HVECh2(FALSE);
    DREAM_CAT1_GHC_01.M_HVE(FALSE);
    DREAM_CAT2_GHC_01.M_HVE(FALSE);

    M_SetMessage(&#39;Turning OFF MC and CAT Gauges&#39;);
    eStep := E_OpStep.VMCAS_WAIT_FOR_TURBO_PUMPS_SPIN_DOWN;

E_OpStep.VMCAS_WAIT_FOR_TURBO_PUMPS_SPIN_DOWN: // Turbos need to spin down to below 100 Hz before start venting procedure
    M_RunTimeoutTimer(TURBOS_SPINDOWN_TIMEOUT); // Timeout is 60 min for now. With testing verify that 30 min is long enough to spin down or increase if needed.
    M_SetMessage(&#39;Waiting for pumps to spindown&#39;);

    //How should we verify if serial communication work?
    IF DREAM_DP1_PTM_01.iq_stPTM.i_diCurSpd &lt; 100 AND NOT fbSerialLineControl_DREAM_DP1_PTM_01.Error
        AND DREAM_DP2_PTM_01.iq_stPTM.i_diCurSpd &lt; 100 AND NOT fbSerialLineControl_DREAM_DP2_PTM_01.Error
        AND DREAM_DP3_PTM_01.iq_stPTM.i_diCurSpd &lt; 100 AND NOT fbSerialLineControl_DREAM_DP3_PTM_01.Error
        AND DREAM_MC_PTM_01.iq_stPTM.i_diCurSpd &lt; 100 AND NOT fbSerialLineControl_DREAM_MC_PTM_01.Error
        AND DREAM_MC_PTM_02.iq_stPTM.i_diCurSpd &lt; 100 AND NOT fbSerialLineControl_DREAM_MC_PTM_02.Error
        AND DREAM_CAT1_PTM_01.iq_stPTM.i_diCurSpd &lt; 100 AND NOT fbSerialLineControl_DREAM_CAT1_PTM_01.Error
        AND DREAM_CAT2_PTM_01.iq_stPTM.i_diCurSpd &lt; 100 AND NOT fbSerialLineControl_DREAM_CAT2_PTM_01.Error
        AND DREAM_ROUGH2_PTM_01.iq_stPTM.i_diCurSpd &lt; 100 AND NOT fbSerialLineControl_DREAM_ROUGH2_PTM_01.Error
        AND DREAM_ROUGH2_PTM_02.iq_stPTM.i_diCurSpd &lt; 100 AND NOT fbSerialLineControl_DREAM_ROUGH2_PTM_02.Error
    THEN
        M_SetMessage(&#39;Pumps below 100 Hz, start venting&#39;);
        M_ResetTimeoutTimer();
        eStep := E_OpStep.VMCAS_VENTING;
    ELSIF M_TimeoutExpired()
        AND NOT DREAM_DP1_PTM_01.iq_stPTM.i_xAtSpd
        AND NOT DREAM_DP2_PTM_01.iq_stPTM.i_xAtSpd
        AND NOT DREAM_DP3_PTM_01.iq_stPTM.i_xAtSpd
        AND NOT DREAM_MC_PTM_01.iq_stPTM.i_xAtSpd
        AND NOT DREAM_MC_PTM_02.iq_stPTM.i_xAtSpd
        AND NOT DREAM_CAT1_PTM_01.iq_stPTM.i_xAtSpd
        AND NOT DREAM_CAT2_PTM_01.iq_stPTM.i_xAtSpd
        AND NOT DREAM_ROUGH2_PTM_01.iq_stPTM.i_xAtSpd
        AND NOT DREAM_ROUGH2_PTM_02.iq_stPTM.i_xAtSpd
    THEN (*if serial communication doesn&#39;t work and not at speed*)
        M_SetMessage(&#39;Pumps spindown-timeout, start venting&#39;);
        M_ResetTimeoutTimer();
        eStep := E_OpStep.VMCAS_VENTING;
    ELSE
        M_FatalError(&#39;Turbo pumps failed to spin down&#39;); //should I add that state machine goes to error if the pumps didn&#39;t start spinning down?
    END_IF

    // Reset vent valve postions
    fRough2VFV2Position := GVL_Constants.ROUGH2_VFV_02_INITIAL_POSITION;
    fRough2VFV3Position := GVL_Constants.ROUGH2_VFV_03_INITIAL_POSITION;

E_OpStep.VMCAS_VENTING: // Venting, increase opening by X% every 2 miniutes, until at atmosphere
    DREAM_ROUGH2_VFV_02.M_SetControlMode(E_VCN.ManualControl); // set manual mode for VFV valve
    DREAM_ROUGH2_VFV_03.M_SetControlMode(E_VCN.ManualControl); // set manual mode for VFV valve
    // Verify ATM_PRESS_ERR_RNG value with testing
    IF NOT (ABS(ATM_PRESS - DREAM_DP1_GPI_01.PG.rPRESS) &lt;= ATM_PRESS_ERR_RNG)
        AND NOT (ABS(ATM_PRESS - DREAM_MC_GPI_01.PG.rPRESS) &lt;= ATM_PRESS_ERR_RNG)
        AND NOT (ABS(ATM_PRESS - DREAM_ROUGH2_GPI_02.PG.rPRESS) &lt;= ATM_PRESS_ERR_RNG)
        AND NOT (ABS(ATM_PRESS - DREAM_ROUGH2_GPI_03.PG.rPRESS) &lt;= ATM_PRESS_ERR_RNG)
    THEN
        M_RunTimeoutTimer(VENTING_CYCLE);
        M_SetMessage(&#39;Venting Started&#39;);
        // Add check if serial communication is ok. If not ok we should only stick to change open position by 1% until venting completed?
        // I think we should add range here for the speed 1-5 Hz? I think sometimes speed doesn&#39;t go all the way to 0 Hz, verify with testing
        IF M_TimeoutExpired() THEN
            M_ResetTimeoutTimer(); // Reset timer for next 2 min venting cycle
            IF (NOT (DREAM_DP1_PTM_01.iq_stPTM.i_diCurSpd &lt; 1) OR fbSerialLineControl_DREAM_DP1_PTM_01.Error)
                AND (NOT (DREAM_DP2_PTM_01.iq_stPTM.i_diCurSpd &lt; 1) OR fbSerialLineControl_DREAM_DP2_PTM_01.Error)
                AND (NOT (DREAM_DP3_PTM_01.iq_stPTM.i_diCurSpd &lt; 1) OR fbSerialLineControl_DREAM_DP3_PTM_01.Error)
                AND (NOT (DREAM_MC_PTM_01.iq_stPTM.i_diCurSpd &lt; 1) OR fbSerialLineControl_DREAM_MC_PTM_01.Error)
                AND (NOT (DREAM_MC_PTM_02.iq_stPTM.i_diCurSpd &lt; 1) OR fbSerialLineControl_DREAM_MC_PTM_01.Error)
                AND (NOT (DREAM_CAT1_PTM_01.iq_stPTM.i_diCurSpd &lt; 1) OR fbSerialLineControl_DREAM_CAT1_PTM_01.Error)
                AND (NOT (DREAM_CAT2_PTM_01.iq_stPTM.i_diCurSpd &lt; 1) OR fbSerialLineControl_DREAM_CAT2_PTM_01.Error)
                AND (NOT (DREAM_ROUGH2_PTM_01.iq_stPTM.i_diCurSpd &lt; 1) OR fbSerialLineControl_DREAM_ROUGH2_PTM_01.Error)
                AND (NOT (DREAM_ROUGH2_PTM_02.iq_stPTM.i_diCurSpd &lt; 1) OR fbSerialLineControl_DREAM_ROUGH2_PTM_02.Error)
            THEN
                IF fRough2VFV2Position &lt; VFV_MAX_POSITION THEN
                    fRough2VFV2Position := fRough2VFV2Position + VFV_POSITION_STEP; // every 2 min increase open positon for 1% while pumps above 1 HZ
                ELSE
                    fRough2VFV2Position := VFV_MAX_POSITION;
                END_IF

                IF fRough2VFV3Position &lt; VFV_MAX_POSITION THEN
                    fRough2VFV3Position := fRough2VFV3Position + VFV_POSITION_STEP; // every 2 min increase open positon for 1% while pumps above 1 HZ
                ELSE
                    fRough2VFV3Position := VFV_MAX_POSITION;
                END_IF
            ELSE
                fRough2VFV2Position := VFV_MAX_POSITION; // open venting valve to max postion when pump speed reached below 1Hz
                fRough2VFV3Position := VFV_MAX_POSITION; // open venting valve to max postion when pump speed reached below 1Hz
            END_IF
        END_IF
    ELSE
        M_SetMessage(&#39;Venting completed&#39;);
        M_ResetTimeoutTimer();
        eStep := E_OpStep.VMCAS_FINISH;
    END_IF

    DREAM_ROUGH2_VFV_02.M_SetReqPosition(fRough2VFV2Position); // set venting valve position
    DREAM_ROUGH2_VFV_03.M_SetReqPosition(fRough2VFV3Position); // set venting valve position

E_OpStep.VMCAS_FINISH: // Finish procedure, close venting valves, reset set points for all valves, pumps etc.
    DREAM_ROUGH2_VFV_02.M_SetControlMode(E_VCN.CloseValve);
    DREAM_ROUGH2_VFV_03.M_SetControlMode(E_VCN.CloseValve);
    // Reset vent valve postions
    fRough2VFV2Position := 0;
    fRough2VFV3Position := 0;

    // Set the at vacuum interlocks so user can&#39;t just start opening the valves
    DREAM_ROUGH2_VRC_01.M_SetAtVacSP(VALVE_INTERLOCK_SP);
    DREAM_ROUGH2_VRC_02.M_SetAtVacSP(VALVE_INTERLOCK_SP);

    // Set the at vacuum interlocks so user can&#39;t just start turning on pumps
    DREAM_DP1_PTM_01.M_SetBackingSP(PTM_INTERLOCK_SP);
    DREAM_DP2_PTM_01.M_SetBackingSP(PTM_INTERLOCK_SP);
    DREAM_DP3_PTM_01.M_SetBackingSP(PTM_INTERLOCK_SP);
    DREAM_MC_PTM_01.M_SetBackingSP(PTM_INTERLOCK_SP);
    DREAM_MC_PTM_02.M_SetBackingSP(PTM_INTERLOCK_SP);
    DREAM_CAT1_PTM_01.M_SetBackingSP(PTM_INTERLOCK_SP);
    DREAM_CAT2_PTM_01.M_SetBackingSP(PTM_INTERLOCK_SP);
    DREAM_ROUGH2_PTM_01.M_SetBackingSP(PTM_INTERLOCK_SP);
    DREAM_ROUGH2_PTM_02.M_SetBackingSP(PTM_INTERLOCK_SP);

    // Remove command to close beamline window valves
    GVL_PLC_Interface.bCLOSE_TMO_MR5K4_VWC := FALSE;
    GVL_PLC_Interface.bCLOSE_TMO_TM2K4_VWC := FALSE;

    M_Finish();

ELSE
    M_FatalError(&#39;Operation is in invalid state&#39;);
END_CASE

END_FUNCTION_BLOCK
</pre></div>
</div>
<dl class="simple">
<dt>Related:</dt><dd><ul class="simple">
<li><p><a class="reference internal" href="#e-opstep">E_OpStep</a></p></li>
<li><p><a class="reference internal" href="#fb-operation">FB_Operation</a></p></li>
<li><p><a class="reference internal" href="#gvl-constants">GVL_Constants</a></p></li>
<li><p><a class="reference internal" href="#gvl-plc-interface">GVL_PLC_Interface</a></p></li>
</ul>
</dd>
</dl>
</section>
<section id="main">
<h2>MAIN<a class="headerlink" href="#main" title="Link to this heading"></a></h2>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROGRAM</span> <span class="n">MAIN</span>
<span class="n">VAR</span>
    <span class="n">fbLogHandler</span> <span class="p">:</span> <span class="n">FB_LogHandler</span><span class="p">;</span>
<span class="n">END_VAR</span>
<span class="n">fbLogHandler</span><span class="p">();</span>

<span class="n">PRG_ECAT_CHECK</span><span class="p">();</span>

<span class="n">PRG_GAUGES</span><span class="p">();</span>

<span class="n">PRG_VALVES</span><span class="p">();</span>

<span class="n">PRG_TURBO_PUMPS</span><span class="p">();</span>

<span class="n">PRG_HV_ILK</span><span class="p">();</span>

<span class="n">PRG_COIL_PS_ILK</span><span class="p">();</span>

<span class="n">PRG_TC</span><span class="p">();</span>

<span class="n">END_PROGRAM</span>
</pre></div>
</div>
<dl class="simple">
<dt>Related:</dt><dd><ul class="simple">
<li><p><a class="reference internal" href="#prg-coil-ps-ilk">PRG_COIL_PS_ILK</a></p></li>
<li><p><a class="reference internal" href="#prg-ecat-check">PRG_ECAT_CHECK</a></p></li>
<li><p><a class="reference internal" href="#prg-gauges">PRG_GAUGES</a></p></li>
<li><p><a class="reference internal" href="#prg-hv-ilk">PRG_HV_ILK</a></p></li>
<li><p><a class="reference internal" href="#prg-tc">PRG_TC</a></p></li>
<li><p><a class="reference internal" href="#prg-turbo-pumps">PRG_TURBO_PUMPS</a></p></li>
<li><p><a class="reference internal" href="#prg-valves">PRG_VALVES</a></p></li>
</ul>
</dd>
</dl>
</section>
<section id="prg-automation">
<h2>PRG_AUTOMATION<a class="headerlink" href="#prg-automation" title="Link to this heading"></a></h2>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROGRAM</span> <span class="n">PRG_AUTOMATION</span>
<span class="n">VAR</span>
    <span class="n">eCurrOp</span> <span class="p">:</span> <span class="n">E_Op</span><span class="p">;</span> <span class="o">//</span> <span class="n">Currently</span> <span class="n">running</span> <span class="n">operation</span>
    <span class="n">fbVentMcCat</span> <span class="p">:</span> <span class="n">FB_VentMcCat</span><span class="p">;</span>
    <span class="n">fbAtVacuum</span> <span class="p">:</span> <span class="n">FB_AtVacuum</span><span class="p">;</span>
<span class="n">END_VAR</span>
<span class="p">(</span><span class="o">*</span> <span class="n">Run</span> <span class="n">operations</span><span class="p">,</span> <span class="n">but</span> <span class="n">don</span><span class="s1">&#39;t start any new operations if another operation is still running or error is present *)</span>
<span class="o">//</span> <span class="n">Reset</span> <span class="n">error</span>
<span class="n">IF</span> <span class="n">GVL_Automation</span><span class="o">.</span><span class="n">i_bResetError</span> <span class="n">THEN</span>
    <span class="n">GVL_Automation</span><span class="o">.</span><span class="n">q_bError</span> <span class="o">:=</span> <span class="n">FALSE</span><span class="p">;</span>
    <span class="n">GVL_Automation</span><span class="o">.</span><span class="n">i_bResetError</span> <span class="o">:=</span> <span class="n">FALSE</span><span class="p">;</span>
<span class="n">END_IF</span>

<span class="o">//</span> <span class="n">Only</span> <span class="n">start</span> <span class="n">new</span> <span class="n">operations</span> <span class="k">if</span> <span class="n">the</span> <span class="n">system</span> <span class="ow">is</span> <span class="n">NOT</span> <span class="n">busy</span> <span class="k">with</span> <span class="n">another</span> <span class="n">operation</span> <span class="ow">and</span> <span class="n">transtion</span> <span class="n">to</span> <span class="n">new</span> <span class="n">state</span> <span class="ow">is</span> <span class="n">valid</span> <span class="ow">and</span> <span class="n">no</span> <span class="n">error</span> <span class="n">present</span>
<span class="n">IF</span> <span class="n">NOT</span> <span class="n">GVL_Automation</span><span class="o">.</span><span class="n">q_bBusy</span> <span class="n">AND</span> <span class="n">NOT</span> <span class="n">GVL_Automation</span><span class="o">.</span><span class="n">q_bError</span> <span class="n">THEN</span>
    <span class="n">IF</span> <span class="n">F_IsValidStateTransition</span><span class="p">(</span><span class="n">eCurrOp</span><span class="p">,</span> <span class="n">GVL_Automation</span><span class="o">.</span><span class="n">iq_eOperation</span><span class="p">)</span> <span class="n">THEN</span>
        <span class="n">eCurrOp</span> <span class="o">:=</span> <span class="n">GVL_Automation</span><span class="o">.</span><span class="n">iq_eOperation</span><span class="p">;</span>
    <span class="n">ELSE</span>
        <span class="n">GVL_Automation</span><span class="o">.</span><span class="n">q_sMessage</span> <span class="o">:=</span> <span class="s1">&#39;Invalid state transition&#39;</span><span class="p">;</span>
        <span class="o">//</span><span class="n">GVL_Automation</span><span class="o">.</span><span class="n">q_bError</span> <span class="o">:=</span> <span class="n">TRUE</span><span class="p">;</span>
    <span class="n">END_IF</span>
<span class="n">END_IF</span>

<span class="o">//</span> <span class="n">Execute</span> <span class="n">selected</span> <span class="n">operation</span>
<span class="n">CASE</span> <span class="n">eCurrOp</span> <span class="n">OF</span>
<span class="n">E_Op</span><span class="o">.</span><span class="n">INIT</span><span class="p">:</span> <span class="o">//</span> <span class="n">State</span> <span class="n">Machine</span> <span class="n">INIT</span> <span class="o">//</span> <span class="n">do</span> <span class="n">nothing</span> <span class="k">for</span> <span class="n">now</span><span class="p">,</span> <span class="n">can</span> <span class="n">be</span> <span class="n">used</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">future</span> <span class="k">if</span> <span class="n">needed</span>
    <span class="n">eCurrOp</span> <span class="o">:=</span> <span class="n">E_Op</span><span class="o">.</span><span class="n">STANDBY</span><span class="p">;</span>
    <span class="n">GVL_Automation</span><span class="o">.</span><span class="n">q_sMessage</span> <span class="o">:=</span> <span class="s1">&#39;Initialization completed&#39;</span><span class="p">;</span>

<span class="n">E_Op</span><span class="o">.</span><span class="n">STANDBY</span><span class="p">:</span> <span class="o">//</span> <span class="n">Monitoring</span> <span class="n">IF</span> <span class="n">full</span> <span class="n">system</span> <span class="n">under</span> <span class="n">vacuum</span>
    <span class="n">GVL_Automation</span><span class="o">.</span><span class="n">q_bBusy</span> <span class="o">:=</span> <span class="n">FALSE</span><span class="p">;</span>
    <span class="p">(</span><span class="o">*</span><span class="n">IF</span> <span class="n">F_AllPumpsRunning</span><span class="p">()</span> <span class="n">AND</span> <span class="n">F_PressAtVacSP</span><span class="p">()</span> <span class="n">AND</span> <span class="n">NOT</span> <span class="n">GVL_Automation</span><span class="o">.</span><span class="n">q_bError</span> <span class="n">THEN</span> <span class="o">//</span> <span class="n">clear</span> <span class="n">the</span> <span class="n">error</span> <span class="n">before</span> <span class="n">start</span> <span class="n">monitoring</span> <span class="n">again</span>
        <span class="n">eCurrOp</span> <span class="o">:=</span> <span class="n">E_Op</span><span class="o">.</span><span class="n">AT_VACUUM</span><span class="p">;</span>
        <span class="n">GVL_Automation</span><span class="o">.</span><span class="n">q_bBusy</span> <span class="o">:=</span> <span class="n">TRUE</span><span class="p">;</span> <span class="o">//</span> <span class="n">Extend</span> <span class="k">for</span> <span class="n">one</span> <span class="n">cycle</span> <span class="n">so</span> <span class="n">the</span> <span class="n">state</span> <span class="n">doesn</span><span class="s1">&#39;t get overrired</span>
        <span class="n">GVL_Automation</span><span class="o">.</span><span class="n">q_sMessage</span> <span class="o">:=</span> <span class="s1">&#39;MC At Vacuum&#39;</span><span class="p">;</span>
    <span class="n">END_IF</span><span class="o">*</span><span class="p">)</span>

<span class="n">E_Op</span><span class="o">.</span><span class="n">PUMP_ALL</span><span class="p">:</span> <span class="o">//</span> <span class="n">Full</span> <span class="n">system</span> <span class="n">pump</span> <span class="n">down</span>
    <span class="n">GVL_Automation</span><span class="o">.</span><span class="n">q_bBusy</span> <span class="o">:=</span> <span class="n">FALSE</span><span class="p">;</span> <span class="o">//</span><span class="n">do</span> <span class="n">nothing</span> <span class="k">for</span> <span class="n">now</span><span class="p">,</span> <span class="n">will</span> <span class="n">be</span> <span class="n">implemented</span> <span class="n">later</span><span class="o">.</span> <span class="n">When</span> <span class="n">pumping</span> <span class="n">down</span> <span class="n">procedure</span> <span class="n">ends</span> <span class="n">go</span> <span class="n">to</span> <span class="n">xxxxxx</span> <span class="n">state</span>

<span class="n">E_Op</span><span class="o">.</span><span class="n">PUMP_NC</span><span class="p">:</span> <span class="o">//</span> <span class="n">Only</span> <span class="n">Nozzle</span> <span class="n">chamber</span> <span class="n">pump</span> <span class="n">down</span>
    <span class="n">GVL_Automation</span><span class="o">.</span><span class="n">q_bBusy</span> <span class="o">:=</span> <span class="n">FALSE</span><span class="p">;</span> <span class="o">//</span> <span class="n">do</span> <span class="n">nothing</span> <span class="k">for</span> <span class="n">now</span><span class="p">,</span> <span class="n">will</span> <span class="n">be</span> <span class="n">implemented</span> <span class="n">later</span><span class="o">.</span> <span class="n">When</span> <span class="n">pumping</span> <span class="n">down</span> <span class="n">procedure</span> <span class="n">of</span> <span class="n">NC</span> <span class="n">only</span> <span class="n">ends</span> <span class="n">go</span> <span class="n">back</span> <span class="n">to</span> <span class="n">Standby</span> <span class="n">state</span>

<span class="n">E_Op</span><span class="o">.</span><span class="n">AT_VACUUM</span><span class="p">:</span> <span class="o">//</span> <span class="n">Monitor</span> <span class="k">if</span> <span class="n">system</span> <span class="ow">is</span> <span class="n">At</span> <span class="n">Vacuum</span> <span class="p">(</span><span class="n">pumps</span> <span class="n">running</span> <span class="ow">and</span> <span class="n">pressure</span> <span class="n">below</span> <span class="n">SP</span><span class="p">),</span> <span class="k">if</span> <span class="n">vaccum</span> <span class="n">event</span> <span class="n">occurs</span> <span class="n">vent</span> <span class="n">full</span> <span class="n">system</span>
    <span class="n">fbAtVacuum</span><span class="p">(</span>
        <span class="n">i_bExecute</span> <span class="o">:=</span> <span class="n">TRUE</span><span class="p">,</span>
        <span class="n">i_bCancel</span> <span class="o">:=</span> <span class="n">GVL_Automation</span><span class="o">.</span><span class="n">i_bCancel</span><span class="p">,</span>
        <span class="n">iq_sMessageBuffer</span> <span class="o">:=</span> <span class="n">GVL_Automation</span><span class="o">.</span><span class="n">q_sMessage</span><span class="p">,</span>
        <span class="n">q_bBusy</span> <span class="o">=&gt;</span> <span class="n">GVL_Automation</span><span class="o">.</span><span class="n">q_bBusy</span><span class="p">,</span>
        <span class="n">q_bError</span> <span class="o">=&gt;</span> <span class="n">GVL_Automation</span><span class="o">.</span><span class="n">q_bError</span>
    <span class="p">);</span>
    <span class="n">IF</span> <span class="n">GVL_Automation</span><span class="o">.</span><span class="n">q_bError</span> <span class="n">THEN</span> <span class="o">//</span> <span class="n">Vent</span> <span class="n">MC</span> <span class="ow">and</span> <span class="n">CAT</span> <span class="n">IF</span> <span class="n">Vacuum</span> <span class="n">fault</span> <span class="n">on</span> <span class="n">main</span> <span class="n">chamber</span> <span class="n">detected</span>
        <span class="n">eCurrOp</span> <span class="o">:=</span> <span class="n">E_Op</span><span class="o">.</span><span class="n">VENT_MC_CAT</span><span class="p">;</span>
        <span class="n">GVL_Automation</span><span class="o">.</span><span class="n">q_bBusy</span> <span class="o">:=</span> <span class="n">TRUE</span><span class="p">;</span> <span class="o">//</span> <span class="n">Extend</span> <span class="k">for</span> <span class="n">one</span> <span class="n">cycle</span> <span class="n">so</span> <span class="n">the</span> <span class="n">eCurrOp</span> <span class="n">doesn</span><span class="s1">&#39;t get overried</span>
    <span class="n">END_IF</span>

<span class="n">E_Op</span><span class="o">.</span><span class="n">VENT_ALL</span><span class="p">:</span> <span class="o">//</span> <span class="n">Vent</span> <span class="n">full</span> <span class="n">system</span>
    <span class="n">GVL_Automation</span><span class="o">.</span><span class="n">q_bBusy</span> <span class="o">:=</span> <span class="n">FALSE</span><span class="p">;</span> <span class="o">//</span> <span class="n">do</span> <span class="n">nothing</span> <span class="k">for</span> <span class="n">now</span><span class="p">,</span> <span class="n">will</span> <span class="n">be</span> <span class="n">implemented</span> <span class="n">later</span>

<span class="n">E_Op</span><span class="o">.</span><span class="n">VENT_NC</span><span class="p">:</span> <span class="o">//</span> <span class="n">Vent</span> <span class="n">nozzle</span> <span class="n">chamber</span> <span class="n">only</span>
    <span class="n">GVL_Automation</span><span class="o">.</span><span class="n">q_bBusy</span> <span class="o">:=</span> <span class="n">FALSE</span><span class="p">;</span> <span class="o">//</span> <span class="n">do</span> <span class="n">nothing</span> <span class="k">for</span> <span class="n">now</span><span class="p">,</span> <span class="n">will</span> <span class="n">be</span> <span class="n">implemented</span> <span class="n">later</span>

<span class="n">E_Op</span><span class="o">.</span><span class="n">VENT_MC_CAT</span><span class="p">:</span> <span class="o">//</span> <span class="n">Vent</span> <span class="n">Main</span> <span class="n">Chamber</span> <span class="o">+</span> <span class="n">Catcher</span>
    <span class="p">(</span><span class="o">*</span><span class="n">fbVentMcCat</span><span class="p">(</span>
        <span class="n">i_bExecute</span> <span class="o">:=</span> <span class="n">TRUE</span><span class="p">,</span>
        <span class="n">i_bCancel</span> <span class="o">:=</span> <span class="n">GVL_Automation</span><span class="o">.</span><span class="n">i_bCancel</span><span class="p">,</span>
        <span class="n">iq_sMessageBuffer</span> <span class="o">:=</span> <span class="n">GVL_Automation</span><span class="o">.</span><span class="n">q_sMessage</span><span class="p">,</span>
        <span class="n">q_bBusy</span> <span class="o">=&gt;</span> <span class="n">GVL_Automation</span><span class="o">.</span><span class="n">q_bBusy</span><span class="p">,</span>
        <span class="n">q_bError</span> <span class="o">=&gt;</span> <span class="n">GVL_Automation</span><span class="o">.</span><span class="n">q_bError</span>
    <span class="p">);</span><span class="o">*</span><span class="p">)</span>
    <span class="n">GVL_Automation</span><span class="o">.</span><span class="n">q_bBusy</span> <span class="o">:=</span> <span class="n">FALSE</span><span class="p">;</span> <span class="o">//</span><span class="n">temporary</span> <span class="n">before</span> <span class="n">enabling</span> <span class="n">code</span> <span class="n">above</span>

<span class="n">E_Op</span><span class="o">.</span><span class="n">VENT_CAT</span><span class="p">:</span> <span class="o">//</span> <span class="n">Vent</span> <span class="n">catcher</span> <span class="n">only</span>
    <span class="n">GVL_Automation</span><span class="o">.</span><span class="n">q_bBusy</span> <span class="o">:=</span> <span class="n">FALSE</span><span class="p">;</span> <span class="o">//</span> <span class="n">do</span> <span class="n">nothing</span> <span class="k">for</span> <span class="n">now</span><span class="p">,</span> <span class="n">will</span> <span class="n">be</span> <span class="n">implemented</span> <span class="n">later</span>

<span class="n">ELSE</span> <span class="o">//</span> <span class="n">Selected</span> <span class="n">unimplemented</span> <span class="n">operation</span>
    <span class="n">GVL_Automation</span><span class="o">.</span><span class="n">q_sMessage</span> <span class="o">:=</span> <span class="s1">&#39;Unimplemented operation&#39;</span><span class="p">;</span>
    <span class="n">GVL_Automation</span><span class="o">.</span><span class="n">q_bBusy</span> <span class="o">:=</span> <span class="n">FALSE</span><span class="p">;</span>
    <span class="n">GVL_Automation</span><span class="o">.</span><span class="n">q_bError</span> <span class="o">:=</span> <span class="n">TRUE</span><span class="p">;</span>
<span class="n">END_CASE</span>

<span class="o">//</span> <span class="n">If</span> <span class="nb">all</span> <span class="n">operation</span> <span class="n">have</span> <span class="n">finished</span> <span class="n">then</span> <span class="n">go</span> <span class="n">back</span> <span class="n">to</span> <span class="n">standby</span>
<span class="n">IF</span> <span class="n">NOT</span> <span class="n">GVL_Automation</span><span class="o">.</span><span class="n">q_bBusy</span> <span class="n">THEN</span>
    <span class="n">eCurrOp</span> <span class="o">:=</span> <span class="n">E_Op</span><span class="o">.</span><span class="n">STANDBY</span><span class="p">;</span>
<span class="n">END_IF</span>

<span class="o">//</span> <span class="n">Set</span> <span class="n">output</span> <span class="n">operation</span> <span class="n">to</span> <span class="n">whatever</span> <span class="ow">is</span> <span class="n">ACTAULLY</span> <span class="n">currently</span> <span class="n">running</span>
<span class="n">GVL_Automation</span><span class="o">.</span><span class="n">iq_eOperation</span> <span class="o">:=</span> <span class="n">eCurrOp</span><span class="p">;</span>
<span class="n">GVL_Automation</span><span class="o">.</span><span class="n">i_bCancel</span> <span class="o">:=</span> <span class="n">FALSE</span><span class="p">;</span> <span class="o">//</span> <span class="n">Reset</span> <span class="n">cancel</span> <span class="n">flag</span>

<span class="n">END_PROGRAM</span>
</pre></div>
</div>
<dl class="simple">
<dt>Related:</dt><dd><ul class="simple">
<li><p><a class="reference internal" href="#e-op">E_Op</a></p></li>
<li><p><a class="reference internal" href="#fb-atvacuum">FB_AtVacuum</a></p></li>
<li><p><a class="reference internal" href="#fb-ventmccat">FB_VentMcCat</a></p></li>
<li><p><a class="reference internal" href="#f-allpumpsrunning">F_AllPumpsRunning</a></p></li>
<li><p><a class="reference internal" href="#f-isvalidstatetransition">F_IsValidStateTransition</a></p></li>
<li><p><a class="reference internal" href="#f-pressatvacsp">F_PressAtVacSP</a></p></li>
<li><p><a class="reference internal" href="#gvl-automation">GVL_Automation</a></p></li>
</ul>
</dd>
</dl>
</section>
<section id="prg-coil-ps-ilk">
<h2>PRG_COIL_PS_ILK<a class="headerlink" href="#prg-coil-ps-ilk" title="Link to this heading"></a></h2>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROGRAM</span> <span class="n">PRG_COIL_PS_ILK</span>
<span class="n">VAR</span>
<span class="n">END_VAR</span>
<span class="p">(</span><span class="o">*</span><span class="n">Interlock</span> <span class="n">logic</span> <span class="k">for</span> <span class="n">Coil</span> <span class="n">PS</span> <span class="n">based</span> <span class="n">on</span> <span class="n">reading</span> <span class="kn">from</span><span class="w"> </span><span class="nn">Flow</span> <span class="n">meter</span><span class="o">*</span><span class="p">)</span>
<span class="n">fbCoilFlowMeter</span><span class="p">();</span>
<span class="n">fCoilCoolantFlowMeterRBV</span> <span class="o">:=</span> <span class="n">fbCoilFlowMeter</span><span class="o">.</span><span class="n">fReal</span><span class="p">;</span>

<span class="o">//</span><span class="n">evaluate</span> <span class="n">flow</span> <span class="n">meter</span> <span class="n">readback</span> <span class="n">to</span> <span class="n">Interlock</span> <span class="n">interlock</span> <span class="n">Coil</span> <span class="n">PS</span>
<span class="n">bCoilPS_ILK</span> <span class="o">:=</span> <span class="n">fbCoilFlowMeter</span><span class="o">.</span><span class="n">fReal</span> <span class="o">&gt;</span> <span class="mf">3.0</span><span class="p">;</span> <span class="o">//</span><span class="n">If</span> <span class="n">flow</span> <span class="n">meter</span> <span class="n">reading</span> <span class="ow">is</span> <span class="n">above</span> <span class="n">XX</span> <span class="ow">is</span> <span class="n">ok</span> <span class="n">to</span> <span class="n">turn</span> <span class="n">ON</span> <span class="n">output</span> <span class="n">of</span> <span class="n">the</span> <span class="n">Coil</span> <span class="n">PS</span><span class="o">.</span> <span class="n">Units</span> <span class="n">are</span> <span class="n">lpm</span>

<span class="o">//</span><span class="n">fbDreamCoilFlowMeter</span><span class="p">();</span>
<span class="o">//</span><span class="n">bCoilPS_ILK</span> <span class="o">:=</span> <span class="n">fbDreamCoilFlowMeter</span><span class="o">.</span><span class="n">fbFlowMeter</span><span class="o">.</span><span class="n">fReal</span> <span class="o">&gt;</span> <span class="mi">3</span><span class="p">;</span> <span class="o">//</span><span class="n">If</span> <span class="n">flow</span> <span class="n">meter</span> <span class="n">reading</span> <span class="ow">is</span> <span class="n">above</span> <span class="n">XX</span> <span class="ow">is</span> <span class="n">ok</span> <span class="n">to</span> <span class="n">turn</span> <span class="n">ON</span> <span class="n">output</span> <span class="n">of</span> <span class="n">the</span> <span class="n">Coil</span> <span class="n">PS</span><span class="o">.</span> <span class="n">Units</span> <span class="n">are</span> <span class="n">lpm</span>

<span class="p">(</span><span class="o">*</span><span class="n">DREAM</span> <span class="n">Coil</span> <span class="n">PS</span> <span class="n">Current</span> <span class="n">Monitoring</span><span class="o">*</span><span class="p">)</span>
<span class="n">fbCoilCurrentMonitoring</span><span class="p">();</span>
<span class="n">fCoilCurrentRBV</span> <span class="o">:=</span> <span class="n">fbCoilCurrentMonitoring</span><span class="o">.</span><span class="n">fReal</span><span class="p">;</span>

<span class="n">END_PROGRAM</span>
</pre></div>
</div>
</section>
<section id="prg-com">
<h2>PRG_COM<a class="headerlink" href="#prg-com" title="Link to this heading"></a></h2>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROGRAM</span> <span class="n">PRG_COM</span>
<span class="n">VAR</span>

<span class="n">END_VAR</span>
<span class="p">(</span><span class="o">*</span><span class="n">Instanitate</span> <span class="n">Serial</span> <span class="n">port</span> <span class="n">com</span> <span class="n">function</span> <span class="o">*</span><span class="p">)</span>
<span class="n">fbSerialLineControl_DREAM_NC_PTM_01</span><span class="p">(</span>
    <span class="n">Mode</span><span class="o">:=</span> <span class="n">SERIALLINEMODE_EL6_22B</span><span class="p">,</span>
    <span class="n">pComIn</span><span class="o">:=</span> <span class="n">ADR</span><span class="p">(</span><span class="n">stComIn_DREAM_NC_PTM_01</span><span class="p">),</span>
    <span class="n">pComOut</span><span class="o">:=</span> <span class="n">ADR</span><span class="p">(</span><span class="n">stComOut_DREAM_NC_PTM_01</span><span class="p">),</span>
    <span class="n">SizeComIn</span><span class="o">:=</span> <span class="n">UINT_TO_INT</span><span class="p">(</span><span class="n">SIZEOF</span><span class="p">(</span><span class="n">stComIn_DREAM_NC_PTM_01</span><span class="p">)),</span>
    <span class="n">TxBuffer</span><span class="o">:=</span> <span class="n">SerialTXBuffer_DREAM_NC_PTM_01</span><span class="p">,</span>
    <span class="n">RxBuffer</span><span class="o">:=</span> <span class="n">SerialRXBuffer_DREAM_NC_PTM_01</span><span class="p">,</span>
    <span class="n">Error</span><span class="o">=&gt;</span> <span class="p">,</span>
    <span class="n">ErrorID</span><span class="o">=&gt;</span> <span class="p">);</span>

<span class="n">fbSerialLineControl_DREAM_NC_PTM_02</span><span class="p">(</span>
    <span class="n">Mode</span><span class="o">:=</span> <span class="n">SERIALLINEMODE_EL6_22B</span><span class="p">,</span>
    <span class="n">pComIn</span><span class="o">:=</span> <span class="n">ADR</span><span class="p">(</span><span class="n">stComIn_DREAM_NC_PTM_02</span><span class="p">),</span>
    <span class="n">pComOut</span><span class="o">:=</span> <span class="n">ADR</span><span class="p">(</span><span class="n">stComOut_DREAM_NC_PTM_02</span><span class="p">),</span>
    <span class="n">SizeComIn</span><span class="o">:=</span> <span class="n">UINT_TO_INT</span><span class="p">(</span><span class="n">SIZEOF</span><span class="p">(</span><span class="n">stComIn_DREAM_NC_PTM_02</span><span class="p">)),</span>
    <span class="n">TxBuffer</span><span class="o">:=</span> <span class="n">SerialTXBuffer_DREAM_NC_PTM_02</span><span class="p">,</span>
    <span class="n">RxBuffer</span><span class="o">:=</span> <span class="n">SerialRXBuffer_DREAM_NC_PTM_02</span><span class="p">,</span>
    <span class="n">Error</span><span class="o">=&gt;</span> <span class="p">,</span>
    <span class="n">ErrorID</span><span class="o">=&gt;</span> <span class="p">);</span>

<span class="n">fbSerialLineControl_DREAM_DP1_PTM_01</span><span class="p">(</span>
    <span class="n">Mode</span><span class="o">:=</span> <span class="n">SERIALLINEMODE_EL6_22B</span><span class="p">,</span>
    <span class="n">pComIn</span><span class="o">:=</span> <span class="n">ADR</span><span class="p">(</span><span class="n">stComIn_DREAM_DP1_PTM_01</span><span class="p">),</span>
    <span class="n">pComOut</span><span class="o">:=</span> <span class="n">ADR</span><span class="p">(</span><span class="n">stComOut_DREAM_DP1_PTM_01</span><span class="p">),</span>
    <span class="n">SizeComIn</span><span class="o">:=</span> <span class="n">UINT_TO_INT</span><span class="p">(</span><span class="n">SIZEOF</span><span class="p">(</span><span class="n">stComIn_DREAM_DP1_PTM_01</span><span class="p">)),</span>
    <span class="n">TxBuffer</span><span class="o">:=</span> <span class="n">SerialTXBuffer_DREAM_DP1_PTM_01</span><span class="p">,</span>
    <span class="n">RxBuffer</span><span class="o">:=</span> <span class="n">SerialRXBuffer_DREAM_DP1_PTM_01</span><span class="p">,</span>
    <span class="n">Error</span><span class="o">=&gt;</span> <span class="p">,</span>
    <span class="n">ErrorID</span><span class="o">=&gt;</span> <span class="p">);</span>

<span class="n">fbSerialLineControl_DREAM_DP2_PTM_01</span><span class="p">(</span>
    <span class="n">Mode</span><span class="o">:=</span> <span class="n">SERIALLINEMODE_EL6_22B</span><span class="p">,</span>
    <span class="n">pComIn</span><span class="o">:=</span> <span class="n">ADR</span><span class="p">(</span><span class="n">stComIn_DREAM_DP2_PTM_01</span><span class="p">),</span>
    <span class="n">pComOut</span><span class="o">:=</span> <span class="n">ADR</span><span class="p">(</span><span class="n">stComOut_DREAM_DP2_PTM_01</span><span class="p">),</span>
    <span class="n">SizeComIn</span><span class="o">:=</span> <span class="n">UINT_TO_INT</span><span class="p">(</span><span class="n">SIZEOF</span><span class="p">(</span><span class="n">stComIn_DREAM_DP2_PTM_01</span><span class="p">)),</span>
    <span class="n">TxBuffer</span><span class="o">:=</span> <span class="n">SerialTXBuffer_DREAM_DP2_PTM_01</span><span class="p">,</span>
    <span class="n">RxBuffer</span><span class="o">:=</span> <span class="n">SerialRXBuffer_DREAM_DP2_PTM_01</span><span class="p">,</span>
    <span class="n">Error</span><span class="o">=&gt;</span> <span class="p">,</span>
    <span class="n">ErrorID</span><span class="o">=&gt;</span> <span class="p">);</span>

<span class="n">fbSerialLineControl_DREAM_DP3_PTM_01</span><span class="p">(</span>
    <span class="n">Mode</span><span class="o">:=</span> <span class="n">SERIALLINEMODE_EL6_22B</span><span class="p">,</span>
    <span class="n">pComIn</span><span class="o">:=</span> <span class="n">ADR</span><span class="p">(</span><span class="n">stComIn_DREAM_DP3_PTM_01</span><span class="p">),</span>
    <span class="n">pComOut</span><span class="o">:=</span> <span class="n">ADR</span><span class="p">(</span><span class="n">stComOut_DREAM_DP3_PTM_01</span><span class="p">),</span>
    <span class="n">SizeComIn</span><span class="o">:=</span> <span class="n">UINT_TO_INT</span><span class="p">(</span><span class="n">SIZEOF</span><span class="p">(</span><span class="n">stComIn_DREAM_DP3_PTM_01</span><span class="p">)),</span>
    <span class="n">TxBuffer</span><span class="o">:=</span> <span class="n">SerialTXBuffer_DREAM_DP3_PTM_01</span><span class="p">,</span>
    <span class="n">RxBuffer</span><span class="o">:=</span> <span class="n">SerialRXBuffer_DREAM_DP3_PTM_01</span><span class="p">,</span>
    <span class="n">Error</span><span class="o">=&gt;</span> <span class="p">,</span>
    <span class="n">ErrorID</span><span class="o">=&gt;</span> <span class="p">);</span>

<span class="n">fbSerialLineControl_DREAM_MC_PTM_01</span><span class="p">(</span>
    <span class="n">Mode</span><span class="o">:=</span> <span class="n">SERIALLINEMODE_EL6_22B</span><span class="p">,</span>
    <span class="n">pComIn</span><span class="o">:=</span> <span class="n">ADR</span><span class="p">(</span><span class="n">stComIn_DREAM_MC_PTM_01</span><span class="p">),</span>
    <span class="n">pComOut</span><span class="o">:=</span> <span class="n">ADR</span><span class="p">(</span><span class="n">stComOut_DREAM_MC_PTM_01</span><span class="p">),</span>
    <span class="n">SizeComIn</span><span class="o">:=</span> <span class="n">UINT_TO_INT</span><span class="p">(</span><span class="n">SIZEOF</span><span class="p">(</span><span class="n">stComIn_DREAM_MC_PTM_01</span><span class="p">)),</span>
    <span class="n">TxBuffer</span><span class="o">:=</span> <span class="n">SerialTXBuffer_DREAM_MC_PTM_01</span><span class="p">,</span>
    <span class="n">RxBuffer</span><span class="o">:=</span> <span class="n">SerialRXBuffer_DREAM_MC_PTM_01</span><span class="p">,</span>
    <span class="n">Error</span><span class="o">=&gt;</span> <span class="p">,</span>
    <span class="n">ErrorID</span><span class="o">=&gt;</span> <span class="p">);</span>

<span class="n">fbSerialLineControl_DREAM_MC_PTM_02</span><span class="p">(</span>
    <span class="n">Mode</span><span class="o">:=</span> <span class="n">SERIALLINEMODE_EL6_22B</span><span class="p">,</span>
    <span class="n">pComIn</span><span class="o">:=</span> <span class="n">ADR</span><span class="p">(</span><span class="n">stComIn_DREAM_MC_PTM_02</span><span class="p">),</span>
    <span class="n">pComOut</span><span class="o">:=</span> <span class="n">ADR</span><span class="p">(</span><span class="n">stComOut_DREAM_MC_PTM_02</span><span class="p">),</span>
    <span class="n">SizeComIn</span><span class="o">:=</span> <span class="n">UINT_TO_INT</span><span class="p">(</span><span class="n">SIZEOF</span><span class="p">(</span><span class="n">stComIn_DREAM_MC_PTM_02</span><span class="p">)),</span>
    <span class="n">TxBuffer</span><span class="o">:=</span> <span class="n">SerialTXBuffer_DREAM_MC_PTM_02</span><span class="p">,</span>
    <span class="n">RxBuffer</span><span class="o">:=</span> <span class="n">SerialRXBuffer_DREAM_MC_PTM_02</span><span class="p">,</span>
    <span class="n">Error</span><span class="o">=&gt;</span> <span class="p">,</span>
    <span class="n">ErrorID</span><span class="o">=&gt;</span> <span class="p">);</span>

<span class="n">fbSerialLineControl_DREAM_CAT1_PTM_01</span><span class="p">(</span>
    <span class="n">Mode</span><span class="o">:=</span> <span class="n">SERIALLINEMODE_EL6_22B</span><span class="p">,</span>
    <span class="n">pComIn</span><span class="o">:=</span> <span class="n">ADR</span><span class="p">(</span><span class="n">stComIn_DREAM_CAT1_PTM_01</span><span class="p">),</span>
    <span class="n">pComOut</span><span class="o">:=</span> <span class="n">ADR</span><span class="p">(</span><span class="n">stComOut_DREAM_CAT1_PTM_01</span><span class="p">),</span>
    <span class="n">SizeComIn</span><span class="o">:=</span> <span class="n">UINT_TO_INT</span><span class="p">(</span><span class="n">SIZEOF</span><span class="p">(</span><span class="n">stComIn_DREAM_CAT1_PTM_01</span><span class="p">)),</span>
    <span class="n">TxBuffer</span><span class="o">:=</span> <span class="n">SerialTXBuffer_DREAM_CAT1_PTM_01</span><span class="p">,</span>
    <span class="n">RxBuffer</span><span class="o">:=</span> <span class="n">SerialRXBuffer_DREAM_CAT1_PTM_01</span><span class="p">,</span>
    <span class="n">Error</span><span class="o">=&gt;</span> <span class="p">,</span>
    <span class="n">ErrorID</span><span class="o">=&gt;</span> <span class="p">);</span>

<span class="n">fbSerialLineControl_DREAM_CAT2_PTM_01</span><span class="p">(</span>
    <span class="n">Mode</span><span class="o">:=</span> <span class="n">SERIALLINEMODE_EL6_22B</span><span class="p">,</span>
    <span class="n">pComIn</span><span class="o">:=</span> <span class="n">ADR</span><span class="p">(</span><span class="n">stComIn_DREAM_CAT2_PTM_01</span><span class="p">),</span>
    <span class="n">pComOut</span><span class="o">:=</span> <span class="n">ADR</span><span class="p">(</span><span class="n">stComOut_DREAM_CAT2_PTM_01</span><span class="p">),</span>
    <span class="n">SizeComIn</span><span class="o">:=</span> <span class="n">UINT_TO_INT</span><span class="p">(</span><span class="n">SIZEOF</span><span class="p">(</span><span class="n">stComIn_DREAM_CAT2_PTM_01</span><span class="p">)),</span>
    <span class="n">TxBuffer</span><span class="o">:=</span> <span class="n">SerialTXBuffer_DREAM_CAT2_PTM_01</span><span class="p">,</span>
    <span class="n">RxBuffer</span><span class="o">:=</span> <span class="n">SerialRXBuffer_DREAM_CAT2_PTM_01</span><span class="p">,</span>
    <span class="n">Error</span><span class="o">=&gt;</span> <span class="p">,</span>
    <span class="n">ErrorID</span><span class="o">=&gt;</span> <span class="p">);</span>

<span class="n">fbSerialLineControl_DREAM_ROUGH2_PTM_01</span><span class="p">(</span>
    <span class="n">Mode</span><span class="o">:=</span> <span class="n">SERIALLINEMODE_EL6_22B</span><span class="p">,</span>
    <span class="n">pComIn</span><span class="o">:=</span> <span class="n">ADR</span><span class="p">(</span><span class="n">stComIn_DREAM_ROUGH2_PTM_01</span><span class="p">),</span>
    <span class="n">pComOut</span><span class="o">:=</span> <span class="n">ADR</span><span class="p">(</span><span class="n">stComOut_DREAM_ROUGH2_PTM_01</span><span class="p">),</span>
    <span class="n">SizeComIn</span><span class="o">:=</span> <span class="n">UINT_TO_INT</span><span class="p">(</span><span class="n">SIZEOF</span><span class="p">(</span><span class="n">stComIn_DREAM_ROUGH2_PTM_01</span><span class="p">)),</span>
    <span class="n">TxBuffer</span><span class="o">:=</span> <span class="n">SerialTXBuffer_DREAM_ROUGH2_PTM_01</span><span class="p">,</span>
    <span class="n">RxBuffer</span><span class="o">:=</span> <span class="n">SerialRXBuffer_DREAM_ROUGH2_PTM_01</span><span class="p">,</span>
    <span class="n">Error</span><span class="o">=&gt;</span> <span class="p">,</span>
    <span class="n">ErrorID</span><span class="o">=&gt;</span> <span class="p">);</span>

<span class="n">fbSerialLineControl_DREAM_ROUGH2_PTM_02</span><span class="p">(</span>
    <span class="n">Mode</span><span class="o">:=</span> <span class="n">SERIALLINEMODE_EL6_22B</span><span class="p">,</span>
    <span class="n">pComIn</span><span class="o">:=</span> <span class="n">ADR</span><span class="p">(</span><span class="n">stComIn_DREAM_ROUGH2_PTM_02</span><span class="p">),</span>
    <span class="n">pComOut</span><span class="o">:=</span> <span class="n">ADR</span><span class="p">(</span><span class="n">stComOut_DREAM_ROUGH2_PTM_02</span><span class="p">),</span>
    <span class="n">SizeComIn</span><span class="o">:=</span> <span class="n">UINT_TO_INT</span><span class="p">(</span><span class="n">SIZEOF</span><span class="p">(</span><span class="n">stComIn_DREAM_ROUGH2_PTM_02</span><span class="p">)),</span>
    <span class="n">TxBuffer</span><span class="o">:=</span> <span class="n">SerialTXBuffer_DREAM_ROUGH2_PTM_02</span><span class="p">,</span>
    <span class="n">RxBuffer</span><span class="o">:=</span> <span class="n">SerialRXBuffer_DREAM_ROUGH2_PTM_02</span><span class="p">,</span>
    <span class="n">Error</span><span class="o">=&gt;</span> <span class="p">,</span>
    <span class="n">ErrorID</span><span class="o">=&gt;</span> <span class="p">);</span>

<span class="n">END_PROGRAM</span>
</pre></div>
</div>
</section>
<section id="prg-ecat-check">
<h2>PRG_ECAT_CHECK<a class="headerlink" href="#prg-ecat-check" title="Link to this heading"></a></h2>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROGRAM</span> <span class="n">PRG_ECAT_CHECK</span>
<span class="n">VAR</span>
    <span class="o">//</span><span class="n">EtherCAT</span> <span class="n">bridge</span> <span class="n">error</span>
    <span class="n">bEcatBridge_COM_ERROR</span> <span class="p">:</span> <span class="n">BOOL</span><span class="p">;</span>

    <span class="o">//</span><span class="n">Ethercat</span> <span class="n">bridge</span> <span class="n">error</span> <span class="k">for</span> <span class="n">DREAM</span> <span class="n">Motion</span>
    <span class="n">bMotEcatBridge_COM_ERROR</span> <span class="p">:</span> <span class="n">BOOL</span><span class="p">;</span>
<span class="n">END_VAR</span>
<span class="p">(</span><span class="o">*</span><span class="n">EtherCAT</span> <span class="n">Bridge</span> <span class="n">Status</span><span class="o">*</span><span class="p">)</span>
<span class="o">//</span><span class="n">bEcatBridge_COM_ERROR</span> <span class="o">=</span> <span class="n">TRUE</span> <span class="n">means</span> <span class="n">that</span> <span class="n">there</span> <span class="ow">is</span> <span class="n">an</span> <span class="n">EtherCAT</span> <span class="n">Bridge</span> <span class="n">Communication</span> <span class="n">Error</span><span class="o">.</span>
<span class="n">bEcatBridge_COM_ERROR</span> <span class="o">:=</span> <span class="p">(</span><span class="n">bEcatBridge_TxPDO_state</span> <span class="n">OR</span> <span class="n">bEcatBridge_External_device_not_connected</span> <span class="n">OR</span> <span class="n">bEcatBridge_WcState</span><span class="p">);</span>

<span class="n">bOnBeamline</span> <span class="o">:=</span> <span class="p">(</span><span class="n">bEcatBridge_COM_ERROR</span> <span class="o">=</span> <span class="n">FALSE</span><span class="p">)</span> <span class="n">AND</span> <span class="p">(</span><span class="n">sHUTCH_PLC_NAME</span> <span class="o">=</span> <span class="s1">&#39;TMO&#39;</span><span class="p">);</span>

<span class="n">bMotEcatBridge_COM_ERROR</span> <span class="o">:=</span> <span class="p">(</span><span class="n">bMotEcatBridge_TxPDO_state</span> <span class="n">OR</span> <span class="n">bMotEcatBridge_External_device_not_connected</span> <span class="n">OR</span> <span class="n">bMotEcatBridge_WcState</span><span class="p">);</span>

<span class="n">END_PROGRAM</span>
</pre></div>
</div>
</section>
<section id="prg-gauges">
<h2>PRG_GAUGES<a class="headerlink" href="#prg-gauges" title="Link to this heading"></a></h2>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROGRAM</span> <span class="n">PRG_GAUGES</span>
<span class="n">VAR</span>

<span class="n">END_VAR</span>
<span class="p">(</span><span class="o">**</span><span class="n">Gas</span> <span class="n">Injection</span> <span class="n">Gauges</span><span class="o">**</span><span class="p">)</span>
<span class="o">//</span><span class="n">Pirani</span> <span class="n">MKS</span> <span class="mi">275</span> <span class="n">Gauges</span>
<span class="n">DREAM_NC_GPI_01</span><span class="o">.</span><span class="n">M_SetBits</span><span class="p">(</span><span class="mi">30518</span><span class="p">);</span>
<span class="n">DREAM_NC_GPI_01</span><span class="p">(</span><span class="n">PG</span><span class="o">=&gt;</span><span class="p">);</span>
<span class="n">DREAM_DP1_GPI_01</span><span class="o">.</span><span class="n">M_SetBits</span><span class="p">(</span><span class="mi">30518</span><span class="p">);</span>
<span class="n">DREAM_DP1_GPI_01</span><span class="p">(</span><span class="n">PG</span><span class="o">=&gt;</span><span class="p">);</span>

<span class="o">//</span><span class="n">Cold</span> <span class="n">Cathode</span> <span class="n">Guages</span>
<span class="n">DREAM_NC_GCC_01</span><span class="o">.</span><span class="n">M_SetBits</span><span class="p">(</span><span class="mi">30518</span><span class="p">);</span>
<span class="n">DREAM_NC_GCC_01</span><span class="p">(</span><span class="n">PG</span><span class="o">:=</span> <span class="n">DREAM_NC_GPI_01</span><span class="o">.</span><span class="n">PG</span><span class="p">);</span>

<span class="o">//</span><span class="n">Hot</span> <span class="n">Cathode</span> <span class="n">Guages</span>
<span class="n">DREAM_DP1_GHC_01</span><span class="o">.</span><span class="n">M_SetBits</span><span class="p">(</span><span class="mi">30518</span><span class="p">);</span>
<span class="n">DREAM_DP1_GHC_01</span><span class="p">(</span><span class="n">PG</span><span class="o">:=</span> <span class="n">DREAM_DP1_GPI_01</span><span class="o">.</span><span class="n">PG</span><span class="p">,</span> <span class="n">IG</span><span class="o">=&gt;</span><span class="p">);</span>
<span class="n">DREAM_DP2_GHC_01</span><span class="o">.</span><span class="n">M_SetBits</span><span class="p">(</span><span class="mi">30518</span><span class="p">);</span>
<span class="n">DREAM_DP2_GHC_01</span><span class="p">(</span><span class="n">PG</span><span class="o">:=</span> <span class="n">DREAM_DP1_GPI_01</span><span class="o">.</span><span class="n">PG</span><span class="p">,</span> <span class="n">IG</span><span class="o">=&gt;</span><span class="p">);</span>
<span class="n">DREAM_DP3_GHC_01</span><span class="o">.</span><span class="n">M_SetBits</span><span class="p">(</span><span class="mi">30518</span><span class="p">);</span>
<span class="n">DREAM_DP3_GHC_01</span><span class="p">(</span><span class="n">PG</span><span class="o">:=</span> <span class="n">DREAM_DP1_GPI_01</span><span class="o">.</span><span class="n">PG</span><span class="p">,</span> <span class="n">IG</span><span class="o">=&gt;</span><span class="p">);</span>

<span class="p">(</span><span class="o">**</span><span class="n">Main</span> <span class="n">Chmamber</span> <span class="n">Gauges</span><span class="o">**</span><span class="p">)</span>
<span class="o">//</span><span class="n">Pirani</span> <span class="n">Gauges</span>
<span class="n">DREAM_MC_GPI_01</span><span class="o">.</span><span class="n">M_SetBits</span><span class="p">(</span><span class="mi">30518</span><span class="p">);</span>
<span class="n">DREAM_MC_GPI_01</span><span class="p">();</span>

<span class="o">//</span><span class="n">Hot</span> <span class="n">Cathode</span> <span class="n">gauge</span> <span class="n">IE514</span>
<span class="n">DREAM_MC_GHC</span><span class="o">.</span><span class="n">M_SetBits</span><span class="p">(</span><span class="mi">30518</span><span class="p">);</span>
<span class="o">//</span><span class="n">Using</span> <span class="n">DP3</span><span class="p">:</span><span class="n">GHC</span> <span class="n">to</span> <span class="n">interlock</span> <span class="n">main</span> <span class="n">chamber</span> <span class="n">gauge</span> <span class="n">because</span> <span class="n">protetion</span> <span class="n">setpoint</span> <span class="k">for</span> <span class="n">the</span> <span class="n">gauge</span> <span class="n">has</span> <span class="n">to</span> <span class="n">be</span> <span class="nb">set</span> <span class="n">to</span> <span class="mf">1e-6</span> <span class="o">-</span> <span class="mf">1E-5</span>
<span class="o">//</span><span class="n">Changing</span> <span class="n">back</span> <span class="n">to</span> <span class="n">interlock</span> <span class="n">MC</span> <span class="n">HC</span> <span class="n">gauge</span> <span class="k">with</span> <span class="n">MC</span> <span class="n">pirani</span> <span class="n">gauge</span><span class="p">,</span> <span class="n">becasue</span> <span class="n">when</span> <span class="n">coil</span> <span class="ow">is</span> <span class="n">ON</span> <span class="n">it</span> <span class="n">can</span> <span class="n">turn</span> <span class="n">OFF</span> <span class="n">DP3</span> <span class="n">gauge</span> <span class="n">which</span> <span class="n">then</span> <span class="n">affect</span> <span class="n">interlocks</span> <span class="k">for</span> <span class="n">the</span> <span class="n">beamline</span> <span class="n">valves</span> <span class="ow">and</span> <span class="n">catcher</span> <span class="n">valve</span>
<span class="n">DREAM_MC_GHC</span><span class="p">(</span><span class="n">PG</span><span class="o">:=</span> <span class="n">DREAM_MC_GPI_01</span><span class="o">.</span><span class="n">PG</span><span class="p">);</span> <span class="o">//</span><span class="n">This</span> <span class="n">fb</span> <span class="n">reads</span> <span class="n">statuses</span> <span class="ow">and</span> <span class="n">control</span> <span class="n">two</span> <span class="n">gauges</span> <span class="n">DREAM</span><span class="p">:</span><span class="n">MC</span><span class="p">:</span><span class="n">GHC</span><span class="p">:</span><span class="mi">01</span> <span class="ow">and</span> <span class="n">DREAM</span><span class="p">:</span><span class="n">MC</span><span class="p">:</span><span class="n">GHC</span><span class="p">:</span><span class="mi">02</span>

<span class="o">//</span><span class="n">Update</span> <span class="n">stDREAM_MC_GHC_GAUGE</span> <span class="n">structure</span> <span class="n">based</span> <span class="n">on</span> <span class="n">CH</span> <span class="n">selected</span> <span class="n">by</span> <span class="n">controller</span> <span class="ow">and</span> <span class="n">data</span> <span class="n">to</span> <span class="n">TMO</span> <span class="n">Beamline</span> <span class="n">Vacuum</span> <span class="n">PLC</span>
<span class="n">IF</span> <span class="n">DREAM_MC_GHC</span><span class="o">.</span><span class="n">M_IsCh1Selected</span><span class="p">()</span> <span class="n">THEN</span>
    <span class="n">stDREAM_MC_GHC_GAUGE</span> <span class="o">:=</span> <span class="n">DREAM_MC_GHC</span><span class="o">.</span><span class="n">IG_CH1</span><span class="p">;</span>

    <span class="n">GVL_PLC_Interface</span><span class="o">.</span><span class="n">bDREAM_MAIN_xAT_VAC</span> <span class="o">:=</span> <span class="n">DREAM_MC_GHC</span><span class="o">.</span><span class="n">IG_CH1</span><span class="o">.</span><span class="n">xAT_VAC</span><span class="p">;</span>
    <span class="n">GVL_PLC_Interface</span><span class="o">.</span><span class="n">bDREAM_MAIN_xPRESS_OK</span> <span class="o">:=</span> <span class="n">DREAM_MC_GHC</span><span class="o">.</span><span class="n">IG_CH1</span><span class="o">.</span><span class="n">xPRESS_OK</span><span class="p">;</span>
    <span class="n">GVL_PLC_Interface</span><span class="o">.</span><span class="n">fDREAM_MAIN_rPRESS</span> <span class="o">:=</span> <span class="n">DREAM_MC_GHC</span><span class="o">.</span><span class="n">IG_CH1</span><span class="o">.</span><span class="n">rPRESS</span><span class="p">;</span>

<span class="n">ELSIF</span> <span class="n">DREAM_MC_GHC</span><span class="o">.</span><span class="n">M_IsCh2Selected</span><span class="p">()</span> <span class="n">THEN</span>
    <span class="n">stDREAM_MC_GHC_GAUGE</span> <span class="o">:=</span> <span class="n">DREAM_MC_GHC</span><span class="o">.</span><span class="n">IG_CH2</span><span class="p">;</span>

    <span class="n">GVL_PLC_Interface</span><span class="o">.</span><span class="n">bDREAM_MAIN_xAT_VAC</span> <span class="o">:=</span> <span class="n">DREAM_MC_GHC</span><span class="o">.</span><span class="n">IG_CH2</span><span class="o">.</span><span class="n">xAT_VAC</span><span class="p">;</span>
    <span class="n">GVL_PLC_Interface</span><span class="o">.</span><span class="n">bDREAM_MAIN_xPRESS_OK</span> <span class="o">:=</span> <span class="n">DREAM_MC_GHC</span><span class="o">.</span><span class="n">IG_CH2</span><span class="o">.</span><span class="n">xPRESS_OK</span><span class="p">;</span>
    <span class="n">GVL_PLC_Interface</span><span class="o">.</span><span class="n">fDREAM_MAIN_rPRESS</span> <span class="o">:=</span> <span class="n">DREAM_MC_GHC</span><span class="o">.</span><span class="n">IG_CH2</span><span class="o">.</span><span class="n">rPRESS</span><span class="p">;</span>
<span class="n">END_IF</span>

<span class="o">//</span><span class="n">Switch</span> <span class="n">to</span> <span class="n">Pirani</span> <span class="n">gauge</span><span class="p">,</span> <span class="n">when</span> <span class="n">High</span> <span class="n">vacuum</span> <span class="n">gauge</span> <span class="ow">is</span> <span class="ow">not</span> <span class="n">available</span><span class="p">,</span> <span class="n">check</span> <span class="n">pumps</span> <span class="n">running</span> <span class="n">when</span> <span class="n">using</span> <span class="n">Pirani</span>
<span class="n">IF</span> <span class="n">NOT</span> <span class="n">stDREAM_MC_GHC_GAUGE</span><span class="o">.</span><span class="n">xPRESS_OK</span> <span class="n">THEN</span>
<span class="o">//</span><span class="n">This</span> <span class="n">interlock</span> <span class="n">pseudo</span> <span class="n">MC</span> <span class="n">gauge</span> <span class="ow">is</span> <span class="n">also</span> <span class="n">assigned</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">PRG_Valves</span><span class="p">,</span> <span class="n">it</span> <span class="ow">is</span> <span class="n">redanduncy</span> <span class="ow">and</span> <span class="n">make</span> <span class="n">sure</span> <span class="n">change</span> <span class="n">the</span> <span class="n">PRG_Valves</span> <span class="k">as</span> <span class="n">well</span> <span class="k">if</span> <span class="n">change</span> <span class="n">here</span>
    <span class="n">stDREAM_MC_GAUGE</span> <span class="o">:=</span> <span class="n">DREAM_MC_GPI_01</span><span class="o">.</span><span class="n">PG</span><span class="p">;</span>
    <span class="n">GVL_PLC_Interface</span><span class="o">.</span><span class="n">bDREAM_MAIN_xAT_VAC</span> <span class="o">:=</span> <span class="n">DREAM_MC_GPI_01</span><span class="o">.</span><span class="n">PG</span><span class="o">.</span><span class="n">xAT_VAC</span><span class="p">;</span>
    <span class="n">GVL_PLC_Interface</span><span class="o">.</span><span class="n">bDREAM_MAIN_xPRESS_OK</span> <span class="o">:=</span> <span class="n">DREAM_MC_GPI_01</span><span class="o">.</span><span class="n">PG</span><span class="o">.</span><span class="n">xPRESS_OK</span> <span class="n">AND</span> <span class="n">bMCPumpsRunning</span><span class="p">;</span>
    <span class="n">GVL_PLC_Interface</span><span class="o">.</span><span class="n">fDREAM_MAIN_rPRESS</span> <span class="o">:=</span> <span class="n">DREAM_MC_GPI_01</span><span class="o">.</span><span class="n">PG</span><span class="o">.</span><span class="n">rPRESS</span><span class="p">;</span>
<span class="n">ElSE</span>
<span class="o">//</span><span class="n">This</span> <span class="n">interlock</span> <span class="n">pseudo</span> <span class="n">MC</span> <span class="n">gauge</span> <span class="ow">is</span> <span class="n">also</span> <span class="n">assigned</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">PRG_Valves</span><span class="p">,</span> <span class="n">it</span> <span class="ow">is</span> <span class="n">redanduncy</span> <span class="ow">and</span> <span class="n">make</span> <span class="n">sure</span> <span class="n">change</span> <span class="n">the</span> <span class="n">PRG_Valves</span> <span class="k">as</span> <span class="n">well</span> <span class="k">if</span> <span class="n">change</span> <span class="n">here</span>
    <span class="n">stDREAM_MC_GAUGE</span> <span class="o">:=</span> <span class="n">stDREAM_MC_GHC_GAUGE</span><span class="p">;</span>
    <span class="n">GVL_PLC_Interface</span><span class="o">.</span><span class="n">bDREAM_MAIN_xAT_VAC</span> <span class="o">:=</span> <span class="n">stDREAM_MC_GHC_GAUGE</span><span class="o">.</span><span class="n">xAT_VAC</span><span class="p">;</span>
    <span class="n">GVL_PLC_Interface</span><span class="o">.</span><span class="n">bDREAM_MAIN_xPRESS_OK</span> <span class="o">:=</span> <span class="n">stDREAM_MC_GHC_GAUGE</span><span class="o">.</span><span class="n">xPRESS_OK</span><span class="p">;</span>
    <span class="n">GVL_PLC_Interface</span><span class="o">.</span><span class="n">fDREAM_MAIN_rPRESS</span> <span class="o">:=</span> <span class="n">stDREAM_MC_GHC_GAUGE</span><span class="o">.</span><span class="n">rPRESS</span><span class="p">;</span>
<span class="n">END_IF</span>



<span class="p">(</span><span class="o">**</span><span class="n">Catcher</span> <span class="n">Gauges</span><span class="o">**</span><span class="p">)</span>
<span class="o">//</span><span class="n">Hot</span> <span class="n">Cathode</span> <span class="n">Guages</span>
<span class="n">DREAM_CAT1_GHC_01</span><span class="o">.</span><span class="n">M_SetBits</span><span class="p">(</span><span class="mi">30518</span><span class="p">);</span>
<span class="n">DREAM_CAT1_GHC_01</span><span class="p">(</span><span class="n">PG</span><span class="o">:=</span> <span class="n">DREAM_ROUGH2_GPI_03</span><span class="o">.</span><span class="n">PG</span><span class="p">);</span>
<span class="n">DREAM_CAT2_GHC_01</span><span class="o">.</span><span class="n">M_SetBits</span><span class="p">(</span><span class="mi">30518</span><span class="p">);</span>
<span class="n">DREAM_CAT2_GHC_01</span><span class="p">(</span><span class="n">PG</span><span class="o">:=</span> <span class="n">DREAM_ROUGH2_GPI_03</span><span class="o">.</span><span class="n">PG</span><span class="p">);</span>

<span class="p">(</span><span class="o">**</span><span class="n">Roughing</span> <span class="n">Section</span> <span class="n">Gauges</span><span class="o">**</span><span class="p">)</span>
<span class="n">DREAM_ROUGH1_GPI_01</span><span class="o">.</span><span class="n">M_SetBits</span><span class="p">(</span><span class="mi">32767</span><span class="p">);</span>
<span class="n">DREAM_ROUGH1_GPI_01</span><span class="p">();</span>
<span class="n">DREAM_ROUGH1_GPI_02</span><span class="o">.</span><span class="n">M_SetBits</span><span class="p">(</span><span class="mi">32767</span><span class="p">);</span>
<span class="n">DREAM_ROUGH1_GPI_02</span><span class="p">();</span>

<span class="n">DREAM_ROUGH2_GPI_01</span><span class="o">.</span><span class="n">M_SetBits</span><span class="p">(</span><span class="mi">32767</span><span class="p">);</span>
<span class="n">DREAM_ROUGH2_GPI_01</span><span class="p">();</span>
<span class="n">DREAM_ROUGH2_GPI_02</span><span class="o">.</span><span class="n">M_SetBits</span><span class="p">(</span><span class="mi">32767</span><span class="p">);</span>
<span class="n">DREAM_ROUGH2_GPI_02</span><span class="p">();</span>
<span class="n">DREAM_ROUGH2_GPI_03</span><span class="o">.</span><span class="n">M_SetBits</span><span class="p">(</span><span class="mi">32767</span><span class="p">);</span>
<span class="n">DREAM_ROUGH2_GPI_03</span><span class="p">();</span>

<span class="n">END_PROGRAM</span>
</pre></div>
</div>
<dl class="simple">
<dt>Related:</dt><dd><ul class="simple">
<li><p><a class="reference internal" href="#gvl-plc-interface">GVL_PLC_Interface</a></p></li>
</ul>
</dd>
</dl>
</section>
<section id="prg-hv-ilk">
<h2>PRG_HV_ILK<a class="headerlink" href="#prg-hv-ilk" title="Link to this heading"></a></h2>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROGRAM</span> <span class="n">PRG_HV_ILK</span>
<span class="n">VAR</span>

<span class="n">END_VAR</span>
<span class="p">(</span><span class="o">*</span><span class="n">High</span> <span class="n">Voltage</span> <span class="n">Saftey</span> <span class="n">Loop</span><span class="o">*</span><span class="p">)</span>
<span class="n">IF</span> <span class="n">GVL_VAC_GAUGES</span><span class="o">.</span><span class="n">stDREAM_MC_GHC_GAUGE</span><span class="o">.</span><span class="n">xPRESS_OK</span> <span class="n">THEN</span>
  <span class="o">//</span>  <span class="n">fHighVoltageMaxPressure</span> <span class="o">:=</span> <span class="mf">1e-05</span><span class="p">;</span>
    <span class="n">GVL_PLC_Interface</span><span class="o">.</span><span class="n">bHVSafteyLoopEnable</span> <span class="o">:=</span> <span class="n">GVL_VAC_GAUGES</span><span class="o">.</span><span class="n">stDREAM_MC_GHC_GAUGE</span><span class="o">.</span><span class="n">rPRESS</span> <span class="o">&lt;=</span> <span class="n">fHighVoltageMaxPressure</span><span class="p">;</span>
<span class="n">ELSIF</span> <span class="n">DREAM_MC_GPI_01</span><span class="o">.</span><span class="n">PG</span><span class="o">.</span><span class="n">xPRESS_OK</span> <span class="n">AND</span> <span class="n">bMCPumpsRunning</span> <span class="n">THEN</span>
 <span class="o">//</span>   <span class="n">fHighVoltageMaxPressure</span> <span class="o">:=</span> <span class="mf">5e-04</span><span class="p">;</span>
    <span class="n">GVL_PLC_Interface</span><span class="o">.</span><span class="n">bHVSafteyLoopEnable</span> <span class="o">:=</span> <span class="n">DREAM_MC_GPI_01</span><span class="o">.</span><span class="n">PG</span><span class="o">.</span><span class="n">rPRESS</span> <span class="o">&lt;=</span> <span class="n">rHV_GPI_SP</span><span class="p">;</span>
<span class="n">ELSE</span>
    <span class="n">GVL_PLC_Interface</span><span class="o">.</span><span class="n">bHVSafteyLoopEnable</span> <span class="o">:=</span> <span class="n">FALSE</span><span class="p">;</span>
<span class="n">END_IF</span>

<span class="n">END_PROGRAM</span>
</pre></div>
</div>
<dl class="simple">
<dt>Related:</dt><dd><ul class="simple">
<li><p><a class="reference internal" href="#gvl-plc-interface">GVL_PLC_Interface</a></p></li>
<li><p><a class="reference internal" href="#gvl-vac-gauges">GVL_VAC_GAUGES</a></p></li>
</ul>
</dd>
</dl>
</section>
<section id="prg-tc">
<h2>PRG_TC<a class="headerlink" href="#prg-tc" title="Link to this heading"></a></h2>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROGRAM</span> <span class="n">PRG_TC</span>
<span class="n">VAR</span>
<span class="n">END_VAR</span>
<span class="o">//</span><span class="n">Measure</span> <span class="n">Thercmocouples</span>
<span class="n">TC_01</span><span class="p">();</span>
<span class="n">TC_02</span><span class="p">();</span>
<span class="n">TC_03</span><span class="p">();</span>
<span class="n">TC_04</span><span class="p">();</span>
<span class="n">TC_05</span><span class="p">();</span>
<span class="n">TC_06</span><span class="p">();</span>
<span class="n">TC_07</span><span class="p">();</span>
<span class="n">TC_08</span><span class="p">();</span>

<span class="n">END_PROGRAM</span>
</pre></div>
</div>
</section>
<section id="prg-turbo-pumps">
<h2>PRG_TURBO_PUMPS<a class="headerlink" href="#prg-turbo-pumps" title="Link to this heading"></a></h2>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">PROGRAM</span> <span class="n">PRG_TURBO_PUMPS</span>
<span class="n">VAR</span>
    <span class="n">bAllTurboPumpRunning</span> <span class="p">:</span> <span class="n">BOOL</span><span class="p">;</span>
    <span class="n">tAllTurboPumpDelayTime</span> <span class="p">:</span> <span class="n">TIME</span> <span class="o">:=</span> <span class="n">T</span><span class="c1">#30s;</span>
    <span class="n">tAllTurboPumpTOF</span> <span class="p">:</span> <span class="n">TOF</span><span class="p">;</span>

    <span class="n">bMainTurboPumpRunning</span> <span class="p">:</span> <span class="n">BOOL</span><span class="p">;</span>
    <span class="n">tMainTurboPumpDelayTime</span> <span class="p">:</span> <span class="n">TIME</span> <span class="o">:=</span> <span class="n">T</span><span class="c1">#15m;</span>
    <span class="n">tMainTurboPumpTOF</span> <span class="p">:</span> <span class="n">TOF</span><span class="p">;</span>
    <span class="n">ftPumpsFailed</span> <span class="p">:</span> <span class="n">F_TRIG</span><span class="p">;</span>
<span class="n">END_VAR</span>
<span class="p">(</span><span class="o">**</span><span class="n">Gas</span> <span class="n">Injection</span> <span class="n">Turbo</span> <span class="n">pumps</span><span class="o">**</span><span class="p">)</span>
<span class="n">DREAM_NC_PTM_01</span><span class="p">(</span><span class="n">i_xExtIlkOK</span> <span class="o">:=</span> <span class="n">DREAM_ROUGH1_GPI_02</span><span class="o">.</span><span class="n">PG</span><span class="o">.</span><span class="n">rPRESS</span> <span class="o">&lt;</span> <span class="n">DREAM_NC_PTM_01</span><span class="o">.</span><span class="n">iq_stPTM</span><span class="o">.</span><span class="n">rBackingPressureSP</span> <span class="n">AND</span> <span class="n">DREAM_ROUGH1_GPI_02</span><span class="o">.</span><span class="n">PG</span><span class="o">.</span><span class="n">xPRESS_OK</span> <span class="n">AND</span>
                               <span class="n">DREAM_ROUGH1_VRC_01</span><span class="o">.</span><span class="n">iq_stValve</span><span class="o">.</span><span class="n">i_xOpnLS</span><span class="p">);</span>

<span class="n">DREAM_NC_PTM_02</span><span class="p">(</span><span class="n">i_xExtIlkOK</span> <span class="o">:=</span> <span class="n">DREAM_ROUGH1_GPI_02</span><span class="o">.</span><span class="n">PG</span><span class="o">.</span><span class="n">rPRESS</span> <span class="o">&lt;</span> <span class="n">DREAM_NC_PTM_02</span><span class="o">.</span><span class="n">iq_stPTM</span><span class="o">.</span><span class="n">rBackingPressureSP</span> <span class="n">AND</span> <span class="n">DREAM_ROUGH1_GPI_02</span><span class="o">.</span><span class="n">PG</span><span class="o">.</span><span class="n">xPRESS_OK</span> <span class="n">AND</span>
                               <span class="n">DREAM_ROUGH1_VRC_01</span><span class="o">.</span><span class="n">iq_stValve</span><span class="o">.</span><span class="n">i_xOpnLS</span><span class="p">);</span>

<span class="p">(</span><span class="o">**</span><span class="n">Differential</span> <span class="n">pumping</span> <span class="n">stations</span> <span class="n">Turbo</span> <span class="n">pumps</span><span class="o">**</span><span class="p">)</span>
<span class="n">DREAM_DP1_PTM_01</span><span class="p">(</span><span class="n">i_xExtIlkOK</span> <span class="o">:=</span> <span class="n">DREAM_ROUGH2_GPI_02</span><span class="o">.</span><span class="n">PG</span><span class="o">.</span><span class="n">rPRESS</span> <span class="o">&lt;</span> <span class="n">DREAM_DP1_PTM_01</span><span class="o">.</span><span class="n">iq_stPTM</span><span class="o">.</span><span class="n">rBackingPressureSP</span> <span class="n">AND</span> <span class="n">DREAM_ROUGH2_GPI_02</span><span class="o">.</span><span class="n">PG</span><span class="o">.</span><span class="n">xPRESS_OK</span> <span class="n">AND</span>
                                <span class="n">DREAM_ROUGH2_VRC_01</span><span class="o">.</span><span class="n">iq_stValve</span><span class="o">.</span><span class="n">i_xOpnLS</span><span class="p">);</span>

<span class="n">DREAM_DP2_PTM_01</span><span class="p">(</span><span class="n">i_xExtIlkOK</span> <span class="o">:=</span> <span class="n">DREAM_ROUGH2_GPI_02</span><span class="o">.</span><span class="n">PG</span><span class="o">.</span><span class="n">rPRESS</span> <span class="o">&lt;</span> <span class="n">DREAM_DP2_PTM_01</span><span class="o">.</span><span class="n">iq_stPTM</span><span class="o">.</span><span class="n">rBackingPressureSP</span> <span class="n">AND</span> <span class="n">DREAM_ROUGH2_GPI_02</span><span class="o">.</span><span class="n">PG</span><span class="o">.</span><span class="n">xPRESS_OK</span> <span class="n">AND</span>
                                <span class="n">DREAM_ROUGH2_VRC_01</span><span class="o">.</span><span class="n">iq_stValve</span><span class="o">.</span><span class="n">i_xOpnLS</span><span class="p">);</span>

<span class="n">DREAM_DP3_PTM_01</span><span class="p">(</span><span class="n">i_xExtIlkOK</span> <span class="o">:=</span> <span class="n">DREAM_ROUGH2_GPI_02</span><span class="o">.</span><span class="n">PG</span><span class="o">.</span><span class="n">rPRESS</span> <span class="o">&lt;</span> <span class="n">DREAM_DP3_PTM_01</span><span class="o">.</span><span class="n">iq_stPTM</span><span class="o">.</span><span class="n">rBackingPressureSP</span> <span class="n">AND</span> <span class="n">DREAM_ROUGH2_GPI_02</span><span class="o">.</span><span class="n">PG</span><span class="o">.</span><span class="n">xPRESS_OK</span> <span class="n">AND</span>
                                <span class="n">DREAM_ROUGH2_VRC_01</span><span class="o">.</span><span class="n">iq_stValve</span><span class="o">.</span><span class="n">i_xOpnLS</span><span class="p">);</span>

<span class="p">(</span><span class="o">**</span><span class="n">Main</span> <span class="n">Chamber</span> <span class="n">Turbo</span> <span class="n">pumps</span><span class="o">**</span><span class="p">)</span>
<span class="n">DREAM_MC_PTM_01</span><span class="p">(</span><span class="n">i_xExtIlkOK</span> <span class="o">:=</span> <span class="n">DREAM_ROUGH2_GPI_02</span><span class="o">.</span><span class="n">PG</span><span class="o">.</span><span class="n">rPRESS</span> <span class="o">&lt;</span> <span class="n">DREAM_MC_PTM_01</span><span class="o">.</span><span class="n">iq_stPTM</span><span class="o">.</span><span class="n">rBackingPressureSP</span> <span class="n">AND</span> <span class="n">DREAM_ROUGH2_GPI_02</span><span class="o">.</span><span class="n">PG</span><span class="o">.</span><span class="n">xPRESS_OK</span> <span class="n">AND</span>
                               <span class="n">DREAM_ROUGH2_VRC_01</span><span class="o">.</span><span class="n">iq_stValve</span><span class="o">.</span><span class="n">i_xOpnLS</span><span class="p">);</span>

<span class="n">DREAM_MC_PTM_02</span><span class="p">(</span><span class="n">i_xExtIlkOK</span> <span class="o">:=</span> <span class="n">DREAM_ROUGH2_GPI_02</span><span class="o">.</span><span class="n">PG</span><span class="o">.</span><span class="n">rPRESS</span> <span class="o">&lt;</span> <span class="n">DREAM_MC_PTM_02</span><span class="o">.</span><span class="n">iq_stPTM</span><span class="o">.</span><span class="n">rBackingPressureSP</span> <span class="n">AND</span> <span class="n">DREAM_ROUGH2_GPI_02</span><span class="o">.</span><span class="n">PG</span><span class="o">.</span><span class="n">xPRESS_OK</span> <span class="n">AND</span>
                               <span class="n">DREAM_ROUGH2_VRC_01</span><span class="o">.</span><span class="n">iq_stValve</span><span class="o">.</span><span class="n">i_xOpnLS</span><span class="p">);</span>

<span class="p">(</span><span class="o">**</span><span class="n">Catcher</span> <span class="n">Turbo</span> <span class="n">pumps</span><span class="o">**</span><span class="p">)</span>
<span class="o">//</span><span class="n">Special</span> <span class="n">interlock</span> <span class="n">due</span> <span class="n">to</span> <span class="n">manual</span> <span class="n">valve</span> <span class="n">between</span> <span class="n">turbo</span> <span class="n">pump</span> <span class="ow">and</span> <span class="n">ROUGH2_GPI2</span>
<span class="n">DREAM_CAT1_PTM_01</span><span class="p">(</span><span class="n">i_xExtIlkOK</span> <span class="o">:=</span> <span class="n">DREAM_ROUGH2_GPI_02</span><span class="o">.</span><span class="n">PG</span><span class="o">.</span><span class="n">rPRESS</span> <span class="o">&lt;</span> <span class="n">DREAM_CAT1_PTM_01</span><span class="o">.</span><span class="n">iq_stPTM</span><span class="o">.</span><span class="n">rBackingPressureSP</span> <span class="n">AND</span> <span class="n">DREAM_ROUGH2_GPI_02</span><span class="o">.</span><span class="n">PG</span><span class="o">.</span><span class="n">xPRESS_OK</span> <span class="n">AND</span>
                                 <span class="n">DREAM_ROUGH2_GPI_03</span><span class="o">.</span><span class="n">PG</span><span class="o">.</span><span class="n">rPRESS</span> <span class="o">&lt;</span> <span class="n">DREAM_CAT1_PTM_01</span><span class="o">.</span><span class="n">iq_stPTM</span><span class="o">.</span><span class="n">rBackingPressureSP</span> <span class="n">AND</span> <span class="n">DREAM_ROUGH2_GPI_03</span><span class="o">.</span><span class="n">PG</span><span class="o">.</span><span class="n">xPRESS_OK</span> <span class="n">AND</span>
                                 <span class="n">DREAM_ROUGH2_VRC_01</span><span class="o">.</span><span class="n">i_xOpnLS</span><span class="p">);</span>


<span class="n">DREAM_CAT2_PTM_01</span><span class="p">(</span><span class="n">i_xExtIlkOK</span> <span class="o">:=</span> <span class="n">DREAM_ROUGH2_GPI_03</span><span class="o">.</span><span class="n">PG</span><span class="o">.</span><span class="n">rPRESS</span> <span class="o">&lt;</span> <span class="n">DREAM_CAT2_PTM_01</span><span class="o">.</span><span class="n">iq_stPTM</span><span class="o">.</span><span class="n">rBackingPressureSP</span> <span class="n">AND</span> <span class="n">DREAM_ROUGH2_GPI_03</span><span class="o">.</span><span class="n">PG</span><span class="o">.</span><span class="n">xPRESS_OK</span> <span class="n">AND</span>
                                 <span class="n">DREAM_ROUGH2_VRC_02</span><span class="o">.</span><span class="n">iq_stValve</span><span class="o">.</span><span class="n">i_xOpnLS</span><span class="p">);</span>

<span class="p">(</span><span class="o">**</span><span class="n">ROUGHING</span> <span class="n">SECTION</span> <span class="n">TURBO</span> <span class="n">BOOSTER</span> <span class="n">PUMPS</span><span class="o">**</span><span class="p">)</span>
<span class="n">DREAM_ROUGH2_PTM_01</span><span class="p">(</span><span class="n">i_xExtIlkOK</span> <span class="o">:=</span> <span class="n">DREAM_ROUGH2_GPI_02</span><span class="o">.</span><span class="n">PG</span><span class="o">.</span><span class="n">rPRESS</span> <span class="o">&lt;</span> <span class="n">DREAM_ROUGH2_PTM_01</span><span class="o">.</span><span class="n">iq_stPTM</span><span class="o">.</span><span class="n">rBackingPressureSP</span> <span class="n">AND</span> <span class="n">DREAM_ROUGH2_GPI_02</span><span class="o">.</span><span class="n">PG</span><span class="o">.</span><span class="n">xPRESS_OK</span> <span class="n">AND</span>
                                   <span class="n">DREAM_ROUGH2_VRC_01</span><span class="o">.</span><span class="n">iq_stValve</span><span class="o">.</span><span class="n">i_xOpnLS</span><span class="p">);</span>

<span class="n">DREAM_ROUGH2_PTM_02</span><span class="p">(</span><span class="n">i_xExtIlkOK</span> <span class="o">:=</span> <span class="n">DREAM_ROUGH2_GPI_02</span><span class="o">.</span><span class="n">PG</span><span class="o">.</span><span class="n">rPRESS</span> <span class="o">&lt;</span> <span class="n">DREAM_ROUGH2_PTM_02</span><span class="o">.</span><span class="n">iq_stPTM</span><span class="o">.</span><span class="n">rBackingPressureSP</span> <span class="n">AND</span> <span class="n">DREAM_ROUGH2_GPI_02</span><span class="o">.</span><span class="n">PG</span><span class="o">.</span><span class="n">xPRESS_OK</span> <span class="n">AND</span>
                                   <span class="n">DREAM_ROUGH2_VRC_01</span><span class="o">.</span><span class="n">iq_stValve</span><span class="o">.</span><span class="n">i_xOpnLS</span><span class="p">);</span>


<span class="n">bAllTurboPumpRunning</span> <span class="o">:=</span> <span class="n">DREAM_NC_PTM_01</span><span class="o">.</span><span class="n">iq_stPTM</span><span class="o">.</span><span class="n">eState</span> <span class="o">=</span> <span class="n">E_PumpState</span><span class="o">.</span><span class="n">pumpRUNNING</span> <span class="n">AND</span>
                        <span class="n">DREAM_NC_PTM_02</span><span class="o">.</span><span class="n">iq_stPTM</span><span class="o">.</span><span class="n">eState</span> <span class="o">=</span> <span class="n">E_PumpState</span><span class="o">.</span><span class="n">pumpRUNNING</span> <span class="n">AND</span>
                        <span class="n">DREAM_DP1_PTM_01</span><span class="o">.</span><span class="n">iq_stPTM</span><span class="o">.</span><span class="n">eState</span> <span class="o">=</span> <span class="n">E_PumpState</span><span class="o">.</span><span class="n">pumpRUNNING</span> <span class="n">AND</span>
                        <span class="n">DREAM_DP2_PTM_01</span><span class="o">.</span><span class="n">iq_stPTM</span><span class="o">.</span><span class="n">eState</span> <span class="o">=</span> <span class="n">E_PumpState</span><span class="o">.</span><span class="n">pumpRUNNING</span> <span class="n">AND</span>
                        <span class="n">DREAM_DP3_PTM_01</span><span class="o">.</span><span class="n">iq_stPTM</span><span class="o">.</span><span class="n">eState</span> <span class="o">=</span> <span class="n">E_PumpState</span><span class="o">.</span><span class="n">pumpRUNNING</span> <span class="n">AND</span>
                        <span class="n">DREAM_MC_PTM_01</span><span class="o">.</span><span class="n">iq_stPTM</span><span class="o">.</span><span class="n">eState</span> <span class="o">=</span> <span class="n">E_PumpState</span><span class="o">.</span><span class="n">pumpRUNNING</span> <span class="n">AND</span>
                        <span class="n">DREAM_MC_PTM_02</span><span class="o">.</span><span class="n">iq_stPTM</span><span class="o">.</span><span class="n">eState</span> <span class="o">=</span> <span class="n">E_PumpState</span><span class="o">.</span><span class="n">pumpRUNNING</span> <span class="n">AND</span>
                        <span class="n">DREAM_CAT1_PTM_01</span><span class="o">.</span><span class="n">iq_stPTM</span><span class="o">.</span><span class="n">eState</span> <span class="o">=</span> <span class="n">E_PumpState</span><span class="o">.</span><span class="n">pumpRUNNING</span> <span class="n">AND</span>
                        <span class="n">DREAM_CAT2_PTM_01</span><span class="o">.</span><span class="n">iq_stPTM</span><span class="o">.</span><span class="n">eState</span> <span class="o">=</span> <span class="n">E_PumpState</span><span class="o">.</span><span class="n">pumpRUNNING</span> <span class="n">AND</span>
                        <span class="n">DREAM_ROUGH2_PTM_01</span><span class="o">.</span><span class="n">iq_stPTM</span><span class="o">.</span><span class="n">eState</span> <span class="o">=</span> <span class="n">E_PumpState</span><span class="o">.</span><span class="n">pumpRUNNING</span> <span class="n">AND</span>
                        <span class="n">DREAM_ROUGH2_PTM_02</span><span class="o">.</span><span class="n">iq_stPTM</span><span class="o">.</span><span class="n">eState</span> <span class="o">=</span> <span class="n">E_PumpState</span><span class="o">.</span><span class="n">pumpRUNNING</span><span class="p">;</span>

<span class="n">tAllTurboPumpTOF</span><span class="p">(</span><span class="n">IN</span> <span class="o">:=</span> <span class="n">bAllTurboPumpRunning</span><span class="p">,</span> <span class="n">PT</span> <span class="o">:=</span> <span class="n">tAllTurboPumpDelayTime</span><span class="p">);</span>
<span class="n">bDREAM_TURBOS_ALL_AtSpd</span> <span class="o">:=</span> <span class="n">tAllTurboPumpTOF</span><span class="o">.</span><span class="n">Q</span><span class="p">;</span>

<span class="n">bMCPumpsRunning</span> <span class="o">:=</span> <span class="n">DREAM_DP1_PTM_01</span><span class="o">.</span><span class="n">iq_stPTM</span><span class="o">.</span><span class="n">eState</span> <span class="o">=</span> <span class="n">E_PumpState</span><span class="o">.</span><span class="n">pumpRUNNING</span> <span class="n">AND</span>
                   <span class="n">DREAM_DP2_PTM_01</span><span class="o">.</span><span class="n">iq_stPTM</span><span class="o">.</span><span class="n">eState</span> <span class="o">=</span> <span class="n">E_PumpState</span><span class="o">.</span><span class="n">pumpRUNNING</span> <span class="n">AND</span>
                   <span class="n">DREAM_DP3_PTM_01</span><span class="o">.</span><span class="n">iq_stPTM</span><span class="o">.</span><span class="n">eState</span> <span class="o">=</span> <span class="n">E_PumpState</span><span class="o">.</span><span class="n">pumpRUNNING</span> <span class="n">AND</span>
                   <span class="n">DREAM_MC_PTM_01</span><span class="o">.</span><span class="n">iq_stPTM</span><span class="o">.</span><span class="n">eState</span> <span class="o">=</span> <span class="n">E_PumpState</span><span class="o">.</span><span class="n">pumpRUNNING</span> <span class="n">AND</span>
                   <span class="n">DREAM_MC_PTM_02</span><span class="o">.</span><span class="n">iq_stPTM</span><span class="o">.</span><span class="n">eState</span> <span class="o">=</span> <span class="n">E_PumpState</span><span class="o">.</span><span class="n">pumpRUNNING</span> <span class="n">AND</span>
                   <span class="n">DREAM_ROUGH2_PTM_01</span><span class="o">.</span><span class="n">iq_stPTM</span><span class="o">.</span><span class="n">eState</span> <span class="o">=</span> <span class="n">E_PumpState</span><span class="o">.</span><span class="n">pumpRUNNING</span> <span class="n">AND</span>
                   <span class="n">DREAM_ROUGH2_PTM_02</span><span class="o">.</span><span class="n">iq_stPTM</span><span class="o">.</span><span class="n">eState</span> <span class="o">=</span> <span class="n">E_PumpState</span><span class="o">.</span><span class="n">pumpRUNNING</span><span class="p">;</span>

<span class="n">bCATPumpsRunning</span> <span class="o">:=</span> <span class="n">DREAM_CAT1_PTM_01</span><span class="o">.</span><span class="n">iq_stPTM</span><span class="o">.</span><span class="n">eState</span> <span class="o">=</span> <span class="n">E_PumpState</span><span class="o">.</span><span class="n">pumpRUNNING</span> <span class="n">AND</span>
                    <span class="n">DREAM_CAT2_PTM_01</span><span class="o">.</span><span class="n">iq_stPTM</span><span class="o">.</span><span class="n">eState</span> <span class="o">=</span> <span class="n">E_PumpState</span><span class="o">.</span><span class="n">pumpRUNNING</span><span class="p">;</span>

<span class="p">(</span><span class="o">*********</span><span class="n">SERIAL</span> <span class="n">COMMUNICATION</span><span class="o">**********</span><span class="p">)</span>

<span class="p">(</span><span class="o">*</span><span class="n">Pfeiffer</span> <span class="n">pumps</span> <span class="n">at</span> <span class="n">Gas</span> <span class="n">Injection</span><span class="o">*</span><span class="p">)</span>
<span class="o">//</span><span class="n">DREAM_NC_PTM_01</span>
<span class="p">(</span><span class="o">*</span><span class="n">Assign</span> <span class="n">adresses</span> <span class="n">to</span> <span class="n">the</span> <span class="n">pfeiffer</span> <span class="n">controllers</span> <span class="n">connected</span> <span class="n">to</span> <span class="n">this</span> <span class="n">serial</span> <span class="n">terminal</span><span class="o">*</span><span class="p">)</span>
<span class="n">stPfeiffer_CTRL_DREAM_NC_PTM_01</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">.</span><span class="n">iSerialAddress</span><span class="o">:=</span> <span class="mi">1</span><span class="p">;</span>
<span class="n">stPfeiffer_CTRL_DREAM_NC_PTM_01</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">.</span><span class="n">xEnableComm</span><span class="o">:=</span> <span class="n">TRUE</span><span class="p">;</span>
<span class="p">(</span><span class="o">*</span><span class="n">Instanitate</span> <span class="n">the</span> <span class="n">Function</span> <span class="n">block</span> <span class="k">for</span> <span class="n">serial</span> <span class="n">communication</span> <span class="k">with</span> <span class="n">Pfeiffer</span><span class="o">*</span><span class="p">)</span>
<span class="n">fbPfeifferCom_DREAM_NC_PTM_01</span><span class="p">(</span><span class="n">astPfeifferControl</span><span class="o">:=</span> <span class="n">stPfeiffer_CTRL_DREAM_NC_PTM_01</span><span class="p">,</span>
                              <span class="n">astPfeifferStatus</span><span class="o">:=</span> <span class="n">stPfeiffer_RBK_DREAM_NC_PTM_01</span><span class="p">,</span>
                              <span class="n">SerialRXBuffer</span><span class="o">:=</span> <span class="n">SerialRXBuffer_DREAM_NC_PTM_01</span><span class="p">,</span>
                              <span class="n">SerialTXBuffer</span><span class="o">:=</span> <span class="n">SerialTXBuffer_DREAM_NC_PTM_01</span><span class="p">);</span>
<span class="p">(</span><span class="o">*</span><span class="n">Copy</span> <span class="n">Status</span> <span class="n">Pv</span><span class="s1">&#39;s into the PTM structure*)</span>
<span class="n">DREAM_NC_PTM_01</span><span class="o">.</span><span class="n">M_Serial_IO</span><span class="p">(</span><span class="n">st_Pfeiffer_RBK</span><span class="o">:=</span> <span class="n">stPfeiffer_RBK_DREAM_NC_PTM_01</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
                            <span class="n">st_Pfeiffer_CTRL</span><span class="o">:=</span> <span class="n">stPfeiffer_CTRL_DREAM_NC_PTM_01</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>

<span class="o">//</span><span class="n">DREAM_NC_PTM_02</span>
<span class="n">stPfeiffer_CTRL_DREAM_NC_PTM_02</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">.</span><span class="n">iSerialAddress</span><span class="o">:=</span> <span class="mi">1</span><span class="p">;</span>
<span class="n">stPfeiffer_CTRL_DREAM_NC_PTM_02</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">.</span><span class="n">xEnableComm</span><span class="o">:=</span> <span class="n">TRUE</span><span class="p">;</span>
<span class="n">fbPfeifferCom_DREAM_NC_PTM_02</span><span class="p">(</span><span class="n">astPfeifferControl</span><span class="o">:=</span> <span class="n">stPfeiffer_CTRL_DREAM_NC_PTM_02</span><span class="p">,</span>
                              <span class="n">astPfeifferStatus</span><span class="o">:=</span> <span class="n">stPfeiffer_RBK_DREAM_NC_PTM_02</span><span class="p">,</span>
                              <span class="n">SerialRXBuffer</span><span class="o">:=</span> <span class="n">SerialRXBuffer_DREAM_NC_PTM_02</span><span class="p">,</span>
                              <span class="n">SerialTXBuffer</span><span class="o">:=</span> <span class="n">SerialTXBuffer_DREAM_NC_PTM_02</span><span class="p">);</span>

<span class="n">DREAM_NC_PTM_02</span><span class="o">.</span><span class="n">M_Serial_IO</span><span class="p">(</span><span class="n">st_Pfeiffer_RBK</span><span class="o">:=</span> <span class="n">stPfeiffer_RBK_DREAM_NC_PTM_02</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
                            <span class="n">st_Pfeiffer_CTRL</span><span class="o">:=</span> <span class="n">stPfeiffer_CTRL_DREAM_NC_PTM_02</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>

<span class="o">//</span><span class="n">DREAM_DP1_PTM_01</span>
<span class="n">stPfeiffer_CTRL_DREAM_DP1_PTM_01</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">.</span><span class="n">iSerialAddress</span><span class="o">:=</span> <span class="mi">1</span><span class="p">;</span>
<span class="n">stPfeiffer_CTRL_DREAM_DP1_PTM_01</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">.</span><span class="n">xEnableComm</span><span class="o">:=</span> <span class="n">TRUE</span><span class="p">;</span>
<span class="n">fbPfeifferCom_DREAM_DP1_PTM_01</span><span class="p">(</span><span class="n">astPfeifferControl</span><span class="o">:=</span> <span class="n">stPfeiffer_CTRL_DREAM_DP1_PTM_01</span><span class="p">,</span>
                               <span class="n">astPfeifferStatus</span><span class="o">:=</span> <span class="n">stPfeiffer_RBK_DREAM_DP1_PTM_01</span><span class="p">,</span>
                               <span class="n">SerialRXBuffer</span><span class="o">:=</span> <span class="n">SerialRXBuffer_DREAM_DP1_PTM_01</span><span class="p">,</span>
                               <span class="n">SerialTXBuffer</span><span class="o">:=</span> <span class="n">SerialTXBuffer_DREAM_DP1_PTM_01</span><span class="p">);</span>

<span class="n">DREAM_DP1_PTM_01</span><span class="o">.</span><span class="n">M_Serial_IO</span><span class="p">(</span><span class="n">st_Pfeiffer_RBK</span><span class="o">:=</span> <span class="n">stPfeiffer_RBK_DREAM_DP1_PTM_01</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
                             <span class="n">st_Pfeiffer_CTRL</span><span class="o">:=</span> <span class="n">stPfeiffer_CTRL_DREAM_DP1_PTM_01</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>


<span class="p">(</span><span class="o">*</span><span class="n">Leybold</span> <span class="n">pumps</span> <span class="n">at</span> <span class="n">Gas</span> <span class="n">Injection</span><span class="o">*</span><span class="p">)</span>
<span class="o">//</span><span class="n">DREAM_DP2_PTM_01</span>
<span class="p">(</span><span class="o">*</span><span class="n">Instanitate</span> <span class="n">the</span> <span class="n">Function</span> <span class="n">block</span> <span class="k">for</span> <span class="n">serial</span> <span class="n">communication</span> <span class="k">with</span> <span class="n">TD20</span> <span class="n">controller</span><span class="o">*</span><span class="p">)</span>
<span class="n">fbTD20Com_DREAM_DP2_PTM_01</span><span class="p">(</span><span class="n">SerialRXBuffer</span><span class="o">:=</span> <span class="n">SerialRXBuffer_DREAM_DP2_PTM_01</span><span class="p">,</span>
                           <span class="n">SerialTXBuffer</span><span class="o">:=</span> <span class="n">SerialTXBuffer_DREAM_DP2_PTM_01</span><span class="p">,</span>
                           <span class="n">astTD20Status</span><span class="o">=&gt;</span> <span class="n">stTD20_RBK_DREAM_DP2_PTM_01</span><span class="p">);</span>
<span class="p">(</span><span class="o">*</span><span class="n">Copy</span> <span class="n">Status</span> <span class="n">Pv</span><span class="s1">&#39;s into the PTM structure*)</span>
<span class="n">DREAM_DP2_PTM_01</span><span class="o">.</span><span class="n">M_Serial_IO</span><span class="p">(</span><span class="n">i_st_TD20_RBK</span><span class="o">:=</span> <span class="n">stTD20_RBK_DREAM_DP2_PTM_01</span><span class="p">);</span>

<span class="o">//</span><span class="n">DREAM_DP3_PTM_01</span>
<span class="n">fbTD20Com_DREAM_DP3_PTM_01</span><span class="p">(</span><span class="n">SerialRXBuffer</span><span class="o">:=</span> <span class="n">SerialRXBuffer_DREAM_DP3_PTM_01</span><span class="p">,</span>
                           <span class="n">SerialTXBuffer</span><span class="o">:=</span> <span class="n">SerialTXBuffer_DREAM_DP3_PTM_01</span><span class="p">,</span>
                           <span class="n">astTD20Status</span><span class="o">=&gt;</span> <span class="n">stTD20_RBK_DREAM_DP3_PTM_01</span><span class="p">);</span>

<span class="n">DREAM_DP3_PTM_01</span><span class="o">.</span><span class="n">M_Serial_IO</span><span class="p">(</span><span class="n">i_st_TD20_RBK</span><span class="o">:=</span> <span class="n">stTD20_RBK_DREAM_DP3_PTM_01</span><span class="p">);</span>

<span class="p">(</span><span class="o">*</span><span class="n">Leybold</span> <span class="n">pumps</span> <span class="n">at</span> <span class="n">Main</span> <span class="n">Chamber</span><span class="o">*</span><span class="p">)</span>
<span class="o">//</span><span class="n">DREAM_MC_PTM_01</span>
<span class="n">fbTD20Com_DREAM_MC_PTM_01</span><span class="p">(</span><span class="n">SerialRXBuffer</span><span class="o">:=</span> <span class="n">SerialRXBuffer_DREAM_MC_PTM_01</span><span class="p">,</span>
                           <span class="n">SerialTXBuffer</span><span class="o">:=</span> <span class="n">SerialTXBuffer_DREAM_MC_PTM_01</span><span class="p">,</span>
                           <span class="n">astTD20Status</span><span class="o">=&gt;</span> <span class="n">stTD20_RBK_DREAM_MC_PTM_01</span><span class="p">);</span>

<span class="n">DREAM_MC_PTM_01</span><span class="o">.</span><span class="n">M_Serial_IO</span><span class="p">(</span><span class="n">stTD20_RBK_DREAM_MC_PTM_01</span><span class="p">);</span>

<span class="o">//</span><span class="n">DREAM_MC_PTM_02</span>
<span class="n">fbTD20Com_DREAM_MC_PTM_02</span><span class="p">(</span><span class="n">SerialRXBuffer</span><span class="o">:=</span> <span class="n">SerialRXBuffer_DREAM_MC_PTM_02</span><span class="p">,</span>
                           <span class="n">SerialTXBuffer</span><span class="o">:=</span> <span class="n">SerialTXBuffer_DREAM_MC_PTM_02</span><span class="p">,</span>
                           <span class="n">astTD20Status</span><span class="o">=&gt;</span> <span class="n">stTD20_RBK_DREAM_MC_PTM_02</span><span class="p">);</span>

<span class="n">DREAM_MC_PTM_02</span><span class="o">.</span><span class="n">M_Serial_IO</span><span class="p">(</span><span class="n">stTD20_RBK_DREAM_MC_PTM_02</span><span class="p">);</span>

<span class="p">(</span><span class="o">*</span><span class="n">Leybold</span> <span class="n">pumps</span> <span class="n">at</span> <span class="n">Catcher</span><span class="o">*</span><span class="p">)</span>
<span class="o">//</span><span class="n">DREAM_CAT1_PTM_01</span> <span class="p">(</span><span class="n">TD400</span><span class="p">)</span>
<span class="n">fbTD400SerialIO_DREAM_CAT1_PTM_01</span><span class="p">(</span><span class="n">iq_stPTM</span> <span class="o">:=</span> <span class="n">DREAM_CAT1_PTM_01</span><span class="o">.</span><span class="n">iq_stPtm</span><span class="p">,</span>
                                  <span class="n">iq_stTD400Control</span> <span class="o">:=</span> <span class="n">stTD400_CTRL_DREAM_CAT1_PTM_01</span><span class="p">,</span>
                                  <span class="n">iq_stTD400Status</span> <span class="o">:=</span> <span class="n">stTD400_RBK_DREAM_CAT1_PTM_01</span><span class="p">);</span>

<span class="n">fbTD400Com_DREAM_CAT1_PTM_01</span><span class="p">(</span><span class="n">SerialRXBuffer</span> <span class="o">:=</span> <span class="n">SerialRXBuffer_DREAM_CAT1_PTM_01</span><span class="p">,</span>
                             <span class="n">SerialTXBuffer</span> <span class="o">:=</span> <span class="n">SerialTXBuffer_DREAM_CAT1_PTM_01</span><span class="p">,</span>
                             <span class="n">stTD400Control</span> <span class="o">:=</span> <span class="n">stTD400_CTRL_DREAM_CAT1_PTM_01</span><span class="p">,</span>
                             <span class="n">stTD400Status</span> <span class="o">=&gt;</span> <span class="n">stTD400_RBK_DREAM_CAT1_PTM_01</span><span class="p">);</span>

<span class="o">//</span><span class="n">DREAM_CAT1_PTM_01</span><span class="o">.</span><span class="n">M_Serial_IO</span><span class="p">(</span><span class="n">stTD400_RBK_DREAM_CAT1_PTM_01</span><span class="p">);</span>

<span class="o">//</span><span class="n">DREAM_CAT2_PTM_01</span> <span class="p">(</span><span class="n">TD400</span><span class="p">)</span>
<span class="n">fbTD400SerialIO_DREAM_CAT2_PTM_01</span><span class="p">(</span><span class="n">iq_stPTM</span> <span class="o">:=</span> <span class="n">DREAM_CAT2_PTM_01</span><span class="o">.</span><span class="n">iq_stPtm</span><span class="p">,</span>
                                  <span class="n">iq_stTD400Control</span> <span class="o">:=</span> <span class="n">stTD400_CTRL_DREAM_CAT2_PTM_01</span><span class="p">,</span>
                                  <span class="n">iq_stTD400Status</span> <span class="o">:=</span> <span class="n">stTD400_RBK_DREAM_CAT2_PTM_01</span><span class="p">);</span>

<span class="n">fbTD400Com_DREAM_CAT2_PTM_01</span><span class="p">(</span><span class="n">SerialRXBuffer</span> <span class="o">:=</span> <span class="n">SerialRXBuffer_DREAM_CAT2_PTM_01</span><span class="p">,</span>
                             <span class="n">SerialTXBuffer</span> <span class="o">:=</span> <span class="n">SerialTXBuffer_DREAM_CAT2_PTM_01</span><span class="p">,</span>
                             <span class="n">stTD400Control</span> <span class="o">:=</span> <span class="n">stTD400_CTRL_DREAM_CAT2_PTM_01</span><span class="p">,</span>
                             <span class="n">stTD400Status</span> <span class="o">=&gt;</span> <span class="n">stTD400_RBK_DREAM_CAT2_PTM_01</span><span class="p">);</span>

<span class="o">//</span><span class="n">DREAM_CAT2_PTM_01</span><span class="o">.</span><span class="n">M_Serial_IO</span><span class="p">(</span><span class="n">stTD400_RBK_DREAM_CAT2_PTM_01</span><span class="p">);</span>

<span class="p">(</span><span class="o">*</span><span class="n">Leybold</span> <span class="n">pump</span><span class="o">-</span><span class="n">roughing</span> <span class="n">section</span><span class="o">-</span><span class="n">booster</span> <span class="n">pump</span><span class="o">*</span><span class="p">)</span>
<span class="o">//</span><span class="n">DREAM_ROUGH2_PTM_01</span> <span class="p">(</span><span class="n">TD400</span><span class="p">)</span>
<span class="n">fbTD400SerialIO_DREAM_ROUGH2_PTM_01</span><span class="p">(</span><span class="n">iq_stPTM</span> <span class="o">:=</span> <span class="n">DREAM_ROUGH2_PTM_01</span><span class="o">.</span><span class="n">iq_stPtm</span><span class="p">,</span>
                                    <span class="n">iq_stTD400Control</span> <span class="o">:=</span> <span class="n">stTD400_CTRL_DREAM_ROUGH2_PTM_01</span><span class="p">,</span>
                                    <span class="n">iq_stTD400Status</span> <span class="o">:=</span> <span class="n">stTD400_RBK_DREAM_ROUGH2_PTM_01</span><span class="p">);</span>

<span class="n">fbTD400Com_DREAM_ROUGH2_PTM_01</span><span class="p">(</span><span class="n">SerialRXBuffer</span> <span class="o">:=</span> <span class="n">SerialRXBuffer_DREAM_ROUGH2_PTM_01</span><span class="p">,</span>
                               <span class="n">SerialTXBuffer</span> <span class="o">:=</span> <span class="n">SerialTXBuffer_DREAM_ROUGH2_PTM_01</span><span class="p">,</span>
                               <span class="n">stTD400Control</span> <span class="o">:=</span> <span class="n">stTD400_CTRL_DREAM_ROUGH2_PTM_01</span><span class="p">,</span>
                               <span class="n">stTD400Status</span> <span class="o">=&gt;</span> <span class="n">stTD400_RBK_DREAM_ROUGH2_PTM_01</span><span class="p">);</span>

<span class="o">//</span><span class="n">DREAM_ROUGH2_PTM_01</span><span class="o">.</span><span class="n">M_Serial_IO</span><span class="p">(</span><span class="n">stTD400_RBK_DREAM_ROUGH2_PTM_01</span><span class="p">);</span>

<span class="o">//</span><span class="n">DREAM_ROUGH2_PTM_01</span> <span class="p">(</span><span class="n">TD400</span><span class="p">)</span>
<span class="n">fbTD400SerialIO_DREAM_ROUGH2_PTM_02</span><span class="p">(</span><span class="n">iq_stPTM</span> <span class="o">:=</span> <span class="n">DREAM_ROUGH2_PTM_02</span><span class="o">.</span><span class="n">iq_stPtm</span><span class="p">,</span>
                                    <span class="n">iq_stTD400Control</span> <span class="o">:=</span> <span class="n">stTD400_CTRL_DREAM_ROUGH2_PTM_02</span><span class="p">,</span>
                                    <span class="n">iq_stTD400Status</span> <span class="o">:=</span> <span class="n">stTD400_RBK_DREAM_ROUGH2_PTM_02</span><span class="p">);</span>

<span class="n">fbTD400Com_DREAM_ROUGH2_PTM_02</span><span class="p">(</span><span class="n">SerialRXBuffer</span> <span class="o">:=</span> <span class="n">SerialRXBuffer_DREAM_ROUGH2_PTM_02</span><span class="p">,</span>
                               <span class="n">SerialTXBuffer</span> <span class="o">:=</span> <span class="n">SerialTXBuffer_DREAM_ROUGH2_PTM_02</span><span class="p">,</span>
                               <span class="n">stTD400Control</span> <span class="o">:=</span> <span class="n">stTD400_CTRL_DREAM_ROUGH2_PTM_02</span><span class="p">,</span>
                               <span class="n">stTD400Status</span> <span class="o">=&gt;</span> <span class="n">stTD400_RBK_DREAM_ROUGH2_PTM_02</span><span class="p">);</span>

<span class="o">//</span><span class="n">DREAM_ROUGH2_PTM_02</span><span class="o">.</span><span class="n">M_Serial_IO</span><span class="p">(</span><span class="n">stTD400_RBK_DREAM_ROUGH2_PTM_02</span><span class="p">);</span>

<span class="n">END_PROGRAM</span>
</pre></div>
</div>
</section>
<section id="prg-valves">
<h2>PRG_VALVES<a class="headerlink" href="#prg-valves" title="Link to this heading"></a></h2>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>PROGRAM PRG_VALVES
VAR
    //Rough lines VRC external interlocks
    bROUGH1_VRC_01_ILK : BOOL;
    bROUGH2_VRC_01_ILK : BOOL;
    bROUGH2_VRC_02_ILK : BOOL;
    bROUGH1_VRC_01_Override : BOOL;
    bROUGH2_VRC_01_Override : BOOL;
    bROUGH2_VRC_02_Override : BOOL;
    bCAT1_VRC_01_ExtILK : BOOL;
    bDP1_VRC_01_ILK : BOOL;
    bDP1_VRC_02_ILK : BOOL;
    bCAT1_VRC_01_ExtILK_US:BOOL;
    bCAT1_VRC_01_ExtILK_DS:BOOL;
    bCAT1_DisableDiffIlk : BOOL;

    //dummy FF output to use in VGC_2S function
    dummy_FFFO : FB_HardwareFFOutput;
    dummy_fbArbiter1 : FB_Arbiter(1);
END_VAR
(**Gas Injection Valves**)
DREAM_DP1_VRC_01(i_stUSG := DREAM_NC_GPI_01.PG,
                 i_stDSG := DREAM_DP1_GPI_01.PG,
                 i_xDis_DPIlk := FALSE,
                 i_xEPS_OK := TRUE,
                 i_xPMPS_OK := TRUE,
                 i_xReset := FALSE,
                 i_xExt_OK := TRUE,
                 i_xOverrideMode := bSystemOverrideMode,
                 io_fbFFHWO := dummy_FFFO,
                 fbArbiter := dummy_fbArbiter1,
                 i_sDevName := &#39;DREAM-DP1-VRC-01&#39;);

//DP1_VRC_02 Interlock evaluation NOTE: Normally OPEN Valve!!
bDP1_VRC_02_ILK := DREAM_DP1_VRC_01.iq_stValve.i_xOpnLS; //Interlock changed for this valve to only gets interlocked by DREAM_DP1_VRC_01 valve

DREAM_DP1_VRC_02(i_xExtILK_OK := bDP1_VRC_02_ILK, i_xOverrideMode := bSystemOverrideMode); //Normally open valve

(**Catcher valve**)

//CAT1_VRC_01 Interlock evaluation
//Select US interlock gauge and adding pump running interlock when use Pirani
IF NOT stDREAM_MC_GHC_GAUGE.xPRESS_OK THEN
    bCAT1_VRC_01_ExtILK_US := bMCPumpsRunning;
//This interlock pseudo gauge is also assigned in the PRG_Gauge, it is redanduncy and make sure change the PRG_Gauge as well if change here
    stDREAM_MC_GAUGE := DREAM_MC_GPI_01.PG;
    stDREAM_MC_GAUGE.sPath := &#39;DREAM_MC_GPI_01&#39;;
ELSE
    bCAT1_VRC_01_ExtILK_US := True;
//This interlock pseudo MC gauge is also assigned in the PRG_Gauge, it is redanduncy and make sure change the PRG_Gauge as well if change here
    stDREAM_MC_GAUGE := stDREAM_MC_GHC_GAUGE;
    stDREAM_MC_GAUGE.sPath := &#39;DREAM_MC_GHC_GAUGE&#39;;
END_IF

//Select DS interlock gauge
IF NOT DREAM_CAT1_GHC_01.IG.xPRESS_OK THEN
    stDREAM_CAT1_GAUGE := DREAM_ROUGH2_GPI_03.PG;
    stDREAM_CAT1_GAUGE.sPath := &#39;DREAM_ROUGH2_GPI_03&#39;;
ELSE
      stDREAM_CAT1_GAUGE := DREAM_CAT1_GHC_01.IG;
    stDREAM_CAT1_GAUGE.sPath := &#39;DREAM_CAT1_GHC_01&#39;;
END_IF

bCAT1_VRC_01_ExtILK := bCAT1_VRC_01_ExtILK_US AND bCATPumpsRunning;

//DREAM_CAT1_VRC_01(i_xExtILK_OK := bCAT1_VRC_01_ILK, i_xOverrideMode := bSystemOverrideMode);
DREAM_CAT1_VRC_01(i_stUSG := stDREAM_MC_GAUGE,
                  i_stDSG := stDREAM_CAT1_GAUGE,
                  i_xDis_DPIlk := FALSE,
                  i_xEPS_OK := TRUE,
                  i_xPMPS_OK := TRUE,
                  i_xReset := FALSE,
                  i_xExt_OK := bCAT1_VRC_01_ExtILK,
                  i_xOverrideMode := bSystemOverrideMode,
                  io_fbFFHWO := dummy_FFFO,
                  fbArbiter := dummy_fbArbiter1,
                  i_sDevName := &#39;DREAM-CAT1-VRC-01&#39;);

(**Roughing Valves**)
//Interlock evaluation
bROUGH1_VRC_01_ILK := //DREAM_ROUGH1_GPI_01.PG.rPRESS &lt; 5E-3 AND DREAM_ROUGH1_GPI_01.PG.xPRESS_OK AND
                      DREAM_ROUGH1_VFV_01.iq_stVFN.rReqPosition = 0.0 AND
                      DREAM_ROUGH1_VFV_02.iq_stVFN.rReqPosition = 0.0 AND
                      DREAM_ROUGH1_VRC_10.iq_stValve.i_xClsLS; //Interlocked with manifold roughing valve as well

bROUGH2_VRC_01_ILK := //DREAM_ROUGH2_GPI_01.PG.rPRESS &lt; 5E-3 AND DREAM_ROUGH2_GPI_01.PG.xPRESS_OK AND
                      DREAM_ROUGH2_VFV_01.iq_stVFN.rReqPosition = 0.0 AND
                      DREAM_ROUGH2_VFV_02.iq_stVFN.rReqPosition = 0.0;

bROUGH2_VRC_02_ILK := //DREAM_ROUGH2_GPI_01.PG.rPRESS &lt; 5E-3 AND DREAM_ROUGH2_GPI_01.PG.xPRESS_OK AND
                      DREAM_ROUGH2_VFV_01.iq_stVFN.rReqPosition = 0.0 AND
                      DREAM_ROUGH2_VFV_03.iq_stVFN.rReqPosition = 0.0;

bROUGH1_VRC_01_Override := bSystemOverrideMode AND
                           DREAM_ROUGH1_VFV_01.iq_stVFN.rReqPosition = 0.0 AND
                           DREAM_ROUGH1_VFV_02.iq_stVFN.rReqPosition = 0.0;

bROUGH2_VRC_01_Override := bSystemOverrideMode AND
                           DREAM_ROUGH2_VFV_01.iq_stVFN.rReqPosition = 0.0 AND
                           DREAM_ROUGH2_VFV_02.iq_stVFN.rReqPosition = 0.0;

bROUGH2_VRC_02_Override := bSystemOverrideMode AND
                           DREAM_ROUGH2_VFV_01.iq_stVFN.rReqPosition = 0.0 AND
                           DREAM_ROUGH2_VFV_03.iq_stVFN.rReqPosition = 0.0;

DREAM_ROUGH1_VRC_01(i_stUSG := DREAM_ROUGH1_GPI_01.PG,
                    i_stDSG := DREAM_ROUGH1_GPI_02.PG,
                    i_xDis_DPIlk := FALSE,
                    i_xEPS_OK := TRUE,
                    i_xPMPS_OK := TRUE,
                    i_xReset := FALSE,
                    i_xExt_OK := bROUGH1_VRC_01_ILK,
                    i_xOverrideMode := bROUGH1_VRC_01_Override,
                    io_fbFFHWO := dummy_FFFO,
                    fbArbiter := dummy_fbArbiter1,
                    i_sDevName := &#39;DREAM-ROUGH1-VRC-01&#39;);

DREAM_ROUGH2_VRC_01(i_stUSG := DREAM_ROUGH2_GPI_01.PG,
                    i_stDSG := DREAM_ROUGH2_GPI_02.PG,
                    i_xDis_DPIlk := FALSE,
                    i_xEPS_OK := TRUE,
                    i_xPMPS_OK := TRUE,
                    i_xReset := FALSE,
                    i_xExt_OK := bROUGH2_VRC_01_ILK,
                    i_xOverrideMode := bROUGH2_VRC_01_Override,
                    io_fbFFHWO := dummy_FFFO,
                    fbArbiter := dummy_fbArbiter1,
                    i_sDevName := &#39;DREAM-ROUGH2-VRC-01&#39;);

DREAM_ROUGH2_VRC_02(i_stUSG := DREAM_ROUGH2_GPI_01.PG,
                    i_stDSG := DREAM_ROUGH2_GPI_03.PG,
                    i_xDis_DPIlk := FALSE,
                    i_xEPS_OK := TRUE,
                    i_xPMPS_OK := TRUE,
                    i_xReset := FALSE,
                    i_xExt_OK := bROUGH2_VRC_02_ILK,
                    i_xOverrideMode := bROUGH2_VRC_02_Override,
                    io_fbFFHWO := dummy_FFFO,
                    fbArbiter := dummy_fbArbiter1,
                    i_sDevName := &#39;DREAM-ROUGH2-VRC-02&#39;);

//Test valve
DREAM_ROUGH1_VRC_20(i_xExtILK_OK := True, i_xOverrideMode := bSystemOverrideMode);

//Manifold roughing valve
DREAM_ROUGH1_VRC_10(i_xExtILK_OK := DREAM_ROUGH1_VRC_01.iq_stValve.i_xClsLS, i_xOverrideMode := bSystemOverrideMode);

//Flow control valves
DREAM_ROUGH1_VFV_01(i_xExtIlkOK := DREAM_ROUGH1_VRC_01.iq_stValve.i_xClsLS);

DREAM_ROUGH1_VFV_02(i_xExtIlkOK := DREAM_ROUGH1_VRC_01.iq_stValve.i_xClsLS AND DREAM_DP1_VRC_01.iq_stValve.i_xClsLS AND
                                   NOT DREAM_NC_PTM_01.iq_stPTM.i_xAtSpd AND
                                   NOT DREAM_NC_PTM_02.iq_stPTM.i_xAtSpd);

DREAM_ROUGH2_VFV_01(i_xExtIlkOK := DREAM_ROUGH2_VRC_01.iq_stValve.i_xClsLS AND DREAM_ROUGH2_VRC_02.iq_stValve.i_xClsLS);

DREAM_ROUGH2_VFV_02(i_xExtIlkOK := DREAM_ROUGH2_VRC_01.iq_stValve.i_xClsLS AND
                                   NOT DREAM_DP1_PTM_01.iq_stPTM.i_xAtSpd AND
                                   NOT DREAM_DP2_PTM_01.iq_stPTM.i_xAtSpd AND
                                   NOT DREAM_DP3_PTM_01.iq_stPTM.i_xAtSpd AND
                                   NOT DREAM_MC_PTM_01.iq_stPTM.i_xAtSpd AND
                                   NOT DREAM_MC_PTM_02.iq_stPTM.i_xAtSpd AND
                                   NOT DREAM_ROUGH2_PTM_01.iq_stPTM.i_xAtSpd AND
                                   NOT DREAM_ROUGH2_PTM_02.iq_stPTM.i_xAtSpd AND
                                   NOT DREAM_CAT1_PTM_01.iq_stPTM.i_xAtSpd);

DREAM_ROUGH2_VFV_03(i_xExtIlkOK := DREAM_ROUGH2_VRC_02.iq_stValve.i_xClsLS AND DREAM_CAT1_VRC_01.iq_stValve.i_xClsLS AND
                                   NOT DREAM_CAT2_PTM_01.iq_stPtm.i_xAtSpd);

//dual vale for test-08-15-25
DREAM_DP1_VRC_20(i_OPN_OK := TRUE,
                 i_CLS_OK := TRUE,
                 ibCntrlHold := FALSE,
                 i_xOverrideMode :=  bSystemOverrideMode,
                 iq_stValve =&gt;);

END_PROGRAM
</pre></div>
</div>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="lcls-plc-dream-vac_lcls_plc_dream_vac_epics.html" class="btn btn-neutral float-left" title="Data Types" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2025, SLAC National Accelerator Laboratory.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>