# VHDL Programming Training for FPGA
## by [Tertiary Infotech Pte. Ltd](https://www.tertiarycourses.com.sg/)

These are the exercise files used for [VHDL Programming Training for FPGA](https://www.tertiarycourses.com.sg/vhdl-programming-fpga-training.html) course. 

The course outline can be found in 

https://www.tertiarycourses.com.sg/vhdl-programming-fpga-training.html

https://www.tertiarycourses.com.my/vhdl-programming-fpga-training.html

<h2>Day 1</h2>
<p>FPGA Design FLOW<br />Motivation</p>
<p><strong>Module 1 : Introduction to VHDL</strong></p>
<ul>
<li>Library &amp; Packages</li>
<li>Entity/Modes</li>
<li>Architecture</li>
</ul>
<p><strong>Module 2: VHDL Data Types</strong></p>
<ul>
<li>Language Elements</li>
<li>Identifiers</li>
<li>Literals</li>
<li>Types</li>
<li>Conversion (Advance)</li>
<li>Object Types</li>
<li>TEXTIO</li>
</ul>
<p><strong>Module 3: Operators</strong></p>
<ul>
<li>Logical Operator</li>
<li>Relational Operators</li>
<li>Arithmetic Operator</li>
<li>Resize function</li>
<li>Shift Operators</li>
<li>Multiplying Operators</li>
<li>Miscellaneous Operators</li>
</ul>
<p><strong>Module 4: Concurrent Statements</strong> </p>
<ul>
<li>Aggregates</li>
<li>Drivers</li>
<li>Concurrent Statement&nbsp;</li>
<li>Component Instantiation</li>
<li>Block Statement</li>
<li>Generate Statement</li>
</ul>
<p><strong>Module 5: Sequential Statements</strong></p>
<ul>
<li>Process statement / Sensitivity List</li>
<li>Wait statement</li>
<li>IF statement</li>
<li>Case statement</li>
<li>Loop</li>
<li>Define Range</li>
<li>Variables</li>
<li>Variables Vs Signals</li>
</ul>
<p><strong>Module 6: Configuration</strong> </p>
<ul>
<li>Generic</li>
<li>Operator Overloading</li>
<li>Attributes</li>
</ul>
<p><strong>Module 7: Lab Exercise</strong></p>
<ul>
<li>Combinational Logic</li>
</ul>
<h2>Day 2</h2>
<p><strong>Module 8: State Machine</strong></p>
<ol>
<li>Mealy&nbsp;</li>
<li>Moore</li>
</ol>
<p><strong>Module 9: Simulation</strong></p>
<ul>
<li>Steps of simulation / Simulation Deltas</li>
<li>Inertia Delay / Transport delay</li>
<li>Test bench</li>
</ul>
<p><strong>Module 10: Lab Activities</strong> </p>
<ul>
<li>Design Entry</li>
<li>Writing VHDL code&nbsp;</li>
<li>Test bench&nbsp;</li>
<li>Simulating VHDL code with Vivado (Xilinx)</li>
<li>Synthesize the code</li>
</ul>



