Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Sep  5 13:53:09 2022
| Host         : D-GSYQB33 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file conv_wrapper_control_sets_placed.rpt
| Design       : conv_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    21 |
|    Minimum number of control sets                        |    21 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    60 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    21 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    14 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              21 |            8 |
| No           | No                    | Yes                    |              14 |            5 |
| No           | Yes                   | No                     |              30 |           13 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             735 |          210 |
| Yes          | Yes                   | No                     |             108 |           30 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                                      Enable Signal                                     |                                      Set/Reset Signal                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                                                        | res_fifo_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG |                                                                                        | img_fifo_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG |                                                                                        | krn_fifo_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG |                                                                                        | res_fifo_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG |                                                                                        | img_fifo_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG |                                                                                        | krn_fifo_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG |                                                                                        | pix_out_proc_inst/line_engine_inst/rst_n                                                  |                5 |             14 |         2.80 |
|  clk_IBUF_BUFG | img_fifo_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/ram_rd_en_i | img_fifo_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                4 |             18 |         4.50 |
|  clk_IBUF_BUFG | img_fifo_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rst_d1_inst/E[0]     | img_fifo_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                6 |             18 |         3.00 |
|  clk_IBUF_BUFG | res_fifo_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/ram_rd_en_i | res_fifo_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG | res_fifo_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rst_d1_inst/E[0]     | res_fifo_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG | krn_fifo_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/ram_rd_en_i | krn_fifo_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                6 |             18 |         3.00 |
|  clk_IBUF_BUFG | krn_fifo_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rst_d1_inst/E[0]     | krn_fifo_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                4 |             18 |         4.50 |
|  clk_IBUF_BUFG |                                                                                        |                                                                                           |                8 |             21 |         2.62 |
|  clk_IBUF_BUFG | pix_out_proc_inst/line_engine_inst/tmp_img_data_reg[0][0]0__1_n_0                      | pix_out_proc_inst/line_engine_inst/rst_n                                                  |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG | pix_out_proc_inst/line_engine_inst/E[0]                                                | pix_out_proc_inst/line_engine_inst/rst_n                                                  |               15 |             64 |         4.27 |
|  clk_IBUF_BUFG | pix_out_proc_inst/line_engine_inst/reconst_img_inst/buff_valid1_out                    | pix_out_proc_inst/line_engine_inst/rst_n                                                  |               29 |             96 |         3.31 |
|  clk_IBUF_BUFG | pix_out_proc_inst/line_engine_inst/reconst_krn_inst/buff_valid1_out                    | pix_out_proc_inst/line_engine_inst/rst_n                                                  |               30 |             96 |         3.20 |
|  clk_IBUF_BUFG | pix_out_proc_inst/line_engine_inst/reconst_img_inst/index0                             | pix_out_proc_inst/line_engine_inst/rst_n                                                  |               37 |            128 |         3.46 |
|  clk_IBUF_BUFG | pix_out_proc_inst/line_engine_inst/reconst_krn_inst/index0                             | pix_out_proc_inst/line_engine_inst/rst_n                                                  |               39 |            128 |         3.28 |
|  clk_IBUF_BUFG | pix_out_proc_inst/line_engine_inst/tmp_img_data_reg[0][0]0__2                          | pix_out_proc_inst/line_engine_inst/rst_n                                                  |               52 |            192 |         3.69 |
+----------------+----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+----------------+--------------+


