## Post test
#### Please attempt the following questions

<br>
Q1. Based on how binary information is entered or shifted out, shift registers are classified into _______ categories.<br>

A   2<br>
B   3<br>
<b>C   4</b><br>
D   5<br><br>


Q2. How can parallel data be taken out of a shift register simultaneously?<br>

A   Use the Q output of the first FF<br>
B   Use the Q output of the last FF<br>
C   Tie all of the Q outputs together<br>
<b>D   Use the Q output of each FF</b><br><br>


Q3. The group of bits 11001 is serially shifted (right-most bit first) into a 5-bit parallel output shift register with an initial state 01110. After three clock pulses, the register contains ________<br>

A   01110<br>
B   00001<br>
C   00101<br>
<b>D   00101</b><br><br>


Q4. The full form of SIPO is ___________<br>

<b>A   Serial-in Parallel-out</b><br>
B   Parallel-in Serial-out<br>
C   Serial-in Serial-out<br>
D   Serial-In Peripheral-Out<br><br>


Q5. A shift register that will accept a parallel input or a bidirectional serial load and internal shift features is called as?<br>

A   Tristate<br>
B   End around<br>
<b>C   Universal</b><br>
D   Conversion
<br><br>




