Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Dec 28 03:52:16 2023
| Host         : LAPTOP-U9RNVGB3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                23          
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  1080        
TIMING-18  Warning           Missing input or output delay                              25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (23)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (65)
5. checking no_input_delay (7)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (23)
-------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: clk_divider0/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (65)
-------------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.391       -1.998                     10                43751        0.044        0.000                      0                43751        3.750        0.000                       0                  5776  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.391       -1.998                     10                43751        0.044        0.000                      0                43751        3.750        0.000                       0                  5776  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           10  Failing Endpoints,  Worst Slack       -0.391ns,  Total Violation       -1.998ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.391ns  (required time - arrival time)
  Source:                 jumping_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.388ns  (logic 8.529ns (82.106%)  route 1.859ns (17.894%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        1.535     5.086    clk_IBUF_BUFG
    SLICE_X13Y74         FDRE                                         r  jumping_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y74         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  jumping_reg[1]_replica/Q
                         net (fo=2, routed)           0.611     6.153    vs0/jumping__0[1]_repN_alias
    SLICE_X13Y75         LUT4 (Prop_lut4_I2_O)        0.124     6.277 r  vs0/pixel_addr_pika4_i_23/O
                         net (fo=1, routed)           0.000     6.277    vs0/pixel_addr_pika4_i_23_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.827 r  vs0/pixel_addr_pika4_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.827    vs0/pixel_addr_pika4_i_3_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  vs0/pixel_addr_pika4_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.941    vs0/pixel_addr_pika4_i_2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.254 r  vs0/pixel_addr_pika4_i_1/O[3]
                         net (fo=6, routed)           0.768     8.022    vs0_n_0
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    12.240 r  pixel_addr_pika4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.242    pixel_addr_pika4_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.760 r  pixel_addr_pika0/P[1]
                         net (fo=1, routed)           0.478    14.238    vs0/pixel_addr_pika_reg[13][1]
    SLICE_X11Y75         LUT2 (Prop_lut2_I1_O)        0.124    14.362 r  vs0/pixel_addr_pika[3]_i_5/O
                         net (fo=1, routed)           0.000    14.362    vs0/pixel_addr_pika[3]_i_5_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.912 r  vs0/pixel_addr_pika_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.912    vs0/pixel_addr_pika_reg[3]_i_1_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.026 r  vs0/pixel_addr_pika_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.026    vs0/pixel_addr_pika_reg[7]_i_1_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.140 r  vs0/pixel_addr_pika_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.140    vs0/pixel_addr_pika_reg[11]_i_1_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.474 r  vs0/pixel_addr_pika_reg[13]_i_2/O[1]
                         net (fo=1, routed)           0.000    15.474    pixel_addr_pika0__0[13]
    SLICE_X11Y78         FDRE                                         r  pixel_addr_pika_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        1.426    14.797    clk_IBUF_BUFG
    SLICE_X11Y78         FDRE                                         r  pixel_addr_pika_reg[13]/C
                         clock pessimism              0.259    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X11Y78         FDRE (Setup_fdre_C_D)        0.062    15.083    pixel_addr_pika_reg[13]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -15.474    
  -------------------------------------------------------------------
                         slack                                 -0.391    

Slack (VIOLATED) :        -0.280ns  (required time - arrival time)
  Source:                 jumping_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.277ns  (logic 8.418ns (81.913%)  route 1.859ns (18.087%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        1.535     5.086    clk_IBUF_BUFG
    SLICE_X13Y74         FDRE                                         r  jumping_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y74         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  jumping_reg[1]_replica/Q
                         net (fo=2, routed)           0.611     6.153    vs0/jumping__0[1]_repN_alias
    SLICE_X13Y75         LUT4 (Prop_lut4_I2_O)        0.124     6.277 r  vs0/pixel_addr_pika4_i_23/O
                         net (fo=1, routed)           0.000     6.277    vs0/pixel_addr_pika4_i_23_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.827 r  vs0/pixel_addr_pika4_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.827    vs0/pixel_addr_pika4_i_3_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  vs0/pixel_addr_pika4_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.941    vs0/pixel_addr_pika4_i_2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.254 r  vs0/pixel_addr_pika4_i_1/O[3]
                         net (fo=6, routed)           0.768     8.022    vs0_n_0
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    12.240 r  pixel_addr_pika4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.242    pixel_addr_pika4_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.760 r  pixel_addr_pika0/P[1]
                         net (fo=1, routed)           0.478    14.238    vs0/pixel_addr_pika_reg[13][1]
    SLICE_X11Y75         LUT2 (Prop_lut2_I1_O)        0.124    14.362 r  vs0/pixel_addr_pika[3]_i_5/O
                         net (fo=1, routed)           0.000    14.362    vs0/pixel_addr_pika[3]_i_5_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.912 r  vs0/pixel_addr_pika_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.912    vs0/pixel_addr_pika_reg[3]_i_1_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.026 r  vs0/pixel_addr_pika_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.026    vs0/pixel_addr_pika_reg[7]_i_1_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.140 r  vs0/pixel_addr_pika_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.140    vs0/pixel_addr_pika_reg[11]_i_1_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.363 r  vs0/pixel_addr_pika_reg[13]_i_2/O[0]
                         net (fo=1, routed)           0.000    15.363    pixel_addr_pika0__0[12]
    SLICE_X11Y78         FDRE                                         r  pixel_addr_pika_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        1.426    14.797    clk_IBUF_BUFG
    SLICE_X11Y78         FDRE                                         r  pixel_addr_pika_reg[12]/C
                         clock pessimism              0.259    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X11Y78         FDRE (Setup_fdre_C_D)        0.062    15.083    pixel_addr_pika_reg[12]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -15.363    
  -------------------------------------------------------------------
                         slack                                 -0.280    

Slack (VIOLATED) :        -0.279ns  (required time - arrival time)
  Source:                 jumping_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.274ns  (logic 8.415ns (81.908%)  route 1.859ns (18.092%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        1.535     5.086    clk_IBUF_BUFG
    SLICE_X13Y74         FDRE                                         r  jumping_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y74         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  jumping_reg[1]_replica/Q
                         net (fo=2, routed)           0.611     6.153    vs0/jumping__0[1]_repN_alias
    SLICE_X13Y75         LUT4 (Prop_lut4_I2_O)        0.124     6.277 r  vs0/pixel_addr_pika4_i_23/O
                         net (fo=1, routed)           0.000     6.277    vs0/pixel_addr_pika4_i_23_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.827 r  vs0/pixel_addr_pika4_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.827    vs0/pixel_addr_pika4_i_3_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  vs0/pixel_addr_pika4_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.941    vs0/pixel_addr_pika4_i_2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.254 r  vs0/pixel_addr_pika4_i_1/O[3]
                         net (fo=6, routed)           0.768     8.022    vs0_n_0
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    12.240 r  pixel_addr_pika4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.242    pixel_addr_pika4_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.760 r  pixel_addr_pika0/P[1]
                         net (fo=1, routed)           0.478    14.238    vs0/pixel_addr_pika_reg[13][1]
    SLICE_X11Y75         LUT2 (Prop_lut2_I1_O)        0.124    14.362 r  vs0/pixel_addr_pika[3]_i_5/O
                         net (fo=1, routed)           0.000    14.362    vs0/pixel_addr_pika[3]_i_5_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.912 r  vs0/pixel_addr_pika_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.912    vs0/pixel_addr_pika_reg[3]_i_1_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.026 r  vs0/pixel_addr_pika_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.026    vs0/pixel_addr_pika_reg[7]_i_1_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.360 r  vs0/pixel_addr_pika_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.360    pixel_addr_pika0__0[9]
    SLICE_X11Y77         FDRE                                         r  pixel_addr_pika_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        1.424    14.795    clk_IBUF_BUFG
    SLICE_X11Y77         FDRE                                         r  pixel_addr_pika_reg[9]/C
                         clock pessimism              0.259    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X11Y77         FDRE (Setup_fdre_C_D)        0.062    15.081    pixel_addr_pika_reg[9]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -15.360    
  -------------------------------------------------------------------
                         slack                                 -0.279    

Slack (VIOLATED) :        -0.258ns  (required time - arrival time)
  Source:                 jumping_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.253ns  (logic 8.394ns (81.871%)  route 1.859ns (18.129%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        1.535     5.086    clk_IBUF_BUFG
    SLICE_X13Y74         FDRE                                         r  jumping_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y74         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  jumping_reg[1]_replica/Q
                         net (fo=2, routed)           0.611     6.153    vs0/jumping__0[1]_repN_alias
    SLICE_X13Y75         LUT4 (Prop_lut4_I2_O)        0.124     6.277 r  vs0/pixel_addr_pika4_i_23/O
                         net (fo=1, routed)           0.000     6.277    vs0/pixel_addr_pika4_i_23_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.827 r  vs0/pixel_addr_pika4_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.827    vs0/pixel_addr_pika4_i_3_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  vs0/pixel_addr_pika4_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.941    vs0/pixel_addr_pika4_i_2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.254 r  vs0/pixel_addr_pika4_i_1/O[3]
                         net (fo=6, routed)           0.768     8.022    vs0_n_0
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    12.240 r  pixel_addr_pika4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.242    pixel_addr_pika4_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.760 r  pixel_addr_pika0/P[1]
                         net (fo=1, routed)           0.478    14.238    vs0/pixel_addr_pika_reg[13][1]
    SLICE_X11Y75         LUT2 (Prop_lut2_I1_O)        0.124    14.362 r  vs0/pixel_addr_pika[3]_i_5/O
                         net (fo=1, routed)           0.000    14.362    vs0/pixel_addr_pika[3]_i_5_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.912 r  vs0/pixel_addr_pika_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.912    vs0/pixel_addr_pika_reg[3]_i_1_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.026 r  vs0/pixel_addr_pika_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.026    vs0/pixel_addr_pika_reg[7]_i_1_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.339 r  vs0/pixel_addr_pika_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.339    pixel_addr_pika0__0[11]
    SLICE_X11Y77         FDRE                                         r  pixel_addr_pika_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        1.424    14.795    clk_IBUF_BUFG
    SLICE_X11Y77         FDRE                                         r  pixel_addr_pika_reg[11]/C
                         clock pessimism              0.259    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X11Y77         FDRE (Setup_fdre_C_D)        0.062    15.081    pixel_addr_pika_reg[11]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -15.339    
  -------------------------------------------------------------------
                         slack                                 -0.258    

Slack (VIOLATED) :        -0.184ns  (required time - arrival time)
  Source:                 jumping_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.179ns  (logic 8.320ns (81.739%)  route 1.859ns (18.261%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        1.535     5.086    clk_IBUF_BUFG
    SLICE_X13Y74         FDRE                                         r  jumping_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y74         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  jumping_reg[1]_replica/Q
                         net (fo=2, routed)           0.611     6.153    vs0/jumping__0[1]_repN_alias
    SLICE_X13Y75         LUT4 (Prop_lut4_I2_O)        0.124     6.277 r  vs0/pixel_addr_pika4_i_23/O
                         net (fo=1, routed)           0.000     6.277    vs0/pixel_addr_pika4_i_23_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.827 r  vs0/pixel_addr_pika4_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.827    vs0/pixel_addr_pika4_i_3_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  vs0/pixel_addr_pika4_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.941    vs0/pixel_addr_pika4_i_2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.254 r  vs0/pixel_addr_pika4_i_1/O[3]
                         net (fo=6, routed)           0.768     8.022    vs0_n_0
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    12.240 r  pixel_addr_pika4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.242    pixel_addr_pika4_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.760 r  pixel_addr_pika0/P[1]
                         net (fo=1, routed)           0.478    14.238    vs0/pixel_addr_pika_reg[13][1]
    SLICE_X11Y75         LUT2 (Prop_lut2_I1_O)        0.124    14.362 r  vs0/pixel_addr_pika[3]_i_5/O
                         net (fo=1, routed)           0.000    14.362    vs0/pixel_addr_pika[3]_i_5_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.912 r  vs0/pixel_addr_pika_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.912    vs0/pixel_addr_pika_reg[3]_i_1_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.026 r  vs0/pixel_addr_pika_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.026    vs0/pixel_addr_pika_reg[7]_i_1_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.265 r  vs0/pixel_addr_pika_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.265    pixel_addr_pika0__0[10]
    SLICE_X11Y77         FDRE                                         r  pixel_addr_pika_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        1.424    14.795    clk_IBUF_BUFG
    SLICE_X11Y77         FDRE                                         r  pixel_addr_pika_reg[10]/C
                         clock pessimism              0.259    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X11Y77         FDRE (Setup_fdre_C_D)        0.062    15.081    pixel_addr_pika_reg[10]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -15.265    
  -------------------------------------------------------------------
                         slack                                 -0.184    

Slack (VIOLATED) :        -0.168ns  (required time - arrival time)
  Source:                 jumping_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.163ns  (logic 8.304ns (81.710%)  route 1.859ns (18.290%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        1.535     5.086    clk_IBUF_BUFG
    SLICE_X13Y74         FDRE                                         r  jumping_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y74         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  jumping_reg[1]_replica/Q
                         net (fo=2, routed)           0.611     6.153    vs0/jumping__0[1]_repN_alias
    SLICE_X13Y75         LUT4 (Prop_lut4_I2_O)        0.124     6.277 r  vs0/pixel_addr_pika4_i_23/O
                         net (fo=1, routed)           0.000     6.277    vs0/pixel_addr_pika4_i_23_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.827 r  vs0/pixel_addr_pika4_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.827    vs0/pixel_addr_pika4_i_3_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  vs0/pixel_addr_pika4_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.941    vs0/pixel_addr_pika4_i_2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.254 r  vs0/pixel_addr_pika4_i_1/O[3]
                         net (fo=6, routed)           0.768     8.022    vs0_n_0
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    12.240 r  pixel_addr_pika4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.242    pixel_addr_pika4_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.760 r  pixel_addr_pika0/P[1]
                         net (fo=1, routed)           0.478    14.238    vs0/pixel_addr_pika_reg[13][1]
    SLICE_X11Y75         LUT2 (Prop_lut2_I1_O)        0.124    14.362 r  vs0/pixel_addr_pika[3]_i_5/O
                         net (fo=1, routed)           0.000    14.362    vs0/pixel_addr_pika[3]_i_5_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.912 r  vs0/pixel_addr_pika_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.912    vs0/pixel_addr_pika_reg[3]_i_1_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.026 r  vs0/pixel_addr_pika_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.026    vs0/pixel_addr_pika_reg[7]_i_1_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.249 r  vs0/pixel_addr_pika_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.249    pixel_addr_pika0__0[8]
    SLICE_X11Y77         FDRE                                         r  pixel_addr_pika_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        1.424    14.795    clk_IBUF_BUFG
    SLICE_X11Y77         FDRE                                         r  pixel_addr_pika_reg[8]/C
                         clock pessimism              0.259    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X11Y77         FDRE (Setup_fdre_C_D)        0.062    15.081    pixel_addr_pika_reg[8]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -15.249    
  -------------------------------------------------------------------
                         slack                                 -0.168    

Slack (VIOLATED) :        -0.166ns  (required time - arrival time)
  Source:                 jumping_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.160ns  (logic 8.301ns (81.705%)  route 1.859ns (18.295%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        1.535     5.086    clk_IBUF_BUFG
    SLICE_X13Y74         FDRE                                         r  jumping_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y74         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  jumping_reg[1]_replica/Q
                         net (fo=2, routed)           0.611     6.153    vs0/jumping__0[1]_repN_alias
    SLICE_X13Y75         LUT4 (Prop_lut4_I2_O)        0.124     6.277 r  vs0/pixel_addr_pika4_i_23/O
                         net (fo=1, routed)           0.000     6.277    vs0/pixel_addr_pika4_i_23_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.827 r  vs0/pixel_addr_pika4_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.827    vs0/pixel_addr_pika4_i_3_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  vs0/pixel_addr_pika4_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.941    vs0/pixel_addr_pika4_i_2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.254 r  vs0/pixel_addr_pika4_i_1/O[3]
                         net (fo=6, routed)           0.768     8.022    vs0_n_0
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    12.240 r  pixel_addr_pika4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.242    pixel_addr_pika4_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.760 r  pixel_addr_pika0/P[1]
                         net (fo=1, routed)           0.478    14.238    vs0/pixel_addr_pika_reg[13][1]
    SLICE_X11Y75         LUT2 (Prop_lut2_I1_O)        0.124    14.362 r  vs0/pixel_addr_pika[3]_i_5/O
                         net (fo=1, routed)           0.000    14.362    vs0/pixel_addr_pika[3]_i_5_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.912 r  vs0/pixel_addr_pika_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.912    vs0/pixel_addr_pika_reg[3]_i_1_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.246 r  vs0/pixel_addr_pika_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.246    pixel_addr_pika0__0[5]
    SLICE_X11Y76         FDRE                                         r  pixel_addr_pika_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        1.423    14.794    clk_IBUF_BUFG
    SLICE_X11Y76         FDRE                                         r  pixel_addr_pika_reg[5]/C
                         clock pessimism              0.259    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X11Y76         FDRE (Setup_fdre_C_D)        0.062    15.080    pixel_addr_pika_reg[5]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -15.246    
  -------------------------------------------------------------------
                         slack                                 -0.166    

Slack (VIOLATED) :        -0.145ns  (required time - arrival time)
  Source:                 jumping_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.139ns  (logic 8.280ns (81.667%)  route 1.859ns (18.333%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        1.535     5.086    clk_IBUF_BUFG
    SLICE_X13Y74         FDRE                                         r  jumping_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y74         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  jumping_reg[1]_replica/Q
                         net (fo=2, routed)           0.611     6.153    vs0/jumping__0[1]_repN_alias
    SLICE_X13Y75         LUT4 (Prop_lut4_I2_O)        0.124     6.277 r  vs0/pixel_addr_pika4_i_23/O
                         net (fo=1, routed)           0.000     6.277    vs0/pixel_addr_pika4_i_23_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.827 r  vs0/pixel_addr_pika4_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.827    vs0/pixel_addr_pika4_i_3_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  vs0/pixel_addr_pika4_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.941    vs0/pixel_addr_pika4_i_2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.254 r  vs0/pixel_addr_pika4_i_1/O[3]
                         net (fo=6, routed)           0.768     8.022    vs0_n_0
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    12.240 r  pixel_addr_pika4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.242    pixel_addr_pika4_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.760 r  pixel_addr_pika0/P[1]
                         net (fo=1, routed)           0.478    14.238    vs0/pixel_addr_pika_reg[13][1]
    SLICE_X11Y75         LUT2 (Prop_lut2_I1_O)        0.124    14.362 r  vs0/pixel_addr_pika[3]_i_5/O
                         net (fo=1, routed)           0.000    14.362    vs0/pixel_addr_pika[3]_i_5_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.912 r  vs0/pixel_addr_pika_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.912    vs0/pixel_addr_pika_reg[3]_i_1_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.225 r  vs0/pixel_addr_pika_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.225    pixel_addr_pika0__0[7]
    SLICE_X11Y76         FDRE                                         r  pixel_addr_pika_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        1.423    14.794    clk_IBUF_BUFG
    SLICE_X11Y76         FDRE                                         r  pixel_addr_pika_reg[7]/C
                         clock pessimism              0.259    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X11Y76         FDRE (Setup_fdre_C_D)        0.062    15.080    pixel_addr_pika_reg[7]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -15.225    
  -------------------------------------------------------------------
                         slack                                 -0.145    

Slack (VIOLATED) :        -0.071ns  (required time - arrival time)
  Source:                 jumping_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.065ns  (logic 8.206ns (81.532%)  route 1.859ns (18.468%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        1.535     5.086    clk_IBUF_BUFG
    SLICE_X13Y74         FDRE                                         r  jumping_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y74         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  jumping_reg[1]_replica/Q
                         net (fo=2, routed)           0.611     6.153    vs0/jumping__0[1]_repN_alias
    SLICE_X13Y75         LUT4 (Prop_lut4_I2_O)        0.124     6.277 r  vs0/pixel_addr_pika4_i_23/O
                         net (fo=1, routed)           0.000     6.277    vs0/pixel_addr_pika4_i_23_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.827 r  vs0/pixel_addr_pika4_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.827    vs0/pixel_addr_pika4_i_3_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  vs0/pixel_addr_pika4_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.941    vs0/pixel_addr_pika4_i_2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.254 r  vs0/pixel_addr_pika4_i_1/O[3]
                         net (fo=6, routed)           0.768     8.022    vs0_n_0
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    12.240 r  pixel_addr_pika4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.242    pixel_addr_pika4_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.760 r  pixel_addr_pika0/P[1]
                         net (fo=1, routed)           0.478    14.238    vs0/pixel_addr_pika_reg[13][1]
    SLICE_X11Y75         LUT2 (Prop_lut2_I1_O)        0.124    14.362 r  vs0/pixel_addr_pika[3]_i_5/O
                         net (fo=1, routed)           0.000    14.362    vs0/pixel_addr_pika[3]_i_5_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.912 r  vs0/pixel_addr_pika_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.912    vs0/pixel_addr_pika_reg[3]_i_1_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.151 r  vs0/pixel_addr_pika_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.151    pixel_addr_pika0__0[6]
    SLICE_X11Y76         FDRE                                         r  pixel_addr_pika_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        1.423    14.794    clk_IBUF_BUFG
    SLICE_X11Y76         FDRE                                         r  pixel_addr_pika_reg[6]/C
                         clock pessimism              0.259    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X11Y76         FDRE (Setup_fdre_C_D)        0.062    15.080    pixel_addr_pika_reg[6]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -15.151    
  -------------------------------------------------------------------
                         slack                                 -0.071    

Slack (VIOLATED) :        -0.055ns  (required time - arrival time)
  Source:                 jumping_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.049ns  (logic 8.190ns (81.503%)  route 1.859ns (18.497%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        1.535     5.086    clk_IBUF_BUFG
    SLICE_X13Y74         FDRE                                         r  jumping_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y74         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  jumping_reg[1]_replica/Q
                         net (fo=2, routed)           0.611     6.153    vs0/jumping__0[1]_repN_alias
    SLICE_X13Y75         LUT4 (Prop_lut4_I2_O)        0.124     6.277 r  vs0/pixel_addr_pika4_i_23/O
                         net (fo=1, routed)           0.000     6.277    vs0/pixel_addr_pika4_i_23_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.827 r  vs0/pixel_addr_pika4_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.827    vs0/pixel_addr_pika4_i_3_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  vs0/pixel_addr_pika4_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.941    vs0/pixel_addr_pika4_i_2_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.254 r  vs0/pixel_addr_pika4_i_1/O[3]
                         net (fo=6, routed)           0.768     8.022    vs0_n_0
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    12.240 r  pixel_addr_pika4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.242    pixel_addr_pika4_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.760 r  pixel_addr_pika0/P[1]
                         net (fo=1, routed)           0.478    14.238    vs0/pixel_addr_pika_reg[13][1]
    SLICE_X11Y75         LUT2 (Prop_lut2_I1_O)        0.124    14.362 r  vs0/pixel_addr_pika[3]_i_5/O
                         net (fo=1, routed)           0.000    14.362    vs0/pixel_addr_pika[3]_i_5_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.912 r  vs0/pixel_addr_pika_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.912    vs0/pixel_addr_pika_reg[3]_i_1_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.135 r  vs0/pixel_addr_pika_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.135    pixel_addr_pika0__0[4]
    SLICE_X11Y76         FDRE                                         r  pixel_addr_pika_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        1.423    14.794    clk_IBUF_BUFG
    SLICE_X11Y76         FDRE                                         r  pixel_addr_pika_reg[4]/C
                         clock pessimism              0.259    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X11Y76         FDRE (Setup_fdre_C_D)        0.062    15.080    pixel_addr_pika_reg[4]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -15.135    
  -------------------------------------------------------------------
                         slack                                 -0.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 pixel_addr_score2_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram7/RAM_reg_5376_5631_10_10/RAMS64E_A/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.962%)  route 0.116ns (45.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        0.561     1.474    clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  pixel_addr_score2_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  pixel_addr_score2_reg[4]_rep/Q
                         net (fo=90, routed)          0.116     1.731    ram7/RAM_reg_5376_5631_10_10/A4
    SLICE_X46Y50         RAMS64E                                      r  ram7/RAM_reg_5376_5631_10_10/RAMS64E_A/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        0.831     1.989    ram7/RAM_reg_5376_5631_10_10/WCLK
    SLICE_X46Y50         RAMS64E                                      r  ram7/RAM_reg_5376_5631_10_10/RAMS64E_A/CLK
                         clock pessimism             -0.501     1.487    
    SLICE_X46Y50         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.687    ram7/RAM_reg_5376_5631_10_10/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 pixel_addr_score2_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram7/RAM_reg_5376_5631_10_10/RAMS64E_B/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.962%)  route 0.116ns (45.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        0.561     1.474    clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  pixel_addr_score2_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  pixel_addr_score2_reg[4]_rep/Q
                         net (fo=90, routed)          0.116     1.731    ram7/RAM_reg_5376_5631_10_10/A4
    SLICE_X46Y50         RAMS64E                                      r  ram7/RAM_reg_5376_5631_10_10/RAMS64E_B/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        0.831     1.989    ram7/RAM_reg_5376_5631_10_10/WCLK
    SLICE_X46Y50         RAMS64E                                      r  ram7/RAM_reg_5376_5631_10_10/RAMS64E_B/CLK
                         clock pessimism             -0.501     1.487    
    SLICE_X46Y50         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.687    ram7/RAM_reg_5376_5631_10_10/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 pixel_addr_score2_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram7/RAM_reg_5376_5631_10_10/RAMS64E_C/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.962%)  route 0.116ns (45.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        0.561     1.474    clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  pixel_addr_score2_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  pixel_addr_score2_reg[4]_rep/Q
                         net (fo=90, routed)          0.116     1.731    ram7/RAM_reg_5376_5631_10_10/A4
    SLICE_X46Y50         RAMS64E                                      r  ram7/RAM_reg_5376_5631_10_10/RAMS64E_C/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        0.831     1.989    ram7/RAM_reg_5376_5631_10_10/WCLK
    SLICE_X46Y50         RAMS64E                                      r  ram7/RAM_reg_5376_5631_10_10/RAMS64E_C/CLK
                         clock pessimism             -0.501     1.487    
    SLICE_X46Y50         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.687    ram7/RAM_reg_5376_5631_10_10/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 pixel_addr_score2_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram7/RAM_reg_5376_5631_10_10/RAMS64E_D/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.962%)  route 0.116ns (45.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        0.561     1.474    clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  pixel_addr_score2_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  pixel_addr_score2_reg[4]_rep/Q
                         net (fo=90, routed)          0.116     1.731    ram7/RAM_reg_5376_5631_10_10/A4
    SLICE_X46Y50         RAMS64E                                      r  ram7/RAM_reg_5376_5631_10_10/RAMS64E_D/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        0.831     1.989    ram7/RAM_reg_5376_5631_10_10/WCLK
    SLICE_X46Y50         RAMS64E                                      r  ram7/RAM_reg_5376_5631_10_10/RAMS64E_D/CLK
                         clock pessimism             -0.501     1.487    
    SLICE_X46Y50         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.687    ram7/RAM_reg_5376_5631_10_10/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 pixel_addr_score2_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram7/RAM_reg_5376_5631_10_10/RAMS64E_A/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.230%)  route 0.158ns (52.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        0.561     1.474    clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  pixel_addr_score2_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  pixel_addr_score2_reg[3]_rep/Q
                         net (fo=90, routed)          0.158     1.773    ram7/RAM_reg_5376_5631_10_10/A3
    SLICE_X46Y50         RAMS64E                                      r  ram7/RAM_reg_5376_5631_10_10/RAMS64E_A/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        0.831     1.989    ram7/RAM_reg_5376_5631_10_10/WCLK
    SLICE_X46Y50         RAMS64E                                      r  ram7/RAM_reg_5376_5631_10_10/RAMS64E_A/CLK
                         clock pessimism             -0.501     1.487    
    SLICE_X46Y50         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.727    ram7/RAM_reg_5376_5631_10_10/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 pixel_addr_score2_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram7/RAM_reg_5376_5631_10_10/RAMS64E_B/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.230%)  route 0.158ns (52.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        0.561     1.474    clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  pixel_addr_score2_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  pixel_addr_score2_reg[3]_rep/Q
                         net (fo=90, routed)          0.158     1.773    ram7/RAM_reg_5376_5631_10_10/A3
    SLICE_X46Y50         RAMS64E                                      r  ram7/RAM_reg_5376_5631_10_10/RAMS64E_B/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        0.831     1.989    ram7/RAM_reg_5376_5631_10_10/WCLK
    SLICE_X46Y50         RAMS64E                                      r  ram7/RAM_reg_5376_5631_10_10/RAMS64E_B/CLK
                         clock pessimism             -0.501     1.487    
    SLICE_X46Y50         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.727    ram7/RAM_reg_5376_5631_10_10/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 pixel_addr_score2_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram7/RAM_reg_5376_5631_10_10/RAMS64E_C/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.230%)  route 0.158ns (52.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        0.561     1.474    clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  pixel_addr_score2_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  pixel_addr_score2_reg[3]_rep/Q
                         net (fo=90, routed)          0.158     1.773    ram7/RAM_reg_5376_5631_10_10/A3
    SLICE_X46Y50         RAMS64E                                      r  ram7/RAM_reg_5376_5631_10_10/RAMS64E_C/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        0.831     1.989    ram7/RAM_reg_5376_5631_10_10/WCLK
    SLICE_X46Y50         RAMS64E                                      r  ram7/RAM_reg_5376_5631_10_10/RAMS64E_C/CLK
                         clock pessimism             -0.501     1.487    
    SLICE_X46Y50         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.727    ram7/RAM_reg_5376_5631_10_10/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 pixel_addr_score2_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram7/RAM_reg_5376_5631_10_10/RAMS64E_D/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.230%)  route 0.158ns (52.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        0.561     1.474    clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  pixel_addr_score2_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  pixel_addr_score2_reg[3]_rep/Q
                         net (fo=90, routed)          0.158     1.773    ram7/RAM_reg_5376_5631_10_10/A3
    SLICE_X46Y50         RAMS64E                                      r  ram7/RAM_reg_5376_5631_10_10/RAMS64E_D/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        0.831     1.989    ram7/RAM_reg_5376_5631_10_10/WCLK
    SLICE_X46Y50         RAMS64E                                      r  ram7/RAM_reg_5376_5631_10_10/RAMS64E_D/CLK
                         clock pessimism             -0.501     1.487    
    SLICE_X46Y50         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.727    ram7/RAM_reg_5376_5631_10_10/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 pixel_addr_score2_reg[4]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram7/RAM_reg_2048_2303_2_2/RAMS64E_A/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.480%)  route 0.128ns (47.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        0.558     1.471    clk_IBUF_BUFG
    SLICE_X51Y63         FDRE                                         r  pixel_addr_score2_reg[4]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  pixel_addr_score2_reg[4]_rep__7/Q
                         net (fo=90, routed)          0.128     1.740    ram7/RAM_reg_2048_2303_2_2/A4
    SLICE_X50Y63         RAMS64E                                      r  ram7/RAM_reg_2048_2303_2_2/RAMS64E_A/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        0.827     1.986    ram7/RAM_reg_2048_2303_2_2/WCLK
    SLICE_X50Y63         RAMS64E                                      r  ram7/RAM_reg_2048_2303_2_2/RAMS64E_A/CLK
                         clock pessimism             -0.501     1.484    
    SLICE_X50Y63         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.684    ram7/RAM_reg_2048_2303_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 pixel_addr_score2_reg[4]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram7/RAM_reg_2048_2303_2_2/RAMS64E_B/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.480%)  route 0.128ns (47.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        0.558     1.471    clk_IBUF_BUFG
    SLICE_X51Y63         FDRE                                         r  pixel_addr_score2_reg[4]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  pixel_addr_score2_reg[4]_rep__7/Q
                         net (fo=90, routed)          0.128     1.740    ram7/RAM_reg_2048_2303_2_2/A4
    SLICE_X50Y63         RAMS64E                                      r  ram7/RAM_reg_2048_2303_2_2/RAMS64E_B/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        0.827     1.986    ram7/RAM_reg_2048_2303_2_2/WCLK
    SLICE_X50Y63         RAMS64E                                      r  ram7/RAM_reg_2048_2303_2_2/RAMS64E_B/CLK
                         clock pessimism             -0.501     1.484    
    SLICE_X50Y63         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.684    ram7/RAM_reg_2048_2303_2_2/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y2   ram0/RAM_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y5   ram0/RAM_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y8   ram0/RAM_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y6   ram0/RAM_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y0   ram0/RAM_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y0   ram0/RAM_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3   ram0/RAM_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y4   ram0/RAM_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y0   ram0/RAM_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8   ram0/RAM_reg_0_7/CLKARDCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y38  ram10/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y38  ram10/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y39  ram10/RAM_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y39  ram10/RAM_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y38  ram10/RAM_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y38  ram10/RAM_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y39  ram10/RAM_reg_0_15_0_0__10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y39  ram10/RAM_reg_0_15_0_0__10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y38  ram10/RAM_reg_0_15_0_0__11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y38  ram10/RAM_reg_0_15_0_0__11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y38  ram10/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y38  ram10/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y39  ram10/RAM_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y39  ram10/RAM_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y38  ram10/RAM_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y38  ram10/RAM_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y39  ram10/RAM_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y39  ram10/RAM_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y38  ram10/RAM_reg_0_15_0_0__11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y38  ram10/RAM_reg_0_15_0_0__11/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vs0/h_sync_reg_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.299ns  (logic 1.638ns (15.901%)  route 8.661ns (84.099%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=27, routed)          5.663     7.176    vs0/reset_n_IBUF
    SLICE_X10Y105        LUT1 (Prop_lut1_I0_O)        0.124     7.300 r  vs0/h_sync_reg_i_1/O
                         net (fo=23, routed)          2.998    10.299    vs0/clk_wait1
    SLICE_X13Y65         FDRE                                         r  vs0/h_sync_reg_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vs0/v_sync_reg_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.256ns  (logic 1.638ns (15.967%)  route 8.619ns (84.033%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=27, routed)          5.663     7.176    vs0/reset_n_IBUF
    SLICE_X10Y105        LUT1 (Prop_lut1_I0_O)        0.124     7.300 r  vs0/h_sync_reg_i_1/O
                         net (fo=23, routed)          2.956    10.256    vs0/clk_wait1
    SLICE_X13Y69         FDRE                                         r  vs0/v_sync_reg_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_VSYNC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.301ns  (logic 3.992ns (48.088%)  route 4.309ns (51.912%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE                         0.000     0.000 r  vs0/v_sync_reg_reg/C
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vs0/v_sync_reg_reg/Q
                         net (fo=1, routed)           4.309     4.765    VGA_VSYNC_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.536     8.301 r  VGA_VSYNC_OBUF_inst/O
                         net (fo=0)                   0.000     8.301    VGA_VSYNC
    R10                                                               r  VGA_VSYNC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.404ns  (logic 0.828ns (11.183%)  route 6.576ns (88.817%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[0]/C
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=106, routed)         3.877     4.333    vs0/pixel_x[0]
    SLICE_X15Y49         LUT5 (Prop_lut5_I1_O)        0.124     4.457 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           1.556     6.013    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X14Y61         LUT6 (Prop_lut6_I5_O)        0.124     6.137 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.175     6.312    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X14Y61         LUT2 (Prop_lut2_I0_O)        0.124     6.436 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.968     7.404    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X28Y64         FDRE                                         r  vs0/h_count_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.354ns  (logic 0.828ns (11.260%)  route 6.526ns (88.740%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[0]/C
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=106, routed)         3.877     4.333    vs0/pixel_x[0]
    SLICE_X15Y49         LUT5 (Prop_lut5_I1_O)        0.124     4.457 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           1.556     6.013    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X14Y61         LUT6 (Prop_lut6_I5_O)        0.124     6.137 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.175     6.312    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X14Y61         LUT2 (Prop_lut2_I0_O)        0.124     6.436 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.918     7.354    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X28Y59         FDRE                                         r  vs0/h_count_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.242ns  (logic 0.828ns (11.433%)  route 6.414ns (88.567%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[0]/C
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=106, routed)         3.877     4.333    vs0/pixel_x[0]
    SLICE_X15Y49         LUT5 (Prop_lut5_I1_O)        0.124     4.457 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           1.556     6.013    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X14Y61         LUT6 (Prop_lut6_I5_O)        0.124     6.137 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.175     6.312    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X14Y61         LUT2 (Prop_lut2_I0_O)        0.124     6.436 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.806     7.242    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X28Y55         FDRE                                         r  vs0/h_count_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.242ns  (logic 0.828ns (11.433%)  route 6.414ns (88.567%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[0]/C
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=106, routed)         3.877     4.333    vs0/pixel_x[0]
    SLICE_X15Y49         LUT5 (Prop_lut5_I1_O)        0.124     4.457 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           1.556     6.013    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X14Y61         LUT6 (Prop_lut6_I5_O)        0.124     6.137 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.175     6.312    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X14Y61         LUT2 (Prop_lut2_I0_O)        0.124     6.436 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.806     7.242    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X28Y55         FDRE                                         r  vs0/h_count_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.134ns  (logic 0.828ns (11.607%)  route 6.306ns (88.393%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[0]/C
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=106, routed)         3.877     4.333    vs0/pixel_x[0]
    SLICE_X15Y49         LUT5 (Prop_lut5_I1_O)        0.124     4.457 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           1.556     6.013    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X14Y61         LUT6 (Prop_lut6_I5_O)        0.124     6.137 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.175     6.312    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X14Y61         LUT2 (Prop_lut2_I0_O)        0.124     6.436 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.698     7.134    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X15Y57         FDRE                                         r  vs0/h_count_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.134ns  (logic 0.828ns (11.607%)  route 6.306ns (88.393%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[0]/C
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=106, routed)         3.877     4.333    vs0/pixel_x[0]
    SLICE_X15Y49         LUT5 (Prop_lut5_I1_O)        0.124     4.457 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           1.556     6.013    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X14Y61         LUT6 (Prop_lut6_I5_O)        0.124     6.137 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.175     6.312    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X14Y61         LUT2 (Prop_lut2_I0_O)        0.124     6.436 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.698     7.134    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X15Y57         FDRE                                         r  vs0/h_count_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[9]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.063ns  (logic 0.828ns (11.723%)  route 6.235ns (88.277%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[0]/C
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=106, routed)         3.877     4.333    vs0/pixel_x[0]
    SLICE_X15Y49         LUT5 (Prop_lut5_I1_O)        0.124     4.457 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           1.556     6.013    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X14Y61         LUT6 (Prop_lut6_I5_O)        0.124     6.137 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.175     6.312    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X14Y61         LUT2 (Prop_lut2_I0_O)        0.124     6.436 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.627     7.063    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X28Y58         FDRE                                         r  vs0/h_count_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[9]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.141ns (48.199%)  route 0.152ns (51.801%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.152     0.293    vs0/pixel_tick
    SLICE_X28Y58         FDRE                                         r  vs0/h_count_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.141ns (47.464%)  route 0.156ns (52.536%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.156     0.297    vs0/pixel_tick
    SLICE_X28Y57         FDRE                                         r  vs0/h_count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.141ns (47.464%)  route 0.156ns (52.536%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.156     0.297    vs0/pixel_tick
    SLICE_X28Y57         FDRE                                         r  vs0/h_count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/v_count_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.227ns (68.864%)  route 0.103ns (31.136%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y71         FDRE                         0.000     0.000 r  vs0/v_count_reg_reg[3]/C
    SLICE_X13Y71         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  vs0/v_count_reg_reg[3]/Q
                         net (fo=38, routed)          0.103     0.231    vs0/v_count_reg_reg[9]_0[2]
    SLICE_X13Y71         LUT6 (Prop_lut6_I4_O)        0.099     0.330 r  vs0/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.330    vs0/p_0_in__0_0[5]
    SLICE_X13Y71         FDRE                                         r  vs0/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/v_count_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.226ns (66.638%)  route 0.113ns (33.362%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE                         0.000     0.000 r  vs0/v_count_reg_reg[6]/C
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  vs0/v_count_reg_reg[6]/Q
                         net (fo=44, routed)          0.113     0.241    vs0/v_count_reg_reg[9]_0[5]
    SLICE_X13Y70         LUT6 (Prop_lut6_I3_O)        0.098     0.339 r  vs0/v_count_reg[9]_i_3/O
                         net (fo=1, routed)           0.000     0.339    vs0/p_0_in__0_0[9]
    SLICE_X13Y70         FDRE                                         r  vs0/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.141ns (40.407%)  route 0.208ns (59.593%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.208     0.349    vs0/pixel_tick
    SLICE_X28Y59         FDRE                                         r  vs0/h_count_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[9]/C
    SLICE_X28Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/h_count_reg_reg[9]/Q
                         net (fo=71, routed)          0.187     0.328    vs0/pixel_x[9]
    SLICE_X28Y58         LUT6 (Prop_lut6_I5_O)        0.045     0.373 r  vs0/h_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     0.373    vs0/p_0_in[9]
    SLICE_X28Y58         FDRE                                         r  vs0/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.141ns (37.464%)  route 0.235ns (62.536%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.235     0.376    vs0/pixel_tick
    SLICE_X28Y55         FDRE                                         r  vs0/h_count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.141ns (37.464%)  route 0.235ns (62.536%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.235     0.376    vs0/pixel_tick
    SLICE_X28Y55         FDRE                                         r  vs0/h_count_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.183ns (48.536%)  route 0.194ns (51.464%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[7]/C
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/h_count_reg_reg[7]/Q
                         net (fo=97, routed)          0.194     0.335    vs0/pixel_x[7]
    SLICE_X15Y57         LUT5 (Prop_lut5_I0_O)        0.042     0.377 r  vs0/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.377    vs0/p_0_in[8]
    SLICE_X15Y57         FDRE                                         r  vs0/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 now_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usr_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.647ns  (logic 4.101ns (47.432%)  route 4.545ns (52.568%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        1.543     5.094    clk_IBUF_BUFG
    SLICE_X15Y69         FDRE                                         r  now_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.419     5.513 r  now_s1_reg[1]/Q
                         net (fo=18, routed)          4.545    10.059    usr_led_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         3.682    13.741 r  usr_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.741    usr_led[1]
    J5                                                                r  usr_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 now_s1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usr_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.586ns  (logic 4.130ns (48.109%)  route 4.455ns (51.891%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        1.543     5.094    clk_IBUF_BUFG
    SLICE_X15Y69         FDRE                                         r  now_s1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.419     5.513 r  now_s1_reg[3]/Q
                         net (fo=3, routed)           4.455     9.969    usr_led_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.711    13.680 r  usr_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.680    usr_led[3]
    T10                                                               r  usr_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 now_s1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usr_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.403ns  (logic 4.002ns (47.627%)  route 4.401ns (52.373%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        1.543     5.094    clk_IBUF_BUFG
    SLICE_X15Y69         FDRE                                         r  now_s1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.456     5.550 r  now_s1_reg[2]/Q
                         net (fo=16, routed)          4.401     9.951    usr_led_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546    13.497 r  usr_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.497    usr_led[2]
    T9                                                                r  usr_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 now_s1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usr_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.048ns  (logic 3.981ns (49.469%)  route 4.067ns (50.531%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        1.543     5.094    clk_IBUF_BUFG
    SLICE_X15Y69         FDRE                                         r  now_s1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.456     5.550 r  now_s1_reg[0]/Q
                         net (fo=20, routed)          4.067     9.617    usr_led_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         3.525    13.143 r  usr_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.143    usr_led[0]
    H5                                                                r  usr_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.457ns  (logic 3.996ns (53.581%)  route 3.462ns (46.419%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        1.567     5.119    clk_IBUF_BUFG
    SLICE_X31Y45         FDRE                                         r  rgb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  rgb_reg_reg[3]/Q
                         net (fo=1, routed)           3.462     9.036    VGA_BLUE_OBUF[3]
    U17                  OBUF (Prop_obuf_I_O)         3.540    12.576 r  VGA_BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.576    VGA_BLUE[3]
    U17                                                               r  VGA_BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.166ns  (logic 3.980ns (55.531%)  route 3.187ns (44.469%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        1.568     5.120    clk_IBUF_BUFG
    SLICE_X29Y44         FDRE                                         r  rgb_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  rgb_reg_reg[6]/Q
                         net (fo=1, routed)           3.187     8.763    VGA_GREEN_OBUF[2]
    R15                  OBUF (Prop_obuf_I_O)         3.524    12.286 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.286    VGA_GREEN[2]
    R15                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.997ns  (logic 3.987ns (56.986%)  route 3.010ns (43.014%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        1.569     5.121    clk_IBUF_BUFG
    SLICE_X29Y47         FDRE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           3.010     8.586    VGA_BLUE_OBUF[0]
    R16                  OBUF (Prop_obuf_I_O)         3.531    12.117 r  VGA_BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.117    VGA_BLUE[0]
    R16                                                               r  VGA_BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.880ns  (logic 3.974ns (57.762%)  route 2.906ns (42.238%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        1.568     5.120    clk_IBUF_BUFG
    SLICE_X29Y44         FDRE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           2.906     8.482    VGA_GREEN_OBUF[3]
    P15                  OBUF (Prop_obuf_I_O)         3.518    11.999 r  VGA_GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.999    VGA_GREEN[3]
    P15                                                               r  VGA_GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.877ns  (logic 3.987ns (57.969%)  route 2.891ns (42.031%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        1.568     5.120    clk_IBUF_BUFG
    SLICE_X28Y45         FDRE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           2.891     8.466    VGA_BLUE_OBUF[1]
    N16                  OBUF (Prop_obuf_I_O)         3.531    11.997 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.997    VGA_BLUE[1]
    N16                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.833ns  (logic 3.987ns (58.356%)  route 2.846ns (41.644%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        1.568     5.120    clk_IBUF_BUFG
    SLICE_X29Y45         FDRE                                         r  rgb_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  rgb_reg_reg[10]/Q
                         net (fo=1, routed)           2.846     8.421    VGA_RED_OBUF[2]
    P18                  OBUF (Prop_obuf_I_O)         3.531    11.953 r  VGA_RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.953    VGA_RED[2]
    P18                                                               r  VGA_RED[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.137ns  (logic 1.385ns (64.810%)  route 0.752ns (35.190%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        0.566     1.479    clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  rgb_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  rgb_reg_reg[4]/Q
                         net (fo=1, routed)           0.752     2.372    VGA_GREEN_OBUF[0]
    R11                  OBUF (Prop_obuf_I_O)         1.244     3.616 r  VGA_GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.616    VGA_GREEN[0]
    R11                                                               r  VGA_GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.206ns  (logic 1.368ns (62.032%)  route 0.837ns (37.968%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        0.565     1.478    clk_IBUF_BUFG
    SLICE_X29Y45         FDRE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           0.837     2.457    VGA_BLUE_OBUF[2]
    N14                  OBUF (Prop_obuf_I_O)         1.227     3.684 r  VGA_BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.684    VGA_BLUE[2]
    N14                                                               r  VGA_BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.240ns  (logic 1.386ns (61.882%)  route 0.854ns (38.118%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        0.565     1.478    clk_IBUF_BUFG
    SLICE_X31Y45         FDRE                                         r  rgb_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  rgb_reg_reg[9]/Q
                         net (fo=1, routed)           0.854     2.473    VGA_RED_OBUF[1]
    R18                  OBUF (Prop_obuf_I_O)         1.245     3.718 r  VGA_RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.718    VGA_RED[1]
    R18                                                               r  VGA_RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.265ns  (logic 1.382ns (61.018%)  route 0.883ns (38.982%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        0.565     1.478    clk_IBUF_BUFG
    SLICE_X31Y45         FDRE                                         r  rgb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  rgb_reg_reg[5]/Q
                         net (fo=1, routed)           0.883     2.502    VGA_GREEN_OBUF[1]
    R13                  OBUF (Prop_obuf_I_O)         1.241     3.743 r  VGA_GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.743    VGA_GREEN[1]
    R13                                                               r  VGA_GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.277ns  (logic 1.388ns (60.932%)  route 0.890ns (39.068%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        0.565     1.478    clk_IBUF_BUFG
    SLICE_X29Y46         FDRE                                         r  rgb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  rgb_reg_reg[8]/Q
                         net (fo=1, routed)           0.890     2.509    VGA_RED_OBUF[0]
    T18                  OBUF (Prop_obuf_I_O)         1.247     3.756 r  VGA_RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.756    VGA_RED[0]
    T18                                                               r  VGA_RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.281ns  (logic 1.367ns (59.934%)  route 0.914ns (40.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        0.565     1.478    clk_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  rgb_reg_reg[11]/Q
                         net (fo=1, routed)           0.914     2.533    VGA_RED_OBUF[3]
    N17                  OBUF (Prop_obuf_I_O)         1.226     3.759 r  VGA_RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.759    VGA_RED[3]
    N17                                                               r  VGA_RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.320ns  (logic 1.373ns (59.198%)  route 0.947ns (40.802%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        0.565     1.478    clk_IBUF_BUFG
    SLICE_X29Y45         FDRE                                         r  rgb_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  rgb_reg_reg[10]/Q
                         net (fo=1, routed)           0.947     2.566    VGA_RED_OBUF[2]
    P18                  OBUF (Prop_obuf_I_O)         1.232     3.798 r  VGA_RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.798    VGA_RED[2]
    P18                                                               r  VGA_RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.345ns  (logic 1.373ns (58.527%)  route 0.973ns (41.473%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        0.565     1.478    clk_IBUF_BUFG
    SLICE_X28Y45         FDRE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           0.973     2.592    VGA_BLUE_OBUF[1]
    N16                  OBUF (Prop_obuf_I_O)         1.232     3.824 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.824    VGA_BLUE[1]
    N16                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.365ns  (logic 1.360ns (57.507%)  route 1.005ns (42.493%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        0.565     1.478    clk_IBUF_BUFG
    SLICE_X29Y44         FDRE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           1.005     2.624    VGA_GREEN_OBUF[3]
    P15                  OBUF (Prop_obuf_I_O)         1.219     3.843 r  VGA_GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.843    VGA_GREEN[3]
    P15                                                               r  VGA_GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.382ns  (logic 1.373ns (57.626%)  route 1.010ns (42.374%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        0.566     1.479    clk_IBUF_BUFG
    SLICE_X29Y47         FDRE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           1.010     2.630    VGA_BLUE_OBUF[0]
    R16                  OBUF (Prop_obuf_I_O)         1.232     3.862 r  VGA_BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.862    VGA_BLUE[0]
    R16                                                               r  VGA_BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          6543 Endpoints
Min Delay          6543 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usr_sw[3]
                            (input port)
  Destination:            ram6/RAM_reg_0_127_0_0__0/HIGH/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.941ns  (logic 1.788ns (7.792%)  route 21.153ns (92.208%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  usr_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  usr_sw_IBUF[3]_inst/O
                         net (fo=252, routed)        16.514    18.053    ram6/usr_sw_IBUF[0]
    SLICE_X44Y74         LUT2 (Prop_lut2_I0_O)        0.124    18.177 f  ram6/RAM_reg_0_127_0_0_i_2/O
                         net (fo=1, routed)           0.674    18.851    ram6/RAM_reg_0_127_0_0_i_2_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I5_O)        0.124    18.975 r  ram6/RAM_reg_0_127_0_0_i_1__2/O
                         net (fo=24, routed)          3.966    22.941    ram6/RAM_reg_0_127_0_0__0/WE
    SLICE_X54Y112        RAMS64E                                      r  ram6/RAM_reg_0_127_0_0__0/HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        1.606     4.977    ram6/RAM_reg_0_127_0_0__0/WCLK
    SLICE_X54Y112        RAMS64E                                      r  ram6/RAM_reg_0_127_0_0__0/HIGH/CLK

Slack:                    inf
  Source:                 usr_sw[3]
                            (input port)
  Destination:            ram6/RAM_reg_0_127_0_0__0/LOW/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.941ns  (logic 1.788ns (7.792%)  route 21.153ns (92.208%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  usr_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  usr_sw_IBUF[3]_inst/O
                         net (fo=252, routed)        16.514    18.053    ram6/usr_sw_IBUF[0]
    SLICE_X44Y74         LUT2 (Prop_lut2_I0_O)        0.124    18.177 f  ram6/RAM_reg_0_127_0_0_i_2/O
                         net (fo=1, routed)           0.674    18.851    ram6/RAM_reg_0_127_0_0_i_2_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I5_O)        0.124    18.975 r  ram6/RAM_reg_0_127_0_0_i_1__2/O
                         net (fo=24, routed)          3.966    22.941    ram6/RAM_reg_0_127_0_0__0/WE
    SLICE_X54Y112        RAMS64E                                      r  ram6/RAM_reg_0_127_0_0__0/LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        1.606     4.977    ram6/RAM_reg_0_127_0_0__0/WCLK
    SLICE_X54Y112        RAMS64E                                      r  ram6/RAM_reg_0_127_0_0__0/LOW/CLK

Slack:                    inf
  Source:                 usr_sw[3]
                            (input port)
  Destination:            ram6/RAM_reg_3584_3839_2_2/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.700ns  (logic 1.664ns (7.329%)  route 21.036ns (92.671%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  usr_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  usr_sw_IBUF[3]_inst/O
                         net (fo=252, routed)        17.028    18.567    ram6/usr_sw_IBUF[0]
    SLICE_X50Y74         LUT6 (Prop_lut6_I4_O)        0.124    18.691 r  ram6/RAM_reg_3584_3839_0_0_i_1__0/O
                         net (fo=48, routed)          4.008    22.700    ram6/RAM_reg_3584_3839_2_2/WE
    SLICE_X52Y122        RAMS64E                                      r  ram6/RAM_reg_3584_3839_2_2/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        1.595     4.966    ram6/RAM_reg_3584_3839_2_2/WCLK
    SLICE_X52Y122        RAMS64E                                      r  ram6/RAM_reg_3584_3839_2_2/RAMS64E_A/CLK

Slack:                    inf
  Source:                 usr_sw[3]
                            (input port)
  Destination:            ram6/RAM_reg_3584_3839_2_2/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.700ns  (logic 1.664ns (7.329%)  route 21.036ns (92.671%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  usr_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  usr_sw_IBUF[3]_inst/O
                         net (fo=252, routed)        17.028    18.567    ram6/usr_sw_IBUF[0]
    SLICE_X50Y74         LUT6 (Prop_lut6_I4_O)        0.124    18.691 r  ram6/RAM_reg_3584_3839_0_0_i_1__0/O
                         net (fo=48, routed)          4.008    22.700    ram6/RAM_reg_3584_3839_2_2/WE
    SLICE_X52Y122        RAMS64E                                      r  ram6/RAM_reg_3584_3839_2_2/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        1.595     4.966    ram6/RAM_reg_3584_3839_2_2/WCLK
    SLICE_X52Y122        RAMS64E                                      r  ram6/RAM_reg_3584_3839_2_2/RAMS64E_B/CLK

Slack:                    inf
  Source:                 usr_sw[3]
                            (input port)
  Destination:            ram6/RAM_reg_3584_3839_2_2/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.700ns  (logic 1.664ns (7.329%)  route 21.036ns (92.671%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  usr_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  usr_sw_IBUF[3]_inst/O
                         net (fo=252, routed)        17.028    18.567    ram6/usr_sw_IBUF[0]
    SLICE_X50Y74         LUT6 (Prop_lut6_I4_O)        0.124    18.691 r  ram6/RAM_reg_3584_3839_0_0_i_1__0/O
                         net (fo=48, routed)          4.008    22.700    ram6/RAM_reg_3584_3839_2_2/WE
    SLICE_X52Y122        RAMS64E                                      r  ram6/RAM_reg_3584_3839_2_2/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        1.595     4.966    ram6/RAM_reg_3584_3839_2_2/WCLK
    SLICE_X52Y122        RAMS64E                                      r  ram6/RAM_reg_3584_3839_2_2/RAMS64E_C/CLK

Slack:                    inf
  Source:                 usr_sw[3]
                            (input port)
  Destination:            ram6/RAM_reg_3584_3839_2_2/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.700ns  (logic 1.664ns (7.329%)  route 21.036ns (92.671%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  usr_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  usr_sw_IBUF[3]_inst/O
                         net (fo=252, routed)        17.028    18.567    ram6/usr_sw_IBUF[0]
    SLICE_X50Y74         LUT6 (Prop_lut6_I4_O)        0.124    18.691 r  ram6/RAM_reg_3584_3839_0_0_i_1__0/O
                         net (fo=48, routed)          4.008    22.700    ram6/RAM_reg_3584_3839_2_2/WE
    SLICE_X52Y122        RAMS64E                                      r  ram6/RAM_reg_3584_3839_2_2/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        1.595     4.966    ram6/RAM_reg_3584_3839_2_2/WCLK
    SLICE_X52Y122        RAMS64E                                      r  ram6/RAM_reg_3584_3839_2_2/RAMS64E_D/CLK

Slack:                    inf
  Source:                 usr_sw[3]
                            (input port)
  Destination:            ram6/RAM_reg_2816_3071_2_2/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.597ns  (logic 1.664ns (7.362%)  route 20.933ns (92.638%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  usr_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  usr_sw_IBUF[3]_inst/O
                         net (fo=252, routed)        17.552    19.091    ram6/usr_sw_IBUF[0]
    SLICE_X40Y78         LUT6 (Prop_lut6_I4_O)        0.124    19.215 r  ram6/RAM_reg_2816_3071_0_0_i_1__0/O
                         net (fo=48, routed)          3.382    22.597    ram6/RAM_reg_2816_3071_2_2/WE
    SLICE_X52Y116        RAMS64E                                      r  ram6/RAM_reg_2816_3071_2_2/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        1.602     4.973    ram6/RAM_reg_2816_3071_2_2/WCLK
    SLICE_X52Y116        RAMS64E                                      r  ram6/RAM_reg_2816_3071_2_2/RAMS64E_A/CLK

Slack:                    inf
  Source:                 usr_sw[3]
                            (input port)
  Destination:            ram6/RAM_reg_2816_3071_2_2/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.597ns  (logic 1.664ns (7.362%)  route 20.933ns (92.638%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  usr_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  usr_sw_IBUF[3]_inst/O
                         net (fo=252, routed)        17.552    19.091    ram6/usr_sw_IBUF[0]
    SLICE_X40Y78         LUT6 (Prop_lut6_I4_O)        0.124    19.215 r  ram6/RAM_reg_2816_3071_0_0_i_1__0/O
                         net (fo=48, routed)          3.382    22.597    ram6/RAM_reg_2816_3071_2_2/WE
    SLICE_X52Y116        RAMS64E                                      r  ram6/RAM_reg_2816_3071_2_2/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        1.602     4.973    ram6/RAM_reg_2816_3071_2_2/WCLK
    SLICE_X52Y116        RAMS64E                                      r  ram6/RAM_reg_2816_3071_2_2/RAMS64E_B/CLK

Slack:                    inf
  Source:                 usr_sw[3]
                            (input port)
  Destination:            ram6/RAM_reg_2816_3071_2_2/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.597ns  (logic 1.664ns (7.362%)  route 20.933ns (92.638%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  usr_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  usr_sw_IBUF[3]_inst/O
                         net (fo=252, routed)        17.552    19.091    ram6/usr_sw_IBUF[0]
    SLICE_X40Y78         LUT6 (Prop_lut6_I4_O)        0.124    19.215 r  ram6/RAM_reg_2816_3071_0_0_i_1__0/O
                         net (fo=48, routed)          3.382    22.597    ram6/RAM_reg_2816_3071_2_2/WE
    SLICE_X52Y116        RAMS64E                                      r  ram6/RAM_reg_2816_3071_2_2/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        1.602     4.973    ram6/RAM_reg_2816_3071_2_2/WCLK
    SLICE_X52Y116        RAMS64E                                      r  ram6/RAM_reg_2816_3071_2_2/RAMS64E_C/CLK

Slack:                    inf
  Source:                 usr_sw[3]
                            (input port)
  Destination:            ram6/RAM_reg_2816_3071_2_2/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.597ns  (logic 1.664ns (7.362%)  route 20.933ns (92.638%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  usr_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  usr_sw_IBUF[3]_inst/O
                         net (fo=252, routed)        17.552    19.091    ram6/usr_sw_IBUF[0]
    SLICE_X40Y78         LUT6 (Prop_lut6_I4_O)        0.124    19.215 r  ram6/RAM_reg_2816_3071_0_0_i_1__0/O
                         net (fo=48, routed)          3.382    22.597    ram6/RAM_reg_2816_3071_2_2/WE
    SLICE_X52Y116        RAMS64E                                      r  ram6/RAM_reg_2816_3071_2_2/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        1.602     4.973    ram6/RAM_reg_2816_3071_2_2/WCLK
    SLICE_X52Y116        RAMS64E                                      r  ram6/RAM_reg_2816_3071_2_2/RAMS64E_D/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vs0/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_addr_bg_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.589%)  route 0.320ns (69.411%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y55         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[1]/C
    SLICE_X15Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/h_count_reg_reg[1]/Q
                         net (fo=111, routed)         0.320     0.461    pixel_x[1]
    SLICE_X15Y49         FDRE                                         r  pixel_addr_bg_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        0.839     1.997    clk_IBUF_BUFG
    SLICE_X15Y49         FDRE                                         r  pixel_addr_bg_reg[0]_rep/C

Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.589ns  (logic 0.141ns (23.947%)  route 0.448ns (76.053%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.448     0.589    pixel_tick
    SLICE_X31Y49         FDRE                                         r  rgb_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        0.835     1.993    clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  rgb_reg_reg[4]/C

Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.614ns  (logic 0.141ns (22.965%)  route 0.473ns (77.035%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.473     0.614    pixel_tick
    SLICE_X29Y47         FDRE                                         r  rgb_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        0.836     1.994    clk_IBUF_BUFG
    SLICE_X29Y47         FDRE                                         r  rgb_reg_reg[0]/C

Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.141ns (20.950%)  route 0.532ns (79.050%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.532     0.673    pixel_tick
    SLICE_X28Y45         FDRE                                         r  rgb_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        0.835     1.993    clk_IBUF_BUFG
    SLICE_X28Y45         FDRE                                         r  rgb_reg_reg[1]/C

Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.686ns  (logic 0.141ns (20.566%)  route 0.545ns (79.434%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.545     0.686    pixel_tick
    SLICE_X29Y46         FDRE                                         r  rgb_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        0.835     1.993    clk_IBUF_BUFG
    SLICE_X29Y46         FDRE                                         r  rgb_reg_reg[8]/C

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_addr_score2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.185ns (25.750%)  route 0.533ns (74.250%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[0]/C
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=106, routed)         0.533     0.674    vs0/pixel_x[0]
    SLICE_X36Y62         LUT3 (Prop_lut3_I1_O)        0.044     0.718 r  vs0/pixel_addr_score2[0]_i_1/O
                         net (fo=1, routed)           0.000     0.718    sram_addr_score2[0]
    SLICE_X36Y62         FDRE                                         r  pixel_addr_score2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        0.823     1.982    clk_IBUF_BUFG
    SLICE_X36Y62         FDRE                                         r  pixel_addr_score2_reg[0]/C

Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.904%)  route 0.605ns (81.096%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.605     0.746    pixel_tick
    SLICE_X28Y46         FDRE                                         r  rgb_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        0.835     1.993    clk_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  rgb_reg_reg[11]/C

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_addr_bg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.748ns  (logic 0.141ns (18.858%)  route 0.607ns (81.142%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y55         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[1]/C
    SLICE_X15Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/h_count_reg_reg[1]/Q
                         net (fo=111, routed)         0.607     0.748    pixel_x[1]
    SLICE_X15Y41         FDRE                                         r  pixel_addr_bg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        0.837     1.995    clk_IBUF_BUFG
    SLICE_X15Y41         FDRE                                         r  pixel_addr_bg_reg[0]/C

Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.141ns (18.594%)  route 0.617ns (81.406%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.617     0.758    pixel_tick
    SLICE_X29Y45         FDRE                                         r  rgb_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        0.835     1.993    clk_IBUF_BUFG
    SLICE_X29Y45         FDRE                                         r  rgb_reg_reg[10]/C

Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.141ns (18.594%)  route 0.617ns (81.406%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.617     0.758    pixel_tick
    SLICE_X29Y45         FDRE                                         r  rgb_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5775, routed)        0.835     1.993    clk_IBUF_BUFG
    SLICE_X29Y45         FDRE                                         r  rgb_reg_reg[2]/C





