// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module mandel_calc (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_in_V,
        y_in_V,
        ap_return
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [39:0] x_in_V;
input  [39:0] y_in_V;
output  [10:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[10:0] ap_return;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] grp_pretest_fu_172_ap_return;
reg   [0:0] tmp_reg_1203;
wire    ap_CS_fsm_state2;
wire    grp_pretest_fu_172_ap_ready;
wire    grp_pretest_fu_172_ap_done;
wire  signed [41:0] rhs_V_2_fu_180_p1;
reg  signed [41:0] rhs_V_2_reg_1207;
wire    ap_CS_fsm_state3;
wire  signed [80:0] rhs_V_7_cast_fu_190_p1;
reg  signed [80:0] rhs_V_7_cast_reg_1212;
wire   [0:0] tmp_s_fu_194_p2;
reg   [0:0] tmp_s_reg_1217;
wire    ap_CS_fsm_state4;
wire   [10:0] iter_1_fu_200_p2;
reg   [10:0] iter_1_reg_1221;
wire   [79:0] r_V_15_fu_210_p2;
reg   [79:0] r_V_15_reg_1226;
reg   [0:0] p_Result_s_reg_1235;
wire   [33:0] tmp_40_fu_224_p1;
reg   [33:0] tmp_40_reg_1241;
wire   [0:0] Range2_all_ones_fu_238_p2;
reg   [0:0] Range2_all_ones_reg_1246;
wire   [0:0] Range1_all_ones_fu_254_p2;
reg   [0:0] Range1_all_ones_reg_1251;
wire   [0:0] Range1_all_zeros_fu_260_p2;
reg   [0:0] Range1_all_zeros_reg_1258;
wire   [79:0] r_V_16_fu_270_p2;
reg   [79:0] r_V_16_reg_1263;
reg   [0:0] p_Result_12_reg_1272;
wire   [33:0] tmp_48_fu_284_p1;
reg   [33:0] tmp_48_reg_1278;
wire   [0:0] Range2_all_ones_2_fu_298_p2;
reg   [0:0] Range2_all_ones_2_reg_1283;
wire   [0:0] Range1_all_ones_3_fu_314_p2;
reg   [0:0] Range1_all_ones_3_reg_1288;
wire   [0:0] Range1_all_zeros_2_fu_320_p2;
reg   [0:0] Range1_all_zeros_2_reg_1295;
wire   [39:0] x2_V_1_fu_377_p2;
reg   [39:0] x2_V_1_reg_1300;
wire    ap_CS_fsm_state5;
wire   [0:0] phitmp997_demorgan_fu_442_p2;
reg   [0:0] phitmp997_demorgan_reg_1306;
wire   [0:0] tmp_20_fu_459_p2;
reg   [0:0] tmp_20_reg_1311;
wire   [0:0] brmerge1001_demorgan_fu_470_p2;
reg   [0:0] brmerge1001_demorgan_reg_1316;
wire   [0:0] underflow_fu_488_p2;
reg   [0:0] underflow_reg_1321;
wire   [0:0] brmerge1_fu_493_p2;
reg   [0:0] brmerge1_reg_1326;
wire   [39:0] y2_V_2_fu_550_p2;
reg   [39:0] y2_V_2_reg_1331;
wire   [0:0] phitmp996_demorgan_fu_615_p2;
reg   [0:0] phitmp996_demorgan_reg_1337;
wire   [0:0] tmp_23_fu_632_p2;
reg   [0:0] tmp_23_reg_1342;
wire   [0:0] brmerge1008_demorgan_fu_643_p2;
reg   [0:0] brmerge1008_demorgan_reg_1347;
wire   [0:0] underflow_3_fu_661_p2;
reg   [0:0] underflow_3_reg_1352;
wire   [0:0] brmerge3_fu_666_p2;
reg   [0:0] brmerge3_reg_1357;
wire   [0:0] tmp_24_fu_744_p2;
reg   [0:0] tmp_24_reg_1362;
wire    ap_CS_fsm_state6;
wire   [39:0] xtemp_V_fu_777_p2;
reg   [39:0] xtemp_V_reg_1366;
wire   [0:0] overflow_3_fu_818_p2;
reg   [0:0] overflow_3_reg_1372;
wire   [0:0] underflow_4_fu_842_p2;
reg   [0:0] underflow_4_reg_1378;
wire   [80:0] r_V_17_fu_864_p2;
reg   [80:0] r_V_17_reg_1385;
wire   [33:0] tmp_59_fu_870_p1;
reg   [33:0] tmp_59_reg_1390;
wire   [39:0] x_V_fu_901_p3;
reg   [39:0] x_V_reg_1395;
wire    ap_CS_fsm_state7;
wire   [39:0] ytemp_V_1_fu_976_p2;
reg   [39:0] ytemp_V_1_reg_1400;
wire   [0:0] phitmp_demorgan_fu_1084_p2;
reg   [0:0] phitmp_demorgan_reg_1406;
wire   [0:0] tmp_28_fu_1102_p2;
reg   [0:0] tmp_28_reg_1411;
wire   [0:0] brmerge1021_demorgan_fu_1114_p2;
reg   [0:0] brmerge1021_demorgan_reg_1416;
wire   [0:0] underflow_5_fu_1132_p2;
reg   [0:0] underflow_5_reg_1421;
wire   [0:0] brmerge9_fu_1138_p2;
reg   [0:0] brmerge9_reg_1426;
wire   [0:0] tmp_29_fu_1144_p2;
reg   [0:0] tmp_29_reg_1431;
wire   [39:0] y_V_fu_1171_p3;
wire    ap_CS_fsm_state8;
wire    grp_pretest_fu_172_ap_start;
wire    grp_pretest_fu_172_ap_idle;
reg  signed [39:0] y_reg_110;
wire   [0:0] or_cond_fu_1185_p2;
reg  signed [39:0] x_reg_122;
wire   [10:0] ap_phi_mux_iter_phi_fu_138_p4;
reg   [10:0] iter_reg_134;
reg   [10:0] ap_phi_mux_iter_2_ph_phi_fu_149_p6;
reg   [10:0] iter_2_ph_reg_146;
reg   [10:0] ap_phi_mux_iter_2_phi_fu_164_p4;
reg   [10:0] iter_2_reg_160;
reg    grp_pretest_fu_172_ap_start_reg;
wire  signed [39:0] rhs_V_2_fu_180_p0;
wire   [74:0] rhs_V_3_fu_183_p3;
wire  signed [39:0] r_V_15_fu_210_p0;
wire  signed [79:0] r_V_fu_206_p1;
wire  signed [39:0] r_V_15_fu_210_p1;
wire   [3:0] p_Result_s_18_fu_228_p4;
wire   [4:0] p_Result_9_fu_244_p4;
wire  signed [39:0] r_V_16_fu_270_p0;
wire  signed [79:0] r_V_11_fu_266_p1;
wire  signed [39:0] r_V_16_fu_270_p1;
wire   [3:0] p_Result_1_fu_288_p4;
wire   [4:0] p_Result_2_fu_304_p4;
wire   [0:0] r_3_fu_342_p2;
wire   [0:0] tmp_39_fu_335_p3;
wire   [0:0] tmp_42_fu_360_p3;
wire   [0:0] r_fu_354_p2;
wire   [0:0] tmp_18_fu_367_p2;
wire   [39:0] tmp_19_fu_373_p1;
wire   [39:0] x2_V_fu_326_p4;
wire   [0:0] tmp_43_fu_383_p3;
wire   [0:0] p_Result_10_fu_347_p3;
wire   [0:0] rev_fu_391_p2;
wire   [0:0] carry_4_fu_397_p2;
wire   [0:0] tmp_45_fu_417_p3;
wire   [0:0] rev5_fu_424_p2;
wire   [0:0] p_s_fu_430_p2;
wire   [0:0] deleted_zeros_fu_411_p3;
wire   [0:0] p_Result_11_fu_403_p3;
wire   [0:0] p_not_fu_447_p2;
wire   [0:0] brmerge_fu_453_p2;
wire   [0:0] deleted_ones_fu_435_p3;
wire   [0:0] tmp1_demorgan_fu_476_p2;
wire   [0:0] tmp1_fu_482_p2;
wire   [0:0] overflow_fu_464_p2;
wire   [0:0] r_4_fu_515_p2;
wire   [0:0] tmp_47_fu_508_p3;
wire   [0:0] tmp_50_fu_533_p3;
wire   [0:0] r_assign_4_fu_527_p2;
wire   [0:0] tmp_21_fu_540_p2;
wire   [39:0] tmp_22_fu_546_p1;
wire   [39:0] y2_V_fu_499_p4;
wire   [0:0] tmp_51_fu_556_p3;
wire   [0:0] p_Result_13_fu_520_p3;
wire   [0:0] rev6_fu_564_p2;
wire   [0:0] carry_6_fu_570_p2;
wire   [0:0] tmp_53_fu_590_p3;
wire   [0:0] rev7_fu_597_p2;
wire   [0:0] p_4_fu_603_p2;
wire   [0:0] deleted_zeros_2_fu_584_p3;
wire   [0:0] p_Result_14_fu_576_p3;
wire   [0:0] p_not5_fu_620_p2;
wire   [0:0] brmerge2_fu_626_p2;
wire   [0:0] deleted_ones_3_fu_608_p3;
wire   [0:0] tmp3_demorgan_fu_649_p2;
wire   [0:0] tmp3_fu_655_p2;
wire   [0:0] overflow_2_fu_637_p2;
wire   [0:0] tmp2_fu_672_p2;
wire   [0:0] p_1035_not_fu_676_p2;
wire   [39:0] p_mux_fu_681_p3;
wire   [39:0] p_3_fu_687_p3;
wire   [0:0] tmp4_fu_701_p2;
wire   [0:0] p_1036_not_fu_705_p2;
wire   [39:0] p_mux3_fu_710_p3;
wire   [39:0] p_5_fu_716_p3;
wire   [39:0] p_Val2_19_fu_693_p3;
wire   [39:0] p_Val2_7_fu_722_p3;
wire  signed [40:0] lhs_V_fu_730_p1;
wire  signed [40:0] rhs_V_fu_734_p1;
wire   [40:0] ret_V_fu_738_p2;
wire  signed [40:0] ret_V_10_fu_750_p2;
wire  signed [41:0] lhs_V_2_fu_756_p1;
wire   [41:0] ret_V_11_fu_764_p2;
wire  signed [39:0] xtemp_V_fu_777_p0;
wire   [39:0] tmp_54_fu_760_p1;
wire   [1:0] p_Result_3_fu_790_p4;
wire   [0:0] p_Result_16_fu_782_p3;
wire   [0:0] p_not7_fu_800_p2;
wire   [0:0] p_Result_15_fu_769_p3;
wire   [0:0] brmerge4_fu_806_p2;
wire   [0:0] tmp_25_fu_812_p2;
wire   [0:0] p_not8_fu_830_p2;
wire   [0:0] newsignbit_i_i_i_i_fu_824_p2;
wire   [0:0] brmerge5_fu_836_p2;
wire   [40:0] r_V_13_fu_848_p3;
wire  signed [39:0] r_V_17_fu_864_p0;
wire  signed [40:0] r_V_17_fu_864_p1;
wire   [0:0] p_1029_not_fu_878_p2;
wire   [0:0] brmerge6_fu_874_p2;
wire   [0:0] brmerge7_fu_883_p2;
wire   [39:0] p_mux4_fu_888_p3;
wire   [39:0] p_6_fu_895_p3;
wire   [80:0] ret_V_12_fu_909_p2;
wire   [0:0] r_5_fu_939_p2;
wire   [0:0] tmp_58_fu_931_p3;
wire   [0:0] tmp_61_fu_958_p3;
wire   [0:0] r_assign_6_fu_952_p2;
wire   [0:0] tmp_26_fu_966_p2;
wire   [39:0] tmp_27_fu_972_p1;
wire   [39:0] ytemp_V_fu_921_p4;
wire   [0:0] tmp_62_fu_982_p3;
wire   [0:0] p_Result_18_fu_944_p3;
wire   [0:0] rev8_fu_990_p2;
wire   [4:0] tmp_16_fu_1010_p4;
wire   [5:0] tmp_17_fu_1026_p4;
wire   [0:0] carry_8_fu_996_p2;
wire   [0:0] Range1_all_ones_4_fu_1036_p2;
wire   [0:0] Range1_all_zeros_3_fu_1042_p2;
wire   [0:0] tmp_64_fu_1056_p3;
wire   [0:0] Range2_all_ones_3_fu_1020_p2;
wire   [0:0] rev9_fu_1064_p2;
wire   [0:0] p_7_fu_1070_p2;
wire   [0:0] deleted_zeros_3_fu_1048_p3;
wire   [0:0] p_Result_19_fu_1002_p3;
wire   [0:0] p_not9_fu_1090_p2;
wire   [0:0] p_Result_17_fu_913_p3;
wire   [0:0] brmerge8_fu_1096_p2;
wire   [0:0] deleted_ones_4_fu_1076_p3;
wire   [0:0] tmp5_demorgan_fu_1120_p2;
wire   [0:0] tmp5_fu_1126_p2;
wire   [0:0] overflow_4_fu_1108_p2;
wire   [0:0] tmp6_fu_1150_p2;
wire   [0:0] p_1037_not_fu_1154_p2;
wire   [39:0] p_mux5_fu_1159_p3;
wire   [39:0] p_8_fu_1165_p3;
wire   [0:0] tmp_30_fu_1179_p2;
reg   [10:0] ap_return_preg;
reg   [7:0] ap_NS_fsm;
reg    ap_condition_885;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 grp_pretest_fu_172_ap_start_reg = 1'b0;
#0 ap_return_preg = 11'd0;
end

pretest grp_pretest_fu_172(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_pretest_fu_172_ap_start),
    .ap_done(grp_pretest_fu_172_ap_done),
    .ap_idle(grp_pretest_fu_172_ap_idle),
    .ap_ready(grp_pretest_fu_172_ap_ready),
    .x_V(x_in_V),
    .y_V(y_in_V),
    .ap_return(grp_pretest_fu_172_ap_return)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 11'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state8) & ((tmp_reg_1203 == 1'd1) | ((tmp_s_reg_1217 == 1'd1) | ((or_cond_fu_1185_p2 == 1'd1) | (tmp_24_reg_1362 == 1'd1)))))) begin
            ap_return_preg <= ap_phi_mux_iter_2_phi_fu_164_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_pretest_fu_172_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_pretest_fu_172_ap_start_reg <= 1'b1;
        end else if ((grp_pretest_fu_172_ap_ready == 1'b1)) begin
            grp_pretest_fu_172_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_reg_1217 == 1'd0) & (tmp_24_reg_1362 == 1'd0) & (tmp_reg_1203 == 1'd0) & (1'b1 == ap_CS_fsm_state8) & (or_cond_fu_1185_p2 == 1'd1))) begin
        iter_2_ph_reg_146 <= 11'd2000;
    end else if (((1'b1 == ap_CS_fsm_state6) & (tmp_24_fu_744_p2 == 1'd1))) begin
        iter_2_ph_reg_146 <= iter_reg_134;
    end else if (((tmp_s_fu_194_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        iter_2_ph_reg_146 <= ap_phi_mux_iter_phi_fu_138_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & ((((tmp_reg_1203 == 1'd0) & (tmp_24_reg_1362 == 1'd1)) | ((tmp_reg_1203 == 1'd0) & (or_cond_fu_1185_p2 == 1'd1))) | ((tmp_s_reg_1217 == 1'd1) & (tmp_reg_1203 == 1'd0))))) begin
        iter_2_reg_160 <= ap_phi_mux_iter_2_ph_phi_fu_149_p6;
    end else if (((tmp_reg_1203 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        iter_2_reg_160 <= 11'd2000;
    end
end

always @ (posedge ap_clk) begin
    if ((tmp_reg_1203 == 1'd0)) begin
        if ((1'b1 == ap_condition_885)) begin
            iter_reg_134 <= iter_1_reg_1221;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            iter_reg_134 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((tmp_reg_1203 == 1'd0)) begin
        if ((1'b1 == ap_condition_885)) begin
            x_reg_122 <= x_V_reg_1395;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            x_reg_122 <= 40'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((tmp_reg_1203 == 1'd0)) begin
        if ((1'b1 == ap_condition_885)) begin
            y_reg_110 <= y_V_fu_1171_p3;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            y_reg_110 <= 40'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_fu_194_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        Range1_all_ones_3_reg_1288 <= Range1_all_ones_3_fu_314_p2;
        Range1_all_ones_reg_1251 <= Range1_all_ones_fu_254_p2;
        Range1_all_zeros_2_reg_1295 <= Range1_all_zeros_2_fu_320_p2;
        Range1_all_zeros_reg_1258 <= Range1_all_zeros_fu_260_p2;
        Range2_all_ones_2_reg_1283 <= Range2_all_ones_2_fu_298_p2;
        Range2_all_ones_reg_1246 <= Range2_all_ones_fu_238_p2;
        p_Result_12_reg_1272 <= r_V_16_fu_270_p2[32'd79];
        p_Result_s_reg_1235 <= r_V_15_fu_210_p2[32'd79];
        r_V_15_reg_1226 <= r_V_15_fu_210_p2;
        r_V_16_reg_1263 <= r_V_16_fu_270_p2;
        tmp_40_reg_1241 <= tmp_40_fu_224_p1;
        tmp_48_reg_1278 <= tmp_48_fu_284_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        brmerge1001_demorgan_reg_1316 <= brmerge1001_demorgan_fu_470_p2;
        brmerge1008_demorgan_reg_1347 <= brmerge1008_demorgan_fu_643_p2;
        brmerge1_reg_1326 <= brmerge1_fu_493_p2;
        brmerge3_reg_1357 <= brmerge3_fu_666_p2;
        phitmp996_demorgan_reg_1337 <= phitmp996_demorgan_fu_615_p2;
        phitmp997_demorgan_reg_1306 <= phitmp997_demorgan_fu_442_p2;
        tmp_20_reg_1311 <= tmp_20_fu_459_p2;
        tmp_23_reg_1342 <= tmp_23_fu_632_p2;
        underflow_3_reg_1352 <= underflow_3_fu_661_p2;
        underflow_reg_1321 <= underflow_fu_488_p2;
        x2_V_1_reg_1300 <= x2_V_1_fu_377_p2;
        y2_V_2_reg_1331 <= y2_V_2_fu_550_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        brmerge1021_demorgan_reg_1416 <= brmerge1021_demorgan_fu_1114_p2;
        brmerge9_reg_1426 <= brmerge9_fu_1138_p2;
        phitmp_demorgan_reg_1406 <= phitmp_demorgan_fu_1084_p2;
        tmp_28_reg_1411 <= tmp_28_fu_1102_p2;
        tmp_29_reg_1431 <= tmp_29_fu_1144_p2;
        underflow_5_reg_1421 <= underflow_5_fu_1132_p2;
        x_V_reg_1395 <= x_V_fu_901_p3;
        ytemp_V_1_reg_1400 <= ytemp_V_1_fu_976_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        iter_1_reg_1221 <= iter_1_fu_200_p2;
        tmp_s_reg_1217 <= tmp_s_fu_194_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_24_fu_744_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        overflow_3_reg_1372 <= overflow_3_fu_818_p2;
        r_V_17_reg_1385[80 : 1] <= r_V_17_fu_864_p2[80 : 1];
        tmp_59_reg_1390[33 : 1] <= tmp_59_fu_870_p1[33 : 1];
        underflow_4_reg_1378 <= underflow_4_fu_842_p2;
        xtemp_V_reg_1366 <= xtemp_V_fu_777_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_1203 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        rhs_V_2_reg_1207 <= rhs_V_2_fu_180_p1;
        rhs_V_7_cast_reg_1212[80 : 35] <= rhs_V_7_cast_fu_190_p1[80 : 35];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        tmp_24_reg_1362 <= tmp_24_fu_744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pretest_fu_172_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_reg_1203 <= grp_pretest_fu_172_ap_return;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state8) & ((tmp_reg_1203 == 1'd1) | ((tmp_s_reg_1217 == 1'd1) | ((or_cond_fu_1185_p2 == 1'd1) | (tmp_24_reg_1362 == 1'd1))))) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_1217 == 1'd0) & (tmp_24_reg_1362 == 1'd0) & (tmp_reg_1203 == 1'd0) & (1'b1 == ap_CS_fsm_state8) & (or_cond_fu_1185_p2 == 1'd1))) begin
        ap_phi_mux_iter_2_ph_phi_fu_149_p6 = 11'd2000;
    end else begin
        ap_phi_mux_iter_2_ph_phi_fu_149_p6 = iter_2_ph_reg_146;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) & ((((tmp_reg_1203 == 1'd0) & (tmp_24_reg_1362 == 1'd1)) | ((tmp_reg_1203 == 1'd0) & (or_cond_fu_1185_p2 == 1'd1))) | ((tmp_s_reg_1217 == 1'd1) & (tmp_reg_1203 == 1'd0))))) begin
        ap_phi_mux_iter_2_phi_fu_164_p4 = ap_phi_mux_iter_2_ph_phi_fu_149_p6;
    end else begin
        ap_phi_mux_iter_2_phi_fu_164_p4 = iter_2_reg_160;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) & ((tmp_reg_1203 == 1'd1) | ((tmp_s_reg_1217 == 1'd1) | ((or_cond_fu_1185_p2 == 1'd1) | (tmp_24_reg_1362 == 1'd1)))))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) & ((tmp_reg_1203 == 1'd1) | ((tmp_s_reg_1217 == 1'd1) | ((or_cond_fu_1185_p2 == 1'd1) | (tmp_24_reg_1362 == 1'd1)))))) begin
        ap_return = ap_phi_mux_iter_2_phi_fu_164_p4;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_pretest_fu_172_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((tmp_reg_1203 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((tmp_s_fu_194_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (tmp_24_fu_744_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & ((tmp_reg_1203 == 1'd1) | ((tmp_s_reg_1217 == 1'd1) | ((or_cond_fu_1185_p2 == 1'd1) | (tmp_24_reg_1362 == 1'd1)))))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Range1_all_ones_3_fu_314_p2 = ((p_Result_2_fu_304_p4 == 5'd31) ? 1'b1 : 1'b0);

assign Range1_all_ones_4_fu_1036_p2 = ((tmp_17_fu_1026_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_fu_254_p2 = ((p_Result_9_fu_244_p4 == 5'd31) ? 1'b1 : 1'b0);

assign Range1_all_zeros_2_fu_320_p2 = ((p_Result_2_fu_304_p4 == 5'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_3_fu_1042_p2 = ((tmp_17_fu_1026_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_fu_260_p2 = ((p_Result_9_fu_244_p4 == 5'd0) ? 1'b1 : 1'b0);

assign Range2_all_ones_2_fu_298_p2 = ((p_Result_1_fu_288_p4 == 4'd15) ? 1'b1 : 1'b0);

assign Range2_all_ones_3_fu_1020_p2 = ((tmp_16_fu_1010_p4 == 5'd31) ? 1'b1 : 1'b0);

assign Range2_all_ones_fu_238_p2 = ((p_Result_s_18_fu_228_p4 == 4'd15) ? 1'b1 : 1'b0);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

always @ (*) begin
    ap_condition_885 = ((tmp_s_reg_1217 == 1'd0) & (or_cond_fu_1185_p2 == 1'd0) & (tmp_24_reg_1362 == 1'd0) & (1'b1 == ap_CS_fsm_state8));
end

assign ap_phi_mux_iter_phi_fu_138_p4 = iter_reg_134;

assign brmerge1001_demorgan_fu_470_p2 = (p_Result_11_fu_403_p3 & deleted_ones_fu_435_p3);

assign brmerge1008_demorgan_fu_643_p2 = (p_Result_14_fu_576_p3 & deleted_ones_3_fu_608_p3);

assign brmerge1021_demorgan_fu_1114_p2 = (p_Result_19_fu_1002_p3 & deleted_ones_4_fu_1076_p3);

assign brmerge1_fu_493_p2 = (underflow_fu_488_p2 | overflow_fu_464_p2);

assign brmerge2_fu_626_p2 = (p_not5_fu_620_p2 | p_Result_14_fu_576_p3);

assign brmerge3_fu_666_p2 = (underflow_3_fu_661_p2 | overflow_2_fu_637_p2);

assign brmerge4_fu_806_p2 = (p_not7_fu_800_p2 | p_Result_16_fu_782_p3);

assign brmerge5_fu_836_p2 = (p_not8_fu_830_p2 | newsignbit_i_i_i_i_fu_824_p2);

assign brmerge6_fu_874_p2 = (underflow_4_reg_1378 | overflow_3_reg_1372);

assign brmerge7_fu_883_p2 = (p_1029_not_fu_878_p2 | overflow_3_reg_1372);

assign brmerge8_fu_1096_p2 = (p_not9_fu_1090_p2 | p_Result_19_fu_1002_p3);

assign brmerge9_fu_1138_p2 = (underflow_5_fu_1132_p2 | overflow_4_fu_1108_p2);

assign brmerge_fu_453_p2 = (p_not_fu_447_p2 | p_Result_11_fu_403_p3);

assign carry_4_fu_397_p2 = (rev_fu_391_p2 & p_Result_10_fu_347_p3);

assign carry_6_fu_570_p2 = (rev6_fu_564_p2 & p_Result_13_fu_520_p3);

assign carry_8_fu_996_p2 = (rev8_fu_990_p2 & p_Result_18_fu_944_p3);

assign deleted_ones_3_fu_608_p3 = ((carry_6_fu_570_p2[0:0] === 1'b1) ? p_4_fu_603_p2 : Range1_all_ones_3_reg_1288);

assign deleted_ones_4_fu_1076_p3 = ((carry_8_fu_996_p2[0:0] === 1'b1) ? p_7_fu_1070_p2 : Range1_all_ones_4_fu_1036_p2);

assign deleted_ones_fu_435_p3 = ((carry_4_fu_397_p2[0:0] === 1'b1) ? p_s_fu_430_p2 : Range1_all_ones_reg_1251);

assign deleted_zeros_2_fu_584_p3 = ((carry_6_fu_570_p2[0:0] === 1'b1) ? Range1_all_ones_3_reg_1288 : Range1_all_zeros_2_reg_1295);

assign deleted_zeros_3_fu_1048_p3 = ((carry_8_fu_996_p2[0:0] === 1'b1) ? Range1_all_ones_4_fu_1036_p2 : Range1_all_zeros_3_fu_1042_p2);

assign deleted_zeros_fu_411_p3 = ((carry_4_fu_397_p2[0:0] === 1'b1) ? Range1_all_ones_reg_1251 : Range1_all_zeros_reg_1258);

assign grp_pretest_fu_172_ap_start = grp_pretest_fu_172_ap_start_reg;

assign iter_1_fu_200_p2 = (iter_reg_134 + 11'd1);

assign lhs_V_2_fu_756_p1 = ret_V_10_fu_750_p2;

assign lhs_V_fu_730_p1 = $signed(p_Val2_19_fu_693_p3);

assign newsignbit_i_i_i_i_fu_824_p2 = (p_Result_16_fu_782_p3 ^ 1'd1);

assign or_cond_fu_1185_p2 = (tmp_30_fu_1179_p2 & tmp_29_reg_1431);

assign overflow_2_fu_637_p2 = (tmp_23_fu_632_p2 & brmerge2_fu_626_p2);

assign overflow_3_fu_818_p2 = (tmp_25_fu_812_p2 & brmerge4_fu_806_p2);

assign overflow_4_fu_1108_p2 = (tmp_28_fu_1102_p2 & brmerge8_fu_1096_p2);

assign overflow_fu_464_p2 = (tmp_20_fu_459_p2 & brmerge_fu_453_p2);

assign p_1029_not_fu_878_p2 = (underflow_4_reg_1378 ^ 1'd1);

assign p_1035_not_fu_676_p2 = (tmp2_fu_672_p2 | phitmp997_demorgan_reg_1306);

assign p_1036_not_fu_705_p2 = (tmp4_fu_701_p2 | phitmp996_demorgan_reg_1337);

assign p_1037_not_fu_1154_p2 = (tmp6_fu_1150_p2 | phitmp_demorgan_reg_1406);

assign p_3_fu_687_p3 = ((underflow_reg_1321[0:0] === 1'b1) ? 40'd549755813888 : x2_V_1_reg_1300);

assign p_4_fu_603_p2 = (rev7_fu_597_p2 & Range2_all_ones_2_reg_1283);

assign p_5_fu_716_p3 = ((underflow_3_reg_1352[0:0] === 1'b1) ? 40'd549755813888 : y2_V_2_reg_1331);

assign p_6_fu_895_p3 = ((underflow_4_reg_1378[0:0] === 1'b1) ? 40'd549755813888 : xtemp_V_reg_1366);

assign p_7_fu_1070_p2 = (rev9_fu_1064_p2 & Range2_all_ones_3_fu_1020_p2);

assign p_8_fu_1165_p3 = ((underflow_5_reg_1421[0:0] === 1'b1) ? 40'd549755813888 : ytemp_V_1_reg_1400);

assign p_Result_10_fu_347_p3 = r_V_15_reg_1226[32'd74];

assign p_Result_11_fu_403_p3 = x2_V_1_fu_377_p2[32'd39];

assign p_Result_13_fu_520_p3 = r_V_16_reg_1263[32'd74];

assign p_Result_14_fu_576_p3 = y2_V_2_fu_550_p2[32'd39];

assign p_Result_15_fu_769_p3 = ret_V_11_fu_764_p2[32'd41];

assign p_Result_16_fu_782_p3 = xtemp_V_fu_777_p2[32'd39];

assign p_Result_17_fu_913_p3 = ret_V_12_fu_909_p2[32'd80];

assign p_Result_18_fu_944_p3 = ret_V_12_fu_909_p2[32'd74];

assign p_Result_19_fu_1002_p3 = ytemp_V_1_fu_976_p2[32'd39];

assign p_Result_1_fu_288_p4 = {{r_V_16_fu_270_p2[79:76]}};

assign p_Result_2_fu_304_p4 = {{r_V_16_fu_270_p2[79:75]}};

assign p_Result_3_fu_790_p4 = {{ret_V_11_fu_764_p2[41:40]}};

assign p_Result_9_fu_244_p4 = {{r_V_15_fu_210_p2[79:75]}};

assign p_Result_s_18_fu_228_p4 = {{r_V_15_fu_210_p2[79:76]}};

assign p_Val2_19_fu_693_p3 = ((p_1035_not_fu_676_p2[0:0] === 1'b1) ? p_mux_fu_681_p3 : p_3_fu_687_p3);

assign p_Val2_7_fu_722_p3 = ((p_1036_not_fu_705_p2[0:0] === 1'b1) ? p_mux3_fu_710_p3 : p_5_fu_716_p3);

assign p_mux3_fu_710_p3 = ((brmerge3_reg_1357[0:0] === 1'b1) ? 40'd549755813887 : y2_V_2_reg_1331);

assign p_mux4_fu_888_p3 = ((brmerge6_fu_874_p2[0:0] === 1'b1) ? 40'd549755813887 : xtemp_V_reg_1366);

assign p_mux5_fu_1159_p3 = ((brmerge9_reg_1426[0:0] === 1'b1) ? 40'd549755813887 : ytemp_V_1_reg_1400);

assign p_mux_fu_681_p3 = ((brmerge1_reg_1326[0:0] === 1'b1) ? 40'd549755813887 : x2_V_1_reg_1300);

assign p_not5_fu_620_p2 = (deleted_zeros_2_fu_584_p3 ^ 1'd1);

assign p_not7_fu_800_p2 = ((p_Result_3_fu_790_p4 != 2'd0) ? 1'b1 : 1'b0);

assign p_not8_fu_830_p2 = ((p_Result_3_fu_790_p4 != 2'd3) ? 1'b1 : 1'b0);

assign p_not9_fu_1090_p2 = (deleted_zeros_3_fu_1048_p3 ^ 1'd1);

assign p_not_fu_447_p2 = (deleted_zeros_fu_411_p3 ^ 1'd1);

assign p_s_fu_430_p2 = (rev5_fu_424_p2 & Range2_all_ones_reg_1246);

assign phitmp996_demorgan_fu_615_p2 = (carry_6_fu_570_p2 & Range1_all_ones_3_reg_1288);

assign phitmp997_demorgan_fu_442_p2 = (carry_4_fu_397_p2 & Range1_all_ones_reg_1251);

assign phitmp_demorgan_fu_1084_p2 = (carry_8_fu_996_p2 & Range1_all_ones_4_fu_1036_p2);

assign r_3_fu_342_p2 = ((tmp_40_reg_1241 != 34'd0) ? 1'b1 : 1'b0);

assign r_4_fu_515_p2 = ((tmp_48_reg_1278 != 34'd0) ? 1'b1 : 1'b0);

assign r_5_fu_939_p2 = ((tmp_59_reg_1390 != 34'd0) ? 1'b1 : 1'b0);

assign r_V_11_fu_266_p1 = y_reg_110;

assign r_V_13_fu_848_p3 = {{x_reg_122}, {1'd0}};

assign r_V_15_fu_210_p0 = r_V_fu_206_p1;

assign r_V_15_fu_210_p1 = r_V_fu_206_p1;

assign r_V_15_fu_210_p2 = ($signed(r_V_15_fu_210_p0) * $signed(r_V_15_fu_210_p1));

assign r_V_16_fu_270_p0 = r_V_11_fu_266_p1;

assign r_V_16_fu_270_p1 = r_V_11_fu_266_p1;

assign r_V_16_fu_270_p2 = ($signed(r_V_16_fu_270_p0) * $signed(r_V_16_fu_270_p1));

assign r_V_17_fu_864_p0 = y_reg_110;

assign r_V_17_fu_864_p1 = r_V_13_fu_848_p3;

assign r_V_17_fu_864_p2 = ($signed(r_V_17_fu_864_p0) * $signed(r_V_17_fu_864_p1));

assign r_V_fu_206_p1 = x_reg_122;

assign r_assign_4_fu_527_p2 = (tmp_47_fu_508_p3 | r_4_fu_515_p2);

assign r_assign_6_fu_952_p2 = (tmp_58_fu_931_p3 | r_5_fu_939_p2);

assign r_fu_354_p2 = (tmp_39_fu_335_p3 | r_3_fu_342_p2);

assign ret_V_10_fu_750_p2 = ($signed(lhs_V_fu_730_p1) - $signed(rhs_V_fu_734_p1));

assign ret_V_11_fu_764_p2 = ($signed(rhs_V_2_reg_1207) + $signed(lhs_V_2_fu_756_p1));

assign ret_V_12_fu_909_p2 = ($signed(r_V_17_reg_1385) + $signed(rhs_V_7_cast_reg_1212));

assign ret_V_fu_738_p2 = ($signed(lhs_V_fu_730_p1) + $signed(rhs_V_fu_734_p1));

assign rev5_fu_424_p2 = (tmp_45_fu_417_p3 ^ 1'd1);

assign rev6_fu_564_p2 = (tmp_51_fu_556_p3 ^ 1'd1);

assign rev7_fu_597_p2 = (tmp_53_fu_590_p3 ^ 1'd1);

assign rev8_fu_990_p2 = (tmp_62_fu_982_p3 ^ 1'd1);

assign rev9_fu_1064_p2 = (tmp_64_fu_1056_p3 ^ 1'd1);

assign rev_fu_391_p2 = (tmp_43_fu_383_p3 ^ 1'd1);

assign rhs_V_2_fu_180_p0 = x_in_V;

assign rhs_V_2_fu_180_p1 = rhs_V_2_fu_180_p0;

assign rhs_V_3_fu_183_p3 = {{y_in_V}, {35'd0}};

assign rhs_V_7_cast_fu_190_p1 = $signed(rhs_V_3_fu_183_p3);

assign rhs_V_fu_734_p1 = $signed(p_Val2_7_fu_722_p3);

assign tmp1_demorgan_fu_476_p2 = (phitmp997_demorgan_fu_442_p2 | brmerge1001_demorgan_fu_470_p2);

assign tmp1_fu_482_p2 = (tmp1_demorgan_fu_476_p2 ^ 1'd1);

assign tmp2_fu_672_p2 = (tmp_20_reg_1311 | brmerge1001_demorgan_reg_1316);

assign tmp3_demorgan_fu_649_p2 = (phitmp996_demorgan_fu_615_p2 | brmerge1008_demorgan_fu_643_p2);

assign tmp3_fu_655_p2 = (tmp3_demorgan_fu_649_p2 ^ 1'd1);

assign tmp4_fu_701_p2 = (tmp_23_reg_1342 | brmerge1008_demorgan_reg_1347);

assign tmp5_demorgan_fu_1120_p2 = (phitmp_demorgan_fu_1084_p2 | brmerge1021_demorgan_fu_1114_p2);

assign tmp5_fu_1126_p2 = (tmp5_demorgan_fu_1120_p2 ^ 1'd1);

assign tmp6_fu_1150_p2 = (tmp_28_reg_1411 | brmerge1021_demorgan_reg_1416);

assign tmp_16_fu_1010_p4 = {{ret_V_12_fu_909_p2[80:76]}};

assign tmp_17_fu_1026_p4 = {{ret_V_12_fu_909_p2[80:75]}};

assign tmp_18_fu_367_p2 = (tmp_42_fu_360_p3 & r_fu_354_p2);

assign tmp_19_fu_373_p1 = tmp_18_fu_367_p2;

assign tmp_20_fu_459_p2 = (p_Result_s_reg_1235 ^ 1'd1);

assign tmp_21_fu_540_p2 = (tmp_50_fu_533_p3 & r_assign_4_fu_527_p2);

assign tmp_22_fu_546_p1 = tmp_21_fu_540_p2;

assign tmp_23_fu_632_p2 = (p_Result_12_reg_1272 ^ 1'd1);

assign tmp_24_fu_744_p2 = (($signed(ret_V_fu_738_p2) > $signed(41'd137438953472)) ? 1'b1 : 1'b0);

assign tmp_25_fu_812_p2 = (p_Result_15_fu_769_p3 ^ 1'd1);

assign tmp_26_fu_966_p2 = (tmp_61_fu_958_p3 & r_assign_6_fu_952_p2);

assign tmp_27_fu_972_p1 = tmp_26_fu_966_p2;

assign tmp_28_fu_1102_p2 = (p_Result_17_fu_913_p3 ^ 1'd1);

assign tmp_29_fu_1144_p2 = ((x_reg_122 == x_V_fu_901_p3) ? 1'b1 : 1'b0);

assign tmp_30_fu_1179_p2 = ((y_reg_110 == y_V_fu_1171_p3) ? 1'b1 : 1'b0);

assign tmp_39_fu_335_p3 = r_V_15_reg_1226[32'd35];

assign tmp_40_fu_224_p1 = r_V_15_fu_210_p2[33:0];

assign tmp_42_fu_360_p3 = r_V_15_reg_1226[32'd34];

assign tmp_43_fu_383_p3 = x2_V_1_fu_377_p2[32'd39];

assign tmp_45_fu_417_p3 = r_V_15_reg_1226[32'd75];

assign tmp_47_fu_508_p3 = r_V_16_reg_1263[32'd35];

assign tmp_48_fu_284_p1 = r_V_16_fu_270_p2[33:0];

assign tmp_50_fu_533_p3 = r_V_16_reg_1263[32'd34];

assign tmp_51_fu_556_p3 = y2_V_2_fu_550_p2[32'd39];

assign tmp_53_fu_590_p3 = r_V_16_reg_1263[32'd75];

assign tmp_54_fu_760_p1 = ret_V_10_fu_750_p2[39:0];

assign tmp_58_fu_931_p3 = ret_V_12_fu_909_p2[32'd35];

assign tmp_59_fu_870_p1 = r_V_17_fu_864_p2[33:0];

assign tmp_61_fu_958_p3 = ret_V_12_fu_909_p2[32'd34];

assign tmp_62_fu_982_p3 = ytemp_V_1_fu_976_p2[32'd39];

assign tmp_64_fu_1056_p3 = ret_V_12_fu_909_p2[32'd75];

assign tmp_s_fu_194_p2 = ((iter_reg_134 == 11'd2000) ? 1'b1 : 1'b0);

assign underflow_3_fu_661_p2 = (tmp3_fu_655_p2 & p_Result_12_reg_1272);

assign underflow_4_fu_842_p2 = (p_Result_15_fu_769_p3 & brmerge5_fu_836_p2);

assign underflow_5_fu_1132_p2 = (tmp5_fu_1126_p2 & p_Result_17_fu_913_p3);

assign underflow_fu_488_p2 = (tmp1_fu_482_p2 & p_Result_s_reg_1235);

assign x2_V_1_fu_377_p2 = (tmp_19_fu_373_p1 + x2_V_fu_326_p4);

assign x2_V_fu_326_p4 = {{r_V_15_reg_1226[74:35]}};

assign x_V_fu_901_p3 = ((brmerge7_fu_883_p2[0:0] === 1'b1) ? p_mux4_fu_888_p3 : p_6_fu_895_p3);

assign xtemp_V_fu_777_p0 = x_in_V;

assign xtemp_V_fu_777_p2 = ($signed(xtemp_V_fu_777_p0) + $signed(tmp_54_fu_760_p1));

assign y2_V_2_fu_550_p2 = (tmp_22_fu_546_p1 + y2_V_fu_499_p4);

assign y2_V_fu_499_p4 = {{r_V_16_reg_1263[74:35]}};

assign y_V_fu_1171_p3 = ((p_1037_not_fu_1154_p2[0:0] === 1'b1) ? p_mux5_fu_1159_p3 : p_8_fu_1165_p3);

assign ytemp_V_1_fu_976_p2 = (tmp_27_fu_972_p1 + ytemp_V_fu_921_p4);

assign ytemp_V_fu_921_p4 = {{ret_V_12_fu_909_p2[74:35]}};

always @ (posedge ap_clk) begin
    rhs_V_7_cast_reg_1212[34:0] <= 35'b00000000000000000000000000000000000;
    r_V_17_reg_1385[0] <= 1'b0;
    tmp_59_reg_1390[0] <= 1'b0;
end

endmodule //mandel_calc
