#ifndef INCLUDE_PLAT_IMX8M_PINS_H
#define INCLUDE_PLAT_IMX8M_PINS_H

#define PAD_CTL_LVTTL            BIT(8)
#define PAD_CTL_HYS              BIT(7)
#define PAD_CTL_PUE              BIT(6)
#define PAD_CTL_ODE              BIT(5)
#define PAD_CTL_SRE_SLOW         (0 << 3)
#define PAD_CTL_SRE_MEDIUM       (1 << 3)
#define PAD_CTL_SRE_FAST         (2 << 3)
#define PAD_CTL_SRE_MAX          (3 << 3)
#define PAD_CTL_DSE_HIZ          (0)
#define PAD_CTL_DSE_255_OHM      (1)
#define PAD_CTL_DSE_105_OHM      (2)
#define PAD_CTL_DSE_75_OHM       (3)
#define PAD_CTL_DSE_85_OHM       (4)
#define PAD_CTL_DSE_65_OHM       (5)
#define PAD_CTL_DSE_45_OHM       (6)
#define PAD_CTL_DSE_40_OHM       (7)

#define MUX_ALT(x)               (x & 0xf)

#define IOMUXC_MUX_PMIC_STBY_REQ (0x30330014)
#define IOMUXC_MUX_PMIC_ON_REQ   (0x30330018)
#define IOMUXC_MUX_ONOFF         (0x3033001C)
#define IOMUXC_MUX_POR_B         (0x30330020)
#define IOMUXC_MUX_RTC_RESET     (0x30330024)
#define IOMUXC_MUX_GPIO1_IO00    (0x30330028)
#define IOMUXC_MUX_GPIO1_IO01    (0x3033002C)
#define IOMUXC_MUX_GPIO1_IO02    (0x30330030)
#define IOMUXC_MUX_GPIO1_IO03    (0x30330034)
#define IOMUXC_MUX_GPIO1_IO04    (0x30330038)
#define IOMUXC_MUX_GPIO1_IO05    (0x3033003C)
#define IOMUXC_MUX_GPIO1_IO06    (0x30330040)
#define IOMUXC_MUX_GPIO1_IO07    (0x30330044)
#define IOMUXC_MUX_GPIO1_IO08    (0x30330048)
#define IOMUXC_MUX_GPIO1_IO09    (0x3033004C)
#define IOMUXC_MUX_GPIO1_IO10    (0x30330050)
#define IOMUXC_MUX_GPIO1_IO11    (0x30330054)
#define IOMUXC_MUX_GPIO1_IO12    (0x30330058)
#define IOMUXC_MUX_GPIO1_IO13    (0x3033005C)
#define IOMUXC_MUX_GPIO1_IO14    (0x30330060)
#define IOMUXC_MUX_GPIO1_IO15    (0x30330064)
#define IOMUXC_MUX_ENET_MDC      (0x30330068)
#define IOMUXC_MUX_ENET_MDIO     (0x3033006C)
#define IOMUXC_MUX_ENET_TD3      (0x30330070)
#define IOMUXC_MUX_ENET_TD2      (0x30330074)
#define IOMUXC_MUX_ENET_TD1      (0x30330078)
#define IOMUXC_MUX_ENET_TD0      (0x3033007C)
#define IOMUXC_MUX_ENET_TX_CTL   (0x30330080)
#define IOMUXC_MUX_ENET_TXC      (0x30330084)
#define IOMUXC_MUX_ENET_RX_CTL   (0x30330088)
#define IOMUXC_MUX_ENET_RXC      (0x3033008C)
#define IOMUXC_MUX_ENET_RD0      (0x30330090)
#define IOMUXC_MUX_ENET_RD1      (0x30330094)
#define IOMUXC_MUX_ENET_RD2      (0x30330098)
#define IOMUXC_MUX_ENET_RD3      (0x3033009C)
#define IOMUXC_MUX_SD1_CLK       (0x303300A0)
#define IOMUXC_MUX_SD1_CMD       (0x303300A4)
#define IOMUXC_MUX_SD1_DATA0     (0x303300A8)
#define IOMUXC_MUX_SD1_DATA1     (0x303300AC)
#define IOMUXC_MUX_SD1_DATA2     (0x303300B0)
#define IOMUXC_MUX_SD1_DATA3     (0x303300B4)
#define IOMUXC_MUX_SD1_DATA4     (0x303300B8)
#define IOMUXC_MUX_SD1_DATA5     (0x303300BC)
#define IOMUXC_MUX_SD1_DATA6     (0x303300C0)
#define IOMUXC_MUX_SD1_DATA7     (0x303300C4)
#define IOMUXC_MUX_SD1_RESET_B   (0x303300C8)
#define IOMUXC_MUX_SD1_STROBE    (0x303300CC)
#define IOMUXC_MUX_SD2_CD_B      (0x303300D0)
#define IOMUXC_MUX_SD2_CLK       (0x303300D4)
#define IOMUXC_MUX_SD2_CMD       (0x303300D8)
#define IOMUXC_MUX_SD2_DATA0     (0x303300DC)
#define IOMUXC_MUX_SD2_DATA1     (0x303300E0)
#define IOMUXC_MUX_SD2_DATA2     (0x303300E4)
#define IOMUXC_MUX_SD2_DATA3     (0x303300E8)
#define IOMUXC_MUX_SD2_RESET_B   (0x303300EC)
#define IOMUXC_MUX_SD2_WP        (0x303300F0)
#define IOMUXC_MUX_NAND_ALE      (0x303300F4)
#define IOMUXC_MUX_NAND_CE0_B    (0x303300F8)
#define IOMUXC_MUX_NAND_CE1_B    (0x303300FC)
#define IOMUXC_MUX_NAND_CE2_B    (0x30330100)
#define IOMUXC_MUX_NAND_CE3_B    (0x30330104)
#define IOMUXC_MUX_NAND_CLE      (0x30330108)
#define IOMUXC_MUX_NAND_DATA00   (0x3033010C)
#define IOMUXC_MUX_NAND_DATA01   (0x30330110)
#define IOMUXC_MUX_NAND_DATA02   (0x30330114)
#define IOMUXC_MUX_NAND_DATA03   (0x30330118)
#define IOMUXC_MUX_NAND_DATA04   (0x3033011C)
#define IOMUXC_MUX_NAND_DATA05   (0x30330120)
#define IOMUXC_MUX_NAND_DATA06   (0x30330124)
#define IOMUXC_MUX_NAND_DATA07   (0x30330128)
#define IOMUXC_MUX_NAND_DQS      (0x3033012C)
#define IOMUXC_MUX_NAND_RE_B     (0x30330130)
#define IOMUXC_MUX_NAND_READY_B  (0x30330134)
#define IOMUXC_MUX_NAND_WE_B     (0x30330138)
#define IOMUXC_MUX_NAND_WP_B     (0x3033013C)
#define IOMUXC_MUX_SAI5_RXFS     (0x30330140)
#define IOMUXC_MUX_SAI5_RXC      (0x30330144)
#define IOMUXC_MUX_SAI5_RXD0     (0x30330148)
#define IOMUXC_MUX_SAI5_RXD1     (0x3033014C)
#define IOMUXC_MUX_SAI5_RXD2     (0x30330150)
#define IOMUXC_MUX_SAI5_RXD3     (0x30330154)
#define IOMUXC_MUX_SAI5_MCLK     (0x30330158)
#define IOMUXC_MUX_SAI1_RXFS     (0x3033015C)
#define IOMUXC_MUX_SAI1_RXC      (0x30330160)
#define IOMUXC_MUX_SAI1_RXD0     (0x30330164)
#define IOMUXC_MUX_SAI1_RXD1     (0x30330168)
#define IOMUXC_MUX_SAI1_RXD2     (0x3033016C)
#define IOMUXC_MUX_SAI1_RXD3     (0x30330170)
#define IOMUXC_MUX_SAI1_RXD4     (0x30330174)
#define IOMUXC_MUX_SAI1_RXD5     (0x30330178)
#define IOMUXC_MUX_SAI1_RXD6     (0x3033017C)
#define IOMUXC_MUX_SAI1_RXD7     (0x30330180)
#define IOMUXC_MUX_SAI1_TXFS     (0x30330184)
#define IOMUXC_MUX_SAI1_TXC      (0x30330188)
#define IOMUXC_MUX_SAI1_TXD0     (0x3033018C)
#define IOMUXC_MUX_SAI1_TXD1     (0x30330190)
#define IOMUXC_MUX_SAI1_TXD2     (0x30330194)
#define IOMUXC_MUX_SAI1_TXD3     (0x30330198)
#define IOMUXC_MUX_SAI1_TXD4     (0x3033019C)
#define IOMUXC_MUX_SAI1_TXD5     (0x303301A0)
#define IOMUXC_MUX_SAI1_TXD6     (0x303301A4)
#define IOMUXC_MUX_SAI1_TXD7     (0x303301A8)
#define IOMUXC_MUX_SAI1_MCLK     (0x303301AC)
#define IOMUXC_MUX_SAI2_RXFS     (0x303301B0)
#define IOMUXC_MUX_SAI2_RXC      (0x303301B4)
#define IOMUXC_MUX_SAI2_RXD0     (0x303301B8)
#define IOMUXC_MUX_SAI2_TXFS     (0x303301BC)
#define IOMUXC_MUX_SAI2_TXC      (0x303301C0)
#define IOMUXC_MUX_SAI2_TXD0     (0x303301C4)
#define IOMUXC_MUX_SAI2_MCLK     (0x303301C8)
#define IOMUXC_MUX_SAI3_RXFS     (0x303301CC)
#define IOMUXC_MUX_SAI3_RXC      (0x303301D0)
#define IOMUXC_MUX_SAI3_RXD      (0x303301D4)
#define IOMUXC_MUX_SAI3_TXFS     (0x303301D8)
#define IOMUXC_MUX_SAI3_TXC      (0x303301DC)
#define IOMUXC_MUX_SAI3_TXD      (0x303301E0)
#define IOMUXC_MUX_SAI3_MCLK     (0x303301E4)
#define IOMUXC_MUX_SPDIF_TX      (0x303301E8)
#define IOMUXC_MUX_SPDIF_RX      (0x303301EC)
#define IOMUXC_MUX_SPDIF_EXT_CLK (0x303301F0)
#define IOMUXC_MUX_ECSPI1_SCLK   (0x303301F4)
#define IOMUXC_MUX_ECSPI1_MOSI   (0x303301F8)
#define IOMUXC_MUX_ECSPI1_MISO   (0x303301FC)
#define IOMUXC_MUX_ECSPI1_SS0    (0x30330200)
#define IOMUXC_MUX_ECSPI2_SCLK   (0x30330204)
#define IOMUXC_MUX_ECSPI2_MOSI   (0x30330208)
#define IOMUXC_MUX_ECSPI2_MISO   (0x3033020C)
#define IOMUXC_MUX_ECSPI2_SS0    (0x30330210)
#define IOMUXC_MUX_I2C1_SCL      (0x30330214)
#define IOMUXC_MUX_I2C1_SDA      (0x30330218)
#define IOMUXC_MUX_I2C2_SCL      (0x3033021C)
#define IOMUXC_MUX_I2C2_SDA      (0x30330220)
#define IOMUXC_MUX_I2C3_SCL      (0x30330224)
#define IOMUXC_MUX_I2C3_SDA      (0x30330228)
#define IOMUXC_MUX_I2C4_SCL      (0x3033022C)
#define IOMUXC_MUX_I2C4_SDA      (0x30330230)
#define IOMUXC_MUX_UART1_RXD     (0x30330234)
#define IOMUXC_MUX_UART1_TXD     (0x30330238)
#define IOMUXC_MUX_UART2_RXD     (0x3033023C)
#define IOMUXC_MUX_UART2_TXD     (0x30330240)
#define IOMUXC_MUX_UART3_RXD     (0x30330244)
#define IOMUXC_MUX_UART3_TXD     (0x30330248)
#define IOMUXC_MUX_UART4_RXD     (0x3033024C)
#define IOMUXC_MUX_UART4_TXD     (0x30330250)
#define IOMUXC_PAD_PMIC_STBY_REQ (0x3033027C)
#define IOMUXC_PAD_PMIC_ON_REQ   (0x30330280)
#define IOMUXC_PAD_ONOFF         (0x30330284)
#define IOMUXC_PAD_POR_B         (0x30330288)
#define IOMUXC_PAD_RTC_RESET_B   (0x3033028C)
#define IOMUXC_PAD_GPIO1_IO00    (0x30330290)
#define IOMUXC_PAD_GPIO1_IO01    (0x30330294)
#define IOMUXC_PAD_GPIO1_IO02    (0x30330298)
#define IOMUXC_PAD_GPIO1_IO03    (0x3033029C)
#define IOMUXC_PAD_GPIO1_IO04    (0x303302A0)
#define IOMUXC_PAD_GPIO1_IO05    (0x303302A4)
#define IOMUXC_PAD_GPIO1_IO06    (0x303302A8)
#define IOMUXC_PAD_GPIO1_IO07    (0x303302AC)
#define IOMUXC_PAD_GPIO1_IO08    (0x303302B0)
#define IOMUXC_PAD_GPIO1_IO09    (0x303302B4)
#define IOMUXC_PAD_GPIO1_IO10    (0x303302B8)
#define IOMUXC_PAD_GPIO1_IO11    (0x303302BC)
#define IOMUXC_PAD_GPIO1_IO12    (0x303302C0)
#define IOMUXC_PAD_GPIO1_IO13    (0x303302C4)
#define IOMUXC_PAD_GPIO1_IO14    (0x303302C8)
#define IOMUXC_PAD_GPIO1_IO15    (0x303302CC)
#define IOMUXC_PAD_ENET_MDC      (0x303302D0)
#define IOMUXC_PAD_ENET_MDIO     (0x303302D4)
#define IOMUXC_PAD_ENET_TD3      (0x303302D8)
#define IOMUXC_PAD_ENET_TD2      (0x303302DC)
#define IOMUXC_PAD_ENET_TD1      (0x303302E0)
#define IOMUXC_PAD_ENET_TD0      (0x303302E4)
#define IOMUXC_PAD_ENET_TX_CTL   (0x303302E8)
#define IOMUXC_PAD_ENET_TXC      (0x303302EC)
#define IOMUXC_PAD_ENET_RX_CTL   (0x303302F0)
#define IOMUXC_PAD_ENET_RXC      (0x303302F4)
#define IOMUXC_PAD_ENET_RD0      (0x303302F8)
#define IOMUXC_PAD_ENET_RD1      (0x303302FC)
#define IOMUXC_PAD_ENET_RD2      (0x30330300)
#define IOMUXC_PAD_ENET_RD3      (0x30330304)
#define IOMUXC_PAD_SD1_CLK       (0x30330308)
#define IOMUXC_PAD_SD1_CMD       (0x3033030C)
#define IOMUXC_PAD_SD1_DATA0     (0x30330310)
#define IOMUXC_PAD_SD1_DATA1     (0x30330314)
#define IOMUXC_PAD_SD1_DATA2     (0x30330318)
#define IOMUXC_PAD_SD1_DATA3     (0x3033031C)
#define IOMUXC_PAD_SD1_DATA4     (0x30330320)
#define IOMUXC_PAD_SD1_DATA5     (0x30330324)
#define IOMUXC_PAD_SD1_DATA6     (0x30330328)
#define IOMUXC_PAD_SD1_DATA7     (0x3033032C)
#define IOMUXC_PAD_SD1_RESET_B   (0x30330330)
#define IOMUXC_PAD_SD1_STROBE    (0x30330334)
#define IOMUXC_PAD_SD2_CD        (0x30330338)
#define IOMUXC_PAD_SD2_CLK       (0x3033033C)
#define IOMUXC_PAD_SD2_CMD       (0x30330340)
#define IOMUXC_PAD_SD2_DATA0     (0x30330344)
#define IOMUXC_PAD_SD2_DATA1     (0x30330348)
#define IOMUXC_PAD_SD2_DATA2     (0x3033034C)
#define IOMUXC_PAD_SD2_DATA3     (0x30330350)
#define IOMUXC_PAD_SD2_RESET_B   (0x30330354)
#define IOMUXC_PAD_SD2_WP        (0x30330358)
#define IOMUXC_PAD_NAND_ALE      (0x3033035C)
#define IOMUXC_PAD_NAND_CE0_B    (0x30330360)
#define IOMUXC_PAD_NAND_CE1_B    (0x30330364)
#define IOMUXC_PAD_NAND_CE2_B    (0x30330368)
#define IOMUXC_PAD_NAND_CE3_B    (0x3033036C)
#define IOMUXC_PAD_NAND_CLE      (0x30330370)
#define IOMUXC_PAD_NAND_DATA00   (0x30330374)
#define IOMUXC_PAD_NAND_DATA01   (0x30330378)
#define IOMUXC_PAD_NAND_DATA02   (0x3033037C)
#define IOMUXC_PAD_NAND_DATA03   (0x30330380)
#define IOMUXC_PAD_NAND_DATA04   (0x30330384)
#define IOMUXC_PAD_NAND_DATA05   (0x30330388)
#define IOMUXC_PAD_NAND_DATA06   (0x3033038C)
#define IOMUXC_PAD_NAND_DATA07   (0x30330390)
#define IOMUXC_PAD_NAND_DQS      (0x30330394)
#define IOMUXC_PAD_NAND_RE_B     (0x30330398)
#define IOMUXC_PAD_NAND_READY_B  (0x3033039C)
#define IOMUXC_PAD_NAND_WE_B     (0x303303A0)
#define IOMUXC_PAD_NAND_WP_B     (0x303303A4)
#define IOMUXC_PAD_SAI5_RXFS     (0x303303A8)
#define IOMUXC_PAD_SAI5_RXC      (0x303303AC)
#define IOMUXC_PAD_SAI5_RXD0     (0x303303B0)
#define IOMUXC_PAD_SAI5_RXD1     (0x303303B4)
#define IOMUXC_PAD_SAI5_RXD2     (0x303303B8)
#define IOMUXC_PAD_SAI5_RXD3     (0x303303BC)
#define IOMUXC_PAD_SAI5_MCLK     (0x303303C0)
#define IOMUXC_PAD_SAI1_RXFS     (0x303303C4)
#define IOMUXC_PAD_SAI1_RXC      (0x303303C8)
#define IOMUXC_PAD_SAI1_RXD0     (0x303303CC)
#define IOMUXC_PAD_SAI1_RXD1     (0x303303D0)
#define IOMUXC_PAD_SAI1_RXD2     (0x303303D4)
#define IOMUXC_PAD_SAI1_RXD3     (0x303303D8)
#define IOMUXC_PAD_SAI1_RXD4     (0x303303DC)
#define IOMUXC_PAD_SAI1_RXD5     (0x303303E0)
#define IOMUXC_PAD_SAI1_RXD6     (0x303303E4)
#define IOMUXC_PAD_SAI1_RXD7     (0x303303E8)
#define IOMUXC_PAD_SAI1_TXFS     (0x303303EC)
#define IOMUXC_PAD_SAI1_TXC      (0x303303F0)
#define IOMUXC_PAD_SAI1_TXD0     (0x303303F4)
#define IOMUXC_PAD_SAI1_TXD1     (0x303303F8)
#define IOMUXC_PAD_SAI1_TXD2     (0x303303FC)
#define IOMUXC_PAD_SAI1_TXD3     (0x30330400)
#define IOMUXC_PAD_SAI1_TXD4     (0x30330404)
#define IOMUXC_PAD_SAI1_TXD5     (0x30330408)
#define IOMUXC_PAD_SAI1_TXD6     (0x3033040C)
#define IOMUXC_PAD_SAI1_TXD7     (0x30330410)
#define IOMUXC_PAD_SAI1_MCLK     (0x30330414)
#define IOMUXC_PAD_SAI2_RXFS     (0x30330418)
#define IOMUXC_PAD_SAI2_RXC      (0x3033041C)
#define IOMUXC_PAD_SAI2_RXD0     (0x30330420)
#define IOMUXC_PAD_SAI2_TXFS     (0x30330424)
#define IOMUXC_PAD_SAI2_TXC      (0x30330428)
#define IOMUXC_PAD_SAI2_TXD0     (0x3033042C)
#define IOMUXC_PAD_SAI2_MCLK     (0x30330430)
#define IOMUXC_PAD_SAI3_RXFS     (0x30330434)
#define IOMUXC_PAD_SAI3_RXC      (0x30330438)
#define IOMUXC_PAD_SAI3_RXD      (0x3033043C)
#define IOMUXC_PAD_SAI3_TXFS     (0x30330440)
#define IOMUXC_PAD_SAI3_TXC      (0x30330444)
#define IOMUXC_PAD_SAI3_TXD      (0x30330448)
#define IOMUXC_PAD_SAI3_MCLK     (0x3033044C)
#define IOMUXC_PAD_SPDIF_TX      (0x30330450)
#define IOMUXC_PAD_SPDIF_RX      (0x30330454)
#define IOMUXC_PAD_SPDIF_EXT     (0x30330458)
#define IOMUXC_PAD_ECSPI1_SCLK   (0x3033045C)
#define IOMUXC_PAD_ECSPI1_MOSI   (0x30330460)
#define IOMUXC_PAD_ECSPI1_MISO   (0x30330464)
#define IOMUXC_PAD_ECSPI1_SS0    (0x30330468)
#define IOMUXC_PAD_ECSPI2_SCLK   (0x3033046C)
#define IOMUXC_PAD_ECSPI2_MOSI   (0x30330470)
#define IOMUXC_PAD_ECSPI2_MISO   (0x30330474)
#define IOMUXC_PAD_ECSPI2_SS0    (0x30330478)
#define IOMUXC_PAD_I2C1_SCL      (0x3033047C)
#define IOMUXC_PAD_I2C1_SDA      (0x30330480)
#define IOMUXC_PAD_I2C2_SCL      (0x30330484)
#define IOMUXC_PAD_I2C2_SDA      (0x30330488)
#define IOMUXC_PAD_I2C3_SCL      (0x3033048C)
#define IOMUXC_PAD_I2C3_SDA      (0x30330490)
#define IOMUXC_PAD_I2C4_SCL      (0x30330494)
#define IOMUXC_PAD_I2C4_SDA      (0x30330498)
#define IOMUXC_PAD_UART1_RXD     (0x3033049C)
#define IOMUXC_PAD_UART1_TXD     (0x303304A0)
#define IOMUXC_PAD_UART2_RXD     (0x303304A4)
#define IOMUXC_PAD_UART2_TXD     (0x303304A8)
#define IOMUXC_PAD_UART3_RXD     (0x303304AC)
#define IOMUXC_PAD_UART3_TXD     (0x303304B0)
#define IOMUXC_PAD_UART4_RXD     (0x303304B4)
#define IOMUXC_PAD_UART4_TXD     (0x303304B8)

#endif
