{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 15 17:46:47 2018 " "Info: Processing started: Sat Dec 15 17:46:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "sum\[2\] " "Warning: Node \"sum\[2\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sum\[1\] " "Warning: Node \"sum\[1\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sum\[6\] " "Warning: Node \"sum\[6\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sum\[7\] " "Warning: Node \"sum\[7\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sum\[0\] " "Warning: Node \"sum\[0\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sum\[3\] " "Warning: Node \"sum\[3\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sum\[5\] " "Warning: Node \"sum\[5\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sum\[4\] " "Warning: Node \"sum\[4\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "C\$latch " "Warning: Node \"C\$latch\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Z\$latch " "Warning: Node \"Z\$latch\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "M " "Info: Assuming node \"M\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "S\[1\] " "Info: Assuming node \"S\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "S\[0\] " "Info: Assuming node \"S\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "S\[2\] " "Info: Assuming node \"S\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "S\[3\] " "Info: Assuming node \"S\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "C~2 " "Info: Detected gated clock \"C~2\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 11 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "C~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "M register sum\[2\] register Z\$latch 333.67 MHz 2.997 ns Internal " "Info: Clock \"M\" has Internal fmax of 333.67 MHz between source register \"sum\[2\]\" and destination register \"Z\$latch\" (period= 2.997 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.989 ns + Longest register register " "Info: + Longest register to register delay is 1.989 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sum\[2\] 1 REG LCCOMB_X39_Y10_N12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X39_Y10_N12; Fanout = 1; REG Node = 'sum\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sum[2] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.366 ns) 0.635 ns Equal0~1 2 COMB LCCOMB_X39_Y10_N4 1 " "Info: 2: + IC(0.269 ns) + CELL(0.366 ns) = 0.635 ns; Loc. = LCCOMB_X39_Y10_N4; Fanout = 1; COMB Node = 'Equal0~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { sum[2] Equal0~1 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 0.901 ns Equal0~2 3 COMB LCCOMB_X39_Y10_N8 2 " "Info: 3: + IC(0.213 ns) + CELL(0.053 ns) = 0.901 ns; Loc. = LCCOMB_X39_Y10_N8; Fanout = 2; COMB Node = 'Equal0~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.266 ns" { Equal0~1 Equal0~2 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.053 ns) 1.258 ns Equal0~5 4 COMB LCCOMB_X39_Y10_N16 1 " "Info: 4: + IC(0.304 ns) + CELL(0.053 ns) = 1.258 ns; Loc. = LCCOMB_X39_Y10_N16; Fanout = 1; COMB Node = 'Equal0~5'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.357 ns" { Equal0~2 Equal0~5 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.228 ns) 1.728 ns Equal0~6 5 COMB LCCOMB_X39_Y10_N20 1 " "Info: 5: + IC(0.242 ns) + CELL(0.228 ns) = 1.728 ns; Loc. = LCCOMB_X39_Y10_N20; Fanout = 1; COMB Node = 'Equal0~6'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { Equal0~5 Equal0~6 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.053 ns) 1.989 ns Z\$latch 6 REG LCCOMB_X39_Y10_N6 1 " "Info: 6: + IC(0.208 ns) + CELL(0.053 ns) = 1.989 ns; Loc. = LCCOMB_X39_Y10_N6; Fanout = 1; REG Node = 'Z\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { Equal0~6 Z$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.753 ns ( 37.86 % ) " "Info: Total cell delay = 0.753 ns ( 37.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.236 ns ( 62.14 % ) " "Info: Total interconnect delay = 1.236 ns ( 62.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.989 ns" { sum[2] Equal0~1 Equal0~2 Equal0~5 Equal0~6 Z$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.989 ns" { sum[2] {} Equal0~1 {} Equal0~2 {} Equal0~5 {} Equal0~6 {} Z$latch {} } { 0.000ns 0.269ns 0.213ns 0.304ns 0.242ns 0.208ns } { 0.000ns 0.366ns 0.053ns 0.053ns 0.228ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.336 ns - Smallest " "Info: - Smallest clock skew is -0.336 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "M destination 3.132 ns + Shortest register " "Info: + Shortest clock path from clock \"M\" to destination register is 3.132 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns M 1 CLK PIN_N3 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N3; Fanout = 10; CLK Node = 'M'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { M } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.050 ns) + CELL(0.228 ns) 3.132 ns Z\$latch 2 REG LCCOMB_X39_Y10_N6 1 " "Info: 2: + IC(2.050 ns) + CELL(0.228 ns) = 3.132 ns; Loc. = LCCOMB_X39_Y10_N6; Fanout = 1; REG Node = 'Z\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.278 ns" { M Z$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.082 ns ( 34.55 % ) " "Info: Total cell delay = 1.082 ns ( 34.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.050 ns ( 65.45 % ) " "Info: Total interconnect delay = 2.050 ns ( 65.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.132 ns" { M Z$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.132 ns" { M {} M~combout {} Z$latch {} } { 0.000ns 0.000ns 2.050ns } { 0.000ns 0.854ns 0.228ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "M source 3.468 ns - Longest register " "Info: - Longest clock path from clock \"M\" to source register is 3.468 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns M 1 CLK PIN_N3 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N3; Fanout = 10; CLK Node = 'M'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { M } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.053 ns) 1.736 ns C~2 2 COMB LCCOMB_X39_Y11_N20 1 " "Info: 2: + IC(0.829 ns) + CELL(0.053 ns) = 1.736 ns; Loc. = LCCOMB_X39_Y11_N20; Fanout = 1; COMB Node = 'C~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { M C~2 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.000 ns) 2.442 ns C~2clkctrl 3 COMB CLKCTRL_G11 9 " "Info: 3: + IC(0.706 ns) + CELL(0.000 ns) = 2.442 ns; Loc. = CLKCTRL_G11; Fanout = 9; COMB Node = 'C~2clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { C~2 C~2clkctrl } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.973 ns) + CELL(0.053 ns) 3.468 ns sum\[2\] 4 REG LCCOMB_X39_Y10_N12 1 " "Info: 4: + IC(0.973 ns) + CELL(0.053 ns) = 3.468 ns; Loc. = LCCOMB_X39_Y10_N12; Fanout = 1; REG Node = 'sum\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { C~2clkctrl sum[2] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.960 ns ( 27.68 % ) " "Info: Total cell delay = 0.960 ns ( 27.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.508 ns ( 72.32 % ) " "Info: Total interconnect delay = 2.508 ns ( 72.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.468 ns" { M C~2 C~2clkctrl sum[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.468 ns" { M {} M~combout {} C~2 {} C~2clkctrl {} sum[2] {} } { 0.000ns 0.000ns 0.829ns 0.706ns 0.973ns } { 0.000ns 0.854ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.132 ns" { M Z$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.132 ns" { M {} M~combout {} Z$latch {} } { 0.000ns 0.000ns 2.050ns } { 0.000ns 0.854ns 0.228ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.468 ns" { M C~2 C~2clkctrl sum[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.468 ns" { M {} M~combout {} C~2 {} C~2clkctrl {} sum[2] {} } { 0.000ns 0.000ns 0.829ns 0.706ns 0.973ns } { 0.000ns 0.854ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.672 ns + " "Info: + Micro setup delay of destination is 0.672 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 18 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.989 ns" { sum[2] Equal0~1 Equal0~2 Equal0~5 Equal0~6 Z$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.989 ns" { sum[2] {} Equal0~1 {} Equal0~2 {} Equal0~5 {} Equal0~6 {} Z$latch {} } { 0.000ns 0.269ns 0.213ns 0.304ns 0.242ns 0.208ns } { 0.000ns 0.366ns 0.053ns 0.053ns 0.228ns 0.053ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.132 ns" { M Z$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.132 ns" { M {} M~combout {} Z$latch {} } { 0.000ns 0.000ns 2.050ns } { 0.000ns 0.854ns 0.228ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.468 ns" { M C~2 C~2clkctrl sum[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.468 ns" { M {} M~combout {} C~2 {} C~2clkctrl {} sum[2] {} } { 0.000ns 0.000ns 0.829ns 0.706ns 0.973ns } { 0.000ns 0.854ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Z\$latch B\[4\] M 6.413 ns register " "Info: tsu for register \"Z\$latch\" (data pin = \"B\[4\]\", clock pin = \"M\") is 6.413 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.873 ns + Longest pin register " "Info: + Longest pin to register delay is 8.873 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns B\[4\] 1 PIN PIN_N21 7 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N21; Fanout = 7; PIN Node = 'B\[4\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[4] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.860 ns) + CELL(0.491 ns) 6.215 ns Add1~17 2 COMB LCCOMB_X39_Y11_N8 2 " "Info: 2: + IC(4.860 ns) + CELL(0.491 ns) = 6.215 ns; Loc. = LCCOMB_X39_Y11_N8; Fanout = 2; COMB Node = 'Add1~17'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.351 ns" { B[4] Add1~17 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.366 ns) 7.436 ns Mux3~0 3 COMB LCCOMB_X37_Y12_N22 2 " "Info: 3: + IC(0.855 ns) + CELL(0.366 ns) = 7.436 ns; Loc. = LCCOMB_X37_Y12_N22; Fanout = 2; COMB Node = 'Mux3~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.221 ns" { Add1~17 Mux3~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.765 ns) + CELL(0.154 ns) 8.355 ns Equal0~4 4 COMB LCCOMB_X39_Y10_N30 1 " "Info: 4: + IC(0.765 ns) + CELL(0.154 ns) = 8.355 ns; Loc. = LCCOMB_X39_Y10_N30; Fanout = 1; COMB Node = 'Equal0~4'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.919 ns" { Mux3~0 Equal0~4 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.204 ns) + CELL(0.053 ns) 8.612 ns Equal0~6 5 COMB LCCOMB_X39_Y10_N20 1 " "Info: 5: + IC(0.204 ns) + CELL(0.053 ns) = 8.612 ns; Loc. = LCCOMB_X39_Y10_N20; Fanout = 1; COMB Node = 'Equal0~6'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.257 ns" { Equal0~4 Equal0~6 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.053 ns) 8.873 ns Z\$latch 6 REG LCCOMB_X39_Y10_N6 1 " "Info: 6: + IC(0.208 ns) + CELL(0.053 ns) = 8.873 ns; Loc. = LCCOMB_X39_Y10_N6; Fanout = 1; REG Node = 'Z\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { Equal0~6 Z$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.981 ns ( 22.33 % ) " "Info: Total cell delay = 1.981 ns ( 22.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.892 ns ( 77.67 % ) " "Info: Total interconnect delay = 6.892 ns ( 77.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.873 ns" { B[4] Add1~17 Mux3~0 Equal0~4 Equal0~6 Z$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.873 ns" { B[4] {} B[4]~combout {} Add1~17 {} Mux3~0 {} Equal0~4 {} Equal0~6 {} Z$latch {} } { 0.000ns 0.000ns 4.860ns 0.855ns 0.765ns 0.204ns 0.208ns } { 0.000ns 0.864ns 0.491ns 0.366ns 0.154ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.672 ns + " "Info: + Micro setup delay of destination is 0.672 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 18 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "M destination 3.132 ns - Shortest register " "Info: - Shortest clock path from clock \"M\" to destination register is 3.132 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns M 1 CLK PIN_N3 10 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N3; Fanout = 10; CLK Node = 'M'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { M } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.050 ns) + CELL(0.228 ns) 3.132 ns Z\$latch 2 REG LCCOMB_X39_Y10_N6 1 " "Info: 2: + IC(2.050 ns) + CELL(0.228 ns) = 3.132 ns; Loc. = LCCOMB_X39_Y10_N6; Fanout = 1; REG Node = 'Z\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.278 ns" { M Z$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.082 ns ( 34.55 % ) " "Info: Total cell delay = 1.082 ns ( 34.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.050 ns ( 65.45 % ) " "Info: Total interconnect delay = 2.050 ns ( 65.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.132 ns" { M Z$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.132 ns" { M {} M~combout {} Z$latch {} } { 0.000ns 0.000ns 2.050ns } { 0.000ns 0.854ns 0.228ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.873 ns" { B[4] Add1~17 Mux3~0 Equal0~4 Equal0~6 Z$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.873 ns" { B[4] {} B[4]~combout {} Add1~17 {} Mux3~0 {} Equal0~4 {} Equal0~6 {} Z$latch {} } { 0.000ns 0.000ns 4.860ns 0.855ns 0.765ns 0.204ns 0.208ns } { 0.000ns 0.864ns 0.491ns 0.366ns 0.154ns 0.053ns 0.053ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.132 ns" { M Z$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.132 ns" { M {} M~combout {} Z$latch {} } { 0.000ns 0.000ns 2.050ns } { 0.000ns 0.854ns 0.228ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "S\[3\] C C\$latch 7.111 ns register " "Info: tco from clock \"S\[3\]\" to destination pin \"C\" through register \"C\$latch\" is 7.111 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[3\] source 3.973 ns + Longest register " "Info: + Longest clock path from clock \"S\[3\]\" to source register is 3.973 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.790 ns) 0.790 ns S\[3\] 1 CLK PIN_N8 16 " "Info: 1: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = PIN_N8; Fanout = 16; CLK Node = 'S\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[3] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.125 ns) + CELL(0.366 ns) 2.281 ns C~2 2 COMB LCCOMB_X39_Y11_N20 1 " "Info: 2: + IC(1.125 ns) + CELL(0.366 ns) = 2.281 ns; Loc. = LCCOMB_X39_Y11_N20; Fanout = 1; COMB Node = 'C~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { S[3] C~2 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.000 ns) 2.987 ns C~2clkctrl 3 COMB CLKCTRL_G11 9 " "Info: 3: + IC(0.706 ns) + CELL(0.000 ns) = 2.987 ns; Loc. = CLKCTRL_G11; Fanout = 9; COMB Node = 'C~2clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { C~2 C~2clkctrl } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.933 ns) + CELL(0.053 ns) 3.973 ns C\$latch 4 REG LCCOMB_X38_Y12_N26 1 " "Info: 4: + IC(0.933 ns) + CELL(0.053 ns) = 3.973 ns; Loc. = LCCOMB_X38_Y12_N26; Fanout = 1; REG Node = 'C\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.986 ns" { C~2clkctrl C$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.209 ns ( 30.43 % ) " "Info: Total cell delay = 1.209 ns ( 30.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.764 ns ( 69.57 % ) " "Info: Total interconnect delay = 2.764 ns ( 69.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.973 ns" { S[3] C~2 C~2clkctrl C$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.973 ns" { S[3] {} S[3]~combout {} C~2 {} C~2clkctrl {} C$latch {} } { 0.000ns 0.000ns 1.125ns 0.706ns 0.933ns } { 0.000ns 0.790ns 0.366ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 18 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.138 ns + Longest register pin " "Info: + Longest register to pin delay is 3.138 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns C\$latch 1 REG LCCOMB_X38_Y12_N26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X38_Y12_N26; Fanout = 1; REG Node = 'C\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { C$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.196 ns) + CELL(1.942 ns) 3.138 ns C 2 PIN PIN_U7 0 " "Info: 2: + IC(1.196 ns) + CELL(1.942 ns) = 3.138 ns; Loc. = PIN_U7; Fanout = 0; PIN Node = 'C'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.138 ns" { C$latch C } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.942 ns ( 61.89 % ) " "Info: Total cell delay = 1.942 ns ( 61.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.196 ns ( 38.11 % ) " "Info: Total interconnect delay = 1.196 ns ( 38.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.138 ns" { C$latch C } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.138 ns" { C$latch {} C {} } { 0.000ns 1.196ns } { 0.000ns 1.942ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.973 ns" { S[3] C~2 C~2clkctrl C$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.973 ns" { S[3] {} S[3]~combout {} C~2 {} C~2clkctrl {} C$latch {} } { 0.000ns 0.000ns 1.125ns 0.706ns 0.933ns } { 0.000ns 0.790ns 0.366ns 0.000ns 0.053ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.138 ns" { C$latch C } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.138 ns" { C$latch {} C {} } { 0.000ns 1.196ns } { 0.000ns 1.942ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "B\[4\] ALU_out\[4\] 10.562 ns Longest " "Info: Longest tpd from source pin \"B\[4\]\" to destination pin \"ALU_out\[4\]\" is 10.562 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns B\[4\] 1 PIN PIN_N21 7 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N21; Fanout = 7; PIN Node = 'B\[4\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[4] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.860 ns) + CELL(0.491 ns) 6.215 ns Add1~17 2 COMB LCCOMB_X39_Y11_N8 2 " "Info: 2: + IC(4.860 ns) + CELL(0.491 ns) = 6.215 ns; Loc. = LCCOMB_X39_Y11_N8; Fanout = 2; COMB Node = 'Add1~17'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.351 ns" { B[4] Add1~17 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.366 ns) 7.436 ns Mux11~1 3 COMB LCCOMB_X37_Y12_N20 1 " "Info: 3: + IC(0.855 ns) + CELL(0.366 ns) = 7.436 ns; Loc. = LCCOMB_X37_Y12_N20; Fanout = 1; COMB Node = 'Mux11~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.221 ns" { Add1~17 Mux11~1 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(2.104 ns) 10.562 ns ALU_out\[4\] 4 PIN PIN_P7 0 " "Info: 4: + IC(1.022 ns) + CELL(2.104 ns) = 10.562 ns; Loc. = PIN_P7; Fanout = 0; PIN Node = 'ALU_out\[4\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.126 ns" { Mux11~1 ALU_out[4] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.825 ns ( 36.21 % ) " "Info: Total cell delay = 3.825 ns ( 36.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.737 ns ( 63.79 % ) " "Info: Total interconnect delay = 6.737 ns ( 63.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.562 ns" { B[4] Add1~17 Mux11~1 ALU_out[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.562 ns" { B[4] {} B[4]~combout {} Add1~17 {} Mux11~1 {} ALU_out[4] {} } { 0.000ns 0.000ns 4.860ns 0.855ns 1.022ns } { 0.000ns 0.864ns 0.491ns 0.366ns 2.104ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sum\[5\] B\[5\] S\[3\] 0.258 ns register " "Info: th for register \"sum\[5\]\" (data pin = \"B\[5\]\", clock pin = \"S\[3\]\") is 0.258 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[3\] destination 4.012 ns + Longest register " "Info: + Longest clock path from clock \"S\[3\]\" to destination register is 4.012 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.790 ns) 0.790 ns S\[3\] 1 CLK PIN_N8 16 " "Info: 1: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = PIN_N8; Fanout = 16; CLK Node = 'S\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[3] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.125 ns) + CELL(0.366 ns) 2.281 ns C~2 2 COMB LCCOMB_X39_Y11_N20 1 " "Info: 2: + IC(1.125 ns) + CELL(0.366 ns) = 2.281 ns; Loc. = LCCOMB_X39_Y11_N20; Fanout = 1; COMB Node = 'C~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { S[3] C~2 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.000 ns) 2.987 ns C~2clkctrl 3 COMB CLKCTRL_G11 9 " "Info: 3: + IC(0.706 ns) + CELL(0.000 ns) = 2.987 ns; Loc. = CLKCTRL_G11; Fanout = 9; COMB Node = 'C~2clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { C~2 C~2clkctrl } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.053 ns) 4.012 ns sum\[5\] 4 REG LCCOMB_X39_Y10_N22 1 " "Info: 4: + IC(0.972 ns) + CELL(0.053 ns) = 4.012 ns; Loc. = LCCOMB_X39_Y10_N22; Fanout = 1; REG Node = 'sum\[5\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { C~2clkctrl sum[5] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.209 ns ( 30.13 % ) " "Info: Total cell delay = 1.209 ns ( 30.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.803 ns ( 69.87 % ) " "Info: Total interconnect delay = 2.803 ns ( 69.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.012 ns" { S[3] C~2 C~2clkctrl sum[5] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.012 ns" { S[3] {} S[3]~combout {} C~2 {} C~2clkctrl {} sum[5] {} } { 0.000ns 0.000ns 1.125ns 0.706ns 0.972ns } { 0.000ns 0.790ns 0.366ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.754 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns B\[5\] 1 PIN PIN_L2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L2; Fanout = 9; PIN Node = 'B\[5\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[5] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.103 ns) + CELL(0.418 ns) 2.385 ns Add1~21 2 COMB LCCOMB_X39_Y11_N10 2 " "Info: 2: + IC(1.103 ns) + CELL(0.418 ns) = 2.385 ns; Loc. = LCCOMB_X39_Y11_N10; Fanout = 2; COMB Node = 'Add1~21'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { B[5] Add1~21 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.053 ns) 2.786 ns Mux2~0 3 COMB LCCOMB_X38_Y11_N30 2 " "Info: 3: + IC(0.348 ns) + CELL(0.053 ns) = 2.786 ns; Loc. = LCCOMB_X38_Y11_N30; Fanout = 2; COMB Node = 'Mux2~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Add1~21 Mux2~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.622 ns) + CELL(0.346 ns) 3.754 ns sum\[5\] 4 REG LCCOMB_X39_Y10_N22 1 " "Info: 4: + IC(0.622 ns) + CELL(0.346 ns) = 3.754 ns; Loc. = LCCOMB_X39_Y10_N22; Fanout = 1; REG Node = 'sum\[5\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { Mux2~0 sum[5] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/ALU/ALU.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.681 ns ( 44.78 % ) " "Info: Total cell delay = 1.681 ns ( 44.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.073 ns ( 55.22 % ) " "Info: Total interconnect delay = 2.073 ns ( 55.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.754 ns" { B[5] Add1~21 Mux2~0 sum[5] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.754 ns" { B[5] {} B[5]~combout {} Add1~21 {} Mux2~0 {} sum[5] {} } { 0.000ns 0.000ns 1.103ns 0.348ns 0.622ns } { 0.000ns 0.864ns 0.418ns 0.053ns 0.346ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.012 ns" { S[3] C~2 C~2clkctrl sum[5] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.012 ns" { S[3] {} S[3]~combout {} C~2 {} C~2clkctrl {} sum[5] {} } { 0.000ns 0.000ns 1.125ns 0.706ns 0.972ns } { 0.000ns 0.790ns 0.366ns 0.000ns 0.053ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.754 ns" { B[5] Add1~21 Mux2~0 sum[5] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.754 ns" { B[5] {} B[5]~combout {} Add1~21 {} Mux2~0 {} sum[5] {} } { 0.000ns 0.000ns 1.103ns 0.348ns 0.622ns } { 0.000ns 0.864ns 0.418ns 0.053ns 0.346ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 13 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 15 17:46:47 2018 " "Info: Processing ended: Sat Dec 15 17:46:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
