============================================================
   Tang Dynasty, V6.1.154205
   Copyright (c) 2012-2025 Anlogic Inc.
   Executable = D:/APP/Anlogic/bin/run.exe
   Built at =   16:13:58 Jan 20 2025
   Run by =     admin
   Run Date =   Mon Aug 11 16:26:08 2025

   Run on =     DESKT-CNBDGRPWD
============================================================
RUN-1002 : start command "import_device ph1_35p.db -package PH1P35MDG324"
RUN-1001 : Using default speed grade: 3
ARC-1001 : Device Initialization.
ARC-1001 : ----------------------------------------------------------------
ARC-1001 :           OPTION          |          IO           |   SETTING   
ARC-1001 : ----------------------------------------------------------------
ARC-1001 :   non_jtag_persist(none)  |        35 IOs         |    gpio    
ARC-1001 :            jtag           |  P13/P15/L14/R13/T13  |  dedicate  
ARC-1001 : ----------------------------------------------------------------
RUN-1003 : finish command "import_device ph1_35p.db -package PH1P35MDG324" in  1.723013s wall, 1.421875s user + 0.093750s system = 1.515625s CPU (88.0%)

RUN-1004 : used memory is 369 MB, reserved memory is 369 MB, peak memory is 369 MB
RUN-1002 : start command "set_param flow ooc_flow on"
RUN-1002 : start command "read_verilog -dir D:/APP/Anlogic/ip/apm/apm_cwc -global_include debug_hub_define.v -top top_debug_hub"
HDL-1007 : analyze verilog file debug_hub_define.v
HDL-1007 : analyze verilog file D:/APP/Anlogic/ip/apm/apm_cwc\apm_cwc.sv
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : back to file 'D:/APP/Anlogic/ip/apm/apm_cwc\apm_cwc.sv' in D:/APP/Anlogic/ip/apm/apm_cwc\apm_cwc.sv(1)
HDL-1007 : analyze verilog file D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv
HDL-1007 : back to file 'D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv' in D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(1)
HDL-1007 : elaborate module ** in D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(3)
HDL-1007 : elaborate module ** in D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(6716)
HDL-1007 : elaborate module AL_MAP_LUT1(INIT=2'b01,EQN="(~A)") in D:/APP/Anlogic/arch/al_lmacro.v(60)
HDL-1007 : elaborate module ** in D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(6435)
HDL-1007 : elaborate module ** in D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(6055)
HDL-1007 : elaborate module ** in D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(6212)
HDL-1007 : elaborate module ** in D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(6133)
HDL-1007 : elaborate module ** in D:/APP/Anlogic/ip/apm/apm_cwc\apm_debughub.sv(6310)
HDL-1200 : Current top model is top_debug_hub
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/APP/Anlogic/license/Anlogic.lic
SYN-1001 : Stage 1 | Optimize RTL
SYN-1001 : Stage 1.1 | Check Design Sanity
SYN-1001 : End Stage 1.1 | Check Design Sanity; Time: 0.003125s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%); Memory(MB): used = 375, reserved = 369, peak = 375;

SYN-1001 : Stage 1.2 | Initialize Design
SYN-1001 : End Stage 1.2 | Initialize Design; Time: 0.000262s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%); Memory(MB): used = 375, reserved = 369, peak = 375;

SYN-1001 : Stage 1.3 | Flatten Module
SYN-1011 : Flatten model top_debug_hub
SYN-1001 : End Stage 1.3 | Flatten Module; Time: 0.010143s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%); Memory(MB): used = 375, reserved = 369, peak = 375;

SYN-1001 : Stage 1.4 | Uniform Instance
SYN-1001 : End Stage 1.4 | Uniform Instance; Time: 0.001092s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%); Memory(MB): used = 375, reserved = 369, peak = 375;

SYN-1001 : Stage 1.5 | Optimize Design
SYN-1016 : Merged 12 instances.
SYN-1016 : Merged 880 instances.
SYN-1001 : End Stage 1.5 | Optimize Design; Time: 0.114895s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (108.8%); Memory(MB): used = 353, reserved = 355, peak = 377;

SYN-1001 : Stage 1.6 | Optimize Iteratively
SYN-1019 : Optimized 841 mux instances.
TMR-2502 : Net delay update with mode: Synthesized
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 173 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-3010 : Optimized 6 DFF(s)
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1001 : End Stage 1.6 | Optimize Iteratively; Time: 0.643524s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (99.5%); Memory(MB): used = 362, reserved = 363, peak = 377;

SYN-1001 : Stage 1.7 | Check Design
SYN-1001 : End Stage 1.7 | Check Design; Time: 0.000102s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%); Memory(MB): used = 362, reserved = 363, peak = 377;

SYN-1001 : End Stage 1 | Optimize RTL; Time: 0.773422s wall, 0.750000s user + 0.015625s system = 0.765625s CPU (99.0%); Memory(MB): used = 362, reserved = 363, peak = 377;

RUN-1002 : start command "map_macro"
SYN-1001 : Stage 2 | Map Reg
SYN-1001 : End Stage 2 | Map Reg; Time: 0.023205s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (134.7%); Memory(MB): used = 362, reserved = 363, peak = 377;

SYN-1001 : Stage 3 | Map Macro
RUN-1002 : start command "update_pll_param -module top_debug_hub"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 31 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 42 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 2 macro adder(s)
SYN-1016 : Merged 8 instances.
SYN-1001 : End Stage 3 | Map Macro; Time: 0.106273s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (88.2%); Memory(MB): used = 363, reserved = 364, peak = 377;

RUN-1002 : start command "map"
SYN-1001 : Stage 4 | Map Gate
SYN-2581 : Mapping with K=6, #lut = 95 (3.55), #lev = 2 (1.52), #crit_level = 0
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=6, #lut = 95 (3.55), #lev = 2 (1.52), #crit_level = 0
SYN-3001 : Logic optimization opt = 0.11 sec, map = 0.00 sec, post map opt = 0.07 sec.
SYN-1001 : End Stage 4 | Map Gate; Time: 0.190957s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (98.2%); Memory(MB): used = 372, reserved = 370, peak = 377;

RUN-1002 : start command "pack"
SYN-1001 : Packing model "top_debug_hub" ...
SYN-1001 : Stage 5 | Pack Gate
SYN-4010 : Pack lib has 43 rtl pack models with 26 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 874 DFF/LATCH to SEQ ...
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
SYN-4009 : Pack 0 carry chain into lslice
SYN-4012 : Packed 0 FxMUX
SYN-1001 : End Stage 5 | Pack Gate; Time: 0.103766s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (105.4%); Memory(MB): used = 372, reserved = 380, peak = 377;

RUN-1002 : start command "report_qor -step gate -file gate.qor"
RUN-1002 : start command "start_timer"
-----------------------------------------------------------
| QoR metrics               |         value               |
-----------------------------------------------------------
| Timing                    |                             |
|     Setup WNS             |         7300                |
|     Setup TNS             |            0                |
|     Num of violated S-EP  |            0                |
|     Hold WNS              |          500                |
|     Hold TNS              |            0                |
|     Num of violated H-EP  |            0                |
-----------------------------------------------------------
| Utilization               |                             |
|     #registers            |          874                |
|     #luts                 |          101                |
|     #lut1                 |            7                |
|     #lut1(~A)             |            1                |
|     #slices               |            0                |
|     slices percentage     |        0.00%                |
|     #RAMs                 |            0                |
|     #DSPs                 |            0                |
|     #f7mux                |        0.00%                |
|     #MACROs               |            0                |
|     #insts in MACRO       |            0                |
-----------------------------------------------------------
| kept_net                  |                             |
|     #syn_keep             |           12                |
|     #keep_hier            |            0                |
|     #dont_touch           |            0                |
|     #mark_debug           |            0                |
|     #max_fanout_keep      |            0                |
|     #async_reg            |            0                |
-----------------------------------------------------------
| Top 10% datanet fanout#   |        12.10                |
-----------------------------------------------------------
| Over-quota path num*      |                             |
|     Total                 |            0                |
-----------------------------------------------------------
| Rent**                    |                             |
-----------------------------------------------------------
Note*: Over-quota path shows the over-path-level-threshold path number of each clock.
       The clock will not be shown if no path is with path level over the threshold.
       The threshold is defined as worst path_margin / 800ps.
Note**: Rent shows the rent exponent value of the modules whose rent value exceeds the threshold.
        Only modules under top are reported, and the threshold is defined as 0.7.

Logic Level Distribution
------------------------------------------------------------
  Clock        |  Period            |  0    |  1    |  2
------------------------------------------------------------
  DeriveClock  |  20.000ns (50MHz)  |  913  |  408  |  312
------------------------------------------------------------
Note: The table count the worst 100000 paths, each endpoint count only one time.(1633 paths analyzed)

Hierarchical Rent Exponent Report
+--------------------------------------------------------+
|Inst     |Model  |Rent     |Cell     |Pin     |Term     |
+--------------------------------------------------------+
+--------------------------------------------------------+
Note: Cell represents total number of cells inside module; Pin represents total number of pins
      which have net connection inside module; Term represents total number of PIs and POs of module.
      Rent represents the relationship between number of terms and number of cells in module.
      A module with higher rent corresponds to highly connected logic and strong connectivity with others.
Report gate stage QoR done.

RUN-1002 : start command "report_area -file top_debug_hub_gate.area"
SYN-4034 : The count of slices with lut is 0.
SYN-4035 : The count of slices with lut+ripple is 0.
RUN-1001 : standard
***Report Model: top_debug_hub Device: PH1P35MDG324***

Design Statistics
#IO                       184   out of    160  115.00%
  #input                   34
  #output                 150
  #inout                    0
#lut                      101
  #lut1                     7
  #lut2                    29
  #lut3                    28
  #lut4                    10
  #lut5                     8
  #lut6                    19
#reg                      874
  #slice reg              874   out of  42432    2.06%
  #pad reg                  0

Utilization Statistics
#slice                    223   out of  21216    1.05%
  #used ram                 0
    #dram lut               0
    #shifter lut            0
  #used logic             223
    #with luts             70
    #with adder             0
    #reg only             153
#f7mux                      0   out of  10608    0.00%
#f8mux                      0   out of   5304    0.00%
#eram                       0   out of    108    0.00%
  #eram20k                  0
  #fifo20k                  0
#dsp                        0   out of     40    0.00%
#ddr_byte                   0   out of     12    0.00%
#mipi_tx                    0   out of      2    0.00%
#mipi_rx                    0   out of      2    0.00%
#pad                        0   out of    160    0.00%
#pll                        0   out of      6    0.00%
#gclk                       0   out of     32    0.00%
#lclk                       0   out of     12    0.00%
#sclk                       0   out of     48    0.00%
#mlclk                      0   out of      6    0.00%
#ioclk                      0   out of     18    0.00%

* Note! The LUT and Slice count after Optimize-Gate is not the final value, Run Optimize-place for a more realistic count.

RUN-1002 : start command "export_db -mode ooc top_debug_hub_ooc.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
