

================================================================
== Vivado HLS Report for 'example'
================================================================
* Date:           Fri Dec 25 16:44:36 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        proj_stable_content
* Solution:       baseline
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 13.33 ns | 6.888 ns |   1.67 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       54|       54| 0.720 us | 0.720 us |   54|   54|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |                    |         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |      Instance      |  Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |grp_readmem_fu_126  |readmem  |       42|       42| 0.560 us | 0.560 us |   42|   42|   none  |
        +--------------------+---------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- load    |       10|       10|         1|          -|          -|    10|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     24|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|      91|    311|    -|
|Memory           |        1|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|     66|    -|
|Register         |        -|      -|       8|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      0|      99|    401|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------+---------+-------+----+-----+-----+
    |      Instance      |  Module | BRAM_18K| DSP48E| FF | LUT | URAM|
    +--------------------+---------+---------+-------+----+-----+-----+
    |grp_readmem_fu_126  |readmem  |        0|      0|  91|  311|    0|
    +--------------------+---------+---------+-------+----+-----+-----+
    |Total               |         |        0|      0|  91|  311|    0|
    +--------------------+---------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------+------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|   Module   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+------------+---------+---+----+-----+------+-----+------+-------------+
    |tb_U   |example_tb  |        1|  0|   0|    0|    10|   32|     1|          320|
    +-------+------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |            |        1|  0|   0|    0|    10|   32|     1|          320|
    +-------+------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_fu_141_p2          |     +    |      0|  0|  13|           4|           1|
    |ap_block_state2      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln65_fu_135_p2  |   icmp   |      0|  0|   9|           4|           4|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  24|           9|           6|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  21|          4|    1|          4|
    |i_0_i_reg_115     |   9|          2|    4|          8|
    |in1_strm_V_blk_n  |   9|          2|    1|          2|
    |in2_strm_V_read   |   9|          2|    1|          2|
    |out_strm_V_write  |   9|          2|    1|          2|
    |tb_ce0            |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             |  66|         14|    9|         20|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+---+----+-----+-----------+
    |               Name              | FF| LUT| Bits| Const Bits|
    +---------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                        |  3|   0|    3|          0|
    |grp_readmem_fu_126_ap_start_reg  |  1|   0|    1|          0|
    |i_0_i_reg_115                    |  4|   0|    4|          0|
    +---------------------------------+---+----+-----+-----------+
    |Total                            |  8|   0|    8|          0|
    +---------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |    example   | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |    example   | return value |
|ap_start            |  in |    1| ap_ctrl_hs |    example   | return value |
|ap_done             | out |    1| ap_ctrl_hs |    example   | return value |
|ap_idle             | out |    1| ap_ctrl_hs |    example   | return value |
|ap_ready            | out |    1| ap_ctrl_hs |    example   | return value |
|in1_strm_V_dout     |  in |   32|   ap_fifo  |  in1_strm_V  |    pointer   |
|in1_strm_V_empty_n  |  in |    1|   ap_fifo  |  in1_strm_V  |    pointer   |
|in1_strm_V_read     | out |    1|   ap_fifo  |  in1_strm_V  |    pointer   |
|in2_strm_V_dout     |  in |   32|   ap_fifo  |  in2_strm_V  |    pointer   |
|in2_strm_V_empty_n  |  in |    1|   ap_fifo  |  in2_strm_V  |    pointer   |
|in2_strm_V_read     | out |    1|   ap_fifo  |  in2_strm_V  |    pointer   |
|out_strm_V_din      | out |   32|   ap_fifo  |  out_strm_V  |    pointer   |
|out_strm_V_full_n   |  in |    1|   ap_fifo  |  out_strm_V  |    pointer   |
|out_strm_V_write    | out |    1|   ap_fifo  |  out_strm_V  |    pointer   |
+--------------------+-----+-----+------------+--------------+--------------+

