Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Sun Mar  1 19:35:22 2020
| Host         : Qlala-Blade running 64-bit major release  (build 9200)
| Command      : report_high_fanout_nets -file opt_report_high_fanout_nets_0.rpt
| Design       : design_IP_wrapper
| Device       : xc7z020
--------------------------------------------------------------------------------------

High Fan-out Nets Information

1. Summary
----------

+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------------+
| Net Name                                                                                                                                                      | Fanout | Driver Type |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------------+
| design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                         |   1396 | LUT1        |
| design_IP_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]               |    286 | LUT1        |
| design_IP_i/multiply_block_64_0/U0/indvar_flatten229_reg_21551                                                                                                |    233 | LUT3        |
| design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                         |    202 | LUT1        |
| design_IP_i/multiply_block_64_0/U0/multiply_block_64_fadd_32ns_32ns_32_5_full_dsp_1_U1/mC_address01155_out                                                    |    185 | LUT2        |
| design_IP_i/multiply_block_64_0/U0/ap_enable_reg_pp0_iter1                                                                                                    |    179 | FDRE        |
| design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0] |    164 | LUT1        |
| design_IP_i/multiply_block_64_0/U0/ap_CS_fsm_pp0_stage1                                                                                                       |    159 | FDRE        |
| design_IP_i/multiply_block_64_0/U0/multiply_block_64_fadd_32ns_32ns_32_5_full_dsp_1_U2/ADDRBWRADDR[0]                                                         |    157 | LUT2        |
| design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/rs_wreq/OUTPUT_r_AWREADY                                                      |    156 | FDRE        |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------------+


