#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Sun Jun 21 18:39:12 2015
# Process ID: 22673
# Log file: /tmp/v/parviv/parallella_7020_headless_gpiose_elink2.runs/impl_1/elink2_top_wrapper.vdi
# Journal file: /tmp/v/parviv/parallella_7020_headless_gpiose_elink2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source elink2_top_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Loading clock regions from /mnt/apps/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /mnt/apps/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /mnt/apps/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /mnt/apps/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /mnt/apps/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/clg400/Package.xml
Loading io standards from /mnt/apps/Xilinx/Vivado/2014.4/data/./parts/xilinx/zynq/IOStandards.xml
WARNING: [Constraints 18-1079] Register elink2_top_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_write_0/elink2_top_fifo_103x32_write_0/elink2_top_fifo_103x32_write_0.xdc] for cell 'elink2_top_i/elink2/fifo_103x32_write/U0'
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_write_0/elink2_top_fifo_103x32_write_0/elink2_top_fifo_103x32_write_0.xdc] for cell 'elink2_top_i/elink2/fifo_103x32_write/U0'
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_rresp_0/elink2_top_fifo_103x16_rresp_0/elink2_top_fifo_103x16_rresp_0.xdc] for cell 'elink2_top_i/elink2/fifo_103x16_rresp/U0'
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_rresp_0/elink2_top_fifo_103x16_rresp_0/elink2_top_fifo_103x16_rresp_0.xdc] for cell 'elink2_top_i/elink2/fifo_103x16_rresp/U0'
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_write_0/elink2_top_fifo_103x16_write_0/elink2_top_fifo_103x16_write_0.xdc] for cell 'elink2_top_i/elink2/fifo_103x16_write/U0'
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_write_0/elink2_top_fifo_103x16_write_0/elink2_top_fifo_103x16_write_0.xdc] for cell 'elink2_top_i/elink2/fifo_103x16_write/U0'
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_rdreq_0/elink2_top_fifo_103x16_rdreq_0/elink2_top_fifo_103x16_rdreq_0.xdc] for cell 'elink2_top_i/elink2/fifo_103x16_rdreq/U0'
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_rdreq_0/elink2_top_fifo_103x16_rdreq_0/elink2_top_fifo_103x16_rdreq_0.xdc] for cell 'elink2_top_i/elink2/fifo_103x16_rdreq/U0'
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_rresp_0/elink2_top_fifo_103x32_rresp_0/elink2_top_fifo_103x32_rresp_0.xdc] for cell 'elink2_top_i/elink2/fifo_103x32_rresp/U0'
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_rresp_0/elink2_top_fifo_103x32_rresp_0/elink2_top_fifo_103x32_rresp_0.xdc] for cell 'elink2_top_i/elink2/fifo_103x32_rresp/U0'
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_rdreq_0/elink2_top_fifo_103x32_rdreq_0/elink2_top_fifo_103x32_rdreq_0.xdc] for cell 'elink2_top_i/elink2/fifo_103x32_rdreq/U0'
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_rdreq_0/elink2_top_fifo_103x32_rdreq_0/elink2_top_fifo_103x32_rdreq_0.xdc] for cell 'elink2_top_i/elink2/fifo_103x32_rdreq/U0'
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_processing_system7_0_0/elink2_top_processing_system7_0_0.xdc] for cell 'elink2_top_i/processing_system7_0/inst'
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_processing_system7_0_0/elink2_top_processing_system7_0_0.xdc] for cell 'elink2_top_i/processing_system7_0/inst'
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_proc_sys_reset_0_0/elink2_top_proc_sys_reset_0_0_board.xdc] for cell 'elink2_top_i/proc_sys_reset_0'
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_proc_sys_reset_0_0/elink2_top_proc_sys_reset_0_0_board.xdc] for cell 'elink2_top_i/proc_sys_reset_0'
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_proc_sys_reset_0_0/elink2_top_proc_sys_reset_0_0.xdc] for cell 'elink2_top_i/proc_sys_reset_0'
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_proc_sys_reset_0_0/elink2_top_proc_sys_reset_0_0.xdc] for cell 'elink2_top_i/proc_sys_reset_0'
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/constrs_1/imports/constraints/parallella_timing.xdc]
get_clocks: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1539.824 ; gain = 436.488 ; free physical = 89 ; free virtual = 4336
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/constrs_1/imports/constraints/parallella_timing.xdc]
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/constrs_1/imports/constraints/parallella_z70x0_loc.xdc]
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/constrs_1/imports/constraints/parallella_z70x0_loc.xdc]
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/constrs_1/imports/constraints/parallella_z7020_loc.xdc]
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/constrs_1/imports/constraints/parallella_z7020_loc.xdc]
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_write_0/elink2_top_fifo_103x32_write_0/elink2_top_fifo_103x32_write_0_clocks.xdc] for cell 'elink2_top_i/elink2/fifo_103x32_write/U0'
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_write_0/elink2_top_fifo_103x32_write_0/elink2_top_fifo_103x32_write_0_clocks.xdc] for cell 'elink2_top_i/elink2/fifo_103x32_write/U0'
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_rresp_0/elink2_top_fifo_103x16_rresp_0/elink2_top_fifo_103x16_rresp_0_clocks.xdc] for cell 'elink2_top_i/elink2/fifo_103x16_rresp/U0'
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_rresp_0/elink2_top_fifo_103x16_rresp_0/elink2_top_fifo_103x16_rresp_0_clocks.xdc] for cell 'elink2_top_i/elink2/fifo_103x16_rresp/U0'
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_write_0/elink2_top_fifo_103x16_write_0/elink2_top_fifo_103x16_write_0_clocks.xdc] for cell 'elink2_top_i/elink2/fifo_103x16_write/U0'
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_write_0/elink2_top_fifo_103x16_write_0/elink2_top_fifo_103x16_write_0_clocks.xdc] for cell 'elink2_top_i/elink2/fifo_103x16_write/U0'
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_rdreq_0/elink2_top_fifo_103x16_rdreq_0/elink2_top_fifo_103x16_rdreq_0_clocks.xdc] for cell 'elink2_top_i/elink2/fifo_103x16_rdreq/U0'
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_rdreq_0/elink2_top_fifo_103x16_rdreq_0/elink2_top_fifo_103x16_rdreq_0_clocks.xdc] for cell 'elink2_top_i/elink2/fifo_103x16_rdreq/U0'
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_rresp_0/elink2_top_fifo_103x32_rresp_0/elink2_top_fifo_103x32_rresp_0_clocks.xdc] for cell 'elink2_top_i/elink2/fifo_103x32_rresp/U0'
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_rresp_0/elink2_top_fifo_103x32_rresp_0/elink2_top_fifo_103x32_rresp_0_clocks.xdc] for cell 'elink2_top_i/elink2/fifo_103x32_rresp/U0'
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_rdreq_0/elink2_top_fifo_103x32_rdreq_0/elink2_top_fifo_103x32_rdreq_0_clocks.xdc] for cell 'elink2_top_i/elink2/fifo_103x32_rdreq/U0'
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_rdreq_0/elink2_top_fifo_103x32_rdreq_0/elink2_top_fifo_103x32_rdreq_0_clocks.xdc] for cell 'elink2_top_i/elink2/fifo_103x32_rdreq/U0'
Generating merged BMM file for the design top 'elink2_top_wrapper'...
CRITICAL WARNING: [Memdata 28-122] data2mem failed with a parsing error. Check the bmm file or the bmm_info_* properties on the BRAM components. The design BRAM components initialization strings have not been updated.
link_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1539.828 ; gain = 719.473 ; free physical = 101 ; free virtual = 4334
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1539.844 ; gain = 0.000 ; free physical = 97 ; free virtual = 4331

Starting Logic Optimization Task

Phase 1 Retarget
Phase 1 Retarget | Checksum: 1eba7ac54

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.82 . Memory (MB): peak = 1539.844 ; gain = 0.000 ; free physical = 96 ; free virtual = 4330

Phase 2 Constant Propagation
Phase 2 Constant Propagation | Checksum: 1976a9d0c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1539.844 ; gain = 0.000 ; free physical = 94 ; free virtual = 4329

Phase 3 Sweep
Phase 3 Sweep | Checksum: 215156a3d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1539.844 ; gain = 0.000 ; free physical = 94 ; free virtual = 4329
Ending Logic Optimization Task | Checksum: 215156a3d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1539.844 ; gain = 0.000 ; free physical = 93 ; free virtual = 4329
Implement Debug Cores | Checksum: 1eba7ac54
Logic Optimization | Checksum: 1eba7ac54

Starting Power Optimization Task
Ending Power Optimization Task | Checksum: 215156a3d

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1539.844 ; gain = 0.000 ; free physical = 93 ; free virtual = 4328
0 Infos, 14 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1539.844 ; gain = 0.000 ; free physical = 80 ; free virtual = 4330
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command place_design
WARNING: [Drc 23-20] Rule violation (CKLD-2) Clock Net has direct IO Driver - Clock net elink2_top_i/elink2/eio_rx_0/inst/rx_lclk is directly driven by an IO rather than a Clock Buffer. Driver(s): elink2_top_i/elink2/eio_rx_0/inst/ibufds_rxlclk/O2000

Starting Placer Task

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 15c5627d2

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1539.844 ; gain = 0.000 ; free physical = 80 ; free virtual = 4318

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1539.844 ; gain = 0.000 ; free physical = 80 ; free virtual = 4318
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1539.844 ; gain = 0.000 ; free physical = 79 ; free virtual = 4318

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: cadf7e12

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1539.844 ; gain = 0.000 ; free physical = 79 ; free virtual = 4318
WARNING: [Constraints 18-1079] Register elink2_top_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: cadf7e12

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1539.844 ; gain = 0.000 ; free physical = 69 ; free virtual = 4312

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: cadf7e12

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1539.844 ; gain = 0.000 ; free physical = 69 ; free virtual = 4312

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 0270dd54

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1539.844 ; gain = 0.000 ; free physical = 69 ; free virtual = 4312
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 947dd6ff

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1539.844 ; gain = 0.000 ; free physical = 69 ; free virtual = 4312

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 138a24650

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1539.844 ; gain = 0.000 ; free physical = 67 ; free virtual = 4310
Phase 2.1.2.1 Place Init Design | Checksum: 1758e18ee

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1539.844 ; gain = 0.000 ; free physical = 64 ; free virtual = 4307
Phase 2.1.2 Build Placer Netlist Model | Checksum: 1758e18ee

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1539.844 ; gain = 0.000 ; free physical = 64 ; free virtual = 4307

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 23b0b0594

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1539.844 ; gain = 0.000 ; free physical = 64 ; free virtual = 4307
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 24bda3056

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1539.844 ; gain = 0.000 ; free physical = 64 ; free virtual = 4307
Phase 2.1 Placer Initialization Core | Checksum: 24bda3056

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1539.844 ; gain = 0.000 ; free physical = 64 ; free virtual = 4307
Phase 2 Placer Initialization | Checksum: 24bda3056

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1539.844 ; gain = 0.000 ; free physical = 64 ; free virtual = 4307

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 226fb8e2d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1539.844 ; gain = 0.000 ; free physical = 56 ; free virtual = 4299

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 226fb8e2d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1539.844 ; gain = 0.000 ; free physical = 56 ; free virtual = 4299

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 23bd74ba3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1539.844 ; gain = 0.000 ; free physical = 55 ; free virtual = 4290

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 24265d3f5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1539.844 ; gain = 0.000 ; free physical = 55 ; free virtual = 4290

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 24265d3f5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1539.844 ; gain = 0.000 ; free physical = 55 ; free virtual = 4290

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 209edea21

Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1539.844 ; gain = 0.000 ; free physical = 56 ; free virtual = 4275

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 247d46f55

Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1539.844 ; gain = 0.000 ; free physical = 56 ; free virtual = 4275

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 2d082cbf7

Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1539.844 ; gain = 0.000 ; free physical = 59 ; free virtual = 4272
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 2d082cbf7

Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1539.844 ; gain = 0.000 ; free physical = 59 ; free virtual = 4272

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 2d082cbf7

Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1539.844 ; gain = 0.000 ; free physical = 59 ; free virtual = 4272

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 2d082cbf7

Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1539.844 ; gain = 0.000 ; free physical = 59 ; free virtual = 4272
Phase 4.6 Small Shape Detail Placement | Checksum: 2d082cbf7

Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1539.844 ; gain = 0.000 ; free physical = 59 ; free virtual = 4272

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 2d082cbf7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1539.844 ; gain = 0.000 ; free physical = 59 ; free virtual = 4272
Phase 4 Detail Placement | Checksum: 2d082cbf7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1539.844 ; gain = 0.000 ; free physical = 59 ; free virtual = 4272

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 2082381db

Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1539.844 ; gain = 0.000 ; free physical = 59 ; free virtual = 4272

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 2082381db

Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1539.844 ; gain = 0.000 ; free physical = 59 ; free virtual = 4272

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 1c89fdc05

Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1539.844 ; gain = 0.000 ; free physical = 60 ; free virtual = 4273
Phase 5.2.2 Post Placement Optimization | Checksum: 1c89fdc05

Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1539.844 ; gain = 0.000 ; free physical = 60 ; free virtual = 4273
Phase 5.2 Post Commit Optimization | Checksum: 1c89fdc05

Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1539.844 ; gain = 0.000 ; free physical = 60 ; free virtual = 4273

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 1c89fdc05

Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1539.844 ; gain = 0.000 ; free physical = 60 ; free virtual = 4273

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 1c89fdc05

Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1539.844 ; gain = 0.000 ; free physical = 60 ; free virtual = 4273

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 1c89fdc05

Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1539.844 ; gain = 0.000 ; free physical = 60 ; free virtual = 4273
Phase 5.5 Placer Reporting | Checksum: 1c89fdc05

Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1539.844 ; gain = 0.000 ; free physical = 60 ; free virtual = 4273

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 207109771

Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1539.844 ; gain = 0.000 ; free physical = 60 ; free virtual = 4273
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 207109771

Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1539.844 ; gain = 0.000 ; free physical = 60 ; free virtual = 4273
Ending Placer Task | Checksum: 1d189d281

Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1539.844 ; gain = 0.000 ; free physical = 60 ; free virtual = 4273
0 Infos, 30 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1539.844 ; gain = 0.000 ; free physical = 60 ; free virtual = 4273
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.87 . Memory (MB): peak = 1539.844 ; gain = 0.000 ; free physical = 52 ; free virtual = 4273
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1539.844 ; gain = 0.000 ; free physical = 70 ; free virtual = 4270
report_utilization: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.35 . Memory (MB): peak = 1539.844 ; gain = 0.000 ; free physical = 70 ; free virtual = 4270
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1539.844 ; gain = 0.000 ; free physical = 70 ; free virtual = 4270
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
WARNING: [Drc 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard LVCMOS18; FIXED_IO_mio[26] of IOStandard LVCMOS18; FIXED_IO_mio[25] of IOStandard LVCMOS18; FIXED_IO_mio[24] of IOStandard LVCMOS18; FIXED_IO_mio[23] of IOStandard LVCMOS18; FIXED_IO_mio[22] of IOStandard LVCMOS18; FIXED_IO_mio[21] of IOStandard LVCMOS18; FIXED_IO_mio[20] of IOStandard LVCMOS18; FIXED_IO_mio[19] of IOStandard LVCMOS18; FIXED_IO_mio[18] of IOStandard LVCMOS18; FIXED_IO_mio[17] of IOStandard LVCMOS18; FIXED_IO_mio[16] of IOStandard LVCMOS18; FIXED_IO_mio[15] of IOStandard LVCMOS33; FIXED_IO_mio[14] of IOStandard LVCMOS33; FIXED_IO_mio[13] of IOStandard LVCMOS33; FIXED_IO_mio[12] of IOStandard LVCMOS33; FIXED_IO_mio[11] of IOStandard LVCMOS33; FIXED_IO_mio[10] of IOStandard LVCMOS33; FIXED_IO_mio[9] of IOStandard LVCMOS33; FIXED_IO_mio[8] of IOStandard LVCMOS33; FIXED_IO_mio[7] of IOStandard LVCMOS33; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS33;


Starting Routing Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10172d4e7

Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1659.699 ; gain = 118.875 ; free physical = 50 ; free virtual = 4144

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10172d4e7

Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1664.699 ; gain = 123.875 ; free physical = 52 ; free virtual = 4143

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 10172d4e7

Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1668.699 ; gain = 127.875 ; free physical = 52 ; free virtual = 4139
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 230b4d6c3

Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 1697.754 ; gain = 156.930 ; free physical = 50 ; free virtual = 4109
Phase 2 Router Initialization | Checksum: 1c09218e9

Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 1697.754 ; gain = 156.930 ; free physical = 50 ; free virtual = 4109

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b7980e25

Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 1697.754 ; gain = 156.930 ; free physical = 50 ; free virtual = 4109

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 426
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 11bc3edd2

Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 1697.754 ; gain = 156.930 ; free physical = 50 ; free virtual = 4109
Phase 4.1 Global Iteration 0 | Checksum: 1268d11bb

Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 1697.754 ; gain = 156.930 ; free physical = 50 ; free virtual = 4109
Phase 4 Rip-up And Reroute | Checksum: 1268d11bb

Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 1697.754 ; gain = 156.930 ; free physical = 50 ; free virtual = 4109

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 1b90d1306

Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 1697.754 ; gain = 156.930 ; free physical = 50 ; free virtual = 4109
Phase 5 Delay CleanUp | Checksum: 1b90d1306

Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 1697.754 ; gain = 156.930 ; free physical = 50 ; free virtual = 4109

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 1b90d1306

Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 1697.754 ; gain = 156.930 ; free physical = 50 ; free virtual = 4109

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: f84e6009

Time (s): cpu = 00:00:55 ; elapsed = 00:01:00 . Memory (MB): peak = 1697.754 ; gain = 156.930 ; free physical = 50 ; free virtual = 4109
Phase 7 Post Hold Fix | Checksum: 18f5dcbb2

Time (s): cpu = 00:00:55 ; elapsed = 00:01:00 . Memory (MB): peak = 1697.754 ; gain = 156.930 ; free physical = 50 ; free virtual = 4109

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.13353 %
  Global Horizontal Routing Utilization  = 2.39004 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 119c1edca

Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 1697.754 ; gain = 156.930 ; free physical = 50 ; free virtual = 4109

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 119c1edca

Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 1697.754 ; gain = 156.930 ; free physical = 50 ; free virtual = 4109

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1079d8996

Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 1697.754 ; gain = 156.930 ; free physical = 50 ; free virtual = 4109

Phase 11 Post Router Timing
Phase 11 Post Router Timing | Checksum: 1079d8996

Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 1697.754 ; gain = 156.930 ; free physical = 50 ; free virtual = 4109

Routing Is Done.

Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 1719.590 ; gain = 178.766 ; free physical = 53 ; free virtual = 4108
0 Infos, 31 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 1719.590 ; gain = 179.746 ; free physical = 53 ; free virtual = 4108
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.94 . Memory (MB): peak = 1719.590 ; gain = 0.000 ; free physical = 53 ; free virtual = 4109
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1719.590 ; gain = 0.000 ; free physical = 74 ; free virtual = 4105
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1719.590 ; gain = 0.000 ; free physical = 70 ; free virtual = 4106
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
