// Seed: 515602047
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = id_2 == ~id_1 <= id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd29,
    parameter id_4 = 32'd37
) (
    input tri1 id_0,
    input wand _id_1,
    input supply1 id_2
);
  tri0 _id_4 = id_2 ? 1 : id_4;
  parameter id_5 = 1 > 1 - 1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
  logic [id_4 : id_1] id_6 = id_5;
endmodule
