

================================================================
== Vitis HLS Report for 'greedy_potential_reduce_with_debug'
================================================================
* Date:           Sun Sep  7 15:34:54 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        fmm_reduce_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.532 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_260_1       |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_224_1      |        ?|        ?|         ?|          -|          -|     ?|        no|
        |  ++ VITIS_LOOP_225_2    |        ?|        ?|         ?|          -|          -|     0|        no|
        |   +++ VITIS_LOOP_192_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        |   +++ VITIS_LOOP_192_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 82
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 14 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 81 67 70 
17 --> 18 
18 --> 19 16 
19 --> 20 
20 --> 21 43 
21 --> 22 
22 --> 23 43 
23 --> 43 24 25 
24 --> 25 
25 --> 26 
26 --> 27 33 41 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 26 
33 --> 34 
34 --> 35 
35 --> 36 38 
36 --> 37 
37 --> 38 
38 --> 39 41 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 66 
44 --> 45 
45 --> 46 
46 --> 47 66 
47 --> 66 48 49 
48 --> 49 
49 --> 50 
50 --> 51 57 65 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 50 
57 --> 58 
58 --> 59 
59 --> 60 62 
60 --> 61 
61 --> 62 
62 --> 63 65 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 17 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 81 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 15 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.91>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%debug_capacity_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %debug_capacity"   --->   Operation 83 'read' 'debug_capacity_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%s_3_loc = alloca i64 1"   --->   Operation 84 'alloca' 's_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%row2_4_loc = alloca i64 1"   --->   Operation 85 'alloca' 'row2_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%move_type_4_loc = alloca i64 1"   --->   Operation 86 'alloca' 'move_type_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%row1_3_ce_loc = alloca i64 1"   --->   Operation 87 'alloca' 'row1_3_ce_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%s_16_loc = alloca i64 1"   --->   Operation 88 'alloca' 's_16_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%n_6_loc = alloca i64 1"   --->   Operation 89 'alloca' 'n_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%row2_1_loc = alloca i64 1"   --->   Operation 90 'alloca' 'row2_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%move_type_1_loc = alloca i64 1"   --->   Operation 91 'alloca' 'move_type_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%row1_ce_loc = alloca i64 1"   --->   Operation 92 'alloca' 'row1_ce_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%s_9_loc = alloca i64 1"   --->   Operation 93 'alloca' 's_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%p_2_loc = alloca i64 1"   --->   Operation 94 'alloca' 'p_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 95 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%n_loc = alloca i64 1"   --->   Operation 96 'alloca' 'n_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%s_1_loc = alloca i64 1"   --->   Operation 97 'alloca' 's_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (1.91ns)   --->   "%icmp_ln245 = icmp_sgt  i32 %debug_capacity_read, i32 0" [fmm_hls_greedy_potential.cpp:245]   --->   Operation 98 'icmp' 'icmp_ln245' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.81>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%debug_capacity_cast = zext i32 %debug_capacity_read"   --->   Operation 99 'zext' 'debug_capacity_cast' <Predicate = (icmp_ln245)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (6.25ns)   --->   "%mul = mul i64 %debug_capacity_cast, i64 6871947674"   --->   Operation 100 'mul' 'mul' <Predicate = (icmp_ln245)> <Delay = 6.25> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i29 @_ssdm_op_PartSelect.i29.i64.i32.i32, i64 %mul, i32 35, i32 63" [fmm_hls_greedy_potential.cpp:245]   --->   Operation 101 'partselect' 'trunc_ln' <Predicate = (icmp_ln245)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.55ns)   --->   "%rec_capacity = select i1 %icmp_ln245, i29 %trunc_ln, i29 0" [fmm_hls_greedy_potential.cpp:245]   --->   Operation 102 'select' 'rec_capacity' <Predicate = true> <Delay = 0.55> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.86>
ST_3 : Operation 103 [1/1] (1.86ns)   --->   "%icmp_ln249 = icmp_eq  i29 %rec_capacity, i29 0" [fmm_hls_greedy_potential.cpp:249]   --->   Operation 103 'icmp' 'icmp_ln249' <Predicate = true> <Delay = 1.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%debug_dram_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %debug_dram"   --->   Operation 104 'read' 'debug_dram_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%k2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %k2"   --->   Operation 105 'read' 'k2_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%k1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %k1"   --->   Operation 106 'read' 'k1_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_19, i32 0, i32 0, void @empty_13, i32 0, i32 4096, void @empty_15, void @empty_14, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln245 = zext i29 %rec_capacity" [fmm_hls_greedy_potential.cpp:245]   --->   Operation 108 'zext' 'zext_ln245' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%cols_non_t = load i32 %M_cols" [fmm_hls_greedy_potential.cpp:102->fmm_hls_greedy_potential.cpp:255]   --->   Operation 109 'load' 'cols_non_t' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln249 = trunc i32 %cols_non_t" [fmm_hls_greedy_potential.cpp:249]   --->   Operation 110 'trunc' 'trunc_ln249' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%M_rows_load = load i32 %M_rows" [fmm_hls_greedy_potential.cpp:249]   --->   Operation 111 'load' 'M_rows_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln249_1 = trunc i32 %M_rows_load" [fmm_hls_greedy_potential.cpp:249]   --->   Operation 112 'trunc' 'trunc_ln249_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (1.14ns)   --->   "%br_ln249 = br i1 %icmp_ln249, void %if.then.i, void %VITIS_LOOP_260_1.i" [fmm_hls_greedy_potential.cpp:249]   --->   Operation 113 'br' 'br_ln249' <Predicate = true> <Delay = 1.14>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %debug_dram_read, i32 2, i32 63" [fmm_hls_greedy_potential.cpp:251]   --->   Operation 114 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln251 = sext i62 %trunc_ln4" [fmm_hls_greedy_potential.cpp:251]   --->   Operation 115 'sext' 'sext_ln251' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln251" [fmm_hls_greedy_potential.cpp:251]   --->   Operation 116 'getelementptr' 'gmem2_addr' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (7.30ns)   --->   "%gmem2_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem2_addr, i64 1" [fmm_hls_greedy_potential.cpp:251]   --->   Operation 117 'writereq' 'gmem2_addr_req' <Predicate = (!icmp_ln249)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 118 [1/1] (2.64ns)   --->   "%add_ln252 = add i64 %debug_dram_read, i64 4" [fmm_hls_greedy_potential.cpp:252]   --->   Operation 118 'add' 'add_ln252' <Predicate = (!icmp_ln249)> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln252, i32 2, i32 63" [fmm_hls_greedy_potential.cpp:252]   --->   Operation 119 'partselect' 'trunc_ln5' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln252 = sext i62 %trunc_ln5" [fmm_hls_greedy_potential.cpp:252]   --->   Operation 120 'sext' 'sext_ln252' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%gmem2_addr_1 = getelementptr i32 %gmem2, i64 %sext_ln252" [fmm_hls_greedy_potential.cpp:252]   --->   Operation 121 'getelementptr' 'gmem2_addr_1' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%M_t_load = load i32 %M_t" [fmm_hls_greedy_potential.cpp:102->fmm_hls_greedy_potential.cpp:255]   --->   Operation 122 'load' 'M_t_load' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (1.91ns)   --->   "%total_cols = add i32 %M_t_load, i32 %cols_non_t" [fmm_hls_greedy_potential.cpp:102->fmm_hls_greedy_potential.cpp:255]   --->   Operation 123 'add' 'total_cols' <Predicate = (!icmp_ln249)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln102 = trunc i32 %total_cols" [fmm_hls_greedy_potential.cpp:102->fmm_hls_greedy_potential.cpp:255]   --->   Operation 124 'trunc' 'trunc_ln102' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (1.91ns)   --->   "%total_rows = add i32 %M_rows_load, i32 %M_t_load" [fmm_hls_greedy_potential.cpp:249]   --->   Operation 125 'add' 'total_rows' <Predicate = (!icmp_ln249)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%empty = trunc i32 %total_rows" [fmm_hls_greedy_potential.cpp:249]   --->   Operation 126 'trunc' 'empty' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (1.91ns)   --->   "%empty_43 = icmp_sgt  i32 %total_cols, i32 0" [fmm_hls_greedy_potential.cpp:102->fmm_hls_greedy_potential.cpp:255]   --->   Operation 127 'icmp' 'empty_43' <Predicate = (!icmp_ln249)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.62ns)   --->   "%smax = select i1 %empty_43, i31 %trunc_ln102, i31 0" [fmm_hls_greedy_potential.cpp:102->fmm_hls_greedy_potential.cpp:255]   --->   Operation 128 'select' 'smax' <Predicate = (!icmp_ln249)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (1.91ns)   --->   "%empty_44 = icmp_sgt  i32 %total_rows, i32 0" [fmm_hls_greedy_potential.cpp:249]   --->   Operation 129 'icmp' 'empty_44' <Predicate = (!icmp_ln249)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.62ns)   --->   "%smax1 = select i1 %empty_44, i31 %empty, i31 0" [fmm_hls_greedy_potential.cpp:249]   --->   Operation 130 'select' 'smax1' <Predicate = (!icmp_ln249)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 131 [1/1] (7.30ns)   --->   "%write_ln251 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i32 %gmem2_addr, i32 0, i4 15" [fmm_hls_greedy_potential.cpp:251]   --->   Operation 131 'write' 'write_ln251' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 132 [1/1] (7.30ns)   --->   "%gmem2_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem2_addr_1, i64 1" [fmm_hls_greedy_potential.cpp:252]   --->   Operation 132 'writereq' 'gmem2_addr_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 133 [1/1] (2.64ns)   --->   "%add_ln253 = add i64 %debug_dram_read, i64 8" [fmm_hls_greedy_potential.cpp:253]   --->   Operation 133 'add' 'add_ln253' <Predicate = true> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln253, i32 2, i32 63" [fmm_hls_greedy_potential.cpp:253]   --->   Operation 134 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln253 = sext i62 %trunc_ln6" [fmm_hls_greedy_potential.cpp:253]   --->   Operation 135 'sext' 'sext_ln253' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%gmem2_addr_2 = getelementptr i32 %gmem2, i64 %sext_ln253" [fmm_hls_greedy_potential.cpp:253]   --->   Operation 136 'getelementptr' 'gmem2_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln251 = zext i31 %smax" [fmm_hls_greedy_potential.cpp:251]   --->   Operation 137 'zext' 'zext_ln251' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln251_1 = zext i31 %smax1" [fmm_hls_greedy_potential.cpp:251]   --->   Operation 138 'zext' 'zext_ln251_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (6.01ns)   --->   "%mul_ln251 = mul i62 %zext_ln251, i62 %zext_ln251_1" [fmm_hls_greedy_potential.cpp:251]   --->   Operation 139 'mul' 'mul_ln251' <Predicate = true> <Delay = 6.01> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [2/2] (0.00ns)   --->   "%call_ln249 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1, i32 %total_rows, i62 %mul_ln251, i32 %M_e, i32 %s_1_loc" [fmm_hls_greedy_potential.cpp:249]   --->   Operation 140 'call' 'call_ln249' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 141 [5/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr" [fmm_hls_greedy_potential.cpp:251]   --->   Operation 141 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 142 [1/1] (7.30ns)   --->   "%write_ln252 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i32 %gmem2_addr_1, i32 4294967295, i4 15" [fmm_hls_greedy_potential.cpp:252]   --->   Operation 142 'write' 'write_ln252' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 143 [1/1] (7.30ns)   --->   "%gmem2_addr_2_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem2_addr_2, i64 1" [fmm_hls_greedy_potential.cpp:253]   --->   Operation 143 'writereq' 'gmem2_addr_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 144 [1/1] (2.64ns)   --->   "%add_ln254 = add i64 %debug_dram_read, i64 12" [fmm_hls_greedy_potential.cpp:254]   --->   Operation 144 'add' 'add_ln254' <Predicate = true> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln254, i32 2, i32 63" [fmm_hls_greedy_potential.cpp:254]   --->   Operation 145 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln254 = sext i62 %trunc_ln7" [fmm_hls_greedy_potential.cpp:254]   --->   Operation 146 'sext' 'sext_ln254' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%gmem2_addr_3 = getelementptr i32 %gmem2, i64 %sext_ln254" [fmm_hls_greedy_potential.cpp:254]   --->   Operation 147 'getelementptr' 'gmem2_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [1/2] (3.83ns)   --->   "%call_ln249 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1, i32 %total_rows, i62 %mul_ln251, i32 %M_e, i32 %s_1_loc" [fmm_hls_greedy_potential.cpp:249]   --->   Operation 148 'call' 'call_ln249' <Predicate = true> <Delay = 3.83> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 149 [4/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr" [fmm_hls_greedy_potential.cpp:251]   --->   Operation 149 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 150 [5/5] (7.30ns)   --->   "%gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_1" [fmm_hls_greedy_potential.cpp:252]   --->   Operation 150 'writeresp' 'gmem2_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 151 [1/1] (7.30ns)   --->   "%write_ln253 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i32 %gmem2_addr_2, i32 4294967295, i4 15" [fmm_hls_greedy_potential.cpp:253]   --->   Operation 151 'write' 'write_ln253' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 152 [1/1] (7.30ns)   --->   "%gmem2_addr_3_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem2_addr_3, i64 1" [fmm_hls_greedy_potential.cpp:254]   --->   Operation 152 'writereq' 'gmem2_addr_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 153 [1/1] (2.64ns)   --->   "%add_ln255 = add i64 %debug_dram_read, i64 16" [fmm_hls_greedy_potential.cpp:255]   --->   Operation 153 'add' 'add_ln255' <Predicate = true> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln255, i32 2, i32 63" [fmm_hls_greedy_potential.cpp:255]   --->   Operation 154 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln255 = sext i62 %trunc_ln8" [fmm_hls_greedy_potential.cpp:255]   --->   Operation 155 'sext' 'sext_ln255' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%gmem2_addr_4 = getelementptr i32 %gmem2, i64 %sext_ln255" [fmm_hls_greedy_potential.cpp:255]   --->   Operation 156 'getelementptr' 'gmem2_addr_4' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 157 [3/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr" [fmm_hls_greedy_potential.cpp:251]   --->   Operation 157 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 158 [4/5] (7.30ns)   --->   "%gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_1" [fmm_hls_greedy_potential.cpp:252]   --->   Operation 158 'writeresp' 'gmem2_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 159 [5/5] (7.30ns)   --->   "%gmem2_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_2" [fmm_hls_greedy_potential.cpp:253]   --->   Operation 159 'writeresp' 'gmem2_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 160 [1/1] (7.30ns)   --->   "%write_ln254 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i32 %gmem2_addr_3, i32 0, i4 15" [fmm_hls_greedy_potential.cpp:254]   --->   Operation 160 'write' 'write_ln254' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 161 [1/1] (7.30ns)   --->   "%gmem2_addr_4_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem2_addr_4, i64 1" [fmm_hls_greedy_potential.cpp:255]   --->   Operation 161 'writereq' 'gmem2_addr_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 162 [2/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr" [fmm_hls_greedy_potential.cpp:251]   --->   Operation 162 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 163 [3/5] (7.30ns)   --->   "%gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_1" [fmm_hls_greedy_potential.cpp:252]   --->   Operation 163 'writeresp' 'gmem2_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 164 [4/5] (7.30ns)   --->   "%gmem2_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_2" [fmm_hls_greedy_potential.cpp:253]   --->   Operation 164 'writeresp' 'gmem2_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 165 [5/5] (7.30ns)   --->   "%gmem2_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_3" [fmm_hls_greedy_potential.cpp:254]   --->   Operation 165 'writeresp' 'gmem2_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%s_1_loc_load = load i32 %s_1_loc"   --->   Operation 166 'load' 's_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (7.30ns)   --->   "%write_ln255 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i32 %gmem2_addr_4, i32 %s_1_loc_load, i4 15" [fmm_hls_greedy_potential.cpp:255]   --->   Operation 167 'write' 'write_ln255' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 168 [1/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr" [fmm_hls_greedy_potential.cpp:251]   --->   Operation 168 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 169 [2/5] (7.30ns)   --->   "%gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_1" [fmm_hls_greedy_potential.cpp:252]   --->   Operation 169 'writeresp' 'gmem2_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 170 [3/5] (7.30ns)   --->   "%gmem2_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_2" [fmm_hls_greedy_potential.cpp:253]   --->   Operation 170 'writeresp' 'gmem2_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 171 [4/5] (7.30ns)   --->   "%gmem2_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_3" [fmm_hls_greedy_potential.cpp:254]   --->   Operation 171 'writeresp' 'gmem2_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 172 [5/5] (7.30ns)   --->   "%gmem2_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_4" [fmm_hls_greedy_potential.cpp:255]   --->   Operation 172 'writeresp' 'gmem2_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 173 [1/5] (7.30ns)   --->   "%gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_1" [fmm_hls_greedy_potential.cpp:252]   --->   Operation 173 'writeresp' 'gmem2_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 174 [2/5] (7.30ns)   --->   "%gmem2_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_2" [fmm_hls_greedy_potential.cpp:253]   --->   Operation 174 'writeresp' 'gmem2_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 175 [3/5] (7.30ns)   --->   "%gmem2_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_3" [fmm_hls_greedy_potential.cpp:254]   --->   Operation 175 'writeresp' 'gmem2_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 176 [4/5] (7.30ns)   --->   "%gmem2_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_4" [fmm_hls_greedy_potential.cpp:255]   --->   Operation 176 'writeresp' 'gmem2_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 177 [1/5] (7.30ns)   --->   "%gmem2_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_2" [fmm_hls_greedy_potential.cpp:253]   --->   Operation 177 'writeresp' 'gmem2_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 178 [2/5] (7.30ns)   --->   "%gmem2_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_3" [fmm_hls_greedy_potential.cpp:254]   --->   Operation 178 'writeresp' 'gmem2_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 179 [3/5] (7.30ns)   --->   "%gmem2_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_4" [fmm_hls_greedy_potential.cpp:255]   --->   Operation 179 'writeresp' 'gmem2_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 180 [1/5] (7.30ns)   --->   "%gmem2_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_3" [fmm_hls_greedy_potential.cpp:254]   --->   Operation 180 'writeresp' 'gmem2_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 181 [2/5] (7.30ns)   --->   "%gmem2_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_4" [fmm_hls_greedy_potential.cpp:255]   --->   Operation 181 'writeresp' 'gmem2_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 182 [1/5] (7.30ns)   --->   "%gmem2_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_4" [fmm_hls_greedy_potential.cpp:255]   --->   Operation 182 'writeresp' 'gmem2_addr_4_resp' <Predicate = (!icmp_ln249)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 183 [1/1] (1.14ns)   --->   "%br_ln257 = br void %VITIS_LOOP_260_1.i" [fmm_hls_greedy_potential.cpp:257]   --->   Operation 183 'br' 'br_ln257' <Predicate = (!icmp_ln249)> <Delay = 1.14>
ST_14 : Operation 184 [1/1] (0.00ns)   --->   "%rec_idx = phi i1 1, void %if.then.i, i1 0, void %entry"   --->   Operation 184 'phi' 'rec_idx' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 185 [1/1] (0.00ns)   --->   "%iter = alloca i32 1" [fmm_hls_greedy_potential.cpp:259]   --->   Operation 185 'alloca' 'iter' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 186 [1/1] (0.00ns)   --->   "%rec_idx_1 = alloca i32 1" [fmm_hls_greedy_potential.cpp:246]   --->   Operation 186 'alloca' 'rec_idx_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln246 = zext i1 %rec_idx" [fmm_hls_greedy_potential.cpp:246]   --->   Operation 187 'zext' 'zext_ln246' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 188 [1/1] (1.91ns)   --->   "%cmp2_i140_i_i = icmp_ne  i32 %k2_read, i32 0"   --->   Operation 188 'icmp' 'cmp2_i140_i_i' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 189 [1/1] (0.00ns)   --->   "%M_t_capacity_load = load i32 %M_t_capacity"   --->   Operation 189 'load' 'M_t_capacity_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 190 [1/1] (1.91ns)   --->   "%empty_45 = icmp_sgt  i32 %cols_non_t, i32 0" [fmm_hls_greedy_potential.cpp:102->fmm_hls_greedy_potential.cpp:255]   --->   Operation 190 'icmp' 'empty_45' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 191 [1/1] (0.62ns)   --->   "%smax3 = select i1 %empty_45, i31 %trunc_ln249, i31 0" [fmm_hls_greedy_potential.cpp:102->fmm_hls_greedy_potential.cpp:255]   --->   Operation 191 'select' 'smax3' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln260 = zext i31 %smax3" [fmm_hls_greedy_potential.cpp:260]   --->   Operation 192 'zext' 'zext_ln260' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 193 [1/1] (1.14ns)   --->   "%store_ln246 = store i32 %zext_ln246, i32 %rec_idx_1" [fmm_hls_greedy_potential.cpp:246]   --->   Operation 193 'store' 'store_ln246' <Predicate = true> <Delay = 1.14>
ST_14 : Operation 194 [1/1] (1.14ns)   --->   "%store_ln259 = store i32 1, i32 %iter" [fmm_hls_greedy_potential.cpp:259]   --->   Operation 194 'store' 'store_ln259' <Predicate = true> <Delay = 1.14>
ST_14 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln260 = br void %while.body.i" [fmm_hls_greedy_potential.cpp:260]   --->   Operation 195 'br' 'br_ln260' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 1.91>
ST_15 : Operation 196 [1/1] (0.00ns)   --->   "%specloopname_ln260 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [fmm_hls_greedy_potential.cpp:260]   --->   Operation 196 'specloopname' 'specloopname_ln260' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 197 [1/1] (0.00ns)   --->   "%M_t_load_1 = load i32 %M_t" [fmm_hls_greedy_potential.cpp:223->fmm_hls_greedy_potential.cpp:262]   --->   Operation 197 'load' 'M_t_load_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 198 [1/1] (1.91ns)   --->   "%R = add i32 %M_t_load_1, i32 %M_rows_load" [fmm_hls_greedy_potential.cpp:223->fmm_hls_greedy_potential.cpp:262]   --->   Operation 198 'add' 'R' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln224 = sext i32 %R" [fmm_hls_greedy_potential.cpp:224->fmm_hls_greedy_potential.cpp:262]   --->   Operation 199 'sext' 'sext_ln224' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 200 [1/1] (1.14ns)   --->   "%br_ln224 = br void %for.body.i61.i" [fmm_hls_greedy_potential.cpp:224->fmm_hls_greedy_potential.cpp:262]   --->   Operation 200 'br' 'br_ln224' <Predicate = true> <Delay = 1.14>

State 16 <SV = 15> <Delay = 6.09>
ST_16 : Operation 201 [1/1] (0.00ns)   --->   "%M_t_load_2_i = phi i32 %M_t_load_1, void %while.body.i, i32 %M_t_load_4_i, void %for.cond.cleanup4.i.i" [fmm_hls_greedy_potential.cpp:223->fmm_hls_greedy_potential.cpp:262]   --->   Operation 201 'phi' 'M_t_load_2_i' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 202 [1/1] (0.00ns)   --->   "%i = phi i31 0, void %while.body.i, i31 %add_ln225, void %for.cond.cleanup4.i.i" [fmm_hls_greedy_potential.cpp:225->fmm_hls_greedy_potential.cpp:262]   --->   Operation 202 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 203 [1/1] (0.00ns)   --->   "%indvars_iv357_i = phi i32 1, void %while.body.i, i32 %add_ln224, void %for.cond.cleanup4.i.i" [fmm_hls_greedy_potential.cpp:224->fmm_hls_greedy_potential.cpp:262]   --->   Operation 203 'phi' 'indvars_iv357_i' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 204 [1/1] (0.00ns)   --->   "%best_score = phi i32 0, void %while.body.i, i32 %best_score_1, void %for.cond.cleanup4.i.i"   --->   Operation 204 'phi' 'best_score' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 205 [1/1] (0.00ns)   --->   "%sign = phi i32 0, void %while.body.i, i32 %sign_1, void %for.cond.cleanup4.i.i"   --->   Operation 205 'phi' 'sign' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 206 [1/1] (0.00ns)   --->   "%r2 = phi i32 0, void %while.body.i, i32 %r2_1, void %for.cond.cleanup4.i.i"   --->   Operation 206 'phi' 'r2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 207 [1/1] (0.00ns)   --->   "%r1 = phi i32 0, void %while.body.i, i32 %r1_1, void %for.cond.cleanup4.i.i"   --->   Operation 207 'phi' 'r1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln225_1 = zext i31 %i" [fmm_hls_greedy_potential.cpp:225->fmm_hls_greedy_potential.cpp:262]   --->   Operation 208 'zext' 'zext_ln225_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 209 [1/1] (1.91ns)   --->   "%icmp_ln225 = icmp_slt  i32 %zext_ln225_1, i32 %R" [fmm_hls_greedy_potential.cpp:225->fmm_hls_greedy_potential.cpp:262]   --->   Operation 209 'icmp' 'icmp_ln225' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 210 [1/1] (1.89ns)   --->   "%add_ln225 = add i31 %i, i31 1" [fmm_hls_greedy_potential.cpp:225->fmm_hls_greedy_potential.cpp:262]   --->   Operation 210 'add' 'add_ln225' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln224 = br i1 %icmp_ln225, void %_ZL14find_best_moveR6MatrixRiS1_S1_ii.exit.i, void %for.body.i61.split.i" [fmm_hls_greedy_potential.cpp:224->fmm_hls_greedy_potential.cpp:262]   --->   Operation 211 'br' 'br_ln224' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln225 = zext i32 %indvars_iv357_i" [fmm_hls_greedy_potential.cpp:225->fmm_hls_greedy_potential.cpp:262]   --->   Operation 212 'zext' 'zext_ln225' <Predicate = (icmp_ln225)> <Delay = 0.00>
ST_16 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln118 = trunc i31 %i" [fmm_hls_greedy_potential.cpp:118->fmm_hls_greedy_potential.cpp:228->fmm_hls_greedy_potential.cpp:262]   --->   Operation 213 'trunc' 'trunc_ln118' <Predicate = (icmp_ln225)> <Delay = 0.00>
ST_16 : Operation 214 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i27.i8, i27 %trunc_ln118, i8 0" [fmm_hls_greedy_potential.cpp:118->fmm_hls_greedy_potential.cpp:228->fmm_hls_greedy_potential.cpp:262]   --->   Operation 214 'bitconcatenate' 'p_shl' <Predicate = (icmp_ln225)> <Delay = 0.00>
ST_16 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln118_1 = trunc i31 %i" [fmm_hls_greedy_potential.cpp:118->fmm_hls_greedy_potential.cpp:228->fmm_hls_greedy_potential.cpp:262]   --->   Operation 215 'trunc' 'trunc_ln118_1' <Predicate = (icmp_ln225)> <Delay = 0.00>
ST_16 : Operation 216 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i29.i6, i29 %trunc_ln118_1, i6 0" [fmm_hls_greedy_potential.cpp:118->fmm_hls_greedy_potential.cpp:228->fmm_hls_greedy_potential.cpp:262]   --->   Operation 216 'bitconcatenate' 'p_shl7' <Predicate = (icmp_ln225)> <Delay = 0.00>
ST_16 : Operation 217 [1/1] (2.02ns)   --->   "%add_ln118 = add i35 %p_shl, i35 %p_shl7" [fmm_hls_greedy_potential.cpp:118->fmm_hls_greedy_potential.cpp:228->fmm_hls_greedy_potential.cpp:262]   --->   Operation 217 'add' 'add_ln118' <Predicate = (icmp_ln225)> <Delay = 2.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln118_2 = trunc i35 %add_ln118" [fmm_hls_greedy_potential.cpp:118->fmm_hls_greedy_potential.cpp:228->fmm_hls_greedy_potential.cpp:262]   --->   Operation 218 'trunc' 'trunc_ln118_2' <Predicate = (icmp_ln225)> <Delay = 0.00>
ST_16 : Operation 219 [1/1] (0.00ns)   --->   "%specloopname_ln224 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [fmm_hls_greedy_potential.cpp:224->fmm_hls_greedy_potential.cpp:262]   --->   Operation 219 'specloopname' 'specloopname_ln224' <Predicate = (icmp_ln225)> <Delay = 0.00>
ST_16 : Operation 220 [1/1] (1.14ns)   --->   "%br_ln225 = br void %for.body5.i.i" [fmm_hls_greedy_potential.cpp:225->fmm_hls_greedy_potential.cpp:262]   --->   Operation 220 'br' 'br_ln225' <Predicate = (icmp_ln225)> <Delay = 1.14>
ST_16 : Operation 221 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %best_score, i32 1, i32 31" [fmm_hls_greedy_potential.cpp:263]   --->   Operation 221 'partselect' 'tmp' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_16 : Operation 222 [1/1] (1.89ns)   --->   "%icmp_ln263 = icmp_slt  i31 %tmp, i31 1" [fmm_hls_greedy_potential.cpp:263]   --->   Operation 222 'icmp' 'icmp_ln263' <Predicate = (!icmp_ln225)> <Delay = 1.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln263 = br i1 %icmp_ln263, void %if.end10.i, void %greedy_potential_reduce_with_debug.exit" [fmm_hls_greedy_potential.cpp:263]   --->   Operation 223 'br' 'br_ln263' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_16 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i32 %M_t_load_2_i" [fmm_hls_greedy_potential.cpp:130->fmm_hls_greedy_potential.cpp:264]   --->   Operation 224 'trunc' 'trunc_ln130' <Predicate = (!icmp_ln225 & !icmp_ln263)> <Delay = 0.00>
ST_16 : Operation 225 [1/1] (1.91ns)   --->   "%icmp_ln130 = icmp_slt  i32 %M_t_load_2_i, i32 %M_t_capacity_load" [fmm_hls_greedy_potential.cpp:130->fmm_hls_greedy_potential.cpp:264]   --->   Operation 225 'icmp' 'icmp_ln130' <Predicate = (!icmp_ln225 & !icmp_ln263)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 226 [1/1] (1.14ns)   --->   "%br_ln130 = br i1 %icmp_ln130, void %_ZL14reduction_moveR6Matrixiii.exit.i, void %if.end.i.i" [fmm_hls_greedy_potential.cpp:130->fmm_hls_greedy_potential.cpp:264]   --->   Operation 226 'br' 'br_ln130' <Predicate = (!icmp_ln225 & !icmp_ln263)> <Delay = 1.14>
ST_16 : Operation 227 [1/1] (1.91ns)   --->   "%new_col_3 = add i32 %cols_non_t, i32 %M_t_load_2_i" [fmm_hls_greedy_potential.cpp:131->fmm_hls_greedy_potential.cpp:264]   --->   Operation 227 'add' 'new_col_3' <Predicate = (!icmp_ln225 & !icmp_ln263 & icmp_ln130)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln133 = trunc i32 %r1" [fmm_hls_greedy_potential.cpp:133->fmm_hls_greedy_potential.cpp:264]   --->   Operation 228 'trunc' 'trunc_ln133' <Predicate = (!icmp_ln225 & !icmp_ln263 & icmp_ln130)> <Delay = 0.00>
ST_16 : Operation 229 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i27.i8, i27 %trunc_ln133, i8 0" [fmm_hls_greedy_potential.cpp:133->fmm_hls_greedy_potential.cpp:264]   --->   Operation 229 'bitconcatenate' 'p_shl8' <Predicate = (!icmp_ln225 & !icmp_ln263 & icmp_ln130)> <Delay = 0.00>
ST_16 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln133_1 = trunc i32 %r1" [fmm_hls_greedy_potential.cpp:133->fmm_hls_greedy_potential.cpp:264]   --->   Operation 230 'trunc' 'trunc_ln133_1' <Predicate = (!icmp_ln225 & !icmp_ln263 & icmp_ln130)> <Delay = 0.00>
ST_16 : Operation 231 [1/1] (0.00ns)   --->   "%p_shl9 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i29.i6, i29 %trunc_ln133_1, i6 0" [fmm_hls_greedy_potential.cpp:133->fmm_hls_greedy_potential.cpp:264]   --->   Operation 231 'bitconcatenate' 'p_shl9' <Predicate = (!icmp_ln225 & !icmp_ln263 & icmp_ln130)> <Delay = 0.00>
ST_16 : Operation 232 [1/1] (2.02ns)   --->   "%add_ln133_3 = add i35 %p_shl8, i35 %p_shl9" [fmm_hls_greedy_potential.cpp:133->fmm_hls_greedy_potential.cpp:264]   --->   Operation 232 'add' 'add_ln133_3' <Predicate = (!icmp_ln225 & !icmp_ln263 & icmp_ln130)> <Delay = 2.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln133_2 = trunc i35 %add_ln133_3" [fmm_hls_greedy_potential.cpp:133->fmm_hls_greedy_potential.cpp:264]   --->   Operation 233 'trunc' 'trunc_ln133_2' <Predicate = (!icmp_ln225 & !icmp_ln263 & icmp_ln130)> <Delay = 0.00>
ST_16 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln133_3 = trunc i32 %new_col_3" [fmm_hls_greedy_potential.cpp:133->fmm_hls_greedy_potential.cpp:264]   --->   Operation 234 'trunc' 'trunc_ln133_3' <Predicate = (!icmp_ln225 & !icmp_ln263 & icmp_ln130)> <Delay = 0.00>
ST_16 : Operation 235 [1/1] (1.65ns)   --->   "%add_ln133 = add i17 %trunc_ln133_2, i17 %trunc_ln133_3" [fmm_hls_greedy_potential.cpp:133->fmm_hls_greedy_potential.cpp:264]   --->   Operation 235 'add' 'add_ln133' <Predicate = (!icmp_ln225 & !icmp_ln263 & icmp_ln130)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i17 %add_ln133" [fmm_hls_greedy_potential.cpp:133->fmm_hls_greedy_potential.cpp:264]   --->   Operation 236 'zext' 'zext_ln133' <Predicate = (!icmp_ln225 & !icmp_ln263 & icmp_ln130)> <Delay = 0.00>
ST_16 : Operation 237 [1/1] (0.00ns)   --->   "%M_e_addr_2 = getelementptr i32 %M_e, i64 0, i64 %zext_ln133" [fmm_hls_greedy_potential.cpp:133->fmm_hls_greedy_potential.cpp:264]   --->   Operation 237 'getelementptr' 'M_e_addr_2' <Predicate = (!icmp_ln225 & !icmp_ln263 & icmp_ln130)> <Delay = 0.00>
ST_16 : Operation 238 [1/1] ( I:2.41ns O:2.41ns )   --->   "%store_ln133 = store i32 1, i17 %M_e_addr_2" [fmm_hls_greedy_potential.cpp:133->fmm_hls_greedy_potential.cpp:264]   --->   Operation 238 'store' 'store_ln133' <Predicate = (!icmp_ln225 & !icmp_ln263 & icmp_ln130)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>

State 17 <SV = 16> <Delay = 2.64>
ST_17 : Operation 239 [1/1] (0.00ns)   --->   "%j = phi i64 %zext_ln225, void %for.body.i61.split.i, i64 %add_ln225_1, void %if.end17.i.i" [fmm_hls_greedy_potential.cpp:225->fmm_hls_greedy_potential.cpp:262]   --->   Operation 239 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 240 [1/1] (2.64ns)   --->   "%icmp_ln225_1 = icmp_eq  i64 %j, i64 %sext_ln224" [fmm_hls_greedy_potential.cpp:225->fmm_hls_greedy_potential.cpp:262]   --->   Operation 240 'icmp' 'icmp_ln225_1' <Predicate = true> <Delay = 2.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.28>
ST_18 : Operation 241 [1/1] (0.00ns)   --->   "%M_t_load_4_i = phi i32 %M_t_load_2_i, void %for.body.i61.split.i, i32 %M_t_load_4_i4, void %if.end17.i.i" [fmm_hls_greedy_potential.cpp:223->fmm_hls_greedy_potential.cpp:262]   --->   Operation 241 'phi' 'M_t_load_4_i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 242 [1/1] (0.00ns)   --->   "%best_score_1 = phi i32 %best_score, void %for.body.i61.split.i, i32 %best_score_5, void %if.end17.i.i"   --->   Operation 242 'phi' 'best_score_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 243 [1/1] (0.00ns)   --->   "%sign_1 = phi i32 %sign, void %for.body.i61.split.i, i32 %sign_5, void %if.end17.i.i"   --->   Operation 243 'phi' 'sign_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 244 [1/1] (0.00ns)   --->   "%r2_1 = phi i32 %r2, void %for.body.i61.split.i, i32 %r2_5, void %if.end17.i.i"   --->   Operation 244 'phi' 'r2_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 245 [1/1] (0.00ns)   --->   "%r1_1 = phi i32 %r1, void %for.body.i61.split.i, i32 %r1_5, void %if.end17.i.i"   --->   Operation 245 'phi' 'r1_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln225 = br i1 %icmp_ln225_1, void %for.body.i.i71.lr.ph.i, void %for.cond.cleanup4.i.i" [fmm_hls_greedy_potential.cpp:225->fmm_hls_greedy_potential.cpp:262]   --->   Operation 246 'br' 'br_ln225' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln225 = trunc i64 %j" [fmm_hls_greedy_potential.cpp:225->fmm_hls_greedy_potential.cpp:262]   --->   Operation 247 'trunc' 'trunc_ln225' <Predicate = (!icmp_ln225_1)> <Delay = 0.00>
ST_18 : Operation 248 [2/2] (5.28ns)   --->   "%call_ln102 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1, i32 %cols_non_t, i17 %trunc_ln118_2, i32 %M_e, i17 %trunc_ln225, i32 %n_loc, i32 %p_loc" [fmm_hls_greedy_potential.cpp:102->fmm_hls_greedy_potential.cpp:255]   --->   Operation 248 'call' 'call_ln102' <Predicate = (!icmp_ln225_1)> <Delay = 5.28> <CoreType = "Generic">   --->   Generic Core
ST_18 : Operation 249 [1/1] (1.91ns)   --->   "%add_ln224 = add i32 %indvars_iv357_i, i32 1" [fmm_hls_greedy_potential.cpp:224->fmm_hls_greedy_potential.cpp:262]   --->   Operation 249 'add' 'add_ln224' <Predicate = (icmp_ln225_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln224 = br void %for.body.i61.i" [fmm_hls_greedy_potential.cpp:224->fmm_hls_greedy_potential.cpp:262]   --->   Operation 250 'br' 'br_ln224' <Predicate = (icmp_ln225_1)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 251 [1/2] (0.00ns)   --->   "%call_ln102 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1, i32 %cols_non_t, i17 %trunc_ln118_2, i32 %M_e, i17 %trunc_ln225, i32 %n_loc, i32 %p_loc" [fmm_hls_greedy_potential.cpp:102->fmm_hls_greedy_potential.cpp:255]   --->   Operation 251 'call' 'call_ln102' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 20 <SV = 19> <Delay = 7.18>
ST_20 : Operation 252 [1/1] (0.00ns)   --->   "%specpipeline_ln226 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [fmm_hls_greedy_potential.cpp:226->fmm_hls_greedy_potential.cpp:262]   --->   Operation 252 'specpipeline' 'specpipeline_ln226' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 253 [1/1] (0.00ns)   --->   "%speclooptripcount_ln261 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 0, i64 0" [fmm_hls_greedy_potential.cpp:261]   --->   Operation 253 'speclooptripcount' 'speclooptripcount_ln261' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 254 [1/1] (0.00ns)   --->   "%specloopname_ln225 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [fmm_hls_greedy_potential.cpp:225->fmm_hls_greedy_potential.cpp:262]   --->   Operation 254 'specloopname' 'specloopname_ln225' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 255 [1/1] (0.00ns)   --->   "%n_loc_load = load i32 %n_loc"   --->   Operation 255 'load' 'n_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 256 [1/1] (0.00ns)   --->   "%p_loc_load = load i32 %p_loc"   --->   Operation 256 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %p_loc_load, i32 1, i32 31" [fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:262]   --->   Operation 257 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 258 [1/1] (1.89ns)   --->   "%icmp_ln229 = icmp_sgt  i31 %tmp_4, i31 0" [fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:262]   --->   Operation 258 'icmp' 'icmp_ln229' <Predicate = true> <Delay = 1.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 259 [1/1] (1.14ns)   --->   "%br_ln229 = br i1 %icmp_ln229, void %if.end9.i.i, void %for.body.i.i81.i.i.preheader" [fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:262]   --->   Operation 259 'br' 'br_ln229' <Predicate = true> <Delay = 1.14>
ST_20 : Operation 260 [2/2] (5.28ns)   --->   "%call_ln102 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13, i32 %cols_non_t, i17 %trunc_ln118_2, i32 %M_e, i17 %trunc_ln225, i32 %p_2_loc" [fmm_hls_greedy_potential.cpp:102->fmm_hls_greedy_potential.cpp:255]   --->   Operation 260 'call' 'call_ln102' <Predicate = (icmp_ln229)> <Delay = 5.28> <CoreType = "Generic">   --->   Generic Core

State 21 <SV = 20> <Delay = 4.20>
ST_21 : Operation 261 [1/2] (4.20ns)   --->   "%call_ln102 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13, i32 %cols_non_t, i17 %trunc_ln118_2, i32 %M_e, i17 %trunc_ln225, i32 %p_2_loc" [fmm_hls_greedy_potential.cpp:102->fmm_hls_greedy_potential.cpp:255]   --->   Operation 261 'call' 'call_ln102' <Predicate = true> <Delay = 4.20> <CoreType = "Generic">   --->   Generic Core

State 22 <SV = 21> <Delay = 6.21>
ST_22 : Operation 262 [1/1] (0.00ns)   --->   "%p_2_loc_load = load i32 %p_2_loc"   --->   Operation 262 'load' 'p_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %p_2_loc_load, i32 1, i32 31" [fmm_hls_greedy_potential.cpp:209->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 263 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 264 [1/1] (1.89ns)   --->   "%icmp_ln209 = icmp_slt  i31 %tmp_7, i31 1" [fmm_hls_greedy_potential.cpp:209->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 264 'icmp' 'icmp_ln209' <Predicate = true> <Delay = 1.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 265 [1/1] (1.17ns)   --->   "%br_ln209 = br i1 %icmp_ln209, void %if.end.i141.i.i, void %_ZL30compute_greedy_potential_scoreR6Matrixiiiii.exit485.i.i" [fmm_hls_greedy_potential.cpp:209->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 265 'br' 'br_ln209' <Predicate = true> <Delay = 1.17>
ST_22 : Operation 266 [1/1] (6.21ns)   --->   "%score = mul i32 %p_2_loc_load, i32 %k1_read" [fmm_hls_greedy_potential.cpp:210->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 266 'mul' 'score' <Predicate = (!icmp_ln209)> <Delay = 6.21> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.21> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.98>
ST_23 : Operation 267 [1/1] (1.17ns)   --->   "%br_ln211 = br i1 %cmp2_i140_i_i, void %_ZL30compute_greedy_potential_scoreR6Matrixiiiii.exit485.i.i, void %if.then3.i145.i.i" [fmm_hls_greedy_potential.cpp:211->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 267 'br' 'br_ln211' <Predicate = true> <Delay = 1.17>
ST_23 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln130_1 = trunc i32 %M_t_load_4_i" [fmm_hls_greedy_potential.cpp:130->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 268 'trunc' 'trunc_ln130_1' <Predicate = (cmp2_i140_i_i)> <Delay = 0.00>
ST_23 : Operation 269 [1/1] (1.91ns)   --->   "%icmp_ln130_1 = icmp_slt  i32 %M_t_load_4_i, i32 %M_t_capacity_load" [fmm_hls_greedy_potential.cpp:130->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 269 'icmp' 'icmp_ln130_1' <Predicate = (cmp2_i140_i_i)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 270 [1/1] (1.14ns)   --->   "%br_ln130 = br i1 %icmp_ln130_1, void %_ZL14reduction_moveR6Matrixiii.exit.i220.i.i, void %if.end.i95.i166.i.i" [fmm_hls_greedy_potential.cpp:130->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 270 'br' 'br_ln130' <Predicate = (cmp2_i140_i_i)> <Delay = 1.14>
ST_23 : Operation 271 [1/1] (1.91ns)   --->   "%new_col = add i32 %cols_non_t, i32 %M_t_load_4_i" [fmm_hls_greedy_potential.cpp:131->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 271 'add' 'new_col' <Predicate = (cmp2_i140_i_i & icmp_ln130_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 272 [1/1] (1.62ns)   --->   "%new_row_1 = add i9 %trunc_ln130_1, i9 %trunc_ln249_1" [fmm_hls_greedy_potential.cpp:132->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 272 'add' 'new_row_1' <Predicate = (cmp2_i140_i_i & icmp_ln130_1)> <Delay = 1.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln133_4 = trunc i32 %new_col" [fmm_hls_greedy_potential.cpp:133->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 273 'trunc' 'trunc_ln133_4' <Predicate = (cmp2_i140_i_i & icmp_ln130_1)> <Delay = 0.00>
ST_23 : Operation 274 [1/1] (1.65ns)   --->   "%add_ln133_1 = add i17 %trunc_ln118_2, i17 %trunc_ln133_4" [fmm_hls_greedy_potential.cpp:133->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 274 'add' 'add_ln133_1' <Predicate = (cmp2_i140_i_i & icmp_ln130_1)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln133_1 = zext i17 %add_ln133_1" [fmm_hls_greedy_potential.cpp:133->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 275 'zext' 'zext_ln133_1' <Predicate = (cmp2_i140_i_i & icmp_ln130_1)> <Delay = 0.00>
ST_23 : Operation 276 [1/1] (0.00ns)   --->   "%M_e_addr_11 = getelementptr i32 %M_e, i64 0, i64 %zext_ln133_1" [fmm_hls_greedy_potential.cpp:133->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 276 'getelementptr' 'M_e_addr_11' <Predicate = (cmp2_i140_i_i & icmp_ln130_1)> <Delay = 0.00>
ST_23 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln120 = trunc i64 %j" [fmm_hls_greedy_potential.cpp:120->fmm_hls_greedy_potential.cpp:228->fmm_hls_greedy_potential.cpp:262]   --->   Operation 277 'trunc' 'trunc_ln120' <Predicate = (cmp2_i140_i_i & icmp_ln130_1)> <Delay = 0.00>
ST_23 : Operation 278 [1/1] (0.00ns)   --->   "%p_shl12 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %trunc_ln120, i8 0" [fmm_hls_greedy_potential.cpp:120->fmm_hls_greedy_potential.cpp:228->fmm_hls_greedy_potential.cpp:262]   --->   Operation 278 'bitconcatenate' 'p_shl12' <Predicate = (cmp2_i140_i_i & icmp_ln130_1)> <Delay = 0.00>
ST_23 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln120_3 = trunc i64 %j" [fmm_hls_greedy_potential.cpp:120->fmm_hls_greedy_potential.cpp:228->fmm_hls_greedy_potential.cpp:262]   --->   Operation 279 'trunc' 'trunc_ln120_3' <Predicate = (cmp2_i140_i_i & icmp_ln130_1)> <Delay = 0.00>
ST_23 : Operation 280 [1/1] (0.00ns)   --->   "%p_shl13 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i11.i6, i11 %trunc_ln120_3, i6 0" [fmm_hls_greedy_potential.cpp:120->fmm_hls_greedy_potential.cpp:228->fmm_hls_greedy_potential.cpp:262]   --->   Operation 280 'bitconcatenate' 'p_shl13' <Predicate = (cmp2_i140_i_i & icmp_ln130_1)> <Delay = 0.00>
ST_23 : Operation 281 [1/1] (1.65ns)   --->   "%add_ln120 = add i17 %p_shl12, i17 %p_shl13" [fmm_hls_greedy_potential.cpp:120->fmm_hls_greedy_potential.cpp:228->fmm_hls_greedy_potential.cpp:262]   --->   Operation 281 'add' 'add_ln120' <Predicate = (cmp2_i140_i_i & icmp_ln130_1)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 282 [1/1] (1.65ns)   --->   "%add_ln134_1 = add i17 %add_ln120, i17 %trunc_ln133_4" [fmm_hls_greedy_potential.cpp:134->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 282 'add' 'add_ln134_1' <Predicate = (cmp2_i140_i_i & icmp_ln130_1)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln134_1 = zext i17 %add_ln134_1" [fmm_hls_greedy_potential.cpp:134->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 283 'zext' 'zext_ln134_1' <Predicate = (cmp2_i140_i_i & icmp_ln130_1)> <Delay = 0.00>
ST_23 : Operation 284 [1/1] (0.00ns)   --->   "%M_e_addr = getelementptr i32 %M_e, i64 0, i64 %zext_ln134_1" [fmm_hls_greedy_potential.cpp:134->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 284 'getelementptr' 'M_e_addr' <Predicate = (cmp2_i140_i_i & icmp_ln130_1)> <Delay = 0.00>
ST_23 : Operation 285 [1/1] ( I:2.41ns O:2.41ns )   --->   "%store_ln133 = store i32 1, i17 %M_e_addr_11" [fmm_hls_greedy_potential.cpp:133->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 285 'store' 'store_ln133' <Predicate = (cmp2_i140_i_i & icmp_ln130_1)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_23 : Operation 286 [1/1] ( I:2.41ns O:2.41ns )   --->   "%store_ln134 = store i32 1, i17 %M_e_addr" [fmm_hls_greedy_potential.cpp:134->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 286 'store' 'store_ln134' <Predicate = (cmp2_i140_i_i & icmp_ln130_1)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>

State 24 <SV = 23> <Delay = 5.72>
ST_24 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %new_row_1, i8 0" [fmm_hls_greedy_potential.cpp:145->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 287 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %new_row_1, i6 0" [fmm_hls_greedy_potential.cpp:145->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 288 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln136_1 = zext i15 %tmp_9" [fmm_hls_greedy_potential.cpp:136->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 289 'zext' 'zext_ln136_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 290 [1/1] (1.65ns)   --->   "%add_ln136_1 = add i17 %tmp_8, i17 %zext_ln136_1" [fmm_hls_greedy_potential.cpp:136->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 290 'add' 'add_ln136_1' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 291 [2/2] (4.07ns)   --->   "%call_ln131 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1, i32 %new_col, i17 %trunc_ln118_2, i32 %M_e, i17 %add_ln120, i17 %add_ln136_1" [fmm_hls_greedy_potential.cpp:131->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 291 'call' 'call_ln131' <Predicate = true> <Delay = 4.07> <CoreType = "Generic">   --->   Generic Core

State 25 <SV = 24> <Delay = 4.97>
ST_25 : Operation 292 [1/2] (4.20ns)   --->   "%call_ln131 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1, i32 %new_col, i17 %trunc_ln118_2, i32 %M_e, i17 %add_ln120, i17 %add_ln136_1" [fmm_hls_greedy_potential.cpp:131->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 292 'call' 'call_ln131' <Predicate = (icmp_ln130_1)> <Delay = 4.20> <CoreType = "Generic">   --->   Generic Core
ST_25 : Operation 293 [1/1] (1.91ns)   --->   "%add_ln148_1 = add i32 %M_t_load_4_i, i32 1" [fmm_hls_greedy_potential.cpp:148->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 293 'add' 'add_ln148_1' <Predicate = (icmp_ln130_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 294 [1/1] (1.22ns)   --->   "%store_ln148 = store i32 %add_ln148_1, i32 %M_t" [fmm_hls_greedy_potential.cpp:148->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 294 'store' 'store_ln148' <Predicate = (icmp_ln130_1)> <Delay = 1.22>
ST_25 : Operation 295 [1/1] (1.14ns)   --->   "%br_ln149 = br void %_ZL14reduction_moveR6Matrixiii.exit.i220.i.i" [fmm_hls_greedy_potential.cpp:149->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 295 'br' 'br_ln149' <Predicate = (icmp_ln130_1)> <Delay = 1.14>
ST_25 : Operation 296 [1/1] (0.00ns)   --->   "%empty_46 = phi i32 %add_ln148_1, void %if.end.i95.i166.i.i, i32 %M_t_load_4_i, void %if.then3.i145.i.i" [fmm_hls_greedy_potential.cpp:148->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 296 'phi' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 297 [1/1] (1.91ns)   --->   "%R_1 = add i32 %M_rows_load, i32 %empty_46" [fmm_hls_greedy_potential.cpp:190->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 297 'add' 'R_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln192 = sext i32 %R_1" [fmm_hls_greedy_potential.cpp:192->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 298 'sext' 'sext_ln192' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 299 [1/1] (1.14ns)   --->   "%br_ln192 = br void %for.body.i58.i226.i.i" [fmm_hls_greedy_potential.cpp:192->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 299 'br' 'br_ln192' <Predicate = true> <Delay = 1.14>

State 26 <SV = 25> <Delay = 3.06>
ST_26 : Operation 300 [1/1] (0.00ns)   --->   "%tripcount_iv_in = phi i33 %add_ln192_2, void %for.body.i58.i226.i.split.i, i33 %sext_ln192, void %_ZL14reduction_moveR6Matrixiii.exit.i220.i.i" [fmm_hls_greedy_potential.cpp:192->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 300 'phi' 'tripcount_iv_in' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 301 [1/1] (0.00ns)   --->   "%i_1 = phi i31 %add_ln193, void %for.body.i58.i226.i.split.i, i31 0, void %_ZL14reduction_moveR6Matrixiii.exit.i220.i.i" [fmm_hls_greedy_potential.cpp:193->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 301 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 302 [1/1] (0.00ns)   --->   "%indvars_iv309_i = phi i32 %add_ln192, void %for.body.i58.i226.i.split.i, i32 1, void %_ZL14reduction_moveR6Matrixiii.exit.i220.i.i" [fmm_hls_greedy_potential.cpp:192->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 302 'phi' 'indvars_iv309_i' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 303 [1/1] (0.00ns)   --->   "%s_4 = phi i32 %s_9_loc_load, void %for.body.i58.i226.i.split.i, i32 0, void %_ZL14reduction_moveR6Matrixiii.exit.i220.i.i"   --->   Operation 303 'phi' 's_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 304 [1/1] (1.95ns)   --->   "%add_ln192_2 = add i33 %tripcount_iv_in, i33 8589934591" [fmm_hls_greedy_potential.cpp:192->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 304 'add' 'add_ln192_2' <Predicate = true> <Delay = 1.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln193 = zext i31 %i_1" [fmm_hls_greedy_potential.cpp:193->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 305 'zext' 'zext_ln193' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 306 [1/1] (1.91ns)   --->   "%icmp_ln193 = icmp_slt  i32 %zext_ln193, i32 %R_1" [fmm_hls_greedy_potential.cpp:193->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 306 'icmp' 'icmp_ln193' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 307 [1/1] (1.89ns)   --->   "%add_ln193 = add i31 %i_1, i31 1" [fmm_hls_greedy_potential.cpp:193->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 307 'add' 'add_ln193' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 308 [1/1] (0.00ns)   --->   "%br_ln192 = br i1 %icmp_ln193, void %_ZL15total_potentialRK6Matrix.exit.i317.i.i, void %for.body.i58.i226.i.split.i" [fmm_hls_greedy_potential.cpp:192->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 308 'br' 'br_ln192' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln193 = trunc i32 %indvars_iv309_i" [fmm_hls_greedy_potential.cpp:193->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 309 'trunc' 'trunc_ln193' <Predicate = (icmp_ln193)> <Delay = 0.00>
ST_26 : Operation 310 [1/1] (0.00ns)   --->   "%trunc_ln118_3 = trunc i31 %i_1" [fmm_hls_greedy_potential.cpp:118->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 310 'trunc' 'trunc_ln118_3' <Predicate = (icmp_ln193)> <Delay = 0.00>
ST_26 : Operation 311 [1/1] (0.00ns)   --->   "%p_shl14 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i27.i8, i27 %trunc_ln118_3, i8 0" [fmm_hls_greedy_potential.cpp:118->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 311 'bitconcatenate' 'p_shl14' <Predicate = (icmp_ln193)> <Delay = 0.00>
ST_26 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln118_4 = trunc i31 %i_1" [fmm_hls_greedy_potential.cpp:118->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 312 'trunc' 'trunc_ln118_4' <Predicate = (icmp_ln193)> <Delay = 0.00>
ST_26 : Operation 313 [1/1] (0.00ns)   --->   "%p_shl15 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i29.i6, i29 %trunc_ln118_4, i6 0" [fmm_hls_greedy_potential.cpp:118->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 313 'bitconcatenate' 'p_shl15' <Predicate = (icmp_ln193)> <Delay = 0.00>
ST_26 : Operation 314 [1/1] (2.02ns)   --->   "%add_ln118_1 = add i35 %p_shl14, i35 %p_shl15" [fmm_hls_greedy_potential.cpp:118->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 314 'add' 'add_ln118_1' <Predicate = (icmp_ln193)> <Delay = 2.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 315 [1/1] (0.00ns)   --->   "%trunc_ln118_5 = trunc i35 %add_ln118_1" [fmm_hls_greedy_potential.cpp:118->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 315 'trunc' 'trunc_ln118_5' <Predicate = (icmp_ln193)> <Delay = 0.00>
ST_26 : Operation 316 [1/1] (1.91ns)   --->   "%add_ln192 = add i32 %indvars_iv309_i, i32 1" [fmm_hls_greedy_potential.cpp:192->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 316 'add' 'add_ln192' <Predicate = (icmp_ln193)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 317 [1/1] (1.91ns)   --->   "%icmp_ln153 = icmp_slt  i32 %empty_46, i32 1" [fmm_hls_greedy_potential.cpp:153->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 317 'icmp' 'icmp_ln153' <Predicate = (!icmp_ln193)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 318 [1/1] (1.14ns)   --->   "%br_ln153 = br i1 %icmp_ln153, void %if.end.i9.i325.i.i, void %_ZL19reduction_move_undoR6Matrix.exit.i480.i.i" [fmm_hls_greedy_potential.cpp:153->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 318 'br' 'br_ln153' <Predicate = (!icmp_ln193)> <Delay = 1.14>
ST_26 : Operation 319 [1/1] (1.91ns)   --->   "%t_old = add i32 %empty_46, i32 4294967295" [fmm_hls_greedy_potential.cpp:154->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 319 'add' 't_old' <Predicate = (!icmp_ln193 & !icmp_ln153)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.75>
ST_27 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln192_1 = sext i33 %add_ln192_2" [fmm_hls_greedy_potential.cpp:192->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 320 'sext' 'sext_ln192_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln192 = zext i64 %sext_ln192_1" [fmm_hls_greedy_potential.cpp:192->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 321 'zext' 'zext_ln192' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 322 [3/3] (6.75ns)   --->   "%mul_ln192 = mul i95 %zext_ln192, i95 %zext_ln260" [fmm_hls_greedy_potential.cpp:192->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 322 'mul' 'mul_ln192' <Predicate = true> <Delay = 6.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 6.75> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.75>
ST_28 : Operation 323 [2/3] (6.75ns)   --->   "%mul_ln192 = mul i95 %zext_ln192, i95 %zext_ln260" [fmm_hls_greedy_potential.cpp:192->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 323 'mul' 'mul_ln192' <Predicate = true> <Delay = 6.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 6.75> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.75>
ST_29 : Operation 324 [1/3] (6.75ns)   --->   "%mul_ln192 = mul i95 %zext_ln192, i95 %zext_ln260" [fmm_hls_greedy_potential.cpp:192->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 324 'mul' 'mul_ln192' <Predicate = true> <Delay = 6.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 6.75> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.14>
ST_30 : Operation 325 [2/2] (1.14ns)   --->   "%call_ln193 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1, i31 %trunc_ln193, i32 %s_4, i32 %cols_non_t, i95 %mul_ln192, i17 %trunc_ln118_5, i32 %M_e, i32 %s_9_loc" [fmm_hls_greedy_potential.cpp:193->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 325 'call' 'call_ln193' <Predicate = true> <Delay = 1.14> <CoreType = "Generic">   --->   Generic Core

State 31 <SV = 30> <Delay = 7.73>
ST_31 : Operation 326 [1/2] (7.73ns)   --->   "%call_ln193 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1, i31 %trunc_ln193, i32 %s_4, i32 %cols_non_t, i95 %mul_ln192, i17 %trunc_ln118_5, i32 %M_e, i32 %s_9_loc" [fmm_hls_greedy_potential.cpp:193->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 326 'call' 'call_ln193' <Predicate = true> <Delay = 7.73> <CoreType = "Generic">   --->   Generic Core

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 327 [1/1] (0.00ns)   --->   "%specloopname_ln192 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [fmm_hls_greedy_potential.cpp:192->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 327 'specloopname' 'specloopname_ln192' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 328 [1/1] (0.00ns)   --->   "%s_9_loc_load = load i32 %s_9_loc"   --->   Operation 328 'load' 's_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 329 [1/1] (0.00ns)   --->   "%br_ln192 = br void %for.body.i58.i226.i.i" [fmm_hls_greedy_potential.cpp:192->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 329 'br' 'br_ln192' <Predicate = true> <Delay = 0.00>

State 33 <SV = 26> <Delay = 5.98>
ST_33 : Operation 330 [1/1] (1.91ns)   --->   "%rowt = add i32 %M_rows_load, i32 %t_old" [fmm_hls_greedy_potential.cpp:155->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 330 'add' 'rowt' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 331 [1/1] (1.91ns)   --->   "%colt = add i32 %cols_non_t, i32 %t_old" [fmm_hls_greedy_potential.cpp:156->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 331 'add' 'colt' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln158 = trunc i32 %colt" [fmm_hls_greedy_potential.cpp:158->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 332 'trunc' 'trunc_ln158' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 333 [1/1] (0.00ns)   --->   "%trunc_ln177 = trunc i32 %rowt" [fmm_hls_greedy_potential.cpp:177->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 333 'trunc' 'trunc_ln177' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 334 [1/1] (0.00ns)   --->   "%p_shl16 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i27.i8, i27 %trunc_ln177, i8 0" [fmm_hls_greedy_potential.cpp:177->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 334 'bitconcatenate' 'p_shl16' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 335 [1/1] (0.00ns)   --->   "%trunc_ln177_1 = trunc i32 %rowt" [fmm_hls_greedy_potential.cpp:177->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 335 'trunc' 'trunc_ln177_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 336 [1/1] (0.00ns)   --->   "%p_shl17 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i29.i6, i29 %trunc_ln177_1, i6 0" [fmm_hls_greedy_potential.cpp:177->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 336 'bitconcatenate' 'p_shl17' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 337 [1/1] (2.02ns)   --->   "%add_ln177 = add i35 %p_shl16, i35 %p_shl17" [fmm_hls_greedy_potential.cpp:177->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 337 'add' 'add_ln177' <Predicate = true> <Delay = 2.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 338 [1/1] (0.00ns)   --->   "%trunc_ln177_2 = trunc i35 %add_ln177" [fmm_hls_greedy_potential.cpp:177->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 338 'trunc' 'trunc_ln177_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 339 [2/2] (4.07ns)   --->   "%call_ln155 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1, i32 %rowt, i17 %trunc_ln158, i32 %M_e, i32 %row1_ce_loc" [fmm_hls_greedy_potential.cpp:155->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 339 'call' 'call_ln155' <Predicate = true> <Delay = 4.07> <CoreType = "Generic">   --->   Generic Core

State 34 <SV = 27> <Delay = 5.47>
ST_34 : Operation 340 [1/2] (5.47ns)   --->   "%call_ln155 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1, i32 %rowt, i17 %trunc_ln158, i32 %M_e, i32 %row1_ce_loc" [fmm_hls_greedy_potential.cpp:155->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 340 'call' 'call_ln155' <Predicate = true> <Delay = 5.47> <CoreType = "Generic">   --->   Generic Core

State 35 <SV = 28> <Delay = 4.97>
ST_35 : Operation 341 [1/1] (0.00ns)   --->   "%row1 = load i32 %row1_ce_loc"   --->   Operation 341 'load' 'row1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 342 [1/1] (1.91ns)   --->   "%r = add i32 %rowt, i32 4294967295" [fmm_hls_greedy_potential.cpp:164->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 342 'add' 'r' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 343 [1/1] (1.91ns)   --->   "%icmp_ln164 = icmp_sgt  i32 %r, i32 %row1" [fmm_hls_greedy_potential.cpp:164->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 343 'icmp' 'icmp_ln164' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 344 [1/1] (1.14ns)   --->   "%br_ln164 = br i1 %icmp_ln164, void %cleanup36.i.i388.i.i, void %for.body17.i.i372.i.lr.ph.i" [fmm_hls_greedy_potential.cpp:164->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 344 'br' 'br_ln164' <Predicate = true> <Delay = 1.14>

State 36 <SV = 29> <Delay = 7.23>
ST_36 : Operation 345 [2/2] (7.23ns)   --->   "%call_ln164 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2, i32 %r, i17 %trunc_ln158, i32 %M_e, i32 %row1, i32 %move_type_1_loc, i32 %row2_1_loc" [fmm_hls_greedy_potential.cpp:164->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 345 'call' 'call_ln164' <Predicate = true> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 37 <SV = 30> <Delay = 6.19>
ST_37 : Operation 346 [1/2] (6.19ns)   --->   "%call_ln164 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2, i32 %r, i17 %trunc_ln158, i32 %M_e, i32 %row1, i32 %move_type_1_loc, i32 %row2_1_loc" [fmm_hls_greedy_potential.cpp:164->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 346 'call' 'call_ln164' <Predicate = true> <Delay = 6.19> <CoreType = "Generic">   --->   Generic Core

State 38 <SV = 31> <Delay = 6.19>
ST_38 : Operation 347 [1/1] (0.00ns)   --->   "%move_type_1_loc_load = load i32 %move_type_1_loc"   --->   Operation 347 'load' 'move_type_1_loc_load' <Predicate = (icmp_ln164)> <Delay = 0.00>
ST_38 : Operation 348 [1/1] (0.00ns)   --->   "%row2_1_loc_load = load i32 %row2_1_loc"   --->   Operation 348 'load' 'row2_1_loc_load' <Predicate = (icmp_ln164)> <Delay = 0.00>
ST_38 : Operation 349 [1/1] (1.14ns)   --->   "%br_ln0 = br void %cleanup36.i.i388.i.i"   --->   Operation 349 'br' 'br_ln0' <Predicate = (icmp_ln164)> <Delay = 1.14>
ST_38 : Operation 350 [1/1] (0.00ns)   --->   "%move_type_2 = phi i32 0, void %if.end.i9.i325.i.i, i32 %move_type_1_loc_load, void %for.body17.i.i372.i.lr.ph.i"   --->   Operation 350 'phi' 'move_type_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 351 [1/1] (0.00ns)   --->   "%row2_2 = phi i32 4294967295, void %if.end.i9.i325.i.i, i32 %row2_1_loc_load, void %for.body17.i.i372.i.lr.ph.i"   --->   Operation 351 'phi' 'row2_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 352 [1/1] (0.00ns)   --->   "%trunc_ln157 = trunc i32 %move_type_2" [fmm_hls_greedy_potential.cpp:157->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 352 'trunc' 'trunc_ln157' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node and_ln172)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %row1, i32 31" [fmm_hls_greedy_potential.cpp:172->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 353 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node and_ln172)   --->   "%xor_ln172 = xor i1 %tmp_10, i1 1" [fmm_hls_greedy_potential.cpp:172->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 354 'xor' 'xor_ln172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 355 [1/1] (1.91ns)   --->   "%icmp_ln172 = icmp_sgt  i32 %row2_2, i32 %row1" [fmm_hls_greedy_potential.cpp:172->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 355 'icmp' 'icmp_ln172' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 356 [1/1] (0.71ns) (out node of the LUT)   --->   "%and_ln172 = and i1 %icmp_ln172, i1 %xor_ln172" [fmm_hls_greedy_potential.cpp:172->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 356 'and' 'and_ln172' <Predicate = true> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 357 [1/1] (0.00ns)   --->   "%br_ln172 = br i1 %and_ln172, void %if.then43.i.i395.i.i, void %land.lhs.true40.i.i392.i.i" [fmm_hls_greedy_potential.cpp:172->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 357 'br' 'br_ln172' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 358 [1/1] (1.91ns)   --->   "%empty_47 = icmp_eq  i32 %move_type_2, i32 4294967295"   --->   Operation 358 'icmp' 'empty_47' <Predicate = (and_ln172)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 359 [1/1] (1.91ns)   --->   "%empty_48 = icmp_eq  i32 %move_type_2, i32 1"   --->   Operation 359 'icmp' 'empty_48' <Predicate = (and_ln172)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 360 [1/1] (0.71ns)   --->   "%empty_49 = or i1 %empty_48, i1 %empty_47"   --->   Operation 360 'or' 'empty_49' <Predicate = (and_ln172)> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 361 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %empty_49, void %if.then43.i.i395.i.i, void %if.end44.i.i406.i.i"   --->   Operation 361 'br' 'br_ln0' <Predicate = (and_ln172)> <Delay = 0.00>
ST_38 : Operation 362 [1/1] (1.14ns)   --->   "%br_ln172 = br void %_ZL19reduction_move_undoR6Matrix.exit.i480.i.i" [fmm_hls_greedy_potential.cpp:172->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 362 'br' 'br_ln172' <Predicate = (!empty_49) | (!and_ln172)> <Delay = 1.14>
ST_38 : Operation 363 [1/1] (0.00ns)   --->   "%trunc_ln173 = trunc i32 %row1" [fmm_hls_greedy_potential.cpp:173->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 363 'trunc' 'trunc_ln173' <Predicate = (and_ln172 & empty_49)> <Delay = 0.00>
ST_38 : Operation 364 [1/1] (0.00ns)   --->   "%p_shl18 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i27.i8, i27 %trunc_ln173, i8 0" [fmm_hls_greedy_potential.cpp:173->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 364 'bitconcatenate' 'p_shl18' <Predicate = (and_ln172 & empty_49)> <Delay = 0.00>
ST_38 : Operation 365 [1/1] (0.00ns)   --->   "%trunc_ln173_1 = trunc i32 %row1" [fmm_hls_greedy_potential.cpp:173->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 365 'trunc' 'trunc_ln173_1' <Predicate = (and_ln172 & empty_49)> <Delay = 0.00>
ST_38 : Operation 366 [1/1] (0.00ns)   --->   "%p_shl19 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i29.i6, i29 %trunc_ln173_1, i6 0" [fmm_hls_greedy_potential.cpp:173->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 366 'bitconcatenate' 'p_shl19' <Predicate = (and_ln172 & empty_49)> <Delay = 0.00>
ST_38 : Operation 367 [1/1] (2.02ns)   --->   "%add_ln173_2 = add i35 %p_shl18, i35 %p_shl19" [fmm_hls_greedy_potential.cpp:173->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 367 'add' 'add_ln173_2' <Predicate = (and_ln172 & empty_49)> <Delay = 2.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 368 [1/1] (0.00ns)   --->   "%trunc_ln173_2 = trunc i35 %add_ln173_2" [fmm_hls_greedy_potential.cpp:173->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 368 'trunc' 'trunc_ln173_2' <Predicate = (and_ln172 & empty_49)> <Delay = 0.00>
ST_38 : Operation 369 [1/1] (1.65ns)   --->   "%add_ln173 = add i17 %trunc_ln173_2, i17 %trunc_ln158" [fmm_hls_greedy_potential.cpp:173->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 369 'add' 'add_ln173' <Predicate = (and_ln172 & empty_49)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i17 %add_ln173" [fmm_hls_greedy_potential.cpp:173->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 370 'zext' 'zext_ln173' <Predicate = (and_ln172 & empty_49)> <Delay = 0.00>
ST_38 : Operation 371 [1/1] (0.00ns)   --->   "%M_e_addr_12 = getelementptr i32 %M_e, i64 0, i64 %zext_ln173" [fmm_hls_greedy_potential.cpp:173->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 371 'getelementptr' 'M_e_addr_12' <Predicate = (and_ln172 & empty_49)> <Delay = 0.00>
ST_38 : Operation 372 [1/1] ( I:2.41ns O:2.41ns )   --->   "%store_ln173 = store i32 0, i17 %M_e_addr_12" [fmm_hls_greedy_potential.cpp:173->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 372 'store' 'store_ln173' <Predicate = (and_ln172 & empty_49)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_38 : Operation 373 [1/1] (0.00ns)   --->   "%trunc_ln174 = trunc i32 %row2_2" [fmm_hls_greedy_potential.cpp:174->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 373 'trunc' 'trunc_ln174' <Predicate = (and_ln172 & empty_49)> <Delay = 0.00>
ST_38 : Operation 374 [1/1] (0.00ns)   --->   "%p_shl20 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i27.i8, i27 %trunc_ln174, i8 0" [fmm_hls_greedy_potential.cpp:174->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 374 'bitconcatenate' 'p_shl20' <Predicate = (and_ln172 & empty_49)> <Delay = 0.00>
ST_38 : Operation 375 [1/1] (0.00ns)   --->   "%trunc_ln174_1 = trunc i32 %row2_2" [fmm_hls_greedy_potential.cpp:174->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 375 'trunc' 'trunc_ln174_1' <Predicate = (and_ln172 & empty_49)> <Delay = 0.00>
ST_38 : Operation 376 [1/1] (0.00ns)   --->   "%p_shl21 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i29.i6, i29 %trunc_ln174_1, i6 0" [fmm_hls_greedy_potential.cpp:174->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 376 'bitconcatenate' 'p_shl21' <Predicate = (and_ln172 & empty_49)> <Delay = 0.00>
ST_38 : Operation 377 [1/1] (2.02ns)   --->   "%add_ln174_2 = add i35 %p_shl20, i35 %p_shl21" [fmm_hls_greedy_potential.cpp:174->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 377 'add' 'add_ln174_2' <Predicate = (and_ln172 & empty_49)> <Delay = 2.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 378 [1/1] (0.00ns)   --->   "%trunc_ln174_2 = trunc i35 %add_ln174_2" [fmm_hls_greedy_potential.cpp:174->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 378 'trunc' 'trunc_ln174_2' <Predicate = (and_ln172 & empty_49)> <Delay = 0.00>
ST_38 : Operation 379 [1/1] (1.22ns)   --->   "%store_ln184 = store i32 %t_old, i32 %M_t" [fmm_hls_greedy_potential.cpp:184->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 379 'store' 'store_ln184' <Predicate = (and_ln172 & empty_49)> <Delay = 1.22>

State 39 <SV = 32> <Delay = 4.07>
ST_39 : Operation 380 [1/1] (1.65ns)   --->   "%add_ln174 = add i17 %trunc_ln174_2, i17 %trunc_ln158" [fmm_hls_greedy_potential.cpp:174->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 380 'add' 'add_ln174' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i17 %add_ln174" [fmm_hls_greedy_potential.cpp:174->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 381 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 382 [1/1] (0.00ns)   --->   "%M_e_addr_13 = getelementptr i32 %M_e, i64 0, i64 %zext_ln174" [fmm_hls_greedy_potential.cpp:174->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 382 'getelementptr' 'M_e_addr_13' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 383 [1/1] ( I:2.41ns O:2.41ns )   --->   "%store_ln174 = store i32 0, i17 %M_e_addr_13" [fmm_hls_greedy_potential.cpp:174->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 383 'store' 'store_ln174' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>

State 40 <SV = 33> <Delay = 4.07>
ST_40 : Operation 384 [2/2] (4.07ns)   --->   "%call_ln157 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3, i2 %trunc_ln157, i32 %colt, i17 %trunc_ln177_2, i32 %M_e, i17 %trunc_ln173_2, i17 %trunc_ln174_2" [fmm_hls_greedy_potential.cpp:157->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 384 'call' 'call_ln157' <Predicate = true> <Delay = 4.07> <CoreType = "Generic">   --->   Generic Core

State 41 <SV = 34> <Delay = 6.21>
ST_41 : Operation 385 [1/2] (0.00ns)   --->   "%call_ln157 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3, i2 %trunc_ln157, i32 %colt, i17 %trunc_ln177_2, i32 %M_e, i17 %trunc_ln173_2, i17 %trunc_ln174_2" [fmm_hls_greedy_potential.cpp:157->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 385 'call' 'call_ln157' <Predicate = (!icmp_ln153 & and_ln172 & empty_49)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_41 : Operation 386 [1/1] (1.14ns)   --->   "%br_ln185 = br void %_ZL19reduction_move_undoR6Matrix.exit.i480.i.i" [fmm_hls_greedy_potential.cpp:185->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 386 'br' 'br_ln185' <Predicate = (!icmp_ln153 & and_ln172 & empty_49)> <Delay = 1.14>
ST_41 : Operation 387 [1/1] (6.21ns)   --->   "%mul_ln215 = mul i32 %s_4, i32 %k2_read" [fmm_hls_greedy_potential.cpp:215->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 387 'mul' 'mul_ln215' <Predicate = true> <Delay = 6.21> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.21> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 35> <Delay = 1.91>
ST_42 : Operation 388 [1/1] (0.00ns)   --->   "%M_t_load_4_i8 = phi i32 %empty_46, void %_ZL15total_potentialRK6Matrix.exit.i317.i.i, i32 %t_old, void %if.end44.i.i406.i.i, i32 %empty_46, void %if.then43.i.i395.i.i"   --->   Operation 388 'phi' 'M_t_load_4_i8' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 389 [1/1] (1.91ns)   --->   "%score_1 = add i32 %mul_ln215, i32 %score" [fmm_hls_greedy_potential.cpp:215->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 389 'add' 'score_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 390 [1/1] (1.17ns)   --->   "%br_ln216 = br void %_ZL30compute_greedy_potential_scoreR6Matrixiiiii.exit485.i.i" [fmm_hls_greedy_potential.cpp:216->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 390 'br' 'br_ln216' <Predicate = true> <Delay = 1.17>

State 43 <SV = 36> <Delay = 3.71>
ST_43 : Operation 391 [1/1] (0.00ns)   --->   "%M_t_load_4_i7 = phi i32 %M_t_load_4_i8, void %_ZL19reduction_move_undoR6Matrix.exit.i480.i.i, i32 %M_t_load_4_i, void %for.body.i.i81.i.i.preheader, i32 %M_t_load_4_i, void %if.end.i141.i.i" [fmm_hls_greedy_potential.cpp:148->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 391 'phi' 'M_t_load_4_i7' <Predicate = (icmp_ln229)> <Delay = 0.00>
ST_43 : Operation 392 [1/1] (0.00ns)   --->   "%s_10 = phi i32 %score_1, void %_ZL19reduction_move_undoR6Matrix.exit.i480.i.i, i32 0, void %for.body.i.i81.i.i.preheader, i32 %score, void %if.end.i141.i.i"   --->   Operation 392 'phi' 's_10' <Predicate = (icmp_ln229)> <Delay = 0.00>
ST_43 : Operation 393 [1/1] (1.91ns)   --->   "%icmp_ln231 = icmp_sgt  i32 %s_10, i32 %best_score_1" [fmm_hls_greedy_potential.cpp:231->fmm_hls_greedy_potential.cpp:262]   --->   Operation 393 'icmp' 'icmp_ln231' <Predicate = (icmp_ln229)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 394 [1/1] (0.65ns)   --->   "%r1_2 = select i1 %icmp_ln231, i32 %zext_ln225_1, i32 %r1_1" [fmm_hls_greedy_potential.cpp:231->fmm_hls_greedy_potential.cpp:262]   --->   Operation 394 'select' 'r1_2' <Predicate = (icmp_ln229)> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 395 [1/1] (0.00ns)   --->   "%trunc_ln231 = trunc i64 %j" [fmm_hls_greedy_potential.cpp:231->fmm_hls_greedy_potential.cpp:262]   --->   Operation 395 'trunc' 'trunc_ln231' <Predicate = (icmp_ln229)> <Delay = 0.00>
ST_43 : Operation 396 [1/1] (0.65ns)   --->   "%r2_2 = select i1 %icmp_ln231, i32 %trunc_ln231, i32 %r2_1" [fmm_hls_greedy_potential.cpp:231->fmm_hls_greedy_potential.cpp:262]   --->   Operation 396 'select' 'r2_2' <Predicate = (icmp_ln229)> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 397 [1/1] (0.65ns)   --->   "%sign_2 = select i1 %icmp_ln231, i32 1, i32 %sign_1" [fmm_hls_greedy_potential.cpp:231->fmm_hls_greedy_potential.cpp:262]   --->   Operation 397 'select' 'sign_2' <Predicate = (icmp_ln229)> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 398 [1/1] (0.65ns)   --->   "%best_score_2 = select i1 %icmp_ln231, i32 %s_10, i32 %best_score_1" [fmm_hls_greedy_potential.cpp:231->fmm_hls_greedy_potential.cpp:262]   --->   Operation 398 'select' 'best_score_2' <Predicate = (icmp_ln229)> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 399 [1/1] (1.14ns)   --->   "%br_ln232 = br void %if.end9.i.i" [fmm_hls_greedy_potential.cpp:232->fmm_hls_greedy_potential.cpp:262]   --->   Operation 399 'br' 'br_ln232' <Predicate = (icmp_ln229)> <Delay = 1.14>
ST_43 : Operation 400 [1/1] (0.00ns)   --->   "%M_t_load_6_i = phi i32 %M_t_load_4_i7, void %_ZL30compute_greedy_potential_scoreR6Matrixiiiii.exit485.i.i, i32 %M_t_load_4_i, void %for.body.i.i71.lr.ph.i" [fmm_hls_greedy_potential.cpp:148->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 400 'phi' 'M_t_load_6_i' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 401 [1/1] (0.00ns)   --->   "%r1_3 = phi i32 %r1_2, void %_ZL30compute_greedy_potential_scoreR6Matrixiiiii.exit485.i.i, i32 %r1_1, void %for.body.i.i71.lr.ph.i"   --->   Operation 401 'phi' 'r1_3' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 402 [1/1] (0.00ns)   --->   "%r2_3 = phi i32 %r2_2, void %_ZL30compute_greedy_potential_scoreR6Matrixiiiii.exit485.i.i, i32 %r2_1, void %for.body.i.i71.lr.ph.i"   --->   Operation 402 'phi' 'r2_3' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 403 [1/1] (0.00ns)   --->   "%sign_3 = phi i32 %sign_2, void %_ZL30compute_greedy_potential_scoreR6Matrixiiiii.exit485.i.i, i32 %sign_1, void %for.body.i.i71.lr.ph.i"   --->   Operation 403 'phi' 'sign_3' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 404 [1/1] (0.00ns)   --->   "%best_score_3 = phi i32 %best_score_2, void %_ZL30compute_greedy_potential_scoreR6Matrixiiiii.exit485.i.i, i32 %best_score_1, void %for.body.i.i71.lr.ph.i"   --->   Operation 404 'phi' 'best_score_3' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %n_loc_load, i32 1, i32 31" [fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:262]   --->   Operation 405 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 406 [1/1] (1.89ns)   --->   "%icmp_ln233 = icmp_sgt  i31 %tmp_11, i31 0" [fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:262]   --->   Operation 406 'icmp' 'icmp_ln233' <Predicate = true> <Delay = 1.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 407 [1/1] (1.14ns)   --->   "%br_ln233 = br i1 %icmp_ln233, void %if.end17.i.i, void %for.body.i.i.i.i.preheader" [fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:262]   --->   Operation 407 'br' 'br_ln233' <Predicate = true> <Delay = 1.14>

State 44 <SV = 37> <Delay = 5.28>
ST_44 : Operation 408 [2/2] (5.28ns)   --->   "%call_ln102 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14, i32 %cols_non_t, i17 %trunc_ln118_2, i32 %M_e, i17 %trunc_ln225, i32 %n_6_loc" [fmm_hls_greedy_potential.cpp:102->fmm_hls_greedy_potential.cpp:255]   --->   Operation 408 'call' 'call_ln102' <Predicate = true> <Delay = 5.28> <CoreType = "Generic">   --->   Generic Core

State 45 <SV = 38> <Delay = 0.00>
ST_45 : Operation 409 [1/2] (0.00ns)   --->   "%call_ln102 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14, i32 %cols_non_t, i17 %trunc_ln118_2, i32 %M_e, i17 %trunc_ln225, i32 %n_6_loc" [fmm_hls_greedy_potential.cpp:102->fmm_hls_greedy_potential.cpp:255]   --->   Operation 409 'call' 'call_ln102' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 46 <SV = 39> <Delay = 6.21>
ST_46 : Operation 410 [1/1] (0.00ns)   --->   "%n_6_loc_load = load i32 %n_6_loc"   --->   Operation 410 'load' 'n_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %n_6_loc_load, i32 1, i32 31" [fmm_hls_greedy_potential.cpp:209->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 411 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 412 [1/1] (1.89ns)   --->   "%icmp_ln209_1 = icmp_slt  i31 %tmp_12, i31 1" [fmm_hls_greedy_potential.cpp:209->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 412 'icmp' 'icmp_ln209_1' <Predicate = true> <Delay = 1.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 413 [1/1] (1.17ns)   --->   "%br_ln209 = br i1 %icmp_ln209_1, void %if.end.i11.i.i, void %_ZL30compute_greedy_potential_scoreR6Matrixiiiii.exit.i.i" [fmm_hls_greedy_potential.cpp:209->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 413 'br' 'br_ln209' <Predicate = true> <Delay = 1.17>
ST_46 : Operation 414 [1/1] (6.21ns)   --->   "%score_2 = mul i32 %n_6_loc_load, i32 %k1_read" [fmm_hls_greedy_potential.cpp:210->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 414 'mul' 'score_2' <Predicate = (!icmp_ln209_1)> <Delay = 6.21> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.21> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 40> <Delay = 5.98>
ST_47 : Operation 415 [1/1] (1.17ns)   --->   "%br_ln211 = br i1 %cmp2_i140_i_i, void %_ZL30compute_greedy_potential_scoreR6Matrixiiiii.exit.i.i, void %if.then3.i.i.i" [fmm_hls_greedy_potential.cpp:211->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 415 'br' 'br_ln211' <Predicate = true> <Delay = 1.17>
ST_47 : Operation 416 [1/1] (0.00ns)   --->   "%trunc_ln130_2 = trunc i32 %M_t_load_6_i" [fmm_hls_greedy_potential.cpp:130->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 416 'trunc' 'trunc_ln130_2' <Predicate = (cmp2_i140_i_i)> <Delay = 0.00>
ST_47 : Operation 417 [1/1] (1.91ns)   --->   "%icmp_ln130_2 = icmp_slt  i32 %M_t_load_6_i, i32 %M_t_capacity_load" [fmm_hls_greedy_potential.cpp:130->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 417 'icmp' 'icmp_ln130_2' <Predicate = (cmp2_i140_i_i)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 418 [1/1] (1.14ns)   --->   "%br_ln130 = br i1 %icmp_ln130_2, void %_ZL14reduction_moveR6Matrixiii.exit.i.i.i, void %if.end.i95.i.i.i" [fmm_hls_greedy_potential.cpp:130->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 418 'br' 'br_ln130' <Predicate = (cmp2_i140_i_i)> <Delay = 1.14>
ST_47 : Operation 419 [1/1] (1.91ns)   --->   "%new_col_2 = add i32 %cols_non_t, i32 %M_t_load_6_i" [fmm_hls_greedy_potential.cpp:131->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 419 'add' 'new_col_2' <Predicate = (cmp2_i140_i_i & icmp_ln130_2)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 420 [1/1] (1.62ns)   --->   "%new_row_2 = add i9 %trunc_ln130_2, i9 %trunc_ln249_1" [fmm_hls_greedy_potential.cpp:132->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 420 'add' 'new_row_2' <Predicate = (cmp2_i140_i_i & icmp_ln130_2)> <Delay = 1.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 421 [1/1] (0.00ns)   --->   "%trunc_ln133_5 = trunc i32 %new_col_2" [fmm_hls_greedy_potential.cpp:133->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 421 'trunc' 'trunc_ln133_5' <Predicate = (cmp2_i140_i_i & icmp_ln130_2)> <Delay = 0.00>
ST_47 : Operation 422 [1/1] (1.65ns)   --->   "%add_ln133_2 = add i17 %trunc_ln118_2, i17 %trunc_ln133_5" [fmm_hls_greedy_potential.cpp:133->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 422 'add' 'add_ln133_2' <Predicate = (cmp2_i140_i_i & icmp_ln130_2)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln133_2 = zext i17 %add_ln133_2" [fmm_hls_greedy_potential.cpp:133->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 423 'zext' 'zext_ln133_2' <Predicate = (cmp2_i140_i_i & icmp_ln130_2)> <Delay = 0.00>
ST_47 : Operation 424 [1/1] (0.00ns)   --->   "%M_e_addr_14 = getelementptr i32 %M_e, i64 0, i64 %zext_ln133_2" [fmm_hls_greedy_potential.cpp:133->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 424 'getelementptr' 'M_e_addr_14' <Predicate = (cmp2_i140_i_i & icmp_ln130_2)> <Delay = 0.00>
ST_47 : Operation 425 [1/1] (0.00ns)   --->   "%trunc_ln120_4 = trunc i64 %j" [fmm_hls_greedy_potential.cpp:120->fmm_hls_greedy_potential.cpp:228->fmm_hls_greedy_potential.cpp:262]   --->   Operation 425 'trunc' 'trunc_ln120_4' <Predicate = (cmp2_i140_i_i & icmp_ln130_2)> <Delay = 0.00>
ST_47 : Operation 426 [1/1] (0.00ns)   --->   "%p_shl22 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %trunc_ln120_4, i8 0" [fmm_hls_greedy_potential.cpp:120->fmm_hls_greedy_potential.cpp:228->fmm_hls_greedy_potential.cpp:262]   --->   Operation 426 'bitconcatenate' 'p_shl22' <Predicate = (cmp2_i140_i_i & icmp_ln130_2)> <Delay = 0.00>
ST_47 : Operation 427 [1/1] (0.00ns)   --->   "%trunc_ln120_5 = trunc i64 %j" [fmm_hls_greedy_potential.cpp:120->fmm_hls_greedy_potential.cpp:228->fmm_hls_greedy_potential.cpp:262]   --->   Operation 427 'trunc' 'trunc_ln120_5' <Predicate = (cmp2_i140_i_i & icmp_ln130_2)> <Delay = 0.00>
ST_47 : Operation 428 [1/1] (0.00ns)   --->   "%p_shl23 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i11.i6, i11 %trunc_ln120_5, i6 0" [fmm_hls_greedy_potential.cpp:120->fmm_hls_greedy_potential.cpp:228->fmm_hls_greedy_potential.cpp:262]   --->   Operation 428 'bitconcatenate' 'p_shl23' <Predicate = (cmp2_i140_i_i & icmp_ln130_2)> <Delay = 0.00>
ST_47 : Operation 429 [1/1] (1.65ns)   --->   "%add_ln120_5 = add i17 %p_shl22, i17 %p_shl23" [fmm_hls_greedy_potential.cpp:120->fmm_hls_greedy_potential.cpp:228->fmm_hls_greedy_potential.cpp:262]   --->   Operation 429 'add' 'add_ln120_5' <Predicate = (cmp2_i140_i_i & icmp_ln130_2)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 430 [1/1] (1.65ns)   --->   "%add_ln134_2 = add i17 %add_ln120_5, i17 %trunc_ln133_5" [fmm_hls_greedy_potential.cpp:134->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 430 'add' 'add_ln134_2' <Predicate = (cmp2_i140_i_i & icmp_ln130_2)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 431 [1/1] (0.00ns)   --->   "%zext_ln134_2 = zext i17 %add_ln134_2" [fmm_hls_greedy_potential.cpp:134->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 431 'zext' 'zext_ln134_2' <Predicate = (cmp2_i140_i_i & icmp_ln130_2)> <Delay = 0.00>
ST_47 : Operation 432 [1/1] (0.00ns)   --->   "%M_e_addr_15 = getelementptr i32 %M_e, i64 0, i64 %zext_ln134_2" [fmm_hls_greedy_potential.cpp:134->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 432 'getelementptr' 'M_e_addr_15' <Predicate = (cmp2_i140_i_i & icmp_ln130_2)> <Delay = 0.00>
ST_47 : Operation 433 [1/1] ( I:2.41ns O:2.41ns )   --->   "%store_ln133 = store i32 1, i17 %M_e_addr_14" [fmm_hls_greedy_potential.cpp:133->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 433 'store' 'store_ln133' <Predicate = (cmp2_i140_i_i & icmp_ln130_2)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_47 : Operation 434 [1/1] ( I:2.41ns O:2.41ns )   --->   "%store_ln134 = store i32 4294967295, i17 %M_e_addr_15" [fmm_hls_greedy_potential.cpp:134->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 434 'store' 'store_ln134' <Predicate = (cmp2_i140_i_i & icmp_ln130_2)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>

State 48 <SV = 41> <Delay = 5.72>
ST_48 : Operation 435 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %new_row_2, i8 0" [fmm_hls_greedy_potential.cpp:145->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 435 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 436 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %new_row_2, i6 0" [fmm_hls_greedy_potential.cpp:145->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 436 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln136_2 = zext i15 %tmp_14" [fmm_hls_greedy_potential.cpp:136->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 437 'zext' 'zext_ln136_2' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 438 [1/1] (1.65ns)   --->   "%add_ln136_2 = add i17 %tmp_13, i17 %zext_ln136_2" [fmm_hls_greedy_potential.cpp:136->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 438 'add' 'add_ln136_2' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 439 [2/2] (4.07ns)   --->   "%call_ln131 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15, i32 %new_col_2, i17 %trunc_ln118_2, i32 %M_e, i17 %add_ln120_5, i17 %add_ln136_2" [fmm_hls_greedy_potential.cpp:131->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 439 'call' 'call_ln131' <Predicate = true> <Delay = 4.07> <CoreType = "Generic">   --->   Generic Core

State 49 <SV = 42> <Delay = 4.97>
ST_49 : Operation 440 [1/2] (0.00ns)   --->   "%call_ln131 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15, i32 %new_col_2, i17 %trunc_ln118_2, i32 %M_e, i17 %add_ln120_5, i17 %add_ln136_2" [fmm_hls_greedy_potential.cpp:131->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 440 'call' 'call_ln131' <Predicate = (icmp_ln130_2)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_49 : Operation 441 [1/1] (1.91ns)   --->   "%add_ln148_2 = add i32 %M_t_load_6_i, i32 1" [fmm_hls_greedy_potential.cpp:148->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 441 'add' 'add_ln148_2' <Predicate = (icmp_ln130_2)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 442 [1/1] (1.22ns)   --->   "%store_ln148 = store i32 %add_ln148_2, i32 %M_t" [fmm_hls_greedy_potential.cpp:148->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 442 'store' 'store_ln148' <Predicate = (icmp_ln130_2)> <Delay = 1.22>
ST_49 : Operation 443 [1/1] (1.14ns)   --->   "%br_ln149 = br void %_ZL14reduction_moveR6Matrixiii.exit.i.i.i" [fmm_hls_greedy_potential.cpp:149->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 443 'br' 'br_ln149' <Predicate = (icmp_ln130_2)> <Delay = 1.14>
ST_49 : Operation 444 [1/1] (0.00ns)   --->   "%empty_50 = phi i32 %add_ln148_2, void %if.end.i95.i.i.i, i32 %M_t_load_6_i, void %if.then3.i.i.i" [fmm_hls_greedy_potential.cpp:148->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 444 'phi' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 445 [1/1] (1.91ns)   --->   "%R_2 = add i32 %M_rows_load, i32 %empty_50" [fmm_hls_greedy_potential.cpp:190->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 445 'add' 'R_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 446 [1/1] (0.00ns)   --->   "%sext_ln192_2 = sext i32 %R_2" [fmm_hls_greedy_potential.cpp:192->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 446 'sext' 'sext_ln192_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 447 [1/1] (1.14ns)   --->   "%br_ln192 = br void %for.body.i58.i.i.i" [fmm_hls_greedy_potential.cpp:192->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 447 'br' 'br_ln192' <Predicate = true> <Delay = 1.14>

State 50 <SV = 43> <Delay = 3.06>
ST_50 : Operation 448 [1/1] (0.00ns)   --->   "%tripcount_iv11_in = phi i33 %add_ln192_3, void %for.body.i58.i.i.split.i, i33 %sext_ln192_2, void %_ZL14reduction_moveR6Matrixiii.exit.i.i.i" [fmm_hls_greedy_potential.cpp:192->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 448 'phi' 'tripcount_iv11_in' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 449 [1/1] (0.00ns)   --->   "%i_2 = phi i31 %add_ln193_2, void %for.body.i58.i.i.split.i, i31 0, void %_ZL14reduction_moveR6Matrixiii.exit.i.i.i" [fmm_hls_greedy_potential.cpp:193->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 449 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 450 [1/1] (0.00ns)   --->   "%indvars_iv339_i = phi i32 %add_ln192_1, void %for.body.i58.i.i.split.i, i32 1, void %_ZL14reduction_moveR6Matrixiii.exit.i.i.i" [fmm_hls_greedy_potential.cpp:192->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 450 'phi' 'indvars_iv339_i' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 451 [1/1] (0.00ns)   --->   "%s_11 = phi i32 %s_16_loc_load, void %for.body.i58.i.i.split.i, i32 0, void %_ZL14reduction_moveR6Matrixiii.exit.i.i.i"   --->   Operation 451 'phi' 's_11' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 452 [1/1] (1.95ns)   --->   "%add_ln192_3 = add i33 %tripcount_iv11_in, i33 8589934591" [fmm_hls_greedy_potential.cpp:192->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 452 'add' 'add_ln192_3' <Predicate = true> <Delay = 1.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln193_1 = zext i31 %i_2" [fmm_hls_greedy_potential.cpp:193->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 453 'zext' 'zext_ln193_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 454 [1/1] (1.91ns)   --->   "%icmp_ln193_1 = icmp_slt  i32 %zext_ln193_1, i32 %R_2" [fmm_hls_greedy_potential.cpp:193->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 454 'icmp' 'icmp_ln193_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 455 [1/1] (1.89ns)   --->   "%add_ln193_2 = add i31 %i_2, i31 1" [fmm_hls_greedy_potential.cpp:193->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 455 'add' 'add_ln193_2' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 456 [1/1] (0.00ns)   --->   "%br_ln192 = br i1 %icmp_ln193_1, void %_ZL15total_potentialRK6Matrix.exit.i.i.i, void %for.body.i58.i.i.split.i" [fmm_hls_greedy_potential.cpp:192->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 456 'br' 'br_ln192' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 457 [1/1] (0.00ns)   --->   "%trunc_ln193_1 = trunc i32 %indvars_iv339_i" [fmm_hls_greedy_potential.cpp:193->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 457 'trunc' 'trunc_ln193_1' <Predicate = (icmp_ln193_1)> <Delay = 0.00>
ST_50 : Operation 458 [1/1] (0.00ns)   --->   "%trunc_ln118_6 = trunc i31 %i_2" [fmm_hls_greedy_potential.cpp:118->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 458 'trunc' 'trunc_ln118_6' <Predicate = (icmp_ln193_1)> <Delay = 0.00>
ST_50 : Operation 459 [1/1] (0.00ns)   --->   "%p_shl24 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i27.i8, i27 %trunc_ln118_6, i8 0" [fmm_hls_greedy_potential.cpp:118->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 459 'bitconcatenate' 'p_shl24' <Predicate = (icmp_ln193_1)> <Delay = 0.00>
ST_50 : Operation 460 [1/1] (0.00ns)   --->   "%trunc_ln118_7 = trunc i31 %i_2" [fmm_hls_greedy_potential.cpp:118->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 460 'trunc' 'trunc_ln118_7' <Predicate = (icmp_ln193_1)> <Delay = 0.00>
ST_50 : Operation 461 [1/1] (0.00ns)   --->   "%p_shl25 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i29.i6, i29 %trunc_ln118_7, i6 0" [fmm_hls_greedy_potential.cpp:118->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 461 'bitconcatenate' 'p_shl25' <Predicate = (icmp_ln193_1)> <Delay = 0.00>
ST_50 : Operation 462 [1/1] (2.02ns)   --->   "%add_ln118_2 = add i35 %p_shl24, i35 %p_shl25" [fmm_hls_greedy_potential.cpp:118->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 462 'add' 'add_ln118_2' <Predicate = (icmp_ln193_1)> <Delay = 2.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 463 [1/1] (0.00ns)   --->   "%trunc_ln118_8 = trunc i35 %add_ln118_2" [fmm_hls_greedy_potential.cpp:118->fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 463 'trunc' 'trunc_ln118_8' <Predicate = (icmp_ln193_1)> <Delay = 0.00>
ST_50 : Operation 464 [1/1] (1.91ns)   --->   "%add_ln192_1 = add i32 %indvars_iv339_i, i32 1" [fmm_hls_greedy_potential.cpp:192->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 464 'add' 'add_ln192_1' <Predicate = (icmp_ln193_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 465 [1/1] (1.91ns)   --->   "%icmp_ln153_1 = icmp_slt  i32 %empty_50, i32 1" [fmm_hls_greedy_potential.cpp:153->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 465 'icmp' 'icmp_ln153_1' <Predicate = (!icmp_ln193_1)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 466 [1/1] (1.14ns)   --->   "%br_ln153 = br i1 %icmp_ln153_1, void %if.end.i9.i.i.i, void %_ZL19reduction_move_undoR6Matrix.exit.i.i.i" [fmm_hls_greedy_potential.cpp:153->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 466 'br' 'br_ln153' <Predicate = (!icmp_ln193_1)> <Delay = 1.14>
ST_50 : Operation 467 [1/1] (1.91ns)   --->   "%t_old_1 = add i32 %empty_50, i32 4294967295" [fmm_hls_greedy_potential.cpp:154->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 467 'add' 't_old_1' <Predicate = (!icmp_ln193_1 & !icmp_ln153_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 44> <Delay = 6.75>
ST_51 : Operation 468 [1/1] (0.00ns)   --->   "%sext_ln192_3 = sext i33 %add_ln192_3" [fmm_hls_greedy_potential.cpp:192->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 468 'sext' 'sext_ln192_3' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln192_1 = zext i64 %sext_ln192_3" [fmm_hls_greedy_potential.cpp:192->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 469 'zext' 'zext_ln192_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 470 [3/3] (6.75ns)   --->   "%mul_ln192_1 = mul i95 %zext_ln192_1, i95 %zext_ln260" [fmm_hls_greedy_potential.cpp:192->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 470 'mul' 'mul_ln192_1' <Predicate = true> <Delay = 6.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 6.75> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 45> <Delay = 6.75>
ST_52 : Operation 471 [2/3] (6.75ns)   --->   "%mul_ln192_1 = mul i95 %zext_ln192_1, i95 %zext_ln260" [fmm_hls_greedy_potential.cpp:192->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 471 'mul' 'mul_ln192_1' <Predicate = true> <Delay = 6.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 6.75> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 46> <Delay = 6.75>
ST_53 : Operation 472 [1/3] (6.75ns)   --->   "%mul_ln192_1 = mul i95 %zext_ln192_1, i95 %zext_ln260" [fmm_hls_greedy_potential.cpp:192->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 472 'mul' 'mul_ln192_1' <Predicate = true> <Delay = 6.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 6.75> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 47> <Delay = 1.14>
ST_54 : Operation 473 [2/2] (1.14ns)   --->   "%call_ln193 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16, i31 %trunc_ln193_1, i32 %s_11, i32 %cols_non_t, i95 %mul_ln192_1, i17 %trunc_ln118_8, i32 %M_e, i32 %s_16_loc" [fmm_hls_greedy_potential.cpp:193->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 473 'call' 'call_ln193' <Predicate = true> <Delay = 1.14> <CoreType = "Generic">   --->   Generic Core

State 55 <SV = 48> <Delay = 7.73>
ST_55 : Operation 474 [1/2] (7.73ns)   --->   "%call_ln193 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16, i31 %trunc_ln193_1, i32 %s_11, i32 %cols_non_t, i95 %mul_ln192_1, i17 %trunc_ln118_8, i32 %M_e, i32 %s_16_loc" [fmm_hls_greedy_potential.cpp:193->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 474 'call' 'call_ln193' <Predicate = true> <Delay = 7.73> <CoreType = "Generic">   --->   Generic Core

State 56 <SV = 49> <Delay = 0.00>
ST_56 : Operation 475 [1/1] (0.00ns)   --->   "%specloopname_ln192 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [fmm_hls_greedy_potential.cpp:192->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 475 'specloopname' 'specloopname_ln192' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 476 [1/1] (0.00ns)   --->   "%s_16_loc_load = load i32 %s_16_loc"   --->   Operation 476 'load' 's_16_loc_load' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 477 [1/1] (0.00ns)   --->   "%br_ln192 = br void %for.body.i58.i.i.i" [fmm_hls_greedy_potential.cpp:192->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 477 'br' 'br_ln192' <Predicate = true> <Delay = 0.00>

State 57 <SV = 44> <Delay = 5.98>
ST_57 : Operation 478 [1/1] (1.91ns)   --->   "%rowt_1 = add i32 %M_rows_load, i32 %t_old_1" [fmm_hls_greedy_potential.cpp:155->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 478 'add' 'rowt_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 479 [1/1] (1.91ns)   --->   "%colt_1 = add i32 %cols_non_t, i32 %t_old_1" [fmm_hls_greedy_potential.cpp:156->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 479 'add' 'colt_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 480 [1/1] (0.00ns)   --->   "%trunc_ln158_1 = trunc i32 %colt_1" [fmm_hls_greedy_potential.cpp:158->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 480 'trunc' 'trunc_ln158_1' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 481 [1/1] (0.00ns)   --->   "%trunc_ln177_3 = trunc i32 %rowt_1" [fmm_hls_greedy_potential.cpp:177->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 481 'trunc' 'trunc_ln177_3' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 482 [1/1] (0.00ns)   --->   "%p_shl26 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i27.i8, i27 %trunc_ln177_3, i8 0" [fmm_hls_greedy_potential.cpp:177->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 482 'bitconcatenate' 'p_shl26' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 483 [1/1] (0.00ns)   --->   "%trunc_ln177_4 = trunc i32 %rowt_1" [fmm_hls_greedy_potential.cpp:177->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 483 'trunc' 'trunc_ln177_4' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 484 [1/1] (0.00ns)   --->   "%p_shl27 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i29.i6, i29 %trunc_ln177_4, i6 0" [fmm_hls_greedy_potential.cpp:177->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 484 'bitconcatenate' 'p_shl27' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 485 [1/1] (2.02ns)   --->   "%add_ln177_1 = add i35 %p_shl26, i35 %p_shl27" [fmm_hls_greedy_potential.cpp:177->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 485 'add' 'add_ln177_1' <Predicate = true> <Delay = 2.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 486 [1/1] (0.00ns)   --->   "%trunc_ln177_5 = trunc i35 %add_ln177_1" [fmm_hls_greedy_potential.cpp:177->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 486 'trunc' 'trunc_ln177_5' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 487 [2/2] (4.07ns)   --->   "%call_ln155 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17, i32 %rowt_1, i17 %trunc_ln158_1, i32 %M_e, i32 %row1_3_ce_loc" [fmm_hls_greedy_potential.cpp:155->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 487 'call' 'call_ln155' <Predicate = true> <Delay = 4.07> <CoreType = "Generic">   --->   Generic Core
ST_57 : Operation 488 [1/1] (1.91ns)   --->   "%r_4 = add i32 %rowt_1, i32 4294967295" [fmm_hls_greedy_potential.cpp:164->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 488 'add' 'r_4' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 45> <Delay = 5.47>
ST_58 : Operation 489 [1/2] (5.47ns)   --->   "%call_ln155 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17, i32 %rowt_1, i17 %trunc_ln158_1, i32 %M_e, i32 %row1_3_ce_loc" [fmm_hls_greedy_potential.cpp:155->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 489 'call' 'call_ln155' <Predicate = true> <Delay = 5.47> <CoreType = "Generic">   --->   Generic Core

State 59 <SV = 46> <Delay = 3.06>
ST_59 : Operation 490 [1/1] (0.00ns)   --->   "%row1_3 = load i32 %row1_3_ce_loc"   --->   Operation 490 'load' 'row1_3' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 491 [1/1] (1.91ns)   --->   "%icmp_ln164_1 = icmp_sgt  i32 %r_4, i32 %row1_3" [fmm_hls_greedy_potential.cpp:164->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 491 'icmp' 'icmp_ln164_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 492 [1/1] (1.14ns)   --->   "%br_ln164 = br i1 %icmp_ln164_1, void %cleanup36.i.i.i.i, void %for.body17.i.i.i.lr.ph.i" [fmm_hls_greedy_potential.cpp:164->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 492 'br' 'br_ln164' <Predicate = true> <Delay = 1.14>

State 60 <SV = 47> <Delay = 7.23>
ST_60 : Operation 493 [2/2] (7.23ns)   --->   "%call_ln164 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28, i32 %r_4, i17 %trunc_ln158_1, i32 %M_e, i32 %row1_3, i32 %move_type_4_loc, i32 %row2_4_loc" [fmm_hls_greedy_potential.cpp:164->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 493 'call' 'call_ln164' <Predicate = true> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 61 <SV = 48> <Delay = 6.19>
ST_61 : Operation 494 [1/2] (6.19ns)   --->   "%call_ln164 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28, i32 %r_4, i17 %trunc_ln158_1, i32 %M_e, i32 %row1_3, i32 %move_type_4_loc, i32 %row2_4_loc" [fmm_hls_greedy_potential.cpp:164->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 494 'call' 'call_ln164' <Predicate = true> <Delay = 6.19> <CoreType = "Generic">   --->   Generic Core

State 62 <SV = 49> <Delay = 6.19>
ST_62 : Operation 495 [1/1] (0.00ns)   --->   "%move_type_4_loc_load = load i32 %move_type_4_loc"   --->   Operation 495 'load' 'move_type_4_loc_load' <Predicate = (icmp_ln164_1)> <Delay = 0.00>
ST_62 : Operation 496 [1/1] (0.00ns)   --->   "%row2_4_loc_load = load i32 %row2_4_loc"   --->   Operation 496 'load' 'row2_4_loc_load' <Predicate = (icmp_ln164_1)> <Delay = 0.00>
ST_62 : Operation 497 [1/1] (1.14ns)   --->   "%br_ln0 = br void %cleanup36.i.i.i.i"   --->   Operation 497 'br' 'br_ln0' <Predicate = (icmp_ln164_1)> <Delay = 1.14>
ST_62 : Operation 498 [1/1] (0.00ns)   --->   "%move_type = phi i32 0, void %if.end.i9.i.i.i, i32 %move_type_4_loc_load, void %for.body17.i.i.i.lr.ph.i"   --->   Operation 498 'phi' 'move_type' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 499 [1/1] (0.00ns)   --->   "%row2 = phi i32 4294967295, void %if.end.i9.i.i.i, i32 %row2_4_loc_load, void %for.body17.i.i.i.lr.ph.i"   --->   Operation 499 'phi' 'row2' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 500 [1/1] (0.00ns)   --->   "%trunc_ln157_1 = trunc i32 %move_type" [fmm_hls_greedy_potential.cpp:157->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 500 'trunc' 'trunc_ln157_1' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node and_ln172_1)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %row1_3, i32 31" [fmm_hls_greedy_potential.cpp:172->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 501 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node and_ln172_1)   --->   "%xor_ln172_1 = xor i1 %tmp_15, i1 1" [fmm_hls_greedy_potential.cpp:172->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 502 'xor' 'xor_ln172_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 503 [1/1] (1.91ns)   --->   "%icmp_ln172_1 = icmp_sgt  i32 %row2, i32 %row1_3" [fmm_hls_greedy_potential.cpp:172->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 503 'icmp' 'icmp_ln172_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 504 [1/1] (0.71ns) (out node of the LUT)   --->   "%and_ln172_1 = and i1 %icmp_ln172_1, i1 %xor_ln172_1" [fmm_hls_greedy_potential.cpp:172->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 504 'and' 'and_ln172_1' <Predicate = true> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 505 [1/1] (0.00ns)   --->   "%br_ln172 = br i1 %and_ln172_1, void %if.then43.i.i.i.i, void %land.lhs.true40.i.i.i.i" [fmm_hls_greedy_potential.cpp:172->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 505 'br' 'br_ln172' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 506 [1/1] (1.91ns)   --->   "%empty_51 = icmp_eq  i32 %move_type, i32 4294967295"   --->   Operation 506 'icmp' 'empty_51' <Predicate = (and_ln172_1)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 507 [1/1] (1.91ns)   --->   "%empty_52 = icmp_eq  i32 %move_type, i32 1"   --->   Operation 507 'icmp' 'empty_52' <Predicate = (and_ln172_1)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 508 [1/1] (0.71ns)   --->   "%empty_53 = or i1 %empty_52, i1 %empty_51"   --->   Operation 508 'or' 'empty_53' <Predicate = (and_ln172_1)> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 509 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %empty_53, void %if.then43.i.i.i.i, void %if.end44.i.i.i.i"   --->   Operation 509 'br' 'br_ln0' <Predicate = (and_ln172_1)> <Delay = 0.00>
ST_62 : Operation 510 [1/1] (1.14ns)   --->   "%br_ln172 = br void %_ZL19reduction_move_undoR6Matrix.exit.i.i.i" [fmm_hls_greedy_potential.cpp:172->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 510 'br' 'br_ln172' <Predicate = (!empty_53) | (!and_ln172_1)> <Delay = 1.14>
ST_62 : Operation 511 [1/1] (0.00ns)   --->   "%trunc_ln173_3 = trunc i32 %row1_3" [fmm_hls_greedy_potential.cpp:173->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 511 'trunc' 'trunc_ln173_3' <Predicate = (and_ln172_1 & empty_53)> <Delay = 0.00>
ST_62 : Operation 512 [1/1] (0.00ns)   --->   "%p_shl28 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i27.i8, i27 %trunc_ln173_3, i8 0" [fmm_hls_greedy_potential.cpp:173->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 512 'bitconcatenate' 'p_shl28' <Predicate = (and_ln172_1 & empty_53)> <Delay = 0.00>
ST_62 : Operation 513 [1/1] (0.00ns)   --->   "%trunc_ln173_4 = trunc i32 %row1_3" [fmm_hls_greedy_potential.cpp:173->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 513 'trunc' 'trunc_ln173_4' <Predicate = (and_ln172_1 & empty_53)> <Delay = 0.00>
ST_62 : Operation 514 [1/1] (0.00ns)   --->   "%p_shl29 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i29.i6, i29 %trunc_ln173_4, i6 0" [fmm_hls_greedy_potential.cpp:173->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 514 'bitconcatenate' 'p_shl29' <Predicate = (and_ln172_1 & empty_53)> <Delay = 0.00>
ST_62 : Operation 515 [1/1] (2.02ns)   --->   "%add_ln173_3 = add i35 %p_shl28, i35 %p_shl29" [fmm_hls_greedy_potential.cpp:173->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 515 'add' 'add_ln173_3' <Predicate = (and_ln172_1 & empty_53)> <Delay = 2.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 516 [1/1] (0.00ns)   --->   "%trunc_ln173_5 = trunc i35 %add_ln173_3" [fmm_hls_greedy_potential.cpp:173->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 516 'trunc' 'trunc_ln173_5' <Predicate = (and_ln172_1 & empty_53)> <Delay = 0.00>
ST_62 : Operation 517 [1/1] (1.65ns)   --->   "%add_ln173_1 = add i17 %trunc_ln173_5, i17 %trunc_ln158_1" [fmm_hls_greedy_potential.cpp:173->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 517 'add' 'add_ln173_1' <Predicate = (and_ln172_1 & empty_53)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 518 [1/1] (0.00ns)   --->   "%zext_ln173_1 = zext i17 %add_ln173_1" [fmm_hls_greedy_potential.cpp:173->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 518 'zext' 'zext_ln173_1' <Predicate = (and_ln172_1 & empty_53)> <Delay = 0.00>
ST_62 : Operation 519 [1/1] (0.00ns)   --->   "%M_e_addr_16 = getelementptr i32 %M_e, i64 0, i64 %zext_ln173_1" [fmm_hls_greedy_potential.cpp:173->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 519 'getelementptr' 'M_e_addr_16' <Predicate = (and_ln172_1 & empty_53)> <Delay = 0.00>
ST_62 : Operation 520 [1/1] ( I:2.41ns O:2.41ns )   --->   "%store_ln173 = store i32 0, i17 %M_e_addr_16" [fmm_hls_greedy_potential.cpp:173->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 520 'store' 'store_ln173' <Predicate = (and_ln172_1 & empty_53)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_62 : Operation 521 [1/1] (0.00ns)   --->   "%trunc_ln174_3 = trunc i32 %row2" [fmm_hls_greedy_potential.cpp:174->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 521 'trunc' 'trunc_ln174_3' <Predicate = (and_ln172_1 & empty_53)> <Delay = 0.00>
ST_62 : Operation 522 [1/1] (0.00ns)   --->   "%p_shl30 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i27.i8, i27 %trunc_ln174_3, i8 0" [fmm_hls_greedy_potential.cpp:174->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 522 'bitconcatenate' 'p_shl30' <Predicate = (and_ln172_1 & empty_53)> <Delay = 0.00>
ST_62 : Operation 523 [1/1] (0.00ns)   --->   "%trunc_ln174_4 = trunc i32 %row2" [fmm_hls_greedy_potential.cpp:174->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 523 'trunc' 'trunc_ln174_4' <Predicate = (and_ln172_1 & empty_53)> <Delay = 0.00>
ST_62 : Operation 524 [1/1] (0.00ns)   --->   "%p_shl31 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i29.i6, i29 %trunc_ln174_4, i6 0" [fmm_hls_greedy_potential.cpp:174->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 524 'bitconcatenate' 'p_shl31' <Predicate = (and_ln172_1 & empty_53)> <Delay = 0.00>
ST_62 : Operation 525 [1/1] (2.02ns)   --->   "%add_ln174_3 = add i35 %p_shl30, i35 %p_shl31" [fmm_hls_greedy_potential.cpp:174->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 525 'add' 'add_ln174_3' <Predicate = (and_ln172_1 & empty_53)> <Delay = 2.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 526 [1/1] (0.00ns)   --->   "%trunc_ln174_5 = trunc i35 %add_ln174_3" [fmm_hls_greedy_potential.cpp:174->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 526 'trunc' 'trunc_ln174_5' <Predicate = (and_ln172_1 & empty_53)> <Delay = 0.00>
ST_62 : Operation 527 [1/1] (1.22ns)   --->   "%store_ln184 = store i32 %t_old_1, i32 %M_t" [fmm_hls_greedy_potential.cpp:184->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 527 'store' 'store_ln184' <Predicate = (and_ln172_1 & empty_53)> <Delay = 1.22>

State 63 <SV = 50> <Delay = 4.07>
ST_63 : Operation 528 [1/1] (1.65ns)   --->   "%add_ln174_1 = add i17 %trunc_ln174_5, i17 %trunc_ln158_1" [fmm_hls_greedy_potential.cpp:174->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 528 'add' 'add_ln174_1' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 529 [1/1] (0.00ns)   --->   "%zext_ln174_1 = zext i17 %add_ln174_1" [fmm_hls_greedy_potential.cpp:174->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 529 'zext' 'zext_ln174_1' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 530 [1/1] (0.00ns)   --->   "%M_e_addr_17 = getelementptr i32 %M_e, i64 0, i64 %zext_ln174_1" [fmm_hls_greedy_potential.cpp:174->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 530 'getelementptr' 'M_e_addr_17' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 531 [1/1] ( I:2.41ns O:2.41ns )   --->   "%store_ln174 = store i32 0, i17 %M_e_addr_17" [fmm_hls_greedy_potential.cpp:174->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 531 'store' 'store_ln174' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>

State 64 <SV = 51> <Delay = 4.07>
ST_64 : Operation 532 [2/2] (4.07ns)   --->   "%call_ln157 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39, i2 %trunc_ln157_1, i32 %colt_1, i17 %trunc_ln177_5, i32 %M_e, i17 %trunc_ln173_5, i17 %trunc_ln174_5" [fmm_hls_greedy_potential.cpp:157->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 532 'call' 'call_ln157' <Predicate = true> <Delay = 4.07> <CoreType = "Generic">   --->   Generic Core

State 65 <SV = 52> <Delay = 6.21>
ST_65 : Operation 533 [1/2] (0.00ns)   --->   "%call_ln157 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39, i2 %trunc_ln157_1, i32 %colt_1, i17 %trunc_ln177_5, i32 %M_e, i17 %trunc_ln173_5, i17 %trunc_ln174_5" [fmm_hls_greedy_potential.cpp:157->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 533 'call' 'call_ln157' <Predicate = (!icmp_ln153_1 & and_ln172_1 & empty_53)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_65 : Operation 534 [1/1] (1.14ns)   --->   "%br_ln185 = br void %_ZL19reduction_move_undoR6Matrix.exit.i.i.i" [fmm_hls_greedy_potential.cpp:185->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 534 'br' 'br_ln185' <Predicate = (!icmp_ln153_1 & and_ln172_1 & empty_53)> <Delay = 1.14>
ST_65 : Operation 535 [1/1] (6.21ns)   --->   "%mul_ln215_1 = mul i32 %s_11, i32 %k2_read" [fmm_hls_greedy_potential.cpp:215->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 535 'mul' 'mul_ln215_1' <Predicate = true> <Delay = 6.21> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.21> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 53> <Delay = 6.80>
ST_66 : Operation 536 [1/1] (0.00ns)   --->   "%M_t_load_4_i10 = phi i32 %empty_50, void %_ZL15total_potentialRK6Matrix.exit.i.i.i, i32 %t_old_1, void %if.end44.i.i.i.i, i32 %empty_50, void %if.then43.i.i.i.i"   --->   Operation 536 'phi' 'M_t_load_4_i10' <Predicate = (cmp2_i140_i_i & icmp_ln233 & !icmp_ln209_1)> <Delay = 0.00>
ST_66 : Operation 537 [1/1] (1.91ns)   --->   "%score_3 = add i32 %mul_ln215_1, i32 %score_2" [fmm_hls_greedy_potential.cpp:215->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 537 'add' 'score_3' <Predicate = (cmp2_i140_i_i & icmp_ln233 & !icmp_ln209_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 538 [1/1] (1.17ns)   --->   "%br_ln216 = br void %_ZL30compute_greedy_potential_scoreR6Matrixiiiii.exit.i.i" [fmm_hls_greedy_potential.cpp:216->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 538 'br' 'br_ln216' <Predicate = (cmp2_i140_i_i & icmp_ln233 & !icmp_ln209_1)> <Delay = 1.17>
ST_66 : Operation 539 [1/1] (0.00ns)   --->   "%M_t_load_4_i5 = phi i32 %M_t_load_4_i10, void %_ZL19reduction_move_undoR6Matrix.exit.i.i.i, i32 %M_t_load_6_i, void %for.body.i.i.i.i.preheader, i32 %M_t_load_6_i, void %if.end.i11.i.i" [fmm_hls_greedy_potential.cpp:148->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 539 'phi' 'M_t_load_4_i5' <Predicate = (icmp_ln233)> <Delay = 0.00>
ST_66 : Operation 540 [1/1] (0.00ns)   --->   "%s = phi i32 %score_3, void %_ZL19reduction_move_undoR6Matrix.exit.i.i.i, i32 0, void %for.body.i.i.i.i.preheader, i32 %score_2, void %if.end.i11.i.i"   --->   Operation 540 'phi' 's' <Predicate = (icmp_ln233)> <Delay = 0.00>
ST_66 : Operation 541 [1/1] (1.91ns)   --->   "%icmp_ln235 = icmp_sgt  i32 %s, i32 %best_score_3" [fmm_hls_greedy_potential.cpp:235->fmm_hls_greedy_potential.cpp:262]   --->   Operation 541 'icmp' 'icmp_ln235' <Predicate = (icmp_ln233)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 542 [1/1] (0.65ns)   --->   "%r1_4 = select i1 %icmp_ln235, i32 %zext_ln225_1, i32 %r1_3" [fmm_hls_greedy_potential.cpp:235->fmm_hls_greedy_potential.cpp:262]   --->   Operation 542 'select' 'r1_4' <Predicate = (icmp_ln233)> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 543 [1/1] (0.00ns)   --->   "%trunc_ln235 = trunc i64 %j" [fmm_hls_greedy_potential.cpp:235->fmm_hls_greedy_potential.cpp:262]   --->   Operation 543 'trunc' 'trunc_ln235' <Predicate = (icmp_ln233)> <Delay = 0.00>
ST_66 : Operation 544 [1/1] (0.65ns)   --->   "%r2_4 = select i1 %icmp_ln235, i32 %trunc_ln235, i32 %r2_3" [fmm_hls_greedy_potential.cpp:235->fmm_hls_greedy_potential.cpp:262]   --->   Operation 544 'select' 'r2_4' <Predicate = (icmp_ln233)> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 545 [1/1] (0.65ns)   --->   "%sign_4 = select i1 %icmp_ln235, i32 4294967295, i32 %sign_3" [fmm_hls_greedy_potential.cpp:235->fmm_hls_greedy_potential.cpp:262]   --->   Operation 545 'select' 'sign_4' <Predicate = (icmp_ln233)> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 546 [1/1] (0.65ns)   --->   "%best_score_4 = select i1 %icmp_ln235, i32 %s, i32 %best_score_3" [fmm_hls_greedy_potential.cpp:235->fmm_hls_greedy_potential.cpp:262]   --->   Operation 546 'select' 'best_score_4' <Predicate = (icmp_ln233)> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 547 [1/1] (1.14ns)   --->   "%br_ln236 = br void %if.end17.i.i" [fmm_hls_greedy_potential.cpp:236->fmm_hls_greedy_potential.cpp:262]   --->   Operation 547 'br' 'br_ln236' <Predicate = (icmp_ln233)> <Delay = 1.14>
ST_66 : Operation 548 [1/1] (0.00ns)   --->   "%M_t_load_4_i4 = phi i32 %M_t_load_4_i5, void %_ZL30compute_greedy_potential_scoreR6Matrixiiiii.exit.i.i, i32 %M_t_load_6_i, void %if.end9.i.i" [fmm_hls_greedy_potential.cpp:148->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 548 'phi' 'M_t_load_4_i4' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 549 [1/1] (0.00ns)   --->   "%r1_5 = phi i32 %r1_4, void %_ZL30compute_greedy_potential_scoreR6Matrixiiiii.exit.i.i, i32 %r1_3, void %if.end9.i.i"   --->   Operation 549 'phi' 'r1_5' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 550 [1/1] (0.00ns)   --->   "%r2_5 = phi i32 %r2_4, void %_ZL30compute_greedy_potential_scoreR6Matrixiiiii.exit.i.i, i32 %r2_3, void %if.end9.i.i"   --->   Operation 550 'phi' 'r2_5' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 551 [1/1] (0.00ns)   --->   "%sign_5 = phi i32 %sign_4, void %_ZL30compute_greedy_potential_scoreR6Matrixiiiii.exit.i.i, i32 %sign_3, void %if.end9.i.i"   --->   Operation 551 'phi' 'sign_5' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 552 [1/1] (0.00ns)   --->   "%best_score_5 = phi i32 %best_score_4, void %_ZL30compute_greedy_potential_scoreR6Matrixiiiii.exit.i.i, i32 %best_score_3, void %if.end9.i.i"   --->   Operation 552 'phi' 'best_score_5' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 553 [1/1] (2.64ns)   --->   "%add_ln225_1 = add i64 %j, i64 1" [fmm_hls_greedy_potential.cpp:225->fmm_hls_greedy_potential.cpp:262]   --->   Operation 553 'add' 'add_ln225_1' <Predicate = true> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 554 [1/1] (0.00ns)   --->   "%br_ln225 = br void %for.body5.i.i" [fmm_hls_greedy_potential.cpp:225->fmm_hls_greedy_potential.cpp:262]   --->   Operation 554 'br' 'br_ln225' <Predicate = true> <Delay = 0.00>

State 67 <SV = 16> <Delay = 6.09>
ST_67 : Operation 555 [1/1] (1.62ns)   --->   "%new_row = add i9 %trunc_ln130, i9 %trunc_ln249_1" [fmm_hls_greedy_potential.cpp:132->fmm_hls_greedy_potential.cpp:264]   --->   Operation 555 'add' 'new_row' <Predicate = true> <Delay = 1.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 556 [1/1] (1.91ns)   --->   "%icmp_ln134 = icmp_eq  i32 %sign, i32 1" [fmm_hls_greedy_potential.cpp:134->fmm_hls_greedy_potential.cpp:264]   --->   Operation 556 'icmp' 'icmp_ln134' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 557 [1/1] (0.72ns)   --->   "%select_ln134 = select i1 %icmp_ln134, i32 1, i32 4294967295" [fmm_hls_greedy_potential.cpp:134->fmm_hls_greedy_potential.cpp:264]   --->   Operation 557 'select' 'select_ln134' <Predicate = true> <Delay = 0.72> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 558 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i32 %r2" [fmm_hls_greedy_potential.cpp:134->fmm_hls_greedy_potential.cpp:264]   --->   Operation 558 'trunc' 'trunc_ln134' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 559 [1/1] (0.00ns)   --->   "%p_shl10 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i27.i8, i27 %trunc_ln134, i8 0" [fmm_hls_greedy_potential.cpp:134->fmm_hls_greedy_potential.cpp:264]   --->   Operation 559 'bitconcatenate' 'p_shl10' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 560 [1/1] (0.00ns)   --->   "%trunc_ln134_1 = trunc i32 %r2" [fmm_hls_greedy_potential.cpp:134->fmm_hls_greedy_potential.cpp:264]   --->   Operation 560 'trunc' 'trunc_ln134_1' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 561 [1/1] (0.00ns)   --->   "%p_shl11 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i29.i6, i29 %trunc_ln134_1, i6 0" [fmm_hls_greedy_potential.cpp:134->fmm_hls_greedy_potential.cpp:264]   --->   Operation 561 'bitconcatenate' 'p_shl11' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 562 [1/1] (2.02ns)   --->   "%add_ln134_3 = add i35 %p_shl10, i35 %p_shl11" [fmm_hls_greedy_potential.cpp:134->fmm_hls_greedy_potential.cpp:264]   --->   Operation 562 'add' 'add_ln134_3' <Predicate = true> <Delay = 2.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 563 [1/1] (0.00ns)   --->   "%trunc_ln134_2 = trunc i35 %add_ln134_3" [fmm_hls_greedy_potential.cpp:134->fmm_hls_greedy_potential.cpp:264]   --->   Operation 563 'trunc' 'trunc_ln134_2' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 564 [1/1] (1.65ns)   --->   "%add_ln134 = add i17 %trunc_ln134_2, i17 %trunc_ln133_3" [fmm_hls_greedy_potential.cpp:134->fmm_hls_greedy_potential.cpp:264]   --->   Operation 564 'add' 'add_ln134' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 565 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i17 %add_ln134" [fmm_hls_greedy_potential.cpp:134->fmm_hls_greedy_potential.cpp:264]   --->   Operation 565 'zext' 'zext_ln134' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 566 [1/1] (0.00ns)   --->   "%M_e_addr_3 = getelementptr i32 %M_e, i64 0, i64 %zext_ln134" [fmm_hls_greedy_potential.cpp:134->fmm_hls_greedy_potential.cpp:264]   --->   Operation 566 'getelementptr' 'M_e_addr_3' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 567 [1/1] ( I:2.41ns O:2.41ns )   --->   "%store_ln134 = store i32 %select_ln134, i17 %M_e_addr_3" [fmm_hls_greedy_potential.cpp:134->fmm_hls_greedy_potential.cpp:264]   --->   Operation 567 'store' 'store_ln134' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>

State 68 <SV = 17> <Delay = 5.98>
ST_68 : Operation 568 [1/1] (1.91ns)   --->   "%cmp34_i_i = icmp_ne  i32 %sign, i32 4294967295" [fmm_hls_greedy_potential.cpp:235->fmm_hls_greedy_potential.cpp:262]   --->   Operation 568 'icmp' 'cmp34_i_i' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 569 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %new_row, i8 0" [fmm_hls_greedy_potential.cpp:145->fmm_hls_greedy_potential.cpp:264]   --->   Operation 569 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 570 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %new_row, i6 0" [fmm_hls_greedy_potential.cpp:145->fmm_hls_greedy_potential.cpp:264]   --->   Operation 570 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 571 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i15 %tmp_6" [fmm_hls_greedy_potential.cpp:136->fmm_hls_greedy_potential.cpp:264]   --->   Operation 571 'zext' 'zext_ln136' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 572 [1/1] (1.65ns)   --->   "%add_ln136 = add i17 %tmp_5, i17 %zext_ln136" [fmm_hls_greedy_potential.cpp:136->fmm_hls_greedy_potential.cpp:264]   --->   Operation 572 'add' 'add_ln136' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 573 [2/2] (4.07ns)   --->   "%call_ln131 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110, i32 %new_col_3, i17 %trunc_ln133_2, i32 %M_e, i17 %trunc_ln134_2, i17 %add_ln136, i1 %icmp_ln134, i1 %cmp34_i_i" [fmm_hls_greedy_potential.cpp:131->fmm_hls_greedy_potential.cpp:264]   --->   Operation 573 'call' 'call_ln131' <Predicate = true> <Delay = 4.07> <CoreType = "Generic">   --->   Generic Core

State 69 <SV = 18> <Delay = 3.13>
ST_69 : Operation 574 [1/2] (0.00ns)   --->   "%call_ln131 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110, i32 %new_col_3, i17 %trunc_ln133_2, i32 %M_e, i17 %trunc_ln134_2, i17 %add_ln136, i1 %icmp_ln134, i1 %cmp34_i_i" [fmm_hls_greedy_potential.cpp:131->fmm_hls_greedy_potential.cpp:264]   --->   Operation 574 'call' 'call_ln131' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_69 : Operation 575 [1/1] (1.91ns)   --->   "%add_ln148 = add i32 %M_t_load_2_i, i32 1" [fmm_hls_greedy_potential.cpp:148->fmm_hls_greedy_potential.cpp:264]   --->   Operation 575 'add' 'add_ln148' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 576 [1/1] (1.22ns)   --->   "%store_ln148 = store i32 %add_ln148, i32 %M_t" [fmm_hls_greedy_potential.cpp:148->fmm_hls_greedy_potential.cpp:264]   --->   Operation 576 'store' 'store_ln148' <Predicate = true> <Delay = 1.22>
ST_69 : Operation 577 [1/1] (1.14ns)   --->   "%br_ln149 = br void %_ZL14reduction_moveR6Matrixiii.exit.i" [fmm_hls_greedy_potential.cpp:149->fmm_hls_greedy_potential.cpp:264]   --->   Operation 577 'br' 'br_ln149' <Predicate = true> <Delay = 1.14>

State 70 <SV = 19> <Delay = 4.56>
ST_70 : Operation 578 [1/1] (0.00ns)   --->   "%M_t_load_3 = phi i32 %add_ln148, void %if.end.i.i, i32 %M_t_load_2_i, void %if.end10.i" [fmm_hls_greedy_potential.cpp:148->fmm_hls_greedy_potential.cpp:264]   --->   Operation 578 'phi' 'M_t_load_3' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 579 [1/1] (0.00ns)   --->   "%rec_idx_1_load = load i32 %rec_idx_1" [fmm_hls_greedy_potential.cpp:266]   --->   Operation 579 'load' 'rec_idx_1_load' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 580 [1/1] (1.91ns)   --->   "%icmp_ln266 = icmp_slt  i32 %rec_idx_1_load, i32 %zext_ln245" [fmm_hls_greedy_potential.cpp:266]   --->   Operation 580 'icmp' 'icmp_ln266' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 581 [1/1] (0.00ns)   --->   "%br_ln266 = br i1 %icmp_ln266, void %if.end30.i, void %if.then14.i" [fmm_hls_greedy_potential.cpp:266]   --->   Operation 581 'br' 'br_ln266' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node base)   --->   "%shl_ln267 = shl i32 %rec_idx_1_load, i32 2" [fmm_hls_greedy_potential.cpp:267]   --->   Operation 582 'shl' 'shl_ln267' <Predicate = (icmp_ln266)> <Delay = 0.00>
ST_70 : Operation 583 [1/1] (1.91ns) (out node of the LUT)   --->   "%base = add i32 %shl_ln267, i32 %rec_idx_1_load" [fmm_hls_greedy_potential.cpp:267]   --->   Operation 583 'add' 'base' <Predicate = (icmp_ln266)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 584 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %base, i2 0" [fmm_hls_greedy_potential.cpp:268]   --->   Operation 584 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln266)> <Delay = 0.00>
ST_70 : Operation 585 [1/1] (0.00ns)   --->   "%sext_ln268 = sext i34 %shl_ln" [fmm_hls_greedy_potential.cpp:268]   --->   Operation 585 'sext' 'sext_ln268' <Predicate = (icmp_ln266)> <Delay = 0.00>
ST_70 : Operation 586 [1/1] (2.64ns)   --->   "%add_ln268 = add i64 %sext_ln268, i64 %debug_dram_read" [fmm_hls_greedy_potential.cpp:268]   --->   Operation 586 'add' 'add_ln268' <Predicate = (icmp_ln266)> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 587 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln268, i32 2, i32 63" [fmm_hls_greedy_potential.cpp:268]   --->   Operation 587 'partselect' 'trunc_ln1' <Predicate = (icmp_ln266)> <Delay = 0.00>
ST_70 : Operation 588 [1/1] (0.00ns)   --->   "%sext_ln268_1 = sext i62 %trunc_ln1" [fmm_hls_greedy_potential.cpp:268]   --->   Operation 588 'sext' 'sext_ln268_1' <Predicate = (icmp_ln266)> <Delay = 0.00>
ST_70 : Operation 589 [1/1] (0.00ns)   --->   "%gmem2_addr_5 = getelementptr i32 %gmem2, i64 %sext_ln268_1" [fmm_hls_greedy_potential.cpp:268]   --->   Operation 589 'getelementptr' 'gmem2_addr_5' <Predicate = (icmp_ln266)> <Delay = 0.00>
ST_70 : Operation 590 [1/1] (1.91ns)   --->   "%total_cols_1 = add i32 %cols_non_t, i32 %M_t_load_3" [fmm_hls_greedy_potential.cpp:102->fmm_hls_greedy_potential.cpp:272]   --->   Operation 590 'add' 'total_cols_1' <Predicate = (icmp_ln266)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 591 [1/1] (0.00ns)   --->   "%trunc_ln102_1 = trunc i32 %total_cols_1" [fmm_hls_greedy_potential.cpp:102->fmm_hls_greedy_potential.cpp:272]   --->   Operation 591 'trunc' 'trunc_ln102_1' <Predicate = (icmp_ln266)> <Delay = 0.00>
ST_70 : Operation 592 [1/1] (1.91ns)   --->   "%total_rows_1 = add i32 %M_rows_load, i32 %M_t_load_3" [fmm_hls_greedy_potential.cpp:249]   --->   Operation 592 'add' 'total_rows_1' <Predicate = (icmp_ln266)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 593 [1/1] (0.00ns)   --->   "%empty_54 = trunc i32 %total_rows_1" [fmm_hls_greedy_potential.cpp:249]   --->   Operation 593 'trunc' 'empty_54' <Predicate = (icmp_ln266)> <Delay = 0.00>
ST_70 : Operation 594 [1/1] (1.91ns)   --->   "%empty_55 = icmp_sgt  i32 %total_cols_1, i32 0" [fmm_hls_greedy_potential.cpp:102->fmm_hls_greedy_potential.cpp:272]   --->   Operation 594 'icmp' 'empty_55' <Predicate = (icmp_ln266)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 595 [1/1] (0.62ns)   --->   "%smax21 = select i1 %empty_55, i31 %trunc_ln102_1, i31 0" [fmm_hls_greedy_potential.cpp:102->fmm_hls_greedy_potential.cpp:272]   --->   Operation 595 'select' 'smax21' <Predicate = (icmp_ln266)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 596 [1/1] (1.91ns)   --->   "%empty_56 = icmp_sgt  i32 %total_rows_1, i32 0" [fmm_hls_greedy_potential.cpp:249]   --->   Operation 596 'icmp' 'empty_56' <Predicate = (icmp_ln266)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 597 [1/1] (0.62ns)   --->   "%smax22 = select i1 %empty_56, i31 %empty_54, i31 0" [fmm_hls_greedy_potential.cpp:249]   --->   Operation 597 'select' 'smax22' <Predicate = (icmp_ln266)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 598 [1/1] (1.91ns)   --->   "%rec_idx_2 = add i32 %rec_idx_1_load, i32 1" [fmm_hls_greedy_potential.cpp:273]   --->   Operation 598 'add' 'rec_idx_2' <Predicate = (icmp_ln266)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 599 [1/1] (1.14ns)   --->   "%store_ln246 = store i32 %rec_idx_2, i32 %rec_idx_1" [fmm_hls_greedy_potential.cpp:246]   --->   Operation 599 'store' 'store_ln246' <Predicate = (icmp_ln266)> <Delay = 1.14>

State 71 <SV = 20> <Delay = 7.30>
ST_71 : Operation 600 [1/1] (7.30ns)   --->   "%gmem2_addr_5_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem2_addr_5, i64 1" [fmm_hls_greedy_potential.cpp:268]   --->   Operation 600 'writereq' 'gmem2_addr_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 601 [1/1] (1.91ns)   --->   "%add_ln269 = add i32 %base, i32 1" [fmm_hls_greedy_potential.cpp:269]   --->   Operation 601 'add' 'add_ln269' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 602 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %add_ln269, i2 0" [fmm_hls_greedy_potential.cpp:269]   --->   Operation 602 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 603 [1/1] (0.00ns)   --->   "%sext_ln269 = sext i34 %shl_ln1" [fmm_hls_greedy_potential.cpp:269]   --->   Operation 603 'sext' 'sext_ln269' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 604 [1/1] (2.64ns)   --->   "%add_ln269_1 = add i64 %sext_ln269, i64 %debug_dram_read" [fmm_hls_greedy_potential.cpp:269]   --->   Operation 604 'add' 'add_ln269_1' <Predicate = true> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 605 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln269_1, i32 2, i32 63" [fmm_hls_greedy_potential.cpp:269]   --->   Operation 605 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 606 [1/1] (0.00ns)   --->   "%sext_ln269_1 = sext i62 %trunc_ln2" [fmm_hls_greedy_potential.cpp:269]   --->   Operation 606 'sext' 'sext_ln269_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 607 [1/1] (0.00ns)   --->   "%gmem2_addr_6 = getelementptr i32 %gmem2, i64 %sext_ln269_1" [fmm_hls_greedy_potential.cpp:269]   --->   Operation 607 'getelementptr' 'gmem2_addr_6' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 608 [1/1] (1.91ns)   --->   "%add_ln270 = add i32 %base, i32 2" [fmm_hls_greedy_potential.cpp:270]   --->   Operation 608 'add' 'add_ln270' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 609 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %add_ln270, i2 0" [fmm_hls_greedy_potential.cpp:270]   --->   Operation 609 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 610 [1/1] (0.00ns)   --->   "%sext_ln270 = sext i34 %shl_ln2" [fmm_hls_greedy_potential.cpp:270]   --->   Operation 610 'sext' 'sext_ln270' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 611 [1/1] (2.64ns)   --->   "%add_ln270_1 = add i64 %sext_ln270, i64 %debug_dram_read" [fmm_hls_greedy_potential.cpp:270]   --->   Operation 611 'add' 'add_ln270_1' <Predicate = true> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 612 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln270_1, i32 2, i32 63" [fmm_hls_greedy_potential.cpp:270]   --->   Operation 612 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 613 [1/1] (0.00ns)   --->   "%sext_ln270_1 = sext i62 %trunc_ln3" [fmm_hls_greedy_potential.cpp:270]   --->   Operation 613 'sext' 'sext_ln270_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 614 [1/1] (0.00ns)   --->   "%gmem2_addr_7 = getelementptr i32 %gmem2, i64 %sext_ln270_1" [fmm_hls_greedy_potential.cpp:270]   --->   Operation 614 'getelementptr' 'gmem2_addr_7' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 615 [1/1] (1.91ns)   --->   "%add_ln271 = add i32 %base, i32 3" [fmm_hls_greedy_potential.cpp:271]   --->   Operation 615 'add' 'add_ln271' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 616 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %add_ln271, i2 0" [fmm_hls_greedy_potential.cpp:271]   --->   Operation 616 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 617 [1/1] (0.00ns)   --->   "%sext_ln271 = sext i34 %shl_ln3" [fmm_hls_greedy_potential.cpp:271]   --->   Operation 617 'sext' 'sext_ln271' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 618 [1/1] (2.64ns)   --->   "%add_ln271_1 = add i64 %sext_ln271, i64 %debug_dram_read" [fmm_hls_greedy_potential.cpp:271]   --->   Operation 618 'add' 'add_ln271_1' <Predicate = true> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 619 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln271_1, i32 2, i32 63" [fmm_hls_greedy_potential.cpp:271]   --->   Operation 619 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 620 [1/1] (0.00ns)   --->   "%sext_ln271_1 = sext i62 %trunc_ln9" [fmm_hls_greedy_potential.cpp:271]   --->   Operation 620 'sext' 'sext_ln271_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 621 [1/1] (0.00ns)   --->   "%gmem2_addr_8 = getelementptr i32 %gmem2, i64 %sext_ln271_1" [fmm_hls_greedy_potential.cpp:271]   --->   Operation 621 'getelementptr' 'gmem2_addr_8' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 622 [1/1] (0.00ns)   --->   "%zext_ln267 = zext i31 %smax21" [fmm_hls_greedy_potential.cpp:267]   --->   Operation 622 'zext' 'zext_ln267' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 623 [1/1] (0.00ns)   --->   "%zext_ln267_1 = zext i31 %smax22" [fmm_hls_greedy_potential.cpp:267]   --->   Operation 623 'zext' 'zext_ln267_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 624 [1/1] (6.01ns)   --->   "%mul_ln267 = mul i62 %zext_ln267, i62 %zext_ln267_1" [fmm_hls_greedy_potential.cpp:267]   --->   Operation 624 'mul' 'mul_ln267' <Predicate = true> <Delay = 6.01> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 625 [2/2] (0.00ns)   --->   "%call_ln249 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111, i32 %total_rows_1, i62 %mul_ln267, i32 %M_e, i32 %s_3_loc" [fmm_hls_greedy_potential.cpp:249]   --->   Operation 625 'call' 'call_ln249' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_71 : Operation 626 [1/1] (1.91ns)   --->   "%add_ln272 = add i32 %base, i32 4" [fmm_hls_greedy_potential.cpp:272]   --->   Operation 626 'add' 'add_ln272' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 627 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %add_ln272, i2 0" [fmm_hls_greedy_potential.cpp:272]   --->   Operation 627 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 628 [1/1] (0.00ns)   --->   "%sext_ln272 = sext i34 %shl_ln4" [fmm_hls_greedy_potential.cpp:272]   --->   Operation 628 'sext' 'sext_ln272' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 629 [1/1] (2.64ns)   --->   "%add_ln272_1 = add i64 %sext_ln272, i64 %debug_dram_read" [fmm_hls_greedy_potential.cpp:272]   --->   Operation 629 'add' 'add_ln272_1' <Predicate = true> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 630 [1/1] (0.00ns)   --->   "%trunc_ln10 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln272_1, i32 2, i32 63" [fmm_hls_greedy_potential.cpp:272]   --->   Operation 630 'partselect' 'trunc_ln10' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 631 [1/1] (0.00ns)   --->   "%sext_ln272_1 = sext i62 %trunc_ln10" [fmm_hls_greedy_potential.cpp:272]   --->   Operation 631 'sext' 'sext_ln272_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 632 [1/1] (0.00ns)   --->   "%gmem2_addr_9 = getelementptr i32 %gmem2, i64 %sext_ln272_1" [fmm_hls_greedy_potential.cpp:272]   --->   Operation 632 'getelementptr' 'gmem2_addr_9' <Predicate = true> <Delay = 0.00>

State 72 <SV = 21> <Delay = 7.30>
ST_72 : Operation 633 [1/1] (0.00ns)   --->   "%iter_load = load i32 %iter" [fmm_hls_greedy_potential.cpp:268]   --->   Operation 633 'load' 'iter_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 634 [1/1] (7.30ns)   --->   "%write_ln268 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i32 %gmem2_addr_5, i32 %iter_load, i4 15" [fmm_hls_greedy_potential.cpp:268]   --->   Operation 634 'write' 'write_ln268' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 635 [1/1] (7.30ns)   --->   "%gmem2_addr_6_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem2_addr_6, i64 1" [fmm_hls_greedy_potential.cpp:269]   --->   Operation 635 'writereq' 'gmem2_addr_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 636 [1/2] (3.83ns)   --->   "%call_ln249 = call void @greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111, i32 %total_rows_1, i62 %mul_ln267, i32 %M_e, i32 %s_3_loc" [fmm_hls_greedy_potential.cpp:249]   --->   Operation 636 'call' 'call_ln249' <Predicate = true> <Delay = 3.83> <CoreType = "Generic">   --->   Generic Core

State 73 <SV = 22> <Delay = 7.30>
ST_73 : Operation 637 [5/5] (7.30ns)   --->   "%gmem2_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_5" [fmm_hls_greedy_potential.cpp:268]   --->   Operation 637 'writeresp' 'gmem2_addr_5_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 638 [1/1] (7.30ns)   --->   "%write_ln269 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i32 %gmem2_addr_6, i32 %r1, i4 15" [fmm_hls_greedy_potential.cpp:269]   --->   Operation 638 'write' 'write_ln269' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 639 [1/1] (7.30ns)   --->   "%gmem2_addr_7_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem2_addr_7, i64 1" [fmm_hls_greedy_potential.cpp:270]   --->   Operation 639 'writereq' 'gmem2_addr_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 23> <Delay = 7.30>
ST_74 : Operation 640 [4/5] (7.30ns)   --->   "%gmem2_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_5" [fmm_hls_greedy_potential.cpp:268]   --->   Operation 640 'writeresp' 'gmem2_addr_5_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 641 [5/5] (7.30ns)   --->   "%gmem2_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_6" [fmm_hls_greedy_potential.cpp:269]   --->   Operation 641 'writeresp' 'gmem2_addr_6_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 642 [1/1] (7.30ns)   --->   "%write_ln270 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i32 %gmem2_addr_7, i32 %r2, i4 15" [fmm_hls_greedy_potential.cpp:270]   --->   Operation 642 'write' 'write_ln270' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 643 [1/1] (7.30ns)   --->   "%gmem2_addr_8_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem2_addr_8, i64 1" [fmm_hls_greedy_potential.cpp:271]   --->   Operation 643 'writereq' 'gmem2_addr_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 24> <Delay = 7.30>
ST_75 : Operation 644 [3/5] (7.30ns)   --->   "%gmem2_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_5" [fmm_hls_greedy_potential.cpp:268]   --->   Operation 644 'writeresp' 'gmem2_addr_5_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 645 [4/5] (7.30ns)   --->   "%gmem2_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_6" [fmm_hls_greedy_potential.cpp:269]   --->   Operation 645 'writeresp' 'gmem2_addr_6_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 646 [5/5] (7.30ns)   --->   "%gmem2_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_7" [fmm_hls_greedy_potential.cpp:270]   --->   Operation 646 'writeresp' 'gmem2_addr_7_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 647 [1/1] (7.30ns)   --->   "%write_ln271 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i32 %gmem2_addr_8, i32 %sign, i4 15" [fmm_hls_greedy_potential.cpp:271]   --->   Operation 647 'write' 'write_ln271' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 648 [1/1] (7.30ns)   --->   "%gmem2_addr_9_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem2_addr_9, i64 1" [fmm_hls_greedy_potential.cpp:272]   --->   Operation 648 'writereq' 'gmem2_addr_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 25> <Delay = 7.30>
ST_76 : Operation 649 [2/5] (7.30ns)   --->   "%gmem2_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_5" [fmm_hls_greedy_potential.cpp:268]   --->   Operation 649 'writeresp' 'gmem2_addr_5_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 650 [3/5] (7.30ns)   --->   "%gmem2_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_6" [fmm_hls_greedy_potential.cpp:269]   --->   Operation 650 'writeresp' 'gmem2_addr_6_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 651 [4/5] (7.30ns)   --->   "%gmem2_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_7" [fmm_hls_greedy_potential.cpp:270]   --->   Operation 651 'writeresp' 'gmem2_addr_7_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 652 [5/5] (7.30ns)   --->   "%gmem2_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_8" [fmm_hls_greedy_potential.cpp:271]   --->   Operation 652 'writeresp' 'gmem2_addr_8_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 653 [1/1] (0.00ns)   --->   "%s_3_loc_load = load i32 %s_3_loc"   --->   Operation 653 'load' 's_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 654 [1/1] (7.30ns)   --->   "%write_ln272 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i32 %gmem2_addr_9, i32 %s_3_loc_load, i4 15" [fmm_hls_greedy_potential.cpp:272]   --->   Operation 654 'write' 'write_ln272' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 26> <Delay = 7.30>
ST_77 : Operation 655 [1/5] (7.30ns)   --->   "%gmem2_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_5" [fmm_hls_greedy_potential.cpp:268]   --->   Operation 655 'writeresp' 'gmem2_addr_5_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 656 [2/5] (7.30ns)   --->   "%gmem2_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_6" [fmm_hls_greedy_potential.cpp:269]   --->   Operation 656 'writeresp' 'gmem2_addr_6_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 657 [3/5] (7.30ns)   --->   "%gmem2_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_7" [fmm_hls_greedy_potential.cpp:270]   --->   Operation 657 'writeresp' 'gmem2_addr_7_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 658 [4/5] (7.30ns)   --->   "%gmem2_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_8" [fmm_hls_greedy_potential.cpp:271]   --->   Operation 658 'writeresp' 'gmem2_addr_8_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 659 [5/5] (7.30ns)   --->   "%gmem2_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_9" [fmm_hls_greedy_potential.cpp:272]   --->   Operation 659 'writeresp' 'gmem2_addr_9_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 27> <Delay = 7.30>
ST_78 : Operation 660 [1/5] (7.30ns)   --->   "%gmem2_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_6" [fmm_hls_greedy_potential.cpp:269]   --->   Operation 660 'writeresp' 'gmem2_addr_6_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 661 [2/5] (7.30ns)   --->   "%gmem2_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_7" [fmm_hls_greedy_potential.cpp:270]   --->   Operation 661 'writeresp' 'gmem2_addr_7_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 662 [3/5] (7.30ns)   --->   "%gmem2_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_8" [fmm_hls_greedy_potential.cpp:271]   --->   Operation 662 'writeresp' 'gmem2_addr_8_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 663 [4/5] (7.30ns)   --->   "%gmem2_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_9" [fmm_hls_greedy_potential.cpp:272]   --->   Operation 663 'writeresp' 'gmem2_addr_9_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 28> <Delay = 7.30>
ST_79 : Operation 664 [1/5] (7.30ns)   --->   "%gmem2_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_7" [fmm_hls_greedy_potential.cpp:270]   --->   Operation 664 'writeresp' 'gmem2_addr_7_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 665 [2/5] (7.30ns)   --->   "%gmem2_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_8" [fmm_hls_greedy_potential.cpp:271]   --->   Operation 665 'writeresp' 'gmem2_addr_8_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 666 [3/5] (7.30ns)   --->   "%gmem2_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_9" [fmm_hls_greedy_potential.cpp:272]   --->   Operation 666 'writeresp' 'gmem2_addr_9_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 29> <Delay = 7.30>
ST_80 : Operation 667 [1/5] (7.30ns)   --->   "%gmem2_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_8" [fmm_hls_greedy_potential.cpp:271]   --->   Operation 667 'writeresp' 'gmem2_addr_8_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 668 [2/5] (7.30ns)   --->   "%gmem2_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_9" [fmm_hls_greedy_potential.cpp:272]   --->   Operation 668 'writeresp' 'gmem2_addr_9_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 30> <Delay = 7.30>
ST_81 : Operation 669 [1/5] (7.30ns)   --->   "%gmem2_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr_9" [fmm_hls_greedy_potential.cpp:272]   --->   Operation 669 'writeresp' 'gmem2_addr_9_resp' <Predicate = (!icmp_ln263 & icmp_ln266)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 670 [1/1] (0.00ns)   --->   "%br_ln274 = br void %if.end30.i" [fmm_hls_greedy_potential.cpp:274]   --->   Operation 670 'br' 'br_ln274' <Predicate = (!icmp_ln263 & icmp_ln266)> <Delay = 0.00>
ST_81 : Operation 671 [1/1] (0.00ns)   --->   "%iter_load_1 = load i32 %iter" [fmm_hls_greedy_potential.cpp:275]   --->   Operation 671 'load' 'iter_load_1' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_81 : Operation 672 [1/1] (1.91ns)   --->   "%add_ln275 = add i32 %M_rows_load, i32 %M_t_load_3" [fmm_hls_greedy_potential.cpp:275]   --->   Operation 672 'add' 'add_ln275' <Predicate = (!icmp_ln263)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 673 [1/1] (0.00ns)   --->   "%shl_ln275 = shl i32 %add_ln275, i32 3" [fmm_hls_greedy_potential.cpp:275]   --->   Operation 673 'shl' 'shl_ln275' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_81 : Operation 674 [1/1] (0.00ns)   --->   "%shl_ln275_1 = shl i32 %add_ln275, i32 1" [fmm_hls_greedy_potential.cpp:275]   --->   Operation 674 'shl' 'shl_ln275_1' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_81 : Operation 675 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln275_2 = add i32 %shl_ln275, i32 %shl_ln275_1" [fmm_hls_greedy_potential.cpp:275]   --->   Operation 675 'add' 'add_ln275_2' <Predicate = (!icmp_ln263)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 676 [1/1] (3.21ns) (root node of TernaryAdder)   --->   "%add_ln275_1 = add i32 %add_ln275_2, i32 50" [fmm_hls_greedy_potential.cpp:275]   --->   Operation 676 'add' 'add_ln275_1' <Predicate = (!icmp_ln263)> <Delay = 3.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 677 [1/1] (1.91ns)   --->   "%icmp_ln275 = icmp_sgt  i32 %iter_load_1, i32 %add_ln275_1" [fmm_hls_greedy_potential.cpp:275]   --->   Operation 677 'icmp' 'icmp_ln275' <Predicate = (!icmp_ln263)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 678 [1/1] (0.00ns)   --->   "%br_ln275 = br i1 %icmp_ln275, void %cleanup.cont.i, void %greedy_potential_reduce_with_debug.exit" [fmm_hls_greedy_potential.cpp:275]   --->   Operation 678 'br' 'br_ln275' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_81 : Operation 679 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 679 'ret' 'ret_ln0' <Predicate = (icmp_ln275) | (icmp_ln263)> <Delay = 0.00>

State 82 <SV = 31> <Delay = 3.06>
ST_82 : Operation 680 [1/1] (1.91ns)   --->   "%add_ln260 = add i32 %iter_load_1, i32 1" [fmm_hls_greedy_potential.cpp:260]   --->   Operation 680 'add' 'add_ln260' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 681 [1/1] (1.14ns)   --->   "%store_ln259 = store i32 %add_ln260, i32 %iter" [fmm_hls_greedy_potential.cpp:259]   --->   Operation 681 'store' 'store_ln259' <Predicate = true> <Delay = 1.14>
ST_82 : Operation 682 [1/1] (0.00ns)   --->   "%br_ln260 = br void %while.body.i" [fmm_hls_greedy_potential.cpp:260]   --->   Operation 682 'br' 'br_ln260' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.916ns
The critical path consists of the following:
	wire read operation ('debug_capacity_read') on port 'debug_capacity' [11]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln245', fmm_hls_greedy_potential.cpp:245) [30]  (1.916 ns)

 <State 2>: 6.811ns
The critical path consists of the following:
	'mul' operation 64 bit ('mul') [32]  (6.255 ns)
	'select' operation 29 bit ('rec_capacity', fmm_hls_greedy_potential.cpp:245) [34]  (0.556 ns)

 <State 3>: 1.863ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln249', fmm_hls_greedy_potential.cpp:249) [36]  (1.863 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	wire read operation ('debug_dram_read') on port 'debug_dram' [12]  (0.000 ns)
	'getelementptr' operation 32 bit ('gmem2_addr', fmm_hls_greedy_potential.cpp:251) [45]  (0.000 ns)
	bus request operation ('gmem2_addr_req', fmm_hls_greedy_potential.cpp:251) on port 'gmem2' (fmm_hls_greedy_potential.cpp:251) [46]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln251', fmm_hls_greedy_potential.cpp:251) on port 'gmem2' (fmm_hls_greedy_potential.cpp:251) [47]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', fmm_hls_greedy_potential.cpp:251) on port 'gmem2' (fmm_hls_greedy_potential.cpp:251) [48]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', fmm_hls_greedy_potential.cpp:251) on port 'gmem2' (fmm_hls_greedy_potential.cpp:251) [48]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', fmm_hls_greedy_potential.cpp:251) on port 'gmem2' (fmm_hls_greedy_potential.cpp:251) [48]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', fmm_hls_greedy_potential.cpp:251) on port 'gmem2' (fmm_hls_greedy_potential.cpp:251) [48]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', fmm_hls_greedy_potential.cpp:251) on port 'gmem2' (fmm_hls_greedy_potential.cpp:251) [48]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_1_resp', fmm_hls_greedy_potential.cpp:252) on port 'gmem2' (fmm_hls_greedy_potential.cpp:252) [55]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_2_resp', fmm_hls_greedy_potential.cpp:253) on port 'gmem2' (fmm_hls_greedy_potential.cpp:253) [62]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_3_resp', fmm_hls_greedy_potential.cpp:254) on port 'gmem2' (fmm_hls_greedy_potential.cpp:254) [69]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_4_resp', fmm_hls_greedy_potential.cpp:255) on port 'gmem2' (fmm_hls_greedy_potential.cpp:255) [90]  (7.300 ns)

 <State 15>: 1.916ns
The critical path consists of the following:
	'load' operation 32 bit ('M_t_load_1', fmm_hls_greedy_potential.cpp:223->fmm_hls_greedy_potential.cpp:262) on static variable 'M_t' [107]  (0.000 ns)
	'add' operation 32 bit ('R', fmm_hls_greedy_potential.cpp:223->fmm_hls_greedy_potential.cpp:262) [108]  (1.916 ns)

 <State 16>: 6.094ns
The critical path consists of the following:
	'phi' operation 32 bit ('r1') with incoming values : ('r1', fmm_hls_greedy_potential.cpp:231->fmm_hls_greedy_potential.cpp:262) ('r1', fmm_hls_greedy_potential.cpp:235->fmm_hls_greedy_potential.cpp:262) [118]  (0.000 ns)
	'add' operation 35 bit ('add_ln133_3', fmm_hls_greedy_potential.cpp:133->fmm_hls_greedy_potential.cpp:264) [484]  (2.023 ns)
	'add' operation 17 bit ('add_ln133', fmm_hls_greedy_potential.cpp:133->fmm_hls_greedy_potential.cpp:264) [487]  (1.653 ns)
	'getelementptr' operation 17 bit ('M_e_addr_2', fmm_hls_greedy_potential.cpp:133->fmm_hls_greedy_potential.cpp:264) [489]  (0.000 ns)
	'store' operation 0 bit ('store_ln133', fmm_hls_greedy_potential.cpp:133->fmm_hls_greedy_potential.cpp:264) of constant 1 on array 'M_e' [490]  (2.417 ns)

 <State 17>: 2.649ns
The critical path consists of the following:
	'phi' operation 64 bit ('r2', fmm_hls_greedy_potential.cpp:225->fmm_hls_greedy_potential.cpp:262) with incoming values : ('zext_ln225', fmm_hls_greedy_potential.cpp:225->fmm_hls_greedy_potential.cpp:262) ('add_ln225_1', fmm_hls_greedy_potential.cpp:225->fmm_hls_greedy_potential.cpp:262) [135]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln225_1', fmm_hls_greedy_potential.cpp:225->fmm_hls_greedy_potential.cpp:262) [140]  (2.649 ns)

 <State 18>: 5.284ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln102', fmm_hls_greedy_potential.cpp:102->fmm_hls_greedy_potential.cpp:255) to 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1' [147]  (5.284 ns)

 <State 19>: 0.000ns
The critical path consists of the following:

 <State 20>: 7.182ns
The critical path consists of the following:
	'load' operation 32 bit ('p_loc_load') on local variable 'p_loc' [149]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln229', fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:262) [151]  (1.898 ns)
	'call' operation 0 bit ('call_ln102', fmm_hls_greedy_potential.cpp:102->fmm_hls_greedy_potential.cpp:255) to 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13' [154]  (5.284 ns)

 <State 21>: 4.208ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln102', fmm_hls_greedy_potential.cpp:102->fmm_hls_greedy_potential.cpp:255) to 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13' [154]  (4.208 ns)

 <State 22>: 6.210ns
The critical path consists of the following:
	'load' operation 32 bit ('p_2_loc_load') on local variable 'p_2_loc' [155]  (0.000 ns)
	'mul' operation 32 bit ('score', fmm_hls_greedy_potential.cpp:210->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) [160]  (6.210 ns)

 <State 23>: 5.986ns
The critical path consists of the following:
	'add' operation 32 bit ('new_col', fmm_hls_greedy_potential.cpp:131->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) [167]  (1.916 ns)
	'add' operation 17 bit ('add_ln133_1', fmm_hls_greedy_potential.cpp:133->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) [170]  (1.653 ns)
	'getelementptr' operation 17 bit ('M_e_addr_11', fmm_hls_greedy_potential.cpp:133->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) [172]  (0.000 ns)
	'store' operation 0 bit ('store_ln133', fmm_hls_greedy_potential.cpp:133->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) of constant 1 on array 'M_e' [181]  (2.417 ns)

 <State 24>: 5.724ns
The critical path consists of the following:
	'add' operation 17 bit ('add_ln136_1', fmm_hls_greedy_potential.cpp:136->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) [186]  (1.653 ns)
	'call' operation 0 bit ('call_ln131', fmm_hls_greedy_potential.cpp:131->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) to 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1' [187]  (4.071 ns)

 <State 25>: 4.978ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln148_1', fmm_hls_greedy_potential.cpp:148->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) [188]  (1.916 ns)
	multiplexor before 'phi' operation 32 bit ('empty_46', fmm_hls_greedy_potential.cpp:148->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) with incoming values : ('M_t_load_1', fmm_hls_greedy_potential.cpp:223->fmm_hls_greedy_potential.cpp:262) ('add_ln148_1', fmm_hls_greedy_potential.cpp:148->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) ('t_old', fmm_hls_greedy_potential.cpp:154->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) ('add_ln148_2', fmm_hls_greedy_potential.cpp:148->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) ('t_old', fmm_hls_greedy_potential.cpp:154->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [192]  (1.146 ns)
	'phi' operation 32 bit ('empty_46', fmm_hls_greedy_potential.cpp:148->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) with incoming values : ('M_t_load_1', fmm_hls_greedy_potential.cpp:223->fmm_hls_greedy_potential.cpp:262) ('add_ln148_1', fmm_hls_greedy_potential.cpp:148->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) ('t_old', fmm_hls_greedy_potential.cpp:154->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) ('add_ln148_2', fmm_hls_greedy_potential.cpp:148->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) ('t_old', fmm_hls_greedy_potential.cpp:154->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [192]  (0.000 ns)
	'add' operation 32 bit ('R', fmm_hls_greedy_potential.cpp:190->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) [193]  (1.916 ns)

 <State 26>: 3.062ns
The critical path consists of the following:
	'phi' operation 31 bit ('i', fmm_hls_greedy_potential.cpp:193->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) with incoming values : ('add_ln193', fmm_hls_greedy_potential.cpp:193->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) [198]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln193', fmm_hls_greedy_potential.cpp:193->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) [203]  (1.916 ns)
	multiplexor before 'phi' operation 32 bit ('t_old') with incoming values : ('M_t_load_1', fmm_hls_greedy_potential.cpp:223->fmm_hls_greedy_potential.cpp:262) ('add_ln148_1', fmm_hls_greedy_potential.cpp:148->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) ('t_old', fmm_hls_greedy_potential.cpp:154->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) ('add_ln148_2', fmm_hls_greedy_potential.cpp:148->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) ('t_old', fmm_hls_greedy_potential.cpp:154->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [287]  (1.146 ns)

 <State 27>: 6.759ns
The critical path consists of the following:
	'mul' operation 95 bit ('mul_ln192', fmm_hls_greedy_potential.cpp:192->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) [217]  (6.759 ns)

 <State 28>: 6.759ns
The critical path consists of the following:
	'mul' operation 95 bit ('mul_ln192', fmm_hls_greedy_potential.cpp:192->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) [217]  (6.759 ns)

 <State 29>: 6.759ns
The critical path consists of the following:
	'mul' operation 95 bit ('mul_ln192', fmm_hls_greedy_potential.cpp:192->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) [217]  (6.759 ns)

 <State 30>: 1.146ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln193', fmm_hls_greedy_potential.cpp:193->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) to 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1' [218]  (1.146 ns)

 <State 31>: 7.732ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln193', fmm_hls_greedy_potential.cpp:193->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) to 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1' [218]  (7.732 ns)

 <State 32>: 0.000ns
The critical path consists of the following:

 <State 33>: 5.986ns
The critical path consists of the following:
	'add' operation 32 bit ('rowt', fmm_hls_greedy_potential.cpp:155->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) [227]  (1.916 ns)
	'call' operation 0 bit ('call_ln155', fmm_hls_greedy_potential.cpp:155->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) to 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1' [236]  (4.071 ns)

 <State 34>: 5.479ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln155', fmm_hls_greedy_potential.cpp:155->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) to 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1' [236]  (5.479 ns)

 <State 35>: 4.978ns
The critical path consists of the following:
	'add' operation 32 bit ('r', fmm_hls_greedy_potential.cpp:164->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) [238]  (1.916 ns)
	'icmp' operation 1 bit ('icmp_ln164', fmm_hls_greedy_potential.cpp:164->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) [239]  (1.916 ns)
	multiplexor before 'phi' operation 32 bit ('move_type') with incoming values : ('move_type_1_loc_load') [247]  (1.146 ns)

 <State 36>: 7.240ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln164', fmm_hls_greedy_potential.cpp:164->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) to 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2' [242]  (7.240 ns)

 <State 37>: 6.191ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln164', fmm_hls_greedy_potential.cpp:164->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) to 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2' [242]  (6.191 ns)

 <State 38>: 6.191ns
The critical path consists of the following:
	'load' operation 32 bit ('move_type_1_loc_load') on local variable 'move_type_1_loc' [243]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('move_type') with incoming values : ('move_type_1_loc_load') [247]  (1.146 ns)
	'phi' operation 32 bit ('move_type') with incoming values : ('move_type_1_loc_load') [247]  (0.000 ns)
	'icmp' operation 1 bit ('empty_47') [256]  (1.916 ns)
	'or' operation 1 bit ('empty_49') [258]  (0.712 ns)
	'store' operation 0 bit ('store_ln173', fmm_hls_greedy_potential.cpp:173->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) of constant 0 on array 'M_e' [272]  (2.417 ns)

 <State 39>: 4.071ns
The critical path consists of the following:
	'add' operation 17 bit ('add_ln174', fmm_hls_greedy_potential.cpp:174->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) [279]  (1.653 ns)
	'getelementptr' operation 17 bit ('M_e_addr_13', fmm_hls_greedy_potential.cpp:174->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) [281]  (0.000 ns)
	'store' operation 0 bit ('store_ln174', fmm_hls_greedy_potential.cpp:174->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) of constant 0 on array 'M_e' [282]  (2.417 ns)

 <State 40>: 4.071ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln157', fmm_hls_greedy_potential.cpp:157->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) to 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3' [283]  (4.071 ns)

 <State 41>: 6.210ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln215', fmm_hls_greedy_potential.cpp:215->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) [288]  (6.210 ns)

 <State 42>: 1.916ns
The critical path consists of the following:
	'add' operation 32 bit ('score', fmm_hls_greedy_potential.cpp:215->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) [289]  (1.916 ns)

 <State 43>: 3.716ns
The critical path consists of the following:
	'phi' operation 32 bit ('score') with incoming values : ('score', fmm_hls_greedy_potential.cpp:210->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) ('score', fmm_hls_greedy_potential.cpp:215->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) [293]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln231', fmm_hls_greedy_potential.cpp:231->fmm_hls_greedy_potential.cpp:262) [294]  (1.916 ns)
	'select' operation 32 bit ('r1', fmm_hls_greedy_potential.cpp:231->fmm_hls_greedy_potential.cpp:262) [295]  (0.654 ns)
	multiplexor before 'phi' operation 32 bit ('r1') with incoming values : ('r1', fmm_hls_greedy_potential.cpp:231->fmm_hls_greedy_potential.cpp:262) ('r1', fmm_hls_greedy_potential.cpp:235->fmm_hls_greedy_potential.cpp:262) [303]  (1.146 ns)
	'phi' operation 32 bit ('r1') with incoming values : ('r1', fmm_hls_greedy_potential.cpp:231->fmm_hls_greedy_potential.cpp:262) ('r1', fmm_hls_greedy_potential.cpp:235->fmm_hls_greedy_potential.cpp:262) [303]  (0.000 ns)

 <State 44>: 5.284ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln102', fmm_hls_greedy_potential.cpp:102->fmm_hls_greedy_potential.cpp:255) to 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14' [311]  (5.284 ns)

 <State 45>: 0.000ns
The critical path consists of the following:

 <State 46>: 6.210ns
The critical path consists of the following:
	'load' operation 32 bit ('n_6_loc_load') on local variable 'n_6_loc' [312]  (0.000 ns)
	'mul' operation 32 bit ('score', fmm_hls_greedy_potential.cpp:210->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [317]  (6.210 ns)

 <State 47>: 5.986ns
The critical path consists of the following:
	'add' operation 32 bit ('new_col', fmm_hls_greedy_potential.cpp:131->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [324]  (1.916 ns)
	'add' operation 17 bit ('add_ln133_2', fmm_hls_greedy_potential.cpp:133->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [327]  (1.653 ns)
	'getelementptr' operation 17 bit ('M_e_addr_14', fmm_hls_greedy_potential.cpp:133->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [329]  (0.000 ns)
	'store' operation 0 bit ('store_ln133', fmm_hls_greedy_potential.cpp:133->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) of constant 1 on array 'M_e' [338]  (2.417 ns)

 <State 48>: 5.724ns
The critical path consists of the following:
	'add' operation 17 bit ('add_ln136_2', fmm_hls_greedy_potential.cpp:136->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [343]  (1.653 ns)
	'call' operation 0 bit ('call_ln131', fmm_hls_greedy_potential.cpp:131->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) to 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15' [344]  (4.071 ns)

 <State 49>: 4.978ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln148_2', fmm_hls_greedy_potential.cpp:148->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [345]  (1.916 ns)
	multiplexor before 'phi' operation 32 bit ('empty_50', fmm_hls_greedy_potential.cpp:148->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) with incoming values : ('M_t_load_1', fmm_hls_greedy_potential.cpp:223->fmm_hls_greedy_potential.cpp:262) ('add_ln148_1', fmm_hls_greedy_potential.cpp:148->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) ('t_old', fmm_hls_greedy_potential.cpp:154->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) ('add_ln148_2', fmm_hls_greedy_potential.cpp:148->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) ('t_old', fmm_hls_greedy_potential.cpp:154->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [349]  (1.146 ns)
	'phi' operation 32 bit ('empty_50', fmm_hls_greedy_potential.cpp:148->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) with incoming values : ('M_t_load_1', fmm_hls_greedy_potential.cpp:223->fmm_hls_greedy_potential.cpp:262) ('add_ln148_1', fmm_hls_greedy_potential.cpp:148->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) ('t_old', fmm_hls_greedy_potential.cpp:154->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) ('add_ln148_2', fmm_hls_greedy_potential.cpp:148->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) ('t_old', fmm_hls_greedy_potential.cpp:154->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [349]  (0.000 ns)
	'add' operation 32 bit ('R', fmm_hls_greedy_potential.cpp:190->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [350]  (1.916 ns)

 <State 50>: 3.062ns
The critical path consists of the following:
	'phi' operation 31 bit ('i', fmm_hls_greedy_potential.cpp:193->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) with incoming values : ('add_ln193_2', fmm_hls_greedy_potential.cpp:193->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [355]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln193_1', fmm_hls_greedy_potential.cpp:193->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [360]  (1.916 ns)
	multiplexor before 'phi' operation 32 bit ('t_old') with incoming values : ('M_t_load_1', fmm_hls_greedy_potential.cpp:223->fmm_hls_greedy_potential.cpp:262) ('add_ln148_1', fmm_hls_greedy_potential.cpp:148->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) ('t_old', fmm_hls_greedy_potential.cpp:154->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262) ('add_ln148_2', fmm_hls_greedy_potential.cpp:148->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) ('t_old', fmm_hls_greedy_potential.cpp:154->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [444]  (1.146 ns)

 <State 51>: 6.759ns
The critical path consists of the following:
	'mul' operation 95 bit ('mul_ln192_1', fmm_hls_greedy_potential.cpp:192->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [374]  (6.759 ns)

 <State 52>: 6.759ns
The critical path consists of the following:
	'mul' operation 95 bit ('mul_ln192_1', fmm_hls_greedy_potential.cpp:192->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [374]  (6.759 ns)

 <State 53>: 6.759ns
The critical path consists of the following:
	'mul' operation 95 bit ('mul_ln192_1', fmm_hls_greedy_potential.cpp:192->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [374]  (6.759 ns)

 <State 54>: 1.146ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln193', fmm_hls_greedy_potential.cpp:193->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) to 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16' [375]  (1.146 ns)

 <State 55>: 7.732ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln193', fmm_hls_greedy_potential.cpp:193->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) to 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16' [375]  (7.732 ns)

 <State 56>: 0.000ns
The critical path consists of the following:

 <State 57>: 5.986ns
The critical path consists of the following:
	'add' operation 32 bit ('rowt', fmm_hls_greedy_potential.cpp:155->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [384]  (1.916 ns)
	'call' operation 0 bit ('call_ln155', fmm_hls_greedy_potential.cpp:155->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) to 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17' [393]  (4.071 ns)

 <State 58>: 5.479ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln155', fmm_hls_greedy_potential.cpp:155->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) to 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17' [393]  (5.479 ns)

 <State 59>: 3.062ns
The critical path consists of the following:
	'load' operation 32 bit ('row1') on local variable 'row1_3_ce_loc' [394]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln164_1', fmm_hls_greedy_potential.cpp:164->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [396]  (1.916 ns)
	multiplexor before 'phi' operation 32 bit ('move_type') with incoming values : ('move_type_4_loc_load') [404]  (1.146 ns)

 <State 60>: 7.240ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln164', fmm_hls_greedy_potential.cpp:164->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) to 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28' [399]  (7.240 ns)

 <State 61>: 6.191ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln164', fmm_hls_greedy_potential.cpp:164->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) to 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28' [399]  (6.191 ns)

 <State 62>: 6.191ns
The critical path consists of the following:
	'load' operation 32 bit ('move_type_4_loc_load') on local variable 'move_type_4_loc' [400]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('move_type') with incoming values : ('move_type_4_loc_load') [404]  (1.146 ns)
	'phi' operation 32 bit ('move_type') with incoming values : ('move_type_4_loc_load') [404]  (0.000 ns)
	'icmp' operation 1 bit ('empty_52') [414]  (1.916 ns)
	'or' operation 1 bit ('empty_53') [415]  (0.712 ns)
	'store' operation 0 bit ('store_ln173', fmm_hls_greedy_potential.cpp:173->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) of constant 0 on array 'M_e' [429]  (2.417 ns)

 <State 63>: 4.071ns
The critical path consists of the following:
	'add' operation 17 bit ('add_ln174_1', fmm_hls_greedy_potential.cpp:174->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [436]  (1.653 ns)
	'getelementptr' operation 17 bit ('M_e_addr_17', fmm_hls_greedy_potential.cpp:174->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [438]  (0.000 ns)
	'store' operation 0 bit ('store_ln174', fmm_hls_greedy_potential.cpp:174->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) of constant 0 on array 'M_e' [439]  (2.417 ns)

 <State 64>: 4.071ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln157', fmm_hls_greedy_potential.cpp:157->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) to 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39' [440]  (4.071 ns)

 <State 65>: 6.210ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln215_1', fmm_hls_greedy_potential.cpp:215->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [445]  (6.210 ns)

 <State 66>: 6.803ns
The critical path consists of the following:
	'add' operation 32 bit ('score', fmm_hls_greedy_potential.cpp:215->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [446]  (1.916 ns)
	multiplexor before 'phi' operation 32 bit ('score') with incoming values : ('score', fmm_hls_greedy_potential.cpp:210->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) ('score', fmm_hls_greedy_potential.cpp:215->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [450]  (1.171 ns)
	'phi' operation 32 bit ('score') with incoming values : ('score', fmm_hls_greedy_potential.cpp:210->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) ('score', fmm_hls_greedy_potential.cpp:215->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [450]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln235', fmm_hls_greedy_potential.cpp:235->fmm_hls_greedy_potential.cpp:262) [451]  (1.916 ns)
	'select' operation 32 bit ('r1', fmm_hls_greedy_potential.cpp:235->fmm_hls_greedy_potential.cpp:262) [452]  (0.654 ns)
	multiplexor before 'phi' operation 32 bit ('r1') with incoming values : ('r1', fmm_hls_greedy_potential.cpp:231->fmm_hls_greedy_potential.cpp:262) ('r1', fmm_hls_greedy_potential.cpp:235->fmm_hls_greedy_potential.cpp:262) [460]  (1.146 ns)
	'phi' operation 32 bit ('r1') with incoming values : ('r1', fmm_hls_greedy_potential.cpp:231->fmm_hls_greedy_potential.cpp:262) ('r1', fmm_hls_greedy_potential.cpp:235->fmm_hls_greedy_potential.cpp:262) [460]  (0.000 ns)

 <State 67>: 6.094ns
The critical path consists of the following:
	'add' operation 35 bit ('add_ln134_3', fmm_hls_greedy_potential.cpp:134->fmm_hls_greedy_potential.cpp:264) [497]  (2.023 ns)
	'add' operation 17 bit ('add_ln134', fmm_hls_greedy_potential.cpp:134->fmm_hls_greedy_potential.cpp:264) [499]  (1.653 ns)
	'getelementptr' operation 17 bit ('M_e_addr_3', fmm_hls_greedy_potential.cpp:134->fmm_hls_greedy_potential.cpp:264) [501]  (0.000 ns)
	'store' operation 0 bit ('store_ln134', fmm_hls_greedy_potential.cpp:134->fmm_hls_greedy_potential.cpp:264) of variable 'select_ln134', fmm_hls_greedy_potential.cpp:134->fmm_hls_greedy_potential.cpp:264 on array 'M_e' [502]  (2.417 ns)

 <State 68>: 5.986ns
The critical path consists of the following:
	'icmp' operation 1 bit ('cmp34_i_i', fmm_hls_greedy_potential.cpp:235->fmm_hls_greedy_potential.cpp:262) [503]  (1.916 ns)
	'call' operation 0 bit ('call_ln131', fmm_hls_greedy_potential.cpp:131->fmm_hls_greedy_potential.cpp:264) to 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110' [508]  (4.071 ns)

 <State 69>: 3.138ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln148', fmm_hls_greedy_potential.cpp:148->fmm_hls_greedy_potential.cpp:264) [509]  (1.916 ns)
	'store' operation 0 bit ('store_ln148', fmm_hls_greedy_potential.cpp:148->fmm_hls_greedy_potential.cpp:264) of variable 'add_ln148', fmm_hls_greedy_potential.cpp:148->fmm_hls_greedy_potential.cpp:264 on static variable 'M_t' [510]  (1.222 ns)

 <State 70>: 4.565ns
The critical path consists of the following:
	'load' operation 32 bit ('rec_idx_1_load', fmm_hls_greedy_potential.cpp:266) on local variable 'rec_idx', fmm_hls_greedy_potential.cpp:246 [514]  (0.000 ns)
	'add' operation 32 bit ('base', fmm_hls_greedy_potential.cpp:267) [520]  (1.916 ns)
	'add' operation 64 bit ('add_ln268', fmm_hls_greedy_potential.cpp:268) [523]  (2.649 ns)

 <State 71>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem2_addr_5_req', fmm_hls_greedy_potential.cpp:268) on port 'gmem2' (fmm_hls_greedy_potential.cpp:268) [527]  (7.300 ns)

 <State 72>: 7.300ns
The critical path consists of the following:
	'load' operation 32 bit ('iter_load', fmm_hls_greedy_potential.cpp:268) on local variable 'iter', fmm_hls_greedy_potential.cpp:259 [518]  (0.000 ns)
	bus write operation ('write_ln268', fmm_hls_greedy_potential.cpp:268) on port 'gmem2' (fmm_hls_greedy_potential.cpp:268) [528]  (7.300 ns)

 <State 73>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_5_resp', fmm_hls_greedy_potential.cpp:268) on port 'gmem2' (fmm_hls_greedy_potential.cpp:268) [529]  (7.300 ns)

 <State 74>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_5_resp', fmm_hls_greedy_potential.cpp:268) on port 'gmem2' (fmm_hls_greedy_potential.cpp:268) [529]  (7.300 ns)

 <State 75>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_5_resp', fmm_hls_greedy_potential.cpp:268) on port 'gmem2' (fmm_hls_greedy_potential.cpp:268) [529]  (7.300 ns)

 <State 76>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_5_resp', fmm_hls_greedy_potential.cpp:268) on port 'gmem2' (fmm_hls_greedy_potential.cpp:268) [529]  (7.300 ns)

 <State 77>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_5_resp', fmm_hls_greedy_potential.cpp:268) on port 'gmem2' (fmm_hls_greedy_potential.cpp:268) [529]  (7.300 ns)

 <State 78>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_6_resp', fmm_hls_greedy_potential.cpp:269) on port 'gmem2' (fmm_hls_greedy_potential.cpp:269) [539]  (7.300 ns)

 <State 79>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_7_resp', fmm_hls_greedy_potential.cpp:270) on port 'gmem2' (fmm_hls_greedy_potential.cpp:270) [549]  (7.300 ns)

 <State 80>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_8_resp', fmm_hls_greedy_potential.cpp:271) on port 'gmem2' (fmm_hls_greedy_potential.cpp:271) [559]  (7.300 ns)

 <State 81>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_9_resp', fmm_hls_greedy_potential.cpp:272) on port 'gmem2' (fmm_hls_greedy_potential.cpp:272) [582]  (7.300 ns)

 <State 82>: 3.062ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln260', fmm_hls_greedy_potential.cpp:260) [596]  (1.916 ns)
	'store' operation 0 bit ('store_ln259', fmm_hls_greedy_potential.cpp:259) of variable 'add_ln260', fmm_hls_greedy_potential.cpp:260 on local variable 'iter', fmm_hls_greedy_potential.cpp:259 [597]  (1.146 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
