
007_FreeRTOS_HOOK_Functions.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005d08  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000017c  08005e98  08005e98  00006e98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006014  08006014  0000806c  2**0
                  CONTENTS
  4 .ARM          00000008  08006014  08006014  00007014  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800601c  0800601c  0000806c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800601c  0800601c  0000701c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006020  08006020  00007020  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  08006024  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00014558  2000006c  08006090  0000806c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200145c4  08006090  000085c4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000806c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010977  00000000  00000000  0000809c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002afb  00000000  00000000  00018a13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010f0  00000000  00000000  0001b510  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ce4  00000000  00000000  0001c600  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002333b  00000000  00000000  0001d2e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012ef5  00000000  00000000  0004061f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d4a9a  00000000  00000000  00053514  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00127fae  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b40  00000000  00000000  00127ff4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000b7  00000000  00000000  0012cb34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005e80 	.word	0x08005e80

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	08005e80 	.word	0x08005e80

080001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80001d0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80001d2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001d6:	f8df 0088 	ldr.w	r0, [pc, #136]	@ 8000260 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80001da:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80001de:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 80001e2:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 80001e4:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 80001e6:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 80001e8:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 80001ea:	d332      	bcc.n	8000252 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 80001ec:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 80001ee:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 80001f0:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 80001f2:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 80001f4:	d314      	bcc.n	8000220 <_CheckCase2>

080001f6 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 80001f6:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 80001f8:	19d0      	adds	r0, r2, r7
 80001fa:	bf00      	nop

080001fc <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 80001fc:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000200:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000204:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000206:	d005      	beq.n	8000214 <_CSDone>
        LDRB     R3,[R1], #+1
 8000208:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800020c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000210:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000212:	d1f3      	bne.n	80001fc <_LoopCopyStraight>

08000214 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000214:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000218:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800021a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800021c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800021e:	4770      	bx	lr

08000220 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000220:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000222:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000224:	d319      	bcc.n	800025a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000226:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000228:	1b12      	subs	r2, r2, r4

0800022a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800022a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800022e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000232:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000234:	d1f9      	bne.n	800022a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000236:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000238:	d005      	beq.n	8000246 <_No2ChunkNeeded>

0800023a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800023a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800023e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000242:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000244:	d1f9      	bne.n	800023a <_LoopCopyAfterWrapAround>

08000246 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000246:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800024a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800024c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800024e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000250:	4770      	bx	lr

08000252 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000252:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000254:	3801      	subs	r0, #1
        CMP      R0,R2
 8000256:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000258:	d2cd      	bcs.n	80001f6 <_Case4>

0800025a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800025a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800025e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000260:	20012ea4 	.word	0x20012ea4
	...

08000270 <memchr>:
 8000270:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000274:	2a10      	cmp	r2, #16
 8000276:	db2b      	blt.n	80002d0 <memchr+0x60>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	d008      	beq.n	8000290 <memchr+0x20>
 800027e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000282:	3a01      	subs	r2, #1
 8000284:	428b      	cmp	r3, r1
 8000286:	d02d      	beq.n	80002e4 <memchr+0x74>
 8000288:	f010 0f07 	tst.w	r0, #7
 800028c:	b342      	cbz	r2, 80002e0 <memchr+0x70>
 800028e:	d1f6      	bne.n	800027e <memchr+0xe>
 8000290:	b4f0      	push	{r4, r5, r6, r7}
 8000292:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000296:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800029a:	f022 0407 	bic.w	r4, r2, #7
 800029e:	f07f 0700 	mvns.w	r7, #0
 80002a2:	2300      	movs	r3, #0
 80002a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002a8:	3c08      	subs	r4, #8
 80002aa:	ea85 0501 	eor.w	r5, r5, r1
 80002ae:	ea86 0601 	eor.w	r6, r6, r1
 80002b2:	fa85 f547 	uadd8	r5, r5, r7
 80002b6:	faa3 f587 	sel	r5, r3, r7
 80002ba:	fa86 f647 	uadd8	r6, r6, r7
 80002be:	faa5 f687 	sel	r6, r5, r7
 80002c2:	b98e      	cbnz	r6, 80002e8 <memchr+0x78>
 80002c4:	d1ee      	bne.n	80002a4 <memchr+0x34>
 80002c6:	bcf0      	pop	{r4, r5, r6, r7}
 80002c8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002cc:	f002 0207 	and.w	r2, r2, #7
 80002d0:	b132      	cbz	r2, 80002e0 <memchr+0x70>
 80002d2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002d6:	3a01      	subs	r2, #1
 80002d8:	ea83 0301 	eor.w	r3, r3, r1
 80002dc:	b113      	cbz	r3, 80002e4 <memchr+0x74>
 80002de:	d1f8      	bne.n	80002d2 <memchr+0x62>
 80002e0:	2000      	movs	r0, #0
 80002e2:	4770      	bx	lr
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr
 80002e8:	2d00      	cmp	r5, #0
 80002ea:	bf06      	itte	eq
 80002ec:	4635      	moveq	r5, r6
 80002ee:	3803      	subeq	r0, #3
 80002f0:	3807      	subne	r0, #7
 80002f2:	f015 0f01 	tst.w	r5, #1
 80002f6:	d107      	bne.n	8000308 <memchr+0x98>
 80002f8:	3001      	adds	r0, #1
 80002fa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002fe:	bf02      	ittt	eq
 8000300:	3001      	addeq	r0, #1
 8000302:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000306:	3001      	addeq	r0, #1
 8000308:	bcf0      	pop	{r4, r5, r6, r7}
 800030a:	3801      	subs	r0, #1
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295
 8000320:	f04f 30ff 	movne.w	r0, #4294967295
 8000324:	f000 b96a 	b.w	80005fc <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9d08      	ldr	r5, [sp, #32]
 8000346:	460c      	mov	r4, r1
 8000348:	2b00      	cmp	r3, #0
 800034a:	d14e      	bne.n	80003ea <__udivmoddi4+0xaa>
 800034c:	4694      	mov	ip, r2
 800034e:	458c      	cmp	ip, r1
 8000350:	4686      	mov	lr, r0
 8000352:	fab2 f282 	clz	r2, r2
 8000356:	d962      	bls.n	800041e <__udivmoddi4+0xde>
 8000358:	b14a      	cbz	r2, 800036e <__udivmoddi4+0x2e>
 800035a:	f1c2 0320 	rsb	r3, r2, #32
 800035e:	4091      	lsls	r1, r2
 8000360:	fa20 f303 	lsr.w	r3, r0, r3
 8000364:	fa0c fc02 	lsl.w	ip, ip, r2
 8000368:	4319      	orrs	r1, r3
 800036a:	fa00 fe02 	lsl.w	lr, r0, r2
 800036e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000372:	fa1f f68c 	uxth.w	r6, ip
 8000376:	fbb1 f4f7 	udiv	r4, r1, r7
 800037a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800037e:	fb07 1114 	mls	r1, r7, r4, r1
 8000382:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000386:	fb04 f106 	mul.w	r1, r4, r6
 800038a:	4299      	cmp	r1, r3
 800038c:	d90a      	bls.n	80003a4 <__udivmoddi4+0x64>
 800038e:	eb1c 0303 	adds.w	r3, ip, r3
 8000392:	f104 30ff 	add.w	r0, r4, #4294967295
 8000396:	f080 8112 	bcs.w	80005be <__udivmoddi4+0x27e>
 800039a:	4299      	cmp	r1, r3
 800039c:	f240 810f 	bls.w	80005be <__udivmoddi4+0x27e>
 80003a0:	3c02      	subs	r4, #2
 80003a2:	4463      	add	r3, ip
 80003a4:	1a59      	subs	r1, r3, r1
 80003a6:	fa1f f38e 	uxth.w	r3, lr
 80003aa:	fbb1 f0f7 	udiv	r0, r1, r7
 80003ae:	fb07 1110 	mls	r1, r7, r0, r1
 80003b2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003b6:	fb00 f606 	mul.w	r6, r0, r6
 80003ba:	429e      	cmp	r6, r3
 80003bc:	d90a      	bls.n	80003d4 <__udivmoddi4+0x94>
 80003be:	eb1c 0303 	adds.w	r3, ip, r3
 80003c2:	f100 31ff 	add.w	r1, r0, #4294967295
 80003c6:	f080 80fc 	bcs.w	80005c2 <__udivmoddi4+0x282>
 80003ca:	429e      	cmp	r6, r3
 80003cc:	f240 80f9 	bls.w	80005c2 <__udivmoddi4+0x282>
 80003d0:	4463      	add	r3, ip
 80003d2:	3802      	subs	r0, #2
 80003d4:	1b9b      	subs	r3, r3, r6
 80003d6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003da:	2100      	movs	r1, #0
 80003dc:	b11d      	cbz	r5, 80003e6 <__udivmoddi4+0xa6>
 80003de:	40d3      	lsrs	r3, r2
 80003e0:	2200      	movs	r2, #0
 80003e2:	e9c5 3200 	strd	r3, r2, [r5]
 80003e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d905      	bls.n	80003fa <__udivmoddi4+0xba>
 80003ee:	b10d      	cbz	r5, 80003f4 <__udivmoddi4+0xb4>
 80003f0:	e9c5 0100 	strd	r0, r1, [r5]
 80003f4:	2100      	movs	r1, #0
 80003f6:	4608      	mov	r0, r1
 80003f8:	e7f5      	b.n	80003e6 <__udivmoddi4+0xa6>
 80003fa:	fab3 f183 	clz	r1, r3
 80003fe:	2900      	cmp	r1, #0
 8000400:	d146      	bne.n	8000490 <__udivmoddi4+0x150>
 8000402:	42a3      	cmp	r3, r4
 8000404:	d302      	bcc.n	800040c <__udivmoddi4+0xcc>
 8000406:	4290      	cmp	r0, r2
 8000408:	f0c0 80f0 	bcc.w	80005ec <__udivmoddi4+0x2ac>
 800040c:	1a86      	subs	r6, r0, r2
 800040e:	eb64 0303 	sbc.w	r3, r4, r3
 8000412:	2001      	movs	r0, #1
 8000414:	2d00      	cmp	r5, #0
 8000416:	d0e6      	beq.n	80003e6 <__udivmoddi4+0xa6>
 8000418:	e9c5 6300 	strd	r6, r3, [r5]
 800041c:	e7e3      	b.n	80003e6 <__udivmoddi4+0xa6>
 800041e:	2a00      	cmp	r2, #0
 8000420:	f040 8090 	bne.w	8000544 <__udivmoddi4+0x204>
 8000424:	eba1 040c 	sub.w	r4, r1, ip
 8000428:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800042c:	fa1f f78c 	uxth.w	r7, ip
 8000430:	2101      	movs	r1, #1
 8000432:	fbb4 f6f8 	udiv	r6, r4, r8
 8000436:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800043a:	fb08 4416 	mls	r4, r8, r6, r4
 800043e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000442:	fb07 f006 	mul.w	r0, r7, r6
 8000446:	4298      	cmp	r0, r3
 8000448:	d908      	bls.n	800045c <__udivmoddi4+0x11c>
 800044a:	eb1c 0303 	adds.w	r3, ip, r3
 800044e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000452:	d202      	bcs.n	800045a <__udivmoddi4+0x11a>
 8000454:	4298      	cmp	r0, r3
 8000456:	f200 80cd 	bhi.w	80005f4 <__udivmoddi4+0x2b4>
 800045a:	4626      	mov	r6, r4
 800045c:	1a1c      	subs	r4, r3, r0
 800045e:	fa1f f38e 	uxth.w	r3, lr
 8000462:	fbb4 f0f8 	udiv	r0, r4, r8
 8000466:	fb08 4410 	mls	r4, r8, r0, r4
 800046a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800046e:	fb00 f707 	mul.w	r7, r0, r7
 8000472:	429f      	cmp	r7, r3
 8000474:	d908      	bls.n	8000488 <__udivmoddi4+0x148>
 8000476:	eb1c 0303 	adds.w	r3, ip, r3
 800047a:	f100 34ff 	add.w	r4, r0, #4294967295
 800047e:	d202      	bcs.n	8000486 <__udivmoddi4+0x146>
 8000480:	429f      	cmp	r7, r3
 8000482:	f200 80b0 	bhi.w	80005e6 <__udivmoddi4+0x2a6>
 8000486:	4620      	mov	r0, r4
 8000488:	1bdb      	subs	r3, r3, r7
 800048a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800048e:	e7a5      	b.n	80003dc <__udivmoddi4+0x9c>
 8000490:	f1c1 0620 	rsb	r6, r1, #32
 8000494:	408b      	lsls	r3, r1
 8000496:	fa22 f706 	lsr.w	r7, r2, r6
 800049a:	431f      	orrs	r7, r3
 800049c:	fa20 fc06 	lsr.w	ip, r0, r6
 80004a0:	fa04 f301 	lsl.w	r3, r4, r1
 80004a4:	ea43 030c 	orr.w	r3, r3, ip
 80004a8:	40f4      	lsrs	r4, r6
 80004aa:	fa00 f801 	lsl.w	r8, r0, r1
 80004ae:	0c38      	lsrs	r0, r7, #16
 80004b0:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80004b4:	fbb4 fef0 	udiv	lr, r4, r0
 80004b8:	fa1f fc87 	uxth.w	ip, r7
 80004bc:	fb00 441e 	mls	r4, r0, lr, r4
 80004c0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004c4:	fb0e f90c 	mul.w	r9, lr, ip
 80004c8:	45a1      	cmp	r9, r4
 80004ca:	fa02 f201 	lsl.w	r2, r2, r1
 80004ce:	d90a      	bls.n	80004e6 <__udivmoddi4+0x1a6>
 80004d0:	193c      	adds	r4, r7, r4
 80004d2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80004d6:	f080 8084 	bcs.w	80005e2 <__udivmoddi4+0x2a2>
 80004da:	45a1      	cmp	r9, r4
 80004dc:	f240 8081 	bls.w	80005e2 <__udivmoddi4+0x2a2>
 80004e0:	f1ae 0e02 	sub.w	lr, lr, #2
 80004e4:	443c      	add	r4, r7
 80004e6:	eba4 0409 	sub.w	r4, r4, r9
 80004ea:	fa1f f983 	uxth.w	r9, r3
 80004ee:	fbb4 f3f0 	udiv	r3, r4, r0
 80004f2:	fb00 4413 	mls	r4, r0, r3, r4
 80004f6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004fa:	fb03 fc0c 	mul.w	ip, r3, ip
 80004fe:	45a4      	cmp	ip, r4
 8000500:	d907      	bls.n	8000512 <__udivmoddi4+0x1d2>
 8000502:	193c      	adds	r4, r7, r4
 8000504:	f103 30ff 	add.w	r0, r3, #4294967295
 8000508:	d267      	bcs.n	80005da <__udivmoddi4+0x29a>
 800050a:	45a4      	cmp	ip, r4
 800050c:	d965      	bls.n	80005da <__udivmoddi4+0x29a>
 800050e:	3b02      	subs	r3, #2
 8000510:	443c      	add	r4, r7
 8000512:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000516:	fba0 9302 	umull	r9, r3, r0, r2
 800051a:	eba4 040c 	sub.w	r4, r4, ip
 800051e:	429c      	cmp	r4, r3
 8000520:	46ce      	mov	lr, r9
 8000522:	469c      	mov	ip, r3
 8000524:	d351      	bcc.n	80005ca <__udivmoddi4+0x28a>
 8000526:	d04e      	beq.n	80005c6 <__udivmoddi4+0x286>
 8000528:	b155      	cbz	r5, 8000540 <__udivmoddi4+0x200>
 800052a:	ebb8 030e 	subs.w	r3, r8, lr
 800052e:	eb64 040c 	sbc.w	r4, r4, ip
 8000532:	fa04 f606 	lsl.w	r6, r4, r6
 8000536:	40cb      	lsrs	r3, r1
 8000538:	431e      	orrs	r6, r3
 800053a:	40cc      	lsrs	r4, r1
 800053c:	e9c5 6400 	strd	r6, r4, [r5]
 8000540:	2100      	movs	r1, #0
 8000542:	e750      	b.n	80003e6 <__udivmoddi4+0xa6>
 8000544:	f1c2 0320 	rsb	r3, r2, #32
 8000548:	fa20 f103 	lsr.w	r1, r0, r3
 800054c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000550:	fa24 f303 	lsr.w	r3, r4, r3
 8000554:	4094      	lsls	r4, r2
 8000556:	430c      	orrs	r4, r1
 8000558:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800055c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000560:	fa1f f78c 	uxth.w	r7, ip
 8000564:	fbb3 f0f8 	udiv	r0, r3, r8
 8000568:	fb08 3110 	mls	r1, r8, r0, r3
 800056c:	0c23      	lsrs	r3, r4, #16
 800056e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000572:	fb00 f107 	mul.w	r1, r0, r7
 8000576:	4299      	cmp	r1, r3
 8000578:	d908      	bls.n	800058c <__udivmoddi4+0x24c>
 800057a:	eb1c 0303 	adds.w	r3, ip, r3
 800057e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000582:	d22c      	bcs.n	80005de <__udivmoddi4+0x29e>
 8000584:	4299      	cmp	r1, r3
 8000586:	d92a      	bls.n	80005de <__udivmoddi4+0x29e>
 8000588:	3802      	subs	r0, #2
 800058a:	4463      	add	r3, ip
 800058c:	1a5b      	subs	r3, r3, r1
 800058e:	b2a4      	uxth	r4, r4
 8000590:	fbb3 f1f8 	udiv	r1, r3, r8
 8000594:	fb08 3311 	mls	r3, r8, r1, r3
 8000598:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800059c:	fb01 f307 	mul.w	r3, r1, r7
 80005a0:	42a3      	cmp	r3, r4
 80005a2:	d908      	bls.n	80005b6 <__udivmoddi4+0x276>
 80005a4:	eb1c 0404 	adds.w	r4, ip, r4
 80005a8:	f101 36ff 	add.w	r6, r1, #4294967295
 80005ac:	d213      	bcs.n	80005d6 <__udivmoddi4+0x296>
 80005ae:	42a3      	cmp	r3, r4
 80005b0:	d911      	bls.n	80005d6 <__udivmoddi4+0x296>
 80005b2:	3902      	subs	r1, #2
 80005b4:	4464      	add	r4, ip
 80005b6:	1ae4      	subs	r4, r4, r3
 80005b8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80005bc:	e739      	b.n	8000432 <__udivmoddi4+0xf2>
 80005be:	4604      	mov	r4, r0
 80005c0:	e6f0      	b.n	80003a4 <__udivmoddi4+0x64>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e706      	b.n	80003d4 <__udivmoddi4+0x94>
 80005c6:	45c8      	cmp	r8, r9
 80005c8:	d2ae      	bcs.n	8000528 <__udivmoddi4+0x1e8>
 80005ca:	ebb9 0e02 	subs.w	lr, r9, r2
 80005ce:	eb63 0c07 	sbc.w	ip, r3, r7
 80005d2:	3801      	subs	r0, #1
 80005d4:	e7a8      	b.n	8000528 <__udivmoddi4+0x1e8>
 80005d6:	4631      	mov	r1, r6
 80005d8:	e7ed      	b.n	80005b6 <__udivmoddi4+0x276>
 80005da:	4603      	mov	r3, r0
 80005dc:	e799      	b.n	8000512 <__udivmoddi4+0x1d2>
 80005de:	4630      	mov	r0, r6
 80005e0:	e7d4      	b.n	800058c <__udivmoddi4+0x24c>
 80005e2:	46d6      	mov	lr, sl
 80005e4:	e77f      	b.n	80004e6 <__udivmoddi4+0x1a6>
 80005e6:	4463      	add	r3, ip
 80005e8:	3802      	subs	r0, #2
 80005ea:	e74d      	b.n	8000488 <__udivmoddi4+0x148>
 80005ec:	4606      	mov	r6, r0
 80005ee:	4623      	mov	r3, r4
 80005f0:	4608      	mov	r0, r1
 80005f2:	e70f      	b.n	8000414 <__udivmoddi4+0xd4>
 80005f4:	3e02      	subs	r6, #2
 80005f6:	4463      	add	r3, ip
 80005f8:	e730      	b.n	800045c <__udivmoddi4+0x11c>
 80005fa:	bf00      	nop

080005fc <__aeabi_idiv0>:
 80005fc:	4770      	bx	lr
 80005fe:	bf00      	nop

08000600 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b088      	sub	sp, #32
 8000604:	af02      	add	r7, sp, #8
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000606:	f000 fb69 	bl	8000cdc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800060a:	f000 f859 	bl	80006c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800060e:	f000 f8c1 	bl	8000794 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */


  //Enable the CYCCNT counter.
  DWT_CTRL |= ( 1 << 0);
 8000612:	4b23      	ldr	r3, [pc, #140]	@ (80006a0 <main+0xa0>)
 8000614:	681b      	ldr	r3, [r3, #0]
 8000616:	4a22      	ldr	r2, [pc, #136]	@ (80006a0 <main+0xa0>)
 8000618:	f043 0301 	orr.w	r3, r3, #1
 800061c:	6013      	str	r3, [r2, #0]

  SEGGER_UART_init(500000);
 800061e:	4821      	ldr	r0, [pc, #132]	@ (80006a4 <main+0xa4>)
 8000620:	f003 f9cc 	bl	80039bc <SEGGER_UART_init>

  SEGGER_SYSVIEW_Conf();
 8000624:	f002 fff4 	bl	8003610 <SEGGER_SYSVIEW_Conf>

  SEGGER_SYSVIEW_Start();
 8000628:	f004 f972 	bl	8004910 <SEGGER_SYSVIEW_Start>

  status = xTaskCreate(task1_handler, "Task-1", 200, "Hello world from Task-1", 2, &task1_handle);
 800062c:	f107 0308 	add.w	r3, r7, #8
 8000630:	9301      	str	r3, [sp, #4]
 8000632:	2302      	movs	r3, #2
 8000634:	9300      	str	r3, [sp, #0]
 8000636:	4b1c      	ldr	r3, [pc, #112]	@ (80006a8 <main+0xa8>)
 8000638:	22c8      	movs	r2, #200	@ 0xc8
 800063a:	491c      	ldr	r1, [pc, #112]	@ (80006ac <main+0xac>)
 800063c:	481c      	ldr	r0, [pc, #112]	@ (80006b0 <main+0xb0>)
 800063e:	f001 fddf 	bl	8002200 <xTaskCreate>
 8000642:	6178      	str	r0, [r7, #20]

  configASSERT(status == pdPASS);
 8000644:	697b      	ldr	r3, [r7, #20]
 8000646:	2b01      	cmp	r3, #1
 8000648:	d00b      	beq.n	8000662 <main+0x62>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 800064a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800064e:	f383 8811 	msr	BASEPRI, r3
 8000652:	f3bf 8f6f 	isb	sy
 8000656:	f3bf 8f4f 	dsb	sy
 800065a:	613b      	str	r3, [r7, #16]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 800065c:	bf00      	nop
 800065e:	bf00      	nop
 8000660:	e7fd      	b.n	800065e <main+0x5e>

  status = xTaskCreate(task2_handler, "Task-2", 200, "Hello world from Task-2", 2, &task2_handle);
 8000662:	1d3b      	adds	r3, r7, #4
 8000664:	9301      	str	r3, [sp, #4]
 8000666:	2302      	movs	r3, #2
 8000668:	9300      	str	r3, [sp, #0]
 800066a:	4b12      	ldr	r3, [pc, #72]	@ (80006b4 <main+0xb4>)
 800066c:	22c8      	movs	r2, #200	@ 0xc8
 800066e:	4912      	ldr	r1, [pc, #72]	@ (80006b8 <main+0xb8>)
 8000670:	4812      	ldr	r0, [pc, #72]	@ (80006bc <main+0xbc>)
 8000672:	f001 fdc5 	bl	8002200 <xTaskCreate>
 8000676:	6178      	str	r0, [r7, #20]

  configASSERT(status == pdPASS);
 8000678:	697b      	ldr	r3, [r7, #20]
 800067a:	2b01      	cmp	r3, #1
 800067c:	d00b      	beq.n	8000696 <main+0x96>
        __asm volatile
 800067e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000682:	f383 8811 	msr	BASEPRI, r3
 8000686:	f3bf 8f6f 	isb	sy
 800068a:	f3bf 8f4f 	dsb	sy
 800068e:	60fb      	str	r3, [r7, #12]
    }
 8000690:	bf00      	nop
 8000692:	bf00      	nop
 8000694:	e7fd      	b.n	8000692 <main+0x92>

  //start the freeRTOS scheduler
  vTaskStartScheduler();
 8000696:	f001 ff51 	bl	800253c <vTaskStartScheduler>
 
 

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800069a:	bf00      	nop
 800069c:	e7fd      	b.n	800069a <main+0x9a>
 800069e:	bf00      	nop
 80006a0:	e0001000 	.word	0xe0001000
 80006a4:	0007a120 	.word	0x0007a120
 80006a8:	08005e98 	.word	0x08005e98
 80006ac:	08005eb0 	.word	0x08005eb0
 80006b0:	08000a55 	.word	0x08000a55
 80006b4:	08005eb8 	.word	0x08005eb8
 80006b8:	08005ed0 	.word	0x08005ed0
 80006bc:	08000a8d 	.word	0x08000a8d

080006c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b094      	sub	sp, #80	@ 0x50
 80006c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006c6:	f107 0320 	add.w	r3, r7, #32
 80006ca:	2230      	movs	r2, #48	@ 0x30
 80006cc:	2100      	movs	r1, #0
 80006ce:	4618      	mov	r0, r3
 80006d0:	f004 ff4e 	bl	8005570 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006d4:	f107 030c 	add.w	r3, r7, #12
 80006d8:	2200      	movs	r2, #0
 80006da:	601a      	str	r2, [r3, #0]
 80006dc:	605a      	str	r2, [r3, #4]
 80006de:	609a      	str	r2, [r3, #8]
 80006e0:	60da      	str	r2, [r3, #12]
 80006e2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006e4:	2300      	movs	r3, #0
 80006e6:	60bb      	str	r3, [r7, #8]
 80006e8:	4b28      	ldr	r3, [pc, #160]	@ (800078c <SystemClock_Config+0xcc>)
 80006ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006ec:	4a27      	ldr	r2, [pc, #156]	@ (800078c <SystemClock_Config+0xcc>)
 80006ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006f2:	6413      	str	r3, [r2, #64]	@ 0x40
 80006f4:	4b25      	ldr	r3, [pc, #148]	@ (800078c <SystemClock_Config+0xcc>)
 80006f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006fc:	60bb      	str	r3, [r7, #8]
 80006fe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000700:	2300      	movs	r3, #0
 8000702:	607b      	str	r3, [r7, #4]
 8000704:	4b22      	ldr	r3, [pc, #136]	@ (8000790 <SystemClock_Config+0xd0>)
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	4a21      	ldr	r2, [pc, #132]	@ (8000790 <SystemClock_Config+0xd0>)
 800070a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800070e:	6013      	str	r3, [r2, #0]
 8000710:	4b1f      	ldr	r3, [pc, #124]	@ (8000790 <SystemClock_Config+0xd0>)
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000718:	607b      	str	r3, [r7, #4]
 800071a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800071c:	2302      	movs	r3, #2
 800071e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000720:	2301      	movs	r3, #1
 8000722:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000724:	2310      	movs	r3, #16
 8000726:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000728:	2302      	movs	r3, #2
 800072a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800072c:	2300      	movs	r3, #0
 800072e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000730:	2308      	movs	r3, #8
 8000732:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000734:	23a8      	movs	r3, #168	@ 0xa8
 8000736:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000738:	2302      	movs	r3, #2
 800073a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800073c:	2307      	movs	r3, #7
 800073e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000740:	f107 0320 	add.w	r3, r7, #32
 8000744:	4618      	mov	r0, r3
 8000746:	f000 fdbd 	bl	80012c4 <HAL_RCC_OscConfig>
 800074a:	4603      	mov	r3, r0
 800074c:	2b00      	cmp	r3, #0
 800074e:	d001      	beq.n	8000754 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000750:	f000 f9d2 	bl	8000af8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000754:	230f      	movs	r3, #15
 8000756:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000758:	2302      	movs	r3, #2
 800075a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800075c:	2300      	movs	r3, #0
 800075e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000760:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000764:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000766:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800076a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800076c:	f107 030c 	add.w	r3, r7, #12
 8000770:	2105      	movs	r1, #5
 8000772:	4618      	mov	r0, r3
 8000774:	f001 f814 	bl	80017a0 <HAL_RCC_ClockConfig>
 8000778:	4603      	mov	r3, r0
 800077a:	2b00      	cmp	r3, #0
 800077c:	d001      	beq.n	8000782 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800077e:	f000 f9bb 	bl	8000af8 <Error_Handler>
  }
}
 8000782:	bf00      	nop
 8000784:	3750      	adds	r7, #80	@ 0x50
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}
 800078a:	bf00      	nop
 800078c:	40023800 	.word	0x40023800
 8000790:	40007000 	.word	0x40007000

08000794 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	b08c      	sub	sp, #48	@ 0x30
 8000798:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800079a:	f107 031c 	add.w	r3, r7, #28
 800079e:	2200      	movs	r2, #0
 80007a0:	601a      	str	r2, [r3, #0]
 80007a2:	605a      	str	r2, [r3, #4]
 80007a4:	609a      	str	r2, [r3, #8]
 80007a6:	60da      	str	r2, [r3, #12]
 80007a8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80007aa:	2300      	movs	r3, #0
 80007ac:	61bb      	str	r3, [r7, #24]
 80007ae:	4ba1      	ldr	r3, [pc, #644]	@ (8000a34 <MX_GPIO_Init+0x2a0>)
 80007b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007b2:	4aa0      	ldr	r2, [pc, #640]	@ (8000a34 <MX_GPIO_Init+0x2a0>)
 80007b4:	f043 0310 	orr.w	r3, r3, #16
 80007b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80007ba:	4b9e      	ldr	r3, [pc, #632]	@ (8000a34 <MX_GPIO_Init+0x2a0>)
 80007bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007be:	f003 0310 	and.w	r3, r3, #16
 80007c2:	61bb      	str	r3, [r7, #24]
 80007c4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007c6:	2300      	movs	r3, #0
 80007c8:	617b      	str	r3, [r7, #20]
 80007ca:	4b9a      	ldr	r3, [pc, #616]	@ (8000a34 <MX_GPIO_Init+0x2a0>)
 80007cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ce:	4a99      	ldr	r2, [pc, #612]	@ (8000a34 <MX_GPIO_Init+0x2a0>)
 80007d0:	f043 0304 	orr.w	r3, r3, #4
 80007d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80007d6:	4b97      	ldr	r3, [pc, #604]	@ (8000a34 <MX_GPIO_Init+0x2a0>)
 80007d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007da:	f003 0304 	and.w	r3, r3, #4
 80007de:	617b      	str	r3, [r7, #20]
 80007e0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007e2:	2300      	movs	r3, #0
 80007e4:	613b      	str	r3, [r7, #16]
 80007e6:	4b93      	ldr	r3, [pc, #588]	@ (8000a34 <MX_GPIO_Init+0x2a0>)
 80007e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ea:	4a92      	ldr	r2, [pc, #584]	@ (8000a34 <MX_GPIO_Init+0x2a0>)
 80007ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80007f2:	4b90      	ldr	r3, [pc, #576]	@ (8000a34 <MX_GPIO_Init+0x2a0>)
 80007f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80007fa:	613b      	str	r3, [r7, #16]
 80007fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007fe:	2300      	movs	r3, #0
 8000800:	60fb      	str	r3, [r7, #12]
 8000802:	4b8c      	ldr	r3, [pc, #560]	@ (8000a34 <MX_GPIO_Init+0x2a0>)
 8000804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000806:	4a8b      	ldr	r2, [pc, #556]	@ (8000a34 <MX_GPIO_Init+0x2a0>)
 8000808:	f043 0301 	orr.w	r3, r3, #1
 800080c:	6313      	str	r3, [r2, #48]	@ 0x30
 800080e:	4b89      	ldr	r3, [pc, #548]	@ (8000a34 <MX_GPIO_Init+0x2a0>)
 8000810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000812:	f003 0301 	and.w	r3, r3, #1
 8000816:	60fb      	str	r3, [r7, #12]
 8000818:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800081a:	2300      	movs	r3, #0
 800081c:	60bb      	str	r3, [r7, #8]
 800081e:	4b85      	ldr	r3, [pc, #532]	@ (8000a34 <MX_GPIO_Init+0x2a0>)
 8000820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000822:	4a84      	ldr	r2, [pc, #528]	@ (8000a34 <MX_GPIO_Init+0x2a0>)
 8000824:	f043 0302 	orr.w	r3, r3, #2
 8000828:	6313      	str	r3, [r2, #48]	@ 0x30
 800082a:	4b82      	ldr	r3, [pc, #520]	@ (8000a34 <MX_GPIO_Init+0x2a0>)
 800082c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800082e:	f003 0302 	and.w	r3, r3, #2
 8000832:	60bb      	str	r3, [r7, #8]
 8000834:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000836:	2300      	movs	r3, #0
 8000838:	607b      	str	r3, [r7, #4]
 800083a:	4b7e      	ldr	r3, [pc, #504]	@ (8000a34 <MX_GPIO_Init+0x2a0>)
 800083c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800083e:	4a7d      	ldr	r2, [pc, #500]	@ (8000a34 <MX_GPIO_Init+0x2a0>)
 8000840:	f043 0308 	orr.w	r3, r3, #8
 8000844:	6313      	str	r3, [r2, #48]	@ 0x30
 8000846:	4b7b      	ldr	r3, [pc, #492]	@ (8000a34 <MX_GPIO_Init+0x2a0>)
 8000848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800084a:	f003 0308 	and.w	r3, r3, #8
 800084e:	607b      	str	r3, [r7, #4]
 8000850:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000852:	2200      	movs	r2, #0
 8000854:	2108      	movs	r1, #8
 8000856:	4878      	ldr	r0, [pc, #480]	@ (8000a38 <MX_GPIO_Init+0x2a4>)
 8000858:	f000 fd00 	bl	800125c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800085c:	2201      	movs	r2, #1
 800085e:	2101      	movs	r1, #1
 8000860:	4876      	ldr	r0, [pc, #472]	@ (8000a3c <MX_GPIO_Init+0x2a8>)
 8000862:	f000 fcfb 	bl	800125c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 8000866:	2200      	movs	r2, #0
 8000868:	f24f 0110 	movw	r1, #61456	@ 0xf010
 800086c:	4874      	ldr	r0, [pc, #464]	@ (8000a40 <MX_GPIO_Init+0x2ac>)
 800086e:	f000 fcf5 	bl	800125c <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000872:	2308      	movs	r3, #8
 8000874:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000876:	2301      	movs	r3, #1
 8000878:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800087a:	2300      	movs	r3, #0
 800087c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800087e:	2300      	movs	r3, #0
 8000880:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000882:	f107 031c 	add.w	r3, r7, #28
 8000886:	4619      	mov	r1, r3
 8000888:	486b      	ldr	r0, [pc, #428]	@ (8000a38 <MX_GPIO_Init+0x2a4>)
 800088a:	f000 fb4b 	bl	8000f24 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800088e:	2301      	movs	r3, #1
 8000890:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000892:	2301      	movs	r3, #1
 8000894:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000896:	2300      	movs	r3, #0
 8000898:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800089a:	2300      	movs	r3, #0
 800089c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800089e:	f107 031c 	add.w	r3, r7, #28
 80008a2:	4619      	mov	r1, r3
 80008a4:	4865      	ldr	r0, [pc, #404]	@ (8000a3c <MX_GPIO_Init+0x2a8>)
 80008a6:	f000 fb3d 	bl	8000f24 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80008aa:	2308      	movs	r3, #8
 80008ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ae:	2302      	movs	r3, #2
 80008b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b2:	2300      	movs	r3, #0
 80008b4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008b6:	2300      	movs	r3, #0
 80008b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80008ba:	2305      	movs	r3, #5
 80008bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80008be:	f107 031c 	add.w	r3, r7, #28
 80008c2:	4619      	mov	r1, r3
 80008c4:	485d      	ldr	r0, [pc, #372]	@ (8000a3c <MX_GPIO_Init+0x2a8>)
 80008c6:	f000 fb2d 	bl	8000f24 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80008ca:	2301      	movs	r3, #1
 80008cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80008ce:	4b5d      	ldr	r3, [pc, #372]	@ (8000a44 <MX_GPIO_Init+0x2b0>)
 80008d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d2:	2300      	movs	r3, #0
 80008d4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008d6:	f107 031c 	add.w	r3, r7, #28
 80008da:	4619      	mov	r1, r3
 80008dc:	485a      	ldr	r0, [pc, #360]	@ (8000a48 <MX_GPIO_Init+0x2b4>)
 80008de:	f000 fb21 	bl	8000f24 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80008e2:	2310      	movs	r3, #16
 80008e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008e6:	2302      	movs	r3, #2
 80008e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ea:	2300      	movs	r3, #0
 80008ec:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ee:	2300      	movs	r3, #0
 80008f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80008f2:	2306      	movs	r3, #6
 80008f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80008f6:	f107 031c 	add.w	r3, r7, #28
 80008fa:	4619      	mov	r1, r3
 80008fc:	4852      	ldr	r0, [pc, #328]	@ (8000a48 <MX_GPIO_Init+0x2b4>)
 80008fe:	f000 fb11 	bl	8000f24 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000902:	23e0      	movs	r3, #224	@ 0xe0
 8000904:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000906:	2302      	movs	r3, #2
 8000908:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800090a:	2300      	movs	r3, #0
 800090c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800090e:	2300      	movs	r3, #0
 8000910:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000912:	2305      	movs	r3, #5
 8000914:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000916:	f107 031c 	add.w	r3, r7, #28
 800091a:	4619      	mov	r1, r3
 800091c:	484a      	ldr	r0, [pc, #296]	@ (8000a48 <MX_GPIO_Init+0x2b4>)
 800091e:	f000 fb01 	bl	8000f24 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000922:	2304      	movs	r3, #4
 8000924:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000926:	2300      	movs	r3, #0
 8000928:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092a:	2300      	movs	r3, #0
 800092c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 800092e:	f107 031c 	add.w	r3, r7, #28
 8000932:	4619      	mov	r1, r3
 8000934:	4845      	ldr	r0, [pc, #276]	@ (8000a4c <MX_GPIO_Init+0x2b8>)
 8000936:	f000 faf5 	bl	8000f24 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 800093a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800093e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000940:	2302      	movs	r3, #2
 8000942:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000944:	2300      	movs	r3, #0
 8000946:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000948:	2300      	movs	r3, #0
 800094a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800094c:	2305      	movs	r3, #5
 800094e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000950:	f107 031c 	add.w	r3, r7, #28
 8000954:	4619      	mov	r1, r3
 8000956:	483d      	ldr	r0, [pc, #244]	@ (8000a4c <MX_GPIO_Init+0x2b8>)
 8000958:	f000 fae4 	bl	8000f24 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin 
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 800095c:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8000960:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000962:	2301      	movs	r3, #1
 8000964:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000966:	2300      	movs	r3, #0
 8000968:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800096a:	2300      	movs	r3, #0
 800096c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800096e:	f107 031c 	add.w	r3, r7, #28
 8000972:	4619      	mov	r1, r3
 8000974:	4832      	ldr	r0, [pc, #200]	@ (8000a40 <MX_GPIO_Init+0x2ac>)
 8000976:	f000 fad5 	bl	8000f24 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 800097a:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 800097e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000980:	2302      	movs	r3, #2
 8000982:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000984:	2300      	movs	r3, #0
 8000986:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000988:	2300      	movs	r3, #0
 800098a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800098c:	2306      	movs	r3, #6
 800098e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000990:	f107 031c 	add.w	r3, r7, #28
 8000994:	4619      	mov	r1, r3
 8000996:	4829      	ldr	r0, [pc, #164]	@ (8000a3c <MX_GPIO_Init+0x2a8>)
 8000998:	f000 fac4 	bl	8000f24 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800099c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80009a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009a2:	2300      	movs	r3, #0
 80009a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a6:	2300      	movs	r3, #0
 80009a8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 80009aa:	f107 031c 	add.w	r3, r7, #28
 80009ae:	4619      	mov	r1, r3
 80009b0:	4825      	ldr	r0, [pc, #148]	@ (8000a48 <MX_GPIO_Init+0x2b4>)
 80009b2:	f000 fab7 	bl	8000f24 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 80009b6:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80009ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009bc:	2302      	movs	r3, #2
 80009be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c0:	2300      	movs	r3, #0
 80009c2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009c4:	2300      	movs	r3, #0
 80009c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80009c8:	230a      	movs	r3, #10
 80009ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009cc:	f107 031c 	add.w	r3, r7, #28
 80009d0:	4619      	mov	r1, r3
 80009d2:	481d      	ldr	r0, [pc, #116]	@ (8000a48 <MX_GPIO_Init+0x2b4>)
 80009d4:	f000 faa6 	bl	8000f24 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80009d8:	2320      	movs	r3, #32
 80009da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009dc:	2300      	movs	r3, #0
 80009de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e0:	2300      	movs	r3, #0
 80009e2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80009e4:	f107 031c 	add.w	r3, r7, #28
 80009e8:	4619      	mov	r1, r3
 80009ea:	4815      	ldr	r0, [pc, #84]	@ (8000a40 <MX_GPIO_Init+0x2ac>)
 80009ec:	f000 fa9a 	bl	8000f24 <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 80009f0:	f44f 7310 	mov.w	r3, #576	@ 0x240
 80009f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80009f6:	2312      	movs	r3, #18
 80009f8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80009fa:	2301      	movs	r3, #1
 80009fc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009fe:	2300      	movs	r3, #0
 8000a00:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000a02:	2304      	movs	r3, #4
 8000a04:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a06:	f107 031c 	add.w	r3, r7, #28
 8000a0a:	4619      	mov	r1, r3
 8000a0c:	480f      	ldr	r0, [pc, #60]	@ (8000a4c <MX_GPIO_Init+0x2b8>)
 8000a0e:	f000 fa89 	bl	8000f24 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000a12:	2302      	movs	r3, #2
 8000a14:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a16:	4b0e      	ldr	r3, [pc, #56]	@ (8000a50 <MX_GPIO_Init+0x2bc>)
 8000a18:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000a1e:	f107 031c 	add.w	r3, r7, #28
 8000a22:	4619      	mov	r1, r3
 8000a24:	4804      	ldr	r0, [pc, #16]	@ (8000a38 <MX_GPIO_Init+0x2a4>)
 8000a26:	f000 fa7d 	bl	8000f24 <HAL_GPIO_Init>

}
 8000a2a:	bf00      	nop
 8000a2c:	3730      	adds	r7, #48	@ 0x30
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	bd80      	pop	{r7, pc}
 8000a32:	bf00      	nop
 8000a34:	40023800 	.word	0x40023800
 8000a38:	40021000 	.word	0x40021000
 8000a3c:	40020800 	.word	0x40020800
 8000a40:	40020c00 	.word	0x40020c00
 8000a44:	10110000 	.word	0x10110000
 8000a48:	40020000 	.word	0x40020000
 8000a4c:	40020400 	.word	0x40020400
 8000a50:	10120000 	.word	0x10120000

08000a54 <task1_handler>:

/* USER CODE BEGIN 4 */

static void task1_handler(void* parameters)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b09c      	sub	sp, #112	@ 0x70
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]

	char msg[100];
	TickType_t xTicksToDelay = 200/portTICK_PERIOD_MS;
 8000a5c:	23c8      	movs	r3, #200	@ 0xc8
 8000a5e:	66fb      	str	r3, [r7, #108]	@ 0x6c
#if config_TASKDELAYUNTILL
	TickType_t pxPreviousWakeTime = 0;
#endif
	while(1)
	{
		snprintf(msg,100,"%s\n", (char*)parameters);
 8000a60:	f107 0008 	add.w	r0, r7, #8
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	4a07      	ldr	r2, [pc, #28]	@ (8000a84 <task1_handler+0x30>)
 8000a68:	2164      	movs	r1, #100	@ 0x64
 8000a6a:	f004 fd3d 	bl	80054e8 <sniprintf>
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);
 8000a6e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000a72:	4805      	ldr	r0, [pc, #20]	@ (8000a88 <task1_handler+0x34>)
 8000a74:	f000 fc0b 	bl	800128e <HAL_GPIO_TogglePin>
#if config_TASKDELAY
		vTaskDelay(xTicksToDelay);
 8000a78:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8000a7a:	f001 fd25 	bl	80024c8 <vTaskDelay>
		snprintf(msg,100,"%s\n", (char*)parameters);
 8000a7e:	bf00      	nop
 8000a80:	e7ee      	b.n	8000a60 <task1_handler+0xc>
 8000a82:	bf00      	nop
 8000a84:	08005ed8 	.word	0x08005ed8
 8000a88:	40020c00 	.word	0x40020c00

08000a8c <task2_handler>:
	}
}


static void task2_handler(void* parameters)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b09c      	sub	sp, #112	@ 0x70
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
	char msg[100];
	TickType_t xTicksToDelay = 500/portTICK_PERIOD_MS;
 8000a94:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000a98:	66fb      	str	r3, [r7, #108]	@ 0x6c
#if config_TASKDELAYUNTILL
	TickType_t pxPreviousWakeTime = 0;
#endif
	while(1)
	{
		snprintf(msg,100,"%s\n", (char*)parameters);
 8000a9a:	f107 0008 	add.w	r0, r7, #8
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	4a06      	ldr	r2, [pc, #24]	@ (8000abc <task2_handler+0x30>)
 8000aa2:	2164      	movs	r1, #100	@ 0x64
 8000aa4:	f004 fd20 	bl	80054e8 <sniprintf>
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
 8000aa8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000aac:	4804      	ldr	r0, [pc, #16]	@ (8000ac0 <task2_handler+0x34>)
 8000aae:	f000 fbee 	bl	800128e <HAL_GPIO_TogglePin>
#if config_TASKDELAY
		vTaskDelay(xTicksToDelay);
 8000ab2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8000ab4:	f001 fd08 	bl	80024c8 <vTaskDelay>
		snprintf(msg,100,"%s\n", (char*)parameters);
 8000ab8:	bf00      	nop
 8000aba:	e7ee      	b.n	8000a9a <task2_handler+0xe>
 8000abc:	08005ed8 	.word	0x08005ed8
 8000ac0:	40020c00 	.word	0x40020c00

08000ac4 <vApplicationIdleHook>:
#endif
	}
}

void vApplicationIdleHook( void )
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	af00      	add	r7, sp, #0
	__WFI();
 8000ac8:	bf30      	wfi
}
 8000aca:	bf00      	nop
 8000acc:	46bd      	mov	sp, r7
 8000ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad2:	4770      	bx	lr

08000ad4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b082      	sub	sp, #8
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	4a04      	ldr	r2, [pc, #16]	@ (8000af4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000ae2:	4293      	cmp	r3, r2
 8000ae4:	d101      	bne.n	8000aea <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000ae6:	f000 f91b 	bl	8000d20 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000aea:	bf00      	nop
 8000aec:	3708      	adds	r7, #8
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	bf00      	nop
 8000af4:	40001000 	.word	0x40001000

08000af8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000af8:	b480      	push	{r7}
 8000afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000afc:	bf00      	nop
 8000afe:	46bd      	mov	sp, r7
 8000b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b04:	4770      	bx	lr
	...

08000b08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b082      	sub	sp, #8
 8000b0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b0e:	2300      	movs	r3, #0
 8000b10:	607b      	str	r3, [r7, #4]
 8000b12:	4b10      	ldr	r3, [pc, #64]	@ (8000b54 <HAL_MspInit+0x4c>)
 8000b14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b16:	4a0f      	ldr	r2, [pc, #60]	@ (8000b54 <HAL_MspInit+0x4c>)
 8000b18:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b1c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b1e:	4b0d      	ldr	r3, [pc, #52]	@ (8000b54 <HAL_MspInit+0x4c>)
 8000b20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b22:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b26:	607b      	str	r3, [r7, #4]
 8000b28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	603b      	str	r3, [r7, #0]
 8000b2e:	4b09      	ldr	r3, [pc, #36]	@ (8000b54 <HAL_MspInit+0x4c>)
 8000b30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b32:	4a08      	ldr	r2, [pc, #32]	@ (8000b54 <HAL_MspInit+0x4c>)
 8000b34:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b38:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b3a:	4b06      	ldr	r3, [pc, #24]	@ (8000b54 <HAL_MspInit+0x4c>)
 8000b3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b42:	603b      	str	r3, [r7, #0]
 8000b44:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  vInitPrioGroupValue();
 8000b46:	f002 f9a1 	bl	8002e8c <vInitPrioGroupValue>
  /* USER CODE END MspInit 1 */
}
 8000b4a:	bf00      	nop
 8000b4c:	3708      	adds	r7, #8
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	40023800 	.word	0x40023800

08000b58 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b08c      	sub	sp, #48	@ 0x30
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000b60:	2300      	movs	r3, #0
 8000b62:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000b64:	2300      	movs	r3, #0
 8000b66:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0); 
 8000b68:	2200      	movs	r2, #0
 8000b6a:	6879      	ldr	r1, [r7, #4]
 8000b6c:	2036      	movs	r0, #54	@ 0x36
 8000b6e:	f000 f9af 	bl	8000ed0 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn); 
 8000b72:	2036      	movs	r0, #54	@ 0x36
 8000b74:	f000 f9c8 	bl	8000f08 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000b78:	2300      	movs	r3, #0
 8000b7a:	60fb      	str	r3, [r7, #12]
 8000b7c:	4b1f      	ldr	r3, [pc, #124]	@ (8000bfc <HAL_InitTick+0xa4>)
 8000b7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b80:	4a1e      	ldr	r2, [pc, #120]	@ (8000bfc <HAL_InitTick+0xa4>)
 8000b82:	f043 0310 	orr.w	r3, r3, #16
 8000b86:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b88:	4b1c      	ldr	r3, [pc, #112]	@ (8000bfc <HAL_InitTick+0xa4>)
 8000b8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b8c:	f003 0310 	and.w	r3, r3, #16
 8000b90:	60fb      	str	r3, [r7, #12]
 8000b92:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000b94:	f107 0210 	add.w	r2, r7, #16
 8000b98:	f107 0314 	add.w	r3, r7, #20
 8000b9c:	4611      	mov	r1, r2
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	f001 f80a 	bl	8001bb8 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8000ba4:	f000 fff4 	bl	8001b90 <HAL_RCC_GetPCLK1Freq>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	005b      	lsls	r3, r3, #1
 8000bac:	62fb      	str	r3, [r7, #44]	@ 0x2c
   
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8000bae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000bb0:	4a13      	ldr	r2, [pc, #76]	@ (8000c00 <HAL_InitTick+0xa8>)
 8000bb2:	fba2 2303 	umull	r2, r3, r2, r3
 8000bb6:	0c9b      	lsrs	r3, r3, #18
 8000bb8:	3b01      	subs	r3, #1
 8000bba:	62bb      	str	r3, [r7, #40]	@ 0x28
  
  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000bbc:	4b11      	ldr	r3, [pc, #68]	@ (8000c04 <HAL_InitTick+0xac>)
 8000bbe:	4a12      	ldr	r2, [pc, #72]	@ (8000c08 <HAL_InitTick+0xb0>)
 8000bc0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000 / 1000) - 1;
 8000bc2:	4b10      	ldr	r3, [pc, #64]	@ (8000c04 <HAL_InitTick+0xac>)
 8000bc4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000bc8:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000bca:	4a0e      	ldr	r2, [pc, #56]	@ (8000c04 <HAL_InitTick+0xac>)
 8000bcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000bce:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000bd0:	4b0c      	ldr	r3, [pc, #48]	@ (8000c04 <HAL_InitTick+0xac>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bd6:	4b0b      	ldr	r3, [pc, #44]	@ (8000c04 <HAL_InitTick+0xac>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8000bdc:	4809      	ldr	r0, [pc, #36]	@ (8000c04 <HAL_InitTick+0xac>)
 8000bde:	f001 f81d 	bl	8001c1c <HAL_TIM_Base_Init>
 8000be2:	4603      	mov	r3, r0
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d104      	bne.n	8000bf2 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8000be8:	4806      	ldr	r0, [pc, #24]	@ (8000c04 <HAL_InitTick+0xac>)
 8000bea:	f001 f84c 	bl	8001c86 <HAL_TIM_Base_Start_IT>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	e000      	b.n	8000bf4 <HAL_InitTick+0x9c>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8000bf2:	2301      	movs	r3, #1
}
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	3730      	adds	r7, #48	@ 0x30
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd80      	pop	{r7, pc}
 8000bfc:	40023800 	.word	0x40023800
 8000c00:	431bde83 	.word	0x431bde83
 8000c04:	20000088 	.word	0x20000088
 8000c08:	40001000 	.word	0x40001000

08000c0c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000c10:	bf00      	nop
 8000c12:	46bd      	mov	sp, r7
 8000c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c18:	4770      	bx	lr

08000c1a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c1a:	b480      	push	{r7}
 8000c1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c1e:	bf00      	nop
 8000c20:	e7fd      	b.n	8000c1e <HardFault_Handler+0x4>

08000c22 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c22:	b480      	push	{r7}
 8000c24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c26:	bf00      	nop
 8000c28:	e7fd      	b.n	8000c26 <MemManage_Handler+0x4>

08000c2a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c2a:	b480      	push	{r7}
 8000c2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c2e:	bf00      	nop
 8000c30:	e7fd      	b.n	8000c2e <BusFault_Handler+0x4>

08000c32 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c32:	b480      	push	{r7}
 8000c34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c36:	bf00      	nop
 8000c38:	e7fd      	b.n	8000c36 <UsageFault_Handler+0x4>

08000c3a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c3a:	b480      	push	{r7}
 8000c3c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c3e:	bf00      	nop
 8000c40:	46bd      	mov	sp, r7
 8000c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c46:	4770      	bx	lr

08000c48 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000c4c:	4802      	ldr	r0, [pc, #8]	@ (8000c58 <TIM6_DAC_IRQHandler+0x10>)
 8000c4e:	f001 f83e 	bl	8001cce <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000c52:	bf00      	nop
 8000c54:	bd80      	pop	{r7, pc}
 8000c56:	bf00      	nop
 8000c58:	20000088 	.word	0x20000088

08000c5c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c60:	4b08      	ldr	r3, [pc, #32]	@ (8000c84 <SystemInit+0x28>)
 8000c62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c66:	4a07      	ldr	r2, [pc, #28]	@ (8000c84 <SystemInit+0x28>)
 8000c68:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c6c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000c70:	4b04      	ldr	r3, [pc, #16]	@ (8000c84 <SystemInit+0x28>)
 8000c72:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000c76:	609a      	str	r2, [r3, #8]
#endif
}
 8000c78:	bf00      	nop
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c80:	4770      	bx	lr
 8000c82:	bf00      	nop
 8000c84:	e000ed00 	.word	0xe000ed00

08000c88 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000c88:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000cc0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000c8c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000c8e:	e003      	b.n	8000c98 <LoopCopyDataInit>

08000c90 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000c90:	4b0c      	ldr	r3, [pc, #48]	@ (8000cc4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000c92:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000c94:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000c96:	3104      	adds	r1, #4

08000c98 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000c98:	480b      	ldr	r0, [pc, #44]	@ (8000cc8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000c9a:	4b0c      	ldr	r3, [pc, #48]	@ (8000ccc <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000c9c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000c9e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000ca0:	d3f6      	bcc.n	8000c90 <CopyDataInit>
  ldr  r2, =_sbss
 8000ca2:	4a0b      	ldr	r2, [pc, #44]	@ (8000cd0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000ca4:	e002      	b.n	8000cac <LoopFillZerobss>

08000ca6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000ca6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000ca8:	f842 3b04 	str.w	r3, [r2], #4

08000cac <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000cac:	4b09      	ldr	r3, [pc, #36]	@ (8000cd4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000cae:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000cb0:	d3f9      	bcc.n	8000ca6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000cb2:	f7ff ffd3 	bl	8000c5c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000cb6:	f004 fc63 	bl	8005580 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000cba:	f7ff fca1 	bl	8000600 <main>
  bx  lr    
 8000cbe:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000cc0:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000cc4:	08006024 	.word	0x08006024
  ldr  r0, =_sdata
 8000cc8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000ccc:	2000006c 	.word	0x2000006c
  ldr  r2, =_sbss
 8000cd0:	2000006c 	.word	0x2000006c
  ldr  r3, = _ebss
 8000cd4:	200145c4 	.word	0x200145c4

08000cd8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000cd8:	e7fe      	b.n	8000cd8 <ADC_IRQHandler>
	...

08000cdc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ce0:	4b0e      	ldr	r3, [pc, #56]	@ (8000d1c <HAL_Init+0x40>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	4a0d      	ldr	r2, [pc, #52]	@ (8000d1c <HAL_Init+0x40>)
 8000ce6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000cea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000cec:	4b0b      	ldr	r3, [pc, #44]	@ (8000d1c <HAL_Init+0x40>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	4a0a      	ldr	r2, [pc, #40]	@ (8000d1c <HAL_Init+0x40>)
 8000cf2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000cf6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cf8:	4b08      	ldr	r3, [pc, #32]	@ (8000d1c <HAL_Init+0x40>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	4a07      	ldr	r2, [pc, #28]	@ (8000d1c <HAL_Init+0x40>)
 8000cfe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d02:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d04:	2003      	movs	r0, #3
 8000d06:	f000 f8d8 	bl	8000eba <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d0a:	2000      	movs	r0, #0
 8000d0c:	f7ff ff24 	bl	8000b58 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d10:	f7ff fefa 	bl	8000b08 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d14:	2300      	movs	r3, #0
}
 8000d16:	4618      	mov	r0, r3
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	bf00      	nop
 8000d1c:	40023c00 	.word	0x40023c00

08000d20 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d20:	b480      	push	{r7}
 8000d22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d24:	4b06      	ldr	r3, [pc, #24]	@ (8000d40 <HAL_IncTick+0x20>)
 8000d26:	781b      	ldrb	r3, [r3, #0]
 8000d28:	461a      	mov	r2, r3
 8000d2a:	4b06      	ldr	r3, [pc, #24]	@ (8000d44 <HAL_IncTick+0x24>)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	4413      	add	r3, r2
 8000d30:	4a04      	ldr	r2, [pc, #16]	@ (8000d44 <HAL_IncTick+0x24>)
 8000d32:	6013      	str	r3, [r2, #0]
}
 8000d34:	bf00      	nop
 8000d36:	46bd      	mov	sp, r7
 8000d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3c:	4770      	bx	lr
 8000d3e:	bf00      	nop
 8000d40:	20000008 	.word	0x20000008
 8000d44:	200000c8 	.word	0x200000c8

08000d48 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	af00      	add	r7, sp, #0
  return uwTick;
 8000d4c:	4b03      	ldr	r3, [pc, #12]	@ (8000d5c <HAL_GetTick+0x14>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
}
 8000d50:	4618      	mov	r0, r3
 8000d52:	46bd      	mov	sp, r7
 8000d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d58:	4770      	bx	lr
 8000d5a:	bf00      	nop
 8000d5c:	200000c8 	.word	0x200000c8

08000d60 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d60:	b480      	push	{r7}
 8000d62:	b085      	sub	sp, #20
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	f003 0307 	and.w	r3, r3, #7
 8000d6e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d70:	4b0c      	ldr	r3, [pc, #48]	@ (8000da4 <__NVIC_SetPriorityGrouping+0x44>)
 8000d72:	68db      	ldr	r3, [r3, #12]
 8000d74:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d76:	68ba      	ldr	r2, [r7, #8]
 8000d78:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000d7c:	4013      	ands	r3, r2
 8000d7e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d80:	68fb      	ldr	r3, [r7, #12]
 8000d82:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d84:	68bb      	ldr	r3, [r7, #8]
 8000d86:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d88:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000d8c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d90:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d92:	4a04      	ldr	r2, [pc, #16]	@ (8000da4 <__NVIC_SetPriorityGrouping+0x44>)
 8000d94:	68bb      	ldr	r3, [r7, #8]
 8000d96:	60d3      	str	r3, [r2, #12]
}
 8000d98:	bf00      	nop
 8000d9a:	3714      	adds	r7, #20
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da2:	4770      	bx	lr
 8000da4:	e000ed00 	.word	0xe000ed00

08000da8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000da8:	b480      	push	{r7}
 8000daa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000dac:	4b04      	ldr	r3, [pc, #16]	@ (8000dc0 <__NVIC_GetPriorityGrouping+0x18>)
 8000dae:	68db      	ldr	r3, [r3, #12]
 8000db0:	0a1b      	lsrs	r3, r3, #8
 8000db2:	f003 0307 	and.w	r3, r3, #7
}
 8000db6:	4618      	mov	r0, r3
 8000db8:	46bd      	mov	sp, r7
 8000dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbe:	4770      	bx	lr
 8000dc0:	e000ed00 	.word	0xe000ed00

08000dc4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	b083      	sub	sp, #12
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	4603      	mov	r3, r0
 8000dcc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	db0b      	blt.n	8000dee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000dd6:	79fb      	ldrb	r3, [r7, #7]
 8000dd8:	f003 021f 	and.w	r2, r3, #31
 8000ddc:	4907      	ldr	r1, [pc, #28]	@ (8000dfc <__NVIC_EnableIRQ+0x38>)
 8000dde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000de2:	095b      	lsrs	r3, r3, #5
 8000de4:	2001      	movs	r0, #1
 8000de6:	fa00 f202 	lsl.w	r2, r0, r2
 8000dea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000dee:	bf00      	nop
 8000df0:	370c      	adds	r7, #12
 8000df2:	46bd      	mov	sp, r7
 8000df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df8:	4770      	bx	lr
 8000dfa:	bf00      	nop
 8000dfc:	e000e100 	.word	0xe000e100

08000e00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e00:	b480      	push	{r7}
 8000e02:	b083      	sub	sp, #12
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	4603      	mov	r3, r0
 8000e08:	6039      	str	r1, [r7, #0]
 8000e0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	db0a      	blt.n	8000e2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e14:	683b      	ldr	r3, [r7, #0]
 8000e16:	b2da      	uxtb	r2, r3
 8000e18:	490c      	ldr	r1, [pc, #48]	@ (8000e4c <__NVIC_SetPriority+0x4c>)
 8000e1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e1e:	0112      	lsls	r2, r2, #4
 8000e20:	b2d2      	uxtb	r2, r2
 8000e22:	440b      	add	r3, r1
 8000e24:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e28:	e00a      	b.n	8000e40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e2a:	683b      	ldr	r3, [r7, #0]
 8000e2c:	b2da      	uxtb	r2, r3
 8000e2e:	4908      	ldr	r1, [pc, #32]	@ (8000e50 <__NVIC_SetPriority+0x50>)
 8000e30:	79fb      	ldrb	r3, [r7, #7]
 8000e32:	f003 030f 	and.w	r3, r3, #15
 8000e36:	3b04      	subs	r3, #4
 8000e38:	0112      	lsls	r2, r2, #4
 8000e3a:	b2d2      	uxtb	r2, r2
 8000e3c:	440b      	add	r3, r1
 8000e3e:	761a      	strb	r2, [r3, #24]
}
 8000e40:	bf00      	nop
 8000e42:	370c      	adds	r7, #12
 8000e44:	46bd      	mov	sp, r7
 8000e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4a:	4770      	bx	lr
 8000e4c:	e000e100 	.word	0xe000e100
 8000e50:	e000ed00 	.word	0xe000ed00

08000e54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e54:	b480      	push	{r7}
 8000e56:	b089      	sub	sp, #36	@ 0x24
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	60f8      	str	r0, [r7, #12]
 8000e5c:	60b9      	str	r1, [r7, #8]
 8000e5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e60:	68fb      	ldr	r3, [r7, #12]
 8000e62:	f003 0307 	and.w	r3, r3, #7
 8000e66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e68:	69fb      	ldr	r3, [r7, #28]
 8000e6a:	f1c3 0307 	rsb	r3, r3, #7
 8000e6e:	2b04      	cmp	r3, #4
 8000e70:	bf28      	it	cs
 8000e72:	2304      	movcs	r3, #4
 8000e74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e76:	69fb      	ldr	r3, [r7, #28]
 8000e78:	3304      	adds	r3, #4
 8000e7a:	2b06      	cmp	r3, #6
 8000e7c:	d902      	bls.n	8000e84 <NVIC_EncodePriority+0x30>
 8000e7e:	69fb      	ldr	r3, [r7, #28]
 8000e80:	3b03      	subs	r3, #3
 8000e82:	e000      	b.n	8000e86 <NVIC_EncodePriority+0x32>
 8000e84:	2300      	movs	r3, #0
 8000e86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e88:	f04f 32ff 	mov.w	r2, #4294967295
 8000e8c:	69bb      	ldr	r3, [r7, #24]
 8000e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e92:	43da      	mvns	r2, r3
 8000e94:	68bb      	ldr	r3, [r7, #8]
 8000e96:	401a      	ands	r2, r3
 8000e98:	697b      	ldr	r3, [r7, #20]
 8000e9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e9c:	f04f 31ff 	mov.w	r1, #4294967295
 8000ea0:	697b      	ldr	r3, [r7, #20]
 8000ea2:	fa01 f303 	lsl.w	r3, r1, r3
 8000ea6:	43d9      	mvns	r1, r3
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000eac:	4313      	orrs	r3, r2
         );
}
 8000eae:	4618      	mov	r0, r3
 8000eb0:	3724      	adds	r7, #36	@ 0x24
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb8:	4770      	bx	lr

08000eba <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000eba:	b580      	push	{r7, lr}
 8000ebc:	b082      	sub	sp, #8
 8000ebe:	af00      	add	r7, sp, #0
 8000ec0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ec2:	6878      	ldr	r0, [r7, #4]
 8000ec4:	f7ff ff4c 	bl	8000d60 <__NVIC_SetPriorityGrouping>
}
 8000ec8:	bf00      	nop
 8000eca:	3708      	adds	r7, #8
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bd80      	pop	{r7, pc}

08000ed0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b086      	sub	sp, #24
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	60b9      	str	r1, [r7, #8]
 8000eda:	607a      	str	r2, [r7, #4]
 8000edc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ee2:	f7ff ff61 	bl	8000da8 <__NVIC_GetPriorityGrouping>
 8000ee6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ee8:	687a      	ldr	r2, [r7, #4]
 8000eea:	68b9      	ldr	r1, [r7, #8]
 8000eec:	6978      	ldr	r0, [r7, #20]
 8000eee:	f7ff ffb1 	bl	8000e54 <NVIC_EncodePriority>
 8000ef2:	4602      	mov	r2, r0
 8000ef4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ef8:	4611      	mov	r1, r2
 8000efa:	4618      	mov	r0, r3
 8000efc:	f7ff ff80 	bl	8000e00 <__NVIC_SetPriority>
}
 8000f00:	bf00      	nop
 8000f02:	3718      	adds	r7, #24
 8000f04:	46bd      	mov	sp, r7
 8000f06:	bd80      	pop	{r7, pc}

08000f08 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b082      	sub	sp, #8
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	4603      	mov	r3, r0
 8000f10:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f16:	4618      	mov	r0, r3
 8000f18:	f7ff ff54 	bl	8000dc4 <__NVIC_EnableIRQ>
}
 8000f1c:	bf00      	nop
 8000f1e:	3708      	adds	r7, #8
 8000f20:	46bd      	mov	sp, r7
 8000f22:	bd80      	pop	{r7, pc}

08000f24 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f24:	b480      	push	{r7}
 8000f26:	b089      	sub	sp, #36	@ 0x24
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
 8000f2c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f32:	2300      	movs	r3, #0
 8000f34:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f36:	2300      	movs	r3, #0
 8000f38:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	61fb      	str	r3, [r7, #28]
 8000f3e:	e16b      	b.n	8001218 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f40:	2201      	movs	r2, #1
 8000f42:	69fb      	ldr	r3, [r7, #28]
 8000f44:	fa02 f303 	lsl.w	r3, r2, r3
 8000f48:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f4a:	683b      	ldr	r3, [r7, #0]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	697a      	ldr	r2, [r7, #20]
 8000f50:	4013      	ands	r3, r2
 8000f52:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f54:	693a      	ldr	r2, [r7, #16]
 8000f56:	697b      	ldr	r3, [r7, #20]
 8000f58:	429a      	cmp	r2, r3
 8000f5a:	f040 815a 	bne.w	8001212 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000f5e:	683b      	ldr	r3, [r7, #0]
 8000f60:	685b      	ldr	r3, [r3, #4]
 8000f62:	2b01      	cmp	r3, #1
 8000f64:	d00b      	beq.n	8000f7e <HAL_GPIO_Init+0x5a>
 8000f66:	683b      	ldr	r3, [r7, #0]
 8000f68:	685b      	ldr	r3, [r3, #4]
 8000f6a:	2b02      	cmp	r3, #2
 8000f6c:	d007      	beq.n	8000f7e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f6e:	683b      	ldr	r3, [r7, #0]
 8000f70:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000f72:	2b11      	cmp	r3, #17
 8000f74:	d003      	beq.n	8000f7e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f76:	683b      	ldr	r3, [r7, #0]
 8000f78:	685b      	ldr	r3, [r3, #4]
 8000f7a:	2b12      	cmp	r3, #18
 8000f7c:	d130      	bne.n	8000fe0 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	689b      	ldr	r3, [r3, #8]
 8000f82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f84:	69fb      	ldr	r3, [r7, #28]
 8000f86:	005b      	lsls	r3, r3, #1
 8000f88:	2203      	movs	r2, #3
 8000f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f8e:	43db      	mvns	r3, r3
 8000f90:	69ba      	ldr	r2, [r7, #24]
 8000f92:	4013      	ands	r3, r2
 8000f94:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f96:	683b      	ldr	r3, [r7, #0]
 8000f98:	68da      	ldr	r2, [r3, #12]
 8000f9a:	69fb      	ldr	r3, [r7, #28]
 8000f9c:	005b      	lsls	r3, r3, #1
 8000f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa2:	69ba      	ldr	r2, [r7, #24]
 8000fa4:	4313      	orrs	r3, r2
 8000fa6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	69ba      	ldr	r2, [r7, #24]
 8000fac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	685b      	ldr	r3, [r3, #4]
 8000fb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000fb4:	2201      	movs	r2, #1
 8000fb6:	69fb      	ldr	r3, [r7, #28]
 8000fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fbc:	43db      	mvns	r3, r3
 8000fbe:	69ba      	ldr	r2, [r7, #24]
 8000fc0:	4013      	ands	r3, r2
 8000fc2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	685b      	ldr	r3, [r3, #4]
 8000fc8:	091b      	lsrs	r3, r3, #4
 8000fca:	f003 0201 	and.w	r2, r3, #1
 8000fce:	69fb      	ldr	r3, [r7, #28]
 8000fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd4:	69ba      	ldr	r2, [r7, #24]
 8000fd6:	4313      	orrs	r3, r2
 8000fd8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	69ba      	ldr	r2, [r7, #24]
 8000fde:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	68db      	ldr	r3, [r3, #12]
 8000fe4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000fe6:	69fb      	ldr	r3, [r7, #28]
 8000fe8:	005b      	lsls	r3, r3, #1
 8000fea:	2203      	movs	r2, #3
 8000fec:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff0:	43db      	mvns	r3, r3
 8000ff2:	69ba      	ldr	r2, [r7, #24]
 8000ff4:	4013      	ands	r3, r2
 8000ff6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	689a      	ldr	r2, [r3, #8]
 8000ffc:	69fb      	ldr	r3, [r7, #28]
 8000ffe:	005b      	lsls	r3, r3, #1
 8001000:	fa02 f303 	lsl.w	r3, r2, r3
 8001004:	69ba      	ldr	r2, [r7, #24]
 8001006:	4313      	orrs	r3, r2
 8001008:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	69ba      	ldr	r2, [r7, #24]
 800100e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001010:	683b      	ldr	r3, [r7, #0]
 8001012:	685b      	ldr	r3, [r3, #4]
 8001014:	2b02      	cmp	r3, #2
 8001016:	d003      	beq.n	8001020 <HAL_GPIO_Init+0xfc>
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	685b      	ldr	r3, [r3, #4]
 800101c:	2b12      	cmp	r3, #18
 800101e:	d123      	bne.n	8001068 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001020:	69fb      	ldr	r3, [r7, #28]
 8001022:	08da      	lsrs	r2, r3, #3
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	3208      	adds	r2, #8
 8001028:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800102c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800102e:	69fb      	ldr	r3, [r7, #28]
 8001030:	f003 0307 	and.w	r3, r3, #7
 8001034:	009b      	lsls	r3, r3, #2
 8001036:	220f      	movs	r2, #15
 8001038:	fa02 f303 	lsl.w	r3, r2, r3
 800103c:	43db      	mvns	r3, r3
 800103e:	69ba      	ldr	r2, [r7, #24]
 8001040:	4013      	ands	r3, r2
 8001042:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	691a      	ldr	r2, [r3, #16]
 8001048:	69fb      	ldr	r3, [r7, #28]
 800104a:	f003 0307 	and.w	r3, r3, #7
 800104e:	009b      	lsls	r3, r3, #2
 8001050:	fa02 f303 	lsl.w	r3, r2, r3
 8001054:	69ba      	ldr	r2, [r7, #24]
 8001056:	4313      	orrs	r3, r2
 8001058:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800105a:	69fb      	ldr	r3, [r7, #28]
 800105c:	08da      	lsrs	r2, r3, #3
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	3208      	adds	r2, #8
 8001062:	69b9      	ldr	r1, [r7, #24]
 8001064:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800106e:	69fb      	ldr	r3, [r7, #28]
 8001070:	005b      	lsls	r3, r3, #1
 8001072:	2203      	movs	r2, #3
 8001074:	fa02 f303 	lsl.w	r3, r2, r3
 8001078:	43db      	mvns	r3, r3
 800107a:	69ba      	ldr	r2, [r7, #24]
 800107c:	4013      	ands	r3, r2
 800107e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	685b      	ldr	r3, [r3, #4]
 8001084:	f003 0203 	and.w	r2, r3, #3
 8001088:	69fb      	ldr	r3, [r7, #28]
 800108a:	005b      	lsls	r3, r3, #1
 800108c:	fa02 f303 	lsl.w	r3, r2, r3
 8001090:	69ba      	ldr	r2, [r7, #24]
 8001092:	4313      	orrs	r3, r2
 8001094:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	69ba      	ldr	r2, [r7, #24]
 800109a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	685b      	ldr	r3, [r3, #4]
 80010a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	f000 80b4 	beq.w	8001212 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010aa:	2300      	movs	r3, #0
 80010ac:	60fb      	str	r3, [r7, #12]
 80010ae:	4b60      	ldr	r3, [pc, #384]	@ (8001230 <HAL_GPIO_Init+0x30c>)
 80010b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010b2:	4a5f      	ldr	r2, [pc, #380]	@ (8001230 <HAL_GPIO_Init+0x30c>)
 80010b4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80010ba:	4b5d      	ldr	r3, [pc, #372]	@ (8001230 <HAL_GPIO_Init+0x30c>)
 80010bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80010c2:	60fb      	str	r3, [r7, #12]
 80010c4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80010c6:	4a5b      	ldr	r2, [pc, #364]	@ (8001234 <HAL_GPIO_Init+0x310>)
 80010c8:	69fb      	ldr	r3, [r7, #28]
 80010ca:	089b      	lsrs	r3, r3, #2
 80010cc:	3302      	adds	r3, #2
 80010ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80010d4:	69fb      	ldr	r3, [r7, #28]
 80010d6:	f003 0303 	and.w	r3, r3, #3
 80010da:	009b      	lsls	r3, r3, #2
 80010dc:	220f      	movs	r2, #15
 80010de:	fa02 f303 	lsl.w	r3, r2, r3
 80010e2:	43db      	mvns	r3, r3
 80010e4:	69ba      	ldr	r2, [r7, #24]
 80010e6:	4013      	ands	r3, r2
 80010e8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	4a52      	ldr	r2, [pc, #328]	@ (8001238 <HAL_GPIO_Init+0x314>)
 80010ee:	4293      	cmp	r3, r2
 80010f0:	d02b      	beq.n	800114a <HAL_GPIO_Init+0x226>
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	4a51      	ldr	r2, [pc, #324]	@ (800123c <HAL_GPIO_Init+0x318>)
 80010f6:	4293      	cmp	r3, r2
 80010f8:	d025      	beq.n	8001146 <HAL_GPIO_Init+0x222>
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	4a50      	ldr	r2, [pc, #320]	@ (8001240 <HAL_GPIO_Init+0x31c>)
 80010fe:	4293      	cmp	r3, r2
 8001100:	d01f      	beq.n	8001142 <HAL_GPIO_Init+0x21e>
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	4a4f      	ldr	r2, [pc, #316]	@ (8001244 <HAL_GPIO_Init+0x320>)
 8001106:	4293      	cmp	r3, r2
 8001108:	d019      	beq.n	800113e <HAL_GPIO_Init+0x21a>
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	4a4e      	ldr	r2, [pc, #312]	@ (8001248 <HAL_GPIO_Init+0x324>)
 800110e:	4293      	cmp	r3, r2
 8001110:	d013      	beq.n	800113a <HAL_GPIO_Init+0x216>
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	4a4d      	ldr	r2, [pc, #308]	@ (800124c <HAL_GPIO_Init+0x328>)
 8001116:	4293      	cmp	r3, r2
 8001118:	d00d      	beq.n	8001136 <HAL_GPIO_Init+0x212>
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	4a4c      	ldr	r2, [pc, #304]	@ (8001250 <HAL_GPIO_Init+0x32c>)
 800111e:	4293      	cmp	r3, r2
 8001120:	d007      	beq.n	8001132 <HAL_GPIO_Init+0x20e>
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	4a4b      	ldr	r2, [pc, #300]	@ (8001254 <HAL_GPIO_Init+0x330>)
 8001126:	4293      	cmp	r3, r2
 8001128:	d101      	bne.n	800112e <HAL_GPIO_Init+0x20a>
 800112a:	2307      	movs	r3, #7
 800112c:	e00e      	b.n	800114c <HAL_GPIO_Init+0x228>
 800112e:	2308      	movs	r3, #8
 8001130:	e00c      	b.n	800114c <HAL_GPIO_Init+0x228>
 8001132:	2306      	movs	r3, #6
 8001134:	e00a      	b.n	800114c <HAL_GPIO_Init+0x228>
 8001136:	2305      	movs	r3, #5
 8001138:	e008      	b.n	800114c <HAL_GPIO_Init+0x228>
 800113a:	2304      	movs	r3, #4
 800113c:	e006      	b.n	800114c <HAL_GPIO_Init+0x228>
 800113e:	2303      	movs	r3, #3
 8001140:	e004      	b.n	800114c <HAL_GPIO_Init+0x228>
 8001142:	2302      	movs	r3, #2
 8001144:	e002      	b.n	800114c <HAL_GPIO_Init+0x228>
 8001146:	2301      	movs	r3, #1
 8001148:	e000      	b.n	800114c <HAL_GPIO_Init+0x228>
 800114a:	2300      	movs	r3, #0
 800114c:	69fa      	ldr	r2, [r7, #28]
 800114e:	f002 0203 	and.w	r2, r2, #3
 8001152:	0092      	lsls	r2, r2, #2
 8001154:	4093      	lsls	r3, r2
 8001156:	69ba      	ldr	r2, [r7, #24]
 8001158:	4313      	orrs	r3, r2
 800115a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800115c:	4935      	ldr	r1, [pc, #212]	@ (8001234 <HAL_GPIO_Init+0x310>)
 800115e:	69fb      	ldr	r3, [r7, #28]
 8001160:	089b      	lsrs	r3, r3, #2
 8001162:	3302      	adds	r3, #2
 8001164:	69ba      	ldr	r2, [r7, #24]
 8001166:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800116a:	4b3b      	ldr	r3, [pc, #236]	@ (8001258 <HAL_GPIO_Init+0x334>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001170:	693b      	ldr	r3, [r7, #16]
 8001172:	43db      	mvns	r3, r3
 8001174:	69ba      	ldr	r2, [r7, #24]
 8001176:	4013      	ands	r3, r2
 8001178:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	685b      	ldr	r3, [r3, #4]
 800117e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001182:	2b00      	cmp	r3, #0
 8001184:	d003      	beq.n	800118e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001186:	69ba      	ldr	r2, [r7, #24]
 8001188:	693b      	ldr	r3, [r7, #16]
 800118a:	4313      	orrs	r3, r2
 800118c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800118e:	4a32      	ldr	r2, [pc, #200]	@ (8001258 <HAL_GPIO_Init+0x334>)
 8001190:	69bb      	ldr	r3, [r7, #24]
 8001192:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001194:	4b30      	ldr	r3, [pc, #192]	@ (8001258 <HAL_GPIO_Init+0x334>)
 8001196:	685b      	ldr	r3, [r3, #4]
 8001198:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800119a:	693b      	ldr	r3, [r7, #16]
 800119c:	43db      	mvns	r3, r3
 800119e:	69ba      	ldr	r2, [r7, #24]
 80011a0:	4013      	ands	r3, r2
 80011a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80011a4:	683b      	ldr	r3, [r7, #0]
 80011a6:	685b      	ldr	r3, [r3, #4]
 80011a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d003      	beq.n	80011b8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80011b0:	69ba      	ldr	r2, [r7, #24]
 80011b2:	693b      	ldr	r3, [r7, #16]
 80011b4:	4313      	orrs	r3, r2
 80011b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80011b8:	4a27      	ldr	r2, [pc, #156]	@ (8001258 <HAL_GPIO_Init+0x334>)
 80011ba:	69bb      	ldr	r3, [r7, #24]
 80011bc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80011be:	4b26      	ldr	r3, [pc, #152]	@ (8001258 <HAL_GPIO_Init+0x334>)
 80011c0:	689b      	ldr	r3, [r3, #8]
 80011c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011c4:	693b      	ldr	r3, [r7, #16]
 80011c6:	43db      	mvns	r3, r3
 80011c8:	69ba      	ldr	r2, [r7, #24]
 80011ca:	4013      	ands	r3, r2
 80011cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80011ce:	683b      	ldr	r3, [r7, #0]
 80011d0:	685b      	ldr	r3, [r3, #4]
 80011d2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d003      	beq.n	80011e2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80011da:	69ba      	ldr	r2, [r7, #24]
 80011dc:	693b      	ldr	r3, [r7, #16]
 80011de:	4313      	orrs	r3, r2
 80011e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80011e2:	4a1d      	ldr	r2, [pc, #116]	@ (8001258 <HAL_GPIO_Init+0x334>)
 80011e4:	69bb      	ldr	r3, [r7, #24]
 80011e6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80011e8:	4b1b      	ldr	r3, [pc, #108]	@ (8001258 <HAL_GPIO_Init+0x334>)
 80011ea:	68db      	ldr	r3, [r3, #12]
 80011ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011ee:	693b      	ldr	r3, [r7, #16]
 80011f0:	43db      	mvns	r3, r3
 80011f2:	69ba      	ldr	r2, [r7, #24]
 80011f4:	4013      	ands	r3, r2
 80011f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	685b      	ldr	r3, [r3, #4]
 80011fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001200:	2b00      	cmp	r3, #0
 8001202:	d003      	beq.n	800120c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001204:	69ba      	ldr	r2, [r7, #24]
 8001206:	693b      	ldr	r3, [r7, #16]
 8001208:	4313      	orrs	r3, r2
 800120a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800120c:	4a12      	ldr	r2, [pc, #72]	@ (8001258 <HAL_GPIO_Init+0x334>)
 800120e:	69bb      	ldr	r3, [r7, #24]
 8001210:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001212:	69fb      	ldr	r3, [r7, #28]
 8001214:	3301      	adds	r3, #1
 8001216:	61fb      	str	r3, [r7, #28]
 8001218:	69fb      	ldr	r3, [r7, #28]
 800121a:	2b0f      	cmp	r3, #15
 800121c:	f67f ae90 	bls.w	8000f40 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001220:	bf00      	nop
 8001222:	bf00      	nop
 8001224:	3724      	adds	r7, #36	@ 0x24
 8001226:	46bd      	mov	sp, r7
 8001228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122c:	4770      	bx	lr
 800122e:	bf00      	nop
 8001230:	40023800 	.word	0x40023800
 8001234:	40013800 	.word	0x40013800
 8001238:	40020000 	.word	0x40020000
 800123c:	40020400 	.word	0x40020400
 8001240:	40020800 	.word	0x40020800
 8001244:	40020c00 	.word	0x40020c00
 8001248:	40021000 	.word	0x40021000
 800124c:	40021400 	.word	0x40021400
 8001250:	40021800 	.word	0x40021800
 8001254:	40021c00 	.word	0x40021c00
 8001258:	40013c00 	.word	0x40013c00

0800125c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800125c:	b480      	push	{r7}
 800125e:	b083      	sub	sp, #12
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
 8001264:	460b      	mov	r3, r1
 8001266:	807b      	strh	r3, [r7, #2]
 8001268:	4613      	mov	r3, r2
 800126a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800126c:	787b      	ldrb	r3, [r7, #1]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d003      	beq.n	800127a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001272:	887a      	ldrh	r2, [r7, #2]
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001278:	e003      	b.n	8001282 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800127a:	887b      	ldrh	r3, [r7, #2]
 800127c:	041a      	lsls	r2, r3, #16
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	619a      	str	r2, [r3, #24]
}
 8001282:	bf00      	nop
 8001284:	370c      	adds	r7, #12
 8001286:	46bd      	mov	sp, r7
 8001288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128c:	4770      	bx	lr

0800128e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800128e:	b480      	push	{r7}
 8001290:	b083      	sub	sp, #12
 8001292:	af00      	add	r7, sp, #0
 8001294:	6078      	str	r0, [r7, #4]
 8001296:	460b      	mov	r3, r1
 8001298:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	695a      	ldr	r2, [r3, #20]
 800129e:	887b      	ldrh	r3, [r7, #2]
 80012a0:	401a      	ands	r2, r3
 80012a2:	887b      	ldrh	r3, [r7, #2]
 80012a4:	429a      	cmp	r2, r3
 80012a6:	d104      	bne.n	80012b2 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80012a8:	887b      	ldrh	r3, [r7, #2]
 80012aa:	041a      	lsls	r2, r3, #16
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 80012b0:	e002      	b.n	80012b8 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 80012b2:	887a      	ldrh	r2, [r7, #2]
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	619a      	str	r2, [r3, #24]
}
 80012b8:	bf00      	nop
 80012ba:	370c      	adds	r7, #12
 80012bc:	46bd      	mov	sp, r7
 80012be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c2:	4770      	bx	lr

080012c4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b086      	sub	sp, #24
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d101      	bne.n	80012d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80012d2:	2301      	movs	r3, #1
 80012d4:	e25e      	b.n	8001794 <HAL_RCC_OscConfig+0x4d0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	f003 0301 	and.w	r3, r3, #1
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d075      	beq.n	80013ce <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80012e2:	4b88      	ldr	r3, [pc, #544]	@ (8001504 <HAL_RCC_OscConfig+0x240>)
 80012e4:	689b      	ldr	r3, [r3, #8]
 80012e6:	f003 030c 	and.w	r3, r3, #12
 80012ea:	2b04      	cmp	r3, #4
 80012ec:	d00c      	beq.n	8001308 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80012ee:	4b85      	ldr	r3, [pc, #532]	@ (8001504 <HAL_RCC_OscConfig+0x240>)
 80012f0:	689b      	ldr	r3, [r3, #8]
 80012f2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80012f6:	2b08      	cmp	r3, #8
 80012f8:	d112      	bne.n	8001320 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80012fa:	4b82      	ldr	r3, [pc, #520]	@ (8001504 <HAL_RCC_OscConfig+0x240>)
 80012fc:	685b      	ldr	r3, [r3, #4]
 80012fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001302:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001306:	d10b      	bne.n	8001320 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001308:	4b7e      	ldr	r3, [pc, #504]	@ (8001504 <HAL_RCC_OscConfig+0x240>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001310:	2b00      	cmp	r3, #0
 8001312:	d05b      	beq.n	80013cc <HAL_RCC_OscConfig+0x108>
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	685b      	ldr	r3, [r3, #4]
 8001318:	2b00      	cmp	r3, #0
 800131a:	d157      	bne.n	80013cc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800131c:	2301      	movs	r3, #1
 800131e:	e239      	b.n	8001794 <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	685b      	ldr	r3, [r3, #4]
 8001324:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001328:	d106      	bne.n	8001338 <HAL_RCC_OscConfig+0x74>
 800132a:	4b76      	ldr	r3, [pc, #472]	@ (8001504 <HAL_RCC_OscConfig+0x240>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	4a75      	ldr	r2, [pc, #468]	@ (8001504 <HAL_RCC_OscConfig+0x240>)
 8001330:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001334:	6013      	str	r3, [r2, #0]
 8001336:	e01d      	b.n	8001374 <HAL_RCC_OscConfig+0xb0>
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	685b      	ldr	r3, [r3, #4]
 800133c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001340:	d10c      	bne.n	800135c <HAL_RCC_OscConfig+0x98>
 8001342:	4b70      	ldr	r3, [pc, #448]	@ (8001504 <HAL_RCC_OscConfig+0x240>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	4a6f      	ldr	r2, [pc, #444]	@ (8001504 <HAL_RCC_OscConfig+0x240>)
 8001348:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800134c:	6013      	str	r3, [r2, #0]
 800134e:	4b6d      	ldr	r3, [pc, #436]	@ (8001504 <HAL_RCC_OscConfig+0x240>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	4a6c      	ldr	r2, [pc, #432]	@ (8001504 <HAL_RCC_OscConfig+0x240>)
 8001354:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001358:	6013      	str	r3, [r2, #0]
 800135a:	e00b      	b.n	8001374 <HAL_RCC_OscConfig+0xb0>
 800135c:	4b69      	ldr	r3, [pc, #420]	@ (8001504 <HAL_RCC_OscConfig+0x240>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	4a68      	ldr	r2, [pc, #416]	@ (8001504 <HAL_RCC_OscConfig+0x240>)
 8001362:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001366:	6013      	str	r3, [r2, #0]
 8001368:	4b66      	ldr	r3, [pc, #408]	@ (8001504 <HAL_RCC_OscConfig+0x240>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	4a65      	ldr	r2, [pc, #404]	@ (8001504 <HAL_RCC_OscConfig+0x240>)
 800136e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001372:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	685b      	ldr	r3, [r3, #4]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d013      	beq.n	80013a4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800137c:	f7ff fce4 	bl	8000d48 <HAL_GetTick>
 8001380:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001382:	e008      	b.n	8001396 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001384:	f7ff fce0 	bl	8000d48 <HAL_GetTick>
 8001388:	4602      	mov	r2, r0
 800138a:	693b      	ldr	r3, [r7, #16]
 800138c:	1ad3      	subs	r3, r2, r3
 800138e:	2b64      	cmp	r3, #100	@ 0x64
 8001390:	d901      	bls.n	8001396 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001392:	2303      	movs	r3, #3
 8001394:	e1fe      	b.n	8001794 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001396:	4b5b      	ldr	r3, [pc, #364]	@ (8001504 <HAL_RCC_OscConfig+0x240>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d0f0      	beq.n	8001384 <HAL_RCC_OscConfig+0xc0>
 80013a2:	e014      	b.n	80013ce <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013a4:	f7ff fcd0 	bl	8000d48 <HAL_GetTick>
 80013a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013aa:	e008      	b.n	80013be <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80013ac:	f7ff fccc 	bl	8000d48 <HAL_GetTick>
 80013b0:	4602      	mov	r2, r0
 80013b2:	693b      	ldr	r3, [r7, #16]
 80013b4:	1ad3      	subs	r3, r2, r3
 80013b6:	2b64      	cmp	r3, #100	@ 0x64
 80013b8:	d901      	bls.n	80013be <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80013ba:	2303      	movs	r3, #3
 80013bc:	e1ea      	b.n	8001794 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013be:	4b51      	ldr	r3, [pc, #324]	@ (8001504 <HAL_RCC_OscConfig+0x240>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d1f0      	bne.n	80013ac <HAL_RCC_OscConfig+0xe8>
 80013ca:	e000      	b.n	80013ce <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	f003 0302 	and.w	r3, r3, #2
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d063      	beq.n	80014a2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80013da:	4b4a      	ldr	r3, [pc, #296]	@ (8001504 <HAL_RCC_OscConfig+0x240>)
 80013dc:	689b      	ldr	r3, [r3, #8]
 80013de:	f003 030c 	and.w	r3, r3, #12
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d00b      	beq.n	80013fe <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80013e6:	4b47      	ldr	r3, [pc, #284]	@ (8001504 <HAL_RCC_OscConfig+0x240>)
 80013e8:	689b      	ldr	r3, [r3, #8]
 80013ea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80013ee:	2b08      	cmp	r3, #8
 80013f0:	d11c      	bne.n	800142c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80013f2:	4b44      	ldr	r3, [pc, #272]	@ (8001504 <HAL_RCC_OscConfig+0x240>)
 80013f4:	685b      	ldr	r3, [r3, #4]
 80013f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d116      	bne.n	800142c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013fe:	4b41      	ldr	r3, [pc, #260]	@ (8001504 <HAL_RCC_OscConfig+0x240>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	f003 0302 	and.w	r3, r3, #2
 8001406:	2b00      	cmp	r3, #0
 8001408:	d005      	beq.n	8001416 <HAL_RCC_OscConfig+0x152>
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	68db      	ldr	r3, [r3, #12]
 800140e:	2b01      	cmp	r3, #1
 8001410:	d001      	beq.n	8001416 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001412:	2301      	movs	r3, #1
 8001414:	e1be      	b.n	8001794 <HAL_RCC_OscConfig+0x4d0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001416:	4b3b      	ldr	r3, [pc, #236]	@ (8001504 <HAL_RCC_OscConfig+0x240>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	691b      	ldr	r3, [r3, #16]
 8001422:	00db      	lsls	r3, r3, #3
 8001424:	4937      	ldr	r1, [pc, #220]	@ (8001504 <HAL_RCC_OscConfig+0x240>)
 8001426:	4313      	orrs	r3, r2
 8001428:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800142a:	e03a      	b.n	80014a2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	68db      	ldr	r3, [r3, #12]
 8001430:	2b00      	cmp	r3, #0
 8001432:	d020      	beq.n	8001476 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001434:	4b34      	ldr	r3, [pc, #208]	@ (8001508 <HAL_RCC_OscConfig+0x244>)
 8001436:	2201      	movs	r2, #1
 8001438:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800143a:	f7ff fc85 	bl	8000d48 <HAL_GetTick>
 800143e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001440:	e008      	b.n	8001454 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001442:	f7ff fc81 	bl	8000d48 <HAL_GetTick>
 8001446:	4602      	mov	r2, r0
 8001448:	693b      	ldr	r3, [r7, #16]
 800144a:	1ad3      	subs	r3, r2, r3
 800144c:	2b02      	cmp	r3, #2
 800144e:	d901      	bls.n	8001454 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001450:	2303      	movs	r3, #3
 8001452:	e19f      	b.n	8001794 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001454:	4b2b      	ldr	r3, [pc, #172]	@ (8001504 <HAL_RCC_OscConfig+0x240>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	f003 0302 	and.w	r3, r3, #2
 800145c:	2b00      	cmp	r3, #0
 800145e:	d0f0      	beq.n	8001442 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001460:	4b28      	ldr	r3, [pc, #160]	@ (8001504 <HAL_RCC_OscConfig+0x240>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	691b      	ldr	r3, [r3, #16]
 800146c:	00db      	lsls	r3, r3, #3
 800146e:	4925      	ldr	r1, [pc, #148]	@ (8001504 <HAL_RCC_OscConfig+0x240>)
 8001470:	4313      	orrs	r3, r2
 8001472:	600b      	str	r3, [r1, #0]
 8001474:	e015      	b.n	80014a2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001476:	4b24      	ldr	r3, [pc, #144]	@ (8001508 <HAL_RCC_OscConfig+0x244>)
 8001478:	2200      	movs	r2, #0
 800147a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800147c:	f7ff fc64 	bl	8000d48 <HAL_GetTick>
 8001480:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001482:	e008      	b.n	8001496 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001484:	f7ff fc60 	bl	8000d48 <HAL_GetTick>
 8001488:	4602      	mov	r2, r0
 800148a:	693b      	ldr	r3, [r7, #16]
 800148c:	1ad3      	subs	r3, r2, r3
 800148e:	2b02      	cmp	r3, #2
 8001490:	d901      	bls.n	8001496 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001492:	2303      	movs	r3, #3
 8001494:	e17e      	b.n	8001794 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001496:	4b1b      	ldr	r3, [pc, #108]	@ (8001504 <HAL_RCC_OscConfig+0x240>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	f003 0302 	and.w	r3, r3, #2
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d1f0      	bne.n	8001484 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f003 0308 	and.w	r3, r3, #8
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d036      	beq.n	800151c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	695b      	ldr	r3, [r3, #20]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d016      	beq.n	80014e4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80014b6:	4b15      	ldr	r3, [pc, #84]	@ (800150c <HAL_RCC_OscConfig+0x248>)
 80014b8:	2201      	movs	r2, #1
 80014ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014bc:	f7ff fc44 	bl	8000d48 <HAL_GetTick>
 80014c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014c2:	e008      	b.n	80014d6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80014c4:	f7ff fc40 	bl	8000d48 <HAL_GetTick>
 80014c8:	4602      	mov	r2, r0
 80014ca:	693b      	ldr	r3, [r7, #16]
 80014cc:	1ad3      	subs	r3, r2, r3
 80014ce:	2b02      	cmp	r3, #2
 80014d0:	d901      	bls.n	80014d6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80014d2:	2303      	movs	r3, #3
 80014d4:	e15e      	b.n	8001794 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014d6:	4b0b      	ldr	r3, [pc, #44]	@ (8001504 <HAL_RCC_OscConfig+0x240>)
 80014d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80014da:	f003 0302 	and.w	r3, r3, #2
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d0f0      	beq.n	80014c4 <HAL_RCC_OscConfig+0x200>
 80014e2:	e01b      	b.n	800151c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80014e4:	4b09      	ldr	r3, [pc, #36]	@ (800150c <HAL_RCC_OscConfig+0x248>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014ea:	f7ff fc2d 	bl	8000d48 <HAL_GetTick>
 80014ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014f0:	e00e      	b.n	8001510 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80014f2:	f7ff fc29 	bl	8000d48 <HAL_GetTick>
 80014f6:	4602      	mov	r2, r0
 80014f8:	693b      	ldr	r3, [r7, #16]
 80014fa:	1ad3      	subs	r3, r2, r3
 80014fc:	2b02      	cmp	r3, #2
 80014fe:	d907      	bls.n	8001510 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001500:	2303      	movs	r3, #3
 8001502:	e147      	b.n	8001794 <HAL_RCC_OscConfig+0x4d0>
 8001504:	40023800 	.word	0x40023800
 8001508:	42470000 	.word	0x42470000
 800150c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001510:	4b88      	ldr	r3, [pc, #544]	@ (8001734 <HAL_RCC_OscConfig+0x470>)
 8001512:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001514:	f003 0302 	and.w	r3, r3, #2
 8001518:	2b00      	cmp	r3, #0
 800151a:	d1ea      	bne.n	80014f2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	f003 0304 	and.w	r3, r3, #4
 8001524:	2b00      	cmp	r3, #0
 8001526:	f000 8097 	beq.w	8001658 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800152a:	2300      	movs	r3, #0
 800152c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800152e:	4b81      	ldr	r3, [pc, #516]	@ (8001734 <HAL_RCC_OscConfig+0x470>)
 8001530:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001532:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001536:	2b00      	cmp	r3, #0
 8001538:	d10f      	bne.n	800155a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800153a:	2300      	movs	r3, #0
 800153c:	60bb      	str	r3, [r7, #8]
 800153e:	4b7d      	ldr	r3, [pc, #500]	@ (8001734 <HAL_RCC_OscConfig+0x470>)
 8001540:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001542:	4a7c      	ldr	r2, [pc, #496]	@ (8001734 <HAL_RCC_OscConfig+0x470>)
 8001544:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001548:	6413      	str	r3, [r2, #64]	@ 0x40
 800154a:	4b7a      	ldr	r3, [pc, #488]	@ (8001734 <HAL_RCC_OscConfig+0x470>)
 800154c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800154e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001552:	60bb      	str	r3, [r7, #8]
 8001554:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001556:	2301      	movs	r3, #1
 8001558:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800155a:	4b77      	ldr	r3, [pc, #476]	@ (8001738 <HAL_RCC_OscConfig+0x474>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001562:	2b00      	cmp	r3, #0
 8001564:	d118      	bne.n	8001598 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001566:	4b74      	ldr	r3, [pc, #464]	@ (8001738 <HAL_RCC_OscConfig+0x474>)
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	4a73      	ldr	r2, [pc, #460]	@ (8001738 <HAL_RCC_OscConfig+0x474>)
 800156c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001570:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001572:	f7ff fbe9 	bl	8000d48 <HAL_GetTick>
 8001576:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001578:	e008      	b.n	800158c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800157a:	f7ff fbe5 	bl	8000d48 <HAL_GetTick>
 800157e:	4602      	mov	r2, r0
 8001580:	693b      	ldr	r3, [r7, #16]
 8001582:	1ad3      	subs	r3, r2, r3
 8001584:	2b02      	cmp	r3, #2
 8001586:	d901      	bls.n	800158c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001588:	2303      	movs	r3, #3
 800158a:	e103      	b.n	8001794 <HAL_RCC_OscConfig+0x4d0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800158c:	4b6a      	ldr	r3, [pc, #424]	@ (8001738 <HAL_RCC_OscConfig+0x474>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001594:	2b00      	cmp	r3, #0
 8001596:	d0f0      	beq.n	800157a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	689b      	ldr	r3, [r3, #8]
 800159c:	2b01      	cmp	r3, #1
 800159e:	d106      	bne.n	80015ae <HAL_RCC_OscConfig+0x2ea>
 80015a0:	4b64      	ldr	r3, [pc, #400]	@ (8001734 <HAL_RCC_OscConfig+0x470>)
 80015a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015a4:	4a63      	ldr	r2, [pc, #396]	@ (8001734 <HAL_RCC_OscConfig+0x470>)
 80015a6:	f043 0301 	orr.w	r3, r3, #1
 80015aa:	6713      	str	r3, [r2, #112]	@ 0x70
 80015ac:	e01c      	b.n	80015e8 <HAL_RCC_OscConfig+0x324>
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	689b      	ldr	r3, [r3, #8]
 80015b2:	2b05      	cmp	r3, #5
 80015b4:	d10c      	bne.n	80015d0 <HAL_RCC_OscConfig+0x30c>
 80015b6:	4b5f      	ldr	r3, [pc, #380]	@ (8001734 <HAL_RCC_OscConfig+0x470>)
 80015b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015ba:	4a5e      	ldr	r2, [pc, #376]	@ (8001734 <HAL_RCC_OscConfig+0x470>)
 80015bc:	f043 0304 	orr.w	r3, r3, #4
 80015c0:	6713      	str	r3, [r2, #112]	@ 0x70
 80015c2:	4b5c      	ldr	r3, [pc, #368]	@ (8001734 <HAL_RCC_OscConfig+0x470>)
 80015c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015c6:	4a5b      	ldr	r2, [pc, #364]	@ (8001734 <HAL_RCC_OscConfig+0x470>)
 80015c8:	f043 0301 	orr.w	r3, r3, #1
 80015cc:	6713      	str	r3, [r2, #112]	@ 0x70
 80015ce:	e00b      	b.n	80015e8 <HAL_RCC_OscConfig+0x324>
 80015d0:	4b58      	ldr	r3, [pc, #352]	@ (8001734 <HAL_RCC_OscConfig+0x470>)
 80015d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015d4:	4a57      	ldr	r2, [pc, #348]	@ (8001734 <HAL_RCC_OscConfig+0x470>)
 80015d6:	f023 0301 	bic.w	r3, r3, #1
 80015da:	6713      	str	r3, [r2, #112]	@ 0x70
 80015dc:	4b55      	ldr	r3, [pc, #340]	@ (8001734 <HAL_RCC_OscConfig+0x470>)
 80015de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015e0:	4a54      	ldr	r2, [pc, #336]	@ (8001734 <HAL_RCC_OscConfig+0x470>)
 80015e2:	f023 0304 	bic.w	r3, r3, #4
 80015e6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	689b      	ldr	r3, [r3, #8]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d015      	beq.n	800161c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015f0:	f7ff fbaa 	bl	8000d48 <HAL_GetTick>
 80015f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015f6:	e00a      	b.n	800160e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015f8:	f7ff fba6 	bl	8000d48 <HAL_GetTick>
 80015fc:	4602      	mov	r2, r0
 80015fe:	693b      	ldr	r3, [r7, #16]
 8001600:	1ad3      	subs	r3, r2, r3
 8001602:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001606:	4293      	cmp	r3, r2
 8001608:	d901      	bls.n	800160e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800160a:	2303      	movs	r3, #3
 800160c:	e0c2      	b.n	8001794 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800160e:	4b49      	ldr	r3, [pc, #292]	@ (8001734 <HAL_RCC_OscConfig+0x470>)
 8001610:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001612:	f003 0302 	and.w	r3, r3, #2
 8001616:	2b00      	cmp	r3, #0
 8001618:	d0ee      	beq.n	80015f8 <HAL_RCC_OscConfig+0x334>
 800161a:	e014      	b.n	8001646 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800161c:	f7ff fb94 	bl	8000d48 <HAL_GetTick>
 8001620:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001622:	e00a      	b.n	800163a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001624:	f7ff fb90 	bl	8000d48 <HAL_GetTick>
 8001628:	4602      	mov	r2, r0
 800162a:	693b      	ldr	r3, [r7, #16]
 800162c:	1ad3      	subs	r3, r2, r3
 800162e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001632:	4293      	cmp	r3, r2
 8001634:	d901      	bls.n	800163a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001636:	2303      	movs	r3, #3
 8001638:	e0ac      	b.n	8001794 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800163a:	4b3e      	ldr	r3, [pc, #248]	@ (8001734 <HAL_RCC_OscConfig+0x470>)
 800163c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800163e:	f003 0302 	and.w	r3, r3, #2
 8001642:	2b00      	cmp	r3, #0
 8001644:	d1ee      	bne.n	8001624 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001646:	7dfb      	ldrb	r3, [r7, #23]
 8001648:	2b01      	cmp	r3, #1
 800164a:	d105      	bne.n	8001658 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800164c:	4b39      	ldr	r3, [pc, #228]	@ (8001734 <HAL_RCC_OscConfig+0x470>)
 800164e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001650:	4a38      	ldr	r2, [pc, #224]	@ (8001734 <HAL_RCC_OscConfig+0x470>)
 8001652:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001656:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	699b      	ldr	r3, [r3, #24]
 800165c:	2b00      	cmp	r3, #0
 800165e:	f000 8098 	beq.w	8001792 <HAL_RCC_OscConfig+0x4ce>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001662:	4b34      	ldr	r3, [pc, #208]	@ (8001734 <HAL_RCC_OscConfig+0x470>)
 8001664:	689b      	ldr	r3, [r3, #8]
 8001666:	f003 030c 	and.w	r3, r3, #12
 800166a:	2b08      	cmp	r3, #8
 800166c:	d05c      	beq.n	8001728 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	699b      	ldr	r3, [r3, #24]
 8001672:	2b02      	cmp	r3, #2
 8001674:	d141      	bne.n	80016fa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001676:	4b31      	ldr	r3, [pc, #196]	@ (800173c <HAL_RCC_OscConfig+0x478>)
 8001678:	2200      	movs	r2, #0
 800167a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800167c:	f7ff fb64 	bl	8000d48 <HAL_GetTick>
 8001680:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001682:	e008      	b.n	8001696 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001684:	f7ff fb60 	bl	8000d48 <HAL_GetTick>
 8001688:	4602      	mov	r2, r0
 800168a:	693b      	ldr	r3, [r7, #16]
 800168c:	1ad3      	subs	r3, r2, r3
 800168e:	2b02      	cmp	r3, #2
 8001690:	d901      	bls.n	8001696 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001692:	2303      	movs	r3, #3
 8001694:	e07e      	b.n	8001794 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001696:	4b27      	ldr	r3, [pc, #156]	@ (8001734 <HAL_RCC_OscConfig+0x470>)
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d1f0      	bne.n	8001684 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	69da      	ldr	r2, [r3, #28]
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	6a1b      	ldr	r3, [r3, #32]
 80016aa:	431a      	orrs	r2, r3
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016b0:	019b      	lsls	r3, r3, #6
 80016b2:	431a      	orrs	r2, r3
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016b8:	085b      	lsrs	r3, r3, #1
 80016ba:	3b01      	subs	r3, #1
 80016bc:	041b      	lsls	r3, r3, #16
 80016be:	431a      	orrs	r2, r3
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016c4:	061b      	lsls	r3, r3, #24
 80016c6:	491b      	ldr	r1, [pc, #108]	@ (8001734 <HAL_RCC_OscConfig+0x470>)
 80016c8:	4313      	orrs	r3, r2
 80016ca:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80016cc:	4b1b      	ldr	r3, [pc, #108]	@ (800173c <HAL_RCC_OscConfig+0x478>)
 80016ce:	2201      	movs	r2, #1
 80016d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016d2:	f7ff fb39 	bl	8000d48 <HAL_GetTick>
 80016d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016d8:	e008      	b.n	80016ec <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016da:	f7ff fb35 	bl	8000d48 <HAL_GetTick>
 80016de:	4602      	mov	r2, r0
 80016e0:	693b      	ldr	r3, [r7, #16]
 80016e2:	1ad3      	subs	r3, r2, r3
 80016e4:	2b02      	cmp	r3, #2
 80016e6:	d901      	bls.n	80016ec <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80016e8:	2303      	movs	r3, #3
 80016ea:	e053      	b.n	8001794 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016ec:	4b11      	ldr	r3, [pc, #68]	@ (8001734 <HAL_RCC_OscConfig+0x470>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d0f0      	beq.n	80016da <HAL_RCC_OscConfig+0x416>
 80016f8:	e04b      	b.n	8001792 <HAL_RCC_OscConfig+0x4ce>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016fa:	4b10      	ldr	r3, [pc, #64]	@ (800173c <HAL_RCC_OscConfig+0x478>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001700:	f7ff fb22 	bl	8000d48 <HAL_GetTick>
 8001704:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001706:	e008      	b.n	800171a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001708:	f7ff fb1e 	bl	8000d48 <HAL_GetTick>
 800170c:	4602      	mov	r2, r0
 800170e:	693b      	ldr	r3, [r7, #16]
 8001710:	1ad3      	subs	r3, r2, r3
 8001712:	2b02      	cmp	r3, #2
 8001714:	d901      	bls.n	800171a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001716:	2303      	movs	r3, #3
 8001718:	e03c      	b.n	8001794 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800171a:	4b06      	ldr	r3, [pc, #24]	@ (8001734 <HAL_RCC_OscConfig+0x470>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001722:	2b00      	cmp	r3, #0
 8001724:	d1f0      	bne.n	8001708 <HAL_RCC_OscConfig+0x444>
 8001726:	e034      	b.n	8001792 <HAL_RCC_OscConfig+0x4ce>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	699b      	ldr	r3, [r3, #24]
 800172c:	2b01      	cmp	r3, #1
 800172e:	d107      	bne.n	8001740 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001730:	2301      	movs	r3, #1
 8001732:	e02f      	b.n	8001794 <HAL_RCC_OscConfig+0x4d0>
 8001734:	40023800 	.word	0x40023800
 8001738:	40007000 	.word	0x40007000
 800173c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001740:	4b16      	ldr	r3, [pc, #88]	@ (800179c <HAL_RCC_OscConfig+0x4d8>)
 8001742:	689b      	ldr	r3, [r3, #8]
 8001744:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	69db      	ldr	r3, [r3, #28]
 8001750:	429a      	cmp	r2, r3
 8001752:	d11c      	bne.n	800178e <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800175e:	429a      	cmp	r2, r3
 8001760:	d115      	bne.n	800178e <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001762:	68fa      	ldr	r2, [r7, #12]
 8001764:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001768:	4013      	ands	r3, r2
 800176a:	687a      	ldr	r2, [r7, #4]
 800176c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800176e:	4293      	cmp	r3, r2
 8001770:	d10d      	bne.n	800178e <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800177c:	429a      	cmp	r2, r3
 800177e:	d106      	bne.n	800178e <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800178a:	429a      	cmp	r2, r3
 800178c:	d001      	beq.n	8001792 <HAL_RCC_OscConfig+0x4ce>
        {
          return HAL_ERROR;
 800178e:	2301      	movs	r3, #1
 8001790:	e000      	b.n	8001794 <HAL_RCC_OscConfig+0x4d0>
        }
      }
    }
  }
  return HAL_OK;
 8001792:	2300      	movs	r3, #0
}
 8001794:	4618      	mov	r0, r3
 8001796:	3718      	adds	r7, #24
 8001798:	46bd      	mov	sp, r7
 800179a:	bd80      	pop	{r7, pc}
 800179c:	40023800 	.word	0x40023800

080017a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b084      	sub	sp, #16
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
 80017a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d101      	bne.n	80017b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80017b0:	2301      	movs	r3, #1
 80017b2:	e0cc      	b.n	800194e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80017b4:	4b68      	ldr	r3, [pc, #416]	@ (8001958 <HAL_RCC_ClockConfig+0x1b8>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f003 030f 	and.w	r3, r3, #15
 80017bc:	683a      	ldr	r2, [r7, #0]
 80017be:	429a      	cmp	r2, r3
 80017c0:	d90c      	bls.n	80017dc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017c2:	4b65      	ldr	r3, [pc, #404]	@ (8001958 <HAL_RCC_ClockConfig+0x1b8>)
 80017c4:	683a      	ldr	r2, [r7, #0]
 80017c6:	b2d2      	uxtb	r2, r2
 80017c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80017ca:	4b63      	ldr	r3, [pc, #396]	@ (8001958 <HAL_RCC_ClockConfig+0x1b8>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f003 030f 	and.w	r3, r3, #15
 80017d2:	683a      	ldr	r2, [r7, #0]
 80017d4:	429a      	cmp	r2, r3
 80017d6:	d001      	beq.n	80017dc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80017d8:	2301      	movs	r3, #1
 80017da:	e0b8      	b.n	800194e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	f003 0302 	and.w	r3, r3, #2
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d020      	beq.n	800182a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f003 0304 	and.w	r3, r3, #4
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d005      	beq.n	8001800 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80017f4:	4b59      	ldr	r3, [pc, #356]	@ (800195c <HAL_RCC_ClockConfig+0x1bc>)
 80017f6:	689b      	ldr	r3, [r3, #8]
 80017f8:	4a58      	ldr	r2, [pc, #352]	@ (800195c <HAL_RCC_ClockConfig+0x1bc>)
 80017fa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80017fe:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f003 0308 	and.w	r3, r3, #8
 8001808:	2b00      	cmp	r3, #0
 800180a:	d005      	beq.n	8001818 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800180c:	4b53      	ldr	r3, [pc, #332]	@ (800195c <HAL_RCC_ClockConfig+0x1bc>)
 800180e:	689b      	ldr	r3, [r3, #8]
 8001810:	4a52      	ldr	r2, [pc, #328]	@ (800195c <HAL_RCC_ClockConfig+0x1bc>)
 8001812:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001816:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001818:	4b50      	ldr	r3, [pc, #320]	@ (800195c <HAL_RCC_ClockConfig+0x1bc>)
 800181a:	689b      	ldr	r3, [r3, #8]
 800181c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	689b      	ldr	r3, [r3, #8]
 8001824:	494d      	ldr	r1, [pc, #308]	@ (800195c <HAL_RCC_ClockConfig+0x1bc>)
 8001826:	4313      	orrs	r3, r2
 8001828:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f003 0301 	and.w	r3, r3, #1
 8001832:	2b00      	cmp	r3, #0
 8001834:	d044      	beq.n	80018c0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	685b      	ldr	r3, [r3, #4]
 800183a:	2b01      	cmp	r3, #1
 800183c:	d107      	bne.n	800184e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800183e:	4b47      	ldr	r3, [pc, #284]	@ (800195c <HAL_RCC_ClockConfig+0x1bc>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001846:	2b00      	cmp	r3, #0
 8001848:	d119      	bne.n	800187e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800184a:	2301      	movs	r3, #1
 800184c:	e07f      	b.n	800194e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	685b      	ldr	r3, [r3, #4]
 8001852:	2b02      	cmp	r3, #2
 8001854:	d003      	beq.n	800185e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800185a:	2b03      	cmp	r3, #3
 800185c:	d107      	bne.n	800186e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800185e:	4b3f      	ldr	r3, [pc, #252]	@ (800195c <HAL_RCC_ClockConfig+0x1bc>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001866:	2b00      	cmp	r3, #0
 8001868:	d109      	bne.n	800187e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800186a:	2301      	movs	r3, #1
 800186c:	e06f      	b.n	800194e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800186e:	4b3b      	ldr	r3, [pc, #236]	@ (800195c <HAL_RCC_ClockConfig+0x1bc>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f003 0302 	and.w	r3, r3, #2
 8001876:	2b00      	cmp	r3, #0
 8001878:	d101      	bne.n	800187e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800187a:	2301      	movs	r3, #1
 800187c:	e067      	b.n	800194e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800187e:	4b37      	ldr	r3, [pc, #220]	@ (800195c <HAL_RCC_ClockConfig+0x1bc>)
 8001880:	689b      	ldr	r3, [r3, #8]
 8001882:	f023 0203 	bic.w	r2, r3, #3
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	685b      	ldr	r3, [r3, #4]
 800188a:	4934      	ldr	r1, [pc, #208]	@ (800195c <HAL_RCC_ClockConfig+0x1bc>)
 800188c:	4313      	orrs	r3, r2
 800188e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001890:	f7ff fa5a 	bl	8000d48 <HAL_GetTick>
 8001894:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001896:	e00a      	b.n	80018ae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001898:	f7ff fa56 	bl	8000d48 <HAL_GetTick>
 800189c:	4602      	mov	r2, r0
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	1ad3      	subs	r3, r2, r3
 80018a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018a6:	4293      	cmp	r3, r2
 80018a8:	d901      	bls.n	80018ae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80018aa:	2303      	movs	r3, #3
 80018ac:	e04f      	b.n	800194e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018ae:	4b2b      	ldr	r3, [pc, #172]	@ (800195c <HAL_RCC_ClockConfig+0x1bc>)
 80018b0:	689b      	ldr	r3, [r3, #8]
 80018b2:	f003 020c 	and.w	r2, r3, #12
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	009b      	lsls	r3, r3, #2
 80018bc:	429a      	cmp	r2, r3
 80018be:	d1eb      	bne.n	8001898 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80018c0:	4b25      	ldr	r3, [pc, #148]	@ (8001958 <HAL_RCC_ClockConfig+0x1b8>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f003 030f 	and.w	r3, r3, #15
 80018c8:	683a      	ldr	r2, [r7, #0]
 80018ca:	429a      	cmp	r2, r3
 80018cc:	d20c      	bcs.n	80018e8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018ce:	4b22      	ldr	r3, [pc, #136]	@ (8001958 <HAL_RCC_ClockConfig+0x1b8>)
 80018d0:	683a      	ldr	r2, [r7, #0]
 80018d2:	b2d2      	uxtb	r2, r2
 80018d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018d6:	4b20      	ldr	r3, [pc, #128]	@ (8001958 <HAL_RCC_ClockConfig+0x1b8>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f003 030f 	and.w	r3, r3, #15
 80018de:	683a      	ldr	r2, [r7, #0]
 80018e0:	429a      	cmp	r2, r3
 80018e2:	d001      	beq.n	80018e8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80018e4:	2301      	movs	r3, #1
 80018e6:	e032      	b.n	800194e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f003 0304 	and.w	r3, r3, #4
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d008      	beq.n	8001906 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80018f4:	4b19      	ldr	r3, [pc, #100]	@ (800195c <HAL_RCC_ClockConfig+0x1bc>)
 80018f6:	689b      	ldr	r3, [r3, #8]
 80018f8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	68db      	ldr	r3, [r3, #12]
 8001900:	4916      	ldr	r1, [pc, #88]	@ (800195c <HAL_RCC_ClockConfig+0x1bc>)
 8001902:	4313      	orrs	r3, r2
 8001904:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	f003 0308 	and.w	r3, r3, #8
 800190e:	2b00      	cmp	r3, #0
 8001910:	d009      	beq.n	8001926 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001912:	4b12      	ldr	r3, [pc, #72]	@ (800195c <HAL_RCC_ClockConfig+0x1bc>)
 8001914:	689b      	ldr	r3, [r3, #8]
 8001916:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	691b      	ldr	r3, [r3, #16]
 800191e:	00db      	lsls	r3, r3, #3
 8001920:	490e      	ldr	r1, [pc, #56]	@ (800195c <HAL_RCC_ClockConfig+0x1bc>)
 8001922:	4313      	orrs	r3, r2
 8001924:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001926:	f000 f821 	bl	800196c <HAL_RCC_GetSysClockFreq>
 800192a:	4602      	mov	r2, r0
 800192c:	4b0b      	ldr	r3, [pc, #44]	@ (800195c <HAL_RCC_ClockConfig+0x1bc>)
 800192e:	689b      	ldr	r3, [r3, #8]
 8001930:	091b      	lsrs	r3, r3, #4
 8001932:	f003 030f 	and.w	r3, r3, #15
 8001936:	490a      	ldr	r1, [pc, #40]	@ (8001960 <HAL_RCC_ClockConfig+0x1c0>)
 8001938:	5ccb      	ldrb	r3, [r1, r3]
 800193a:	fa22 f303 	lsr.w	r3, r2, r3
 800193e:	4a09      	ldr	r2, [pc, #36]	@ (8001964 <HAL_RCC_ClockConfig+0x1c4>)
 8001940:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001942:	4b09      	ldr	r3, [pc, #36]	@ (8001968 <HAL_RCC_ClockConfig+0x1c8>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	4618      	mov	r0, r3
 8001948:	f7ff f906 	bl	8000b58 <HAL_InitTick>

  return HAL_OK;
 800194c:	2300      	movs	r3, #0
}
 800194e:	4618      	mov	r0, r3
 8001950:	3710      	adds	r7, #16
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	40023c00 	.word	0x40023c00
 800195c:	40023800 	.word	0x40023800
 8001960:	08005fb0 	.word	0x08005fb0
 8001964:	20000000 	.word	0x20000000
 8001968:	20000004 	.word	0x20000004

0800196c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800196c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001970:	b094      	sub	sp, #80	@ 0x50
 8001972:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001974:	2300      	movs	r3, #0
 8001976:	647b      	str	r3, [r7, #68]	@ 0x44
 8001978:	2300      	movs	r3, #0
 800197a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800197c:	2300      	movs	r3, #0
 800197e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8001980:	2300      	movs	r3, #0
 8001982:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001984:	4b79      	ldr	r3, [pc, #484]	@ (8001b6c <HAL_RCC_GetSysClockFreq+0x200>)
 8001986:	689b      	ldr	r3, [r3, #8]
 8001988:	f003 030c 	and.w	r3, r3, #12
 800198c:	2b08      	cmp	r3, #8
 800198e:	d00d      	beq.n	80019ac <HAL_RCC_GetSysClockFreq+0x40>
 8001990:	2b08      	cmp	r3, #8
 8001992:	f200 80e1 	bhi.w	8001b58 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001996:	2b00      	cmp	r3, #0
 8001998:	d002      	beq.n	80019a0 <HAL_RCC_GetSysClockFreq+0x34>
 800199a:	2b04      	cmp	r3, #4
 800199c:	d003      	beq.n	80019a6 <HAL_RCC_GetSysClockFreq+0x3a>
 800199e:	e0db      	b.n	8001b58 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80019a0:	4b73      	ldr	r3, [pc, #460]	@ (8001b70 <HAL_RCC_GetSysClockFreq+0x204>)
 80019a2:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 80019a4:	e0db      	b.n	8001b5e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80019a6:	4b73      	ldr	r3, [pc, #460]	@ (8001b74 <HAL_RCC_GetSysClockFreq+0x208>)
 80019a8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80019aa:	e0d8      	b.n	8001b5e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80019ac:	4b6f      	ldr	r3, [pc, #444]	@ (8001b6c <HAL_RCC_GetSysClockFreq+0x200>)
 80019ae:	685b      	ldr	r3, [r3, #4]
 80019b0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80019b4:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80019b6:	4b6d      	ldr	r3, [pc, #436]	@ (8001b6c <HAL_RCC_GetSysClockFreq+0x200>)
 80019b8:	685b      	ldr	r3, [r3, #4]
 80019ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d063      	beq.n	8001a8a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019c2:	4b6a      	ldr	r3, [pc, #424]	@ (8001b6c <HAL_RCC_GetSysClockFreq+0x200>)
 80019c4:	685b      	ldr	r3, [r3, #4]
 80019c6:	099b      	lsrs	r3, r3, #6
 80019c8:	2200      	movs	r2, #0
 80019ca:	63bb      	str	r3, [r7, #56]	@ 0x38
 80019cc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80019ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80019d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80019d4:	633b      	str	r3, [r7, #48]	@ 0x30
 80019d6:	2300      	movs	r3, #0
 80019d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80019da:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80019de:	4622      	mov	r2, r4
 80019e0:	462b      	mov	r3, r5
 80019e2:	f04f 0000 	mov.w	r0, #0
 80019e6:	f04f 0100 	mov.w	r1, #0
 80019ea:	0159      	lsls	r1, r3, #5
 80019ec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80019f0:	0150      	lsls	r0, r2, #5
 80019f2:	4602      	mov	r2, r0
 80019f4:	460b      	mov	r3, r1
 80019f6:	4621      	mov	r1, r4
 80019f8:	1a51      	subs	r1, r2, r1
 80019fa:	6139      	str	r1, [r7, #16]
 80019fc:	4629      	mov	r1, r5
 80019fe:	eb63 0301 	sbc.w	r3, r3, r1
 8001a02:	617b      	str	r3, [r7, #20]
 8001a04:	f04f 0200 	mov.w	r2, #0
 8001a08:	f04f 0300 	mov.w	r3, #0
 8001a0c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001a10:	4659      	mov	r1, fp
 8001a12:	018b      	lsls	r3, r1, #6
 8001a14:	4651      	mov	r1, sl
 8001a16:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001a1a:	4651      	mov	r1, sl
 8001a1c:	018a      	lsls	r2, r1, #6
 8001a1e:	4651      	mov	r1, sl
 8001a20:	ebb2 0801 	subs.w	r8, r2, r1
 8001a24:	4659      	mov	r1, fp
 8001a26:	eb63 0901 	sbc.w	r9, r3, r1
 8001a2a:	f04f 0200 	mov.w	r2, #0
 8001a2e:	f04f 0300 	mov.w	r3, #0
 8001a32:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001a36:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001a3a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001a3e:	4690      	mov	r8, r2
 8001a40:	4699      	mov	r9, r3
 8001a42:	4623      	mov	r3, r4
 8001a44:	eb18 0303 	adds.w	r3, r8, r3
 8001a48:	60bb      	str	r3, [r7, #8]
 8001a4a:	462b      	mov	r3, r5
 8001a4c:	eb49 0303 	adc.w	r3, r9, r3
 8001a50:	60fb      	str	r3, [r7, #12]
 8001a52:	f04f 0200 	mov.w	r2, #0
 8001a56:	f04f 0300 	mov.w	r3, #0
 8001a5a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001a5e:	4629      	mov	r1, r5
 8001a60:	024b      	lsls	r3, r1, #9
 8001a62:	4621      	mov	r1, r4
 8001a64:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001a68:	4621      	mov	r1, r4
 8001a6a:	024a      	lsls	r2, r1, #9
 8001a6c:	4610      	mov	r0, r2
 8001a6e:	4619      	mov	r1, r3
 8001a70:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001a72:	2200      	movs	r2, #0
 8001a74:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001a76:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001a78:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001a7c:	f7fe fc48 	bl	8000310 <__aeabi_uldivmod>
 8001a80:	4602      	mov	r2, r0
 8001a82:	460b      	mov	r3, r1
 8001a84:	4613      	mov	r3, r2
 8001a86:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001a88:	e058      	b.n	8001b3c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a8a:	4b38      	ldr	r3, [pc, #224]	@ (8001b6c <HAL_RCC_GetSysClockFreq+0x200>)
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	099b      	lsrs	r3, r3, #6
 8001a90:	2200      	movs	r2, #0
 8001a92:	4618      	mov	r0, r3
 8001a94:	4611      	mov	r1, r2
 8001a96:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001a9a:	623b      	str	r3, [r7, #32]
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001aa0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001aa4:	4642      	mov	r2, r8
 8001aa6:	464b      	mov	r3, r9
 8001aa8:	f04f 0000 	mov.w	r0, #0
 8001aac:	f04f 0100 	mov.w	r1, #0
 8001ab0:	0159      	lsls	r1, r3, #5
 8001ab2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001ab6:	0150      	lsls	r0, r2, #5
 8001ab8:	4602      	mov	r2, r0
 8001aba:	460b      	mov	r3, r1
 8001abc:	4641      	mov	r1, r8
 8001abe:	ebb2 0a01 	subs.w	sl, r2, r1
 8001ac2:	4649      	mov	r1, r9
 8001ac4:	eb63 0b01 	sbc.w	fp, r3, r1
 8001ac8:	f04f 0200 	mov.w	r2, #0
 8001acc:	f04f 0300 	mov.w	r3, #0
 8001ad0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001ad4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001ad8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001adc:	ebb2 040a 	subs.w	r4, r2, sl
 8001ae0:	eb63 050b 	sbc.w	r5, r3, fp
 8001ae4:	f04f 0200 	mov.w	r2, #0
 8001ae8:	f04f 0300 	mov.w	r3, #0
 8001aec:	00eb      	lsls	r3, r5, #3
 8001aee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001af2:	00e2      	lsls	r2, r4, #3
 8001af4:	4614      	mov	r4, r2
 8001af6:	461d      	mov	r5, r3
 8001af8:	4643      	mov	r3, r8
 8001afa:	18e3      	adds	r3, r4, r3
 8001afc:	603b      	str	r3, [r7, #0]
 8001afe:	464b      	mov	r3, r9
 8001b00:	eb45 0303 	adc.w	r3, r5, r3
 8001b04:	607b      	str	r3, [r7, #4]
 8001b06:	f04f 0200 	mov.w	r2, #0
 8001b0a:	f04f 0300 	mov.w	r3, #0
 8001b0e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001b12:	4629      	mov	r1, r5
 8001b14:	028b      	lsls	r3, r1, #10
 8001b16:	4621      	mov	r1, r4
 8001b18:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001b1c:	4621      	mov	r1, r4
 8001b1e:	028a      	lsls	r2, r1, #10
 8001b20:	4610      	mov	r0, r2
 8001b22:	4619      	mov	r1, r3
 8001b24:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b26:	2200      	movs	r2, #0
 8001b28:	61bb      	str	r3, [r7, #24]
 8001b2a:	61fa      	str	r2, [r7, #28]
 8001b2c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b30:	f7fe fbee 	bl	8000310 <__aeabi_uldivmod>
 8001b34:	4602      	mov	r2, r0
 8001b36:	460b      	mov	r3, r1
 8001b38:	4613      	mov	r3, r2
 8001b3a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001b3c:	4b0b      	ldr	r3, [pc, #44]	@ (8001b6c <HAL_RCC_GetSysClockFreq+0x200>)
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	0c1b      	lsrs	r3, r3, #16
 8001b42:	f003 0303 	and.w	r3, r3, #3
 8001b46:	3301      	adds	r3, #1
 8001b48:	005b      	lsls	r3, r3, #1
 8001b4a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8001b4c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001b4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b50:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b54:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001b56:	e002      	b.n	8001b5e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001b58:	4b05      	ldr	r3, [pc, #20]	@ (8001b70 <HAL_RCC_GetSysClockFreq+0x204>)
 8001b5a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001b5c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b5e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001b60:	4618      	mov	r0, r3
 8001b62:	3750      	adds	r7, #80	@ 0x50
 8001b64:	46bd      	mov	sp, r7
 8001b66:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001b6a:	bf00      	nop
 8001b6c:	40023800 	.word	0x40023800
 8001b70:	00f42400 	.word	0x00f42400
 8001b74:	007a1200 	.word	0x007a1200

08001b78 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b7c:	4b03      	ldr	r3, [pc, #12]	@ (8001b8c <HAL_RCC_GetHCLKFreq+0x14>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
}
 8001b80:	4618      	mov	r0, r3
 8001b82:	46bd      	mov	sp, r7
 8001b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b88:	4770      	bx	lr
 8001b8a:	bf00      	nop
 8001b8c:	20000000 	.word	0x20000000

08001b90 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001b94:	f7ff fff0 	bl	8001b78 <HAL_RCC_GetHCLKFreq>
 8001b98:	4602      	mov	r2, r0
 8001b9a:	4b05      	ldr	r3, [pc, #20]	@ (8001bb0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001b9c:	689b      	ldr	r3, [r3, #8]
 8001b9e:	0a9b      	lsrs	r3, r3, #10
 8001ba0:	f003 0307 	and.w	r3, r3, #7
 8001ba4:	4903      	ldr	r1, [pc, #12]	@ (8001bb4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001ba6:	5ccb      	ldrb	r3, [r1, r3]
 8001ba8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001bac:	4618      	mov	r0, r3
 8001bae:	bd80      	pop	{r7, pc}
 8001bb0:	40023800 	.word	0x40023800
 8001bb4:	08005fc0 	.word	0x08005fc0

08001bb8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	b083      	sub	sp, #12
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
 8001bc0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	220f      	movs	r2, #15
 8001bc6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001bc8:	4b12      	ldr	r3, [pc, #72]	@ (8001c14 <HAL_RCC_GetClockConfig+0x5c>)
 8001bca:	689b      	ldr	r3, [r3, #8]
 8001bcc:	f003 0203 	and.w	r2, r3, #3
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001bd4:	4b0f      	ldr	r3, [pc, #60]	@ (8001c14 <HAL_RCC_GetClockConfig+0x5c>)
 8001bd6:	689b      	ldr	r3, [r3, #8]
 8001bd8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001be0:	4b0c      	ldr	r3, [pc, #48]	@ (8001c14 <HAL_RCC_GetClockConfig+0x5c>)
 8001be2:	689b      	ldr	r3, [r3, #8]
 8001be4:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001bec:	4b09      	ldr	r3, [pc, #36]	@ (8001c14 <HAL_RCC_GetClockConfig+0x5c>)
 8001bee:	689b      	ldr	r3, [r3, #8]
 8001bf0:	08db      	lsrs	r3, r3, #3
 8001bf2:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001bfa:	4b07      	ldr	r3, [pc, #28]	@ (8001c18 <HAL_RCC_GetClockConfig+0x60>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f003 020f 	and.w	r2, r3, #15
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	601a      	str	r2, [r3, #0]
}
 8001c06:	bf00      	nop
 8001c08:	370c      	adds	r7, #12
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c10:	4770      	bx	lr
 8001c12:	bf00      	nop
 8001c14:	40023800 	.word	0x40023800
 8001c18:	40023c00 	.word	0x40023c00

08001c1c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b082      	sub	sp, #8
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d101      	bne.n	8001c2e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	e01d      	b.n	8001c6a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001c34:	b2db      	uxtb	r3, r3
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d106      	bne.n	8001c48 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001c42:	6878      	ldr	r0, [r7, #4]
 8001c44:	f000 f815 	bl	8001c72 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	2202      	movs	r2, #2
 8001c4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681a      	ldr	r2, [r3, #0]
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	3304      	adds	r3, #4
 8001c58:	4619      	mov	r1, r3
 8001c5a:	4610      	mov	r0, r2
 8001c5c:	f000 f968 	bl	8001f30 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	2201      	movs	r2, #1
 8001c64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001c68:	2300      	movs	r3, #0
}
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	3708      	adds	r7, #8
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}

08001c72 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001c72:	b480      	push	{r7}
 8001c74:	b083      	sub	sp, #12
 8001c76:	af00      	add	r7, sp, #0
 8001c78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001c7a:	bf00      	nop
 8001c7c:	370c      	adds	r7, #12
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c84:	4770      	bx	lr

08001c86 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001c86:	b480      	push	{r7}
 8001c88:	b085      	sub	sp, #20
 8001c8a:	af00      	add	r7, sp, #0
 8001c8c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	68da      	ldr	r2, [r3, #12]
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f042 0201 	orr.w	r2, r2, #1
 8001c9c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	689b      	ldr	r3, [r3, #8]
 8001ca4:	f003 0307 	and.w	r3, r3, #7
 8001ca8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	2b06      	cmp	r3, #6
 8001cae:	d007      	beq.n	8001cc0 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	681a      	ldr	r2, [r3, #0]
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f042 0201 	orr.w	r2, r2, #1
 8001cbe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001cc0:	2300      	movs	r3, #0
}
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	3714      	adds	r7, #20
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ccc:	4770      	bx	lr

08001cce <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001cce:	b580      	push	{r7, lr}
 8001cd0:	b082      	sub	sp, #8
 8001cd2:	af00      	add	r7, sp, #0
 8001cd4:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	691b      	ldr	r3, [r3, #16]
 8001cdc:	f003 0302 	and.w	r3, r3, #2
 8001ce0:	2b02      	cmp	r3, #2
 8001ce2:	d122      	bne.n	8001d2a <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	68db      	ldr	r3, [r3, #12]
 8001cea:	f003 0302 	and.w	r3, r3, #2
 8001cee:	2b02      	cmp	r3, #2
 8001cf0:	d11b      	bne.n	8001d2a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f06f 0202 	mvn.w	r2, #2
 8001cfa:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	2201      	movs	r2, #1
 8001d00:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	699b      	ldr	r3, [r3, #24]
 8001d08:	f003 0303 	and.w	r3, r3, #3
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d003      	beq.n	8001d18 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001d10:	6878      	ldr	r0, [r7, #4]
 8001d12:	f000 f8ee 	bl	8001ef2 <HAL_TIM_IC_CaptureCallback>
 8001d16:	e005      	b.n	8001d24 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d18:	6878      	ldr	r0, [r7, #4]
 8001d1a:	f000 f8e0 	bl	8001ede <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d1e:	6878      	ldr	r0, [r7, #4]
 8001d20:	f000 f8f1 	bl	8001f06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	2200      	movs	r2, #0
 8001d28:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	691b      	ldr	r3, [r3, #16]
 8001d30:	f003 0304 	and.w	r3, r3, #4
 8001d34:	2b04      	cmp	r3, #4
 8001d36:	d122      	bne.n	8001d7e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	68db      	ldr	r3, [r3, #12]
 8001d3e:	f003 0304 	and.w	r3, r3, #4
 8001d42:	2b04      	cmp	r3, #4
 8001d44:	d11b      	bne.n	8001d7e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f06f 0204 	mvn.w	r2, #4
 8001d4e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2202      	movs	r2, #2
 8001d54:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	699b      	ldr	r3, [r3, #24]
 8001d5c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d003      	beq.n	8001d6c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d64:	6878      	ldr	r0, [r7, #4]
 8001d66:	f000 f8c4 	bl	8001ef2 <HAL_TIM_IC_CaptureCallback>
 8001d6a:	e005      	b.n	8001d78 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d6c:	6878      	ldr	r0, [r7, #4]
 8001d6e:	f000 f8b6 	bl	8001ede <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d72:	6878      	ldr	r0, [r7, #4]
 8001d74:	f000 f8c7 	bl	8001f06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	691b      	ldr	r3, [r3, #16]
 8001d84:	f003 0308 	and.w	r3, r3, #8
 8001d88:	2b08      	cmp	r3, #8
 8001d8a:	d122      	bne.n	8001dd2 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	68db      	ldr	r3, [r3, #12]
 8001d92:	f003 0308 	and.w	r3, r3, #8
 8001d96:	2b08      	cmp	r3, #8
 8001d98:	d11b      	bne.n	8001dd2 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f06f 0208 	mvn.w	r2, #8
 8001da2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2204      	movs	r2, #4
 8001da8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	69db      	ldr	r3, [r3, #28]
 8001db0:	f003 0303 	and.w	r3, r3, #3
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d003      	beq.n	8001dc0 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001db8:	6878      	ldr	r0, [r7, #4]
 8001dba:	f000 f89a 	bl	8001ef2 <HAL_TIM_IC_CaptureCallback>
 8001dbe:	e005      	b.n	8001dcc <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001dc0:	6878      	ldr	r0, [r7, #4]
 8001dc2:	f000 f88c 	bl	8001ede <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001dc6:	6878      	ldr	r0, [r7, #4]
 8001dc8:	f000 f89d 	bl	8001f06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	2200      	movs	r2, #0
 8001dd0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	691b      	ldr	r3, [r3, #16]
 8001dd8:	f003 0310 	and.w	r3, r3, #16
 8001ddc:	2b10      	cmp	r3, #16
 8001dde:	d122      	bne.n	8001e26 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	68db      	ldr	r3, [r3, #12]
 8001de6:	f003 0310 	and.w	r3, r3, #16
 8001dea:	2b10      	cmp	r3, #16
 8001dec:	d11b      	bne.n	8001e26 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f06f 0210 	mvn.w	r2, #16
 8001df6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2208      	movs	r2, #8
 8001dfc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	69db      	ldr	r3, [r3, #28]
 8001e04:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d003      	beq.n	8001e14 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e0c:	6878      	ldr	r0, [r7, #4]
 8001e0e:	f000 f870 	bl	8001ef2 <HAL_TIM_IC_CaptureCallback>
 8001e12:	e005      	b.n	8001e20 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e14:	6878      	ldr	r0, [r7, #4]
 8001e16:	f000 f862 	bl	8001ede <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e1a:	6878      	ldr	r0, [r7, #4]
 8001e1c:	f000 f873 	bl	8001f06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2200      	movs	r2, #0
 8001e24:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	691b      	ldr	r3, [r3, #16]
 8001e2c:	f003 0301 	and.w	r3, r3, #1
 8001e30:	2b01      	cmp	r3, #1
 8001e32:	d10e      	bne.n	8001e52 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	68db      	ldr	r3, [r3, #12]
 8001e3a:	f003 0301 	and.w	r3, r3, #1
 8001e3e:	2b01      	cmp	r3, #1
 8001e40:	d107      	bne.n	8001e52 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f06f 0201 	mvn.w	r2, #1
 8001e4a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001e4c:	6878      	ldr	r0, [r7, #4]
 8001e4e:	f7fe fe41 	bl	8000ad4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	691b      	ldr	r3, [r3, #16]
 8001e58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e5c:	2b80      	cmp	r3, #128	@ 0x80
 8001e5e:	d10e      	bne.n	8001e7e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	68db      	ldr	r3, [r3, #12]
 8001e66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e6a:	2b80      	cmp	r3, #128	@ 0x80
 8001e6c:	d107      	bne.n	8001e7e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001e76:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001e78:	6878      	ldr	r0, [r7, #4]
 8001e7a:	f000 f903 	bl	8002084 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	691b      	ldr	r3, [r3, #16]
 8001e84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e88:	2b40      	cmp	r3, #64	@ 0x40
 8001e8a:	d10e      	bne.n	8001eaa <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	68db      	ldr	r3, [r3, #12]
 8001e92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e96:	2b40      	cmp	r3, #64	@ 0x40
 8001e98:	d107      	bne.n	8001eaa <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001ea2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001ea4:	6878      	ldr	r0, [r7, #4]
 8001ea6:	f000 f838 	bl	8001f1a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	691b      	ldr	r3, [r3, #16]
 8001eb0:	f003 0320 	and.w	r3, r3, #32
 8001eb4:	2b20      	cmp	r3, #32
 8001eb6:	d10e      	bne.n	8001ed6 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	68db      	ldr	r3, [r3, #12]
 8001ebe:	f003 0320 	and.w	r3, r3, #32
 8001ec2:	2b20      	cmp	r3, #32
 8001ec4:	d107      	bne.n	8001ed6 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f06f 0220 	mvn.w	r2, #32
 8001ece:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001ed0:	6878      	ldr	r0, [r7, #4]
 8001ed2:	f000 f8cd 	bl	8002070 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001ed6:	bf00      	nop
 8001ed8:	3708      	adds	r7, #8
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}

08001ede <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ede:	b480      	push	{r7}
 8001ee0:	b083      	sub	sp, #12
 8001ee2:	af00      	add	r7, sp, #0
 8001ee4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001ee6:	bf00      	nop
 8001ee8:	370c      	adds	r7, #12
 8001eea:	46bd      	mov	sp, r7
 8001eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef0:	4770      	bx	lr

08001ef2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001ef2:	b480      	push	{r7}
 8001ef4:	b083      	sub	sp, #12
 8001ef6:	af00      	add	r7, sp, #0
 8001ef8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001efa:	bf00      	nop
 8001efc:	370c      	adds	r7, #12
 8001efe:	46bd      	mov	sp, r7
 8001f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f04:	4770      	bx	lr

08001f06 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001f06:	b480      	push	{r7}
 8001f08:	b083      	sub	sp, #12
 8001f0a:	af00      	add	r7, sp, #0
 8001f0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001f0e:	bf00      	nop
 8001f10:	370c      	adds	r7, #12
 8001f12:	46bd      	mov	sp, r7
 8001f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f18:	4770      	bx	lr

08001f1a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001f1a:	b480      	push	{r7}
 8001f1c:	b083      	sub	sp, #12
 8001f1e:	af00      	add	r7, sp, #0
 8001f20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001f22:	bf00      	nop
 8001f24:	370c      	adds	r7, #12
 8001f26:	46bd      	mov	sp, r7
 8001f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2c:	4770      	bx	lr
	...

08001f30 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001f30:	b480      	push	{r7}
 8001f32:	b085      	sub	sp, #20
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
 8001f38:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	4a40      	ldr	r2, [pc, #256]	@ (8002044 <TIM_Base_SetConfig+0x114>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	d013      	beq.n	8001f70 <TIM_Base_SetConfig+0x40>
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f4e:	d00f      	beq.n	8001f70 <TIM_Base_SetConfig+0x40>
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	4a3d      	ldr	r2, [pc, #244]	@ (8002048 <TIM_Base_SetConfig+0x118>)
 8001f54:	4293      	cmp	r3, r2
 8001f56:	d00b      	beq.n	8001f70 <TIM_Base_SetConfig+0x40>
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	4a3c      	ldr	r2, [pc, #240]	@ (800204c <TIM_Base_SetConfig+0x11c>)
 8001f5c:	4293      	cmp	r3, r2
 8001f5e:	d007      	beq.n	8001f70 <TIM_Base_SetConfig+0x40>
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	4a3b      	ldr	r2, [pc, #236]	@ (8002050 <TIM_Base_SetConfig+0x120>)
 8001f64:	4293      	cmp	r3, r2
 8001f66:	d003      	beq.n	8001f70 <TIM_Base_SetConfig+0x40>
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	4a3a      	ldr	r2, [pc, #232]	@ (8002054 <TIM_Base_SetConfig+0x124>)
 8001f6c:	4293      	cmp	r3, r2
 8001f6e:	d108      	bne.n	8001f82 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001f76:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	685b      	ldr	r3, [r3, #4]
 8001f7c:	68fa      	ldr	r2, [r7, #12]
 8001f7e:	4313      	orrs	r3, r2
 8001f80:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	4a2f      	ldr	r2, [pc, #188]	@ (8002044 <TIM_Base_SetConfig+0x114>)
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d02b      	beq.n	8001fe2 <TIM_Base_SetConfig+0xb2>
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f90:	d027      	beq.n	8001fe2 <TIM_Base_SetConfig+0xb2>
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	4a2c      	ldr	r2, [pc, #176]	@ (8002048 <TIM_Base_SetConfig+0x118>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d023      	beq.n	8001fe2 <TIM_Base_SetConfig+0xb2>
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	4a2b      	ldr	r2, [pc, #172]	@ (800204c <TIM_Base_SetConfig+0x11c>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d01f      	beq.n	8001fe2 <TIM_Base_SetConfig+0xb2>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	4a2a      	ldr	r2, [pc, #168]	@ (8002050 <TIM_Base_SetConfig+0x120>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d01b      	beq.n	8001fe2 <TIM_Base_SetConfig+0xb2>
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	4a29      	ldr	r2, [pc, #164]	@ (8002054 <TIM_Base_SetConfig+0x124>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d017      	beq.n	8001fe2 <TIM_Base_SetConfig+0xb2>
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	4a28      	ldr	r2, [pc, #160]	@ (8002058 <TIM_Base_SetConfig+0x128>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d013      	beq.n	8001fe2 <TIM_Base_SetConfig+0xb2>
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	4a27      	ldr	r2, [pc, #156]	@ (800205c <TIM_Base_SetConfig+0x12c>)
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	d00f      	beq.n	8001fe2 <TIM_Base_SetConfig+0xb2>
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	4a26      	ldr	r2, [pc, #152]	@ (8002060 <TIM_Base_SetConfig+0x130>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d00b      	beq.n	8001fe2 <TIM_Base_SetConfig+0xb2>
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	4a25      	ldr	r2, [pc, #148]	@ (8002064 <TIM_Base_SetConfig+0x134>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d007      	beq.n	8001fe2 <TIM_Base_SetConfig+0xb2>
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	4a24      	ldr	r2, [pc, #144]	@ (8002068 <TIM_Base_SetConfig+0x138>)
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d003      	beq.n	8001fe2 <TIM_Base_SetConfig+0xb2>
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	4a23      	ldr	r2, [pc, #140]	@ (800206c <TIM_Base_SetConfig+0x13c>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d108      	bne.n	8001ff4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001fe8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	68db      	ldr	r3, [r3, #12]
 8001fee:	68fa      	ldr	r2, [r7, #12]
 8001ff0:	4313      	orrs	r3, r2
 8001ff2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001ffa:	683b      	ldr	r3, [r7, #0]
 8001ffc:	695b      	ldr	r3, [r3, #20]
 8001ffe:	4313      	orrs	r3, r2
 8002000:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	68fa      	ldr	r2, [r7, #12]
 8002006:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	689a      	ldr	r2, [r3, #8]
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	681a      	ldr	r2, [r3, #0]
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	4a0a      	ldr	r2, [pc, #40]	@ (8002044 <TIM_Base_SetConfig+0x114>)
 800201c:	4293      	cmp	r3, r2
 800201e:	d003      	beq.n	8002028 <TIM_Base_SetConfig+0xf8>
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	4a0c      	ldr	r2, [pc, #48]	@ (8002054 <TIM_Base_SetConfig+0x124>)
 8002024:	4293      	cmp	r3, r2
 8002026:	d103      	bne.n	8002030 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	691a      	ldr	r2, [r3, #16]
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2201      	movs	r2, #1
 8002034:	615a      	str	r2, [r3, #20]
}
 8002036:	bf00      	nop
 8002038:	3714      	adds	r7, #20
 800203a:	46bd      	mov	sp, r7
 800203c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002040:	4770      	bx	lr
 8002042:	bf00      	nop
 8002044:	40010000 	.word	0x40010000
 8002048:	40000400 	.word	0x40000400
 800204c:	40000800 	.word	0x40000800
 8002050:	40000c00 	.word	0x40000c00
 8002054:	40010400 	.word	0x40010400
 8002058:	40014000 	.word	0x40014000
 800205c:	40014400 	.word	0x40014400
 8002060:	40014800 	.word	0x40014800
 8002064:	40001800 	.word	0x40001800
 8002068:	40001c00 	.word	0x40001c00
 800206c:	40002000 	.word	0x40002000

08002070 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002070:	b480      	push	{r7}
 8002072:	b083      	sub	sp, #12
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002078:	bf00      	nop
 800207a:	370c      	adds	r7, #12
 800207c:	46bd      	mov	sp, r7
 800207e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002082:	4770      	bx	lr

08002084 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002084:	b480      	push	{r7}
 8002086:	b083      	sub	sp, #12
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800208c:	bf00      	nop
 800208e:	370c      	adds	r7, #12
 8002090:	46bd      	mov	sp, r7
 8002092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002096:	4770      	bx	lr

08002098 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002098:	b480      	push	{r7}
 800209a:	b083      	sub	sp, #12
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	f103 0208 	add.w	r2, r3, #8
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	f04f 32ff 	mov.w	r2, #4294967295
 80020b0:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	f103 0208 	add.w	r2, r3, #8
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	f103 0208 	add.w	r2, r3, #8
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2200      	movs	r2, #0
 80020ca:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80020cc:	bf00      	nop
 80020ce:	370c      	adds	r7, #12
 80020d0:	46bd      	mov	sp, r7
 80020d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d6:	4770      	bx	lr

080020d8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80020d8:	b480      	push	{r7}
 80020da:	b083      	sub	sp, #12
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2200      	movs	r2, #0
 80020e4:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80020e6:	bf00      	nop
 80020e8:	370c      	adds	r7, #12
 80020ea:	46bd      	mov	sp, r7
 80020ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f0:	4770      	bx	lr

080020f2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 80020f2:	b480      	push	{r7}
 80020f4:	b085      	sub	sp, #20
 80020f6:	af00      	add	r7, sp, #0
 80020f8:	6078      	str	r0, [r7, #4]
 80020fa:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	685b      	ldr	r3, [r3, #4]
 8002100:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	68fa      	ldr	r2, [r7, #12]
 8002106:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	689a      	ldr	r2, [r3, #8]
 800210c:	683b      	ldr	r3, [r7, #0]
 800210e:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	689b      	ldr	r3, [r3, #8]
 8002114:	683a      	ldr	r2, [r7, #0]
 8002116:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	683a      	ldr	r2, [r7, #0]
 800211c:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	687a      	ldr	r2, [r7, #4]
 8002122:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	1c5a      	adds	r2, r3, #1
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	601a      	str	r2, [r3, #0]
}
 800212e:	bf00      	nop
 8002130:	3714      	adds	r7, #20
 8002132:	46bd      	mov	sp, r7
 8002134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002138:	4770      	bx	lr

0800213a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 800213a:	b480      	push	{r7}
 800213c:	b085      	sub	sp, #20
 800213e:	af00      	add	r7, sp, #0
 8002140:	6078      	str	r0, [r7, #4]
 8002142:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 800214a:	68bb      	ldr	r3, [r7, #8]
 800214c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002150:	d103      	bne.n	800215a <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	691b      	ldr	r3, [r3, #16]
 8002156:	60fb      	str	r3, [r7, #12]
 8002158:	e00c      	b.n	8002174 <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	3308      	adds	r3, #8
 800215e:	60fb      	str	r3, [r7, #12]
 8002160:	e002      	b.n	8002168 <vListInsert+0x2e>
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	60fb      	str	r3, [r7, #12]
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	68ba      	ldr	r2, [r7, #8]
 8002170:	429a      	cmp	r2, r3
 8002172:	d2f6      	bcs.n	8002162 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	685a      	ldr	r2, [r3, #4]
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	683a      	ldr	r2, [r7, #0]
 8002182:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	68fa      	ldr	r2, [r7, #12]
 8002188:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	683a      	ldr	r2, [r7, #0]
 800218e:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	687a      	ldr	r2, [r7, #4]
 8002194:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	1c5a      	adds	r2, r3, #1
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	601a      	str	r2, [r3, #0]
}
 80021a0:	bf00      	nop
 80021a2:	3714      	adds	r7, #20
 80021a4:	46bd      	mov	sp, r7
 80021a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021aa:	4770      	bx	lr

080021ac <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80021ac:	b480      	push	{r7}
 80021ae:	b085      	sub	sp, #20
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	691b      	ldr	r3, [r3, #16]
 80021b8:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	685b      	ldr	r3, [r3, #4]
 80021be:	687a      	ldr	r2, [r7, #4]
 80021c0:	6892      	ldr	r2, [r2, #8]
 80021c2:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	689b      	ldr	r3, [r3, #8]
 80021c8:	687a      	ldr	r2, [r7, #4]
 80021ca:	6852      	ldr	r2, [r2, #4]
 80021cc:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	685b      	ldr	r3, [r3, #4]
 80021d2:	687a      	ldr	r2, [r7, #4]
 80021d4:	429a      	cmp	r2, r3
 80021d6:	d103      	bne.n	80021e0 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	689a      	ldr	r2, [r3, #8]
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	2200      	movs	r2, #0
 80021e4:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	1e5a      	subs	r2, r3, #1
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	681b      	ldr	r3, [r3, #0]
}
 80021f4:	4618      	mov	r0, r3
 80021f6:	3714      	adds	r7, #20
 80021f8:	46bd      	mov	sp, r7
 80021fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fe:	4770      	bx	lr

08002200 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8002200:	b580      	push	{r7, lr}
 8002202:	b08c      	sub	sp, #48	@ 0x30
 8002204:	af04      	add	r7, sp, #16
 8002206:	60f8      	str	r0, [r7, #12]
 8002208:	60b9      	str	r1, [r7, #8]
 800220a:	603b      	str	r3, [r7, #0]
 800220c:	4613      	mov	r3, r2
 800220e:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002210:	88fb      	ldrh	r3, [r7, #6]
 8002212:	009b      	lsls	r3, r3, #2
 8002214:	4618      	mov	r0, r3
 8002216:	f000 ffeb 	bl	80031f0 <pvPortMalloc>
 800221a:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 800221c:	697b      	ldr	r3, [r7, #20]
 800221e:	2b00      	cmp	r3, #0
 8002220:	d00e      	beq.n	8002240 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002222:	2058      	movs	r0, #88	@ 0x58
 8002224:	f000 ffe4 	bl	80031f0 <pvPortMalloc>
 8002228:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 800222a:	69fb      	ldr	r3, [r7, #28]
 800222c:	2b00      	cmp	r3, #0
 800222e:	d003      	beq.n	8002238 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8002230:	69fb      	ldr	r3, [r7, #28]
 8002232:	697a      	ldr	r2, [r7, #20]
 8002234:	631a      	str	r2, [r3, #48]	@ 0x30
 8002236:	e005      	b.n	8002244 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 8002238:	6978      	ldr	r0, [r7, #20]
 800223a:	f001 f8bb 	bl	80033b4 <vPortFree>
 800223e:	e001      	b.n	8002244 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8002240:	2300      	movs	r3, #0
 8002242:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8002244:	69fb      	ldr	r3, [r7, #28]
 8002246:	2b00      	cmp	r3, #0
 8002248:	d013      	beq.n	8002272 <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800224a:	88fa      	ldrh	r2, [r7, #6]
 800224c:	2300      	movs	r3, #0
 800224e:	9303      	str	r3, [sp, #12]
 8002250:	69fb      	ldr	r3, [r7, #28]
 8002252:	9302      	str	r3, [sp, #8]
 8002254:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002256:	9301      	str	r3, [sp, #4]
 8002258:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800225a:	9300      	str	r3, [sp, #0]
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	68b9      	ldr	r1, [r7, #8]
 8002260:	68f8      	ldr	r0, [r7, #12]
 8002262:	f000 f80e 	bl	8002282 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8002266:	69f8      	ldr	r0, [r7, #28]
 8002268:	f000 f8a2 	bl	80023b0 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 800226c:	2301      	movs	r3, #1
 800226e:	61bb      	str	r3, [r7, #24]
 8002270:	e002      	b.n	8002278 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002272:	f04f 33ff 	mov.w	r3, #4294967295
 8002276:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8002278:	69bb      	ldr	r3, [r7, #24]
    }
 800227a:	4618      	mov	r0, r3
 800227c:	3720      	adds	r7, #32
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}

08002282 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8002282:	b580      	push	{r7, lr}
 8002284:	b088      	sub	sp, #32
 8002286:	af00      	add	r7, sp, #0
 8002288:	60f8      	str	r0, [r7, #12]
 800228a:	60b9      	str	r1, [r7, #8]
 800228c:	607a      	str	r2, [r7, #4]
 800228e:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002290:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002292:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	009b      	lsls	r3, r3, #2
 8002298:	461a      	mov	r2, r3
 800229a:	21a5      	movs	r1, #165	@ 0xa5
 800229c:	f003 f968 	bl	8005570 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80022a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022a2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80022aa:	3b01      	subs	r3, #1
 80022ac:	009b      	lsls	r3, r3, #2
 80022ae:	4413      	add	r3, r2
 80022b0:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80022b2:	69bb      	ldr	r3, [r7, #24]
 80022b4:	f023 0307 	bic.w	r3, r3, #7
 80022b8:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80022ba:	69bb      	ldr	r3, [r7, #24]
 80022bc:	f003 0307 	and.w	r3, r3, #7
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d00b      	beq.n	80022dc <prvInitialiseNewTask+0x5a>
        __asm volatile
 80022c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80022c8:	f383 8811 	msr	BASEPRI, r3
 80022cc:	f3bf 8f6f 	isb	sy
 80022d0:	f3bf 8f4f 	dsb	sy
 80022d4:	617b      	str	r3, [r7, #20]
    }
 80022d6:	bf00      	nop
 80022d8:	bf00      	nop
 80022da:	e7fd      	b.n	80022d8 <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80022dc:	68bb      	ldr	r3, [r7, #8]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d01f      	beq.n	8002322 <prvInitialiseNewTask+0xa0>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80022e2:	2300      	movs	r3, #0
 80022e4:	61fb      	str	r3, [r7, #28]
 80022e6:	e012      	b.n	800230e <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80022e8:	68ba      	ldr	r2, [r7, #8]
 80022ea:	69fb      	ldr	r3, [r7, #28]
 80022ec:	4413      	add	r3, r2
 80022ee:	7819      	ldrb	r1, [r3, #0]
 80022f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80022f2:	69fb      	ldr	r3, [r7, #28]
 80022f4:	4413      	add	r3, r2
 80022f6:	3334      	adds	r3, #52	@ 0x34
 80022f8:	460a      	mov	r2, r1
 80022fa:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 80022fc:	68ba      	ldr	r2, [r7, #8]
 80022fe:	69fb      	ldr	r3, [r7, #28]
 8002300:	4413      	add	r3, r2
 8002302:	781b      	ldrb	r3, [r3, #0]
 8002304:	2b00      	cmp	r3, #0
 8002306:	d006      	beq.n	8002316 <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002308:	69fb      	ldr	r3, [r7, #28]
 800230a:	3301      	adds	r3, #1
 800230c:	61fb      	str	r3, [r7, #28]
 800230e:	69fb      	ldr	r3, [r7, #28]
 8002310:	2b09      	cmp	r3, #9
 8002312:	d9e9      	bls.n	80022e8 <prvInitialiseNewTask+0x66>
 8002314:	e000      	b.n	8002318 <prvInitialiseNewTask+0x96>
            {
                break;
 8002316:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002318:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800231a:	2200      	movs	r2, #0
 800231c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8002320:	e003      	b.n	800232a <prvInitialiseNewTask+0xa8>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002322:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002324:	2200      	movs	r2, #0
 8002326:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800232a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800232c:	2b04      	cmp	r3, #4
 800232e:	d901      	bls.n	8002334 <prvInitialiseNewTask+0xb2>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002330:	2304      	movs	r3, #4
 8002332:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8002334:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002336:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002338:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 800233a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800233c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800233e:	649a      	str	r2, [r3, #72]	@ 0x48
            pxNewTCB->uxMutexesHeld = 0;
 8002340:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002342:	2200      	movs	r2, #0
 8002344:	64da      	str	r2, [r3, #76]	@ 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002346:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002348:	3304      	adds	r3, #4
 800234a:	4618      	mov	r0, r3
 800234c:	f7ff fec4 	bl	80020d8 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002350:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002352:	3318      	adds	r3, #24
 8002354:	4618      	mov	r0, r3
 8002356:	f7ff febf 	bl	80020d8 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800235a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800235c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800235e:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002360:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002362:	f1c3 0205 	rsb	r2, r3, #5
 8002366:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002368:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800236a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800236c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800236e:	625a      	str	r2, [r3, #36]	@ 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 8002370:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002372:	3350      	adds	r3, #80	@ 0x50
 8002374:	2204      	movs	r2, #4
 8002376:	2100      	movs	r1, #0
 8002378:	4618      	mov	r0, r3
 800237a:	f003 f8f9 	bl	8005570 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 800237e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002380:	3354      	adds	r3, #84	@ 0x54
 8002382:	2201      	movs	r2, #1
 8002384:	2100      	movs	r1, #0
 8002386:	4618      	mov	r0, r3
 8002388:	f003 f8f2 	bl	8005570 <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800238c:	683a      	ldr	r2, [r7, #0]
 800238e:	68f9      	ldr	r1, [r7, #12]
 8002390:	69b8      	ldr	r0, [r7, #24]
 8002392:	f000 fc45 	bl	8002c20 <pxPortInitialiseStack>
 8002396:	4602      	mov	r2, r0
 8002398:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800239a:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 800239c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d002      	beq.n	80023a8 <prvInitialiseNewTask+0x126>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80023a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80023a6:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80023a8:	bf00      	nop
 80023aa:	3720      	adds	r7, #32
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bd80      	pop	{r7, pc}

080023b0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 80023b0:	b5b0      	push	{r4, r5, r7, lr}
 80023b2:	b084      	sub	sp, #16
 80023b4:	af02      	add	r7, sp, #8
 80023b6:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 80023b8:	f000 fde8 	bl	8002f8c <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 80023bc:	4b3b      	ldr	r3, [pc, #236]	@ (80024ac <prvAddNewTaskToReadyList+0xfc>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	3301      	adds	r3, #1
 80023c2:	4a3a      	ldr	r2, [pc, #232]	@ (80024ac <prvAddNewTaskToReadyList+0xfc>)
 80023c4:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 80023c6:	4b3a      	ldr	r3, [pc, #232]	@ (80024b0 <prvAddNewTaskToReadyList+0x100>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d109      	bne.n	80023e2 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 80023ce:	4a38      	ldr	r2, [pc, #224]	@ (80024b0 <prvAddNewTaskToReadyList+0x100>)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80023d4:	4b35      	ldr	r3, [pc, #212]	@ (80024ac <prvAddNewTaskToReadyList+0xfc>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	2b01      	cmp	r3, #1
 80023da:	d110      	bne.n	80023fe <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 80023dc:	f000 fb0e 	bl	80029fc <prvInitialiseTaskLists>
 80023e0:	e00d      	b.n	80023fe <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 80023e2:	4b34      	ldr	r3, [pc, #208]	@ (80024b4 <prvAddNewTaskToReadyList+0x104>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d109      	bne.n	80023fe <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80023ea:	4b31      	ldr	r3, [pc, #196]	@ (80024b0 <prvAddNewTaskToReadyList+0x100>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023f4:	429a      	cmp	r2, r3
 80023f6:	d802      	bhi.n	80023fe <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 80023f8:	4a2d      	ldr	r2, [pc, #180]	@ (80024b0 <prvAddNewTaskToReadyList+0x100>)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 80023fe:	4b2e      	ldr	r3, [pc, #184]	@ (80024b8 <prvAddNewTaskToReadyList+0x108>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	3301      	adds	r3, #1
 8002404:	4a2c      	ldr	r2, [pc, #176]	@ (80024b8 <prvAddNewTaskToReadyList+0x108>)
 8002406:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002408:	4b2b      	ldr	r3, [pc, #172]	@ (80024b8 <prvAddNewTaskToReadyList+0x108>)
 800240a:	681a      	ldr	r2, [r3, #0]
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	641a      	str	r2, [r3, #64]	@ 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d016      	beq.n	8002444 <prvAddNewTaskToReadyList+0x94>
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	4618      	mov	r0, r3
 800241a:	f002 fdd9 	bl	8004fd0 <SEGGER_SYSVIEW_OnTaskCreate>
 800241e:	6878      	ldr	r0, [r7, #4]
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800242e:	461d      	mov	r5, r3
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	461c      	mov	r4, r3
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800243a:	1ae3      	subs	r3, r4, r3
 800243c:	9300      	str	r3, [sp, #0]
 800243e:	462b      	mov	r3, r5
 8002440:	f001 f988 	bl	8003754 <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	4618      	mov	r0, r3
 8002448:	f002 fe46 	bl	80050d8 <SEGGER_SYSVIEW_OnTaskStartReady>
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002450:	2201      	movs	r2, #1
 8002452:	409a      	lsls	r2, r3
 8002454:	4b19      	ldr	r3, [pc, #100]	@ (80024bc <prvAddNewTaskToReadyList+0x10c>)
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	4313      	orrs	r3, r2
 800245a:	4a18      	ldr	r2, [pc, #96]	@ (80024bc <prvAddNewTaskToReadyList+0x10c>)
 800245c:	6013      	str	r3, [r2, #0]
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002462:	4613      	mov	r3, r2
 8002464:	009b      	lsls	r3, r3, #2
 8002466:	4413      	add	r3, r2
 8002468:	009b      	lsls	r3, r3, #2
 800246a:	4a15      	ldr	r2, [pc, #84]	@ (80024c0 <prvAddNewTaskToReadyList+0x110>)
 800246c:	441a      	add	r2, r3
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	3304      	adds	r3, #4
 8002472:	4619      	mov	r1, r3
 8002474:	4610      	mov	r0, r2
 8002476:	f7ff fe3c 	bl	80020f2 <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 800247a:	f000 fdb9 	bl	8002ff0 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 800247e:	4b0d      	ldr	r3, [pc, #52]	@ (80024b4 <prvAddNewTaskToReadyList+0x104>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	2b00      	cmp	r3, #0
 8002484:	d00e      	beq.n	80024a4 <prvAddNewTaskToReadyList+0xf4>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002486:	4b0a      	ldr	r3, [pc, #40]	@ (80024b0 <prvAddNewTaskToReadyList+0x100>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002490:	429a      	cmp	r2, r3
 8002492:	d207      	bcs.n	80024a4 <prvAddNewTaskToReadyList+0xf4>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8002494:	4b0b      	ldr	r3, [pc, #44]	@ (80024c4 <prvAddNewTaskToReadyList+0x114>)
 8002496:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800249a:	601a      	str	r2, [r3, #0]
 800249c:	f3bf 8f4f 	dsb	sy
 80024a0:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80024a4:	bf00      	nop
 80024a6:	3708      	adds	r7, #8
 80024a8:	46bd      	mov	sp, r7
 80024aa:	bdb0      	pop	{r4, r5, r7, pc}
 80024ac:	200001a4 	.word	0x200001a4
 80024b0:	200000cc 	.word	0x200000cc
 80024b4:	200001b0 	.word	0x200001b0
 80024b8:	200001c0 	.word	0x200001c0
 80024bc:	200001ac 	.word	0x200001ac
 80024c0:	200000d0 	.word	0x200000d0
 80024c4:	e000ed04 	.word	0xe000ed04

080024c8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b084      	sub	sp, #16
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 80024d0:	2300      	movs	r3, #0
 80024d2:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d01c      	beq.n	8002514 <vTaskDelay+0x4c>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 80024da:	4b16      	ldr	r3, [pc, #88]	@ (8002534 <vTaskDelay+0x6c>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d00b      	beq.n	80024fa <vTaskDelay+0x32>
        __asm volatile
 80024e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024e6:	f383 8811 	msr	BASEPRI, r3
 80024ea:	f3bf 8f6f 	isb	sy
 80024ee:	f3bf 8f4f 	dsb	sy
 80024f2:	60bb      	str	r3, [r7, #8]
    }
 80024f4:	bf00      	nop
 80024f6:	bf00      	nop
 80024f8:	e7fd      	b.n	80024f6 <vTaskDelay+0x2e>
            vTaskSuspendAll();
 80024fa:	f000 f87b 	bl	80025f4 <vTaskSuspendAll>
            {
                traceTASK_DELAY();
 80024fe:	6879      	ldr	r1, [r7, #4]
 8002500:	2023      	movs	r0, #35	@ 0x23
 8002502:	f002 f96f 	bl	80047e4 <SEGGER_SYSVIEW_RecordU32>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8002506:	2100      	movs	r1, #0
 8002508:	6878      	ldr	r0, [r7, #4]
 800250a:	f000 fb11 	bl	8002b30 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 800250e:	f000 f87f 	bl	8002610 <xTaskResumeAll>
 8002512:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d107      	bne.n	800252a <vTaskDelay+0x62>
        {
            portYIELD_WITHIN_API();
 800251a:	4b07      	ldr	r3, [pc, #28]	@ (8002538 <vTaskDelay+0x70>)
 800251c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002520:	601a      	str	r2, [r3, #0]
 8002522:	f3bf 8f4f 	dsb	sy
 8002526:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 800252a:	bf00      	nop
 800252c:	3710      	adds	r7, #16
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}
 8002532:	bf00      	nop
 8002534:	200001cc 	.word	0x200001cc
 8002538:	e000ed04 	.word	0xe000ed04

0800253c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b086      	sub	sp, #24
 8002540:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 8002542:	4b24      	ldr	r3, [pc, #144]	@ (80025d4 <vTaskStartScheduler+0x98>)
 8002544:	9301      	str	r3, [sp, #4]
 8002546:	2300      	movs	r3, #0
 8002548:	9300      	str	r3, [sp, #0]
 800254a:	2300      	movs	r3, #0
 800254c:	2282      	movs	r2, #130	@ 0x82
 800254e:	4922      	ldr	r1, [pc, #136]	@ (80025d8 <vTaskStartScheduler+0x9c>)
 8002550:	4822      	ldr	r0, [pc, #136]	@ (80025dc <vTaskStartScheduler+0xa0>)
 8002552:	f7ff fe55 	bl	8002200 <xTaskCreate>
 8002556:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	2b01      	cmp	r3, #1
 800255c:	d124      	bne.n	80025a8 <vTaskStartScheduler+0x6c>
        __asm volatile
 800255e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002562:	f383 8811 	msr	BASEPRI, r3
 8002566:	f3bf 8f6f 	isb	sy
 800256a:	f3bf 8f4f 	dsb	sy
 800256e:	60bb      	str	r3, [r7, #8]
    }
 8002570:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 8002572:	4b1b      	ldr	r3, [pc, #108]	@ (80025e0 <vTaskStartScheduler+0xa4>)
 8002574:	f04f 32ff 	mov.w	r2, #4294967295
 8002578:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 800257a:	4b1a      	ldr	r3, [pc, #104]	@ (80025e4 <vTaskStartScheduler+0xa8>)
 800257c:	2201      	movs	r2, #1
 800257e:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002580:	4b19      	ldr	r3, [pc, #100]	@ (80025e8 <vTaskStartScheduler+0xac>)
 8002582:	2200      	movs	r2, #0
 8002584:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 8002586:	4b19      	ldr	r3, [pc, #100]	@ (80025ec <vTaskStartScheduler+0xb0>)
 8002588:	681a      	ldr	r2, [r3, #0]
 800258a:	4b12      	ldr	r3, [pc, #72]	@ (80025d4 <vTaskStartScheduler+0x98>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	429a      	cmp	r2, r3
 8002590:	d102      	bne.n	8002598 <vTaskStartScheduler+0x5c>
 8002592:	f002 fd01 	bl	8004f98 <SEGGER_SYSVIEW_OnIdle>
 8002596:	e004      	b.n	80025a2 <vTaskStartScheduler+0x66>
 8002598:	4b14      	ldr	r3, [pc, #80]	@ (80025ec <vTaskStartScheduler+0xb0>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4618      	mov	r0, r3
 800259e:	f002 fd59 	bl	8005054 <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 80025a2:	f000 fbcf 	bl	8002d44 <xPortStartScheduler>
 80025a6:	e00f      	b.n	80025c8 <vTaskStartScheduler+0x8c>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025ae:	d10b      	bne.n	80025c8 <vTaskStartScheduler+0x8c>
        __asm volatile
 80025b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80025b4:	f383 8811 	msr	BASEPRI, r3
 80025b8:	f3bf 8f6f 	isb	sy
 80025bc:	f3bf 8f4f 	dsb	sy
 80025c0:	607b      	str	r3, [r7, #4]
    }
 80025c2:	bf00      	nop
 80025c4:	bf00      	nop
 80025c6:	e7fd      	b.n	80025c4 <vTaskStartScheduler+0x88>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 80025c8:	4b09      	ldr	r3, [pc, #36]	@ (80025f0 <vTaskStartScheduler+0xb4>)
 80025ca:	681b      	ldr	r3, [r3, #0]
}
 80025cc:	bf00      	nop
 80025ce:	3710      	adds	r7, #16
 80025d0:	46bd      	mov	sp, r7
 80025d2:	bd80      	pop	{r7, pc}
 80025d4:	200001c8 	.word	0x200001c8
 80025d8:	08005edc 	.word	0x08005edc
 80025dc:	080029c9 	.word	0x080029c9
 80025e0:	200001c4 	.word	0x200001c4
 80025e4:	200001b0 	.word	0x200001b0
 80025e8:	200001a8 	.word	0x200001a8
 80025ec:	200000cc 	.word	0x200000cc
 80025f0:	2000000c 	.word	0x2000000c

080025f4 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80025f4:	b480      	push	{r7}
 80025f6:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 80025f8:	4b04      	ldr	r3, [pc, #16]	@ (800260c <vTaskSuspendAll+0x18>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	3301      	adds	r3, #1
 80025fe:	4a03      	ldr	r2, [pc, #12]	@ (800260c <vTaskSuspendAll+0x18>)
 8002600:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8002602:	bf00      	nop
 8002604:	46bd      	mov	sp, r7
 8002606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260a:	4770      	bx	lr
 800260c:	200001cc 	.word	0x200001cc

08002610 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b084      	sub	sp, #16
 8002614:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8002616:	2300      	movs	r3, #0
 8002618:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 800261a:	2300      	movs	r3, #0
 800261c:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 800261e:	4b44      	ldr	r3, [pc, #272]	@ (8002730 <xTaskResumeAll+0x120>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	2b00      	cmp	r3, #0
 8002624:	d10b      	bne.n	800263e <xTaskResumeAll+0x2e>
        __asm volatile
 8002626:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800262a:	f383 8811 	msr	BASEPRI, r3
 800262e:	f3bf 8f6f 	isb	sy
 8002632:	f3bf 8f4f 	dsb	sy
 8002636:	603b      	str	r3, [r7, #0]
    }
 8002638:	bf00      	nop
 800263a:	bf00      	nop
 800263c:	e7fd      	b.n	800263a <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 800263e:	f000 fca5 	bl	8002f8c <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8002642:	4b3b      	ldr	r3, [pc, #236]	@ (8002730 <xTaskResumeAll+0x120>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	3b01      	subs	r3, #1
 8002648:	4a39      	ldr	r2, [pc, #228]	@ (8002730 <xTaskResumeAll+0x120>)
 800264a:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800264c:	4b38      	ldr	r3, [pc, #224]	@ (8002730 <xTaskResumeAll+0x120>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	2b00      	cmp	r3, #0
 8002652:	d165      	bne.n	8002720 <xTaskResumeAll+0x110>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002654:	4b37      	ldr	r3, [pc, #220]	@ (8002734 <xTaskResumeAll+0x124>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	2b00      	cmp	r3, #0
 800265a:	d061      	beq.n	8002720 <xTaskResumeAll+0x110>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800265c:	e032      	b.n	80026c4 <xTaskResumeAll+0xb4>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800265e:	4b36      	ldr	r3, [pc, #216]	@ (8002738 <xTaskResumeAll+0x128>)
 8002660:	68db      	ldr	r3, [r3, #12]
 8002662:	68db      	ldr	r3, [r3, #12]
 8002664:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	3318      	adds	r3, #24
 800266a:	4618      	mov	r0, r3
 800266c:	f7ff fd9e 	bl	80021ac <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	3304      	adds	r3, #4
 8002674:	4618      	mov	r0, r3
 8002676:	f7ff fd99 	bl	80021ac <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	4618      	mov	r0, r3
 800267e:	f002 fd2b 	bl	80050d8 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002686:	2201      	movs	r2, #1
 8002688:	409a      	lsls	r2, r3
 800268a:	4b2c      	ldr	r3, [pc, #176]	@ (800273c <xTaskResumeAll+0x12c>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	4313      	orrs	r3, r2
 8002690:	4a2a      	ldr	r2, [pc, #168]	@ (800273c <xTaskResumeAll+0x12c>)
 8002692:	6013      	str	r3, [r2, #0]
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002698:	4613      	mov	r3, r2
 800269a:	009b      	lsls	r3, r3, #2
 800269c:	4413      	add	r3, r2
 800269e:	009b      	lsls	r3, r3, #2
 80026a0:	4a27      	ldr	r2, [pc, #156]	@ (8002740 <xTaskResumeAll+0x130>)
 80026a2:	441a      	add	r2, r3
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	3304      	adds	r3, #4
 80026a8:	4619      	mov	r1, r3
 80026aa:	4610      	mov	r0, r2
 80026ac:	f7ff fd21 	bl	80020f2 <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80026b4:	4b23      	ldr	r3, [pc, #140]	@ (8002744 <xTaskResumeAll+0x134>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026ba:	429a      	cmp	r2, r3
 80026bc:	d302      	bcc.n	80026c4 <xTaskResumeAll+0xb4>
                    {
                        xYieldPending = pdTRUE;
 80026be:	4b22      	ldr	r3, [pc, #136]	@ (8002748 <xTaskResumeAll+0x138>)
 80026c0:	2201      	movs	r2, #1
 80026c2:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80026c4:	4b1c      	ldr	r3, [pc, #112]	@ (8002738 <xTaskResumeAll+0x128>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d1c8      	bne.n	800265e <xTaskResumeAll+0x4e>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d001      	beq.n	80026d6 <xTaskResumeAll+0xc6>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 80026d2:	f000 fa11 	bl	8002af8 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80026d6:	4b1d      	ldr	r3, [pc, #116]	@ (800274c <xTaskResumeAll+0x13c>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d010      	beq.n	8002704 <xTaskResumeAll+0xf4>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 80026e2:	f000 f849 	bl	8002778 <xTaskIncrementTick>
 80026e6:	4603      	mov	r3, r0
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d002      	beq.n	80026f2 <xTaskResumeAll+0xe2>
                            {
                                xYieldPending = pdTRUE;
 80026ec:	4b16      	ldr	r3, [pc, #88]	@ (8002748 <xTaskResumeAll+0x138>)
 80026ee:	2201      	movs	r2, #1
 80026f0:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	3b01      	subs	r3, #1
 80026f6:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d1f1      	bne.n	80026e2 <xTaskResumeAll+0xd2>

                        xPendedTicks = 0;
 80026fe:	4b13      	ldr	r3, [pc, #76]	@ (800274c <xTaskResumeAll+0x13c>)
 8002700:	2200      	movs	r2, #0
 8002702:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8002704:	4b10      	ldr	r3, [pc, #64]	@ (8002748 <xTaskResumeAll+0x138>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	2b00      	cmp	r3, #0
 800270a:	d009      	beq.n	8002720 <xTaskResumeAll+0x110>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 800270c:	2301      	movs	r3, #1
 800270e:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8002710:	4b0f      	ldr	r3, [pc, #60]	@ (8002750 <xTaskResumeAll+0x140>)
 8002712:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002716:	601a      	str	r2, [r3, #0]
 8002718:	f3bf 8f4f 	dsb	sy
 800271c:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8002720:	f000 fc66 	bl	8002ff0 <vPortExitCritical>

    return xAlreadyYielded;
 8002724:	68bb      	ldr	r3, [r7, #8]
}
 8002726:	4618      	mov	r0, r3
 8002728:	3710      	adds	r7, #16
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}
 800272e:	bf00      	nop
 8002730:	200001cc 	.word	0x200001cc
 8002734:	200001a4 	.word	0x200001a4
 8002738:	20000164 	.word	0x20000164
 800273c:	200001ac 	.word	0x200001ac
 8002740:	200000d0 	.word	0x200000d0
 8002744:	200000cc 	.word	0x200000cc
 8002748:	200001b8 	.word	0x200001b8
 800274c:	200001b4 	.word	0x200001b4
 8002750:	e000ed04 	.word	0xe000ed04

08002754 <xTaskGetTickCountFromISR>:
    return xTicks;
}
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b082      	sub	sp, #8
 8002758:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800275a:	f000 fd07 	bl	800316c <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800275e:	2300      	movs	r3, #0
 8002760:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 8002762:	4b04      	ldr	r3, [pc, #16]	@ (8002774 <xTaskGetTickCountFromISR+0x20>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8002768:	683b      	ldr	r3, [r7, #0]
}
 800276a:	4618      	mov	r0, r3
 800276c:	3708      	adds	r7, #8
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}
 8002772:	bf00      	nop
 8002774:	200001a8 	.word	0x200001a8

08002778 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b086      	sub	sp, #24
 800277c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 800277e:	2300      	movs	r3, #0
 8002780:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002782:	4b51      	ldr	r3, [pc, #324]	@ (80028c8 <xTaskIncrementTick+0x150>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	2b00      	cmp	r3, #0
 8002788:	f040 8093 	bne.w	80028b2 <xTaskIncrementTick+0x13a>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800278c:	4b4f      	ldr	r3, [pc, #316]	@ (80028cc <xTaskIncrementTick+0x154>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	3301      	adds	r3, #1
 8002792:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8002794:	4a4d      	ldr	r2, [pc, #308]	@ (80028cc <xTaskIncrementTick+0x154>)
 8002796:	693b      	ldr	r3, [r7, #16]
 8002798:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800279a:	693b      	ldr	r3, [r7, #16]
 800279c:	2b00      	cmp	r3, #0
 800279e:	d121      	bne.n	80027e4 <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 80027a0:	4b4b      	ldr	r3, [pc, #300]	@ (80028d0 <xTaskIncrementTick+0x158>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d00b      	beq.n	80027c2 <xTaskIncrementTick+0x4a>
        __asm volatile
 80027aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80027ae:	f383 8811 	msr	BASEPRI, r3
 80027b2:	f3bf 8f6f 	isb	sy
 80027b6:	f3bf 8f4f 	dsb	sy
 80027ba:	603b      	str	r3, [r7, #0]
    }
 80027bc:	bf00      	nop
 80027be:	bf00      	nop
 80027c0:	e7fd      	b.n	80027be <xTaskIncrementTick+0x46>
 80027c2:	4b43      	ldr	r3, [pc, #268]	@ (80028d0 <xTaskIncrementTick+0x158>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	60fb      	str	r3, [r7, #12]
 80027c8:	4b42      	ldr	r3, [pc, #264]	@ (80028d4 <xTaskIncrementTick+0x15c>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	4a40      	ldr	r2, [pc, #256]	@ (80028d0 <xTaskIncrementTick+0x158>)
 80027ce:	6013      	str	r3, [r2, #0]
 80027d0:	4a40      	ldr	r2, [pc, #256]	@ (80028d4 <xTaskIncrementTick+0x15c>)
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	6013      	str	r3, [r2, #0]
 80027d6:	4b40      	ldr	r3, [pc, #256]	@ (80028d8 <xTaskIncrementTick+0x160>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	3301      	adds	r3, #1
 80027dc:	4a3e      	ldr	r2, [pc, #248]	@ (80028d8 <xTaskIncrementTick+0x160>)
 80027de:	6013      	str	r3, [r2, #0]
 80027e0:	f000 f98a 	bl	8002af8 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 80027e4:	4b3d      	ldr	r3, [pc, #244]	@ (80028dc <xTaskIncrementTick+0x164>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	693a      	ldr	r2, [r7, #16]
 80027ea:	429a      	cmp	r2, r3
 80027ec:	d34c      	bcc.n	8002888 <xTaskIncrementTick+0x110>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80027ee:	4b38      	ldr	r3, [pc, #224]	@ (80028d0 <xTaskIncrementTick+0x158>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d104      	bne.n	8002802 <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80027f8:	4b38      	ldr	r3, [pc, #224]	@ (80028dc <xTaskIncrementTick+0x164>)
 80027fa:	f04f 32ff 	mov.w	r2, #4294967295
 80027fe:	601a      	str	r2, [r3, #0]
                    break;
 8002800:	e042      	b.n	8002888 <xTaskIncrementTick+0x110>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002802:	4b33      	ldr	r3, [pc, #204]	@ (80028d0 <xTaskIncrementTick+0x158>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	68db      	ldr	r3, [r3, #12]
 8002808:	68db      	ldr	r3, [r3, #12]
 800280a:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800280c:	68bb      	ldr	r3, [r7, #8]
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 8002812:	693a      	ldr	r2, [r7, #16]
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	429a      	cmp	r2, r3
 8002818:	d203      	bcs.n	8002822 <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 800281a:	4a30      	ldr	r2, [pc, #192]	@ (80028dc <xTaskIncrementTick+0x164>)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8002820:	e032      	b.n	8002888 <xTaskIncrementTick+0x110>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002822:	68bb      	ldr	r3, [r7, #8]
 8002824:	3304      	adds	r3, #4
 8002826:	4618      	mov	r0, r3
 8002828:	f7ff fcc0 	bl	80021ac <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800282c:	68bb      	ldr	r3, [r7, #8]
 800282e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002830:	2b00      	cmp	r3, #0
 8002832:	d004      	beq.n	800283e <xTaskIncrementTick+0xc6>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002834:	68bb      	ldr	r3, [r7, #8]
 8002836:	3318      	adds	r3, #24
 8002838:	4618      	mov	r0, r3
 800283a:	f7ff fcb7 	bl	80021ac <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 800283e:	68bb      	ldr	r3, [r7, #8]
 8002840:	4618      	mov	r0, r3
 8002842:	f002 fc49 	bl	80050d8 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002846:	68bb      	ldr	r3, [r7, #8]
 8002848:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800284a:	2201      	movs	r2, #1
 800284c:	409a      	lsls	r2, r3
 800284e:	4b24      	ldr	r3, [pc, #144]	@ (80028e0 <xTaskIncrementTick+0x168>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	4313      	orrs	r3, r2
 8002854:	4a22      	ldr	r2, [pc, #136]	@ (80028e0 <xTaskIncrementTick+0x168>)
 8002856:	6013      	str	r3, [r2, #0]
 8002858:	68bb      	ldr	r3, [r7, #8]
 800285a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800285c:	4613      	mov	r3, r2
 800285e:	009b      	lsls	r3, r3, #2
 8002860:	4413      	add	r3, r2
 8002862:	009b      	lsls	r3, r3, #2
 8002864:	4a1f      	ldr	r2, [pc, #124]	@ (80028e4 <xTaskIncrementTick+0x16c>)
 8002866:	441a      	add	r2, r3
 8002868:	68bb      	ldr	r3, [r7, #8]
 800286a:	3304      	adds	r3, #4
 800286c:	4619      	mov	r1, r3
 800286e:	4610      	mov	r0, r2
 8002870:	f7ff fc3f 	bl	80020f2 <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002874:	68bb      	ldr	r3, [r7, #8]
 8002876:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002878:	4b1b      	ldr	r3, [pc, #108]	@ (80028e8 <xTaskIncrementTick+0x170>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800287e:	429a      	cmp	r2, r3
 8002880:	d3b5      	bcc.n	80027ee <xTaskIncrementTick+0x76>
                            {
                                xSwitchRequired = pdTRUE;
 8002882:	2301      	movs	r3, #1
 8002884:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002886:	e7b2      	b.n	80027ee <xTaskIncrementTick+0x76>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002888:	4b17      	ldr	r3, [pc, #92]	@ (80028e8 <xTaskIncrementTick+0x170>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800288e:	4915      	ldr	r1, [pc, #84]	@ (80028e4 <xTaskIncrementTick+0x16c>)
 8002890:	4613      	mov	r3, r2
 8002892:	009b      	lsls	r3, r3, #2
 8002894:	4413      	add	r3, r2
 8002896:	009b      	lsls	r3, r3, #2
 8002898:	440b      	add	r3, r1
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	2b01      	cmp	r3, #1
 800289e:	d901      	bls.n	80028a4 <xTaskIncrementTick+0x12c>
                {
                    xSwitchRequired = pdTRUE;
 80028a0:	2301      	movs	r3, #1
 80028a2:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 80028a4:	4b11      	ldr	r3, [pc, #68]	@ (80028ec <xTaskIncrementTick+0x174>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d007      	beq.n	80028bc <xTaskIncrementTick+0x144>
                {
                    xSwitchRequired = pdTRUE;
 80028ac:	2301      	movs	r3, #1
 80028ae:	617b      	str	r3, [r7, #20]
 80028b0:	e004      	b.n	80028bc <xTaskIncrementTick+0x144>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 80028b2:	4b0f      	ldr	r3, [pc, #60]	@ (80028f0 <xTaskIncrementTick+0x178>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	3301      	adds	r3, #1
 80028b8:	4a0d      	ldr	r2, [pc, #52]	@ (80028f0 <xTaskIncrementTick+0x178>)
 80028ba:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 80028bc:	697b      	ldr	r3, [r7, #20]
}
 80028be:	4618      	mov	r0, r3
 80028c0:	3718      	adds	r7, #24
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bd80      	pop	{r7, pc}
 80028c6:	bf00      	nop
 80028c8:	200001cc 	.word	0x200001cc
 80028cc:	200001a8 	.word	0x200001a8
 80028d0:	2000015c 	.word	0x2000015c
 80028d4:	20000160 	.word	0x20000160
 80028d8:	200001bc 	.word	0x200001bc
 80028dc:	200001c4 	.word	0x200001c4
 80028e0:	200001ac 	.word	0x200001ac
 80028e4:	200000d0 	.word	0x200000d0
 80028e8:	200000cc 	.word	0x200000cc
 80028ec:	200001b8 	.word	0x200001b8
 80028f0:	200001b4 	.word	0x200001b4

080028f4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b086      	sub	sp, #24
 80028f8:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80028fa:	4b2d      	ldr	r3, [pc, #180]	@ (80029b0 <vTaskSwitchContext+0xbc>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d003      	beq.n	800290a <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8002902:	4b2c      	ldr	r3, [pc, #176]	@ (80029b4 <vTaskSwitchContext+0xc0>)
 8002904:	2201      	movs	r2, #1
 8002906:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8002908:	e04e      	b.n	80029a8 <vTaskSwitchContext+0xb4>
        xYieldPending = pdFALSE;
 800290a:	4b2a      	ldr	r3, [pc, #168]	@ (80029b4 <vTaskSwitchContext+0xc0>)
 800290c:	2200      	movs	r2, #0
 800290e:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002910:	4b29      	ldr	r3, [pc, #164]	@ (80029b8 <vTaskSwitchContext+0xc4>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	fab3 f383 	clz	r3, r3
 800291c:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 800291e:	7afb      	ldrb	r3, [r7, #11]
 8002920:	f1c3 031f 	rsb	r3, r3, #31
 8002924:	617b      	str	r3, [r7, #20]
 8002926:	4925      	ldr	r1, [pc, #148]	@ (80029bc <vTaskSwitchContext+0xc8>)
 8002928:	697a      	ldr	r2, [r7, #20]
 800292a:	4613      	mov	r3, r2
 800292c:	009b      	lsls	r3, r3, #2
 800292e:	4413      	add	r3, r2
 8002930:	009b      	lsls	r3, r3, #2
 8002932:	440b      	add	r3, r1
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d10b      	bne.n	8002952 <vTaskSwitchContext+0x5e>
        __asm volatile
 800293a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800293e:	f383 8811 	msr	BASEPRI, r3
 8002942:	f3bf 8f6f 	isb	sy
 8002946:	f3bf 8f4f 	dsb	sy
 800294a:	607b      	str	r3, [r7, #4]
    }
 800294c:	bf00      	nop
 800294e:	bf00      	nop
 8002950:	e7fd      	b.n	800294e <vTaskSwitchContext+0x5a>
 8002952:	697a      	ldr	r2, [r7, #20]
 8002954:	4613      	mov	r3, r2
 8002956:	009b      	lsls	r3, r3, #2
 8002958:	4413      	add	r3, r2
 800295a:	009b      	lsls	r3, r3, #2
 800295c:	4a17      	ldr	r2, [pc, #92]	@ (80029bc <vTaskSwitchContext+0xc8>)
 800295e:	4413      	add	r3, r2
 8002960:	613b      	str	r3, [r7, #16]
 8002962:	693b      	ldr	r3, [r7, #16]
 8002964:	685b      	ldr	r3, [r3, #4]
 8002966:	685a      	ldr	r2, [r3, #4]
 8002968:	693b      	ldr	r3, [r7, #16]
 800296a:	605a      	str	r2, [r3, #4]
 800296c:	693b      	ldr	r3, [r7, #16]
 800296e:	685a      	ldr	r2, [r3, #4]
 8002970:	693b      	ldr	r3, [r7, #16]
 8002972:	3308      	adds	r3, #8
 8002974:	429a      	cmp	r2, r3
 8002976:	d104      	bne.n	8002982 <vTaskSwitchContext+0x8e>
 8002978:	693b      	ldr	r3, [r7, #16]
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	685a      	ldr	r2, [r3, #4]
 800297e:	693b      	ldr	r3, [r7, #16]
 8002980:	605a      	str	r2, [r3, #4]
 8002982:	693b      	ldr	r3, [r7, #16]
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	68db      	ldr	r3, [r3, #12]
 8002988:	4a0d      	ldr	r2, [pc, #52]	@ (80029c0 <vTaskSwitchContext+0xcc>)
 800298a:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 800298c:	4b0c      	ldr	r3, [pc, #48]	@ (80029c0 <vTaskSwitchContext+0xcc>)
 800298e:	681a      	ldr	r2, [r3, #0]
 8002990:	4b0c      	ldr	r3, [pc, #48]	@ (80029c4 <vTaskSwitchContext+0xd0>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	429a      	cmp	r2, r3
 8002996:	d102      	bne.n	800299e <vTaskSwitchContext+0xaa>
 8002998:	f002 fafe 	bl	8004f98 <SEGGER_SYSVIEW_OnIdle>
}
 800299c:	e004      	b.n	80029a8 <vTaskSwitchContext+0xb4>
        traceTASK_SWITCHED_IN();
 800299e:	4b08      	ldr	r3, [pc, #32]	@ (80029c0 <vTaskSwitchContext+0xcc>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	4618      	mov	r0, r3
 80029a4:	f002 fb56 	bl	8005054 <SEGGER_SYSVIEW_OnTaskStartExec>
}
 80029a8:	bf00      	nop
 80029aa:	3718      	adds	r7, #24
 80029ac:	46bd      	mov	sp, r7
 80029ae:	bd80      	pop	{r7, pc}
 80029b0:	200001cc 	.word	0x200001cc
 80029b4:	200001b8 	.word	0x200001b8
 80029b8:	200001ac 	.word	0x200001ac
 80029bc:	200000d0 	.word	0x200000d0
 80029c0:	200000cc 	.word	0x200000cc
 80029c4:	200001c8 	.word	0x200001c8

080029c8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b082      	sub	sp, #8
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 80029d0:	f000 f854 	bl	8002a7c <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80029d4:	4b07      	ldr	r3, [pc, #28]	@ (80029f4 <prvIdleTask+0x2c>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	2b01      	cmp	r3, #1
 80029da:	d907      	bls.n	80029ec <prvIdleTask+0x24>
                {
                    taskYIELD();
 80029dc:	4b06      	ldr	r3, [pc, #24]	@ (80029f8 <prvIdleTask+0x30>)
 80029de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80029e2:	601a      	str	r2, [r3, #0]
 80029e4:	f3bf 8f4f 	dsb	sy
 80029e8:	f3bf 8f6f 	isb	sy
                /* Call the user defined function from within the idle task.  This
                 * allows the application designer to add background functionality
                 * without the overhead of a separate task.
                 * NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
                 * CALL A FUNCTION THAT MIGHT BLOCK. */
                vApplicationIdleHook();
 80029ec:	f7fe f86a 	bl	8000ac4 <vApplicationIdleHook>
        prvCheckTasksWaitingTermination();
 80029f0:	e7ee      	b.n	80029d0 <prvIdleTask+0x8>
 80029f2:	bf00      	nop
 80029f4:	200000d0 	.word	0x200000d0
 80029f8:	e000ed04 	.word	0xe000ed04

080029fc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b082      	sub	sp, #8
 8002a00:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002a02:	2300      	movs	r3, #0
 8002a04:	607b      	str	r3, [r7, #4]
 8002a06:	e00c      	b.n	8002a22 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002a08:	687a      	ldr	r2, [r7, #4]
 8002a0a:	4613      	mov	r3, r2
 8002a0c:	009b      	lsls	r3, r3, #2
 8002a0e:	4413      	add	r3, r2
 8002a10:	009b      	lsls	r3, r3, #2
 8002a12:	4a12      	ldr	r2, [pc, #72]	@ (8002a5c <prvInitialiseTaskLists+0x60>)
 8002a14:	4413      	add	r3, r2
 8002a16:	4618      	mov	r0, r3
 8002a18:	f7ff fb3e 	bl	8002098 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	3301      	adds	r3, #1
 8002a20:	607b      	str	r3, [r7, #4]
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2b04      	cmp	r3, #4
 8002a26:	d9ef      	bls.n	8002a08 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8002a28:	480d      	ldr	r0, [pc, #52]	@ (8002a60 <prvInitialiseTaskLists+0x64>)
 8002a2a:	f7ff fb35 	bl	8002098 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8002a2e:	480d      	ldr	r0, [pc, #52]	@ (8002a64 <prvInitialiseTaskLists+0x68>)
 8002a30:	f7ff fb32 	bl	8002098 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8002a34:	480c      	ldr	r0, [pc, #48]	@ (8002a68 <prvInitialiseTaskLists+0x6c>)
 8002a36:	f7ff fb2f 	bl	8002098 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 8002a3a:	480c      	ldr	r0, [pc, #48]	@ (8002a6c <prvInitialiseTaskLists+0x70>)
 8002a3c:	f7ff fb2c 	bl	8002098 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8002a40:	480b      	ldr	r0, [pc, #44]	@ (8002a70 <prvInitialiseTaskLists+0x74>)
 8002a42:	f7ff fb29 	bl	8002098 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8002a46:	4b0b      	ldr	r3, [pc, #44]	@ (8002a74 <prvInitialiseTaskLists+0x78>)
 8002a48:	4a05      	ldr	r2, [pc, #20]	@ (8002a60 <prvInitialiseTaskLists+0x64>)
 8002a4a:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002a4c:	4b0a      	ldr	r3, [pc, #40]	@ (8002a78 <prvInitialiseTaskLists+0x7c>)
 8002a4e:	4a05      	ldr	r2, [pc, #20]	@ (8002a64 <prvInitialiseTaskLists+0x68>)
 8002a50:	601a      	str	r2, [r3, #0]
}
 8002a52:	bf00      	nop
 8002a54:	3708      	adds	r7, #8
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bd80      	pop	{r7, pc}
 8002a5a:	bf00      	nop
 8002a5c:	200000d0 	.word	0x200000d0
 8002a60:	20000134 	.word	0x20000134
 8002a64:	20000148 	.word	0x20000148
 8002a68:	20000164 	.word	0x20000164
 8002a6c:	20000178 	.word	0x20000178
 8002a70:	20000190 	.word	0x20000190
 8002a74:	2000015c 	.word	0x2000015c
 8002a78:	20000160 	.word	0x20000160

08002a7c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b082      	sub	sp, #8
 8002a80:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002a82:	e019      	b.n	8002ab8 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8002a84:	f000 fa82 	bl	8002f8c <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002a88:	4b10      	ldr	r3, [pc, #64]	@ (8002acc <prvCheckTasksWaitingTermination+0x50>)
 8002a8a:	68db      	ldr	r3, [r3, #12]
 8002a8c:	68db      	ldr	r3, [r3, #12]
 8002a8e:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	3304      	adds	r3, #4
 8002a94:	4618      	mov	r0, r3
 8002a96:	f7ff fb89 	bl	80021ac <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8002a9a:	4b0d      	ldr	r3, [pc, #52]	@ (8002ad0 <prvCheckTasksWaitingTermination+0x54>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	3b01      	subs	r3, #1
 8002aa0:	4a0b      	ldr	r2, [pc, #44]	@ (8002ad0 <prvCheckTasksWaitingTermination+0x54>)
 8002aa2:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8002aa4:	4b0b      	ldr	r3, [pc, #44]	@ (8002ad4 <prvCheckTasksWaitingTermination+0x58>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	3b01      	subs	r3, #1
 8002aaa:	4a0a      	ldr	r2, [pc, #40]	@ (8002ad4 <prvCheckTasksWaitingTermination+0x58>)
 8002aac:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8002aae:	f000 fa9f 	bl	8002ff0 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8002ab2:	6878      	ldr	r0, [r7, #4]
 8002ab4:	f000 f810 	bl	8002ad8 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002ab8:	4b06      	ldr	r3, [pc, #24]	@ (8002ad4 <prvCheckTasksWaitingTermination+0x58>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d1e1      	bne.n	8002a84 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8002ac0:	bf00      	nop
 8002ac2:	bf00      	nop
 8002ac4:	3708      	adds	r7, #8
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}
 8002aca:	bf00      	nop
 8002acc:	20000178 	.word	0x20000178
 8002ad0:	200001a4 	.word	0x200001a4
 8002ad4:	2000018c 	.word	0x2000018c

08002ad8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b082      	sub	sp, #8
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	f000 fc65 	bl	80033b4 <vPortFree>
                vPortFree( pxTCB );
 8002aea:	6878      	ldr	r0, [r7, #4]
 8002aec:	f000 fc62 	bl	80033b4 <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8002af0:	bf00      	nop
 8002af2:	3708      	adds	r7, #8
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bd80      	pop	{r7, pc}

08002af8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002af8:	b480      	push	{r7}
 8002afa:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002afc:	4b0a      	ldr	r3, [pc, #40]	@ (8002b28 <prvResetNextTaskUnblockTime+0x30>)
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d104      	bne.n	8002b10 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8002b06:	4b09      	ldr	r3, [pc, #36]	@ (8002b2c <prvResetNextTaskUnblockTime+0x34>)
 8002b08:	f04f 32ff 	mov.w	r2, #4294967295
 8002b0c:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8002b0e:	e005      	b.n	8002b1c <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002b10:	4b05      	ldr	r3, [pc, #20]	@ (8002b28 <prvResetNextTaskUnblockTime+0x30>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	68db      	ldr	r3, [r3, #12]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a04      	ldr	r2, [pc, #16]	@ (8002b2c <prvResetNextTaskUnblockTime+0x34>)
 8002b1a:	6013      	str	r3, [r2, #0]
}
 8002b1c:	bf00      	nop
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b24:	4770      	bx	lr
 8002b26:	bf00      	nop
 8002b28:	2000015c 	.word	0x2000015c
 8002b2c:	200001c4 	.word	0x200001c4

08002b30 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b084      	sub	sp, #16
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
 8002b38:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8002b3a:	4b32      	ldr	r3, [pc, #200]	@ (8002c04 <prvAddCurrentTaskToDelayedList+0xd4>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002b40:	4b31      	ldr	r3, [pc, #196]	@ (8002c08 <prvAddCurrentTaskToDelayedList+0xd8>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	3304      	adds	r3, #4
 8002b46:	4618      	mov	r0, r3
 8002b48:	f7ff fb30 	bl	80021ac <uxListRemove>
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d10b      	bne.n	8002b6a <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8002b52:	4b2d      	ldr	r3, [pc, #180]	@ (8002c08 <prvAddCurrentTaskToDelayedList+0xd8>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b58:	2201      	movs	r2, #1
 8002b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b5e:	43da      	mvns	r2, r3
 8002b60:	4b2a      	ldr	r3, [pc, #168]	@ (8002c0c <prvAddCurrentTaskToDelayedList+0xdc>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	4013      	ands	r3, r2
 8002b66:	4a29      	ldr	r2, [pc, #164]	@ (8002c0c <prvAddCurrentTaskToDelayedList+0xdc>)
 8002b68:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b70:	d110      	bne.n	8002b94 <prvAddCurrentTaskToDelayedList+0x64>
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d00d      	beq.n	8002b94 <prvAddCurrentTaskToDelayedList+0x64>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
				traceMOVED_TASK_TO_SUSPENDED_LIST(pxCurrentTCB);
 8002b78:	4b23      	ldr	r3, [pc, #140]	@ (8002c08 <prvAddCurrentTaskToDelayedList+0xd8>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	211b      	movs	r1, #27
 8002b7e:	4618      	mov	r0, r3
 8002b80:	f002 faec 	bl	800515c <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002b84:	4b20      	ldr	r3, [pc, #128]	@ (8002c08 <prvAddCurrentTaskToDelayedList+0xd8>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	3304      	adds	r3, #4
 8002b8a:	4619      	mov	r1, r3
 8002b8c:	4820      	ldr	r0, [pc, #128]	@ (8002c10 <prvAddCurrentTaskToDelayedList+0xe0>)
 8002b8e:	f7ff fab0 	bl	80020f2 <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 8002b92:	e032      	b.n	8002bfa <prvAddCurrentTaskToDelayedList+0xca>
                xTimeToWake = xConstTickCount + xTicksToWait;
 8002b94:	68fa      	ldr	r2, [r7, #12]
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	4413      	add	r3, r2
 8002b9a:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002b9c:	4b1a      	ldr	r3, [pc, #104]	@ (8002c08 <prvAddCurrentTaskToDelayedList+0xd8>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	68ba      	ldr	r2, [r7, #8]
 8002ba2:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 8002ba4:	68ba      	ldr	r2, [r7, #8]
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	429a      	cmp	r2, r3
 8002baa:	d20f      	bcs.n	8002bcc <prvAddCurrentTaskToDelayedList+0x9c>
					traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 8002bac:	4b16      	ldr	r3, [pc, #88]	@ (8002c08 <prvAddCurrentTaskToDelayedList+0xd8>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	2104      	movs	r1, #4
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	f002 fad2 	bl	800515c <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002bb8:	4b16      	ldr	r3, [pc, #88]	@ (8002c14 <prvAddCurrentTaskToDelayedList+0xe4>)
 8002bba:	681a      	ldr	r2, [r3, #0]
 8002bbc:	4b12      	ldr	r3, [pc, #72]	@ (8002c08 <prvAddCurrentTaskToDelayedList+0xd8>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	3304      	adds	r3, #4
 8002bc2:	4619      	mov	r1, r3
 8002bc4:	4610      	mov	r0, r2
 8002bc6:	f7ff fab8 	bl	800213a <vListInsert>
}
 8002bca:	e016      	b.n	8002bfa <prvAddCurrentTaskToDelayedList+0xca>
					traceMOVED_TASK_TO_DELAYED_LIST();
 8002bcc:	4b0e      	ldr	r3, [pc, #56]	@ (8002c08 <prvAddCurrentTaskToDelayedList+0xd8>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	2104      	movs	r1, #4
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	f002 fac2 	bl	800515c <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002bd8:	4b0f      	ldr	r3, [pc, #60]	@ (8002c18 <prvAddCurrentTaskToDelayedList+0xe8>)
 8002bda:	681a      	ldr	r2, [r3, #0]
 8002bdc:	4b0a      	ldr	r3, [pc, #40]	@ (8002c08 <prvAddCurrentTaskToDelayedList+0xd8>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	3304      	adds	r3, #4
 8002be2:	4619      	mov	r1, r3
 8002be4:	4610      	mov	r0, r2
 8002be6:	f7ff faa8 	bl	800213a <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 8002bea:	4b0c      	ldr	r3, [pc, #48]	@ (8002c1c <prvAddCurrentTaskToDelayedList+0xec>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	68ba      	ldr	r2, [r7, #8]
 8002bf0:	429a      	cmp	r2, r3
 8002bf2:	d202      	bcs.n	8002bfa <prvAddCurrentTaskToDelayedList+0xca>
                        xNextTaskUnblockTime = xTimeToWake;
 8002bf4:	4a09      	ldr	r2, [pc, #36]	@ (8002c1c <prvAddCurrentTaskToDelayedList+0xec>)
 8002bf6:	68bb      	ldr	r3, [r7, #8]
 8002bf8:	6013      	str	r3, [r2, #0]
}
 8002bfa:	bf00      	nop
 8002bfc:	3710      	adds	r7, #16
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bd80      	pop	{r7, pc}
 8002c02:	bf00      	nop
 8002c04:	200001a8 	.word	0x200001a8
 8002c08:	200000cc 	.word	0x200000cc
 8002c0c:	200001ac 	.word	0x200001ac
 8002c10:	20000190 	.word	0x20000190
 8002c14:	20000160 	.word	0x20000160
 8002c18:	2000015c 	.word	0x2000015c
 8002c1c:	200001c4 	.word	0x200001c4

08002c20 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8002c20:	b480      	push	{r7}
 8002c22:	b085      	sub	sp, #20
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	60f8      	str	r0, [r7, #12]
 8002c28:	60b9      	str	r1, [r7, #8]
 8002c2a:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	3b04      	subs	r3, #4
 8002c30:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002c38:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	3b04      	subs	r3, #4
 8002c3e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8002c40:	68bb      	ldr	r3, [r7, #8]
 8002c42:	f023 0201 	bic.w	r2, r3, #1
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	3b04      	subs	r3, #4
 8002c4e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8002c50:	4a0c      	ldr	r2, [pc, #48]	@ (8002c84 <pxPortInitialiseStack+0x64>)
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	3b14      	subs	r3, #20
 8002c5a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8002c5c:	687a      	ldr	r2, [r7, #4]
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	3b04      	subs	r3, #4
 8002c66:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	f06f 0202 	mvn.w	r2, #2
 8002c6e:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	3b20      	subs	r3, #32
 8002c74:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8002c76:	68fb      	ldr	r3, [r7, #12]
}
 8002c78:	4618      	mov	r0, r3
 8002c7a:	3714      	adds	r7, #20
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c82:	4770      	bx	lr
 8002c84:	08002c89 	.word	0x08002c89

08002c88 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002c88:	b480      	push	{r7}
 8002c8a:	b085      	sub	sp, #20
 8002c8c:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8002c8e:	2300      	movs	r3, #0
 8002c90:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8002c92:	4b13      	ldr	r3, [pc, #76]	@ (8002ce0 <prvTaskExitError+0x58>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c9a:	d00b      	beq.n	8002cb4 <prvTaskExitError+0x2c>
        __asm volatile
 8002c9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ca0:	f383 8811 	msr	BASEPRI, r3
 8002ca4:	f3bf 8f6f 	isb	sy
 8002ca8:	f3bf 8f4f 	dsb	sy
 8002cac:	60fb      	str	r3, [r7, #12]
    }
 8002cae:	bf00      	nop
 8002cb0:	bf00      	nop
 8002cb2:	e7fd      	b.n	8002cb0 <prvTaskExitError+0x28>
        __asm volatile
 8002cb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002cb8:	f383 8811 	msr	BASEPRI, r3
 8002cbc:	f3bf 8f6f 	isb	sy
 8002cc0:	f3bf 8f4f 	dsb	sy
 8002cc4:	60bb      	str	r3, [r7, #8]
    }
 8002cc6:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8002cc8:	bf00      	nop
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d0fc      	beq.n	8002cca <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8002cd0:	bf00      	nop
 8002cd2:	bf00      	nop
 8002cd4:	3714      	adds	r7, #20
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cdc:	4770      	bx	lr
 8002cde:	bf00      	nop
 8002ce0:	20000010 	.word	0x20000010
	...

08002cf0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8002cf0:	4b07      	ldr	r3, [pc, #28]	@ (8002d10 <pxCurrentTCBConst2>)
 8002cf2:	6819      	ldr	r1, [r3, #0]
 8002cf4:	6808      	ldr	r0, [r1, #0]
 8002cf6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002cfa:	f380 8809 	msr	PSP, r0
 8002cfe:	f3bf 8f6f 	isb	sy
 8002d02:	f04f 0000 	mov.w	r0, #0
 8002d06:	f380 8811 	msr	BASEPRI, r0
 8002d0a:	4770      	bx	lr
 8002d0c:	f3af 8000 	nop.w

08002d10 <pxCurrentTCBConst2>:
 8002d10:	200000cc 	.word	0x200000cc
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8002d14:	bf00      	nop
 8002d16:	bf00      	nop

08002d18 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8002d18:	4808      	ldr	r0, [pc, #32]	@ (8002d3c <prvPortStartFirstTask+0x24>)
 8002d1a:	6800      	ldr	r0, [r0, #0]
 8002d1c:	6800      	ldr	r0, [r0, #0]
 8002d1e:	f380 8808 	msr	MSP, r0
 8002d22:	f04f 0000 	mov.w	r0, #0
 8002d26:	f380 8814 	msr	CONTROL, r0
 8002d2a:	b662      	cpsie	i
 8002d2c:	b661      	cpsie	f
 8002d2e:	f3bf 8f4f 	dsb	sy
 8002d32:	f3bf 8f6f 	isb	sy
 8002d36:	df00      	svc	0
 8002d38:	bf00      	nop
 8002d3a:	0000      	.short	0x0000
 8002d3c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8002d40:	bf00      	nop
 8002d42:	bf00      	nop

08002d44 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b086      	sub	sp, #24
 8002d48:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8002d4a:	4b47      	ldr	r3, [pc, #284]	@ (8002e68 <xPortStartScheduler+0x124>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	4a47      	ldr	r2, [pc, #284]	@ (8002e6c <xPortStartScheduler+0x128>)
 8002d50:	4293      	cmp	r3, r2
 8002d52:	d10b      	bne.n	8002d6c <xPortStartScheduler+0x28>
        __asm volatile
 8002d54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d58:	f383 8811 	msr	BASEPRI, r3
 8002d5c:	f3bf 8f6f 	isb	sy
 8002d60:	f3bf 8f4f 	dsb	sy
 8002d64:	613b      	str	r3, [r7, #16]
    }
 8002d66:	bf00      	nop
 8002d68:	bf00      	nop
 8002d6a:	e7fd      	b.n	8002d68 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8002d6c:	4b3e      	ldr	r3, [pc, #248]	@ (8002e68 <xPortStartScheduler+0x124>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	4a3f      	ldr	r2, [pc, #252]	@ (8002e70 <xPortStartScheduler+0x12c>)
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d10b      	bne.n	8002d8e <xPortStartScheduler+0x4a>
        __asm volatile
 8002d76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d7a:	f383 8811 	msr	BASEPRI, r3
 8002d7e:	f3bf 8f6f 	isb	sy
 8002d82:	f3bf 8f4f 	dsb	sy
 8002d86:	60fb      	str	r3, [r7, #12]
    }
 8002d88:	bf00      	nop
 8002d8a:	bf00      	nop
 8002d8c:	e7fd      	b.n	8002d8a <xPortStartScheduler+0x46>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8002d8e:	4b39      	ldr	r3, [pc, #228]	@ (8002e74 <xPortStartScheduler+0x130>)
 8002d90:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8002d92:	697b      	ldr	r3, [r7, #20]
 8002d94:	781b      	ldrb	r3, [r3, #0]
 8002d96:	b2db      	uxtb	r3, r3
 8002d98:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8002d9a:	697b      	ldr	r3, [r7, #20]
 8002d9c:	22ff      	movs	r2, #255	@ 0xff
 8002d9e:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002da0:	697b      	ldr	r3, [r7, #20]
 8002da2:	781b      	ldrb	r3, [r3, #0]
 8002da4:	b2db      	uxtb	r3, r3
 8002da6:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002da8:	78fb      	ldrb	r3, [r7, #3]
 8002daa:	b2db      	uxtb	r3, r3
 8002dac:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002db0:	b2da      	uxtb	r2, r3
 8002db2:	4b31      	ldr	r3, [pc, #196]	@ (8002e78 <xPortStartScheduler+0x134>)
 8002db4:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8002db6:	4b31      	ldr	r3, [pc, #196]	@ (8002e7c <xPortStartScheduler+0x138>)
 8002db8:	2207      	movs	r2, #7
 8002dba:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002dbc:	e009      	b.n	8002dd2 <xPortStartScheduler+0x8e>
            {
                ulMaxPRIGROUPValue--;
 8002dbe:	4b2f      	ldr	r3, [pc, #188]	@ (8002e7c <xPortStartScheduler+0x138>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	3b01      	subs	r3, #1
 8002dc4:	4a2d      	ldr	r2, [pc, #180]	@ (8002e7c <xPortStartScheduler+0x138>)
 8002dc6:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8002dc8:	78fb      	ldrb	r3, [r7, #3]
 8002dca:	b2db      	uxtb	r3, r3
 8002dcc:	005b      	lsls	r3, r3, #1
 8002dce:	b2db      	uxtb	r3, r3
 8002dd0:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002dd2:	78fb      	ldrb	r3, [r7, #3]
 8002dd4:	b2db      	uxtb	r3, r3
 8002dd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002dda:	2b80      	cmp	r3, #128	@ 0x80
 8002ddc:	d0ef      	beq.n	8002dbe <xPortStartScheduler+0x7a>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8002dde:	4b27      	ldr	r3, [pc, #156]	@ (8002e7c <xPortStartScheduler+0x138>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f1c3 0307 	rsb	r3, r3, #7
 8002de6:	2b04      	cmp	r3, #4
 8002de8:	d00b      	beq.n	8002e02 <xPortStartScheduler+0xbe>
        __asm volatile
 8002dea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002dee:	f383 8811 	msr	BASEPRI, r3
 8002df2:	f3bf 8f6f 	isb	sy
 8002df6:	f3bf 8f4f 	dsb	sy
 8002dfa:	60bb      	str	r3, [r7, #8]
    }
 8002dfc:	bf00      	nop
 8002dfe:	bf00      	nop
 8002e00:	e7fd      	b.n	8002dfe <xPortStartScheduler+0xba>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8002e02:	4b1e      	ldr	r3, [pc, #120]	@ (8002e7c <xPortStartScheduler+0x138>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	021b      	lsls	r3, r3, #8
 8002e08:	4a1c      	ldr	r2, [pc, #112]	@ (8002e7c <xPortStartScheduler+0x138>)
 8002e0a:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8002e0c:	4b1b      	ldr	r3, [pc, #108]	@ (8002e7c <xPortStartScheduler+0x138>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002e14:	4a19      	ldr	r2, [pc, #100]	@ (8002e7c <xPortStartScheduler+0x138>)
 8002e16:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	b2da      	uxtb	r2, r3
 8002e1c:	697b      	ldr	r3, [r7, #20]
 8002e1e:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8002e20:	4b17      	ldr	r3, [pc, #92]	@ (8002e80 <xPortStartScheduler+0x13c>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4a16      	ldr	r2, [pc, #88]	@ (8002e80 <xPortStartScheduler+0x13c>)
 8002e26:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002e2a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8002e2c:	4b14      	ldr	r3, [pc, #80]	@ (8002e80 <xPortStartScheduler+0x13c>)
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4a13      	ldr	r2, [pc, #76]	@ (8002e80 <xPortStartScheduler+0x13c>)
 8002e32:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8002e36:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8002e38:	f000 f968 	bl	800310c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8002e3c:	4b11      	ldr	r3, [pc, #68]	@ (8002e84 <xPortStartScheduler+0x140>)
 8002e3e:	2200      	movs	r2, #0
 8002e40:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8002e42:	f000 f987 	bl	8003154 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8002e46:	4b10      	ldr	r3, [pc, #64]	@ (8002e88 <xPortStartScheduler+0x144>)
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	4a0f      	ldr	r2, [pc, #60]	@ (8002e88 <xPortStartScheduler+0x144>)
 8002e4c:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8002e50:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8002e52:	f7ff ff61 	bl	8002d18 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8002e56:	f7ff fd4d 	bl	80028f4 <vTaskSwitchContext>
    prvTaskExitError();
 8002e5a:	f7ff ff15 	bl	8002c88 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8002e5e:	2300      	movs	r3, #0
}
 8002e60:	4618      	mov	r0, r3
 8002e62:	3718      	adds	r7, #24
 8002e64:	46bd      	mov	sp, r7
 8002e66:	bd80      	pop	{r7, pc}
 8002e68:	e000ed00 	.word	0xe000ed00
 8002e6c:	410fc271 	.word	0x410fc271
 8002e70:	410fc270 	.word	0x410fc270
 8002e74:	e000e400 	.word	0xe000e400
 8002e78:	200001d0 	.word	0x200001d0
 8002e7c:	200001d4 	.word	0x200001d4
 8002e80:	e000ed20 	.word	0xe000ed20
 8002e84:	20000010 	.word	0x20000010
 8002e88:	e000ef34 	.word	0xe000ef34

08002e8c <vInitPrioGroupValue>:
/*-----------------------------------------------------------*/


void vInitPrioGroupValue(void)
{
 8002e8c:	b480      	push	{r7}
 8002e8e:	b087      	sub	sp, #28
 8002e90:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8002e92:	4b38      	ldr	r3, [pc, #224]	@ (8002f74 <vInitPrioGroupValue+0xe8>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4a38      	ldr	r2, [pc, #224]	@ (8002f78 <vInitPrioGroupValue+0xec>)
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	d10b      	bne.n	8002eb4 <vInitPrioGroupValue+0x28>
        __asm volatile
 8002e9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ea0:	f383 8811 	msr	BASEPRI, r3
 8002ea4:	f3bf 8f6f 	isb	sy
 8002ea8:	f3bf 8f4f 	dsb	sy
 8002eac:	613b      	str	r3, [r7, #16]
    }
 8002eae:	bf00      	nop
 8002eb0:	bf00      	nop
 8002eb2:	e7fd      	b.n	8002eb0 <vInitPrioGroupValue+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8002eb4:	4b2f      	ldr	r3, [pc, #188]	@ (8002f74 <vInitPrioGroupValue+0xe8>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	4a30      	ldr	r2, [pc, #192]	@ (8002f7c <vInitPrioGroupValue+0xf0>)
 8002eba:	4293      	cmp	r3, r2
 8002ebc:	d10b      	bne.n	8002ed6 <vInitPrioGroupValue+0x4a>
        __asm volatile
 8002ebe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ec2:	f383 8811 	msr	BASEPRI, r3
 8002ec6:	f3bf 8f6f 	isb	sy
 8002eca:	f3bf 8f4f 	dsb	sy
 8002ece:	60fb      	str	r3, [r7, #12]
    }
 8002ed0:	bf00      	nop
 8002ed2:	bf00      	nop
 8002ed4:	e7fd      	b.n	8002ed2 <vInitPrioGroupValue+0x46>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8002ed6:	4b2a      	ldr	r3, [pc, #168]	@ (8002f80 <vInitPrioGroupValue+0xf4>)
 8002ed8:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8002eda:	697b      	ldr	r3, [r7, #20]
 8002edc:	781b      	ldrb	r3, [r3, #0]
 8002ede:	b2db      	uxtb	r3, r3
 8002ee0:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8002ee2:	697b      	ldr	r3, [r7, #20]
 8002ee4:	22ff      	movs	r2, #255	@ 0xff
 8002ee6:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002ee8:	697b      	ldr	r3, [r7, #20]
 8002eea:	781b      	ldrb	r3, [r3, #0]
 8002eec:	b2db      	uxtb	r3, r3
 8002eee:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002ef0:	78fb      	ldrb	r3, [r7, #3]
 8002ef2:	b2db      	uxtb	r3, r3
 8002ef4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002ef8:	b2da      	uxtb	r2, r3
 8002efa:	4b22      	ldr	r3, [pc, #136]	@ (8002f84 <vInitPrioGroupValue+0xf8>)
 8002efc:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8002efe:	4b22      	ldr	r3, [pc, #136]	@ (8002f88 <vInitPrioGroupValue+0xfc>)
 8002f00:	2207      	movs	r2, #7
 8002f02:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002f04:	e009      	b.n	8002f1a <vInitPrioGroupValue+0x8e>
            {
                ulMaxPRIGROUPValue--;
 8002f06:	4b20      	ldr	r3, [pc, #128]	@ (8002f88 <vInitPrioGroupValue+0xfc>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	3b01      	subs	r3, #1
 8002f0c:	4a1e      	ldr	r2, [pc, #120]	@ (8002f88 <vInitPrioGroupValue+0xfc>)
 8002f0e:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8002f10:	78fb      	ldrb	r3, [r7, #3]
 8002f12:	b2db      	uxtb	r3, r3
 8002f14:	005b      	lsls	r3, r3, #1
 8002f16:	b2db      	uxtb	r3, r3
 8002f18:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002f1a:	78fb      	ldrb	r3, [r7, #3]
 8002f1c:	b2db      	uxtb	r3, r3
 8002f1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f22:	2b80      	cmp	r3, #128	@ 0x80
 8002f24:	d0ef      	beq.n	8002f06 <vInitPrioGroupValue+0x7a>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8002f26:	4b18      	ldr	r3, [pc, #96]	@ (8002f88 <vInitPrioGroupValue+0xfc>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f1c3 0307 	rsb	r3, r3, #7
 8002f2e:	2b04      	cmp	r3, #4
 8002f30:	d00b      	beq.n	8002f4a <vInitPrioGroupValue+0xbe>
        __asm volatile
 8002f32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f36:	f383 8811 	msr	BASEPRI, r3
 8002f3a:	f3bf 8f6f 	isb	sy
 8002f3e:	f3bf 8f4f 	dsb	sy
 8002f42:	60bb      	str	r3, [r7, #8]
    }
 8002f44:	bf00      	nop
 8002f46:	bf00      	nop
 8002f48:	e7fd      	b.n	8002f46 <vInitPrioGroupValue+0xba>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8002f4a:	4b0f      	ldr	r3, [pc, #60]	@ (8002f88 <vInitPrioGroupValue+0xfc>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	021b      	lsls	r3, r3, #8
 8002f50:	4a0d      	ldr	r2, [pc, #52]	@ (8002f88 <vInitPrioGroupValue+0xfc>)
 8002f52:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8002f54:	4b0c      	ldr	r3, [pc, #48]	@ (8002f88 <vInitPrioGroupValue+0xfc>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002f5c:	4a0a      	ldr	r2, [pc, #40]	@ (8002f88 <vInitPrioGroupValue+0xfc>)
 8002f5e:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	b2da      	uxtb	r2, r3
 8002f64:	697b      	ldr	r3, [r7, #20]
 8002f66:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */
}
 8002f68:	bf00      	nop
 8002f6a:	371c      	adds	r7, #28
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f72:	4770      	bx	lr
 8002f74:	e000ed00 	.word	0xe000ed00
 8002f78:	410fc271 	.word	0x410fc271
 8002f7c:	410fc270 	.word	0x410fc270
 8002f80:	e000e400 	.word	0xe000e400
 8002f84:	200001d0 	.word	0x200001d0
 8002f88:	200001d4 	.word	0x200001d4

08002f8c <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	b083      	sub	sp, #12
 8002f90:	af00      	add	r7, sp, #0
        __asm volatile
 8002f92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f96:	f383 8811 	msr	BASEPRI, r3
 8002f9a:	f3bf 8f6f 	isb	sy
 8002f9e:	f3bf 8f4f 	dsb	sy
 8002fa2:	607b      	str	r3, [r7, #4]
    }
 8002fa4:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8002fa6:	4b10      	ldr	r3, [pc, #64]	@ (8002fe8 <vPortEnterCritical+0x5c>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	3301      	adds	r3, #1
 8002fac:	4a0e      	ldr	r2, [pc, #56]	@ (8002fe8 <vPortEnterCritical+0x5c>)
 8002fae:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8002fb0:	4b0d      	ldr	r3, [pc, #52]	@ (8002fe8 <vPortEnterCritical+0x5c>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	2b01      	cmp	r3, #1
 8002fb6:	d110      	bne.n	8002fda <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8002fb8:	4b0c      	ldr	r3, [pc, #48]	@ (8002fec <vPortEnterCritical+0x60>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	b2db      	uxtb	r3, r3
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d00b      	beq.n	8002fda <vPortEnterCritical+0x4e>
        __asm volatile
 8002fc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002fc6:	f383 8811 	msr	BASEPRI, r3
 8002fca:	f3bf 8f6f 	isb	sy
 8002fce:	f3bf 8f4f 	dsb	sy
 8002fd2:	603b      	str	r3, [r7, #0]
    }
 8002fd4:	bf00      	nop
 8002fd6:	bf00      	nop
 8002fd8:	e7fd      	b.n	8002fd6 <vPortEnterCritical+0x4a>
    }
}
 8002fda:	bf00      	nop
 8002fdc:	370c      	adds	r7, #12
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe4:	4770      	bx	lr
 8002fe6:	bf00      	nop
 8002fe8:	20000010 	.word	0x20000010
 8002fec:	e000ed04 	.word	0xe000ed04

08002ff0 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	b083      	sub	sp, #12
 8002ff4:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8002ff6:	4b12      	ldr	r3, [pc, #72]	@ (8003040 <vPortExitCritical+0x50>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d10b      	bne.n	8003016 <vPortExitCritical+0x26>
        __asm volatile
 8002ffe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003002:	f383 8811 	msr	BASEPRI, r3
 8003006:	f3bf 8f6f 	isb	sy
 800300a:	f3bf 8f4f 	dsb	sy
 800300e:	607b      	str	r3, [r7, #4]
    }
 8003010:	bf00      	nop
 8003012:	bf00      	nop
 8003014:	e7fd      	b.n	8003012 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8003016:	4b0a      	ldr	r3, [pc, #40]	@ (8003040 <vPortExitCritical+0x50>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	3b01      	subs	r3, #1
 800301c:	4a08      	ldr	r2, [pc, #32]	@ (8003040 <vPortExitCritical+0x50>)
 800301e:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8003020:	4b07      	ldr	r3, [pc, #28]	@ (8003040 <vPortExitCritical+0x50>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d105      	bne.n	8003034 <vPortExitCritical+0x44>
 8003028:	2300      	movs	r3, #0
 800302a:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8003032:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8003034:	bf00      	nop
 8003036:	370c      	adds	r7, #12
 8003038:	46bd      	mov	sp, r7
 800303a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303e:	4770      	bx	lr
 8003040:	20000010 	.word	0x20000010
	...

08003050 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8003050:	f3ef 8009 	mrs	r0, PSP
 8003054:	f3bf 8f6f 	isb	sy
 8003058:	4b15      	ldr	r3, [pc, #84]	@ (80030b0 <pxCurrentTCBConst>)
 800305a:	681a      	ldr	r2, [r3, #0]
 800305c:	f01e 0f10 	tst.w	lr, #16
 8003060:	bf08      	it	eq
 8003062:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003066:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800306a:	6010      	str	r0, [r2, #0]
 800306c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003070:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8003074:	f380 8811 	msr	BASEPRI, r0
 8003078:	f3bf 8f4f 	dsb	sy
 800307c:	f3bf 8f6f 	isb	sy
 8003080:	f7ff fc38 	bl	80028f4 <vTaskSwitchContext>
 8003084:	f04f 0000 	mov.w	r0, #0
 8003088:	f380 8811 	msr	BASEPRI, r0
 800308c:	bc09      	pop	{r0, r3}
 800308e:	6819      	ldr	r1, [r3, #0]
 8003090:	6808      	ldr	r0, [r1, #0]
 8003092:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003096:	f01e 0f10 	tst.w	lr, #16
 800309a:	bf08      	it	eq
 800309c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80030a0:	f380 8809 	msr	PSP, r0
 80030a4:	f3bf 8f6f 	isb	sy
 80030a8:	4770      	bx	lr
 80030aa:	bf00      	nop
 80030ac:	f3af 8000 	nop.w

080030b0 <pxCurrentTCBConst>:
 80030b0:	200000cc 	.word	0x200000cc
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 80030b4:	bf00      	nop
 80030b6:	bf00      	nop

080030b8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b082      	sub	sp, #8
 80030bc:	af00      	add	r7, sp, #0
        __asm volatile
 80030be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030c2:	f383 8811 	msr	BASEPRI, r3
 80030c6:	f3bf 8f6f 	isb	sy
 80030ca:	f3bf 8f4f 	dsb	sy
 80030ce:	607b      	str	r3, [r7, #4]
    }
 80030d0:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
 80030d2:	f001 fee7 	bl	8004ea4 <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 80030d6:	f7ff fb4f 	bl	8002778 <xTaskIncrementTick>
 80030da:	4603      	mov	r3, r0
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d006      	beq.n	80030ee <SysTick_Handler+0x36>
        {
			traceISR_EXIT_TO_SCHEDULER();
 80030e0:	f001 ff3e 	bl	8004f60 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80030e4:	4b08      	ldr	r3, [pc, #32]	@ (8003108 <SysTick_Handler+0x50>)
 80030e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80030ea:	601a      	str	r2, [r3, #0]
 80030ec:	e001      	b.n	80030f2 <SysTick_Handler+0x3a>
        }
		else
		{
			traceISR_EXIT();
 80030ee:	f001 ff1b 	bl	8004f28 <SEGGER_SYSVIEW_RecordExitISR>
 80030f2:	2300      	movs	r3, #0
 80030f4:	603b      	str	r3, [r7, #0]
        __asm volatile
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	f383 8811 	msr	BASEPRI, r3
    }
 80030fc:	bf00      	nop
		}
    }
    portENABLE_INTERRUPTS();
}
 80030fe:	bf00      	nop
 8003100:	3708      	adds	r7, #8
 8003102:	46bd      	mov	sp, r7
 8003104:	bd80      	pop	{r7, pc}
 8003106:	bf00      	nop
 8003108:	e000ed04 	.word	0xe000ed04

0800310c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800310c:	b480      	push	{r7}
 800310e:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003110:	4b0b      	ldr	r3, [pc, #44]	@ (8003140 <vPortSetupTimerInterrupt+0x34>)
 8003112:	2200      	movs	r2, #0
 8003114:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003116:	4b0b      	ldr	r3, [pc, #44]	@ (8003144 <vPortSetupTimerInterrupt+0x38>)
 8003118:	2200      	movs	r2, #0
 800311a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800311c:	4b0a      	ldr	r3, [pc, #40]	@ (8003148 <vPortSetupTimerInterrupt+0x3c>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4a0a      	ldr	r2, [pc, #40]	@ (800314c <vPortSetupTimerInterrupt+0x40>)
 8003122:	fba2 2303 	umull	r2, r3, r2, r3
 8003126:	099b      	lsrs	r3, r3, #6
 8003128:	4a09      	ldr	r2, [pc, #36]	@ (8003150 <vPortSetupTimerInterrupt+0x44>)
 800312a:	3b01      	subs	r3, #1
 800312c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800312e:	4b04      	ldr	r3, [pc, #16]	@ (8003140 <vPortSetupTimerInterrupt+0x34>)
 8003130:	2207      	movs	r2, #7
 8003132:	601a      	str	r2, [r3, #0]
}
 8003134:	bf00      	nop
 8003136:	46bd      	mov	sp, r7
 8003138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313c:	4770      	bx	lr
 800313e:	bf00      	nop
 8003140:	e000e010 	.word	0xe000e010
 8003144:	e000e018 	.word	0xe000e018
 8003148:	20000000 	.word	0x20000000
 800314c:	10624dd3 	.word	0x10624dd3
 8003150:	e000e014 	.word	0xe000e014

08003154 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8003154:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8003164 <vPortEnableVFP+0x10>
 8003158:	6801      	ldr	r1, [r0, #0]
 800315a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800315e:	6001      	str	r1, [r0, #0]
 8003160:	4770      	bx	lr
 8003162:	0000      	.short	0x0000
 8003164:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8003168:	bf00      	nop
 800316a:	bf00      	nop

0800316c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 800316c:	b480      	push	{r7}
 800316e:	b085      	sub	sp, #20
 8003170:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8003172:	f3ef 8305 	mrs	r3, IPSR
 8003176:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	2b0f      	cmp	r3, #15
 800317c:	d915      	bls.n	80031aa <vPortValidateInterruptPriority+0x3e>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800317e:	4a18      	ldr	r2, [pc, #96]	@ (80031e0 <vPortValidateInterruptPriority+0x74>)
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	4413      	add	r3, r2
 8003184:	781b      	ldrb	r3, [r3, #0]
 8003186:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8003188:	4b16      	ldr	r3, [pc, #88]	@ (80031e4 <vPortValidateInterruptPriority+0x78>)
 800318a:	781b      	ldrb	r3, [r3, #0]
 800318c:	7afa      	ldrb	r2, [r7, #11]
 800318e:	429a      	cmp	r2, r3
 8003190:	d20b      	bcs.n	80031aa <vPortValidateInterruptPriority+0x3e>
        __asm volatile
 8003192:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003196:	f383 8811 	msr	BASEPRI, r3
 800319a:	f3bf 8f6f 	isb	sy
 800319e:	f3bf 8f4f 	dsb	sy
 80031a2:	607b      	str	r3, [r7, #4]
    }
 80031a4:	bf00      	nop
 80031a6:	bf00      	nop
 80031a8:	e7fd      	b.n	80031a6 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80031aa:	4b0f      	ldr	r3, [pc, #60]	@ (80031e8 <vPortValidateInterruptPriority+0x7c>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80031b2:	4b0e      	ldr	r3, [pc, #56]	@ (80031ec <vPortValidateInterruptPriority+0x80>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	429a      	cmp	r2, r3
 80031b8:	d90b      	bls.n	80031d2 <vPortValidateInterruptPriority+0x66>
        __asm volatile
 80031ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031be:	f383 8811 	msr	BASEPRI, r3
 80031c2:	f3bf 8f6f 	isb	sy
 80031c6:	f3bf 8f4f 	dsb	sy
 80031ca:	603b      	str	r3, [r7, #0]
    }
 80031cc:	bf00      	nop
 80031ce:	bf00      	nop
 80031d0:	e7fd      	b.n	80031ce <vPortValidateInterruptPriority+0x62>
    }
 80031d2:	bf00      	nop
 80031d4:	3714      	adds	r7, #20
 80031d6:	46bd      	mov	sp, r7
 80031d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031dc:	4770      	bx	lr
 80031de:	bf00      	nop
 80031e0:	e000e3f0 	.word	0xe000e3f0
 80031e4:	200001d0 	.word	0x200001d0
 80031e8:	e000ed0c 	.word	0xe000ed0c
 80031ec:	200001d4 	.word	0x200001d4

080031f0 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b08a      	sub	sp, #40	@ 0x28
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 80031f8:	2300      	movs	r3, #0
 80031fa:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 80031fc:	f7ff f9fa 	bl	80025f4 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8003200:	4b66      	ldr	r3, [pc, #408]	@ (800339c <pvPortMalloc+0x1ac>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	2b00      	cmp	r3, #0
 8003206:	d101      	bne.n	800320c <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8003208:	f000 f938 	bl	800347c <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800320c:	4b64      	ldr	r3, [pc, #400]	@ (80033a0 <pvPortMalloc+0x1b0>)
 800320e:	681a      	ldr	r2, [r3, #0]
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	4013      	ands	r3, r2
 8003214:	2b00      	cmp	r3, #0
 8003216:	f040 80a9 	bne.w	800336c <pvPortMalloc+0x17c>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d02e      	beq.n	800327e <pvPortMalloc+0x8e>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 8003220:	2208      	movs	r2, #8
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 8003226:	687a      	ldr	r2, [r7, #4]
 8003228:	429a      	cmp	r2, r3
 800322a:	d228      	bcs.n	800327e <pvPortMalloc+0x8e>
            {
                xWantedSize += xHeapStructSize;
 800322c:	2208      	movs	r2, #8
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	4413      	add	r3, r2
 8003232:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	f003 0307 	and.w	r3, r3, #7
 800323a:	2b00      	cmp	r3, #0
 800323c:	d022      	beq.n	8003284 <pvPortMalloc+0x94>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	f023 0307 	bic.w	r3, r3, #7
 8003244:	3308      	adds	r3, #8
 8003246:	687a      	ldr	r2, [r7, #4]
 8003248:	429a      	cmp	r2, r3
 800324a:	d215      	bcs.n	8003278 <pvPortMalloc+0x88>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	f023 0307 	bic.w	r3, r3, #7
 8003252:	3308      	adds	r3, #8
 8003254:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	f003 0307 	and.w	r3, r3, #7
 800325c:	2b00      	cmp	r3, #0
 800325e:	d011      	beq.n	8003284 <pvPortMalloc+0x94>
        __asm volatile
 8003260:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003264:	f383 8811 	msr	BASEPRI, r3
 8003268:	f3bf 8f6f 	isb	sy
 800326c:	f3bf 8f4f 	dsb	sy
 8003270:	617b      	str	r3, [r7, #20]
    }
 8003272:	bf00      	nop
 8003274:	bf00      	nop
 8003276:	e7fd      	b.n	8003274 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 8003278:	2300      	movs	r3, #0
 800327a:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800327c:	e002      	b.n	8003284 <pvPortMalloc+0x94>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 800327e:	2300      	movs	r3, #0
 8003280:	607b      	str	r3, [r7, #4]
 8003282:	e000      	b.n	8003286 <pvPortMalloc+0x96>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003284:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2b00      	cmp	r3, #0
 800328a:	d06f      	beq.n	800336c <pvPortMalloc+0x17c>
 800328c:	4b45      	ldr	r3, [pc, #276]	@ (80033a4 <pvPortMalloc+0x1b4>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	687a      	ldr	r2, [r7, #4]
 8003292:	429a      	cmp	r2, r3
 8003294:	d86a      	bhi.n	800336c <pvPortMalloc+0x17c>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8003296:	4b44      	ldr	r3, [pc, #272]	@ (80033a8 <pvPortMalloc+0x1b8>)
 8003298:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 800329a:	4b43      	ldr	r3, [pc, #268]	@ (80033a8 <pvPortMalloc+0x1b8>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	627b      	str	r3, [r7, #36]	@ 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80032a0:	e004      	b.n	80032ac <pvPortMalloc+0xbc>
                {
                    pxPreviousBlock = pxBlock;
 80032a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032a4:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 80032a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	627b      	str	r3, [r7, #36]	@ 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80032ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	687a      	ldr	r2, [r7, #4]
 80032b2:	429a      	cmp	r2, r3
 80032b4:	d903      	bls.n	80032be <pvPortMalloc+0xce>
 80032b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d1f1      	bne.n	80032a2 <pvPortMalloc+0xb2>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 80032be:	4b37      	ldr	r3, [pc, #220]	@ (800339c <pvPortMalloc+0x1ac>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80032c4:	429a      	cmp	r2, r3
 80032c6:	d051      	beq.n	800336c <pvPortMalloc+0x17c>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80032c8:	6a3b      	ldr	r3, [r7, #32]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	2208      	movs	r2, #8
 80032ce:	4413      	add	r3, r2
 80032d0:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80032d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032d4:	681a      	ldr	r2, [r3, #0]
 80032d6:	6a3b      	ldr	r3, [r7, #32]
 80032d8:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80032da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032dc:	685a      	ldr	r2, [r3, #4]
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	1ad2      	subs	r2, r2, r3
 80032e2:	2308      	movs	r3, #8
 80032e4:	005b      	lsls	r3, r3, #1
 80032e6:	429a      	cmp	r2, r3
 80032e8:	d920      	bls.n	800332c <pvPortMalloc+0x13c>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80032ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	4413      	add	r3, r2
 80032f0:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80032f2:	69bb      	ldr	r3, [r7, #24]
 80032f4:	f003 0307 	and.w	r3, r3, #7
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d00b      	beq.n	8003314 <pvPortMalloc+0x124>
        __asm volatile
 80032fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003300:	f383 8811 	msr	BASEPRI, r3
 8003304:	f3bf 8f6f 	isb	sy
 8003308:	f3bf 8f4f 	dsb	sy
 800330c:	613b      	str	r3, [r7, #16]
    }
 800330e:	bf00      	nop
 8003310:	bf00      	nop
 8003312:	e7fd      	b.n	8003310 <pvPortMalloc+0x120>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003316:	685a      	ldr	r2, [r3, #4]
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	1ad2      	subs	r2, r2, r3
 800331c:	69bb      	ldr	r3, [r7, #24]
 800331e:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8003320:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003322:	687a      	ldr	r2, [r7, #4]
 8003324:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8003326:	69b8      	ldr	r0, [r7, #24]
 8003328:	f000 f90a 	bl	8003540 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 800332c:	4b1d      	ldr	r3, [pc, #116]	@ (80033a4 <pvPortMalloc+0x1b4>)
 800332e:	681a      	ldr	r2, [r3, #0]
 8003330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003332:	685b      	ldr	r3, [r3, #4]
 8003334:	1ad3      	subs	r3, r2, r3
 8003336:	4a1b      	ldr	r2, [pc, #108]	@ (80033a4 <pvPortMalloc+0x1b4>)
 8003338:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800333a:	4b1a      	ldr	r3, [pc, #104]	@ (80033a4 <pvPortMalloc+0x1b4>)
 800333c:	681a      	ldr	r2, [r3, #0]
 800333e:	4b1b      	ldr	r3, [pc, #108]	@ (80033ac <pvPortMalloc+0x1bc>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	429a      	cmp	r2, r3
 8003344:	d203      	bcs.n	800334e <pvPortMalloc+0x15e>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003346:	4b17      	ldr	r3, [pc, #92]	@ (80033a4 <pvPortMalloc+0x1b4>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	4a18      	ldr	r2, [pc, #96]	@ (80033ac <pvPortMalloc+0x1bc>)
 800334c:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 800334e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003350:	685a      	ldr	r2, [r3, #4]
 8003352:	4b13      	ldr	r3, [pc, #76]	@ (80033a0 <pvPortMalloc+0x1b0>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	431a      	orrs	r2, r3
 8003358:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800335a:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 800335c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800335e:	2200      	movs	r2, #0
 8003360:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8003362:	4b13      	ldr	r3, [pc, #76]	@ (80033b0 <pvPortMalloc+0x1c0>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	3301      	adds	r3, #1
 8003368:	4a11      	ldr	r2, [pc, #68]	@ (80033b0 <pvPortMalloc+0x1c0>)
 800336a:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 800336c:	f7ff f950 	bl	8002610 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003370:	69fb      	ldr	r3, [r7, #28]
 8003372:	f003 0307 	and.w	r3, r3, #7
 8003376:	2b00      	cmp	r3, #0
 8003378:	d00b      	beq.n	8003392 <pvPortMalloc+0x1a2>
        __asm volatile
 800337a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800337e:	f383 8811 	msr	BASEPRI, r3
 8003382:	f3bf 8f6f 	isb	sy
 8003386:	f3bf 8f4f 	dsb	sy
 800338a:	60fb      	str	r3, [r7, #12]
    }
 800338c:	bf00      	nop
 800338e:	bf00      	nop
 8003390:	e7fd      	b.n	800338e <pvPortMalloc+0x19e>
    return pvReturn;
 8003392:	69fb      	ldr	r3, [r7, #28]
}
 8003394:	4618      	mov	r0, r3
 8003396:	3728      	adds	r7, #40	@ 0x28
 8003398:	46bd      	mov	sp, r7
 800339a:	bd80      	pop	{r7, pc}
 800339c:	20012de0 	.word	0x20012de0
 80033a0:	20012df4 	.word	0x20012df4
 80033a4:	20012de4 	.word	0x20012de4
 80033a8:	20012dd8 	.word	0x20012dd8
 80033ac:	20012de8 	.word	0x20012de8
 80033b0:	20012dec 	.word	0x20012dec

080033b4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b086      	sub	sp, #24
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d04f      	beq.n	8003466 <vPortFree+0xb2>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 80033c6:	2308      	movs	r3, #8
 80033c8:	425b      	negs	r3, r3
 80033ca:	697a      	ldr	r2, [r7, #20]
 80033cc:	4413      	add	r3, r2
 80033ce:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 80033d0:	697b      	ldr	r3, [r7, #20]
 80033d2:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80033d4:	693b      	ldr	r3, [r7, #16]
 80033d6:	685a      	ldr	r2, [r3, #4]
 80033d8:	4b25      	ldr	r3, [pc, #148]	@ (8003470 <vPortFree+0xbc>)
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4013      	ands	r3, r2
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d10b      	bne.n	80033fa <vPortFree+0x46>
        __asm volatile
 80033e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033e6:	f383 8811 	msr	BASEPRI, r3
 80033ea:	f3bf 8f6f 	isb	sy
 80033ee:	f3bf 8f4f 	dsb	sy
 80033f2:	60fb      	str	r3, [r7, #12]
    }
 80033f4:	bf00      	nop
 80033f6:	bf00      	nop
 80033f8:	e7fd      	b.n	80033f6 <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 80033fa:	693b      	ldr	r3, [r7, #16]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d00b      	beq.n	800341a <vPortFree+0x66>
        __asm volatile
 8003402:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003406:	f383 8811 	msr	BASEPRI, r3
 800340a:	f3bf 8f6f 	isb	sy
 800340e:	f3bf 8f4f 	dsb	sy
 8003412:	60bb      	str	r3, [r7, #8]
    }
 8003414:	bf00      	nop
 8003416:	bf00      	nop
 8003418:	e7fd      	b.n	8003416 <vPortFree+0x62>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800341a:	693b      	ldr	r3, [r7, #16]
 800341c:	685a      	ldr	r2, [r3, #4]
 800341e:	4b14      	ldr	r3, [pc, #80]	@ (8003470 <vPortFree+0xbc>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4013      	ands	r3, r2
 8003424:	2b00      	cmp	r3, #0
 8003426:	d01e      	beq.n	8003466 <vPortFree+0xb2>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8003428:	693b      	ldr	r3, [r7, #16]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	2b00      	cmp	r3, #0
 800342e:	d11a      	bne.n	8003466 <vPortFree+0xb2>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003430:	693b      	ldr	r3, [r7, #16]
 8003432:	685a      	ldr	r2, [r3, #4]
 8003434:	4b0e      	ldr	r3, [pc, #56]	@ (8003470 <vPortFree+0xbc>)
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	43db      	mvns	r3, r3
 800343a:	401a      	ands	r2, r3
 800343c:	693b      	ldr	r3, [r7, #16]
 800343e:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8003440:	f7ff f8d8 	bl	80025f4 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8003444:	693b      	ldr	r3, [r7, #16]
 8003446:	685a      	ldr	r2, [r3, #4]
 8003448:	4b0a      	ldr	r3, [pc, #40]	@ (8003474 <vPortFree+0xc0>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4413      	add	r3, r2
 800344e:	4a09      	ldr	r2, [pc, #36]	@ (8003474 <vPortFree+0xc0>)
 8003450:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003452:	6938      	ldr	r0, [r7, #16]
 8003454:	f000 f874 	bl	8003540 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8003458:	4b07      	ldr	r3, [pc, #28]	@ (8003478 <vPortFree+0xc4>)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	3301      	adds	r3, #1
 800345e:	4a06      	ldr	r2, [pc, #24]	@ (8003478 <vPortFree+0xc4>)
 8003460:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8003462:	f7ff f8d5 	bl	8002610 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8003466:	bf00      	nop
 8003468:	3718      	adds	r7, #24
 800346a:	46bd      	mov	sp, r7
 800346c:	bd80      	pop	{r7, pc}
 800346e:	bf00      	nop
 8003470:	20012df4 	.word	0x20012df4
 8003474:	20012de4 	.word	0x20012de4
 8003478:	20012df0 	.word	0x20012df0

0800347c <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 800347c:	b480      	push	{r7}
 800347e:	b085      	sub	sp, #20
 8003480:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8003482:	f44f 3396 	mov.w	r3, #76800	@ 0x12c00
 8003486:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 8003488:	4b27      	ldr	r3, [pc, #156]	@ (8003528 <prvHeapInit+0xac>)
 800348a:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	f003 0307 	and.w	r3, r3, #7
 8003492:	2b00      	cmp	r3, #0
 8003494:	d00c      	beq.n	80034b0 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	3307      	adds	r3, #7
 800349a:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	f023 0307 	bic.w	r3, r3, #7
 80034a2:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80034a4:	68ba      	ldr	r2, [r7, #8]
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	1ad3      	subs	r3, r2, r3
 80034aa:	4a1f      	ldr	r2, [pc, #124]	@ (8003528 <prvHeapInit+0xac>)
 80034ac:	4413      	add	r3, r2
 80034ae:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80034b4:	4a1d      	ldr	r2, [pc, #116]	@ (800352c <prvHeapInit+0xb0>)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 80034ba:	4b1c      	ldr	r3, [pc, #112]	@ (800352c <prvHeapInit+0xb0>)
 80034bc:	2200      	movs	r2, #0
 80034be:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	68ba      	ldr	r2, [r7, #8]
 80034c4:	4413      	add	r3, r2
 80034c6:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 80034c8:	2208      	movs	r2, #8
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	1a9b      	subs	r3, r3, r2
 80034ce:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	f023 0307 	bic.w	r3, r3, #7
 80034d6:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	4a15      	ldr	r2, [pc, #84]	@ (8003530 <prvHeapInit+0xb4>)
 80034dc:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 80034de:	4b14      	ldr	r3, [pc, #80]	@ (8003530 <prvHeapInit+0xb4>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	2200      	movs	r2, #0
 80034e4:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 80034e6:	4b12      	ldr	r3, [pc, #72]	@ (8003530 <prvHeapInit+0xb4>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	2200      	movs	r2, #0
 80034ec:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	68fa      	ldr	r2, [r7, #12]
 80034f6:	1ad2      	subs	r2, r2, r3
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80034fc:	4b0c      	ldr	r3, [pc, #48]	@ (8003530 <prvHeapInit+0xb4>)
 80034fe:	681a      	ldr	r2, [r3, #0]
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	4a0a      	ldr	r2, [pc, #40]	@ (8003534 <prvHeapInit+0xb8>)
 800350a:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	4a09      	ldr	r2, [pc, #36]	@ (8003538 <prvHeapInit+0xbc>)
 8003512:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8003514:	4b09      	ldr	r3, [pc, #36]	@ (800353c <prvHeapInit+0xc0>)
 8003516:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800351a:	601a      	str	r2, [r3, #0]
}
 800351c:	bf00      	nop
 800351e:	3714      	adds	r7, #20
 8003520:	46bd      	mov	sp, r7
 8003522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003526:	4770      	bx	lr
 8003528:	200001d8 	.word	0x200001d8
 800352c:	20012dd8 	.word	0x20012dd8
 8003530:	20012de0 	.word	0x20012de0
 8003534:	20012de8 	.word	0x20012de8
 8003538:	20012de4 	.word	0x20012de4
 800353c:	20012df4 	.word	0x20012df4

08003540 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8003540:	b480      	push	{r7}
 8003542:	b085      	sub	sp, #20
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8003548:	4b28      	ldr	r3, [pc, #160]	@ (80035ec <prvInsertBlockIntoFreeList+0xac>)
 800354a:	60fb      	str	r3, [r7, #12]
 800354c:	e002      	b.n	8003554 <prvInsertBlockIntoFreeList+0x14>
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	60fb      	str	r3, [r7, #12]
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	687a      	ldr	r2, [r7, #4]
 800355a:	429a      	cmp	r2, r3
 800355c:	d8f7      	bhi.n	800354e <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	68ba      	ldr	r2, [r7, #8]
 8003568:	4413      	add	r3, r2
 800356a:	687a      	ldr	r2, [r7, #4]
 800356c:	429a      	cmp	r2, r3
 800356e:	d108      	bne.n	8003582 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	685a      	ldr	r2, [r3, #4]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	441a      	add	r2, r3
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	685b      	ldr	r3, [r3, #4]
 800358a:	68ba      	ldr	r2, [r7, #8]
 800358c:	441a      	add	r2, r3
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	429a      	cmp	r2, r3
 8003594:	d118      	bne.n	80035c8 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681a      	ldr	r2, [r3, #0]
 800359a:	4b15      	ldr	r3, [pc, #84]	@ (80035f0 <prvInsertBlockIntoFreeList+0xb0>)
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	429a      	cmp	r2, r3
 80035a0:	d00d      	beq.n	80035be <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	685a      	ldr	r2, [r3, #4]
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	441a      	add	r2, r3
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	681a      	ldr	r2, [r3, #0]
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	601a      	str	r2, [r3, #0]
 80035bc:	e008      	b.n	80035d0 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80035be:	4b0c      	ldr	r3, [pc, #48]	@ (80035f0 <prvInsertBlockIntoFreeList+0xb0>)
 80035c0:	681a      	ldr	r2, [r3, #0]
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	601a      	str	r2, [r3, #0]
 80035c6:	e003      	b.n	80035d0 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	681a      	ldr	r2, [r3, #0]
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 80035d0:	68fa      	ldr	r2, [r7, #12]
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	429a      	cmp	r2, r3
 80035d6:	d002      	beq.n	80035de <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	687a      	ldr	r2, [r7, #4]
 80035dc:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80035de:	bf00      	nop
 80035e0:	3714      	adds	r7, #20
 80035e2:	46bd      	mov	sp, r7
 80035e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e8:	4770      	bx	lr
 80035ea:	bf00      	nop
 80035ec:	20012dd8 	.word	0x20012dd8
 80035f0:	20012de0 	.word	0x20012de0

080035f4 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 80035f4:	b580      	push	{r7, lr}
 80035f6:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 80035f8:	4803      	ldr	r0, [pc, #12]	@ (8003608 <_cbSendSystemDesc+0x14>)
 80035fa:	f001 fbfd 	bl	8004df8 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 80035fe:	4803      	ldr	r0, [pc, #12]	@ (800360c <_cbSendSystemDesc+0x18>)
 8003600:	f001 fbfa 	bl	8004df8 <SEGGER_SYSVIEW_SendSysDesc>
}
 8003604:	bf00      	nop
 8003606:	bd80      	pop	{r7, pc}
 8003608:	08005ee4 	.word	0x08005ee4
 800360c:	08005f28 	.word	0x08005f28

08003610 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 8003610:	b580      	push	{r7, lr}
 8003612:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8003614:	4b06      	ldr	r3, [pc, #24]	@ (8003630 <SEGGER_SYSVIEW_Conf+0x20>)
 8003616:	6818      	ldr	r0, [r3, #0]
 8003618:	4b05      	ldr	r3, [pc, #20]	@ (8003630 <SEGGER_SYSVIEW_Conf+0x20>)
 800361a:	6819      	ldr	r1, [r3, #0]
 800361c:	4b05      	ldr	r3, [pc, #20]	@ (8003634 <SEGGER_SYSVIEW_Conf+0x24>)
 800361e:	4a06      	ldr	r2, [pc, #24]	@ (8003638 <SEGGER_SYSVIEW_Conf+0x28>)
 8003620:	f001 f86e 	bl	8004700 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8003624:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8003628:	f001 f8ae 	bl	8004788 <SEGGER_SYSVIEW_SetRAMBase>
}
 800362c:	bf00      	nop
 800362e:	bd80      	pop	{r7, pc}
 8003630:	20000000 	.word	0x20000000
 8003634:	080035f5 	.word	0x080035f5
 8003638:	08005fc8 	.word	0x08005fc8

0800363c <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 800363c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800363e:	b085      	sub	sp, #20
 8003640:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 8003642:	2300      	movs	r3, #0
 8003644:	607b      	str	r3, [r7, #4]
 8003646:	e033      	b.n	80036b0 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 8003648:	491e      	ldr	r1, [pc, #120]	@ (80036c4 <_cbSendTaskList+0x88>)
 800364a:	687a      	ldr	r2, [r7, #4]
 800364c:	4613      	mov	r3, r2
 800364e:	009b      	lsls	r3, r3, #2
 8003650:	4413      	add	r3, r2
 8003652:	009b      	lsls	r3, r3, #2
 8003654:	440b      	add	r3, r1
 8003656:	6818      	ldr	r0, [r3, #0]
 8003658:	491a      	ldr	r1, [pc, #104]	@ (80036c4 <_cbSendTaskList+0x88>)
 800365a:	687a      	ldr	r2, [r7, #4]
 800365c:	4613      	mov	r3, r2
 800365e:	009b      	lsls	r3, r3, #2
 8003660:	4413      	add	r3, r2
 8003662:	009b      	lsls	r3, r3, #2
 8003664:	440b      	add	r3, r1
 8003666:	3304      	adds	r3, #4
 8003668:	6819      	ldr	r1, [r3, #0]
 800366a:	4c16      	ldr	r4, [pc, #88]	@ (80036c4 <_cbSendTaskList+0x88>)
 800366c:	687a      	ldr	r2, [r7, #4]
 800366e:	4613      	mov	r3, r2
 8003670:	009b      	lsls	r3, r3, #2
 8003672:	4413      	add	r3, r2
 8003674:	009b      	lsls	r3, r3, #2
 8003676:	4423      	add	r3, r4
 8003678:	3308      	adds	r3, #8
 800367a:	681c      	ldr	r4, [r3, #0]
 800367c:	4d11      	ldr	r5, [pc, #68]	@ (80036c4 <_cbSendTaskList+0x88>)
 800367e:	687a      	ldr	r2, [r7, #4]
 8003680:	4613      	mov	r3, r2
 8003682:	009b      	lsls	r3, r3, #2
 8003684:	4413      	add	r3, r2
 8003686:	009b      	lsls	r3, r3, #2
 8003688:	442b      	add	r3, r5
 800368a:	330c      	adds	r3, #12
 800368c:	681d      	ldr	r5, [r3, #0]
 800368e:	4e0d      	ldr	r6, [pc, #52]	@ (80036c4 <_cbSendTaskList+0x88>)
 8003690:	687a      	ldr	r2, [r7, #4]
 8003692:	4613      	mov	r3, r2
 8003694:	009b      	lsls	r3, r3, #2
 8003696:	4413      	add	r3, r2
 8003698:	009b      	lsls	r3, r3, #2
 800369a:	4433      	add	r3, r6
 800369c:	3310      	adds	r3, #16
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	9300      	str	r3, [sp, #0]
 80036a2:	462b      	mov	r3, r5
 80036a4:	4622      	mov	r2, r4
 80036a6:	f000 f8bd 	bl	8003824 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	3301      	adds	r3, #1
 80036ae:	607b      	str	r3, [r7, #4]
 80036b0:	4b05      	ldr	r3, [pc, #20]	@ (80036c8 <_cbSendTaskList+0x8c>)
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	687a      	ldr	r2, [r7, #4]
 80036b6:	429a      	cmp	r2, r3
 80036b8:	d3c6      	bcc.n	8003648 <_cbSendTaskList+0xc>
  }
}
 80036ba:	bf00      	nop
 80036bc:	bf00      	nop
 80036be:	370c      	adds	r7, #12
 80036c0:	46bd      	mov	sp, r7
 80036c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80036c4:	20012df8 	.word	0x20012df8
 80036c8:	20012e98 	.word	0x20012e98

080036cc <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 80036cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80036d0:	b082      	sub	sp, #8
 80036d2:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 80036d4:	f7ff f83e 	bl	8002754 <xTaskGetTickCountFromISR>
 80036d8:	4603      	mov	r3, r0
 80036da:	2200      	movs	r2, #0
 80036dc:	469a      	mov	sl, r3
 80036de:	4693      	mov	fp, r2
 80036e0:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 80036e4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80036e8:	4602      	mov	r2, r0
 80036ea:	460b      	mov	r3, r1
 80036ec:	f04f 0a00 	mov.w	sl, #0
 80036f0:	f04f 0b00 	mov.w	fp, #0
 80036f4:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 80036f8:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 80036fc:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 8003700:	4652      	mov	r2, sl
 8003702:	465b      	mov	r3, fp
 8003704:	1a14      	subs	r4, r2, r0
 8003706:	eb63 0501 	sbc.w	r5, r3, r1
 800370a:	f04f 0200 	mov.w	r2, #0
 800370e:	f04f 0300 	mov.w	r3, #0
 8003712:	00ab      	lsls	r3, r5, #2
 8003714:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8003718:	00a2      	lsls	r2, r4, #2
 800371a:	4614      	mov	r4, r2
 800371c:	461d      	mov	r5, r3
 800371e:	eb14 0800 	adds.w	r8, r4, r0
 8003722:	eb45 0901 	adc.w	r9, r5, r1
 8003726:	f04f 0200 	mov.w	r2, #0
 800372a:	f04f 0300 	mov.w	r3, #0
 800372e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003732:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003736:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800373a:	4690      	mov	r8, r2
 800373c:	4699      	mov	r9, r3
 800373e:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 8003742:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8003746:	4610      	mov	r0, r2
 8003748:	4619      	mov	r1, r3
 800374a:	3708      	adds	r7, #8
 800374c:	46bd      	mov	sp, r7
 800374e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08003754 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8003754:	b580      	push	{r7, lr}
 8003756:	b086      	sub	sp, #24
 8003758:	af02      	add	r7, sp, #8
 800375a:	60f8      	str	r0, [r7, #12]
 800375c:	60b9      	str	r1, [r7, #8]
 800375e:	607a      	str	r2, [r7, #4]
 8003760:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 8003762:	2205      	movs	r2, #5
 8003764:	492b      	ldr	r1, [pc, #172]	@ (8003814 <SYSVIEW_AddTask+0xc0>)
 8003766:	68b8      	ldr	r0, [r7, #8]
 8003768:	f001 fef2 	bl	8005550 <memcmp>
 800376c:	4603      	mov	r3, r0
 800376e:	2b00      	cmp	r3, #0
 8003770:	d04b      	beq.n	800380a <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8003772:	4b29      	ldr	r3, [pc, #164]	@ (8003818 <SYSVIEW_AddTask+0xc4>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	2b07      	cmp	r3, #7
 8003778:	d903      	bls.n	8003782 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 800377a:	4828      	ldr	r0, [pc, #160]	@ (800381c <SYSVIEW_AddTask+0xc8>)
 800377c:	f001 fe2a 	bl	80053d4 <SEGGER_SYSVIEW_Warn>
    return;
 8003780:	e044      	b.n	800380c <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8003782:	4b25      	ldr	r3, [pc, #148]	@ (8003818 <SYSVIEW_AddTask+0xc4>)
 8003784:	681a      	ldr	r2, [r3, #0]
 8003786:	4926      	ldr	r1, [pc, #152]	@ (8003820 <SYSVIEW_AddTask+0xcc>)
 8003788:	4613      	mov	r3, r2
 800378a:	009b      	lsls	r3, r3, #2
 800378c:	4413      	add	r3, r2
 800378e:	009b      	lsls	r3, r3, #2
 8003790:	440b      	add	r3, r1
 8003792:	68fa      	ldr	r2, [r7, #12]
 8003794:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 8003796:	4b20      	ldr	r3, [pc, #128]	@ (8003818 <SYSVIEW_AddTask+0xc4>)
 8003798:	681a      	ldr	r2, [r3, #0]
 800379a:	4921      	ldr	r1, [pc, #132]	@ (8003820 <SYSVIEW_AddTask+0xcc>)
 800379c:	4613      	mov	r3, r2
 800379e:	009b      	lsls	r3, r3, #2
 80037a0:	4413      	add	r3, r2
 80037a2:	009b      	lsls	r3, r3, #2
 80037a4:	440b      	add	r3, r1
 80037a6:	3304      	adds	r3, #4
 80037a8:	68ba      	ldr	r2, [r7, #8]
 80037aa:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 80037ac:	4b1a      	ldr	r3, [pc, #104]	@ (8003818 <SYSVIEW_AddTask+0xc4>)
 80037ae:	681a      	ldr	r2, [r3, #0]
 80037b0:	491b      	ldr	r1, [pc, #108]	@ (8003820 <SYSVIEW_AddTask+0xcc>)
 80037b2:	4613      	mov	r3, r2
 80037b4:	009b      	lsls	r3, r3, #2
 80037b6:	4413      	add	r3, r2
 80037b8:	009b      	lsls	r3, r3, #2
 80037ba:	440b      	add	r3, r1
 80037bc:	3308      	adds	r3, #8
 80037be:	687a      	ldr	r2, [r7, #4]
 80037c0:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 80037c2:	4b15      	ldr	r3, [pc, #84]	@ (8003818 <SYSVIEW_AddTask+0xc4>)
 80037c4:	681a      	ldr	r2, [r3, #0]
 80037c6:	4916      	ldr	r1, [pc, #88]	@ (8003820 <SYSVIEW_AddTask+0xcc>)
 80037c8:	4613      	mov	r3, r2
 80037ca:	009b      	lsls	r3, r3, #2
 80037cc:	4413      	add	r3, r2
 80037ce:	009b      	lsls	r3, r3, #2
 80037d0:	440b      	add	r3, r1
 80037d2:	330c      	adds	r3, #12
 80037d4:	683a      	ldr	r2, [r7, #0]
 80037d6:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 80037d8:	4b0f      	ldr	r3, [pc, #60]	@ (8003818 <SYSVIEW_AddTask+0xc4>)
 80037da:	681a      	ldr	r2, [r3, #0]
 80037dc:	4910      	ldr	r1, [pc, #64]	@ (8003820 <SYSVIEW_AddTask+0xcc>)
 80037de:	4613      	mov	r3, r2
 80037e0:	009b      	lsls	r3, r3, #2
 80037e2:	4413      	add	r3, r2
 80037e4:	009b      	lsls	r3, r3, #2
 80037e6:	440b      	add	r3, r1
 80037e8:	3310      	adds	r3, #16
 80037ea:	69ba      	ldr	r2, [r7, #24]
 80037ec:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 80037ee:	4b0a      	ldr	r3, [pc, #40]	@ (8003818 <SYSVIEW_AddTask+0xc4>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	3301      	adds	r3, #1
 80037f4:	4a08      	ldr	r2, [pc, #32]	@ (8003818 <SYSVIEW_AddTask+0xc4>)
 80037f6:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 80037f8:	69bb      	ldr	r3, [r7, #24]
 80037fa:	9300      	str	r3, [sp, #0]
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	687a      	ldr	r2, [r7, #4]
 8003800:	68b9      	ldr	r1, [r7, #8]
 8003802:	68f8      	ldr	r0, [r7, #12]
 8003804:	f000 f80e 	bl	8003824 <SYSVIEW_SendTaskInfo>
 8003808:	e000      	b.n	800380c <SYSVIEW_AddTask+0xb8>
    return;
 800380a:	bf00      	nop

}
 800380c:	3710      	adds	r7, #16
 800380e:	46bd      	mov	sp, r7
 8003810:	bd80      	pop	{r7, pc}
 8003812:	bf00      	nop
 8003814:	08005f38 	.word	0x08005f38
 8003818:	20012e98 	.word	0x20012e98
 800381c:	08005f40 	.word	0x08005f40
 8003820:	20012df8 	.word	0x20012df8

08003824 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8003824:	b580      	push	{r7, lr}
 8003826:	b08a      	sub	sp, #40	@ 0x28
 8003828:	af00      	add	r7, sp, #0
 800382a:	60f8      	str	r0, [r7, #12]
 800382c:	60b9      	str	r1, [r7, #8]
 800382e:	607a      	str	r2, [r7, #4]
 8003830:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8003832:	f107 0314 	add.w	r3, r7, #20
 8003836:	2214      	movs	r2, #20
 8003838:	2100      	movs	r1, #0
 800383a:	4618      	mov	r0, r3
 800383c:	f001 fe98 	bl	8005570 <memset>
  TaskInfo.TaskID     = TaskID;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 8003844:	68bb      	ldr	r3, [r7, #8]
 8003846:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 8003850:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003852:	627b      	str	r3, [r7, #36]	@ 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8003854:	f107 0314 	add.w	r3, r7, #20
 8003858:	4618      	mov	r0, r3
 800385a:	f001 f9d5 	bl	8004c08 <SEGGER_SYSVIEW_SendTaskInfo>
}
 800385e:	bf00      	nop
 8003860:	3728      	adds	r7, #40	@ 0x28
 8003862:	46bd      	mov	sp, r7
 8003864:	bd80      	pop	{r7, pc}
	...

08003868 <__NVIC_EnableIRQ>:
{
 8003868:	b480      	push	{r7}
 800386a:	b083      	sub	sp, #12
 800386c:	af00      	add	r7, sp, #0
 800386e:	4603      	mov	r3, r0
 8003870:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003872:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003876:	2b00      	cmp	r3, #0
 8003878:	db0b      	blt.n	8003892 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800387a:	79fb      	ldrb	r3, [r7, #7]
 800387c:	f003 021f 	and.w	r2, r3, #31
 8003880:	4907      	ldr	r1, [pc, #28]	@ (80038a0 <__NVIC_EnableIRQ+0x38>)
 8003882:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003886:	095b      	lsrs	r3, r3, #5
 8003888:	2001      	movs	r0, #1
 800388a:	fa00 f202 	lsl.w	r2, r0, r2
 800388e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003892:	bf00      	nop
 8003894:	370c      	adds	r7, #12
 8003896:	46bd      	mov	sp, r7
 8003898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389c:	4770      	bx	lr
 800389e:	bf00      	nop
 80038a0:	e000e100 	.word	0xe000e100

080038a4 <__NVIC_SetPriority>:
{
 80038a4:	b480      	push	{r7}
 80038a6:	b083      	sub	sp, #12
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	4603      	mov	r3, r0
 80038ac:	6039      	str	r1, [r7, #0]
 80038ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	db0a      	blt.n	80038ce <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	b2da      	uxtb	r2, r3
 80038bc:	490c      	ldr	r1, [pc, #48]	@ (80038f0 <__NVIC_SetPriority+0x4c>)
 80038be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038c2:	0112      	lsls	r2, r2, #4
 80038c4:	b2d2      	uxtb	r2, r2
 80038c6:	440b      	add	r3, r1
 80038c8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80038cc:	e00a      	b.n	80038e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	b2da      	uxtb	r2, r3
 80038d2:	4908      	ldr	r1, [pc, #32]	@ (80038f4 <__NVIC_SetPriority+0x50>)
 80038d4:	79fb      	ldrb	r3, [r7, #7]
 80038d6:	f003 030f 	and.w	r3, r3, #15
 80038da:	3b04      	subs	r3, #4
 80038dc:	0112      	lsls	r2, r2, #4
 80038de:	b2d2      	uxtb	r2, r2
 80038e0:	440b      	add	r3, r1
 80038e2:	761a      	strb	r2, [r3, #24]
}
 80038e4:	bf00      	nop
 80038e6:	370c      	adds	r7, #12
 80038e8:	46bd      	mov	sp, r7
 80038ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ee:	4770      	bx	lr
 80038f0:	e000e100 	.word	0xe000e100
 80038f4:	e000ed00 	.word	0xe000ed00

080038f8 <_StartSysView>:
  U8         NumBytesHelloRcvd;
  U8         NumBytesHelloSent;
  int        ChannelID;
} _SVInfo = {0,0,1};

static void _StartSysView(void) {
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b082      	sub	sp, #8
 80038fc:	af00      	add	r7, sp, #0
  int r;

  r = SEGGER_SYSVIEW_IsStarted();
 80038fe:	f001 fdc5 	bl	800548c <SEGGER_SYSVIEW_IsStarted>
 8003902:	6078      	str	r0, [r7, #4]
  if (r == 0) {
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2b00      	cmp	r3, #0
 8003908:	d101      	bne.n	800390e <_StartSysView+0x16>
    SEGGER_SYSVIEW_Start();
 800390a:	f001 f801 	bl	8004910 <SEGGER_SYSVIEW_Start>
  }
}
 800390e:	bf00      	nop
 8003910:	3708      	adds	r7, #8
 8003912:	46bd      	mov	sp, r7
 8003914:	bd80      	pop	{r7, pc}
	...

08003918 <_cbOnUARTRx>:

static void _cbOnUARTRx(U8 Data) {
 8003918:	b580      	push	{r7, lr}
 800391a:	b082      	sub	sp, #8
 800391c:	af00      	add	r7, sp, #0
 800391e:	4603      	mov	r3, r0
 8003920:	71fb      	strb	r3, [r7, #7]
  if (_SVInfo.NumBytesHelloRcvd < _SERVER_HELLO_SIZE) {  // Not all bytes of <Hello> message received by SysView yet?
 8003922:	4b0c      	ldr	r3, [pc, #48]	@ (8003954 <_cbOnUARTRx+0x3c>)
 8003924:	781b      	ldrb	r3, [r3, #0]
 8003926:	2b03      	cmp	r3, #3
 8003928:	d806      	bhi.n	8003938 <_cbOnUARTRx+0x20>
    _SVInfo.NumBytesHelloRcvd++;
 800392a:	4b0a      	ldr	r3, [pc, #40]	@ (8003954 <_cbOnUARTRx+0x3c>)
 800392c:	781b      	ldrb	r3, [r3, #0]
 800392e:	3301      	adds	r3, #1
 8003930:	b2da      	uxtb	r2, r3
 8003932:	4b08      	ldr	r3, [pc, #32]	@ (8003954 <_cbOnUARTRx+0x3c>)
 8003934:	701a      	strb	r2, [r3, #0]
    goto Done;
 8003936:	e009      	b.n	800394c <_cbOnUARTRx+0x34>
  }
  _StartSysView();
 8003938:	f7ff ffde 	bl	80038f8 <_StartSysView>
  SEGGER_RTT_WriteDownBuffer(_SVInfo.ChannelID, &Data, 1);  // Write data into corresponding RTT buffer for application to read and handle accordingly
 800393c:	4b05      	ldr	r3, [pc, #20]	@ (8003954 <_cbOnUARTRx+0x3c>)
 800393e:	685b      	ldr	r3, [r3, #4]
 8003940:	4618      	mov	r0, r3
 8003942:	1dfb      	adds	r3, r7, #7
 8003944:	2201      	movs	r2, #1
 8003946:	4619      	mov	r1, r3
 8003948:	f000 fb9a 	bl	8004080 <SEGGER_RTT_WriteDownBuffer>
Done:
  return;
 800394c:	bf00      	nop
}
 800394e:	3708      	adds	r7, #8
 8003950:	46bd      	mov	sp, r7
 8003952:	bd80      	pop	{r7, pc}
 8003954:	20000014 	.word	0x20000014

08003958 <_cbOnUARTTx>:

static int _cbOnUARTTx(U8* pChar) {
 8003958:	b580      	push	{r7, lr}
 800395a:	b084      	sub	sp, #16
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
  int r;

  if (_SVInfo.NumBytesHelloSent < _TARGET_HELLO_SIZE) {  // Not all bytes of <Hello> message sent to SysView yet?
 8003960:	4b14      	ldr	r3, [pc, #80]	@ (80039b4 <_cbOnUARTTx+0x5c>)
 8003962:	785b      	ldrb	r3, [r3, #1]
 8003964:	2b03      	cmp	r3, #3
 8003966:	d80f      	bhi.n	8003988 <_cbOnUARTTx+0x30>
    *pChar = _abHelloMsg[_SVInfo.NumBytesHelloSent];
 8003968:	4b12      	ldr	r3, [pc, #72]	@ (80039b4 <_cbOnUARTTx+0x5c>)
 800396a:	785b      	ldrb	r3, [r3, #1]
 800396c:	461a      	mov	r2, r3
 800396e:	4b12      	ldr	r3, [pc, #72]	@ (80039b8 <_cbOnUARTTx+0x60>)
 8003970:	5c9a      	ldrb	r2, [r3, r2]
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	701a      	strb	r2, [r3, #0]
    _SVInfo.NumBytesHelloSent++;
 8003976:	4b0f      	ldr	r3, [pc, #60]	@ (80039b4 <_cbOnUARTTx+0x5c>)
 8003978:	785b      	ldrb	r3, [r3, #1]
 800397a:	3301      	adds	r3, #1
 800397c:	b2da      	uxtb	r2, r3
 800397e:	4b0d      	ldr	r3, [pc, #52]	@ (80039b4 <_cbOnUARTTx+0x5c>)
 8003980:	705a      	strb	r2, [r3, #1]
    r = 1;
 8003982:	2301      	movs	r3, #1
 8003984:	60fb      	str	r3, [r7, #12]
    goto Done;
 8003986:	e00f      	b.n	80039a8 <_cbOnUARTTx+0x50>
  }
  r = SEGGER_RTT_ReadUpBufferNoLock(_SVInfo.ChannelID, pChar, 1);
 8003988:	4b0a      	ldr	r3, [pc, #40]	@ (80039b4 <_cbOnUARTTx+0x5c>)
 800398a:	685b      	ldr	r3, [r3, #4]
 800398c:	2201      	movs	r2, #1
 800398e:	6879      	ldr	r1, [r7, #4]
 8003990:	4618      	mov	r0, r3
 8003992:	f000 fa19 	bl	8003dc8 <SEGGER_RTT_ReadUpBufferNoLock>
 8003996:	4603      	mov	r3, r0
 8003998:	60fb      	str	r3, [r7, #12]
  if (r < 0) {  // Failed to read from up buffer?
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	2b00      	cmp	r3, #0
 800399e:	da02      	bge.n	80039a6 <_cbOnUARTTx+0x4e>
    r = 0;
 80039a0:	2300      	movs	r3, #0
 80039a2:	60fb      	str	r3, [r7, #12]
 80039a4:	e000      	b.n	80039a8 <_cbOnUARTTx+0x50>
  }
Done:
 80039a6:	bf00      	nop
  return r;
 80039a8:	68fb      	ldr	r3, [r7, #12]
}
 80039aa:	4618      	mov	r0, r3
 80039ac:	3710      	adds	r7, #16
 80039ae:	46bd      	mov	sp, r7
 80039b0:	bd80      	pop	{r7, pc}
 80039b2:	bf00      	nop
 80039b4:	20000014 	.word	0x20000014
 80039b8:	08005fd0 	.word	0x08005fd0

080039bc <SEGGER_UART_init>:

void SEGGER_UART_init(U32 baud)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b082      	sub	sp, #8
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
	HIF_UART_Init(baud, _cbOnUARTTx, _cbOnUARTRx);
 80039c4:	4a04      	ldr	r2, [pc, #16]	@ (80039d8 <SEGGER_UART_init+0x1c>)
 80039c6:	4905      	ldr	r1, [pc, #20]	@ (80039dc <SEGGER_UART_init+0x20>)
 80039c8:	6878      	ldr	r0, [r7, #4]
 80039ca:	f000 f863 	bl	8003a94 <HIF_UART_Init>
}
 80039ce:	bf00      	nop
 80039d0:	3708      	adds	r7, #8
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bd80      	pop	{r7, pc}
 80039d6:	bf00      	nop
 80039d8:	08003919 	.word	0x08003919
 80039dc:	08003959 	.word	0x08003959

080039e0 <USART2_IRQHandler>:
*  Notes
*    (1) This is a high-prio interrupt so it may NOT use embOS functions
*        However, this also means that embOS will never disable this interrupt
*/
void USART2_IRQHandler(void);
void USART2_IRQHandler(void) {
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b084      	sub	sp, #16
 80039e4:	af00      	add	r7, sp, #0
  int UsartStatus;
  uint8_t v;
  int r;

  UsartStatus = USART_SR;                              // Examine status register
 80039e6:	4b1e      	ldr	r3, [pc, #120]	@ (8003a60 <USART2_IRQHandler+0x80>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	60fb      	str	r3, [r7, #12]
  if (UsartStatus & (1 << USART_RXNE)) {               // Data received?
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	f003 0320 	and.w	r3, r3, #32
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d011      	beq.n	8003a1a <USART2_IRQHandler+0x3a>
    v = USART_DR;                                      // Read data
 80039f6:	4b1b      	ldr	r3, [pc, #108]	@ (8003a64 <USART2_IRQHandler+0x84>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	b2db      	uxtb	r3, r3
 80039fc:	71fb      	strb	r3, [r7, #7]
    if ((UsartStatus & USART_RX_ERROR_FLAGS) == 0) {   // Only process data if no error occurred
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	f003 030b 	and.w	r3, r3, #11
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d108      	bne.n	8003a1a <USART2_IRQHandler+0x3a>
      (void)v;                                         // Avoid warning in BTL
      if (_cbOnRx) {
 8003a08:	4b17      	ldr	r3, [pc, #92]	@ (8003a68 <USART2_IRQHandler+0x88>)
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d004      	beq.n	8003a1a <USART2_IRQHandler+0x3a>
        _cbOnRx(v);
 8003a10:	4b15      	ldr	r3, [pc, #84]	@ (8003a68 <USART2_IRQHandler+0x88>)
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	79fa      	ldrb	r2, [r7, #7]
 8003a16:	4610      	mov	r0, r2
 8003a18:	4798      	blx	r3
      }
    }
  }
  if (UsartStatus & (1 << USART_TXE)) {                // Tx (data register) empty? => Send next character Note: Shift register may still hold a character that has not been sent yet.
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d01a      	beq.n	8003a5a <USART2_IRQHandler+0x7a>
    //
    // Under special circumstances, (old) BTL of Flasher does not wait until a complete string has been sent via UART,
    // so there might be an TxE interrupt pending *before* the FW had a chance to set the callbacks accordingly which would result in a NULL-pointer call...
    // Therefore, we need to check if the function pointer is valid.
    //
    if (_cbOnTx == NULL) {  // No callback set? => Nothing to do...
 8003a24:	4b11      	ldr	r3, [pc, #68]	@ (8003a6c <USART2_IRQHandler+0x8c>)
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d015      	beq.n	8003a58 <USART2_IRQHandler+0x78>
      return;
    }
    r = _cbOnTx(&v);
 8003a2c:	4b0f      	ldr	r3, [pc, #60]	@ (8003a6c <USART2_IRQHandler+0x8c>)
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	1dfa      	adds	r2, r7, #7
 8003a32:	4610      	mov	r0, r2
 8003a34:	4798      	blx	r3
 8003a36:	60b8      	str	r0, [r7, #8]
    if (r == 0) {                          // No more characters to send ?
 8003a38:	68bb      	ldr	r3, [r7, #8]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d106      	bne.n	8003a4c <USART2_IRQHandler+0x6c>
      USART_CR1 &= ~(1UL << USART_TXEIE);  // Disable further tx interrupts
 8003a3e:	4b0c      	ldr	r3, [pc, #48]	@ (8003a70 <USART2_IRQHandler+0x90>)
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	4a0b      	ldr	r2, [pc, #44]	@ (8003a70 <USART2_IRQHandler+0x90>)
 8003a44:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003a48:	6013      	str	r3, [r2, #0]
 8003a4a:	e006      	b.n	8003a5a <USART2_IRQHandler+0x7a>
    } else {
      USART_SR;      // Makes sure that "transmission complete" flag in USART_SR is reset to 0 as soon as we write USART_DR. If USART_SR is not read before, writing USART_DR does not clear "transmission complete". See STM32F4 USART documentation for more detailed description.
 8003a4c:	4b04      	ldr	r3, [pc, #16]	@ (8003a60 <USART2_IRQHandler+0x80>)
 8003a4e:	681b      	ldr	r3, [r3, #0]
      USART_DR = v;  // Start transmission by writing to data register
 8003a50:	79fa      	ldrb	r2, [r7, #7]
 8003a52:	4b04      	ldr	r3, [pc, #16]	@ (8003a64 <USART2_IRQHandler+0x84>)
 8003a54:	601a      	str	r2, [r3, #0]
 8003a56:	e000      	b.n	8003a5a <USART2_IRQHandler+0x7a>
      return;
 8003a58:	bf00      	nop
    }
  }
}
 8003a5a:	3710      	adds	r7, #16
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	bd80      	pop	{r7, pc}
 8003a60:	40004400 	.word	0x40004400
 8003a64:	40004404 	.word	0x40004404
 8003a68:	20012e9c 	.word	0x20012e9c
 8003a6c:	20012ea0 	.word	0x20012ea0
 8003a70:	4000440c 	.word	0x4000440c

08003a74 <HIF_UART_EnableTXEInterrupt>:

/*********************************************************************
*
*       HIF_UART_EnableTXEInterrupt()
*/
void HIF_UART_EnableTXEInterrupt(void) {
 8003a74:	b480      	push	{r7}
 8003a76:	af00      	add	r7, sp, #0
  USART_CR1 |= (1 << USART_TXEIE);  // enable Tx empty interrupt => Triggered as soon as data register content has been copied to shift register
 8003a78:	4b05      	ldr	r3, [pc, #20]	@ (8003a90 <HIF_UART_EnableTXEInterrupt+0x1c>)
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	4a04      	ldr	r2, [pc, #16]	@ (8003a90 <HIF_UART_EnableTXEInterrupt+0x1c>)
 8003a7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003a82:	6013      	str	r3, [r2, #0]
}
 8003a84:	bf00      	nop
 8003a86:	46bd      	mov	sp, r7
 8003a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8c:	4770      	bx	lr
 8003a8e:	bf00      	nop
 8003a90:	4000440c 	.word	0x4000440c

08003a94 <HIF_UART_Init>:

/*********************************************************************
*
*       HIF_UART_Init()
*/
void HIF_UART_Init(uint32_t Baudrate, UART_ON_TX_FUNC_P cbOnTx, UART_ON_RX_FUNC_P cbOnRx) {
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b086      	sub	sp, #24
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	60f8      	str	r0, [r7, #12]
 8003a9c:	60b9      	str	r1, [r7, #8]
 8003a9e:	607a      	str	r2, [r7, #4]
  uint32_t v;
  uint32_t Div;
  //
  // Configure USART RX/TX pins for alternate function AF7
  //
  RCC_APB1ENR |= (1 <<  17);        // Enable USART2 clock
 8003aa0:	4b2e      	ldr	r3, [pc, #184]	@ (8003b5c <HIF_UART_Init+0xc8>)
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4a2d      	ldr	r2, [pc, #180]	@ (8003b5c <HIF_UART_Init+0xc8>)
 8003aa6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003aaa:	6013      	str	r3, [r2, #0]
  RCC_AHB1ENR |= (1 <<  0);        // Enable IO port A clock
 8003aac:	4b2c      	ldr	r3, [pc, #176]	@ (8003b60 <HIF_UART_Init+0xcc>)
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	4a2b      	ldr	r2, [pc, #172]	@ (8003b60 <HIF_UART_Init+0xcc>)
 8003ab2:	f043 0301 	orr.w	r3, r3, #1
 8003ab6:	6013      	str	r3, [r2, #0]
  v  = GPIO_AFRL;
 8003ab8:	4b2a      	ldr	r3, [pc, #168]	@ (8003b64 <HIF_UART_Init+0xd0>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	613b      	str	r3, [r7, #16]
  v &= ~((15UL << ((GPIO_UART_TX_BIT) << 2)) | (15UL << ((GPIO_UART_RX_BIT) << 2)));
 8003abe:	693b      	ldr	r3, [r7, #16]
 8003ac0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003ac4:	613b      	str	r3, [r7, #16]
  v |=   ((7UL << ((GPIO_UART_TX_BIT) << 2)) | (7UL << ((GPIO_UART_RX_BIT) << 2)));
 8003ac6:	693b      	ldr	r3, [r7, #16]
 8003ac8:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 8003acc:	613b      	str	r3, [r7, #16]
  GPIO_AFRL = v;
 8003ace:	4a25      	ldr	r2, [pc, #148]	@ (8003b64 <HIF_UART_Init+0xd0>)
 8003ad0:	693b      	ldr	r3, [r7, #16]
 8003ad2:	6013      	str	r3, [r2, #0]
  //
  // Configure USART RX/TX pins for alternate function usage
  //
  v  = GPIO_MODER;
 8003ad4:	4b24      	ldr	r3, [pc, #144]	@ (8003b68 <HIF_UART_Init+0xd4>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	613b      	str	r3, [r7, #16]
  v &= ~((3UL << (GPIO_UART_TX_BIT << 1)) | (3UL << (GPIO_UART_RX_BIT << 1)));
 8003ada:	693b      	ldr	r3, [r7, #16]
 8003adc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003ae0:	613b      	str	r3, [r7, #16]
  v |=  ((2UL << (GPIO_UART_TX_BIT << 1)) | (2UL << (GPIO_UART_RX_BIT << 1)));         // PA10: alternate function
 8003ae2:	693b      	ldr	r3, [r7, #16]
 8003ae4:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 8003ae8:	613b      	str	r3, [r7, #16]
  GPIO_MODER = v;
 8003aea:	4a1f      	ldr	r2, [pc, #124]	@ (8003b68 <HIF_UART_Init+0xd4>)
 8003aec:	693b      	ldr	r3, [r7, #16]
 8003aee:	6013      	str	r3, [r2, #0]
  //
  // Initialize USART
  //
  USART_CR1 = 0
 8003af0:	4b1e      	ldr	r3, [pc, #120]	@ (8003b6c <HIF_UART_Init+0xd8>)
 8003af2:	f24a 022c 	movw	r2, #41004	@ 0xa02c
 8003af6:	601a      	str	r2, [r3, #0]
            | (0 << 10)                         // PCE    = 0; No parity control
            | (1 <<  5)                         // RXNEIE = 1; RXNE interrupt enabled
            | (1 <<  3)                         // TE     = 1; Transmitter enabled
            | (1 <<  2)                         // RE     = 1; Receiver enabled
            ;
  USART_CR2 = 0
 8003af8:	4b1d      	ldr	r3, [pc, #116]	@ (8003b70 <HIF_UART_Init+0xdc>)
 8003afa:	2200      	movs	r2, #0
 8003afc:	601a      	str	r2, [r3, #0]
            | (0 << 12)                         // STOP = 00b; 1 stop bit
            ;
  USART_CR3 = 0
 8003afe:	4b1d      	ldr	r3, [pc, #116]	@ (8003b74 <HIF_UART_Init+0xe0>)
 8003b00:	2280      	movs	r2, #128	@ 0x80
 8003b02:	601a      	str	r2, [r3, #0]
            | (1 <<  7)                         // DMAT   = 1; DMA for transmitter enabled
            ;
  //
  // Set baudrate
  //
  Div = Baudrate * 8;                       // We use 8x oversampling.
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	00db      	lsls	r3, r3, #3
 8003b08:	617b      	str	r3, [r7, #20]
  Div = ((2 * (UART_BASECLK)) / Div) + 1;   // Calculate divider for baudrate and round it correctly. This is necessary to get a tolerance as small as possible.
 8003b0a:	4a1b      	ldr	r2, [pc, #108]	@ (8003b78 <HIF_UART_Init+0xe4>)
 8003b0c:	697b      	ldr	r3, [r7, #20]
 8003b0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b12:	3301      	adds	r3, #1
 8003b14:	617b      	str	r3, [r7, #20]
  Div = Div / 2;
 8003b16:	697b      	ldr	r3, [r7, #20]
 8003b18:	085b      	lsrs	r3, r3, #1
 8003b1a:	617b      	str	r3, [r7, #20]
  if (Div > 0xFFF) {
 8003b1c:	697b      	ldr	r3, [r7, #20]
 8003b1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b22:	d302      	bcc.n	8003b2a <HIF_UART_Init+0x96>
    Div = 0xFFF;        // Limit to 12 bit (mantissa in BRR)
 8003b24:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8003b28:	617b      	str	r3, [r7, #20]
  }
  if (Div >= 1) {
 8003b2a:	697b      	ldr	r3, [r7, #20]
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d004      	beq.n	8003b3a <HIF_UART_Init+0xa6>
    USART_BRR = 0xFFF0 & (Div << 4);    // Use only mantissa of fractional divider
 8003b30:	697b      	ldr	r3, [r7, #20]
 8003b32:	011b      	lsls	r3, r3, #4
 8003b34:	4a11      	ldr	r2, [pc, #68]	@ (8003b7c <HIF_UART_Init+0xe8>)
 8003b36:	b29b      	uxth	r3, r3
 8003b38:	6013      	str	r3, [r2, #0]
  }
  //
  // Setup callbacks which are called by ISR handler and enable interrupt in NVIC
  //
  _cbOnRx = cbOnRx;
 8003b3a:	4a11      	ldr	r2, [pc, #68]	@ (8003b80 <HIF_UART_Init+0xec>)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6013      	str	r3, [r2, #0]
  _cbOnTx = cbOnTx;
 8003b40:	4a10      	ldr	r2, [pc, #64]	@ (8003b84 <HIF_UART_Init+0xf0>)
 8003b42:	68bb      	ldr	r3, [r7, #8]
 8003b44:	6013      	str	r3, [r2, #0]
  NVIC_SetPriority(USART_IRQn, 6);  // Highest prio, so it is not disabled by embOS
 8003b46:	2106      	movs	r1, #6
 8003b48:	2026      	movs	r0, #38	@ 0x26
 8003b4a:	f7ff feab 	bl	80038a4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART_IRQn);
 8003b4e:	2026      	movs	r0, #38	@ 0x26
 8003b50:	f7ff fe8a 	bl	8003868 <__NVIC_EnableIRQ>
}
 8003b54:	bf00      	nop
 8003b56:	3718      	adds	r7, #24
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	bd80      	pop	{r7, pc}
 8003b5c:	40023840 	.word	0x40023840
 8003b60:	40023830 	.word	0x40023830
 8003b64:	40020020 	.word	0x40020020
 8003b68:	40020000 	.word	0x40020000
 8003b6c:	4000440c 	.word	0x4000440c
 8003b70:	40004410 	.word	0x40004410
 8003b74:	40004414 	.word	0x40004414
 8003b78:	0501bd00 	.word	0x0501bd00
 8003b7c:	40004408 	.word	0x40004408
 8003b80:	20012e9c 	.word	0x20012e9c
 8003b84:	20012ea0 	.word	0x20012ea0

08003b88 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 8003b88:	b480      	push	{r7}
 8003b8a:	b083      	sub	sp, #12
 8003b8c:	af00      	add	r7, sp, #0
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8003b8e:	4b24      	ldr	r3, [pc, #144]	@ (8003c20 <_DoInit+0x98>)
 8003b90:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2203      	movs	r2, #3
 8003b96:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2203      	movs	r2, #3
 8003b9c:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	4a20      	ldr	r2, [pc, #128]	@ (8003c24 <_DoInit+0x9c>)
 8003ba2:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	4a20      	ldr	r2, [pc, #128]	@ (8003c28 <_DoInit+0xa0>)
 8003ba8:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003bb0:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	629a      	str	r2, [r3, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2200      	movs	r2, #0
 8003bbc:	625a      	str	r2, [r3, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	62da      	str	r2, [r3, #44]	@ 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	4a17      	ldr	r2, [pc, #92]	@ (8003c24 <_DoInit+0x9c>)
 8003bc8:	661a      	str	r2, [r3, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	4a17      	ldr	r2, [pc, #92]	@ (8003c2c <_DoInit+0xa4>)
 8003bce:	665a      	str	r2, [r3, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2210      	movs	r2, #16
 8003bd4:	669a      	str	r2, [r3, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	671a      	str	r2, [r3, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2200      	movs	r2, #0
 8003be0:	66da      	str	r2, [r3, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	2200      	movs	r2, #0
 8003be6:	675a      	str	r2, [r3, #116]	@ 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	3307      	adds	r3, #7
 8003bec:	4a10      	ldr	r2, [pc, #64]	@ (8003c30 <_DoInit+0xa8>)
 8003bee:	6810      	ldr	r0, [r2, #0]
 8003bf0:	6018      	str	r0, [r3, #0]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8003bf2:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	4a0e      	ldr	r2, [pc, #56]	@ (8003c34 <_DoInit+0xac>)
 8003bfa:	6810      	ldr	r0, [r2, #0]
 8003bfc:	6018      	str	r0, [r3, #0]
 8003bfe:	8891      	ldrh	r1, [r2, #4]
 8003c00:	7992      	ldrb	r2, [r2, #6]
 8003c02:	8099      	strh	r1, [r3, #4]
 8003c04:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8003c06:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2220      	movs	r2, #32
 8003c0e:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8003c10:	f3bf 8f5f 	dmb	sy
}
 8003c14:	bf00      	nop
 8003c16:	370c      	adds	r7, #12
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1e:	4770      	bx	lr
 8003c20:	20012ea4 	.word	0x20012ea4
 8003c24:	08005f90 	.word	0x08005f90
 8003c28:	20012f4c 	.word	0x20012f4c
 8003c2c:	2001334c 	.word	0x2001334c
 8003c30:	08005f9c 	.word	0x08005f9c
 8003c34:	08005fa0 	.word	0x08005fa0

08003c38 <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b08a      	sub	sp, #40	@ 0x28
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	60f8      	str	r0, [r7, #12]
 8003c40:	60b9      	str	r1, [r7, #8]
 8003c42:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 8003c44:	2300      	movs	r3, #0
 8003c46:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	68db      	ldr	r3, [r3, #12]
 8003c4c:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	691b      	ldr	r3, [r3, #16]
 8003c52:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 8003c54:	69ba      	ldr	r2, [r7, #24]
 8003c56:	69fb      	ldr	r3, [r7, #28]
 8003c58:	429a      	cmp	r2, r3
 8003c5a:	d905      	bls.n	8003c68 <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 8003c5c:	69ba      	ldr	r2, [r7, #24]
 8003c5e:	69fb      	ldr	r3, [r7, #28]
 8003c60:	1ad3      	subs	r3, r2, r3
 8003c62:	3b01      	subs	r3, #1
 8003c64:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c66:	e007      	b.n	8003c78 <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	689a      	ldr	r2, [r3, #8]
 8003c6c:	69b9      	ldr	r1, [r7, #24]
 8003c6e:	69fb      	ldr	r3, [r7, #28]
 8003c70:	1acb      	subs	r3, r1, r3
 8003c72:	4413      	add	r3, r2
 8003c74:	3b01      	subs	r3, #1
 8003c76:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	689a      	ldr	r2, [r3, #8]
 8003c7c:	69fb      	ldr	r3, [r7, #28]
 8003c7e:	1ad3      	subs	r3, r2, r3
 8003c80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c82:	4293      	cmp	r3, r2
 8003c84:	bf28      	it	cs
 8003c86:	4613      	movcs	r3, r2
 8003c88:	627b      	str	r3, [r7, #36]	@ 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 8003c8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	4293      	cmp	r3, r2
 8003c90:	bf28      	it	cs
 8003c92:	4613      	movcs	r3, r2
 8003c94:	627b      	str	r3, [r7, #36]	@ 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	685a      	ldr	r2, [r3, #4]
 8003c9a:	69fb      	ldr	r3, [r7, #28]
 8003c9c:	4413      	add	r3, r2
 8003c9e:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 8003ca0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ca2:	68b9      	ldr	r1, [r7, #8]
 8003ca4:	6978      	ldr	r0, [r7, #20]
 8003ca6:	f001 fc91 	bl	80055cc <memcpy>
    NumBytesWritten += NumBytesToWrite;
 8003caa:	6a3a      	ldr	r2, [r7, #32]
 8003cac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cae:	4413      	add	r3, r2
 8003cb0:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 8003cb2:	68ba      	ldr	r2, [r7, #8]
 8003cb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cb6:	4413      	add	r3, r2
 8003cb8:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 8003cba:	687a      	ldr	r2, [r7, #4]
 8003cbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cbe:	1ad3      	subs	r3, r2, r3
 8003cc0:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 8003cc2:	69fa      	ldr	r2, [r7, #28]
 8003cc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cc6:	4413      	add	r3, r2
 8003cc8:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	689b      	ldr	r3, [r3, #8]
 8003cce:	69fa      	ldr	r2, [r7, #28]
 8003cd0:	429a      	cmp	r2, r3
 8003cd2:	d101      	bne.n	8003cd8 <_WriteBlocking+0xa0>
      WrOff = 0u;
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8003cd8:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	69fa      	ldr	r2, [r7, #28]
 8003ce0:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d1b2      	bne.n	8003c4e <_WriteBlocking+0x16>
  return NumBytesWritten;
 8003ce8:	6a3b      	ldr	r3, [r7, #32]
}
 8003cea:	4618      	mov	r0, r3
 8003cec:	3728      	adds	r7, #40	@ 0x28
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	bd80      	pop	{r7, pc}

08003cf2 <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 8003cf2:	b580      	push	{r7, lr}
 8003cf4:	b088      	sub	sp, #32
 8003cf6:	af00      	add	r7, sp, #0
 8003cf8:	60f8      	str	r0, [r7, #12]
 8003cfa:	60b9      	str	r1, [r7, #8]
 8003cfc:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	68db      	ldr	r3, [r3, #12]
 8003d02:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	689a      	ldr	r2, [r3, #8]
 8003d08:	69fb      	ldr	r3, [r7, #28]
 8003d0a:	1ad3      	subs	r3, r2, r3
 8003d0c:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 8003d0e:	69ba      	ldr	r2, [r7, #24]
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	429a      	cmp	r2, r3
 8003d14:	d911      	bls.n	8003d3a <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	685a      	ldr	r2, [r3, #4]
 8003d1a:	69fb      	ldr	r3, [r7, #28]
 8003d1c:	4413      	add	r3, r2
 8003d1e:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 8003d20:	687a      	ldr	r2, [r7, #4]
 8003d22:	68b9      	ldr	r1, [r7, #8]
 8003d24:	6938      	ldr	r0, [r7, #16]
 8003d26:	f001 fc51 	bl	80055cc <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8003d2a:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 8003d2e:	69fa      	ldr	r2, [r7, #28]
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	441a      	add	r2, r3
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 8003d38:	e01f      	b.n	8003d7a <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 8003d3a:	69bb      	ldr	r3, [r7, #24]
 8003d3c:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	685a      	ldr	r2, [r3, #4]
 8003d42:	69fb      	ldr	r3, [r7, #28]
 8003d44:	4413      	add	r3, r2
 8003d46:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 8003d48:	697a      	ldr	r2, [r7, #20]
 8003d4a:	68b9      	ldr	r1, [r7, #8]
 8003d4c:	6938      	ldr	r0, [r7, #16]
 8003d4e:	f001 fc3d 	bl	80055cc <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 8003d52:	687a      	ldr	r2, [r7, #4]
 8003d54:	69bb      	ldr	r3, [r7, #24]
 8003d56:	1ad3      	subs	r3, r2, r3
 8003d58:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	685b      	ldr	r3, [r3, #4]
 8003d5e:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 8003d60:	68ba      	ldr	r2, [r7, #8]
 8003d62:	69bb      	ldr	r3, [r7, #24]
 8003d64:	4413      	add	r3, r2
 8003d66:	697a      	ldr	r2, [r7, #20]
 8003d68:	4619      	mov	r1, r3
 8003d6a:	6938      	ldr	r0, [r7, #16]
 8003d6c:	f001 fc2e 	bl	80055cc <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8003d70:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	697a      	ldr	r2, [r7, #20]
 8003d78:	60da      	str	r2, [r3, #12]
}
 8003d7a:	bf00      	nop
 8003d7c:	3720      	adds	r7, #32
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bd80      	pop	{r7, pc}

08003d82 <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 8003d82:	b480      	push	{r7}
 8003d84:	b087      	sub	sp, #28
 8003d86:	af00      	add	r7, sp, #0
 8003d88:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	691b      	ldr	r3, [r3, #16]
 8003d8e:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	68db      	ldr	r3, [r3, #12]
 8003d94:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 8003d96:	693a      	ldr	r2, [r7, #16]
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	429a      	cmp	r2, r3
 8003d9c:	d808      	bhi.n	8003db0 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	689a      	ldr	r2, [r3, #8]
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	1ad2      	subs	r2, r2, r3
 8003da6:	693b      	ldr	r3, [r7, #16]
 8003da8:	4413      	add	r3, r2
 8003daa:	3b01      	subs	r3, #1
 8003dac:	617b      	str	r3, [r7, #20]
 8003dae:	e004      	b.n	8003dba <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 8003db0:	693a      	ldr	r2, [r7, #16]
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	1ad3      	subs	r3, r2, r3
 8003db6:	3b01      	subs	r3, #1
 8003db8:	617b      	str	r3, [r7, #20]
  }
  return r;
 8003dba:	697b      	ldr	r3, [r7, #20]
}
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	371c      	adds	r7, #28
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc6:	4770      	bx	lr

08003dc8 <SEGGER_RTT_ReadUpBufferNoLock>:
*    Number of bytes that have been read.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_ReadUpBufferNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b08c      	sub	sp, #48	@ 0x30
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	60f8      	str	r0, [r7, #12]
 8003dd0:	60b9      	str	r1, [r7, #8]
 8003dd2:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_UP*   pRing;
  volatile char*          pSrc;

  INIT();
 8003dd4:	4b3e      	ldr	r3, [pc, #248]	@ (8003ed0 <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 8003dd6:	623b      	str	r3, [r7, #32]
 8003dd8:	6a3b      	ldr	r3, [r7, #32]
 8003dda:	781b      	ldrb	r3, [r3, #0]
 8003ddc:	b2db      	uxtb	r3, r3
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d101      	bne.n	8003de6 <SEGGER_RTT_ReadUpBufferNoLock+0x1e>
 8003de2:	f7ff fed1 	bl	8003b88 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	1c5a      	adds	r2, r3, #1
 8003dea:	4613      	mov	r3, r2
 8003dec:	005b      	lsls	r3, r3, #1
 8003dee:	4413      	add	r3, r2
 8003df0:	00db      	lsls	r3, r3, #3
 8003df2:	4a37      	ldr	r2, [pc, #220]	@ (8003ed0 <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 8003df4:	4413      	add	r3, r2
 8003df6:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8003df8:	68bb      	ldr	r3, [r7, #8]
 8003dfa:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 8003dfc:	69fb      	ldr	r3, [r7, #28]
 8003dfe:	691b      	ldr	r3, [r3, #16]
 8003e00:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 8003e02:	69fb      	ldr	r3, [r7, #28]
 8003e04:	68db      	ldr	r3, [r3, #12]
 8003e06:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8003e08:	2300      	movs	r3, #0
 8003e0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8003e0c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003e0e:	69bb      	ldr	r3, [r7, #24]
 8003e10:	429a      	cmp	r2, r3
 8003e12:	d92b      	bls.n	8003e6c <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8003e14:	69fb      	ldr	r3, [r7, #28]
 8003e16:	689a      	ldr	r2, [r3, #8]
 8003e18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e1a:	1ad3      	subs	r3, r2, r3
 8003e1c:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8003e1e:	697a      	ldr	r2, [r7, #20]
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	4293      	cmp	r3, r2
 8003e24:	bf28      	it	cs
 8003e26:	4613      	movcs	r3, r2
 8003e28:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8003e2a:	69fb      	ldr	r3, [r7, #28]
 8003e2c:	685a      	ldr	r2, [r3, #4]
 8003e2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e30:	4413      	add	r3, r2
 8003e32:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8003e34:	697a      	ldr	r2, [r7, #20]
 8003e36:	6939      	ldr	r1, [r7, #16]
 8003e38:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003e3a:	f001 fbc7 	bl	80055cc <memcpy>
    NumBytesRead += NumBytesRem;
 8003e3e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003e40:	697b      	ldr	r3, [r7, #20]
 8003e42:	4413      	add	r3, r2
 8003e44:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8003e46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e48:	697b      	ldr	r3, [r7, #20]
 8003e4a:	4413      	add	r3, r2
 8003e4c:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8003e4e:	687a      	ldr	r2, [r7, #4]
 8003e50:	697b      	ldr	r3, [r7, #20]
 8003e52:	1ad3      	subs	r3, r2, r3
 8003e54:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8003e56:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003e58:	697b      	ldr	r3, [r7, #20]
 8003e5a:	4413      	add	r3, r2
 8003e5c:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8003e5e:	69fb      	ldr	r3, [r7, #28]
 8003e60:	689b      	ldr	r3, [r3, #8]
 8003e62:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003e64:	429a      	cmp	r2, r3
 8003e66:	d101      	bne.n	8003e6c <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
      RdOff = 0u;
 8003e68:	2300      	movs	r3, #0
 8003e6a:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8003e6c:	69ba      	ldr	r2, [r7, #24]
 8003e6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e70:	1ad3      	subs	r3, r2, r3
 8003e72:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8003e74:	697a      	ldr	r2, [r7, #20]
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	4293      	cmp	r3, r2
 8003e7a:	bf28      	it	cs
 8003e7c:	4613      	movcs	r3, r2
 8003e7e:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8003e80:	697b      	ldr	r3, [r7, #20]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d019      	beq.n	8003eba <SEGGER_RTT_ReadUpBufferNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8003e86:	69fb      	ldr	r3, [r7, #28]
 8003e88:	685a      	ldr	r2, [r3, #4]
 8003e8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e8c:	4413      	add	r3, r2
 8003e8e:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8003e90:	697a      	ldr	r2, [r7, #20]
 8003e92:	6939      	ldr	r1, [r7, #16]
 8003e94:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003e96:	f001 fb99 	bl	80055cc <memcpy>
    NumBytesRead += NumBytesRem;
 8003e9a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003e9c:	697b      	ldr	r3, [r7, #20]
 8003e9e:	4413      	add	r3, r2
 8003ea0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8003ea2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ea4:	697b      	ldr	r3, [r7, #20]
 8003ea6:	4413      	add	r3, r2
 8003ea8:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8003eaa:	687a      	ldr	r2, [r7, #4]
 8003eac:	697b      	ldr	r3, [r7, #20]
 8003eae:	1ad3      	subs	r3, r2, r3
 8003eb0:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8003eb2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003eb4:	697b      	ldr	r3, [r7, #20]
 8003eb6:	4413      	add	r3, r2
 8003eb8:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  //
  // Update read offset of buffer
  //
  if (NumBytesRead) {
 8003eba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d002      	beq.n	8003ec6 <SEGGER_RTT_ReadUpBufferNoLock+0xfe>
    pRing->RdOff = RdOff;
 8003ec0:	69fb      	ldr	r3, [r7, #28]
 8003ec2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003ec4:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8003ec6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8003ec8:	4618      	mov	r0, r3
 8003eca:	3730      	adds	r7, #48	@ 0x30
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	bd80      	pop	{r7, pc}
 8003ed0:	20012ea4 	.word	0x20012ea4

08003ed4 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b08c      	sub	sp, #48	@ 0x30
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	60f8      	str	r0, [r7, #12]
 8003edc:	60b9      	str	r1, [r7, #8]
 8003ede:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8003ee0:	4b3e      	ldr	r3, [pc, #248]	@ (8003fdc <SEGGER_RTT_ReadNoLock+0x108>)
 8003ee2:	623b      	str	r3, [r7, #32]
 8003ee4:	6a3b      	ldr	r3, [r7, #32]
 8003ee6:	781b      	ldrb	r3, [r3, #0]
 8003ee8:	b2db      	uxtb	r3, r3
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d101      	bne.n	8003ef2 <SEGGER_RTT_ReadNoLock+0x1e>
 8003eee:	f7ff fe4b 	bl	8003b88 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8003ef2:	68fa      	ldr	r2, [r7, #12]
 8003ef4:	4613      	mov	r3, r2
 8003ef6:	005b      	lsls	r3, r3, #1
 8003ef8:	4413      	add	r3, r2
 8003efa:	00db      	lsls	r3, r3, #3
 8003efc:	3360      	adds	r3, #96	@ 0x60
 8003efe:	4a37      	ldr	r2, [pc, #220]	@ (8003fdc <SEGGER_RTT_ReadNoLock+0x108>)
 8003f00:	4413      	add	r3, r2
 8003f02:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8003f04:	68bb      	ldr	r3, [r7, #8]
 8003f06:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 8003f08:	69fb      	ldr	r3, [r7, #28]
 8003f0a:	691b      	ldr	r3, [r3, #16]
 8003f0c:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 8003f0e:	69fb      	ldr	r3, [r7, #28]
 8003f10:	68db      	ldr	r3, [r3, #12]
 8003f12:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8003f14:	2300      	movs	r3, #0
 8003f16:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8003f18:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003f1a:	69bb      	ldr	r3, [r7, #24]
 8003f1c:	429a      	cmp	r2, r3
 8003f1e:	d92b      	bls.n	8003f78 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8003f20:	69fb      	ldr	r3, [r7, #28]
 8003f22:	689a      	ldr	r2, [r3, #8]
 8003f24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f26:	1ad3      	subs	r3, r2, r3
 8003f28:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8003f2a:	697a      	ldr	r2, [r7, #20]
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	bf28      	it	cs
 8003f32:	4613      	movcs	r3, r2
 8003f34:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8003f36:	69fb      	ldr	r3, [r7, #28]
 8003f38:	685a      	ldr	r2, [r3, #4]
 8003f3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f3c:	4413      	add	r3, r2
 8003f3e:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8003f40:	697a      	ldr	r2, [r7, #20]
 8003f42:	6939      	ldr	r1, [r7, #16]
 8003f44:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003f46:	f001 fb41 	bl	80055cc <memcpy>
    NumBytesRead += NumBytesRem;
 8003f4a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003f4c:	697b      	ldr	r3, [r7, #20]
 8003f4e:	4413      	add	r3, r2
 8003f50:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8003f52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f54:	697b      	ldr	r3, [r7, #20]
 8003f56:	4413      	add	r3, r2
 8003f58:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8003f5a:	687a      	ldr	r2, [r7, #4]
 8003f5c:	697b      	ldr	r3, [r7, #20]
 8003f5e:	1ad3      	subs	r3, r2, r3
 8003f60:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8003f62:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003f64:	697b      	ldr	r3, [r7, #20]
 8003f66:	4413      	add	r3, r2
 8003f68:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8003f6a:	69fb      	ldr	r3, [r7, #28]
 8003f6c:	689b      	ldr	r3, [r3, #8]
 8003f6e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003f70:	429a      	cmp	r2, r3
 8003f72:	d101      	bne.n	8003f78 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 8003f74:	2300      	movs	r3, #0
 8003f76:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8003f78:	69ba      	ldr	r2, [r7, #24]
 8003f7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f7c:	1ad3      	subs	r3, r2, r3
 8003f7e:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8003f80:	697a      	ldr	r2, [r7, #20]
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	4293      	cmp	r3, r2
 8003f86:	bf28      	it	cs
 8003f88:	4613      	movcs	r3, r2
 8003f8a:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8003f8c:	697b      	ldr	r3, [r7, #20]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d019      	beq.n	8003fc6 <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8003f92:	69fb      	ldr	r3, [r7, #28]
 8003f94:	685a      	ldr	r2, [r3, #4]
 8003f96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f98:	4413      	add	r3, r2
 8003f9a:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8003f9c:	697a      	ldr	r2, [r7, #20]
 8003f9e:	6939      	ldr	r1, [r7, #16]
 8003fa0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003fa2:	f001 fb13 	bl	80055cc <memcpy>
    NumBytesRead += NumBytesRem;
 8003fa6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003fa8:	697b      	ldr	r3, [r7, #20]
 8003faa:	4413      	add	r3, r2
 8003fac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8003fae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fb0:	697b      	ldr	r3, [r7, #20]
 8003fb2:	4413      	add	r3, r2
 8003fb4:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8003fb6:	687a      	ldr	r2, [r7, #4]
 8003fb8:	697b      	ldr	r3, [r7, #20]
 8003fba:	1ad3      	subs	r3, r2, r3
 8003fbc:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8003fbe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003fc0:	697b      	ldr	r3, [r7, #20]
 8003fc2:	4413      	add	r3, r2
 8003fc4:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  if (NumBytesRead) {
 8003fc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d002      	beq.n	8003fd2 <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 8003fcc:	69fb      	ldr	r3, [r7, #28]
 8003fce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003fd0:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8003fd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	3730      	adds	r7, #48	@ 0x30
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	bd80      	pop	{r7, pc}
 8003fdc:	20012ea4 	.word	0x20012ea4

08003fe0 <SEGGER_RTT_WriteDownBufferNoLock>:
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_WriteDownBufferNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b088      	sub	sp, #32
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	60f8      	str	r0, [r7, #12]
 8003fe8:	60b9      	str	r1, [r7, #8]
 8003fea:	607a      	str	r2, [r7, #4]
  SEGGER_RTT_BUFFER_UP*   pRing;
  //
  // Get "to-target" ring buffer.
  // It is save to cast that to a "to-host" buffer. Up and Down buffer differ in volatility of offsets that might be modified by J-Link.
  //
  pData = (const char *)pBuffer;
 8003fec:	68bb      	ldr	r3, [r7, #8]
 8003fee:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8003ff0:	68fa      	ldr	r2, [r7, #12]
 8003ff2:	4613      	mov	r3, r2
 8003ff4:	005b      	lsls	r3, r3, #1
 8003ff6:	4413      	add	r3, r2
 8003ff8:	00db      	lsls	r3, r3, #3
 8003ffa:	3360      	adds	r3, #96	@ 0x60
 8003ffc:	4a1f      	ldr	r2, [pc, #124]	@ (800407c <SEGGER_RTT_WriteDownBufferNoLock+0x9c>)
 8003ffe:	4413      	add	r3, r2
 8004000:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 8004002:	697b      	ldr	r3, [r7, #20]
 8004004:	695b      	ldr	r3, [r3, #20]
 8004006:	2b02      	cmp	r3, #2
 8004008:	d029      	beq.n	800405e <SEGGER_RTT_WriteDownBufferNoLock+0x7e>
 800400a:	2b02      	cmp	r3, #2
 800400c:	d82e      	bhi.n	800406c <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
 800400e:	2b00      	cmp	r3, #0
 8004010:	d002      	beq.n	8004018 <SEGGER_RTT_WriteDownBufferNoLock+0x38>
 8004012:	2b01      	cmp	r3, #1
 8004014:	d013      	beq.n	800403e <SEGGER_RTT_WriteDownBufferNoLock+0x5e>
 8004016:	e029      	b.n	800406c <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8004018:	6978      	ldr	r0, [r7, #20]
 800401a:	f7ff feb2 	bl	8003d82 <_GetAvailWriteSpace>
 800401e:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 8004020:	693a      	ldr	r2, [r7, #16]
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	429a      	cmp	r2, r3
 8004026:	d202      	bcs.n	800402e <SEGGER_RTT_WriteDownBufferNoLock+0x4e>
      Status = 0u;
 8004028:	2300      	movs	r3, #0
 800402a:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 800402c:	e021      	b.n	8004072 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
      Status = NumBytes;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 8004032:	687a      	ldr	r2, [r7, #4]
 8004034:	69b9      	ldr	r1, [r7, #24]
 8004036:	6978      	ldr	r0, [r7, #20]
 8004038:	f7ff fe5b 	bl	8003cf2 <_WriteNoCheck>
    break;
 800403c:	e019      	b.n	8004072 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 800403e:	6978      	ldr	r0, [r7, #20]
 8004040:	f7ff fe9f 	bl	8003d82 <_GetAvailWriteSpace>
 8004044:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 8004046:	687a      	ldr	r2, [r7, #4]
 8004048:	693b      	ldr	r3, [r7, #16]
 800404a:	4293      	cmp	r3, r2
 800404c:	bf28      	it	cs
 800404e:	4613      	movcs	r3, r2
 8004050:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 8004052:	69fa      	ldr	r2, [r7, #28]
 8004054:	69b9      	ldr	r1, [r7, #24]
 8004056:	6978      	ldr	r0, [r7, #20]
 8004058:	f7ff fe4b 	bl	8003cf2 <_WriteNoCheck>
    break;
 800405c:	e009      	b.n	8004072 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 800405e:	687a      	ldr	r2, [r7, #4]
 8004060:	69b9      	ldr	r1, [r7, #24]
 8004062:	6978      	ldr	r0, [r7, #20]
 8004064:	f7ff fde8 	bl	8003c38 <_WriteBlocking>
 8004068:	61f8      	str	r0, [r7, #28]
    break;
 800406a:	e002      	b.n	8004072 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  default:
    Status = 0u;
 800406c:	2300      	movs	r3, #0
 800406e:	61fb      	str	r3, [r7, #28]
    break;
 8004070:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 8004072:	69fb      	ldr	r3, [r7, #28]
}
 8004074:	4618      	mov	r0, r3
 8004076:	3720      	adds	r7, #32
 8004078:	46bd      	mov	sp, r7
 800407a:	bd80      	pop	{r7, pc}
 800407c:	20012ea4 	.word	0x20012ea4

08004080 <SEGGER_RTT_WriteDownBuffer>:
*    This function locks against all other RTT operations. I.e. during
*    the write operation, writing from the application is also locked.
*    If only one consumer writes to the down buffer, 
*    call SEGGER_RTT_WriteDownBufferNoLock() instead.
*/
unsigned SEGGER_RTT_WriteDownBuffer(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8004080:	b580      	push	{r7, lr}
 8004082:	b088      	sub	sp, #32
 8004084:	af00      	add	r7, sp, #0
 8004086:	60f8      	str	r0, [r7, #12]
 8004088:	60b9      	str	r1, [r7, #8]
 800408a:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 800408c:	4b0e      	ldr	r3, [pc, #56]	@ (80040c8 <SEGGER_RTT_WriteDownBuffer+0x48>)
 800408e:	61fb      	str	r3, [r7, #28]
 8004090:	69fb      	ldr	r3, [r7, #28]
 8004092:	781b      	ldrb	r3, [r3, #0]
 8004094:	b2db      	uxtb	r3, r3
 8004096:	2b00      	cmp	r3, #0
 8004098:	d101      	bne.n	800409e <SEGGER_RTT_WriteDownBuffer+0x1e>
 800409a:	f7ff fd75 	bl	8003b88 <_DoInit>
  SEGGER_RTT_LOCK();
 800409e:	f3ef 8311 	mrs	r3, BASEPRI
 80040a2:	f04f 0120 	mov.w	r1, #32
 80040a6:	f381 8811 	msr	BASEPRI, r1
 80040aa:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteDownBufferNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 80040ac:	687a      	ldr	r2, [r7, #4]
 80040ae:	68b9      	ldr	r1, [r7, #8]
 80040b0:	68f8      	ldr	r0, [r7, #12]
 80040b2:	f7ff ff95 	bl	8003fe0 <SEGGER_RTT_WriteDownBufferNoLock>
 80040b6:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 80040b8:	69bb      	ldr	r3, [r7, #24]
 80040ba:	f383 8811 	msr	BASEPRI, r3
  return Status;
 80040be:	697b      	ldr	r3, [r7, #20]
}
 80040c0:	4618      	mov	r0, r3
 80040c2:	3720      	adds	r7, #32
 80040c4:	46bd      	mov	sp, r7
 80040c6:	bd80      	pop	{r7, pc}
 80040c8:	20012ea4 	.word	0x20012ea4

080040cc <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b088      	sub	sp, #32
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	60f8      	str	r0, [r7, #12]
 80040d4:	60b9      	str	r1, [r7, #8]
 80040d6:	607a      	str	r2, [r7, #4]
 80040d8:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 80040da:	4b3d      	ldr	r3, [pc, #244]	@ (80041d0 <SEGGER_RTT_AllocUpBuffer+0x104>)
 80040dc:	61bb      	str	r3, [r7, #24]
 80040de:	69bb      	ldr	r3, [r7, #24]
 80040e0:	781b      	ldrb	r3, [r3, #0]
 80040e2:	b2db      	uxtb	r3, r3
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d101      	bne.n	80040ec <SEGGER_RTT_AllocUpBuffer+0x20>
 80040e8:	f7ff fd4e 	bl	8003b88 <_DoInit>
  SEGGER_RTT_LOCK();
 80040ec:	f3ef 8311 	mrs	r3, BASEPRI
 80040f0:	f04f 0120 	mov.w	r1, #32
 80040f4:	f381 8811 	msr	BASEPRI, r1
 80040f8:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80040fa:	4b35      	ldr	r3, [pc, #212]	@ (80041d0 <SEGGER_RTT_AllocUpBuffer+0x104>)
 80040fc:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 80040fe:	2300      	movs	r3, #0
 8004100:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 8004102:	6939      	ldr	r1, [r7, #16]
 8004104:	69fb      	ldr	r3, [r7, #28]
 8004106:	1c5a      	adds	r2, r3, #1
 8004108:	4613      	mov	r3, r2
 800410a:	005b      	lsls	r3, r3, #1
 800410c:	4413      	add	r3, r2
 800410e:	00db      	lsls	r3, r3, #3
 8004110:	440b      	add	r3, r1
 8004112:	3304      	adds	r3, #4
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d008      	beq.n	800412c <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 800411a:	69fb      	ldr	r3, [r7, #28]
 800411c:	3301      	adds	r3, #1
 800411e:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 8004120:	693b      	ldr	r3, [r7, #16]
 8004122:	691b      	ldr	r3, [r3, #16]
 8004124:	69fa      	ldr	r2, [r7, #28]
 8004126:	429a      	cmp	r2, r3
 8004128:	dbeb      	blt.n	8004102 <SEGGER_RTT_AllocUpBuffer+0x36>
 800412a:	e000      	b.n	800412e <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 800412c:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 800412e:	693b      	ldr	r3, [r7, #16]
 8004130:	691b      	ldr	r3, [r3, #16]
 8004132:	69fa      	ldr	r2, [r7, #28]
 8004134:	429a      	cmp	r2, r3
 8004136:	da3f      	bge.n	80041b8 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 8004138:	6939      	ldr	r1, [r7, #16]
 800413a:	69fb      	ldr	r3, [r7, #28]
 800413c:	1c5a      	adds	r2, r3, #1
 800413e:	4613      	mov	r3, r2
 8004140:	005b      	lsls	r3, r3, #1
 8004142:	4413      	add	r3, r2
 8004144:	00db      	lsls	r3, r3, #3
 8004146:	440b      	add	r3, r1
 8004148:	68fa      	ldr	r2, [r7, #12]
 800414a:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 800414c:	6939      	ldr	r1, [r7, #16]
 800414e:	69fb      	ldr	r3, [r7, #28]
 8004150:	1c5a      	adds	r2, r3, #1
 8004152:	4613      	mov	r3, r2
 8004154:	005b      	lsls	r3, r3, #1
 8004156:	4413      	add	r3, r2
 8004158:	00db      	lsls	r3, r3, #3
 800415a:	440b      	add	r3, r1
 800415c:	3304      	adds	r3, #4
 800415e:	68ba      	ldr	r2, [r7, #8]
 8004160:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 8004162:	6939      	ldr	r1, [r7, #16]
 8004164:	69fa      	ldr	r2, [r7, #28]
 8004166:	4613      	mov	r3, r2
 8004168:	005b      	lsls	r3, r3, #1
 800416a:	4413      	add	r3, r2
 800416c:	00db      	lsls	r3, r3, #3
 800416e:	440b      	add	r3, r1
 8004170:	3320      	adds	r3, #32
 8004172:	687a      	ldr	r2, [r7, #4]
 8004174:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 8004176:	6939      	ldr	r1, [r7, #16]
 8004178:	69fa      	ldr	r2, [r7, #28]
 800417a:	4613      	mov	r3, r2
 800417c:	005b      	lsls	r3, r3, #1
 800417e:	4413      	add	r3, r2
 8004180:	00db      	lsls	r3, r3, #3
 8004182:	440b      	add	r3, r1
 8004184:	3328      	adds	r3, #40	@ 0x28
 8004186:	2200      	movs	r2, #0
 8004188:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 800418a:	6939      	ldr	r1, [r7, #16]
 800418c:	69fa      	ldr	r2, [r7, #28]
 800418e:	4613      	mov	r3, r2
 8004190:	005b      	lsls	r3, r3, #1
 8004192:	4413      	add	r3, r2
 8004194:	00db      	lsls	r3, r3, #3
 8004196:	440b      	add	r3, r1
 8004198:	3324      	adds	r3, #36	@ 0x24
 800419a:	2200      	movs	r2, #0
 800419c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 800419e:	6939      	ldr	r1, [r7, #16]
 80041a0:	69fa      	ldr	r2, [r7, #28]
 80041a2:	4613      	mov	r3, r2
 80041a4:	005b      	lsls	r3, r3, #1
 80041a6:	4413      	add	r3, r2
 80041a8:	00db      	lsls	r3, r3, #3
 80041aa:	440b      	add	r3, r1
 80041ac:	332c      	adds	r3, #44	@ 0x2c
 80041ae:	683a      	ldr	r2, [r7, #0]
 80041b0:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80041b2:	f3bf 8f5f 	dmb	sy
 80041b6:	e002      	b.n	80041be <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 80041b8:	f04f 33ff 	mov.w	r3, #4294967295
 80041bc:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 80041be:	697b      	ldr	r3, [r7, #20]
 80041c0:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 80041c4:	69fb      	ldr	r3, [r7, #28]
}
 80041c6:	4618      	mov	r0, r3
 80041c8:	3720      	adds	r7, #32
 80041ca:	46bd      	mov	sp, r7
 80041cc:	bd80      	pop	{r7, pc}
 80041ce:	bf00      	nop
 80041d0:	20012ea4 	.word	0x20012ea4

080041d4 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b088      	sub	sp, #32
 80041d8:	af00      	add	r7, sp, #0
 80041da:	60f8      	str	r0, [r7, #12]
 80041dc:	60b9      	str	r1, [r7, #8]
 80041de:	607a      	str	r2, [r7, #4]
 80041e0:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 80041e2:	4b33      	ldr	r3, [pc, #204]	@ (80042b0 <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 80041e4:	61bb      	str	r3, [r7, #24]
 80041e6:	69bb      	ldr	r3, [r7, #24]
 80041e8:	781b      	ldrb	r3, [r3, #0]
 80041ea:	b2db      	uxtb	r3, r3
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d101      	bne.n	80041f4 <SEGGER_RTT_ConfigDownBuffer+0x20>
 80041f0:	f7ff fcca 	bl	8003b88 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80041f4:	4b2e      	ldr	r3, [pc, #184]	@ (80042b0 <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 80041f6:	617b      	str	r3, [r7, #20]
  if (BufferIndex < (unsigned)pRTTCB->MaxNumDownBuffers) {
 80041f8:	697b      	ldr	r3, [r7, #20]
 80041fa:	695b      	ldr	r3, [r3, #20]
 80041fc:	461a      	mov	r2, r3
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	4293      	cmp	r3, r2
 8004202:	d24d      	bcs.n	80042a0 <SEGGER_RTT_ConfigDownBuffer+0xcc>
    SEGGER_RTT_LOCK();
 8004204:	f3ef 8311 	mrs	r3, BASEPRI
 8004208:	f04f 0120 	mov.w	r1, #32
 800420c:	f381 8811 	msr	BASEPRI, r1
 8004210:	613b      	str	r3, [r7, #16]
    if (BufferIndex > 0u) {
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	2b00      	cmp	r3, #0
 8004216:	d031      	beq.n	800427c <SEGGER_RTT_ConfigDownBuffer+0xa8>
      pRTTCB->aDown[BufferIndex].sName        = sName;
 8004218:	6979      	ldr	r1, [r7, #20]
 800421a:	68fa      	ldr	r2, [r7, #12]
 800421c:	4613      	mov	r3, r2
 800421e:	005b      	lsls	r3, r3, #1
 8004220:	4413      	add	r3, r2
 8004222:	00db      	lsls	r3, r3, #3
 8004224:	440b      	add	r3, r1
 8004226:	3360      	adds	r3, #96	@ 0x60
 8004228:	68ba      	ldr	r2, [r7, #8]
 800422a:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].pBuffer      = (char*)pBuffer;
 800422c:	6979      	ldr	r1, [r7, #20]
 800422e:	68fa      	ldr	r2, [r7, #12]
 8004230:	4613      	mov	r3, r2
 8004232:	005b      	lsls	r3, r3, #1
 8004234:	4413      	add	r3, r2
 8004236:	00db      	lsls	r3, r3, #3
 8004238:	440b      	add	r3, r1
 800423a:	3364      	adds	r3, #100	@ 0x64
 800423c:	687a      	ldr	r2, [r7, #4]
 800423e:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].SizeOfBuffer = BufferSize;
 8004240:	6979      	ldr	r1, [r7, #20]
 8004242:	68fa      	ldr	r2, [r7, #12]
 8004244:	4613      	mov	r3, r2
 8004246:	005b      	lsls	r3, r3, #1
 8004248:	4413      	add	r3, r2
 800424a:	00db      	lsls	r3, r3, #3
 800424c:	440b      	add	r3, r1
 800424e:	3368      	adds	r3, #104	@ 0x68
 8004250:	683a      	ldr	r2, [r7, #0]
 8004252:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].RdOff        = 0u;
 8004254:	6979      	ldr	r1, [r7, #20]
 8004256:	68fa      	ldr	r2, [r7, #12]
 8004258:	4613      	mov	r3, r2
 800425a:	005b      	lsls	r3, r3, #1
 800425c:	4413      	add	r3, r2
 800425e:	00db      	lsls	r3, r3, #3
 8004260:	440b      	add	r3, r1
 8004262:	3370      	adds	r3, #112	@ 0x70
 8004264:	2200      	movs	r2, #0
 8004266:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].WrOff        = 0u;
 8004268:	6979      	ldr	r1, [r7, #20]
 800426a:	68fa      	ldr	r2, [r7, #12]
 800426c:	4613      	mov	r3, r2
 800426e:	005b      	lsls	r3, r3, #1
 8004270:	4413      	add	r3, r2
 8004272:	00db      	lsls	r3, r3, #3
 8004274:	440b      	add	r3, r1
 8004276:	336c      	adds	r3, #108	@ 0x6c
 8004278:	2200      	movs	r2, #0
 800427a:	601a      	str	r2, [r3, #0]
    }
    pRTTCB->aDown[BufferIndex].Flags          = Flags;
 800427c:	6979      	ldr	r1, [r7, #20]
 800427e:	68fa      	ldr	r2, [r7, #12]
 8004280:	4613      	mov	r3, r2
 8004282:	005b      	lsls	r3, r3, #1
 8004284:	4413      	add	r3, r2
 8004286:	00db      	lsls	r3, r3, #3
 8004288:	440b      	add	r3, r1
 800428a:	3374      	adds	r3, #116	@ 0x74
 800428c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800428e:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8004290:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 8004294:	693b      	ldr	r3, [r7, #16]
 8004296:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 800429a:	2300      	movs	r3, #0
 800429c:	61fb      	str	r3, [r7, #28]
 800429e:	e002      	b.n	80042a6 <SEGGER_RTT_ConfigDownBuffer+0xd2>
  } else {
    r = -1;
 80042a0:	f04f 33ff 	mov.w	r3, #4294967295
 80042a4:	61fb      	str	r3, [r7, #28]
  }
  return r;
 80042a6:	69fb      	ldr	r3, [r7, #28]
}
 80042a8:	4618      	mov	r0, r3
 80042aa:	3720      	adds	r7, #32
 80042ac:	46bd      	mov	sp, r7
 80042ae:	bd80      	pop	{r7, pc}
 80042b0:	20012ea4 	.word	0x20012ea4

080042b4 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 80042b4:	b480      	push	{r7}
 80042b6:	b087      	sub	sp, #28
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	60f8      	str	r0, [r7, #12]
 80042bc:	60b9      	str	r1, [r7, #8]
 80042be:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 80042c0:	2300      	movs	r3, #0
 80042c2:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 80042c4:	e002      	b.n	80042cc <_EncodeStr+0x18>
    Len++;
 80042c6:	693b      	ldr	r3, [r7, #16]
 80042c8:	3301      	adds	r3, #1
 80042ca:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 80042cc:	68ba      	ldr	r2, [r7, #8]
 80042ce:	693b      	ldr	r3, [r7, #16]
 80042d0:	4413      	add	r3, r2
 80042d2:	781b      	ldrb	r3, [r3, #0]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d1f6      	bne.n	80042c6 <_EncodeStr+0x12>
  }
  if (Len > Limit) {
 80042d8:	693a      	ldr	r2, [r7, #16]
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	429a      	cmp	r2, r3
 80042de:	d901      	bls.n	80042e4 <_EncodeStr+0x30>
    Len = Limit;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	613b      	str	r3, [r7, #16]
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 80042e4:	693b      	ldr	r3, [r7, #16]
 80042e6:	2bfe      	cmp	r3, #254	@ 0xfe
 80042e8:	d806      	bhi.n	80042f8 <_EncodeStr+0x44>
    *pPayload++ = Len; 
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	1c5a      	adds	r2, r3, #1
 80042ee:	60fa      	str	r2, [r7, #12]
 80042f0:	693a      	ldr	r2, [r7, #16]
 80042f2:	b2d2      	uxtb	r2, r2
 80042f4:	701a      	strb	r2, [r3, #0]
 80042f6:	e011      	b.n	800431c <_EncodeStr+0x68>
  } else {
    *pPayload++ = 255;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	1c5a      	adds	r2, r3, #1
 80042fc:	60fa      	str	r2, [r7, #12]
 80042fe:	22ff      	movs	r2, #255	@ 0xff
 8004300:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	1c5a      	adds	r2, r3, #1
 8004306:	60fa      	str	r2, [r7, #12]
 8004308:	693a      	ldr	r2, [r7, #16]
 800430a:	b2d2      	uxtb	r2, r2
 800430c:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 800430e:	693b      	ldr	r3, [r7, #16]
 8004310:	0a19      	lsrs	r1, r3, #8
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	1c5a      	adds	r2, r3, #1
 8004316:	60fa      	str	r2, [r7, #12]
 8004318:	b2ca      	uxtb	r2, r1
 800431a:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 800431c:	2300      	movs	r3, #0
 800431e:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8004320:	e00a      	b.n	8004338 <_EncodeStr+0x84>
    *pPayload++ = *pText++;
 8004322:	68ba      	ldr	r2, [r7, #8]
 8004324:	1c53      	adds	r3, r2, #1
 8004326:	60bb      	str	r3, [r7, #8]
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	1c59      	adds	r1, r3, #1
 800432c:	60f9      	str	r1, [r7, #12]
 800432e:	7812      	ldrb	r2, [r2, #0]
 8004330:	701a      	strb	r2, [r3, #0]
    n++;
 8004332:	697b      	ldr	r3, [r7, #20]
 8004334:	3301      	adds	r3, #1
 8004336:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8004338:	697a      	ldr	r2, [r7, #20]
 800433a:	693b      	ldr	r3, [r7, #16]
 800433c:	429a      	cmp	r2, r3
 800433e:	d3f0      	bcc.n	8004322 <_EncodeStr+0x6e>
  }
  return pPayload;
 8004340:	68fb      	ldr	r3, [r7, #12]
}
 8004342:	4618      	mov	r0, r3
 8004344:	371c      	adds	r7, #28
 8004346:	46bd      	mov	sp, r7
 8004348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434c:	4770      	bx	lr

0800434e <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 800434e:	b480      	push	{r7}
 8004350:	b083      	sub	sp, #12
 8004352:	af00      	add	r7, sp, #0
 8004354:	6078      	str	r0, [r7, #4]
  return pPacket + 4;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	3304      	adds	r3, #4
}
 800435a:	4618      	mov	r0, r3
 800435c:	370c      	adds	r7, #12
 800435e:	46bd      	mov	sp, r7
 8004360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004364:	4770      	bx	lr
	...

08004368 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8004368:	b580      	push	{r7, lr}
 800436a:	b082      	sub	sp, #8
 800436c:	af00      	add	r7, sp, #0
  U8  Cmd;
  int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800436e:	4b35      	ldr	r3, [pc, #212]	@ (8004444 <_HandleIncomingPacket+0xdc>)
 8004370:	7e1b      	ldrb	r3, [r3, #24]
 8004372:	4618      	mov	r0, r3
 8004374:	1cfb      	adds	r3, r7, #3
 8004376:	2201      	movs	r2, #1
 8004378:	4619      	mov	r1, r3
 800437a:	f7ff fdab 	bl	8003ed4 <SEGGER_RTT_ReadNoLock>
 800437e:	4603      	mov	r3, r0
 8004380:	607b      	str	r3, [r7, #4]
  if (Status > 0) {
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	2b00      	cmp	r3, #0
 8004386:	dd59      	ble.n	800443c <_HandleIncomingPacket+0xd4>
    switch (Cmd) {
 8004388:	78fb      	ldrb	r3, [r7, #3]
 800438a:	2b80      	cmp	r3, #128	@ 0x80
 800438c:	d032      	beq.n	80043f4 <_HandleIncomingPacket+0x8c>
 800438e:	2b80      	cmp	r3, #128	@ 0x80
 8004390:	dc42      	bgt.n	8004418 <_HandleIncomingPacket+0xb0>
 8004392:	2b07      	cmp	r3, #7
 8004394:	dc16      	bgt.n	80043c4 <_HandleIncomingPacket+0x5c>
 8004396:	2b00      	cmp	r3, #0
 8004398:	dd3e      	ble.n	8004418 <_HandleIncomingPacket+0xb0>
 800439a:	3b01      	subs	r3, #1
 800439c:	2b06      	cmp	r3, #6
 800439e:	d83b      	bhi.n	8004418 <_HandleIncomingPacket+0xb0>
 80043a0:	a201      	add	r2, pc, #4	@ (adr r2, 80043a8 <_HandleIncomingPacket+0x40>)
 80043a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043a6:	bf00      	nop
 80043a8:	080043cb 	.word	0x080043cb
 80043ac:	080043d1 	.word	0x080043d1
 80043b0:	080043d7 	.word	0x080043d7
 80043b4:	080043dd 	.word	0x080043dd
 80043b8:	080043e3 	.word	0x080043e3
 80043bc:	080043e9 	.word	0x080043e9
 80043c0:	080043ef 	.word	0x080043ef
 80043c4:	2b7f      	cmp	r3, #127	@ 0x7f
 80043c6:	d034      	beq.n	8004432 <_HandleIncomingPacket+0xca>
 80043c8:	e026      	b.n	8004418 <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 80043ca:	f000 faa1 	bl	8004910 <SEGGER_SYSVIEW_Start>
      break;
 80043ce:	e035      	b.n	800443c <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 80043d0:	f000 fb5a 	bl	8004a88 <SEGGER_SYSVIEW_Stop>
      break;
 80043d4:	e032      	b.n	800443c <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 80043d6:	f000 fd33 	bl	8004e40 <SEGGER_SYSVIEW_RecordSystime>
      break;
 80043da:	e02f      	b.n	800443c <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 80043dc:	f000 fcf8 	bl	8004dd0 <SEGGER_SYSVIEW_SendTaskList>
      break;
 80043e0:	e02c      	b.n	800443c <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 80043e2:	f000 fb77 	bl	8004ad4 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 80043e6:	e029      	b.n	800443c <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 80043e8:	f000 ffb6 	bl	8005358 <SEGGER_SYSVIEW_SendNumModules>
      break;
 80043ec:	e026      	b.n	800443c <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 80043ee:	f000 ff95 	bl	800531c <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 80043f2:	e023      	b.n	800443c <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 80043f4:	4b13      	ldr	r3, [pc, #76]	@ (8004444 <_HandleIncomingPacket+0xdc>)
 80043f6:	7e1b      	ldrb	r3, [r3, #24]
 80043f8:	4618      	mov	r0, r3
 80043fa:	1cfb      	adds	r3, r7, #3
 80043fc:	2201      	movs	r2, #1
 80043fe:	4619      	mov	r1, r3
 8004400:	f7ff fd68 	bl	8003ed4 <SEGGER_RTT_ReadNoLock>
 8004404:	4603      	mov	r3, r0
 8004406:	607b      	str	r3, [r7, #4]
      if (Status > 0) {
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2b00      	cmp	r3, #0
 800440c:	dd13      	ble.n	8004436 <_HandleIncomingPacket+0xce>
        SEGGER_SYSVIEW_SendModule(Cmd);
 800440e:	78fb      	ldrb	r3, [r7, #3]
 8004410:	4618      	mov	r0, r3
 8004412:	f000 ff03 	bl	800521c <SEGGER_SYSVIEW_SendModule>
      }
      break;
 8004416:	e00e      	b.n	8004436 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 8004418:	78fb      	ldrb	r3, [r7, #3]
 800441a:	b25b      	sxtb	r3, r3
 800441c:	2b00      	cmp	r3, #0
 800441e:	da0c      	bge.n	800443a <_HandleIncomingPacket+0xd2>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8004420:	4b08      	ldr	r3, [pc, #32]	@ (8004444 <_HandleIncomingPacket+0xdc>)
 8004422:	7e1b      	ldrb	r3, [r3, #24]
 8004424:	4618      	mov	r0, r3
 8004426:	1cfb      	adds	r3, r7, #3
 8004428:	2201      	movs	r2, #1
 800442a:	4619      	mov	r1, r3
 800442c:	f7ff fd52 	bl	8003ed4 <SEGGER_RTT_ReadNoLock>
      }
      break;
 8004430:	e003      	b.n	800443a <_HandleIncomingPacket+0xd2>
      break;
 8004432:	bf00      	nop
 8004434:	e002      	b.n	800443c <_HandleIncomingPacket+0xd4>
      break;
 8004436:	bf00      	nop
 8004438:	e000      	b.n	800443c <_HandleIncomingPacket+0xd4>
      break;
 800443a:	bf00      	nop
    }
  }
}
 800443c:	bf00      	nop
 800443e:	3708      	adds	r7, #8
 8004440:	46bd      	mov	sp, r7
 8004442:	bd80      	pop	{r7, pc}
 8004444:	20014364 	.word	0x20014364

08004448 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8004448:	b580      	push	{r7, lr}
 800444a:	b08c      	sub	sp, #48	@ 0x30
 800444c:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 800444e:	2301      	movs	r3, #1
 8004450:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 8004452:	1d3b      	adds	r3, r7, #4
 8004454:	3301      	adds	r3, #1
 8004456:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8004458:	69fb      	ldr	r3, [r7, #28]
 800445a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800445c:	4b32      	ldr	r3, [pc, #200]	@ (8004528 <_TrySendOverflowPacket+0xe0>)
 800445e:	695b      	ldr	r3, [r3, #20]
 8004460:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004462:	e00b      	b.n	800447c <_TrySendOverflowPacket+0x34>
 8004464:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004466:	b2da      	uxtb	r2, r3
 8004468:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800446a:	1c59      	adds	r1, r3, #1
 800446c:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800446e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004472:	b2d2      	uxtb	r2, r2
 8004474:	701a      	strb	r2, [r3, #0]
 8004476:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004478:	09db      	lsrs	r3, r3, #7
 800447a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800447c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800447e:	2b7f      	cmp	r3, #127	@ 0x7f
 8004480:	d8f0      	bhi.n	8004464 <_TrySendOverflowPacket+0x1c>
 8004482:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004484:	1c5a      	adds	r2, r3, #1
 8004486:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004488:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800448a:	b2d2      	uxtb	r2, r2
 800448c:	701a      	strb	r2, [r3, #0]
 800448e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004490:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8004492:	4b26      	ldr	r3, [pc, #152]	@ (800452c <_TrySendOverflowPacket+0xe4>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8004498:	4b23      	ldr	r3, [pc, #140]	@ (8004528 <_TrySendOverflowPacket+0xe0>)
 800449a:	68db      	ldr	r3, [r3, #12]
 800449c:	69ba      	ldr	r2, [r7, #24]
 800449e:	1ad3      	subs	r3, r2, r3
 80044a0:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 80044a2:	69fb      	ldr	r3, [r7, #28]
 80044a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80044a6:	697b      	ldr	r3, [r7, #20]
 80044a8:	623b      	str	r3, [r7, #32]
 80044aa:	e00b      	b.n	80044c4 <_TrySendOverflowPacket+0x7c>
 80044ac:	6a3b      	ldr	r3, [r7, #32]
 80044ae:	b2da      	uxtb	r2, r3
 80044b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044b2:	1c59      	adds	r1, r3, #1
 80044b4:	6279      	str	r1, [r7, #36]	@ 0x24
 80044b6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80044ba:	b2d2      	uxtb	r2, r2
 80044bc:	701a      	strb	r2, [r3, #0]
 80044be:	6a3b      	ldr	r3, [r7, #32]
 80044c0:	09db      	lsrs	r3, r3, #7
 80044c2:	623b      	str	r3, [r7, #32]
 80044c4:	6a3b      	ldr	r3, [r7, #32]
 80044c6:	2b7f      	cmp	r3, #127	@ 0x7f
 80044c8:	d8f0      	bhi.n	80044ac <_TrySendOverflowPacket+0x64>
 80044ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044cc:	1c5a      	adds	r2, r3, #1
 80044ce:	627a      	str	r2, [r7, #36]	@ 0x24
 80044d0:	6a3a      	ldr	r2, [r7, #32]
 80044d2:	b2d2      	uxtb	r2, r2
 80044d4:	701a      	strb	r2, [r3, #0]
 80044d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044d8:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 80044da:	4b13      	ldr	r3, [pc, #76]	@ (8004528 <_TrySendOverflowPacket+0xe0>)
 80044dc:	785b      	ldrb	r3, [r3, #1]
 80044de:	4618      	mov	r0, r3
 80044e0:	1d3b      	adds	r3, r7, #4
 80044e2:	69fa      	ldr	r2, [r7, #28]
 80044e4:	1ad3      	subs	r3, r2, r3
 80044e6:	461a      	mov	r2, r3
 80044e8:	1d3b      	adds	r3, r7, #4
 80044ea:	4619      	mov	r1, r3
 80044ec:	f7fb fe70 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 80044f0:	4603      	mov	r3, r0
 80044f2:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
 80044f4:	f7ff fabe 	bl	8003a74 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 80044f8:	693b      	ldr	r3, [r7, #16]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d009      	beq.n	8004512 <_TrySendOverflowPacket+0xca>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 80044fe:	4a0a      	ldr	r2, [pc, #40]	@ (8004528 <_TrySendOverflowPacket+0xe0>)
 8004500:	69bb      	ldr	r3, [r7, #24]
 8004502:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8004504:	4b08      	ldr	r3, [pc, #32]	@ (8004528 <_TrySendOverflowPacket+0xe0>)
 8004506:	781b      	ldrb	r3, [r3, #0]
 8004508:	3b01      	subs	r3, #1
 800450a:	b2da      	uxtb	r2, r3
 800450c:	4b06      	ldr	r3, [pc, #24]	@ (8004528 <_TrySendOverflowPacket+0xe0>)
 800450e:	701a      	strb	r2, [r3, #0]
 8004510:	e004      	b.n	800451c <_TrySendOverflowPacket+0xd4>
  } else {
    _SYSVIEW_Globals.DropCount++;
 8004512:	4b05      	ldr	r3, [pc, #20]	@ (8004528 <_TrySendOverflowPacket+0xe0>)
 8004514:	695b      	ldr	r3, [r3, #20]
 8004516:	3301      	adds	r3, #1
 8004518:	4a03      	ldr	r2, [pc, #12]	@ (8004528 <_TrySendOverflowPacket+0xe0>)
 800451a:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 800451c:	693b      	ldr	r3, [r7, #16]
}
 800451e:	4618      	mov	r0, r3
 8004520:	3730      	adds	r7, #48	@ 0x30
 8004522:	46bd      	mov	sp, r7
 8004524:	bd80      	pop	{r7, pc}
 8004526:	bf00      	nop
 8004528:	20014364 	.word	0x20014364
 800452c:	e0001004 	.word	0xe0001004

08004530 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8004530:	b580      	push	{r7, lr}
 8004532:	b08a      	sub	sp, #40	@ 0x28
 8004534:	af00      	add	r7, sp, #0
 8004536:	60f8      	str	r0, [r7, #12]
 8004538:	60b9      	str	r1, [r7, #8]
 800453a:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 800453c:	4b6d      	ldr	r3, [pc, #436]	@ (80046f4 <_SendPacket+0x1c4>)
 800453e:	781b      	ldrb	r3, [r3, #0]
 8004540:	2b01      	cmp	r3, #1
 8004542:	d010      	beq.n	8004566 <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 8004544:	4b6b      	ldr	r3, [pc, #428]	@ (80046f4 <_SendPacket+0x1c4>)
 8004546:	781b      	ldrb	r3, [r3, #0]
 8004548:	2b00      	cmp	r3, #0
 800454a:	f000 80a5 	beq.w	8004698 <_SendPacket+0x168>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 800454e:	4b69      	ldr	r3, [pc, #420]	@ (80046f4 <_SendPacket+0x1c4>)
 8004550:	781b      	ldrb	r3, [r3, #0]
 8004552:	2b02      	cmp	r3, #2
 8004554:	d109      	bne.n	800456a <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 8004556:	f7ff ff77 	bl	8004448 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 800455a:	4b66      	ldr	r3, [pc, #408]	@ (80046f4 <_SendPacket+0x1c4>)
 800455c:	781b      	ldrb	r3, [r3, #0]
 800455e:	2b01      	cmp	r3, #1
 8004560:	f040 809c 	bne.w	800469c <_SendPacket+0x16c>
      goto SendDone;
    }
  }
Send:
 8004564:	e001      	b.n	800456a <_SendPacket+0x3a>
    goto Send;
 8004566:	bf00      	nop
 8004568:	e000      	b.n	800456c <_SendPacket+0x3c>
Send:
 800456a:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2b1f      	cmp	r3, #31
 8004570:	d809      	bhi.n	8004586 <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 8004572:	4b60      	ldr	r3, [pc, #384]	@ (80046f4 <_SendPacket+0x1c4>)
 8004574:	69da      	ldr	r2, [r3, #28]
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	fa22 f303 	lsr.w	r3, r2, r3
 800457c:	f003 0301 	and.w	r3, r3, #1
 8004580:	2b00      	cmp	r3, #0
 8004582:	f040 808d 	bne.w	80046a0 <_SendPacket+0x170>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2b17      	cmp	r3, #23
 800458a:	d807      	bhi.n	800459c <_SendPacket+0x6c>
    *--pStartPacket = EventId;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	3b01      	subs	r3, #1
 8004590:	60fb      	str	r3, [r7, #12]
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	b2da      	uxtb	r2, r3
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	701a      	strb	r2, [r3, #0]
 800459a:	e03d      	b.n	8004618 <_SendPacket+0xe8>
  } else {
    NumBytes = pEndPacket - pStartPacket;
 800459c:	68ba      	ldr	r2, [r7, #8]
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	1ad3      	subs	r3, r2, r3
 80045a2:	61fb      	str	r3, [r7, #28]
    if (NumBytes > 127) {
 80045a4:	69fb      	ldr	r3, [r7, #28]
 80045a6:	2b7f      	cmp	r3, #127	@ 0x7f
 80045a8:	d912      	bls.n	80045d0 <_SendPacket+0xa0>
      *--pStartPacket = (NumBytes >> 7);
 80045aa:	69fb      	ldr	r3, [r7, #28]
 80045ac:	09da      	lsrs	r2, r3, #7
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	3b01      	subs	r3, #1
 80045b2:	60fb      	str	r3, [r7, #12]
 80045b4:	b2d2      	uxtb	r2, r2
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = NumBytes | 0x80;
 80045ba:	69fb      	ldr	r3, [r7, #28]
 80045bc:	b2db      	uxtb	r3, r3
 80045be:	68fa      	ldr	r2, [r7, #12]
 80045c0:	3a01      	subs	r2, #1
 80045c2:	60fa      	str	r2, [r7, #12]
 80045c4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80045c8:	b2da      	uxtb	r2, r3
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	701a      	strb	r2, [r3, #0]
 80045ce:	e006      	b.n	80045de <_SendPacket+0xae>
    } else {
      *--pStartPacket = NumBytes;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	3b01      	subs	r3, #1
 80045d4:	60fb      	str	r3, [r7, #12]
 80045d6:	69fb      	ldr	r3, [r7, #28]
 80045d8:	b2da      	uxtb	r2, r3
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	701a      	strb	r2, [r3, #0]
    }
    if (EventId > 127) {
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2b7f      	cmp	r3, #127	@ 0x7f
 80045e2:	d912      	bls.n	800460a <_SendPacket+0xda>
      *--pStartPacket = (EventId >> 7);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	09da      	lsrs	r2, r3, #7
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	3b01      	subs	r3, #1
 80045ec:	60fb      	str	r3, [r7, #12]
 80045ee:	b2d2      	uxtb	r2, r2
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = EventId | 0x80;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	b2db      	uxtb	r3, r3
 80045f8:	68fa      	ldr	r2, [r7, #12]
 80045fa:	3a01      	subs	r2, #1
 80045fc:	60fa      	str	r2, [r7, #12]
 80045fe:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004602:	b2da      	uxtb	r2, r3
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	701a      	strb	r2, [r3, #0]
 8004608:	e006      	b.n	8004618 <_SendPacket+0xe8>
    } else {
      *--pStartPacket = EventId;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	3b01      	subs	r3, #1
 800460e:	60fb      	str	r3, [r7, #12]
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	b2da      	uxtb	r2, r3
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	701a      	strb	r2, [r3, #0]
    }
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8004618:	4b37      	ldr	r3, [pc, #220]	@ (80046f8 <_SendPacket+0x1c8>)
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 800461e:	4b35      	ldr	r3, [pc, #212]	@ (80046f4 <_SendPacket+0x1c4>)
 8004620:	68db      	ldr	r3, [r3, #12]
 8004622:	69ba      	ldr	r2, [r7, #24]
 8004624:	1ad3      	subs	r3, r2, r3
 8004626:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 8004628:	68bb      	ldr	r3, [r7, #8]
 800462a:	627b      	str	r3, [r7, #36]	@ 0x24
 800462c:	697b      	ldr	r3, [r7, #20]
 800462e:	623b      	str	r3, [r7, #32]
 8004630:	e00b      	b.n	800464a <_SendPacket+0x11a>
 8004632:	6a3b      	ldr	r3, [r7, #32]
 8004634:	b2da      	uxtb	r2, r3
 8004636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004638:	1c59      	adds	r1, r3, #1
 800463a:	6279      	str	r1, [r7, #36]	@ 0x24
 800463c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004640:	b2d2      	uxtb	r2, r2
 8004642:	701a      	strb	r2, [r3, #0]
 8004644:	6a3b      	ldr	r3, [r7, #32]
 8004646:	09db      	lsrs	r3, r3, #7
 8004648:	623b      	str	r3, [r7, #32]
 800464a:	6a3b      	ldr	r3, [r7, #32]
 800464c:	2b7f      	cmp	r3, #127	@ 0x7f
 800464e:	d8f0      	bhi.n	8004632 <_SendPacket+0x102>
 8004650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004652:	1c5a      	adds	r2, r3, #1
 8004654:	627a      	str	r2, [r7, #36]	@ 0x24
 8004656:	6a3a      	ldr	r2, [r7, #32]
 8004658:	b2d2      	uxtb	r2, r2
 800465a:	701a      	strb	r2, [r3, #0]
 800465c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800465e:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 8004660:	4b24      	ldr	r3, [pc, #144]	@ (80046f4 <_SendPacket+0x1c4>)
 8004662:	785b      	ldrb	r3, [r3, #1]
 8004664:	4618      	mov	r0, r3
 8004666:	68ba      	ldr	r2, [r7, #8]
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	1ad3      	subs	r3, r2, r3
 800466c:	461a      	mov	r2, r3
 800466e:	68f9      	ldr	r1, [r7, #12]
 8004670:	f7fb fdae 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8004674:	4603      	mov	r3, r0
 8004676:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
 8004678:	f7ff f9fc 	bl	8003a74 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 800467c:	693b      	ldr	r3, [r7, #16]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d003      	beq.n	800468a <_SendPacket+0x15a>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8004682:	4a1c      	ldr	r2, [pc, #112]	@ (80046f4 <_SendPacket+0x1c4>)
 8004684:	69bb      	ldr	r3, [r7, #24]
 8004686:	60d3      	str	r3, [r2, #12]
 8004688:	e00b      	b.n	80046a2 <_SendPacket+0x172>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 800468a:	4b1a      	ldr	r3, [pc, #104]	@ (80046f4 <_SendPacket+0x1c4>)
 800468c:	781b      	ldrb	r3, [r3, #0]
 800468e:	3301      	adds	r3, #1
 8004690:	b2da      	uxtb	r2, r3
 8004692:	4b18      	ldr	r3, [pc, #96]	@ (80046f4 <_SendPacket+0x1c4>)
 8004694:	701a      	strb	r2, [r3, #0]
 8004696:	e004      	b.n	80046a2 <_SendPacket+0x172>
    goto SendDone;
 8004698:	bf00      	nop
 800469a:	e002      	b.n	80046a2 <_SendPacket+0x172>
      goto SendDone;
 800469c:	bf00      	nop
 800469e:	e000      	b.n	80046a2 <_SendPacket+0x172>
      goto SendDone;
 80046a0:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 80046a2:	4b14      	ldr	r3, [pc, #80]	@ (80046f4 <_SendPacket+0x1c4>)
 80046a4:	7e1b      	ldrb	r3, [r3, #24]
 80046a6:	4619      	mov	r1, r3
 80046a8:	4a14      	ldr	r2, [pc, #80]	@ (80046fc <_SendPacket+0x1cc>)
 80046aa:	460b      	mov	r3, r1
 80046ac:	005b      	lsls	r3, r3, #1
 80046ae:	440b      	add	r3, r1
 80046b0:	00db      	lsls	r3, r3, #3
 80046b2:	4413      	add	r3, r2
 80046b4:	336c      	adds	r3, #108	@ 0x6c
 80046b6:	681a      	ldr	r2, [r3, #0]
 80046b8:	4b0e      	ldr	r3, [pc, #56]	@ (80046f4 <_SendPacket+0x1c4>)
 80046ba:	7e1b      	ldrb	r3, [r3, #24]
 80046bc:	4618      	mov	r0, r3
 80046be:	490f      	ldr	r1, [pc, #60]	@ (80046fc <_SendPacket+0x1cc>)
 80046c0:	4603      	mov	r3, r0
 80046c2:	005b      	lsls	r3, r3, #1
 80046c4:	4403      	add	r3, r0
 80046c6:	00db      	lsls	r3, r3, #3
 80046c8:	440b      	add	r3, r1
 80046ca:	3370      	adds	r3, #112	@ 0x70
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	429a      	cmp	r2, r3
 80046d0:	d00b      	beq.n	80046ea <_SendPacket+0x1ba>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 80046d2:	4b08      	ldr	r3, [pc, #32]	@ (80046f4 <_SendPacket+0x1c4>)
 80046d4:	789b      	ldrb	r3, [r3, #2]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d107      	bne.n	80046ea <_SendPacket+0x1ba>
      _SYSVIEW_Globals.RecursionCnt = 1;
 80046da:	4b06      	ldr	r3, [pc, #24]	@ (80046f4 <_SendPacket+0x1c4>)
 80046dc:	2201      	movs	r2, #1
 80046de:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 80046e0:	f7ff fe42 	bl	8004368 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 80046e4:	4b03      	ldr	r3, [pc, #12]	@ (80046f4 <_SendPacket+0x1c4>)
 80046e6:	2200      	movs	r2, #0
 80046e8:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 80046ea:	bf00      	nop
 80046ec:	3728      	adds	r7, #40	@ 0x28
 80046ee:	46bd      	mov	sp, r7
 80046f0:	bd80      	pop	{r7, pc}
 80046f2:	bf00      	nop
 80046f4:	20014364 	.word	0x20014364
 80046f8:	e0001004 	.word	0xe0001004
 80046fc:	20012ea4 	.word	0x20012ea4

08004700 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software 
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 8004700:	b580      	push	{r7, lr}
 8004702:	b086      	sub	sp, #24
 8004704:	af02      	add	r7, sp, #8
 8004706:	60f8      	str	r0, [r7, #12]
 8004708:	60b9      	str	r1, [r7, #8]
 800470a:	607a      	str	r2, [r7, #4]
 800470c:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 800470e:	2300      	movs	r3, #0
 8004710:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004714:	4917      	ldr	r1, [pc, #92]	@ (8004774 <SEGGER_SYSVIEW_Init+0x74>)
 8004716:	4818      	ldr	r0, [pc, #96]	@ (8004778 <SEGGER_SYSVIEW_Init+0x78>)
 8004718:	f7ff fcd8 	bl	80040cc <SEGGER_RTT_AllocUpBuffer>
 800471c:	4603      	mov	r3, r0
 800471e:	b2da      	uxtb	r2, r3
 8004720:	4b16      	ldr	r3, [pc, #88]	@ (800477c <SEGGER_SYSVIEW_Init+0x7c>)
 8004722:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 8004724:	4b15      	ldr	r3, [pc, #84]	@ (800477c <SEGGER_SYSVIEW_Init+0x7c>)
 8004726:	785a      	ldrb	r2, [r3, #1]
 8004728:	4b14      	ldr	r3, [pc, #80]	@ (800477c <SEGGER_SYSVIEW_Init+0x7c>)
 800472a:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 800472c:	4b13      	ldr	r3, [pc, #76]	@ (800477c <SEGGER_SYSVIEW_Init+0x7c>)
 800472e:	7e1b      	ldrb	r3, [r3, #24]
 8004730:	4618      	mov	r0, r3
 8004732:	2300      	movs	r3, #0
 8004734:	9300      	str	r3, [sp, #0]
 8004736:	2308      	movs	r3, #8
 8004738:	4a11      	ldr	r2, [pc, #68]	@ (8004780 <SEGGER_SYSVIEW_Init+0x80>)
 800473a:	490f      	ldr	r1, [pc, #60]	@ (8004778 <SEGGER_SYSVIEW_Init+0x78>)
 800473c:	f7ff fd4a 	bl	80041d4 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 8004740:	4b0e      	ldr	r3, [pc, #56]	@ (800477c <SEGGER_SYSVIEW_Init+0x7c>)
 8004742:	2200      	movs	r2, #0
 8004744:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8004746:	4b0f      	ldr	r3, [pc, #60]	@ (8004784 <SEGGER_SYSVIEW_Init+0x84>)
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	4a0c      	ldr	r2, [pc, #48]	@ (800477c <SEGGER_SYSVIEW_Init+0x7c>)
 800474c:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 800474e:	4a0b      	ldr	r2, [pc, #44]	@ (800477c <SEGGER_SYSVIEW_Init+0x7c>)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 8004754:	4a09      	ldr	r2, [pc, #36]	@ (800477c <SEGGER_SYSVIEW_Init+0x7c>)
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 800475a:	4a08      	ldr	r2, [pc, #32]	@ (800477c <SEGGER_SYSVIEW_Init+0x7c>)
 800475c:	68bb      	ldr	r3, [r7, #8]
 800475e:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 8004760:	4a06      	ldr	r2, [pc, #24]	@ (800477c <SEGGER_SYSVIEW_Init+0x7c>)
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	6253      	str	r3, [r2, #36]	@ 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 8004766:	4b05      	ldr	r3, [pc, #20]	@ (800477c <SEGGER_SYSVIEW_Init+0x7c>)
 8004768:	2200      	movs	r2, #0
 800476a:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 800476c:	bf00      	nop
 800476e:	3710      	adds	r7, #16
 8004770:	46bd      	mov	sp, r7
 8004772:	bd80      	pop	{r7, pc}
 8004774:	2001335c 	.word	0x2001335c
 8004778:	08005fa8 	.word	0x08005fa8
 800477c:	20014364 	.word	0x20014364
 8004780:	2001435c 	.word	0x2001435c
 8004784:	e0001004 	.word	0xe0001004

08004788 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 8004788:	b480      	push	{r7}
 800478a:	b083      	sub	sp, #12
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 8004790:	4a04      	ldr	r2, [pc, #16]	@ (80047a4 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6113      	str	r3, [r2, #16]
}
 8004796:	bf00      	nop
 8004798:	370c      	adds	r7, #12
 800479a:	46bd      	mov	sp, r7
 800479c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a0:	4770      	bx	lr
 80047a2:	bf00      	nop
 80047a4:	20014364 	.word	0x20014364

080047a8 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 80047a8:	b580      	push	{r7, lr}
 80047aa:	b084      	sub	sp, #16
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80047b0:	f3ef 8311 	mrs	r3, BASEPRI
 80047b4:	f04f 0120 	mov.w	r1, #32
 80047b8:	f381 8811 	msr	BASEPRI, r1
 80047bc:	60fb      	str	r3, [r7, #12]
 80047be:	4808      	ldr	r0, [pc, #32]	@ (80047e0 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 80047c0:	f7ff fdc5 	bl	800434e <_PreparePacket>
 80047c4:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 80047c6:	687a      	ldr	r2, [r7, #4]
 80047c8:	68b9      	ldr	r1, [r7, #8]
 80047ca:	68b8      	ldr	r0, [r7, #8]
 80047cc:	f7ff feb0 	bl	8004530 <_SendPacket>
  RECORD_END();
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	f383 8811 	msr	BASEPRI, r3
}
 80047d6:	bf00      	nop
 80047d8:	3710      	adds	r7, #16
 80047da:	46bd      	mov	sp, r7
 80047dc:	bd80      	pop	{r7, pc}
 80047de:	bf00      	nop
 80047e0:	20014394 	.word	0x20014394

080047e4 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b088      	sub	sp, #32
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
 80047ec:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80047ee:	f3ef 8311 	mrs	r3, BASEPRI
 80047f2:	f04f 0120 	mov.w	r1, #32
 80047f6:	f381 8811 	msr	BASEPRI, r1
 80047fa:	617b      	str	r3, [r7, #20]
 80047fc:	4816      	ldr	r0, [pc, #88]	@ (8004858 <SEGGER_SYSVIEW_RecordU32+0x74>)
 80047fe:	f7ff fda6 	bl	800434e <_PreparePacket>
 8004802:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8004804:	693b      	ldr	r3, [r7, #16]
 8004806:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	61fb      	str	r3, [r7, #28]
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	61bb      	str	r3, [r7, #24]
 8004810:	e00b      	b.n	800482a <SEGGER_SYSVIEW_RecordU32+0x46>
 8004812:	69bb      	ldr	r3, [r7, #24]
 8004814:	b2da      	uxtb	r2, r3
 8004816:	69fb      	ldr	r3, [r7, #28]
 8004818:	1c59      	adds	r1, r3, #1
 800481a:	61f9      	str	r1, [r7, #28]
 800481c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004820:	b2d2      	uxtb	r2, r2
 8004822:	701a      	strb	r2, [r3, #0]
 8004824:	69bb      	ldr	r3, [r7, #24]
 8004826:	09db      	lsrs	r3, r3, #7
 8004828:	61bb      	str	r3, [r7, #24]
 800482a:	69bb      	ldr	r3, [r7, #24]
 800482c:	2b7f      	cmp	r3, #127	@ 0x7f
 800482e:	d8f0      	bhi.n	8004812 <SEGGER_SYSVIEW_RecordU32+0x2e>
 8004830:	69fb      	ldr	r3, [r7, #28]
 8004832:	1c5a      	adds	r2, r3, #1
 8004834:	61fa      	str	r2, [r7, #28]
 8004836:	69ba      	ldr	r2, [r7, #24]
 8004838:	b2d2      	uxtb	r2, r2
 800483a:	701a      	strb	r2, [r3, #0]
 800483c:	69fb      	ldr	r3, [r7, #28]
 800483e:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8004840:	687a      	ldr	r2, [r7, #4]
 8004842:	68f9      	ldr	r1, [r7, #12]
 8004844:	6938      	ldr	r0, [r7, #16]
 8004846:	f7ff fe73 	bl	8004530 <_SendPacket>
  RECORD_END();
 800484a:	697b      	ldr	r3, [r7, #20]
 800484c:	f383 8811 	msr	BASEPRI, r3
}
 8004850:	bf00      	nop
 8004852:	3720      	adds	r7, #32
 8004854:	46bd      	mov	sp, r7
 8004856:	bd80      	pop	{r7, pc}
 8004858:	20014394 	.word	0x20014394

0800485c <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 800485c:	b580      	push	{r7, lr}
 800485e:	b08c      	sub	sp, #48	@ 0x30
 8004860:	af00      	add	r7, sp, #0
 8004862:	60f8      	str	r0, [r7, #12]
 8004864:	60b9      	str	r1, [r7, #8]
 8004866:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8004868:	f3ef 8311 	mrs	r3, BASEPRI
 800486c:	f04f 0120 	mov.w	r1, #32
 8004870:	f381 8811 	msr	BASEPRI, r1
 8004874:	61fb      	str	r3, [r7, #28]
 8004876:	4825      	ldr	r0, [pc, #148]	@ (800490c <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 8004878:	f7ff fd69 	bl	800434e <_PreparePacket>
 800487c:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800487e:	69bb      	ldr	r3, [r7, #24]
 8004880:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8004882:	697b      	ldr	r3, [r7, #20]
 8004884:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004886:	68bb      	ldr	r3, [r7, #8]
 8004888:	62bb      	str	r3, [r7, #40]	@ 0x28
 800488a:	e00b      	b.n	80048a4 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 800488c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800488e:	b2da      	uxtb	r2, r3
 8004890:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004892:	1c59      	adds	r1, r3, #1
 8004894:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8004896:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800489a:	b2d2      	uxtb	r2, r2
 800489c:	701a      	strb	r2, [r3, #0]
 800489e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048a0:	09db      	lsrs	r3, r3, #7
 80048a2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80048a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048a6:	2b7f      	cmp	r3, #127	@ 0x7f
 80048a8:	d8f0      	bhi.n	800488c <SEGGER_SYSVIEW_RecordU32x2+0x30>
 80048aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048ac:	1c5a      	adds	r2, r3, #1
 80048ae:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80048b0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80048b2:	b2d2      	uxtb	r2, r2
 80048b4:	701a      	strb	r2, [r3, #0]
 80048b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048b8:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 80048ba:	697b      	ldr	r3, [r7, #20]
 80048bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	623b      	str	r3, [r7, #32]
 80048c2:	e00b      	b.n	80048dc <SEGGER_SYSVIEW_RecordU32x2+0x80>
 80048c4:	6a3b      	ldr	r3, [r7, #32]
 80048c6:	b2da      	uxtb	r2, r3
 80048c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048ca:	1c59      	adds	r1, r3, #1
 80048cc:	6279      	str	r1, [r7, #36]	@ 0x24
 80048ce:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80048d2:	b2d2      	uxtb	r2, r2
 80048d4:	701a      	strb	r2, [r3, #0]
 80048d6:	6a3b      	ldr	r3, [r7, #32]
 80048d8:	09db      	lsrs	r3, r3, #7
 80048da:	623b      	str	r3, [r7, #32]
 80048dc:	6a3b      	ldr	r3, [r7, #32]
 80048de:	2b7f      	cmp	r3, #127	@ 0x7f
 80048e0:	d8f0      	bhi.n	80048c4 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 80048e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048e4:	1c5a      	adds	r2, r3, #1
 80048e6:	627a      	str	r2, [r7, #36]	@ 0x24
 80048e8:	6a3a      	ldr	r2, [r7, #32]
 80048ea:	b2d2      	uxtb	r2, r2
 80048ec:	701a      	strb	r2, [r3, #0]
 80048ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048f0:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 80048f2:	68fa      	ldr	r2, [r7, #12]
 80048f4:	6979      	ldr	r1, [r7, #20]
 80048f6:	69b8      	ldr	r0, [r7, #24]
 80048f8:	f7ff fe1a 	bl	8004530 <_SendPacket>
  RECORD_END();
 80048fc:	69fb      	ldr	r3, [r7, #28]
 80048fe:	f383 8811 	msr	BASEPRI, r3
}
 8004902:	bf00      	nop
 8004904:	3730      	adds	r7, #48	@ 0x30
 8004906:	46bd      	mov	sp, r7
 8004908:	bd80      	pop	{r7, pc}
 800490a:	bf00      	nop
 800490c:	20014394 	.word	0x20014394

08004910 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 8004910:	b580      	push	{r7, lr}
 8004912:	b08c      	sub	sp, #48	@ 0x30
 8004914:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 8004916:	4b59      	ldr	r3, [pc, #356]	@ (8004a7c <SEGGER_SYSVIEW_Start+0x16c>)
 8004918:	2201      	movs	r2, #1
 800491a:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 800491c:	f3ef 8311 	mrs	r3, BASEPRI
 8004920:	f04f 0120 	mov.w	r1, #32
 8004924:	f381 8811 	msr	BASEPRI, r1
 8004928:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 800492a:	4b54      	ldr	r3, [pc, #336]	@ (8004a7c <SEGGER_SYSVIEW_Start+0x16c>)
 800492c:	785b      	ldrb	r3, [r3, #1]
 800492e:	220a      	movs	r2, #10
 8004930:	4953      	ldr	r1, [pc, #332]	@ (8004a80 <SEGGER_SYSVIEW_Start+0x170>)
 8004932:	4618      	mov	r0, r3
 8004934:	f7fb fc4c 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
 800493e:	f7ff f899 	bl	8003a74 <HIF_UART_EnableTXEInterrupt>
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 8004942:	200a      	movs	r0, #10
 8004944:	f7ff ff30 	bl	80047a8 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8004948:	f3ef 8311 	mrs	r3, BASEPRI
 800494c:	f04f 0120 	mov.w	r1, #32
 8004950:	f381 8811 	msr	BASEPRI, r1
 8004954:	60bb      	str	r3, [r7, #8]
 8004956:	484b      	ldr	r0, [pc, #300]	@ (8004a84 <SEGGER_SYSVIEW_Start+0x174>)
 8004958:	f7ff fcf9 	bl	800434e <_PreparePacket>
 800495c:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004966:	4b45      	ldr	r3, [pc, #276]	@ (8004a7c <SEGGER_SYSVIEW_Start+0x16c>)
 8004968:	685b      	ldr	r3, [r3, #4]
 800496a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800496c:	e00b      	b.n	8004986 <SEGGER_SYSVIEW_Start+0x76>
 800496e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004970:	b2da      	uxtb	r2, r3
 8004972:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004974:	1c59      	adds	r1, r3, #1
 8004976:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8004978:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800497c:	b2d2      	uxtb	r2, r2
 800497e:	701a      	strb	r2, [r3, #0]
 8004980:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004982:	09db      	lsrs	r3, r3, #7
 8004984:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004986:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004988:	2b7f      	cmp	r3, #127	@ 0x7f
 800498a:	d8f0      	bhi.n	800496e <SEGGER_SYSVIEW_Start+0x5e>
 800498c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800498e:	1c5a      	adds	r2, r3, #1
 8004990:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004992:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004994:	b2d2      	uxtb	r2, r2
 8004996:	701a      	strb	r2, [r3, #0]
 8004998:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800499a:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	627b      	str	r3, [r7, #36]	@ 0x24
 80049a0:	4b36      	ldr	r3, [pc, #216]	@ (8004a7c <SEGGER_SYSVIEW_Start+0x16c>)
 80049a2:	689b      	ldr	r3, [r3, #8]
 80049a4:	623b      	str	r3, [r7, #32]
 80049a6:	e00b      	b.n	80049c0 <SEGGER_SYSVIEW_Start+0xb0>
 80049a8:	6a3b      	ldr	r3, [r7, #32]
 80049aa:	b2da      	uxtb	r2, r3
 80049ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049ae:	1c59      	adds	r1, r3, #1
 80049b0:	6279      	str	r1, [r7, #36]	@ 0x24
 80049b2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80049b6:	b2d2      	uxtb	r2, r2
 80049b8:	701a      	strb	r2, [r3, #0]
 80049ba:	6a3b      	ldr	r3, [r7, #32]
 80049bc:	09db      	lsrs	r3, r3, #7
 80049be:	623b      	str	r3, [r7, #32]
 80049c0:	6a3b      	ldr	r3, [r7, #32]
 80049c2:	2b7f      	cmp	r3, #127	@ 0x7f
 80049c4:	d8f0      	bhi.n	80049a8 <SEGGER_SYSVIEW_Start+0x98>
 80049c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049c8:	1c5a      	adds	r2, r3, #1
 80049ca:	627a      	str	r2, [r7, #36]	@ 0x24
 80049cc:	6a3a      	ldr	r2, [r7, #32]
 80049ce:	b2d2      	uxtb	r2, r2
 80049d0:	701a      	strb	r2, [r3, #0]
 80049d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049d4:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 80049d6:	683b      	ldr	r3, [r7, #0]
 80049d8:	61fb      	str	r3, [r7, #28]
 80049da:	4b28      	ldr	r3, [pc, #160]	@ (8004a7c <SEGGER_SYSVIEW_Start+0x16c>)
 80049dc:	691b      	ldr	r3, [r3, #16]
 80049de:	61bb      	str	r3, [r7, #24]
 80049e0:	e00b      	b.n	80049fa <SEGGER_SYSVIEW_Start+0xea>
 80049e2:	69bb      	ldr	r3, [r7, #24]
 80049e4:	b2da      	uxtb	r2, r3
 80049e6:	69fb      	ldr	r3, [r7, #28]
 80049e8:	1c59      	adds	r1, r3, #1
 80049ea:	61f9      	str	r1, [r7, #28]
 80049ec:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80049f0:	b2d2      	uxtb	r2, r2
 80049f2:	701a      	strb	r2, [r3, #0]
 80049f4:	69bb      	ldr	r3, [r7, #24]
 80049f6:	09db      	lsrs	r3, r3, #7
 80049f8:	61bb      	str	r3, [r7, #24]
 80049fa:	69bb      	ldr	r3, [r7, #24]
 80049fc:	2b7f      	cmp	r3, #127	@ 0x7f
 80049fe:	d8f0      	bhi.n	80049e2 <SEGGER_SYSVIEW_Start+0xd2>
 8004a00:	69fb      	ldr	r3, [r7, #28]
 8004a02:	1c5a      	adds	r2, r3, #1
 8004a04:	61fa      	str	r2, [r7, #28]
 8004a06:	69ba      	ldr	r2, [r7, #24]
 8004a08:	b2d2      	uxtb	r2, r2
 8004a0a:	701a      	strb	r2, [r3, #0]
 8004a0c:	69fb      	ldr	r3, [r7, #28]
 8004a0e:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	617b      	str	r3, [r7, #20]
 8004a14:	2300      	movs	r3, #0
 8004a16:	613b      	str	r3, [r7, #16]
 8004a18:	e00b      	b.n	8004a32 <SEGGER_SYSVIEW_Start+0x122>
 8004a1a:	693b      	ldr	r3, [r7, #16]
 8004a1c:	b2da      	uxtb	r2, r3
 8004a1e:	697b      	ldr	r3, [r7, #20]
 8004a20:	1c59      	adds	r1, r3, #1
 8004a22:	6179      	str	r1, [r7, #20]
 8004a24:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004a28:	b2d2      	uxtb	r2, r2
 8004a2a:	701a      	strb	r2, [r3, #0]
 8004a2c:	693b      	ldr	r3, [r7, #16]
 8004a2e:	09db      	lsrs	r3, r3, #7
 8004a30:	613b      	str	r3, [r7, #16]
 8004a32:	693b      	ldr	r3, [r7, #16]
 8004a34:	2b7f      	cmp	r3, #127	@ 0x7f
 8004a36:	d8f0      	bhi.n	8004a1a <SEGGER_SYSVIEW_Start+0x10a>
 8004a38:	697b      	ldr	r3, [r7, #20]
 8004a3a:	1c5a      	adds	r2, r3, #1
 8004a3c:	617a      	str	r2, [r7, #20]
 8004a3e:	693a      	ldr	r2, [r7, #16]
 8004a40:	b2d2      	uxtb	r2, r2
 8004a42:	701a      	strb	r2, [r3, #0]
 8004a44:	697b      	ldr	r3, [r7, #20]
 8004a46:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8004a48:	2218      	movs	r2, #24
 8004a4a:	6839      	ldr	r1, [r7, #0]
 8004a4c:	6878      	ldr	r0, [r7, #4]
 8004a4e:	f7ff fd6f 	bl	8004530 <_SendPacket>
      RECORD_END();
 8004a52:	68bb      	ldr	r3, [r7, #8]
 8004a54:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8004a58:	4b08      	ldr	r3, [pc, #32]	@ (8004a7c <SEGGER_SYSVIEW_Start+0x16c>)
 8004a5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d002      	beq.n	8004a66 <SEGGER_SYSVIEW_Start+0x156>
      _SYSVIEW_Globals.pfSendSysDesc();
 8004a60:	4b06      	ldr	r3, [pc, #24]	@ (8004a7c <SEGGER_SYSVIEW_Start+0x16c>)
 8004a62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a64:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 8004a66:	f000 f9eb 	bl	8004e40 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 8004a6a:	f000 f9b1 	bl	8004dd0 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 8004a6e:	f000 fc73 	bl	8005358 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 8004a72:	bf00      	nop
 8004a74:	3730      	adds	r7, #48	@ 0x30
 8004a76:	46bd      	mov	sp, r7
 8004a78:	bd80      	pop	{r7, pc}
 8004a7a:	bf00      	nop
 8004a7c:	20014364 	.word	0x20014364
 8004a80:	08005fd4 	.word	0x08005fd4
 8004a84:	20014394 	.word	0x20014394

08004a88 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b082      	sub	sp, #8
 8004a8c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8004a8e:	f3ef 8311 	mrs	r3, BASEPRI
 8004a92:	f04f 0120 	mov.w	r1, #32
 8004a96:	f381 8811 	msr	BASEPRI, r1
 8004a9a:	607b      	str	r3, [r7, #4]
 8004a9c:	480b      	ldr	r0, [pc, #44]	@ (8004acc <SEGGER_SYSVIEW_Stop+0x44>)
 8004a9e:	f7ff fc56 	bl	800434e <_PreparePacket>
 8004aa2:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 8004aa4:	4b0a      	ldr	r3, [pc, #40]	@ (8004ad0 <SEGGER_SYSVIEW_Stop+0x48>)
 8004aa6:	781b      	ldrb	r3, [r3, #0]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d007      	beq.n	8004abc <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 8004aac:	220b      	movs	r2, #11
 8004aae:	6839      	ldr	r1, [r7, #0]
 8004ab0:	6838      	ldr	r0, [r7, #0]
 8004ab2:	f7ff fd3d 	bl	8004530 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 8004ab6:	4b06      	ldr	r3, [pc, #24]	@ (8004ad0 <SEGGER_SYSVIEW_Stop+0x48>)
 8004ab8:	2200      	movs	r2, #0
 8004aba:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	f383 8811 	msr	BASEPRI, r3
}
 8004ac2:	bf00      	nop
 8004ac4:	3708      	adds	r7, #8
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	bd80      	pop	{r7, pc}
 8004aca:	bf00      	nop
 8004acc:	20014394 	.word	0x20014394
 8004ad0:	20014364 	.word	0x20014364

08004ad4 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b08c      	sub	sp, #48	@ 0x30
 8004ad8:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8004ada:	f3ef 8311 	mrs	r3, BASEPRI
 8004ade:	f04f 0120 	mov.w	r1, #32
 8004ae2:	f381 8811 	msr	BASEPRI, r1
 8004ae6:	60fb      	str	r3, [r7, #12]
 8004ae8:	4845      	ldr	r0, [pc, #276]	@ (8004c00 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 8004aea:	f7ff fc30 	bl	800434e <_PreparePacket>
 8004aee:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8004af0:	68bb      	ldr	r3, [r7, #8]
 8004af2:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004af8:	4b42      	ldr	r3, [pc, #264]	@ (8004c04 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8004afa:	685b      	ldr	r3, [r3, #4]
 8004afc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004afe:	e00b      	b.n	8004b18 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 8004b00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b02:	b2da      	uxtb	r2, r3
 8004b04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b06:	1c59      	adds	r1, r3, #1
 8004b08:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8004b0a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004b0e:	b2d2      	uxtb	r2, r2
 8004b10:	701a      	strb	r2, [r3, #0]
 8004b12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b14:	09db      	lsrs	r3, r3, #7
 8004b16:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004b18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b1a:	2b7f      	cmp	r3, #127	@ 0x7f
 8004b1c:	d8f0      	bhi.n	8004b00 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 8004b1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b20:	1c5a      	adds	r2, r3, #1
 8004b22:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004b24:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004b26:	b2d2      	uxtb	r2, r2
 8004b28:	701a      	strb	r2, [r3, #0]
 8004b2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b2c:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b32:	4b34      	ldr	r3, [pc, #208]	@ (8004c04 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8004b34:	689b      	ldr	r3, [r3, #8]
 8004b36:	623b      	str	r3, [r7, #32]
 8004b38:	e00b      	b.n	8004b52 <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 8004b3a:	6a3b      	ldr	r3, [r7, #32]
 8004b3c:	b2da      	uxtb	r2, r3
 8004b3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b40:	1c59      	adds	r1, r3, #1
 8004b42:	6279      	str	r1, [r7, #36]	@ 0x24
 8004b44:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004b48:	b2d2      	uxtb	r2, r2
 8004b4a:	701a      	strb	r2, [r3, #0]
 8004b4c:	6a3b      	ldr	r3, [r7, #32]
 8004b4e:	09db      	lsrs	r3, r3, #7
 8004b50:	623b      	str	r3, [r7, #32]
 8004b52:	6a3b      	ldr	r3, [r7, #32]
 8004b54:	2b7f      	cmp	r3, #127	@ 0x7f
 8004b56:	d8f0      	bhi.n	8004b3a <SEGGER_SYSVIEW_GetSysDesc+0x66>
 8004b58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b5a:	1c5a      	adds	r2, r3, #1
 8004b5c:	627a      	str	r2, [r7, #36]	@ 0x24
 8004b5e:	6a3a      	ldr	r2, [r7, #32]
 8004b60:	b2d2      	uxtb	r2, r2
 8004b62:	701a      	strb	r2, [r3, #0]
 8004b64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b66:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	61fb      	str	r3, [r7, #28]
 8004b6c:	4b25      	ldr	r3, [pc, #148]	@ (8004c04 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8004b6e:	691b      	ldr	r3, [r3, #16]
 8004b70:	61bb      	str	r3, [r7, #24]
 8004b72:	e00b      	b.n	8004b8c <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 8004b74:	69bb      	ldr	r3, [r7, #24]
 8004b76:	b2da      	uxtb	r2, r3
 8004b78:	69fb      	ldr	r3, [r7, #28]
 8004b7a:	1c59      	adds	r1, r3, #1
 8004b7c:	61f9      	str	r1, [r7, #28]
 8004b7e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004b82:	b2d2      	uxtb	r2, r2
 8004b84:	701a      	strb	r2, [r3, #0]
 8004b86:	69bb      	ldr	r3, [r7, #24]
 8004b88:	09db      	lsrs	r3, r3, #7
 8004b8a:	61bb      	str	r3, [r7, #24]
 8004b8c:	69bb      	ldr	r3, [r7, #24]
 8004b8e:	2b7f      	cmp	r3, #127	@ 0x7f
 8004b90:	d8f0      	bhi.n	8004b74 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 8004b92:	69fb      	ldr	r3, [r7, #28]
 8004b94:	1c5a      	adds	r2, r3, #1
 8004b96:	61fa      	str	r2, [r7, #28]
 8004b98:	69ba      	ldr	r2, [r7, #24]
 8004b9a:	b2d2      	uxtb	r2, r2
 8004b9c:	701a      	strb	r2, [r3, #0]
 8004b9e:	69fb      	ldr	r3, [r7, #28]
 8004ba0:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	617b      	str	r3, [r7, #20]
 8004ba6:	2300      	movs	r3, #0
 8004ba8:	613b      	str	r3, [r7, #16]
 8004baa:	e00b      	b.n	8004bc4 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 8004bac:	693b      	ldr	r3, [r7, #16]
 8004bae:	b2da      	uxtb	r2, r3
 8004bb0:	697b      	ldr	r3, [r7, #20]
 8004bb2:	1c59      	adds	r1, r3, #1
 8004bb4:	6179      	str	r1, [r7, #20]
 8004bb6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004bba:	b2d2      	uxtb	r2, r2
 8004bbc:	701a      	strb	r2, [r3, #0]
 8004bbe:	693b      	ldr	r3, [r7, #16]
 8004bc0:	09db      	lsrs	r3, r3, #7
 8004bc2:	613b      	str	r3, [r7, #16]
 8004bc4:	693b      	ldr	r3, [r7, #16]
 8004bc6:	2b7f      	cmp	r3, #127	@ 0x7f
 8004bc8:	d8f0      	bhi.n	8004bac <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 8004bca:	697b      	ldr	r3, [r7, #20]
 8004bcc:	1c5a      	adds	r2, r3, #1
 8004bce:	617a      	str	r2, [r7, #20]
 8004bd0:	693a      	ldr	r2, [r7, #16]
 8004bd2:	b2d2      	uxtb	r2, r2
 8004bd4:	701a      	strb	r2, [r3, #0]
 8004bd6:	697b      	ldr	r3, [r7, #20]
 8004bd8:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8004bda:	2218      	movs	r2, #24
 8004bdc:	6879      	ldr	r1, [r7, #4]
 8004bde:	68b8      	ldr	r0, [r7, #8]
 8004be0:	f7ff fca6 	bl	8004530 <_SendPacket>
  RECORD_END();
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 8004bea:	4b06      	ldr	r3, [pc, #24]	@ (8004c04 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8004bec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d002      	beq.n	8004bf8 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 8004bf2:	4b04      	ldr	r3, [pc, #16]	@ (8004c04 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8004bf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bf6:	4798      	blx	r3
  }
}
 8004bf8:	bf00      	nop
 8004bfa:	3730      	adds	r7, #48	@ 0x30
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	bd80      	pop	{r7, pc}
 8004c00:	20014394 	.word	0x20014394
 8004c04:	20014364 	.word	0x20014364

08004c08 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b092      	sub	sp, #72	@ 0x48
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 8004c10:	f3ef 8311 	mrs	r3, BASEPRI
 8004c14:	f04f 0120 	mov.w	r1, #32
 8004c18:	f381 8811 	msr	BASEPRI, r1
 8004c1c:	617b      	str	r3, [r7, #20]
 8004c1e:	486a      	ldr	r0, [pc, #424]	@ (8004dc8 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 8004c20:	f7ff fb95 	bl	800434e <_PreparePacket>
 8004c24:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8004c26:	693b      	ldr	r3, [r7, #16]
 8004c28:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681a      	ldr	r2, [r3, #0]
 8004c32:	4b66      	ldr	r3, [pc, #408]	@ (8004dcc <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8004c34:	691b      	ldr	r3, [r3, #16]
 8004c36:	1ad3      	subs	r3, r2, r3
 8004c38:	643b      	str	r3, [r7, #64]	@ 0x40
 8004c3a:	e00b      	b.n	8004c54 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 8004c3c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004c3e:	b2da      	uxtb	r2, r3
 8004c40:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c42:	1c59      	adds	r1, r3, #1
 8004c44:	6479      	str	r1, [r7, #68]	@ 0x44
 8004c46:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004c4a:	b2d2      	uxtb	r2, r2
 8004c4c:	701a      	strb	r2, [r3, #0]
 8004c4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004c50:	09db      	lsrs	r3, r3, #7
 8004c52:	643b      	str	r3, [r7, #64]	@ 0x40
 8004c54:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004c56:	2b7f      	cmp	r3, #127	@ 0x7f
 8004c58:	d8f0      	bhi.n	8004c3c <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 8004c5a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c5c:	1c5a      	adds	r2, r3, #1
 8004c5e:	647a      	str	r2, [r7, #68]	@ 0x44
 8004c60:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004c62:	b2d2      	uxtb	r2, r2
 8004c64:	701a      	strb	r2, [r3, #0]
 8004c66:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c68:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	689b      	ldr	r3, [r3, #8]
 8004c72:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004c74:	e00b      	b.n	8004c8e <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 8004c76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c78:	b2da      	uxtb	r2, r3
 8004c7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c7c:	1c59      	adds	r1, r3, #1
 8004c7e:	63f9      	str	r1, [r7, #60]	@ 0x3c
 8004c80:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004c84:	b2d2      	uxtb	r2, r2
 8004c86:	701a      	strb	r2, [r3, #0]
 8004c88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c8a:	09db      	lsrs	r3, r3, #7
 8004c8c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004c8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c90:	2b7f      	cmp	r3, #127	@ 0x7f
 8004c92:	d8f0      	bhi.n	8004c76 <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 8004c94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c96:	1c5a      	adds	r2, r3, #1
 8004c98:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004c9a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004c9c:	b2d2      	uxtb	r2, r2
 8004c9e:	701a      	strb	r2, [r3, #0]
 8004ca0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ca2:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	685b      	ldr	r3, [r3, #4]
 8004ca8:	2220      	movs	r2, #32
 8004caa:	4619      	mov	r1, r3
 8004cac:	68f8      	ldr	r0, [r7, #12]
 8004cae:	f7ff fb01 	bl	80042b4 <_EncodeStr>
 8004cb2:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 8004cb4:	2209      	movs	r2, #9
 8004cb6:	68f9      	ldr	r1, [r7, #12]
 8004cb8:	6938      	ldr	r0, [r7, #16]
 8004cba:	f7ff fc39 	bl	8004530 <_SendPacket>
  //
  pPayload = pPayloadStart;
 8004cbe:	693b      	ldr	r3, [r7, #16]
 8004cc0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	637b      	str	r3, [r7, #52]	@ 0x34
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681a      	ldr	r2, [r3, #0]
 8004cca:	4b40      	ldr	r3, [pc, #256]	@ (8004dcc <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8004ccc:	691b      	ldr	r3, [r3, #16]
 8004cce:	1ad3      	subs	r3, r2, r3
 8004cd0:	633b      	str	r3, [r7, #48]	@ 0x30
 8004cd2:	e00b      	b.n	8004cec <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 8004cd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cd6:	b2da      	uxtb	r2, r3
 8004cd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004cda:	1c59      	adds	r1, r3, #1
 8004cdc:	6379      	str	r1, [r7, #52]	@ 0x34
 8004cde:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004ce2:	b2d2      	uxtb	r2, r2
 8004ce4:	701a      	strb	r2, [r3, #0]
 8004ce6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ce8:	09db      	lsrs	r3, r3, #7
 8004cea:	633b      	str	r3, [r7, #48]	@ 0x30
 8004cec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cee:	2b7f      	cmp	r3, #127	@ 0x7f
 8004cf0:	d8f0      	bhi.n	8004cd4 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 8004cf2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004cf4:	1c5a      	adds	r2, r3, #1
 8004cf6:	637a      	str	r2, [r7, #52]	@ 0x34
 8004cf8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004cfa:	b2d2      	uxtb	r2, r2
 8004cfc:	701a      	strb	r2, [r3, #0]
 8004cfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d00:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	68db      	ldr	r3, [r3, #12]
 8004d0a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004d0c:	e00b      	b.n	8004d26 <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 8004d0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d10:	b2da      	uxtb	r2, r3
 8004d12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d14:	1c59      	adds	r1, r3, #1
 8004d16:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8004d18:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004d1c:	b2d2      	uxtb	r2, r2
 8004d1e:	701a      	strb	r2, [r3, #0]
 8004d20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d22:	09db      	lsrs	r3, r3, #7
 8004d24:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004d26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d28:	2b7f      	cmp	r3, #127	@ 0x7f
 8004d2a:	d8f0      	bhi.n	8004d0e <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 8004d2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d2e:	1c5a      	adds	r2, r3, #1
 8004d30:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004d32:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004d34:	b2d2      	uxtb	r2, r2
 8004d36:	701a      	strb	r2, [r3, #0]
 8004d38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d3a:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	691b      	ldr	r3, [r3, #16]
 8004d44:	623b      	str	r3, [r7, #32]
 8004d46:	e00b      	b.n	8004d60 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 8004d48:	6a3b      	ldr	r3, [r7, #32]
 8004d4a:	b2da      	uxtb	r2, r3
 8004d4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d4e:	1c59      	adds	r1, r3, #1
 8004d50:	6279      	str	r1, [r7, #36]	@ 0x24
 8004d52:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004d56:	b2d2      	uxtb	r2, r2
 8004d58:	701a      	strb	r2, [r3, #0]
 8004d5a:	6a3b      	ldr	r3, [r7, #32]
 8004d5c:	09db      	lsrs	r3, r3, #7
 8004d5e:	623b      	str	r3, [r7, #32]
 8004d60:	6a3b      	ldr	r3, [r7, #32]
 8004d62:	2b7f      	cmp	r3, #127	@ 0x7f
 8004d64:	d8f0      	bhi.n	8004d48 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 8004d66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d68:	1c5a      	adds	r2, r3, #1
 8004d6a:	627a      	str	r2, [r7, #36]	@ 0x24
 8004d6c:	6a3a      	ldr	r2, [r7, #32]
 8004d6e:	b2d2      	uxtb	r2, r2
 8004d70:	701a      	strb	r2, [r3, #0]
 8004d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d74:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	61fb      	str	r3, [r7, #28]
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	61bb      	str	r3, [r7, #24]
 8004d7e:	e00b      	b.n	8004d98 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 8004d80:	69bb      	ldr	r3, [r7, #24]
 8004d82:	b2da      	uxtb	r2, r3
 8004d84:	69fb      	ldr	r3, [r7, #28]
 8004d86:	1c59      	adds	r1, r3, #1
 8004d88:	61f9      	str	r1, [r7, #28]
 8004d8a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004d8e:	b2d2      	uxtb	r2, r2
 8004d90:	701a      	strb	r2, [r3, #0]
 8004d92:	69bb      	ldr	r3, [r7, #24]
 8004d94:	09db      	lsrs	r3, r3, #7
 8004d96:	61bb      	str	r3, [r7, #24]
 8004d98:	69bb      	ldr	r3, [r7, #24]
 8004d9a:	2b7f      	cmp	r3, #127	@ 0x7f
 8004d9c:	d8f0      	bhi.n	8004d80 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 8004d9e:	69fb      	ldr	r3, [r7, #28]
 8004da0:	1c5a      	adds	r2, r3, #1
 8004da2:	61fa      	str	r2, [r7, #28]
 8004da4:	69ba      	ldr	r2, [r7, #24]
 8004da6:	b2d2      	uxtb	r2, r2
 8004da8:	701a      	strb	r2, [r3, #0]
 8004daa:	69fb      	ldr	r3, [r7, #28]
 8004dac:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 8004dae:	2215      	movs	r2, #21
 8004db0:	68f9      	ldr	r1, [r7, #12]
 8004db2:	6938      	ldr	r0, [r7, #16]
 8004db4:	f7ff fbbc 	bl	8004530 <_SendPacket>
  RECORD_END();
 8004db8:	697b      	ldr	r3, [r7, #20]
 8004dba:	f383 8811 	msr	BASEPRI, r3
}
 8004dbe:	bf00      	nop
 8004dc0:	3748      	adds	r7, #72	@ 0x48
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	bd80      	pop	{r7, pc}
 8004dc6:	bf00      	nop
 8004dc8:	20014394 	.word	0x20014394
 8004dcc:	20014364 	.word	0x20014364

08004dd0 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 8004dd4:	4b07      	ldr	r3, [pc, #28]	@ (8004df4 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8004dd6:	6a1b      	ldr	r3, [r3, #32]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d008      	beq.n	8004dee <SEGGER_SYSVIEW_SendTaskList+0x1e>
 8004ddc:	4b05      	ldr	r3, [pc, #20]	@ (8004df4 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8004dde:	6a1b      	ldr	r3, [r3, #32]
 8004de0:	685b      	ldr	r3, [r3, #4]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d003      	beq.n	8004dee <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 8004de6:	4b03      	ldr	r3, [pc, #12]	@ (8004df4 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8004de8:	6a1b      	ldr	r3, [r3, #32]
 8004dea:	685b      	ldr	r3, [r3, #4]
 8004dec:	4798      	blx	r3
  }
}
 8004dee:	bf00      	nop
 8004df0:	bd80      	pop	{r7, pc}
 8004df2:	bf00      	nop
 8004df4:	20014364 	.word	0x20014364

08004df8 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	b086      	sub	sp, #24
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8004e00:	f3ef 8311 	mrs	r3, BASEPRI
 8004e04:	f04f 0120 	mov.w	r1, #32
 8004e08:	f381 8811 	msr	BASEPRI, r1
 8004e0c:	617b      	str	r3, [r7, #20]
 8004e0e:	480b      	ldr	r0, [pc, #44]	@ (8004e3c <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 8004e10:	f7ff fa9d 	bl	800434e <_PreparePacket>
 8004e14:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8004e16:	2280      	movs	r2, #128	@ 0x80
 8004e18:	6879      	ldr	r1, [r7, #4]
 8004e1a:	6938      	ldr	r0, [r7, #16]
 8004e1c:	f7ff fa4a 	bl	80042b4 <_EncodeStr>
 8004e20:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 8004e22:	220e      	movs	r2, #14
 8004e24:	68f9      	ldr	r1, [r7, #12]
 8004e26:	6938      	ldr	r0, [r7, #16]
 8004e28:	f7ff fb82 	bl	8004530 <_SendPacket>
  RECORD_END();
 8004e2c:	697b      	ldr	r3, [r7, #20]
 8004e2e:	f383 8811 	msr	BASEPRI, r3
}
 8004e32:	bf00      	nop
 8004e34:	3718      	adds	r7, #24
 8004e36:	46bd      	mov	sp, r7
 8004e38:	bd80      	pop	{r7, pc}
 8004e3a:	bf00      	nop
 8004e3c:	20014394 	.word	0x20014394

08004e40 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 8004e40:	b590      	push	{r4, r7, lr}
 8004e42:	b083      	sub	sp, #12
 8004e44:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 8004e46:	4b15      	ldr	r3, [pc, #84]	@ (8004e9c <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8004e48:	6a1b      	ldr	r3, [r3, #32]
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d01a      	beq.n	8004e84 <SEGGER_SYSVIEW_RecordSystime+0x44>
 8004e4e:	4b13      	ldr	r3, [pc, #76]	@ (8004e9c <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8004e50:	6a1b      	ldr	r3, [r3, #32]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d015      	beq.n	8004e84 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8004e58:	4b10      	ldr	r3, [pc, #64]	@ (8004e9c <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8004e5a:	6a1b      	ldr	r3, [r3, #32]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	4798      	blx	r3
 8004e60:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8004e64:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 8004e66:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004e6a:	f04f 0200 	mov.w	r2, #0
 8004e6e:	f04f 0300 	mov.w	r3, #0
 8004e72:	000a      	movs	r2, r1
 8004e74:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8004e76:	4613      	mov	r3, r2
 8004e78:	461a      	mov	r2, r3
 8004e7a:	4621      	mov	r1, r4
 8004e7c:	200d      	movs	r0, #13
 8004e7e:	f7ff fced 	bl	800485c <SEGGER_SYSVIEW_RecordU32x2>
 8004e82:	e006      	b.n	8004e92 <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 8004e84:	4b06      	ldr	r3, [pc, #24]	@ (8004ea0 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	4619      	mov	r1, r3
 8004e8a:	200c      	movs	r0, #12
 8004e8c:	f7ff fcaa 	bl	80047e4 <SEGGER_SYSVIEW_RecordU32>
  }
}
 8004e90:	bf00      	nop
 8004e92:	bf00      	nop
 8004e94:	370c      	adds	r7, #12
 8004e96:	46bd      	mov	sp, r7
 8004e98:	bd90      	pop	{r4, r7, pc}
 8004e9a:	bf00      	nop
 8004e9c:	20014364 	.word	0x20014364
 8004ea0:	e0001004 	.word	0xe0001004

08004ea4 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b086      	sub	sp, #24
 8004ea8:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8004eaa:	f3ef 8311 	mrs	r3, BASEPRI
 8004eae:	f04f 0120 	mov.w	r1, #32
 8004eb2:	f381 8811 	msr	BASEPRI, r1
 8004eb6:	60fb      	str	r3, [r7, #12]
 8004eb8:	4819      	ldr	r0, [pc, #100]	@ (8004f20 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 8004eba:	f7ff fa48 	bl	800434e <_PreparePacket>
 8004ebe:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8004ec0:	68bb      	ldr	r3, [r7, #8]
 8004ec2:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 8004ec4:	4b17      	ldr	r3, [pc, #92]	@ (8004f24 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ecc:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	617b      	str	r3, [r7, #20]
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	613b      	str	r3, [r7, #16]
 8004ed6:	e00b      	b.n	8004ef0 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 8004ed8:	693b      	ldr	r3, [r7, #16]
 8004eda:	b2da      	uxtb	r2, r3
 8004edc:	697b      	ldr	r3, [r7, #20]
 8004ede:	1c59      	adds	r1, r3, #1
 8004ee0:	6179      	str	r1, [r7, #20]
 8004ee2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004ee6:	b2d2      	uxtb	r2, r2
 8004ee8:	701a      	strb	r2, [r3, #0]
 8004eea:	693b      	ldr	r3, [r7, #16]
 8004eec:	09db      	lsrs	r3, r3, #7
 8004eee:	613b      	str	r3, [r7, #16]
 8004ef0:	693b      	ldr	r3, [r7, #16]
 8004ef2:	2b7f      	cmp	r3, #127	@ 0x7f
 8004ef4:	d8f0      	bhi.n	8004ed8 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 8004ef6:	697b      	ldr	r3, [r7, #20]
 8004ef8:	1c5a      	adds	r2, r3, #1
 8004efa:	617a      	str	r2, [r7, #20]
 8004efc:	693a      	ldr	r2, [r7, #16]
 8004efe:	b2d2      	uxtb	r2, r2
 8004f00:	701a      	strb	r2, [r3, #0]
 8004f02:	697b      	ldr	r3, [r7, #20]
 8004f04:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 8004f06:	2202      	movs	r2, #2
 8004f08:	6879      	ldr	r1, [r7, #4]
 8004f0a:	68b8      	ldr	r0, [r7, #8]
 8004f0c:	f7ff fb10 	bl	8004530 <_SendPacket>
  RECORD_END();
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	f383 8811 	msr	BASEPRI, r3
}
 8004f16:	bf00      	nop
 8004f18:	3718      	adds	r7, #24
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	bd80      	pop	{r7, pc}
 8004f1e:	bf00      	nop
 8004f20:	20014394 	.word	0x20014394
 8004f24:	e000ed04 	.word	0xe000ed04

08004f28 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b082      	sub	sp, #8
 8004f2c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8004f2e:	f3ef 8311 	mrs	r3, BASEPRI
 8004f32:	f04f 0120 	mov.w	r1, #32
 8004f36:	f381 8811 	msr	BASEPRI, r1
 8004f3a:	607b      	str	r3, [r7, #4]
 8004f3c:	4807      	ldr	r0, [pc, #28]	@ (8004f5c <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 8004f3e:	f7ff fa06 	bl	800434e <_PreparePacket>
 8004f42:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 8004f44:	2203      	movs	r2, #3
 8004f46:	6839      	ldr	r1, [r7, #0]
 8004f48:	6838      	ldr	r0, [r7, #0]
 8004f4a:	f7ff faf1 	bl	8004530 <_SendPacket>
  RECORD_END();
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	f383 8811 	msr	BASEPRI, r3
}
 8004f54:	bf00      	nop
 8004f56:	3708      	adds	r7, #8
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	bd80      	pop	{r7, pc}
 8004f5c:	20014394 	.word	0x20014394

08004f60 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 8004f60:	b580      	push	{r7, lr}
 8004f62:	b082      	sub	sp, #8
 8004f64:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8004f66:	f3ef 8311 	mrs	r3, BASEPRI
 8004f6a:	f04f 0120 	mov.w	r1, #32
 8004f6e:	f381 8811 	msr	BASEPRI, r1
 8004f72:	607b      	str	r3, [r7, #4]
 8004f74:	4807      	ldr	r0, [pc, #28]	@ (8004f94 <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 8004f76:	f7ff f9ea 	bl	800434e <_PreparePacket>
 8004f7a:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 8004f7c:	2212      	movs	r2, #18
 8004f7e:	6839      	ldr	r1, [r7, #0]
 8004f80:	6838      	ldr	r0, [r7, #0]
 8004f82:	f7ff fad5 	bl	8004530 <_SendPacket>
  RECORD_END();
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	f383 8811 	msr	BASEPRI, r3
}
 8004f8c:	bf00      	nop
 8004f8e:	3708      	adds	r7, #8
 8004f90:	46bd      	mov	sp, r7
 8004f92:	bd80      	pop	{r7, pc}
 8004f94:	20014394 	.word	0x20014394

08004f98 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b082      	sub	sp, #8
 8004f9c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8004f9e:	f3ef 8311 	mrs	r3, BASEPRI
 8004fa2:	f04f 0120 	mov.w	r1, #32
 8004fa6:	f381 8811 	msr	BASEPRI, r1
 8004faa:	607b      	str	r3, [r7, #4]
 8004fac:	4807      	ldr	r0, [pc, #28]	@ (8004fcc <SEGGER_SYSVIEW_OnIdle+0x34>)
 8004fae:	f7ff f9ce 	bl	800434e <_PreparePacket>
 8004fb2:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 8004fb4:	2211      	movs	r2, #17
 8004fb6:	6839      	ldr	r1, [r7, #0]
 8004fb8:	6838      	ldr	r0, [r7, #0]
 8004fba:	f7ff fab9 	bl	8004530 <_SendPacket>
  RECORD_END();
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	f383 8811 	msr	BASEPRI, r3
}
 8004fc4:	bf00      	nop
 8004fc6:	3708      	adds	r7, #8
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	bd80      	pop	{r7, pc}
 8004fcc:	20014394 	.word	0x20014394

08004fd0 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	b088      	sub	sp, #32
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8004fd8:	f3ef 8311 	mrs	r3, BASEPRI
 8004fdc:	f04f 0120 	mov.w	r1, #32
 8004fe0:	f381 8811 	msr	BASEPRI, r1
 8004fe4:	617b      	str	r3, [r7, #20]
 8004fe6:	4819      	ldr	r0, [pc, #100]	@ (800504c <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 8004fe8:	f7ff f9b1 	bl	800434e <_PreparePacket>
 8004fec:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8004fee:	693b      	ldr	r3, [r7, #16]
 8004ff0:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8004ff2:	4b17      	ldr	r3, [pc, #92]	@ (8005050 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 8004ff4:	691b      	ldr	r3, [r3, #16]
 8004ff6:	687a      	ldr	r2, [r7, #4]
 8004ff8:	1ad3      	subs	r3, r2, r3
 8004ffa:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	61fb      	str	r3, [r7, #28]
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	61bb      	str	r3, [r7, #24]
 8005004:	e00b      	b.n	800501e <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 8005006:	69bb      	ldr	r3, [r7, #24]
 8005008:	b2da      	uxtb	r2, r3
 800500a:	69fb      	ldr	r3, [r7, #28]
 800500c:	1c59      	adds	r1, r3, #1
 800500e:	61f9      	str	r1, [r7, #28]
 8005010:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005014:	b2d2      	uxtb	r2, r2
 8005016:	701a      	strb	r2, [r3, #0]
 8005018:	69bb      	ldr	r3, [r7, #24]
 800501a:	09db      	lsrs	r3, r3, #7
 800501c:	61bb      	str	r3, [r7, #24]
 800501e:	69bb      	ldr	r3, [r7, #24]
 8005020:	2b7f      	cmp	r3, #127	@ 0x7f
 8005022:	d8f0      	bhi.n	8005006 <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 8005024:	69fb      	ldr	r3, [r7, #28]
 8005026:	1c5a      	adds	r2, r3, #1
 8005028:	61fa      	str	r2, [r7, #28]
 800502a:	69ba      	ldr	r2, [r7, #24]
 800502c:	b2d2      	uxtb	r2, r2
 800502e:	701a      	strb	r2, [r3, #0]
 8005030:	69fb      	ldr	r3, [r7, #28]
 8005032:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 8005034:	2208      	movs	r2, #8
 8005036:	68f9      	ldr	r1, [r7, #12]
 8005038:	6938      	ldr	r0, [r7, #16]
 800503a:	f7ff fa79 	bl	8004530 <_SendPacket>
  RECORD_END();
 800503e:	697b      	ldr	r3, [r7, #20]
 8005040:	f383 8811 	msr	BASEPRI, r3
}
 8005044:	bf00      	nop
 8005046:	3720      	adds	r7, #32
 8005048:	46bd      	mov	sp, r7
 800504a:	bd80      	pop	{r7, pc}
 800504c:	20014394 	.word	0x20014394
 8005050:	20014364 	.word	0x20014364

08005054 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 8005054:	b580      	push	{r7, lr}
 8005056:	b088      	sub	sp, #32
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800505c:	f3ef 8311 	mrs	r3, BASEPRI
 8005060:	f04f 0120 	mov.w	r1, #32
 8005064:	f381 8811 	msr	BASEPRI, r1
 8005068:	617b      	str	r3, [r7, #20]
 800506a:	4819      	ldr	r0, [pc, #100]	@ (80050d0 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 800506c:	f7ff f96f 	bl	800434e <_PreparePacket>
 8005070:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005072:	693b      	ldr	r3, [r7, #16]
 8005074:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8005076:	4b17      	ldr	r3, [pc, #92]	@ (80050d4 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 8005078:	691b      	ldr	r3, [r3, #16]
 800507a:	687a      	ldr	r2, [r7, #4]
 800507c:	1ad3      	subs	r3, r2, r3
 800507e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	61fb      	str	r3, [r7, #28]
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	61bb      	str	r3, [r7, #24]
 8005088:	e00b      	b.n	80050a2 <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 800508a:	69bb      	ldr	r3, [r7, #24]
 800508c:	b2da      	uxtb	r2, r3
 800508e:	69fb      	ldr	r3, [r7, #28]
 8005090:	1c59      	adds	r1, r3, #1
 8005092:	61f9      	str	r1, [r7, #28]
 8005094:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005098:	b2d2      	uxtb	r2, r2
 800509a:	701a      	strb	r2, [r3, #0]
 800509c:	69bb      	ldr	r3, [r7, #24]
 800509e:	09db      	lsrs	r3, r3, #7
 80050a0:	61bb      	str	r3, [r7, #24]
 80050a2:	69bb      	ldr	r3, [r7, #24]
 80050a4:	2b7f      	cmp	r3, #127	@ 0x7f
 80050a6:	d8f0      	bhi.n	800508a <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 80050a8:	69fb      	ldr	r3, [r7, #28]
 80050aa:	1c5a      	adds	r2, r3, #1
 80050ac:	61fa      	str	r2, [r7, #28]
 80050ae:	69ba      	ldr	r2, [r7, #24]
 80050b0:	b2d2      	uxtb	r2, r2
 80050b2:	701a      	strb	r2, [r3, #0]
 80050b4:	69fb      	ldr	r3, [r7, #28]
 80050b6:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 80050b8:	2204      	movs	r2, #4
 80050ba:	68f9      	ldr	r1, [r7, #12]
 80050bc:	6938      	ldr	r0, [r7, #16]
 80050be:	f7ff fa37 	bl	8004530 <_SendPacket>
  RECORD_END();
 80050c2:	697b      	ldr	r3, [r7, #20]
 80050c4:	f383 8811 	msr	BASEPRI, r3
}
 80050c8:	bf00      	nop
 80050ca:	3720      	adds	r7, #32
 80050cc:	46bd      	mov	sp, r7
 80050ce:	bd80      	pop	{r7, pc}
 80050d0:	20014394 	.word	0x20014394
 80050d4:	20014364 	.word	0x20014364

080050d8 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 80050d8:	b580      	push	{r7, lr}
 80050da:	b088      	sub	sp, #32
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80050e0:	f3ef 8311 	mrs	r3, BASEPRI
 80050e4:	f04f 0120 	mov.w	r1, #32
 80050e8:	f381 8811 	msr	BASEPRI, r1
 80050ec:	617b      	str	r3, [r7, #20]
 80050ee:	4819      	ldr	r0, [pc, #100]	@ (8005154 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 80050f0:	f7ff f92d 	bl	800434e <_PreparePacket>
 80050f4:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80050f6:	693b      	ldr	r3, [r7, #16]
 80050f8:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80050fa:	4b17      	ldr	r3, [pc, #92]	@ (8005158 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 80050fc:	691b      	ldr	r3, [r3, #16]
 80050fe:	687a      	ldr	r2, [r7, #4]
 8005100:	1ad3      	subs	r3, r2, r3
 8005102:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	61fb      	str	r3, [r7, #28]
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	61bb      	str	r3, [r7, #24]
 800510c:	e00b      	b.n	8005126 <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 800510e:	69bb      	ldr	r3, [r7, #24]
 8005110:	b2da      	uxtb	r2, r3
 8005112:	69fb      	ldr	r3, [r7, #28]
 8005114:	1c59      	adds	r1, r3, #1
 8005116:	61f9      	str	r1, [r7, #28]
 8005118:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800511c:	b2d2      	uxtb	r2, r2
 800511e:	701a      	strb	r2, [r3, #0]
 8005120:	69bb      	ldr	r3, [r7, #24]
 8005122:	09db      	lsrs	r3, r3, #7
 8005124:	61bb      	str	r3, [r7, #24]
 8005126:	69bb      	ldr	r3, [r7, #24]
 8005128:	2b7f      	cmp	r3, #127	@ 0x7f
 800512a:	d8f0      	bhi.n	800510e <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 800512c:	69fb      	ldr	r3, [r7, #28]
 800512e:	1c5a      	adds	r2, r3, #1
 8005130:	61fa      	str	r2, [r7, #28]
 8005132:	69ba      	ldr	r2, [r7, #24]
 8005134:	b2d2      	uxtb	r2, r2
 8005136:	701a      	strb	r2, [r3, #0]
 8005138:	69fb      	ldr	r3, [r7, #28]
 800513a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 800513c:	2206      	movs	r2, #6
 800513e:	68f9      	ldr	r1, [r7, #12]
 8005140:	6938      	ldr	r0, [r7, #16]
 8005142:	f7ff f9f5 	bl	8004530 <_SendPacket>
  RECORD_END();
 8005146:	697b      	ldr	r3, [r7, #20]
 8005148:	f383 8811 	msr	BASEPRI, r3
}
 800514c:	bf00      	nop
 800514e:	3720      	adds	r7, #32
 8005150:	46bd      	mov	sp, r7
 8005152:	bd80      	pop	{r7, pc}
 8005154:	20014394 	.word	0x20014394
 8005158:	20014364 	.word	0x20014364

0800515c <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 800515c:	b580      	push	{r7, lr}
 800515e:	b08a      	sub	sp, #40	@ 0x28
 8005160:	af00      	add	r7, sp, #0
 8005162:	6078      	str	r0, [r7, #4]
 8005164:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8005166:	f3ef 8311 	mrs	r3, BASEPRI
 800516a:	f04f 0120 	mov.w	r1, #32
 800516e:	f381 8811 	msr	BASEPRI, r1
 8005172:	617b      	str	r3, [r7, #20]
 8005174:	4827      	ldr	r0, [pc, #156]	@ (8005214 <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 8005176:	f7ff f8ea 	bl	800434e <_PreparePacket>
 800517a:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800517c:	693b      	ldr	r3, [r7, #16]
 800517e:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8005180:	4b25      	ldr	r3, [pc, #148]	@ (8005218 <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 8005182:	691b      	ldr	r3, [r3, #16]
 8005184:	687a      	ldr	r2, [r7, #4]
 8005186:	1ad3      	subs	r3, r2, r3
 8005188:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	627b      	str	r3, [r7, #36]	@ 0x24
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	623b      	str	r3, [r7, #32]
 8005192:	e00b      	b.n	80051ac <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 8005194:	6a3b      	ldr	r3, [r7, #32]
 8005196:	b2da      	uxtb	r2, r3
 8005198:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800519a:	1c59      	adds	r1, r3, #1
 800519c:	6279      	str	r1, [r7, #36]	@ 0x24
 800519e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80051a2:	b2d2      	uxtb	r2, r2
 80051a4:	701a      	strb	r2, [r3, #0]
 80051a6:	6a3b      	ldr	r3, [r7, #32]
 80051a8:	09db      	lsrs	r3, r3, #7
 80051aa:	623b      	str	r3, [r7, #32]
 80051ac:	6a3b      	ldr	r3, [r7, #32]
 80051ae:	2b7f      	cmp	r3, #127	@ 0x7f
 80051b0:	d8f0      	bhi.n	8005194 <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 80051b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051b4:	1c5a      	adds	r2, r3, #1
 80051b6:	627a      	str	r2, [r7, #36]	@ 0x24
 80051b8:	6a3a      	ldr	r2, [r7, #32]
 80051ba:	b2d2      	uxtb	r2, r2
 80051bc:	701a      	strb	r2, [r3, #0]
 80051be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051c0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	61fb      	str	r3, [r7, #28]
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	61bb      	str	r3, [r7, #24]
 80051ca:	e00b      	b.n	80051e4 <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 80051cc:	69bb      	ldr	r3, [r7, #24]
 80051ce:	b2da      	uxtb	r2, r3
 80051d0:	69fb      	ldr	r3, [r7, #28]
 80051d2:	1c59      	adds	r1, r3, #1
 80051d4:	61f9      	str	r1, [r7, #28]
 80051d6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80051da:	b2d2      	uxtb	r2, r2
 80051dc:	701a      	strb	r2, [r3, #0]
 80051de:	69bb      	ldr	r3, [r7, #24]
 80051e0:	09db      	lsrs	r3, r3, #7
 80051e2:	61bb      	str	r3, [r7, #24]
 80051e4:	69bb      	ldr	r3, [r7, #24]
 80051e6:	2b7f      	cmp	r3, #127	@ 0x7f
 80051e8:	d8f0      	bhi.n	80051cc <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 80051ea:	69fb      	ldr	r3, [r7, #28]
 80051ec:	1c5a      	adds	r2, r3, #1
 80051ee:	61fa      	str	r2, [r7, #28]
 80051f0:	69ba      	ldr	r2, [r7, #24]
 80051f2:	b2d2      	uxtb	r2, r2
 80051f4:	701a      	strb	r2, [r3, #0]
 80051f6:	69fb      	ldr	r3, [r7, #28]
 80051f8:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 80051fa:	2207      	movs	r2, #7
 80051fc:	68f9      	ldr	r1, [r7, #12]
 80051fe:	6938      	ldr	r0, [r7, #16]
 8005200:	f7ff f996 	bl	8004530 <_SendPacket>
  RECORD_END();
 8005204:	697b      	ldr	r3, [r7, #20]
 8005206:	f383 8811 	msr	BASEPRI, r3
}
 800520a:	bf00      	nop
 800520c:	3728      	adds	r7, #40	@ 0x28
 800520e:	46bd      	mov	sp, r7
 8005210:	bd80      	pop	{r7, pc}
 8005212:	bf00      	nop
 8005214:	20014394 	.word	0x20014394
 8005218:	20014364 	.word	0x20014364

0800521c <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 800521c:	b580      	push	{r7, lr}
 800521e:	b08c      	sub	sp, #48	@ 0x30
 8005220:	af00      	add	r7, sp, #0
 8005222:	4603      	mov	r3, r0
 8005224:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 8005226:	4b3b      	ldr	r3, [pc, #236]	@ (8005314 <SEGGER_SYSVIEW_SendModule+0xf8>)
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	2b00      	cmp	r3, #0
 800522c:	d06d      	beq.n	800530a <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 800522e:	4b39      	ldr	r3, [pc, #228]	@ (8005314 <SEGGER_SYSVIEW_SendModule+0xf8>)
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (n = 0; n < ModuleId; n++) {
 8005234:	2300      	movs	r3, #0
 8005236:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005238:	e008      	b.n	800524c <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 800523a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800523c:	691b      	ldr	r3, [r3, #16]
 800523e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (pModule == 0) {
 8005240:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005242:	2b00      	cmp	r3, #0
 8005244:	d007      	beq.n	8005256 <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 8005246:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005248:	3301      	adds	r3, #1
 800524a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800524c:	79fb      	ldrb	r3, [r7, #7]
 800524e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005250:	429a      	cmp	r2, r3
 8005252:	d3f2      	bcc.n	800523a <SEGGER_SYSVIEW_SendModule+0x1e>
 8005254:	e000      	b.n	8005258 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 8005256:	bf00      	nop
      }
    }
    if (pModule != 0) {
 8005258:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800525a:	2b00      	cmp	r3, #0
 800525c:	d055      	beq.n	800530a <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800525e:	f3ef 8311 	mrs	r3, BASEPRI
 8005262:	f04f 0120 	mov.w	r1, #32
 8005266:	f381 8811 	msr	BASEPRI, r1
 800526a:	617b      	str	r3, [r7, #20]
 800526c:	482a      	ldr	r0, [pc, #168]	@ (8005318 <SEGGER_SYSVIEW_SendModule+0xfc>)
 800526e:	f7ff f86e 	bl	800434e <_PreparePacket>
 8005272:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 8005274:	693b      	ldr	r3, [r7, #16]
 8005276:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	627b      	str	r3, [r7, #36]	@ 0x24
 800527c:	79fb      	ldrb	r3, [r7, #7]
 800527e:	623b      	str	r3, [r7, #32]
 8005280:	e00b      	b.n	800529a <SEGGER_SYSVIEW_SendModule+0x7e>
 8005282:	6a3b      	ldr	r3, [r7, #32]
 8005284:	b2da      	uxtb	r2, r3
 8005286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005288:	1c59      	adds	r1, r3, #1
 800528a:	6279      	str	r1, [r7, #36]	@ 0x24
 800528c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005290:	b2d2      	uxtb	r2, r2
 8005292:	701a      	strb	r2, [r3, #0]
 8005294:	6a3b      	ldr	r3, [r7, #32]
 8005296:	09db      	lsrs	r3, r3, #7
 8005298:	623b      	str	r3, [r7, #32]
 800529a:	6a3b      	ldr	r3, [r7, #32]
 800529c:	2b7f      	cmp	r3, #127	@ 0x7f
 800529e:	d8f0      	bhi.n	8005282 <SEGGER_SYSVIEW_SendModule+0x66>
 80052a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052a2:	1c5a      	adds	r2, r3, #1
 80052a4:	627a      	str	r2, [r7, #36]	@ 0x24
 80052a6:	6a3a      	ldr	r2, [r7, #32]
 80052a8:	b2d2      	uxtb	r2, r2
 80052aa:	701a      	strb	r2, [r3, #0]
 80052ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052ae:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	61fb      	str	r3, [r7, #28]
 80052b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052b6:	689b      	ldr	r3, [r3, #8]
 80052b8:	61bb      	str	r3, [r7, #24]
 80052ba:	e00b      	b.n	80052d4 <SEGGER_SYSVIEW_SendModule+0xb8>
 80052bc:	69bb      	ldr	r3, [r7, #24]
 80052be:	b2da      	uxtb	r2, r3
 80052c0:	69fb      	ldr	r3, [r7, #28]
 80052c2:	1c59      	adds	r1, r3, #1
 80052c4:	61f9      	str	r1, [r7, #28]
 80052c6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80052ca:	b2d2      	uxtb	r2, r2
 80052cc:	701a      	strb	r2, [r3, #0]
 80052ce:	69bb      	ldr	r3, [r7, #24]
 80052d0:	09db      	lsrs	r3, r3, #7
 80052d2:	61bb      	str	r3, [r7, #24]
 80052d4:	69bb      	ldr	r3, [r7, #24]
 80052d6:	2b7f      	cmp	r3, #127	@ 0x7f
 80052d8:	d8f0      	bhi.n	80052bc <SEGGER_SYSVIEW_SendModule+0xa0>
 80052da:	69fb      	ldr	r3, [r7, #28]
 80052dc:	1c5a      	adds	r2, r3, #1
 80052de:	61fa      	str	r2, [r7, #28]
 80052e0:	69ba      	ldr	r2, [r7, #24]
 80052e2:	b2d2      	uxtb	r2, r2
 80052e4:	701a      	strb	r2, [r3, #0]
 80052e6:	69fb      	ldr	r3, [r7, #28]
 80052e8:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80052ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	2280      	movs	r2, #128	@ 0x80
 80052f0:	4619      	mov	r1, r3
 80052f2:	68f8      	ldr	r0, [r7, #12]
 80052f4:	f7fe ffde 	bl	80042b4 <_EncodeStr>
 80052f8:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 80052fa:	2216      	movs	r2, #22
 80052fc:	68f9      	ldr	r1, [r7, #12]
 80052fe:	6938      	ldr	r0, [r7, #16]
 8005300:	f7ff f916 	bl	8004530 <_SendPacket>
      RECORD_END();
 8005304:	697b      	ldr	r3, [r7, #20]
 8005306:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 800530a:	bf00      	nop
 800530c:	3730      	adds	r7, #48	@ 0x30
 800530e:	46bd      	mov	sp, r7
 8005310:	bd80      	pop	{r7, pc}
 8005312:	bf00      	nop
 8005314:	2001438c 	.word	0x2001438c
 8005318:	20014394 	.word	0x20014394

0800531c <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 800531c:	b580      	push	{r7, lr}
 800531e:	b082      	sub	sp, #8
 8005320:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 8005322:	4b0c      	ldr	r3, [pc, #48]	@ (8005354 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	2b00      	cmp	r3, #0
 8005328:	d00f      	beq.n	800534a <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 800532a:	4b0a      	ldr	r3, [pc, #40]	@ (8005354 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	68db      	ldr	r3, [r3, #12]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d002      	beq.n	800533e <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	68db      	ldr	r3, [r3, #12]
 800533c:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	691b      	ldr	r3, [r3, #16]
 8005342:	607b      	str	r3, [r7, #4]
    } while (pModule);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2b00      	cmp	r3, #0
 8005348:	d1f2      	bne.n	8005330 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 800534a:	bf00      	nop
 800534c:	3708      	adds	r7, #8
 800534e:	46bd      	mov	sp, r7
 8005350:	bd80      	pop	{r7, pc}
 8005352:	bf00      	nop
 8005354:	2001438c 	.word	0x2001438c

08005358 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 8005358:	b580      	push	{r7, lr}
 800535a:	b086      	sub	sp, #24
 800535c:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 800535e:	f3ef 8311 	mrs	r3, BASEPRI
 8005362:	f04f 0120 	mov.w	r1, #32
 8005366:	f381 8811 	msr	BASEPRI, r1
 800536a:	60fb      	str	r3, [r7, #12]
 800536c:	4817      	ldr	r0, [pc, #92]	@ (80053cc <SEGGER_SYSVIEW_SendNumModules+0x74>)
 800536e:	f7fe ffee 	bl	800434e <_PreparePacket>
 8005372:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 8005374:	68bb      	ldr	r3, [r7, #8]
 8005376:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	617b      	str	r3, [r7, #20]
 800537c:	4b14      	ldr	r3, [pc, #80]	@ (80053d0 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 800537e:	781b      	ldrb	r3, [r3, #0]
 8005380:	613b      	str	r3, [r7, #16]
 8005382:	e00b      	b.n	800539c <SEGGER_SYSVIEW_SendNumModules+0x44>
 8005384:	693b      	ldr	r3, [r7, #16]
 8005386:	b2da      	uxtb	r2, r3
 8005388:	697b      	ldr	r3, [r7, #20]
 800538a:	1c59      	adds	r1, r3, #1
 800538c:	6179      	str	r1, [r7, #20]
 800538e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005392:	b2d2      	uxtb	r2, r2
 8005394:	701a      	strb	r2, [r3, #0]
 8005396:	693b      	ldr	r3, [r7, #16]
 8005398:	09db      	lsrs	r3, r3, #7
 800539a:	613b      	str	r3, [r7, #16]
 800539c:	693b      	ldr	r3, [r7, #16]
 800539e:	2b7f      	cmp	r3, #127	@ 0x7f
 80053a0:	d8f0      	bhi.n	8005384 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 80053a2:	697b      	ldr	r3, [r7, #20]
 80053a4:	1c5a      	adds	r2, r3, #1
 80053a6:	617a      	str	r2, [r7, #20]
 80053a8:	693a      	ldr	r2, [r7, #16]
 80053aa:	b2d2      	uxtb	r2, r2
 80053ac:	701a      	strb	r2, [r3, #0]
 80053ae:	697b      	ldr	r3, [r7, #20]
 80053b0:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 80053b2:	221b      	movs	r2, #27
 80053b4:	6879      	ldr	r1, [r7, #4]
 80053b6:	68b8      	ldr	r0, [r7, #8]
 80053b8:	f7ff f8ba 	bl	8004530 <_SendPacket>
  RECORD_END();
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	f383 8811 	msr	BASEPRI, r3
}
 80053c2:	bf00      	nop
 80053c4:	3718      	adds	r7, #24
 80053c6:	46bd      	mov	sp, r7
 80053c8:	bd80      	pop	{r7, pc}
 80053ca:	bf00      	nop
 80053cc:	20014394 	.word	0x20014394
 80053d0:	20014390 	.word	0x20014390

080053d4 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 80053d4:	b580      	push	{r7, lr}
 80053d6:	b08a      	sub	sp, #40	@ 0x28
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80053dc:	f3ef 8311 	mrs	r3, BASEPRI
 80053e0:	f04f 0120 	mov.w	r1, #32
 80053e4:	f381 8811 	msr	BASEPRI, r1
 80053e8:	617b      	str	r3, [r7, #20]
 80053ea:	4827      	ldr	r0, [pc, #156]	@ (8005488 <SEGGER_SYSVIEW_Warn+0xb4>)
 80053ec:	f7fe ffaf 	bl	800434e <_PreparePacket>
 80053f0:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80053f2:	2280      	movs	r2, #128	@ 0x80
 80053f4:	6879      	ldr	r1, [r7, #4]
 80053f6:	6938      	ldr	r0, [r7, #16]
 80053f8:	f7fe ff5c 	bl	80042b4 <_EncodeStr>
 80053fc:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	627b      	str	r3, [r7, #36]	@ 0x24
 8005402:	2301      	movs	r3, #1
 8005404:	623b      	str	r3, [r7, #32]
 8005406:	e00b      	b.n	8005420 <SEGGER_SYSVIEW_Warn+0x4c>
 8005408:	6a3b      	ldr	r3, [r7, #32]
 800540a:	b2da      	uxtb	r2, r3
 800540c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800540e:	1c59      	adds	r1, r3, #1
 8005410:	6279      	str	r1, [r7, #36]	@ 0x24
 8005412:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005416:	b2d2      	uxtb	r2, r2
 8005418:	701a      	strb	r2, [r3, #0]
 800541a:	6a3b      	ldr	r3, [r7, #32]
 800541c:	09db      	lsrs	r3, r3, #7
 800541e:	623b      	str	r3, [r7, #32]
 8005420:	6a3b      	ldr	r3, [r7, #32]
 8005422:	2b7f      	cmp	r3, #127	@ 0x7f
 8005424:	d8f0      	bhi.n	8005408 <SEGGER_SYSVIEW_Warn+0x34>
 8005426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005428:	1c5a      	adds	r2, r3, #1
 800542a:	627a      	str	r2, [r7, #36]	@ 0x24
 800542c:	6a3a      	ldr	r2, [r7, #32]
 800542e:	b2d2      	uxtb	r2, r2
 8005430:	701a      	strb	r2, [r3, #0]
 8005432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005434:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	61fb      	str	r3, [r7, #28]
 800543a:	2300      	movs	r3, #0
 800543c:	61bb      	str	r3, [r7, #24]
 800543e:	e00b      	b.n	8005458 <SEGGER_SYSVIEW_Warn+0x84>
 8005440:	69bb      	ldr	r3, [r7, #24]
 8005442:	b2da      	uxtb	r2, r3
 8005444:	69fb      	ldr	r3, [r7, #28]
 8005446:	1c59      	adds	r1, r3, #1
 8005448:	61f9      	str	r1, [r7, #28]
 800544a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800544e:	b2d2      	uxtb	r2, r2
 8005450:	701a      	strb	r2, [r3, #0]
 8005452:	69bb      	ldr	r3, [r7, #24]
 8005454:	09db      	lsrs	r3, r3, #7
 8005456:	61bb      	str	r3, [r7, #24]
 8005458:	69bb      	ldr	r3, [r7, #24]
 800545a:	2b7f      	cmp	r3, #127	@ 0x7f
 800545c:	d8f0      	bhi.n	8005440 <SEGGER_SYSVIEW_Warn+0x6c>
 800545e:	69fb      	ldr	r3, [r7, #28]
 8005460:	1c5a      	adds	r2, r3, #1
 8005462:	61fa      	str	r2, [r7, #28]
 8005464:	69ba      	ldr	r2, [r7, #24]
 8005466:	b2d2      	uxtb	r2, r2
 8005468:	701a      	strb	r2, [r3, #0]
 800546a:	69fb      	ldr	r3, [r7, #28]
 800546c:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800546e:	221a      	movs	r2, #26
 8005470:	68f9      	ldr	r1, [r7, #12]
 8005472:	6938      	ldr	r0, [r7, #16]
 8005474:	f7ff f85c 	bl	8004530 <_SendPacket>
  RECORD_END();
 8005478:	697b      	ldr	r3, [r7, #20]
 800547a:	f383 8811 	msr	BASEPRI, r3
}
 800547e:	bf00      	nop
 8005480:	3728      	adds	r7, #40	@ 0x28
 8005482:	46bd      	mov	sp, r7
 8005484:	bd80      	pop	{r7, pc}
 8005486:	bf00      	nop
 8005488:	20014394 	.word	0x20014394

0800548c <SEGGER_SYSVIEW_IsStarted>:
*
*  Return value
*      0: Recording not started.
*    > 0: Recording started.
*/
int SEGGER_SYSVIEW_IsStarted(void) {
 800548c:	b580      	push	{r7, lr}
 800548e:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
  //
  // Check if host is sending data which needs to be processed.
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8005490:	4b13      	ldr	r3, [pc, #76]	@ (80054e0 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8005492:	7e1b      	ldrb	r3, [r3, #24]
 8005494:	4619      	mov	r1, r3
 8005496:	4a13      	ldr	r2, [pc, #76]	@ (80054e4 <SEGGER_SYSVIEW_IsStarted+0x58>)
 8005498:	460b      	mov	r3, r1
 800549a:	005b      	lsls	r3, r3, #1
 800549c:	440b      	add	r3, r1
 800549e:	00db      	lsls	r3, r3, #3
 80054a0:	4413      	add	r3, r2
 80054a2:	336c      	adds	r3, #108	@ 0x6c
 80054a4:	681a      	ldr	r2, [r3, #0]
 80054a6:	4b0e      	ldr	r3, [pc, #56]	@ (80054e0 <SEGGER_SYSVIEW_IsStarted+0x54>)
 80054a8:	7e1b      	ldrb	r3, [r3, #24]
 80054aa:	4618      	mov	r0, r3
 80054ac:	490d      	ldr	r1, [pc, #52]	@ (80054e4 <SEGGER_SYSVIEW_IsStarted+0x58>)
 80054ae:	4603      	mov	r3, r0
 80054b0:	005b      	lsls	r3, r3, #1
 80054b2:	4403      	add	r3, r0
 80054b4:	00db      	lsls	r3, r3, #3
 80054b6:	440b      	add	r3, r1
 80054b8:	3370      	adds	r3, #112	@ 0x70
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	429a      	cmp	r2, r3
 80054be:	d00b      	beq.n	80054d8 <SEGGER_SYSVIEW_IsStarted+0x4c>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 80054c0:	4b07      	ldr	r3, [pc, #28]	@ (80054e0 <SEGGER_SYSVIEW_IsStarted+0x54>)
 80054c2:	789b      	ldrb	r3, [r3, #2]
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d107      	bne.n	80054d8 <SEGGER_SYSVIEW_IsStarted+0x4c>
      _SYSVIEW_Globals.RecursionCnt = 1;
 80054c8:	4b05      	ldr	r3, [pc, #20]	@ (80054e0 <SEGGER_SYSVIEW_IsStarted+0x54>)
 80054ca:	2201      	movs	r2, #1
 80054cc:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 80054ce:	f7fe ff4b 	bl	8004368 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 80054d2:	4b03      	ldr	r3, [pc, #12]	@ (80054e0 <SEGGER_SYSVIEW_IsStarted+0x54>)
 80054d4:	2200      	movs	r2, #0
 80054d6:	709a      	strb	r2, [r3, #2]
    }
  }
#endif
  return _SYSVIEW_Globals.EnableState;
 80054d8:	4b01      	ldr	r3, [pc, #4]	@ (80054e0 <SEGGER_SYSVIEW_IsStarted+0x54>)
 80054da:	781b      	ldrb	r3, [r3, #0]
}
 80054dc:	4618      	mov	r0, r3
 80054de:	bd80      	pop	{r7, pc}
 80054e0:	20014364 	.word	0x20014364
 80054e4:	20012ea4 	.word	0x20012ea4

080054e8 <sniprintf>:
 80054e8:	b40c      	push	{r2, r3}
 80054ea:	b530      	push	{r4, r5, lr}
 80054ec:	4b17      	ldr	r3, [pc, #92]	@ (800554c <sniprintf+0x64>)
 80054ee:	1e0c      	subs	r4, r1, #0
 80054f0:	681d      	ldr	r5, [r3, #0]
 80054f2:	b09d      	sub	sp, #116	@ 0x74
 80054f4:	da08      	bge.n	8005508 <sniprintf+0x20>
 80054f6:	238b      	movs	r3, #139	@ 0x8b
 80054f8:	602b      	str	r3, [r5, #0]
 80054fa:	f04f 30ff 	mov.w	r0, #4294967295
 80054fe:	b01d      	add	sp, #116	@ 0x74
 8005500:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005504:	b002      	add	sp, #8
 8005506:	4770      	bx	lr
 8005508:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800550c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005510:	bf14      	ite	ne
 8005512:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005516:	4623      	moveq	r3, r4
 8005518:	9304      	str	r3, [sp, #16]
 800551a:	9307      	str	r3, [sp, #28]
 800551c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005520:	9002      	str	r0, [sp, #8]
 8005522:	9006      	str	r0, [sp, #24]
 8005524:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005528:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800552a:	ab21      	add	r3, sp, #132	@ 0x84
 800552c:	a902      	add	r1, sp, #8
 800552e:	4628      	mov	r0, r5
 8005530:	9301      	str	r3, [sp, #4]
 8005532:	f000 f9ad 	bl	8005890 <_svfiprintf_r>
 8005536:	1c43      	adds	r3, r0, #1
 8005538:	bfbc      	itt	lt
 800553a:	238b      	movlt	r3, #139	@ 0x8b
 800553c:	602b      	strlt	r3, [r5, #0]
 800553e:	2c00      	cmp	r4, #0
 8005540:	d0dd      	beq.n	80054fe <sniprintf+0x16>
 8005542:	9b02      	ldr	r3, [sp, #8]
 8005544:	2200      	movs	r2, #0
 8005546:	701a      	strb	r2, [r3, #0]
 8005548:	e7d9      	b.n	80054fe <sniprintf+0x16>
 800554a:	bf00      	nop
 800554c:	2000001c 	.word	0x2000001c

08005550 <memcmp>:
 8005550:	b510      	push	{r4, lr}
 8005552:	3901      	subs	r1, #1
 8005554:	4402      	add	r2, r0
 8005556:	4290      	cmp	r0, r2
 8005558:	d101      	bne.n	800555e <memcmp+0xe>
 800555a:	2000      	movs	r0, #0
 800555c:	e005      	b.n	800556a <memcmp+0x1a>
 800555e:	7803      	ldrb	r3, [r0, #0]
 8005560:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8005564:	42a3      	cmp	r3, r4
 8005566:	d001      	beq.n	800556c <memcmp+0x1c>
 8005568:	1b18      	subs	r0, r3, r4
 800556a:	bd10      	pop	{r4, pc}
 800556c:	3001      	adds	r0, #1
 800556e:	e7f2      	b.n	8005556 <memcmp+0x6>

08005570 <memset>:
 8005570:	4402      	add	r2, r0
 8005572:	4603      	mov	r3, r0
 8005574:	4293      	cmp	r3, r2
 8005576:	d100      	bne.n	800557a <memset+0xa>
 8005578:	4770      	bx	lr
 800557a:	f803 1b01 	strb.w	r1, [r3], #1
 800557e:	e7f9      	b.n	8005574 <memset+0x4>

08005580 <__libc_init_array>:
 8005580:	b570      	push	{r4, r5, r6, lr}
 8005582:	4d0d      	ldr	r5, [pc, #52]	@ (80055b8 <__libc_init_array+0x38>)
 8005584:	4c0d      	ldr	r4, [pc, #52]	@ (80055bc <__libc_init_array+0x3c>)
 8005586:	1b64      	subs	r4, r4, r5
 8005588:	10a4      	asrs	r4, r4, #2
 800558a:	2600      	movs	r6, #0
 800558c:	42a6      	cmp	r6, r4
 800558e:	d109      	bne.n	80055a4 <__libc_init_array+0x24>
 8005590:	4d0b      	ldr	r5, [pc, #44]	@ (80055c0 <__libc_init_array+0x40>)
 8005592:	4c0c      	ldr	r4, [pc, #48]	@ (80055c4 <__libc_init_array+0x44>)
 8005594:	f000 fc74 	bl	8005e80 <_init>
 8005598:	1b64      	subs	r4, r4, r5
 800559a:	10a4      	asrs	r4, r4, #2
 800559c:	2600      	movs	r6, #0
 800559e:	42a6      	cmp	r6, r4
 80055a0:	d105      	bne.n	80055ae <__libc_init_array+0x2e>
 80055a2:	bd70      	pop	{r4, r5, r6, pc}
 80055a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80055a8:	4798      	blx	r3
 80055aa:	3601      	adds	r6, #1
 80055ac:	e7ee      	b.n	800558c <__libc_init_array+0xc>
 80055ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80055b2:	4798      	blx	r3
 80055b4:	3601      	adds	r6, #1
 80055b6:	e7f2      	b.n	800559e <__libc_init_array+0x1e>
 80055b8:	0800601c 	.word	0x0800601c
 80055bc:	0800601c 	.word	0x0800601c
 80055c0:	0800601c 	.word	0x0800601c
 80055c4:	08006020 	.word	0x08006020

080055c8 <__retarget_lock_acquire_recursive>:
 80055c8:	4770      	bx	lr

080055ca <__retarget_lock_release_recursive>:
 80055ca:	4770      	bx	lr

080055cc <memcpy>:
 80055cc:	440a      	add	r2, r1
 80055ce:	4291      	cmp	r1, r2
 80055d0:	f100 33ff 	add.w	r3, r0, #4294967295
 80055d4:	d100      	bne.n	80055d8 <memcpy+0xc>
 80055d6:	4770      	bx	lr
 80055d8:	b510      	push	{r4, lr}
 80055da:	f811 4b01 	ldrb.w	r4, [r1], #1
 80055de:	f803 4f01 	strb.w	r4, [r3, #1]!
 80055e2:	4291      	cmp	r1, r2
 80055e4:	d1f9      	bne.n	80055da <memcpy+0xe>
 80055e6:	bd10      	pop	{r4, pc}

080055e8 <_free_r>:
 80055e8:	b538      	push	{r3, r4, r5, lr}
 80055ea:	4605      	mov	r5, r0
 80055ec:	2900      	cmp	r1, #0
 80055ee:	d041      	beq.n	8005674 <_free_r+0x8c>
 80055f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80055f4:	1f0c      	subs	r4, r1, #4
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	bfb8      	it	lt
 80055fa:	18e4      	addlt	r4, r4, r3
 80055fc:	f000 f8e0 	bl	80057c0 <__malloc_lock>
 8005600:	4a1d      	ldr	r2, [pc, #116]	@ (8005678 <_free_r+0x90>)
 8005602:	6813      	ldr	r3, [r2, #0]
 8005604:	b933      	cbnz	r3, 8005614 <_free_r+0x2c>
 8005606:	6063      	str	r3, [r4, #4]
 8005608:	6014      	str	r4, [r2, #0]
 800560a:	4628      	mov	r0, r5
 800560c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005610:	f000 b8dc 	b.w	80057cc <__malloc_unlock>
 8005614:	42a3      	cmp	r3, r4
 8005616:	d908      	bls.n	800562a <_free_r+0x42>
 8005618:	6820      	ldr	r0, [r4, #0]
 800561a:	1821      	adds	r1, r4, r0
 800561c:	428b      	cmp	r3, r1
 800561e:	bf01      	itttt	eq
 8005620:	6819      	ldreq	r1, [r3, #0]
 8005622:	685b      	ldreq	r3, [r3, #4]
 8005624:	1809      	addeq	r1, r1, r0
 8005626:	6021      	streq	r1, [r4, #0]
 8005628:	e7ed      	b.n	8005606 <_free_r+0x1e>
 800562a:	461a      	mov	r2, r3
 800562c:	685b      	ldr	r3, [r3, #4]
 800562e:	b10b      	cbz	r3, 8005634 <_free_r+0x4c>
 8005630:	42a3      	cmp	r3, r4
 8005632:	d9fa      	bls.n	800562a <_free_r+0x42>
 8005634:	6811      	ldr	r1, [r2, #0]
 8005636:	1850      	adds	r0, r2, r1
 8005638:	42a0      	cmp	r0, r4
 800563a:	d10b      	bne.n	8005654 <_free_r+0x6c>
 800563c:	6820      	ldr	r0, [r4, #0]
 800563e:	4401      	add	r1, r0
 8005640:	1850      	adds	r0, r2, r1
 8005642:	4283      	cmp	r3, r0
 8005644:	6011      	str	r1, [r2, #0]
 8005646:	d1e0      	bne.n	800560a <_free_r+0x22>
 8005648:	6818      	ldr	r0, [r3, #0]
 800564a:	685b      	ldr	r3, [r3, #4]
 800564c:	6053      	str	r3, [r2, #4]
 800564e:	4408      	add	r0, r1
 8005650:	6010      	str	r0, [r2, #0]
 8005652:	e7da      	b.n	800560a <_free_r+0x22>
 8005654:	d902      	bls.n	800565c <_free_r+0x74>
 8005656:	230c      	movs	r3, #12
 8005658:	602b      	str	r3, [r5, #0]
 800565a:	e7d6      	b.n	800560a <_free_r+0x22>
 800565c:	6820      	ldr	r0, [r4, #0]
 800565e:	1821      	adds	r1, r4, r0
 8005660:	428b      	cmp	r3, r1
 8005662:	bf04      	itt	eq
 8005664:	6819      	ldreq	r1, [r3, #0]
 8005666:	685b      	ldreq	r3, [r3, #4]
 8005668:	6063      	str	r3, [r4, #4]
 800566a:	bf04      	itt	eq
 800566c:	1809      	addeq	r1, r1, r0
 800566e:	6021      	streq	r1, [r4, #0]
 8005670:	6054      	str	r4, [r2, #4]
 8005672:	e7ca      	b.n	800560a <_free_r+0x22>
 8005674:	bd38      	pop	{r3, r4, r5, pc}
 8005676:	bf00      	nop
 8005678:	200145bc 	.word	0x200145bc

0800567c <sbrk_aligned>:
 800567c:	b570      	push	{r4, r5, r6, lr}
 800567e:	4e0f      	ldr	r6, [pc, #60]	@ (80056bc <sbrk_aligned+0x40>)
 8005680:	460c      	mov	r4, r1
 8005682:	6831      	ldr	r1, [r6, #0]
 8005684:	4605      	mov	r5, r0
 8005686:	b911      	cbnz	r1, 800568e <sbrk_aligned+0x12>
 8005688:	f000 fba6 	bl	8005dd8 <_sbrk_r>
 800568c:	6030      	str	r0, [r6, #0]
 800568e:	4621      	mov	r1, r4
 8005690:	4628      	mov	r0, r5
 8005692:	f000 fba1 	bl	8005dd8 <_sbrk_r>
 8005696:	1c43      	adds	r3, r0, #1
 8005698:	d103      	bne.n	80056a2 <sbrk_aligned+0x26>
 800569a:	f04f 34ff 	mov.w	r4, #4294967295
 800569e:	4620      	mov	r0, r4
 80056a0:	bd70      	pop	{r4, r5, r6, pc}
 80056a2:	1cc4      	adds	r4, r0, #3
 80056a4:	f024 0403 	bic.w	r4, r4, #3
 80056a8:	42a0      	cmp	r0, r4
 80056aa:	d0f8      	beq.n	800569e <sbrk_aligned+0x22>
 80056ac:	1a21      	subs	r1, r4, r0
 80056ae:	4628      	mov	r0, r5
 80056b0:	f000 fb92 	bl	8005dd8 <_sbrk_r>
 80056b4:	3001      	adds	r0, #1
 80056b6:	d1f2      	bne.n	800569e <sbrk_aligned+0x22>
 80056b8:	e7ef      	b.n	800569a <sbrk_aligned+0x1e>
 80056ba:	bf00      	nop
 80056bc:	200145b8 	.word	0x200145b8

080056c0 <_malloc_r>:
 80056c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80056c4:	1ccd      	adds	r5, r1, #3
 80056c6:	f025 0503 	bic.w	r5, r5, #3
 80056ca:	3508      	adds	r5, #8
 80056cc:	2d0c      	cmp	r5, #12
 80056ce:	bf38      	it	cc
 80056d0:	250c      	movcc	r5, #12
 80056d2:	2d00      	cmp	r5, #0
 80056d4:	4606      	mov	r6, r0
 80056d6:	db01      	blt.n	80056dc <_malloc_r+0x1c>
 80056d8:	42a9      	cmp	r1, r5
 80056da:	d904      	bls.n	80056e6 <_malloc_r+0x26>
 80056dc:	230c      	movs	r3, #12
 80056de:	6033      	str	r3, [r6, #0]
 80056e0:	2000      	movs	r0, #0
 80056e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80056e6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80057bc <_malloc_r+0xfc>
 80056ea:	f000 f869 	bl	80057c0 <__malloc_lock>
 80056ee:	f8d8 3000 	ldr.w	r3, [r8]
 80056f2:	461c      	mov	r4, r3
 80056f4:	bb44      	cbnz	r4, 8005748 <_malloc_r+0x88>
 80056f6:	4629      	mov	r1, r5
 80056f8:	4630      	mov	r0, r6
 80056fa:	f7ff ffbf 	bl	800567c <sbrk_aligned>
 80056fe:	1c43      	adds	r3, r0, #1
 8005700:	4604      	mov	r4, r0
 8005702:	d158      	bne.n	80057b6 <_malloc_r+0xf6>
 8005704:	f8d8 4000 	ldr.w	r4, [r8]
 8005708:	4627      	mov	r7, r4
 800570a:	2f00      	cmp	r7, #0
 800570c:	d143      	bne.n	8005796 <_malloc_r+0xd6>
 800570e:	2c00      	cmp	r4, #0
 8005710:	d04b      	beq.n	80057aa <_malloc_r+0xea>
 8005712:	6823      	ldr	r3, [r4, #0]
 8005714:	4639      	mov	r1, r7
 8005716:	4630      	mov	r0, r6
 8005718:	eb04 0903 	add.w	r9, r4, r3
 800571c:	f000 fb5c 	bl	8005dd8 <_sbrk_r>
 8005720:	4581      	cmp	r9, r0
 8005722:	d142      	bne.n	80057aa <_malloc_r+0xea>
 8005724:	6821      	ldr	r1, [r4, #0]
 8005726:	1a6d      	subs	r5, r5, r1
 8005728:	4629      	mov	r1, r5
 800572a:	4630      	mov	r0, r6
 800572c:	f7ff ffa6 	bl	800567c <sbrk_aligned>
 8005730:	3001      	adds	r0, #1
 8005732:	d03a      	beq.n	80057aa <_malloc_r+0xea>
 8005734:	6823      	ldr	r3, [r4, #0]
 8005736:	442b      	add	r3, r5
 8005738:	6023      	str	r3, [r4, #0]
 800573a:	f8d8 3000 	ldr.w	r3, [r8]
 800573e:	685a      	ldr	r2, [r3, #4]
 8005740:	bb62      	cbnz	r2, 800579c <_malloc_r+0xdc>
 8005742:	f8c8 7000 	str.w	r7, [r8]
 8005746:	e00f      	b.n	8005768 <_malloc_r+0xa8>
 8005748:	6822      	ldr	r2, [r4, #0]
 800574a:	1b52      	subs	r2, r2, r5
 800574c:	d420      	bmi.n	8005790 <_malloc_r+0xd0>
 800574e:	2a0b      	cmp	r2, #11
 8005750:	d917      	bls.n	8005782 <_malloc_r+0xc2>
 8005752:	1961      	adds	r1, r4, r5
 8005754:	42a3      	cmp	r3, r4
 8005756:	6025      	str	r5, [r4, #0]
 8005758:	bf18      	it	ne
 800575a:	6059      	strne	r1, [r3, #4]
 800575c:	6863      	ldr	r3, [r4, #4]
 800575e:	bf08      	it	eq
 8005760:	f8c8 1000 	streq.w	r1, [r8]
 8005764:	5162      	str	r2, [r4, r5]
 8005766:	604b      	str	r3, [r1, #4]
 8005768:	4630      	mov	r0, r6
 800576a:	f000 f82f 	bl	80057cc <__malloc_unlock>
 800576e:	f104 000b 	add.w	r0, r4, #11
 8005772:	1d23      	adds	r3, r4, #4
 8005774:	f020 0007 	bic.w	r0, r0, #7
 8005778:	1ac2      	subs	r2, r0, r3
 800577a:	bf1c      	itt	ne
 800577c:	1a1b      	subne	r3, r3, r0
 800577e:	50a3      	strne	r3, [r4, r2]
 8005780:	e7af      	b.n	80056e2 <_malloc_r+0x22>
 8005782:	6862      	ldr	r2, [r4, #4]
 8005784:	42a3      	cmp	r3, r4
 8005786:	bf0c      	ite	eq
 8005788:	f8c8 2000 	streq.w	r2, [r8]
 800578c:	605a      	strne	r2, [r3, #4]
 800578e:	e7eb      	b.n	8005768 <_malloc_r+0xa8>
 8005790:	4623      	mov	r3, r4
 8005792:	6864      	ldr	r4, [r4, #4]
 8005794:	e7ae      	b.n	80056f4 <_malloc_r+0x34>
 8005796:	463c      	mov	r4, r7
 8005798:	687f      	ldr	r7, [r7, #4]
 800579a:	e7b6      	b.n	800570a <_malloc_r+0x4a>
 800579c:	461a      	mov	r2, r3
 800579e:	685b      	ldr	r3, [r3, #4]
 80057a0:	42a3      	cmp	r3, r4
 80057a2:	d1fb      	bne.n	800579c <_malloc_r+0xdc>
 80057a4:	2300      	movs	r3, #0
 80057a6:	6053      	str	r3, [r2, #4]
 80057a8:	e7de      	b.n	8005768 <_malloc_r+0xa8>
 80057aa:	230c      	movs	r3, #12
 80057ac:	6033      	str	r3, [r6, #0]
 80057ae:	4630      	mov	r0, r6
 80057b0:	f000 f80c 	bl	80057cc <__malloc_unlock>
 80057b4:	e794      	b.n	80056e0 <_malloc_r+0x20>
 80057b6:	6005      	str	r5, [r0, #0]
 80057b8:	e7d6      	b.n	8005768 <_malloc_r+0xa8>
 80057ba:	bf00      	nop
 80057bc:	200145bc 	.word	0x200145bc

080057c0 <__malloc_lock>:
 80057c0:	4801      	ldr	r0, [pc, #4]	@ (80057c8 <__malloc_lock+0x8>)
 80057c2:	f7ff bf01 	b.w	80055c8 <__retarget_lock_acquire_recursive>
 80057c6:	bf00      	nop
 80057c8:	200145b4 	.word	0x200145b4

080057cc <__malloc_unlock>:
 80057cc:	4801      	ldr	r0, [pc, #4]	@ (80057d4 <__malloc_unlock+0x8>)
 80057ce:	f7ff befc 	b.w	80055ca <__retarget_lock_release_recursive>
 80057d2:	bf00      	nop
 80057d4:	200145b4 	.word	0x200145b4

080057d8 <__ssputs_r>:
 80057d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80057dc:	688e      	ldr	r6, [r1, #8]
 80057de:	461f      	mov	r7, r3
 80057e0:	42be      	cmp	r6, r7
 80057e2:	680b      	ldr	r3, [r1, #0]
 80057e4:	4682      	mov	sl, r0
 80057e6:	460c      	mov	r4, r1
 80057e8:	4690      	mov	r8, r2
 80057ea:	d82d      	bhi.n	8005848 <__ssputs_r+0x70>
 80057ec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80057f0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80057f4:	d026      	beq.n	8005844 <__ssputs_r+0x6c>
 80057f6:	6965      	ldr	r5, [r4, #20]
 80057f8:	6909      	ldr	r1, [r1, #16]
 80057fa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80057fe:	eba3 0901 	sub.w	r9, r3, r1
 8005802:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005806:	1c7b      	adds	r3, r7, #1
 8005808:	444b      	add	r3, r9
 800580a:	106d      	asrs	r5, r5, #1
 800580c:	429d      	cmp	r5, r3
 800580e:	bf38      	it	cc
 8005810:	461d      	movcc	r5, r3
 8005812:	0553      	lsls	r3, r2, #21
 8005814:	d527      	bpl.n	8005866 <__ssputs_r+0x8e>
 8005816:	4629      	mov	r1, r5
 8005818:	f7ff ff52 	bl	80056c0 <_malloc_r>
 800581c:	4606      	mov	r6, r0
 800581e:	b360      	cbz	r0, 800587a <__ssputs_r+0xa2>
 8005820:	6921      	ldr	r1, [r4, #16]
 8005822:	464a      	mov	r2, r9
 8005824:	f7ff fed2 	bl	80055cc <memcpy>
 8005828:	89a3      	ldrh	r3, [r4, #12]
 800582a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800582e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005832:	81a3      	strh	r3, [r4, #12]
 8005834:	6126      	str	r6, [r4, #16]
 8005836:	6165      	str	r5, [r4, #20]
 8005838:	444e      	add	r6, r9
 800583a:	eba5 0509 	sub.w	r5, r5, r9
 800583e:	6026      	str	r6, [r4, #0]
 8005840:	60a5      	str	r5, [r4, #8]
 8005842:	463e      	mov	r6, r7
 8005844:	42be      	cmp	r6, r7
 8005846:	d900      	bls.n	800584a <__ssputs_r+0x72>
 8005848:	463e      	mov	r6, r7
 800584a:	6820      	ldr	r0, [r4, #0]
 800584c:	4632      	mov	r2, r6
 800584e:	4641      	mov	r1, r8
 8005850:	f000 faa8 	bl	8005da4 <memmove>
 8005854:	68a3      	ldr	r3, [r4, #8]
 8005856:	1b9b      	subs	r3, r3, r6
 8005858:	60a3      	str	r3, [r4, #8]
 800585a:	6823      	ldr	r3, [r4, #0]
 800585c:	4433      	add	r3, r6
 800585e:	6023      	str	r3, [r4, #0]
 8005860:	2000      	movs	r0, #0
 8005862:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005866:	462a      	mov	r2, r5
 8005868:	f000 fac6 	bl	8005df8 <_realloc_r>
 800586c:	4606      	mov	r6, r0
 800586e:	2800      	cmp	r0, #0
 8005870:	d1e0      	bne.n	8005834 <__ssputs_r+0x5c>
 8005872:	6921      	ldr	r1, [r4, #16]
 8005874:	4650      	mov	r0, sl
 8005876:	f7ff feb7 	bl	80055e8 <_free_r>
 800587a:	230c      	movs	r3, #12
 800587c:	f8ca 3000 	str.w	r3, [sl]
 8005880:	89a3      	ldrh	r3, [r4, #12]
 8005882:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005886:	81a3      	strh	r3, [r4, #12]
 8005888:	f04f 30ff 	mov.w	r0, #4294967295
 800588c:	e7e9      	b.n	8005862 <__ssputs_r+0x8a>
	...

08005890 <_svfiprintf_r>:
 8005890:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005894:	4698      	mov	r8, r3
 8005896:	898b      	ldrh	r3, [r1, #12]
 8005898:	061b      	lsls	r3, r3, #24
 800589a:	b09d      	sub	sp, #116	@ 0x74
 800589c:	4607      	mov	r7, r0
 800589e:	460d      	mov	r5, r1
 80058a0:	4614      	mov	r4, r2
 80058a2:	d510      	bpl.n	80058c6 <_svfiprintf_r+0x36>
 80058a4:	690b      	ldr	r3, [r1, #16]
 80058a6:	b973      	cbnz	r3, 80058c6 <_svfiprintf_r+0x36>
 80058a8:	2140      	movs	r1, #64	@ 0x40
 80058aa:	f7ff ff09 	bl	80056c0 <_malloc_r>
 80058ae:	6028      	str	r0, [r5, #0]
 80058b0:	6128      	str	r0, [r5, #16]
 80058b2:	b930      	cbnz	r0, 80058c2 <_svfiprintf_r+0x32>
 80058b4:	230c      	movs	r3, #12
 80058b6:	603b      	str	r3, [r7, #0]
 80058b8:	f04f 30ff 	mov.w	r0, #4294967295
 80058bc:	b01d      	add	sp, #116	@ 0x74
 80058be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058c2:	2340      	movs	r3, #64	@ 0x40
 80058c4:	616b      	str	r3, [r5, #20]
 80058c6:	2300      	movs	r3, #0
 80058c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80058ca:	2320      	movs	r3, #32
 80058cc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80058d0:	f8cd 800c 	str.w	r8, [sp, #12]
 80058d4:	2330      	movs	r3, #48	@ 0x30
 80058d6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005a74 <_svfiprintf_r+0x1e4>
 80058da:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80058de:	f04f 0901 	mov.w	r9, #1
 80058e2:	4623      	mov	r3, r4
 80058e4:	469a      	mov	sl, r3
 80058e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80058ea:	b10a      	cbz	r2, 80058f0 <_svfiprintf_r+0x60>
 80058ec:	2a25      	cmp	r2, #37	@ 0x25
 80058ee:	d1f9      	bne.n	80058e4 <_svfiprintf_r+0x54>
 80058f0:	ebba 0b04 	subs.w	fp, sl, r4
 80058f4:	d00b      	beq.n	800590e <_svfiprintf_r+0x7e>
 80058f6:	465b      	mov	r3, fp
 80058f8:	4622      	mov	r2, r4
 80058fa:	4629      	mov	r1, r5
 80058fc:	4638      	mov	r0, r7
 80058fe:	f7ff ff6b 	bl	80057d8 <__ssputs_r>
 8005902:	3001      	adds	r0, #1
 8005904:	f000 80a7 	beq.w	8005a56 <_svfiprintf_r+0x1c6>
 8005908:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800590a:	445a      	add	r2, fp
 800590c:	9209      	str	r2, [sp, #36]	@ 0x24
 800590e:	f89a 3000 	ldrb.w	r3, [sl]
 8005912:	2b00      	cmp	r3, #0
 8005914:	f000 809f 	beq.w	8005a56 <_svfiprintf_r+0x1c6>
 8005918:	2300      	movs	r3, #0
 800591a:	f04f 32ff 	mov.w	r2, #4294967295
 800591e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005922:	f10a 0a01 	add.w	sl, sl, #1
 8005926:	9304      	str	r3, [sp, #16]
 8005928:	9307      	str	r3, [sp, #28]
 800592a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800592e:	931a      	str	r3, [sp, #104]	@ 0x68
 8005930:	4654      	mov	r4, sl
 8005932:	2205      	movs	r2, #5
 8005934:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005938:	484e      	ldr	r0, [pc, #312]	@ (8005a74 <_svfiprintf_r+0x1e4>)
 800593a:	f7fa fc99 	bl	8000270 <memchr>
 800593e:	9a04      	ldr	r2, [sp, #16]
 8005940:	b9d8      	cbnz	r0, 800597a <_svfiprintf_r+0xea>
 8005942:	06d0      	lsls	r0, r2, #27
 8005944:	bf44      	itt	mi
 8005946:	2320      	movmi	r3, #32
 8005948:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800594c:	0711      	lsls	r1, r2, #28
 800594e:	bf44      	itt	mi
 8005950:	232b      	movmi	r3, #43	@ 0x2b
 8005952:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005956:	f89a 3000 	ldrb.w	r3, [sl]
 800595a:	2b2a      	cmp	r3, #42	@ 0x2a
 800595c:	d015      	beq.n	800598a <_svfiprintf_r+0xfa>
 800595e:	9a07      	ldr	r2, [sp, #28]
 8005960:	4654      	mov	r4, sl
 8005962:	2000      	movs	r0, #0
 8005964:	f04f 0c0a 	mov.w	ip, #10
 8005968:	4621      	mov	r1, r4
 800596a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800596e:	3b30      	subs	r3, #48	@ 0x30
 8005970:	2b09      	cmp	r3, #9
 8005972:	d94b      	bls.n	8005a0c <_svfiprintf_r+0x17c>
 8005974:	b1b0      	cbz	r0, 80059a4 <_svfiprintf_r+0x114>
 8005976:	9207      	str	r2, [sp, #28]
 8005978:	e014      	b.n	80059a4 <_svfiprintf_r+0x114>
 800597a:	eba0 0308 	sub.w	r3, r0, r8
 800597e:	fa09 f303 	lsl.w	r3, r9, r3
 8005982:	4313      	orrs	r3, r2
 8005984:	9304      	str	r3, [sp, #16]
 8005986:	46a2      	mov	sl, r4
 8005988:	e7d2      	b.n	8005930 <_svfiprintf_r+0xa0>
 800598a:	9b03      	ldr	r3, [sp, #12]
 800598c:	1d19      	adds	r1, r3, #4
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	9103      	str	r1, [sp, #12]
 8005992:	2b00      	cmp	r3, #0
 8005994:	bfbb      	ittet	lt
 8005996:	425b      	neglt	r3, r3
 8005998:	f042 0202 	orrlt.w	r2, r2, #2
 800599c:	9307      	strge	r3, [sp, #28]
 800599e:	9307      	strlt	r3, [sp, #28]
 80059a0:	bfb8      	it	lt
 80059a2:	9204      	strlt	r2, [sp, #16]
 80059a4:	7823      	ldrb	r3, [r4, #0]
 80059a6:	2b2e      	cmp	r3, #46	@ 0x2e
 80059a8:	d10a      	bne.n	80059c0 <_svfiprintf_r+0x130>
 80059aa:	7863      	ldrb	r3, [r4, #1]
 80059ac:	2b2a      	cmp	r3, #42	@ 0x2a
 80059ae:	d132      	bne.n	8005a16 <_svfiprintf_r+0x186>
 80059b0:	9b03      	ldr	r3, [sp, #12]
 80059b2:	1d1a      	adds	r2, r3, #4
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	9203      	str	r2, [sp, #12]
 80059b8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80059bc:	3402      	adds	r4, #2
 80059be:	9305      	str	r3, [sp, #20]
 80059c0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005a84 <_svfiprintf_r+0x1f4>
 80059c4:	7821      	ldrb	r1, [r4, #0]
 80059c6:	2203      	movs	r2, #3
 80059c8:	4650      	mov	r0, sl
 80059ca:	f7fa fc51 	bl	8000270 <memchr>
 80059ce:	b138      	cbz	r0, 80059e0 <_svfiprintf_r+0x150>
 80059d0:	9b04      	ldr	r3, [sp, #16]
 80059d2:	eba0 000a 	sub.w	r0, r0, sl
 80059d6:	2240      	movs	r2, #64	@ 0x40
 80059d8:	4082      	lsls	r2, r0
 80059da:	4313      	orrs	r3, r2
 80059dc:	3401      	adds	r4, #1
 80059de:	9304      	str	r3, [sp, #16]
 80059e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80059e4:	4824      	ldr	r0, [pc, #144]	@ (8005a78 <_svfiprintf_r+0x1e8>)
 80059e6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80059ea:	2206      	movs	r2, #6
 80059ec:	f7fa fc40 	bl	8000270 <memchr>
 80059f0:	2800      	cmp	r0, #0
 80059f2:	d036      	beq.n	8005a62 <_svfiprintf_r+0x1d2>
 80059f4:	4b21      	ldr	r3, [pc, #132]	@ (8005a7c <_svfiprintf_r+0x1ec>)
 80059f6:	bb1b      	cbnz	r3, 8005a40 <_svfiprintf_r+0x1b0>
 80059f8:	9b03      	ldr	r3, [sp, #12]
 80059fa:	3307      	adds	r3, #7
 80059fc:	f023 0307 	bic.w	r3, r3, #7
 8005a00:	3308      	adds	r3, #8
 8005a02:	9303      	str	r3, [sp, #12]
 8005a04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a06:	4433      	add	r3, r6
 8005a08:	9309      	str	r3, [sp, #36]	@ 0x24
 8005a0a:	e76a      	b.n	80058e2 <_svfiprintf_r+0x52>
 8005a0c:	fb0c 3202 	mla	r2, ip, r2, r3
 8005a10:	460c      	mov	r4, r1
 8005a12:	2001      	movs	r0, #1
 8005a14:	e7a8      	b.n	8005968 <_svfiprintf_r+0xd8>
 8005a16:	2300      	movs	r3, #0
 8005a18:	3401      	adds	r4, #1
 8005a1a:	9305      	str	r3, [sp, #20]
 8005a1c:	4619      	mov	r1, r3
 8005a1e:	f04f 0c0a 	mov.w	ip, #10
 8005a22:	4620      	mov	r0, r4
 8005a24:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005a28:	3a30      	subs	r2, #48	@ 0x30
 8005a2a:	2a09      	cmp	r2, #9
 8005a2c:	d903      	bls.n	8005a36 <_svfiprintf_r+0x1a6>
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d0c6      	beq.n	80059c0 <_svfiprintf_r+0x130>
 8005a32:	9105      	str	r1, [sp, #20]
 8005a34:	e7c4      	b.n	80059c0 <_svfiprintf_r+0x130>
 8005a36:	fb0c 2101 	mla	r1, ip, r1, r2
 8005a3a:	4604      	mov	r4, r0
 8005a3c:	2301      	movs	r3, #1
 8005a3e:	e7f0      	b.n	8005a22 <_svfiprintf_r+0x192>
 8005a40:	ab03      	add	r3, sp, #12
 8005a42:	9300      	str	r3, [sp, #0]
 8005a44:	462a      	mov	r2, r5
 8005a46:	4b0e      	ldr	r3, [pc, #56]	@ (8005a80 <_svfiprintf_r+0x1f0>)
 8005a48:	a904      	add	r1, sp, #16
 8005a4a:	4638      	mov	r0, r7
 8005a4c:	f3af 8000 	nop.w
 8005a50:	1c42      	adds	r2, r0, #1
 8005a52:	4606      	mov	r6, r0
 8005a54:	d1d6      	bne.n	8005a04 <_svfiprintf_r+0x174>
 8005a56:	89ab      	ldrh	r3, [r5, #12]
 8005a58:	065b      	lsls	r3, r3, #25
 8005a5a:	f53f af2d 	bmi.w	80058b8 <_svfiprintf_r+0x28>
 8005a5e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005a60:	e72c      	b.n	80058bc <_svfiprintf_r+0x2c>
 8005a62:	ab03      	add	r3, sp, #12
 8005a64:	9300      	str	r3, [sp, #0]
 8005a66:	462a      	mov	r2, r5
 8005a68:	4b05      	ldr	r3, [pc, #20]	@ (8005a80 <_svfiprintf_r+0x1f0>)
 8005a6a:	a904      	add	r1, sp, #16
 8005a6c:	4638      	mov	r0, r7
 8005a6e:	f000 f879 	bl	8005b64 <_printf_i>
 8005a72:	e7ed      	b.n	8005a50 <_svfiprintf_r+0x1c0>
 8005a74:	08005fde 	.word	0x08005fde
 8005a78:	08005fe8 	.word	0x08005fe8
 8005a7c:	00000000 	.word	0x00000000
 8005a80:	080057d9 	.word	0x080057d9
 8005a84:	08005fe4 	.word	0x08005fe4

08005a88 <_printf_common>:
 8005a88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a8c:	4616      	mov	r6, r2
 8005a8e:	4698      	mov	r8, r3
 8005a90:	688a      	ldr	r2, [r1, #8]
 8005a92:	690b      	ldr	r3, [r1, #16]
 8005a94:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005a98:	4293      	cmp	r3, r2
 8005a9a:	bfb8      	it	lt
 8005a9c:	4613      	movlt	r3, r2
 8005a9e:	6033      	str	r3, [r6, #0]
 8005aa0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005aa4:	4607      	mov	r7, r0
 8005aa6:	460c      	mov	r4, r1
 8005aa8:	b10a      	cbz	r2, 8005aae <_printf_common+0x26>
 8005aaa:	3301      	adds	r3, #1
 8005aac:	6033      	str	r3, [r6, #0]
 8005aae:	6823      	ldr	r3, [r4, #0]
 8005ab0:	0699      	lsls	r1, r3, #26
 8005ab2:	bf42      	ittt	mi
 8005ab4:	6833      	ldrmi	r3, [r6, #0]
 8005ab6:	3302      	addmi	r3, #2
 8005ab8:	6033      	strmi	r3, [r6, #0]
 8005aba:	6825      	ldr	r5, [r4, #0]
 8005abc:	f015 0506 	ands.w	r5, r5, #6
 8005ac0:	d106      	bne.n	8005ad0 <_printf_common+0x48>
 8005ac2:	f104 0a19 	add.w	sl, r4, #25
 8005ac6:	68e3      	ldr	r3, [r4, #12]
 8005ac8:	6832      	ldr	r2, [r6, #0]
 8005aca:	1a9b      	subs	r3, r3, r2
 8005acc:	42ab      	cmp	r3, r5
 8005ace:	dc26      	bgt.n	8005b1e <_printf_common+0x96>
 8005ad0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005ad4:	6822      	ldr	r2, [r4, #0]
 8005ad6:	3b00      	subs	r3, #0
 8005ad8:	bf18      	it	ne
 8005ada:	2301      	movne	r3, #1
 8005adc:	0692      	lsls	r2, r2, #26
 8005ade:	d42b      	bmi.n	8005b38 <_printf_common+0xb0>
 8005ae0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005ae4:	4641      	mov	r1, r8
 8005ae6:	4638      	mov	r0, r7
 8005ae8:	47c8      	blx	r9
 8005aea:	3001      	adds	r0, #1
 8005aec:	d01e      	beq.n	8005b2c <_printf_common+0xa4>
 8005aee:	6823      	ldr	r3, [r4, #0]
 8005af0:	6922      	ldr	r2, [r4, #16]
 8005af2:	f003 0306 	and.w	r3, r3, #6
 8005af6:	2b04      	cmp	r3, #4
 8005af8:	bf02      	ittt	eq
 8005afa:	68e5      	ldreq	r5, [r4, #12]
 8005afc:	6833      	ldreq	r3, [r6, #0]
 8005afe:	1aed      	subeq	r5, r5, r3
 8005b00:	68a3      	ldr	r3, [r4, #8]
 8005b02:	bf0c      	ite	eq
 8005b04:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005b08:	2500      	movne	r5, #0
 8005b0a:	4293      	cmp	r3, r2
 8005b0c:	bfc4      	itt	gt
 8005b0e:	1a9b      	subgt	r3, r3, r2
 8005b10:	18ed      	addgt	r5, r5, r3
 8005b12:	2600      	movs	r6, #0
 8005b14:	341a      	adds	r4, #26
 8005b16:	42b5      	cmp	r5, r6
 8005b18:	d11a      	bne.n	8005b50 <_printf_common+0xc8>
 8005b1a:	2000      	movs	r0, #0
 8005b1c:	e008      	b.n	8005b30 <_printf_common+0xa8>
 8005b1e:	2301      	movs	r3, #1
 8005b20:	4652      	mov	r2, sl
 8005b22:	4641      	mov	r1, r8
 8005b24:	4638      	mov	r0, r7
 8005b26:	47c8      	blx	r9
 8005b28:	3001      	adds	r0, #1
 8005b2a:	d103      	bne.n	8005b34 <_printf_common+0xac>
 8005b2c:	f04f 30ff 	mov.w	r0, #4294967295
 8005b30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b34:	3501      	adds	r5, #1
 8005b36:	e7c6      	b.n	8005ac6 <_printf_common+0x3e>
 8005b38:	18e1      	adds	r1, r4, r3
 8005b3a:	1c5a      	adds	r2, r3, #1
 8005b3c:	2030      	movs	r0, #48	@ 0x30
 8005b3e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005b42:	4422      	add	r2, r4
 8005b44:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005b48:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005b4c:	3302      	adds	r3, #2
 8005b4e:	e7c7      	b.n	8005ae0 <_printf_common+0x58>
 8005b50:	2301      	movs	r3, #1
 8005b52:	4622      	mov	r2, r4
 8005b54:	4641      	mov	r1, r8
 8005b56:	4638      	mov	r0, r7
 8005b58:	47c8      	blx	r9
 8005b5a:	3001      	adds	r0, #1
 8005b5c:	d0e6      	beq.n	8005b2c <_printf_common+0xa4>
 8005b5e:	3601      	adds	r6, #1
 8005b60:	e7d9      	b.n	8005b16 <_printf_common+0x8e>
	...

08005b64 <_printf_i>:
 8005b64:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005b68:	7e0f      	ldrb	r7, [r1, #24]
 8005b6a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005b6c:	2f78      	cmp	r7, #120	@ 0x78
 8005b6e:	4691      	mov	r9, r2
 8005b70:	4680      	mov	r8, r0
 8005b72:	460c      	mov	r4, r1
 8005b74:	469a      	mov	sl, r3
 8005b76:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005b7a:	d807      	bhi.n	8005b8c <_printf_i+0x28>
 8005b7c:	2f62      	cmp	r7, #98	@ 0x62
 8005b7e:	d80a      	bhi.n	8005b96 <_printf_i+0x32>
 8005b80:	2f00      	cmp	r7, #0
 8005b82:	f000 80d2 	beq.w	8005d2a <_printf_i+0x1c6>
 8005b86:	2f58      	cmp	r7, #88	@ 0x58
 8005b88:	f000 80b9 	beq.w	8005cfe <_printf_i+0x19a>
 8005b8c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005b90:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005b94:	e03a      	b.n	8005c0c <_printf_i+0xa8>
 8005b96:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005b9a:	2b15      	cmp	r3, #21
 8005b9c:	d8f6      	bhi.n	8005b8c <_printf_i+0x28>
 8005b9e:	a101      	add	r1, pc, #4	@ (adr r1, 8005ba4 <_printf_i+0x40>)
 8005ba0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005ba4:	08005bfd 	.word	0x08005bfd
 8005ba8:	08005c11 	.word	0x08005c11
 8005bac:	08005b8d 	.word	0x08005b8d
 8005bb0:	08005b8d 	.word	0x08005b8d
 8005bb4:	08005b8d 	.word	0x08005b8d
 8005bb8:	08005b8d 	.word	0x08005b8d
 8005bbc:	08005c11 	.word	0x08005c11
 8005bc0:	08005b8d 	.word	0x08005b8d
 8005bc4:	08005b8d 	.word	0x08005b8d
 8005bc8:	08005b8d 	.word	0x08005b8d
 8005bcc:	08005b8d 	.word	0x08005b8d
 8005bd0:	08005d11 	.word	0x08005d11
 8005bd4:	08005c3b 	.word	0x08005c3b
 8005bd8:	08005ccb 	.word	0x08005ccb
 8005bdc:	08005b8d 	.word	0x08005b8d
 8005be0:	08005b8d 	.word	0x08005b8d
 8005be4:	08005d33 	.word	0x08005d33
 8005be8:	08005b8d 	.word	0x08005b8d
 8005bec:	08005c3b 	.word	0x08005c3b
 8005bf0:	08005b8d 	.word	0x08005b8d
 8005bf4:	08005b8d 	.word	0x08005b8d
 8005bf8:	08005cd3 	.word	0x08005cd3
 8005bfc:	6833      	ldr	r3, [r6, #0]
 8005bfe:	1d1a      	adds	r2, r3, #4
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	6032      	str	r2, [r6, #0]
 8005c04:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005c08:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005c0c:	2301      	movs	r3, #1
 8005c0e:	e09d      	b.n	8005d4c <_printf_i+0x1e8>
 8005c10:	6833      	ldr	r3, [r6, #0]
 8005c12:	6820      	ldr	r0, [r4, #0]
 8005c14:	1d19      	adds	r1, r3, #4
 8005c16:	6031      	str	r1, [r6, #0]
 8005c18:	0606      	lsls	r6, r0, #24
 8005c1a:	d501      	bpl.n	8005c20 <_printf_i+0xbc>
 8005c1c:	681d      	ldr	r5, [r3, #0]
 8005c1e:	e003      	b.n	8005c28 <_printf_i+0xc4>
 8005c20:	0645      	lsls	r5, r0, #25
 8005c22:	d5fb      	bpl.n	8005c1c <_printf_i+0xb8>
 8005c24:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005c28:	2d00      	cmp	r5, #0
 8005c2a:	da03      	bge.n	8005c34 <_printf_i+0xd0>
 8005c2c:	232d      	movs	r3, #45	@ 0x2d
 8005c2e:	426d      	negs	r5, r5
 8005c30:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005c34:	4859      	ldr	r0, [pc, #356]	@ (8005d9c <_printf_i+0x238>)
 8005c36:	230a      	movs	r3, #10
 8005c38:	e011      	b.n	8005c5e <_printf_i+0xfa>
 8005c3a:	6821      	ldr	r1, [r4, #0]
 8005c3c:	6833      	ldr	r3, [r6, #0]
 8005c3e:	0608      	lsls	r0, r1, #24
 8005c40:	f853 5b04 	ldr.w	r5, [r3], #4
 8005c44:	d402      	bmi.n	8005c4c <_printf_i+0xe8>
 8005c46:	0649      	lsls	r1, r1, #25
 8005c48:	bf48      	it	mi
 8005c4a:	b2ad      	uxthmi	r5, r5
 8005c4c:	2f6f      	cmp	r7, #111	@ 0x6f
 8005c4e:	4853      	ldr	r0, [pc, #332]	@ (8005d9c <_printf_i+0x238>)
 8005c50:	6033      	str	r3, [r6, #0]
 8005c52:	bf14      	ite	ne
 8005c54:	230a      	movne	r3, #10
 8005c56:	2308      	moveq	r3, #8
 8005c58:	2100      	movs	r1, #0
 8005c5a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005c5e:	6866      	ldr	r6, [r4, #4]
 8005c60:	60a6      	str	r6, [r4, #8]
 8005c62:	2e00      	cmp	r6, #0
 8005c64:	bfa2      	ittt	ge
 8005c66:	6821      	ldrge	r1, [r4, #0]
 8005c68:	f021 0104 	bicge.w	r1, r1, #4
 8005c6c:	6021      	strge	r1, [r4, #0]
 8005c6e:	b90d      	cbnz	r5, 8005c74 <_printf_i+0x110>
 8005c70:	2e00      	cmp	r6, #0
 8005c72:	d04b      	beq.n	8005d0c <_printf_i+0x1a8>
 8005c74:	4616      	mov	r6, r2
 8005c76:	fbb5 f1f3 	udiv	r1, r5, r3
 8005c7a:	fb03 5711 	mls	r7, r3, r1, r5
 8005c7e:	5dc7      	ldrb	r7, [r0, r7]
 8005c80:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005c84:	462f      	mov	r7, r5
 8005c86:	42bb      	cmp	r3, r7
 8005c88:	460d      	mov	r5, r1
 8005c8a:	d9f4      	bls.n	8005c76 <_printf_i+0x112>
 8005c8c:	2b08      	cmp	r3, #8
 8005c8e:	d10b      	bne.n	8005ca8 <_printf_i+0x144>
 8005c90:	6823      	ldr	r3, [r4, #0]
 8005c92:	07df      	lsls	r7, r3, #31
 8005c94:	d508      	bpl.n	8005ca8 <_printf_i+0x144>
 8005c96:	6923      	ldr	r3, [r4, #16]
 8005c98:	6861      	ldr	r1, [r4, #4]
 8005c9a:	4299      	cmp	r1, r3
 8005c9c:	bfde      	ittt	le
 8005c9e:	2330      	movle	r3, #48	@ 0x30
 8005ca0:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005ca4:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005ca8:	1b92      	subs	r2, r2, r6
 8005caa:	6122      	str	r2, [r4, #16]
 8005cac:	f8cd a000 	str.w	sl, [sp]
 8005cb0:	464b      	mov	r3, r9
 8005cb2:	aa03      	add	r2, sp, #12
 8005cb4:	4621      	mov	r1, r4
 8005cb6:	4640      	mov	r0, r8
 8005cb8:	f7ff fee6 	bl	8005a88 <_printf_common>
 8005cbc:	3001      	adds	r0, #1
 8005cbe:	d14a      	bne.n	8005d56 <_printf_i+0x1f2>
 8005cc0:	f04f 30ff 	mov.w	r0, #4294967295
 8005cc4:	b004      	add	sp, #16
 8005cc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005cca:	6823      	ldr	r3, [r4, #0]
 8005ccc:	f043 0320 	orr.w	r3, r3, #32
 8005cd0:	6023      	str	r3, [r4, #0]
 8005cd2:	4833      	ldr	r0, [pc, #204]	@ (8005da0 <_printf_i+0x23c>)
 8005cd4:	2778      	movs	r7, #120	@ 0x78
 8005cd6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005cda:	6823      	ldr	r3, [r4, #0]
 8005cdc:	6831      	ldr	r1, [r6, #0]
 8005cde:	061f      	lsls	r7, r3, #24
 8005ce0:	f851 5b04 	ldr.w	r5, [r1], #4
 8005ce4:	d402      	bmi.n	8005cec <_printf_i+0x188>
 8005ce6:	065f      	lsls	r7, r3, #25
 8005ce8:	bf48      	it	mi
 8005cea:	b2ad      	uxthmi	r5, r5
 8005cec:	6031      	str	r1, [r6, #0]
 8005cee:	07d9      	lsls	r1, r3, #31
 8005cf0:	bf44      	itt	mi
 8005cf2:	f043 0320 	orrmi.w	r3, r3, #32
 8005cf6:	6023      	strmi	r3, [r4, #0]
 8005cf8:	b11d      	cbz	r5, 8005d02 <_printf_i+0x19e>
 8005cfa:	2310      	movs	r3, #16
 8005cfc:	e7ac      	b.n	8005c58 <_printf_i+0xf4>
 8005cfe:	4827      	ldr	r0, [pc, #156]	@ (8005d9c <_printf_i+0x238>)
 8005d00:	e7e9      	b.n	8005cd6 <_printf_i+0x172>
 8005d02:	6823      	ldr	r3, [r4, #0]
 8005d04:	f023 0320 	bic.w	r3, r3, #32
 8005d08:	6023      	str	r3, [r4, #0]
 8005d0a:	e7f6      	b.n	8005cfa <_printf_i+0x196>
 8005d0c:	4616      	mov	r6, r2
 8005d0e:	e7bd      	b.n	8005c8c <_printf_i+0x128>
 8005d10:	6833      	ldr	r3, [r6, #0]
 8005d12:	6825      	ldr	r5, [r4, #0]
 8005d14:	6961      	ldr	r1, [r4, #20]
 8005d16:	1d18      	adds	r0, r3, #4
 8005d18:	6030      	str	r0, [r6, #0]
 8005d1a:	062e      	lsls	r6, r5, #24
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	d501      	bpl.n	8005d24 <_printf_i+0x1c0>
 8005d20:	6019      	str	r1, [r3, #0]
 8005d22:	e002      	b.n	8005d2a <_printf_i+0x1c6>
 8005d24:	0668      	lsls	r0, r5, #25
 8005d26:	d5fb      	bpl.n	8005d20 <_printf_i+0x1bc>
 8005d28:	8019      	strh	r1, [r3, #0]
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	6123      	str	r3, [r4, #16]
 8005d2e:	4616      	mov	r6, r2
 8005d30:	e7bc      	b.n	8005cac <_printf_i+0x148>
 8005d32:	6833      	ldr	r3, [r6, #0]
 8005d34:	1d1a      	adds	r2, r3, #4
 8005d36:	6032      	str	r2, [r6, #0]
 8005d38:	681e      	ldr	r6, [r3, #0]
 8005d3a:	6862      	ldr	r2, [r4, #4]
 8005d3c:	2100      	movs	r1, #0
 8005d3e:	4630      	mov	r0, r6
 8005d40:	f7fa fa96 	bl	8000270 <memchr>
 8005d44:	b108      	cbz	r0, 8005d4a <_printf_i+0x1e6>
 8005d46:	1b80      	subs	r0, r0, r6
 8005d48:	6060      	str	r0, [r4, #4]
 8005d4a:	6863      	ldr	r3, [r4, #4]
 8005d4c:	6123      	str	r3, [r4, #16]
 8005d4e:	2300      	movs	r3, #0
 8005d50:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005d54:	e7aa      	b.n	8005cac <_printf_i+0x148>
 8005d56:	6923      	ldr	r3, [r4, #16]
 8005d58:	4632      	mov	r2, r6
 8005d5a:	4649      	mov	r1, r9
 8005d5c:	4640      	mov	r0, r8
 8005d5e:	47d0      	blx	sl
 8005d60:	3001      	adds	r0, #1
 8005d62:	d0ad      	beq.n	8005cc0 <_printf_i+0x15c>
 8005d64:	6823      	ldr	r3, [r4, #0]
 8005d66:	079b      	lsls	r3, r3, #30
 8005d68:	d413      	bmi.n	8005d92 <_printf_i+0x22e>
 8005d6a:	68e0      	ldr	r0, [r4, #12]
 8005d6c:	9b03      	ldr	r3, [sp, #12]
 8005d6e:	4298      	cmp	r0, r3
 8005d70:	bfb8      	it	lt
 8005d72:	4618      	movlt	r0, r3
 8005d74:	e7a6      	b.n	8005cc4 <_printf_i+0x160>
 8005d76:	2301      	movs	r3, #1
 8005d78:	4632      	mov	r2, r6
 8005d7a:	4649      	mov	r1, r9
 8005d7c:	4640      	mov	r0, r8
 8005d7e:	47d0      	blx	sl
 8005d80:	3001      	adds	r0, #1
 8005d82:	d09d      	beq.n	8005cc0 <_printf_i+0x15c>
 8005d84:	3501      	adds	r5, #1
 8005d86:	68e3      	ldr	r3, [r4, #12]
 8005d88:	9903      	ldr	r1, [sp, #12]
 8005d8a:	1a5b      	subs	r3, r3, r1
 8005d8c:	42ab      	cmp	r3, r5
 8005d8e:	dcf2      	bgt.n	8005d76 <_printf_i+0x212>
 8005d90:	e7eb      	b.n	8005d6a <_printf_i+0x206>
 8005d92:	2500      	movs	r5, #0
 8005d94:	f104 0619 	add.w	r6, r4, #25
 8005d98:	e7f5      	b.n	8005d86 <_printf_i+0x222>
 8005d9a:	bf00      	nop
 8005d9c:	08005fef 	.word	0x08005fef
 8005da0:	08006000 	.word	0x08006000

08005da4 <memmove>:
 8005da4:	4288      	cmp	r0, r1
 8005da6:	b510      	push	{r4, lr}
 8005da8:	eb01 0402 	add.w	r4, r1, r2
 8005dac:	d902      	bls.n	8005db4 <memmove+0x10>
 8005dae:	4284      	cmp	r4, r0
 8005db0:	4623      	mov	r3, r4
 8005db2:	d807      	bhi.n	8005dc4 <memmove+0x20>
 8005db4:	1e43      	subs	r3, r0, #1
 8005db6:	42a1      	cmp	r1, r4
 8005db8:	d008      	beq.n	8005dcc <memmove+0x28>
 8005dba:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005dbe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005dc2:	e7f8      	b.n	8005db6 <memmove+0x12>
 8005dc4:	4402      	add	r2, r0
 8005dc6:	4601      	mov	r1, r0
 8005dc8:	428a      	cmp	r2, r1
 8005dca:	d100      	bne.n	8005dce <memmove+0x2a>
 8005dcc:	bd10      	pop	{r4, pc}
 8005dce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005dd2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005dd6:	e7f7      	b.n	8005dc8 <memmove+0x24>

08005dd8 <_sbrk_r>:
 8005dd8:	b538      	push	{r3, r4, r5, lr}
 8005dda:	4d06      	ldr	r5, [pc, #24]	@ (8005df4 <_sbrk_r+0x1c>)
 8005ddc:	2300      	movs	r3, #0
 8005dde:	4604      	mov	r4, r0
 8005de0:	4608      	mov	r0, r1
 8005de2:	602b      	str	r3, [r5, #0]
 8005de4:	f000 f83e 	bl	8005e64 <_sbrk>
 8005de8:	1c43      	adds	r3, r0, #1
 8005dea:	d102      	bne.n	8005df2 <_sbrk_r+0x1a>
 8005dec:	682b      	ldr	r3, [r5, #0]
 8005dee:	b103      	cbz	r3, 8005df2 <_sbrk_r+0x1a>
 8005df0:	6023      	str	r3, [r4, #0]
 8005df2:	bd38      	pop	{r3, r4, r5, pc}
 8005df4:	200145b0 	.word	0x200145b0

08005df8 <_realloc_r>:
 8005df8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005dfc:	4680      	mov	r8, r0
 8005dfe:	4615      	mov	r5, r2
 8005e00:	460c      	mov	r4, r1
 8005e02:	b921      	cbnz	r1, 8005e0e <_realloc_r+0x16>
 8005e04:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005e08:	4611      	mov	r1, r2
 8005e0a:	f7ff bc59 	b.w	80056c0 <_malloc_r>
 8005e0e:	b92a      	cbnz	r2, 8005e1c <_realloc_r+0x24>
 8005e10:	f7ff fbea 	bl	80055e8 <_free_r>
 8005e14:	2400      	movs	r4, #0
 8005e16:	4620      	mov	r0, r4
 8005e18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e1c:	f000 f81a 	bl	8005e54 <_malloc_usable_size_r>
 8005e20:	4285      	cmp	r5, r0
 8005e22:	4606      	mov	r6, r0
 8005e24:	d802      	bhi.n	8005e2c <_realloc_r+0x34>
 8005e26:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8005e2a:	d8f4      	bhi.n	8005e16 <_realloc_r+0x1e>
 8005e2c:	4629      	mov	r1, r5
 8005e2e:	4640      	mov	r0, r8
 8005e30:	f7ff fc46 	bl	80056c0 <_malloc_r>
 8005e34:	4607      	mov	r7, r0
 8005e36:	2800      	cmp	r0, #0
 8005e38:	d0ec      	beq.n	8005e14 <_realloc_r+0x1c>
 8005e3a:	42b5      	cmp	r5, r6
 8005e3c:	462a      	mov	r2, r5
 8005e3e:	4621      	mov	r1, r4
 8005e40:	bf28      	it	cs
 8005e42:	4632      	movcs	r2, r6
 8005e44:	f7ff fbc2 	bl	80055cc <memcpy>
 8005e48:	4621      	mov	r1, r4
 8005e4a:	4640      	mov	r0, r8
 8005e4c:	f7ff fbcc 	bl	80055e8 <_free_r>
 8005e50:	463c      	mov	r4, r7
 8005e52:	e7e0      	b.n	8005e16 <_realloc_r+0x1e>

08005e54 <_malloc_usable_size_r>:
 8005e54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005e58:	1f18      	subs	r0, r3, #4
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	bfbc      	itt	lt
 8005e5e:	580b      	ldrlt	r3, [r1, r0]
 8005e60:	18c0      	addlt	r0, r0, r3
 8005e62:	4770      	bx	lr

08005e64 <_sbrk>:
 8005e64:	4a04      	ldr	r2, [pc, #16]	@ (8005e78 <_sbrk+0x14>)
 8005e66:	6811      	ldr	r1, [r2, #0]
 8005e68:	4603      	mov	r3, r0
 8005e6a:	b909      	cbnz	r1, 8005e70 <_sbrk+0xc>
 8005e6c:	4903      	ldr	r1, [pc, #12]	@ (8005e7c <_sbrk+0x18>)
 8005e6e:	6011      	str	r1, [r2, #0]
 8005e70:	6810      	ldr	r0, [r2, #0]
 8005e72:	4403      	add	r3, r0
 8005e74:	6013      	str	r3, [r2, #0]
 8005e76:	4770      	bx	lr
 8005e78:	200145c0 	.word	0x200145c0
 8005e7c:	200145c8 	.word	0x200145c8

08005e80 <_init>:
 8005e80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e82:	bf00      	nop
 8005e84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e86:	bc08      	pop	{r3}
 8005e88:	469e      	mov	lr, r3
 8005e8a:	4770      	bx	lr

08005e8c <_fini>:
 8005e8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e8e:	bf00      	nop
 8005e90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e92:	bc08      	pop	{r3}
 8005e94:	469e      	mov	lr, r3
 8005e96:	4770      	bx	lr
