// Copyright (C) 2025  Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Altera and sold by Altera or its authorized distributors.  Please
// refer to the Altera Software License Subscription Agreements 
// on the Quartus Prime software download page.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition"

// DATE "10/20/2025 20:18:48"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module accumulator (
	ADC_CLK_10,
	KEY,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	LEDR);
input 	ADC_CLK_10;
input 	[1:0] KEY;
input 	[9:0] SW;
output 	[7:0] HEX0;
output 	[7:0] HEX1;
output 	[7:0] HEX2;
output 	[7:0] HEX3;
output 	[7:0] HEX4;
output 	[7:0] HEX5;
output 	[9:0] LEDR;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[1]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[2]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[3]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[4]	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[5]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[6]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[7]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[0]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[1]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[2]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[3]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[4]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[5]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[6]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[7]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[0]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[1]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[2]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[3]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[4]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[5]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[6]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[7]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[0]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[1]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[2]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[3]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[4]	=>  Location: PIN_C20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[5]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[6]	=>  Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[7]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[0]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[1]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[2]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[3]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[4]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[5]	=>  Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[6]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[7]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[0]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[1]	=>  Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[2]	=>  Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[3]	=>  Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[4]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[5]	=>  Location: PIN_N19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[6]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[7]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[0]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[1]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[2]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[3]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[4]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[5]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[6]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[7]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[8]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[9]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SW[0]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADC_CLK_10	=>  Location: PIN_N5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_B8,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_A7,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX0[7]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX1[7]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX2[7]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX3[7]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[6]~output_o ;
wire \HEX4[7]~output_o ;
wire \HEX5[0]~output_o ;
wire \HEX5[1]~output_o ;
wire \HEX5[2]~output_o ;
wire \HEX5[3]~output_o ;
wire \HEX5[4]~output_o ;
wire \HEX5[5]~output_o ;
wire \HEX5[6]~output_o ;
wire \HEX5[7]~output_o ;
wire \LEDR[0]~output_o ;
wire \LEDR[1]~output_o ;
wire \LEDR[2]~output_o ;
wire \LEDR[3]~output_o ;
wire \LEDR[4]~output_o ;
wire \LEDR[5]~output_o ;
wire \LEDR[6]~output_o ;
wire \LEDR[7]~output_o ;
wire \LEDR[8]~output_o ;
wire \LEDR[9]~output_o ;
wire \ADC_CLK_10~input_o ;
wire \ADC_CLK_10~inputclkctrl_outclk ;
wire \SW[0]~input_o ;
wire \count[0]~24_combout ;
wire \current_state[1]~feeder_combout ;
wire \KEY[1]~input_o ;
wire \rst_db_impl|Mux1~0_combout ;
wire \rst_db_impl|current_state[1]~0_combout ;
wire \KEY[0]~input_o ;
wire \add_db_impl|Mux1~0_combout ;
wire \add_db_impl|current_state[1]~0_combout ;
wire \Mux25~0_combout ;
wire \Mux24~0_combout ;
wire \count[2]~26_combout ;
wire \SW[2]~input_o ;
wire \SW[1]~input_o ;
wire \count[0]~25 ;
wire \count[1]~27_combout ;
wire \count[1]~28 ;
wire \count[2]~29_combout ;
wire \SW[3]~input_o ;
wire \count[2]~30 ;
wire \count[3]~31_combout ;
wire \seg0_impl|Mux6~0_combout ;
wire \seg0_impl|Mux5~0_combout ;
wire \seg0_impl|Mux4~0_combout ;
wire \seg0_impl|Mux3~0_combout ;
wire \seg0_impl|Mux2~0_combout ;
wire \seg0_impl|Mux1~0_combout ;
wire \seg0_impl|Mux0~0_combout ;
wire \SW[4]~input_o ;
wire \count[3]~32 ;
wire \count[4]~33_combout ;
wire \SW[7]~input_o ;
wire \SW[6]~input_o ;
wire \SW[5]~input_o ;
wire \count[4]~34 ;
wire \count[5]~35_combout ;
wire \count[5]~36 ;
wire \count[6]~37_combout ;
wire \count[6]~38 ;
wire \count[7]~39_combout ;
wire \seg1_impl|Mux6~0_combout ;
wire \seg1_impl|Mux5~0_combout ;
wire \seg1_impl|Mux4~0_combout ;
wire \seg1_impl|Mux3~0_combout ;
wire \seg1_impl|Mux2~0_combout ;
wire \seg1_impl|Mux1~0_combout ;
wire \seg1_impl|Mux0~0_combout ;
wire \SW[9]~input_o ;
wire \SW[8]~input_o ;
wire \count[7]~40 ;
wire \count[8]~41_combout ;
wire \count[8]~42 ;
wire \count[9]~43_combout ;
wire \count[9]~44 ;
wire \count[10]~45_combout ;
wire \count[10]~46 ;
wire \count[11]~47_combout ;
wire \seg2_impl|Mux6~0_combout ;
wire \seg2_impl|Mux5~0_combout ;
wire \seg2_impl|Mux4~0_combout ;
wire \seg2_impl|Mux3~0_combout ;
wire \seg2_impl|Mux2~0_combout ;
wire \seg2_impl|Mux1~0_combout ;
wire \seg2_impl|Mux0~0_combout ;
wire \count[11]~48 ;
wire \count[12]~49_combout ;
wire \count[12]~50 ;
wire \count[13]~51_combout ;
wire \count[13]~52 ;
wire \count[14]~53_combout ;
wire \count[14]~54 ;
wire \count[15]~55_combout ;
wire \seg3_impl|Mux6~0_combout ;
wire \seg3_impl|Mux5~0_combout ;
wire \seg3_impl|Mux4~0_combout ;
wire \seg3_impl|Mux3~0_combout ;
wire \seg3_impl|Mux2~0_combout ;
wire \seg3_impl|Mux1~0_combout ;
wire \seg3_impl|Mux0~0_combout ;
wire \count[15]~56 ;
wire \count[16]~57_combout ;
wire \count[16]~58 ;
wire \count[17]~59_combout ;
wire \count[17]~60 ;
wire \count[18]~61_combout ;
wire \count[18]~62 ;
wire \count[19]~63_combout ;
wire \seg4_impl|Mux6~0_combout ;
wire \seg4_impl|Mux5~0_combout ;
wire \seg4_impl|Mux4~0_combout ;
wire \seg4_impl|Mux3~0_combout ;
wire \seg4_impl|Mux2~0_combout ;
wire \seg4_impl|Mux1~0_combout ;
wire \seg4_impl|Mux0~0_combout ;
wire \count[19]~64 ;
wire \count[20]~65_combout ;
wire \count[20]~66 ;
wire \count[21]~67_combout ;
wire \count[21]~68 ;
wire \count[22]~69_combout ;
wire \count[22]~70 ;
wire \count[23]~71_combout ;
wire \seg5_impl|Mux6~0_combout ;
wire \seg5_impl|Mux5~0_combout ;
wire \seg5_impl|Mux4~0_combout ;
wire \seg5_impl|Mux3~0_combout ;
wire \seg5_impl|Mux2~0_combout ;
wire \seg5_impl|Mux1~0_combout ;
wire \seg5_impl|Mux0~0_combout ;
wire [1:0] current_state;
wire [1:0] \rst_db_impl|current_state ;
wire [23:0] count;
wire [1:0] \add_db_impl|current_state ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y52_N16
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \HEX0[0]~output (
	.i(\seg0_impl|Mux6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \HEX0[1]~output (
	.i(\seg0_impl|Mux5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \HEX0[2]~output (
	.i(\seg0_impl|Mux4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \HEX0[3]~output (
	.i(\seg0_impl|Mux3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \HEX0[4]~output (
	.i(\seg0_impl|Mux2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \HEX0[5]~output (
	.i(\seg0_impl|Mux1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \HEX0[6]~output (
	.i(!\seg0_impl|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N16
fiftyfivenm_io_obuf \HEX0[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[7]~output .bus_hold = "false";
defparam \HEX0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \HEX1[0]~output (
	.i(\seg1_impl|Mux6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \HEX1[1]~output (
	.i(\seg1_impl|Mux5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \HEX1[2]~output (
	.i(\seg1_impl|Mux4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \HEX1[3]~output (
	.i(\seg1_impl|Mux3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \HEX1[4]~output (
	.i(\seg1_impl|Mux2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \HEX1[5]~output (
	.i(\seg1_impl|Mux1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \HEX1[6]~output (
	.i(!\seg1_impl|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N16
fiftyfivenm_io_obuf \HEX1[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[7]~output .bus_hold = "false";
defparam \HEX1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \HEX2[0]~output (
	.i(\seg2_impl|Mux6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \HEX2[1]~output (
	.i(\seg2_impl|Mux5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \HEX2[2]~output (
	.i(\seg2_impl|Mux4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \HEX2[3]~output (
	.i(\seg2_impl|Mux3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \HEX2[4]~output (
	.i(\seg2_impl|Mux2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \HEX2[5]~output (
	.i(\seg2_impl|Mux1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \HEX2[6]~output (
	.i(!\seg2_impl|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N9
fiftyfivenm_io_obuf \HEX2[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[7]~output .bus_hold = "false";
defparam \HEX2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \HEX3[0]~output (
	.i(\seg3_impl|Mux6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \HEX3[1]~output (
	.i(\seg3_impl|Mux5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \HEX3[2]~output (
	.i(\seg3_impl|Mux4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N9
fiftyfivenm_io_obuf \HEX3[3]~output (
	.i(\seg3_impl|Mux3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N9
fiftyfivenm_io_obuf \HEX3[4]~output (
	.i(\seg3_impl|Mux2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N2
fiftyfivenm_io_obuf \HEX3[5]~output (
	.i(\seg3_impl|Mux1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N16
fiftyfivenm_io_obuf \HEX3[6]~output (
	.i(!\seg3_impl|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N9
fiftyfivenm_io_obuf \HEX3[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[7]~output .bus_hold = "false";
defparam \HEX3[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N16
fiftyfivenm_io_obuf \HEX4[0]~output (
	.i(\seg4_impl|Mux6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N2
fiftyfivenm_io_obuf \HEX4[1]~output (
	.i(\seg4_impl|Mux5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N23
fiftyfivenm_io_obuf \HEX4[2]~output (
	.i(\seg4_impl|Mux4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N16
fiftyfivenm_io_obuf \HEX4[3]~output (
	.i(\seg4_impl|Mux3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N23
fiftyfivenm_io_obuf \HEX4[4]~output (
	.i(\seg4_impl|Mux2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N9
fiftyfivenm_io_obuf \HEX4[5]~output (
	.i(\seg4_impl|Mux1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N16
fiftyfivenm_io_obuf \HEX4[6]~output (
	.i(!\seg4_impl|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N23
fiftyfivenm_io_obuf \HEX4[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[7]~output .bus_hold = "false";
defparam \HEX4[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N9
fiftyfivenm_io_obuf \HEX5[0]~output (
	.i(\seg5_impl|Mux6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N2
fiftyfivenm_io_obuf \HEX5[1]~output (
	.i(\seg5_impl|Mux5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N16
fiftyfivenm_io_obuf \HEX5[2]~output (
	.i(\seg5_impl|Mux4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N24
fiftyfivenm_io_obuf \HEX5[3]~output (
	.i(\seg5_impl|Mux3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N9
fiftyfivenm_io_obuf \HEX5[4]~output (
	.i(\seg5_impl|Mux2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N16
fiftyfivenm_io_obuf \HEX5[5]~output (
	.i(\seg5_impl|Mux1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N2
fiftyfivenm_io_obuf \HEX5[6]~output (
	.i(!\seg5_impl|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N9
fiftyfivenm_io_obuf \HEX5[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[7]~output .bus_hold = "false";
defparam \HEX5[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \LEDR[0]~output (
	.i(\SW[0]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \LEDR[1]~output (
	.i(\SW[1]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \LEDR[2]~output (
	.i(\SW[2]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \LEDR[3]~output (
	.i(\SW[3]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \LEDR[4]~output (
	.i(\SW[4]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \LEDR[5]~output (
	.i(\SW[5]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \LEDR[6]~output (
	.i(\SW[6]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \LEDR[7]~output (
	.i(\SW[7]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \LEDR[8]~output (
	.i(\SW[8]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \LEDR[9]~output (
	.i(\SW[9]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N22
fiftyfivenm_io_ibuf \ADC_CLK_10~input (
	.i(ADC_CLK_10),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ADC_CLK_10~input_o ));
// synopsys translate_off
defparam \ADC_CLK_10~input .bus_hold = "false";
defparam \ADC_CLK_10~input .listen_to_nsleep_signal = "false";
defparam \ADC_CLK_10~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
fiftyfivenm_clkctrl \ADC_CLK_10~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\ADC_CLK_10~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ADC_CLK_10~inputclkctrl_outclk ));
// synopsys translate_off
defparam \ADC_CLK_10~inputclkctrl .clock_type = "global clock";
defparam \ADC_CLK_10~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .listen_to_nsleep_signal = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X71_Y47_N8
fiftyfivenm_lcell_comb \count[0]~24 (
// Equation(s):
// \count[0]~24_combout  = (\SW[0]~input_o  & (count[0] $ (VCC))) # (!\SW[0]~input_o  & (count[0] & VCC))
// \count[0]~25  = CARRY((\SW[0]~input_o  & count[0]))

	.dataa(\SW[0]~input_o ),
	.datab(count[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\count[0]~24_combout ),
	.cout(\count[0]~25 ));
// synopsys translate_off
defparam \count[0]~24 .lut_mask = 16'h6688;
defparam \count[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N22
fiftyfivenm_lcell_comb \current_state[1]~feeder (
// Equation(s):
// \current_state[1]~feeder_combout  = \Mux24~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mux24~0_combout ),
	.cin(gnd),
	.combout(\current_state[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \current_state[1]~feeder .lut_mask = 16'hFF00;
defparam \current_state[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y46_N23
dffeas \current_state[1] (
	.clk(\ADC_CLK_10~inputclkctrl_outclk ),
	.d(\current_state[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(current_state[1]),
	.prn(vcc));
// synopsys translate_off
defparam \current_state[1] .is_wysiwyg = "true";
defparam \current_state[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .listen_to_nsleep_signal = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N6
fiftyfivenm_lcell_comb \rst_db_impl|Mux1~0 (
// Equation(s):
// \rst_db_impl|Mux1~0_combout  = (!\rst_db_impl|current_state [0] & (\KEY[1]~input_o  $ (!\rst_db_impl|current_state [1])))

	.dataa(gnd),
	.datab(\KEY[1]~input_o ),
	.datac(\rst_db_impl|current_state [0]),
	.datad(\rst_db_impl|current_state [1]),
	.cin(gnd),
	.combout(\rst_db_impl|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \rst_db_impl|Mux1~0 .lut_mask = 16'h0C03;
defparam \rst_db_impl|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y46_N7
dffeas \rst_db_impl|current_state[0] (
	.clk(\ADC_CLK_10~inputclkctrl_outclk ),
	.d(\rst_db_impl|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_db_impl|current_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_db_impl|current_state[0] .is_wysiwyg = "true";
defparam \rst_db_impl|current_state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N4
fiftyfivenm_lcell_comb \rst_db_impl|current_state[1]~0 (
// Equation(s):
// \rst_db_impl|current_state[1]~0_combout  = (\rst_db_impl|current_state [0] & (!\KEY[1]~input_o )) # (!\rst_db_impl|current_state [0] & ((\rst_db_impl|current_state [1])))

	.dataa(gnd),
	.datab(\KEY[1]~input_o ),
	.datac(\rst_db_impl|current_state [1]),
	.datad(\rst_db_impl|current_state [0]),
	.cin(gnd),
	.combout(\rst_db_impl|current_state[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rst_db_impl|current_state[1]~0 .lut_mask = 16'h33F0;
defparam \rst_db_impl|current_state[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y46_N5
dffeas \rst_db_impl|current_state[1] (
	.clk(\ADC_CLK_10~inputclkctrl_outclk ),
	.d(\rst_db_impl|current_state[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_db_impl|current_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_db_impl|current_state[1] .is_wysiwyg = "true";
defparam \rst_db_impl|current_state[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .listen_to_nsleep_signal = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N12
fiftyfivenm_lcell_comb \add_db_impl|Mux1~0 (
// Equation(s):
// \add_db_impl|Mux1~0_combout  = (!\add_db_impl|current_state [0] & (\KEY[0]~input_o  $ (!\add_db_impl|current_state [1])))

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(\add_db_impl|current_state [0]),
	.datad(\add_db_impl|current_state [1]),
	.cin(gnd),
	.combout(\add_db_impl|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \add_db_impl|Mux1~0 .lut_mask = 16'h0C03;
defparam \add_db_impl|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y46_N13
dffeas \add_db_impl|current_state[0] (
	.clk(\ADC_CLK_10~inputclkctrl_outclk ),
	.d(\add_db_impl|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\add_db_impl|current_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \add_db_impl|current_state[0] .is_wysiwyg = "true";
defparam \add_db_impl|current_state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N24
fiftyfivenm_lcell_comb \add_db_impl|current_state[1]~0 (
// Equation(s):
// \add_db_impl|current_state[1]~0_combout  = (\add_db_impl|current_state [0] & (!\KEY[0]~input_o )) # (!\add_db_impl|current_state [0] & ((\add_db_impl|current_state [1])))

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(\add_db_impl|current_state [1]),
	.datad(\add_db_impl|current_state [0]),
	.cin(gnd),
	.combout(\add_db_impl|current_state[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \add_db_impl|current_state[1]~0 .lut_mask = 16'h33F0;
defparam \add_db_impl|current_state[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y46_N25
dffeas \add_db_impl|current_state[1] (
	.clk(\ADC_CLK_10~inputclkctrl_outclk ),
	.d(\add_db_impl|current_state[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\add_db_impl|current_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \add_db_impl|current_state[1] .is_wysiwyg = "true";
defparam \add_db_impl|current_state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N26
fiftyfivenm_lcell_comb \Mux25~0 (
// Equation(s):
// \Mux25~0_combout  = (current_state[1] & ((\add_db_impl|current_state [1]) # ((\rst_db_impl|current_state [1] & current_state[0])))) # (!current_state[1] & (\rst_db_impl|current_state [1]))

	.dataa(current_state[1]),
	.datab(\rst_db_impl|current_state [1]),
	.datac(current_state[0]),
	.datad(\add_db_impl|current_state [1]),
	.cin(gnd),
	.combout(\Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~0 .lut_mask = 16'hEEC4;
defparam \Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y46_N27
dffeas \current_state[0] (
	.clk(\ADC_CLK_10~inputclkctrl_outclk ),
	.d(\Mux25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(current_state[0]),
	.prn(vcc));
// synopsys translate_off
defparam \current_state[0] .is_wysiwyg = "true";
defparam \current_state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N16
fiftyfivenm_lcell_comb \Mux24~0 (
// Equation(s):
// \Mux24~0_combout  = (\add_db_impl|current_state [1] & ((current_state[1]) # (\rst_db_impl|current_state [1] $ (!current_state[0])))) # (!\add_db_impl|current_state [1] & (((\rst_db_impl|current_state [1] & current_state[0]))))

	.dataa(current_state[1]),
	.datab(\rst_db_impl|current_state [1]),
	.datac(current_state[0]),
	.datad(\add_db_impl|current_state [1]),
	.cin(gnd),
	.combout(\Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~0 .lut_mask = 16'hEBC0;
defparam \Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N10
fiftyfivenm_lcell_comb \count[2]~26 (
// Equation(s):
// \count[2]~26_combout  = (!current_state[1] & (!current_state[0] & ((\add_db_impl|current_state [1]) # (\rst_db_impl|current_state [1]))))

	.dataa(current_state[1]),
	.datab(\add_db_impl|current_state [1]),
	.datac(current_state[0]),
	.datad(\rst_db_impl|current_state [1]),
	.cin(gnd),
	.combout(\count[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \count[2]~26 .lut_mask = 16'h0504;
defparam \count[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y47_N9
dffeas \count[0] (
	.clk(\ADC_CLK_10~inputclkctrl_outclk ),
	.d(\count[0]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Mux24~0_combout ),
	.sload(gnd),
	.ena(\count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[0]),
	.prn(vcc));
// synopsys translate_off
defparam \count[0] .is_wysiwyg = "true";
defparam \count[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .listen_to_nsleep_signal = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .listen_to_nsleep_signal = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X71_Y47_N10
fiftyfivenm_lcell_comb \count[1]~27 (
// Equation(s):
// \count[1]~27_combout  = (count[1] & ((\SW[1]~input_o  & (\count[0]~25  & VCC)) # (!\SW[1]~input_o  & (!\count[0]~25 )))) # (!count[1] & ((\SW[1]~input_o  & (!\count[0]~25 )) # (!\SW[1]~input_o  & ((\count[0]~25 ) # (GND)))))
// \count[1]~28  = CARRY((count[1] & (!\SW[1]~input_o  & !\count[0]~25 )) # (!count[1] & ((!\count[0]~25 ) # (!\SW[1]~input_o ))))

	.dataa(count[1]),
	.datab(\SW[1]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[0]~25 ),
	.combout(\count[1]~27_combout ),
	.cout(\count[1]~28 ));
// synopsys translate_off
defparam \count[1]~27 .lut_mask = 16'h9617;
defparam \count[1]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X71_Y47_N11
dffeas \count[1] (
	.clk(\ADC_CLK_10~inputclkctrl_outclk ),
	.d(\count[1]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Mux24~0_combout ),
	.sload(gnd),
	.ena(\count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[1]),
	.prn(vcc));
// synopsys translate_off
defparam \count[1] .is_wysiwyg = "true";
defparam \count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y47_N12
fiftyfivenm_lcell_comb \count[2]~29 (
// Equation(s):
// \count[2]~29_combout  = ((count[2] $ (\SW[2]~input_o  $ (!\count[1]~28 )))) # (GND)
// \count[2]~30  = CARRY((count[2] & ((\SW[2]~input_o ) # (!\count[1]~28 ))) # (!count[2] & (\SW[2]~input_o  & !\count[1]~28 )))

	.dataa(count[2]),
	.datab(\SW[2]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[1]~28 ),
	.combout(\count[2]~29_combout ),
	.cout(\count[2]~30 ));
// synopsys translate_off
defparam \count[2]~29 .lut_mask = 16'h698E;
defparam \count[2]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X71_Y47_N13
dffeas \count[2] (
	.clk(\ADC_CLK_10~inputclkctrl_outclk ),
	.d(\count[2]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Mux24~0_combout ),
	.sload(gnd),
	.ena(\count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[2]),
	.prn(vcc));
// synopsys translate_off
defparam \count[2] .is_wysiwyg = "true";
defparam \count[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .listen_to_nsleep_signal = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X71_Y47_N14
fiftyfivenm_lcell_comb \count[3]~31 (
// Equation(s):
// \count[3]~31_combout  = (\SW[3]~input_o  & ((count[3] & (\count[2]~30  & VCC)) # (!count[3] & (!\count[2]~30 )))) # (!\SW[3]~input_o  & ((count[3] & (!\count[2]~30 )) # (!count[3] & ((\count[2]~30 ) # (GND)))))
// \count[3]~32  = CARRY((\SW[3]~input_o  & (!count[3] & !\count[2]~30 )) # (!\SW[3]~input_o  & ((!\count[2]~30 ) # (!count[3]))))

	.dataa(\SW[3]~input_o ),
	.datab(count[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[2]~30 ),
	.combout(\count[3]~31_combout ),
	.cout(\count[3]~32 ));
// synopsys translate_off
defparam \count[3]~31 .lut_mask = 16'h9617;
defparam \count[3]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X71_Y47_N15
dffeas \count[3] (
	.clk(\ADC_CLK_10~inputclkctrl_outclk ),
	.d(\count[3]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Mux24~0_combout ),
	.sload(gnd),
	.ena(\count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[3]),
	.prn(vcc));
// synopsys translate_off
defparam \count[3] .is_wysiwyg = "true";
defparam \count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N0
fiftyfivenm_lcell_comb \seg0_impl|Mux6~0 (
// Equation(s):
// \seg0_impl|Mux6~0_combout  = (count[2] & (!count[1] & (count[0] $ (!count[3])))) # (!count[2] & (count[0] & (count[3] $ (!count[1]))))

	.dataa(count[0]),
	.datab(count[2]),
	.datac(count[3]),
	.datad(count[1]),
	.cin(gnd),
	.combout(\seg0_impl|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg0_impl|Mux6~0 .lut_mask = 16'h2086;
defparam \seg0_impl|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N2
fiftyfivenm_lcell_comb \seg0_impl|Mux5~0 (
// Equation(s):
// \seg0_impl|Mux5~0_combout  = (count[3] & ((count[0] & ((count[1]))) # (!count[0] & (count[2])))) # (!count[3] & (count[2] & (count[0] $ (count[1]))))

	.dataa(count[0]),
	.datab(count[2]),
	.datac(count[3]),
	.datad(count[1]),
	.cin(gnd),
	.combout(\seg0_impl|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg0_impl|Mux5~0 .lut_mask = 16'hE448;
defparam \seg0_impl|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N4
fiftyfivenm_lcell_comb \seg0_impl|Mux4~0 (
// Equation(s):
// \seg0_impl|Mux4~0_combout  = (count[2] & (count[3] & ((count[1]) # (!count[0])))) # (!count[2] & (!count[0] & (!count[3] & count[1])))

	.dataa(count[0]),
	.datab(count[2]),
	.datac(count[3]),
	.datad(count[1]),
	.cin(gnd),
	.combout(\seg0_impl|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg0_impl|Mux4~0 .lut_mask = 16'hC140;
defparam \seg0_impl|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N30
fiftyfivenm_lcell_comb \seg0_impl|Mux3~0 (
// Equation(s):
// \seg0_impl|Mux3~0_combout  = (count[0] & (count[2] $ (((!count[1]))))) # (!count[0] & ((count[2] & (!count[3] & !count[1])) # (!count[2] & (count[3] & count[1]))))

	.dataa(count[0]),
	.datab(count[2]),
	.datac(count[3]),
	.datad(count[1]),
	.cin(gnd),
	.combout(\seg0_impl|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg0_impl|Mux3~0 .lut_mask = 16'h9826;
defparam \seg0_impl|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N24
fiftyfivenm_lcell_comb \seg0_impl|Mux2~0 (
// Equation(s):
// \seg0_impl|Mux2~0_combout  = (count[1] & (count[0] & ((!count[3])))) # (!count[1] & ((count[2] & ((!count[3]))) # (!count[2] & (count[0]))))

	.dataa(count[0]),
	.datab(count[2]),
	.datac(count[3]),
	.datad(count[1]),
	.cin(gnd),
	.combout(\seg0_impl|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg0_impl|Mux2~0 .lut_mask = 16'h0A2E;
defparam \seg0_impl|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N10
fiftyfivenm_lcell_comb \seg0_impl|Mux1~0 (
// Equation(s):
// \seg0_impl|Mux1~0_combout  = (count[0] & (count[3] $ (((count[1]) # (!count[2]))))) # (!count[0] & (!count[2] & (!count[3] & count[1])))

	.dataa(count[0]),
	.datab(count[2]),
	.datac(count[3]),
	.datad(count[1]),
	.cin(gnd),
	.combout(\seg0_impl|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg0_impl|Mux1~0 .lut_mask = 16'h0B82;
defparam \seg0_impl|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N12
fiftyfivenm_lcell_comb \seg0_impl|Mux0~0 (
// Equation(s):
// \seg0_impl|Mux0~0_combout  = (count[0] & ((count[3]) # (count[2] $ (count[1])))) # (!count[0] & ((count[1]) # (count[2] $ (count[3]))))

	.dataa(count[0]),
	.datab(count[2]),
	.datac(count[3]),
	.datad(count[1]),
	.cin(gnd),
	.combout(\seg0_impl|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg0_impl|Mux0~0 .lut_mask = 16'hF7BC;
defparam \seg0_impl|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .listen_to_nsleep_signal = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X71_Y47_N16
fiftyfivenm_lcell_comb \count[4]~33 (
// Equation(s):
// \count[4]~33_combout  = ((\SW[4]~input_o  $ (count[4] $ (!\count[3]~32 )))) # (GND)
// \count[4]~34  = CARRY((\SW[4]~input_o  & ((count[4]) # (!\count[3]~32 ))) # (!\SW[4]~input_o  & (count[4] & !\count[3]~32 )))

	.dataa(\SW[4]~input_o ),
	.datab(count[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[3]~32 ),
	.combout(\count[4]~33_combout ),
	.cout(\count[4]~34 ));
// synopsys translate_off
defparam \count[4]~33 .lut_mask = 16'h698E;
defparam \count[4]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X71_Y47_N17
dffeas \count[4] (
	.clk(\ADC_CLK_10~inputclkctrl_outclk ),
	.d(\count[4]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Mux24~0_combout ),
	.sload(gnd),
	.ena(\count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[4]),
	.prn(vcc));
// synopsys translate_off
defparam \count[4] .is_wysiwyg = "true";
defparam \count[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .listen_to_nsleep_signal = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .listen_to_nsleep_signal = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .listen_to_nsleep_signal = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X71_Y47_N18
fiftyfivenm_lcell_comb \count[5]~35 (
// Equation(s):
// \count[5]~35_combout  = (\SW[5]~input_o  & ((count[5] & (\count[4]~34  & VCC)) # (!count[5] & (!\count[4]~34 )))) # (!\SW[5]~input_o  & ((count[5] & (!\count[4]~34 )) # (!count[5] & ((\count[4]~34 ) # (GND)))))
// \count[5]~36  = CARRY((\SW[5]~input_o  & (!count[5] & !\count[4]~34 )) # (!\SW[5]~input_o  & ((!\count[4]~34 ) # (!count[5]))))

	.dataa(\SW[5]~input_o ),
	.datab(count[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[4]~34 ),
	.combout(\count[5]~35_combout ),
	.cout(\count[5]~36 ));
// synopsys translate_off
defparam \count[5]~35 .lut_mask = 16'h9617;
defparam \count[5]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X71_Y47_N19
dffeas \count[5] (
	.clk(\ADC_CLK_10~inputclkctrl_outclk ),
	.d(\count[5]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Mux24~0_combout ),
	.sload(gnd),
	.ena(\count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[5]),
	.prn(vcc));
// synopsys translate_off
defparam \count[5] .is_wysiwyg = "true";
defparam \count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y47_N20
fiftyfivenm_lcell_comb \count[6]~37 (
// Equation(s):
// \count[6]~37_combout  = ((\SW[6]~input_o  $ (count[6] $ (!\count[5]~36 )))) # (GND)
// \count[6]~38  = CARRY((\SW[6]~input_o  & ((count[6]) # (!\count[5]~36 ))) # (!\SW[6]~input_o  & (count[6] & !\count[5]~36 )))

	.dataa(\SW[6]~input_o ),
	.datab(count[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[5]~36 ),
	.combout(\count[6]~37_combout ),
	.cout(\count[6]~38 ));
// synopsys translate_off
defparam \count[6]~37 .lut_mask = 16'h698E;
defparam \count[6]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X71_Y47_N21
dffeas \count[6] (
	.clk(\ADC_CLK_10~inputclkctrl_outclk ),
	.d(\count[6]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Mux24~0_combout ),
	.sload(gnd),
	.ena(\count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[6]),
	.prn(vcc));
// synopsys translate_off
defparam \count[6] .is_wysiwyg = "true";
defparam \count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y47_N22
fiftyfivenm_lcell_comb \count[7]~39 (
// Equation(s):
// \count[7]~39_combout  = (count[7] & ((\SW[7]~input_o  & (\count[6]~38  & VCC)) # (!\SW[7]~input_o  & (!\count[6]~38 )))) # (!count[7] & ((\SW[7]~input_o  & (!\count[6]~38 )) # (!\SW[7]~input_o  & ((\count[6]~38 ) # (GND)))))
// \count[7]~40  = CARRY((count[7] & (!\SW[7]~input_o  & !\count[6]~38 )) # (!count[7] & ((!\count[6]~38 ) # (!\SW[7]~input_o ))))

	.dataa(count[7]),
	.datab(\SW[7]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[6]~38 ),
	.combout(\count[7]~39_combout ),
	.cout(\count[7]~40 ));
// synopsys translate_off
defparam \count[7]~39 .lut_mask = 16'h9617;
defparam \count[7]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X71_Y47_N23
dffeas \count[7] (
	.clk(\ADC_CLK_10~inputclkctrl_outclk ),
	.d(\count[7]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Mux24~0_combout ),
	.sload(gnd),
	.ena(\count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[7]),
	.prn(vcc));
// synopsys translate_off
defparam \count[7] .is_wysiwyg = "true";
defparam \count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y51_N8
fiftyfivenm_lcell_comb \seg1_impl|Mux6~0 (
// Equation(s):
// \seg1_impl|Mux6~0_combout  = (count[7] & (count[4] & (count[6] $ (count[5])))) # (!count[7] & (!count[5] & (count[4] $ (count[6]))))

	.dataa(count[4]),
	.datab(count[7]),
	.datac(count[6]),
	.datad(count[5]),
	.cin(gnd),
	.combout(\seg1_impl|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg1_impl|Mux6~0 .lut_mask = 16'h0892;
defparam \seg1_impl|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y51_N18
fiftyfivenm_lcell_comb \seg1_impl|Mux5~0 (
// Equation(s):
// \seg1_impl|Mux5~0_combout  = (count[7] & ((count[4] & ((count[5]))) # (!count[4] & (count[6])))) # (!count[7] & (count[6] & (count[4] $ (count[5]))))

	.dataa(count[4]),
	.datab(count[7]),
	.datac(count[6]),
	.datad(count[5]),
	.cin(gnd),
	.combout(\seg1_impl|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg1_impl|Mux5~0 .lut_mask = 16'hD860;
defparam \seg1_impl|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y51_N20
fiftyfivenm_lcell_comb \seg1_impl|Mux4~0 (
// Equation(s):
// \seg1_impl|Mux4~0_combout  = (count[7] & (count[6] & ((count[5]) # (!count[4])))) # (!count[7] & (!count[4] & (!count[6] & count[5])))

	.dataa(count[4]),
	.datab(count[7]),
	.datac(count[6]),
	.datad(count[5]),
	.cin(gnd),
	.combout(\seg1_impl|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg1_impl|Mux4~0 .lut_mask = 16'hC140;
defparam \seg1_impl|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y51_N14
fiftyfivenm_lcell_comb \seg1_impl|Mux3~0 (
// Equation(s):
// \seg1_impl|Mux3~0_combout  = (count[4] & ((count[6] $ (!count[5])))) # (!count[4] & ((count[7] & (!count[6] & count[5])) # (!count[7] & (count[6] & !count[5]))))

	.dataa(count[4]),
	.datab(count[7]),
	.datac(count[6]),
	.datad(count[5]),
	.cin(gnd),
	.combout(\seg1_impl|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg1_impl|Mux3~0 .lut_mask = 16'hA41A;
defparam \seg1_impl|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y51_N0
fiftyfivenm_lcell_comb \seg1_impl|Mux2~0 (
// Equation(s):
// \seg1_impl|Mux2~0_combout  = (count[5] & (count[4] & (!count[7]))) # (!count[5] & ((count[6] & ((!count[7]))) # (!count[6] & (count[4]))))

	.dataa(count[4]),
	.datab(count[7]),
	.datac(count[6]),
	.datad(count[5]),
	.cin(gnd),
	.combout(\seg1_impl|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg1_impl|Mux2~0 .lut_mask = 16'h223A;
defparam \seg1_impl|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y51_N26
fiftyfivenm_lcell_comb \seg1_impl|Mux1~0 (
// Equation(s):
// \seg1_impl|Mux1~0_combout  = (count[4] & (count[7] $ (((count[5]) # (!count[6]))))) # (!count[4] & (!count[7] & (!count[6] & count[5])))

	.dataa(count[4]),
	.datab(count[7]),
	.datac(count[6]),
	.datad(count[5]),
	.cin(gnd),
	.combout(\seg1_impl|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg1_impl|Mux1~0 .lut_mask = 16'h2382;
defparam \seg1_impl|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y51_N28
fiftyfivenm_lcell_comb \seg1_impl|Mux0~0 (
// Equation(s):
// \seg1_impl|Mux0~0_combout  = (count[4] & ((count[7]) # (count[6] $ (count[5])))) # (!count[4] & ((count[5]) # (count[7] $ (count[6]))))

	.dataa(count[4]),
	.datab(count[7]),
	.datac(count[6]),
	.datad(count[5]),
	.cin(gnd),
	.combout(\seg1_impl|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg1_impl|Mux0~0 .lut_mask = 16'hDFBC;
defparam \seg1_impl|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N1
fiftyfivenm_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .listen_to_nsleep_signal = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N1
fiftyfivenm_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .listen_to_nsleep_signal = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X71_Y47_N24
fiftyfivenm_lcell_comb \count[8]~41 (
// Equation(s):
// \count[8]~41_combout  = ((\SW[8]~input_o  $ (count[8] $ (!\count[7]~40 )))) # (GND)
// \count[8]~42  = CARRY((\SW[8]~input_o  & ((count[8]) # (!\count[7]~40 ))) # (!\SW[8]~input_o  & (count[8] & !\count[7]~40 )))

	.dataa(\SW[8]~input_o ),
	.datab(count[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[7]~40 ),
	.combout(\count[8]~41_combout ),
	.cout(\count[8]~42 ));
// synopsys translate_off
defparam \count[8]~41 .lut_mask = 16'h698E;
defparam \count[8]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X71_Y47_N25
dffeas \count[8] (
	.clk(\ADC_CLK_10~inputclkctrl_outclk ),
	.d(\count[8]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Mux24~0_combout ),
	.sload(gnd),
	.ena(\count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[8]),
	.prn(vcc));
// synopsys translate_off
defparam \count[8] .is_wysiwyg = "true";
defparam \count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y47_N26
fiftyfivenm_lcell_comb \count[9]~43 (
// Equation(s):
// \count[9]~43_combout  = (count[9] & ((\SW[9]~input_o  & (\count[8]~42  & VCC)) # (!\SW[9]~input_o  & (!\count[8]~42 )))) # (!count[9] & ((\SW[9]~input_o  & (!\count[8]~42 )) # (!\SW[9]~input_o  & ((\count[8]~42 ) # (GND)))))
// \count[9]~44  = CARRY((count[9] & (!\SW[9]~input_o  & !\count[8]~42 )) # (!count[9] & ((!\count[8]~42 ) # (!\SW[9]~input_o ))))

	.dataa(count[9]),
	.datab(\SW[9]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[8]~42 ),
	.combout(\count[9]~43_combout ),
	.cout(\count[9]~44 ));
// synopsys translate_off
defparam \count[9]~43 .lut_mask = 16'h9617;
defparam \count[9]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X71_Y47_N27
dffeas \count[9] (
	.clk(\ADC_CLK_10~inputclkctrl_outclk ),
	.d(\count[9]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Mux24~0_combout ),
	.sload(gnd),
	.ena(\count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[9]),
	.prn(vcc));
// synopsys translate_off
defparam \count[9] .is_wysiwyg = "true";
defparam \count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y47_N28
fiftyfivenm_lcell_comb \count[10]~45 (
// Equation(s):
// \count[10]~45_combout  = (count[10] & (\count[9]~44  $ (GND))) # (!count[10] & (!\count[9]~44  & VCC))
// \count[10]~46  = CARRY((count[10] & !\count[9]~44 ))

	.dataa(gnd),
	.datab(count[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[9]~44 ),
	.combout(\count[10]~45_combout ),
	.cout(\count[10]~46 ));
// synopsys translate_off
defparam \count[10]~45 .lut_mask = 16'hC30C;
defparam \count[10]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X71_Y47_N29
dffeas \count[10] (
	.clk(\ADC_CLK_10~inputclkctrl_outclk ),
	.d(\count[10]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Mux24~0_combout ),
	.sload(gnd),
	.ena(\count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[10]),
	.prn(vcc));
// synopsys translate_off
defparam \count[10] .is_wysiwyg = "true";
defparam \count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y47_N30
fiftyfivenm_lcell_comb \count[11]~47 (
// Equation(s):
// \count[11]~47_combout  = (count[11] & (!\count[10]~46 )) # (!count[11] & ((\count[10]~46 ) # (GND)))
// \count[11]~48  = CARRY((!\count[10]~46 ) # (!count[11]))

	.dataa(count[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[10]~46 ),
	.combout(\count[11]~47_combout ),
	.cout(\count[11]~48 ));
// synopsys translate_off
defparam \count[11]~47 .lut_mask = 16'h5A5F;
defparam \count[11]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X71_Y47_N31
dffeas \count[11] (
	.clk(\ADC_CLK_10~inputclkctrl_outclk ),
	.d(\count[11]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Mux24~0_combout ),
	.sload(gnd),
	.ena(\count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[11]),
	.prn(vcc));
// synopsys translate_off
defparam \count[11] .is_wysiwyg = "true";
defparam \count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N8
fiftyfivenm_lcell_comb \seg2_impl|Mux6~0 (
// Equation(s):
// \seg2_impl|Mux6~0_combout  = (count[11] & (count[8] & (count[9] $ (count[10])))) # (!count[11] & (!count[9] & (count[8] $ (count[10]))))

	.dataa(count[9]),
	.datab(count[11]),
	.datac(count[8]),
	.datad(count[10]),
	.cin(gnd),
	.combout(\seg2_impl|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg2_impl|Mux6~0 .lut_mask = 16'h4190;
defparam \seg2_impl|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N26
fiftyfivenm_lcell_comb \seg2_impl|Mux5~0 (
// Equation(s):
// \seg2_impl|Mux5~0_combout  = (count[9] & ((count[8] & (count[11])) # (!count[8] & ((count[10]))))) # (!count[9] & (count[10] & (count[11] $ (count[8]))))

	.dataa(count[9]),
	.datab(count[11]),
	.datac(count[8]),
	.datad(count[10]),
	.cin(gnd),
	.combout(\seg2_impl|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg2_impl|Mux5~0 .lut_mask = 16'h9E80;
defparam \seg2_impl|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y47_N0
fiftyfivenm_lcell_comb \seg2_impl|Mux4~0 (
// Equation(s):
// \seg2_impl|Mux4~0_combout  = (count[11] & (count[10] & ((count[9]) # (!count[8])))) # (!count[11] & (count[9] & (!count[8] & !count[10])))

	.dataa(count[9]),
	.datab(count[8]),
	.datac(count[11]),
	.datad(count[10]),
	.cin(gnd),
	.combout(\seg2_impl|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg2_impl|Mux4~0 .lut_mask = 16'hB002;
defparam \seg2_impl|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N4
fiftyfivenm_lcell_comb \seg2_impl|Mux3~0 (
// Equation(s):
// \seg2_impl|Mux3~0_combout  = (count[8] & (count[9] $ (((!count[10]))))) # (!count[8] & ((count[9] & (count[11] & !count[10])) # (!count[9] & (!count[11] & count[10]))))

	.dataa(count[9]),
	.datab(count[11]),
	.datac(count[8]),
	.datad(count[10]),
	.cin(gnd),
	.combout(\seg2_impl|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg2_impl|Mux3~0 .lut_mask = 16'hA158;
defparam \seg2_impl|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N6
fiftyfivenm_lcell_comb \seg2_impl|Mux2~0 (
// Equation(s):
// \seg2_impl|Mux2~0_combout  = (count[9] & (!count[11] & (count[8]))) # (!count[9] & ((count[10] & (!count[11])) # (!count[10] & ((count[8])))))

	.dataa(count[9]),
	.datab(count[11]),
	.datac(count[8]),
	.datad(count[10]),
	.cin(gnd),
	.combout(\seg2_impl|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg2_impl|Mux2~0 .lut_mask = 16'h3170;
defparam \seg2_impl|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N24
fiftyfivenm_lcell_comb \seg2_impl|Mux1~0 (
// Equation(s):
// \seg2_impl|Mux1~0_combout  = (count[9] & (!count[11] & ((count[8]) # (!count[10])))) # (!count[9] & (count[8] & (count[11] $ (!count[10]))))

	.dataa(count[9]),
	.datab(count[11]),
	.datac(count[8]),
	.datad(count[10]),
	.cin(gnd),
	.combout(\seg2_impl|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg2_impl|Mux1~0 .lut_mask = 16'h6032;
defparam \seg2_impl|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N10
fiftyfivenm_lcell_comb \seg2_impl|Mux0~0 (
// Equation(s):
// \seg2_impl|Mux0~0_combout  = (count[8] & ((count[11]) # (count[9] $ (count[10])))) # (!count[8] & ((count[9]) # (count[11] $ (count[10]))))

	.dataa(count[9]),
	.datab(count[11]),
	.datac(count[8]),
	.datad(count[10]),
	.cin(gnd),
	.combout(\seg2_impl|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg2_impl|Mux0~0 .lut_mask = 16'hDBEE;
defparam \seg2_impl|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y46_N0
fiftyfivenm_lcell_comb \count[12]~49 (
// Equation(s):
// \count[12]~49_combout  = (count[12] & (\count[11]~48  $ (GND))) # (!count[12] & (!\count[11]~48  & VCC))
// \count[12]~50  = CARRY((count[12] & !\count[11]~48 ))

	.dataa(gnd),
	.datab(count[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[11]~48 ),
	.combout(\count[12]~49_combout ),
	.cout(\count[12]~50 ));
// synopsys translate_off
defparam \count[12]~49 .lut_mask = 16'hC30C;
defparam \count[12]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X71_Y46_N1
dffeas \count[12] (
	.clk(\ADC_CLK_10~inputclkctrl_outclk ),
	.d(\count[12]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Mux24~0_combout ),
	.sload(gnd),
	.ena(\count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[12]),
	.prn(vcc));
// synopsys translate_off
defparam \count[12] .is_wysiwyg = "true";
defparam \count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y46_N2
fiftyfivenm_lcell_comb \count[13]~51 (
// Equation(s):
// \count[13]~51_combout  = (count[13] & (!\count[12]~50 )) # (!count[13] & ((\count[12]~50 ) # (GND)))
// \count[13]~52  = CARRY((!\count[12]~50 ) # (!count[13]))

	.dataa(gnd),
	.datab(count[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[12]~50 ),
	.combout(\count[13]~51_combout ),
	.cout(\count[13]~52 ));
// synopsys translate_off
defparam \count[13]~51 .lut_mask = 16'h3C3F;
defparam \count[13]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X71_Y46_N3
dffeas \count[13] (
	.clk(\ADC_CLK_10~inputclkctrl_outclk ),
	.d(\count[13]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Mux24~0_combout ),
	.sload(gnd),
	.ena(\count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[13]),
	.prn(vcc));
// synopsys translate_off
defparam \count[13] .is_wysiwyg = "true";
defparam \count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y46_N4
fiftyfivenm_lcell_comb \count[14]~53 (
// Equation(s):
// \count[14]~53_combout  = (count[14] & (\count[13]~52  $ (GND))) # (!count[14] & (!\count[13]~52  & VCC))
// \count[14]~54  = CARRY((count[14] & !\count[13]~52 ))

	.dataa(gnd),
	.datab(count[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[13]~52 ),
	.combout(\count[14]~53_combout ),
	.cout(\count[14]~54 ));
// synopsys translate_off
defparam \count[14]~53 .lut_mask = 16'hC30C;
defparam \count[14]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X71_Y46_N5
dffeas \count[14] (
	.clk(\ADC_CLK_10~inputclkctrl_outclk ),
	.d(\count[14]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Mux24~0_combout ),
	.sload(gnd),
	.ena(\count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[14]),
	.prn(vcc));
// synopsys translate_off
defparam \count[14] .is_wysiwyg = "true";
defparam \count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y46_N6
fiftyfivenm_lcell_comb \count[15]~55 (
// Equation(s):
// \count[15]~55_combout  = (count[15] & (!\count[14]~54 )) # (!count[15] & ((\count[14]~54 ) # (GND)))
// \count[15]~56  = CARRY((!\count[14]~54 ) # (!count[15]))

	.dataa(count[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[14]~54 ),
	.combout(\count[15]~55_combout ),
	.cout(\count[15]~56 ));
// synopsys translate_off
defparam \count[15]~55 .lut_mask = 16'h5A5F;
defparam \count[15]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X71_Y46_N7
dffeas \count[15] (
	.clk(\ADC_CLK_10~inputclkctrl_outclk ),
	.d(\count[15]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Mux24~0_combout ),
	.sload(gnd),
	.ena(\count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[15]),
	.prn(vcc));
// synopsys translate_off
defparam \count[15] .is_wysiwyg = "true";
defparam \count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N0
fiftyfivenm_lcell_comb \seg3_impl|Mux6~0 (
// Equation(s):
// \seg3_impl|Mux6~0_combout  = (count[15] & (count[12] & (count[13] $ (count[14])))) # (!count[15] & (!count[13] & (count[12] $ (count[14]))))

	.dataa(count[12]),
	.datab(count[13]),
	.datac(count[15]),
	.datad(count[14]),
	.cin(gnd),
	.combout(\seg3_impl|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg3_impl|Mux6~0 .lut_mask = 16'h2182;
defparam \seg3_impl|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N2
fiftyfivenm_lcell_comb \seg3_impl|Mux5~0 (
// Equation(s):
// \seg3_impl|Mux5~0_combout  = (count[13] & ((count[12] & (count[15])) # (!count[12] & ((count[14]))))) # (!count[13] & (count[14] & (count[12] $ (count[15]))))

	.dataa(count[12]),
	.datab(count[13]),
	.datac(count[15]),
	.datad(count[14]),
	.cin(gnd),
	.combout(\seg3_impl|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg3_impl|Mux5~0 .lut_mask = 16'hD680;
defparam \seg3_impl|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N20
fiftyfivenm_lcell_comb \seg3_impl|Mux4~0 (
// Equation(s):
// \seg3_impl|Mux4~0_combout  = (count[15] & (count[14] & ((count[13]) # (!count[12])))) # (!count[15] & (!count[12] & (count[13] & !count[14])))

	.dataa(count[12]),
	.datab(count[13]),
	.datac(count[15]),
	.datad(count[14]),
	.cin(gnd),
	.combout(\seg3_impl|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg3_impl|Mux4~0 .lut_mask = 16'hD004;
defparam \seg3_impl|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y46_N24
fiftyfivenm_lcell_comb \seg3_impl|Mux3~0 (
// Equation(s):
// \seg3_impl|Mux3~0_combout  = (count[12] & ((count[13] $ (!count[14])))) # (!count[12] & ((count[15] & (count[13] & !count[14])) # (!count[15] & (!count[13] & count[14]))))

	.dataa(count[15]),
	.datab(count[13]),
	.datac(count[14]),
	.datad(count[12]),
	.cin(gnd),
	.combout(\seg3_impl|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg3_impl|Mux3~0 .lut_mask = 16'hC318;
defparam \seg3_impl|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N30
fiftyfivenm_lcell_comb \seg3_impl|Mux2~0 (
// Equation(s):
// \seg3_impl|Mux2~0_combout  = (count[13] & (count[12] & (!count[15]))) # (!count[13] & ((count[14] & ((!count[15]))) # (!count[14] & (count[12]))))

	.dataa(count[12]),
	.datab(count[13]),
	.datac(count[15]),
	.datad(count[14]),
	.cin(gnd),
	.combout(\seg3_impl|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg3_impl|Mux2~0 .lut_mask = 16'h0B2A;
defparam \seg3_impl|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N8
fiftyfivenm_lcell_comb \seg3_impl|Mux1~0 (
// Equation(s):
// \seg3_impl|Mux1~0_combout  = (count[12] & (count[15] $ (((count[13]) # (!count[14]))))) # (!count[12] & (count[13] & (!count[15] & !count[14])))

	.dataa(count[12]),
	.datab(count[13]),
	.datac(count[15]),
	.datad(count[14]),
	.cin(gnd),
	.combout(\seg3_impl|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg3_impl|Mux1~0 .lut_mask = 16'h280E;
defparam \seg3_impl|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N18
fiftyfivenm_lcell_comb \seg3_impl|Mux0~0 (
// Equation(s):
// \seg3_impl|Mux0~0_combout  = (count[12] & ((count[15]) # (count[13] $ (count[14])))) # (!count[12] & ((count[13]) # (count[15] $ (count[14]))))

	.dataa(count[12]),
	.datab(count[13]),
	.datac(count[15]),
	.datad(count[14]),
	.cin(gnd),
	.combout(\seg3_impl|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg3_impl|Mux0~0 .lut_mask = 16'hE7FC;
defparam \seg3_impl|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y46_N8
fiftyfivenm_lcell_comb \count[16]~57 (
// Equation(s):
// \count[16]~57_combout  = (count[16] & (\count[15]~56  $ (GND))) # (!count[16] & (!\count[15]~56  & VCC))
// \count[16]~58  = CARRY((count[16] & !\count[15]~56 ))

	.dataa(gnd),
	.datab(count[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[15]~56 ),
	.combout(\count[16]~57_combout ),
	.cout(\count[16]~58 ));
// synopsys translate_off
defparam \count[16]~57 .lut_mask = 16'hC30C;
defparam \count[16]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X71_Y46_N9
dffeas \count[16] (
	.clk(\ADC_CLK_10~inputclkctrl_outclk ),
	.d(\count[16]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Mux24~0_combout ),
	.sload(gnd),
	.ena(\count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[16]),
	.prn(vcc));
// synopsys translate_off
defparam \count[16] .is_wysiwyg = "true";
defparam \count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y46_N10
fiftyfivenm_lcell_comb \count[17]~59 (
// Equation(s):
// \count[17]~59_combout  = (count[17] & (!\count[16]~58 )) # (!count[17] & ((\count[16]~58 ) # (GND)))
// \count[17]~60  = CARRY((!\count[16]~58 ) # (!count[17]))

	.dataa(count[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[16]~58 ),
	.combout(\count[17]~59_combout ),
	.cout(\count[17]~60 ));
// synopsys translate_off
defparam \count[17]~59 .lut_mask = 16'h5A5F;
defparam \count[17]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X71_Y46_N11
dffeas \count[17] (
	.clk(\ADC_CLK_10~inputclkctrl_outclk ),
	.d(\count[17]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Mux24~0_combout ),
	.sload(gnd),
	.ena(\count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[17]),
	.prn(vcc));
// synopsys translate_off
defparam \count[17] .is_wysiwyg = "true";
defparam \count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y46_N12
fiftyfivenm_lcell_comb \count[18]~61 (
// Equation(s):
// \count[18]~61_combout  = (count[18] & (\count[17]~60  $ (GND))) # (!count[18] & (!\count[17]~60  & VCC))
// \count[18]~62  = CARRY((count[18] & !\count[17]~60 ))

	.dataa(count[18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[17]~60 ),
	.combout(\count[18]~61_combout ),
	.cout(\count[18]~62 ));
// synopsys translate_off
defparam \count[18]~61 .lut_mask = 16'hA50A;
defparam \count[18]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X71_Y46_N13
dffeas \count[18] (
	.clk(\ADC_CLK_10~inputclkctrl_outclk ),
	.d(\count[18]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Mux24~0_combout ),
	.sload(gnd),
	.ena(\count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[18]),
	.prn(vcc));
// synopsys translate_off
defparam \count[18] .is_wysiwyg = "true";
defparam \count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y46_N14
fiftyfivenm_lcell_comb \count[19]~63 (
// Equation(s):
// \count[19]~63_combout  = (count[19] & (!\count[18]~62 )) # (!count[19] & ((\count[18]~62 ) # (GND)))
// \count[19]~64  = CARRY((!\count[18]~62 ) # (!count[19]))

	.dataa(gnd),
	.datab(count[19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[18]~62 ),
	.combout(\count[19]~63_combout ),
	.cout(\count[19]~64 ));
// synopsys translate_off
defparam \count[19]~63 .lut_mask = 16'h3C3F;
defparam \count[19]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X71_Y46_N15
dffeas \count[19] (
	.clk(\ADC_CLK_10~inputclkctrl_outclk ),
	.d(\count[19]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Mux24~0_combout ),
	.sload(gnd),
	.ena(\count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[19]),
	.prn(vcc));
// synopsys translate_off
defparam \count[19] .is_wysiwyg = "true";
defparam \count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N8
fiftyfivenm_lcell_comb \seg4_impl|Mux6~0 (
// Equation(s):
// \seg4_impl|Mux6~0_combout  = (count[19] & (count[16] & (count[17] $ (count[18])))) # (!count[19] & (!count[17] & (count[18] $ (count[16]))))

	.dataa(count[17]),
	.datab(count[19]),
	.datac(count[18]),
	.datad(count[16]),
	.cin(gnd),
	.combout(\seg4_impl|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg4_impl|Mux6~0 .lut_mask = 16'h4910;
defparam \seg4_impl|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N26
fiftyfivenm_lcell_comb \seg4_impl|Mux5~0 (
// Equation(s):
// \seg4_impl|Mux5~0_combout  = (count[17] & ((count[16] & (count[19])) # (!count[16] & ((count[18]))))) # (!count[17] & (count[18] & (count[19] $ (count[16]))))

	.dataa(count[17]),
	.datab(count[19]),
	.datac(count[18]),
	.datad(count[16]),
	.cin(gnd),
	.combout(\seg4_impl|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg4_impl|Mux5~0 .lut_mask = 16'h98E0;
defparam \seg4_impl|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N28
fiftyfivenm_lcell_comb \seg4_impl|Mux4~0 (
// Equation(s):
// \seg4_impl|Mux4~0_combout  = (count[19] & (count[18] & ((count[17]) # (!count[16])))) # (!count[19] & (count[17] & (!count[18] & !count[16])))

	.dataa(count[17]),
	.datab(count[19]),
	.datac(count[18]),
	.datad(count[16]),
	.cin(gnd),
	.combout(\seg4_impl|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg4_impl|Mux4~0 .lut_mask = 16'h80C2;
defparam \seg4_impl|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N14
fiftyfivenm_lcell_comb \seg4_impl|Mux3~0 (
// Equation(s):
// \seg4_impl|Mux3~0_combout  = (count[16] & (count[17] $ (((!count[18]))))) # (!count[16] & ((count[17] & (count[19] & !count[18])) # (!count[17] & (!count[19] & count[18]))))

	.dataa(count[17]),
	.datab(count[19]),
	.datac(count[18]),
	.datad(count[16]),
	.cin(gnd),
	.combout(\seg4_impl|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg4_impl|Mux3~0 .lut_mask = 16'hA518;
defparam \seg4_impl|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N16
fiftyfivenm_lcell_comb \seg4_impl|Mux2~0 (
// Equation(s):
// \seg4_impl|Mux2~0_combout  = (count[17] & (!count[19] & ((count[16])))) # (!count[17] & ((count[18] & (!count[19])) # (!count[18] & ((count[16])))))

	.dataa(count[17]),
	.datab(count[19]),
	.datac(count[18]),
	.datad(count[16]),
	.cin(gnd),
	.combout(\seg4_impl|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg4_impl|Mux2~0 .lut_mask = 16'h3710;
defparam \seg4_impl|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N18
fiftyfivenm_lcell_comb \seg4_impl|Mux1~0 (
// Equation(s):
// \seg4_impl|Mux1~0_combout  = (count[17] & (!count[19] & ((count[16]) # (!count[18])))) # (!count[17] & (count[16] & (count[19] $ (!count[18]))))

	.dataa(count[17]),
	.datab(count[19]),
	.datac(count[18]),
	.datad(count[16]),
	.cin(gnd),
	.combout(\seg4_impl|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg4_impl|Mux1~0 .lut_mask = 16'h6302;
defparam \seg4_impl|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N12
fiftyfivenm_lcell_comb \seg4_impl|Mux0~0 (
// Equation(s):
// \seg4_impl|Mux0~0_combout  = (count[16] & ((count[19]) # (count[17] $ (count[18])))) # (!count[16] & ((count[17]) # (count[19] $ (count[18]))))

	.dataa(count[17]),
	.datab(count[19]),
	.datac(count[18]),
	.datad(count[16]),
	.cin(gnd),
	.combout(\seg4_impl|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg4_impl|Mux0~0 .lut_mask = 16'hDEBE;
defparam \seg4_impl|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y46_N16
fiftyfivenm_lcell_comb \count[20]~65 (
// Equation(s):
// \count[20]~65_combout  = (count[20] & (\count[19]~64  $ (GND))) # (!count[20] & (!\count[19]~64  & VCC))
// \count[20]~66  = CARRY((count[20] & !\count[19]~64 ))

	.dataa(gnd),
	.datab(count[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[19]~64 ),
	.combout(\count[20]~65_combout ),
	.cout(\count[20]~66 ));
// synopsys translate_off
defparam \count[20]~65 .lut_mask = 16'hC30C;
defparam \count[20]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X71_Y46_N17
dffeas \count[20] (
	.clk(\ADC_CLK_10~inputclkctrl_outclk ),
	.d(\count[20]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Mux24~0_combout ),
	.sload(gnd),
	.ena(\count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[20]),
	.prn(vcc));
// synopsys translate_off
defparam \count[20] .is_wysiwyg = "true";
defparam \count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y46_N18
fiftyfivenm_lcell_comb \count[21]~67 (
// Equation(s):
// \count[21]~67_combout  = (count[21] & (!\count[20]~66 )) # (!count[21] & ((\count[20]~66 ) # (GND)))
// \count[21]~68  = CARRY((!\count[20]~66 ) # (!count[21]))

	.dataa(gnd),
	.datab(count[21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[20]~66 ),
	.combout(\count[21]~67_combout ),
	.cout(\count[21]~68 ));
// synopsys translate_off
defparam \count[21]~67 .lut_mask = 16'h3C3F;
defparam \count[21]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X71_Y46_N19
dffeas \count[21] (
	.clk(\ADC_CLK_10~inputclkctrl_outclk ),
	.d(\count[21]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Mux24~0_combout ),
	.sload(gnd),
	.ena(\count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[21]),
	.prn(vcc));
// synopsys translate_off
defparam \count[21] .is_wysiwyg = "true";
defparam \count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y46_N20
fiftyfivenm_lcell_comb \count[22]~69 (
// Equation(s):
// \count[22]~69_combout  = (count[22] & (\count[21]~68  $ (GND))) # (!count[22] & (!\count[21]~68  & VCC))
// \count[22]~70  = CARRY((count[22] & !\count[21]~68 ))

	.dataa(gnd),
	.datab(count[22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[21]~68 ),
	.combout(\count[22]~69_combout ),
	.cout(\count[22]~70 ));
// synopsys translate_off
defparam \count[22]~69 .lut_mask = 16'hC30C;
defparam \count[22]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X71_Y46_N21
dffeas \count[22] (
	.clk(\ADC_CLK_10~inputclkctrl_outclk ),
	.d(\count[22]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Mux24~0_combout ),
	.sload(gnd),
	.ena(\count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[22]),
	.prn(vcc));
// synopsys translate_off
defparam \count[22] .is_wysiwyg = "true";
defparam \count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y46_N22
fiftyfivenm_lcell_comb \count[23]~71 (
// Equation(s):
// \count[23]~71_combout  = count[23] $ (\count[22]~70 )

	.dataa(count[23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\count[22]~70 ),
	.combout(\count[23]~71_combout ),
	.cout());
// synopsys translate_off
defparam \count[23]~71 .lut_mask = 16'h5A5A;
defparam \count[23]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X71_Y46_N23
dffeas \count[23] (
	.clk(\ADC_CLK_10~inputclkctrl_outclk ),
	.d(\count[23]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Mux24~0_combout ),
	.sload(gnd),
	.ena(\count[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[23]),
	.prn(vcc));
// synopsys translate_off
defparam \count[23] .is_wysiwyg = "true";
defparam \count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N16
fiftyfivenm_lcell_comb \seg5_impl|Mux6~0 (
// Equation(s):
// \seg5_impl|Mux6~0_combout  = (count[23] & (count[20] & (count[21] $ (count[22])))) # (!count[23] & (!count[21] & (count[20] $ (count[22]))))

	.dataa(count[21]),
	.datab(count[23]),
	.datac(count[20]),
	.datad(count[22]),
	.cin(gnd),
	.combout(\seg5_impl|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg5_impl|Mux6~0 .lut_mask = 16'h4190;
defparam \seg5_impl|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N2
fiftyfivenm_lcell_comb \seg5_impl|Mux5~0 (
// Equation(s):
// \seg5_impl|Mux5~0_combout  = (count[21] & ((count[20] & (count[23])) # (!count[20] & ((count[22]))))) # (!count[21] & (count[22] & (count[23] $ (count[20]))))

	.dataa(count[21]),
	.datab(count[23]),
	.datac(count[20]),
	.datad(count[22]),
	.cin(gnd),
	.combout(\seg5_impl|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg5_impl|Mux5~0 .lut_mask = 16'h9E80;
defparam \seg5_impl|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N4
fiftyfivenm_lcell_comb \seg5_impl|Mux4~0 (
// Equation(s):
// \seg5_impl|Mux4~0_combout  = (count[23] & (count[22] & ((count[21]) # (!count[20])))) # (!count[23] & (count[21] & (!count[20] & !count[22])))

	.dataa(count[21]),
	.datab(count[23]),
	.datac(count[20]),
	.datad(count[22]),
	.cin(gnd),
	.combout(\seg5_impl|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg5_impl|Mux4~0 .lut_mask = 16'h8C02;
defparam \seg5_impl|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N6
fiftyfivenm_lcell_comb \seg5_impl|Mux3~0 (
// Equation(s):
// \seg5_impl|Mux3~0_combout  = (count[20] & (count[21] $ (((!count[22]))))) # (!count[20] & ((count[21] & (count[23] & !count[22])) # (!count[21] & (!count[23] & count[22]))))

	.dataa(count[21]),
	.datab(count[23]),
	.datac(count[20]),
	.datad(count[22]),
	.cin(gnd),
	.combout(\seg5_impl|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg5_impl|Mux3~0 .lut_mask = 16'hA158;
defparam \seg5_impl|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N8
fiftyfivenm_lcell_comb \seg5_impl|Mux2~0 (
// Equation(s):
// \seg5_impl|Mux2~0_combout  = (count[21] & (!count[23] & (count[20]))) # (!count[21] & ((count[22] & (!count[23])) # (!count[22] & ((count[20])))))

	.dataa(count[21]),
	.datab(count[23]),
	.datac(count[20]),
	.datad(count[22]),
	.cin(gnd),
	.combout(\seg5_impl|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg5_impl|Mux2~0 .lut_mask = 16'h3170;
defparam \seg5_impl|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N18
fiftyfivenm_lcell_comb \seg5_impl|Mux1~0 (
// Equation(s):
// \seg5_impl|Mux1~0_combout  = (count[21] & (!count[23] & ((count[20]) # (!count[22])))) # (!count[21] & (count[20] & (count[23] $ (!count[22]))))

	.dataa(count[21]),
	.datab(count[23]),
	.datac(count[20]),
	.datad(count[22]),
	.cin(gnd),
	.combout(\seg5_impl|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg5_impl|Mux1~0 .lut_mask = 16'h6032;
defparam \seg5_impl|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y38_N12
fiftyfivenm_lcell_comb \seg5_impl|Mux0~0 (
// Equation(s):
// \seg5_impl|Mux0~0_combout  = (count[20] & ((count[23]) # (count[21] $ (count[22])))) # (!count[20] & ((count[21]) # (count[23] $ (count[22]))))

	.dataa(count[21]),
	.datab(count[23]),
	.datac(count[20]),
	.datad(count[22]),
	.cin(gnd),
	.combout(\seg5_impl|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg5_impl|Mux0~0 .lut_mask = 16'hDBEE;
defparam \seg5_impl|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX0[7] = \HEX0[7]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX1[7] = \HEX1[7]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX2[7] = \HEX2[7]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX3[7] = \HEX3[7]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign HEX4[7] = \HEX4[7]~output_o ;

assign HEX5[0] = \HEX5[0]~output_o ;

assign HEX5[1] = \HEX5[1]~output_o ;

assign HEX5[2] = \HEX5[2]~output_o ;

assign HEX5[3] = \HEX5[3]~output_o ;

assign HEX5[4] = \HEX5[4]~output_o ;

assign HEX5[5] = \HEX5[5]~output_o ;

assign HEX5[6] = \HEX5[6]~output_o ;

assign HEX5[7] = \HEX5[7]~output_o ;

assign LEDR[0] = \LEDR[0]~output_o ;

assign LEDR[1] = \LEDR[1]~output_o ;

assign LEDR[2] = \LEDR[2]~output_o ;

assign LEDR[3] = \LEDR[3]~output_o ;

assign LEDR[4] = \LEDR[4]~output_o ;

assign LEDR[5] = \LEDR[5]~output_o ;

assign LEDR[6] = \LEDR[6]~output_o ;

assign LEDR[7] = \LEDR[7]~output_o ;

assign LEDR[8] = \LEDR[8]~output_o ;

assign LEDR[9] = \LEDR[9]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
