// Seed: 2934881016
module module_0 (
    output tri1 id_0,
    output tri0 id_1,
    input supply0 id_2,
    input wire id_3,
    input tri1 id_4,
    input tri0 id_5,
    output wand id_6,
    input supply1 id_7,
    input tri1 id_8,
    output tri0 id_9,
    output tri id_10,
    input tri0 id_11,
    input wand id_12,
    input wor id_13,
    output tri id_14,
    output wand id_15,
    input supply1 id_16,
    input uwire id_17,
    input supply1 id_18,
    input supply1 id_19,
    input wand id_20
);
  assign id_6 = 1;
  wire id_22;
endmodule
module module_1 (
    output tri0 id_0,
    input wire id_1,
    output supply0 id_2,
    input supply0 id_3,
    input wire id_4,
    input wire id_5,
    input wand id_6,
    output tri0 id_7,
    input tri id_8,
    output logic id_9,
    input supply0 id_10
);
  wire id_12;
  always @(posedge id_3) id_9 <= 1;
  assign id_0 = id_5;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_8,
      id_5,
      id_6,
      id_5,
      id_7,
      id_3,
      id_1,
      id_0,
      id_0,
      id_1,
      id_5,
      id_3,
      id_0,
      id_0,
      id_5,
      id_8,
      id_8,
      id_10,
      id_10
  );
  assign modCall_1.type_28 = 0;
endmodule
