#---------------------------------------------------------------------
# start session at Mon Jan 3 13:11:13 2022
# Exec path is /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/arch/linux/x86_64/2.12/64/bin
#---------------------------------------------------------------------
--------------------------------------------------------------------------------
|    Nitro-SoC version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019    | 
| Running on localhost.localdomain 1core 3.9GBytes 3.2GHz 64bits mode pid 5068 | 
|             Copyright (c) 2003-2019 Mentor Graphics Corporation              | 
|                             All Rights Reserved                              | 
|         THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION          | 
|             WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION             | 
|              OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.               | 
--------------------------------------------------------------------------------

Nitro-SoC> setup_nrf
Loading utility util::nrf_utils
NRF info: Copying flow scripts in dir               : ./flow_scripts
NRF info: Copying utilities and templates in dir    : ./scr
NRF info: Please update/review                     : ./scr/ocv.tcl
NRF info: If applicable please provide             : ./scr/reload_constraints_clock.tcl
NRF info: Will not overwrite existing file import_variables.tcl
NRF info: Will not overwrite existing file flow_variables.tcl
NRF info: Will not overwrite existing file floorplan_variables.tcl
NRF info: Existing nrf_customization.tcl not found; copying template.
NRF info: Creating run_nrf.csh which can be used to launch the NRF.
info UI54: redirecting output of 
            puts "#!/bin/csh

set nitro_ver = \"$nitro_ver\" 
set flow_ver = \"[pwd]/flow_scripts\"

######################################
## To append to existing log & jou  ##
## files, set to true               ##
######################################
set append_log = false

###################################### 
## Set the stages to be run to true ##
## To skip a stage, set it to false ##
###################################### 
set import = true
set place  = true
set clock  = true
set route  = true
set export = true

###################################### 
##  Remainder of script should not  ##
##  require modification            ##
###################################### 

set prev_stage = null
set stage_num = 0

foreach stage (import place clock route export)
    set run_stage = `eval echo \\\$\$stage`
    set stage_name = \${stage_num}_\${stage}
    if ( \$run_stage == true ) then
        if ( \$stage != import && \$prev_stage != null ) then
            if (! -d dbs/\${prev_stage}.db ) then
                echo \"\\nNRF_RUN error: Could not find \${prev_stage}.db.  Cannot run \$stage stage.\\n\"
                exit
            endif
        endif
        if ( -d dbs/\${stage}.db ) then
            set dstamp = `eval date -r dbs/\${stage}.db +\%m_\%d_\%Y.\%H_\%M_\%S`
            echo \"NRF_RUN info: Found existing dbs/\${stage}.db.  Moving to dbs/\${stage}_\${dstamp}.db.\"
            /bin/mv dbs/\${stage}.db dbs/\${stage}.\${dstamp}.db
        endif

        if ( \$append_log == false ) then
            if ( -f ./LOGs/\${stage_name}_nitro.log ) then
                set dstamp = `eval date -r ./LOGs/\${stage_name}_nitro.log +\%m_\%d_\%Y.\%H_\%M_\%S`
                /bin/mv ./LOGs/\${stage_name}_nitro.log ./LOGs/\${stage_name}.\${dstamp}.log
            endif
            if ( -f ./JOUs/\${stage_name}.jou ) then
                set dstamp = `eval date -r ./JOUs/\${stage_name}.jou +\%m_\%d_\%Y.\%H_\%M_\%S`
                /bin/mv ./JOUs/\${stage_name}.jou ./JOUs/\${stage_name}.\${dstamp}.jou
            endif
        endif

        \$nitro_ver -source \$flow_ver/\${stage_name}.tcl -log ./LOGs/\${stage_name}_nitro.log -journal ./JOUs/\${stage_name}.jou -app_log \$append_log -app_jou \$append_log
    endif

    set prev_stage = \$stage
    @ stage_num++
end

exit
"
 to run_nrf.csh
NRF info: 
Nitro-SoC> source flow_scripts/import_variables.tcl > LOGs/import.log
info UI54: redirecting output of source to LOGs/import.log
true
Nitro-SoC> source flow_scripts/0_import.tcl > LOGs/import0.log
info UI54: redirecting output of source to LOGs/import0.log
info UI54: redirecting output of check_technology -check all to reports/check_tech.rpt
info CHK10: Checking technology...
-----------------------------------------------------------------------------------------------------------
|                                            Technology Errors                                            |
|----------------------+-------+--------+-----------------------------------------------------------------|
| Name                 | Count | Status | Description                                                     | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| no_parasitics        | 0     | Passed | Layer has no corresponding parasitics data                      | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| no_ndr_vias          | 0     | Passed | No vias at all in non default rule.                             | 
|                      |       |        | Use default vias                                                | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| partial_ndr_vias     | 0     | Passed | Not all layers have vias in non default rule.                   | 
|                      |       |        | Use default vias                                                | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| duplicate_lvias      | 0     | Passed | Duplicate name for some lib_vias in non default rule.           | 
|                      |       |        | To avoid unpredictable results please fix the problem by        | 
|                      |       |        | keeping unique names.                                           | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_ndr_width      | 0     | Passed | Nondefault rule width is less then default width on the         | 
|                      |       |        | layer                                                           | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_ndr_space      | 0     | Passed | Nondefault rule spacing is less then required spacing on        | 
|                      |       |        | the layer                                                       | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_ndr_min_layer  | 0     | Passed | Nondefault rule min layer is higher than partition max layer    | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_ndr_max_layer  | 0     | Passed | Nondefault rule max layer is higher than partition max layer    | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| ndr_duplicated       | 0     | Passed | Nondefault rule has duplication in different libraries          | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_min_area       | 0     | Passed | Min area requirement is too big                                 | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_hole_area      | 0     | Passed | Hole area requirement is too big                                | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_mfgrid         | 0     | Passed | Manufacturing grid is too big                                   | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| not_even_mfgrid      | 0     | Passed | All width and spacing rules on all metal and cut layers must be | 
|                      |       |        | an even multiple of manufacturing grid (2*N*mg)                 | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_layer_dir      | 0     | Passed | Direction of the layer is not reversed to below layer           | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_layer_order    | 0     | Passed | Order of layer is wrong, should be metal-cut-metal-...-metal    | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_m1_width       | 0     | Passed | Width of M1 pins is less then minimum width parameter           | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_cut_size       | 0     | Passed | Size of cut is not defined and can't be determined              | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_cut_space      | 0     | Passed | Space between cuts is not defined and can't be determined       | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_diff_cut_space | 0     | Passed | Diffnet cut spacing is less then samenet cut spacing            | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_proj_cut_space | 0     | Passed | Projection cut spacing is less to diffnet cut spacing           | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| max_metal            | 0     | Passed | Top metal is too wide for routing                               | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed technology checks for 0 sec (CPU time: 0 sec; MEM: RSS - 165M, CVMEM - 1656M, PVMEM - 1656M)
info UI54: redirecting output of report_technology -display all to reports/report_tech.rpt
-----------------------------------------------------------------------------------------------------------------
|                                             Metal layers (micro)                                              |
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                    | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Direction          | HOR    | VERT   | HOR    | VERT   | HOR    | VERT   | HOR    | VERT   | HOR    | VERT    | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width              | 0.0700 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 0.4000 | 0.4000 | 0.8000 | 0.8000  | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Space              | 0.0650 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 0.4000 | 0.4000 | 0.8000 | 0.8000  | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Offset             | 0.0700 | 0.0950 | 0.0700 | 0.0950 | 0.0700 | 0.0950 | 0.0700 | 0.0950 | 0.0700 | 0.0950  | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Pitch              | 0.1400 | 0.1900 | 0.1400 | 0.2800 | 0.2800 | 0.2800 | 0.8000 | 0.8000 | 1.6000 | 1.6000  | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| DownVia-Wire pitch |        | 0.1400 | 0.1400 | 0.2800 | 0.2800 | 0.2800 | 0.8000 | 0.8000 | 1.6000 | 1.6000  | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| UpVia-Wire   pitch | 0.1350 | 0.1400 | 0.1400 | 0.2800 | 0.2800 | 0.2800 | 0.8000 | 0.8000 | 1.6000 |         | 
-----------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------------------
|                                                          Cut layers (micro)                                                           |
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
|                    | CO     | via1     | via2     | via3          | via4   | via5   | via6          | via7   | via8          | via9   | 
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
| Size               | 0.0700 | 0.0700   | 0.0700   | 0.0700        | 0.1400 | 0.1400 | 0.1400        | 0.4000 | 0.4000        | 0.8000 | 
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
| Space              | 0.0700 | 0.0800   | 0.0900   | 0.0900        | 0.1600 | 0.1600 | 0.1600        | 0.4400 | 0.4400        | 0.8800 | 
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
| Below enclosure    | 0/0    | 0/0.0350 | 0/0.0350 | 0/0.0350      | 0/0    | 0/0    | 0/0           | 0/0    | 0/0           | 0/0    | 
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
| Above enclosure    | 0/0    | 0/0.0350 | 0/0.0350 | 0.0350/0.0350 | 0/0    | 0/0    | 0.1300/0.1300 | 0/0    | 0.2000/0.2000 | 0/0    | 
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
| Bar length         | -      | 0.0700   | 0.0700   | 0.0700        | 0.1400 | 0.1400 | 0.1400        | 0.4000 | 0.4000        | 0.8000 | 
-----------------------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------
|                                               DRC layer rules (micro)                                               |
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                     |    | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min width           | >= | 0.0700 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 0.4000 | 0.4000 | 0.8000 | 0.8000  | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min space           | >= | 0.0650 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 0.4000 | 0.4000 | 0.8000 | 0.8000  | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| End of line         | >= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min area (sq-micro) | >= | 0.005  | 0.005  | 0.005  | 0.020  | 0.020  | 0.020  | 0.160  | 0.160  | 0.640  | 0.640   | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min hole (sq-micro) | >= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min length          |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Step                |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat space           |    | -      | *      | *      | *      | *      | *      | *      | *      | *      | *       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Span space          |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Pinch space         |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat jog space       |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Influence space     |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Direction space     |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Discrete space      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Dir space           |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Corner space        |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Samemask space      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Patterns            | #  | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Discrete width      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Protrusion          |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Notch space         |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid alignment      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Max parallel length | <= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Max width           | <= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                     |    | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min space           | >= |        | 0.0800 | 0.0900 | 0.0900 | 0.1600 | 0.1600 | 0.1600 | 0.4400 | 0.4400 | 0.8800  | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Projection space    | >= |        | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Array space         | >= |        | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Above diff space    | >= | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Above same space    | >= | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Above stackable     |    | true   | true   | true   | true   | true   | true   | true   | true   | true   |         | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Bar/Large space     |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Single space        |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Cluster array       |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of cuts      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Enclosure           |    | *      | *      | *      | *      | *      | *      | *      | *      | *      | *       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Inner space         | >= | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-     | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Joint space         | >= | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-     | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Corner space        | >= | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-     | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Confined space      | >= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Metal space         | >= | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-     | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid alignment      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wide array          |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Max space           | <= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
-----------------------------------------------------------------------------------------------------------------------

Info: '-' rule is not defined; '*' rule is defined; '+' center-to-center cut spacing
      'R' dfm-recommended rule is defined
----------------------------------------------------------------------------------------------------
|                                           DRC options                                            |
|-------------------------+-------+----------------------------------------------------------------|
|                         | Value | Description                                                    | 
|-------------------------+-------+----------------------------------------------------------------|
| cut_enc_touch_not_viol  | false | Consider cut touching a fat shape no cut enclosure violation   | 
|-------------------------+-------+----------------------------------------------------------------|
| cut_enc_simple_parallel | false | Simple check for parallel run length in cut enclosure rule     | 
|-------------------------+-------+----------------------------------------------------------------|
| cut_proj_except_samenet | false | Do not check cut projection spacing for same net objects       | 
|-------------------------+-------+----------------------------------------------------------------|
| cut_proj_apply_samenet  | false | Apply cut projection spacing to adjacent vias of same net even | 
|                         |       | if they have common metal shape                                | 
|-------------------------+-------+----------------------------------------------------------------|
| allow_offgrid_ndr       | false | Allow non-default width shapes be offgris                      | 
|-------------------------+-------+----------------------------------------------------------------|
| influence_with_corners  | false | Extend influence halo from fat shape to corners as well        | 
|-------------------------+-------+----------------------------------------------------------------|
| influence_thin_to_fat   | false | Check influence spacing between thin and fat shape             | 
|-------------------------+-------+----------------------------------------------------------------|
| pref_width_as_allowed   | false | Consider preferred widths as only allowed                      | 
|-------------------------+-------+----------------------------------------------------------------|
| cut_sector_relaxed      | false | Relaxed conditions of cut_sector_array spacing                 | 
|-------------------------+-------+----------------------------------------------------------------|
| strict_max_metal        | false | Force router strictly follow max metal                         | 
|-------------------------+-------+----------------------------------------------------------------|
| disjoined_plength       | false | Do not combine run length from different fat shapes            | 
|-------------------------+-------+----------------------------------------------------------------|
| strict_dp_prevention    | false | Enable strict DRC rules in router to prevent DP                | 
|-------------------------+-------+----------------------------------------------------------------|
| static_mask             | false | Check mask violation on static objects                         | 
|-------------------------+-------+----------------------------------------------------------------|
| static_grid             | false | Check grid violation on static objects                         | 
----------------------------------------------------------------------------------------------------

--------------------------------------
|          DRC global rules          |
|---------------------------+--------|
|                           | Value  | 
|---------------------------+--------|
| Metric                    | Euclid | 
|---------------------------+--------|
| Manufacturing grid        | 0.0050 | 
|---------------------------+--------|
| Min obstruction space     | true   | 
|---------------------------+--------|
| Min sub-partition space   | false  | 
|---------------------------+--------|
| No M1 routing             | false  | 
|---------------------------+--------|
| Macro ports double cut    | -      | 
|---------------------------+--------|
| Macro ports strict access | false  | 
|---------------------------+--------|
| Max routing layer         | -      | 
|---------------------------+--------|
| Max via stack             | -      | 
--------------------------------------

---------------------------------------------------------------------------------------------------------
|                                     Metal diagonal rules (micro)                                      |
|------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|            | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Spacing    | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min Length | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
---------------------------------------------------------------------------------------------------------

--------------------------------------------------------------------------
|                Metal metal2 fat spacing rules (micro):                 |
|----------+--------+----------+----------+----------+----------+--------|
|          | Length | > 0.3000 | > 0.9000 | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+----------+----------+--------|
| Width    | 0.0700 | 0.0700   | 0.0700   | 0.0700   | 0.0700   | 0.0700 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.0900 | 0.0700 | 0.0900   | 0.0900   | 0.0900   | 0.0900   | 0.0900 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.2700 | 0.0700 | 0.0900   | 0.2700   | 0.2700   | 0.2700   | 0.2700 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.5000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.9000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 1.5000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.9000   | 1.5000 | 
--------------------------------------------------------------------------

--------------------------------------------------------------------------
|                Metal metal3 fat spacing rules (micro):                 |
|----------+--------+----------+----------+----------+----------+--------|
|          | Length | > 0.3000 | > 0.9000 | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+----------+----------+--------|
| Width    | 0.0700 | 0.0700   | 0.0700   | 0.0700   | 0.0700   | 0.0700 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.0900 | 0.0700 | 0.0900   | 0.0900   | 0.0900   | 0.0900   | 0.0900 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.2700 | 0.0700 | 0.0900   | 0.2700   | 0.2700   | 0.2700   | 0.2700 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.5000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.9000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 1.5000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.9000   | 1.5000 | 
--------------------------------------------------------------------------

---------------------------------------------------------------
|           Metal metal4 fat spacing rules (micro):           |
|----------+--------+----------+----------+----------+--------|
|          | Length | > 0.9000 | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+----------+--------|
| Width    | 0.1400 | 0.1400   | 0.1400   | 0.1400   | 0.1400 | 
|----------+--------+----------+----------+----------+--------|
| > 0.2700 | 0.1400 | 0.2700   | 0.2700   | 0.2700   | 0.2700 | 
|----------+--------+----------+----------+----------+--------|
| > 0.5000 | 0.1400 | 0.2700   | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+----------+--------|
| > 0.9000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+----------+--------|
| > 1.5000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 1.5000 | 
---------------------------------------------------------------

---------------------------------------------------------------
|           Metal metal5 fat spacing rules (micro):           |
|----------+--------+----------+----------+----------+--------|
|          | Length | > 0.9000 | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+----------+--------|
| Width    | 0.1400 | 0.1400   | 0.1400   | 0.1400   | 0.1400 | 
|----------+--------+----------+----------+----------+--------|
| > 0.2700 | 0.1400 | 0.2700   | 0.2700   | 0.2700   | 0.2700 | 
|----------+--------+----------+----------+----------+--------|
| > 0.5000 | 0.1400 | 0.2700   | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+----------+--------|
| > 0.9000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+----------+--------|
| > 1.5000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 1.5000 | 
---------------------------------------------------------------

---------------------------------------------------------------
|           Metal metal6 fat spacing rules (micro):           |
|----------+--------+----------+----------+----------+--------|
|          | Length | > 0.9000 | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+----------+--------|
| Width    | 0.1400 | 0.1400   | 0.1400   | 0.1400   | 0.1400 | 
|----------+--------+----------+----------+----------+--------|
| > 0.2700 | 0.1400 | 0.2700   | 0.2700   | 0.2700   | 0.2700 | 
|----------+--------+----------+----------+----------+--------|
| > 0.5000 | 0.1400 | 0.2700   | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+----------+--------|
| > 0.9000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+----------+--------|
| > 1.5000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 1.5000 | 
---------------------------------------------------------------

----------------------------------------------------
|     Metal metal7 fat spacing rules (micro):      |
|----------+--------+----------+----------+--------|
|          | Length | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+--------|
| Width    | 0.4000 | 0.4000   | 0.4000   | 0.4000 | 
|----------+--------+----------+----------+--------|
| > 0.5000 | 0.4000 | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+--------|
| > 0.9000 | 0.4000 | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+--------|
| > 1.5000 | 0.4000 | 0.5000   | 0.9000   | 1.5000 | 
----------------------------------------------------

----------------------------------------------------
|     Metal metal8 fat spacing rules (micro):      |
|----------+--------+----------+----------+--------|
|          | Length | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+--------|
| Width    | 0.4000 | 0.4000   | 0.4000   | 0.4000 | 
|----------+--------+----------+----------+--------|
| > 0.5000 | 0.4000 | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+--------|
| > 0.9000 | 0.4000 | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+--------|
| > 1.5000 | 0.4000 | 0.5000   | 0.9000   | 1.5000 | 
----------------------------------------------------

-------------------------------------------
| Metal metal9 fat spacing rules (micro): |
|----------+--------+----------+----------|
|          | Length | > 2.7000 | > 4      | 
|----------+--------+----------+----------|
| Width    | 0.8000 | 0.8000   | 0.8000   | 
|----------+--------+----------+----------|
| > 0.9000 | 0.8000 | 0.9000   | 0.9000   | 
|----------+--------+----------+----------|
| > 1.5000 | 0.8000 | 0.9000   | 1.5000   | 
-------------------------------------------

--------------------------------------------
| Metal metal10 fat spacing rules (micro): |
|----------+--------+----------+-----------|
|          | Length | > 2.7000 | > 4       | 
|----------+--------+----------+-----------|
| Width    | 0.8000 | 0.8000   | 0.8000    | 
|----------+--------+----------+-----------|
| > 0.9000 | 0.8000 | 0.9000   | 0.9000    | 
|----------+--------+----------+-----------|
| > 1.5000 | 0.8000 | 0.9000   | 1.5000    | 
--------------------------------------------

------------------------------------------------------------------------------------------------------------------------------------------------
|                                                      Cut below enclosure rules (micro)                                                       |
|-----------+----+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------|
|           |    | metal1-via1 | metal2-via2 | metal3-via3 | metal4-via4 | metal5-via5 | metal6-via6 | metal7-via7 | metal8-via8 | metal9-via9 | 
|-----------+----+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------|
| Type      |    | basic       | basic       | basic       | basic       | basic       | basic       | basic       | basic       | basic       | 
| Width     | >= | -           | -           | -           | -           | -           | -           | -           | -           | -           | 
| Enclosure | >= | 0.0350/0    | 0.0350/0    | 0.0350/0    | 0/0         | 0/0         | 0/0         | 0/0         | 0/0         | 0/0         | 
| Via class |    | all         | all         | all         | all         | all         | all         | all         | all         | all         | 
------------------------------------------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                Cut above enclosure rules (micro)                                                                |
|-----------+----+-----------+-------------+-------------+---------------+-------------+-------------+---------------+-------------+---------------+--------------|
|           |    | metal1-CO | metal2-via1 | metal3-via2 | metal4-via3   | metal5-via4 | metal6-via5 | metal7-via6   | metal8-via7 | metal9-via8   | metal10-via9 | 
|-----------+----+-----------+-------------+-------------+---------------+-------------+-------------+---------------+-------------+---------------+--------------|
| Type      |    | basic     | basic       | basic       | basic         | basic       | basic       | basic         | basic       | basic         | basic        | 
| Width     | >= | -         | -           | -           | -             | -           | -           | -             | -           | -             | -            | 
| Enclosure | >= | 0/0       | 0.0350/0    | 0.0350/0    | 0.0350/0.0350 | 0/0         | 0/0         | 0.1300/0.1300 | 0/0         | 0.2000/0.2000 | 0/0          | 
| Via class |    | all       | all         | all         | all           | all         | all         | all           | all         | all           | all          | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Enclosure metric: '' - opposite, 'S' - square, 'C' - combo
--------------------------------------------------
| Default parameters and high-voltage nets count |
|---------------------+--------------------------|
|                     | value                    | 
|---------------------+--------------------------|
| Min default voltage | -                        | 
|---------------------+--------------------------|
| Max default voltage | -                        | 
--------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------
|                                               Antenna rules (OXIDE1):                                               |
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate/Diff area factor    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1     | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate partial area        | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff partial area        | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate cumulative area     | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff cumulative area     | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Thickness                | 0.1300 | 0.1400 | 0.1400 | 0.2800 | 0.2800 | 0.2800 | 0.8000 | 0.8000 | 2      | 2       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate/Diff side factor    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1     | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate partial side        | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff partial side        | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate cumulative side     | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff cumulative side     | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Cumulative area plus cut | false  | false  | false  | false  | false  | false  | false  | false  | false  | false   | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Area minus diff factor   | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate plus diff factor    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Area diff reduce factor  | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Effective gate area      | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Floating area            | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Floating spacing         | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9   |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate/Diff cut factor     | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate partial cut         | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff partial cut         | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate cumulative cut      | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff cumulative cut      | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9   |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Area minus diff factor   | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate plus diff factor    | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Area diff reduce factor  | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Effective gate area      | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
-----------------------------------------------------------------------------------------------------------------------

---------------------------------------------
|        Dfm cut weights (defaults)         |
|--------+-------+--------+--------+--------|
|        | 1-cut | 2-cuts | 3-cuts | 4-cuts | 
|--------+-------+--------+--------+--------|
| single | 1     | 10     | 15     | 30     | 
|--------+-------+--------+--------+--------|
| bar    | 5     | 25     | 40     | 60     | 
|--------+-------+--------+--------+--------|
| large  | 20    | 55     | 90     | 125    | 
---------------------------------------------

info UI54: redirecting output of check_pin_placement -report_clean true to reports/check_pin.rpt
info Check pin constraints
Sdb track: Routing Layer  1 (Horizontal) = start    0, step 1400, number 100
Sdb track: Routing Layer  2 (Vertical)   = start    0, step 1900, number 69
Sdb track: Routing Layer  3 (Horizontal) = start    0, step 1400, number 100
Sdb track: Routing Layer  4 (Vertical)   = start    0, step 2800, number 47
Sdb track: Routing Layer  5 (Horizontal) = start    0, step 2800, number 50
Sdb track: Routing Layer  6 (Vertical)   = start    0, step 2800, number 47
Sdb track: Routing Layer  7 (Horizontal) = start    0, step 8000, number 17
Sdb track: Routing Layer  8 (Vertical)   = start    0, step 8000, number 16
Sdb track: Routing Layer  9 (Horizontal) = start    0, step 16000, number 9
Sdb track: Routing Layer 10 (Vertical)   = start    0, step 16000, number 8
info Checking partition 'home_automation_system' ...
info Constraint definition check completed.
    total infos: 0
    total warnings: 0
    total errors: 0

PASSED: exact location off grid
PASSED: exact location off edge
PASSED: exact location mismatch edge
PASSED: exact location in group
PASSED: exact location mismatch range
PASSED: layers
PASSED: pin layer direction mismatch edge
PASSED: invalid design keepout

Sdb track: Routing Layer  1 (Horizontal) = start    0, step 1400, number 100
Sdb track: Routing Layer  2 (Vertical)   = start    0, step 1900, number 69
Sdb track: Routing Layer  3 (Horizontal) = start    0, step 1400, number 100
Sdb track: Routing Layer  4 (Vertical)   = start    0, step 2800, number 47
Sdb track: Routing Layer  5 (Horizontal) = start    0, step 2800, number 50
Sdb track: Routing Layer  6 (Vertical)   = start    0, step 2800, number 47
Sdb track: Routing Layer  7 (Horizontal) = start    0, step 8000, number 17
Sdb track: Routing Layer  8 (Vertical)   = start    0, step 8000, number 16
Sdb track: Routing Layer  9 (Horizontal) = start    0, step 16000, number 9
Sdb track: Routing Layer 10 (Vertical)   = start    0, step 16000, number 8
info Check pin placement
    Total pins: 22
info Check completed.
    Total violations: 28
PASSED: exact location off grid
PASSED: exact location off edge
PASSED: exact location mismatch edge
PASSED: exact location in group
PASSED: exact location mismatch range
PASSED: layers
PASSED: pin layer direction mismatch edge
PASSED: invalid design keepout
PASSED: on PG net
PASSED: not placed
PASSED: not placed PG
PASSED: not placed multi ports
PASSED: not placed no connection
PASSED: not placed no external connection
PASSED: no edge
PASSED: no driver
PASSED: not connected
PASSED: connected only internally
PASSED: multi port
PASSED: wrong edge
PASSED: mismatch layer
PASSED: exact location not obeyed
PASSED: not in range
PASSED: not ordered
PASSED: wrong pitch
PASSED: in pin group keepout
PASSED: abut fixed/macro pin in pin group keepout
PASSED: in edge keepout
PASSED: abut fixed/macro pin in edge keepout
PASSED: not abutted
PASSED: not abutted no connection
PASSED: not abutted no external connection
PASSED: not abutted other unplaced
PASSED: not abutted multi component
PASSED: not abutted re-entry
PASSED: not abutted macro
PASSED: macro pin not abutted
PASSED: connect multi macro pins
PASSED: incorrect abutment
PASSED: incorrect abutment no connection
PASSED: incorrect abutment no external connection
PASSED: alignment broken
PASSED: width too small
PASSED: area too small
PASSED: ndr width not obeyed
PASSED: ndr layer not obeyed
PASSED: abut fixed/macro pin ndr layer not obeyed
PASSED: height too small
PASSED: off mfg
PASSED: off track
PASSED: abut fixed/macro pin off track
PASSED: layer above max layer
PASSED: multi components
PASSED: re_entry
PASSED: pin no internal leaf pin

-----------------------------------------------------------------------------------------------------------
|                                      Pin Placement Checker Report                                       |
|-----------------------------+-------+---------+---------------------------------------------------------|
| Name                        | Count | Status  | Description                                             | 
|-----------------------------+-------+---------+---------------------------------------------------------|
| outside local bounding box  | 14    | Warning | pin is placed outside of local connection boundary box  | 
|-----------------------------+-------+---------+---------------------------------------------------------|
| outside global bounding box | 14    | Warning | pin is placed outside of global connection boundary box | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed pin placement checker for 0 sec (CPU time: 0 sec; MEM: RSS - 176M, CVMEM - 1687M, PVMEM - 1839M)
info UI54: redirecting output of check_floorplan -check all to reports/check_floorplan.rpt
info CHK10: Checking floorplan...
warning CHK321: Check 'tracks_misalign' will not flag errors, as the top partition has been specified.
warning CHK320: The default value '1' is used for 'multiple' option of 'macro_height_multiple' check. No errors will be flagged.
warning CHK320: The default value '1' is used for 'multiple' option of 'region_width_multiple' check. No errors will be flagged.
warning CHK320: The default value '1' is used for 'multiple' option of 'region_height_multiple' check. No errors will be flagged.
warning CHK320: The default value '0' is used for 'height' option of 'large_std_cell' check. No errors will be flagged.
warning CHK321: Check 'cell_inside_partition' will not flag errors, as the top partition has been specified.
info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
-------------------------------------------------------------------------------------------------------------------------------
|                                                      Floorplan Errors                                                       |
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| Name                                 | Count | Status  | Description                                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_tracks                            | 0     | Passed  | No preferred direction routing tracks on the layer.                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| track_step_too_small                 | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.           | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| track_step_too_big                   | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| diff_track_step                      | 0     | Passed  | Different step of preferred direction routing tracks.              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| tracks_not_cover_pin                 | 0     | Passed  | Routing tracks do not cover pin.                                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| tracks_not_masked                    | 0     | Passed  | Routing tracks shall have mask on masked layer.                    | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| tracks_incorrectly_masked            | 0     | Passed  | Routing tracks masks shall interlace.                              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| tracks_misalign                      | 0     | Passed  | Partition routing tracks do not align with top partition.          | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_macro_pin_access                  | 0     | Passed  | Macro pin doesn't have routing access.                             | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_pin_blocked                    | 0     | Passed  | Macro pin may be blocked by nearby objects.                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_port_access                       | 0     | Passed  | Partition port doesn't have routing access.                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| not_aligned_pin                      | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| offgrid_core_access                  | 16    | Warning | Library core pin has only offgird routing access.                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_core_access                       | 0     | Passed  | Library core pin doesn't have routing access.                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_macro_halo                        | 0     | Passed  | Macro is missing a macro halo definition.                          | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_macro_blockage                    | 0     | Passed  | Macro is missing a cell-based blockage.                            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_macro_bloat                       | 0     | Passed  | Macro is missing a bloat definition.                               | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unaligned_power_stripes              | 0     | Passed  | Top-level PG stripe doesn't align with partition PG stripe.        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unabutted_power_stripes              | 0     | Passed  | Block-level PG stripes don't abut to a top-level PG stripe.        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_port_geometry                     | 0     | Passed  | Port doesn't have geometry or not placed.                          | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_leaf_pin_geometry                 | 1     | Warning | Leaf pin doesn't have geometry or not placed.                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_outside_partition               | 0     | Passed  | Port is placed outside partition.                                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_inside_partition                | 0     | Passed  | Port is placed inside partition.                                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_min_area                        | 0     | Passed  | Port has insufficient minimum area.                                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_short                           | 0     | Passed  | Port has intersection with other one.                              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_spacing                         | 0     | Passed  | Port has insufficient spacing with other one.                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_above_max_layer                 | 0     | Passed  | Port is above of max layer.                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_overlaps                      | 0     | Passed  | Region overlaps other region.                                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| cell_outside_region                  | 0     | Passed  | Cell outside of region with member_hard requirement. Will          | 
|                                      |       |         | cause pin assignment to fail.                                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| cell_inside_region                   | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement.    | 
|                                      |       |         | Will cause pin assignment to fail                                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_off_mfg_grid                  | 0     | Passed  | Region is not on manufacturing grid                                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_off_fp_grid                   | 0     | Passed  | Region is not on floorplan grid.                                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| excessive_region_blockage            | 0     | Passed  | Placement blockages cover more than 70% of region. Run             | 
|                                      |       |         | report_region_utilization to verify placeability.                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_off_mfg                        | 0     | Passed  | Macro off manufacturing grid.                                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_off_fp_grid                    | 0     | Passed  | Macro is not on floorplan grid.                                    | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_height_multiple                | 0     | Passed  | Macro height is not a multiple of user defined value.              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_channel_check                  | 0     | Passed  | Channels between macros or from macros to partition/region         | 
|                                      |       |         | edges is less than the user defined distance.                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| missing_cell_rows                    | 0     | Passed  | No cell rows are found in the design. Placer will fail             | 
|                                      |       |         | without rows.                                                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| partition_overlap                    | 0     | Passed  | Partition overlaps other partition.                                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| partition_off_fp_grid                | 0     | Passed  | Partition is not on floorplan grid.                                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| endcap_alignment                     | 0     | Passed  | Cell is not aligned with the cell row.                             | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| undefined_endcap                     | 1     | Warning | No library cells of type endcap are defined.                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| row_without_endcaps                  | 14    | Warning | Row has no endcap cells at ends.                                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| pin_off_track_center                 | 0     | Passed  | Port shape of macro or partition pin, on masked layer, is off      | 
|                                      |       |         | track center.                                                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_pin_mask                          | 0     | Passed  | Port shape does not have a mask on a masked layer.                 | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| narrow_pin_misalignment              | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match             | 
|                                      |       |         | track mask.                                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| wide_pin_misalignment                | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate      | 
|                                      |       |         | mask to reduce routing congestion.                                 | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| short_placement_width                | 0     | Passed  | The width of the placement rectangle is short.                     | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_width_multiple                | 0     | Passed  | Region width is not a multiple of user defined value.              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_height_multiple               | 0     | Passed  | Region height is not a multiple of user defined value.             | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_halo_overlap                   | 0     | Passed  | Standard cells overlap user defined macro halo.                    | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| row_missing_m1_rail                  | 7     | Warning | Cell row is missing M1 rail.                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| row_missing_m2_rail                  | 7     | Warning | Cell row is missing M2 rail.                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| large_std_cell                       | 0     | Passed  | Macro may be marked as standard cell.                              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_overlap                        | 0     | Passed  | Macro overlaps other macro.                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| partition_off_mfg_grid               | 0     | Passed  | Partition is not on manufacturing grid.                            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| non_abutted_pin_group                | 0     | Passed  | Abutted pins are in non-abutting pin groups.                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_unconnected_internally          | 0     | Passed  | Port is not connected internally.                                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_unconnected_externally          | 0     | Passed  | Port is not connected externally.                                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unmatched_cellrow_sites              | 0     | Passed  | Cell row sites do not match library cell sites. Placer will        | 
|                                      |       |         | fail since row site must match cell site.                          | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| diff_site_cellrow_overlap            | 0     | Passed  | Cell rows with different sites overlap.                            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| same_site_cellrow_overlap            | 0     | Passed  | Cell rows with same sites overlap.                                 | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| odd_row_sites                        | 0     | Passed  | The row does not contain an odd number of sites, or it extends     | 
|                                      |       |         | beyond an adjacent row an odd number of sites. Every row must      | 
|                                      |       |         | have an odd number of sites, and when they extend beyond an        | 
|                                      |       |         | adjacent row, it must be an even number of sites.                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| even_row_sites                       | 7     | Warning | The row does not contain an even number of sites, or it extends    | 
|                                      |       |         | beyond an adjacent row an even number of sites. Every row must     | 
|                                      |       |         | have an even number of sites, and when they extend beyond          | 
|                                      |       |         | an adjacent row, it must be an even number of sites.               | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| odd_row                              | 0     | Passed  | The opposite horizontal core edges which have even number          | 
|                                      |       |         | of rows between each other.                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| even_row                             | 1     | Warning | The opposite horizontal core edges which have odd number of        | 
|                                      |       |         | rows between each other.                                           | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| cell_outside_partition               | 0     | Passed  | Cell outside of parent partition. Will cause pin assignment        | 
|                                      |       |         | to fail.                                                           | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| cell_inside_partition                | 0     | Passed  | Foreign cell inside of partition. Will cause pin assignment        | 
|                                      |       |         | to fail.                                                           | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| pg_nets                              | 2     | Warning | Defined power and ground nets.                                     | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_pg_nets                           | 0     | Passed  | No power and ground nets defined. Use create_supply_net to         | 
|                                      |       |         | define them.                                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_lib_vias                          | 0     | Passed  | No library vias found in the design. May not be able to            | 
|                                      |       |         | insert vias.                                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_lib_via_rule                      | 0     | Passed  | No libary via rules found in the design. May not be able to        | 
|                                      |       |         | insert vias.                                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unabutted_region_edge                | 0     | Passed  | Floorplan region edge does not abut another floorplan region edge. | 
|                                      |       |         | Abutted pin assignment will fail for pins on this edge.            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| abutted_region_edge                  | 0     | Passed  | Floorplan region edge abuts another floorplan region edge.         | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unabutted_partition_edge             | 0     | Passed  | Partition edge does not abut another partition edge. Abutted pin   | 
|                                      |       |         | assignment will fail for pins on this edge.                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| abutted_partition_edge               | 0     | Passed  | Partition edge abuts another partition edge.                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_utilization                   | 0     | Passed  | Region utilization is greater than 95%. Placement will likely      | 
|                                      |       |         | fail. Check for available rows and placement blockages.            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unplaced_pads                        | 0     | Passed  | Unplaced pads will cause the global placer to fail. Place          | 
|                                      |       |         | it or remove it.                                                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unconnected_pads                     | 0     | Passed  | Unconnected pads placed in the design.                             | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unabutted_pads                       | 0     | Passed  | Pad does not abut to a signal pad, filler pad, or corner           | 
|                                      |       |         | cell.                                                              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unabutted_corner                     | 0     | Passed  | Corner cell does not abut to a signal pad, filler pad, or          | 
|                                      |       |         | corner cell.                                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| missing_sequential_cells             | 0     | Passed  | No sequential cells found in the design. This will cause macro     | 
|                                      |       |         | connectivity analysis to fail.                                     | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_pg_domains                        | 0     | Passed  | No power domains defined in the design. Recommend using            | 
|                                      |       |         | create_power_domain to define one.                                 | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_top_pg_domain                     | 0     | Passed  | No PG domain defined for top hierarchy. Recommend using            | 
|                                      |       |         | create_power_domain to define one.                                 | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_domain_cells                      | 0     | Passed  | Cells not assigned to a power domain.                              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_cell_power_net                    | 1     | Warning | Cell is not connected to a power net. Use set_domain_supply_net    | 
|                                      |       |         | to associate a power net with a power domain and all of its        | 
|                                      |       |         | cells. Or use connect_supply_net to directly connect a power pin   | 
|                                      |       |         | to a power net.                                                    | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_cell_ground_net                   | 1     | Warning | Cell is not connected to a ground net. Use set_domain_supply_net   | 
|                                      |       |         | to associate a ground net with a power domain and all of           | 
|                                      |       |         | its cells. Or use connect_supply_net to directly connect a         | 
|                                      |       |         | ground pin to a ground net.                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_primary_power_net                 | 0     | Passed  | No primary power net is associated to primary PG domain.           | 
|                                      |       |         | Use set_domain_supply_net to associate one.                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_primary_ground_net                | 0     | Passed  | No primary ground net is associated to primary PG domain. Use      | 
|                                      |       |         | set_domain_supply_net to associate one.                            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| core_area_outside_partition_boundary | 0     | Passed  | Core area protrudes outside partition boundary.                    | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| row_orient_vs_pg_rails               | 0     | Passed  | The row orientation does not match the PG rails.                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| object_off_floorplan_grid            | 0     | Passed  | Objects are off floorplan grid.                                    | 
-------------------------------------------------------------------------------------------------------------------------------

info UI33: performed floorplan checks for 0 sec (CPU time: 0 sec; MEM: RSS - 177M, CVMEM - 1687M, PVMEM - 1839M)
Nitro-SoC> start
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 56 movable and 0 fixed cells in partition home_automation_system
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
------------------------------------------------------------------------------------------------------------------
|                                                   Net Errors                                                   |
|-----------------------------+-------+---------+----------------------------------------------------------------|
| Name                        | Count | Status  | Description                                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating                    | 1     | Warning | Net is not connected to a driver pin                           | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_power              | 0     | Passed  | Power net is not connected to a driver pin                     | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_ground             | 0     | Passed  | Ground net is not connected to a driver pin                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers            | 0     | Passed  | Net has more than one driver                                   | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers_inout      | 0     | Passed  | Net has multiple inout only drivers                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| many_multiple_drivers_inout | 0     | Passed  | Net has more than 128 inout drivers, which may cause excessive | 
|                             |       |         | run time. Please investigate and fix.                          | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| loop                        | 0     | Passed  | Net has a loop                                                 | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| flat_net_error              | 0     | Passed  | Flat net internal error                                        | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_supply_net               | 0     | Passed  | No supply net for logic pin                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| bad_supply_net              | 0     | Passed  | Supply net is not power/ground or wrong polarity               | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| unnamed_nets                | 0     | Passed  | Unnamed nets count.                                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_type_nets                | 0     | Passed  | Net is not a power/ground or signal net.                       | 
------------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------
|                                       Pin Errors                                        |
|----------------------+-------+---------+------------------------------------------------|
| Name                 | Count | Status  | Description                                    | 
|----------------------+-------+---------+------------------------------------------------|
| not_connected        | 7     | Warning | Pin is not connected to any net                | 
|----------------------+-------+---------+------------------------------------------------|
| pg_not_connected     | 0     | Passed  | PG core pin is not connected to any supply net | 
|----------------------+-------+---------+------------------------------------------------|
| no_leaf_pin_geometry | 1     | Warning | Leaf pin doesn't have geometry or not placed.  | 
-------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                                |
|---------------------------+-------+---------+-----------------------------------------------------------------|
| Name                      | Count | Status  | Description                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed  | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed  | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed  | Routing tracks do not cover pin.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed  | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed  | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed  | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed  | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed  | Partition port doesn't have routing access.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed  | Library core pin has only offgird routing access.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed  | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed  | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed  | Port is placed outside partition.                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed  | Port has insufficient minimum area.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_short                | 0     | Passed  | Port has intersection with other one.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed  | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed  | Port is above of max layer.                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed  | Region overlaps other region.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed  | Cell outside of region with member_hard requirement. Will       | 
|                           |       |         | cause pin assignment to fail.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |         | Will cause pin assignment to fail                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed  | Region is not on manufacturing grid                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed  | Region is not on floorplan grid.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed  | Placement blockages cover more than 70% of region. Run          | 
|                           |       |         | report_region_utilization to verify placeability.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed  | Macro off manufacturing grid.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed  | No cell rows are found in the design. Placer will fail          | 
|                           |       |         | without rows.                                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed  | Partition overlaps other partition.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed  | Partition is not on floorplan grid.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed  | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| row_without_endcaps       | 14    | Warning | Row has no endcap cells at ends.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed  | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |         | track mask.                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |         | mask to reduce routing congestion.                              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed  | The width of the placement rectangle is short.                  | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed  | Objects are off floorplan grid.                                 | 
-----------------------------------------------------------------------------------------------------------------

info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 206M, CVMEM - 1691M, PVMEM - 1839M)
Nitro-SoC> create_pg_rings -partitions "home_automation_system" -nets "VDD" -window false -layers { metal1 metal8 } -widths 4000a -step 8000a -offset { 1400a 1400a 1400a 1400a } -keep_pattern all -bridge_pattern single -ignore_blockages { placement } -measure_from edge -corner_style concentric -insert_vias true -location auto
warning PGR169: Trying to create power ring.   location: (5400 5400)
------------------------------------------------------------------------------------
|                                  Created wires                                   |
|-------+--------+------+------+------+------+------+------+------+--------+-------|
|       | metal1 | via1 | via2 | via3 | via4 | via5 | via6 | via7 | metal8 | Total | 
|-------+--------+------+------+------+------+------+------+------+--------+-------|
| VDD   | 2      | 4    | 4    | 4    | 4    | 4    | 4    | 4    | 2      | 32    | 
|-------+--------+------+------+------+------+------+------+------+--------+-------|
| Total | 2      | 4    | 4    | 4    | 4    | 4    | 4    | 4    | 2      | 32    | 
------------------------------------------------------------------------------------

info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 208M, CVMEM - 1691M, PVMEM - 1839M)
Nitro-SoC> zoom_to -target area -xl_area -6555a -yb_area 36574a -xr_area 137655a -yt_area 189684a
Nitro-SoC> zoom_to -target area -xl_area -6555a -yb_area 79703a -xr_area 137655a -yt_area 232813a
Nitro-SoC> zoom_to -target area -xl_area -6555a -yb_area 122832a -xr_area 137655a -yt_area 275942a
Nitro-SoC> zoom_to -target area -xl_area -6555a -yb_area 209091a -xr_area 137655a -yt_area 362201a
Nitro-SoC> zoom_to -target area -xl_area -6555a -yb_area 252220a -xr_area 137655a -yt_area 405330a
Nitro-SoC> zoom_to -target area -xl_area -31140a -yb_area 229487a -xr_area 149121a -yt_area 420874a
Nitro-SoC> zoom_to -target area -xl_area -61871a -yb_area 201071a -xr_area 163454a -yt_area 440304a
Nitro-SoC> zoom_to -target area -xl_area -61871a -yb_area 197140a -xr_area 163454a -yt_area 436373a
Nitro-SoC> zoom_to -target area -xl_area -61871a -yb_area 175239a -xr_area 163454a -yt_area 414472a
Nitro-SoC> zoom_to -target area -xl_area -61871a -yb_area 146037a -xr_area 163454a -yt_area 385270a
Nitro-SoC> zoom_to -target area -xl_area -61871a -yb_area 57308a -xr_area 163454a -yt_area 296541a
Nitro-SoC> zoom_to -target area -xl_area -61871a -yb_area -28052a -xr_area 163454a -yt_area 211181a
Nitro-SoC> zoom_to -target area -xl_area -61871a -yb_area -69608a -xr_area 163454a -yt_area 169625a
Nitro-SoC> zoom_to -target area -xl_area -61871a -yb_area -69665a -xr_area 163454a -yt_area 169568a
Nitro-SoC> zoom_to -target area -xl_area -61871a -yb_area -69665a -xr_area 163454a -yt_area 169568a
Nitro-SoC> zoom_to -target area -xl_area -61871a -yb_area -69665a -xr_area 163454a -yt_area 169568a
Nitro-SoC> zoom_to -target area -xl_area -61871a -yb_area -69665a -xr_area 163454a -yt_area 169568a
Nitro-SoC> zoom_to -target area -xl_area -61871a -yb_area -69665a -xr_area 163454a -yt_area 169568a
Nitro-SoC> zoom_to -target area -xl_area -61871a -yb_area -69665a -xr_area 163454a -yt_area 169568a
Nitro-SoC> zoom_to -target area -xl_area -61871a -yb_area -69665a -xr_area 163454a -yt_area 169568a
Nitro-SoC> zoom_to -target area -xl_area -61871a -yb_area -69665a -xr_area 163454a -yt_area 169568a
Nitro-SoC> zoom_to -target area -xl_area -61871a -yb_area -69665a -xr_area 163454a -yt_area 169568a
Nitro-SoC> zoom_to -target area -xl_area -61871a -yb_area -69665a -xr_area 163454a -yt_area 169568a
Nitro-SoC> zoom_to -target area -xl_area -61871a -yb_area -69665a -xr_area 163454a -yt_area 169568a
Nitro-SoC> zoom_to -target area -xl_area -61871a -yb_area -69665a -xr_area 163454a -yt_area 169568a
Nitro-SoC> zoom_to -target area -xl_area -61871a -yb_area -69665a -xr_area 163454a -yt_area 169568a
Nitro-SoC> zoom_to -target area -xl_area -61871a -yb_area -69665a -xr_area 163454a -yt_area 169568a
Nitro-SoC> zoom_to -target area -xl_area -61871a -yb_area -69665a -xr_area 163454a -yt_area 169568a
Nitro-SoC> zoom_to -target area -xl_area -61871a -yb_area -69665a -xr_area 163454a -yt_area 169568a
Nitro-SoC> zoom_to -target area -xl_area -61871a -yb_area -69665a -xr_area 163454a -yt_area 169568a
Nitro-SoC> zoom_to -target area -xl_area -61871a -yb_area -69665a -xr_area 163454a -yt_area 169568a
Nitro-SoC> zoom_to -target area -xl_area -61871a -yb_area -69665a -xr_area 163454a -yt_area 169568a
Nitro-SoC> zoom_to -target area -xl_area -61871a -yb_area -69665a -xr_area 163454a -yt_area 169568a
Nitro-SoC> zoom_to -target area -xl_area -61871a -yb_area -69665a -xr_area 163454a -yt_area 169568a
Nitro-SoC> zoom_to -target area -xl_area -61871a -yb_area -69665a -xr_area 163454a -yt_area 169568a
Nitro-SoC> zoom_to -target area -xl_area -61871a -yb_area -69665a -xr_area 163454a -yt_area 169568a
Nitro-SoC> zoom_to -target area -xl_area -61871a -yb_area -69665a -xr_area 163454a -yt_area 169568a
Nitro-SoC> zoom_to -target area -xl_area -61871a -yb_area -69665a -xr_area 163454a -yt_area 169568a
Nitro-SoC> zoom_to -target area -xl_area -61871a -yb_area -69665a -xr_area 163454a -yt_area 169568a
Nitro-SoC> zoom_to -target area -xl_area -61871a -yb_area -69665a -xr_area 163454a -yt_area 169568a
Nitro-SoC> zoom_to -target area -xl_area -61871a -yb_area -69665a -xr_area 163454a -yt_area 169568a
Nitro-SoC> zoom_to -target area -xl_area -61871a -yb_area -69665a -xr_area 163454a -yt_area 169568a
Nitro-SoC> zoom_to -target area -xl_area -61871a -yb_area -69665a -xr_area 163454a -yt_area 169568a
Nitro-SoC> zoom_to -target area -xl_area -61871a -yb_area -69665a -xr_area 163454a -yt_area 169568a
Nitro-SoC> zoom_to -target area -xl_area -61871a -yb_area -69665a -xr_area 163454a -yt_area 169568a
Nitro-SoC> zoom_to -target area -xl_area -38552a -yb_area -42035a -xr_area 141707a -yt_area 149350a
Nitro-SoC> zoom_to -target area -xl_area -19897a -yb_area -19931a -xr_area 124309a -yt_area 133176a
Nitro-SoC> zoom_to -target area -xl_area -4972a -yb_area -2247a -xr_area 110391a -yt_area 120236a
Nitro-SoC> zoom_to -target area -xl_area 6967a -yb_area 11899a -xr_area 99257a -yt_area 109885a
Nitro-SoC> zoom_to -target area -xl_area 6762a -yb_area 12877a -xr_area 99052a -yt_area 110863a
Nitro-SoC> zoom_to -target area -xl_area 6762a -yb_area 14948a -xr_area 99052a -yt_area 112934a
Nitro-SoC> zoom_to -target area -xl_area 6762a -yb_area 19318a -xr_area 99052a -yt_area 117304a
Nitro-SoC> zoom_to -target area -xl_area 6762a -yb_area 34959a -xr_area 99052a -yt_area 132945a
Nitro-SoC> zoom_to -target area -xl_area 6762a -yb_area 47610a -xr_area 99052a -yt_area 145596a
Nitro-SoC> zoom_to -target area -xl_area 6762a -yb_area 54050a -xr_area 99052a -yt_area 152036a
Nitro-SoC> zoom_to -target area -xl_area 6762a -yb_area 56810a -xr_area 99052a -yt_area 154796a
Nitro-SoC> zoom_to -target area -xl_area 6762a -yb_area 58880a -xr_area 99052a -yt_area 156866a
Nitro-SoC> zoom_to -target area -xl_area 6762a -yb_area 62560a -xr_area 99052a -yt_area 160546a
Nitro-SoC> zoom_to -target area -xl_area 6762a -yb_area 63941a -xr_area 99052a -yt_area 161927a
Nitro-SoC> zoom_to -target area -xl_area 6762a -yb_area 66701a -xr_area 99052a -yt_area 164687a
Nitro-SoC> zoom_to -target area -xl_area 6762a -yb_area 72451a -xr_area 99052a -yt_area 170437a
Nitro-SoC> zoom_to -target area -xl_area 6762a -yb_area 76591a -xr_area 99052a -yt_area 174577a
Nitro-SoC> zoom_to -target area -xl_area 6762a -yb_area 80042a -xr_area 99052a -yt_area 178028a
Nitro-SoC> zoom_to -target area -xl_area 6762a -yb_area 81652a -xr_area 99052a -yt_area 179638a
Nitro-SoC> zoom_to -target area -xl_area 6762a -yb_area 83032a -xr_area 99052a -yt_area 181018a
Nitro-SoC> zoom_to -target area -xl_area 6762a -yb_area 82343a -xr_area 99052a -yt_area 180329a
Nitro-SoC> zoom_to -target area -xl_area 6762a -yb_area 81653a -xr_area 99052a -yt_area 179639a
Nitro-SoC> zoom_to -target area -xl_area 21419a -yb_area 93890a -xr_area 95251a -yt_area 172278a
Nitro-SoC> zoom_to -target area -xl_area 33145a -yb_area 103679a -xr_area 92210a -yt_area 166389a
Nitro-SoC> select_objects -objects [get_area_objects -type wire -xl_area 1400a -yb_area 134600a -xr_area 129700a -yt_area 138600a -filter "@net_name == VDD && @length == 128300.0000 && @width == 4000.0000 && @layer == metal1 && @orientation == horizontal && @route_type == pre_route"] -keep true
Nitro-SoC> select_objects -objects [get_area_objects -type wire -xl_area 1400a -yb_area 134600a -xr_area 129700a -yt_area 138600a -filter "@net_name == VDD && @length == 128300.0000 && @width == 4000.0000 && @layer == metal1 && @orientation == horizontal && @route_type == pre_route"] -keep false
Nitro-SoC> trigger_gui -name design:edit_delete
Nitro-SoC> remove_objects -objects [get_selection]
warning UI160: Clear all variables that may contain removed objects.
info UI40: removed 1 object (out of 1 object)
Nitro-SoC> select_objects -objects [get_area_objects -type wire -xl_area 1400a -yb_area 1400a -xr_area 5400a -yt_area 138600a -filter "@net_name == VDD && @length == 137200.0000 && @width == 4000.0000 && @layer == metal8 && @orientation == vertical && @route_type == pre_route"] -keep true
Nitro-SoC> trigger_gui -name design:edit_delete
Nitro-SoC> remove_objects -objects [get_selection]
warning UI160: Clear all variables that may contain removed objects.
info UI40: removed 1 object (out of 1 object)
Nitro-SoC> select_objects -objects [get_area_objects -type via -xl_area 1950a -yb_area 134750a -xr_area 4850a -yt_area 138450a -filter "@net_name == VDD && @top_layer == metal2"] -keep true
Nitro-SoC> trigger_gui -name design:edit_delete
Nitro-SoC> remove_objects -objects [get_selection]
warning UI160: Clear all variables that may contain removed objects.
info UI40: removed 1 object (out of 1 object)
Nitro-SoC> select_objects -objects [get_area_objects -type via -xl_area 1400a -yb_area 134600a -xr_area 5400a -yt_area 138600a -filter "@net_name == VDD && @top_layer == metal8"] -keep true
Nitro-SoC> trigger_gui -name design:edit_delete
Nitro-SoC> remove_objects -objects [get_selection]
warning UI160: Clear all variables that may contain removed objects.
info UI40: removed 1 object (out of 1 object)
Nitro-SoC> zoom_to -target area -xl_area 33135a -yb_area 101804a -xr_area 92200a -yt_area 164514a
Nitro-SoC> zoom_to -target area -xl_area 33135a -yb_area 91941a -xr_area 92200a -yt_area 154651a
Nitro-SoC> zoom_to -target area -xl_area 33135a -yb_area 85464a -xr_area 92200a -yt_area 148174a
Nitro-SoC> zoom_to -target area -xl_area 33135a -yb_area 44982a -xr_area 92200a -yt_area 107692a
Nitro-SoC> zoom_to -target area -xl_area 33135a -yb_area 28053a -xr_area 92200a -yt_area 90763a
Nitro-SoC> zoom_to -target area -xl_area 33135a -yb_area 20840a -xr_area 92200a -yt_area 83550a
Nitro-SoC> zoom_to -target area -xl_area 33135a -yb_area 13038a -xr_area 92200a -yt_area 75748a
Nitro-SoC> zoom_to -target area -xl_area 33135a -yb_area 5236a -xr_area 92200a -yt_area 67946a
Nitro-SoC> zoom_to -target area -xl_area 33135a -yb_area 378a -xr_area 92200a -yt_area 63088a
Nitro-SoC> zoom_to -target area -xl_area 33135a -yb_area -6835a -xr_area 92200a -yt_area 55875a
Nitro-SoC> zoom_to -target area -xl_area 33135a -yb_area -12429a -xr_area 92200a -yt_area 50281a
Nitro-SoC> zoom_to -target area -xl_area 33135a -yb_area -16698a -xr_area 92200a -yt_area 46012a
Nitro-SoC> zoom_to -target area -xl_area 33135a -yb_area -20967a -xr_area 92200a -yt_area 41743a
Nitro-SoC> zoom_to -target area -xl_area 33135a -yb_area -23764a -xr_area 92200a -yt_area 38946a
Nitro-SoC> zoom_to -target area -xl_area 33135a -yb_area -27444a -xr_area 92200a -yt_area 35266a
Nitro-SoC> zoom_to -target area -xl_area 33135a -yb_area -30977a -xr_area 92200a -yt_area 31733a
Nitro-SoC> zoom_to -target area -xl_area 33135a -yb_area -35834a -xr_area 92200a -yt_area 26876a
Nitro-SoC> zoom_to -target area -xl_area 33135a -yb_area -37307a -xr_area 92200a -yt_area 25403a
Nitro-SoC> zoom_to -target area -xl_area 33135a -yb_area -41576a -xr_area 92200a -yt_area 21134a
Nitro-SoC> zoom_to -target area -xl_area 33135a -yb_area -46581a -xr_area 92200a -yt_area 16129a
Nitro-SoC> zoom_to -target area -xl_area 33135a -yb_area -47905a -xr_area 92200a -yt_area 14805a
Nitro-SoC> zoom_to -target area -xl_area 33135a -yb_area -49377a -xr_area 92200a -yt_area 13333a
Nitro-SoC> zoom_to -target area -xl_area 33135a -yb_area -50114a -xr_area 92200a -yt_area 12596a
Nitro-SoC> zoom_to -target area -xl_area 33135a -yb_area -49378a -xr_area 92200a -yt_area 13332a
Nitro-SoC> zoom_to -target area -xl_area 33135a -yb_area -48642a -xr_area 92200a -yt_area 14068a
Nitro-SoC> zoom_to -target area -xl_area 33135a -yb_area -47906a -xr_area 92200a -yt_area 14804a
Nitro-SoC> zoom_to -target area -xl_area 33135a -yb_area -46582a -xr_area 92200a -yt_area 16128a
Nitro-SoC> zoom_to -target area -xl_area 33135a -yb_area -45109a -xr_area 92200a -yt_area 17601a
Nitro-SoC> zoom_to -target area -xl_area 33135a -yb_area -43785a -xr_area 92200a -yt_area 18925a
Nitro-SoC> zoom_to -target area -xl_area 33135a -yb_area -42313a -xr_area 92200a -yt_area 20397a
Nitro-SoC> zoom_to -target area -xl_area 33135a -yb_area -40104a -xr_area 92200a -yt_area 22606a
Nitro-SoC> zoom_to -target area -xl_area 33135a -yb_area -38780a -xr_area 92200a -yt_area 23930a
Nitro-SoC> zoom_to -target area -xl_area 33135a -yb_area -36572a -xr_area 92200a -yt_area 26138a
Nitro-SoC> zoom_to -target area -xl_area 33135a -yb_area -34511a -xr_area 92200a -yt_area 28199a
Nitro-SoC> zoom_to -target area -xl_area 33135a -yb_area -33039a -xr_area 92200a -yt_area 29671a
Nitro-SoC> zoom_to -target area -xl_area 33135a -yb_area -32303a -xr_area 92200a -yt_area 30407a
Nitro-SoC> zoom_to -target area -xl_area 33135a -yb_area -30978a -xr_area 92200a -yt_area 31732a
Nitro-SoC> select_objects -objects [get_area_objects -type wire -xl_area 1400a -yb_area 1400a -xr_area 129700a -yt_area 5400a -filter "@net_name == VDD && @length == 128300.0000 && @width == 4000.0000 && @layer == metal1 && @orientation == horizontal && @route_type == pre_route"] -keep true
Nitro-SoC> trigger_gui -name design:edit_delete
Nitro-SoC> remove_objects -objects [get_selection]
warning UI160: Clear all variables that may contain removed objects.
info UI40: removed 1 object (out of 1 object)
Nitro-SoC> zoom_to -target area -xl_area -33256a -yb_area -30978a -xr_area 25809a -yt_area 31732a
Nitro-SoC> select_objects -objects [get_area_objects -type via -xl_area 1950a -yb_area 1550a -xr_area 4850a -yt_area 5250a -filter "@net_name == VDD && @top_layer == metal2"] -keep true
Nitro-SoC> trigger_gui -name design:edit_delete
Nitro-SoC> remove_objects -objects [get_selection]
warning UI160: Clear all variables that may contain removed objects.
info UI40: removed 1 object (out of 1 object)
Nitro-SoC> select_objects -objects [get_area_objects -type via -xl_area 1400a -yb_area 1400a -xr_area 5400a -yt_area 5400a -filter "@net_name == VDD && @top_layer == metal8"] -keep true
Nitro-SoC> trigger_gui -name design:edit_delete
Nitro-SoC> remove_objects -objects [get_selection]
warning UI160: Clear all variables that may contain removed objects.
info UI40: removed 1 object (out of 1 object)
Nitro-SoC> zoom_to -target area -xl_area -32669a -yb_area -30978a -xr_area 26396a -yt_area 31732a
Nitro-SoC> zoom_to -target area -xl_area -28400a -yb_area -30978a -xr_area 30665a -yt_area 31732a
Nitro-SoC> zoom_to -target area -xl_area -25160a -yb_area -30978a -xr_area 33905a -yt_area 31732a
Nitro-SoC> zoom_to -target area -xl_area 6636a -yb_area -30978a -xr_area 65701a -yt_area 31732a
Nitro-SoC> zoom_to -target area -xl_area 25185a -yb_area -30978a -xr_area 84250a -yt_area 31732a
Nitro-SoC> zoom_to -target area -xl_area 30926a -yb_area -30978a -xr_area 89991a -yt_area 31732a
Nitro-SoC> zoom_to -target area -xl_area 39758a -yb_area -30978a -xr_area 98823a -yt_area 31732a
Nitro-SoC> zoom_to -target area -xl_area 45205a -yb_area -30978a -xr_area 104270a -yt_area 31732a
Nitro-SoC> zoom_to -target area -xl_area 48149a -yb_area -30978a -xr_area 107214a -yt_area 31732a
Nitro-SoC> zoom_to -target area -xl_area 54331a -yb_area -30978a -xr_area 113396a -yt_area 31732a
Nitro-SoC> zoom_to -target area -xl_area 60808a -yb_area -30978a -xr_area 119873a -yt_area 31732a
Nitro-SoC> zoom_to -target area -xl_area 64341a -yb_area -30978a -xr_area 123406a -yt_area 31732a
Nitro-SoC> zoom_to -target area -xl_area 70819a -yb_area -30978a -xr_area 129884a -yt_area 31732a
Nitro-SoC> zoom_to -target area -xl_area 76707a -yb_area -30978a -xr_area 135772a -yt_area 31732a
Nitro-SoC> zoom_to -target area -xl_area 82889a -yb_area -30978a -xr_area 141954a -yt_area 31732a
Nitro-SoC> zoom_to -target area -xl_area 85539a -yb_area -30978a -xr_area 144604a -yt_area 31732a
Nitro-SoC> zoom_to -target area -xl_area 90397a -yb_area -30978a -xr_area 149462a -yt_area 31732a
Nitro-SoC> zoom_to -target area -xl_area 93930a -yb_area -30978a -xr_area 152995a -yt_area 31732a
Nitro-SoC> zoom_to -target area -xl_area 94813a -yb_area -30978a -xr_area 153878a -yt_area 31732a
Nitro-SoC> zoom_to -target area -xl_area 96138a -yb_area -30978a -xr_area 155203a -yt_area 31732a
Nitro-SoC> zoom_to -target area -xl_area 96432a -yb_area -30978a -xr_area 155497a -yt_area 31732a
Nitro-SoC> zoom_to -target area -xl_area 97169a -yb_area -30978a -xr_area 156234a -yt_area 31732a
Nitro-SoC> select_objects -objects [get_area_objects -type via -xl_area 126250a -yb_area 1550a -xr_area 129150a -yt_area 5250a -filter "@net_name == VDD && @top_layer == metal2"] -keep true
Nitro-SoC> trigger_gui -name design:edit_delete
Nitro-SoC> remove_objects -objects [get_selection]
warning UI160: Clear all variables that may contain removed objects.
info UI40: removed 1 object (out of 1 object)
Nitro-SoC> select_objects -objects [get_area_objects -type via -xl_area 125700a -yb_area 1400a -xr_area 129700a -yt_area 5400a -filter "@net_name == VDD && @top_layer == metal8"] -keep true
Nitro-SoC> trigger_gui -name design:edit_delete
Nitro-SoC> remove_objects -objects [get_selection]
warning UI160: Clear all variables that may contain removed objects.
info UI40: removed 1 object (out of 1 object)
Nitro-SoC> trigger_gui -name design:edit_delete
Nitro-SoC> remove_objects -objects [get_selection]
warning UI160: Clear all variables that may contain removed objects.
info UI40: removed 0 objects (out of 0 objects)
Nitro-SoC> select_objects -objects [get_area_objects -type wire -xl_area 125700a -yb_area 1400a -xr_area 129700a -yt_area 138600a -filter "@net_name == VDD && @length == 137200.0000 && @width == 4000.0000 && @layer == metal8 && @orientation == vertical && @route_type == pre_route"] -keep true
Nitro-SoC> trigger_gui -name design:edit_delete
Nitro-SoC> remove_objects -objects [get_selection]
warning UI160: Clear all variables that may contain removed objects.
info UI40: removed 1 object (out of 1 object)
Nitro-SoC> zoom_to -target area -xl_area 103281a -yb_area -22822a -xr_area 150533a -yt_area 27345a
Nitro-SoC> zoom_to -target area -xl_area 103249a -yb_area -22463a -xr_area 150501a -yt_area 27704a
Nitro-SoC> zoom_to -target area -xl_area 103249a -yb_area -19519a -xr_area 150501a -yt_area 30648a
Nitro-SoC> zoom_to -target area -xl_area 103249a -yb_area -9627a -xr_area 150501a -yt_area 40540a
Nitro-SoC> zoom_to -target area -xl_area 103249a -yb_area 265a -xr_area 150501a -yt_area 50432a
Nitro-SoC> zoom_to -target area -xl_area 103249a -yb_area 9450a -xr_area 150501a -yt_area 59617a
Nitro-SoC> zoom_to -target area -xl_area 103249a -yb_area 14514a -xr_area 150501a -yt_area 64681a
Nitro-SoC> zoom_to -target area -xl_area 103249a -yb_area 25819a -xr_area 150501a -yt_area 75986a
Nitro-SoC> zoom_to -target area -xl_area 103249a -yb_area 36418a -xr_area 150501a -yt_area 86585a
Nitro-SoC> zoom_to -target area -xl_area 103249a -yb_area 50667a -xr_area 150501a -yt_area 100834a
Nitro-SoC> zoom_to -target area -xl_area 103249a -yb_area 58440a -xr_area 150501a -yt_area 108607a
Nitro-SoC> zoom_to -target area -xl_area 103249a -yb_area 66212a -xr_area 150501a -yt_area 116379a
Nitro-SoC> zoom_to -target area -xl_area 103249a -yb_area 72571a -xr_area 150501a -yt_area 122738a
Nitro-SoC> zoom_to -target area -xl_area 103249a -yb_area 79755a -xr_area 150501a -yt_area 129922a
Nitro-SoC> zoom_to -target area -xl_area 103249a -yb_area 83994a -xr_area 150501a -yt_area 134161a
Nitro-SoC> zoom_to -target area -xl_area 103249a -yb_area 86820a -xr_area 150501a -yt_area 136987a
Nitro-SoC> zoom_to -target area -xl_area 103249a -yb_area 90353a -xr_area 150501a -yt_area 140520a
Nitro-SoC> zoom_to -target area -xl_area 103249a -yb_area 94593a -xr_area 150501a -yt_area 144760a
Nitro-SoC> zoom_to -target area -xl_area 103249a -yb_area 98832a -xr_area 150501a -yt_area 148999a
Nitro-SoC> zoom_to -target area -xl_area 103249a -yb_area 100245a -xr_area 150501a -yt_area 150412a
Nitro-SoC> zoom_to -target area -xl_area 103249a -yb_area 100952a -xr_area 150501a -yt_area 151119a
Nitro-SoC> zoom_to -target area -xl_area 103249a -yb_area 101659a -xr_area 150501a -yt_area 151826a
Nitro-SoC> zoom_to -target area -xl_area 103249a -yb_area 102365a -xr_area 150501a -yt_area 152532a
Nitro-SoC> zoom_to -target area -xl_area 103249a -yb_area 101660a -xr_area 150501a -yt_area 151827a
Nitro-SoC> zoom_to -target area -xl_area 103249a -yb_area 100953a -xr_area 150501a -yt_area 151120a
Nitro-SoC> select_objects -objects [get_area_objects -type via -xl_area 126250a -yb_area 134750a -xr_area 129150a -yt_area 138450a -filter "@net_name == VDD && @top_layer == metal2"] -keep true
Nitro-SoC> trigger_gui -name design:edit_delete
Nitro-SoC> remove_objects -objects [get_selection]
warning UI160: Clear all variables that may contain removed objects.
info UI40: removed 1 object (out of 1 object)
Nitro-SoC> select_objects -objects [get_area_objects -type via -xl_area 125700a -yb_area 134600a -xr_area 129700a -yt_area 138600a -filter "@net_name == VDD && @top_layer == metal8"] -keep true
Nitro-SoC> trigger_gui -name design:edit_delete
Nitro-SoC> remove_objects -objects [get_selection]
warning UI160: Clear all variables that may contain removed objects.
info UI40: removed 1 object (out of 1 object)
Nitro-SoC> create_pg_rings -partitions "home_automation_system" -nets "VDD" -window false -layers { metal8 metal8 } -widths 4000a -step 8000a -offset { 1400a 1400a 1400a 1400a } -keep_pattern all -bridge_pattern single -ignore_blockages { placement } -measure_from edge -corner_style concentric -insert_vias true -location auto
warning PGR172: Non-prefered direction for layer.   name: metal8.
warning PGR169: Trying to create power ring.   location: (5400 5400)
--------------------------
|     Created wires      |
|-------+--------+-------|
|       | metal8 | Total | 
|-------+--------+-------|
| VDD   | 4      | 4     | 
|-------+--------+-------|
| Total | 4      | 4     | 
--------------------------

info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 210M, CVMEM - 1691M, PVMEM - 1839M)
Nitro-SoC> zoom_to -target area -xl_area 95841a -yb_area 95389a -xr_area 154905a -yt_area 158097a
Nitro-SoC> zoom_to -target area -xl_area 71147a -yb_area 76841a -xr_area 169587a -yt_area 181354a
Nitro-SoC> zoom_to -target area -xl_area 55713a -yb_area 65249a -xr_area 178763a -yt_area 195890a
Nitro-SoC> zoom_to -target area -xl_area 55699a -yb_area 63720a -xr_area 178749a -yt_area 194361a
Nitro-SoC> zoom_to -target area -xl_area 55393a -yb_area 56054a -xr_area 178443a -yt_area 186695a
Nitro-SoC> zoom_to -target area -xl_area 55086a -yb_area 36120a -xr_area 178136a -yt_area 166761a
Nitro-SoC> zoom_to -target area -xl_area 54779a -yb_area 26307a -xr_area 177829a -yt_area 156948a
Nitro-SoC> zoom_to -target area -xl_area 54473a -yb_area 22013a -xr_area 177523a -yt_area 152654a
Nitro-SoC> zoom_to -target area -xl_area 54166a -yb_area 21400a -xr_area 177216a -yt_area 152041a
Nitro-SoC> zoom_to -target area -xl_area 53859a -yb_area 17107a -xr_area 176909a -yt_area 147748a
Nitro-SoC> zoom_to -target area -xl_area 53553a -yb_area 12200a -xr_area 176603a -yt_area 142841a
Nitro-SoC> zoom_to -target area -xl_area 53246a -yb_area 5147a -xr_area 176296a -yt_area 135788a
Nitro-SoC> zoom_to -target area -xl_area 52939a -yb_area 1467a -xr_area 175989a -yt_area 132108a
Nitro-SoC> zoom_to -target area -xl_area 52633a -yb_area -3440a -xr_area 175683a -yt_area 127201a
Nitro-SoC> zoom_to -target area -xl_area 52326a -yb_area -6200a -xr_area 175376a -yt_area 124441a
Nitro-SoC> zoom_to -target area -xl_area 52019a -yb_area -7120a -xr_area 175069a -yt_area 123521a
Nitro-SoC> zoom_to -target area -xl_area 51713a -yb_area -7120a -xr_area 174763a -yt_area 123521a
Nitro-SoC> zoom_to -target area -xl_area 51406a -yb_area -6201a -xr_area 174456a -yt_area 124440a
Nitro-SoC> zoom_to -target area -xl_area 51099a -yb_area -4974a -xr_area 174149a -yt_area 125667a
Nitro-SoC> zoom_to -target area -xl_area 50793a -yb_area -3441a -xr_area 173843a -yt_area 127200a
Nitro-SoC> zoom_to -target area -xl_area 50486a -yb_area -2828a -xr_area 173536a -yt_area 127813a
Nitro-SoC> zoom_to -target area -xl_area 50179a -yb_area -1908a -xr_area 173229a -yt_area 128733a
Nitro-SoC> zoom_to -target area -xl_area 49873a -yb_area -1294a -xr_area 172923a -yt_area 129347a
Nitro-SoC> zoom_to -target area -xl_area 49566a -yb_area -1907a -xr_area 172616a -yt_area 128734a
Nitro-SoC> zoom_to -target area -xl_area 49259a -yb_area -1907a -xr_area 172309a -yt_area 128734a
Nitro-SoC> zoom_to -target area -xl_area 48953a -yb_area -1907a -xr_area 172003a -yt_area 128734a
Nitro-SoC> zoom_to -target area -xl_area 48646a -yb_area -1907a -xr_area 171696a -yt_area 128734a
Nitro-SoC> zoom_to -target area -xl_area 48339a -yb_area 65253a -xr_area 171389a -yt_area 195894a
Nitro-SoC> zoom_to -target area -xl_area 48033a -yb_area 64640a -xr_area 171083a -yt_area 195281a
Nitro-SoC> zoom_to -target area -xl_area 47726a -yb_area 63107a -xr_area 170776a -yt_area 193748a
Nitro-SoC> zoom_to -target area -xl_area 47419a -yb_area 61574a -xr_area 170469a -yt_area 192215a
Nitro-SoC> zoom_to -target area -xl_area 47113a -yb_area 60347a -xr_area 170163a -yt_area 190988a
Nitro-SoC> zoom_to -target area -xl_area 46806a -yb_area 58814a -xr_area 169856a -yt_area 189455a
Nitro-SoC> zoom_to -target area -xl_area 46499a -yb_area 57280a -xr_area 169549a -yt_area 187921a
Nitro-SoC> zoom_to -target area -xl_area 46193a -yb_area 55440a -xr_area 169243a -yt_area 186081a
Nitro-SoC> zoom_to -target area -xl_area 45886a -yb_area 51760a -xr_area 168936a -yt_area 182401a
Nitro-SoC> zoom_to -target area -xl_area 45579a -yb_area 47467a -xr_area 168629a -yt_area 178108a
Nitro-SoC> zoom_to -target area -xl_area 45272a -yb_area 45320a -xr_area 168322a -yt_area 175961a
Nitro-SoC> zoom_to -target area -xl_area 44966a -yb_area 44094a -xr_area 168016a -yt_area 174735a
Nitro-SoC> zoom_to -target area -xl_area 44659a -yb_area 42560a -xr_area 167709a -yt_area 173201a
Nitro-SoC> zoom_to -target area -xl_area 44352a -yb_area 41947a -xr_area 167402a -yt_area 172588a
Nitro-SoC> zoom_to -target area -xl_area 44046a -yb_area 38880a -xr_area 167096a -yt_area 169521a
Nitro-SoC> zoom_to -target area -xl_area 43739a -yb_area 36120a -xr_area 166789a -yt_area 166761a
Nitro-SoC> zoom_to -target area -xl_area 43432a -yb_area 33973a -xr_area 166482a -yt_area 164614a
Nitro-SoC> zoom_to -target area -xl_area 43126a -yb_area 31213a -xr_area 166176a -yt_area 161854a
Nitro-SoC> zoom_to -target area -xl_area 42819a -yb_area 29680a -xr_area 165869a -yt_area 160321a
Nitro-SoC> zoom_to -target area -xl_area 42512a -yb_area 29067a -xr_area 165562a -yt_area 159708a
Nitro-SoC> zoom_to -target area -xl_area 42206a -yb_area 28453a -xr_area 165256a -yt_area 159094a
Nitro-SoC> zoom_to -target area -xl_area 41899a -yb_area 27840a -xr_area 164949a -yt_area 158481a
Nitro-SoC> zoom_to -target area -xl_area 41592a -yb_area 26920a -xr_area 164642a -yt_area 157561a
Nitro-SoC> zoom_to -target area -xl_area 41286a -yb_area 25693a -xr_area 164336a -yt_area 156334a
Nitro-SoC> zoom_to -target area -xl_area 40979a -yb_area 24160a -xr_area 164029a -yt_area 154801a
Nitro-SoC> zoom_to -target area -xl_area 40672a -yb_area 22627a -xr_area 163722a -yt_area 153268a
Nitro-SoC> zoom_to -target area -xl_area 40366a -yb_area 20480a -xr_area 163416a -yt_area 151121a
Nitro-SoC> zoom_to -target area -xl_area 40059a -yb_area 19867a -xr_area 163109a -yt_area 150508a
Nitro-SoC> zoom_to -target area -xl_area 39752a -yb_area 18640a -xr_area 162802a -yt_area 149281a
Nitro-SoC> zoom_to -target area -xl_area 39446a -yb_area 17720a -xr_area 162496a -yt_area 148361a
Nitro-SoC> zoom_to -target area -xl_area 39139a -yb_area 17107a -xr_area 162189a -yt_area 147748a
Nitro-SoC> zoom_to -target area -xl_area 38832a -yb_area 16493a -xr_area 161882a -yt_area 147134a
Nitro-SoC> zoom_to -target area -xl_area 38526a -yb_area 15573a -xr_area 161576a -yt_area 146214a
Nitro-SoC> zoom_to -target area -xl_area 38219a -yb_area 14960a -xr_area 161269a -yt_area 145601a
Nitro-SoC> zoom_to -target area -xl_area 37912a -yb_area 14347a -xr_area 160962a -yt_area 144988a
Nitro-SoC> zoom_to -target area -xl_area 37606a -yb_area 13427a -xr_area 160656a -yt_area 144068a
Nitro-SoC> zoom_to -target area -xl_area 37299a -yb_area 12813a -xr_area 160349a -yt_area 143454a
Nitro-SoC> zoom_to -target area -xl_area 36992a -yb_area 12200a -xr_area 160042a -yt_area 142841a
Nitro-SoC> zoom_to -target area -xl_area 36686a -yb_area 11280a -xr_area 159736a -yt_area 141921a
Nitro-SoC> zoom_to -target area -xl_area 36379a -yb_area 10053a -xr_area 159429a -yt_area 140694a
Nitro-SoC> zoom_to -target area -xl_area 36072a -yb_area 10053a -xr_area 159122a -yt_area 140694a
Nitro-SoC> zoom_to -target area -xl_area 35766a -yb_area 10666a -xr_area 158816a -yt_area 141307a
Nitro-SoC> zoom_to -target area -xl_area 35459a -yb_area 11279a -xr_area 158509a -yt_area 141920a
Nitro-SoC> zoom_to -target area -xl_area 35152a -yb_area 12812a -xr_area 158202a -yt_area 143453a
Nitro-SoC> create_pg_rings -partitions "home_automation_system" -nets "VDD" -window false -layers { metal8 metal8 } -widths 4000a -step 8000a -offset { 1400a 1400a 1400a 1400a } -keep_pattern all -bridge_pattern single -ignore_blockages { placement } -measure_from edge -corner_style concentric -insert_vias true -location auto
warning PGR172: Non-prefered direction for layer.   name: metal8.
warning PGR169: Trying to create power ring.   location: (5400 5400)
info PGR146: New wire is merged or replaced with existing wire.   location: (1400 1400 129700 5400) on layer metal8
info PGR146: New wire is merged or replaced with existing wire.   location: (1400 1400 5400 138600) on layer metal8
info PGR146: New wire is merged or replaced with existing wire.   location: (1400 134600 129700 138600) on layer metal8
info PGR146: New wire is merged or replaced with existing wire.   location: (125700 1400 129700 138600) on layer metal8
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 210M, CVMEM - 1691M, PVMEM - 1839M)
Nitro-SoC> create_pg_rings -partitions "home_automation_system" -nets "VSS" -window false -layers { metal7 metal7 } -widths 4000a -step 8000a -offset { 9400a 9400a 9400a 9400a } -keep_pattern all -bridge_pattern single -ignore_blockages { placement } -measure_from edge -corner_style concentric -insert_vias true -location auto
warning PGR172: Non-prefered direction for layer.   name: metal7.
warning PGR169: Trying to create power ring.   location: (13400 13400)
--------------------------
|     Created wires      |
|-------+--------+-------|
|       | metal7 | Total | 
|-------+--------+-------|
| VSS   | 4      | 4     | 
|-------+--------+-------|
| Total | 4      | 4     | 
--------------------------

info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 210M, CVMEM - 1691M, PVMEM - 1839M)
Nitro-SoC> create_pg_rings -partitions "home_automation_system" -nets "VSS" -window false -layers { metal7 metal7 } -widths 4000a -step 8000a -offset { 9400a 9400a 9400a 9400a } -keep_pattern all -bridge_pattern single -ignore_blockages { placement } -measure_from edge -corner_style concentric -insert_vias true -location auto
warning PGR172: Non-prefered direction for layer.   name: metal7.
warning PGR169: Trying to create power ring.   location: (13400 13400)
info PGR146: New wire is merged or replaced with existing wire.   location: (9400 9400 121700 13400) on layer metal7
info PGR146: New wire is merged or replaced with existing wire.   location: (9400 9400 13400 130600) on layer metal7
info PGR146: New wire is merged or replaced with existing wire.   location: (9400 126600 121700 130600) on layer metal7
info PGR146: New wire is merged or replaced with existing wire.   location: (117700 9400 121700 130600) on layer metal7
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 210M, CVMEM - 1691M, PVMEM - 1839M)
Nitro-SoC> zoom_to -target area -xl_area 12180a -yb_area -18850a -xr_area 165992a -yt_area 144449a
Nitro-SoC> zoom_to -target area -xl_area -16533a -yb_area -58428a -xr_area 175731a -yt_area 145694a
Nitro-SoC> zoom_to -target area -xl_area 12181a -yb_area -18848a -xr_area 165991a -yt_area 144448a
Nitro-SoC> zoom_to -target area -xl_area 35152a -yb_area 12815a -xr_area 158199a -yt_area 143451a
Nitro-SoC> zoom_to -target area -xl_area 53528a -yb_area 38145a -xr_area 151965a -yt_area 142653a
Nitro-SoC> zoom_to -target area -xl_area 68229a -yb_area 58409a -xr_area 146978a -yt_area 142015a
Nitro-SoC> zoom_to -target area -xl_area 79990a -yb_area 74620a -xr_area 142988a -yt_area 141504a
Nitro-SoC> zoom_to -target area -xl_area 89398a -yb_area 87589a -xr_area 139796a -yt_area 141095a
Nitro-SoC> zoom_to -target area -xl_area 96925a -yb_area 97964a -xr_area 137242a -yt_area 140768a
Nitro-SoC> zoom_to -target area -xl_area 102946a -yb_area 106264a -xr_area 135199a -yt_area 140506a
Nitro-SoC> zoom_to -target area -xl_area 107763a -yb_area 112904a -xr_area 133565a -yt_area 140297a
Nitro-SoC> zoom_to -target area -xl_area 111616a -yb_area 118216a -xr_area 132257a -yt_area 140129a
Nitro-SoC> zoom_to -target area -xl_area 114698a -yb_area 122465a -xr_area 131210a -yt_area 139995a
Nitro-SoC> select_objects -objects [get_area_objects -type via -xl_area 125700a -yb_area 134600a -xr_area 129700a -yt_area 138600a -filter "@net_name == VDD && @top_layer == metal7"] -keep true
Nitro-SoC> select_objects -objects [get_area_objects -type wire -xl_area 1400a -yb_area 134600a -xr_area 129700a -yt_area 138600a -filter "@net_name == VDD && @length == 128300.0000 && @width == 4000.0000 && @layer == metal8 && @orientation == horizontal && @route_type == pre_route"] -keep false
Nitro-SoC> select_objects -objects [get_area_objects -type wire -xl_area 125700a -yb_area 1400a -xr_area 129700a -yt_area 138600a -filter "@net_name == VDD && @length == 137200.0000 && @width == 4000.0000 && @layer == metal8 && @orientation == vertical && @route_type == pre_route"] -keep false
Nitro-SoC> select_objects -objects [get_area_objects -type wire -xl_area 117700a -yb_area 9400a -xr_area 121700a -yt_area 130600a -filter "@net_name == VSS && @length == 121200.0000 && @width == 4000.0000 && @layer == metal7 && @orientation == vertical && @route_type == pre_route"] -keep false
Nitro-SoC> select_objects -objects [get_area_objects -type wire -xl_area 9400a -yb_area 126600a -xr_area 121700a -yt_area 130600a -filter "@net_name == VSS && @length == 112300.0000 && @width == 4000.0000 && @layer == metal7 && @orientation == horizontal && @route_type == pre_route"] -keep false
Nitro-SoC> clear_selection
Nitro-SoC> zoom_to -target area -xl_area 110546a -yb_area 120386a -xr_area 131185a -yt_area 142298a
Nitro-SoC> zoom_to -target area -xl_area 105356a -yb_area 117788a -xr_area 131154a -yt_area 145177a
Nitro-SoC> zoom_to -target area -xl_area 98869a -yb_area 114541a -xr_area 131116a -yt_area 148777a
Nitro-SoC> zoom_to -target area -xl_area 90760a -yb_area 110482a -xr_area 131068a -yt_area 153277a
Nitro-SoC> zoom_to -target area -xl_area 80623a -yb_area 105409a -xr_area 131008a -yt_area 158902a
Nitro-SoC> zoom_to -target area -xl_area 67952a -yb_area 99067a -xr_area 130933a -yt_area 165933a
Nitro-SoC> zoom_to -target area -xl_area 52114a -yb_area 91140a -xr_area 130840a -yt_area 174722a
Nitro-SoC> zoom_to -target area -xl_area 32316a -yb_area 81232a -xr_area 130723a -yt_area 185708a
Nitro-SoC> zoom_to -target area -xl_area 42173a -yb_area 84925a -xr_area 120898a -yt_area 168505a
Nitro-SoC> zoom_to -target area -xl_area 50059a -yb_area 87879a -xr_area 113039a -yt_area 154743a
Nitro-SoC> zoom_to -target area -xl_area 42173a -yb_area 84924a -xr_area 120898a -yt_area 168504a
Nitro-SoC> zoom_to -target area -xl_area -16971a -yb_area 62767a -xr_area 179840a -yt_area 271717a
Nitro-SoC> zoom_to -target area -xl_area -41614a -yb_area 53535a -xr_area 204398a -yt_area 314721a
Nitro-SoC> zoom_to -target area -xl_area -41614a -yb_area 52469a -xr_area 204398a -yt_area 313655a
Nitro-SoC> zoom_to -target area -xl_area -41614a -yb_area -2753a -xr_area 204398a -yt_area 258433a
Nitro-SoC> zoom_to -target area -xl_area -41614a -yb_area -62026a -xr_area 204398a -yt_area 199160a
Nitro-SoC> zoom_to -target area -xl_area -41614a -yb_area -69841a -xr_area 204398a -yt_area 191345a
Nitro-SoC> zoom_to -target area -xl_area -41614a -yb_area -69841a -xr_area 204398a -yt_area 191345a
Nitro-SoC> zoom_to -target area -xl_area -41614a -yb_area -69841a -xr_area 204398a -yt_area 191345a
Nitro-SoC> zoom_to -target area -xl_area -41614a -yb_area -69841a -xr_area 204398a -yt_area 191345a
Nitro-SoC> zoom_to -target area -xl_area -41614a -yb_area -69841a -xr_area 204398a -yt_area 191345a
Nitro-SoC> zoom_to -target area -xl_area -41614a -yb_area -69841a -xr_area 204398a -yt_area 191345a
Nitro-SoC> zoom_to -target area -xl_area -41614a -yb_area -69841a -xr_area 204398a -yt_area 191345a
Nitro-SoC> zoom_to -target area -xl_area -41614a -yb_area -69841a -xr_area 204398a -yt_area 191345a
Nitro-SoC> zoom_to -target area -xl_area -41614a -yb_area -69841a -xr_area 204398a -yt_area 191345a
Nitro-SoC> zoom_to -target area -xl_area -41614a -yb_area -69841a -xr_area 204398a -yt_area 191345a
Nitro-SoC> zoom_to -target area -xl_area -41614a -yb_area -69841a -xr_area 204398a -yt_area 191345a
Nitro-SoC> zoom_to -target area -xl_area -41614a -yb_area -69841a -xr_area 204398a -yt_area 191345a
Nitro-SoC> zoom_to -target area -xl_area -41614a -yb_area -69841a -xr_area 204398a -yt_area 191345a
Nitro-SoC> zoom_to -target area -xl_area -41614a -yb_area -69841a -xr_area 204398a -yt_area 191345a
Nitro-SoC> create_pg_stripes -partitions "home_automation_system" -nets "VDD" -window false -layer metal8 -widths 4000a -step 8000a -direction vertical -offset { 17400a 17400a } -margin { 1400a 1400a } -measure_from center_line -keep_pattern false -ignore_blockages { placement }
warning PGR151: Spacing for net VDD has been set into 4000a.
--------------------------
|      Merged wires      |
|-------+--------+-------|
|       | metal8 | Total | 
|-------+--------+-------|
| VDD   | 26     | 26    | 
|-------+--------+-------|
| Total | 26     | 26    | 
--------------------------

--------------------------
|     Cleared wires      |
|-------+--------+-------|
|       | metal8 | Total | 
|-------+--------+-------|
| VDD   | 13     | 13    | 
|-------+--------+-------|
| Total | 13     | 13    | 
--------------------------

--------------------------
|     Created wires      |
|-------+--------+-------|
|       | metal8 | Total | 
|-------+--------+-------|
| VDD   | 13     | 13    | 
|-------+--------+-------|
| Total | 13     | 13    | 
--------------------------

PGR_WARN: Checked 13 stripe positions, 0 positions have been fully blocked
info UI33: performed Create PG stripes for 0 sec (CPU time: 0 sec; MEM: RSS - 236M, CVMEM - 1699M, PVMEM - 1839M)
Nitro-SoC> create_pg_stripes -partitions "home_automation_system" -nets "VSS" -window false -layer metal7 -widths 4000a -step 8000a -direction horizontal -offset { 17400a 17400a } -margin { 9400a 9400a } -measure_from center_line -keep_pattern false -ignore_blockages { placement }
warning PGR151: Spacing for net VSS has been set into 4000a.
--------------------------
|      Merged wires      |
|-------+--------+-------|
|       | metal7 | Total | 
|-------+--------+-------|
| VSS   | 32     | 32    | 
|-------+--------+-------|
| Total | 32     | 32    | 
--------------------------

--------------------------
|     Cleared wires      |
|-------+--------+-------|
|       | metal7 | Total | 
|-------+--------+-------|
| VSS   | 16     | 16    | 
|-------+--------+-------|
| Total | 16     | 16    | 
--------------------------

--------------------------
|     Created wires      |
|-------+--------+-------|
|       | metal7 | Total | 
|-------+--------+-------|
| VSS   | 16     | 16    | 
|-------+--------+-------|
| Total | 16     | 16    | 
--------------------------

PGR_WARN: Checked 14 stripe positions, 0 positions have been fully blocked
info UI33: performed Create PG stripes for 0 sec (CPU time: 0 sec; MEM: RSS - 237M, CVMEM - 1699M, PVMEM - 1839M)
Nitro-SoC> source flow_scripts/3_route.tcl  > LOGs/route3.log 
info UI54: redirecting output of source to LOGs/route3.log
info UI54: redirecting output of 
            report_mcmm_variation 
            if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns
                report_slack_histogram -num_critical_bins 50 
            } 
            if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns -min
                report_slack_histogram -min  -num_critical_bins 50 
            }
 to reports/route_timing_summary.rpt
Report 'report_mcmm_variation': MCMM Variation
Generated on Mon Jan 3 13:22:57 2022
  
---------------------------------------------------------------
| MCMM variability report for design 'home_automation_system' |
|                           (nano)                            |
|-------------------------------------------------------------|
| MODE CORNER WNS TNS #Endpts WHS THS #Endpts                 | 
---------------------------------------------------------------

info UI33: performed report_mcmm_variation for 0 sec (CPU time: 0 sec; MEM: RSS - 268M, CVMEM - 1697M, PVMEM - 1839M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:22:57 2022
  
-------------------------------------------------------------------------------------------
|                               PATH GROUPS (SETUP) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 268M, CVMEM - 1697M, PVMEM - 1839M)
SLACK HISTOGRAM
---------------
Select : SELECT_LATE

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 0.7490 8         8               | 
| 0.7500 - 1.4990 9         17              | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 268M, CVMEM - 1697M, PVMEM - 1839M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:22:57 2022
  
-------------------------------------------------------------------------------------------
|                                PATH GROUPS (HOLD) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 268M, CVMEM - 1697M, PVMEM - 1839M)
SLACK HISTOGRAM
---------------
Select : SELECT_EARLY

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 0.2490 17        17              | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 268M, CVMEM - 1697M, PVMEM - 1839M)
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_timing -max_paths $num_max_path
           } 
 to reports/route_max_timing_paths.rpt
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
               report_timing -max_paths $num_max_path -min 
           } 
 to reports/route_min_timing_paths.rpt
info UI54: redirecting output of 
           report_constraint -max_tran -all_violators -verbose
 to reports/route_timing_drc.rpt
info UI54: redirecting output of 
           check_lvs -open_distribution
           check_drc  
           check_placement
           report_region_utilization
 to reports/route_physical.rpt
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 48 movable and 8 fixed cells in partition home_automation_system
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
------------------------------------------------------------------------------------------------------------------
|                                                   Net Errors                                                   |
|-----------------------------+-------+---------+----------------------------------------------------------------|
| Name                        | Count | Status  | Description                                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating                    | 1     | Warning | Net is not connected to a driver pin                           | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_power              | 0     | Passed  | Power net is not connected to a driver pin                     | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_ground             | 0     | Passed  | Ground net is not connected to a driver pin                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers            | 0     | Passed  | Net has more than one driver                                   | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers_inout      | 0     | Passed  | Net has multiple inout only drivers                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| many_multiple_drivers_inout | 0     | Passed  | Net has more than 128 inout drivers, which may cause excessive | 
|                             |       |         | run time. Please investigate and fix.                          | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| loop                        | 0     | Passed  | Net has a loop                                                 | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| flat_net_error              | 0     | Passed  | Flat net internal error                                        | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_supply_net               | 0     | Passed  | No supply net for logic pin                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| bad_supply_net              | 0     | Passed  | Supply net is not power/ground or wrong polarity               | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| unnamed_nets                | 0     | Passed  | Unnamed nets count.                                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_type_nets                | 0     | Passed  | Net is not a power/ground or signal net.                       | 
------------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------
|                                       Pin Errors                                        |
|----------------------+-------+---------+------------------------------------------------|
| Name                 | Count | Status  | Description                                    | 
|----------------------+-------+---------+------------------------------------------------|
| not_connected        | 7     | Warning | Pin is not connected to any net                | 
|----------------------+-------+---------+------------------------------------------------|
| pg_not_connected     | 0     | Passed  | PG core pin is not connected to any supply net | 
|----------------------+-------+---------+------------------------------------------------|
| no_leaf_pin_geometry | 1     | Warning | Leaf pin doesn't have geometry or not placed.  | 
-------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                                |
|---------------------------+-------+---------+-----------------------------------------------------------------|
| Name                      | Count | Status  | Description                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed  | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed  | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed  | Routing tracks do not cover pin.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed  | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed  | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed  | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed  | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed  | Partition port doesn't have routing access.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed  | Library core pin has only offgird routing access.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed  | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed  | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed  | Port is placed outside partition.                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed  | Port has insufficient minimum area.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_short                | 0     | Passed  | Port has intersection with other one.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed  | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed  | Port is above of max layer.                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed  | Region overlaps other region.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed  | Cell outside of region with member_hard requirement. Will       | 
|                           |       |         | cause pin assignment to fail.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |         | Will cause pin assignment to fail                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed  | Region is not on manufacturing grid                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed  | Region is not on floorplan grid.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed  | Placement blockages cover more than 70% of region. Run          | 
|                           |       |         | report_region_utilization to verify placeability.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed  | Macro off manufacturing grid.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed  | No cell rows are found in the design. Placer will fail          | 
|                           |       |         | without rows.                                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed  | Partition overlaps other partition.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed  | Partition is not on floorplan grid.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed  | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| row_without_endcaps       | 14    | Warning | Row has no endcap cells at ends.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed  | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |         | track mask.                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |         | mask to reduce routing congestion.                              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed  | The width of the placement rectangle is short.                  | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed  | Objects are off floorplan grid.                                 | 
-----------------------------------------------------------------------------------------------------------------

info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 264M, CVMEM - 1694M, PVMEM - 1839M)
Nitro-SoC> zoom_to -target area -xl_area -66852a -yb_area -107785a -xr_area 240662a -yt_area 218696a
Nitro-SoC> zoom_to -target area -xl_area -98399a -yb_area -155216a -xr_area 285992a -yt_area 252884a
Nitro-SoC> zoom_to -target area -xl_area -137832a -yb_area -214505a -xr_area 342655a -yt_area 295619a
Nitro-SoC> zoom_to -target area -xl_area -98397a -yb_area -155215a -xr_area 285991a -yt_area 252883a
Nitro-SoC> zoom_to -target area -xl_area -45818a -yb_area -76162a -xr_area 210439a -yt_area 195902a
Nitro-SoC> zoom_to -target area -xl_area -10766a -yb_area -23460a -xr_area 160072a -yt_area 157915a
Nitro-SoC> zoom_to -target area -xl_area 3254a -yb_area -2379a -xr_area 139924a -yt_area 142720a
Nitro-SoC> zoom_to -target area -xl_area 14470a -yb_area 14485a -xr_area 123806a -yt_area 130564a
Nitro-SoC> zoom_to -target area -xl_area 23443a -yb_area 27976a -xr_area 110911a -yt_area 120839a
Nitro-SoC> zoom_to -target area -xl_area 12434a -yb_area 16671a -xr_area 121768a -yt_area 132749a
Nitro-SoC> zoom_to -target area -xl_area -1327a -yb_area 2540a -xr_area 135339a -yt_area 147637a
Nitro-SoC> zoom_to -target area -xl_area -18528a -yb_area -15122a -xr_area 152303a -yt_area 166247a
Nitro-SoC> zoom_to -target area -xl_area -42102a -yb_area -24986a -xr_area 171435a -yt_area 201724a
Nitro-SoC> zoom_to -target area -xl_area -71569a -yb_area -37316a -xr_area 195351a -yt_area 246070a
Nitro-SoC> zoom_to -target area -xl_area -108403a -yb_area -52728a -xr_area 225245a -yt_area 301503a
Nitro-SoC> zoom_to -target area -xl_area -71567a -yb_area -37315a -xr_area 195350a -yt_area 246068a
Nitro-SoC> zoom_to -target area -xl_area -22453a -yb_area -16765a -xr_area 155490a -yt_area 172156a
Nitro-SoC> zoom_to -target area -xl_area 10288a -yb_area -3064a -xr_area 128916a -yt_area 122881a
Nitro-SoC> zoom_to -target area -xl_area 23384a -yb_area 2415a -xr_area 118286a -yt_area 103171a
Nitro-SoC> zoom_to -target area -xl_area 33861a -yb_area 6798a -xr_area 109782a -yt_area 87402a
Nitro-SoC> zoom_to -target area -xl_area 47830a -yb_area 12643a -xr_area 98444a -yt_area 66379a
Nitro-SoC> zoom_to -target area -xl_area 53418a -yb_area 14981a -xr_area 93908a -yt_area 57969a
Nitro-SoC> zoom_to -target area -xl_area 57888a -yb_area 16851a -xr_area 90280a -yt_area 51241a
Nitro-SoC> select_objects -objects [get_area_objects -type wire -xl_area 71400a -yb_area 1400a -xr_area 75400a -yt_area 138600a -filter "@net_name == VDD && @length == 137200.0000 && @width == 4000.0000 && @layer == metal8 && @orientation == vertical && @route_type == pre_route"] -keep true
Nitro-SoC> select_objects -objects [get_area_objects -type cell -xl_area 71300a -yb_area 20000a -xr_area 77000a -yt_area 34000a -filter "@name == i_0_0_1 && @xorigin == 71300 && @yorigin == 20000"] -keep false
Nitro-SoC> select_objects -objects [get_area_objects -type cell -xl_area 77000a -yb_area 20000a -xr_area 109300a -yt_area 34000a -filter {@name == Q_reg[1] && @xorigin == 77000 && @yorigin == 20000}] -keep false
Nitro-SoC> select_objects -objects [get_area_objects -type cell -xl_area 71300a -yb_area 20000a -xr_area 77000a -yt_area 34000a -filter "@name == i_0_0_1 && @xorigin == 71300 && @yorigin == 20000"] -keep false
Nitro-SoC> zoom_to -target area -xl_area 53207a -yb_area 13822a -xr_area 93697a -yt_area 56809a
Nitro-SoC> zoom_to -target area -xl_area -40405a -yb_area -46742a -xr_area 162045a -yt_area 168193a
Nitro-SoC> zoom_to -target area -xl_area -69658a -yb_area -65668a -xr_area 183403a -yt_area 202999a
Nitro-SoC> zoom_to -target area -xl_area -40403a -yb_area -46740a -xr_area 162044a -yt_area 168192a
Nitro-SoC> zoom_to -target area -xl_area -16999a -yb_area -31597a -xr_area 144957a -yt_area 140346a
Nitro-SoC> zoom_to -target area -xl_area -16999a -yb_area -31211a -xr_area 144957a -yt_area 140732a
Nitro-SoC> zoom_to -target area -xl_area -16999a -yb_area -27842a -xr_area 144957a -yt_area 144101a
Nitro-SoC> zoom_to -target area -xl_area -16999a -yb_area -20123a -xr_area 144957a -yt_area 151820a
Nitro-SoC> zoom_to -target area -xl_area -16999a -yb_area -16614a -xr_area 144957a -yt_area 155329a
Nitro-SoC> zoom_to -target area -xl_area -16999a -yb_area -16893a -xr_area 144957a -yt_area 155050a
Nitro-SoC> clear_selection
Nitro-SoC>  write_verilog -file netlist.v 
info UI36: Writing Verilog file 'netlist.v'.
info UI33: performed verilog write for 0 sec (CPU time: 0 sec; MEM: RSS - 267M, CVMEM - 1694M, PVMEM - 1839M)
Nitro-SoC> write_db -file netlist -overwrite true -data all
warning UI4: Only 1 cores are available; the -cpus argument was set to 4.
info UI36: Writing folded database file '/home/vlsi/Desktop/VLSI-Project/System_Implementation_And_Synthesis/Design_1/work/netlist'.
info Writing libraries...
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info Writing partitions...
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 267M, CVMEM - 1694M, PVMEM - 1839M)
Nitro-SoC> write_db -file floorplanning_routing -overwrite true -data all
warning UI4: Only 1 cores are available; the -cpus argument was set to 4.
info UI36: Writing folded database file '/home/vlsi/Desktop/VLSI-Project/System_Implementation_And_Synthesis/Design_1/work/floorplanning_routing'.
info Writing libraries...
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info Writing partitions...
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 280M, CVMEM - 1700M, PVMEM - 1839M)
