{
    "code": "module TopModule (\n    input wire clk,\n    input wire load,\n    input wire [9:0] data,\n    input wire reset_n,\n    output reg tc\n);\n    reg [9:0] counter;\n\n    always @(posedge clk or negedge reset_n) begin\n        if (!reset_n) begin\n            counter <= 10'b0;\n            tc <= 1'b0;\n        end else if (load) begin\n            counter <= data;\n            tc <= 1'b0;\n        end else if (counter != 10'b0) begin\n            counter <= counter - 1;\n            tc <= (counter == 1);\n        end\n    end\nendmodule",
    "test_results": {
        "num_mismatch": 212,
        "passfail": "r"
    },
    "iterations_used": 1
}