Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Oct 13 22:00:13 2022
| Host         : fpga-emu running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.324ns  (logic 3.445ns (54.479%)  route 2.879ns (45.521%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U16                  IBUF (Prop_ibuf_I_O)         0.835     0.835 f  sw_IBUF[6]_inst/O
                         net (fo=3, routed)           1.066     1.900    sw_IBUF[6]
    SLICE_X0Y58          LUT6 (Prop_lut6_I4_O)        0.097     1.997 r  led_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           0.512     2.509    led_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y58          LUT5 (Prop_lut5_I1_O)        0.101     2.610 r  led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.301     3.911    led_OBUF[5]
    V14                  OBUF (Prop_obuf_I_O)         2.413     6.324 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.324    led[5]
    V14                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.296ns  (logic 3.461ns (54.975%)  route 2.835ns (45.025%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U16                  IBUF (Prop_ibuf_I_O)         0.835     0.835 f  sw_IBUF[6]_inst/O
                         net (fo=3, routed)           1.066     1.900    sw_IBUF[6]
    SLICE_X0Y58          LUT6 (Prop_lut6_I4_O)        0.097     1.997 r  led_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           0.465     2.463    led_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y58          LUT5 (Prop_lut5_I1_O)        0.111     2.574 r  led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.304     3.877    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         2.419     6.296 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.296    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.244ns  (logic 3.322ns (53.207%)  route 2.922ns (46.793%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U16                  IBUF (Prop_ibuf_I_O)         0.835     0.835 f  sw_IBUF[6]_inst/O
                         net (fo=3, routed)           1.066     1.900    sw_IBUF[6]
    SLICE_X0Y58          LUT6 (Prop_lut6_I4_O)        0.097     1.997 r  led_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           0.512     2.509    led_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y58          LUT5 (Prop_lut5_I1_O)        0.097     2.606 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.344     3.950    led_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         2.293     6.244 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.244    led[1]
    T10                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.090ns  (logic 3.319ns (54.505%)  route 2.771ns (45.495%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U16                  IBUF (Prop_ibuf_I_O)         0.835     0.835 f  sw_IBUF[6]_inst/O
                         net (fo=3, routed)           1.066     1.900    sw_IBUF[6]
    SLICE_X0Y58          LUT6 (Prop_lut6_I4_O)        0.097     1.997 r  led_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           0.465     2.463    led_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y58          LUT5 (Prop_lut5_I1_O)        0.097     2.560 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.240     3.799    led_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         2.291     6.090 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.090    led[2]
    T9                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.080ns  (logic 3.453ns (56.798%)  route 2.627ns (43.202%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U16                  IBUF (Prop_ibuf_I_O)         0.835     0.835 f  sw_IBUF[6]_inst/O
                         net (fo=3, routed)           1.066     1.900    sw_IBUF[6]
    SLICE_X0Y58          LUT6 (Prop_lut6_I4_O)        0.097     1.997 r  led_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           0.203     2.200    led_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y58          LUT5 (Prop_lut5_I1_O)        0.107     2.307 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.358     3.665    led_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         2.415     6.080 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.080    led[0]
    R10                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.862ns  (logic 3.337ns (56.923%)  route 2.525ns (43.077%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    U18                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  sw_IBUF[7]_inst/O
                         net (fo=8, routed)           1.291     2.120    sw_IBUF[7]
    SLICE_X0Y57          LUT2 (Prop_lut2_I0_O)        0.097     2.217 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.234     3.450    led_OBUF[3]
    U13                  OBUF (Prop_obuf_I_O)         2.412     5.862 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.862    led[3]
    U13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.801ns  (logic 3.302ns (56.915%)  route 2.499ns (43.085%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U16                  IBUF (Prop_ibuf_I_O)         0.835     0.835 f  sw_IBUF[6]_inst/O
                         net (fo=3, routed)           1.066     1.900    sw_IBUF[6]
    SLICE_X0Y58          LUT6 (Prop_lut6_I4_O)        0.097     1.997 r  led_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           0.203     2.200    led_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y58          LUT5 (Prop_lut5_I1_O)        0.097     2.297 r  led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.231     3.528    led_OBUF[4]
    T13                  OBUF (Prop_obuf_I_O)         2.273     5.801 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.801    led[4]
    T13                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.592ns  (logic 3.211ns (57.412%)  route 2.382ns (42.588%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    U18                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  sw_IBUF[7]_inst/O
                         net (fo=8, routed)           1.291     2.120    sw_IBUF[7]
    SLICE_X0Y57          LUT2 (Prop_lut2_I0_O)        0.097     2.217 r  led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.090     3.307    led_OBUF[7]
    V11                  OBUF (Prop_obuf_I_O)         2.285     5.592 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.592    led[7]
    V11                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.186ns  (logic 1.447ns (66.197%)  route 0.739ns (33.803%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    U11                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[3]_inst/O
                         net (fo=8, routed)           0.470     0.693    sw_IBUF[3]
    SLICE_X0Y57          LUT2 (Prop_lut2_I1_O)        0.045     0.738 r  led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.269     1.007    led_OBUF[7]
    V11                  OBUF (Prop_obuf_I_O)         1.178     2.186 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.186    led[7]
    V11                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.217ns  (logic 1.449ns (65.361%)  route 0.768ns (34.638%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V10                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sw_IBUF[0]_inst/O
                         net (fo=3, routed)           0.427     0.665    sw_IBUF[0]
    SLICE_X0Y58          LUT5 (Prop_lut5_I0_O)        0.045     0.710 r  led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.341     1.050    led_OBUF[4]
    T13                  OBUF (Prop_obuf_I_O)         1.166     2.217 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.217    led[4]
    T13                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.230ns  (logic 1.452ns (65.130%)  route 0.778ns (34.870%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    U11                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[3]_inst/O
                         net (fo=8, routed)           0.426     0.649    sw_IBUF[3]
    SLICE_X0Y58          LUT5 (Prop_lut5_I3_O)        0.045     0.694 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.352     1.046    led_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.184     2.230 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.230    led[2]
    T9                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.280ns  (logic 1.455ns (63.819%)  route 0.825ns (36.181%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    U11                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[3]_inst/O
                         net (fo=8, routed)           0.420     0.643    sw_IBUF[3]
    SLICE_X0Y58          LUT5 (Prop_lut5_I3_O)        0.045     0.688 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.405     1.093    led_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         1.186     2.280 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.280    led[1]
    T10                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.287ns  (logic 1.497ns (65.465%)  route 0.790ns (34.535%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    U11                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[3]_inst/O
                         net (fo=8, routed)           0.420     0.643    sw_IBUF[3]
    SLICE_X0Y58          LUT5 (Prop_lut5_I3_O)        0.048     0.691 r  led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.370     1.061    led_OBUF[5]
    V14                  OBUF (Prop_obuf_I_O)         1.226     2.287 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.287    led[5]
    V14                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.308ns  (logic 1.494ns (64.754%)  route 0.813ns (35.246%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    U11                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[3]_inst/O
                         net (fo=8, routed)           0.470     0.693    sw_IBUF[3]
    SLICE_X0Y57          LUT2 (Prop_lut2_I1_O)        0.046     0.739 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.344     1.083    led_OBUF[3]
    U13                  OBUF (Prop_obuf_I_O)         1.225     2.308 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.308    led[3]
    U13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.315ns  (logic 1.502ns (64.852%)  route 0.814ns (35.148%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    U11                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[3]_inst/O
                         net (fo=8, routed)           0.426     0.649    sw_IBUF[3]
    SLICE_X0Y58          LUT5 (Prop_lut5_I3_O)        0.049     0.698 r  led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.388     1.086    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.229     2.315 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.315    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.354ns  (logic 1.513ns (64.263%)  route 0.841ns (35.737%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V10                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sw_IBUF[0]_inst/O
                         net (fo=3, routed)           0.427     0.665    sw_IBUF[0]
    SLICE_X0Y58          LUT5 (Prop_lut5_I4_O)        0.045     0.710 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.414     1.124    led_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         1.230     2.354 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.354    led[0]
    R10                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





