verilog work "D:/yilong/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/shifter_unit_12.v"
verilog work "D:/yilong/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/compare_unit_11.v"
verilog work "D:/yilong/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/boolean_unit_14.v"
verilog work "D:/yilong/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/adder_unit_13.v"
verilog work "D:/yilong/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/simple_ram_7.v"
verilog work "D:/yilong/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/simple_ram_6.v"
verilog work "D:/yilong/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/seven_seg_10.v"
verilog work "D:/yilong/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/pipeline_5.v"
verilog work "D:/yilong/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/alu_unit_9.v"
verilog work "D:/yilong/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "D:/yilong/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/edge_detector_3.v"
verilog work "D:/yilong/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/button_conditioner_2.v"
verilog work "D:/yilong/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/ALU_controller_4.v"
verilog work "D:/yilong/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/mojo_top_0.v"
