<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Arkanoidgame.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="PLL_1.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="PLL_1.v"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="PLL_1_arwz.ucf" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="breakout.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_BIN" xil_pn:name="breakout.bin"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="breakout.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="breakout.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="breakout.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="breakout.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="breakout.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="breakout.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="breakout.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="breakout.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="breakout.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="breakout.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="breakout.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="breakout.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="breakout.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="breakout.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="breakout.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="breakout.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="breakout.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="breakout.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="breakout.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="breakout.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="breakout.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="breakout.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="breakout_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="breakout_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="breakout_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="breakout_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="breakout_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="breakout_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="breakout_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="breakout_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="breakout_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="breakout_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="breakout_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="breakout_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="breakout_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="breakout_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="breakout_xst.xrpt"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/PLL_1.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="xaw2verilog.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1598778441" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1598778441">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598778441" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4594427448315085124" xil_pn:start_ts="1598778441">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598778441" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3985256220676157791" xil_pn:start_ts="1598778441">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598778441" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1598778441">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598778441" xil_pn:in_ck="-5112012547576007067" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8737462165145194388" xil_pn:start_ts="1598778441">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PLL_1.v"/>
    </transform>
    <transform xil_pn:end_ts="1598778441" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1430049303116325842" xil_pn:start_ts="1598778441">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598778441" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5017505091276255851" xil_pn:start_ts="1598778441">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1599990075" xil_pn:in_ck="4029137992720582088" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="3002202060429728862" xil_pn:start_ts="1599990061">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="breakout.lso"/>
      <outfile xil_pn:name="breakout.ngc"/>
      <outfile xil_pn:name="breakout.ngr"/>
      <outfile xil_pn:name="breakout.prj"/>
      <outfile xil_pn:name="breakout.stx"/>
      <outfile xil_pn:name="breakout.syr"/>
      <outfile xil_pn:name="breakout.xst"/>
      <outfile xil_pn:name="breakout_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1599991271" xil_pn:in_ck="5132555132470476681" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784893468676737599" xil_pn:start_ts="1599991271">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1599991277" xil_pn:in_ck="-951103939210125748" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-1867561110505891730" xil_pn:start_ts="1599991271">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="breakout.bld"/>
      <outfile xil_pn:name="breakout.ngd"/>
      <outfile xil_pn:name="breakout_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1599991282" xil_pn:in_ck="716785575742859213" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="6301418164239633844" xil_pn:start_ts="1599991277">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="breakout.pcf"/>
      <outfile xil_pn:name="breakout_map.map"/>
      <outfile xil_pn:name="breakout_map.mrp"/>
      <outfile xil_pn:name="breakout_map.ncd"/>
      <outfile xil_pn:name="breakout_map.ngm"/>
      <outfile xil_pn:name="breakout_map.xrpt"/>
      <outfile xil_pn:name="breakout_summary.xml"/>
      <outfile xil_pn:name="breakout_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1599991295" xil_pn:in_ck="-8744251946134559514" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="4891759239423368658" xil_pn:start_ts="1599991282">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="breakout.ncd"/>
      <outfile xil_pn:name="breakout.pad"/>
      <outfile xil_pn:name="breakout.par"/>
      <outfile xil_pn:name="breakout.ptwx"/>
      <outfile xil_pn:name="breakout.unroutes"/>
      <outfile xil_pn:name="breakout.xpi"/>
      <outfile xil_pn:name="breakout_pad.csv"/>
      <outfile xil_pn:name="breakout_pad.txt"/>
      <outfile xil_pn:name="breakout_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1599991336" xil_pn:in_ck="5132555132470469056" xil_pn:name="TRANEXT_bitFile_spartan3a" xil_pn:prop_ck="1406129783654645690" xil_pn:start_ts="1599991329">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="breakout.bgn"/>
      <outfile xil_pn:name="breakout.bin"/>
      <outfile xil_pn:name="breakout.bit"/>
      <outfile xil_pn:name="breakout.drc"/>
      <outfile xil_pn:name="breakout.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1598782291" xil_pn:in_ck="5132555132470456202" xil_pn:name="TRAN_analyzeDesignUsingChipscope" xil_pn:prop_ck="-1867561110505891730" xil_pn:start_ts="1598782288">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1599991295" xil_pn:in_ck="1916298486463463753" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1599991292">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="breakout.twr"/>
      <outfile xil_pn:name="breakout.twx"/>
    </transform>
  </transforms>

</generated_project>
