

================================================================
== Vitis HLS Report for 'v_vcresampler_core'
================================================================
* Date:           Fri Mar  1 09:43:09 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.73 ns|  5.253 ns|     1.82 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+-----------+-----------+-----+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min    |    max    | min |     max    |   Type  |
    +---------+------------+-----------+-----------+-----+------------+---------+
    |        2|  1073938427|  13.468 ns|  7.232 sec|    2|  1073938427|       no|
    +---------+------------+-----------+-----------+-----+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |                     |   Latency (cycles)   | Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name      |   min   |     max    |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +---------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_2272_1  |        0|  1073938425|  5 ~ 32775|          -|          -|  0 ~ 32767|        no|
        +---------------------+---------+------------+-----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.45>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%pix_0_0_0_0_0_load485_lcssa504_i = alloca i32 1"   --->   Operation 6 'alloca' 'pix_0_0_0_0_0_load485_lcssa504_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%pix_0_1_0_0_0_load487_lcssa507_i = alloca i32 1"   --->   Operation 7 'alloca' 'pix_0_1_0_0_0_load487_lcssa507_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%pix_0_2_0_0_0_load489_lcssa510_i = alloca i32 1"   --->   Operation 8 'alloca' 'pix_0_2_0_0_0_load489_lcssa510_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_0_0335491_lcssa513_i = alloca i32 1"   --->   Operation 9 'alloca' 'p_0_0335491_lcssa513_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_0_0324493_lcssa516_i = alloca i32 1"   --->   Operation 10 'alloca' 'p_0_0324493_lcssa516_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2231->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 11 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.45ns)   --->   "%p_read_2 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read"   --->   Operation 12 'read' 'p_read_2' <Predicate = true> <Delay = 2.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%linebuf_y = alloca i64 1" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2239->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 13 'alloca' 'linebuf_y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%linebuf_c = alloca i64 1" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2240->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 14 'alloca' 'linebuf_c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%linebuf_c_1 = alloca i64 1" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2240->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 15 'alloca' 'linebuf_c_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln2231 = store i15 0, i15 %y" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2231->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 16 'store' 'store_ln2231' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.91>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width_val12, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (2.45ns)   --->   "%loopWidth = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %width_val12"   --->   Operation 18 'read' 'loopWidth' <Predicate = true> <Delay = 2.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = trunc i16 %loopWidth"   --->   Operation 19 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %width_val12_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (2.45ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i13P0A, i13 %width_val12_c, i13 %empty"   --->   Operation 21 'write' 'write_ln0' <Predicate = true> <Delay = 2.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 2> <FIFO>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height_val7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (2.45ns)   --->   "%height_val7_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %height_val7"   --->   Operation 23 'read' 'height_val7_read' <Predicate = true> <Delay = 2.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty_76 = trunc i16 %height_val7_read"   --->   Operation 24 'trunc' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %height_val7_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (2.45ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i12P0A, i12 %height_val7_c, i12 %empty_76"   --->   Operation 26 'write' 'write_ln0' <Predicate = true> <Delay = 2.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_out_hresampled, void @empty_23, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_out_vresampled, void @empty_23, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.97ns)   --->   "%yOffset = xor i1 %p_read_2, i1 1" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2257->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 29 'xor' 'yOffset' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln2232 = zext i1 %yOffset" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2232->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 30 'zext' 'zext_ln2232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (2.07ns)   --->   "%loopHeight = add i16 %height_val7_read, i16 %zext_ln2232" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2270->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 31 'add' 'loopHeight' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln2272 = br void %VITIS_LOOP_2275_2.i" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2272->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 32 'br' 'br_ln2272' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.66>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%y_1 = load i15 %y" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2272->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 33 'load' 'y_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln2272 = zext i15 %y_1" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2272->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 34 'zext' 'zext_ln2272' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (2.07ns)   --->   "%icmp_ln2272 = icmp_slt  i16 %zext_ln2272, i16 %loopHeight" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2272->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 35 'icmp' 'icmp_ln2272' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 32767, i64 32767"   --->   Operation 36 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.94ns)   --->   "%add_ln2272 = add i15 %y_1, i15 1" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2272->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 37 'add' 'add_ln2272' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln2272 = br i1 %icmp_ln2272, void %v_vcresampler_core.exit, void %VITIS_LOOP_2275_2.split.i" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2272->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 38 'br' 'br_ln2272' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.94ns)   --->   "%out_y = sub i16 %zext_ln2272, i16 %zext_ln2232" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2272->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 39 'sub' 'out_y' <Predicate = (icmp_ln2272)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%empty_77 = trunc i16 %out_y" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2272->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 40 'trunc' 'empty_77' <Predicate = (icmp_ln2272)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (2.07ns)   --->   "%cmp33_i = icmp_ult  i16 %zext_ln2272, i16 %height_val7_read" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2272->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 41 'icmp' 'cmp33_i' <Predicate = (icmp_ln2272)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (1.94ns)   --->   "%cmp107_i = icmp_ne  i15 %y_1, i15 0" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2272->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 42 'icmp' 'cmp107_i' <Predicate = (icmp_ln2272)> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_y, i32 15" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2272->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 43 'bitselect' 'tmp' <Predicate = (icmp_ln2272)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%empty_78 = wait i32 @_ssdm_op_Wait"   --->   Operation 44 'wait' 'empty_78' <Predicate = (icmp_ln2272)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln2231 = store i15 %add_ln2272, i15 %y" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2231->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 45 'store' 'store_ln2231' <Predicate = (icmp_ln2272)> <Delay = 1.58>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln386 = ret" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 46 'ret' 'ret_ln386' <Predicate = (!icmp_ln2272)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.66>
ST_4 : Operation 47 [2/2] (3.66ns)   --->   "%call_ln2272 = call void @v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2, i16 %loopWidth, i1 %p_read_2, i24 %stream_out_vresampled, i1 %cmp33_i, i1 %cmp107_i, i8 %linebuf_c_1, i1 %empty_77, i1 %tmp, i8 %linebuf_y, i8 %linebuf_c, i24 %stream_out_hresampled, i8 %p_0_0324493_lcssa516_i, i8 %p_0_0335491_lcssa513_i, i8 %pix_0_2_0_0_0_load489_lcssa510_i, i8 %pix_0_1_0_0_0_load487_lcssa507_i, i8 %pix_0_0_0_0_0_load485_lcssa504_i" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2272->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 47 'call' 'call_ln2272' <Predicate = true> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln2272 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2272->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 48 'specloopname' 'specloopname_ln2272' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln2272 = call void @v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2, i16 %loopWidth, i1 %p_read_2, i24 %stream_out_vresampled, i1 %cmp33_i, i1 %cmp107_i, i8 %linebuf_c_1, i1 %empty_77, i1 %tmp, i8 %linebuf_y, i8 %linebuf_c, i24 %stream_out_hresampled, i8 %p_0_0324493_lcssa516_i, i8 %p_0_0335491_lcssa513_i, i8 %pix_0_2_0_0_0_load489_lcssa510_i, i8 %pix_0_1_0_0_0_load487_lcssa507_i, i8 %pix_0_0_0_0_0_load485_lcssa504_i" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2272->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 49 'call' 'call_ln2272' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln2272 = br void %VITIS_LOOP_2275_2.i" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2272->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386]   --->   Operation 50 'br' 'br_ln2272' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.734ns, clock uncertainty: 1.818ns.

 <State 1>: 2.458ns
The critical path consists of the following:
	wire read operation ('p_read_2') on port 'p_read' [14]  (2.458 ns)

 <State 2>: 4.916ns
The critical path consists of the following:
	fifo read operation ('loopWidth') on port 'width_val12' [16]  (2.458 ns)
	fifo write operation ('write_ln0') on port 'width_val12_c' [19]  (2.458 ns)

 <State 3>: 3.665ns
The critical path consists of the following:
	'load' operation 15 bit ('y', C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2272->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386) on local variable 'y', C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2231->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386 [36]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln2272', C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2272->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386) [38]  (2.077 ns)
	'store' operation 0 bit ('store_ln2231', C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2231->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386) of variable 'add_ln2272', C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2272->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386 on local variable 'y', C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2231->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386 [51]  (1.588 ns)

 <State 4>: 3.665ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln2272', C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2272->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:386) to 'v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2' [50]  (3.665 ns)

 <State 5>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
