<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1169</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:16px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:11px;font-family:Times;color:#000000;}
	.ft05{font-size:18px;font-family:Times;color:#0860a8;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:17px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1169-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1169.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:769px;white-space:nowrap" class="ft00">Vol. 3C&#160;29-3</p>
<p style="position:absolute;top:47px;left:549px;white-space:nowrap" class="ft01">APIC VIRTUALIZATION&#160;AND VIRTUAL&#160;INTERRUPTS</p>
<p style="position:absolute;top:98px;left:69px;white-space:nowrap" class="ft02">29.1.4 EOI&#160;</p>
<p style="position:absolute;top:98px;left:181px;white-space:nowrap" class="ft02">Virtualization</p>
<p style="position:absolute;top:129px;left:69px;white-space:nowrap" class="ft06">The processor performs&#160;<b>EOI virtualization</b>&#160;in response to the following operations: (1)&#160;virtualization&#160;of&#160;a write to&#160;<br/>offset&#160;0B0H on the&#160;APIC-access page;&#160;and (2)&#160;virtualization&#160;of the&#160;WRMSR instruction with ECX&#160;=&#160;80BH.&#160;See&#160;<br/><a href="o_fe12b1e2a880e0ce-1173.html">Section&#160;29.4.3 and</a><a href="o_fe12b1e2a880e0ce-1178.html">&#160;Section 29.5&#160;</a>for details of when EOI virtualization is&#160;performed. EOI&#160;virtualization occurs only&#160;<br/>if&#160;the “virtual-interrupt delivery”&#160;VM-execution control is&#160;1.<br/>EOI virtualization uses&#160;and updates&#160;the guest interrupt status (specifically,&#160;SVI; see<a href="o_fe12b1e2a880e0ce-1051.html">&#160;Section 24.4.2). The followin</a>g&#160;<br/>pseudocode details the&#160;behavior of EOI virtualization:</p>
<p style="position:absolute;top:240px;left:96px;white-space:nowrap" class="ft03">Vector&#160;←&#160;SVI;</p>
<p style="position:absolute;top:258px;left:96px;white-space:nowrap" class="ft03">VISR[Vector]&#160;←<a href="o_fe12b1e2a880e0ce-1167.html">&#160;0; (see Section 29.1.1&#160;</a>for definition&#160;of&#160;VISR)</p>
<p style="position:absolute;top:276px;left:96px;white-space:nowrap" class="ft03">IF any bits&#160;set in VISR</p>
<p style="position:absolute;top:294px;left:116px;white-space:nowrap" class="ft03">THEN&#160;SVI&#160;←&#160;highest&#160;index of&#160;bit set in&#160;VISR</p>
<p style="position:absolute;top:312px;left:116px;white-space:nowrap" class="ft03">ELSE SVI&#160;←&#160;0;</p>
<p style="position:absolute;top:330px;left:96px;white-space:nowrap" class="ft08">FI;<br/>perform&#160;PPR virtualiation (see<a href="o_fe12b1e2a880e0ce-1168.html">&#160;Section&#160;29.1.3);<br/></a>IF&#160;EOI_exit_bitmap[Vector] = 1 (see<a href="o_fe12b1e2a880e0ce-1059.html">&#160;Section 24.6.8</a>&#160;for definition&#160;of&#160;EOI_exit_bitmap)</p>
<p style="position:absolute;top:384px;left:116px;white-space:nowrap" class="ft08">THEN&#160;cause EOI-induced&#160;VM&#160;exit&#160;with&#160;Vector&#160;as exit&#160;qualification;<br/>ELSE&#160;evaluate pending virtual interrupts; (see<a href="o_fe12b1e2a880e0ce-1169.html">&#160;Section 29.2.1</a>)</p>
<p style="position:absolute;top:420px;left:96px;white-space:nowrap" class="ft03">FI;</p>
<p style="position:absolute;top:444px;left:69px;white-space:nowrap" class="ft06">Any VM&#160;exit caused by EOI virtualization&#160;is&#160;trap-like: the&#160;instruction&#160;causing EOI virtualization completes before&#160;<br/>the VM&#160;exit occurs (for example,&#160;the&#160;value&#160;of CS:RIP saved in the guest-state&#160;area&#160;of the&#160;VMCS references the next&#160;<br/>instruction).</p>
<p style="position:absolute;top:527px;left:69px;white-space:nowrap" class="ft02">29.1.5 Self-IPI&#160;</p>
<p style="position:absolute;top:527px;left:212px;white-space:nowrap" class="ft02">Virtualization</p>
<p style="position:absolute;top:558px;left:69px;white-space:nowrap" class="ft06">The processor performs&#160;<b>self-IPI virtualization</b>&#160;in response&#160;to&#160;the&#160;following operations:&#160;(1)&#160;virtualization of a&#160;<br/>write&#160;to offset&#160;300H on&#160;the&#160;APIC-access page;&#160;and&#160;(2)&#160;virtualization of the&#160;WRMSR instruction with ECX&#160;=&#160;83FH.&#160;<br/>See&#160;<a href="o_fe12b1e2a880e0ce-1173.html">Section&#160;29.4.3 and Section 29.</a><a href="o_fe12b1e2a880e0ce-1178.html">5&#160;</a>for&#160;details of when self-IPI&#160;virtualization is&#160;performed.&#160;Self-IPI virtualization&#160;<br/>occurs only if the&#160;“virtual-interrupt&#160;delivery” VM-execution control&#160;is 1.<br/>Each&#160;operation&#160;that leads to&#160;self-IPI virtualization&#160;provides&#160;an 8-bit vector&#160;(see<a href="o_fe12b1e2a880e0ce-1173.html">&#160;Section&#160;29.4.3 and Secti</a><a href="o_fe12b1e2a880e0ce-1178.html">on 29.5).&#160;<br/></a>Self-IPI virtualization updates the&#160;guest&#160;interrupt status&#160;(specifically,&#160;RVI;&#160;se<a href="o_fe12b1e2a880e0ce-1051.html">e Section 24.4.2). The&#160;</a>following&#160;<br/>pseudocode&#160;details the&#160;behavior of&#160;self-IPI&#160;virtualization:</p>
<p style="position:absolute;top:685px;left:96px;white-space:nowrap" class="ft03">VIRR[Vector]&#160;←&#160;1; (see<a href="o_fe12b1e2a880e0ce-1167.html">&#160;Section&#160;29.1.1&#160;</a>for definition of&#160;VIRR)</p>
<p style="position:absolute;top:703px;left:96px;white-space:nowrap" class="ft03">RVI&#160;←&#160;max{RVI,Vector};</p>
<p style="position:absolute;top:721px;left:96px;white-space:nowrap" class="ft03">evaluate pending virtual interrupts; (see<a href="o_fe12b1e2a880e0ce-1169.html">&#160;Section 29.2.1</a>)</p>
<p style="position:absolute;top:777px;left:69px;white-space:nowrap" class="ft05">29.2&#160;</p>
<p style="position:absolute;top:777px;left:148px;white-space:nowrap" class="ft05">EVALUATION AND DELIVERY OF&#160;VIRTUAL INTERRUPTS</p>
<p style="position:absolute;top:813px;left:69px;white-space:nowrap" class="ft06">If&#160;the “virtual-interrupt delivery” VM-execution control is&#160;1, certain&#160;actions in&#160;VMX non-root operation or&#160;during&#160;<br/>VM&#160;entry cause the&#160;processor&#160;to evaluate&#160;and deliver virtual interrupts.<br/>Evaluation of virtual interrupts is&#160;triggered&#160;by&#160;certain&#160;actions&#160;change&#160;the state of the&#160;virtual-APIC&#160;page and&#160;is&#160;<br/>describ<a href="o_fe12b1e2a880e0ce-1169.html">ed in Section 29.2.1. T</a>his&#160;evaluation may result in&#160;recognition of&#160;a virtual interrupt.&#160;Once&#160;a&#160;virtual interrupt&#160;<br/>is recognized, the&#160;processor&#160;may deliver&#160;it&#160;within VMX non-root&#160;operation without&#160;a VM&#160;exit.&#160;Virtual-interrupt&#160;<br/>delivery is&#160;described&#160;<a href="o_fe12b1e2a880e0ce-1170.html">in Section 29.2.2.</a></p>
<p style="position:absolute;top:953px;left:69px;white-space:nowrap" class="ft02">29.2.1&#160;</p>
<p style="position:absolute;top:953px;left:149px;white-space:nowrap" class="ft02">Evaluation of&#160;Pending Virtual Interrupts</p>
<p style="position:absolute;top:984px;left:69px;white-space:nowrap" class="ft06">If&#160;the “virtual-interrupt delivery” VM-execution&#160;control is&#160;1, certain&#160;actions cause&#160;a logical processor to&#160;<b>evaluate&#160;<br/>pending virtual interrupts</b>.<br/>The&#160;following actions&#160;cause&#160;the evaluation of pending&#160;virtual&#160;interrupts:&#160;VM&#160;entry; TPR virtualization; EOI virtual-<br/>ization; self-IPI virtualization; and&#160;posted-interrupt&#160;processing.&#160;Se<a href="o_fe12b1e2a880e0ce-1109.html">e Section 26.3.2.5</a><a href="o_fe12b1e2a880e0ce-1168.html">, Section 29.1.2</a><a href="o_fe12b1e2a880e0ce-1169.html">, Section&#160;</a></p>
</div>
</body>
</html>
