Manan Syal , Michael S. Hsiao, A Novel, Low-Cost Algorithm for Sequentially Untestable Fault Identification, Proceedings of the conference on Design, Automation and Test in Europe, p.10316, March 03-07, 2003
Eduardas Bareiša , Kęstutis Motiejūnas , Rimantas Šeinauskas, Identifying Legal and Illegal States in Synchronous Sequential Circuits Using Test Generation, Informatica, v.14 n.2, p.135-154, April 2003
Cinzia Bernardeschi , Luca Cassano , Andrea Domenici , Luca Sterpone, Unexcitability analysis of SEus affecting the routing structure of SRAM-based FPGAs, Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSI, May 02-03, 2013, Paris, France
Taavi Viilukas , Anton Karputkin , Jaan Raik , Maksim Jenihhin , Raimund Ubar , Hideo Fujiwara, Identifying Untestable Faults in Sequential Circuits Using Test Path Constraints, Journal of Electronic Testing: Theory and Applications, v.28 n.4, p.511-521, August    2012
Miron Abramovici , Xiaoming Yu , Elizabeth M. Rudnick, Low-cost sequential ATPG with clock-control DFT, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA
Laung-Terng Wang , Cheng-Wen Wu , Xiaoqing Wen, VLSI Test Principles and Architectures: Design for Testability, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2006
