$date
	Sun Oct 23 01:08:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#636765
b11 !
1"
#636766
b11 &
b11 %
1$
#636767
0"
#636770
b1010 &
b1010 %
#636774
b101 &
b101 %
#636778
b10000 &
b10000 %
#636782
b1000 &
b1000 %
#636786
b100 &
b100 %
#636790
b10 &
b10 %
#636794
b1 &
b1 %
1#
#636798
b0 &
0#
b0 %
0$
#1650254
b1100 &
b1100 %
1$
b1100 !
1"
#1650255
0"
#1650258
b110 &
b110 %
#1650262
b11 &
b11 %
#1650266
b1010 &
b1010 %
#1650270
b101 &
b101 %
#1650274
b10000 &
b10000 %
#1650278
b1000 &
b1000 %
#1650282
b100 &
b100 %
#1650286
b10 &
b10 %
#1650290
b1 &
b1 %
1#
#1650294
b0 &
0#
b0 %
0$
#2576277
b1000 !
1"
#2576278
b1000 &
b1000 %
1$
#2576279
0"
#2576282
b100 &
b100 %
#2576286
b10 &
b10 %
#2576290
b1 &
b1 %
1#
#2576294
b0 &
0#
b0 %
0$
#4500012
