Protel Design System Design Rule Check
PCB File : C:\Users\³Â±¦Ðù\Desktop\OpenMVX-master\hardware\OpenMVX.pcbdoc
Date     : 2020/3/28
Time     : 13:53:24

Processing Rule : Clearance Constraint (Gap=5mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=5mil) (Max=60mil) (Preferred=5mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=240mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (2.5mil < 10mil) Between Pad AMS1117-3(2100.002mil,1695mil) on Top Layer And Via (2135mil,1750mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Pad C10-1(2700mil,1880mil) on Top Layer And Via (2745mil,1895mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.5mil < 10mil) Between Pad C10-2(2631mil,1880mil) on Top Layer And Via (2627.724mil,1930mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.847mil < 10mil) Between Pad C11-1(1915mil,1960mil) on Top Layer And Pad U1-25(1997.559mil,1988.74mil) on Top Layer [Top Solder] Mask Sliver [7.847mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.5mil < 10mil) Between Pad C12-2(2431mil,2920mil) on Top Layer And Via (2427.401mil,2965mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.051mil < 10mil) Between Pad C13-1(1810mil,2410mil) on Top Layer And Via (1845mil,2370mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.051mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.523mil < 10mil) Between Pad C13-2(1879mil,2410mil) on Top Layer And Via (1845mil,2370mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.523mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.414mil < 10mil) Between Pad C15-1(1884mil,2130mil) on Top Layer And Via (1850mil,2165mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.414mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.062mil < 10mil) Between Pad C15-2(1815mil,2130mil) on Top Layer And Via (1850mil,2165mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.062mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.051mil < 10mil) Between Pad C16-1(1880mil,2330mil) on Top Layer And Via (1845mil,2370mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.051mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.523mil < 10mil) Between Pad C16-2(1811mil,2330mil) on Top Layer And Via (1845mil,2370mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.523mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad C20-1(2531mil,1815mil) on Top Layer And Via (2490mil,1825mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.5mil < 10mil) Between Pad C5-1(1715mil,2401mil) on Bottom Layer And Via (1670mil,2395mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [7.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.585mil < 10mil) Between Pad C8-1(2080mil,2640mil) on Top Layer And Via (2125mil,2670mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.585mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad J1-1(2406.535mil,2048.386mil) on Bottom Layer And Pad J1-2(2449.842mil,2048.386mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.878mil < 10mil) Between Pad J1-1(2406.535mil,2048.386mil) on Bottom Layer And Via (2380mil,1990mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [4.878mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.618mil < 10mil) Between Pad J1-1(2406.535mil,2048.386mil) on Bottom Layer And Via (2430mil,1985mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.618mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad J1-2(2449.842mil,2048.386mil) on Bottom Layer And Pad J1-3(2493.149mil,2048.386mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.042mil < 10mil) Between Pad J1-2(2449.842mil,2048.386mil) on Bottom Layer And Via (2430mil,1985mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.042mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad J1-3(2493.149mil,2048.386mil) on Bottom Layer And Pad J1-4(2536.456mil,2048.386mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.953mil < 10mil) Between Pad J1-3(2493.149mil,2048.386mil) on Bottom Layer And Via (2480mil,1985mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [7.953mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad J1-4(2536.456mil,2048.386mil) on Bottom Layer And Pad J1-5(2579.763mil,2048.386mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.953mil < 10mil) Between Pad J1-4(2536.456mil,2048.386mil) on Bottom Layer And Via (2525mil,1985mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [7.953mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad J1-5(2579.763mil,2048.386mil) on Bottom Layer And Pad J1-6(2623.07mil,2048.386mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad J1-6(2623.07mil,2048.386mil) on Bottom Layer And Pad J1-7(2666.378mil,2048.386mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.33mil < 10mil) Between Pad J1-6(2804.173mil,1645.748mil) on Bottom Layer And Pad USB1-0(2745mil,1650mil) on Multi-Layer [Bottom Solder] Mask Sliver [5.33mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad J1-6(2804.173mil,2023.701mil) on Bottom Layer And Pad J1-9(2752.992mil,2048.386mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad J1-7(2666.378mil,2048.386mil) on Bottom Layer And Pad J1-8(2709.685mil,2048.386mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad J1-8(2709.685mil,2048.386mil) on Bottom Layer And Pad J1-9(2752.992mil,2048.386mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad R11-1(2767mil,2305mil) on Top Layer And Via (2725mil,2300mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-1(1997.559mil,2461.181mil) on Top Layer And Pad U1-2(1997.559mil,2441.496mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-10(1997.559mil,2284.016mil) on Top Layer And Pad U1-11(1997.559mil,2264.331mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-10(1997.559mil,2284.016mil) on Top Layer And Pad U1-9(1997.559mil,2303.701mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-100(2076.299mil,2539.921mil) on Top Layer And Pad U1-99(2095.984mil,2539.921mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-11(1997.559mil,2264.331mil) on Top Layer And Pad U1-12(1997.559mil,2244.646mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-12(1997.559mil,2244.646mil) on Top Layer And Pad U1-13(1997.559mil,2224.961mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-13(1997.559mil,2224.961mil) on Top Layer And Pad U1-14(1997.559mil,2205.276mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-14(1997.559mil,2205.276mil) on Top Layer And Pad U1-15(1997.559mil,2185.591mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-15(1997.559mil,2185.591mil) on Top Layer And Pad U1-16(1997.559mil,2165.906mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-16(1997.559mil,2165.906mil) on Top Layer And Pad U1-17(1997.559mil,2146.22mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-17(1997.559mil,2146.22mil) on Top Layer And Pad U1-18(1997.559mil,2126.535mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-18(1997.559mil,2126.535mil) on Top Layer And Pad U1-19(1997.559mil,2106.85mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-19(1997.559mil,2106.85mil) on Top Layer And Pad U1-20(1997.559mil,2087.165mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-2(1997.559mil,2441.496mil) on Top Layer And Pad U1-3(1997.559mil,2421.811mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-20(1997.559mil,2087.165mil) on Top Layer And Pad U1-21(1997.559mil,2067.48mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-21(1997.559mil,2067.48mil) on Top Layer And Pad U1-22(1997.559mil,2047.795mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-22(1997.559mil,2047.795mil) on Top Layer And Pad U1-23(1997.559mil,2028.11mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-23(1997.559mil,2028.11mil) on Top Layer And Pad U1-24(1997.559mil,2008.425mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-24(1997.559mil,2008.425mil) on Top Layer And Pad U1-25(1997.559mil,1988.74mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-26(2076.299mil,1910mil) on Top Layer And Pad U1-27(2095.984mil,1910mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.299mil < 10mil) Between Pad U1-26(2076.299mil,1910mil) on Top Layer And Via (2045mil,1930mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.299mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-27(2095.984mil,1910mil) on Top Layer And Pad U1-28(2115.669mil,1910mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-28(2115.669mil,1910mil) on Top Layer And Pad U1-29(2135.354mil,1910mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-29(2135.354mil,1910mil) on Top Layer And Pad U1-30(2155.04mil,1910mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-3(1997.559mil,2421.811mil) on Top Layer And Pad U1-4(1997.559mil,2402.126mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-30(2155.04mil,1910mil) on Top Layer And Pad U1-31(2174.725mil,1910mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-31(2174.725mil,1910mil) on Top Layer And Pad U1-32(2194.41mil,1910mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-32(2194.41mil,1910mil) on Top Layer And Pad U1-33(2214.095mil,1910mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-33(2214.095mil,1910mil) on Top Layer And Pad U1-34(2233.78mil,1910mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-34(2233.78mil,1910mil) on Top Layer And Pad U1-35(2253.465mil,1910mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-35(2253.465mil,1910mil) on Top Layer And Pad U1-36(2273.15mil,1910mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-36(2273.15mil,1910mil) on Top Layer And Pad U1-37(2292.835mil,1910mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-37(2292.835mil,1910mil) on Top Layer And Pad U1-38(2312.52mil,1910mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-38(2312.52mil,1910mil) on Top Layer And Pad U1-39(2332.205mil,1910mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-39(2332.205mil,1910mil) on Top Layer And Pad U1-40(2351.89mil,1910mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-4(1997.559mil,2402.126mil) on Top Layer And Pad U1-5(1997.559mil,2382.441mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-40(2351.89mil,1910mil) on Top Layer And Pad U1-41(2371.575mil,1910mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-41(2371.575mil,1910mil) on Top Layer And Pad U1-42(2391.26mil,1910mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-42(2391.26mil,1910mil) on Top Layer And Pad U1-43(2410.945mil,1910mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-43(2410.945mil,1910mil) on Top Layer And Pad U1-44(2430.63mil,1910mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.996mil < 10mil) Between Pad U1-43(2410.945mil,1910mil) on Top Layer And Via (2430mil,1985mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.996mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-44(2430.63mil,1910mil) on Top Layer And Pad U1-45(2450.315mil,1910mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.787mil < 10mil) Between Pad U1-44(2430.63mil,1910mil) on Top Layer And Via (2430mil,1985mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.787mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-45(2450.315mil,1910mil) on Top Layer And Pad U1-46(2470mil,1910mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.55mil < 10mil) Between Pad U1-45(2450.315mil,1910mil) on Top Layer And Via (2430mil,1985mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.55mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-46(2470mil,1910mil) on Top Layer And Pad U1-47(2489.685mil,1910mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.81mil < 10mil) Between Pad U1-46(2470mil,1910mil) on Top Layer And Via (2480mil,1985mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.81mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-47(2489.685mil,1910mil) on Top Layer And Pad U1-48(2509.37mil,1910mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.798mil < 10mil) Between Pad U1-47(2489.685mil,1910mil) on Top Layer And Via (2480mil,1985mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.798mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-48(2509.37mil,1910mil) on Top Layer And Pad U1-49(2529.055mil,1910mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.774mil < 10mil) Between Pad U1-48(2509.37mil,1910mil) on Top Layer And Via (2525mil,1985mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.774mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-49(2529.055mil,1910mil) on Top Layer And Pad U1-50(2548.74mil,1910mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.787mil < 10mil) Between Pad U1-49(2529.055mil,1910mil) on Top Layer And Via (2525mil,1985mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.787mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-5(1997.559mil,2382.441mil) on Top Layer And Pad U1-6(1997.559mil,2362.756mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-51(2627.481mil,1988.74mil) on Top Layer And Pad U1-52(2627.481mil,2008.425mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-52(2627.481mil,2008.425mil) on Top Layer And Pad U1-53(2627.481mil,2028.11mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-53(2627.481mil,2028.11mil) on Top Layer And Pad U1-54(2627.481mil,2047.795mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-54(2627.481mil,2047.795mil) on Top Layer And Pad U1-55(2627.481mil,2067.481mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-55(2627.481mil,2067.481mil) on Top Layer And Pad U1-56(2627.481mil,2087.166mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-56(2627.481mil,2087.166mil) on Top Layer And Pad U1-57(2627.481mil,2106.851mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-57(2627.481mil,2106.851mil) on Top Layer And Pad U1-58(2627.481mil,2126.535mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-58(2627.481mil,2126.535mil) on Top Layer And Pad U1-59(2627.481mil,2146.22mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-59(2627.481mil,2146.22mil) on Top Layer And Pad U1-60(2627.481mil,2165.906mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-6(1997.559mil,2362.756mil) on Top Layer And Pad U1-7(1997.559mil,2343.071mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-60(2627.481mil,2165.906mil) on Top Layer And Pad U1-61(2627.481mil,2185.591mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-61(2627.481mil,2185.591mil) on Top Layer And Pad U1-62(2627.481mil,2205.276mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-62(2627.481mil,2205.276mil) on Top Layer And Pad U1-63(2627.48mil,2224.961mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-63(2627.48mil,2224.961mil) on Top Layer And Pad U1-64(2627.48mil,2244.646mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-64(2627.48mil,2244.646mil) on Top Layer And Pad U1-65(2627.481mil,2264.331mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.307mil < 10mil) Between Pad U1-64(2627.48mil,2244.646mil) on Top Layer And Via (2705mil,2245mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.307mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-65(2627.481mil,2264.331mil) on Top Layer And Pad U1-66(2627.481mil,2284.016mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-66(2627.481mil,2284.016mil) on Top Layer And Pad U1-67(2627.481mil,2303.701mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-67(2627.481mil,2303.701mil) on Top Layer And Pad U1-68(2627.481mil,2323.386mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-68(2627.481mil,2323.386mil) on Top Layer And Pad U1-69(2627.481mil,2343.071mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-69(2627.481mil,2343.071mil) on Top Layer And Pad U1-70(2627.481mil,2362.756mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-7(1997.559mil,2343.071mil) on Top Layer And Pad U1-8(1997.559mil,2323.386mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-70(2627.481mil,2362.756mil) on Top Layer And Pad U1-71(2627.481mil,2382.441mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-71(2627.481mil,2382.441mil) on Top Layer And Pad U1-72(2627.481mil,2402.126mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-72(2627.481mil,2402.126mil) on Top Layer And Pad U1-73(2627.481mil,2421.811mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-73(2627.481mil,2421.811mil) on Top Layer And Pad U1-74(2627.481mil,2441.496mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-74(2627.481mil,2441.496mil) on Top Layer And Pad U1-75(2627.481mil,2461.181mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-76(2548.74mil,2539.921mil) on Top Layer And Pad U1-77(2529.055mil,2539.921mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-77(2529.055mil,2539.921mil) on Top Layer And Pad U1-78(2509.37mil,2539.921mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.305mil < 10mil) Between Pad U1-77(2529.055mil,2539.921mil) on Top Layer And Via (2509.37mil,2470.63mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.305mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-78(2509.37mil,2539.921mil) on Top Layer And Pad U1-79(2489.685mil,2539.921mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.337mil < 10mil) Between Pad U1-78(2509.37mil,2539.921mil) on Top Layer And Via (2489.685mil,2615mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.337mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.079mil < 10mil) Between Pad U1-78(2509.37mil,2539.921mil) on Top Layer And Via (2509.37mil,2470.63mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.079mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-79(2489.685mil,2539.921mil) on Top Layer And Pad U1-80(2470mil,2539.921mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U1-79(2489.685mil,2539.921mil) on Top Layer And Via (2489.685mil,2615mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.305mil < 10mil) Between Pad U1-79(2489.685mil,2539.921mil) on Top Layer And Via (2509.37mil,2470.63mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.305mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-8(1997.559mil,2323.386mil) on Top Layer And Pad U1-9(1997.559mil,2303.701mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-80(2470mil,2539.921mil) on Top Layer And Pad U1-81(2450.315mil,2539.921mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.337mil < 10mil) Between Pad U1-80(2470mil,2539.921mil) on Top Layer And Via (2489.685mil,2615mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.337mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-81(2450.315mil,2539.921mil) on Top Layer And Pad U1-82(2430.63mil,2539.921mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-82(2430.63mil,2539.921mil) on Top Layer And Pad U1-83(2410.945mil,2539.921mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-83(2410.945mil,2539.921mil) on Top Layer And Pad U1-84(2391.26mil,2539.921mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-84(2391.26mil,2539.921mil) on Top Layer And Pad U1-85(2371.575mil,2539.921mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-85(2371.575mil,2539.921mil) on Top Layer And Pad U1-86(2351.89mil,2539.921mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-86(2351.89mil,2539.921mil) on Top Layer And Pad U1-87(2332.205mil,2539.921mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-87(2332.205mil,2539.921mil) on Top Layer And Pad U1-88(2312.52mil,2539.921mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-88(2312.52mil,2539.921mil) on Top Layer And Pad U1-89(2292.835mil,2539.921mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-89(2292.835mil,2539.921mil) on Top Layer And Pad U1-90(2273.15mil,2539.921mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-90(2273.15mil,2539.921mil) on Top Layer And Pad U1-91(2253.465mil,2539.921mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-91(2253.465mil,2539.921mil) on Top Layer And Pad U1-92(2233.78mil,2539.921mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-92(2233.78mil,2539.921mil) on Top Layer And Pad U1-93(2214.095mil,2539.921mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-93(2214.095mil,2539.921mil) on Top Layer And Pad U1-94(2194.41mil,2539.921mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-94(2194.41mil,2539.921mil) on Top Layer And Pad U1-95(2174.725mil,2539.921mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-95(2174.725mil,2539.921mil) on Top Layer And Pad U1-96(2155.039mil,2539.921mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-96(2155.039mil,2539.921mil) on Top Layer And Pad U1-97(2135.354mil,2539.921mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-97(2135.354mil,2539.921mil) on Top Layer And Pad U1-98(2115.669mil,2539.921mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.337mil < 10mil) Between Pad U1-97(2135.354mil,2539.921mil) on Top Layer And Via (2115.354mil,2465mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.336mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-98(2115.669mil,2539.921mil) on Top Layer And Pad U1-99(2095.984mil,2539.921mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.709mil < 10mil) Between Pad U1-98(2115.669mil,2539.921mil) on Top Layer And Via (2115.354mil,2465mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.709mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.058mil < 10mil) Between Pad U1-99(2095.984mil,2539.921mil) on Top Layer And Via (2115.354mil,2465mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.058mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.275mil < 10mil) Between Pad U2-15(2349.212mil,2176.693mil) on Bottom Layer And Via (2370mil,2135mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.276mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.637mil < 10mil) Between Pad U2-5(2152.362mil,2176.693mil) on Bottom Layer And Via (2175mil,2225mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [6.637mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.716mil < 10mil) Between Pad U2-6(2172.047mil,2176.693mil) on Bottom Layer And Via (2175mil,2225mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [2.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.923mil < 10mil) Between Pad U2-7(2191.732mil,2176.693mil) on Bottom Layer And Via (2175mil,2225mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [3.923mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.52mil < 10mil) Between Pad USB1-0(2536.079mil,1667.378mil) on Top Layer And Pad USB1-0(2587mil,1650mil) on Multi-Layer [Top Solder] Mask Sliver [9.52mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.52mil < 10mil) Between Pad USB1-0(2745mil,1650mil) on Multi-Layer And Pad USB1-0(2795.921mil,1667.378mil) on Top Layer [Top Solder] Mask Sliver [9.52mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad USB1-1(2614.819mil,1691mil) on Top Layer And Pad USB1-2(2640.409mil,1691mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad USB1-2(2640.409mil,1691mil) on Top Layer And Pad USB1-3(2666mil,1691mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad USB1-3(2666mil,1691mil) on Top Layer And Pad USB1-4(2691.591mil,1691mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad USB1-4(2691.591mil,1691mil) on Top Layer And Pad USB1-5(2717.181mil,1691mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.629mil < 10mil) Between Pad Y1-1(1799.448mil,2195mil) on Top Layer And Via (1850mil,2165mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.629mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.098mil < 10mil) Between Via (1930mil,1785mil) from Top Layer to Bottom Layer And Via (1965mil,1755mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.098mil] / [Bottom Solder] Mask Sliver [8.098mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3mil < 10mil) Between Via (2090mil,2035mil) from Top Layer to Bottom Layer And Via (2090mil,2070mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3mil] / [Bottom Solder] Mask Sliver [3mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8mil < 10mil) Between Via (2450mil,1825mil) from Top Layer to Bottom Layer And Via (2490mil,1825mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8mil] / [Bottom Solder] Mask Sliver [8mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3mil < 10mil) Between Via (2805mil,2150mil) from Top Layer to Bottom Layer And Via (2805mil,2185mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3mil] / [Bottom Solder] Mask Sliver [3mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.355mil < 10mil) Between Via (2805mil,2150mil) from Top Layer to Bottom Layer And Via (2810mil,2115mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.355mil] / [Bottom Solder] Mask Sliver [3.355mil]
Rule Violations :160

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (3.011mil < 10mil) Between Arc (1714.965mil,2415.447mil) on Bottom Overlay And Pad C5-1(1715mil,2401mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.011mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.894mil < 10mil) Between Arc (1715.035mil,2456.553mil) on Bottom Overlay And Pad C5-2(1715mil,2470mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.894mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Arc (1759.448mil,2195mil) on Top Overlay And Pad Y1-1(1799.448mil,2195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.74mil < 10mil) Between Arc (1782.953mil,2372.598mil) on Bottom Overlay And Pad IC2-1(1792.835mil,2395.197mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.74mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.96mil < 10mil) Between Arc (1813mil,2674.079mil) on Bottom Overlay And Pad MOS3-1(1811.74mil,2707.598mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.96mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.894mil < 10mil) Between Arc (1824.447mil,2329.965mil) on Top Overlay And Pad C16-2(1811mil,2330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.894mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.497mil < 10mil) Between Arc (1824.447mil,2329.965mil) on Top Overlay And Pad Y1-4(1799.448mil,2267.834mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.497mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.011mil < 10mil) Between Arc (1824.447mil,2409.965mil) on Top Overlay And Pad C13-1(1810mil,2410mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.011mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.178mil < 10mil) Between Arc (1824.447mil,2409.965mil) on Top Overlay And Pad C3-1(1811mil,2470mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.178mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.044mil < 10mil) Between Arc (1825.447mil,2236.964mil) on Bottom Overlay And Pad C18-1(1811mil,2236.929mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.044mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.537mil < 10mil) Between Arc (1825.447mil,2469.965mil) on Top Overlay And Pad C13-1(1810mil,2410mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.537mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.011mil < 10mil) Between Arc (1825.447mil,2469.965mil) on Top Overlay And Pad C3-1(1811mil,2470mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.011mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.894mil < 10mil) Between Arc (1828.447mil,2129.965mil) on Top Overlay And Pad C15-2(1815mil,2130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.894mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.774mil < 10mil) Between Arc (1828.447mil,2129.965mil) on Top Overlay And Pad Y1-1(1799.448mil,2195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.774mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.044mil < 10mil) Between Arc (1829.447mil,2545.035mil) on Bottom Overlay And Pad C24-1(1815mil,2545mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.044mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.011mil < 10mil) Between Arc (1830.447mil,2019.965mil) on Top Overlay And Pad C19-1(1816mil,2020mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.011mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.044mil < 10mil) Between Arc (1830.447mil,2320.035mil) on Bottom Overlay And Pad C17-1(1816mil,2320mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.044mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.011mil < 10mil) Between Arc (1844.965mil,1945.553mil) on Top Overlay And Pad C14-1(1845mil,1960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.011mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.036mil < 10mil) Between Arc (1844.965mil,1945.553mil) on Top Overlay And Pad C19-1(1816mil,2020mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.036mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.932mil < 10mil) Between Arc (1844.965mil,1945.553mil) on Top Overlay And Pad C19-2(1885mil,2020mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.932mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.927mil < 10mil) Between Arc (1845.035mil,1904.447mil) on Top Overlay And Pad C14-2(1845mil,1891mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.927mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.011mil < 10mil) Between Arc (1865.553mil,2330.035mil) on Top Overlay And Pad C16-1(1880mil,2330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.011mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Arc (1865.553mil,2330.035mil) on Top Overlay And Pad Y1-3(1890mil,2267.834mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.894mil < 10mil) Between Arc (1865.553mil,2410.035mil) on Top Overlay And Pad C13-2(1879mil,2410mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.894mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.647mil < 10mil) Between Arc (1865.553mil,2410.035mil) on Top Overlay And Pad C3-2(1880mil,2470mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.647mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.894mil < 10mil) Between Arc (1866.553mil,2236.894mil) on Bottom Overlay And Pad C18-2(1880mil,2236.929mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.894mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.402mil < 10mil) Between Arc (1866.553mil,2470.035mil) on Top Overlay And Pad C13-2(1879mil,2410mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.894mil < 10mil) Between Arc (1866.553mil,2470.035mil) on Top Overlay And Pad C3-2(1880mil,2470mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.894mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.011mil < 10mil) Between Arc (1869.553mil,2130.035mil) on Top Overlay And Pad C15-1(1884mil,2130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.011mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.088mil < 10mil) Between Arc (1869.553mil,2130.035mil) on Top Overlay And Pad R17-2(1883.5mil,2074.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.088mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.894mil < 10mil) Between Arc (1870.553mil,2544.965mil) on Bottom Overlay And Pad C24-2(1884mil,2545mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.894mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.443mil < 10mil) Between Arc (1871.553mil,2020.035mil) on Top Overlay And Pad C11-1(1915mil,1960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.894mil < 10mil) Between Arc (1871.553mil,2020.035mil) on Top Overlay And Pad C19-2(1885mil,2020mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.894mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.851mil < 10mil) Between Arc (1871.553mil,2020.035mil) on Top Overlay And Pad R17-2(1883.5mil,2074.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.894mil < 10mil) Between Arc (1871.553mil,2319.965mil) on Bottom Overlay And Pad C17-2(1885mil,2320mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.894mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.011mil < 10mil) Between Arc (1914.965mil,1945.553mil) on Top Overlay And Pad C11-1(1915mil,1960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.011mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.217mil < 10mil) Between Arc (1914.965mil,1945.553mil) on Top Overlay And Pad C19-2(1885mil,2020mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.217mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.844mil < 10mil) Between Arc (1914.965mil,1945.553mil) on Top Overlay And Pad U1-25(1997.559mil,1988.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.844mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.927mil < 10mil) Between Arc (1915.035mil,1904.447mil) on Top Overlay And Pad C11-2(1915mil,1891mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.927mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.011mil < 10mil) Between Arc (2024.447mil,1809.965mil) on Top Overlay And Pad C9-1(2010mil,1810mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.011mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.894mil < 10mil) Between Arc (2024.447mil,2639.965mil) on Top Overlay And Pad C8-2(2011mil,2640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.894mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.894mil < 10mil) Between Arc (2065.553mil,1810.035mil) on Top Overlay And Pad C9-2(2079mil,1810mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.894mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.011mil < 10mil) Between Arc (2065.553mil,2640.035mil) on Top Overlay And Pad C8-1(2080mil,2640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.011mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.927mil < 10mil) Between Arc (2073.447mil,2535.035mil) on Bottom Overlay And Pad C23-2(2060mil,2535mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.927mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.011mil < 10mil) Between Arc (2114.553mil,2534.965mil) on Bottom Overlay And Pad C23-1(2129mil,2535mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.011mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.894mil < 10mil) Between Arc (2244.965mil,1581.553mil) on Top Overlay And Pad C2-2(2245mil,1595mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.894mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.044mil < 10mil) Between Arc (2245.035mil,1540.447mil) on Top Overlay And Pad C2-1(2245mil,1526mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.044mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.011mil < 10mil) Between Arc (2259.965mil,1749.553mil) on Top Overlay And Pad C6-1(2260mil,1764mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.011mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.894mil < 10mil) Between Arc (2259.965mil,3085.553mil) on Top Overlay And Pad C4-2(2260mil,3099mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.894mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.927mil < 10mil) Between Arc (2260.035mil,1708.447mil) on Top Overlay And Pad C6-2(2260mil,1695mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.927mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.044mil < 10mil) Between Arc (2260.035mil,3044.447mil) on Top Overlay And Pad C4-1(2260mil,3030mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.044mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.011mil < 10mil) Between Arc (2295.447mil,2919.965mil) on Top Overlay And Pad C22-1(2281mil,2920mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.011mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.894mil < 10mil) Between Arc (2319.965mil,1580.553mil) on Top Overlay And Pad C7-2(2320mil,1594mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.894mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.044mil < 10mil) Between Arc (2320.035mil,1539.447mil) on Top Overlay And Pad C7-1(2320mil,1525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.044mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.011mil < 10mil) Between Arc (2334.965mil,1749.553mil) on Top Overlay And Pad C29-1(2335mil,1764mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.011mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.927mil < 10mil) Between Arc (2335.035mil,1708.447mil) on Top Overlay And Pad C29-2(2335mil,1695mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.927mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.894mil < 10mil) Between Arc (2336.553mil,2920.035mil) on Top Overlay And Pad C22-2(2350mil,2920mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.894mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.894mil < 10mil) Between Arc (2444.447mil,2919.965mil) on Top Overlay And Pad C12-2(2431mil,2920mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.894mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.74mil < 10mil) Between Arc (2450mil,3116.929mil) on Top Overlay And Pad IC1-1(2427.401mil,3107.047mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.74mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.011mil < 10mil) Between Arc (2485.553mil,2920.035mil) on Top Overlay And Pad C12-1(2500mil,2920mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.011mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.011mil < 10mil) Between Arc (2545.447mil,1814.965mil) on Top Overlay And Pad C20-1(2531mil,1815mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.011mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.894mil < 10mil) Between Arc (2586.553mil,1815.035mil) on Top Overlay And Pad C20-2(2600mil,1815mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.894mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.894mil < 10mil) Between Arc (2644.447mil,1879.965mil) on Top Overlay And Pad C10-2(2631mil,1880mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.894mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.894mil < 10mil) Between Arc (2663.447mil,2584.965mil) on Top Overlay And Pad C1-2(2650mil,2585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.894mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.011mil < 10mil) Between Arc (2685.553mil,1880.035mil) on Top Overlay And Pad C10-1(2700mil,1880mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.011mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.011mil < 10mil) Between Arc (2704.553mil,2585.035mil) on Top Overlay And Pad C1-1(2719mil,2585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.011mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.894mil < 10mil) Between Arc (2739.965mil,2481.553mil) on Top Overlay And Pad C21-2(2740mil,2495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.894mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.044mil < 10mil) Between Arc (2740.035mil,2440.447mil) on Top Overlay And Pad C21-1(2740mil,2426mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.044mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.251mil < 10mil) Between Area Fill (2433.002mil,1650.999mil) (2451.002mil,1704.999mil) on Top Overlay And Pad D1-2(2440mil,1644mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.251mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.497mil < 10mil) Between Pad AMS1117-4(1860mil,1595mil) on Top Layer And Track (1807.002mil,1569mil)(1807.002mil,1629mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.497mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad AMS1117-4(1860mil,1595mil) on Top Layer And Track (1807.002mil,1569mil)(1847.002mil,1529mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad AMS1117-4(1860mil,1595mil) on Top Layer And Track (1807.002mil,1629mil)(1847.002mil,1649mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.063mil < 10mil) Between Pad AMS1117-4(1860mil,1595mil) on Top Layer And Track (1847.002mil,1649mil)(1867.002mil,1729mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C10-1(2700mil,1880mil) on Top Layer And Track (2683mil,1850mil)(2720mil,1850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C10-1(2700mil,1880mil) on Top Layer And Track (2683mil,1910mil)(2720mil,1910mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.563mil < 10mil) Between Pad C10-2(2631mil,1880mil) on Top Layer And Track (2563.504mil,1910mil)(2627.481mil,1910mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.563mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.659mil < 10mil) Between Pad C10-2(2631mil,1880mil) on Top Layer And Track (2610mil,1850mil)(2648mil,1850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.659mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C10-2(2631mil,1880mil) on Top Layer And Track (2611mil,1910mil)(2648mil,1910mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.563mil < 10mil) Between Pad C10-2(2631mil,1880mil) on Top Layer And Track (2627.481mil,1910mil)(2627.481mil,1973.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.563mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C1-1(2719mil,2585mil) on Top Layer And Track (2702mil,2555mil)(2739mil,2555mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C1-1(2719mil,2585mil) on Top Layer And Track (2702mil,2615mil)(2739mil,2615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C11-1(1915mil,1960mil) on Top Layer And Track (1868mil,1990mil)(1905mil,1990mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C11-1(1915mil,1960mil) on Top Layer And Track (1885mil,1943mil)(1885mil,1980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C11-1(1915mil,1960mil) on Top Layer And Track (1945mil,1943mil)(1945mil,1980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.659mil < 10mil) Between Pad C11-2(1915mil,1891mil) on Top Layer And Track (1885mil,1871mil)(1885mil,1908mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.659mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C11-2(1915mil,1891mil) on Top Layer And Track (1945mil,1870mil)(1945mil,1908mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.659mil < 10mil) Between Pad C1-2(2650mil,2585mil) on Top Layer And Track (2629mil,2555mil)(2667mil,2555mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.659mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C1-2(2650mil,2585mil) on Top Layer And Track (2630mil,2615mil)(2667mil,2615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C12-1(2500mil,2920mil) on Top Layer And Track (2483mil,2890mil)(2520mil,2890mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C12-1(2500mil,2920mil) on Top Layer And Track (2483mil,2950mil)(2520mil,2950mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.659mil < 10mil) Between Pad C12-2(2431mil,2920mil) on Top Layer And Track (2410mil,2890mil)(2448mil,2890mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.659mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C12-2(2431mil,2920mil) on Top Layer And Track (2411mil,2950mil)(2448mil,2950mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.659mil < 10mil) Between Pad C13-1(1810mil,2410mil) on Top Layer And Track (1790mil,2380mil)(1827mil,2380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.659mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C13-1(1810mil,2410mil) on Top Layer And Track (1790mil,2440mil)(1827mil,2440mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C13-1(1810mil,2410mil) on Top Layer And Track (1791mil,2440mil)(1828mil,2440mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C13-2(1879mil,2410mil) on Top Layer And Track (1862mil,2380mil)(1899mil,2380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C13-2(1879mil,2410mil) on Top Layer And Track (1862mil,2440mil)(1900mil,2440mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C13-2(1879mil,2410mil) on Top Layer And Track (1863mil,2440mil)(1900mil,2440mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C14-1(1845mil,1960mil) on Top Layer And Track (1796mil,1990mil)(1833mil,1990mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C14-1(1845mil,1960mil) on Top Layer And Track (1815mil,1943mil)(1815mil,1980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.298mil < 10mil) Between Pad C14-1(1845mil,1960mil) on Top Layer And Track (1868mil,1990mil)(1905mil,1990mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.298mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C14-1(1845mil,1960mil) on Top Layer And Track (1875mil,1943mil)(1875mil,1980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.659mil < 10mil) Between Pad C14-2(1845mil,1891mil) on Top Layer And Track (1815mil,1871mil)(1815mil,1908mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.659mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C14-2(1845mil,1891mil) on Top Layer And Track (1875mil,1870mil)(1875mil,1908mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C15-1(1884mil,2130mil) on Top Layer And Track (1867mil,2100mil)(1904mil,2100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C15-1(1884mil,2130mil) on Top Layer And Track (1867mil,2160mil)(1904mil,2160mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.659mil < 10mil) Between Pad C15-2(1815mil,2130mil) on Top Layer And Track (1794mil,2100mil)(1832mil,2100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.659mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C15-2(1815mil,2130mil) on Top Layer And Track (1795mil,2160mil)(1832mil,2160mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C16-1(1880mil,2330mil) on Top Layer And Track (1863mil,2300mil)(1900mil,2300mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C16-1(1880mil,2330mil) on Top Layer And Track (1863mil,2360mil)(1900mil,2360mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.659mil < 10mil) Between Pad C16-2(1811mil,2330mil) on Top Layer And Track (1790mil,2300mil)(1828mil,2300mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.659mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C16-2(1811mil,2330mil) on Top Layer And Track (1791mil,2360mil)(1828mil,2360mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.659mil < 10mil) Between Pad C17-1(1816mil,2320mil) on Bottom Layer And Track (1796mil,2290mil)(1833mil,2290mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.659mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C17-1(1816mil,2320mil) on Bottom Layer And Track (1796mil,2350mil)(1833mil,2350mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C17-2(1885mil,2320mil) on Bottom Layer And Track (1868mil,2290mil)(1906mil,2290mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C17-2(1885mil,2320mil) on Bottom Layer And Track (1868mil,2350mil)(1905mil,2350mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.659mil < 10mil) Between Pad C18-1(1811mil,2236.929mil) on Bottom Layer And Track (1791mil,2206.929mil)(1828mil,2206.929mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.659mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C18-1(1811mil,2236.929mil) on Bottom Layer And Track (1791mil,2266.929mil)(1828mil,2266.929mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C18-2(1880mil,2236.929mil) on Bottom Layer And Track (1863mil,2206.929mil)(1901mil,2206.929mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C18-2(1880mil,2236.929mil) on Bottom Layer And Track (1863mil,2266.929mil)(1900mil,2266.929mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.659mil < 10mil) Between Pad C19-1(1816mil,2020mil) on Top Layer And Track (1796mil,1990mil)(1833mil,1990mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.659mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C19-1(1816mil,2020mil) on Top Layer And Track (1796mil,2050mil)(1833mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C19-2(1885mil,2020mil) on Top Layer And Track (1868mil,1990mil)(1905mil,1990mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C19-2(1885mil,2020mil) on Top Layer And Track (1868mil,2050mil)(1906mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.659mil < 10mil) Between Pad C20-1(2531mil,1815mil) on Top Layer And Track (2511mil,1785mil)(2548mil,1785mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.659mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C20-1(2531mil,1815mil) on Top Layer And Track (2511mil,1845mil)(2548mil,1845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C20-2(2600mil,1815mil) on Top Layer And Track (2583mil,1785mil)(2620mil,1785mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C20-2(2600mil,1815mil) on Top Layer And Track (2583mil,1845mil)(2621mil,1845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.659mil < 10mil) Between Pad C2-1(2245mil,1526mil) on Top Layer And Track (2215mil,1506mil)(2215mil,1543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.659mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C2-1(2245mil,1526mil) on Top Layer And Track (2275mil,1506mil)(2275mil,1543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.659mil < 10mil) Between Pad C21-1(2740mil,2426mil) on Top Layer And Track (2710mil,2406mil)(2710mil,2443mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.659mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C21-1(2740mil,2426mil) on Top Layer And Track (2770mil,2406mil)(2770mil,2443mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C21-2(2740mil,2495mil) on Top Layer And Track (2710mil,2478mil)(2710mil,2516mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C21-2(2740mil,2495mil) on Top Layer And Track (2770mil,2478mil)(2770mil,2515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C2-2(2245mil,1595mil) on Top Layer And Track (2215mil,1578mil)(2215mil,1616mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C2-2(2245mil,1595mil) on Top Layer And Track (2275mil,1578mil)(2275mil,1615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.659mil < 10mil) Between Pad C22-1(2281mil,2920mil) on Top Layer And Track (2261mil,2890mil)(2298mil,2890mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.659mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C22-1(2281mil,2920mil) on Top Layer And Track (2261mil,2950mil)(2298mil,2950mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C22-2(2350mil,2920mil) on Top Layer And Track (2333mil,2890mil)(2370mil,2890mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C22-2(2350mil,2920mil) on Top Layer And Track (2333mil,2950mil)(2371mil,2950mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C23-1(2129mil,2535mil) on Bottom Layer And Track (2112mil,2505mil)(2149mil,2505mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C23-1(2129mil,2535mil) on Bottom Layer And Track (2112mil,2565mil)(2149mil,2565mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C23-2(2060mil,2535mil) on Bottom Layer And Track (2039mil,2565mil)(2077mil,2565mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.659mil < 10mil) Between Pad C23-2(2060mil,2535mil) on Bottom Layer And Track (2040mil,2505mil)(2077mil,2505mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.659mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.659mil < 10mil) Between Pad C24-1(1815mil,2545mil) on Bottom Layer And Track (1795mil,2515mil)(1832mil,2515mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.659mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C24-1(1815mil,2545mil) on Bottom Layer And Track (1795mil,2575mil)(1832mil,2575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C24-2(1884mil,2545mil) on Bottom Layer And Track (1867mil,2515mil)(1905mil,2515mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C24-2(1884mil,2545mil) on Bottom Layer And Track (1867mil,2575mil)(1904mil,2575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C29-1(2335mil,1764mil) on Top Layer And Track (2305mil,1747mil)(2305mil,1784mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C29-1(2335mil,1764mil) on Top Layer And Track (2365mil,1747mil)(2365mil,1784mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.659mil < 10mil) Between Pad C29-2(2335mil,1695mil) on Top Layer And Track (2305mil,1675mil)(2305mil,1712mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.659mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C29-2(2335mil,1695mil) on Top Layer And Track (2365mil,1674mil)(2365mil,1712mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.855mil < 10mil) Between Pad C3-1(1811mil,2470mil) on Top Layer And Track (1790mil,2440mil)(1827mil,2440mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.855mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.659mil < 10mil) Between Pad C3-1(1811mil,2470mil) on Top Layer And Track (1791mil,2440mil)(1828mil,2440mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.659mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C3-1(1811mil,2470mil) on Top Layer And Track (1791mil,2500mil)(1828mil,2500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C3-2(1880mil,2470mil) on Top Layer And Track (1862mil,2440mil)(1900mil,2440mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C3-2(1880mil,2470mil) on Top Layer And Track (1863mil,2440mil)(1900mil,2440mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C3-2(1880mil,2470mil) on Top Layer And Track (1863mil,2500mil)(1901mil,2500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.659mil < 10mil) Between Pad C4-1(2260mil,3030mil) on Top Layer And Track (2230mil,3010mil)(2230mil,3047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.659mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C4-1(2260mil,3030mil) on Top Layer And Track (2290mil,3010mil)(2290mil,3047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C4-2(2260mil,3099mil) on Top Layer And Track (2230mil,3082mil)(2230mil,3120mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C4-2(2260mil,3099mil) on Top Layer And Track (2290mil,3082mil)(2290mil,3119mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.659mil < 10mil) Between Pad C5-1(1715mil,2401mil) on Bottom Layer And Track (1685mil,2381mil)(1685mil,2418mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.659mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C5-1(1715mil,2401mil) on Bottom Layer And Track (1745mil,2381mil)(1745mil,2418mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C5-2(1715mil,2470mil) on Bottom Layer And Track (1685mil,2453mil)(1685mil,2490mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C5-2(1715mil,2470mil) on Bottom Layer And Track (1745mil,2453mil)(1745mil,2491mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C6-1(2260mil,1764mil) on Top Layer And Track (2230mil,1747mil)(2230mil,1784mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C6-1(2260mil,1764mil) on Top Layer And Track (2290mil,1747mil)(2290mil,1784mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.659mil < 10mil) Between Pad C6-2(2260mil,1695mil) on Top Layer And Track (2230mil,1675mil)(2230mil,1712mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.659mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C6-2(2260mil,1695mil) on Top Layer And Track (2290mil,1674mil)(2290mil,1712mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.659mil < 10mil) Between Pad C7-1(2320mil,1525mil) on Top Layer And Track (2290mil,1505mil)(2290mil,1542mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.659mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C7-1(2320mil,1525mil) on Top Layer And Track (2350mil,1505mil)(2350mil,1542mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C7-2(2320mil,1594mil) on Top Layer And Track (2290mil,1577mil)(2290mil,1615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C7-2(2320mil,1594mil) on Top Layer And Track (2350mil,1577mil)(2350mil,1614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C8-1(2080mil,2640mil) on Top Layer And Track (2063mil,2610mil)(2100mil,2610mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C8-1(2080mil,2640mil) on Top Layer And Track (2063mil,2670mil)(2100mil,2670mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.659mil < 10mil) Between Pad C8-2(2011mil,2640mil) on Top Layer And Track (1990mil,2610mil)(2028mil,2610mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.659mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C8-2(2011mil,2640mil) on Top Layer And Track (1991mil,2670mil)(2028mil,2670mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.659mil < 10mil) Between Pad C9-1(2010mil,1810mil) on Top Layer And Track (1990mil,1780mil)(2027mil,1780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.659mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C9-1(2010mil,1810mil) on Top Layer And Track (1990mil,1840mil)(2027mil,1840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C9-2(2079mil,1810mil) on Top Layer And Track (2062mil,1780mil)(2099mil,1780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C9-2(2079mil,1810mil) on Top Layer And Track (2062mil,1840mil)(2100mil,1840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.752mil < 10mil) Between Pad D1-1(2440mil,1756mil) on Top Layer And Track (2413mil,1731mil)(2468mil,1731mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.752mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.752mil < 10mil) Between Pad D1-2(2440mil,1644mil) on Top Layer And Track (2413mil,1669mil)(2468mil,1669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.752mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad DS1-2(2754.541mil,2875.459mil) on Bottom Layer And Text "P0=PB15/MOSI" (2970mil,2830mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad DS1-2(2754.541mil,2875.459mil) on Bottom Layer And Text "Pin List" (2970mil,2900mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.384mil < 10mil) Between Pad DS3-1(1737.559mil,2774.961mil) on Top Layer And Track (1741.496mil,2746.496mil)(1763.996mil,2723.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.384mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad DS3-1(1737.559mil,2774.961mil) on Top Layer And Track (1755mil,2774.172mil)(1765.118mil,2774.172mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.78mil < 10mil) Between Pad DS3-1(1737.559mil,2774.961mil) on Top Layer And Track (1765.118mil,2647.008mil)(1765.118mil,2772.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad DS3-2(1737.559mil,2645.039mil) on Top Layer And Track (1755mil,2645.828mil)(1765.118mil,2645.828mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.78mil < 10mil) Between Pad DS3-2(1737.559mil,2645.039mil) on Top Layer And Track (1765.118mil,2647.008mil)(1765.118mil,2772.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad DS3-3(1682.441mil,2645.039mil) on Top Layer And Track (1654.882mil,2645.828mil)(1665mil,2645.828mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.78mil < 10mil) Between Pad DS3-3(1682.441mil,2645.039mil) on Top Layer And Track (1654.882mil,2647.008mil)(1654.882mil,2772.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.78mil < 10mil) Between Pad DS3-4(1682.441mil,2774.961mil) on Top Layer And Track (1654.882mil,2647.008mil)(1654.882mil,2772.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad DS3-4(1682.441mil,2774.961mil) on Top Layer And Track (1654.882mil,2774.172mil)(1665mil,2774.172mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Pad fuse1-1(2563mil,1755mil) on Top Layer And Track (2546mil,1735.063mil)(2583mil,1735.064mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Pad fuse1-1(2563mil,1755mil) on Top Layer And Track (2546mil,1775.064mil)(2583mil,1775.064mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad fuse1-1(2563mil,1755mil) on Top Layer And Track (2583mil,1735.064mil)(2583mil,1775.064mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad fuse1-2(2506.5mil,1755.064mil) on Top Layer And Track (2486mil,1735.064mil)(2523mil,1735.064mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad fuse1-2(2506.5mil,1755.064mil) on Top Layer And Track (2486mil,1775.064mil)(2486mil,1735.064mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad fuse1-2(2506.5mil,1755.064mil) on Top Layer And Track (2486mil,1775.064mil)(2523mil,1775.064mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.936mil < 10mil) Between Pad fuse1-2(2506.5mil,1755.064mil) on Top Layer And Track (2511mil,1785mil)(2548mil,1785mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.933mil < 10mil) Between Pad IC1-1(2427.401mil,3107.047mil) on Top Layer And Track (2330.945mil,3077.929mil)(2449.055mil,3077.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.933mil < 10mil) Between Pad IC1-2(2390mil,3107.047mil) on Top Layer And Track (2330.945mil,3077.929mil)(2449.055mil,3077.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.933mil < 10mil) Between Pad IC1-3(2352.598mil,3107.047mil) on Top Layer And Track (2330.945mil,3077.929mil)(2449.055mil,3077.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.933mil < 10mil) Between Pad IC1-4(2352.598mil,2996.811mil) on Top Layer And Track (2330.945mil,3025.929mil)(2449.055mil,3025.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.933mil < 10mil) Between Pad IC1-5(2427.401mil,2996.811mil) on Top Layer And Track (2330.945mil,3025.929mil)(2449.055mil,3025.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.933mil < 10mil) Between Pad IC2-1(1792.835mil,2395.197mil) on Bottom Layer And Track (1821.953mil,2373.543mil)(1821.953mil,2491.653mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.933mil < 10mil) Between Pad IC2-2(1792.835mil,2432.598mil) on Bottom Layer And Track (1821.953mil,2373.543mil)(1821.953mil,2491.653mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.933mil < 10mil) Between Pad IC2-3(1792.835mil,2470mil) on Bottom Layer And Track (1821.953mil,2373.543mil)(1821.953mil,2491.653mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.933mil < 10mil) Between Pad IC2-4(1903.071mil,2470mil) on Bottom Layer And Track (1873.953mil,2373.543mil)(1873.953mil,2491.653mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.933mil < 10mil) Between Pad IC2-5(1903.071mil,2395.197mil) on Bottom Layer And Track (1873.953mil,2373.543mil)(1873.953mil,2491.653mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1-6(2193.937mil,1645.748mil) on Bottom Layer And Track (2163.535mil,1559.386mil)(2163.535mil,2093.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.337mil < 10mil) Between Pad J1-6(2804.173mil,1645.748mil) on Bottom Layer And Text "P7" (2880mil,1720mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.337mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.337mil < 10mil) Between Pad J1-6(2804.173mil,1645.748mil) on Bottom Layer And Text "VIN" (2880mil,1640mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.337mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1-6(2804.173mil,1645.748mil) on Bottom Layer And Track (2832.535mil,1572.386mil)(2832.535mil,2091.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.74mil < 10mil) Between Pad J1-6(2804.173mil,2023.701mil) on Bottom Layer And Track (2832.535mil,1572.386mil)(2832.535mil,2091.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.74mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.812mil < 10mil) Between Pad MOS3-1(1811.74mil,2707.598mil) on Bottom Layer And Track (1843.19mil,2693.82mil)(1901.26mil,2693.82mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.812mil < 10mil) Between Pad MOS3-2(1811.74mil,2782.402mil) on Bottom Layer And Track (1843.19mil,2796.182mil)(1901.26mil,2796.182mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R10-1(2767mil,2245mil) on Top Layer And Track (2747mil,2224.936mil)(2747mil,2264.936mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Pad R10-1(2767mil,2245mil) on Top Layer And Track (2747mil,2224.936mil)(2784mil,2224.936mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Pad R10-1(2767mil,2245mil) on Top Layer And Track (2747mil,2264.936mil)(2784mil,2264.936mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-2(2823.5mil,2244.936mil) on Top Layer And Text "RST" (2865mil,2170mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R10-2(2823.5mil,2244.936mil) on Top Layer And Track (2807mil,2224.936mil)(2844mil,2224.936mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R10-2(2823.5mil,2244.936mil) on Top Layer And Track (2807mil,2264.936mil)(2844mil,2264.936mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R10-2(2823.5mil,2244.936mil) on Top Layer And Track (2844mil,2264.936mil)(2844mil,2224.936mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Pad R1-1(1680mil,2573mil) on Top Layer And Track (1659.936mil,2593mil)(1659.936mil,2556mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R1-1(1680mil,2573mil) on Top Layer And Track (1659.936mil,2593mil)(1699.936mil,2593mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Pad R1-1(1680mil,2573mil) on Top Layer And Track (1699.936mil,2593mil)(1699.937mil,2556mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R11-1(2767mil,2305mil) on Top Layer And Track (2747mil,2284.936mil)(2747mil,2324.936mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Pad R11-1(2767mil,2305mil) on Top Layer And Track (2747mil,2284.936mil)(2784mil,2284.936mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Pad R11-1(2767mil,2305mil) on Top Layer And Track (2747mil,2324.936mil)(2784mil,2324.936mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R11-2(2823.5mil,2304.936mil) on Top Layer And Track (2807mil,2284.936mil)(2844mil,2284.936mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R11-2(2823.5mil,2304.936mil) on Top Layer And Track (2807mil,2324.936mil)(2844mil,2324.936mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R11-2(2823.5mil,2304.936mil) on Top Layer And Track (2844mil,2324.936mil)(2844mil,2284.936mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R1-2(1679.936mil,2516.5mil) on Top Layer And Track (1659.936mil,2496mil)(1659.936mil,2533mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R1-2(1679.936mil,2516.5mil) on Top Layer And Track (1659.936mil,2496mil)(1699.936mil,2496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R1-2(1679.936mil,2516.5mil) on Top Layer And Track (1699.936mil,2496mil)(1699.936mil,2533mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Pad R12-1(2260mil,2718mil) on Top Layer And Track (2239.936mil,2738mil)(2239.936mil,2701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R12-1(2260mil,2718mil) on Top Layer And Track (2239.936mil,2738mil)(2279.936mil,2738mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Pad R12-1(2260mil,2718mil) on Top Layer And Track (2279.936mil,2738mil)(2279.936mil,2701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R12-2(2259.936mil,2661.5mil) on Top Layer And Track (2239.936mil,2641mil)(2239.936mil,2678mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R12-2(2259.936mil,2661.5mil) on Top Layer And Track (2239.936mil,2641mil)(2279.936mil,2641mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R12-2(2259.936mil,2661.5mil) on Top Layer And Track (2279.936mil,2641mil)(2279.936mil,2678mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R13-1(2550mil,2717mil) on Top Layer And Track (2530.064mil,2697mil)(2570.064mil,2697mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Pad R13-1(2550mil,2717mil) on Top Layer And Track (2530.064mil,2734mil)(2530.064mil,2697mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Pad R13-1(2550mil,2717mil) on Top Layer And Track (2570.064mil,2734mil)(2570.064mil,2697mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R13-2(2550.064mil,2773.5mil) on Top Layer And Track (2530.064mil,2757mil)(2530.064mil,2794mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R13-2(2550.064mil,2773.5mil) on Top Layer And Track (2530.064mil,2794mil)(2570.064mil,2794mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R13-2(2550.064mil,2773.5mil) on Top Layer And Track (2570.064mil,2757mil)(2570.064mil,2794mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R14-1(2490mil,2717mil) on Top Layer And Track (2470.064mil,2697mil)(2510.064mil,2697mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Pad R14-1(2490mil,2717mil) on Top Layer And Track (2470.064mil,2734mil)(2470.064mil,2697mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Pad R14-1(2490mil,2717mil) on Top Layer And Track (2510.064mil,2734mil)(2510.064mil,2697mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R14-2(2490.064mil,2773.5mil) on Top Layer And Track (2470.064mil,2757mil)(2470.064mil,2794mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R14-2(2490.064mil,2773.5mil) on Top Layer And Track (2470.064mil,2794mil)(2510.064mil,2794mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R14-2(2490.064mil,2773.5mil) on Top Layer And Track (2510.064mil,2757mil)(2510.064mil,2794mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R15-1(2430mil,2717mil) on Top Layer And Track (2410.064mil,2697mil)(2450.064mil,2697mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Pad R15-1(2430mil,2717mil) on Top Layer And Track (2410.064mil,2734mil)(2410.064mil,2697mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Pad R15-1(2430mil,2717mil) on Top Layer And Track (2450.064mil,2734mil)(2450.064mil,2697mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R15-2(2430.064mil,2773.5mil) on Top Layer And Track (2410.064mil,2757mil)(2410.064mil,2794mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R15-2(2430.064mil,2773.5mil) on Top Layer And Track (2410.064mil,2794mil)(2450.064mil,2794mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R15-2(2430.064mil,2773.5mil) on Top Layer And Track (2450.064mil,2757mil)(2450.064mil,2794mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R16-1(2370mil,2717mil) on Top Layer And Track (2350.064mil,2697mil)(2390.064mil,2697mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Pad R16-1(2370mil,2717mil) on Top Layer And Track (2350.064mil,2734mil)(2350.064mil,2697mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Pad R16-1(2370mil,2717mil) on Top Layer And Track (2390.064mil,2734mil)(2390.064mil,2697mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R16-2(2370.064mil,2773.5mil) on Top Layer And Track (2350.064mil,2757mil)(2350.064mil,2794mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R16-2(2370.064mil,2773.5mil) on Top Layer And Track (2350.064mil,2794mil)(2390.064mil,2794mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R16-2(2370.064mil,2773.5mil) on Top Layer And Track (2390.064mil,2757mil)(2390.064mil,2794mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R17-1(1827mil,2075mil) on Top Layer And Track (1794mil,2100mil)(1832mil,2100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.454mil < 10mil) Between Pad R17-1(1827mil,2075mil) on Top Layer And Track (1796mil,2050mil)(1833mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.454mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R17-1(1827mil,2075mil) on Top Layer And Track (1807mil,2054.936mil)(1807mil,2094.936mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Pad R17-1(1827mil,2075mil) on Top Layer And Track (1807mil,2054.936mil)(1844mil,2054.936mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Pad R17-1(1827mil,2075mil) on Top Layer And Track (1807mil,2094.936mil)(1844mil,2094.936mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R17-2(1883.5mil,2074.936mil) on Top Layer And Track (1867mil,2054.936mil)(1904mil,2054.936mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R17-2(1883.5mil,2074.936mil) on Top Layer And Track (1867mil,2094.936mil)(1904mil,2094.936mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.064mil < 10mil) Between Pad R17-2(1883.5mil,2074.936mil) on Top Layer And Track (1867mil,2100mil)(1904mil,2100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.936mil < 10mil) Between Pad R17-2(1883.5mil,2074.936mil) on Top Layer And Track (1868mil,2050mil)(1906mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R17-2(1883.5mil,2074.936mil) on Top Layer And Track (1904mil,2094.936mil)(1904mil,2054.936mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Pad R18-1(1990mil,2793mil) on Bottom Layer And Track (1970.063mil,2776mil)(1970.064mil,2813mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R18-1(1990mil,2793mil) on Bottom Layer And Track (1970.064mil,2813mil)(2010.064mil,2813mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Pad R18-1(1990mil,2793mil) on Bottom Layer And Track (2010.064mil,2776mil)(2010.064mil,2813mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R18-2(1990.064mil,2736.5mil) on Bottom Layer And Track (1970.064mil,2716mil)(1970.064mil,2753mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R18-2(1990.064mil,2736.5mil) on Bottom Layer And Track (1970.064mil,2716mil)(2010.064mil,2716mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R18-2(1990.064mil,2736.5mil) on Bottom Layer And Track (2010.064mil,2753mil)(2010.064mil,2716mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R2-1(1642mil,2865mil) on Top Layer And Track (1622mil,2844.936mil)(1622mil,2884.936mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Pad R2-1(1642mil,2865mil) on Top Layer And Track (1622mil,2844.936mil)(1659mil,2844.936mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Pad R2-1(1642mil,2865mil) on Top Layer And Track (1622mil,2884.936mil)(1659mil,2884.936mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R2-2(1698.5mil,2864.936mil) on Top Layer And Track (1682mil,2844.936mil)(1719mil,2844.936mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R2-2(1698.5mil,2864.936mil) on Top Layer And Track (1682mil,2884.936mil)(1719mil,2884.936mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R2-2(1698.5mil,2864.936mil) on Top Layer And Track (1719mil,2884.936mil)(1719mil,2844.936mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.929mil < 10mil) Between Pad R3-1(1780mil,1953mil) on Top Layer And Text "P2" (1765mil,1976.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.929mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.825mil < 10mil) Between Pad R3-1(1780mil,1953mil) on Top Layer And Text "P3" (1765mil,1871.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.825mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Pad R3-1(1780mil,1953mil) on Top Layer And Track (1759.936mil,1973mil)(1759.936mil,1936mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R3-1(1780mil,1953mil) on Top Layer And Track (1759.936mil,1973mil)(1799.936mil,1973mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Pad R3-1(1780mil,1953mil) on Top Layer And Track (1799.936mil,1973mil)(1799.937mil,1936mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R3-2(1779.936mil,1896.5mil) on Top Layer And Text "P3" (1765mil,1871.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R3-2(1779.936mil,1896.5mil) on Top Layer And Track (1759.936mil,1876mil)(1759.936mil,1913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R3-2(1779.936mil,1896.5mil) on Top Layer And Track (1759.936mil,1876mil)(1799.936mil,1876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R3-2(1779.936mil,1896.5mil) on Top Layer And Track (1799.936mil,1876mil)(1799.936mil,1913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Pad R4-1(2170mil,2773mil) on Top Layer And Track (2149.936mil,2793mil)(2149.936mil,2756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R4-1(2170mil,2773mil) on Top Layer And Track (2149.936mil,2793mil)(2189.936mil,2793mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Pad R4-1(2170mil,2773mil) on Top Layer And Track (2189.936mil,2793mil)(2189.936mil,2756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R4-2(2169.936mil,2716.5mil) on Top Layer And Track (2149.936mil,2696mil)(2149.936mil,2733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R4-2(2169.936mil,2716.5mil) on Top Layer And Track (2149.936mil,2696mil)(2189.936mil,2696mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R4-2(2169.936mil,2716.5mil) on Top Layer And Track (2189.936mil,2696mil)(2189.936mil,2733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Pad R5-1(2110mil,2773mil) on Top Layer And Track (2089.936mil,2793mil)(2089.936mil,2756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R5-1(2110mil,2773mil) on Top Layer And Track (2089.936mil,2793mil)(2129.936mil,2793mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Pad R5-1(2110mil,2773mil) on Top Layer And Track (2129.936mil,2793mil)(2129.936mil,2756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R5-2(2109.936mil,2716.5mil) on Top Layer And Track (2089.936mil,2696mil)(2089.936mil,2733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R5-2(2109.936mil,2716.5mil) on Top Layer And Track (2089.936mil,2696mil)(2129.936mil,2696mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R5-2(2109.936mil,2716.5mil) on Top Layer And Track (2129.936mil,2696mil)(2129.936mil,2733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Pad R6-1(1815mil,2722mil) on Top Layer And Track (1795.063mil,2739mil)(1795.064mil,2702mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R6-1(1815mil,2722mil) on Top Layer And Track (1795.064mil,2702mil)(1835.064mil,2702mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Pad R6-1(1815mil,2722mil) on Top Layer And Track (1835.064mil,2739mil)(1835.064mil,2702mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R6-2(1815.064mil,2778.5mil) on Top Layer And Track (1795.064mil,2762mil)(1795.064mil,2799mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R6-2(1815.064mil,2778.5mil) on Top Layer And Track (1795.064mil,2799mil)(1835.064mil,2799mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R6-2(1815.064mil,2778.5mil) on Top Layer And Track (1835.064mil,2762mil)(1835.064mil,2799mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Pad R7-1(1750mil,2592mil) on Bottom Layer And Track (1729.936mil,2572mil)(1729.936mil,2609mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R7-1(1750mil,2592mil) on Bottom Layer And Track (1729.936mil,2572mil)(1769.936mil,2572mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Pad R7-1(1750mil,2592mil) on Bottom Layer And Track (1769.936mil,2572mil)(1769.937mil,2609mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R7-2(1749.936mil,2648.5mil) on Bottom Layer And Track (1729.936mil,2669mil)(1729.936mil,2632mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R7-2(1749.936mil,2648.5mil) on Bottom Layer And Track (1729.936mil,2669mil)(1769.936mil,2669mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R7-2(1749.936mil,2648.5mil) on Bottom Layer And Track (1769.936mil,2632mil)(1769.936mil,2669mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Pad R8-1(1750mil,2712mil) on Bottom Layer And Track (1729.936mil,2692mil)(1729.936mil,2729mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R8-1(1750mil,2712mil) on Bottom Layer And Track (1729.936mil,2692mil)(1769.936mil,2692mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Pad R8-1(1750mil,2712mil) on Bottom Layer And Track (1769.936mil,2692mil)(1769.937mil,2729mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R8-2(1749.936mil,2768.5mil) on Bottom Layer And Track (1729.936mil,2789mil)(1729.936mil,2752mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R8-2(1749.936mil,2768.5mil) on Bottom Layer And Track (1729.936mil,2789mil)(1769.936mil,2789mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R8-2(1749.936mil,2768.5mil) on Bottom Layer And Track (1769.936mil,2752mil)(1769.936mil,2789mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Pad R9-1(2588mil,2850mil) on Bottom Layer And Track (2571mil,2829.936mil)(2608mil,2829.936mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Pad R9-1(2588mil,2850mil) on Bottom Layer And Track (2571mil,2869.936mil)(2608mil,2869.936mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R9-1(2588mil,2850mil) on Bottom Layer And Track (2608mil,2829.936mil)(2608mil,2869.936mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R9-2(2531.5mil,2849.936mil) on Bottom Layer And Track (2511mil,2829.936mil)(2511mil,2869.936mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R9-2(2531.5mil,2849.936mil) on Bottom Layer And Track (2511mil,2829.936mil)(2548mil,2829.936mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R9-2(2531.5mil,2849.936mil) on Bottom Layer And Track (2511mil,2869.936mil)(2548mil,2869.936mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.827mil < 10mil) Between Pad U1-1(1997.559mil,2461.181mil) on Top Layer And Track (1996.575mil,2475.945mil)(1996.575mil,2506.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.358mil < 10mil) Between Pad U1-100(2076.299mil,2539.921mil) on Top Layer And Track (2034.961mil,2544.843mil)(2066.457mil,2544.843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.142mil < 10mil) Between Pad U1-25(1997.559mil,1988.74mil) on Top Layer And Track (1945mil,1943mil)(1945mil,1980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.142mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.827mil < 10mil) Between Pad U1-25(1997.559mil,1988.74mil) on Top Layer And Track (1997.559mil,1910mil)(1997.559mil,1973.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.827mil < 10mil) Between Pad U1-26(2076.299mil,1910mil) on Top Layer And Track (1997.559mil,1910mil)(2061.536mil,1910mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.827mil < 10mil) Between Pad U1-50(2548.74mil,1910mil) on Top Layer And Track (2563.504mil,1910mil)(2627.481mil,1910mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.827mil < 10mil) Between Pad U1-51(2627.481mil,1988.74mil) on Top Layer And Track (2627.481mil,1910mil)(2627.481mil,1973.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.827mil < 10mil) Between Pad U1-75(2627.481mil,2461.181mil) on Top Layer And Track (2627.481mil,2475.945mil)(2627.481mil,2544.843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad U1-76(2548.74mil,2539.921mil) on Top Layer And Track (2564.488mil,2544.843mil)(2627.481mil,2544.843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.756mil < 10mil) Between Pad U2-0(2008.661mil,2275mil) on Bottom Layer And Track (1978.149mil,2190mil)(1978.149mil,2225mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.756mil < 10mil) Between Pad U2-0(2008.661mil,2275mil) on Bottom Layer And Track (1978.149mil,2325mil)(1978.149mil,2405mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.37mil < 10mil) Between Pad U2-0(2591.339mil,2275mil) on Bottom Layer And Track (2621.851mil,2190mil)(2621.851mil,2225mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.756mil < 10mil) Between Pad U2-0(2591.339mil,2275mil) on Bottom Layer And Track (2621.851mil,2325mil)(2621.851mil,2405mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.147mil < 10mil) Between Pad U2-1(2073.622mil,2176.693mil) on Bottom Layer And Track (1978.149mil,2190mil)(2058.149mil,2190mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.147mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad U2-24(2526.378mil,2176.693mil) on Bottom Layer And Track (2541.851mil,2190mil)(2621.851mil,2190mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.563mil < 10mil) Between Pad USB1-0(2508.52mil,1566.591mil) on Top Layer And Track (2504mil,1516mil)(2504mil,1532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.563mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.382mil < 10mil) Between Pad USB1-0(2508.52mil,1566.591mil) on Top Layer And Track (2504mil,1602mil)(2504mil,1699mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.02mil < 10mil) Between Pad USB1-0(2536.079mil,1667.378mil) on Top Layer And Track (2504mil,1602mil)(2504mil,1699mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.02mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.563mil < 10mil) Between Pad USB1-0(2536.079mil,1667.378mil) on Top Layer And Track (2504mil,1699mil)(2599mil,1699mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.563mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.524mil < 10mil) Between Pad USB1-0(2606.945mil,1521.709mil) on Top Layer And Track (2529mil,1491mil)(2803mil,1491mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.524mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.524mil < 10mil) Between Pad USB1-0(2725.055mil,1521.709mil) on Top Layer And Track (2529mil,1491mil)(2803mil,1491mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.524mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.53mil < 10mil) Between Pad USB1-0(2795.921mil,1667.378mil) on Top Layer And Text "P7" (2865mil,1685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.53mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.53mil < 10mil) Between Pad USB1-0(2795.921mil,1667.378mil) on Top Layer And Text "VIN" (2865mil,1570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.53mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.563mil < 10mil) Between Pad USB1-0(2795.921mil,1667.378mil) on Top Layer And Track (2732mil,1699mil)(2828mil,1699mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.563mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.02mil < 10mil) Between Pad USB1-0(2795.921mil,1667.378mil) on Top Layer And Track (2828mil,1602mil)(2828mil,1699mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.02mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad USB1-0(2823.48mil,1566.591mil) on Top Layer And Text "GND" (2865mil,1470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad USB1-0(2823.48mil,1566.591mil) on Top Layer And Text "VIN" (2865mil,1570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.563mil < 10mil) Between Pad USB1-0(2823.48mil,1566.591mil) on Top Layer And Track (2828mil,1516mil)(2828mil,1531mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.563mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.382mil < 10mil) Between Pad USB1-0(2823.48mil,1566.591mil) on Top Layer And Track (2828mil,1602mil)(2828mil,1699mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.977mil < 10mil) Between Pad USB1-1(2614.819mil,1691mil) on Top Layer And Track (2504mil,1699mil)(2599mil,1699mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.977mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.445mil < 10mil) Between Pad USB1-5(2717.181mil,1691mil) on Top Layer And Track (2732mil,1699mil)(2828mil,1699mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.445mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.857mil < 10mil) Between Pad Y1-1(1799.448mil,2195mil) on Top Layer And Text "P0" (1765mil,2176.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.857mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 10mil) Between Pad Y1-1(1799.448mil,2195mil) on Top Layer And Track (1781.448mil,2223mil)(1781.448mil,2240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.331mil < 10mil) Between Pad Y1-1(1799.448mil,2195mil) on Top Layer And Track (1795mil,2160mil)(1832mil,2160mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad Y1-1(1799.448mil,2195mil) on Top Layer And Track (1832.448mil,2182mil)(1857.448mil,2182mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.962mil < 10mil) Between Pad Y1-2(1890mil,2195mil) on Top Layer And Track (1832.448mil,2182mil)(1857.448mil,2182mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.962mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.331mil < 10mil) Between Pad Y1-2(1890mil,2195mil) on Top Layer And Track (1867mil,2160mil)(1904mil,2160mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 10mil) Between Pad Y1-2(1890mil,2195mil) on Top Layer And Track (1907.448mil,2223mil)(1907.448mil,2240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.663mil < 10mil) Between Pad Y1-3(1890mil,2267.834mil) on Top Layer And Track (1832.448mil,2280.426mil)(1857.448mil,2280.426mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.663mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.497mil < 10mil) Between Pad Y1-3(1890mil,2267.834mil) on Top Layer And Track (1863mil,2300mil)(1900mil,2300mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.497mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.69mil < 10mil) Between Pad Y1-3(1890mil,2267.834mil) on Top Layer And Track (1907.448mil,2223mil)(1907.448mil,2240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.69mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.165mil < 10mil) Between Pad Y1-4(1799.448mil,2267.834mil) on Top Layer And Track (1781.448mil,2223mil)(1781.448mil,2240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.497mil < 10mil) Between Pad Y1-4(1799.448mil,2267.834mil) on Top Layer And Track (1790mil,2300mil)(1828mil,2300mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.497mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad Y1-4(1799.448mil,2267.834mil) on Top Layer And Track (1832.448mil,2280.426mil)(1857.448mil,2280.426mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
Rule Violations :379

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (1759.448mil,2195mil) on Top Overlay And Text "P0" (1765mil,2176.929mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.506mil < 10mil) Between Arc (1825.447mil,2236.964mil) on Bottom Overlay And Text "P0" (1765mil,2220mil) on Bottom Overlay Silk Text to Silk Clearance [9.506mil]
   Violation between Silk To Silk Clearance Constraint: (8.515mil < 10mil) Between Arc (1828.447mil,2129.965mil) on Top Overlay And Text "P1" (1765mil,2076.929mil) on Top Overlay Silk Text to Silk Clearance [8.515mil]
   Violation between Silk To Silk Clearance Constraint: (9.671mil < 10mil) Between Arc (1830.447mil,2019.965mil) on Top Overlay And Text "P2" (1765mil,1976.929mil) on Top Overlay Silk Text to Silk Clearance [9.671mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "3.3V" (1765mil,1456.929mil) on Top Overlay And Text "P6" (1765mil,1576.929mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "BOOT" (2865mil,2052.5mil) on Top Overlay And Text "RST" (2865mil,2170mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.194mil < 10mil) Between Text "BOOT" (2865mil,2052.5mil) on Top Overlay And Text "SYN" (2865mil,1955mil) on Top Overlay Silk Text to Silk Clearance [2.194mil]
   Violation between Silk To Silk Clearance Constraint: (4.694mil < 10mil) Between Text "GND" (2865mil,1470mil) on Top Overlay And Text "VIN" (2865mil,1570mil) on Top Overlay Silk Text to Silk Clearance [4.694mil]
   Violation between Silk To Silk Clearance Constraint: (1.367mil < 10mil) Between Text "GND" (2865mil,1470mil) on Top Overlay And Track (2803mil,1491mil)(2828mil,1516mil) on Top Overlay Silk Text to Silk Clearance [1.367mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "GND" (2865mil,1470mil) on Top Overlay And Track (2828mil,1516mil)(2828mil,1531mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.448mil < 10mil) Between Text "P0" (1765mil,2176.929mil) on Top Overlay And Track (1781.448mil,2223mil)(1781.448mil,2240mil) on Top Overlay Silk Text to Silk Clearance [8.448mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "P2" (1765mil,1976.929mil) on Top Overlay And Track (1759.936mil,1973mil)(1759.936mil,1936mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "P2" (1765mil,1976.929mil) on Top Overlay And Track (1759.936mil,1973mil)(1799.936mil,1973mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "P3" (1765mil,1871.929mil) on Top Overlay And Track (1759.936mil,1876mil)(1759.936mil,1913mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "P3" (1765mil,1871.929mil) on Top Overlay And Track (1759.936mil,1876mil)(1799.936mil,1876mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.758mil < 10mil) Between Text "P3" (1765mil,1871.929mil) on Top Overlay And Track (1759.936mil,1973mil)(1759.936mil,1936mil) on Top Overlay Silk Text to Silk Clearance [2.758mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "P7" (2865mil,1685mil) on Top Overlay And Track (2732mil,1699mil)(2828mil,1699mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "P7" (2865mil,1685mil) on Top Overlay And Track (2828mil,1602mil)(2828mil,1699mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "RST" (2865mil,2170mil) on Top Overlay And Track (2807mil,2224.936mil)(2844mil,2224.936mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.631mil < 10mil) Between Text "RST" (2865mil,2170mil) on Top Overlay And Track (2807mil,2264.936mil)(2844mil,2264.936mil) on Top Overlay Silk Text to Silk Clearance [1.631mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "RST" (2865mil,2170mil) on Top Overlay And Track (2844mil,2264.936mil)(2844mil,2224.936mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "VIN" (2865mil,1570mil) on Top Overlay And Track (2828mil,1602mil)(2828mil,1699mil) on Top Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :22

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 561
Waived Violations : 0
Time Elapsed        : 00:00:01