

================================================================
== Vivado HLS Report for 'conv113'
================================================================
* Date:           Mon Dec  5 18:13:25 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out_dataflow.prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+--------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval     | Pipeline|
    |   min   |   max   |    min   |    max    |   min  |   max   |   Type  |
    +---------+---------+----------+-----------+--------+---------+---------+
    |   267301|  1727893| 2.673 ms | 17.279 ms |  267301|  1727893|   none  |
    +---------+---------+----------+-----------+--------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+--------------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) |   Iteration  |  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |    Latency   |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+--------------+-----------+-----------+------+----------+
        |- conv1_yy_reuse          |   267300|  1727892| 1650 ~ 10666 |          -|          -|   162|    no    |
        | + conv1_pad_1            |     1002|     1002|            40|          3|          1|   322|    yes   |
        | + conv1_xx_reuse         |      644|     9660|    2 ~ 30    |          -|          -|   322|    no    |
        |  ++ conv1_line_buffer_0  |        3|        3|             2|          1|          1|     3|    yes   |
        |  ++ conv1_ff             |       19|       19|             5|          1|          1|    16|    yes   |
        +--------------------------+---------+---------+--------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 40
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 56
* Pipeline : 3
  Pipeline-0 : II = 3, D = 40, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 }
  Pipeline-1 : II = 1, D = 2, States = { 46 47 }
  Pipeline-2 : II = 1, D = 5, States = { 51 52 53 54 55 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 43 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 3 
43 --> 44 
44 --> 45 56 2 
45 --> 46 
46 --> 48 47 
47 --> 46 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 56 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 51 
56 --> 44 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.16>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%result_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %result)"   --->   Operation 57 'read' 'result_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%input_image_offset_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %input_image_offset)"   --->   Operation 58 'read' 'input_image_offset_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%conv1_line_buffer_0_217 = alloca [322 x i8], align 1" [kernel.cpp:120]   --->   Operation 59 'alloca' 'conv1_line_buffer_0_217' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%conv1_line_buffer_0_1 = alloca [322 x i8], align 1" [kernel.cpp:120]   --->   Operation 60 'alloca' 'conv1_line_buffer_0_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%conv1_line_buffer_0_2 = alloca [322 x i8], align 1" [kernel.cpp:120]   --->   Operation 61 'alloca' 'conv1_line_buffer_0_2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%conv1_line_buffer_1 = alloca [322 x i8], align 1" [kernel.cpp:120]   --->   Operation 62 'alloca' 'conv1_line_buffer_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%conv1_line_buffer_1_1 = alloca [322 x i8], align 1" [kernel.cpp:120]   --->   Operation 63 'alloca' 'conv1_line_buffer_1_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%conv1_line_buffer_1_2 = alloca [322 x i8], align 1" [kernel.cpp:120]   --->   Operation 64 'alloca' 'conv1_line_buffer_1_2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%conv1_line_buffer_2 = alloca [322 x i8], align 1" [kernel.cpp:120]   --->   Operation 65 'alloca' 'conv1_line_buffer_2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%conv1_line_buffer_2_1 = alloca [322 x i8], align 1" [kernel.cpp:120]   --->   Operation 66 'alloca' 'conv1_line_buffer_2_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%conv1_line_buffer_2_2 = alloca [322 x i8], align 1" [kernel.cpp:120]   --->   Operation 67 'alloca' 'conv1_line_buffer_2_2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%conv1_window_buffer_s = alloca [3 x i8], align 1" [kernel.cpp:123]   --->   Operation 68 'alloca' 'conv1_window_buffer_s' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%conv1_window_buffer_1 = alloca [3 x i8], align 1" [kernel.cpp:123]   --->   Operation 69 'alloca' 'conv1_window_buffer_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%conv1_window_buffer_2 = alloca [3 x i8], align 1" [kernel.cpp:123]   --->   Operation 70 'alloca' 'conv1_window_buffer_2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%conv1_window_buffer_3 = alloca [3 x i8], align 1" [kernel.cpp:123]   --->   Operation 71 'alloca' 'conv1_window_buffer_3' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%conv1_window_buffer_4 = alloca [3 x i8], align 1" [kernel.cpp:123]   --->   Operation 72 'alloca' 'conv1_window_buffer_4' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%conv1_window_buffer_5 = alloca [3 x i8], align 1" [kernel.cpp:123]   --->   Operation 73 'alloca' 'conv1_window_buffer_5' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%conv1_window_buffer_6 = alloca [3 x i8], align 1" [kernel.cpp:123]   --->   Operation 74 'alloca' 'conv1_window_buffer_6' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%conv1_window_buffer_7 = alloca [3 x i8], align 1" [kernel.cpp:123]   --->   Operation 75 'alloca' 'conv1_window_buffer_7' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%conv1_window_buffer_8 = alloca [3 x i8], align 1" [kernel.cpp:123]   --->   Operation 76 'alloca' 'conv1_window_buffer_8' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %input_image, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str24, i32 0, i32 0, [5 x i8]* @p_str25, [6 x i8]* @p_str26, [1 x i8]* @p_str24, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str24, [1 x i8]* @p_str24)"   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %input_image, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str24, i32 0, i32 0, [5 x i8]* @p_str25, [6 x i8]* @p_str26, [1 x i8]* @p_str24, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str24, [1 x i8]* @p_str24)"   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %conv1_pipe_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str304, i32 0, i32 0, [1 x i8]* @p_str305, [1 x i8]* @p_str306, [1 x i8]* @p_str307, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str308, [1 x i8]* @p_str309)"   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %conv1_pipe_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str304, i32 0, i32 0, [1 x i8]* @p_str305, [1 x i8]* @p_str306, [1 x i8]* @p_str307, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str308, [1 x i8]* @p_str309)"   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str15, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str17, [1 x i8]* @p_str18, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str19, [11 x i8]* @ScalarProp_str)"   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (2.16ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %result_out, i32 %result_read)"   --->   Operation 82 'write' <Predicate = true> <Delay = 2.16> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %input_image, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str24, i32 0, i32 0, [5 x i8]* @p_str25, [6 x i8]* @p_str26, [1 x i8]* @p_str24, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str24, [1 x i8]* @p_str24)"   --->   Operation 83 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %conv1_pipe_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str304, i32 0, i32 0, [1 x i8]* @p_str305, [1 x i8]* @p_str306, [1 x i8]* @p_str307, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str308, [1 x i8]* @p_str309)"   --->   Operation 84 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%input_image_offset1_s = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %input_image_offset_r, i32 2, i32 31)" [kernel.cpp:119]   --->   Operation 85 'partselect' 'input_image_offset1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %conv1_pipe_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str304, i32 0, i32 0, [1 x i8]* @p_str305, [1 x i8]* @p_str306, [1 x i8]* @p_str307, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str308, [1 x i8]* @p_str309)"   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %input_image, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str24, i32 0, i32 0, [5 x i8]* @p_str25, [6 x i8]* @p_str26, [1 x i8]* @p_str24, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str24, [1 x i8]* @p_str24)"   --->   Operation 87 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str31)" [kernel.cpp:126]   --->   Operation 88 'specregionbegin' 'tmp_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%conv1_window_buffer_9 = getelementptr [3 x i8]* %conv1_window_buffer_s, i64 0, i64 0" [kernel.cpp:158]   --->   Operation 89 'getelementptr' 'conv1_window_buffer_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%conv1_window_buffer_10 = getelementptr [3 x i8]* %conv1_window_buffer_1, i64 0, i64 0" [kernel.cpp:158]   --->   Operation 90 'getelementptr' 'conv1_window_buffer_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%conv1_window_buffer_11 = getelementptr [3 x i8]* %conv1_window_buffer_2, i64 0, i64 0" [kernel.cpp:158]   --->   Operation 91 'getelementptr' 'conv1_window_buffer_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%conv1_window_buffer_12 = getelementptr [3 x i8]* %conv1_window_buffer_3, i64 0, i64 0" [kernel.cpp:158]   --->   Operation 92 'getelementptr' 'conv1_window_buffer_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%conv1_window_buffer_13 = getelementptr [3 x i8]* %conv1_window_buffer_4, i64 0, i64 0" [kernel.cpp:158]   --->   Operation 93 'getelementptr' 'conv1_window_buffer_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%conv1_window_buffer_14 = getelementptr [3 x i8]* %conv1_window_buffer_5, i64 0, i64 0" [kernel.cpp:158]   --->   Operation 94 'getelementptr' 'conv1_window_buffer_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%conv1_window_buffer_15 = getelementptr [3 x i8]* %conv1_window_buffer_6, i64 0, i64 0" [kernel.cpp:158]   --->   Operation 95 'getelementptr' 'conv1_window_buffer_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%conv1_window_buffer_16 = getelementptr [3 x i8]* %conv1_window_buffer_7, i64 0, i64 0" [kernel.cpp:158]   --->   Operation 96 'getelementptr' 'conv1_window_buffer_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%conv1_window_buffer_17 = getelementptr [3 x i8]* %conv1_window_buffer_8, i64 0, i64 0" [kernel.cpp:158]   --->   Operation 97 'getelementptr' 'conv1_window_buffer_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%conv1_window_buffer_18 = getelementptr [3 x i8]* %conv1_window_buffer_s, i64 0, i64 1" [kernel.cpp:158]   --->   Operation 98 'getelementptr' 'conv1_window_buffer_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%conv1_window_buffer_19 = getelementptr [3 x i8]* %conv1_window_buffer_1, i64 0, i64 1" [kernel.cpp:158]   --->   Operation 99 'getelementptr' 'conv1_window_buffer_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%conv1_window_buffer_20 = getelementptr [3 x i8]* %conv1_window_buffer_2, i64 0, i64 1" [kernel.cpp:158]   --->   Operation 100 'getelementptr' 'conv1_window_buffer_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%conv1_window_buffer_21 = getelementptr [3 x i8]* %conv1_window_buffer_3, i64 0, i64 1" [kernel.cpp:158]   --->   Operation 101 'getelementptr' 'conv1_window_buffer_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%conv1_window_buffer_22 = getelementptr [3 x i8]* %conv1_window_buffer_4, i64 0, i64 1" [kernel.cpp:158]   --->   Operation 102 'getelementptr' 'conv1_window_buffer_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%conv1_window_buffer_23 = getelementptr [3 x i8]* %conv1_window_buffer_5, i64 0, i64 1" [kernel.cpp:158]   --->   Operation 103 'getelementptr' 'conv1_window_buffer_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%conv1_window_buffer_24 = getelementptr [3 x i8]* %conv1_window_buffer_6, i64 0, i64 1" [kernel.cpp:158]   --->   Operation 104 'getelementptr' 'conv1_window_buffer_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%conv1_window_buffer_25 = getelementptr [3 x i8]* %conv1_window_buffer_7, i64 0, i64 1" [kernel.cpp:158]   --->   Operation 105 'getelementptr' 'conv1_window_buffer_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%conv1_window_buffer_26 = getelementptr [3 x i8]* %conv1_window_buffer_8, i64 0, i64 1" [kernel.cpp:158]   --->   Operation 106 'getelementptr' 'conv1_window_buffer_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%conv1_window_buffer_27 = getelementptr [3 x i8]* %conv1_window_buffer_s, i64 0, i64 2" [kernel.cpp:158]   --->   Operation 107 'getelementptr' 'conv1_window_buffer_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%conv1_window_buffer_28 = getelementptr [3 x i8]* %conv1_window_buffer_1, i64 0, i64 2" [kernel.cpp:158]   --->   Operation 108 'getelementptr' 'conv1_window_buffer_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%conv1_window_buffer_29 = getelementptr [3 x i8]* %conv1_window_buffer_2, i64 0, i64 2" [kernel.cpp:158]   --->   Operation 109 'getelementptr' 'conv1_window_buffer_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%conv1_window_buffer_30 = getelementptr [3 x i8]* %conv1_window_buffer_3, i64 0, i64 2" [kernel.cpp:158]   --->   Operation 110 'getelementptr' 'conv1_window_buffer_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%conv1_window_buffer_31 = getelementptr [3 x i8]* %conv1_window_buffer_4, i64 0, i64 2" [kernel.cpp:158]   --->   Operation 111 'getelementptr' 'conv1_window_buffer_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%conv1_window_buffer_32 = getelementptr [3 x i8]* %conv1_window_buffer_5, i64 0, i64 2" [kernel.cpp:158]   --->   Operation 112 'getelementptr' 'conv1_window_buffer_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%conv1_window_buffer_33 = getelementptr [3 x i8]* %conv1_window_buffer_6, i64 0, i64 2" [kernel.cpp:158]   --->   Operation 113 'getelementptr' 'conv1_window_buffer_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%conv1_window_buffer_34 = getelementptr [3 x i8]* %conv1_window_buffer_7, i64 0, i64 2" [kernel.cpp:158]   --->   Operation 114 'getelementptr' 'conv1_window_buffer_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%conv1_window_buffer_35 = getelementptr [3 x i8]* %conv1_window_buffer_8, i64 0, i64 2" [kernel.cpp:158]   --->   Operation 115 'getelementptr' 'conv1_window_buffer_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i30 %input_image_offset1_s to i64" [kernel.cpp:134]   --->   Operation 116 'zext' 'zext_ln134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.75ns)   --->   "br label %0" [kernel.cpp:127]   --->   Operation 117 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.18>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%yy_reuse_0_0_i_i = phi i8 [ 0, %conv1_nn_begin ], [ %add_ln127, %conv1_yy_reuse_end ]" [kernel.cpp:127]   --->   Operation 118 'phi' 'yy_reuse_0_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.85ns)   --->   "%icmp_ln127 = icmp eq i8 %yy_reuse_0_0_i_i, -94" [kernel.cpp:127]   --->   Operation 119 'icmp' 'icmp_ln127' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 162, i64 162, i64 162)"   --->   Operation 120 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.90ns)   --->   "%add_ln127 = add i8 %yy_reuse_0_0_i_i, 1" [kernel.cpp:127]   --->   Operation 121 'add' 'add_ln127' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %icmp_ln127, label %conv1_nn_end, label %conv1_yy_reuse_begin" [kernel.cpp:127]   --->   Operation 122 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str32) nounwind" [kernel.cpp:127]   --->   Operation 123 'specloopname' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_i_i_221 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str32)" [kernel.cpp:127]   --->   Operation 124 'specregionbegin' 'tmp_i_i_221' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.85ns)   --->   "%icmp_ln134 = icmp ne i8 %yy_reuse_0_0_i_i, 0" [kernel.cpp:134]   --->   Operation 125 'icmp' 'icmp_ln134' <Predicate = (!icmp_ln127)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.85ns)   --->   "%icmp_ln134_1 = icmp ult i8 %yy_reuse_0_0_i_i, -95" [kernel.cpp:134]   --->   Operation 126 'icmp' 'icmp_ln134_1' <Predicate = (!icmp_ln127)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%shl_ln_i_i = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %yy_reuse_0_0_i_i, i8 0)" [kernel.cpp:134]   --->   Operation 127 'bitconcatenate' 'shl_ln_i_i' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%shl_ln134_1_i_i = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %yy_reuse_0_0_i_i, i6 0)" [kernel.cpp:134]   --->   Operation 128 'bitconcatenate' 'shl_ln134_1_i_i' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln134_1 = zext i14 %shl_ln134_1_i_i to i16" [kernel.cpp:134]   --->   Operation 129 'zext' 'zext_ln134_1' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (1.01ns)   --->   "%add_ln134 = add i16 %zext_ln134_1, %shl_ln_i_i" [kernel.cpp:134]   --->   Operation 130 'add' 'add_ln134' <Predicate = (!icmp_ln127)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i16 %add_ln134 to i17" [kernel.cpp:128]   --->   Operation 131 'zext' 'zext_ln128' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.75ns)   --->   "br label %1" [kernel.cpp:128]   --->   Operation 132 'br' <Predicate = (!icmp_ln127)> <Delay = 0.75>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%empty_228 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str31, i32 %tmp_i_i)" [kernel.cpp:170]   --->   Operation 133 'specregionend' 'empty_228' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 134 'ret' <Predicate = (icmp_ln127)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.23>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%conv1_pad_1_0_0_i_i = phi i9 [ 0, %conv1_yy_reuse_begin ], [ %add_ln128, %conv1_pad_1_end ]" [kernel.cpp:128]   --->   Operation 135 'phi' 'conv1_pad_1_0_0_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.85ns)   --->   "%icmp_ln128 = icmp eq i9 %conv1_pad_1_0_0_i_i, -190" [kernel.cpp:128]   --->   Operation 136 'icmp' 'icmp_ln128' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%empty_220 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 322, i64 322, i64 322)"   --->   Operation 137 'speclooptripcount' 'empty_220' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.92ns)   --->   "%add_ln128 = add i9 %conv1_pad_1_0_0_i_i, 1" [kernel.cpp:128]   --->   Operation 138 'add' 'add_ln128' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "br i1 %icmp_ln128, label %.preheader348.preheader.0.i.i, label %conv1_pad_1_begin" [kernel.cpp:128]   --->   Operation 139 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln128_1 = zext i9 %conv1_pad_1_0_0_i_i to i10" [kernel.cpp:128]   --->   Operation 140 'zext' 'zext_ln128_1' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln132 = zext i9 %conv1_pad_1_0_0_i_i to i64" [kernel.cpp:132]   --->   Operation 141 'zext' 'zext_ln132' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%conv1_line_buffer_1_6 = getelementptr [322 x i8]* %conv1_line_buffer_1, i64 0, i64 %zext_ln132" [kernel.cpp:132]   --->   Operation 142 'getelementptr' 'conv1_line_buffer_1_6' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%conv1_line_buffer_1_7 = getelementptr [322 x i8]* %conv1_line_buffer_1_1, i64 0, i64 %zext_ln132" [kernel.cpp:132]   --->   Operation 143 'getelementptr' 'conv1_line_buffer_1_7' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%conv1_line_buffer_1_8 = getelementptr [322 x i8]* %conv1_line_buffer_1_2, i64 0, i64 %zext_ln132" [kernel.cpp:132]   --->   Operation 144 'getelementptr' 'conv1_line_buffer_1_8' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%conv1_line_buffer_2_6 = getelementptr [322 x i8]* %conv1_line_buffer_2, i64 0, i64 %zext_ln132" [kernel.cpp:132]   --->   Operation 145 'getelementptr' 'conv1_line_buffer_2_6' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%conv1_line_buffer_2_7 = getelementptr [322 x i8]* %conv1_line_buffer_2_1, i64 0, i64 %zext_ln132" [kernel.cpp:132]   --->   Operation 146 'getelementptr' 'conv1_line_buffer_2_7' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%conv1_line_buffer_2_8 = getelementptr [322 x i8]* %conv1_line_buffer_2_2, i64 0, i64 %zext_ln132" [kernel.cpp:132]   --->   Operation 147 'getelementptr' 'conv1_line_buffer_2_8' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.85ns)   --->   "%icmp_ln134_2 = icmp ne i9 %conv1_pad_1_0_0_i_i, 0" [kernel.cpp:134]   --->   Operation 148 'icmp' 'icmp_ln134_2' <Predicate = (!icmp_ln128)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.85ns)   --->   "%icmp_ln134_3 = icmp ult i9 %conv1_pad_1_0_0_i_i, -191" [kernel.cpp:134]   --->   Operation 149 'icmp' 'icmp_ln134_3' <Predicate = (!icmp_ln128)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node and_ln134_2)   --->   "%and_ln134 = and i1 %icmp_ln134_1, %icmp_ln134_2" [kernel.cpp:134]   --->   Operation 150 'and' 'and_ln134' <Predicate = (!icmp_ln128)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node and_ln134_2)   --->   "%and_ln134_1 = and i1 %icmp_ln134, %icmp_ln134_3" [kernel.cpp:134]   --->   Operation 151 'and' 'and_ln134_1' <Predicate = (!icmp_ln128)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln134_2 = and i1 %and_ln134_1, %and_ln134" [kernel.cpp:134]   --->   Operation 152 'and' 'and_ln134_2' <Predicate = (!icmp_ln128)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (0.92ns)   --->   "%add_ln134_1 = add i10 -1, %zext_ln128_1" [kernel.cpp:134]   --->   Operation 153 'add' 'add_ln134_1' <Predicate = (!icmp_ln128)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [14/14] (1.34ns)   --->   "%srem_ln134 = srem i10 %add_ln134_1, 320" [kernel.cpp:134]   --->   Operation 154 'srem' 'srem_ln134' <Predicate = (!icmp_ln128)> <Delay = 1.34> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [2/2] (1.35ns)   --->   "%conv1_line_buffer_1_9 = load i8* %conv1_line_buffer_1_6, align 1" [kernel.cpp:132]   --->   Operation 155 'load' 'conv1_line_buffer_1_9' <Predicate = (!icmp_ln128)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 156 [2/2] (1.35ns)   --->   "%conv1_line_buffer_2_9 = load i8* %conv1_line_buffer_2_6, align 1" [kernel.cpp:132]   --->   Operation 156 'load' 'conv1_line_buffer_2_9' <Predicate = (!icmp_ln128)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "br i1 %and_ln134_2, label %2, label %ap_fixed_base.exit.0.1.critedge.i.i" [kernel.cpp:134]   --->   Operation 157 'br' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (1.35ns)   --->   "store i8 0, i8* %conv1_line_buffer_2_6, align 1" [kernel.cpp:134]   --->   Operation 158 'store' <Predicate = (!icmp_ln128 & !and_ln134_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 159 [2/2] (1.35ns)   --->   "%conv1_line_buffer_1_4 = load i8* %conv1_line_buffer_1_7, align 1" [kernel.cpp:132]   --->   Operation 159 'load' 'conv1_line_buffer_1_4' <Predicate = (!icmp_ln128 & !and_ln134_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 160 [2/2] (1.35ns)   --->   "%conv1_line_buffer_2_4 = load i8* %conv1_line_buffer_2_7, align 1" [kernel.cpp:132]   --->   Operation 160 'load' 'conv1_line_buffer_2_4' <Predicate = (!icmp_ln128 & !and_ln134_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 161 [2/2] (1.35ns)   --->   "%conv1_line_buffer_1_3 = load i8* %conv1_line_buffer_1_7, align 1" [kernel.cpp:132]   --->   Operation 161 'load' 'conv1_line_buffer_1_3' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 162 [2/2] (1.35ns)   --->   "%conv1_line_buffer_2_3 = load i8* %conv1_line_buffer_2_7, align 1" [kernel.cpp:132]   --->   Operation 162 'load' 'conv1_line_buffer_2_3' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 163 [2/2] (1.35ns)   --->   "%conv1_line_buffer_1_5 = load i8* %conv1_line_buffer_1_8, align 1" [kernel.cpp:132]   --->   Operation 163 'load' 'conv1_line_buffer_1_5' <Predicate = (!icmp_ln128)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 164 [2/2] (1.35ns)   --->   "%conv1_line_buffer_2_5 = load i8* %conv1_line_buffer_2_8, align 1" [kernel.cpp:132]   --->   Operation 164 'load' 'conv1_line_buffer_2_5' <Predicate = (!icmp_ln128)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 165 [1/1] (2.04ns)   --->   "br i1 %and_ln134_2, label %19, label %conv1_pad_1_end" [kernel.cpp:134]   --->   Operation 165 'br' <Predicate = (!icmp_ln128)> <Delay = 2.04>

State 4 <SV = 3> <Delay = 2.70>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%conv1_line_buffer_0_3 = getelementptr [322 x i8]* %conv1_line_buffer_0_217, i64 0, i64 %zext_ln132" [kernel.cpp:132]   --->   Operation 166 'getelementptr' 'conv1_line_buffer_0_3' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%conv1_line_buffer_0_4 = getelementptr [322 x i8]* %conv1_line_buffer_0_1, i64 0, i64 %zext_ln132" [kernel.cpp:132]   --->   Operation 167 'getelementptr' 'conv1_line_buffer_0_4' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%conv1_line_buffer_0_5 = getelementptr [322 x i8]* %conv1_line_buffer_0_2, i64 0, i64 %zext_ln132" [kernel.cpp:132]   --->   Operation 168 'getelementptr' 'conv1_line_buffer_0_5' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 169 [13/14] (1.34ns)   --->   "%srem_ln134 = srem i10 %add_ln134_1, 320" [kernel.cpp:134]   --->   Operation 169 'srem' 'srem_ln134' <Predicate = (!icmp_ln128)> <Delay = 1.34> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 170 [1/2] (1.35ns)   --->   "%conv1_line_buffer_1_9 = load i8* %conv1_line_buffer_1_6, align 1" [kernel.cpp:132]   --->   Operation 170 'load' 'conv1_line_buffer_1_9' <Predicate = (!icmp_ln128)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_4 : Operation 171 [1/1] (1.35ns)   --->   "store i8 %conv1_line_buffer_1_9, i8* %conv1_line_buffer_0_3, align 1" [kernel.cpp:132]   --->   Operation 171 'store' <Predicate = (!icmp_ln128)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_4 : Operation 172 [1/2] (1.35ns)   --->   "%conv1_line_buffer_2_9 = load i8* %conv1_line_buffer_2_6, align 1" [kernel.cpp:132]   --->   Operation 172 'load' 'conv1_line_buffer_2_9' <Predicate = (!icmp_ln128)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_4 : Operation 173 [1/1] (1.35ns)   --->   "store i8 %conv1_line_buffer_2_9, i8* %conv1_line_buffer_1_6, align 1" [kernel.cpp:132]   --->   Operation 173 'store' <Predicate = (!icmp_ln128)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_4 : Operation 174 [1/2] (1.35ns)   --->   "%conv1_line_buffer_1_4 = load i8* %conv1_line_buffer_1_7, align 1" [kernel.cpp:132]   --->   Operation 174 'load' 'conv1_line_buffer_1_4' <Predicate = (!icmp_ln128 & !and_ln134_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_4 : Operation 175 [1/1] (1.35ns)   --->   "store i8 %conv1_line_buffer_1_4, i8* %conv1_line_buffer_0_4, align 1" [kernel.cpp:132]   --->   Operation 175 'store' <Predicate = (!icmp_ln128 & !and_ln134_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_4 : Operation 176 [1/2] (1.35ns)   --->   "%conv1_line_buffer_2_4 = load i8* %conv1_line_buffer_2_7, align 1" [kernel.cpp:132]   --->   Operation 176 'load' 'conv1_line_buffer_2_4' <Predicate = (!icmp_ln128 & !and_ln134_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_4 : Operation 177 [1/1] (1.35ns)   --->   "store i8 %conv1_line_buffer_2_4, i8* %conv1_line_buffer_1_7, align 1" [kernel.cpp:132]   --->   Operation 177 'store' <Predicate = (!icmp_ln128 & !and_ln134_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_4 : Operation 178 [1/1] (2.04ns)   --->   "br label %ap_fixed_base.exit.0.1.i.i"   --->   Operation 178 'br' <Predicate = (!icmp_ln128 & !and_ln134_2)> <Delay = 2.04>
ST_4 : Operation 179 [1/2] (1.35ns)   --->   "%conv1_line_buffer_1_3 = load i8* %conv1_line_buffer_1_7, align 1" [kernel.cpp:132]   --->   Operation 179 'load' 'conv1_line_buffer_1_3' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_4 : Operation 180 [1/1] (1.35ns)   --->   "store i8 %conv1_line_buffer_1_3, i8* %conv1_line_buffer_0_4, align 1" [kernel.cpp:132]   --->   Operation 180 'store' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_4 : Operation 181 [1/2] (1.35ns)   --->   "%conv1_line_buffer_2_3 = load i8* %conv1_line_buffer_2_7, align 1" [kernel.cpp:132]   --->   Operation 181 'load' 'conv1_line_buffer_2_3' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_4 : Operation 182 [1/1] (1.35ns)   --->   "store i8 %conv1_line_buffer_2_3, i8* %conv1_line_buffer_1_7, align 1" [kernel.cpp:132]   --->   Operation 182 'store' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_4 : Operation 183 [1/2] (1.35ns)   --->   "%conv1_line_buffer_1_5 = load i8* %conv1_line_buffer_1_8, align 1" [kernel.cpp:132]   --->   Operation 183 'load' 'conv1_line_buffer_1_5' <Predicate = (!icmp_ln128)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_4 : Operation 184 [1/1] (1.35ns)   --->   "store i8 %conv1_line_buffer_1_5, i8* %conv1_line_buffer_0_5, align 1" [kernel.cpp:132]   --->   Operation 184 'store' <Predicate = (!icmp_ln128)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_4 : Operation 185 [1/2] (1.35ns)   --->   "%conv1_line_buffer_2_5 = load i8* %conv1_line_buffer_2_8, align 1" [kernel.cpp:132]   --->   Operation 185 'load' 'conv1_line_buffer_2_5' <Predicate = (!icmp_ln128)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_4 : Operation 186 [1/1] (1.35ns)   --->   "store i8 %conv1_line_buffer_2_5, i8* %conv1_line_buffer_1_8, align 1" [kernel.cpp:132]   --->   Operation 186 'store' <Predicate = (!icmp_ln128)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>

State 5 <SV = 4> <Delay = 1.34>
ST_5 : Operation 187 [12/14] (1.34ns)   --->   "%srem_ln134 = srem i10 %add_ln134_1, 320" [kernel.cpp:134]   --->   Operation 187 'srem' 'srem_ln134' <Predicate = (!icmp_ln128)> <Delay = 1.34> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.34>
ST_6 : Operation 188 [11/14] (1.34ns)   --->   "%srem_ln134 = srem i10 %add_ln134_1, 320" [kernel.cpp:134]   --->   Operation 188 'srem' 'srem_ln134' <Predicate = (!icmp_ln128)> <Delay = 1.34> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.34>
ST_7 : Operation 189 [10/14] (1.34ns)   --->   "%srem_ln134 = srem i10 %add_ln134_1, 320" [kernel.cpp:134]   --->   Operation 189 'srem' 'srem_ln134' <Predicate = (!icmp_ln128)> <Delay = 1.34> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.34>
ST_8 : Operation 190 [9/14] (1.34ns)   --->   "%srem_ln134 = srem i10 %add_ln134_1, 320" [kernel.cpp:134]   --->   Operation 190 'srem' 'srem_ln134' <Predicate = (!icmp_ln128)> <Delay = 1.34> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.34>
ST_9 : Operation 191 [8/14] (1.34ns)   --->   "%srem_ln134 = srem i10 %add_ln134_1, 320" [kernel.cpp:134]   --->   Operation 191 'srem' 'srem_ln134' <Predicate = (!icmp_ln128)> <Delay = 1.34> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.34>
ST_10 : Operation 192 [7/14] (1.34ns)   --->   "%srem_ln134 = srem i10 %add_ln134_1, 320" [kernel.cpp:134]   --->   Operation 192 'srem' 'srem_ln134' <Predicate = (!icmp_ln128)> <Delay = 1.34> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.34>
ST_11 : Operation 193 [6/14] (1.34ns)   --->   "%srem_ln134 = srem i10 %add_ln134_1, 320" [kernel.cpp:134]   --->   Operation 193 'srem' 'srem_ln134' <Predicate = (!icmp_ln128)> <Delay = 1.34> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.34>
ST_12 : Operation 194 [5/14] (1.34ns)   --->   "%srem_ln134 = srem i10 %add_ln134_1, 320" [kernel.cpp:134]   --->   Operation 194 'srem' 'srem_ln134' <Predicate = (!icmp_ln128)> <Delay = 1.34> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.34>
ST_13 : Operation 195 [4/14] (1.34ns)   --->   "%srem_ln134 = srem i10 %add_ln134_1, 320" [kernel.cpp:134]   --->   Operation 195 'srem' 'srem_ln134' <Predicate = (!icmp_ln128)> <Delay = 1.34> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.34>
ST_14 : Operation 196 [3/14] (1.34ns)   --->   "%srem_ln134 = srem i10 %add_ln134_1, 320" [kernel.cpp:134]   --->   Operation 196 'srem' 'srem_ln134' <Predicate = (!icmp_ln128)> <Delay = 1.34> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.34>
ST_15 : Operation 197 [2/14] (1.34ns)   --->   "%srem_ln134 = srem i10 %add_ln134_1, 320" [kernel.cpp:134]   --->   Operation 197 'srem' 'srem_ln134' <Predicate = (!icmp_ln128)> <Delay = 1.34> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 198 [1/1] (0.93ns)   --->   "%add_ln134_2 = add i10 -321, %zext_ln128_1" [kernel.cpp:134]   --->   Operation 198 'add' 'add_ln134_2' <Predicate = (!icmp_ln128)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.26>
ST_16 : Operation 199 [1/14] (1.34ns)   --->   "%srem_ln134 = srem i10 %add_ln134_1, 320" [kernel.cpp:134]   --->   Operation 199 'srem' 'srem_ln134' <Predicate = (!icmp_ln128)> <Delay = 1.34> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln134 = sext i10 %srem_ln134 to i18" [kernel.cpp:134]   --->   Operation 200 'sext' 'sext_ln134' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_16 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln134_2 = sext i10 %add_ln134_2 to i17" [kernel.cpp:134]   --->   Operation 201 'sext' 'sext_ln134_2' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_16 : Operation 202 [1/1] (1.01ns)   --->   "%add_ln134_3 = add i17 %zext_ln128, %sext_ln134_2" [kernel.cpp:134]   --->   Operation 202 'add' 'add_ln134_3' <Predicate = (!icmp_ln128)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln134_3 = sext i17 %add_ln134_3 to i18" [kernel.cpp:134]   --->   Operation 203 'sext' 'sext_ln134_3' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_16 : Operation 204 [1/1] (1.02ns)   --->   "%sub_ln134 = sub i18 %sext_ln134_3, %sext_ln134" [kernel.cpp:134]   --->   Operation 204 'sub' 'sub_ln134' <Predicate = (!icmp_ln128)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln134_4 = sext i18 %sub_ln134 to i38" [kernel.cpp:134]   --->   Operation 205 'sext' 'sext_ln134_4' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_16 : Operation 206 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln134 = mul i38 419431, %sext_ln134_4" [kernel.cpp:134]   --->   Operation 206 'mul' 'mul_ln134' <Predicate = (!icmp_ln128)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i38 %mul_ln134 to i36" [kernel.cpp:134]   --->   Operation 207 'trunc' 'trunc_ln134' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_16 : Operation 208 [1/1] (1.21ns)   --->   "%sub_ln134_1 = sub i36 0, %trunc_ln134" [kernel.cpp:134]   --->   Operation 208 'sub' 'sub_ln134_1' <Predicate = (!icmp_ln128)> <Delay = 1.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %sub_ln134, i32 17)" [kernel.cpp:134]   --->   Operation 209 'bitselect' 'tmp_57' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_16 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_58 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %sub_ln134_1, i32 27, i32 35)" [kernel.cpp:134]   --->   Operation 210 'partselect' 'tmp_58' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_16 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln134_5 = sext i9 %tmp_58 to i19" [kernel.cpp:134]   --->   Operation 211 'sext' 'sext_ln134_5' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_16 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_59 = call i11 @_ssdm_op_PartSelect.i11.i38.i32.i32(i38 %mul_ln134, i32 27, i32 37)" [kernel.cpp:134]   --->   Operation 212 'partselect' 'tmp_59' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_16 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln134_6 = sext i11 %tmp_59 to i19" [kernel.cpp:134]   --->   Operation 213 'sext' 'sext_ln134_6' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_16 : Operation 214 [1/1] (0.45ns)   --->   "%select_ln134 = select i1 %tmp_57, i19 %sext_ln134_5, i19 %sext_ln134_6" [kernel.cpp:134]   --->   Operation 214 'select' 'select_ln134' <Predicate = (!icmp_ln128)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln134_1 = trunc i19 %select_ln134 to i9" [kernel.cpp:134]   --->   Operation 215 'trunc' 'trunc_ln134_1' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_16 : Operation 216 [1/1] (0.92ns)   --->   "%sub_ln134_2 = sub i9 0, %trunc_ln134_1" [kernel.cpp:134]   --->   Operation 216 'sub' 'sub_ln134_2' <Predicate = (!icmp_ln128)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln134_2 = trunc i19 %select_ln134 to i9" [kernel.cpp:134]   --->   Operation 217 'trunc' 'trunc_ln134_2' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_16 : Operation 218 [1/1] (0.45ns)   --->   "%select_ln134_1 = select i1 %tmp_57, i9 %sub_ln134_2, i9 %trunc_ln134_2" [kernel.cpp:134]   --->   Operation 218 'select' 'select_ln134_1' <Predicate = (!icmp_ln128)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.75>
ST_17 : Operation 219 [13/13] (1.75ns)   --->   "%srem_ln134_1 = srem i9 %select_ln134_1, 160" [kernel.cpp:134]   --->   Operation 219 'srem' 'srem_ln134_1' <Predicate = (!icmp_ln128)> <Delay = 1.75> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.75>
ST_18 : Operation 220 [12/13] (1.75ns)   --->   "%srem_ln134_1 = srem i9 %select_ln134_1, 160" [kernel.cpp:134]   --->   Operation 220 'srem' 'srem_ln134_1' <Predicate = (!icmp_ln128)> <Delay = 1.75> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.75>
ST_19 : Operation 221 [11/13] (1.75ns)   --->   "%srem_ln134_1 = srem i9 %select_ln134_1, 160" [kernel.cpp:134]   --->   Operation 221 'srem' 'srem_ln134_1' <Predicate = (!icmp_ln128)> <Delay = 1.75> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.75>
ST_20 : Operation 222 [10/13] (1.75ns)   --->   "%srem_ln134_1 = srem i9 %select_ln134_1, 160" [kernel.cpp:134]   --->   Operation 222 'srem' 'srem_ln134_1' <Predicate = (!icmp_ln128)> <Delay = 1.75> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.75>
ST_21 : Operation 223 [9/13] (1.75ns)   --->   "%srem_ln134_1 = srem i9 %select_ln134_1, 160" [kernel.cpp:134]   --->   Operation 223 'srem' 'srem_ln134_1' <Predicate = (!icmp_ln128)> <Delay = 1.75> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.75>
ST_22 : Operation 224 [8/13] (1.75ns)   --->   "%srem_ln134_1 = srem i9 %select_ln134_1, 160" [kernel.cpp:134]   --->   Operation 224 'srem' 'srem_ln134_1' <Predicate = (!icmp_ln128)> <Delay = 1.75> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.75>
ST_23 : Operation 225 [7/13] (1.75ns)   --->   "%srem_ln134_1 = srem i9 %select_ln134_1, 160" [kernel.cpp:134]   --->   Operation 225 'srem' 'srem_ln134_1' <Predicate = (!icmp_ln128)> <Delay = 1.75> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.75>
ST_24 : Operation 226 [6/13] (1.75ns)   --->   "%srem_ln134_1 = srem i9 %select_ln134_1, 160" [kernel.cpp:134]   --->   Operation 226 'srem' 'srem_ln134_1' <Predicate = (!icmp_ln128)> <Delay = 1.75> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.75>
ST_25 : Operation 227 [5/13] (1.75ns)   --->   "%srem_ln134_1 = srem i9 %select_ln134_1, 160" [kernel.cpp:134]   --->   Operation 227 'srem' 'srem_ln134_1' <Predicate = (!icmp_ln128)> <Delay = 1.75> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.37>
ST_26 : Operation 228 [4/13] (1.75ns)   --->   "%srem_ln134_1 = srem i9 %select_ln134_1, 160" [kernel.cpp:134]   --->   Operation 228 'srem' 'srem_ln134_1' <Predicate = (!icmp_ln128)> <Delay = 1.75> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 229 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln134_1 = mul i38 335545, %sext_ln134_4" [kernel.cpp:134]   --->   Operation 229 'mul' 'mul_ln134_1' <Predicate = (!icmp_ln128)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln134_3 = trunc i38 %mul_ln134_1 to i36" [kernel.cpp:134]   --->   Operation 230 'trunc' 'trunc_ln134_3' <Predicate = (!icmp_ln128 & tmp_57)> <Delay = 0.00>
ST_26 : Operation 231 [1/1] (1.21ns)   --->   "%sub_ln134_3 = sub i36 0, %trunc_ln134_3" [kernel.cpp:134]   --->   Operation 231 'sub' 'sub_ln134_3' <Predicate = (!icmp_ln128 & tmp_57)> <Delay = 1.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node sub_ln134_4)   --->   "%tmp_60 = call i2 @_ssdm_op_PartSelect.i2.i36.i32.i32(i36 %sub_ln134_3, i32 34, i32 35)" [kernel.cpp:134]   --->   Operation 232 'partselect' 'tmp_60' <Predicate = (!icmp_ln128 & tmp_57)> <Delay = 0.00>
ST_26 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node sub_ln134_4)   --->   "%sext_ln134_8 = sext i2 %tmp_60 to i18" [kernel.cpp:134]   --->   Operation 233 'sext' 'sext_ln134_8' <Predicate = (!icmp_ln128 & tmp_57)> <Delay = 0.00>
ST_26 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_61 = call i4 @_ssdm_op_PartSelect.i4.i38.i32.i32(i38 %mul_ln134_1, i32 34, i32 37)" [kernel.cpp:134]   --->   Operation 234 'partselect' 'tmp_61' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_26 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln134_9 = sext i4 %tmp_61 to i18" [kernel.cpp:134]   --->   Operation 235 'sext' 'sext_ln134_9' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_26 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node sub_ln134_4)   --->   "%select_ln134_2 = select i1 %tmp_57, i18 %sext_ln134_8, i18 %sext_ln134_9" [kernel.cpp:134]   --->   Operation 236 'select' 'select_ln134_2' <Predicate = (!icmp_ln128 & tmp_57)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 237 [1/1] (0.86ns) (out node of the LUT)   --->   "%sub_ln134_4 = sub i18 0, %select_ln134_2" [kernel.cpp:134]   --->   Operation 237 'sub' 'sub_ln134_4' <Predicate = (!icmp_ln128 & tmp_57)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 238 [1/1] (0.44ns)   --->   "%select_ln134_3 = select i1 %tmp_57, i18 %sub_ln134_4, i18 %sext_ln134_9" [kernel.cpp:134]   --->   Operation 238 'select' 'select_ln134_3' <Predicate = (!icmp_ln128)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.75>
ST_27 : Operation 239 [3/13] (1.75ns)   --->   "%srem_ln134_1 = srem i9 %select_ln134_1, 160" [kernel.cpp:134]   --->   Operation 239 'srem' 'srem_ln134_1' <Predicate = (!icmp_ln128)> <Delay = 1.75> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.75>
ST_28 : Operation 240 [2/13] (1.75ns)   --->   "%srem_ln134_1 = srem i9 %select_ln134_1, 160" [kernel.cpp:134]   --->   Operation 240 'srem' 'srem_ln134_1' <Predicate = (!icmp_ln128)> <Delay = 1.75> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.25>
ST_29 : Operation 241 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str33) nounwind" [kernel.cpp:128]   --->   Operation 241 'specloopname' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_29 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_55_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str33)" [kernel.cpp:128]   --->   Operation 242 'specregionbegin' 'tmp_55_i_i' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_29 : Operation 243 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str24) nounwind" [kernel.cpp:129]   --->   Operation 243 'specpipeline' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_29 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln134_1 = sext i10 %srem_ln134 to i64" [kernel.cpp:134]   --->   Operation 244 'sext' 'sext_ln134_1' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_29 : Operation 245 [1/13] (1.75ns)   --->   "%srem_ln134_1 = srem i9 %select_ln134_1, 160" [kernel.cpp:134]   --->   Operation 245 'srem' 'srem_ln134_1' <Predicate = (!icmp_ln128)> <Delay = 1.75> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln134_7 = sext i9 %srem_ln134_1 to i27" [kernel.cpp:134]   --->   Operation 246 'sext' 'sext_ln134_7' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_29 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_69_i_i = call i25 @_ssdm_op_BitConcatenate.i25.i18.i7(i18 %select_ln134_3, i7 0)" [kernel.cpp:134]   --->   Operation 247 'bitconcatenate' 'tmp_69_i_i' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_29 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln134_2 = zext i25 %tmp_69_i_i to i26" [kernel.cpp:134]   --->   Operation 248 'zext' 'zext_ln134_2' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_29 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_70_i_i = call i23 @_ssdm_op_BitConcatenate.i23.i18.i5(i18 %select_ln134_3, i5 0)" [kernel.cpp:134]   --->   Operation 249 'bitconcatenate' 'tmp_70_i_i' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_29 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln134_3 = zext i23 %tmp_70_i_i to i26" [kernel.cpp:134]   --->   Operation 250 'zext' 'zext_ln134_3' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_29 : Operation 251 [1/1] (1.12ns)   --->   "%add_ln134_4 = add i26 %zext_ln134_3, %zext_ln134_2" [kernel.cpp:134]   --->   Operation 251 'add' 'add_ln134_4' <Predicate = (!icmp_ln128)> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln134_4 = zext i26 %add_ln134_4 to i27" [kernel.cpp:134]   --->   Operation 252 'zext' 'zext_ln134_4' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_29 : Operation 253 [1/1] (1.13ns)   --->   "%add_ln134_5 = add i27 %zext_ln134_4, %sext_ln134_7" [kernel.cpp:134]   --->   Operation 253 'add' 'add_ln134_5' <Predicate = (!icmp_ln128)> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_62 = call i35 @_ssdm_op_BitConcatenate.i35.i27.i8(i27 %add_ln134_5, i8 0)" [kernel.cpp:134]   --->   Operation 254 'bitconcatenate' 'tmp_62' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_29 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln134_10 = sext i35 %tmp_62 to i64" [kernel.cpp:134]   --->   Operation 255 'sext' 'sext_ln134_10' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_29 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_63 = call i33 @_ssdm_op_BitConcatenate.i33.i27.i6(i27 %add_ln134_5, i6 0)" [kernel.cpp:134]   --->   Operation 256 'bitconcatenate' 'tmp_63' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_29 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln134_11 = sext i33 %tmp_63 to i64" [kernel.cpp:134]   --->   Operation 257 'sext' 'sext_ln134_11' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_29 : Operation 258 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln134_6 = add i64 %sext_ln134_11, %sext_ln134_10" [kernel.cpp:134]   --->   Operation 258 'add' 'add_ln134_6' <Predicate = (!icmp_ln128)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 259 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln134_7 = add i64 %add_ln134_6, %sext_ln134_1" [kernel.cpp:134]   --->   Operation 259 'add' 'add_ln134_7' <Predicate = (!icmp_ln128)> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node sub_ln134_5)   --->   "%shl_ln134 = shl i64 %add_ln134_7, 2" [kernel.cpp:134]   --->   Operation 260 'shl' 'shl_ln134' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_29 : Operation 261 [1/1] (1.23ns) (out node of the LUT)   --->   "%sub_ln134_5 = sub i64 %shl_ln134, %add_ln134_7" [kernel.cpp:134]   --->   Operation 261 'sub' 'sub_ln134_5' <Predicate = (!icmp_ln128)> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 262 [1/1] (1.23ns)   --->   "%add_ln134_8 = add i64 %zext_ln134, %sub_ln134_5" [kernel.cpp:134]   --->   Operation 262 'add' 'add_ln134_8' <Predicate = (!icmp_ln128)> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 263 [1/1] (0.00ns)   --->   "%input_image_addr = getelementptr float* %input_image, i64 %add_ln134_8" [kernel.cpp:134]   --->   Operation 263 'getelementptr' 'input_image_addr' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_29 : Operation 264 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln134_9 = add i64 1, %sub_ln134_5" [kernel.cpp:134]   --->   Operation 264 'add' 'add_ln134_9' <Predicate = (!icmp_ln128)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 265 [1/1] (0.92ns) (root node of TernaryAdder)   --->   "%add_ln134_10 = add i64 %zext_ln134, %add_ln134_9" [kernel.cpp:134]   --->   Operation 265 'add' 'add_ln134_10' <Predicate = (!icmp_ln128)> <Delay = 0.92> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 266 [1/1] (0.00ns)   --->   "%input_image_addr_1 = getelementptr float* %input_image, i64 %add_ln134_10" [kernel.cpp:134]   --->   Operation 266 'getelementptr' 'input_image_addr_1' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_29 : Operation 267 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln134_11 = add i64 2, %sub_ln134_5" [kernel.cpp:134]   --->   Operation 267 'add' 'add_ln134_11' <Predicate = (!icmp_ln128)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 268 [1/1] (0.92ns) (root node of TernaryAdder)   --->   "%add_ln134_12 = add i64 %zext_ln134, %add_ln134_11" [kernel.cpp:134]   --->   Operation 268 'add' 'add_ln134_12' <Predicate = (!icmp_ln128)> <Delay = 0.92> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 269 [1/1] (0.00ns)   --->   "%input_image_addr_2 = getelementptr float* %input_image, i64 %add_ln134_12" [kernel.cpp:134]   --->   Operation 269 'getelementptr' 'input_image_addr_2' <Predicate = (!icmp_ln128)> <Delay = 0.00>

State 30 <SV = 29> <Delay = 8.75>
ST_30 : Operation 270 [7/7] (8.75ns)   --->   "%input_image_load_i_i = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_image_addr, i32 1)" [kernel.cpp:134]   --->   Operation 270 'readreq' 'input_image_load_i_i' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 8.75>
ST_31 : Operation 271 [6/7] (8.75ns)   --->   "%input_image_load_i_i = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_image_addr, i32 1)" [kernel.cpp:134]   --->   Operation 271 'readreq' 'input_image_load_i_i' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 272 [7/7] (8.75ns)   --->   "%input_image_load_1_i = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_image_addr_1, i32 1)" [kernel.cpp:134]   --->   Operation 272 'readreq' 'input_image_load_1_i' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 8.75>
ST_32 : Operation 273 [5/7] (8.75ns)   --->   "%input_image_load_i_i = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_image_addr, i32 1)" [kernel.cpp:134]   --->   Operation 273 'readreq' 'input_image_load_i_i' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 274 [6/7] (8.75ns)   --->   "%input_image_load_1_i = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_image_addr_1, i32 1)" [kernel.cpp:134]   --->   Operation 274 'readreq' 'input_image_load_1_i' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 275 [7/7] (8.75ns)   --->   "%input_image_load_2_i = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_image_addr_2, i32 1)" [kernel.cpp:134]   --->   Operation 275 'readreq' 'input_image_load_2_i' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 8.75>
ST_33 : Operation 276 [4/7] (8.75ns)   --->   "%input_image_load_i_i = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_image_addr, i32 1)" [kernel.cpp:134]   --->   Operation 276 'readreq' 'input_image_load_i_i' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 277 [5/7] (8.75ns)   --->   "%input_image_load_1_i = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_image_addr_1, i32 1)" [kernel.cpp:134]   --->   Operation 277 'readreq' 'input_image_load_1_i' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 278 [6/7] (8.75ns)   --->   "%input_image_load_2_i = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_image_addr_2, i32 1)" [kernel.cpp:134]   --->   Operation 278 'readreq' 'input_image_load_2_i' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 8.75>
ST_34 : Operation 279 [3/7] (8.75ns)   --->   "%input_image_load_i_i = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_image_addr, i32 1)" [kernel.cpp:134]   --->   Operation 279 'readreq' 'input_image_load_i_i' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 280 [4/7] (8.75ns)   --->   "%input_image_load_1_i = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_image_addr_1, i32 1)" [kernel.cpp:134]   --->   Operation 280 'readreq' 'input_image_load_1_i' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 281 [5/7] (8.75ns)   --->   "%input_image_load_2_i = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_image_addr_2, i32 1)" [kernel.cpp:134]   --->   Operation 281 'readreq' 'input_image_load_2_i' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 8.75>
ST_35 : Operation 282 [2/7] (8.75ns)   --->   "%input_image_load_i_i = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_image_addr, i32 1)" [kernel.cpp:134]   --->   Operation 282 'readreq' 'input_image_load_i_i' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 283 [3/7] (8.75ns)   --->   "%input_image_load_1_i = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_image_addr_1, i32 1)" [kernel.cpp:134]   --->   Operation 283 'readreq' 'input_image_load_1_i' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 284 [4/7] (8.75ns)   --->   "%input_image_load_2_i = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_image_addr_2, i32 1)" [kernel.cpp:134]   --->   Operation 284 'readreq' 'input_image_load_2_i' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 8.75>
ST_36 : Operation 285 [1/7] (8.75ns)   --->   "%input_image_load_i_i = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_image_addr, i32 1)" [kernel.cpp:134]   --->   Operation 285 'readreq' 'input_image_load_i_i' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 286 [2/7] (8.75ns)   --->   "%input_image_load_1_i = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_image_addr_1, i32 1)" [kernel.cpp:134]   --->   Operation 286 'readreq' 'input_image_load_1_i' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 287 [3/7] (8.75ns)   --->   "%input_image_load_2_i = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_image_addr_2, i32 1)" [kernel.cpp:134]   --->   Operation 287 'readreq' 'input_image_load_2_i' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 8.75>
ST_37 : Operation 288 [1/1] (8.75ns)   --->   "%input_image_addr_rea = call float @_ssdm_op_Read.m_axi.floatP(float* %input_image_addr)" [kernel.cpp:134]   --->   Operation 288 'read' 'input_image_addr_rea' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 289 [1/7] (8.75ns)   --->   "%input_image_load_1_i = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_image_addr_1, i32 1)" [kernel.cpp:134]   --->   Operation 289 'readreq' 'input_image_load_1_i' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 290 [2/7] (8.75ns)   --->   "%input_image_load_2_i = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_image_addr_2, i32 1)" [kernel.cpp:134]   --->   Operation 290 'readreq' 'input_image_load_2_i' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 8.75>
ST_38 : Operation 291 [2/2] (2.78ns)   --->   "%d_assign_i_i = fpext float %input_image_addr_rea to double" [kernel.cpp:134]   --->   Operation 291 'fpext' 'd_assign_i_i' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 2.78> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 292 [1/1] (8.75ns)   --->   "%input_image_addr_1_r = call float @_ssdm_op_Read.m_axi.floatP(float* %input_image_addr_1)" [kernel.cpp:134]   --->   Operation 292 'read' 'input_image_addr_1_r' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 293 [1/7] (8.75ns)   --->   "%input_image_load_2_i = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_image_addr_2, i32 1)" [kernel.cpp:134]   --->   Operation 293 'readreq' 'input_image_load_2_i' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 8.75>
ST_39 : Operation 294 [1/2] (2.78ns)   --->   "%d_assign_i_i = fpext float %input_image_addr_rea to double" [kernel.cpp:134]   --->   Operation 294 'fpext' 'd_assign_i_i' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 2.78> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 295 [1/1] (0.00ns)   --->   "%bitcast_ln696 = bitcast double %d_assign_i_i to i64" [kernel.cpp:134]   --->   Operation 295 'bitcast' 'bitcast_ln696' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 0.00>
ST_39 : Operation 296 [1/1] (0.00ns)   --->   "%trunc_ln557 = trunc i64 %bitcast_ln696 to i63" [kernel.cpp:134]   --->   Operation 296 'trunc' 'trunc_ln557' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 0.00>
ST_39 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696, i32 63)" [kernel.cpp:134]   --->   Operation 297 'bitselect' 'tmp_64' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 0.00>
ST_39 : Operation 298 [1/1] (0.00ns)   --->   "%p_Result_i_i = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696, i32 52, i32 62)" [kernel.cpp:134]   --->   Operation 298 'partselect' 'p_Result_i_i' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 0.00>
ST_39 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %p_Result_i_i to i12" [kernel.cpp:134]   --->   Operation 299 'zext' 'zext_ln461' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 0.00>
ST_39 : Operation 300 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %bitcast_ln696 to i52" [kernel.cpp:134]   --->   Operation 300 'trunc' 'trunc_ln565' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 0.00>
ST_39 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_56_i_i = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [kernel.cpp:134]   --->   Operation 301 'bitconcatenate' 'tmp_56_i_i' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 0.00>
ST_39 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln569 = zext i53 %tmp_56_i_i to i54" [kernel.cpp:134]   --->   Operation 302 'zext' 'zext_ln569' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 0.00>
ST_39 : Operation 303 [1/1] (1.31ns)   --->   "%sub_ln461 = sub i54 0, %zext_ln569" [kernel.cpp:134]   --->   Operation 303 'sub' 'sub_ln461' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 304 [1/1] (0.41ns)   --->   "%select_ln570 = select i1 %tmp_64, i54 %sub_ln461, i54 %zext_ln569" [kernel.cpp:134]   --->   Operation 304 'select' 'select_ln570' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 305 [1/1] (1.46ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln557, 0" [kernel.cpp:134]   --->   Operation 305 'icmp' 'icmp_ln571' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 306 [1/1] (2.04ns)   --->   "br i1 %icmp_ln571, label %ap_fixed_base.exit.0.0.i.i, label %4" [kernel.cpp:134]   --->   Operation 306 'br' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 2.04>
ST_39 : Operation 307 [1/1] (0.96ns)   --->   "%sub_ln575 = sub i12 1075, %zext_ln461" [kernel.cpp:134]   --->   Operation 307 'sub' 'sub_ln575' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_65 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %sub_ln575, i32 3, i32 11)" [kernel.cpp:134]   --->   Operation 308 'partselect' 'tmp_65' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571)> <Delay = 0.00>
ST_39 : Operation 309 [1/1] (0.85ns)   --->   "%icmp_ln581 = icmp sgt i9 %tmp_65, 0" [kernel.cpp:134]   --->   Operation 309 'icmp' 'icmp_ln581' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 310 [1/1] (0.96ns)   --->   "%add_ln581 = add i12 -7, %sub_ln575" [kernel.cpp:134]   --->   Operation 310 'add' 'add_ln581' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 311 [1/1] (0.96ns)   --->   "%sub_ln581 = sub i12 7, %sub_ln575" [kernel.cpp:134]   --->   Operation 311 'sub' 'sub_ln581' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 312 [1/1] (0.43ns)   --->   "%select_ln581 = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [kernel.cpp:134]   --->   Operation 312 'select' 'select_ln581' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 313 [1/1] (0.00ns)   --->   "%trunc_ln581 = trunc i12 %select_ln581 to i8" [kernel.cpp:134]   --->   Operation 313 'trunc' 'trunc_ln581' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571)> <Delay = 0.00>
ST_39 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %select_ln581 to i32" [kernel.cpp:134]   --->   Operation 314 'sext' 'sext_ln581' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571)> <Delay = 0.00>
ST_39 : Operation 315 [1/1] (0.86ns)   --->   "%icmp_ln582 = icmp eq i12 %sub_ln575, 7" [kernel.cpp:134]   --->   Operation 315 'icmp' 'icmp_ln582' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 316 [1/1] (0.00ns)   --->   "br i1 %icmp_ln582, label %3, label %7" [kernel.cpp:134]   --->   Operation 316 'br' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571)> <Delay = 0.00>
ST_39 : Operation 317 [1/1] (0.00ns)   --->   "br i1 %icmp_ln581, label %6, label %9" [kernel.cpp:134]   --->   Operation 317 'br' <Predicate = (and_ln134_2 & !icmp_ln571 & !icmp_ln582)> <Delay = 0.00>
ST_39 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln602 = trunc i54 %select_ln570 to i8" [kernel.cpp:134]   --->   Operation 318 'trunc' 'trunc_ln602' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571 & !icmp_ln582 & !icmp_ln581)> <Delay = 0.00>
ST_39 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_66 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %select_ln581, i32 3, i32 11)" [kernel.cpp:134]   --->   Operation 319 'partselect' 'tmp_66' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571 & !icmp_ln582 & !icmp_ln581)> <Delay = 0.00>
ST_39 : Operation 320 [1/1] (0.85ns)   --->   "%icmp_ln603 = icmp eq i9 %tmp_66, 0" [kernel.cpp:134]   --->   Operation 320 'icmp' 'icmp_ln603' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571 & !icmp_ln582 & !icmp_ln581)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 321 [1/1] (2.04ns)   --->   "br i1 %icmp_ln603, label %10, label %ap_fixed_base.exit.0.0.i.i" [kernel.cpp:134]   --->   Operation 321 'br' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571 & !icmp_ln582 & !icmp_ln581)> <Delay = 2.04>
ST_39 : Operation 322 [1/1] (0.94ns)   --->   "%shl_ln604 = shl i8 %trunc_ln602, %trunc_ln581" [kernel.cpp:134]   --->   Operation 322 'shl' 'shl_ln604' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571 & !icmp_ln582 & !icmp_ln581 & icmp_ln603)> <Delay = 0.94> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 323 [1/1] (2.04ns)   --->   "br label %ap_fixed_base.exit.0.0.i.i" [kernel.cpp:134]   --->   Operation 323 'br' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571 & !icmp_ln582 & !icmp_ln581 & icmp_ln603)> <Delay = 2.04>
ST_39 : Operation 324 [1/1] (0.86ns)   --->   "%icmp_ln585 = icmp ult i12 %select_ln581, 54" [kernel.cpp:134]   --->   Operation 324 'icmp' 'icmp_ln585' <Predicate = (and_ln134_2 & !icmp_ln571 & !icmp_ln582 & icmp_ln581)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 325 [1/1] (0.00ns)   --->   "br i1 %icmp_ln585, label %5, label %8" [kernel.cpp:134]   --->   Operation 325 'br' <Predicate = (and_ln134_2 & !icmp_ln571 & !icmp_ln582 & icmp_ln581)> <Delay = 0.00>
ST_39 : Operation 326 [1/1] (0.00ns)   --->   "%bitcast_ln696_1 = bitcast float %input_image_addr_rea to i32" [kernel.cpp:134]   --->   Operation 326 'bitcast' 'bitcast_ln696_1' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571 & !icmp_ln582 & icmp_ln581 & !icmp_ln585)> <Delay = 0.00>
ST_39 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_1, i32 31)" [kernel.cpp:134]   --->   Operation 327 'bitselect' 'tmp_68' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571 & !icmp_ln582 & icmp_ln581 & !icmp_ln585)> <Delay = 0.00>
ST_39 : Operation 328 [1/1] (0.26ns)   --->   "%select_ln588 = select i1 %tmp_68, i8 -1, i8 0" [kernel.cpp:134]   --->   Operation 328 'select' 'select_ln588' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571 & !icmp_ln582 & icmp_ln581 & !icmp_ln585)> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 329 [1/1] (2.04ns)   --->   "br label %ap_fixed_base.exit.0.0.i.i"   --->   Operation 329 'br' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571 & !icmp_ln582 & icmp_ln581 & !icmp_ln585)> <Delay = 2.04>
ST_39 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [kernel.cpp:134]   --->   Operation 330 'zext' 'zext_ln586' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571 & !icmp_ln582 & icmp_ln581 & icmp_ln585)> <Delay = 0.00>
ST_39 : Operation 331 [1/1] (1.69ns)   --->   "%ashr_ln586 = ashr i54 %select_ln570, %zext_ln586" [kernel.cpp:134]   --->   Operation 331 'ashr' 'ashr_ln586' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571 & !icmp_ln582 & icmp_ln581 & icmp_ln585)> <Delay = 1.69> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i8" [kernel.cpp:134]   --->   Operation 332 'trunc' 'trunc_ln586' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571 & !icmp_ln582 & icmp_ln581 & icmp_ln585)> <Delay = 0.00>
ST_39 : Operation 333 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %select_ln570 to i8" [kernel.cpp:134]   --->   Operation 333 'trunc' 'trunc_ln583' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571 & icmp_ln582)> <Delay = 0.00>
ST_39 : Operation 334 [1/1] (2.04ns)   --->   "br label %ap_fixed_base.exit.0.0.i.i" [kernel.cpp:134]   --->   Operation 334 'br' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571 & icmp_ln582)> <Delay = 2.04>
ST_39 : Operation 335 [2/2] (2.78ns)   --->   "%d_assign_0_1_i_i = fpext float %input_image_addr_1_r to double" [kernel.cpp:134]   --->   Operation 335 'fpext' 'd_assign_0_1_i_i' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 2.78> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 336 [1/1] (8.75ns)   --->   "%input_image_addr_2_r = call float @_ssdm_op_Read.m_axi.floatP(float* %input_image_addr_2)" [kernel.cpp:134]   --->   Operation 336 'read' 'input_image_addr_2_r' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 8.04>
ST_40 : Operation 337 [1/1] (2.04ns)   --->   "br label %ap_fixed_base.exit.0.0.i.i" [kernel.cpp:134]   --->   Operation 337 'br' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571 & !icmp_ln582 & icmp_ln581 & icmp_ln585)> <Delay = 2.04>
ST_40 : Operation 338 [1/1] (0.00ns)   --->   "%p_0127_0_0_0_i_i = phi i8 [ 0, %2 ], [ %trunc_ln583, %3 ], [ %select_ln588, %8 ], [ %trunc_ln586, %5 ], [ %shl_ln604, %10 ], [ 0, %9 ]" [kernel.cpp:134]   --->   Operation 338 'phi' 'p_0127_0_0_0_i_i' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 0.00>
ST_40 : Operation 339 [1/1] (1.35ns)   --->   "store i8 %p_0127_0_0_0_i_i, i8* %conv1_line_buffer_2_6, align 1" [kernel.cpp:134]   --->   Operation 339 'store' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_40 : Operation 340 [1/2] (2.78ns)   --->   "%d_assign_0_1_i_i = fpext float %input_image_addr_1_r to double" [kernel.cpp:134]   --->   Operation 340 'fpext' 'd_assign_0_1_i_i' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 2.78> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 341 [1/1] (0.00ns)   --->   "%bitcast_ln696_2 = bitcast double %d_assign_0_1_i_i to i64" [kernel.cpp:134]   --->   Operation 341 'bitcast' 'bitcast_ln696_2' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 0.00>
ST_40 : Operation 342 [1/1] (0.00ns)   --->   "%trunc_ln557_1 = trunc i64 %bitcast_ln696_2 to i63" [kernel.cpp:134]   --->   Operation 342 'trunc' 'trunc_ln557_1' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 0.00>
ST_40 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_2, i32 63)" [kernel.cpp:134]   --->   Operation 343 'bitselect' 'tmp_69' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 0.00>
ST_40 : Operation 344 [1/1] (0.00ns)   --->   "%p_Result_0_1_i_i = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_2, i32 52, i32 62)" [kernel.cpp:134]   --->   Operation 344 'partselect' 'p_Result_0_1_i_i' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 0.00>
ST_40 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln461_1 = zext i11 %p_Result_0_1_i_i to i12" [kernel.cpp:134]   --->   Operation 345 'zext' 'zext_ln461_1' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 0.00>
ST_40 : Operation 346 [1/1] (0.00ns)   --->   "%trunc_ln565_1 = trunc i64 %bitcast_ln696_2 to i52" [kernel.cpp:134]   --->   Operation 346 'trunc' 'trunc_ln565_1' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 0.00>
ST_40 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_63_i_i = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_1)" [kernel.cpp:134]   --->   Operation 347 'bitconcatenate' 'tmp_63_i_i' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 0.00>
ST_40 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln569_1 = zext i53 %tmp_63_i_i to i54" [kernel.cpp:134]   --->   Operation 348 'zext' 'zext_ln569_1' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 0.00>
ST_40 : Operation 349 [1/1] (1.31ns)   --->   "%sub_ln461_1 = sub i54 0, %zext_ln569_1" [kernel.cpp:134]   --->   Operation 349 'sub' 'sub_ln461_1' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 350 [1/1] (0.41ns)   --->   "%select_ln570_1 = select i1 %tmp_69, i54 %sub_ln461_1, i54 %zext_ln569_1" [kernel.cpp:134]   --->   Operation 350 'select' 'select_ln570_1' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 351 [1/1] (1.46ns)   --->   "%icmp_ln571_1 = icmp eq i63 %trunc_ln557_1, 0" [kernel.cpp:134]   --->   Operation 351 'icmp' 'icmp_ln571_1' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 352 [1/1] (2.04ns)   --->   "br i1 %icmp_ln571_1, label %ap_fixed_base.exit.0.1.i.i, label %12" [kernel.cpp:134]   --->   Operation 352 'br' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 2.04>
ST_40 : Operation 353 [1/1] (0.96ns)   --->   "%sub_ln575_1 = sub i12 1075, %zext_ln461_1" [kernel.cpp:134]   --->   Operation 353 'sub' 'sub_ln575_1' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571_1)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_70 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %sub_ln575_1, i32 3, i32 11)" [kernel.cpp:134]   --->   Operation 354 'partselect' 'tmp_70' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571_1)> <Delay = 0.00>
ST_40 : Operation 355 [1/1] (0.85ns)   --->   "%icmp_ln581_1 = icmp sgt i9 %tmp_70, 0" [kernel.cpp:134]   --->   Operation 355 'icmp' 'icmp_ln581_1' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571_1)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 356 [1/1] (0.96ns)   --->   "%add_ln581_1 = add i12 -7, %sub_ln575_1" [kernel.cpp:134]   --->   Operation 356 'add' 'add_ln581_1' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571_1)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 357 [1/1] (0.96ns)   --->   "%sub_ln581_1 = sub i12 7, %sub_ln575_1" [kernel.cpp:134]   --->   Operation 357 'sub' 'sub_ln581_1' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571_1)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 358 [1/1] (0.43ns)   --->   "%select_ln581_1 = select i1 %icmp_ln581_1, i12 %add_ln581_1, i12 %sub_ln581_1" [kernel.cpp:134]   --->   Operation 358 'select' 'select_ln581_1' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571_1)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 359 [1/1] (0.00ns)   --->   "%trunc_ln581_1 = trunc i12 %select_ln581_1 to i8" [kernel.cpp:134]   --->   Operation 359 'trunc' 'trunc_ln581_1' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571_1)> <Delay = 0.00>
ST_40 : Operation 360 [1/1] (0.00ns)   --->   "%sext_ln581_1 = sext i12 %select_ln581_1 to i32" [kernel.cpp:134]   --->   Operation 360 'sext' 'sext_ln581_1' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571_1)> <Delay = 0.00>
ST_40 : Operation 361 [1/1] (0.86ns)   --->   "%icmp_ln582_1 = icmp eq i12 %sub_ln575_1, 7" [kernel.cpp:134]   --->   Operation 361 'icmp' 'icmp_ln582_1' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571_1)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 362 [1/1] (0.00ns)   --->   "br i1 %icmp_ln582_1, label %11, label %15" [kernel.cpp:134]   --->   Operation 362 'br' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571_1)> <Delay = 0.00>
ST_40 : Operation 363 [1/1] (0.00ns)   --->   "br i1 %icmp_ln581_1, label %14, label %17" [kernel.cpp:134]   --->   Operation 363 'br' <Predicate = (and_ln134_2 & !icmp_ln571_1 & !icmp_ln582_1)> <Delay = 0.00>
ST_40 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln602_1 = trunc i54 %select_ln570_1 to i8" [kernel.cpp:134]   --->   Operation 364 'trunc' 'trunc_ln602_1' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571_1 & !icmp_ln582_1 & !icmp_ln581_1)> <Delay = 0.00>
ST_40 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_74 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %select_ln581_1, i32 3, i32 11)" [kernel.cpp:134]   --->   Operation 365 'partselect' 'tmp_74' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571_1 & !icmp_ln582_1 & !icmp_ln581_1)> <Delay = 0.00>
ST_40 : Operation 366 [1/1] (0.85ns)   --->   "%icmp_ln603_1 = icmp eq i9 %tmp_74, 0" [kernel.cpp:134]   --->   Operation 366 'icmp' 'icmp_ln603_1' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571_1 & !icmp_ln582_1 & !icmp_ln581_1)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 367 [1/1] (2.04ns)   --->   "br i1 %icmp_ln603_1, label %18, label %ap_fixed_base.exit.0.1.i.i" [kernel.cpp:134]   --->   Operation 367 'br' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571_1 & !icmp_ln582_1 & !icmp_ln581_1)> <Delay = 2.04>
ST_40 : Operation 368 [1/1] (0.94ns)   --->   "%shl_ln604_1 = shl i8 %trunc_ln602_1, %trunc_ln581_1" [kernel.cpp:134]   --->   Operation 368 'shl' 'shl_ln604_1' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571_1 & !icmp_ln582_1 & !icmp_ln581_1 & icmp_ln603_1)> <Delay = 0.94> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 369 [1/1] (2.04ns)   --->   "br label %ap_fixed_base.exit.0.1.i.i" [kernel.cpp:134]   --->   Operation 369 'br' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571_1 & !icmp_ln582_1 & !icmp_ln581_1 & icmp_ln603_1)> <Delay = 2.04>
ST_40 : Operation 370 [1/1] (0.86ns)   --->   "%icmp_ln585_1 = icmp ult i12 %select_ln581_1, 54" [kernel.cpp:134]   --->   Operation 370 'icmp' 'icmp_ln585_1' <Predicate = (and_ln134_2 & !icmp_ln571_1 & !icmp_ln582_1 & icmp_ln581_1)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 371 [1/1] (0.00ns)   --->   "br i1 %icmp_ln585_1, label %13, label %16" [kernel.cpp:134]   --->   Operation 371 'br' <Predicate = (and_ln134_2 & !icmp_ln571_1 & !icmp_ln582_1 & icmp_ln581_1)> <Delay = 0.00>
ST_40 : Operation 372 [1/1] (0.00ns)   --->   "%bitcast_ln696_3 = bitcast float %input_image_addr_1_r to i32" [kernel.cpp:134]   --->   Operation 372 'bitcast' 'bitcast_ln696_3' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571_1 & !icmp_ln582_1 & icmp_ln581_1 & !icmp_ln585_1)> <Delay = 0.00>
ST_40 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_3, i32 31)" [kernel.cpp:134]   --->   Operation 373 'bitselect' 'tmp_75' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571_1 & !icmp_ln582_1 & icmp_ln581_1 & !icmp_ln585_1)> <Delay = 0.00>
ST_40 : Operation 374 [1/1] (0.26ns)   --->   "%select_ln588_1 = select i1 %tmp_75, i8 -1, i8 0" [kernel.cpp:134]   --->   Operation 374 'select' 'select_ln588_1' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571_1 & !icmp_ln582_1 & icmp_ln581_1 & !icmp_ln585_1)> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 375 [1/1] (2.04ns)   --->   "br label %ap_fixed_base.exit.0.1.i.i"   --->   Operation 375 'br' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571_1 & !icmp_ln582_1 & icmp_ln581_1 & !icmp_ln585_1)> <Delay = 2.04>
ST_40 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln586_1 = zext i32 %sext_ln581_1 to i54" [kernel.cpp:134]   --->   Operation 376 'zext' 'zext_ln586_1' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571_1 & !icmp_ln582_1 & icmp_ln581_1 & icmp_ln585_1)> <Delay = 0.00>
ST_40 : Operation 377 [1/1] (1.69ns)   --->   "%ashr_ln586_1 = ashr i54 %select_ln570_1, %zext_ln586_1" [kernel.cpp:134]   --->   Operation 377 'ashr' 'ashr_ln586_1' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571_1 & !icmp_ln582_1 & icmp_ln581_1 & icmp_ln585_1)> <Delay = 1.69> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 378 [1/1] (0.00ns)   --->   "%trunc_ln586_1 = trunc i54 %ashr_ln586_1 to i8" [kernel.cpp:134]   --->   Operation 378 'trunc' 'trunc_ln586_1' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571_1 & !icmp_ln582_1 & icmp_ln581_1 & icmp_ln585_1)> <Delay = 0.00>
ST_40 : Operation 379 [1/1] (0.00ns)   --->   "%trunc_ln583_1 = trunc i54 %select_ln570_1 to i8" [kernel.cpp:134]   --->   Operation 379 'trunc' 'trunc_ln583_1' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571_1 & icmp_ln582_1)> <Delay = 0.00>
ST_40 : Operation 380 [1/1] (2.04ns)   --->   "br label %ap_fixed_base.exit.0.1.i.i" [kernel.cpp:134]   --->   Operation 380 'br' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571_1 & icmp_ln582_1)> <Delay = 2.04>
ST_40 : Operation 381 [2/2] (2.78ns)   --->   "%d_assign_0_2_i_i = fpext float %input_image_addr_2_r to double" [kernel.cpp:134]   --->   Operation 381 'fpext' 'd_assign_0_2_i_i' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 2.78> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 40> <Delay = 8.04>
ST_41 : Operation 382 [1/1] (2.04ns)   --->   "br label %ap_fixed_base.exit.0.1.i.i" [kernel.cpp:134]   --->   Operation 382 'br' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571_1 & !icmp_ln582_1 & icmp_ln581_1 & icmp_ln585_1)> <Delay = 2.04>
ST_41 : Operation 383 [1/1] (0.00ns)   --->   "%p_0127_0_0_1_i_i = phi i8 [ 0, %ap_fixed_base.exit.0.0.i.i ], [ %trunc_ln583_1, %11 ], [ %select_ln588_1, %16 ], [ %trunc_ln586_1, %13 ], [ %shl_ln604_1, %18 ], [ 0, %17 ], [ 0, %ap_fixed_base.exit.0.1.critedge.i.i ]" [kernel.cpp:134]   --->   Operation 383 'phi' 'p_0127_0_0_1_i_i' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_41 : Operation 384 [1/1] (1.35ns)   --->   "store i8 %p_0127_0_0_1_i_i, i8* %conv1_line_buffer_2_7, align 1" [kernel.cpp:134]   --->   Operation 384 'store' <Predicate = (!icmp_ln128)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_41 : Operation 385 [1/2] (2.78ns)   --->   "%d_assign_0_2_i_i = fpext float %input_image_addr_2_r to double" [kernel.cpp:134]   --->   Operation 385 'fpext' 'd_assign_0_2_i_i' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 2.78> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 386 [1/1] (0.00ns)   --->   "%bitcast_ln696_4 = bitcast double %d_assign_0_2_i_i to i64" [kernel.cpp:134]   --->   Operation 386 'bitcast' 'bitcast_ln696_4' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 0.00>
ST_41 : Operation 387 [1/1] (0.00ns)   --->   "%trunc_ln557_2 = trunc i64 %bitcast_ln696_4 to i63" [kernel.cpp:134]   --->   Operation 387 'trunc' 'trunc_ln557_2' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 0.00>
ST_41 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696_4, i32 63)" [kernel.cpp:134]   --->   Operation 388 'bitselect' 'tmp_76' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 0.00>
ST_41 : Operation 389 [1/1] (0.00ns)   --->   "%p_Result_0_2_i_i = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696_4, i32 52, i32 62)" [kernel.cpp:134]   --->   Operation 389 'partselect' 'p_Result_0_2_i_i' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 0.00>
ST_41 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln461_2 = zext i11 %p_Result_0_2_i_i to i12" [kernel.cpp:134]   --->   Operation 390 'zext' 'zext_ln461_2' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 0.00>
ST_41 : Operation 391 [1/1] (0.00ns)   --->   "%trunc_ln565_2 = trunc i64 %bitcast_ln696_4 to i52" [kernel.cpp:134]   --->   Operation 391 'trunc' 'trunc_ln565_2' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 0.00>
ST_41 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_65_i_i = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_2)" [kernel.cpp:134]   --->   Operation 392 'bitconcatenate' 'tmp_65_i_i' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 0.00>
ST_41 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln569_2 = zext i53 %tmp_65_i_i to i54" [kernel.cpp:134]   --->   Operation 393 'zext' 'zext_ln569_2' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 0.00>
ST_41 : Operation 394 [1/1] (1.31ns)   --->   "%sub_ln461_2 = sub i54 0, %zext_ln569_2" [kernel.cpp:134]   --->   Operation 394 'sub' 'sub_ln461_2' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 395 [1/1] (0.41ns)   --->   "%select_ln570_2 = select i1 %tmp_76, i54 %sub_ln461_2, i54 %zext_ln569_2" [kernel.cpp:134]   --->   Operation 395 'select' 'select_ln570_2' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 396 [1/1] (1.46ns)   --->   "%icmp_ln571_2 = icmp eq i63 %trunc_ln557_2, 0" [kernel.cpp:134]   --->   Operation 396 'icmp' 'icmp_ln571_2' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 397 [1/1] (2.04ns)   --->   "br i1 %icmp_ln571_2, label %conv1_pad_1_end, label %21" [kernel.cpp:134]   --->   Operation 397 'br' <Predicate = (!icmp_ln128 & and_ln134_2)> <Delay = 2.04>
ST_41 : Operation 398 [1/1] (0.96ns)   --->   "%sub_ln575_2 = sub i12 1075, %zext_ln461_2" [kernel.cpp:134]   --->   Operation 398 'sub' 'sub_ln575_2' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571_2)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_77 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %sub_ln575_2, i32 3, i32 11)" [kernel.cpp:134]   --->   Operation 399 'partselect' 'tmp_77' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571_2)> <Delay = 0.00>
ST_41 : Operation 400 [1/1] (0.85ns)   --->   "%icmp_ln581_2 = icmp sgt i9 %tmp_77, 0" [kernel.cpp:134]   --->   Operation 400 'icmp' 'icmp_ln581_2' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571_2)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 401 [1/1] (0.96ns)   --->   "%add_ln581_2 = add i12 -7, %sub_ln575_2" [kernel.cpp:134]   --->   Operation 401 'add' 'add_ln581_2' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571_2)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 402 [1/1] (0.96ns)   --->   "%sub_ln581_2 = sub i12 7, %sub_ln575_2" [kernel.cpp:134]   --->   Operation 402 'sub' 'sub_ln581_2' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571_2)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 403 [1/1] (0.43ns)   --->   "%select_ln581_2 = select i1 %icmp_ln581_2, i12 %add_ln581_2, i12 %sub_ln581_2" [kernel.cpp:134]   --->   Operation 403 'select' 'select_ln581_2' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571_2)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 404 [1/1] (0.00ns)   --->   "%trunc_ln581_2 = trunc i12 %select_ln581_2 to i8" [kernel.cpp:134]   --->   Operation 404 'trunc' 'trunc_ln581_2' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571_2)> <Delay = 0.00>
ST_41 : Operation 405 [1/1] (0.00ns)   --->   "%sext_ln581_2 = sext i12 %select_ln581_2 to i32" [kernel.cpp:134]   --->   Operation 405 'sext' 'sext_ln581_2' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571_2)> <Delay = 0.00>
ST_41 : Operation 406 [1/1] (0.86ns)   --->   "%icmp_ln582_2 = icmp eq i12 %sub_ln575_2, 7" [kernel.cpp:134]   --->   Operation 406 'icmp' 'icmp_ln582_2' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571_2)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 407 [1/1] (0.00ns)   --->   "br i1 %icmp_ln582_2, label %20, label %24" [kernel.cpp:134]   --->   Operation 407 'br' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571_2)> <Delay = 0.00>
ST_41 : Operation 408 [1/1] (0.00ns)   --->   "br i1 %icmp_ln581_2, label %23, label %26" [kernel.cpp:134]   --->   Operation 408 'br' <Predicate = (and_ln134_2 & !icmp_ln571_2 & !icmp_ln582_2)> <Delay = 0.00>
ST_41 : Operation 409 [1/1] (0.00ns)   --->   "%trunc_ln602_2 = trunc i54 %select_ln570_2 to i8" [kernel.cpp:134]   --->   Operation 409 'trunc' 'trunc_ln602_2' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571_2 & !icmp_ln582_2 & !icmp_ln581_2)> <Delay = 0.00>
ST_41 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_78 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %select_ln581_2, i32 3, i32 11)" [kernel.cpp:134]   --->   Operation 410 'partselect' 'tmp_78' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571_2 & !icmp_ln582_2 & !icmp_ln581_2)> <Delay = 0.00>
ST_41 : Operation 411 [1/1] (0.85ns)   --->   "%icmp_ln603_2 = icmp eq i9 %tmp_78, 0" [kernel.cpp:134]   --->   Operation 411 'icmp' 'icmp_ln603_2' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571_2 & !icmp_ln582_2 & !icmp_ln581_2)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 412 [1/1] (2.04ns)   --->   "br i1 %icmp_ln603_2, label %27, label %conv1_pad_1_end" [kernel.cpp:134]   --->   Operation 412 'br' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571_2 & !icmp_ln582_2 & !icmp_ln581_2)> <Delay = 2.04>
ST_41 : Operation 413 [1/1] (0.94ns)   --->   "%shl_ln604_2 = shl i8 %trunc_ln602_2, %trunc_ln581_2" [kernel.cpp:134]   --->   Operation 413 'shl' 'shl_ln604_2' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571_2 & !icmp_ln582_2 & !icmp_ln581_2 & icmp_ln603_2)> <Delay = 0.94> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 414 [1/1] (2.04ns)   --->   "br label %conv1_pad_1_end" [kernel.cpp:134]   --->   Operation 414 'br' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571_2 & !icmp_ln582_2 & !icmp_ln581_2 & icmp_ln603_2)> <Delay = 2.04>
ST_41 : Operation 415 [1/1] (0.86ns)   --->   "%icmp_ln585_2 = icmp ult i12 %select_ln581_2, 54" [kernel.cpp:134]   --->   Operation 415 'icmp' 'icmp_ln585_2' <Predicate = (and_ln134_2 & !icmp_ln571_2 & !icmp_ln582_2 & icmp_ln581_2)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 416 [1/1] (0.00ns)   --->   "br i1 %icmp_ln585_2, label %22, label %25" [kernel.cpp:134]   --->   Operation 416 'br' <Predicate = (and_ln134_2 & !icmp_ln571_2 & !icmp_ln582_2 & icmp_ln581_2)> <Delay = 0.00>
ST_41 : Operation 417 [1/1] (0.00ns)   --->   "%bitcast_ln696_5 = bitcast float %input_image_addr_2_r to i32" [kernel.cpp:134]   --->   Operation 417 'bitcast' 'bitcast_ln696_5' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571_2 & !icmp_ln582_2 & icmp_ln581_2 & !icmp_ln585_2)> <Delay = 0.00>
ST_41 : Operation 418 [1/1] (0.00ns)   --->   "%tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_5, i32 31)" [kernel.cpp:134]   --->   Operation 418 'bitselect' 'tmp_79' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571_2 & !icmp_ln582_2 & icmp_ln581_2 & !icmp_ln585_2)> <Delay = 0.00>
ST_41 : Operation 419 [1/1] (0.26ns)   --->   "%select_ln588_2 = select i1 %tmp_79, i8 -1, i8 0" [kernel.cpp:134]   --->   Operation 419 'select' 'select_ln588_2' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571_2 & !icmp_ln582_2 & icmp_ln581_2 & !icmp_ln585_2)> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 420 [1/1] (2.04ns)   --->   "br label %conv1_pad_1_end"   --->   Operation 420 'br' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571_2 & !icmp_ln582_2 & icmp_ln581_2 & !icmp_ln585_2)> <Delay = 2.04>
ST_41 : Operation 421 [1/1] (0.00ns)   --->   "%zext_ln586_2 = zext i32 %sext_ln581_2 to i54" [kernel.cpp:134]   --->   Operation 421 'zext' 'zext_ln586_2' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571_2 & !icmp_ln582_2 & icmp_ln581_2 & icmp_ln585_2)> <Delay = 0.00>
ST_41 : Operation 422 [1/1] (1.69ns)   --->   "%ashr_ln586_2 = ashr i54 %select_ln570_2, %zext_ln586_2" [kernel.cpp:134]   --->   Operation 422 'ashr' 'ashr_ln586_2' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571_2 & !icmp_ln582_2 & icmp_ln581_2 & icmp_ln585_2)> <Delay = 1.69> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 423 [1/1] (0.00ns)   --->   "%trunc_ln586_2 = trunc i54 %ashr_ln586_2 to i8" [kernel.cpp:134]   --->   Operation 423 'trunc' 'trunc_ln586_2' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571_2 & !icmp_ln582_2 & icmp_ln581_2 & icmp_ln585_2)> <Delay = 0.00>
ST_41 : Operation 424 [1/1] (0.00ns)   --->   "%trunc_ln583_2 = trunc i54 %select_ln570_2 to i8" [kernel.cpp:134]   --->   Operation 424 'trunc' 'trunc_ln583_2' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571_2 & icmp_ln582_2)> <Delay = 0.00>
ST_41 : Operation 425 [1/1] (2.04ns)   --->   "br label %conv1_pad_1_end" [kernel.cpp:134]   --->   Operation 425 'br' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571_2 & icmp_ln582_2)> <Delay = 2.04>

State 42 <SV = 41> <Delay = 3.39>
ST_42 : Operation 426 [1/1] (2.04ns)   --->   "br label %conv1_pad_1_end" [kernel.cpp:134]   --->   Operation 426 'br' <Predicate = (!icmp_ln128 & and_ln134_2 & !icmp_ln571_2 & !icmp_ln582_2 & icmp_ln581_2 & icmp_ln585_2)> <Delay = 2.04>
ST_42 : Operation 427 [1/1] (0.00ns)   --->   "%p_0127_0_0_2_i_i = phi i8 [ 0, %19 ], [ %trunc_ln583_2, %20 ], [ %select_ln588_2, %25 ], [ %trunc_ln586_2, %22 ], [ %shl_ln604_2, %27 ], [ 0, %26 ], [ 0, %ap_fixed_base.exit.0.1.i.i ]" [kernel.cpp:134]   --->   Operation 427 'phi' 'p_0127_0_0_2_i_i' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_42 : Operation 428 [1/1] (1.35ns)   --->   "store i8 %p_0127_0_0_2_i_i, i8* %conv1_line_buffer_2_8, align 1" [kernel.cpp:134]   --->   Operation 428 'store' <Predicate = (!icmp_ln128)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_42 : Operation 429 [1/1] (0.00ns)   --->   "%empty_222 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str33, i32 %tmp_55_i_i)" [kernel.cpp:136]   --->   Operation 429 'specregionend' 'empty_222' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_42 : Operation 430 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:128]   --->   Operation 430 'br' <Predicate = (!icmp_ln128)> <Delay = 0.00>

State 43 <SV = 3> <Delay = 0.86>
ST_43 : Operation 431 [1/1] (0.00ns)   --->   "%tmp = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %yy_reuse_0_0_i_i, i32 1, i32 7)" [kernel.cpp:138]   --->   Operation 431 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 432 [1/1] (0.86ns)   --->   "%icmp_ln138 = icmp eq i7 %tmp, 0" [kernel.cpp:138]   --->   Operation 432 'icmp' 'icmp_ln138' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 433 [1/1] (0.75ns)   --->   "br label %.preheader348.0.i.i" [kernel.cpp:137]   --->   Operation 433 'br' <Predicate = true> <Delay = 0.75>

State 44 <SV = 4> <Delay = 1.35>
ST_44 : Operation 434 [1/1] (0.00ns)   --->   "%xx_reuse_0_0_i_i = phi i9 [ %add_ln137, %conv1_xx_reuse_end ], [ 0, %.preheader348.preheader.0.i.i ]" [kernel.cpp:137]   --->   Operation 434 'phi' 'xx_reuse_0_0_i_i' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 435 [1/1] (0.85ns)   --->   "%icmp_ln137 = icmp eq i9 %xx_reuse_0_0_i_i, -190" [kernel.cpp:137]   --->   Operation 435 'icmp' 'icmp_ln137' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 436 [1/1] (0.00ns)   --->   "%empty_219 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 322, i64 322, i64 322)"   --->   Operation 436 'speclooptripcount' 'empty_219' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 437 [1/1] (0.92ns)   --->   "%add_ln137 = add i9 %xx_reuse_0_0_i_i, 1" [kernel.cpp:137]   --->   Operation 437 'add' 'add_ln137' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 438 [1/1] (0.00ns)   --->   "br i1 %icmp_ln137, label %conv1_yy_reuse_end, label %conv1_xx_reuse_begin" [kernel.cpp:137]   --->   Operation 438 'br' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 439 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str36) nounwind" [kernel.cpp:137]   --->   Operation 439 'specloopname' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_44 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_61_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str36)" [kernel.cpp:137]   --->   Operation 440 'specregionbegin' 'tmp_61_i_i' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_44 : Operation 441 [1/1] (0.00ns)   --->   "br i1 %icmp_ln138, label %conv1_xx_reuse_end, label %.preheader347.preheader.0.i.i" [kernel.cpp:138]   --->   Operation 441 'br' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_44 : Operation 442 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i9 %xx_reuse_0_0_i_i to i64" [kernel.cpp:145]   --->   Operation 442 'zext' 'zext_ln145' <Predicate = (!icmp_ln137 & !icmp_ln138)> <Delay = 0.00>
ST_44 : Operation 443 [1/1] (0.00ns)   --->   "%conv1_line_buffer_0_6 = getelementptr [322 x i8]* %conv1_line_buffer_0_217, i64 0, i64 %zext_ln145" [kernel.cpp:145]   --->   Operation 443 'getelementptr' 'conv1_line_buffer_0_6' <Predicate = (!icmp_ln137 & !icmp_ln138)> <Delay = 0.00>
ST_44 : Operation 444 [1/1] (0.00ns)   --->   "%conv1_line_buffer_0_7 = getelementptr [322 x i8]* %conv1_line_buffer_0_1, i64 0, i64 %zext_ln145" [kernel.cpp:145]   --->   Operation 444 'getelementptr' 'conv1_line_buffer_0_7' <Predicate = (!icmp_ln137 & !icmp_ln138)> <Delay = 0.00>
ST_44 : Operation 445 [1/1] (0.00ns)   --->   "%conv1_line_buffer_0_8 = getelementptr [322 x i8]* %conv1_line_buffer_0_2, i64 0, i64 %zext_ln145" [kernel.cpp:145]   --->   Operation 445 'getelementptr' 'conv1_line_buffer_0_8' <Predicate = (!icmp_ln137 & !icmp_ln138)> <Delay = 0.00>
ST_44 : Operation 446 [1/1] (0.00ns)   --->   "%conv1_line_buffer_1_10 = getelementptr [322 x i8]* %conv1_line_buffer_1, i64 0, i64 %zext_ln145" [kernel.cpp:145]   --->   Operation 446 'getelementptr' 'conv1_line_buffer_1_10' <Predicate = (!icmp_ln137 & !icmp_ln138)> <Delay = 0.00>
ST_44 : Operation 447 [1/1] (0.00ns)   --->   "%conv1_line_buffer_1_11 = getelementptr [322 x i8]* %conv1_line_buffer_1_1, i64 0, i64 %zext_ln145" [kernel.cpp:145]   --->   Operation 447 'getelementptr' 'conv1_line_buffer_1_11' <Predicate = (!icmp_ln137 & !icmp_ln138)> <Delay = 0.00>
ST_44 : Operation 448 [1/1] (0.00ns)   --->   "%conv1_line_buffer_1_12 = getelementptr [322 x i8]* %conv1_line_buffer_1_2, i64 0, i64 %zext_ln145" [kernel.cpp:145]   --->   Operation 448 'getelementptr' 'conv1_line_buffer_1_12' <Predicate = (!icmp_ln137 & !icmp_ln138)> <Delay = 0.00>
ST_44 : Operation 449 [1/1] (0.00ns)   --->   "%conv1_line_buffer_2_10 = getelementptr [322 x i8]* %conv1_line_buffer_2, i64 0, i64 %zext_ln145" [kernel.cpp:145]   --->   Operation 449 'getelementptr' 'conv1_line_buffer_2_10' <Predicate = (!icmp_ln137 & !icmp_ln138)> <Delay = 0.00>
ST_44 : Operation 450 [1/1] (0.00ns)   --->   "%conv1_line_buffer_2_11 = getelementptr [322 x i8]* %conv1_line_buffer_2_1, i64 0, i64 %zext_ln145" [kernel.cpp:145]   --->   Operation 450 'getelementptr' 'conv1_line_buffer_2_11' <Predicate = (!icmp_ln137 & !icmp_ln138)> <Delay = 0.00>
ST_44 : Operation 451 [1/1] (0.00ns)   --->   "%conv1_line_buffer_2_12 = getelementptr [322 x i8]* %conv1_line_buffer_2_2, i64 0, i64 %zext_ln145" [kernel.cpp:145]   --->   Operation 451 'getelementptr' 'conv1_line_buffer_2_12' <Predicate = (!icmp_ln137 & !icmp_ln138)> <Delay = 0.00>
ST_44 : Operation 452 [2/2] (1.35ns)   --->   "%conv1_line_buffer_0_9 = load i8* %conv1_line_buffer_0_6, align 1" [kernel.cpp:145]   --->   Operation 452 'load' 'conv1_line_buffer_0_9' <Predicate = (!icmp_ln137 & !icmp_ln138)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_44 : Operation 453 [2/2] (1.35ns)   --->   "%conv1_line_buffer_0_10 = load i8* %conv1_line_buffer_0_7, align 1" [kernel.cpp:145]   --->   Operation 453 'load' 'conv1_line_buffer_0_10' <Predicate = (!icmp_ln137 & !icmp_ln138)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_44 : Operation 454 [2/2] (1.35ns)   --->   "%conv1_line_buffer_0_11 = load i8* %conv1_line_buffer_0_8, align 1" [kernel.cpp:145]   --->   Operation 454 'load' 'conv1_line_buffer_0_11' <Predicate = (!icmp_ln137 & !icmp_ln138)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_44 : Operation 455 [2/2] (1.35ns)   --->   "%conv1_line_buffer_1_13 = load i8* %conv1_line_buffer_1_10, align 1" [kernel.cpp:145]   --->   Operation 455 'load' 'conv1_line_buffer_1_13' <Predicate = (!icmp_ln137 & !icmp_ln138)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_44 : Operation 456 [2/2] (1.35ns)   --->   "%conv1_line_buffer_1_14 = load i8* %conv1_line_buffer_1_11, align 1" [kernel.cpp:145]   --->   Operation 456 'load' 'conv1_line_buffer_1_14' <Predicate = (!icmp_ln137 & !icmp_ln138)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_44 : Operation 457 [2/2] (1.35ns)   --->   "%conv1_line_buffer_1_15 = load i8* %conv1_line_buffer_1_12, align 1" [kernel.cpp:145]   --->   Operation 457 'load' 'conv1_line_buffer_1_15' <Predicate = (!icmp_ln137 & !icmp_ln138)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_44 : Operation 458 [2/2] (1.35ns)   --->   "%conv1_line_buffer_2_13 = load i8* %conv1_line_buffer_2_10, align 1" [kernel.cpp:145]   --->   Operation 458 'load' 'conv1_line_buffer_2_13' <Predicate = (!icmp_ln137 & !icmp_ln138)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_44 : Operation 459 [2/2] (1.35ns)   --->   "%conv1_line_buffer_2_14 = load i8* %conv1_line_buffer_2_11, align 1" [kernel.cpp:145]   --->   Operation 459 'load' 'conv1_line_buffer_2_14' <Predicate = (!icmp_ln137 & !icmp_ln138)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_44 : Operation 460 [2/2] (1.35ns)   --->   "%conv1_line_buffer_2_15 = load i8* %conv1_line_buffer_2_12, align 1" [kernel.cpp:145]   --->   Operation 460 'load' 'conv1_line_buffer_2_15' <Predicate = (!icmp_ln137 & !icmp_ln138)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_44 : Operation 461 [1/1] (0.00ns)   --->   "%empty_218 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str32, i32 %tmp_i_i_221)" [kernel.cpp:169]   --->   Operation 461 'specregionend' 'empty_218' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_44 : Operation 462 [1/1] (0.00ns)   --->   "br label %0" [kernel.cpp:127]   --->   Operation 462 'br' <Predicate = (icmp_ln137)> <Delay = 0.00>

State 45 <SV = 5> <Delay = 1.35>
ST_45 : Operation 463 [1/2] (1.35ns)   --->   "%conv1_line_buffer_0_9 = load i8* %conv1_line_buffer_0_6, align 1" [kernel.cpp:145]   --->   Operation 463 'load' 'conv1_line_buffer_0_9' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_45 : Operation 464 [1/2] (1.35ns)   --->   "%conv1_line_buffer_0_10 = load i8* %conv1_line_buffer_0_7, align 1" [kernel.cpp:145]   --->   Operation 464 'load' 'conv1_line_buffer_0_10' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_45 : Operation 465 [1/2] (1.35ns)   --->   "%conv1_line_buffer_0_11 = load i8* %conv1_line_buffer_0_8, align 1" [kernel.cpp:145]   --->   Operation 465 'load' 'conv1_line_buffer_0_11' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_45 : Operation 466 [1/2] (1.35ns)   --->   "%conv1_line_buffer_1_13 = load i8* %conv1_line_buffer_1_10, align 1" [kernel.cpp:145]   --->   Operation 466 'load' 'conv1_line_buffer_1_13' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_45 : Operation 467 [1/2] (1.35ns)   --->   "%conv1_line_buffer_1_14 = load i8* %conv1_line_buffer_1_11, align 1" [kernel.cpp:145]   --->   Operation 467 'load' 'conv1_line_buffer_1_14' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_45 : Operation 468 [1/2] (1.35ns)   --->   "%conv1_line_buffer_1_15 = load i8* %conv1_line_buffer_1_12, align 1" [kernel.cpp:145]   --->   Operation 468 'load' 'conv1_line_buffer_1_15' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_45 : Operation 469 [1/2] (1.35ns)   --->   "%conv1_line_buffer_2_13 = load i8* %conv1_line_buffer_2_10, align 1" [kernel.cpp:145]   --->   Operation 469 'load' 'conv1_line_buffer_2_13' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_45 : Operation 470 [1/2] (1.35ns)   --->   "%conv1_line_buffer_2_14 = load i8* %conv1_line_buffer_2_11, align 1" [kernel.cpp:145]   --->   Operation 470 'load' 'conv1_line_buffer_2_14' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_45 : Operation 471 [1/2] (1.35ns)   --->   "%conv1_line_buffer_2_15 = load i8* %conv1_line_buffer_2_12, align 1" [kernel.cpp:145]   --->   Operation 471 'load' 'conv1_line_buffer_2_15' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_45 : Operation 472 [1/1] (0.75ns)   --->   "br label %.preheader347.0.i.i" [kernel.cpp:139]   --->   Operation 472 'br' <Predicate = true> <Delay = 0.75>

State 46 <SV = 6> <Delay = 1.36>
ST_46 : Operation 473 [1/1] (0.00ns)   --->   "%conv1_line_buffer_0_s = phi i2 [ %add_ln139, %conv1_line_buffer_0 ], [ 0, %.preheader347.preheader.0.i.i ]" [kernel.cpp:139]   --->   Operation 473 'phi' 'conv1_line_buffer_0_s' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 474 [1/1] (0.51ns)   --->   "%icmp_ln139 = icmp eq i2 %conv1_line_buffer_0_s, -1" [kernel.cpp:139]   --->   Operation 474 'icmp' 'icmp_ln139' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 475 [1/1] (0.00ns)   --->   "%empty_225 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 475 'speclooptripcount' 'empty_225' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 476 [1/1] (0.62ns)   --->   "%add_ln139 = add i2 %conv1_line_buffer_0_s, 1" [kernel.cpp:139]   --->   Operation 476 'add' 'add_ln139' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 477 [1/1] (0.00ns)   --->   "br i1 %icmp_ln139, label %.preheader346.preheader.0.i.i, label %conv1_line_buffer_0" [kernel.cpp:139]   --->   Operation 477 'br' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln143 = zext i2 %conv1_line_buffer_0_s to i64" [kernel.cpp:143]   --->   Operation 478 'zext' 'zext_ln143' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_46 : Operation 479 [1/1] (0.00ns)   --->   "%conv1_window_buffer_63 = getelementptr [3 x i8]* %conv1_window_buffer_1, i64 0, i64 %zext_ln143" [kernel.cpp:143]   --->   Operation 479 'getelementptr' 'conv1_window_buffer_63' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_46 : Operation 480 [2/2] (0.79ns)   --->   "%conv1_window_buffer_64 = load i8* %conv1_window_buffer_63, align 1" [kernel.cpp:143]   --->   Operation 480 'load' 'conv1_window_buffer_64' <Predicate = (!icmp_ln139)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_46 : Operation 481 [1/1] (0.00ns)   --->   "%conv1_window_buffer_66 = getelementptr [3 x i8]* %conv1_window_buffer_2, i64 0, i64 %zext_ln143" [kernel.cpp:143]   --->   Operation 481 'getelementptr' 'conv1_window_buffer_66' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_46 : Operation 482 [2/2] (0.79ns)   --->   "%conv1_window_buffer_67 = load i8* %conv1_window_buffer_66, align 1" [kernel.cpp:143]   --->   Operation 482 'load' 'conv1_window_buffer_67' <Predicate = (!icmp_ln139)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_46 : Operation 483 [1/1] (0.57ns)   --->   "%tmp_46_i_i = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %conv1_line_buffer_0_9, i8 %conv1_line_buffer_0_10, i8 %conv1_line_buffer_0_11, i2 %conv1_line_buffer_0_s)" [kernel.cpp:145]   --->   Operation 483 'mux' 'tmp_46_i_i' <Predicate = (!icmp_ln139)> <Delay = 0.57> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 484 [1/1] (0.79ns)   --->   "store i8 %tmp_46_i_i, i8* %conv1_window_buffer_66, align 1" [kernel.cpp:145]   --->   Operation 484 'store' <Predicate = (!icmp_ln139)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_46 : Operation 485 [1/1] (0.00ns)   --->   "%conv1_window_buffer_68 = getelementptr [3 x i8]* %conv1_window_buffer_4, i64 0, i64 %zext_ln143" [kernel.cpp:143]   --->   Operation 485 'getelementptr' 'conv1_window_buffer_68' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_46 : Operation 486 [2/2] (0.79ns)   --->   "%conv1_window_buffer_69 = load i8* %conv1_window_buffer_68, align 1" [kernel.cpp:143]   --->   Operation 486 'load' 'conv1_window_buffer_69' <Predicate = (!icmp_ln139)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_46 : Operation 487 [1/1] (0.00ns)   --->   "%conv1_window_buffer_71 = getelementptr [3 x i8]* %conv1_window_buffer_5, i64 0, i64 %zext_ln143" [kernel.cpp:143]   --->   Operation 487 'getelementptr' 'conv1_window_buffer_71' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_46 : Operation 488 [2/2] (0.79ns)   --->   "%conv1_window_buffer_72 = load i8* %conv1_window_buffer_71, align 1" [kernel.cpp:143]   --->   Operation 488 'load' 'conv1_window_buffer_72' <Predicate = (!icmp_ln139)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_46 : Operation 489 [1/1] (0.57ns)   --->   "%tmp_47_i_i = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %conv1_line_buffer_1_13, i8 %conv1_line_buffer_1_14, i8 %conv1_line_buffer_1_15, i2 %conv1_line_buffer_0_s)" [kernel.cpp:145]   --->   Operation 489 'mux' 'tmp_47_i_i' <Predicate = (!icmp_ln139)> <Delay = 0.57> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 490 [1/1] (0.79ns)   --->   "store i8 %tmp_47_i_i, i8* %conv1_window_buffer_71, align 1" [kernel.cpp:145]   --->   Operation 490 'store' <Predicate = (!icmp_ln139)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_46 : Operation 491 [1/1] (0.00ns)   --->   "%conv1_window_buffer_73 = getelementptr [3 x i8]* %conv1_window_buffer_7, i64 0, i64 %zext_ln143" [kernel.cpp:143]   --->   Operation 491 'getelementptr' 'conv1_window_buffer_73' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_46 : Operation 492 [2/2] (0.79ns)   --->   "%conv1_window_buffer_74 = load i8* %conv1_window_buffer_73, align 1" [kernel.cpp:143]   --->   Operation 492 'load' 'conv1_window_buffer_74' <Predicate = (!icmp_ln139)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_46 : Operation 493 [1/1] (0.00ns)   --->   "%conv1_window_buffer_76 = getelementptr [3 x i8]* %conv1_window_buffer_8, i64 0, i64 %zext_ln143" [kernel.cpp:143]   --->   Operation 493 'getelementptr' 'conv1_window_buffer_76' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_46 : Operation 494 [2/2] (0.79ns)   --->   "%conv1_window_buffer_77 = load i8* %conv1_window_buffer_76, align 1" [kernel.cpp:143]   --->   Operation 494 'load' 'conv1_window_buffer_77' <Predicate = (!icmp_ln139)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_46 : Operation 495 [1/1] (0.57ns)   --->   "%tmp_48_i_i = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %conv1_line_buffer_2_13, i8 %conv1_line_buffer_2_14, i8 %conv1_line_buffer_2_15, i2 %conv1_line_buffer_0_s)" [kernel.cpp:145]   --->   Operation 495 'mux' 'tmp_48_i_i' <Predicate = (!icmp_ln139)> <Delay = 0.57> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 496 [1/1] (0.79ns)   --->   "store i8 %tmp_48_i_i, i8* %conv1_window_buffer_76, align 1" [kernel.cpp:145]   --->   Operation 496 'store' <Predicate = (!icmp_ln139)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>

State 47 <SV = 7> <Delay = 1.58>
ST_47 : Operation 497 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str37) nounwind" [kernel.cpp:139]   --->   Operation 497 'specloopname' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_47 : Operation 498 [1/1] (0.00ns)   --->   "%tmp_62_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str37)" [kernel.cpp:139]   --->   Operation 498 'specregionbegin' 'tmp_62_i_i' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_47 : Operation 499 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str24) nounwind" [kernel.cpp:140]   --->   Operation 499 'specpipeline' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_47 : Operation 500 [1/2] (0.79ns)   --->   "%conv1_window_buffer_64 = load i8* %conv1_window_buffer_63, align 1" [kernel.cpp:143]   --->   Operation 500 'load' 'conv1_window_buffer_64' <Predicate = (!icmp_ln139)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_47 : Operation 501 [1/1] (0.00ns)   --->   "%conv1_window_buffer_65 = getelementptr [3 x i8]* %conv1_window_buffer_s, i64 0, i64 %zext_ln143" [kernel.cpp:143]   --->   Operation 501 'getelementptr' 'conv1_window_buffer_65' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_47 : Operation 502 [1/1] (0.79ns)   --->   "store i8 %conv1_window_buffer_64, i8* %conv1_window_buffer_65, align 1" [kernel.cpp:143]   --->   Operation 502 'store' <Predicate = (!icmp_ln139)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_47 : Operation 503 [1/2] (0.79ns)   --->   "%conv1_window_buffer_67 = load i8* %conv1_window_buffer_66, align 1" [kernel.cpp:143]   --->   Operation 503 'load' 'conv1_window_buffer_67' <Predicate = (!icmp_ln139)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_47 : Operation 504 [1/1] (0.79ns)   --->   "store i8 %conv1_window_buffer_67, i8* %conv1_window_buffer_63, align 1" [kernel.cpp:143]   --->   Operation 504 'store' <Predicate = (!icmp_ln139)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_47 : Operation 505 [1/2] (0.79ns)   --->   "%conv1_window_buffer_69 = load i8* %conv1_window_buffer_68, align 1" [kernel.cpp:143]   --->   Operation 505 'load' 'conv1_window_buffer_69' <Predicate = (!icmp_ln139)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_47 : Operation 506 [1/1] (0.00ns)   --->   "%conv1_window_buffer_70 = getelementptr [3 x i8]* %conv1_window_buffer_3, i64 0, i64 %zext_ln143" [kernel.cpp:143]   --->   Operation 506 'getelementptr' 'conv1_window_buffer_70' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_47 : Operation 507 [1/1] (0.79ns)   --->   "store i8 %conv1_window_buffer_69, i8* %conv1_window_buffer_70, align 1" [kernel.cpp:143]   --->   Operation 507 'store' <Predicate = (!icmp_ln139)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_47 : Operation 508 [1/2] (0.79ns)   --->   "%conv1_window_buffer_72 = load i8* %conv1_window_buffer_71, align 1" [kernel.cpp:143]   --->   Operation 508 'load' 'conv1_window_buffer_72' <Predicate = (!icmp_ln139)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_47 : Operation 509 [1/1] (0.79ns)   --->   "store i8 %conv1_window_buffer_72, i8* %conv1_window_buffer_68, align 1" [kernel.cpp:143]   --->   Operation 509 'store' <Predicate = (!icmp_ln139)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_47 : Operation 510 [1/2] (0.79ns)   --->   "%conv1_window_buffer_74 = load i8* %conv1_window_buffer_73, align 1" [kernel.cpp:143]   --->   Operation 510 'load' 'conv1_window_buffer_74' <Predicate = (!icmp_ln139)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_47 : Operation 511 [1/1] (0.00ns)   --->   "%conv1_window_buffer_75 = getelementptr [3 x i8]* %conv1_window_buffer_6, i64 0, i64 %zext_ln143" [kernel.cpp:143]   --->   Operation 511 'getelementptr' 'conv1_window_buffer_75' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_47 : Operation 512 [1/1] (0.79ns)   --->   "store i8 %conv1_window_buffer_74, i8* %conv1_window_buffer_75, align 1" [kernel.cpp:143]   --->   Operation 512 'store' <Predicate = (!icmp_ln139)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_47 : Operation 513 [1/2] (0.79ns)   --->   "%conv1_window_buffer_77 = load i8* %conv1_window_buffer_76, align 1" [kernel.cpp:143]   --->   Operation 513 'load' 'conv1_window_buffer_77' <Predicate = (!icmp_ln139)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_47 : Operation 514 [1/1] (0.79ns)   --->   "store i8 %conv1_window_buffer_77, i8* %conv1_window_buffer_73, align 1" [kernel.cpp:143]   --->   Operation 514 'store' <Predicate = (!icmp_ln139)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_47 : Operation 515 [1/1] (0.00ns)   --->   "%empty_226 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str37, i32 %tmp_62_i_i)" [kernel.cpp:147]   --->   Operation 515 'specregionend' 'empty_226' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_47 : Operation 516 [1/1] (0.00ns)   --->   "br label %.preheader347.0.i.i" [kernel.cpp:139]   --->   Operation 516 'br' <Predicate = (!icmp_ln139)> <Delay = 0.00>

State 48 <SV = 7> <Delay = 0.85>
ST_48 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_67 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %xx_reuse_0_0_i_i, i32 1, i32 8)" [kernel.cpp:150]   --->   Operation 517 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 518 [1/1] (0.85ns)   --->   "%icmp_ln150 = icmp eq i8 %tmp_67, 0" [kernel.cpp:150]   --->   Operation 518 'icmp' 'icmp_ln150' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 519 [2/2] (0.79ns)   --->   "%conv1_window_buffer_36 = load i8* %conv1_window_buffer_9, align 1" [kernel.cpp:158]   --->   Operation 519 'load' 'conv1_window_buffer_36' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_48 : Operation 520 [2/2] (0.79ns)   --->   "%conv1_window_buffer_37 = load i8* %conv1_window_buffer_10, align 1" [kernel.cpp:158]   --->   Operation 520 'load' 'conv1_window_buffer_37' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_48 : Operation 521 [2/2] (0.79ns)   --->   "%conv1_window_buffer_38 = load i8* %conv1_window_buffer_11, align 1" [kernel.cpp:158]   --->   Operation 521 'load' 'conv1_window_buffer_38' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_48 : Operation 522 [2/2] (0.79ns)   --->   "%conv1_window_buffer_39 = load i8* %conv1_window_buffer_12, align 1" [kernel.cpp:158]   --->   Operation 522 'load' 'conv1_window_buffer_39' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_48 : Operation 523 [2/2] (0.79ns)   --->   "%conv1_window_buffer_40 = load i8* %conv1_window_buffer_13, align 1" [kernel.cpp:158]   --->   Operation 523 'load' 'conv1_window_buffer_40' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_48 : Operation 524 [2/2] (0.79ns)   --->   "%conv1_window_buffer_41 = load i8* %conv1_window_buffer_14, align 1" [kernel.cpp:158]   --->   Operation 524 'load' 'conv1_window_buffer_41' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_48 : Operation 525 [2/2] (0.79ns)   --->   "%conv1_window_buffer_42 = load i8* %conv1_window_buffer_15, align 1" [kernel.cpp:158]   --->   Operation 525 'load' 'conv1_window_buffer_42' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_48 : Operation 526 [2/2] (0.79ns)   --->   "%conv1_window_buffer_43 = load i8* %conv1_window_buffer_16, align 1" [kernel.cpp:158]   --->   Operation 526 'load' 'conv1_window_buffer_43' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_48 : Operation 527 [2/2] (0.79ns)   --->   "%conv1_window_buffer_44 = load i8* %conv1_window_buffer_17, align 1" [kernel.cpp:158]   --->   Operation 527 'load' 'conv1_window_buffer_44' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>

State 49 <SV = 8> <Delay = 0.79>
ST_49 : Operation 528 [1/2] (0.79ns)   --->   "%conv1_window_buffer_36 = load i8* %conv1_window_buffer_9, align 1" [kernel.cpp:158]   --->   Operation 528 'load' 'conv1_window_buffer_36' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_49 : Operation 529 [1/2] (0.79ns)   --->   "%conv1_window_buffer_37 = load i8* %conv1_window_buffer_10, align 1" [kernel.cpp:158]   --->   Operation 529 'load' 'conv1_window_buffer_37' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_49 : Operation 530 [1/2] (0.79ns)   --->   "%conv1_window_buffer_38 = load i8* %conv1_window_buffer_11, align 1" [kernel.cpp:158]   --->   Operation 530 'load' 'conv1_window_buffer_38' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_49 : Operation 531 [1/2] (0.79ns)   --->   "%conv1_window_buffer_39 = load i8* %conv1_window_buffer_12, align 1" [kernel.cpp:158]   --->   Operation 531 'load' 'conv1_window_buffer_39' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_49 : Operation 532 [1/2] (0.79ns)   --->   "%conv1_window_buffer_40 = load i8* %conv1_window_buffer_13, align 1" [kernel.cpp:158]   --->   Operation 532 'load' 'conv1_window_buffer_40' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_49 : Operation 533 [1/2] (0.79ns)   --->   "%conv1_window_buffer_41 = load i8* %conv1_window_buffer_14, align 1" [kernel.cpp:158]   --->   Operation 533 'load' 'conv1_window_buffer_41' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_49 : Operation 534 [1/2] (0.79ns)   --->   "%conv1_window_buffer_42 = load i8* %conv1_window_buffer_15, align 1" [kernel.cpp:158]   --->   Operation 534 'load' 'conv1_window_buffer_42' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_49 : Operation 535 [1/2] (0.79ns)   --->   "%conv1_window_buffer_43 = load i8* %conv1_window_buffer_16, align 1" [kernel.cpp:158]   --->   Operation 535 'load' 'conv1_window_buffer_43' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_49 : Operation 536 [1/2] (0.79ns)   --->   "%conv1_window_buffer_44 = load i8* %conv1_window_buffer_17, align 1" [kernel.cpp:158]   --->   Operation 536 'load' 'conv1_window_buffer_44' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_49 : Operation 537 [2/2] (0.79ns)   --->   "%conv1_window_buffer_45 = load i8* %conv1_window_buffer_18, align 1" [kernel.cpp:158]   --->   Operation 537 'load' 'conv1_window_buffer_45' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_49 : Operation 538 [2/2] (0.79ns)   --->   "%conv1_window_buffer_46 = load i8* %conv1_window_buffer_19, align 1" [kernel.cpp:158]   --->   Operation 538 'load' 'conv1_window_buffer_46' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_49 : Operation 539 [2/2] (0.79ns)   --->   "%conv1_window_buffer_47 = load i8* %conv1_window_buffer_20, align 1" [kernel.cpp:158]   --->   Operation 539 'load' 'conv1_window_buffer_47' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_49 : Operation 540 [2/2] (0.79ns)   --->   "%conv1_window_buffer_48 = load i8* %conv1_window_buffer_21, align 1" [kernel.cpp:158]   --->   Operation 540 'load' 'conv1_window_buffer_48' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_49 : Operation 541 [2/2] (0.79ns)   --->   "%conv1_window_buffer_49 = load i8* %conv1_window_buffer_22, align 1" [kernel.cpp:158]   --->   Operation 541 'load' 'conv1_window_buffer_49' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_49 : Operation 542 [2/2] (0.79ns)   --->   "%conv1_window_buffer_50 = load i8* %conv1_window_buffer_23, align 1" [kernel.cpp:158]   --->   Operation 542 'load' 'conv1_window_buffer_50' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_49 : Operation 543 [2/2] (0.79ns)   --->   "%conv1_window_buffer_51 = load i8* %conv1_window_buffer_24, align 1" [kernel.cpp:158]   --->   Operation 543 'load' 'conv1_window_buffer_51' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_49 : Operation 544 [2/2] (0.79ns)   --->   "%conv1_window_buffer_52 = load i8* %conv1_window_buffer_25, align 1" [kernel.cpp:158]   --->   Operation 544 'load' 'conv1_window_buffer_52' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_49 : Operation 545 [2/2] (0.79ns)   --->   "%conv1_window_buffer_53 = load i8* %conv1_window_buffer_26, align 1" [kernel.cpp:158]   --->   Operation 545 'load' 'conv1_window_buffer_53' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_49 : Operation 546 [2/2] (0.79ns)   --->   "%conv1_window_buffer_54 = load i8* %conv1_window_buffer_27, align 1" [kernel.cpp:158]   --->   Operation 546 'load' 'conv1_window_buffer_54' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_49 : Operation 547 [2/2] (0.79ns)   --->   "%conv1_window_buffer_55 = load i8* %conv1_window_buffer_28, align 1" [kernel.cpp:158]   --->   Operation 547 'load' 'conv1_window_buffer_55' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_49 : Operation 548 [2/2] (0.79ns)   --->   "%conv1_window_buffer_56 = load i8* %conv1_window_buffer_29, align 1" [kernel.cpp:158]   --->   Operation 548 'load' 'conv1_window_buffer_56' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_49 : Operation 549 [2/2] (0.79ns)   --->   "%conv1_window_buffer_57 = load i8* %conv1_window_buffer_30, align 1" [kernel.cpp:158]   --->   Operation 549 'load' 'conv1_window_buffer_57' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_49 : Operation 550 [2/2] (0.79ns)   --->   "%conv1_window_buffer_58 = load i8* %conv1_window_buffer_31, align 1" [kernel.cpp:158]   --->   Operation 550 'load' 'conv1_window_buffer_58' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_49 : Operation 551 [2/2] (0.79ns)   --->   "%conv1_window_buffer_59 = load i8* %conv1_window_buffer_32, align 1" [kernel.cpp:158]   --->   Operation 551 'load' 'conv1_window_buffer_59' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_49 : Operation 552 [2/2] (0.79ns)   --->   "%conv1_window_buffer_60 = load i8* %conv1_window_buffer_33, align 1" [kernel.cpp:158]   --->   Operation 552 'load' 'conv1_window_buffer_60' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_49 : Operation 553 [2/2] (0.79ns)   --->   "%conv1_window_buffer_61 = load i8* %conv1_window_buffer_34, align 1" [kernel.cpp:158]   --->   Operation 553 'load' 'conv1_window_buffer_61' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_49 : Operation 554 [2/2] (0.79ns)   --->   "%conv1_window_buffer_62 = load i8* %conv1_window_buffer_35, align 1" [kernel.cpp:158]   --->   Operation 554 'load' 'conv1_window_buffer_62' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>

State 50 <SV = 9> <Delay = 0.79>
ST_50 : Operation 555 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i8 %conv1_window_buffer_36 to i17" [kernel.cpp:158]   --->   Operation 555 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 556 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i8 %conv1_window_buffer_37 to i17" [kernel.cpp:158]   --->   Operation 556 'zext' 'zext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 557 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i8 %conv1_window_buffer_38 to i17" [kernel.cpp:158]   --->   Operation 557 'zext' 'zext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 558 [1/1] (0.00ns)   --->   "%zext_ln1118_3 = zext i8 %conv1_window_buffer_39 to i17" [kernel.cpp:158]   --->   Operation 558 'zext' 'zext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 559 [1/1] (0.00ns)   --->   "%zext_ln1118_4 = zext i8 %conv1_window_buffer_40 to i17" [kernel.cpp:158]   --->   Operation 559 'zext' 'zext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 560 [1/1] (0.00ns)   --->   "%zext_ln1118_5 = zext i8 %conv1_window_buffer_41 to i17" [kernel.cpp:158]   --->   Operation 560 'zext' 'zext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 561 [1/1] (0.00ns)   --->   "%zext_ln1118_6 = zext i8 %conv1_window_buffer_42 to i17" [kernel.cpp:158]   --->   Operation 561 'zext' 'zext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 562 [1/1] (0.00ns)   --->   "%zext_ln1118_7 = zext i8 %conv1_window_buffer_43 to i17" [kernel.cpp:158]   --->   Operation 562 'zext' 'zext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 563 [1/1] (0.00ns)   --->   "%zext_ln1118_8 = zext i8 %conv1_window_buffer_44 to i17" [kernel.cpp:158]   --->   Operation 563 'zext' 'zext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 564 [1/2] (0.79ns)   --->   "%conv1_window_buffer_45 = load i8* %conv1_window_buffer_18, align 1" [kernel.cpp:158]   --->   Operation 564 'load' 'conv1_window_buffer_45' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_50 : Operation 565 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i8 %conv1_window_buffer_45 to i16" [kernel.cpp:158]   --->   Operation 565 'zext' 'zext_ln1265' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 566 [1/2] (0.79ns)   --->   "%conv1_window_buffer_46 = load i8* %conv1_window_buffer_19, align 1" [kernel.cpp:158]   --->   Operation 566 'load' 'conv1_window_buffer_46' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_50 : Operation 567 [1/1] (0.00ns)   --->   "%zext_ln1118_9 = zext i8 %conv1_window_buffer_46 to i17" [kernel.cpp:158]   --->   Operation 567 'zext' 'zext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 568 [1/2] (0.79ns)   --->   "%conv1_window_buffer_47 = load i8* %conv1_window_buffer_20, align 1" [kernel.cpp:158]   --->   Operation 568 'load' 'conv1_window_buffer_47' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_50 : Operation 569 [1/1] (0.00ns)   --->   "%zext_ln1118_10 = zext i8 %conv1_window_buffer_47 to i17" [kernel.cpp:158]   --->   Operation 569 'zext' 'zext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 570 [1/2] (0.79ns)   --->   "%conv1_window_buffer_48 = load i8* %conv1_window_buffer_21, align 1" [kernel.cpp:158]   --->   Operation 570 'load' 'conv1_window_buffer_48' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_50 : Operation 571 [1/1] (0.00ns)   --->   "%zext_ln1118_11 = zext i8 %conv1_window_buffer_48 to i17" [kernel.cpp:158]   --->   Operation 571 'zext' 'zext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 572 [1/2] (0.79ns)   --->   "%conv1_window_buffer_49 = load i8* %conv1_window_buffer_22, align 1" [kernel.cpp:158]   --->   Operation 572 'load' 'conv1_window_buffer_49' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_50 : Operation 573 [1/1] (0.00ns)   --->   "%zext_ln1118_12 = zext i8 %conv1_window_buffer_49 to i17" [kernel.cpp:158]   --->   Operation 573 'zext' 'zext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 574 [1/2] (0.79ns)   --->   "%conv1_window_buffer_50 = load i8* %conv1_window_buffer_23, align 1" [kernel.cpp:158]   --->   Operation 574 'load' 'conv1_window_buffer_50' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_50 : Operation 575 [1/1] (0.00ns)   --->   "%zext_ln1265_76 = zext i8 %conv1_window_buffer_50 to i16" [kernel.cpp:158]   --->   Operation 575 'zext' 'zext_ln1265_76' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 576 [1/2] (0.79ns)   --->   "%conv1_window_buffer_51 = load i8* %conv1_window_buffer_24, align 1" [kernel.cpp:158]   --->   Operation 576 'load' 'conv1_window_buffer_51' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_50 : Operation 577 [1/1] (0.00ns)   --->   "%zext_ln1265_77 = zext i8 %conv1_window_buffer_51 to i16" [kernel.cpp:158]   --->   Operation 577 'zext' 'zext_ln1265_77' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 578 [1/2] (0.79ns)   --->   "%conv1_window_buffer_52 = load i8* %conv1_window_buffer_25, align 1" [kernel.cpp:158]   --->   Operation 578 'load' 'conv1_window_buffer_52' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_50 : Operation 579 [1/1] (0.00ns)   --->   "%zext_ln1118_13 = zext i8 %conv1_window_buffer_52 to i17" [kernel.cpp:158]   --->   Operation 579 'zext' 'zext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 580 [1/2] (0.79ns)   --->   "%conv1_window_buffer_53 = load i8* %conv1_window_buffer_26, align 1" [kernel.cpp:158]   --->   Operation 580 'load' 'conv1_window_buffer_53' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_50 : Operation 581 [1/1] (0.00ns)   --->   "%zext_ln1118_14 = zext i8 %conv1_window_buffer_53 to i17" [kernel.cpp:158]   --->   Operation 581 'zext' 'zext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 582 [1/2] (0.79ns)   --->   "%conv1_window_buffer_54 = load i8* %conv1_window_buffer_27, align 1" [kernel.cpp:158]   --->   Operation 582 'load' 'conv1_window_buffer_54' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_50 : Operation 583 [1/1] (0.00ns)   --->   "%zext_ln1118_15 = zext i8 %conv1_window_buffer_54 to i17" [kernel.cpp:158]   --->   Operation 583 'zext' 'zext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 584 [1/2] (0.79ns)   --->   "%conv1_window_buffer_55 = load i8* %conv1_window_buffer_28, align 1" [kernel.cpp:158]   --->   Operation 584 'load' 'conv1_window_buffer_55' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_50 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln1118_16 = zext i8 %conv1_window_buffer_55 to i17" [kernel.cpp:158]   --->   Operation 585 'zext' 'zext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 586 [1/2] (0.79ns)   --->   "%conv1_window_buffer_56 = load i8* %conv1_window_buffer_29, align 1" [kernel.cpp:158]   --->   Operation 586 'load' 'conv1_window_buffer_56' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_50 : Operation 587 [1/1] (0.00ns)   --->   "%zext_ln1265_78 = zext i8 %conv1_window_buffer_56 to i16" [kernel.cpp:158]   --->   Operation 587 'zext' 'zext_ln1265_78' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 588 [1/2] (0.79ns)   --->   "%conv1_window_buffer_57 = load i8* %conv1_window_buffer_30, align 1" [kernel.cpp:158]   --->   Operation 588 'load' 'conv1_window_buffer_57' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_50 : Operation 589 [1/1] (0.00ns)   --->   "%zext_ln1118_17 = zext i8 %conv1_window_buffer_57 to i17" [kernel.cpp:158]   --->   Operation 589 'zext' 'zext_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 590 [1/2] (0.79ns)   --->   "%conv1_window_buffer_58 = load i8* %conv1_window_buffer_31, align 1" [kernel.cpp:158]   --->   Operation 590 'load' 'conv1_window_buffer_58' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_50 : Operation 591 [1/1] (0.00ns)   --->   "%zext_ln1118_18 = zext i8 %conv1_window_buffer_58 to i17" [kernel.cpp:158]   --->   Operation 591 'zext' 'zext_ln1118_18' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 592 [1/2] (0.79ns)   --->   "%conv1_window_buffer_59 = load i8* %conv1_window_buffer_32, align 1" [kernel.cpp:158]   --->   Operation 592 'load' 'conv1_window_buffer_59' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_50 : Operation 593 [1/1] (0.00ns)   --->   "%zext_ln1118_19 = zext i8 %conv1_window_buffer_59 to i17" [kernel.cpp:158]   --->   Operation 593 'zext' 'zext_ln1118_19' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 594 [1/2] (0.79ns)   --->   "%conv1_window_buffer_60 = load i8* %conv1_window_buffer_33, align 1" [kernel.cpp:158]   --->   Operation 594 'load' 'conv1_window_buffer_60' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_50 : Operation 595 [1/1] (0.00ns)   --->   "%zext_ln1118_20 = zext i8 %conv1_window_buffer_60 to i17" [kernel.cpp:158]   --->   Operation 595 'zext' 'zext_ln1118_20' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 596 [1/2] (0.79ns)   --->   "%conv1_window_buffer_61 = load i8* %conv1_window_buffer_34, align 1" [kernel.cpp:158]   --->   Operation 596 'load' 'conv1_window_buffer_61' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_50 : Operation 597 [1/1] (0.00ns)   --->   "%zext_ln1265_79 = zext i8 %conv1_window_buffer_61 to i16" [kernel.cpp:158]   --->   Operation 597 'zext' 'zext_ln1265_79' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 598 [1/2] (0.79ns)   --->   "%conv1_window_buffer_62 = load i8* %conv1_window_buffer_35, align 1" [kernel.cpp:158]   --->   Operation 598 'load' 'conv1_window_buffer_62' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_50 : Operation 599 [1/1] (0.00ns)   --->   "%zext_ln1118_21 = zext i8 %conv1_window_buffer_62 to i17" [kernel.cpp:158]   --->   Operation 599 'zext' 'zext_ln1118_21' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 600 [1/1] (0.75ns)   --->   "br label %.preheader346.0.i.i" [kernel.cpp:148]   --->   Operation 600 'br' <Predicate = true> <Delay = 0.75>

State 51 <SV = 10> <Delay = 1.35>
ST_51 : Operation 601 [1/1] (0.00ns)   --->   "%ff_0_0_i_i = phi i5 [ %add_ln148, %conv1_ff_end ], [ 0, %.preheader346.preheader.0.i.i ]" [kernel.cpp:148]   --->   Operation 601 'phi' 'ff_0_0_i_i' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 602 [1/1] (0.87ns)   --->   "%icmp_ln148 = icmp eq i5 %ff_0_0_i_i, -16" [kernel.cpp:148]   --->   Operation 602 'icmp' 'icmp_ln148' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 603 [1/1] (0.00ns)   --->   "%empty_224 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 603 'speclooptripcount' 'empty_224' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 604 [1/1] (0.87ns)   --->   "%add_ln148 = add i5 %ff_0_0_i_i, 1" [kernel.cpp:148]   --->   Operation 604 'add' 'add_ln148' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 605 [1/1] (0.00ns)   --->   "br i1 %icmp_ln148, label %conv1_xx_reuse_end.i.i.loopexit, label %conv1_ff_begin" [kernel.cpp:148]   --->   Operation 605 'br' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 606 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str40) nounwind" [kernel.cpp:148]   --->   Operation 606 'specloopname' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_51 : Operation 607 [1/1] (0.00ns)   --->   "%tmp_64_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str40)" [kernel.cpp:148]   --->   Operation 607 'specregionbegin' 'tmp_64_i_i' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_51 : Operation 608 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str24) nounwind" [kernel.cpp:149]   --->   Operation 608 'specpipeline' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_51 : Operation 609 [1/1] (0.00ns)   --->   "br i1 %icmp_ln150, label %conv1_ff_end, label %.preheader345.preheader.0.i.i" [kernel.cpp:150]   --->   Operation 609 'br' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_51 : Operation 610 [1/1] (0.00ns)   --->   "%zext_ln158 = zext i5 %ff_0_0_i_i to i64" [kernel.cpp:158]   --->   Operation 610 'zext' 'zext_ln158' <Predicate = (!icmp_ln148 & !icmp_ln150)> <Delay = 0.00>
ST_51 : Operation 611 [1/1] (0.00ns)   --->   "%weight_conv1_V_0_0_0_1 = getelementptr [16 x i5]* @weight_conv1_V_0_0_0, i64 0, i64 %zext_ln158" [kernel.cpp:158]   --->   Operation 611 'getelementptr' 'weight_conv1_V_0_0_0_1' <Predicate = (!icmp_ln148 & !icmp_ln150)> <Delay = 0.00>
ST_51 : Operation 612 [2/2] (1.35ns)   --->   "%weight_conv1_V_0_0_0_2 = load i5* %weight_conv1_V_0_0_0_1, align 1" [kernel.cpp:158]   --->   Operation 612 'load' 'weight_conv1_V_0_0_0_2' <Predicate = (!icmp_ln148 & !icmp_ln150)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>
ST_51 : Operation 613 [1/1] (0.00ns)   --->   "%weight_conv1_V_0_1_0_1 = getelementptr [16 x i5]* @weight_conv1_V_0_1_0, i64 0, i64 %zext_ln158" [kernel.cpp:158]   --->   Operation 613 'getelementptr' 'weight_conv1_V_0_1_0_1' <Predicate = (!icmp_ln148 & !icmp_ln150)> <Delay = 0.00>
ST_51 : Operation 614 [2/2] (1.35ns)   --->   "%weight_conv1_V_0_1_0_2 = load i5* %weight_conv1_V_0_1_0_1, align 1" [kernel.cpp:158]   --->   Operation 614 'load' 'weight_conv1_V_0_1_0_2' <Predicate = (!icmp_ln148 & !icmp_ln150)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>
ST_51 : Operation 615 [1/1] (0.00ns)   --->   "%weight_conv1_V_0_2_0_1 = getelementptr [16 x i5]* @weight_conv1_V_0_2_0, i64 0, i64 %zext_ln158" [kernel.cpp:158]   --->   Operation 615 'getelementptr' 'weight_conv1_V_0_2_0_1' <Predicate = (!icmp_ln148 & !icmp_ln150)> <Delay = 0.00>
ST_51 : Operation 616 [2/2] (1.35ns)   --->   "%weight_conv1_V_0_2_0_2 = load i5* %weight_conv1_V_0_2_0_1, align 1" [kernel.cpp:158]   --->   Operation 616 'load' 'weight_conv1_V_0_2_0_2' <Predicate = (!icmp_ln148 & !icmp_ln150)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>
ST_51 : Operation 617 [1/1] (0.00ns)   --->   "%weight_conv1_V_1_0_0_1 = getelementptr [16 x i5]* @weight_conv1_V_1_0_0, i64 0, i64 %zext_ln158" [kernel.cpp:158]   --->   Operation 617 'getelementptr' 'weight_conv1_V_1_0_0_1' <Predicate = (!icmp_ln148 & !icmp_ln150)> <Delay = 0.00>
ST_51 : Operation 618 [2/2] (1.35ns)   --->   "%weight_conv1_V_1_0_0_2 = load i5* %weight_conv1_V_1_0_0_1, align 1" [kernel.cpp:158]   --->   Operation 618 'load' 'weight_conv1_V_1_0_0_2' <Predicate = (!icmp_ln148 & !icmp_ln150)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>
ST_51 : Operation 619 [1/1] (0.00ns)   --->   "%weight_conv1_V_1_1_0_1 = getelementptr [16 x i5]* @weight_conv1_V_1_1_0, i64 0, i64 %zext_ln158" [kernel.cpp:158]   --->   Operation 619 'getelementptr' 'weight_conv1_V_1_1_0_1' <Predicate = (!icmp_ln148 & !icmp_ln150)> <Delay = 0.00>
ST_51 : Operation 620 [2/2] (1.35ns)   --->   "%weight_conv1_V_1_1_0_2 = load i5* %weight_conv1_V_1_1_0_1, align 1" [kernel.cpp:158]   --->   Operation 620 'load' 'weight_conv1_V_1_1_0_2' <Predicate = (!icmp_ln148 & !icmp_ln150)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>
ST_51 : Operation 621 [1/1] (0.00ns)   --->   "%weight_conv1_V_1_2_0_1 = getelementptr [16 x i5]* @weight_conv1_V_1_2_0, i64 0, i64 %zext_ln158" [kernel.cpp:158]   --->   Operation 621 'getelementptr' 'weight_conv1_V_1_2_0_1' <Predicate = (!icmp_ln148 & !icmp_ln150)> <Delay = 0.00>
ST_51 : Operation 622 [2/2] (1.35ns)   --->   "%weight_conv1_V_1_2_0_2 = load i5* %weight_conv1_V_1_2_0_1, align 1" [kernel.cpp:158]   --->   Operation 622 'load' 'weight_conv1_V_1_2_0_2' <Predicate = (!icmp_ln148 & !icmp_ln150)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>
ST_51 : Operation 623 [1/1] (0.00ns)   --->   "%weight_conv1_V_2_0_0_1 = getelementptr [16 x i5]* @weight_conv1_V_2_0_0, i64 0, i64 %zext_ln158" [kernel.cpp:158]   --->   Operation 623 'getelementptr' 'weight_conv1_V_2_0_0_1' <Predicate = (!icmp_ln148 & !icmp_ln150)> <Delay = 0.00>
ST_51 : Operation 624 [2/2] (1.35ns)   --->   "%weight_conv1_V_2_0_0_2 = load i5* %weight_conv1_V_2_0_0_1, align 1" [kernel.cpp:158]   --->   Operation 624 'load' 'weight_conv1_V_2_0_0_2' <Predicate = (!icmp_ln148 & !icmp_ln150)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>
ST_51 : Operation 625 [1/1] (0.00ns)   --->   "%weight_conv1_V_2_1_0_1 = getelementptr [16 x i5]* @weight_conv1_V_2_1_0, i64 0, i64 %zext_ln158" [kernel.cpp:158]   --->   Operation 625 'getelementptr' 'weight_conv1_V_2_1_0_1' <Predicate = (!icmp_ln148 & !icmp_ln150)> <Delay = 0.00>
ST_51 : Operation 626 [2/2] (1.35ns)   --->   "%weight_conv1_V_2_1_0_2 = load i5* %weight_conv1_V_2_1_0_1, align 1" [kernel.cpp:158]   --->   Operation 626 'load' 'weight_conv1_V_2_1_0_2' <Predicate = (!icmp_ln148 & !icmp_ln150)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>
ST_51 : Operation 627 [1/1] (0.00ns)   --->   "%weight_conv1_V_2_2_0_1 = getelementptr [16 x i5]* @weight_conv1_V_2_2_0, i64 0, i64 %zext_ln158" [kernel.cpp:158]   --->   Operation 627 'getelementptr' 'weight_conv1_V_2_2_0_1' <Predicate = (!icmp_ln148 & !icmp_ln150)> <Delay = 0.00>
ST_51 : Operation 628 [2/2] (1.35ns)   --->   "%weight_conv1_V_2_2_0_2 = load i5* %weight_conv1_V_2_2_0_1, align 1" [kernel.cpp:158]   --->   Operation 628 'load' 'weight_conv1_V_2_2_0_2' <Predicate = (!icmp_ln148 & !icmp_ln150)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>
ST_51 : Operation 629 [1/1] (0.00ns)   --->   "%empty_227 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str40, i32 %tmp_64_i_i)" [kernel.cpp:166]   --->   Operation 629 'specregionend' 'empty_227' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_51 : Operation 630 [1/1] (0.00ns)   --->   "br label %.preheader346.0.i.i" [kernel.cpp:148]   --->   Operation 630 'br' <Predicate = (!icmp_ln148)> <Delay = 0.00>

State 52 <SV = 11> <Delay = 8.51>
ST_52 : Operation 631 [1/2] (1.35ns)   --->   "%weight_conv1_V_0_0_0_2 = load i5* %weight_conv1_V_0_0_0_1, align 1" [kernel.cpp:158]   --->   Operation 631 'load' 'weight_conv1_V_0_0_0_2' <Predicate = (!icmp_ln150)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>
ST_52 : Operation 632 [1/1] (0.00ns)   --->   "%shl_ln1_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %weight_conv1_V_0_0_0_2, i4 0)" [kernel.cpp:158]   --->   Operation 632 'bitconcatenate' 'shl_ln1_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 633 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i9 %shl_ln1_i_i to i17" [kernel.cpp:158]   --->   Operation 633 'sext' 'sext_ln728' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 634 [1/1] (2.08ns)   --->   "%mul_ln1118 = mul i17 %zext_ln1118, %sext_ln728" [kernel.cpp:158]   --->   Operation 634 'mul' 'mul_ln1118' <Predicate = (!icmp_ln150)> <Delay = 2.08> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 635 [1/1] (0.00ns)   --->   "%trunc_ln10_i_i = call i11 @_ssdm_op_PartSelect.i11.i17.i32.i32(i17 %mul_ln1118, i32 6, i32 16)" [kernel.cpp:158]   --->   Operation 635 'partselect' 'trunc_ln10_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 636 [1/2] (1.35ns)   --->   "%weight_conv1_V_0_1_0_2 = load i5* %weight_conv1_V_0_1_0_1, align 1" [kernel.cpp:158]   --->   Operation 636 'load' 'weight_conv1_V_0_1_0_2' <Predicate = (!icmp_ln150)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>
ST_52 : Operation 637 [1/1] (0.00ns)   --->   "%shl_ln728_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %weight_conv1_V_0_1_0_2, i4 0)" [kernel.cpp:158]   --->   Operation 637 'bitconcatenate' 'shl_ln728_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 638 [1/1] (0.00ns)   --->   "%sext_ln728_302 = sext i9 %shl_ln728_i_i to i17" [kernel.cpp:158]   --->   Operation 638 'sext' 'sext_ln728_302' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 639 [1/1] (2.08ns)   --->   "%mul_ln1118_1 = mul i17 %zext_ln1118_1, %sext_ln728_302" [kernel.cpp:158]   --->   Operation 639 'mul' 'mul_ln1118_1' <Predicate = (!icmp_ln150)> <Delay = 2.08> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 640 [1/1] (0.00ns)   --->   "%tmp_74_i_i = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln10_i_i, i2 0)" [kernel.cpp:158]   --->   Operation 640 'bitconcatenate' 'tmp_74_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 641 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i13 %tmp_74_i_i to i14" [kernel.cpp:158]   --->   Operation 641 'sext' 'sext_ln703' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 642 [1/1] (0.00ns)   --->   "%tmp_71 = call i13 @_ssdm_op_PartSelect.i13.i17.i32.i32(i17 %mul_ln1118_1, i32 4, i32 16)" [kernel.cpp:158]   --->   Operation 642 'partselect' 'tmp_71' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 643 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i13 %tmp_71 to i14" [kernel.cpp:158]   --->   Operation 643 'sext' 'sext_ln1192' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 644 [1/1] (0.97ns)   --->   "%add_ln1192 = add i14 %sext_ln1192, %sext_ln703" [kernel.cpp:158]   --->   Operation 644 'add' 'add_ln1192' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 645 [1/2] (1.35ns)   --->   "%weight_conv1_V_0_2_0_2 = load i5* %weight_conv1_V_0_2_0_1, align 1" [kernel.cpp:158]   --->   Operation 645 'load' 'weight_conv1_V_0_2_0_2' <Predicate = (!icmp_ln150)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>
ST_52 : Operation 646 [1/1] (0.00ns)   --->   "%shl_ln728_435_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %weight_conv1_V_0_2_0_2, i4 0)" [kernel.cpp:158]   --->   Operation 646 'bitconcatenate' 'shl_ln728_435_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 647 [1/1] (0.00ns)   --->   "%sext_ln728_303 = sext i9 %shl_ln728_435_i_i to i17" [kernel.cpp:158]   --->   Operation 647 'sext' 'sext_ln728_303' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 648 [1/1] (2.08ns)   --->   "%mul_ln1118_2 = mul i17 %zext_ln1118_2, %sext_ln728_303" [kernel.cpp:158]   --->   Operation 648 'mul' 'mul_ln1118_2' <Predicate = (!icmp_ln150)> <Delay = 2.08> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 649 [1/1] (0.00ns)   --->   "%trunc_ln708_1_i_i = call i13 @_ssdm_op_PartSelect.i13.i17.i32.i32(i17 %mul_ln1118_2, i32 4, i32 16)" [kernel.cpp:158]   --->   Operation 649 'partselect' 'trunc_ln708_1_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 650 [1/1] (0.00ns)   --->   "%tmp_72 = call i12 @_ssdm_op_PartSelect.i12.i14.i32.i32(i14 %add_ln1192, i32 2, i32 13)" [kernel.cpp:158]   --->   Operation 650 'partselect' 'tmp_72' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 651 [1/1] (0.00ns)   --->   "%tmp_73 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_72, i2 0)" [kernel.cpp:158]   --->   Operation 651 'bitconcatenate' 'tmp_73' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 652 [1/1] (0.00ns)   --->   "%sext_ln728_304 = sext i14 %tmp_73 to i18" [kernel.cpp:158]   --->   Operation 652 'sext' 'sext_ln728_304' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 653 [1/1] (0.00ns)   --->   "%sext_ln703_634 = sext i13 %trunc_ln708_1_i_i to i18" [kernel.cpp:158]   --->   Operation 653 'sext' 'sext_ln703_634' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 654 [1/1] (0.98ns)   --->   "%add_ln1192_1 = add i18 %sext_ln703_634, %sext_ln728_304" [kernel.cpp:158]   --->   Operation 654 'add' 'add_ln1192_1' <Predicate = (!icmp_ln150)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 655 [1/2] (1.35ns)   --->   "%weight_conv1_V_1_0_0_2 = load i5* %weight_conv1_V_1_0_0_1, align 1" [kernel.cpp:158]   --->   Operation 655 'load' 'weight_conv1_V_1_0_0_2' <Predicate = (!icmp_ln150)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>
ST_52 : Operation 656 [1/1] (0.00ns)   --->   "%shl_ln728_437_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %weight_conv1_V_1_0_0_2, i4 0)" [kernel.cpp:158]   --->   Operation 656 'bitconcatenate' 'shl_ln728_437_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 657 [1/1] (0.00ns)   --->   "%sext_ln728_305 = sext i9 %shl_ln728_437_i_i to i17" [kernel.cpp:158]   --->   Operation 657 'sext' 'sext_ln728_305' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 658 [1/1] (2.08ns)   --->   "%mul_ln1118_3 = mul i17 %zext_ln1118_3, %sext_ln728_305" [kernel.cpp:158]   --->   Operation 658 'mul' 'mul_ln1118_3' <Predicate = (!icmp_ln150)> <Delay = 2.08> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 659 [1/1] (0.00ns)   --->   "%trunc_ln708_2_i_i = call i13 @_ssdm_op_PartSelect.i13.i17.i32.i32(i17 %mul_ln1118_3, i32 4, i32 16)" [kernel.cpp:158]   --->   Operation 659 'partselect' 'trunc_ln708_2_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 660 [1/1] (0.00ns)   --->   "%tmp_76_i_i = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %add_ln1192_1, i32 2, i32 17)" [kernel.cpp:158]   --->   Operation 660 'partselect' 'tmp_76_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 661 [1/1] (0.00ns)   --->   "%shl_ln728_438_i_i = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %tmp_76_i_i, i2 0)" [kernel.cpp:158]   --->   Operation 661 'bitconcatenate' 'shl_ln728_438_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 662 [1/1] (0.00ns)   --->   "%sext_ln703_635 = sext i13 %trunc_ln708_2_i_i to i18" [kernel.cpp:158]   --->   Operation 662 'sext' 'sext_ln703_635' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 663 [1/1] (1.03ns)   --->   "%add_ln1192_2 = add i18 %sext_ln703_635, %shl_ln728_438_i_i" [kernel.cpp:158]   --->   Operation 663 'add' 'add_ln1192_2' <Predicate = (!icmp_ln150)> <Delay = 1.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 664 [1/2] (1.35ns)   --->   "%weight_conv1_V_1_1_0_2 = load i5* %weight_conv1_V_1_1_0_1, align 1" [kernel.cpp:158]   --->   Operation 664 'load' 'weight_conv1_V_1_1_0_2' <Predicate = (!icmp_ln150)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>
ST_52 : Operation 665 [1/1] (0.00ns)   --->   "%shl_ln728_439_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %weight_conv1_V_1_1_0_2, i4 0)" [kernel.cpp:158]   --->   Operation 665 'bitconcatenate' 'shl_ln728_439_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 666 [1/1] (0.00ns)   --->   "%sext_ln728_306 = sext i9 %shl_ln728_439_i_i to i17" [kernel.cpp:158]   --->   Operation 666 'sext' 'sext_ln728_306' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 667 [1/1] (2.08ns)   --->   "%mul_ln1118_4 = mul i17 %zext_ln1118_4, %sext_ln728_306" [kernel.cpp:158]   --->   Operation 667 'mul' 'mul_ln1118_4' <Predicate = (!icmp_ln150)> <Delay = 2.08> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 668 [1/1] (0.00ns)   --->   "%trunc_ln708_3_i_i = call i13 @_ssdm_op_PartSelect.i13.i17.i32.i32(i17 %mul_ln1118_4, i32 4, i32 16)" [kernel.cpp:158]   --->   Operation 668 'partselect' 'trunc_ln708_3_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 669 [1/1] (0.00ns)   --->   "%tmp_77_i_i = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %add_ln1192_2, i32 2, i32 17)" [kernel.cpp:158]   --->   Operation 669 'partselect' 'tmp_77_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 670 [1/1] (0.00ns)   --->   "%shl_ln728_440_i_i = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %tmp_77_i_i, i2 0)" [kernel.cpp:158]   --->   Operation 670 'bitconcatenate' 'shl_ln728_440_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 671 [1/1] (0.00ns)   --->   "%sext_ln703_636 = sext i13 %trunc_ln708_3_i_i to i18" [kernel.cpp:158]   --->   Operation 671 'sext' 'sext_ln703_636' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 672 [1/1] (1.03ns)   --->   "%add_ln1192_3 = add i18 %sext_ln703_636, %shl_ln728_440_i_i" [kernel.cpp:158]   --->   Operation 672 'add' 'add_ln1192_3' <Predicate = (!icmp_ln150)> <Delay = 1.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 673 [1/2] (1.35ns)   --->   "%weight_conv1_V_1_2_0_2 = load i5* %weight_conv1_V_1_2_0_1, align 1" [kernel.cpp:158]   --->   Operation 673 'load' 'weight_conv1_V_1_2_0_2' <Predicate = (!icmp_ln150)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>
ST_52 : Operation 674 [1/1] (0.00ns)   --->   "%shl_ln728_441_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %weight_conv1_V_1_2_0_2, i4 0)" [kernel.cpp:158]   --->   Operation 674 'bitconcatenate' 'shl_ln728_441_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 675 [1/1] (0.00ns)   --->   "%sext_ln728_307 = sext i9 %shl_ln728_441_i_i to i17" [kernel.cpp:158]   --->   Operation 675 'sext' 'sext_ln728_307' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 676 [1/1] (2.08ns)   --->   "%mul_ln1118_5 = mul i17 %zext_ln1118_5, %sext_ln728_307" [kernel.cpp:158]   --->   Operation 676 'mul' 'mul_ln1118_5' <Predicate = (!icmp_ln150)> <Delay = 2.08> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 677 [1/1] (0.00ns)   --->   "%trunc_ln708_4_i_i = call i13 @_ssdm_op_PartSelect.i13.i17.i32.i32(i17 %mul_ln1118_5, i32 4, i32 16)" [kernel.cpp:158]   --->   Operation 677 'partselect' 'trunc_ln708_4_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 678 [1/1] (0.00ns)   --->   "%tmp_78_i_i = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %add_ln1192_3, i32 2, i32 17)" [kernel.cpp:158]   --->   Operation 678 'partselect' 'tmp_78_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 679 [1/1] (0.00ns)   --->   "%shl_ln728_442_i_i = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %tmp_78_i_i, i2 0)" [kernel.cpp:158]   --->   Operation 679 'bitconcatenate' 'shl_ln728_442_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 680 [1/1] (0.00ns)   --->   "%sext_ln703_637 = sext i13 %trunc_ln708_4_i_i to i18" [kernel.cpp:158]   --->   Operation 680 'sext' 'sext_ln703_637' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 681 [1/1] (1.03ns)   --->   "%add_ln1192_4 = add i18 %sext_ln703_637, %shl_ln728_442_i_i" [kernel.cpp:158]   --->   Operation 681 'add' 'add_ln1192_4' <Predicate = (!icmp_ln150)> <Delay = 1.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 682 [1/2] (1.35ns)   --->   "%weight_conv1_V_2_0_0_2 = load i5* %weight_conv1_V_2_0_0_1, align 1" [kernel.cpp:158]   --->   Operation 682 'load' 'weight_conv1_V_2_0_0_2' <Predicate = (!icmp_ln150)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>
ST_52 : Operation 683 [1/1] (0.00ns)   --->   "%shl_ln728_443_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %weight_conv1_V_2_0_0_2, i4 0)" [kernel.cpp:158]   --->   Operation 683 'bitconcatenate' 'shl_ln728_443_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 684 [1/1] (0.00ns)   --->   "%sext_ln728_308 = sext i9 %shl_ln728_443_i_i to i17" [kernel.cpp:158]   --->   Operation 684 'sext' 'sext_ln728_308' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 685 [1/1] (2.08ns)   --->   "%mul_ln1118_6 = mul i17 %zext_ln1118_6, %sext_ln728_308" [kernel.cpp:158]   --->   Operation 685 'mul' 'mul_ln1118_6' <Predicate = (!icmp_ln150)> <Delay = 2.08> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 686 [1/1] (0.00ns)   --->   "%trunc_ln708_5_i_i = call i13 @_ssdm_op_PartSelect.i13.i17.i32.i32(i17 %mul_ln1118_6, i32 4, i32 16)" [kernel.cpp:158]   --->   Operation 686 'partselect' 'trunc_ln708_5_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 687 [1/1] (0.00ns)   --->   "%tmp_79_i_i = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %add_ln1192_4, i32 2, i32 17)" [kernel.cpp:158]   --->   Operation 687 'partselect' 'tmp_79_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 688 [1/2] (1.35ns)   --->   "%weight_conv1_V_2_1_0_2 = load i5* %weight_conv1_V_2_1_0_1, align 1" [kernel.cpp:158]   --->   Operation 688 'load' 'weight_conv1_V_2_1_0_2' <Predicate = (!icmp_ln150)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>
ST_52 : Operation 689 [1/1] (0.00ns)   --->   "%shl_ln728_445_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %weight_conv1_V_2_1_0_2, i4 0)" [kernel.cpp:158]   --->   Operation 689 'bitconcatenate' 'shl_ln728_445_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 690 [1/1] (0.00ns)   --->   "%sext_ln728_309 = sext i9 %shl_ln728_445_i_i to i17" [kernel.cpp:158]   --->   Operation 690 'sext' 'sext_ln728_309' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 691 [1/1] (2.08ns)   --->   "%mul_ln1118_7 = mul i17 %zext_ln1118_7, %sext_ln728_309" [kernel.cpp:158]   --->   Operation 691 'mul' 'mul_ln1118_7' <Predicate = (!icmp_ln150)> <Delay = 2.08> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 692 [1/1] (0.00ns)   --->   "%trunc_ln708_6_i_i = call i13 @_ssdm_op_PartSelect.i13.i17.i32.i32(i17 %mul_ln1118_7, i32 4, i32 16)" [kernel.cpp:158]   --->   Operation 692 'partselect' 'trunc_ln708_6_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 693 [1/2] (1.35ns)   --->   "%weight_conv1_V_2_2_0_2 = load i5* %weight_conv1_V_2_2_0_1, align 1" [kernel.cpp:158]   --->   Operation 693 'load' 'weight_conv1_V_2_2_0_2' <Predicate = (!icmp_ln150)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>
ST_52 : Operation 694 [1/1] (0.00ns)   --->   "%weight_conv1_V_0_0_1_1 = getelementptr [16 x i4]* @weight_conv1_V_0_0_1, i64 0, i64 %zext_ln158" [kernel.cpp:158]   --->   Operation 694 'getelementptr' 'weight_conv1_V_0_0_1_1' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 695 [2/2] (1.35ns)   --->   "%weight_conv1_V_0_0_1_2 = load i4* %weight_conv1_V_0_0_1_1, align 1" [kernel.cpp:158]   --->   Operation 695 'load' 'weight_conv1_V_0_0_1_2' <Predicate = (!icmp_ln150)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>
ST_52 : Operation 696 [1/1] (0.00ns)   --->   "%weight_conv1_V_0_1_1_1 = getelementptr [16 x i5]* @weight_conv1_V_0_1_1, i64 0, i64 %zext_ln158" [kernel.cpp:158]   --->   Operation 696 'getelementptr' 'weight_conv1_V_0_1_1_1' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 697 [2/2] (1.35ns)   --->   "%weight_conv1_V_0_1_1_2 = load i5* %weight_conv1_V_0_1_1_1, align 1" [kernel.cpp:158]   --->   Operation 697 'load' 'weight_conv1_V_0_1_1_2' <Predicate = (!icmp_ln150)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>
ST_52 : Operation 698 [1/1] (0.00ns)   --->   "%weight_conv1_V_0_2_1_1 = getelementptr [16 x i5]* @weight_conv1_V_0_2_1, i64 0, i64 %zext_ln158" [kernel.cpp:158]   --->   Operation 698 'getelementptr' 'weight_conv1_V_0_2_1_1' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 699 [2/2] (1.35ns)   --->   "%weight_conv1_V_0_2_1_2 = load i5* %weight_conv1_V_0_2_1_1, align 1" [kernel.cpp:158]   --->   Operation 699 'load' 'weight_conv1_V_0_2_1_2' <Predicate = (!icmp_ln150)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>
ST_52 : Operation 700 [1/1] (0.00ns)   --->   "%weight_conv1_V_1_0_1_1 = getelementptr [16 x i5]* @weight_conv1_V_1_0_1, i64 0, i64 %zext_ln158" [kernel.cpp:158]   --->   Operation 700 'getelementptr' 'weight_conv1_V_1_0_1_1' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 701 [2/2] (1.35ns)   --->   "%weight_conv1_V_1_0_1_2 = load i5* %weight_conv1_V_1_0_1_1, align 1" [kernel.cpp:158]   --->   Operation 701 'load' 'weight_conv1_V_1_0_1_2' <Predicate = (!icmp_ln150)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>
ST_52 : Operation 702 [1/1] (0.00ns)   --->   "%weight_conv1_V_1_1_1_1 = getelementptr [16 x i5]* @weight_conv1_V_1_1_1, i64 0, i64 %zext_ln158" [kernel.cpp:158]   --->   Operation 702 'getelementptr' 'weight_conv1_V_1_1_1_1' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 703 [2/2] (1.35ns)   --->   "%weight_conv1_V_1_1_1_2 = load i5* %weight_conv1_V_1_1_1_1, align 1" [kernel.cpp:158]   --->   Operation 703 'load' 'weight_conv1_V_1_1_1_2' <Predicate = (!icmp_ln150)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>
ST_52 : Operation 704 [1/1] (0.00ns)   --->   "%weight_conv1_V_1_2_1_1 = getelementptr [16 x i4]* @weight_conv1_V_1_2_1, i64 0, i64 %zext_ln158" [kernel.cpp:158]   --->   Operation 704 'getelementptr' 'weight_conv1_V_1_2_1_1' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 705 [2/2] (1.35ns)   --->   "%weight_conv1_V_1_2_1_2 = load i4* %weight_conv1_V_1_2_1_1, align 1" [kernel.cpp:158]   --->   Operation 705 'load' 'weight_conv1_V_1_2_1_2' <Predicate = (!icmp_ln150)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>
ST_52 : Operation 706 [1/1] (0.00ns)   --->   "%weight_conv1_V_2_0_1_1 = getelementptr [16 x i4]* @weight_conv1_V_2_0_1, i64 0, i64 %zext_ln158" [kernel.cpp:158]   --->   Operation 706 'getelementptr' 'weight_conv1_V_2_0_1_1' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 707 [2/2] (1.35ns)   --->   "%weight_conv1_V_2_0_1_2 = load i4* %weight_conv1_V_2_0_1_1, align 1" [kernel.cpp:158]   --->   Operation 707 'load' 'weight_conv1_V_2_0_1_2' <Predicate = (!icmp_ln150)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>
ST_52 : Operation 708 [1/1] (0.00ns)   --->   "%weight_conv1_V_2_1_1_1 = getelementptr [16 x i5]* @weight_conv1_V_2_1_1, i64 0, i64 %zext_ln158" [kernel.cpp:158]   --->   Operation 708 'getelementptr' 'weight_conv1_V_2_1_1_1' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 709 [2/2] (1.35ns)   --->   "%weight_conv1_V_2_1_1_2 = load i5* %weight_conv1_V_2_1_1_1, align 1" [kernel.cpp:158]   --->   Operation 709 'load' 'weight_conv1_V_2_1_1_2' <Predicate = (!icmp_ln150)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>
ST_52 : Operation 710 [1/1] (0.00ns)   --->   "%weight_conv1_V_2_2_1_1 = getelementptr [16 x i5]* @weight_conv1_V_2_2_1, i64 0, i64 %zext_ln158" [kernel.cpp:158]   --->   Operation 710 'getelementptr' 'weight_conv1_V_2_2_1_1' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 711 [2/2] (1.35ns)   --->   "%weight_conv1_V_2_2_1_2 = load i5* %weight_conv1_V_2_2_1_1, align 1" [kernel.cpp:158]   --->   Operation 711 'load' 'weight_conv1_V_2_2_1_2' <Predicate = (!icmp_ln150)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>
ST_52 : Operation 712 [1/1] (0.00ns)   --->   "%weight_conv1_V_0_0_2_1 = getelementptr [16 x i5]* @weight_conv1_V_0_0_2, i64 0, i64 %zext_ln158" [kernel.cpp:158]   --->   Operation 712 'getelementptr' 'weight_conv1_V_0_0_2_1' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 713 [2/2] (1.35ns)   --->   "%weight_conv1_V_0_0_2_2 = load i5* %weight_conv1_V_0_0_2_1, align 1" [kernel.cpp:158]   --->   Operation 713 'load' 'weight_conv1_V_0_0_2_2' <Predicate = (!icmp_ln150)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>
ST_52 : Operation 714 [1/1] (0.00ns)   --->   "%weight_conv1_V_0_1_2_1 = getelementptr [16 x i5]* @weight_conv1_V_0_1_2, i64 0, i64 %zext_ln158" [kernel.cpp:158]   --->   Operation 714 'getelementptr' 'weight_conv1_V_0_1_2_1' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 715 [2/2] (1.35ns)   --->   "%weight_conv1_V_0_1_2_2 = load i5* %weight_conv1_V_0_1_2_1, align 1" [kernel.cpp:158]   --->   Operation 715 'load' 'weight_conv1_V_0_1_2_2' <Predicate = (!icmp_ln150)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>
ST_52 : Operation 716 [1/1] (0.00ns)   --->   "%weight_conv1_V_0_2_2_1 = getelementptr [16 x i4]* @weight_conv1_V_0_2_2, i64 0, i64 %zext_ln158" [kernel.cpp:158]   --->   Operation 716 'getelementptr' 'weight_conv1_V_0_2_2_1' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 717 [2/2] (1.35ns)   --->   "%weight_conv1_V_0_2_2_2 = load i4* %weight_conv1_V_0_2_2_1, align 1" [kernel.cpp:158]   --->   Operation 717 'load' 'weight_conv1_V_0_2_2_2' <Predicate = (!icmp_ln150)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>
ST_52 : Operation 718 [1/1] (0.00ns)   --->   "%weight_conv1_V_1_0_2_1 = getelementptr [16 x i5]* @weight_conv1_V_1_0_2, i64 0, i64 %zext_ln158" [kernel.cpp:158]   --->   Operation 718 'getelementptr' 'weight_conv1_V_1_0_2_1' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 719 [2/2] (1.35ns)   --->   "%weight_conv1_V_1_0_2_2 = load i5* %weight_conv1_V_1_0_2_1, align 1" [kernel.cpp:158]   --->   Operation 719 'load' 'weight_conv1_V_1_0_2_2' <Predicate = (!icmp_ln150)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>
ST_52 : Operation 720 [1/1] (0.00ns)   --->   "%weight_conv1_V_1_1_2_1 = getelementptr [16 x i5]* @weight_conv1_V_1_1_2, i64 0, i64 %zext_ln158" [kernel.cpp:158]   --->   Operation 720 'getelementptr' 'weight_conv1_V_1_1_2_1' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 721 [2/2] (1.35ns)   --->   "%weight_conv1_V_1_1_2_2 = load i5* %weight_conv1_V_1_1_2_1, align 1" [kernel.cpp:158]   --->   Operation 721 'load' 'weight_conv1_V_1_1_2_2' <Predicate = (!icmp_ln150)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>
ST_52 : Operation 722 [1/1] (0.00ns)   --->   "%weight_conv1_V_1_2_2_1 = getelementptr [16 x i5]* @weight_conv1_V_1_2_2, i64 0, i64 %zext_ln158" [kernel.cpp:158]   --->   Operation 722 'getelementptr' 'weight_conv1_V_1_2_2_1' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 723 [2/2] (1.35ns)   --->   "%weight_conv1_V_1_2_2_2 = load i5* %weight_conv1_V_1_2_2_1, align 1" [kernel.cpp:158]   --->   Operation 723 'load' 'weight_conv1_V_1_2_2_2' <Predicate = (!icmp_ln150)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>
ST_52 : Operation 724 [1/1] (0.00ns)   --->   "%weight_conv1_V_2_0_2_1 = getelementptr [16 x i5]* @weight_conv1_V_2_0_2, i64 0, i64 %zext_ln158" [kernel.cpp:158]   --->   Operation 724 'getelementptr' 'weight_conv1_V_2_0_2_1' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 725 [2/2] (1.35ns)   --->   "%weight_conv1_V_2_0_2_2 = load i5* %weight_conv1_V_2_0_2_1, align 1" [kernel.cpp:158]   --->   Operation 725 'load' 'weight_conv1_V_2_0_2_2' <Predicate = (!icmp_ln150)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>
ST_52 : Operation 726 [1/1] (0.00ns)   --->   "%weight_conv1_V_2_1_2_1 = getelementptr [16 x i4]* @weight_conv1_V_2_1_2, i64 0, i64 %zext_ln158" [kernel.cpp:158]   --->   Operation 726 'getelementptr' 'weight_conv1_V_2_1_2_1' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 727 [2/2] (1.35ns)   --->   "%weight_conv1_V_2_1_2_2 = load i4* %weight_conv1_V_2_1_2_1, align 1" [kernel.cpp:158]   --->   Operation 727 'load' 'weight_conv1_V_2_1_2_2' <Predicate = (!icmp_ln150)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>
ST_52 : Operation 728 [1/1] (0.00ns)   --->   "%weight_conv1_V_2_2_2_1 = getelementptr [16 x i5]* @weight_conv1_V_2_2_2, i64 0, i64 %zext_ln158" [kernel.cpp:158]   --->   Operation 728 'getelementptr' 'weight_conv1_V_2_2_2_1' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_52 : Operation 729 [2/2] (1.35ns)   --->   "%weight_conv1_V_2_2_2_2 = load i5* %weight_conv1_V_2_2_2_1, align 1" [kernel.cpp:158]   --->   Operation 729 'load' 'weight_conv1_V_2_2_2_2' <Predicate = (!icmp_ln150)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>

State 53 <SV = 12> <Delay = 8.71>
ST_53 : Operation 730 [1/1] (0.00ns)   --->   "%shl_ln728_444_i_i = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %tmp_79_i_i, i2 0)" [kernel.cpp:158]   --->   Operation 730 'bitconcatenate' 'shl_ln728_444_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_53 : Operation 731 [1/1] (0.00ns)   --->   "%sext_ln703_638 = sext i13 %trunc_ln708_5_i_i to i18" [kernel.cpp:158]   --->   Operation 731 'sext' 'sext_ln703_638' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_53 : Operation 732 [1/1] (1.03ns)   --->   "%add_ln1192_5 = add i18 %sext_ln703_638, %shl_ln728_444_i_i" [kernel.cpp:158]   --->   Operation 732 'add' 'add_ln1192_5' <Predicate = (!icmp_ln150)> <Delay = 1.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 733 [1/1] (0.00ns)   --->   "%tmp_80_i_i = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %add_ln1192_5, i32 2, i32 17)" [kernel.cpp:158]   --->   Operation 733 'partselect' 'tmp_80_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_53 : Operation 734 [1/1] (0.00ns)   --->   "%shl_ln728_446_i_i = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %tmp_80_i_i, i2 0)" [kernel.cpp:158]   --->   Operation 734 'bitconcatenate' 'shl_ln728_446_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_53 : Operation 735 [1/1] (0.00ns)   --->   "%sext_ln703_639 = sext i13 %trunc_ln708_6_i_i to i18" [kernel.cpp:158]   --->   Operation 735 'sext' 'sext_ln703_639' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_53 : Operation 736 [1/1] (1.03ns)   --->   "%add_ln1192_6 = add i18 %sext_ln703_639, %shl_ln728_446_i_i" [kernel.cpp:158]   --->   Operation 736 'add' 'add_ln1192_6' <Predicate = (!icmp_ln150)> <Delay = 1.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 737 [1/1] (0.00ns)   --->   "%shl_ln728_447_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %weight_conv1_V_2_2_0_2, i4 0)" [kernel.cpp:158]   --->   Operation 737 'bitconcatenate' 'shl_ln728_447_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_53 : Operation 738 [1/1] (0.00ns)   --->   "%sext_ln728_310 = sext i9 %shl_ln728_447_i_i to i17" [kernel.cpp:158]   --->   Operation 738 'sext' 'sext_ln728_310' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_53 : Operation 739 [1/1] (2.08ns)   --->   "%mul_ln1118_8 = mul i17 %zext_ln1118_8, %sext_ln728_310" [kernel.cpp:158]   --->   Operation 739 'mul' 'mul_ln1118_8' <Predicate = (!icmp_ln150)> <Delay = 2.08> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 740 [1/1] (0.00ns)   --->   "%trunc_ln708_7_i_i = call i13 @_ssdm_op_PartSelect.i13.i17.i32.i32(i17 %mul_ln1118_8, i32 4, i32 16)" [kernel.cpp:158]   --->   Operation 740 'partselect' 'trunc_ln708_7_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_53 : Operation 741 [1/1] (0.00ns)   --->   "%tmp_81_i_i = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %add_ln1192_6, i32 2, i32 17)" [kernel.cpp:158]   --->   Operation 741 'partselect' 'tmp_81_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_53 : Operation 742 [1/1] (0.00ns)   --->   "%shl_ln728_448_i_i = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %tmp_81_i_i, i2 0)" [kernel.cpp:158]   --->   Operation 742 'bitconcatenate' 'shl_ln728_448_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_53 : Operation 743 [1/1] (0.00ns)   --->   "%sext_ln703_640 = sext i13 %trunc_ln708_7_i_i to i18" [kernel.cpp:158]   --->   Operation 743 'sext' 'sext_ln703_640' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_53 : Operation 744 [1/1] (1.03ns)   --->   "%add_ln1192_7 = add i18 %sext_ln703_640, %shl_ln728_448_i_i" [kernel.cpp:158]   --->   Operation 744 'add' 'add_ln1192_7' <Predicate = (!icmp_ln150)> <Delay = 1.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 745 [1/2] (1.35ns)   --->   "%weight_conv1_V_0_0_1_2 = load i4* %weight_conv1_V_0_0_1_1, align 1" [kernel.cpp:158]   --->   Operation 745 'load' 'weight_conv1_V_0_0_1_2' <Predicate = (!icmp_ln150)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>
ST_53 : Operation 746 [1/1] (0.00ns)   --->   "%shl_ln728_449_i_i = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %weight_conv1_V_0_0_1_2, i4 0)" [kernel.cpp:158]   --->   Operation 746 'bitconcatenate' 'shl_ln728_449_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_53 : Operation 747 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i8 %shl_ln728_449_i_i to i16" [kernel.cpp:158]   --->   Operation 747 'sext' 'sext_ln1118' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_53 : Operation 748 [1/1] (2.17ns)   --->   "%mul_ln1118_9 = mul i16 %sext_ln1118, %zext_ln1265" [kernel.cpp:158]   --->   Operation 748 'mul' 'mul_ln1118_9' <Predicate = (!icmp_ln150)> <Delay = 2.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 749 [1/1] (0.00ns)   --->   "%trunc_ln708_8_i_i = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %mul_ln1118_9, i32 4, i32 15)" [kernel.cpp:158]   --->   Operation 749 'partselect' 'trunc_ln708_8_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_53 : Operation 750 [1/1] (0.00ns)   --->   "%tmp_82_i_i = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %add_ln1192_7, i32 2, i32 17)" [kernel.cpp:158]   --->   Operation 750 'partselect' 'tmp_82_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_53 : Operation 751 [1/1] (0.00ns)   --->   "%shl_ln728_450_i_i = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %tmp_82_i_i, i2 0)" [kernel.cpp:158]   --->   Operation 751 'bitconcatenate' 'shl_ln728_450_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_53 : Operation 752 [1/1] (0.00ns)   --->   "%sext_ln703_641 = sext i12 %trunc_ln708_8_i_i to i18" [kernel.cpp:158]   --->   Operation 752 'sext' 'sext_ln703_641' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_53 : Operation 753 [1/1] (1.03ns)   --->   "%add_ln1192_8 = add i18 %sext_ln703_641, %shl_ln728_450_i_i" [kernel.cpp:158]   --->   Operation 753 'add' 'add_ln1192_8' <Predicate = (!icmp_ln150)> <Delay = 1.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 754 [1/2] (1.35ns)   --->   "%weight_conv1_V_0_1_1_2 = load i5* %weight_conv1_V_0_1_1_1, align 1" [kernel.cpp:158]   --->   Operation 754 'load' 'weight_conv1_V_0_1_1_2' <Predicate = (!icmp_ln150)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>
ST_53 : Operation 755 [1/1] (0.00ns)   --->   "%shl_ln728_451_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %weight_conv1_V_0_1_1_2, i4 0)" [kernel.cpp:158]   --->   Operation 755 'bitconcatenate' 'shl_ln728_451_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_53 : Operation 756 [1/1] (0.00ns)   --->   "%sext_ln728_311 = sext i9 %shl_ln728_451_i_i to i17" [kernel.cpp:158]   --->   Operation 756 'sext' 'sext_ln728_311' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_53 : Operation 757 [1/1] (2.08ns)   --->   "%mul_ln1118_10 = mul i17 %zext_ln1118_9, %sext_ln728_311" [kernel.cpp:158]   --->   Operation 757 'mul' 'mul_ln1118_10' <Predicate = (!icmp_ln150)> <Delay = 2.08> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 758 [1/1] (0.00ns)   --->   "%trunc_ln708_9_i_i = call i13 @_ssdm_op_PartSelect.i13.i17.i32.i32(i17 %mul_ln1118_10, i32 4, i32 16)" [kernel.cpp:158]   --->   Operation 758 'partselect' 'trunc_ln708_9_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_53 : Operation 759 [1/1] (0.00ns)   --->   "%tmp_83_i_i = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %add_ln1192_8, i32 2, i32 17)" [kernel.cpp:158]   --->   Operation 759 'partselect' 'tmp_83_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_53 : Operation 760 [1/1] (0.00ns)   --->   "%shl_ln728_452_i_i = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %tmp_83_i_i, i2 0)" [kernel.cpp:158]   --->   Operation 760 'bitconcatenate' 'shl_ln728_452_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_53 : Operation 761 [1/1] (0.00ns)   --->   "%sext_ln703_642 = sext i13 %trunc_ln708_9_i_i to i18" [kernel.cpp:158]   --->   Operation 761 'sext' 'sext_ln703_642' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_53 : Operation 762 [1/1] (1.03ns)   --->   "%add_ln1192_9 = add i18 %sext_ln703_642, %shl_ln728_452_i_i" [kernel.cpp:158]   --->   Operation 762 'add' 'add_ln1192_9' <Predicate = (!icmp_ln150)> <Delay = 1.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 763 [1/2] (1.35ns)   --->   "%weight_conv1_V_0_2_1_2 = load i5* %weight_conv1_V_0_2_1_1, align 1" [kernel.cpp:158]   --->   Operation 763 'load' 'weight_conv1_V_0_2_1_2' <Predicate = (!icmp_ln150)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>
ST_53 : Operation 764 [1/1] (0.00ns)   --->   "%shl_ln728_453_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %weight_conv1_V_0_2_1_2, i4 0)" [kernel.cpp:158]   --->   Operation 764 'bitconcatenate' 'shl_ln728_453_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_53 : Operation 765 [1/1] (0.00ns)   --->   "%sext_ln728_312 = sext i9 %shl_ln728_453_i_i to i17" [kernel.cpp:158]   --->   Operation 765 'sext' 'sext_ln728_312' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_53 : Operation 766 [1/1] (2.08ns)   --->   "%mul_ln1118_11 = mul i17 %zext_ln1118_10, %sext_ln728_312" [kernel.cpp:158]   --->   Operation 766 'mul' 'mul_ln1118_11' <Predicate = (!icmp_ln150)> <Delay = 2.08> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 767 [1/1] (0.00ns)   --->   "%trunc_ln708_10_i_i = call i13 @_ssdm_op_PartSelect.i13.i17.i32.i32(i17 %mul_ln1118_11, i32 4, i32 16)" [kernel.cpp:158]   --->   Operation 767 'partselect' 'trunc_ln708_10_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_53 : Operation 768 [1/1] (0.00ns)   --->   "%tmp_84_i_i = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %add_ln1192_9, i32 2, i32 17)" [kernel.cpp:158]   --->   Operation 768 'partselect' 'tmp_84_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_53 : Operation 769 [1/1] (0.00ns)   --->   "%shl_ln728_454_i_i = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %tmp_84_i_i, i2 0)" [kernel.cpp:158]   --->   Operation 769 'bitconcatenate' 'shl_ln728_454_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_53 : Operation 770 [1/1] (0.00ns)   --->   "%sext_ln703_643 = sext i13 %trunc_ln708_10_i_i to i18" [kernel.cpp:158]   --->   Operation 770 'sext' 'sext_ln703_643' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_53 : Operation 771 [1/1] (1.03ns)   --->   "%add_ln1192_10 = add i18 %sext_ln703_643, %shl_ln728_454_i_i" [kernel.cpp:158]   --->   Operation 771 'add' 'add_ln1192_10' <Predicate = (!icmp_ln150)> <Delay = 1.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 772 [1/2] (1.35ns)   --->   "%weight_conv1_V_1_0_1_2 = load i5* %weight_conv1_V_1_0_1_1, align 1" [kernel.cpp:158]   --->   Operation 772 'load' 'weight_conv1_V_1_0_1_2' <Predicate = (!icmp_ln150)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>
ST_53 : Operation 773 [1/1] (0.00ns)   --->   "%shl_ln728_455_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %weight_conv1_V_1_0_1_2, i4 0)" [kernel.cpp:158]   --->   Operation 773 'bitconcatenate' 'shl_ln728_455_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_53 : Operation 774 [1/1] (0.00ns)   --->   "%sext_ln728_313 = sext i9 %shl_ln728_455_i_i to i17" [kernel.cpp:158]   --->   Operation 774 'sext' 'sext_ln728_313' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_53 : Operation 775 [1/1] (2.08ns)   --->   "%mul_ln1118_12 = mul i17 %zext_ln1118_11, %sext_ln728_313" [kernel.cpp:158]   --->   Operation 775 'mul' 'mul_ln1118_12' <Predicate = (!icmp_ln150)> <Delay = 2.08> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 776 [1/1] (0.00ns)   --->   "%trunc_ln708_11_i_i = call i13 @_ssdm_op_PartSelect.i13.i17.i32.i32(i17 %mul_ln1118_12, i32 4, i32 16)" [kernel.cpp:158]   --->   Operation 776 'partselect' 'trunc_ln708_11_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_53 : Operation 777 [1/1] (0.00ns)   --->   "%tmp_85_i_i = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %add_ln1192_10, i32 2, i32 17)" [kernel.cpp:158]   --->   Operation 777 'partselect' 'tmp_85_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_53 : Operation 778 [1/1] (0.00ns)   --->   "%shl_ln728_456_i_i = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %tmp_85_i_i, i2 0)" [kernel.cpp:158]   --->   Operation 778 'bitconcatenate' 'shl_ln728_456_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_53 : Operation 779 [1/1] (0.00ns)   --->   "%sext_ln703_644 = sext i13 %trunc_ln708_11_i_i to i18" [kernel.cpp:158]   --->   Operation 779 'sext' 'sext_ln703_644' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_53 : Operation 780 [1/1] (1.03ns)   --->   "%add_ln1192_11 = add i18 %sext_ln703_644, %shl_ln728_456_i_i" [kernel.cpp:158]   --->   Operation 780 'add' 'add_ln1192_11' <Predicate = (!icmp_ln150)> <Delay = 1.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 781 [1/2] (1.35ns)   --->   "%weight_conv1_V_1_1_1_2 = load i5* %weight_conv1_V_1_1_1_1, align 1" [kernel.cpp:158]   --->   Operation 781 'load' 'weight_conv1_V_1_1_1_2' <Predicate = (!icmp_ln150)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>
ST_53 : Operation 782 [1/1] (0.00ns)   --->   "%shl_ln728_457_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %weight_conv1_V_1_1_1_2, i4 0)" [kernel.cpp:158]   --->   Operation 782 'bitconcatenate' 'shl_ln728_457_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_53 : Operation 783 [1/1] (0.00ns)   --->   "%sext_ln728_314 = sext i9 %shl_ln728_457_i_i to i17" [kernel.cpp:158]   --->   Operation 783 'sext' 'sext_ln728_314' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_53 : Operation 784 [1/1] (2.08ns)   --->   "%mul_ln1118_13 = mul i17 %zext_ln1118_12, %sext_ln728_314" [kernel.cpp:158]   --->   Operation 784 'mul' 'mul_ln1118_13' <Predicate = (!icmp_ln150)> <Delay = 2.08> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 785 [1/1] (0.00ns)   --->   "%trunc_ln708_12_i_i = call i13 @_ssdm_op_PartSelect.i13.i17.i32.i32(i17 %mul_ln1118_13, i32 4, i32 16)" [kernel.cpp:158]   --->   Operation 785 'partselect' 'trunc_ln708_12_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_53 : Operation 786 [1/1] (0.00ns)   --->   "%tmp_86_i_i = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %add_ln1192_11, i32 2, i32 17)" [kernel.cpp:158]   --->   Operation 786 'partselect' 'tmp_86_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_53 : Operation 787 [1/1] (0.00ns)   --->   "%shl_ln728_458_i_i = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %tmp_86_i_i, i2 0)" [kernel.cpp:158]   --->   Operation 787 'bitconcatenate' 'shl_ln728_458_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_53 : Operation 788 [1/1] (0.00ns)   --->   "%sext_ln703_645 = sext i13 %trunc_ln708_12_i_i to i18" [kernel.cpp:158]   --->   Operation 788 'sext' 'sext_ln703_645' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_53 : Operation 789 [1/1] (1.03ns)   --->   "%add_ln1192_12 = add i18 %sext_ln703_645, %shl_ln728_458_i_i" [kernel.cpp:158]   --->   Operation 789 'add' 'add_ln1192_12' <Predicate = (!icmp_ln150)> <Delay = 1.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 790 [1/2] (1.35ns)   --->   "%weight_conv1_V_1_2_1_2 = load i4* %weight_conv1_V_1_2_1_1, align 1" [kernel.cpp:158]   --->   Operation 790 'load' 'weight_conv1_V_1_2_1_2' <Predicate = (!icmp_ln150)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>
ST_53 : Operation 791 [1/1] (0.00ns)   --->   "%shl_ln728_459_i_i = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %weight_conv1_V_1_2_1_2, i4 0)" [kernel.cpp:158]   --->   Operation 791 'bitconcatenate' 'shl_ln728_459_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_53 : Operation 792 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i8 %shl_ln728_459_i_i to i16" [kernel.cpp:158]   --->   Operation 792 'sext' 'sext_ln1118_1' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_53 : Operation 793 [1/1] (2.17ns)   --->   "%mul_ln1118_14 = mul i16 %sext_ln1118_1, %zext_ln1265_76" [kernel.cpp:158]   --->   Operation 793 'mul' 'mul_ln1118_14' <Predicate = (!icmp_ln150)> <Delay = 2.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 794 [1/1] (0.00ns)   --->   "%trunc_ln708_13_i_i = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %mul_ln1118_14, i32 4, i32 15)" [kernel.cpp:158]   --->   Operation 794 'partselect' 'trunc_ln708_13_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_53 : Operation 795 [1/1] (0.00ns)   --->   "%tmp_87_i_i = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %add_ln1192_12, i32 2, i32 17)" [kernel.cpp:158]   --->   Operation 795 'partselect' 'tmp_87_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_53 : Operation 796 [1/2] (1.35ns)   --->   "%weight_conv1_V_2_0_1_2 = load i4* %weight_conv1_V_2_0_1_1, align 1" [kernel.cpp:158]   --->   Operation 796 'load' 'weight_conv1_V_2_0_1_2' <Predicate = (!icmp_ln150)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>
ST_53 : Operation 797 [1/1] (0.00ns)   --->   "%shl_ln728_461_i_i = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %weight_conv1_V_2_0_1_2, i4 0)" [kernel.cpp:158]   --->   Operation 797 'bitconcatenate' 'shl_ln728_461_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_53 : Operation 798 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i8 %shl_ln728_461_i_i to i16" [kernel.cpp:158]   --->   Operation 798 'sext' 'sext_ln1118_2' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_53 : Operation 799 [1/1] (2.17ns)   --->   "%mul_ln1118_15 = mul i16 %sext_ln1118_2, %zext_ln1265_77" [kernel.cpp:158]   --->   Operation 799 'mul' 'mul_ln1118_15' <Predicate = (!icmp_ln150)> <Delay = 2.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 800 [1/1] (0.00ns)   --->   "%trunc_ln708_14_i_i = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %mul_ln1118_15, i32 4, i32 15)" [kernel.cpp:158]   --->   Operation 800 'partselect' 'trunc_ln708_14_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_53 : Operation 801 [1/2] (1.35ns)   --->   "%weight_conv1_V_2_1_1_2 = load i5* %weight_conv1_V_2_1_1_1, align 1" [kernel.cpp:158]   --->   Operation 801 'load' 'weight_conv1_V_2_1_1_2' <Predicate = (!icmp_ln150)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>
ST_53 : Operation 802 [1/2] (1.35ns)   --->   "%weight_conv1_V_2_2_1_2 = load i5* %weight_conv1_V_2_2_1_1, align 1" [kernel.cpp:158]   --->   Operation 802 'load' 'weight_conv1_V_2_2_1_2' <Predicate = (!icmp_ln150)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>
ST_53 : Operation 803 [1/2] (1.35ns)   --->   "%weight_conv1_V_0_0_2_2 = load i5* %weight_conv1_V_0_0_2_1, align 1" [kernel.cpp:158]   --->   Operation 803 'load' 'weight_conv1_V_0_0_2_2' <Predicate = (!icmp_ln150)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>
ST_53 : Operation 804 [1/2] (1.35ns)   --->   "%weight_conv1_V_0_1_2_2 = load i5* %weight_conv1_V_0_1_2_1, align 1" [kernel.cpp:158]   --->   Operation 804 'load' 'weight_conv1_V_0_1_2_2' <Predicate = (!icmp_ln150)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>
ST_53 : Operation 805 [1/2] (1.35ns)   --->   "%weight_conv1_V_0_2_2_2 = load i4* %weight_conv1_V_0_2_2_1, align 1" [kernel.cpp:158]   --->   Operation 805 'load' 'weight_conv1_V_0_2_2_2' <Predicate = (!icmp_ln150)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>
ST_53 : Operation 806 [1/2] (1.35ns)   --->   "%weight_conv1_V_1_0_2_2 = load i5* %weight_conv1_V_1_0_2_1, align 1" [kernel.cpp:158]   --->   Operation 806 'load' 'weight_conv1_V_1_0_2_2' <Predicate = (!icmp_ln150)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>
ST_53 : Operation 807 [1/2] (1.35ns)   --->   "%weight_conv1_V_1_1_2_2 = load i5* %weight_conv1_V_1_1_2_1, align 1" [kernel.cpp:158]   --->   Operation 807 'load' 'weight_conv1_V_1_1_2_2' <Predicate = (!icmp_ln150)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>
ST_53 : Operation 808 [1/2] (1.35ns)   --->   "%weight_conv1_V_1_2_2_2 = load i5* %weight_conv1_V_1_2_2_1, align 1" [kernel.cpp:158]   --->   Operation 808 'load' 'weight_conv1_V_1_2_2_2' <Predicate = (!icmp_ln150)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>
ST_53 : Operation 809 [1/2] (1.35ns)   --->   "%weight_conv1_V_2_0_2_2 = load i5* %weight_conv1_V_2_0_2_1, align 1" [kernel.cpp:158]   --->   Operation 809 'load' 'weight_conv1_V_2_0_2_2' <Predicate = (!icmp_ln150)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>
ST_53 : Operation 810 [1/2] (1.35ns)   --->   "%weight_conv1_V_2_1_2_2 = load i4* %weight_conv1_V_2_1_2_1, align 1" [kernel.cpp:158]   --->   Operation 810 'load' 'weight_conv1_V_2_1_2_2' <Predicate = (!icmp_ln150)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>
ST_53 : Operation 811 [1/2] (1.35ns)   --->   "%weight_conv1_V_2_2_2_2 = load i5* %weight_conv1_V_2_2_2_1, align 1" [kernel.cpp:158]   --->   Operation 811 'load' 'weight_conv1_V_2_2_2_2' <Predicate = (!icmp_ln150)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>

State 54 <SV = 13> <Delay = 8.31>
ST_54 : Operation 812 [1/1] (0.00ns)   --->   "%shl_ln728_460_i_i = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %tmp_87_i_i, i2 0)" [kernel.cpp:158]   --->   Operation 812 'bitconcatenate' 'shl_ln728_460_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_54 : Operation 813 [1/1] (0.00ns)   --->   "%sext_ln703_646 = sext i12 %trunc_ln708_13_i_i to i18" [kernel.cpp:158]   --->   Operation 813 'sext' 'sext_ln703_646' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_54 : Operation 814 [1/1] (1.03ns)   --->   "%add_ln1192_13 = add i18 %sext_ln703_646, %shl_ln728_460_i_i" [kernel.cpp:158]   --->   Operation 814 'add' 'add_ln1192_13' <Predicate = (!icmp_ln150)> <Delay = 1.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 815 [1/1] (0.00ns)   --->   "%tmp_88_i_i = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %add_ln1192_13, i32 2, i32 17)" [kernel.cpp:158]   --->   Operation 815 'partselect' 'tmp_88_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_54 : Operation 816 [1/1] (0.00ns)   --->   "%shl_ln728_462_i_i = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %tmp_88_i_i, i2 0)" [kernel.cpp:158]   --->   Operation 816 'bitconcatenate' 'shl_ln728_462_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_54 : Operation 817 [1/1] (0.00ns)   --->   "%sext_ln703_647 = sext i12 %trunc_ln708_14_i_i to i18" [kernel.cpp:158]   --->   Operation 817 'sext' 'sext_ln703_647' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_54 : Operation 818 [1/1] (1.03ns)   --->   "%add_ln1192_14 = add i18 %sext_ln703_647, %shl_ln728_462_i_i" [kernel.cpp:158]   --->   Operation 818 'add' 'add_ln1192_14' <Predicate = (!icmp_ln150)> <Delay = 1.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 819 [1/1] (0.00ns)   --->   "%shl_ln728_463_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %weight_conv1_V_2_1_1_2, i4 0)" [kernel.cpp:158]   --->   Operation 819 'bitconcatenate' 'shl_ln728_463_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_54 : Operation 820 [1/1] (0.00ns)   --->   "%sext_ln728_315 = sext i9 %shl_ln728_463_i_i to i17" [kernel.cpp:158]   --->   Operation 820 'sext' 'sext_ln728_315' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_54 : Operation 821 [1/1] (2.08ns)   --->   "%mul_ln1118_16 = mul i17 %zext_ln1118_13, %sext_ln728_315" [kernel.cpp:158]   --->   Operation 821 'mul' 'mul_ln1118_16' <Predicate = (!icmp_ln150)> <Delay = 2.08> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 822 [1/1] (0.00ns)   --->   "%trunc_ln708_15_i_i = call i13 @_ssdm_op_PartSelect.i13.i17.i32.i32(i17 %mul_ln1118_16, i32 4, i32 16)" [kernel.cpp:158]   --->   Operation 822 'partselect' 'trunc_ln708_15_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_54 : Operation 823 [1/1] (0.00ns)   --->   "%tmp_89_i_i = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %add_ln1192_14, i32 2, i32 17)" [kernel.cpp:158]   --->   Operation 823 'partselect' 'tmp_89_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_54 : Operation 824 [1/1] (0.00ns)   --->   "%shl_ln728_464_i_i = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %tmp_89_i_i, i2 0)" [kernel.cpp:158]   --->   Operation 824 'bitconcatenate' 'shl_ln728_464_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_54 : Operation 825 [1/1] (0.00ns)   --->   "%sext_ln703_648 = sext i13 %trunc_ln708_15_i_i to i18" [kernel.cpp:158]   --->   Operation 825 'sext' 'sext_ln703_648' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_54 : Operation 826 [1/1] (1.03ns)   --->   "%add_ln1192_15 = add i18 %sext_ln703_648, %shl_ln728_464_i_i" [kernel.cpp:158]   --->   Operation 826 'add' 'add_ln1192_15' <Predicate = (!icmp_ln150)> <Delay = 1.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 827 [1/1] (0.00ns)   --->   "%shl_ln728_465_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %weight_conv1_V_2_2_1_2, i4 0)" [kernel.cpp:158]   --->   Operation 827 'bitconcatenate' 'shl_ln728_465_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_54 : Operation 828 [1/1] (0.00ns)   --->   "%sext_ln728_316 = sext i9 %shl_ln728_465_i_i to i17" [kernel.cpp:158]   --->   Operation 828 'sext' 'sext_ln728_316' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_54 : Operation 829 [1/1] (2.08ns)   --->   "%mul_ln1118_17 = mul i17 %zext_ln1118_14, %sext_ln728_316" [kernel.cpp:158]   --->   Operation 829 'mul' 'mul_ln1118_17' <Predicate = (!icmp_ln150)> <Delay = 2.08> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 830 [1/1] (0.00ns)   --->   "%trunc_ln708_16_i_i = call i13 @_ssdm_op_PartSelect.i13.i17.i32.i32(i17 %mul_ln1118_17, i32 4, i32 16)" [kernel.cpp:158]   --->   Operation 830 'partselect' 'trunc_ln708_16_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_54 : Operation 831 [1/1] (0.00ns)   --->   "%tmp_90_i_i = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %add_ln1192_15, i32 2, i32 17)" [kernel.cpp:158]   --->   Operation 831 'partselect' 'tmp_90_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_54 : Operation 832 [1/1] (0.00ns)   --->   "%shl_ln728_466_i_i = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %tmp_90_i_i, i2 0)" [kernel.cpp:158]   --->   Operation 832 'bitconcatenate' 'shl_ln728_466_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_54 : Operation 833 [1/1] (0.00ns)   --->   "%sext_ln703_649 = sext i13 %trunc_ln708_16_i_i to i18" [kernel.cpp:158]   --->   Operation 833 'sext' 'sext_ln703_649' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_54 : Operation 834 [1/1] (1.03ns)   --->   "%add_ln1192_16 = add i18 %sext_ln703_649, %shl_ln728_466_i_i" [kernel.cpp:158]   --->   Operation 834 'add' 'add_ln1192_16' <Predicate = (!icmp_ln150)> <Delay = 1.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 835 [1/1] (0.00ns)   --->   "%shl_ln728_467_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %weight_conv1_V_0_0_2_2, i4 0)" [kernel.cpp:158]   --->   Operation 835 'bitconcatenate' 'shl_ln728_467_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_54 : Operation 836 [1/1] (0.00ns)   --->   "%sext_ln728_317 = sext i9 %shl_ln728_467_i_i to i17" [kernel.cpp:158]   --->   Operation 836 'sext' 'sext_ln728_317' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_54 : Operation 837 [1/1] (2.08ns)   --->   "%mul_ln1118_18 = mul i17 %zext_ln1118_15, %sext_ln728_317" [kernel.cpp:158]   --->   Operation 837 'mul' 'mul_ln1118_18' <Predicate = (!icmp_ln150)> <Delay = 2.08> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 838 [1/1] (0.00ns)   --->   "%trunc_ln708_17_i_i = call i13 @_ssdm_op_PartSelect.i13.i17.i32.i32(i17 %mul_ln1118_18, i32 4, i32 16)" [kernel.cpp:158]   --->   Operation 838 'partselect' 'trunc_ln708_17_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_54 : Operation 839 [1/1] (0.00ns)   --->   "%tmp_91_i_i = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %add_ln1192_16, i32 2, i32 17)" [kernel.cpp:158]   --->   Operation 839 'partselect' 'tmp_91_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_54 : Operation 840 [1/1] (0.00ns)   --->   "%shl_ln728_468_i_i = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %tmp_91_i_i, i2 0)" [kernel.cpp:158]   --->   Operation 840 'bitconcatenate' 'shl_ln728_468_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_54 : Operation 841 [1/1] (0.00ns)   --->   "%sext_ln703_650 = sext i13 %trunc_ln708_17_i_i to i18" [kernel.cpp:158]   --->   Operation 841 'sext' 'sext_ln703_650' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_54 : Operation 842 [1/1] (1.03ns)   --->   "%add_ln1192_17 = add i18 %sext_ln703_650, %shl_ln728_468_i_i" [kernel.cpp:158]   --->   Operation 842 'add' 'add_ln1192_17' <Predicate = (!icmp_ln150)> <Delay = 1.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 843 [1/1] (0.00ns)   --->   "%shl_ln728_469_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %weight_conv1_V_0_1_2_2, i4 0)" [kernel.cpp:158]   --->   Operation 843 'bitconcatenate' 'shl_ln728_469_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_54 : Operation 844 [1/1] (0.00ns)   --->   "%sext_ln728_318 = sext i9 %shl_ln728_469_i_i to i17" [kernel.cpp:158]   --->   Operation 844 'sext' 'sext_ln728_318' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_54 : Operation 845 [1/1] (2.08ns)   --->   "%mul_ln1118_19 = mul i17 %zext_ln1118_16, %sext_ln728_318" [kernel.cpp:158]   --->   Operation 845 'mul' 'mul_ln1118_19' <Predicate = (!icmp_ln150)> <Delay = 2.08> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 846 [1/1] (0.00ns)   --->   "%trunc_ln708_18_i_i = call i13 @_ssdm_op_PartSelect.i13.i17.i32.i32(i17 %mul_ln1118_19, i32 4, i32 16)" [kernel.cpp:158]   --->   Operation 846 'partselect' 'trunc_ln708_18_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_54 : Operation 847 [1/1] (0.00ns)   --->   "%tmp_92_i_i = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %add_ln1192_17, i32 2, i32 17)" [kernel.cpp:158]   --->   Operation 847 'partselect' 'tmp_92_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_54 : Operation 848 [1/1] (0.00ns)   --->   "%shl_ln728_470_i_i = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %tmp_92_i_i, i2 0)" [kernel.cpp:158]   --->   Operation 848 'bitconcatenate' 'shl_ln728_470_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_54 : Operation 849 [1/1] (0.00ns)   --->   "%sext_ln703_651 = sext i13 %trunc_ln708_18_i_i to i18" [kernel.cpp:158]   --->   Operation 849 'sext' 'sext_ln703_651' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_54 : Operation 850 [1/1] (1.03ns)   --->   "%add_ln1192_18 = add i18 %sext_ln703_651, %shl_ln728_470_i_i" [kernel.cpp:158]   --->   Operation 850 'add' 'add_ln1192_18' <Predicate = (!icmp_ln150)> <Delay = 1.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 851 [1/1] (0.00ns)   --->   "%shl_ln728_471_i_i = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %weight_conv1_V_0_2_2_2, i4 0)" [kernel.cpp:158]   --->   Operation 851 'bitconcatenate' 'shl_ln728_471_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_54 : Operation 852 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i8 %shl_ln728_471_i_i to i16" [kernel.cpp:158]   --->   Operation 852 'sext' 'sext_ln1118_3' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_54 : Operation 853 [1/1] (2.17ns)   --->   "%mul_ln1118_20 = mul i16 %sext_ln1118_3, %zext_ln1265_78" [kernel.cpp:158]   --->   Operation 853 'mul' 'mul_ln1118_20' <Predicate = (!icmp_ln150)> <Delay = 2.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 854 [1/1] (0.00ns)   --->   "%trunc_ln708_19_i_i = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %mul_ln1118_20, i32 4, i32 15)" [kernel.cpp:158]   --->   Operation 854 'partselect' 'trunc_ln708_19_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_54 : Operation 855 [1/1] (0.00ns)   --->   "%tmp_93_i_i = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %add_ln1192_18, i32 2, i32 17)" [kernel.cpp:158]   --->   Operation 855 'partselect' 'tmp_93_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_54 : Operation 856 [1/1] (0.00ns)   --->   "%shl_ln728_472_i_i = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %tmp_93_i_i, i2 0)" [kernel.cpp:158]   --->   Operation 856 'bitconcatenate' 'shl_ln728_472_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_54 : Operation 857 [1/1] (0.00ns)   --->   "%sext_ln703_652 = sext i12 %trunc_ln708_19_i_i to i18" [kernel.cpp:158]   --->   Operation 857 'sext' 'sext_ln703_652' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_54 : Operation 858 [1/1] (1.03ns)   --->   "%add_ln1192_19 = add i18 %sext_ln703_652, %shl_ln728_472_i_i" [kernel.cpp:158]   --->   Operation 858 'add' 'add_ln1192_19' <Predicate = (!icmp_ln150)> <Delay = 1.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 859 [1/1] (0.00ns)   --->   "%shl_ln728_473_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %weight_conv1_V_1_0_2_2, i4 0)" [kernel.cpp:158]   --->   Operation 859 'bitconcatenate' 'shl_ln728_473_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_54 : Operation 860 [1/1] (0.00ns)   --->   "%sext_ln728_319 = sext i9 %shl_ln728_473_i_i to i17" [kernel.cpp:158]   --->   Operation 860 'sext' 'sext_ln728_319' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_54 : Operation 861 [1/1] (2.08ns)   --->   "%mul_ln1118_21 = mul i17 %zext_ln1118_17, %sext_ln728_319" [kernel.cpp:158]   --->   Operation 861 'mul' 'mul_ln1118_21' <Predicate = (!icmp_ln150)> <Delay = 2.08> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 862 [1/1] (0.00ns)   --->   "%trunc_ln708_20_i_i = call i13 @_ssdm_op_PartSelect.i13.i17.i32.i32(i17 %mul_ln1118_21, i32 4, i32 16)" [kernel.cpp:158]   --->   Operation 862 'partselect' 'trunc_ln708_20_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_54 : Operation 863 [1/1] (0.00ns)   --->   "%tmp_94_i_i = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %add_ln1192_19, i32 2, i32 17)" [kernel.cpp:158]   --->   Operation 863 'partselect' 'tmp_94_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_54 : Operation 864 [1/1] (0.00ns)   --->   "%shl_ln728_474_i_i = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %tmp_94_i_i, i2 0)" [kernel.cpp:158]   --->   Operation 864 'bitconcatenate' 'shl_ln728_474_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_54 : Operation 865 [1/1] (0.00ns)   --->   "%sext_ln703_653 = sext i13 %trunc_ln708_20_i_i to i18" [kernel.cpp:158]   --->   Operation 865 'sext' 'sext_ln703_653' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_54 : Operation 866 [1/1] (1.03ns)   --->   "%add_ln1192_20 = add i18 %sext_ln703_653, %shl_ln728_474_i_i" [kernel.cpp:158]   --->   Operation 866 'add' 'add_ln1192_20' <Predicate = (!icmp_ln150)> <Delay = 1.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 867 [1/1] (0.00ns)   --->   "%shl_ln728_475_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %weight_conv1_V_1_1_2_2, i4 0)" [kernel.cpp:158]   --->   Operation 867 'bitconcatenate' 'shl_ln728_475_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_54 : Operation 868 [1/1] (0.00ns)   --->   "%sext_ln728_320 = sext i9 %shl_ln728_475_i_i to i17" [kernel.cpp:158]   --->   Operation 868 'sext' 'sext_ln728_320' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_54 : Operation 869 [1/1] (2.08ns)   --->   "%mul_ln1118_22 = mul i17 %zext_ln1118_18, %sext_ln728_320" [kernel.cpp:158]   --->   Operation 869 'mul' 'mul_ln1118_22' <Predicate = (!icmp_ln150)> <Delay = 2.08> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 870 [1/1] (0.00ns)   --->   "%trunc_ln708_21_i_i = call i13 @_ssdm_op_PartSelect.i13.i17.i32.i32(i17 %mul_ln1118_22, i32 4, i32 16)" [kernel.cpp:158]   --->   Operation 870 'partselect' 'trunc_ln708_21_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_54 : Operation 871 [1/1] (0.00ns)   --->   "%tmp_95_i_i = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %add_ln1192_20, i32 2, i32 17)" [kernel.cpp:158]   --->   Operation 871 'partselect' 'tmp_95_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>

State 55 <SV = 14> <Delay = 8.40>
ST_55 : Operation 872 [1/1] (0.00ns)   --->   "%shl_ln728_476_i_i = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %tmp_95_i_i, i2 0)" [kernel.cpp:158]   --->   Operation 872 'bitconcatenate' 'shl_ln728_476_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_55 : Operation 873 [1/1] (0.00ns)   --->   "%sext_ln703_654 = sext i13 %trunc_ln708_21_i_i to i18" [kernel.cpp:158]   --->   Operation 873 'sext' 'sext_ln703_654' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_55 : Operation 874 [1/1] (1.03ns)   --->   "%add_ln1192_21 = add i18 %sext_ln703_654, %shl_ln728_476_i_i" [kernel.cpp:158]   --->   Operation 874 'add' 'add_ln1192_21' <Predicate = (!icmp_ln150)> <Delay = 1.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 875 [1/1] (0.00ns)   --->   "%shl_ln728_477_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %weight_conv1_V_1_2_2_2, i4 0)" [kernel.cpp:158]   --->   Operation 875 'bitconcatenate' 'shl_ln728_477_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_55 : Operation 876 [1/1] (0.00ns)   --->   "%sext_ln728_321 = sext i9 %shl_ln728_477_i_i to i17" [kernel.cpp:158]   --->   Operation 876 'sext' 'sext_ln728_321' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_55 : Operation 877 [1/1] (2.08ns)   --->   "%mul_ln1118_23 = mul i17 %zext_ln1118_19, %sext_ln728_321" [kernel.cpp:158]   --->   Operation 877 'mul' 'mul_ln1118_23' <Predicate = (!icmp_ln150)> <Delay = 2.08> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 878 [1/1] (0.00ns)   --->   "%trunc_ln708_22_i_i = call i13 @_ssdm_op_PartSelect.i13.i17.i32.i32(i17 %mul_ln1118_23, i32 4, i32 16)" [kernel.cpp:158]   --->   Operation 878 'partselect' 'trunc_ln708_22_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_55 : Operation 879 [1/1] (0.00ns)   --->   "%tmp_96_i_i = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %add_ln1192_21, i32 2, i32 17)" [kernel.cpp:158]   --->   Operation 879 'partselect' 'tmp_96_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_55 : Operation 880 [1/1] (0.00ns)   --->   "%shl_ln728_478_i_i = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %tmp_96_i_i, i2 0)" [kernel.cpp:158]   --->   Operation 880 'bitconcatenate' 'shl_ln728_478_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_55 : Operation 881 [1/1] (0.00ns)   --->   "%sext_ln703_655 = sext i13 %trunc_ln708_22_i_i to i18" [kernel.cpp:158]   --->   Operation 881 'sext' 'sext_ln703_655' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_55 : Operation 882 [1/1] (1.03ns)   --->   "%add_ln1192_22 = add i18 %sext_ln703_655, %shl_ln728_478_i_i" [kernel.cpp:158]   --->   Operation 882 'add' 'add_ln1192_22' <Predicate = (!icmp_ln150)> <Delay = 1.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 883 [1/1] (0.00ns)   --->   "%shl_ln728_479_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %weight_conv1_V_2_0_2_2, i4 0)" [kernel.cpp:158]   --->   Operation 883 'bitconcatenate' 'shl_ln728_479_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_55 : Operation 884 [1/1] (0.00ns)   --->   "%sext_ln728_322 = sext i9 %shl_ln728_479_i_i to i17" [kernel.cpp:158]   --->   Operation 884 'sext' 'sext_ln728_322' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_55 : Operation 885 [1/1] (2.08ns)   --->   "%mul_ln1118_24 = mul i17 %zext_ln1118_20, %sext_ln728_322" [kernel.cpp:158]   --->   Operation 885 'mul' 'mul_ln1118_24' <Predicate = (!icmp_ln150)> <Delay = 2.08> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 886 [1/1] (0.00ns)   --->   "%trunc_ln708_23_i_i = call i13 @_ssdm_op_PartSelect.i13.i17.i32.i32(i17 %mul_ln1118_24, i32 4, i32 16)" [kernel.cpp:158]   --->   Operation 886 'partselect' 'trunc_ln708_23_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_55 : Operation 887 [1/1] (0.00ns)   --->   "%tmp_97_i_i = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %add_ln1192_22, i32 2, i32 17)" [kernel.cpp:158]   --->   Operation 887 'partselect' 'tmp_97_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_55 : Operation 888 [1/1] (0.00ns)   --->   "%shl_ln728_480_i_i = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %tmp_97_i_i, i2 0)" [kernel.cpp:158]   --->   Operation 888 'bitconcatenate' 'shl_ln728_480_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_55 : Operation 889 [1/1] (0.00ns)   --->   "%sext_ln703_656 = sext i13 %trunc_ln708_23_i_i to i18" [kernel.cpp:158]   --->   Operation 889 'sext' 'sext_ln703_656' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_55 : Operation 890 [1/1] (1.03ns)   --->   "%add_ln1192_23 = add i18 %sext_ln703_656, %shl_ln728_480_i_i" [kernel.cpp:158]   --->   Operation 890 'add' 'add_ln1192_23' <Predicate = (!icmp_ln150)> <Delay = 1.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 891 [1/1] (0.00ns)   --->   "%shl_ln728_481_i_i = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %weight_conv1_V_2_1_2_2, i4 0)" [kernel.cpp:158]   --->   Operation 891 'bitconcatenate' 'shl_ln728_481_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_55 : Operation 892 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i8 %shl_ln728_481_i_i to i16" [kernel.cpp:158]   --->   Operation 892 'sext' 'sext_ln1118_4' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_55 : Operation 893 [1/1] (2.17ns)   --->   "%mul_ln1118_25 = mul i16 %sext_ln1118_4, %zext_ln1265_79" [kernel.cpp:158]   --->   Operation 893 'mul' 'mul_ln1118_25' <Predicate = (!icmp_ln150)> <Delay = 2.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 894 [1/1] (0.00ns)   --->   "%trunc_ln708_24_i_i = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %mul_ln1118_25, i32 4, i32 15)" [kernel.cpp:158]   --->   Operation 894 'partselect' 'trunc_ln708_24_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_55 : Operation 895 [1/1] (0.00ns)   --->   "%tmp_98_i_i = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %add_ln1192_23, i32 2, i32 17)" [kernel.cpp:158]   --->   Operation 895 'partselect' 'tmp_98_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_55 : Operation 896 [1/1] (0.00ns)   --->   "%shl_ln728_482_i_i = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %tmp_98_i_i, i2 0)" [kernel.cpp:158]   --->   Operation 896 'bitconcatenate' 'shl_ln728_482_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_55 : Operation 897 [1/1] (0.00ns)   --->   "%sext_ln703_657 = sext i12 %trunc_ln708_24_i_i to i18" [kernel.cpp:158]   --->   Operation 897 'sext' 'sext_ln703_657' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_55 : Operation 898 [1/1] (1.03ns)   --->   "%add_ln1192_24 = add i18 %sext_ln703_657, %shl_ln728_482_i_i" [kernel.cpp:158]   --->   Operation 898 'add' 'add_ln1192_24' <Predicate = (!icmp_ln150)> <Delay = 1.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 899 [1/1] (0.00ns)   --->   "%shl_ln728_483_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %weight_conv1_V_2_2_2_2, i4 0)" [kernel.cpp:158]   --->   Operation 899 'bitconcatenate' 'shl_ln728_483_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_55 : Operation 900 [1/1] (0.00ns)   --->   "%sext_ln728_323 = sext i9 %shl_ln728_483_i_i to i17" [kernel.cpp:158]   --->   Operation 900 'sext' 'sext_ln728_323' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_55 : Operation 901 [1/1] (2.08ns)   --->   "%mul_ln1118_26 = mul i17 %zext_ln1118_21, %sext_ln728_323" [kernel.cpp:158]   --->   Operation 901 'mul' 'mul_ln1118_26' <Predicate = (!icmp_ln150)> <Delay = 2.08> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 902 [1/1] (0.00ns)   --->   "%trunc_ln708_25_i_i = call i13 @_ssdm_op_PartSelect.i13.i17.i32.i32(i17 %mul_ln1118_26, i32 4, i32 16)" [kernel.cpp:158]   --->   Operation 902 'partselect' 'trunc_ln708_25_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_55 : Operation 903 [1/1] (0.00ns)   --->   "%tmp_99_i_i = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %add_ln1192_24, i32 2, i32 17)" [kernel.cpp:158]   --->   Operation 903 'partselect' 'tmp_99_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_55 : Operation 904 [1/1] (0.00ns)   --->   "%shl_ln728_484_i_i = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %tmp_99_i_i, i2 0)" [kernel.cpp:158]   --->   Operation 904 'bitconcatenate' 'shl_ln728_484_i_i' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_55 : Operation 905 [1/1] (0.00ns)   --->   "%sext_ln703_658 = sext i13 %trunc_ln708_25_i_i to i18" [kernel.cpp:158]   --->   Operation 905 'sext' 'sext_ln703_658' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_55 : Operation 906 [1/1] (1.03ns)   --->   "%add_ln1192_25 = add i18 %sext_ln703_658, %shl_ln728_484_i_i" [kernel.cpp:158]   --->   Operation 906 'add' 'add_ln1192_25' <Predicate = (!icmp_ln150)> <Delay = 1.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 907 [1/1] (0.00ns)   --->   "%tmp_V = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %add_ln1192_25, i32 2, i32 17)" [kernel.cpp:158]   --->   Operation 907 'partselect' 'tmp_V' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_55 : Operation 908 [1/1] (2.16ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %conv1_pipe_1_V_V, i16 %tmp_V)" [kernel.cpp:164]   --->   Operation 908 'write' <Predicate = (!icmp_ln150)> <Delay = 2.16> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_55 : Operation 909 [1/1] (0.00ns)   --->   "br label %conv1_ff_end" [kernel.cpp:165]   --->   Operation 909 'br' <Predicate = (!icmp_ln150)> <Delay = 0.00>

State 56 <SV = 11> <Delay = 0.00>
ST_56 : Operation 910 [1/1] (0.00ns)   --->   "br label %conv1_xx_reuse_end"   --->   Operation 910 'br' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_56 : Operation 911 [1/1] (0.00ns)   --->   "%empty_223 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str36, i32 %tmp_61_i_i)" [kernel.cpp:168]   --->   Operation 911 'specregionend' 'empty_223' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 912 [1/1] (0.00ns)   --->   "br label %.preheader348.0.i.i" [kernel.cpp:137]   --->   Operation 912 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.17ns
The critical path consists of the following:
	wire read on port 'result' [60]  (0 ns)
	fifo write on port 'result_out' [85]  (2.17 ns)

 <State 2>: 1.19ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln127', kernel.cpp:127) [123]  (0.856 ns)
	blocking operation 0.331 ns on control path)

 <State 3>: 3.23ns
The critical path consists of the following:
	'phi' operation ('conv1_pad_1_0_0_i_i', kernel.cpp:128) with incoming values : ('add_ln128', kernel.cpp:128) [139]  (0 ns)
	'icmp' operation ('icmp_ln134_2', kernel.cpp:134) [159]  (0.857 ns)
	'and' operation ('and_ln134', kernel.cpp:134) [161]  (0 ns)
	'and' operation ('and_ln134_2', kernel.cpp:134) [163]  (0.331 ns)
	multiplexor before 'phi' operation ('p_0127_0_0_2_i_i', kernel.cpp:134) with incoming values : ('shl_ln604_2', kernel.cpp:134) ('select_ln588_2', kernel.cpp:134) ('trunc_ln586_2', kernel.cpp:134) ('trunc_ln583_2', kernel.cpp:134) [408]  (2.04 ns)

 <State 4>: 2.7ns
The critical path consists of the following:
	'load' operation ('conv1_line_buffer_1_9', kernel.cpp:132) on array 'conv1_line_buffer[1][0].V', kernel.cpp:120 [222]  (1.35 ns)
	'store' operation ('store_ln132', kernel.cpp:132) of variable 'conv1_line_buffer_1_9', kernel.cpp:132 on array 'conv1_line_buffer[0][0].V', kernel.cpp:120 [223]  (1.35 ns)

 <State 5>: 1.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln134', kernel.cpp:134) [165]  (1.34 ns)

 <State 6>: 1.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln134', kernel.cpp:134) [165]  (1.34 ns)

 <State 7>: 1.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln134', kernel.cpp:134) [165]  (1.34 ns)

 <State 8>: 1.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln134', kernel.cpp:134) [165]  (1.34 ns)

 <State 9>: 1.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln134', kernel.cpp:134) [165]  (1.34 ns)

 <State 10>: 1.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln134', kernel.cpp:134) [165]  (1.34 ns)

 <State 11>: 1.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln134', kernel.cpp:134) [165]  (1.34 ns)

 <State 12>: 1.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln134', kernel.cpp:134) [165]  (1.34 ns)

 <State 13>: 1.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln134', kernel.cpp:134) [165]  (1.34 ns)

 <State 14>: 1.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln134', kernel.cpp:134) [165]  (1.34 ns)

 <State 15>: 1.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln134', kernel.cpp:134) [165]  (1.34 ns)

 <State 16>: 8.26ns
The critical path consists of the following:
	'srem' operation ('srem_ln134', kernel.cpp:134) [165]  (1.34 ns)
	'sub' operation ('sub_ln134', kernel.cpp:134) [172]  (1.03 ns)
	'mul' operation of DSP[174] ('mul_ln134', kernel.cpp:134) [174]  (2.85 ns)
	'sub' operation ('sub_ln134_1', kernel.cpp:134) [176]  (1.22 ns)
	'select' operation ('select_ln134', kernel.cpp:134) [182]  (0.451 ns)
	'sub' operation ('sub_ln134_2', kernel.cpp:134) [184]  (0.921 ns)
	'select' operation ('select_ln134_1', kernel.cpp:134) [186]  (0.458 ns)

 <State 17>: 1.75ns
The critical path consists of the following:
	'srem' operation ('srem_ln134_1', kernel.cpp:134) [187]  (1.75 ns)

 <State 18>: 1.75ns
The critical path consists of the following:
	'srem' operation ('srem_ln134_1', kernel.cpp:134) [187]  (1.75 ns)

 <State 19>: 1.75ns
The critical path consists of the following:
	'srem' operation ('srem_ln134_1', kernel.cpp:134) [187]  (1.75 ns)

 <State 20>: 1.75ns
The critical path consists of the following:
	'srem' operation ('srem_ln134_1', kernel.cpp:134) [187]  (1.75 ns)

 <State 21>: 1.75ns
The critical path consists of the following:
	'srem' operation ('srem_ln134_1', kernel.cpp:134) [187]  (1.75 ns)

 <State 22>: 1.75ns
The critical path consists of the following:
	'srem' operation ('srem_ln134_1', kernel.cpp:134) [187]  (1.75 ns)

 <State 23>: 1.75ns
The critical path consists of the following:
	'srem' operation ('srem_ln134_1', kernel.cpp:134) [187]  (1.75 ns)

 <State 24>: 1.75ns
The critical path consists of the following:
	'srem' operation ('srem_ln134_1', kernel.cpp:134) [187]  (1.75 ns)

 <State 25>: 1.75ns
The critical path consists of the following:
	'srem' operation ('srem_ln134_1', kernel.cpp:134) [187]  (1.75 ns)

 <State 26>: 5.37ns
The critical path consists of the following:
	'mul' operation of DSP[189] ('mul_ln134_1', kernel.cpp:134) [189]  (2.85 ns)
	'sub' operation ('sub_ln134_3', kernel.cpp:134) [191]  (1.22 ns)
	'select' operation ('select_ln134_2', kernel.cpp:134) [196]  (0 ns)
	'sub' operation ('sub_ln134_4', kernel.cpp:134) [197]  (0.868 ns)
	'select' operation ('select_ln134_3', kernel.cpp:134) [198]  (0.44 ns)

 <State 27>: 1.75ns
The critical path consists of the following:
	'srem' operation ('srem_ln134_1', kernel.cpp:134) [187]  (1.75 ns)

 <State 28>: 1.75ns
The critical path consists of the following:
	'srem' operation ('srem_ln134_1', kernel.cpp:134) [187]  (1.75 ns)

 <State 29>: 6.25ns
The critical path consists of the following:
	'srem' operation ('srem_ln134_1', kernel.cpp:134) [187]  (1.75 ns)
	'add' operation ('add_ln134_5', kernel.cpp:134) [205]  (1.13 ns)
	'add' operation ('add_ln134_6', kernel.cpp:134) [210]  (0 ns)
	'add' operation ('add_ln134_7', kernel.cpp:134) [211]  (0.904 ns)
	'sub' operation ('sub_ln134_5', kernel.cpp:134) [213]  (1.23 ns)
	'add' operation ('add_ln134_8', kernel.cpp:134) [214]  (1.23 ns)

 <State 30>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_image' (kernel.cpp:134) [235]  (8.75 ns)

 <State 31>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_image' (kernel.cpp:134) [235]  (8.75 ns)

 <State 32>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_image' (kernel.cpp:134) [235]  (8.75 ns)

 <State 33>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_image' (kernel.cpp:134) [235]  (8.75 ns)

 <State 34>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_image' (kernel.cpp:134) [235]  (8.75 ns)

 <State 35>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_image' (kernel.cpp:134) [235]  (8.75 ns)

 <State 36>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_image' (kernel.cpp:134) [235]  (8.75 ns)

 <State 37>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_image' (kernel.cpp:134) [236]  (8.75 ns)

 <State 38>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_image' (kernel.cpp:134) [295]  (8.75 ns)

 <State 39>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_image' (kernel.cpp:134) [356]  (8.75 ns)

 <State 40>: 8.04ns
The critical path consists of the following:
	'fpext' operation ('d_assign_0_1_i_i', kernel.cpp:134) [296]  (2.79 ns)
	'sub' operation ('sub_ln575_1', kernel.cpp:134) [310]  (0.962 ns)
	'sub' operation ('sub_ln581_1', kernel.cpp:134) [314]  (0.962 ns)
	'select' operation ('select_ln581_1', kernel.cpp:134) [315]  (0.431 ns)
	'icmp' operation ('icmp_ln603_1', kernel.cpp:134) [325]  (0.857 ns)
	multiplexor before 'phi' operation ('p_0127_0_0_1_i_i', kernel.cpp:134) with incoming values : ('shl_ln604_1', kernel.cpp:134) ('select_ln588_1', kernel.cpp:134) ('trunc_ln586_1', kernel.cpp:134) ('trunc_ln583_1', kernel.cpp:134) [347]  (2.04 ns)

 <State 41>: 8.04ns
The critical path consists of the following:
	'fpext' operation ('d_assign_0_2_i_i', kernel.cpp:134) [357]  (2.79 ns)
	'sub' operation ('sub_ln575_2', kernel.cpp:134) [371]  (0.962 ns)
	'add' operation ('add_ln581_2', kernel.cpp:134) [374]  (0.962 ns)
	'select' operation ('select_ln581_2', kernel.cpp:134) [376]  (0.431 ns)
	'icmp' operation ('icmp_ln603_2', kernel.cpp:134) [386]  (0.857 ns)
	multiplexor before 'phi' operation ('p_0127_0_0_2_i_i', kernel.cpp:134) with incoming values : ('shl_ln604_2', kernel.cpp:134) ('select_ln588_2', kernel.cpp:134) ('trunc_ln586_2', kernel.cpp:134) ('trunc_ln583_2', kernel.cpp:134) [408]  (2.04 ns)

 <State 42>: 3.4ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('p_0127_0_0_2_i_i', kernel.cpp:134) with incoming values : ('shl_ln604_2', kernel.cpp:134) ('select_ln588_2', kernel.cpp:134) ('trunc_ln586_2', kernel.cpp:134) ('trunc_ln583_2', kernel.cpp:134) [408]  (2.04 ns)
	'phi' operation ('p_0127_0_0_2_i_i', kernel.cpp:134) with incoming values : ('shl_ln604_2', kernel.cpp:134) ('select_ln588_2', kernel.cpp:134) ('trunc_ln586_2', kernel.cpp:134) ('trunc_ln583_2', kernel.cpp:134) [408]  (0 ns)
	'store' operation ('store_ln134', kernel.cpp:134) of variable 'p_0127_0_0_2_i_i', kernel.cpp:134 on array 'conv1_line_buffer[2][2].V', kernel.cpp:120 [409]  (1.35 ns)

 <State 43>: 0.863ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln138', kernel.cpp:138) [414]  (0.863 ns)

 <State 44>: 1.35ns
The critical path consists of the following:
	'phi' operation ('xx_reuse_0_0_i_i', kernel.cpp:137) with incoming values : ('add_ln137', kernel.cpp:137) [417]  (0 ns)
	'getelementptr' operation ('conv1_line_buffer_0_6', kernel.cpp:145) [428]  (0 ns)
	'load' operation ('conv1_line_buffer_0_9', kernel.cpp:145) on array 'conv1_line_buffer[0][0].V', kernel.cpp:120 [437]  (1.35 ns)

 <State 45>: 1.35ns
The critical path consists of the following:
	'load' operation ('conv1_line_buffer_0_9', kernel.cpp:145) on array 'conv1_line_buffer[0][0].V', kernel.cpp:120 [437]  (1.35 ns)

 <State 46>: 1.36ns
The critical path consists of the following:
	'phi' operation ('conv1_line_buffer_0_s', kernel.cpp:139) with incoming values : ('add_ln139', kernel.cpp:139) [448]  (0 ns)
	'mux' operation ('tmp_46_i_i', kernel.cpp:145) [465]  (0.573 ns)
	'store' operation ('store_ln145', kernel.cpp:145) of variable 'tmp_46_i_i', kernel.cpp:145 on array 'conv1_window_buffer[0][2][0].V', kernel.cpp:123 [466]  (0.79 ns)

 <State 47>: 1.58ns
The critical path consists of the following:
	'load' operation ('conv1_window_buffer_64', kernel.cpp:143) on array 'conv1_window_buffer[0][1][0].V', kernel.cpp:123 [459]  (0.79 ns)
	'store' operation ('store_ln143', kernel.cpp:143) of variable 'conv1_window_buffer_64', kernel.cpp:143 on array 'conv1_window_buffer[0][0][0].V', kernel.cpp:123 [461]  (0.79 ns)

 <State 48>: 0.856ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln150', kernel.cpp:150) [489]  (0.856 ns)

 <State 49>: 0.79ns
The critical path consists of the following:
	'load' operation ('conv1_window_buffer_36', kernel.cpp:158) on array 'conv1_window_buffer[0][0][0].V', kernel.cpp:123 [490]  (0.79 ns)

 <State 50>: 0.79ns
The critical path consists of the following:
	'load' operation ('conv1_window_buffer_45', kernel.cpp:158) on array 'conv1_window_buffer[0][0][0].V', kernel.cpp:123 [508]  (0.79 ns)

 <State 51>: 1.35ns
The critical path consists of the following:
	'phi' operation ('ff_0_0_i_i', kernel.cpp:148) with incoming values : ('add_ln148', kernel.cpp:148) [546]  (0 ns)
	'getelementptr' operation ('weight_conv1_V_0_0_0_1', kernel.cpp:158) [558]  (0 ns)
	'load' operation ('weight_conv1_V_0_0_0_2', kernel.cpp:158) on array 'weight_conv1_V_0_0_0' [559]  (1.35 ns)

 <State 52>: 8.51ns
The critical path consists of the following:
	'load' operation ('weight_conv1_V_0_0_0_2', kernel.cpp:158) on array 'weight_conv1_V_0_0_0' [559]  (1.35 ns)
	'mul' operation ('mul_ln1118', kernel.cpp:158) [562]  (2.08 ns)
	'add' operation ('add_ln1192', kernel.cpp:158) [573]  (0.975 ns)
	'add' operation ('add_ln1192_1', kernel.cpp:158) [584]  (0.989 ns)
	'add' operation ('add_ln1192_2', kernel.cpp:158) [594]  (1.04 ns)
	'add' operation ('add_ln1192_3', kernel.cpp:158) [604]  (1.04 ns)
	'add' operation ('add_ln1192_4', kernel.cpp:158) [614]  (1.04 ns)

 <State 53>: 8.72ns
The critical path consists of the following:
	'load' operation ('weight_conv1_V_0_0_1_2', kernel.cpp:158) on array 'weight_conv1_V_0_0_1' [646]  (1.35 ns)
	'mul' operation ('mul_ln1118_9', kernel.cpp:158) [649]  (2.17 ns)
	'add' operation ('add_ln1192_8', kernel.cpp:158) [654]  (1.04 ns)
	'add' operation ('add_ln1192_9', kernel.cpp:158) [664]  (1.04 ns)
	'add' operation ('add_ln1192_10', kernel.cpp:158) [674]  (1.04 ns)
	'add' operation ('add_ln1192_11', kernel.cpp:158) [684]  (1.04 ns)
	'add' operation ('add_ln1192_12', kernel.cpp:158) [694]  (1.04 ns)

 <State 54>: 8.32ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_16', kernel.cpp:158) [719]  (2.08 ns)
	'add' operation ('add_ln1192_15', kernel.cpp:158) [724]  (1.04 ns)
	'add' operation ('add_ln1192_16', kernel.cpp:158) [734]  (1.04 ns)
	'add' operation ('add_ln1192_17', kernel.cpp:158) [744]  (1.04 ns)
	'add' operation ('add_ln1192_18', kernel.cpp:158) [754]  (1.04 ns)
	'add' operation ('add_ln1192_19', kernel.cpp:158) [764]  (1.04 ns)
	'add' operation ('add_ln1192_20', kernel.cpp:158) [774]  (1.04 ns)

 <State 55>: 8.4ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_23', kernel.cpp:158) [789]  (2.08 ns)
	'add' operation ('add_ln1192_22', kernel.cpp:158) [794]  (1.04 ns)
	'add' operation ('add_ln1192_23', kernel.cpp:158) [804]  (1.04 ns)
	'add' operation ('add_ln1192_24', kernel.cpp:158) [814]  (1.04 ns)
	'add' operation ('add_ln1192_25', kernel.cpp:158) [824]  (1.04 ns)
	fifo write on port 'conv1_pipe_1_V_V' (kernel.cpp:164) [826]  (2.17 ns)

 <State 56>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
