# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/merthc/Documents/EE\ 371/Labs {C:/Users/merthc/Documents/EE 371/Labs/full_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:49 on Apr 03,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/merthc/Documents/EE 371/Labs" C:/Users/merthc/Documents/EE 371/Labs/full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 11:15:49 on Apr 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.full_adder_testbench
# vsim work.full_adder_testbench 
# Start time: 11:24:11 on Apr 03,2019
# Loading sv_std.std
# Loading work.full_adder_testbench
# Loading work.full_adder
add wave -position end  sim:/full_adder_testbench/A
add wave -position end  sim:/full_adder_testbench/B
add wave -position end  sim:/full_adder_testbench/cin
add wave -position end  sim:/full_adder_testbench/sum
add wave -position end  sim:/full_adder_testbench/cout
run -all
# ** Note: $stop    : C:/Users/merthc/Documents/EE 371/Labs/full_adder.sv(21)
#    Time: 80 ps  Iteration: 0  Instance: /full_adder_testbench
# Break in Module full_adder_testbench at C:/Users/merthc/Documents/EE 371/Labs/full_adder.sv line 21
# End time: 11:27:47 on Apr 03,2019, Elapsed time: 0:03:36
# Errors: 0, Warnings: 0
