import chisel3._
import chisel3.util._
import ZirconConfig.Predict.BTBMini._
import ZirconConfig.Fetch._
import ZirconConfig.JumpOp._
import ZirconUtil._

class BTBMiniEntry extends Bundle {
    val imm      = UInt(30.W) // 21 imm - [1:0]
    val predType = UInt(2.W)

    def apply(imm: UInt, predType: UInt): BTBMiniEntry = {
        val entry = Wire(new BTBMiniEntry)
        entry.imm      := imm
        entry.predType := predType
        entry
    }
}

class BTBMiniTagEntry extends Bundle {
    val tag      = UInt(tagWidth.W)
    val valid    = UInt(nfch.W)

    def apply(tag: UInt, valid: UInt): BTBMiniTagEntry = {
        val entry = Wire(new BTBMiniTagEntry)
        entry.tag    := tag
        entry.valid  := valid
        entry
    }
}
class BTBMiniFCIO extends Bundle {
    val pc      = Input(UInt(32.W))
    // val rData   = Output(Vec(nfch, new BTBMiniEntry))
    val jumpTgt = Output(Vec(nfch, UInt(32.W)))
    val predType = Output(Vec(nfch, UInt(2.W)))
    val rValid  = Output(Vec(nfch, Bool()))
}
class BTBMiniCommitIO extends Bundle {
    val pc       = Input(UInt(32.W))
    val jumpTgt  = Input(UInt(32.W))
    val predType = Input(UInt(2.W))
    val jumpEn   = Input(Bool())
}
class BTBMiniIO extends Bundle {
    val fc  = new BTBMiniFCIO
    val gs  = Flipped(new GShareBTBMiniIO)
    val cmt = new BTBMiniCommitIO
    val ras = Flipped(new RASBTBMiniIO)
}

class BTBMini extends Module {
    val io  = IO(new BTBMiniIO)
    val btb = VecInit.fill(way)(
        Module(new AsyncRegRam(Vec(nfch, new BTBMiniEntry), sizePerBank, 1, 1)).io
    )
    val btbTag = VecInit.fill(way)(
        Module(new AsyncRegRam(new BTBMiniTagEntry, sizePerBank, 1, 2)).io
    )
    val pht = RegInit(VecInit.fill(way)(
        VecInit.fill(sizePerBank)(VecInit.fill(nfch)(3.U(3.W)))
    ))

    /* Read */
    def bank(rIdx: UInt) = rIdx(bankWidth-1, 0)
    def idx(rIdx: UInt)  = rIdx(addrWidth-1, bankWidth)
    def tag(rIdx: UInt)  = rIdx(totalWidth-1, addrWidth)

    // random
    val rand = RegInit(0.U(2.W))
    rand := rand ^ 1.U

    /* write */
    // stage 1 : Read and judge if the target is in the BTB
    val cmtRAddr    = io.cmt.pc >> 2
    val cmtRIdx     = idx(cmtRAddr)
    btbTag.foreach{case b => b.raddr(1) := cmtRIdx}
    val cmtRTag    = btbTag.zipWithIndex.map{ case (b, i) => Mux(b.wen(0).orR && b.waddr(0) === cmtRIdx, b.wdata(0).tag, b.rdata(1).tag)}
    val cmtRValid  = VecInit(btbTag.zipWithIndex.map{ case (b, i) => Mux(b.wen(0).orR && b.waddr(0) === cmtRIdx, b.wdata(0).valid, b.rdata(1).valid)})
    // if one of the target is the hit, then the target is in the BTB
    val cmtRHit    = VecInit.tabulate(way){i => 
        cmtRValid(i).orR && tag(cmtRAddr) === cmtRTag(i)
    }
    //  Register the input
    val cmtJumpTgt  = ShiftRegister(io.cmt.jumpTgt >> 2, 1, 0.U, true.B)
    val cmtPC       = ShiftRegister(io.cmt.pc >> 2, 1, 0.U, true.B)
    val cmtPredType = ShiftRegister(io.cmt.predType, 1, 0.U, true.B)
    val cmtJumpEn   = ShiftRegister(io.cmt.jumpEn, 1, false.B, true.B)
    val cmtWHit     = ShiftRegister(cmtRHit, 1, VecInit.fill(way)(false.B), true.B)
    val cmtWValid   = ShiftRegister(cmtRValid, 1, VecInit.fill(way)(0.U(nfch.W)), true.B)

    // stage 2: write to the BTB
    // only save the imm
    val cmtWImm     = cmtJumpTgt
    btb.zipWithIndex.foreach{case (b, i) => 
        b.waddr(0) := idx(cmtPC)
        b.wdata(0) := VecInit.fill(nfch)((new BTBMiniEntry)(cmtWImm, cmtPredType))
        b.wen(0)   := Mux(cmtPredType === 0.U, 0.U, Mux(Mux(cmtWHit.reduce(_ || _), cmtWHit(i), rand === i.U), UIntToOH(bank(cmtPC)), 0.U))
    }
    btbTag.zipWithIndex.foreach{case (b, i) => 
        b.waddr(0) := idx(cmtPC)
        b.wdata(0) := (new BTBMiniTagEntry)(tag(cmtPC), Mux1H(PriorityEncoderOH(cmtWHit), cmtWValid) | UIntToOH(bank(cmtPC)))
        b.wen(0)   := Mux(cmtPredType === 0.U, false.B, Mux(cmtWHit.reduce(_ || _), cmtWHit(i), rand === i.U))
    }
    pht.zipWithIndex.foreach{ case(p, i) => p.zipWithIndex.foreach{ case (pline, k) => pline.zipWithIndex.foreach{ case (pitem, j) =>
        when(k.U === idx(cmtPC)){
            when(cmtWHit(i) && cmtPredType =/= 0.U){
                val pitemSSub = pitem - (pitem =/= 0.U)
                val pitemSAdd = pitem + (pitem =/= 7.U)
                when(j.U === bank(cmtPC) ){
                    // step 1: update the aimed pht
                    pitem := Mux(cmtJumpEn, pitemSAdd, pitemSSub) 
                }
                // .elsewhen(j.U < bank(cmtPC)){
                //     // step 2: substract the other pht in front of the aimed pht with the same bank
                //     pitem := Mux(cmtJumpEn, pitemSSub, pitem)
                // }
            }.elsewhen(!cmtWHit.reduce(_ || _) && cmtPredType =/= 0.U){
                // if the target is not in the BTB
                when(j.U === bank(cmtPC)){
                    pitem := Mux(rand === i.U, Mux(cmtJumpEn, 5.U, 2.U), pitem)
                }
            }
        }
    }}}

    /* read */
    val rIdx = io.fc.pc >> 2
    btb.foreach{ _.raddr(0) := idx(rIdx) }
    btbTag.foreach{ _.raddr(0) := idx(rIdx) }
    val rHit    = VecInit(btbTag.map{ btag => btag.rdata(0).valid.orR && tag(rIdx) === btag.rdata(0).tag })
    val rData   = MuxOH(rHit, btb.map(_.rdata(0)))
    // rValid: the target is in the BTB
    val rValid  = MuxOH(rHit, VecInit(btbTag.map{ btag => btag.rdata(0).valid}))

    // shift: to cope with the pc that is not aligned to 16 bytes
    io.fc.rValid.zipWithIndex.foreach{ case(r, i) => 
        r := (rValid >> bank(rIdx))(i)
    }
    io.fc.predType.zipWithIndex.foreach{ case(r, i) => 
        r := Mux(io.fc.rValid(i), (VecInit(rData.map{ case r =>  r.predType }).asUInt >> (2*i)).asTypeOf(Vec(nfch, UInt(2.W)))(bank(rIdx)), 0.U)
    }
    io.fc.jumpTgt.zipWithIndex.foreach{ case(r, i) => 
        val imm = (VecInit(rData.map{ case r => r.imm}).asUInt >> (30*i)).asTypeOf(Vec(nfch, UInt(30.W)))(bank(rIdx))
        r := Mux(io.fc.rValid(i), Mux(io.fc.predType(i) === RET, io.ras.returnOffset, imm << 2), 4.U)
    }


    io.gs.predType := io.fc.predType
    io.ras.predType := io.fc.predType
    // phtData: the pht data of the target
    val phtData = VecInit(pht.map{case p => VecInit(p.map{ case pline => VecInit(pline.map{ case pitem => pitem(2)})})})
    val phtBit = MuxLookup(idx(rIdx), 0.U(3.W))(Seq.tabulate(sizePerBank){i => (i.U, Mux1H(rHit, phtData)(i).asUInt)})
    // jumpCandidate: the jump candidate of the target, MUST be a one-hot vector
    io.gs.jumpCandidate := ((phtBit.asUInt >> bank(rIdx)) & io.fc.rValid.asUInt).asBools

}