
Game.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005158  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b4  08005318  08005318  00006318  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080053cc  080053cc  0000705c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080053cc  080053cc  000063cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080053d4  080053d4  0000705c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080053d4  080053d4  000063d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080053d8  080053d8  000063d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080053dc  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0003eb9c  2000005c  08005438  0000705c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2003ebf8  08005438  00007bf8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000705c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000107fa  00000000  00000000  0000708c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002349  00000000  00000000  00017886  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d38  00000000  00000000  00019bd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a2b  00000000  00000000  0001a908  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029a2b  00000000  00000000  0001b333  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fdbf  00000000  00000000  00044d5e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00102028  00000000  00000000  00054b1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00156b45  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b64  00000000  00000000  00156b88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  0015a6ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	2000005c 	.word	0x2000005c
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08005300 	.word	0x08005300

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000060 	.word	0x20000060
 80001fc:	08005300 	.word	0x08005300

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <ClapDetector_CheckForClap>:
extern DFSDM_Filter_HandleTypeDef hdfsdm1_filter0; // from main.c

static int32_t clapBuf[CLAP_BUF_SIZE];
static volatile uint8_t clapRecordingDone = 0;

uint8_t ClapDetector_CheckForClap(void) {
 80005dc:	b580      	push	{r7, lr}
 80005de:	b084      	sub	sp, #16
 80005e0:	af00      	add	r7, sp, #0
    clapRecordingDone = 0;
 80005e2:	4b23      	ldr	r3, [pc, #140]	@ (8000670 <ClapDetector_CheckForClap+0x94>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	701a      	strb	r2, [r3, #0]

    // Start DMA recording
    HAL_DFSDM_FilterRegularStart_DMA(&hdfsdm1_filter0, clapBuf, CLAP_BUF_SIZE);
 80005e8:	f44f 427a 	mov.w	r2, #64000	@ 0xfa00
 80005ec:	4921      	ldr	r1, [pc, #132]	@ (8000674 <ClapDetector_CheckForClap+0x98>)
 80005ee:	4822      	ldr	r0, [pc, #136]	@ (8000678 <ClapDetector_CheckForClap+0x9c>)
 80005f0:	f000 ffea 	bl	80015c8 <HAL_DFSDM_FilterRegularStart_DMA>

    // Wait until DMA completes or timeout
    uint32_t start = HAL_GetTick();
 80005f4:	f000 fcc6 	bl	8000f84 <HAL_GetTick>
 80005f8:	6038      	str	r0, [r7, #0]
    while (!clapRecordingDone) {
 80005fa:	e00b      	b.n	8000614 <ClapDetector_CheckForClap+0x38>
        if (HAL_GetTick() - start > CLAP_WINDOW_MS) {
 80005fc:	f000 fcc2 	bl	8000f84 <HAL_GetTick>
 8000600:	4602      	mov	r2, r0
 8000602:	683b      	ldr	r3, [r7, #0]
 8000604:	1ad3      	subs	r3, r2, r3
 8000606:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800060a:	d903      	bls.n	8000614 <ClapDetector_CheckForClap+0x38>
            HAL_DFSDM_FilterRegularStop_DMA(&hdfsdm1_filter0);
 800060c:	481a      	ldr	r0, [pc, #104]	@ (8000678 <ClapDetector_CheckForClap+0x9c>)
 800060e:	f001 f85d 	bl	80016cc <HAL_DFSDM_FilterRegularStop_DMA>
            break;
 8000612:	e004      	b.n	800061e <ClapDetector_CheckForClap+0x42>
    while (!clapRecordingDone) {
 8000614:	4b16      	ldr	r3, [pc, #88]	@ (8000670 <ClapDetector_CheckForClap+0x94>)
 8000616:	781b      	ldrb	r3, [r3, #0]
 8000618:	b2db      	uxtb	r3, r3
 800061a:	2b00      	cmp	r3, #0
 800061c:	d0ee      	beq.n	80005fc <ClapDetector_CheckForClap+0x20>
        }
    }

    // Analyze buffer
    int32_t maxAmp = 0;
 800061e:	2300      	movs	r3, #0
 8000620:	60fb      	str	r3, [r7, #12]
    for (int i = 0; i < CLAP_BUF_SIZE; i++) {
 8000622:	2300      	movs	r3, #0
 8000624:	60bb      	str	r3, [r7, #8]
 8000626:	e013      	b.n	8000650 <ClapDetector_CheckForClap+0x74>
        int32_t val = clapBuf[i];
 8000628:	4a12      	ldr	r2, [pc, #72]	@ (8000674 <ClapDetector_CheckForClap+0x98>)
 800062a:	68bb      	ldr	r3, [r7, #8]
 800062c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000630:	607b      	str	r3, [r7, #4]
        if (val < 0) val = -val;
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	2b00      	cmp	r3, #0
 8000636:	da02      	bge.n	800063e <ClapDetector_CheckForClap+0x62>
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	425b      	negs	r3, r3
 800063c:	607b      	str	r3, [r7, #4]
        if (val > maxAmp) maxAmp = val;
 800063e:	687a      	ldr	r2, [r7, #4]
 8000640:	68fb      	ldr	r3, [r7, #12]
 8000642:	429a      	cmp	r2, r3
 8000644:	dd01      	ble.n	800064a <ClapDetector_CheckForClap+0x6e>
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	60fb      	str	r3, [r7, #12]
    for (int i = 0; i < CLAP_BUF_SIZE; i++) {
 800064a:	68bb      	ldr	r3, [r7, #8]
 800064c:	3301      	adds	r3, #1
 800064e:	60bb      	str	r3, [r7, #8]
 8000650:	68bb      	ldr	r3, [r7, #8]
 8000652:	f5b3 4f7a 	cmp.w	r3, #64000	@ 0xfa00
 8000656:	dbe7      	blt.n	8000628 <ClapDetector_CheckForClap+0x4c>
    }

    return (maxAmp > CLAP_THRESHOLD);
 8000658:	68fb      	ldr	r3, [r7, #12]
 800065a:	4a08      	ldr	r2, [pc, #32]	@ (800067c <ClapDetector_CheckForClap+0xa0>)
 800065c:	4293      	cmp	r3, r2
 800065e:	bfcc      	ite	gt
 8000660:	2301      	movgt	r3, #1
 8000662:	2300      	movle	r3, #0
 8000664:	b2db      	uxtb	r3, r3
}
 8000666:	4618      	mov	r0, r3
 8000668:	3710      	adds	r7, #16
 800066a:	46bd      	mov	sp, r7
 800066c:	bd80      	pop	{r7, pc}
 800066e:	bf00      	nop
 8000670:	2003e878 	.word	0x2003e878
 8000674:	20000078 	.word	0x20000078
 8000678:	2003e87c 	.word	0x2003e87c
 800067c:	0016e360 	.word	0x0016e360

08000680 <ClapDetector_DMA_Complete_Callback>:

void ClapDetector_DMA_Complete_Callback(void) {
 8000680:	b580      	push	{r7, lr}
 8000682:	af00      	add	r7, sp, #0
	HAL_DFSDM_FilterRegularStop_DMA(&hdfsdm1_filter0);
 8000684:	4803      	ldr	r0, [pc, #12]	@ (8000694 <ClapDetector_DMA_Complete_Callback+0x14>)
 8000686:	f001 f821 	bl	80016cc <HAL_DFSDM_FilterRegularStop_DMA>
	clapRecordingDone = 1;
 800068a:	4b03      	ldr	r3, [pc, #12]	@ (8000698 <ClapDetector_DMA_Complete_Callback+0x18>)
 800068c:	2201      	movs	r2, #1
 800068e:	701a      	strb	r2, [r3, #0]
}
 8000690:	bf00      	nop
 8000692:	bd80      	pop	{r7, pc}
 8000694:	2003e87c 	.word	0x2003e87c
 8000698:	2003e878 	.word	0x2003e878

0800069c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006a0:	f000 fc07 	bl	8000eb2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006a4:	f000 f840 	bl	8000728 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006a8:	f000 f96a 	bl	8000980 <MX_GPIO_Init>
  MX_DMA_Init();
 80006ac:	f000 f93e 	bl	800092c <MX_DMA_Init>
  MX_DFSDM1_Init();
 80006b0:	f000 f88c 	bl	80007cc <MX_DFSDM1_Init>
  MX_USART1_UART_Init();
 80006b4:	f000 f8ee 	bl	8000894 <MX_USART1_UART_Init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	//terminal uart to test what gets detected as a clap
	HAL_Delay(1000);
 80006b8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80006bc:	f000 fc6e 	bl	8000f9c <HAL_Delay>
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 80006c0:	2201      	movs	r2, #1
 80006c2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80006c6:	4813      	ldr	r0, [pc, #76]	@ (8000714 <main+0x78>)
 80006c8:	f001 fdb2 	bl	8002230 <HAL_GPIO_WritePin>
	if (ClapDetector_CheckForClap()) {
 80006cc:	f7ff ff86 	bl	80005dc <ClapDetector_CheckForClap>
 80006d0:	4603      	mov	r3, r0
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d004      	beq.n	80006e0 <main+0x44>
		sprintf((char*)txbuffer, "Yes\r\n");
 80006d6:	4910      	ldr	r1, [pc, #64]	@ (8000718 <main+0x7c>)
 80006d8:	4810      	ldr	r0, [pc, #64]	@ (800071c <main+0x80>)
 80006da:	f004 f971 	bl	80049c0 <siprintf>
 80006de:	e003      	b.n	80006e8 <main+0x4c>
	} else {
		sprintf((char*)txbuffer, "No\r\n");
 80006e0:	490f      	ldr	r1, [pc, #60]	@ (8000720 <main+0x84>)
 80006e2:	480e      	ldr	r0, [pc, #56]	@ (800071c <main+0x80>)
 80006e4:	f004 f96c 	bl	80049c0 <siprintf>
	}
	HAL_UART_Transmit(&huart1, txbuffer, strlen((char*)txbuffer), HAL_MAX_DELAY);
 80006e8:	480c      	ldr	r0, [pc, #48]	@ (800071c <main+0x80>)
 80006ea:	f7ff fd89 	bl	8000200 <strlen>
 80006ee:	4603      	mov	r3, r0
 80006f0:	b29a      	uxth	r2, r3
 80006f2:	f04f 33ff 	mov.w	r3, #4294967295
 80006f6:	4909      	ldr	r1, [pc, #36]	@ (800071c <main+0x80>)
 80006f8:	480a      	ldr	r0, [pc, #40]	@ (8000724 <main+0x88>)
 80006fa:	f003 fab5 	bl	8003c68 <HAL_UART_Transmit>
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80006fe:	2200      	movs	r2, #0
 8000700:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000704:	4803      	ldr	r0, [pc, #12]	@ (8000714 <main+0x78>)
 8000706:	f001 fd93 	bl	8002230 <HAL_GPIO_WritePin>
	HAL_Delay(1000);
 800070a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800070e:	f000 fc45 	bl	8000f9c <HAL_Delay>
  {
 8000712:	e7d1      	b.n	80006b8 <main+0x1c>
 8000714:	48000400 	.word	0x48000400
 8000718:	08005318 	.word	0x08005318
 800071c:	2003e9fc 	.word	0x2003e9fc
 8000720:	08005320 	.word	0x08005320
 8000724:	2003e968 	.word	0x2003e968

08000728 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b096      	sub	sp, #88	@ 0x58
 800072c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800072e:	f107 0314 	add.w	r3, r7, #20
 8000732:	2244      	movs	r2, #68	@ 0x44
 8000734:	2100      	movs	r1, #0
 8000736:	4618      	mov	r0, r3
 8000738:	f004 f964 	bl	8004a04 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800073c:	463b      	mov	r3, r7
 800073e:	2200      	movs	r2, #0
 8000740:	601a      	str	r2, [r3, #0]
 8000742:	605a      	str	r2, [r3, #4]
 8000744:	609a      	str	r2, [r3, #8]
 8000746:	60da      	str	r2, [r3, #12]
 8000748:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 800074a:	2000      	movs	r0, #0
 800074c:	f001 fda8 	bl	80022a0 <HAL_PWREx_ControlVoltageScaling>
 8000750:	4603      	mov	r3, r0
 8000752:	2b00      	cmp	r3, #0
 8000754:	d001      	beq.n	800075a <SystemClock_Config+0x32>
  {
    Error_Handler();
 8000756:	f000 f95d 	bl	8000a14 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800075a:	2310      	movs	r3, #16
 800075c:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800075e:	2301      	movs	r3, #1
 8000760:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000762:	2300      	movs	r3, #0
 8000764:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000766:	2360      	movs	r3, #96	@ 0x60
 8000768:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800076a:	2302      	movs	r3, #2
 800076c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800076e:	2301      	movs	r3, #1
 8000770:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000772:	2301      	movs	r3, #1
 8000774:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 8000776:	233c      	movs	r3, #60	@ 0x3c
 8000778:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800077a:	2302      	movs	r3, #2
 800077c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800077e:	2302      	movs	r3, #2
 8000780:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000782:	2302      	movs	r3, #2
 8000784:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000786:	f107 0314 	add.w	r3, r7, #20
 800078a:	4618      	mov	r0, r3
 800078c:	f001 fe2c 	bl	80023e8 <HAL_RCC_OscConfig>
 8000790:	4603      	mov	r3, r0
 8000792:	2b00      	cmp	r3, #0
 8000794:	d001      	beq.n	800079a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000796:	f000 f93d 	bl	8000a14 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800079a:	230f      	movs	r3, #15
 800079c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800079e:	2303      	movs	r3, #3
 80007a0:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007a2:	2300      	movs	r3, #0
 80007a4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007a6:	2300      	movs	r3, #0
 80007a8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007aa:	2300      	movs	r3, #0
 80007ac:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80007ae:	463b      	mov	r3, r7
 80007b0:	2105      	movs	r1, #5
 80007b2:	4618      	mov	r0, r3
 80007b4:	f002 fa32 	bl	8002c1c <HAL_RCC_ClockConfig>
 80007b8:	4603      	mov	r3, r0
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d001      	beq.n	80007c2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80007be:	f000 f929 	bl	8000a14 <Error_Handler>
  }
}
 80007c2:	bf00      	nop
 80007c4:	3758      	adds	r7, #88	@ 0x58
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bd80      	pop	{r7, pc}
	...

080007cc <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_filter0.Instance = DFSDM1_Filter0;
 80007d0:	4b2b      	ldr	r3, [pc, #172]	@ (8000880 <MX_DFSDM1_Init+0xb4>)
 80007d2:	4a2c      	ldr	r2, [pc, #176]	@ (8000884 <MX_DFSDM1_Init+0xb8>)
 80007d4:	601a      	str	r2, [r3, #0]
  hdfsdm1_filter0.Init.RegularParam.Trigger = DFSDM_FILTER_SW_TRIGGER;
 80007d6:	4b2a      	ldr	r3, [pc, #168]	@ (8000880 <MX_DFSDM1_Init+0xb4>)
 80007d8:	2200      	movs	r2, #0
 80007da:	605a      	str	r2, [r3, #4]
  hdfsdm1_filter0.Init.RegularParam.FastMode = ENABLE;
 80007dc:	4b28      	ldr	r3, [pc, #160]	@ (8000880 <MX_DFSDM1_Init+0xb4>)
 80007de:	2201      	movs	r2, #1
 80007e0:	721a      	strb	r2, [r3, #8]
  hdfsdm1_filter0.Init.RegularParam.DmaMode = ENABLE;
 80007e2:	4b27      	ldr	r3, [pc, #156]	@ (8000880 <MX_DFSDM1_Init+0xb4>)
 80007e4:	2201      	movs	r2, #1
 80007e6:	725a      	strb	r2, [r3, #9]
  hdfsdm1_filter0.Init.FilterParam.SincOrder = DFSDM_FILTER_FASTSINC_ORDER;
 80007e8:	4b25      	ldr	r3, [pc, #148]	@ (8000880 <MX_DFSDM1_Init+0xb4>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	61da      	str	r2, [r3, #28]
  hdfsdm1_filter0.Init.FilterParam.Oversampling = 100;
 80007ee:	4b24      	ldr	r3, [pc, #144]	@ (8000880 <MX_DFSDM1_Init+0xb4>)
 80007f0:	2264      	movs	r2, #100	@ 0x64
 80007f2:	621a      	str	r2, [r3, #32]
  hdfsdm1_filter0.Init.FilterParam.IntOversampling = 1;
 80007f4:	4b22      	ldr	r3, [pc, #136]	@ (8000880 <MX_DFSDM1_Init+0xb4>)
 80007f6:	2201      	movs	r2, #1
 80007f8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_DFSDM_FilterInit(&hdfsdm1_filter0) != HAL_OK)
 80007fa:	4821      	ldr	r0, [pc, #132]	@ (8000880 <MX_DFSDM1_Init+0xb4>)
 80007fc:	f000 fdc4 	bl	8001388 <HAL_DFSDM_FilterInit>
 8000800:	4603      	mov	r3, r0
 8000802:	2b00      	cmp	r3, #0
 8000804:	d001      	beq.n	800080a <MX_DFSDM1_Init+0x3e>
  {
    Error_Handler();
 8000806:	f000 f905 	bl	8000a14 <Error_Handler>
  }
  hdfsdm1_channel2.Instance = DFSDM1_Channel2;
 800080a:	4b1f      	ldr	r3, [pc, #124]	@ (8000888 <MX_DFSDM1_Init+0xbc>)
 800080c:	4a1f      	ldr	r2, [pc, #124]	@ (800088c <MX_DFSDM1_Init+0xc0>)
 800080e:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel2.Init.OutputClock.Activation = ENABLE;
 8000810:	4b1d      	ldr	r3, [pc, #116]	@ (8000888 <MX_DFSDM1_Init+0xbc>)
 8000812:	2201      	movs	r2, #1
 8000814:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel2.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8000816:	4b1c      	ldr	r3, [pc, #112]	@ (8000888 <MX_DFSDM1_Init+0xbc>)
 8000818:	2200      	movs	r2, #0
 800081a:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel2.Init.OutputClock.Divider = 48;
 800081c:	4b1a      	ldr	r3, [pc, #104]	@ (8000888 <MX_DFSDM1_Init+0xbc>)
 800081e:	2230      	movs	r2, #48	@ 0x30
 8000820:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel2.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8000822:	4b19      	ldr	r3, [pc, #100]	@ (8000888 <MX_DFSDM1_Init+0xbc>)
 8000824:	2200      	movs	r2, #0
 8000826:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel2.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8000828:	4b17      	ldr	r3, [pc, #92]	@ (8000888 <MX_DFSDM1_Init+0xbc>)
 800082a:	2200      	movs	r2, #0
 800082c:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel2.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 800082e:	4b16      	ldr	r3, [pc, #88]	@ (8000888 <MX_DFSDM1_Init+0xbc>)
 8000830:	2200      	movs	r2, #0
 8000832:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel2.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8000834:	4b14      	ldr	r3, [pc, #80]	@ (8000888 <MX_DFSDM1_Init+0xbc>)
 8000836:	2200      	movs	r2, #0
 8000838:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel2.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 800083a:	4b13      	ldr	r3, [pc, #76]	@ (8000888 <MX_DFSDM1_Init+0xbc>)
 800083c:	2204      	movs	r2, #4
 800083e:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel2.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8000840:	4b11      	ldr	r3, [pc, #68]	@ (8000888 <MX_DFSDM1_Init+0xbc>)
 8000842:	2200      	movs	r2, #0
 8000844:	625a      	str	r2, [r3, #36]	@ 0x24
  hdfsdm1_channel2.Init.Awd.Oversampling = 1;
 8000846:	4b10      	ldr	r3, [pc, #64]	@ (8000888 <MX_DFSDM1_Init+0xbc>)
 8000848:	2201      	movs	r2, #1
 800084a:	629a      	str	r2, [r3, #40]	@ 0x28
  hdfsdm1_channel2.Init.Offset = 0;
 800084c:	4b0e      	ldr	r3, [pc, #56]	@ (8000888 <MX_DFSDM1_Init+0xbc>)
 800084e:	2200      	movs	r2, #0
 8000850:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdfsdm1_channel2.Init.RightBitShift = 0x00;
 8000852:	4b0d      	ldr	r3, [pc, #52]	@ (8000888 <MX_DFSDM1_Init+0xbc>)
 8000854:	2200      	movs	r2, #0
 8000856:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel2) != HAL_OK)
 8000858:	480b      	ldr	r0, [pc, #44]	@ (8000888 <MX_DFSDM1_Init+0xbc>)
 800085a:	f000 fcd5 	bl	8001208 <HAL_DFSDM_ChannelInit>
 800085e:	4603      	mov	r3, r0
 8000860:	2b00      	cmp	r3, #0
 8000862:	d001      	beq.n	8000868 <MX_DFSDM1_Init+0x9c>
  {
    Error_Handler();
 8000864:	f000 f8d6 	bl	8000a14 <Error_Handler>
  }
  if (HAL_DFSDM_FilterConfigRegChannel(&hdfsdm1_filter0, DFSDM_CHANNEL_2, DFSDM_CONTINUOUS_CONV_ON) != HAL_OK)
 8000868:	2201      	movs	r2, #1
 800086a:	4909      	ldr	r1, [pc, #36]	@ (8000890 <MX_DFSDM1_Init+0xc4>)
 800086c:	4804      	ldr	r0, [pc, #16]	@ (8000880 <MX_DFSDM1_Init+0xb4>)
 800086e:	f000 fe65 	bl	800153c <HAL_DFSDM_FilterConfigRegChannel>
 8000872:	4603      	mov	r3, r0
 8000874:	2b00      	cmp	r3, #0
 8000876:	d001      	beq.n	800087c <MX_DFSDM1_Init+0xb0>
  {
    Error_Handler();
 8000878:	f000 f8cc 	bl	8000a14 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 800087c:	bf00      	nop
 800087e:	bd80      	pop	{r7, pc}
 8000880:	2003e87c 	.word	0x2003e87c
 8000884:	40016100 	.word	0x40016100
 8000888:	2003e8d0 	.word	0x2003e8d0
 800088c:	40016040 	.word	0x40016040
 8000890:	00020004 	.word	0x00020004

08000894 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000898:	4b22      	ldr	r3, [pc, #136]	@ (8000924 <MX_USART1_UART_Init+0x90>)
 800089a:	4a23      	ldr	r2, [pc, #140]	@ (8000928 <MX_USART1_UART_Init+0x94>)
 800089c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800089e:	4b21      	ldr	r3, [pc, #132]	@ (8000924 <MX_USART1_UART_Init+0x90>)
 80008a0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008a4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80008a6:	4b1f      	ldr	r3, [pc, #124]	@ (8000924 <MX_USART1_UART_Init+0x90>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80008ac:	4b1d      	ldr	r3, [pc, #116]	@ (8000924 <MX_USART1_UART_Init+0x90>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80008b2:	4b1c      	ldr	r3, [pc, #112]	@ (8000924 <MX_USART1_UART_Init+0x90>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80008b8:	4b1a      	ldr	r3, [pc, #104]	@ (8000924 <MX_USART1_UART_Init+0x90>)
 80008ba:	220c      	movs	r2, #12
 80008bc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008be:	4b19      	ldr	r3, [pc, #100]	@ (8000924 <MX_USART1_UART_Init+0x90>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80008c4:	4b17      	ldr	r3, [pc, #92]	@ (8000924 <MX_USART1_UART_Init+0x90>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008ca:	4b16      	ldr	r3, [pc, #88]	@ (8000924 <MX_USART1_UART_Init+0x90>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80008d0:	4b14      	ldr	r3, [pc, #80]	@ (8000924 <MX_USART1_UART_Init+0x90>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008d6:	4b13      	ldr	r3, [pc, #76]	@ (8000924 <MX_USART1_UART_Init+0x90>)
 80008d8:	2200      	movs	r2, #0
 80008da:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80008dc:	4811      	ldr	r0, [pc, #68]	@ (8000924 <MX_USART1_UART_Init+0x90>)
 80008de:	f003 f973 	bl	8003bc8 <HAL_UART_Init>
 80008e2:	4603      	mov	r3, r0
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d001      	beq.n	80008ec <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80008e8:	f000 f894 	bl	8000a14 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008ec:	2100      	movs	r1, #0
 80008ee:	480d      	ldr	r0, [pc, #52]	@ (8000924 <MX_USART1_UART_Init+0x90>)
 80008f0:	f003 ff9c 	bl	800482c <HAL_UARTEx_SetTxFifoThreshold>
 80008f4:	4603      	mov	r3, r0
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d001      	beq.n	80008fe <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80008fa:	f000 f88b 	bl	8000a14 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008fe:	2100      	movs	r1, #0
 8000900:	4808      	ldr	r0, [pc, #32]	@ (8000924 <MX_USART1_UART_Init+0x90>)
 8000902:	f003 ffd1 	bl	80048a8 <HAL_UARTEx_SetRxFifoThreshold>
 8000906:	4603      	mov	r3, r0
 8000908:	2b00      	cmp	r3, #0
 800090a:	d001      	beq.n	8000910 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 800090c:	f000 f882 	bl	8000a14 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000910:	4804      	ldr	r0, [pc, #16]	@ (8000924 <MX_USART1_UART_Init+0x90>)
 8000912:	f003 ff52 	bl	80047ba <HAL_UARTEx_DisableFifoMode>
 8000916:	4603      	mov	r3, r0
 8000918:	2b00      	cmp	r3, #0
 800091a:	d001      	beq.n	8000920 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800091c:	f000 f87a 	bl	8000a14 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000920:	bf00      	nop
 8000922:	bd80      	pop	{r7, pc}
 8000924:	2003e968 	.word	0x2003e968
 8000928:	40013800 	.word	0x40013800

0800092c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b082      	sub	sp, #8
 8000930:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000932:	4b12      	ldr	r3, [pc, #72]	@ (800097c <MX_DMA_Init+0x50>)
 8000934:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000936:	4a11      	ldr	r2, [pc, #68]	@ (800097c <MX_DMA_Init+0x50>)
 8000938:	f043 0304 	orr.w	r3, r3, #4
 800093c:	6493      	str	r3, [r2, #72]	@ 0x48
 800093e:	4b0f      	ldr	r3, [pc, #60]	@ (800097c <MX_DMA_Init+0x50>)
 8000940:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000942:	f003 0304 	and.w	r3, r3, #4
 8000946:	607b      	str	r3, [r7, #4]
 8000948:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800094a:	4b0c      	ldr	r3, [pc, #48]	@ (800097c <MX_DMA_Init+0x50>)
 800094c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800094e:	4a0b      	ldr	r2, [pc, #44]	@ (800097c <MX_DMA_Init+0x50>)
 8000950:	f043 0301 	orr.w	r3, r3, #1
 8000954:	6493      	str	r3, [r2, #72]	@ 0x48
 8000956:	4b09      	ldr	r3, [pc, #36]	@ (800097c <MX_DMA_Init+0x50>)
 8000958:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800095a:	f003 0301 	and.w	r3, r3, #1
 800095e:	603b      	str	r3, [r7, #0]
 8000960:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000962:	2200      	movs	r2, #0
 8000964:	2100      	movs	r1, #0
 8000966:	200b      	movs	r0, #11
 8000968:	f000 fc17 	bl	800119a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800096c:	200b      	movs	r0, #11
 800096e:	f000 fc30 	bl	80011d2 <HAL_NVIC_EnableIRQ>

}
 8000972:	bf00      	nop
 8000974:	3708      	adds	r7, #8
 8000976:	46bd      	mov	sp, r7
 8000978:	bd80      	pop	{r7, pc}
 800097a:	bf00      	nop
 800097c:	40021000 	.word	0x40021000

08000980 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b088      	sub	sp, #32
 8000984:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000986:	f107 030c 	add.w	r3, r7, #12
 800098a:	2200      	movs	r2, #0
 800098c:	601a      	str	r2, [r3, #0]
 800098e:	605a      	str	r2, [r3, #4]
 8000990:	609a      	str	r2, [r3, #8]
 8000992:	60da      	str	r2, [r3, #12]
 8000994:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000996:	4b18      	ldr	r3, [pc, #96]	@ (80009f8 <MX_GPIO_Init+0x78>)
 8000998:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800099a:	4a17      	ldr	r2, [pc, #92]	@ (80009f8 <MX_GPIO_Init+0x78>)
 800099c:	f043 0310 	orr.w	r3, r3, #16
 80009a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009a2:	4b15      	ldr	r3, [pc, #84]	@ (80009f8 <MX_GPIO_Init+0x78>)
 80009a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009a6:	f003 0310 	and.w	r3, r3, #16
 80009aa:	60bb      	str	r3, [r7, #8]
 80009ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009ae:	4b12      	ldr	r3, [pc, #72]	@ (80009f8 <MX_GPIO_Init+0x78>)
 80009b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009b2:	4a11      	ldr	r2, [pc, #68]	@ (80009f8 <MX_GPIO_Init+0x78>)
 80009b4:	f043 0302 	orr.w	r3, r3, #2
 80009b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009ba:	4b0f      	ldr	r3, [pc, #60]	@ (80009f8 <MX_GPIO_Init+0x78>)
 80009bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009be:	f003 0302 	and.w	r3, r3, #2
 80009c2:	607b      	str	r3, [r7, #4]
 80009c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80009c6:	2200      	movs	r2, #0
 80009c8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80009cc:	480b      	ldr	r0, [pc, #44]	@ (80009fc <MX_GPIO_Init+0x7c>)
 80009ce:	f001 fc2f 	bl	8002230 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80009d2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80009d6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009d8:	2301      	movs	r3, #1
 80009da:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009dc:	2300      	movs	r3, #0
 80009de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009e0:	2300      	movs	r3, #0
 80009e2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80009e4:	f107 030c 	add.w	r3, r7, #12
 80009e8:	4619      	mov	r1, r3
 80009ea:	4804      	ldr	r0, [pc, #16]	@ (80009fc <MX_GPIO_Init+0x7c>)
 80009ec:	f001 fa8e 	bl	8001f0c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80009f0:	bf00      	nop
 80009f2:	3720      	adds	r7, #32
 80009f4:	46bd      	mov	sp, r7
 80009f6:	bd80      	pop	{r7, pc}
 80009f8:	40021000 	.word	0x40021000
 80009fc:	48000400 	.word	0x48000400

08000a00 <HAL_DFSDM_FilterRegConvCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_DFSDM_FilterRegConvCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter) {
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b082      	sub	sp, #8
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
	ClapDetector_DMA_Complete_Callback();
 8000a08:	f7ff fe3a 	bl	8000680 <ClapDetector_DMA_Complete_Callback>
}
 8000a0c:	bf00      	nop
 8000a0e:	3708      	adds	r7, #8
 8000a10:	46bd      	mov	sp, r7
 8000a12:	bd80      	pop	{r7, pc}

08000a14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a14:	b480      	push	{r7}
 8000a16:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a18:	b672      	cpsid	i
}
 8000a1a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a1c:	bf00      	nop
 8000a1e:	e7fd      	b.n	8000a1c <Error_Handler+0x8>

08000a20 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a20:	b480      	push	{r7}
 8000a22:	b083      	sub	sp, #12
 8000a24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a26:	4b0f      	ldr	r3, [pc, #60]	@ (8000a64 <HAL_MspInit+0x44>)
 8000a28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a2a:	4a0e      	ldr	r2, [pc, #56]	@ (8000a64 <HAL_MspInit+0x44>)
 8000a2c:	f043 0301 	orr.w	r3, r3, #1
 8000a30:	6613      	str	r3, [r2, #96]	@ 0x60
 8000a32:	4b0c      	ldr	r3, [pc, #48]	@ (8000a64 <HAL_MspInit+0x44>)
 8000a34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a36:	f003 0301 	and.w	r3, r3, #1
 8000a3a:	607b      	str	r3, [r7, #4]
 8000a3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a3e:	4b09      	ldr	r3, [pc, #36]	@ (8000a64 <HAL_MspInit+0x44>)
 8000a40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a42:	4a08      	ldr	r2, [pc, #32]	@ (8000a64 <HAL_MspInit+0x44>)
 8000a44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a48:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a4a:	4b06      	ldr	r3, [pc, #24]	@ (8000a64 <HAL_MspInit+0x44>)
 8000a4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a52:	603b      	str	r3, [r7, #0]
 8000a54:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a56:	bf00      	nop
 8000a58:	370c      	adds	r7, #12
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a60:	4770      	bx	lr
 8000a62:	bf00      	nop
 8000a64:	40021000 	.word	0x40021000

08000a68 <HAL_DFSDM_FilterMspInit>:
  * This function configures the hardware resources used in this example
  * @param hdfsdm_filter: DFSDM_Filter handle pointer
  * @retval None
  */
void HAL_DFSDM_FilterMspInit(DFSDM_Filter_HandleTypeDef* hdfsdm_filter)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b0ae      	sub	sp, #184	@ 0xb8
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a70:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000a74:	2200      	movs	r2, #0
 8000a76:	601a      	str	r2, [r3, #0]
 8000a78:	605a      	str	r2, [r3, #4]
 8000a7a:	609a      	str	r2, [r3, #8]
 8000a7c:	60da      	str	r2, [r3, #12]
 8000a7e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a80:	f107 0310 	add.w	r3, r7, #16
 8000a84:	2294      	movs	r2, #148	@ 0x94
 8000a86:	2100      	movs	r1, #0
 8000a88:	4618      	mov	r0, r3
 8000a8a:	f003 ffbb 	bl	8004a04 <memset>
  if(DFSDM1_Init == 0)
 8000a8e:	4b45      	ldr	r3, [pc, #276]	@ (8000ba4 <HAL_DFSDM_FilterMspInit+0x13c>)
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d14b      	bne.n	8000b2e <HAL_DFSDM_FilterMspInit+0xc6>

    /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8000a96:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000a9a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000aa2:	f107 0310 	add.w	r3, r7, #16
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	f002 fb76 	bl	8003198 <HAL_RCCEx_PeriphCLKConfig>
 8000aac:	4603      	mov	r3, r0
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d001      	beq.n	8000ab6 <HAL_DFSDM_FilterMspInit+0x4e>
    {
      Error_Handler();
 8000ab2:	f7ff ffaf 	bl	8000a14 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 8000ab6:	4b3c      	ldr	r3, [pc, #240]	@ (8000ba8 <HAL_DFSDM_FilterMspInit+0x140>)
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	3301      	adds	r3, #1
 8000abc:	4a3a      	ldr	r2, [pc, #232]	@ (8000ba8 <HAL_DFSDM_FilterMspInit+0x140>)
 8000abe:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8000ac0:	4b39      	ldr	r3, [pc, #228]	@ (8000ba8 <HAL_DFSDM_FilterMspInit+0x140>)
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	2b01      	cmp	r3, #1
 8000ac6:	d10b      	bne.n	8000ae0 <HAL_DFSDM_FilterMspInit+0x78>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 8000ac8:	4b38      	ldr	r3, [pc, #224]	@ (8000bac <HAL_DFSDM_FilterMspInit+0x144>)
 8000aca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000acc:	4a37      	ldr	r2, [pc, #220]	@ (8000bac <HAL_DFSDM_FilterMspInit+0x144>)
 8000ace:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000ad2:	6613      	str	r3, [r2, #96]	@ 0x60
 8000ad4:	4b35      	ldr	r3, [pc, #212]	@ (8000bac <HAL_DFSDM_FilterMspInit+0x144>)
 8000ad6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ad8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8000adc:	60fb      	str	r3, [r7, #12]
 8000ade:	68fb      	ldr	r3, [r7, #12]
    }

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000ae0:	4b32      	ldr	r3, [pc, #200]	@ (8000bac <HAL_DFSDM_FilterMspInit+0x144>)
 8000ae2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ae4:	4a31      	ldr	r2, [pc, #196]	@ (8000bac <HAL_DFSDM_FilterMspInit+0x144>)
 8000ae6:	f043 0310 	orr.w	r3, r3, #16
 8000aea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000aec:	4b2f      	ldr	r3, [pc, #188]	@ (8000bac <HAL_DFSDM_FilterMspInit+0x144>)
 8000aee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000af0:	f003 0310 	and.w	r3, r3, #16
 8000af4:	60bb      	str	r3, [r7, #8]
 8000af6:	68bb      	ldr	r3, [r7, #8]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 8000af8:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8000afc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b00:	2302      	movs	r3, #2
 8000b02:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b06:	2300      	movs	r3, #0
 8000b08:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8000b12:	2306      	movs	r3, #6
 8000b14:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000b18:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000b1c:	4619      	mov	r1, r3
 8000b1e:	4824      	ldr	r0, [pc, #144]	@ (8000bb0 <HAL_DFSDM_FilterMspInit+0x148>)
 8000b20:	f001 f9f4 	bl	8001f0c <HAL_GPIO_Init>

    /* USER CODE BEGIN DFSDM1_MspInit 1 */

    /* USER CODE END DFSDM1_MspInit 1 */

  DFSDM1_Init++;
 8000b24:	4b1f      	ldr	r3, [pc, #124]	@ (8000ba4 <HAL_DFSDM_FilterMspInit+0x13c>)
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	3301      	adds	r3, #1
 8000b2a:	4a1e      	ldr	r2, [pc, #120]	@ (8000ba4 <HAL_DFSDM_FilterMspInit+0x13c>)
 8000b2c:	6013      	str	r3, [r2, #0]
  }

    /* DFSDM1 DMA Init */
    /* DFSDM1_FLT0 Init */
  if(hdfsdm_filter->Instance == DFSDM1_Filter0){
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	4a20      	ldr	r2, [pc, #128]	@ (8000bb4 <HAL_DFSDM_FilterMspInit+0x14c>)
 8000b34:	4293      	cmp	r3, r2
 8000b36:	d130      	bne.n	8000b9a <HAL_DFSDM_FilterMspInit+0x132>
    hdma_dfsdm1_flt0.Instance = DMA1_Channel1;
 8000b38:	4b1f      	ldr	r3, [pc, #124]	@ (8000bb8 <HAL_DFSDM_FilterMspInit+0x150>)
 8000b3a:	4a20      	ldr	r2, [pc, #128]	@ (8000bbc <HAL_DFSDM_FilterMspInit+0x154>)
 8000b3c:	601a      	str	r2, [r3, #0]
    hdma_dfsdm1_flt0.Init.Request = DMA_REQUEST_DFSDM1_FLT0;
 8000b3e:	4b1e      	ldr	r3, [pc, #120]	@ (8000bb8 <HAL_DFSDM_FilterMspInit+0x150>)
 8000b40:	2256      	movs	r2, #86	@ 0x56
 8000b42:	605a      	str	r2, [r3, #4]
    hdma_dfsdm1_flt0.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000b44:	4b1c      	ldr	r3, [pc, #112]	@ (8000bb8 <HAL_DFSDM_FilterMspInit+0x150>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	609a      	str	r2, [r3, #8]
    hdma_dfsdm1_flt0.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b4a:	4b1b      	ldr	r3, [pc, #108]	@ (8000bb8 <HAL_DFSDM_FilterMspInit+0x150>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	60da      	str	r2, [r3, #12]
    hdma_dfsdm1_flt0.Init.MemInc = DMA_MINC_ENABLE;
 8000b50:	4b19      	ldr	r3, [pc, #100]	@ (8000bb8 <HAL_DFSDM_FilterMspInit+0x150>)
 8000b52:	2280      	movs	r2, #128	@ 0x80
 8000b54:	611a      	str	r2, [r3, #16]
    hdma_dfsdm1_flt0.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000b56:	4b18      	ldr	r3, [pc, #96]	@ (8000bb8 <HAL_DFSDM_FilterMspInit+0x150>)
 8000b58:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000b5c:	615a      	str	r2, [r3, #20]
    hdma_dfsdm1_flt0.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000b5e:	4b16      	ldr	r3, [pc, #88]	@ (8000bb8 <HAL_DFSDM_FilterMspInit+0x150>)
 8000b60:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000b64:	619a      	str	r2, [r3, #24]
    hdma_dfsdm1_flt0.Init.Mode = DMA_NORMAL;
 8000b66:	4b14      	ldr	r3, [pc, #80]	@ (8000bb8 <HAL_DFSDM_FilterMspInit+0x150>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	61da      	str	r2, [r3, #28]
    hdma_dfsdm1_flt0.Init.Priority = DMA_PRIORITY_LOW;
 8000b6c:	4b12      	ldr	r3, [pc, #72]	@ (8000bb8 <HAL_DFSDM_FilterMspInit+0x150>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dfsdm1_flt0) != HAL_OK)
 8000b72:	4811      	ldr	r0, [pc, #68]	@ (8000bb8 <HAL_DFSDM_FilterMspInit+0x150>)
 8000b74:	f000 fefc 	bl	8001970 <HAL_DMA_Init>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d001      	beq.n	8000b82 <HAL_DFSDM_FilterMspInit+0x11a>
    {
      Error_Handler();
 8000b7e:	f7ff ff49 	bl	8000a14 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hdfsdm_filter,hdmaInj,hdma_dfsdm1_flt0);
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	4a0c      	ldr	r2, [pc, #48]	@ (8000bb8 <HAL_DFSDM_FilterMspInit+0x150>)
 8000b86:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000b88:	4a0b      	ldr	r2, [pc, #44]	@ (8000bb8 <HAL_DFSDM_FilterMspInit+0x150>)
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(hdfsdm_filter,hdmaReg,hdma_dfsdm1_flt0);
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	4a09      	ldr	r2, [pc, #36]	@ (8000bb8 <HAL_DFSDM_FilterMspInit+0x150>)
 8000b92:	629a      	str	r2, [r3, #40]	@ 0x28
 8000b94:	4a08      	ldr	r2, [pc, #32]	@ (8000bb8 <HAL_DFSDM_FilterMspInit+0x150>)
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	6293      	str	r3, [r2, #40]	@ 0x28
  }

}
 8000b9a:	bf00      	nop
 8000b9c:	37b8      	adds	r7, #184	@ 0xb8
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bd80      	pop	{r7, pc}
 8000ba2:	bf00      	nop
 8000ba4:	2003ea80 	.word	0x2003ea80
 8000ba8:	2003ea7c 	.word	0x2003ea7c
 8000bac:	40021000 	.word	0x40021000
 8000bb0:	48001000 	.word	0x48001000
 8000bb4:	40016100 	.word	0x40016100
 8000bb8:	2003e908 	.word	0x2003e908
 8000bbc:	40020008 	.word	0x40020008

08000bc0 <HAL_DFSDM_ChannelMspInit>:
  * This function configures the hardware resources used in this example
  * @param hdfsdm_channel: DFSDM_Channel handle pointer
  * @retval None
  */
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b0ae      	sub	sp, #184	@ 0xb8
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bc8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000bcc:	2200      	movs	r2, #0
 8000bce:	601a      	str	r2, [r3, #0]
 8000bd0:	605a      	str	r2, [r3, #4]
 8000bd2:	609a      	str	r2, [r3, #8]
 8000bd4:	60da      	str	r2, [r3, #12]
 8000bd6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000bd8:	f107 0310 	add.w	r3, r7, #16
 8000bdc:	2294      	movs	r2, #148	@ 0x94
 8000bde:	2100      	movs	r1, #0
 8000be0:	4618      	mov	r0, r3
 8000be2:	f003 ff0f 	bl	8004a04 <memset>
  if(DFSDM1_Init == 0)
 8000be6:	4b2a      	ldr	r3, [pc, #168]	@ (8000c90 <HAL_DFSDM_ChannelMspInit+0xd0>)
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d14b      	bne.n	8000c86 <HAL_DFSDM_ChannelMspInit+0xc6>

    /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8000bee:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000bf2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000bfa:	f107 0310 	add.w	r3, r7, #16
 8000bfe:	4618      	mov	r0, r3
 8000c00:	f002 faca 	bl	8003198 <HAL_RCCEx_PeriphCLKConfig>
 8000c04:	4603      	mov	r3, r0
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d001      	beq.n	8000c0e <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 8000c0a:	f7ff ff03 	bl	8000a14 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 8000c0e:	4b21      	ldr	r3, [pc, #132]	@ (8000c94 <HAL_DFSDM_ChannelMspInit+0xd4>)
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	3301      	adds	r3, #1
 8000c14:	4a1f      	ldr	r2, [pc, #124]	@ (8000c94 <HAL_DFSDM_ChannelMspInit+0xd4>)
 8000c16:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8000c18:	4b1e      	ldr	r3, [pc, #120]	@ (8000c94 <HAL_DFSDM_ChannelMspInit+0xd4>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	2b01      	cmp	r3, #1
 8000c1e:	d10b      	bne.n	8000c38 <HAL_DFSDM_ChannelMspInit+0x78>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 8000c20:	4b1d      	ldr	r3, [pc, #116]	@ (8000c98 <HAL_DFSDM_ChannelMspInit+0xd8>)
 8000c22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c24:	4a1c      	ldr	r2, [pc, #112]	@ (8000c98 <HAL_DFSDM_ChannelMspInit+0xd8>)
 8000c26:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000c2a:	6613      	str	r3, [r2, #96]	@ 0x60
 8000c2c:	4b1a      	ldr	r3, [pc, #104]	@ (8000c98 <HAL_DFSDM_ChannelMspInit+0xd8>)
 8000c2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c30:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8000c34:	60fb      	str	r3, [r7, #12]
 8000c36:	68fb      	ldr	r3, [r7, #12]
    }

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000c38:	4b17      	ldr	r3, [pc, #92]	@ (8000c98 <HAL_DFSDM_ChannelMspInit+0xd8>)
 8000c3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c3c:	4a16      	ldr	r2, [pc, #88]	@ (8000c98 <HAL_DFSDM_ChannelMspInit+0xd8>)
 8000c3e:	f043 0310 	orr.w	r3, r3, #16
 8000c42:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c44:	4b14      	ldr	r3, [pc, #80]	@ (8000c98 <HAL_DFSDM_ChannelMspInit+0xd8>)
 8000c46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c48:	f003 0310 	and.w	r3, r3, #16
 8000c4c:	60bb      	str	r3, [r7, #8]
 8000c4e:	68bb      	ldr	r3, [r7, #8]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 8000c50:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8000c54:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c58:	2302      	movs	r3, #2
 8000c5a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c64:	2300      	movs	r3, #0
 8000c66:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8000c6a:	2306      	movs	r3, #6
 8000c6c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000c70:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000c74:	4619      	mov	r1, r3
 8000c76:	4809      	ldr	r0, [pc, #36]	@ (8000c9c <HAL_DFSDM_ChannelMspInit+0xdc>)
 8000c78:	f001 f948 	bl	8001f0c <HAL_GPIO_Init>

    /* USER CODE BEGIN DFSDM1_MspInit 1 */

    /* USER CODE END DFSDM1_MspInit 1 */

  DFSDM1_Init++;
 8000c7c:	4b04      	ldr	r3, [pc, #16]	@ (8000c90 <HAL_DFSDM_ChannelMspInit+0xd0>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	3301      	adds	r3, #1
 8000c82:	4a03      	ldr	r2, [pc, #12]	@ (8000c90 <HAL_DFSDM_ChannelMspInit+0xd0>)
 8000c84:	6013      	str	r3, [r2, #0]
  }

}
 8000c86:	bf00      	nop
 8000c88:	37b8      	adds	r7, #184	@ 0xb8
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}
 8000c8e:	bf00      	nop
 8000c90:	2003ea80 	.word	0x2003ea80
 8000c94:	2003ea7c 	.word	0x2003ea7c
 8000c98:	40021000 	.word	0x40021000
 8000c9c:	48001000 	.word	0x48001000

08000ca0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b0ae      	sub	sp, #184	@ 0xb8
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ca8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000cac:	2200      	movs	r2, #0
 8000cae:	601a      	str	r2, [r3, #0]
 8000cb0:	605a      	str	r2, [r3, #4]
 8000cb2:	609a      	str	r2, [r3, #8]
 8000cb4:	60da      	str	r2, [r3, #12]
 8000cb6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000cb8:	f107 0310 	add.w	r3, r7, #16
 8000cbc:	2294      	movs	r2, #148	@ 0x94
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	f003 fe9f 	bl	8004a04 <memset>
  if(huart->Instance==USART1)
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	4a21      	ldr	r2, [pc, #132]	@ (8000d50 <HAL_UART_MspInit+0xb0>)
 8000ccc:	4293      	cmp	r3, r2
 8000cce:	d13a      	bne.n	8000d46 <HAL_UART_MspInit+0xa6>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000cd0:	2301      	movs	r3, #1
 8000cd2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000cd8:	f107 0310 	add.w	r3, r7, #16
 8000cdc:	4618      	mov	r0, r3
 8000cde:	f002 fa5b 	bl	8003198 <HAL_RCCEx_PeriphCLKConfig>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d001      	beq.n	8000cec <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000ce8:	f7ff fe94 	bl	8000a14 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000cec:	4b19      	ldr	r3, [pc, #100]	@ (8000d54 <HAL_UART_MspInit+0xb4>)
 8000cee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000cf0:	4a18      	ldr	r2, [pc, #96]	@ (8000d54 <HAL_UART_MspInit+0xb4>)
 8000cf2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000cf6:	6613      	str	r3, [r2, #96]	@ 0x60
 8000cf8:	4b16      	ldr	r3, [pc, #88]	@ (8000d54 <HAL_UART_MspInit+0xb4>)
 8000cfa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000cfc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d00:	60fb      	str	r3, [r7, #12]
 8000d02:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d04:	4b13      	ldr	r3, [pc, #76]	@ (8000d54 <HAL_UART_MspInit+0xb4>)
 8000d06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d08:	4a12      	ldr	r2, [pc, #72]	@ (8000d54 <HAL_UART_MspInit+0xb4>)
 8000d0a:	f043 0302 	orr.w	r3, r3, #2
 8000d0e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d10:	4b10      	ldr	r3, [pc, #64]	@ (8000d54 <HAL_UART_MspInit+0xb4>)
 8000d12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d14:	f003 0302 	and.w	r3, r3, #2
 8000d18:	60bb      	str	r3, [r7, #8]
 8000d1a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000d1c:	23c0      	movs	r3, #192	@ 0xc0
 8000d1e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d22:	2302      	movs	r3, #2
 8000d24:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d2e:	2303      	movs	r3, #3
 8000d30:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000d34:	2307      	movs	r3, #7
 8000d36:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d3a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000d3e:	4619      	mov	r1, r3
 8000d40:	4805      	ldr	r0, [pc, #20]	@ (8000d58 <HAL_UART_MspInit+0xb8>)
 8000d42:	f001 f8e3 	bl	8001f0c <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000d46:	bf00      	nop
 8000d48:	37b8      	adds	r7, #184	@ 0xb8
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd80      	pop	{r7, pc}
 8000d4e:	bf00      	nop
 8000d50:	40013800 	.word	0x40013800
 8000d54:	40021000 	.word	0x40021000
 8000d58:	48000400 	.word	0x48000400

08000d5c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d60:	bf00      	nop
 8000d62:	e7fd      	b.n	8000d60 <NMI_Handler+0x4>

08000d64 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d64:	b480      	push	{r7}
 8000d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d68:	bf00      	nop
 8000d6a:	e7fd      	b.n	8000d68 <HardFault_Handler+0x4>

08000d6c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d70:	bf00      	nop
 8000d72:	e7fd      	b.n	8000d70 <MemManage_Handler+0x4>

08000d74 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d74:	b480      	push	{r7}
 8000d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d78:	bf00      	nop
 8000d7a:	e7fd      	b.n	8000d78 <BusFault_Handler+0x4>

08000d7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d80:	bf00      	nop
 8000d82:	e7fd      	b.n	8000d80 <UsageFault_Handler+0x4>

08000d84 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d84:	b480      	push	{r7}
 8000d86:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d88:	bf00      	nop
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d90:	4770      	bx	lr

08000d92 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d92:	b480      	push	{r7}
 8000d94:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d96:	bf00      	nop
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9e:	4770      	bx	lr

08000da0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000da0:	b480      	push	{r7}
 8000da2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000da4:	bf00      	nop
 8000da6:	46bd      	mov	sp, r7
 8000da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dac:	4770      	bx	lr

08000dae <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000dae:	b580      	push	{r7, lr}
 8000db0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000db2:	f000 f8d3 	bl	8000f5c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000db6:	bf00      	nop
 8000db8:	bd80      	pop	{r7, pc}
	...

08000dbc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dfsdm1_flt0);
 8000dc0:	4802      	ldr	r0, [pc, #8]	@ (8000dcc <DMA1_Channel1_IRQHandler+0x10>)
 8000dc2:	f000 ff54 	bl	8001c6e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000dc6:	bf00      	nop
 8000dc8:	bd80      	pop	{r7, pc}
 8000dca:	bf00      	nop
 8000dcc:	2003e908 	.word	0x2003e908

08000dd0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b086      	sub	sp, #24
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000dd8:	4a14      	ldr	r2, [pc, #80]	@ (8000e2c <_sbrk+0x5c>)
 8000dda:	4b15      	ldr	r3, [pc, #84]	@ (8000e30 <_sbrk+0x60>)
 8000ddc:	1ad3      	subs	r3, r2, r3
 8000dde:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000de0:	697b      	ldr	r3, [r7, #20]
 8000de2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000de4:	4b13      	ldr	r3, [pc, #76]	@ (8000e34 <_sbrk+0x64>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d102      	bne.n	8000df2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000dec:	4b11      	ldr	r3, [pc, #68]	@ (8000e34 <_sbrk+0x64>)
 8000dee:	4a12      	ldr	r2, [pc, #72]	@ (8000e38 <_sbrk+0x68>)
 8000df0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000df2:	4b10      	ldr	r3, [pc, #64]	@ (8000e34 <_sbrk+0x64>)
 8000df4:	681a      	ldr	r2, [r3, #0]
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	4413      	add	r3, r2
 8000dfa:	693a      	ldr	r2, [r7, #16]
 8000dfc:	429a      	cmp	r2, r3
 8000dfe:	d207      	bcs.n	8000e10 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e00:	f003 fe08 	bl	8004a14 <__errno>
 8000e04:	4603      	mov	r3, r0
 8000e06:	220c      	movs	r2, #12
 8000e08:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e0a:	f04f 33ff 	mov.w	r3, #4294967295
 8000e0e:	e009      	b.n	8000e24 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e10:	4b08      	ldr	r3, [pc, #32]	@ (8000e34 <_sbrk+0x64>)
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e16:	4b07      	ldr	r3, [pc, #28]	@ (8000e34 <_sbrk+0x64>)
 8000e18:	681a      	ldr	r2, [r3, #0]
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	4413      	add	r3, r2
 8000e1e:	4a05      	ldr	r2, [pc, #20]	@ (8000e34 <_sbrk+0x64>)
 8000e20:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e22:	68fb      	ldr	r3, [r7, #12]
}
 8000e24:	4618      	mov	r0, r3
 8000e26:	3718      	adds	r7, #24
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bd80      	pop	{r7, pc}
 8000e2c:	200a0000 	.word	0x200a0000
 8000e30:	00000400 	.word	0x00000400
 8000e34:	2003ea84 	.word	0x2003ea84
 8000e38:	2003ebf8 	.word	0x2003ebf8

08000e3c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000e40:	4b06      	ldr	r3, [pc, #24]	@ (8000e5c <SystemInit+0x20>)
 8000e42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e46:	4a05      	ldr	r2, [pc, #20]	@ (8000e5c <SystemInit+0x20>)
 8000e48:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e4c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000e50:	bf00      	nop
 8000e52:	46bd      	mov	sp, r7
 8000e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e58:	4770      	bx	lr
 8000e5a:	bf00      	nop
 8000e5c:	e000ed00 	.word	0xe000ed00

08000e60 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000e60:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000e98 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000e64:	f7ff ffea 	bl	8000e3c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e68:	480c      	ldr	r0, [pc, #48]	@ (8000e9c <LoopForever+0x6>)
  ldr r1, =_edata
 8000e6a:	490d      	ldr	r1, [pc, #52]	@ (8000ea0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e6c:	4a0d      	ldr	r2, [pc, #52]	@ (8000ea4 <LoopForever+0xe>)
  movs r3, #0
 8000e6e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e70:	e002      	b.n	8000e78 <LoopCopyDataInit>

08000e72 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e72:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e74:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e76:	3304      	adds	r3, #4

08000e78 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e78:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e7a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e7c:	d3f9      	bcc.n	8000e72 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e7e:	4a0a      	ldr	r2, [pc, #40]	@ (8000ea8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e80:	4c0a      	ldr	r4, [pc, #40]	@ (8000eac <LoopForever+0x16>)
  movs r3, #0
 8000e82:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e84:	e001      	b.n	8000e8a <LoopFillZerobss>

08000e86 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e86:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e88:	3204      	adds	r2, #4

08000e8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e8a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e8c:	d3fb      	bcc.n	8000e86 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e8e:	f003 fdc7 	bl	8004a20 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000e92:	f7ff fc03 	bl	800069c <main>

08000e96 <LoopForever>:

LoopForever:
    b LoopForever
 8000e96:	e7fe      	b.n	8000e96 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000e98:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8000e9c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ea0:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000ea4:	080053dc 	.word	0x080053dc
  ldr r2, =_sbss
 8000ea8:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000eac:	2003ebf8 	.word	0x2003ebf8

08000eb0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000eb0:	e7fe      	b.n	8000eb0 <ADC1_IRQHandler>

08000eb2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000eb2:	b580      	push	{r7, lr}
 8000eb4:	b082      	sub	sp, #8
 8000eb6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ebc:	2003      	movs	r0, #3
 8000ebe:	f000 f961 	bl	8001184 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000ec2:	2000      	movs	r0, #0
 8000ec4:	f000 f80e 	bl	8000ee4 <HAL_InitTick>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d002      	beq.n	8000ed4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000ece:	2301      	movs	r3, #1
 8000ed0:	71fb      	strb	r3, [r7, #7]
 8000ed2:	e001      	b.n	8000ed8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000ed4:	f7ff fda4 	bl	8000a20 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000ed8:	79fb      	ldrb	r3, [r7, #7]
}
 8000eda:	4618      	mov	r0, r3
 8000edc:	3708      	adds	r7, #8
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd80      	pop	{r7, pc}
	...

08000ee4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b084      	sub	sp, #16
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000eec:	2300      	movs	r3, #0
 8000eee:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000ef0:	4b17      	ldr	r3, [pc, #92]	@ (8000f50 <HAL_InitTick+0x6c>)
 8000ef2:	781b      	ldrb	r3, [r3, #0]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d023      	beq.n	8000f40 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000ef8:	4b16      	ldr	r3, [pc, #88]	@ (8000f54 <HAL_InitTick+0x70>)
 8000efa:	681a      	ldr	r2, [r3, #0]
 8000efc:	4b14      	ldr	r3, [pc, #80]	@ (8000f50 <HAL_InitTick+0x6c>)
 8000efe:	781b      	ldrb	r3, [r3, #0]
 8000f00:	4619      	mov	r1, r3
 8000f02:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f06:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f0e:	4618      	mov	r0, r3
 8000f10:	f000 f96d 	bl	80011ee <HAL_SYSTICK_Config>
 8000f14:	4603      	mov	r3, r0
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d10f      	bne.n	8000f3a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	2b0f      	cmp	r3, #15
 8000f1e:	d809      	bhi.n	8000f34 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f20:	2200      	movs	r2, #0
 8000f22:	6879      	ldr	r1, [r7, #4]
 8000f24:	f04f 30ff 	mov.w	r0, #4294967295
 8000f28:	f000 f937 	bl	800119a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000f2c:	4a0a      	ldr	r2, [pc, #40]	@ (8000f58 <HAL_InitTick+0x74>)
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	6013      	str	r3, [r2, #0]
 8000f32:	e007      	b.n	8000f44 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000f34:	2301      	movs	r3, #1
 8000f36:	73fb      	strb	r3, [r7, #15]
 8000f38:	e004      	b.n	8000f44 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	73fb      	strb	r3, [r7, #15]
 8000f3e:	e001      	b.n	8000f44 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000f40:	2301      	movs	r3, #1
 8000f42:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000f44:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f46:	4618      	mov	r0, r3
 8000f48:	3710      	adds	r7, #16
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	20000008 	.word	0x20000008
 8000f54:	20000000 	.word	0x20000000
 8000f58:	20000004 	.word	0x20000004

08000f5c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000f60:	4b06      	ldr	r3, [pc, #24]	@ (8000f7c <HAL_IncTick+0x20>)
 8000f62:	781b      	ldrb	r3, [r3, #0]
 8000f64:	461a      	mov	r2, r3
 8000f66:	4b06      	ldr	r3, [pc, #24]	@ (8000f80 <HAL_IncTick+0x24>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	4413      	add	r3, r2
 8000f6c:	4a04      	ldr	r2, [pc, #16]	@ (8000f80 <HAL_IncTick+0x24>)
 8000f6e:	6013      	str	r3, [r2, #0]
}
 8000f70:	bf00      	nop
 8000f72:	46bd      	mov	sp, r7
 8000f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f78:	4770      	bx	lr
 8000f7a:	bf00      	nop
 8000f7c:	20000008 	.word	0x20000008
 8000f80:	2003ea88 	.word	0x2003ea88

08000f84 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f84:	b480      	push	{r7}
 8000f86:	af00      	add	r7, sp, #0
  return uwTick;
 8000f88:	4b03      	ldr	r3, [pc, #12]	@ (8000f98 <HAL_GetTick+0x14>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
}
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop
 8000f98:	2003ea88 	.word	0x2003ea88

08000f9c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b084      	sub	sp, #16
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000fa4:	f7ff ffee 	bl	8000f84 <HAL_GetTick>
 8000fa8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fae:	68fb      	ldr	r3, [r7, #12]
 8000fb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000fb4:	d005      	beq.n	8000fc2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000fb6:	4b0a      	ldr	r3, [pc, #40]	@ (8000fe0 <HAL_Delay+0x44>)
 8000fb8:	781b      	ldrb	r3, [r3, #0]
 8000fba:	461a      	mov	r2, r3
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	4413      	add	r3, r2
 8000fc0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000fc2:	bf00      	nop
 8000fc4:	f7ff ffde 	bl	8000f84 <HAL_GetTick>
 8000fc8:	4602      	mov	r2, r0
 8000fca:	68bb      	ldr	r3, [r7, #8]
 8000fcc:	1ad3      	subs	r3, r2, r3
 8000fce:	68fa      	ldr	r2, [r7, #12]
 8000fd0:	429a      	cmp	r2, r3
 8000fd2:	d8f7      	bhi.n	8000fc4 <HAL_Delay+0x28>
  {
  }
}
 8000fd4:	bf00      	nop
 8000fd6:	bf00      	nop
 8000fd8:	3710      	adds	r7, #16
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	bf00      	nop
 8000fe0:	20000008 	.word	0x20000008

08000fe4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	b085      	sub	sp, #20
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	f003 0307 	and.w	r3, r3, #7
 8000ff2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ff4:	4b0c      	ldr	r3, [pc, #48]	@ (8001028 <__NVIC_SetPriorityGrouping+0x44>)
 8000ff6:	68db      	ldr	r3, [r3, #12]
 8000ff8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ffa:	68ba      	ldr	r2, [r7, #8]
 8000ffc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001000:	4013      	ands	r3, r2
 8001002:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001008:	68bb      	ldr	r3, [r7, #8]
 800100a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800100c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001010:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001014:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001016:	4a04      	ldr	r2, [pc, #16]	@ (8001028 <__NVIC_SetPriorityGrouping+0x44>)
 8001018:	68bb      	ldr	r3, [r7, #8]
 800101a:	60d3      	str	r3, [r2, #12]
}
 800101c:	bf00      	nop
 800101e:	3714      	adds	r7, #20
 8001020:	46bd      	mov	sp, r7
 8001022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001026:	4770      	bx	lr
 8001028:	e000ed00 	.word	0xe000ed00

0800102c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800102c:	b480      	push	{r7}
 800102e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001030:	4b04      	ldr	r3, [pc, #16]	@ (8001044 <__NVIC_GetPriorityGrouping+0x18>)
 8001032:	68db      	ldr	r3, [r3, #12]
 8001034:	0a1b      	lsrs	r3, r3, #8
 8001036:	f003 0307 	and.w	r3, r3, #7
}
 800103a:	4618      	mov	r0, r3
 800103c:	46bd      	mov	sp, r7
 800103e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001042:	4770      	bx	lr
 8001044:	e000ed00 	.word	0xe000ed00

08001048 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001048:	b480      	push	{r7}
 800104a:	b083      	sub	sp, #12
 800104c:	af00      	add	r7, sp, #0
 800104e:	4603      	mov	r3, r0
 8001050:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001052:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001056:	2b00      	cmp	r3, #0
 8001058:	db0b      	blt.n	8001072 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800105a:	79fb      	ldrb	r3, [r7, #7]
 800105c:	f003 021f 	and.w	r2, r3, #31
 8001060:	4907      	ldr	r1, [pc, #28]	@ (8001080 <__NVIC_EnableIRQ+0x38>)
 8001062:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001066:	095b      	lsrs	r3, r3, #5
 8001068:	2001      	movs	r0, #1
 800106a:	fa00 f202 	lsl.w	r2, r0, r2
 800106e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001072:	bf00      	nop
 8001074:	370c      	adds	r7, #12
 8001076:	46bd      	mov	sp, r7
 8001078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107c:	4770      	bx	lr
 800107e:	bf00      	nop
 8001080:	e000e100 	.word	0xe000e100

08001084 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001084:	b480      	push	{r7}
 8001086:	b083      	sub	sp, #12
 8001088:	af00      	add	r7, sp, #0
 800108a:	4603      	mov	r3, r0
 800108c:	6039      	str	r1, [r7, #0]
 800108e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001090:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001094:	2b00      	cmp	r3, #0
 8001096:	db0a      	blt.n	80010ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001098:	683b      	ldr	r3, [r7, #0]
 800109a:	b2da      	uxtb	r2, r3
 800109c:	490c      	ldr	r1, [pc, #48]	@ (80010d0 <__NVIC_SetPriority+0x4c>)
 800109e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010a2:	0112      	lsls	r2, r2, #4
 80010a4:	b2d2      	uxtb	r2, r2
 80010a6:	440b      	add	r3, r1
 80010a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010ac:	e00a      	b.n	80010c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010ae:	683b      	ldr	r3, [r7, #0]
 80010b0:	b2da      	uxtb	r2, r3
 80010b2:	4908      	ldr	r1, [pc, #32]	@ (80010d4 <__NVIC_SetPriority+0x50>)
 80010b4:	79fb      	ldrb	r3, [r7, #7]
 80010b6:	f003 030f 	and.w	r3, r3, #15
 80010ba:	3b04      	subs	r3, #4
 80010bc:	0112      	lsls	r2, r2, #4
 80010be:	b2d2      	uxtb	r2, r2
 80010c0:	440b      	add	r3, r1
 80010c2:	761a      	strb	r2, [r3, #24]
}
 80010c4:	bf00      	nop
 80010c6:	370c      	adds	r7, #12
 80010c8:	46bd      	mov	sp, r7
 80010ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ce:	4770      	bx	lr
 80010d0:	e000e100 	.word	0xe000e100
 80010d4:	e000ed00 	.word	0xe000ed00

080010d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010d8:	b480      	push	{r7}
 80010da:	b089      	sub	sp, #36	@ 0x24
 80010dc:	af00      	add	r7, sp, #0
 80010de:	60f8      	str	r0, [r7, #12]
 80010e0:	60b9      	str	r1, [r7, #8]
 80010e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	f003 0307 	and.w	r3, r3, #7
 80010ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010ec:	69fb      	ldr	r3, [r7, #28]
 80010ee:	f1c3 0307 	rsb	r3, r3, #7
 80010f2:	2b04      	cmp	r3, #4
 80010f4:	bf28      	it	cs
 80010f6:	2304      	movcs	r3, #4
 80010f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010fa:	69fb      	ldr	r3, [r7, #28]
 80010fc:	3304      	adds	r3, #4
 80010fe:	2b06      	cmp	r3, #6
 8001100:	d902      	bls.n	8001108 <NVIC_EncodePriority+0x30>
 8001102:	69fb      	ldr	r3, [r7, #28]
 8001104:	3b03      	subs	r3, #3
 8001106:	e000      	b.n	800110a <NVIC_EncodePriority+0x32>
 8001108:	2300      	movs	r3, #0
 800110a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800110c:	f04f 32ff 	mov.w	r2, #4294967295
 8001110:	69bb      	ldr	r3, [r7, #24]
 8001112:	fa02 f303 	lsl.w	r3, r2, r3
 8001116:	43da      	mvns	r2, r3
 8001118:	68bb      	ldr	r3, [r7, #8]
 800111a:	401a      	ands	r2, r3
 800111c:	697b      	ldr	r3, [r7, #20]
 800111e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001120:	f04f 31ff 	mov.w	r1, #4294967295
 8001124:	697b      	ldr	r3, [r7, #20]
 8001126:	fa01 f303 	lsl.w	r3, r1, r3
 800112a:	43d9      	mvns	r1, r3
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001130:	4313      	orrs	r3, r2
         );
}
 8001132:	4618      	mov	r0, r3
 8001134:	3724      	adds	r7, #36	@ 0x24
 8001136:	46bd      	mov	sp, r7
 8001138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113c:	4770      	bx	lr
	...

08001140 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b082      	sub	sp, #8
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	3b01      	subs	r3, #1
 800114c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001150:	d301      	bcc.n	8001156 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001152:	2301      	movs	r3, #1
 8001154:	e00f      	b.n	8001176 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001156:	4a0a      	ldr	r2, [pc, #40]	@ (8001180 <SysTick_Config+0x40>)
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	3b01      	subs	r3, #1
 800115c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800115e:	210f      	movs	r1, #15
 8001160:	f04f 30ff 	mov.w	r0, #4294967295
 8001164:	f7ff ff8e 	bl	8001084 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001168:	4b05      	ldr	r3, [pc, #20]	@ (8001180 <SysTick_Config+0x40>)
 800116a:	2200      	movs	r2, #0
 800116c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800116e:	4b04      	ldr	r3, [pc, #16]	@ (8001180 <SysTick_Config+0x40>)
 8001170:	2207      	movs	r2, #7
 8001172:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001174:	2300      	movs	r3, #0
}
 8001176:	4618      	mov	r0, r3
 8001178:	3708      	adds	r7, #8
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	e000e010 	.word	0xe000e010

08001184 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800118c:	6878      	ldr	r0, [r7, #4]
 800118e:	f7ff ff29 	bl	8000fe4 <__NVIC_SetPriorityGrouping>
}
 8001192:	bf00      	nop
 8001194:	3708      	adds	r7, #8
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}

0800119a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800119a:	b580      	push	{r7, lr}
 800119c:	b086      	sub	sp, #24
 800119e:	af00      	add	r7, sp, #0
 80011a0:	4603      	mov	r3, r0
 80011a2:	60b9      	str	r1, [r7, #8]
 80011a4:	607a      	str	r2, [r7, #4]
 80011a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80011a8:	2300      	movs	r3, #0
 80011aa:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80011ac:	f7ff ff3e 	bl	800102c <__NVIC_GetPriorityGrouping>
 80011b0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011b2:	687a      	ldr	r2, [r7, #4]
 80011b4:	68b9      	ldr	r1, [r7, #8]
 80011b6:	6978      	ldr	r0, [r7, #20]
 80011b8:	f7ff ff8e 	bl	80010d8 <NVIC_EncodePriority>
 80011bc:	4602      	mov	r2, r0
 80011be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011c2:	4611      	mov	r1, r2
 80011c4:	4618      	mov	r0, r3
 80011c6:	f7ff ff5d 	bl	8001084 <__NVIC_SetPriority>
}
 80011ca:	bf00      	nop
 80011cc:	3718      	adds	r7, #24
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}

080011d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011d2:	b580      	push	{r7, lr}
 80011d4:	b082      	sub	sp, #8
 80011d6:	af00      	add	r7, sp, #0
 80011d8:	4603      	mov	r3, r0
 80011da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80011dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011e0:	4618      	mov	r0, r3
 80011e2:	f7ff ff31 	bl	8001048 <__NVIC_EnableIRQ>
}
 80011e6:	bf00      	nop
 80011e8:	3708      	adds	r7, #8
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}

080011ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80011ee:	b580      	push	{r7, lr}
 80011f0:	b082      	sub	sp, #8
 80011f2:	af00      	add	r7, sp, #0
 80011f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80011f6:	6878      	ldr	r0, [r7, #4]
 80011f8:	f7ff ffa2 	bl	8001140 <SysTick_Config>
 80011fc:	4603      	mov	r3, r0
}
 80011fe:	4618      	mov	r0, r3
 8001200:	3708      	adds	r7, #8
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
	...

08001208 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b082      	sub	sp, #8
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	2b00      	cmp	r3, #0
 8001214:	d101      	bne.n	800121a <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8001216:	2301      	movs	r3, #1
 8001218:	e0ac      	b.n	8001374 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	4618      	mov	r0, r3
 8001220:	f000 fab6 	bl	8001790 <DFSDM_GetChannelFromInstance>
 8001224:	4603      	mov	r3, r0
 8001226:	4a55      	ldr	r2, [pc, #340]	@ (800137c <HAL_DFSDM_ChannelInit+0x174>)
 8001228:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800122c:	2b00      	cmp	r3, #0
 800122e:	d001      	beq.n	8001234 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8001230:	2301      	movs	r3, #1
 8001232:	e09f      	b.n	8001374 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8001234:	6878      	ldr	r0, [r7, #4]
 8001236:	f7ff fcc3 	bl	8000bc0 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 800123a:	4b51      	ldr	r3, [pc, #324]	@ (8001380 <HAL_DFSDM_ChannelInit+0x178>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	3301      	adds	r3, #1
 8001240:	4a4f      	ldr	r2, [pc, #316]	@ (8001380 <HAL_DFSDM_ChannelInit+0x178>)
 8001242:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8001244:	4b4e      	ldr	r3, [pc, #312]	@ (8001380 <HAL_DFSDM_ChannelInit+0x178>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	2b01      	cmp	r3, #1
 800124a:	d125      	bne.n	8001298 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 800124c:	4b4d      	ldr	r3, [pc, #308]	@ (8001384 <HAL_DFSDM_ChannelInit+0x17c>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4a4c      	ldr	r2, [pc, #304]	@ (8001384 <HAL_DFSDM_ChannelInit+0x17c>)
 8001252:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8001256:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8001258:	4b4a      	ldr	r3, [pc, #296]	@ (8001384 <HAL_DFSDM_ChannelInit+0x17c>)
 800125a:	681a      	ldr	r2, [r3, #0]
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	689b      	ldr	r3, [r3, #8]
 8001260:	4948      	ldr	r1, [pc, #288]	@ (8001384 <HAL_DFSDM_ChannelInit+0x17c>)
 8001262:	4313      	orrs	r3, r2
 8001264:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8001266:	4b47      	ldr	r3, [pc, #284]	@ (8001384 <HAL_DFSDM_ChannelInit+0x17c>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	4a46      	ldr	r2, [pc, #280]	@ (8001384 <HAL_DFSDM_ChannelInit+0x17c>)
 800126c:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 8001270:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	791b      	ldrb	r3, [r3, #4]
 8001276:	2b01      	cmp	r3, #1
 8001278:	d108      	bne.n	800128c <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 800127a:	4b42      	ldr	r3, [pc, #264]	@ (8001384 <HAL_DFSDM_ChannelInit+0x17c>)
 800127c:	681a      	ldr	r2, [r3, #0]
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	68db      	ldr	r3, [r3, #12]
 8001282:	3b01      	subs	r3, #1
 8001284:	041b      	lsls	r3, r3, #16
 8001286:	493f      	ldr	r1, [pc, #252]	@ (8001384 <HAL_DFSDM_ChannelInit+0x17c>)
 8001288:	4313      	orrs	r3, r2
 800128a:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 800128c:	4b3d      	ldr	r3, [pc, #244]	@ (8001384 <HAL_DFSDM_ChannelInit+0x17c>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	4a3c      	ldr	r2, [pc, #240]	@ (8001384 <HAL_DFSDM_ChannelInit+0x17c>)
 8001292:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001296:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	681a      	ldr	r2, [r3, #0]
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	f422 4271 	bic.w	r2, r2, #61696	@ 0xf100
 80012a6:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	6819      	ldr	r1, [r3, #0]
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80012b6:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 80012bc:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	430a      	orrs	r2, r1
 80012c4:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	681a      	ldr	r2, [r3, #0]
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	f022 020f 	bic.w	r2, r2, #15
 80012d4:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	6819      	ldr	r1, [r3, #0]
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 80012e4:	431a      	orrs	r2, r3
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	430a      	orrs	r2, r1
 80012ec:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	689a      	ldr	r2, [r3, #8]
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	f422 025f 	bic.w	r2, r2, #14614528	@ 0xdf0000
 80012fc:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	6899      	ldr	r1, [r3, #8]
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800130c:	3b01      	subs	r3, #1
 800130e:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8001310:	431a      	orrs	r2, r3
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	430a      	orrs	r2, r1
 8001318:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	685a      	ldr	r2, [r3, #4]
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	f002 0207 	and.w	r2, r2, #7
 8001328:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	6859      	ldr	r1, [r3, #4]
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001334:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800133a:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 800133c:	431a      	orrs	r2, r3
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	430a      	orrs	r2, r1
 8001344:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	681a      	ldr	r2, [r3, #0]
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001354:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	2201      	movs	r2, #1
 800135a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	4618      	mov	r0, r3
 8001364:	f000 fa14 	bl	8001790 <DFSDM_GetChannelFromInstance>
 8001368:	4602      	mov	r2, r0
 800136a:	4904      	ldr	r1, [pc, #16]	@ (800137c <HAL_DFSDM_ChannelInit+0x174>)
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 8001372:	2300      	movs	r3, #0
}
 8001374:	4618      	mov	r0, r3
 8001376:	3708      	adds	r7, #8
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}
 800137c:	2003ea90 	.word	0x2003ea90
 8001380:	2003ea8c 	.word	0x2003ea8c
 8001384:	40016000 	.word	0x40016000

08001388 <HAL_DFSDM_FilterInit>:
  *         in the DFSDM_FilterInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_FilterInit(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b082      	sub	sp, #8
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_filter == NULL)
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	2b00      	cmp	r3, #0
 8001394:	d101      	bne.n	800139a <HAL_DFSDM_FilterInit+0x12>
  {
    return HAL_ERROR;
 8001396:	2301      	movs	r3, #1
 8001398:	e0ca      	b.n	8001530 <HAL_DFSDM_FilterInit+0x1a8>
  assert_param(IS_DFSDM_FILTER_SINC_ORDER(hdfsdm_filter->Init.FilterParam.SincOrder));
  assert_param(IS_DFSDM_FILTER_OVS_RATIO(hdfsdm_filter->Init.FilterParam.Oversampling));
  assert_param(IS_DFSDM_FILTER_INTEGRATOR_OVS_RATIO(hdfsdm_filter->Init.FilterParam.IntOversampling));

  /* Check parameters compatibility */
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	4a66      	ldr	r2, [pc, #408]	@ (8001538 <HAL_DFSDM_FilterInit+0x1b0>)
 80013a0:	4293      	cmp	r3, r2
 80013a2:	d109      	bne.n	80013b8 <HAL_DFSDM_FilterInit+0x30>
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	685b      	ldr	r3, [r3, #4]
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 80013a8:	2b01      	cmp	r3, #1
 80013aa:	d003      	beq.n	80013b4 <HAL_DFSDM_FilterInit+0x2c>
       (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_SYNC_TRIGGER)))
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	68db      	ldr	r3, [r3, #12]
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 80013b0:	2b01      	cmp	r3, #1
 80013b2:	d101      	bne.n	80013b8 <HAL_DFSDM_FilterInit+0x30>
  {
    return HAL_ERROR;
 80013b4:	2301      	movs	r3, #1
 80013b6:	e0bb      	b.n	8001530 <HAL_DFSDM_FilterInit+0x1a8>
  }

  /* Initialize DFSDM filter variables with default values */
  hdfsdm_filter->RegularContMode     = DFSDM_CONTINUOUS_CONV_OFF;
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	2200      	movs	r2, #0
 80013bc:	631a      	str	r2, [r3, #48]	@ 0x30
  hdfsdm_filter->InjectedChannelsNbr = 1;
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	2201      	movs	r2, #1
 80013c2:	645a      	str	r2, [r3, #68]	@ 0x44
  hdfsdm_filter->InjConvRemaining    = 1;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	2201      	movs	r2, #1
 80013c8:	649a      	str	r2, [r3, #72]	@ 0x48
  hdfsdm_filter->ErrorCode           = DFSDM_FILTER_ERROR_NONE;
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	2200      	movs	r2, #0
 80013ce:	651a      	str	r2, [r3, #80]	@ 0x50
    hdfsdm_filter->MspInitCallback = HAL_DFSDM_FilterMspInit;
  }
  hdfsdm_filter->MspInitCallback(hdfsdm_filter);
#else
  /* Call MSP init function */
  HAL_DFSDM_FilterMspInit(hdfsdm_filter);
 80013d0:	6878      	ldr	r0, [r7, #4]
 80013d2:	f7ff fb49 	bl	8000a68 <HAL_DFSDM_FilterMspInit>
#endif

  /* Set regular parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	681a      	ldr	r2, [r3, #0]
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	f422 2200 	bic.w	r2, r2, #524288	@ 0x80000
 80013e4:	601a      	str	r2, [r3, #0]
  if (hdfsdm_filter->Init.RegularParam.FastMode == ENABLE)
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	7a1b      	ldrb	r3, [r3, #8]
 80013ea:	2b01      	cmp	r3, #1
 80013ec:	d108      	bne.n	8001400 <HAL_DFSDM_FilterInit+0x78>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_FAST;
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	681a      	ldr	r2, [r3, #0]
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 80013fc:	601a      	str	r2, [r3, #0]
 80013fe:	e007      	b.n	8001410 <HAL_DFSDM_FilterInit+0x88>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_FAST);
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	681a      	ldr	r2, [r3, #0]
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 800140e:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.RegularParam.DmaMode == ENABLE)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	7a5b      	ldrb	r3, [r3, #9]
 8001414:	2b01      	cmp	r3, #1
 8001416:	d108      	bne.n	800142a <HAL_DFSDM_FilterInit+0xa2>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RDMAEN;
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	681a      	ldr	r2, [r3, #0]
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f442 1200 	orr.w	r2, r2, #2097152	@ 0x200000
 8001426:	601a      	str	r2, [r3, #0]
 8001428:	e007      	b.n	800143a <HAL_DFSDM_FilterInit+0xb2>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RDMAEN);
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	681a      	ldr	r2, [r3, #0]
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 8001438:	601a      	str	r2, [r3, #0]
  }

  /* Set injected parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSYNC | DFSDM_FLTCR1_JEXTEN | DFSDM_FLTCR1_JEXTSEL);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	687a      	ldr	r2, [r7, #4]
 8001442:	6812      	ldr	r2, [r2, #0]
 8001444:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8001448:	f023 0308 	bic.w	r3, r3, #8
 800144c:	6013      	str	r3, [r2, #0]
  if (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_EXT_TRIGGER)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	68db      	ldr	r3, [r3, #12]
 8001452:	2b02      	cmp	r3, #2
 8001454:	d108      	bne.n	8001468 <HAL_DFSDM_FilterInit+0xe0>
  {
    assert_param(IS_DFSDM_FILTER_EXT_TRIG(hdfsdm_filter->Init.InjectedParam.ExtTrigger));
    assert_param(IS_DFSDM_FILTER_EXT_TRIG_EDGE(hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge));
    hdfsdm_filter->Instance->FLTCR1 |= (hdfsdm_filter->Init.InjectedParam.ExtTrigger);
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	6819      	ldr	r1, [r3, #0]
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	695a      	ldr	r2, [r3, #20]
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	430a      	orrs	r2, r1
 8001466:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.ScanMode == ENABLE)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	7c1b      	ldrb	r3, [r3, #16]
 800146c:	2b01      	cmp	r3, #1
 800146e:	d108      	bne.n	8001482 <HAL_DFSDM_FilterInit+0xfa>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSCAN;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	681a      	ldr	r2, [r3, #0]
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	f042 0210 	orr.w	r2, r2, #16
 800147e:	601a      	str	r2, [r3, #0]
 8001480:	e007      	b.n	8001492 <HAL_DFSDM_FilterInit+0x10a>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSCAN);
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	681a      	ldr	r2, [r3, #0]
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	f022 0210 	bic.w	r2, r2, #16
 8001490:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.DmaMode == ENABLE)
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	7c5b      	ldrb	r3, [r3, #17]
 8001496:	2b01      	cmp	r3, #1
 8001498:	d108      	bne.n	80014ac <HAL_DFSDM_FilterInit+0x124>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JDMAEN;
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	681a      	ldr	r2, [r3, #0]
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	f042 0220 	orr.w	r2, r2, #32
 80014a8:	601a      	str	r2, [r3, #0]
 80014aa:	e007      	b.n	80014bc <HAL_DFSDM_FilterInit+0x134>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JDMAEN);
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	681a      	ldr	r2, [r3, #0]
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	f022 0220 	bic.w	r2, r2, #32
 80014ba:	601a      	str	r2, [r3, #0]
  }

  /* Set filter parameters */
  hdfsdm_filter->Instance->FLTFCR &= ~(DFSDM_FLTFCR_FORD | DFSDM_FLTFCR_FOSR | DFSDM_FLTFCR_IOSR);
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	695b      	ldr	r3, [r3, #20]
 80014c2:	687a      	ldr	r2, [r7, #4]
 80014c4:	6812      	ldr	r2, [r2, #0]
 80014c6:	f023 4363 	bic.w	r3, r3, #3808428032	@ 0xe3000000
 80014ca:	f003 23ff 	and.w	r3, r3, #4278255360	@ 0xff00ff00
 80014ce:	6153      	str	r3, [r2, #20]
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	6959      	ldr	r1, [r3, #20]
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	69da      	ldr	r2, [r3, #28]
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	6a1b      	ldr	r3, [r3, #32]
 80014de:	3b01      	subs	r3, #1
 80014e0:	041b      	lsls	r3, r3, #16
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 80014e2:	431a      	orrs	r2, r3
                                      (hdfsdm_filter->Init.FilterParam.IntOversampling - 1U));
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014e8:	3b01      	subs	r3, #1
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 80014ea:	431a      	orrs	r2, r3
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	430a      	orrs	r2, r1
 80014f2:	615a      	str	r2, [r3, #20]

  /* Store regular and injected triggers and injected scan mode*/
  hdfsdm_filter->RegularTrigger   = hdfsdm_filter->Init.RegularParam.Trigger;
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	685a      	ldr	r2, [r3, #4]
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	635a      	str	r2, [r3, #52]	@ 0x34
  hdfsdm_filter->InjectedTrigger  = hdfsdm_filter->Init.InjectedParam.Trigger;
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	68da      	ldr	r2, [r3, #12]
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	639a      	str	r2, [r3, #56]	@ 0x38
  hdfsdm_filter->ExtTriggerEdge   = hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	699a      	ldr	r2, [r3, #24]
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdfsdm_filter->InjectedScanMode = hdfsdm_filter->Init.InjectedParam.ScanMode;
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	7c1a      	ldrb	r2, [r3, #16]
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	681a      	ldr	r2, [r3, #0]
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	f042 0201 	orr.w	r2, r2, #1
 8001524:	601a      	str	r2, [r3, #0]

  /* Set DFSDM filter to ready state */
  hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_READY;
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	2201      	movs	r2, #1
 800152a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  return HAL_OK;
 800152e:	2300      	movs	r3, #0
}
 8001530:	4618      	mov	r0, r3
 8001532:	3708      	adds	r7, #8
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}
 8001538:	40016100 	.word	0x40016100

0800153c <HAL_DFSDM_FilterConfigRegChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterConfigRegChannel(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   uint32_t                    Channel,
                                                   uint32_t                    ContinuousMode)
{
 800153c:	b480      	push	{r7}
 800153e:	b087      	sub	sp, #28
 8001540:	af00      	add	r7, sp, #0
 8001542:	60f8      	str	r0, [r7, #12]
 8001544:	60b9      	str	r1, [r7, #8]
 8001546:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001548:	2300      	movs	r3, #0
 800154a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));
  assert_param(IS_DFSDM_REGULAR_CHANNEL(Channel));
  assert_param(IS_DFSDM_CONTINUOUS_MODE(ContinuousMode));

  /* Check DFSDM filter state */
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8001552:	2b00      	cmp	r3, #0
 8001554:	d02e      	beq.n	80015b4 <HAL_DFSDM_FilterConfigRegChannel+0x78>
      (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_ERROR))
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 800155c:	2bff      	cmp	r3, #255	@ 0xff
 800155e:	d029      	beq.n	80015b4 <HAL_DFSDM_FilterConfigRegChannel+0x78>
  {
    /* Configure channel and continuous mode for regular conversion */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RCH | DFSDM_FLTCR1_RCONT);
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	68fa      	ldr	r2, [r7, #12]
 8001568:	6812      	ldr	r2, [r2, #0]
 800156a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800156e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001572:	6013      	str	r3, [r2, #0]
    if (ContinuousMode == DFSDM_CONTINUOUS_CONV_ON)
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	2b01      	cmp	r3, #1
 8001578:	d10d      	bne.n	8001596 <HAL_DFSDM_FilterConfigRegChannel+0x5a>
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)(((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET) |
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	681a      	ldr	r2, [r3, #0]
 8001580:	68bb      	ldr	r3, [r7, #8]
 8001582:	021b      	lsls	r3, r3, #8
 8001584:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8001588:	431a      	orrs	r2, r3
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8001592:	601a      	str	r2, [r3, #0]
 8001594:	e00a      	b.n	80015ac <HAL_DFSDM_FilterConfigRegChannel+0x70>
                                                    DFSDM_FLTCR1_RCONT);
    }
    else
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET);
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	6819      	ldr	r1, [r3, #0]
 800159c:	68bb      	ldr	r3, [r7, #8]
 800159e:	021b      	lsls	r3, r3, #8
 80015a0:	f003 427f 	and.w	r2, r3, #4278190080	@ 0xff000000
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	430a      	orrs	r2, r1
 80015aa:	601a      	str	r2, [r3, #0]
    }
    /* Store continuous mode information */
    hdfsdm_filter->RegularContMode = ContinuousMode;
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	687a      	ldr	r2, [r7, #4]
 80015b0:	631a      	str	r2, [r3, #48]	@ 0x30
 80015b2:	e001      	b.n	80015b8 <HAL_DFSDM_FilterConfigRegChannel+0x7c>
  }
  else
  {
    status = HAL_ERROR;
 80015b4:	2301      	movs	r3, #1
 80015b6:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return status;
 80015b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80015ba:	4618      	mov	r0, r3
 80015bc:	371c      	adds	r7, #28
 80015be:	46bd      	mov	sp, r7
 80015c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c4:	4770      	bx	lr
	...

080015c8 <HAL_DFSDM_FilterRegularStart_DMA>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterRegularStart_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   int32_t                    *pData,
                                                   uint32_t                    Length)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b086      	sub	sp, #24
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	60f8      	str	r0, [r7, #12]
 80015d0:	60b9      	str	r1, [r7, #8]
 80015d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80015d4:	2300      	movs	r3, #0
 80015d6:	75fb      	strb	r3, [r7, #23]

  /* Check parameters */
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));

  /* Check destination address and length */
  if ((pData == NULL) || (Length == 0U))
 80015d8:	68bb      	ldr	r3, [r7, #8]
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d002      	beq.n	80015e4 <HAL_DFSDM_FilterRegularStart_DMA+0x1c>
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d102      	bne.n	80015ea <HAL_DFSDM_FilterRegularStart_DMA+0x22>
  {
    status = HAL_ERROR;
 80015e4:	2301      	movs	r3, #1
 80015e6:	75fb      	strb	r3, [r7, #23]
 80015e8:	e064      	b.n	80016b4 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check that DMA is enabled for regular conversion */
  else if ((hdfsdm_filter->Instance->FLTCR1 & DFSDM_FLTCR1_RDMAEN) != DFSDM_FLTCR1_RDMAEN)
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80015f4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80015f8:	d002      	beq.n	8001600 <HAL_DFSDM_FilterRegularStart_DMA+0x38>
  {
    status = HAL_ERROR;
 80015fa:	2301      	movs	r3, #1
 80015fc:	75fb      	strb	r3, [r7, #23]
 80015fe:	e059      	b.n	80016b4 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check parameters compatibility */
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001604:	2b00      	cmp	r3, #0
 8001606:	d10e      	bne.n	8001626 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 800160c:	2b00      	cmp	r3, #0
 800160e:	d10a      	bne.n	8001626 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001614:	69db      	ldr	r3, [r3, #28]
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8001616:	2b00      	cmp	r3, #0
 8001618:	d105      	bne.n	8001626 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	2b01      	cmp	r3, #1
 800161e:	d002      	beq.n	8001626 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (Length != 1U))
  {
    status = HAL_ERROR;
 8001620:	2301      	movs	r3, #1
 8001622:	75fb      	strb	r3, [r7, #23]
 8001624:	e046      	b.n	80016b4 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800162a:	2b00      	cmp	r3, #0
 800162c:	d10b      	bne.n	8001646 <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8001632:	2b00      	cmp	r3, #0
 8001634:	d107      	bne.n	8001646 <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR))
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800163a:	69db      	ldr	r3, [r3, #28]
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 800163c:	2b20      	cmp	r3, #32
 800163e:	d102      	bne.n	8001646 <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
  {
    status = HAL_ERROR;
 8001640:	2301      	movs	r3, #1
 8001642:	75fb      	strb	r3, [r7, #23]
 8001644:	e036      	b.n	80016b4 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check DFSDM filter state */
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800164c:	2b01      	cmp	r3, #1
 800164e:	d004      	beq.n	800165a <HAL_DFSDM_FilterRegularStart_DMA+0x92>
           (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ))
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 8001656:	2b03      	cmp	r3, #3
 8001658:	d12a      	bne.n	80016b0 <HAL_DFSDM_FilterRegularStart_DMA+0xe8>
  {
    /* Set callbacks on DMA handler */
    hdfsdm_filter->hdmaReg->XferCpltCallback = DFSDM_DMARegularConvCplt;
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800165e:	4a18      	ldr	r2, [pc, #96]	@ (80016c0 <HAL_DFSDM_FilterRegularStart_DMA+0xf8>)
 8001660:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdfsdm_filter->hdmaReg->XferErrorCallback = DFSDM_DMAError;
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001666:	4a17      	ldr	r2, [pc, #92]	@ (80016c4 <HAL_DFSDM_FilterRegularStart_DMA+0xfc>)
 8001668:	635a      	str	r2, [r3, #52]	@ 0x34
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800166e:	69db      	ldr	r3, [r3, #28]
                                                   DFSDM_DMARegularHalfConvCplt : NULL;
 8001670:	2b20      	cmp	r3, #32
 8001672:	d101      	bne.n	8001678 <HAL_DFSDM_FilterRegularStart_DMA+0xb0>
 8001674:	4a14      	ldr	r2, [pc, #80]	@ (80016c8 <HAL_DFSDM_FilterRegularStart_DMA+0x100>)
 8001676:	e000      	b.n	800167a <HAL_DFSDM_FilterRegularStart_DMA+0xb2>
 8001678:	2200      	movs	r2, #0
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800167e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Start DMA in interrupt mode */
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	331c      	adds	r3, #28
 800168a:	4619      	mov	r1, r3
 800168c:	68ba      	ldr	r2, [r7, #8]
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	f000 fa16 	bl	8001ac0 <HAL_DMA_Start_IT>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	d006      	beq.n	80016a8 <HAL_DFSDM_FilterRegularStart_DMA+0xe0>
                         (uint32_t) pData, Length) != HAL_OK)
    {
      /* Set DFSDM filter in error state */
      hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_ERROR;
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	22ff      	movs	r2, #255	@ 0xff
 800169e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      status = HAL_ERROR;
 80016a2:	2301      	movs	r3, #1
 80016a4:	75fb      	strb	r3, [r7, #23]
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 80016a6:	e005      	b.n	80016b4 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
    else
    {
      /* Start regular conversion */
      DFSDM_RegConvStart(hdfsdm_filter);
 80016a8:	68f8      	ldr	r0, [r7, #12]
 80016aa:	f000 f8bd 	bl	8001828 <DFSDM_RegConvStart>
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 80016ae:	e001      	b.n	80016b4 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
  }
  else
  {
    status = HAL_ERROR;
 80016b0:	2301      	movs	r3, #1
 80016b2:	75fb      	strb	r3, [r7, #23]
  }
  /* Return function status */
  return status;
 80016b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	3718      	adds	r7, #24
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	08001751 	.word	0x08001751
 80016c4:	0800176d 	.word	0x0800176d
 80016c8:	08001735 	.word	0x08001735

080016cc <HAL_DFSDM_FilterRegularStop_DMA>:
  * @note   This function should be called only if regular conversion is ongoing.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterRegularStop_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b084      	sub	sp, #16
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80016d4:	2300      	movs	r3, #0
 80016d6:	73fb      	strb	r3, [r7, #15]

  /* Check parameters */
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));

  /* Check DFSDM filter state */
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_REG) && \
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80016de:	2b02      	cmp	r3, #2
 80016e0:	d007      	beq.n	80016f2 <HAL_DFSDM_FilterRegularStop_DMA+0x26>
      (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_REG_INJ))
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_REG) && \
 80016e8:	2b04      	cmp	r3, #4
 80016ea:	d002      	beq.n	80016f2 <HAL_DFSDM_FilterRegularStop_DMA+0x26>
  {
    /* Return error status */
    status = HAL_ERROR;
 80016ec:	2301      	movs	r3, #1
 80016ee:	73fb      	strb	r3, [r7, #15]
 80016f0:	e007      	b.n	8001702 <HAL_DFSDM_FilterRegularStop_DMA+0x36>
  else
  {
    /* Stop current DMA transfer */
    /* No need to check the returned value of HAL_DMA_Abort. */
    /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for DFSDM. */
    (void) HAL_DMA_Abort(hdfsdm_filter->hdmaReg);
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016f6:	4618      	mov	r0, r3
 80016f8:	f000 fa5d 	bl	8001bb6 <HAL_DMA_Abort>

    /* Stop regular conversion */
    DFSDM_RegConvStop(hdfsdm_filter);
 80016fc:	6878      	ldr	r0, [r7, #4]
 80016fe:	f000 f8e9 	bl	80018d4 <DFSDM_RegConvStop>
  }
  /* Return function status */
  return status;
 8001702:	7bfb      	ldrb	r3, [r7, #15]
}
 8001704:	4618      	mov	r0, r3
 8001706:	3710      	adds	r7, #16
 8001708:	46bd      	mov	sp, r7
 800170a:	bd80      	pop	{r7, pc}

0800170c <HAL_DFSDM_FilterRegConvHalfCpltCallback>:
  * @brief  Half regular conversion complete callback.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterRegConvHalfCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 800170c:	b480      	push	{r7}
 800170e:	b083      	sub	sp, #12
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterRegConvHalfCpltCallback could be implemented in the user file.
   */
}
 8001714:	bf00      	nop
 8001716:	370c      	adds	r7, #12
 8001718:	46bd      	mov	sp, r7
 800171a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171e:	4770      	bx	lr

08001720 <HAL_DFSDM_FilterErrorCallback>:
  * @brief  Error callback.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterErrorCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8001720:	b480      	push	{r7}
 8001722:	b083      	sub	sp, #12
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterErrorCallback could be implemented in the user file.
   */
}
 8001728:	bf00      	nop
 800172a:	370c      	adds	r7, #12
 800172c:	46bd      	mov	sp, r7
 800172e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001732:	4770      	bx	lr

08001734 <DFSDM_DMARegularHalfConvCplt>:
  * @brief  DMA half transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b084      	sub	sp, #16
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001740:	60fb      	str	r3, [r7, #12]

  /* Call regular half conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvHalfCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvHalfCpltCallback(hdfsdm_filter);
 8001742:	68f8      	ldr	r0, [r7, #12]
 8001744:	f7ff ffe2 	bl	800170c <HAL_DFSDM_FilterRegConvHalfCpltCallback>
#endif
}
 8001748:	bf00      	nop
 800174a:	3710      	adds	r7, #16
 800174c:	46bd      	mov	sp, r7
 800174e:	bd80      	pop	{r7, pc}

08001750 <DFSDM_DMARegularConvCplt>:
  * @brief  DMA transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularConvCplt(DMA_HandleTypeDef *hdma)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b084      	sub	sp, #16
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800175c:	60fb      	str	r3, [r7, #12]

  /* Call regular conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvCpltCallback(hdfsdm_filter);
 800175e:	68f8      	ldr	r0, [r7, #12]
 8001760:	f7ff f94e 	bl	8000a00 <HAL_DFSDM_FilterRegConvCpltCallback>
#endif
}
 8001764:	bf00      	nop
 8001766:	3710      	adds	r7, #16
 8001768:	46bd      	mov	sp, r7
 800176a:	bd80      	pop	{r7, pc}

0800176c <DFSDM_DMAError>:
  * @brief  DMA error callback.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMAError(DMA_HandleTypeDef *hdma)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b084      	sub	sp, #16
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001778:	60fb      	str	r3, [r7, #12]

  /* Update error code */
  hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_DMA;
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	2203      	movs	r2, #3
 800177e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Call error callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->ErrorCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 8001780:	68f8      	ldr	r0, [r7, #12]
 8001782:	f7ff ffcd 	bl	8001720 <HAL_DFSDM_FilterErrorCallback>
#endif
}
 8001786:	bf00      	nop
 8001788:	3710      	adds	r7, #16
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}
	...

08001790 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8001790:	b480      	push	{r7}
 8001792:	b085      	sub	sp, #20
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	4a1c      	ldr	r2, [pc, #112]	@ (800180c <DFSDM_GetChannelFromInstance+0x7c>)
 800179c:	4293      	cmp	r3, r2
 800179e:	d102      	bne.n	80017a6 <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 80017a0:	2300      	movs	r3, #0
 80017a2:	60fb      	str	r3, [r7, #12]
 80017a4:	e02b      	b.n	80017fe <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	4a19      	ldr	r2, [pc, #100]	@ (8001810 <DFSDM_GetChannelFromInstance+0x80>)
 80017aa:	4293      	cmp	r3, r2
 80017ac:	d102      	bne.n	80017b4 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 80017ae:	2301      	movs	r3, #1
 80017b0:	60fb      	str	r3, [r7, #12]
 80017b2:	e024      	b.n	80017fe <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	4a17      	ldr	r2, [pc, #92]	@ (8001814 <DFSDM_GetChannelFromInstance+0x84>)
 80017b8:	4293      	cmp	r3, r2
 80017ba:	d102      	bne.n	80017c2 <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 80017bc:	2302      	movs	r3, #2
 80017be:	60fb      	str	r3, [r7, #12]
 80017c0:	e01d      	b.n	80017fe <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	4a14      	ldr	r2, [pc, #80]	@ (8001818 <DFSDM_GetChannelFromInstance+0x88>)
 80017c6:	4293      	cmp	r3, r2
 80017c8:	d102      	bne.n	80017d0 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 80017ca:	2304      	movs	r3, #4
 80017cc:	60fb      	str	r3, [r7, #12]
 80017ce:	e016      	b.n	80017fe <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	4a12      	ldr	r2, [pc, #72]	@ (800181c <DFSDM_GetChannelFromInstance+0x8c>)
 80017d4:	4293      	cmp	r3, r2
 80017d6:	d102      	bne.n	80017de <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 80017d8:	2305      	movs	r3, #5
 80017da:	60fb      	str	r3, [r7, #12]
 80017dc:	e00f      	b.n	80017fe <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	4a0f      	ldr	r2, [pc, #60]	@ (8001820 <DFSDM_GetChannelFromInstance+0x90>)
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d102      	bne.n	80017ec <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 80017e6:	2306      	movs	r3, #6
 80017e8:	60fb      	str	r3, [r7, #12]
 80017ea:	e008      	b.n	80017fe <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	4a0d      	ldr	r2, [pc, #52]	@ (8001824 <DFSDM_GetChannelFromInstance+0x94>)
 80017f0:	4293      	cmp	r3, r2
 80017f2:	d102      	bne.n	80017fa <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 80017f4:	2307      	movs	r3, #7
 80017f6:	60fb      	str	r3, [r7, #12]
 80017f8:	e001      	b.n	80017fe <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 80017fa:	2303      	movs	r3, #3
 80017fc:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 80017fe:	68fb      	ldr	r3, [r7, #12]
}
 8001800:	4618      	mov	r0, r3
 8001802:	3714      	adds	r7, #20
 8001804:	46bd      	mov	sp, r7
 8001806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180a:	4770      	bx	lr
 800180c:	40016000 	.word	0x40016000
 8001810:	40016020 	.word	0x40016020
 8001814:	40016040 	.word	0x40016040
 8001818:	40016080 	.word	0x40016080
 800181c:	400160a0 	.word	0x400160a0
 8001820:	400160c0 	.word	0x400160c0
 8001824:	400160e0 	.word	0x400160e0

08001828 <DFSDM_RegConvStart>:
  * @brief  This function allows to really start regular conversion.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
static void DFSDM_RegConvStart(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8001828:	b480      	push	{r7}
 800182a:	b083      	sub	sp, #12
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  /* Check regular trigger */
  if (hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001834:	2b00      	cmp	r3, #0
 8001836:	d108      	bne.n	800184a <DFSDM_RegConvStart+0x22>
  {
    /* Software start of regular conversion */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSWSTART;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	681a      	ldr	r2, [r3, #0]
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8001846:	601a      	str	r2, [r3, #0]
 8001848:	e033      	b.n	80018b2 <DFSDM_RegConvStart+0x8a>
  }
  else /* synchronous trigger */
  {
    /* Disable DFSDM filter */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	681a      	ldr	r2, [r3, #0]
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f022 0201 	bic.w	r2, r2, #1
 8001858:	601a      	str	r2, [r3, #0]

    /* Set RSYNC bit in DFSDM_FLTCR1 register */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSYNC;
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	681a      	ldr	r2, [r3, #0]
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 8001868:	601a      	str	r2, [r3, #0]

    /* Enable DFSDM  filter */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	681a      	ldr	r2, [r3, #0]
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f042 0201 	orr.w	r2, r2, #1
 8001878:	601a      	str	r2, [r3, #0]

    /* If injected conversion was in progress, restart it */
    if (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8001880:	2b03      	cmp	r3, #3
 8001882:	d116      	bne.n	80018b2 <DFSDM_RegConvStart+0x8a>
    {
      if (hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001888:	2b00      	cmp	r3, #0
 800188a:	d107      	bne.n	800189c <DFSDM_RegConvStart+0x74>
      {
        hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSWSTART;
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	681a      	ldr	r2, [r3, #0]
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f042 0202 	orr.w	r2, r2, #2
 800189a:	601a      	str	r2, [r3, #0]
      }
      /* Update remaining injected conversions */
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
                                        hdfsdm_filter->InjectedChannelsNbr : 1U;
 80018a2:	2b01      	cmp	r3, #1
 80018a4:	d102      	bne.n	80018ac <DFSDM_RegConvStart+0x84>
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018aa:	e000      	b.n	80018ae <DFSDM_RegConvStart+0x86>
 80018ac:	2301      	movs	r3, #1
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 80018ae:	687a      	ldr	r2, [r7, #4]
 80018b0:	6493      	str	r3, [r2, #72]	@ 0x48
    }
  }
  /* Update DFSDM filter state */
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
                         HAL_DFSDM_FILTER_STATE_REG : HAL_DFSDM_FILTER_STATE_REG_INJ;
 80018b8:	2b01      	cmp	r3, #1
 80018ba:	d101      	bne.n	80018c0 <DFSDM_RegConvStart+0x98>
 80018bc:	2202      	movs	r2, #2
 80018be:	e000      	b.n	80018c2 <DFSDM_RegConvStart+0x9a>
 80018c0:	2204      	movs	r2, #4
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
}
 80018c8:	bf00      	nop
 80018ca:	370c      	adds	r7, #12
 80018cc:	46bd      	mov	sp, r7
 80018ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d2:	4770      	bx	lr

080018d4 <DFSDM_RegConvStop>:
  * @brief  This function allows to really stop regular conversion.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
static void DFSDM_RegConvStop(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 80018d4:	b480      	push	{r7}
 80018d6:	b083      	sub	sp, #12
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
  /* Disable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	681a      	ldr	r2, [r3, #0]
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f022 0201 	bic.w	r2, r2, #1
 80018ea:	601a      	str	r2, [r3, #0]

  /* If regular trigger was synchronous, reset RSYNC bit in DFSDM_FLTCR1 register */
  if (hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SYNC_TRIGGER)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80018f0:	2b01      	cmp	r3, #1
 80018f2:	d107      	bne.n	8001904 <DFSDM_RegConvStop+0x30>
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	681a      	ldr	r2, [r3, #0]
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f422 2200 	bic.w	r2, r2, #524288	@ 0x80000
 8001902:	601a      	str	r2, [r3, #0]
  }

  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	681a      	ldr	r2, [r3, #0]
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f042 0201 	orr.w	r2, r2, #1
 8001912:	601a      	str	r2, [r3, #0]

  /* If injected conversion was in progress, restart it */
  if (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG_INJ)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800191a:	2b04      	cmp	r3, #4
 800191c:	d116      	bne.n	800194c <DFSDM_RegConvStop+0x78>
  {
    if (hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001922:	2b00      	cmp	r3, #0
 8001924:	d107      	bne.n	8001936 <DFSDM_RegConvStop+0x62>
    {
      hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSWSTART;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	681a      	ldr	r2, [r3, #0]
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f042 0202 	orr.w	r2, r2, #2
 8001934:	601a      	str	r2, [r3, #0]
    }
    /* Update remaining injected conversions */
    hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
                                      hdfsdm_filter->InjectedChannelsNbr : 1U;
 800193c:	2b01      	cmp	r3, #1
 800193e:	d102      	bne.n	8001946 <DFSDM_RegConvStop+0x72>
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001944:	e000      	b.n	8001948 <DFSDM_RegConvStop+0x74>
 8001946:	2301      	movs	r3, #1
    hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8001948:	687a      	ldr	r2, [r7, #4]
 800194a:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  /* Update DFSDM filter state */
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG) ? \
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
                         HAL_DFSDM_FILTER_STATE_READY : HAL_DFSDM_FILTER_STATE_INJ;
 8001952:	2b02      	cmp	r3, #2
 8001954:	d101      	bne.n	800195a <DFSDM_RegConvStop+0x86>
 8001956:	2201      	movs	r2, #1
 8001958:	e000      	b.n	800195c <DFSDM_RegConvStop+0x88>
 800195a:	2203      	movs	r2, #3
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG) ? \
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
}
 8001962:	bf00      	nop
 8001964:	370c      	adds	r7, #12
 8001966:	46bd      	mov	sp, r7
 8001968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196c:	4770      	bx	lr
	...

08001970 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b084      	sub	sp, #16
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d101      	bne.n	8001982 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800197e:	2301      	movs	r3, #1
 8001980:	e08d      	b.n	8001a9e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	461a      	mov	r2, r3
 8001988:	4b47      	ldr	r3, [pc, #284]	@ (8001aa8 <HAL_DMA_Init+0x138>)
 800198a:	429a      	cmp	r2, r3
 800198c:	d80f      	bhi.n	80019ae <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	461a      	mov	r2, r3
 8001994:	4b45      	ldr	r3, [pc, #276]	@ (8001aac <HAL_DMA_Init+0x13c>)
 8001996:	4413      	add	r3, r2
 8001998:	4a45      	ldr	r2, [pc, #276]	@ (8001ab0 <HAL_DMA_Init+0x140>)
 800199a:	fba2 2303 	umull	r2, r3, r2, r3
 800199e:	091b      	lsrs	r3, r3, #4
 80019a0:	009a      	lsls	r2, r3, #2
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	4a42      	ldr	r2, [pc, #264]	@ (8001ab4 <HAL_DMA_Init+0x144>)
 80019aa:	641a      	str	r2, [r3, #64]	@ 0x40
 80019ac:	e00e      	b.n	80019cc <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	461a      	mov	r2, r3
 80019b4:	4b40      	ldr	r3, [pc, #256]	@ (8001ab8 <HAL_DMA_Init+0x148>)
 80019b6:	4413      	add	r3, r2
 80019b8:	4a3d      	ldr	r2, [pc, #244]	@ (8001ab0 <HAL_DMA_Init+0x140>)
 80019ba:	fba2 2303 	umull	r2, r3, r2, r3
 80019be:	091b      	lsrs	r3, r3, #4
 80019c0:	009a      	lsls	r2, r3, #2
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	4a3c      	ldr	r2, [pc, #240]	@ (8001abc <HAL_DMA_Init+0x14c>)
 80019ca:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	2202      	movs	r2, #2
 80019d0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80019e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80019e6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80019f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	691b      	ldr	r3, [r3, #16]
 80019f6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80019fc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	699b      	ldr	r3, [r3, #24]
 8001a02:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a08:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	6a1b      	ldr	r3, [r3, #32]
 8001a0e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001a10:	68fa      	ldr	r2, [r7, #12]
 8001a12:	4313      	orrs	r3, r2
 8001a14:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	68fa      	ldr	r2, [r7, #12]
 8001a1c:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001a1e:	6878      	ldr	r0, [r7, #4]
 8001a20:	f000 fa12 	bl	8001e48 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	689b      	ldr	r3, [r3, #8]
 8001a28:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001a2c:	d102      	bne.n	8001a34 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	2200      	movs	r2, #0
 8001a32:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	685a      	ldr	r2, [r3, #4]
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a3c:	b2d2      	uxtb	r2, r2
 8001a3e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a44:	687a      	ldr	r2, [r7, #4]
 8001a46:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001a48:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	685b      	ldr	r3, [r3, #4]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d010      	beq.n	8001a74 <HAL_DMA_Init+0x104>
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	2b04      	cmp	r3, #4
 8001a58:	d80c      	bhi.n	8001a74 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001a5a:	6878      	ldr	r0, [r7, #4]
 8001a5c:	f000 fa32 	bl	8001ec4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a64:	2200      	movs	r2, #0
 8001a66:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a6c:	687a      	ldr	r2, [r7, #4]
 8001a6e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001a70:	605a      	str	r2, [r3, #4]
 8001a72:	e008      	b.n	8001a86 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	2200      	movs	r2, #0
 8001a78:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	2200      	movs	r2, #0
 8001a84:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	2200      	movs	r2, #0
 8001a8a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	2201      	movs	r2, #1
 8001a90:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	2200      	movs	r2, #0
 8001a98:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8001a9c:	2300      	movs	r3, #0
}
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	3710      	adds	r7, #16
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bd80      	pop	{r7, pc}
 8001aa6:	bf00      	nop
 8001aa8:	40020407 	.word	0x40020407
 8001aac:	bffdfff8 	.word	0xbffdfff8
 8001ab0:	cccccccd 	.word	0xcccccccd
 8001ab4:	40020000 	.word	0x40020000
 8001ab8:	bffdfbf8 	.word	0xbffdfbf8
 8001abc:	40020400 	.word	0x40020400

08001ac0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b086      	sub	sp, #24
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	60f8      	str	r0, [r7, #12]
 8001ac8:	60b9      	str	r1, [r7, #8]
 8001aca:	607a      	str	r2, [r7, #4]
 8001acc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001ad8:	2b01      	cmp	r3, #1
 8001ada:	d101      	bne.n	8001ae0 <HAL_DMA_Start_IT+0x20>
 8001adc:	2302      	movs	r3, #2
 8001ade:	e066      	b.n	8001bae <HAL_DMA_Start_IT+0xee>
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	2201      	movs	r2, #1
 8001ae4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001aee:	b2db      	uxtb	r3, r3
 8001af0:	2b01      	cmp	r3, #1
 8001af2:	d155      	bne.n	8001ba0 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	2202      	movs	r2, #2
 8001af8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	2200      	movs	r2, #0
 8001b00:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	681a      	ldr	r2, [r3, #0]
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f022 0201 	bic.w	r2, r2, #1
 8001b10:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	687a      	ldr	r2, [r7, #4]
 8001b16:	68b9      	ldr	r1, [r7, #8]
 8001b18:	68f8      	ldr	r0, [r7, #12]
 8001b1a:	f000 f957 	bl	8001dcc <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d008      	beq.n	8001b38 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	681a      	ldr	r2, [r3, #0]
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f042 020e 	orr.w	r2, r2, #14
 8001b34:	601a      	str	r2, [r3, #0]
 8001b36:	e00f      	b.n	8001b58 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	681a      	ldr	r2, [r3, #0]
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f022 0204 	bic.w	r2, r2, #4
 8001b46:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	681a      	ldr	r2, [r3, #0]
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f042 020a 	orr.w	r2, r2, #10
 8001b56:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d007      	beq.n	8001b76 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b6a:	681a      	ldr	r2, [r3, #0]
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b70:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001b74:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d007      	beq.n	8001b8e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b82:	681a      	ldr	r2, [r3, #0]
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b88:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001b8c:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	681a      	ldr	r2, [r3, #0]
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f042 0201 	orr.w	r2, r2, #1
 8001b9c:	601a      	str	r2, [r3, #0]
 8001b9e:	e005      	b.n	8001bac <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001ba8:	2302      	movs	r3, #2
 8001baa:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001bac:	7dfb      	ldrb	r3, [r7, #23]
}
 8001bae:	4618      	mov	r0, r3
 8001bb0:	3718      	adds	r7, #24
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}

08001bb6 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001bb6:	b480      	push	{r7}
 8001bb8:	b085      	sub	sp, #20
 8001bba:	af00      	add	r7, sp, #0
 8001bbc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001bc8:	b2db      	uxtb	r3, r3
 8001bca:	2b02      	cmp	r3, #2
 8001bcc:	d008      	beq.n	8001be0 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	2204      	movs	r2, #4
 8001bd2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001bdc:	2301      	movs	r3, #1
 8001bde:	e040      	b.n	8001c62 <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	681a      	ldr	r2, [r3, #0]
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f022 020e 	bic.w	r2, r2, #14
 8001bee:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001bf4:	681a      	ldr	r2, [r3, #0]
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001bfa:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001bfe:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	681a      	ldr	r2, [r3, #0]
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f022 0201 	bic.w	r2, r2, #1
 8001c0e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c14:	f003 021c 	and.w	r2, r3, #28
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c1c:	2101      	movs	r1, #1
 8001c1e:	fa01 f202 	lsl.w	r2, r1, r2
 8001c22:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c28:	687a      	ldr	r2, [r7, #4]
 8001c2a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001c2c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d00c      	beq.n	8001c50 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c3a:	681a      	ldr	r2, [r3, #0]
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c40:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001c44:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c4a:	687a      	ldr	r2, [r7, #4]
 8001c4c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001c4e:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2201      	movs	r2, #1
 8001c54:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8001c60:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001c62:	4618      	mov	r0, r3
 8001c64:	3714      	adds	r7, #20
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr

08001c6e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001c6e:	b580      	push	{r7, lr}
 8001c70:	b084      	sub	sp, #16
 8001c72:	af00      	add	r7, sp, #0
 8001c74:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c8a:	f003 031c 	and.w	r3, r3, #28
 8001c8e:	2204      	movs	r2, #4
 8001c90:	409a      	lsls	r2, r3
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	4013      	ands	r3, r2
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d026      	beq.n	8001ce8 <HAL_DMA_IRQHandler+0x7a>
 8001c9a:	68bb      	ldr	r3, [r7, #8]
 8001c9c:	f003 0304 	and.w	r3, r3, #4
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d021      	beq.n	8001ce8 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f003 0320 	and.w	r3, r3, #32
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d107      	bne.n	8001cc2 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	681a      	ldr	r2, [r3, #0]
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f022 0204 	bic.w	r2, r2, #4
 8001cc0:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cc6:	f003 021c 	and.w	r2, r3, #28
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cce:	2104      	movs	r1, #4
 8001cd0:	fa01 f202 	lsl.w	r2, r1, r2
 8001cd4:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d071      	beq.n	8001dc2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ce2:	6878      	ldr	r0, [r7, #4]
 8001ce4:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001ce6:	e06c      	b.n	8001dc2 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cec:	f003 031c 	and.w	r3, r3, #28
 8001cf0:	2202      	movs	r2, #2
 8001cf2:	409a      	lsls	r2, r3
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	4013      	ands	r3, r2
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d02e      	beq.n	8001d5a <HAL_DMA_IRQHandler+0xec>
 8001cfc:	68bb      	ldr	r3, [r7, #8]
 8001cfe:	f003 0302 	and.w	r3, r3, #2
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d029      	beq.n	8001d5a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f003 0320 	and.w	r3, r3, #32
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d10b      	bne.n	8001d2c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	681a      	ldr	r2, [r3, #0]
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f022 020a 	bic.w	r2, r2, #10
 8001d22:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	2201      	movs	r2, #1
 8001d28:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d30:	f003 021c 	and.w	r2, r3, #28
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d38:	2102      	movs	r1, #2
 8001d3a:	fa01 f202 	lsl.w	r2, r1, r2
 8001d3e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2200      	movs	r2, #0
 8001d44:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d038      	beq.n	8001dc2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d54:	6878      	ldr	r0, [r7, #4]
 8001d56:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001d58:	e033      	b.n	8001dc2 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d5e:	f003 031c 	and.w	r3, r3, #28
 8001d62:	2208      	movs	r2, #8
 8001d64:	409a      	lsls	r2, r3
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	4013      	ands	r3, r2
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d02a      	beq.n	8001dc4 <HAL_DMA_IRQHandler+0x156>
 8001d6e:	68bb      	ldr	r3, [r7, #8]
 8001d70:	f003 0308 	and.w	r3, r3, #8
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d025      	beq.n	8001dc4 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	681a      	ldr	r2, [r3, #0]
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f022 020e 	bic.w	r2, r2, #14
 8001d86:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d8c:	f003 021c 	and.w	r2, r3, #28
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d94:	2101      	movs	r1, #1
 8001d96:	fa01 f202 	lsl.w	r2, r1, r2
 8001d9a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	2201      	movs	r2, #1
 8001da0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2201      	movs	r2, #1
 8001da6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2200      	movs	r2, #0
 8001dae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d004      	beq.n	8001dc4 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001dbe:	6878      	ldr	r0, [r7, #4]
 8001dc0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001dc2:	bf00      	nop
 8001dc4:	bf00      	nop
}
 8001dc6:	3710      	adds	r7, #16
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bd80      	pop	{r7, pc}

08001dcc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b085      	sub	sp, #20
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	60f8      	str	r0, [r7, #12]
 8001dd4:	60b9      	str	r1, [r7, #8]
 8001dd6:	607a      	str	r2, [r7, #4]
 8001dd8:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dde:	68fa      	ldr	r2, [r7, #12]
 8001de0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001de2:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d004      	beq.n	8001df6 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001df0:	68fa      	ldr	r2, [r7, #12]
 8001df2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001df4:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dfa:	f003 021c 	and.w	r2, r3, #28
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e02:	2101      	movs	r1, #1
 8001e04:	fa01 f202 	lsl.w	r2, r1, r2
 8001e08:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	683a      	ldr	r2, [r7, #0]
 8001e10:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	689b      	ldr	r3, [r3, #8]
 8001e16:	2b10      	cmp	r3, #16
 8001e18:	d108      	bne.n	8001e2c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	687a      	ldr	r2, [r7, #4]
 8001e20:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	68ba      	ldr	r2, [r7, #8]
 8001e28:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001e2a:	e007      	b.n	8001e3c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	68ba      	ldr	r2, [r7, #8]
 8001e32:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	687a      	ldr	r2, [r7, #4]
 8001e3a:	60da      	str	r2, [r3, #12]
}
 8001e3c:	bf00      	nop
 8001e3e:	3714      	adds	r7, #20
 8001e40:	46bd      	mov	sp, r7
 8001e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e46:	4770      	bx	lr

08001e48 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	b085      	sub	sp, #20
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	461a      	mov	r2, r3
 8001e56:	4b17      	ldr	r3, [pc, #92]	@ (8001eb4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8001e58:	429a      	cmp	r2, r3
 8001e5a:	d80a      	bhi.n	8001e72 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e60:	089b      	lsrs	r3, r3, #2
 8001e62:	009b      	lsls	r3, r3, #2
 8001e64:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8001e68:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8001e6c:	687a      	ldr	r2, [r7, #4]
 8001e6e:	6493      	str	r3, [r2, #72]	@ 0x48
 8001e70:	e007      	b.n	8001e82 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e76:	089b      	lsrs	r3, r3, #2
 8001e78:	009a      	lsls	r2, r3, #2
 8001e7a:	4b0f      	ldr	r3, [pc, #60]	@ (8001eb8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8001e7c:	4413      	add	r3, r2
 8001e7e:	687a      	ldr	r2, [r7, #4]
 8001e80:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	b2db      	uxtb	r3, r3
 8001e88:	3b08      	subs	r3, #8
 8001e8a:	4a0c      	ldr	r2, [pc, #48]	@ (8001ebc <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8001e8c:	fba2 2303 	umull	r2, r3, r2, r3
 8001e90:	091b      	lsrs	r3, r3, #4
 8001e92:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	4a0a      	ldr	r2, [pc, #40]	@ (8001ec0 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8001e98:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	f003 031f 	and.w	r3, r3, #31
 8001ea0:	2201      	movs	r2, #1
 8001ea2:	409a      	lsls	r2, r3
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8001ea8:	bf00      	nop
 8001eaa:	3714      	adds	r7, #20
 8001eac:	46bd      	mov	sp, r7
 8001eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb2:	4770      	bx	lr
 8001eb4:	40020407 	.word	0x40020407
 8001eb8:	4002081c 	.word	0x4002081c
 8001ebc:	cccccccd 	.word	0xcccccccd
 8001ec0:	40020880 	.word	0x40020880

08001ec4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b085      	sub	sp, #20
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	b2db      	uxtb	r3, r3
 8001ed2:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001ed4:	68fa      	ldr	r2, [r7, #12]
 8001ed6:	4b0b      	ldr	r3, [pc, #44]	@ (8001f04 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8001ed8:	4413      	add	r3, r2
 8001eda:	009b      	lsls	r3, r3, #2
 8001edc:	461a      	mov	r2, r3
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	4a08      	ldr	r2, [pc, #32]	@ (8001f08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8001ee6:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	3b01      	subs	r3, #1
 8001eec:	f003 0303 	and.w	r3, r3, #3
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	409a      	lsls	r2, r3
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8001ef8:	bf00      	nop
 8001efa:	3714      	adds	r7, #20
 8001efc:	46bd      	mov	sp, r7
 8001efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f02:	4770      	bx	lr
 8001f04:	1000823f 	.word	0x1000823f
 8001f08:	40020940 	.word	0x40020940

08001f0c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b087      	sub	sp, #28
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
 8001f14:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001f16:	2300      	movs	r3, #0
 8001f18:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f1a:	e166      	b.n	80021ea <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	681a      	ldr	r2, [r3, #0]
 8001f20:	2101      	movs	r1, #1
 8001f22:	697b      	ldr	r3, [r7, #20]
 8001f24:	fa01 f303 	lsl.w	r3, r1, r3
 8001f28:	4013      	ands	r3, r2
 8001f2a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	f000 8158 	beq.w	80021e4 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	f003 0303 	and.w	r3, r3, #3
 8001f3c:	2b01      	cmp	r3, #1
 8001f3e:	d005      	beq.n	8001f4c <HAL_GPIO_Init+0x40>
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	f003 0303 	and.w	r3, r3, #3
 8001f48:	2b02      	cmp	r3, #2
 8001f4a:	d130      	bne.n	8001fae <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	689b      	ldr	r3, [r3, #8]
 8001f50:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001f52:	697b      	ldr	r3, [r7, #20]
 8001f54:	005b      	lsls	r3, r3, #1
 8001f56:	2203      	movs	r2, #3
 8001f58:	fa02 f303 	lsl.w	r3, r2, r3
 8001f5c:	43db      	mvns	r3, r3
 8001f5e:	693a      	ldr	r2, [r7, #16]
 8001f60:	4013      	ands	r3, r2
 8001f62:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	68da      	ldr	r2, [r3, #12]
 8001f68:	697b      	ldr	r3, [r7, #20]
 8001f6a:	005b      	lsls	r3, r3, #1
 8001f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f70:	693a      	ldr	r2, [r7, #16]
 8001f72:	4313      	orrs	r3, r2
 8001f74:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	693a      	ldr	r2, [r7, #16]
 8001f7a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001f82:	2201      	movs	r2, #1
 8001f84:	697b      	ldr	r3, [r7, #20]
 8001f86:	fa02 f303 	lsl.w	r3, r2, r3
 8001f8a:	43db      	mvns	r3, r3
 8001f8c:	693a      	ldr	r2, [r7, #16]
 8001f8e:	4013      	ands	r3, r2
 8001f90:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	091b      	lsrs	r3, r3, #4
 8001f98:	f003 0201 	and.w	r2, r3, #1
 8001f9c:	697b      	ldr	r3, [r7, #20]
 8001f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa2:	693a      	ldr	r2, [r7, #16]
 8001fa4:	4313      	orrs	r3, r2
 8001fa6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	693a      	ldr	r2, [r7, #16]
 8001fac:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	f003 0303 	and.w	r3, r3, #3
 8001fb6:	2b03      	cmp	r3, #3
 8001fb8:	d017      	beq.n	8001fea <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	68db      	ldr	r3, [r3, #12]
 8001fbe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	005b      	lsls	r3, r3, #1
 8001fc4:	2203      	movs	r2, #3
 8001fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001fca:	43db      	mvns	r3, r3
 8001fcc:	693a      	ldr	r2, [r7, #16]
 8001fce:	4013      	ands	r3, r2
 8001fd0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	689a      	ldr	r2, [r3, #8]
 8001fd6:	697b      	ldr	r3, [r7, #20]
 8001fd8:	005b      	lsls	r3, r3, #1
 8001fda:	fa02 f303 	lsl.w	r3, r2, r3
 8001fde:	693a      	ldr	r2, [r7, #16]
 8001fe0:	4313      	orrs	r3, r2
 8001fe2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	693a      	ldr	r2, [r7, #16]
 8001fe8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	685b      	ldr	r3, [r3, #4]
 8001fee:	f003 0303 	and.w	r3, r3, #3
 8001ff2:	2b02      	cmp	r3, #2
 8001ff4:	d123      	bne.n	800203e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001ff6:	697b      	ldr	r3, [r7, #20]
 8001ff8:	08da      	lsrs	r2, r3, #3
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	3208      	adds	r2, #8
 8001ffe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002002:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002004:	697b      	ldr	r3, [r7, #20]
 8002006:	f003 0307 	and.w	r3, r3, #7
 800200a:	009b      	lsls	r3, r3, #2
 800200c:	220f      	movs	r2, #15
 800200e:	fa02 f303 	lsl.w	r3, r2, r3
 8002012:	43db      	mvns	r3, r3
 8002014:	693a      	ldr	r2, [r7, #16]
 8002016:	4013      	ands	r3, r2
 8002018:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	691a      	ldr	r2, [r3, #16]
 800201e:	697b      	ldr	r3, [r7, #20]
 8002020:	f003 0307 	and.w	r3, r3, #7
 8002024:	009b      	lsls	r3, r3, #2
 8002026:	fa02 f303 	lsl.w	r3, r2, r3
 800202a:	693a      	ldr	r2, [r7, #16]
 800202c:	4313      	orrs	r3, r2
 800202e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002030:	697b      	ldr	r3, [r7, #20]
 8002032:	08da      	lsrs	r2, r3, #3
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	3208      	adds	r2, #8
 8002038:	6939      	ldr	r1, [r7, #16]
 800203a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002044:	697b      	ldr	r3, [r7, #20]
 8002046:	005b      	lsls	r3, r3, #1
 8002048:	2203      	movs	r2, #3
 800204a:	fa02 f303 	lsl.w	r3, r2, r3
 800204e:	43db      	mvns	r3, r3
 8002050:	693a      	ldr	r2, [r7, #16]
 8002052:	4013      	ands	r3, r2
 8002054:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	685b      	ldr	r3, [r3, #4]
 800205a:	f003 0203 	and.w	r2, r3, #3
 800205e:	697b      	ldr	r3, [r7, #20]
 8002060:	005b      	lsls	r3, r3, #1
 8002062:	fa02 f303 	lsl.w	r3, r2, r3
 8002066:	693a      	ldr	r2, [r7, #16]
 8002068:	4313      	orrs	r3, r2
 800206a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	693a      	ldr	r2, [r7, #16]
 8002070:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	685b      	ldr	r3, [r3, #4]
 8002076:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800207a:	2b00      	cmp	r3, #0
 800207c:	f000 80b2 	beq.w	80021e4 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002080:	4b61      	ldr	r3, [pc, #388]	@ (8002208 <HAL_GPIO_Init+0x2fc>)
 8002082:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002084:	4a60      	ldr	r2, [pc, #384]	@ (8002208 <HAL_GPIO_Init+0x2fc>)
 8002086:	f043 0301 	orr.w	r3, r3, #1
 800208a:	6613      	str	r3, [r2, #96]	@ 0x60
 800208c:	4b5e      	ldr	r3, [pc, #376]	@ (8002208 <HAL_GPIO_Init+0x2fc>)
 800208e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002090:	f003 0301 	and.w	r3, r3, #1
 8002094:	60bb      	str	r3, [r7, #8]
 8002096:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002098:	4a5c      	ldr	r2, [pc, #368]	@ (800220c <HAL_GPIO_Init+0x300>)
 800209a:	697b      	ldr	r3, [r7, #20]
 800209c:	089b      	lsrs	r3, r3, #2
 800209e:	3302      	adds	r3, #2
 80020a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020a4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80020a6:	697b      	ldr	r3, [r7, #20]
 80020a8:	f003 0303 	and.w	r3, r3, #3
 80020ac:	009b      	lsls	r3, r3, #2
 80020ae:	220f      	movs	r2, #15
 80020b0:	fa02 f303 	lsl.w	r3, r2, r3
 80020b4:	43db      	mvns	r3, r3
 80020b6:	693a      	ldr	r2, [r7, #16]
 80020b8:	4013      	ands	r3, r2
 80020ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80020c2:	d02b      	beq.n	800211c <HAL_GPIO_Init+0x210>
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	4a52      	ldr	r2, [pc, #328]	@ (8002210 <HAL_GPIO_Init+0x304>)
 80020c8:	4293      	cmp	r3, r2
 80020ca:	d025      	beq.n	8002118 <HAL_GPIO_Init+0x20c>
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	4a51      	ldr	r2, [pc, #324]	@ (8002214 <HAL_GPIO_Init+0x308>)
 80020d0:	4293      	cmp	r3, r2
 80020d2:	d01f      	beq.n	8002114 <HAL_GPIO_Init+0x208>
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	4a50      	ldr	r2, [pc, #320]	@ (8002218 <HAL_GPIO_Init+0x30c>)
 80020d8:	4293      	cmp	r3, r2
 80020da:	d019      	beq.n	8002110 <HAL_GPIO_Init+0x204>
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	4a4f      	ldr	r2, [pc, #316]	@ (800221c <HAL_GPIO_Init+0x310>)
 80020e0:	4293      	cmp	r3, r2
 80020e2:	d013      	beq.n	800210c <HAL_GPIO_Init+0x200>
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	4a4e      	ldr	r2, [pc, #312]	@ (8002220 <HAL_GPIO_Init+0x314>)
 80020e8:	4293      	cmp	r3, r2
 80020ea:	d00d      	beq.n	8002108 <HAL_GPIO_Init+0x1fc>
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	4a4d      	ldr	r2, [pc, #308]	@ (8002224 <HAL_GPIO_Init+0x318>)
 80020f0:	4293      	cmp	r3, r2
 80020f2:	d007      	beq.n	8002104 <HAL_GPIO_Init+0x1f8>
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	4a4c      	ldr	r2, [pc, #304]	@ (8002228 <HAL_GPIO_Init+0x31c>)
 80020f8:	4293      	cmp	r3, r2
 80020fa:	d101      	bne.n	8002100 <HAL_GPIO_Init+0x1f4>
 80020fc:	2307      	movs	r3, #7
 80020fe:	e00e      	b.n	800211e <HAL_GPIO_Init+0x212>
 8002100:	2308      	movs	r3, #8
 8002102:	e00c      	b.n	800211e <HAL_GPIO_Init+0x212>
 8002104:	2306      	movs	r3, #6
 8002106:	e00a      	b.n	800211e <HAL_GPIO_Init+0x212>
 8002108:	2305      	movs	r3, #5
 800210a:	e008      	b.n	800211e <HAL_GPIO_Init+0x212>
 800210c:	2304      	movs	r3, #4
 800210e:	e006      	b.n	800211e <HAL_GPIO_Init+0x212>
 8002110:	2303      	movs	r3, #3
 8002112:	e004      	b.n	800211e <HAL_GPIO_Init+0x212>
 8002114:	2302      	movs	r3, #2
 8002116:	e002      	b.n	800211e <HAL_GPIO_Init+0x212>
 8002118:	2301      	movs	r3, #1
 800211a:	e000      	b.n	800211e <HAL_GPIO_Init+0x212>
 800211c:	2300      	movs	r3, #0
 800211e:	697a      	ldr	r2, [r7, #20]
 8002120:	f002 0203 	and.w	r2, r2, #3
 8002124:	0092      	lsls	r2, r2, #2
 8002126:	4093      	lsls	r3, r2
 8002128:	693a      	ldr	r2, [r7, #16]
 800212a:	4313      	orrs	r3, r2
 800212c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800212e:	4937      	ldr	r1, [pc, #220]	@ (800220c <HAL_GPIO_Init+0x300>)
 8002130:	697b      	ldr	r3, [r7, #20]
 8002132:	089b      	lsrs	r3, r3, #2
 8002134:	3302      	adds	r3, #2
 8002136:	693a      	ldr	r2, [r7, #16]
 8002138:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800213c:	4b3b      	ldr	r3, [pc, #236]	@ (800222c <HAL_GPIO_Init+0x320>)
 800213e:	689b      	ldr	r3, [r3, #8]
 8002140:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	43db      	mvns	r3, r3
 8002146:	693a      	ldr	r2, [r7, #16]
 8002148:	4013      	ands	r3, r2
 800214a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002154:	2b00      	cmp	r3, #0
 8002156:	d003      	beq.n	8002160 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8002158:	693a      	ldr	r2, [r7, #16]
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	4313      	orrs	r3, r2
 800215e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002160:	4a32      	ldr	r2, [pc, #200]	@ (800222c <HAL_GPIO_Init+0x320>)
 8002162:	693b      	ldr	r3, [r7, #16]
 8002164:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002166:	4b31      	ldr	r3, [pc, #196]	@ (800222c <HAL_GPIO_Init+0x320>)
 8002168:	68db      	ldr	r3, [r3, #12]
 800216a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	43db      	mvns	r3, r3
 8002170:	693a      	ldr	r2, [r7, #16]
 8002172:	4013      	ands	r3, r2
 8002174:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800217e:	2b00      	cmp	r3, #0
 8002180:	d003      	beq.n	800218a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8002182:	693a      	ldr	r2, [r7, #16]
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	4313      	orrs	r3, r2
 8002188:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800218a:	4a28      	ldr	r2, [pc, #160]	@ (800222c <HAL_GPIO_Init+0x320>)
 800218c:	693b      	ldr	r3, [r7, #16]
 800218e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002190:	4b26      	ldr	r3, [pc, #152]	@ (800222c <HAL_GPIO_Init+0x320>)
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	43db      	mvns	r3, r3
 800219a:	693a      	ldr	r2, [r7, #16]
 800219c:	4013      	ands	r3, r2
 800219e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d003      	beq.n	80021b4 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80021ac:	693a      	ldr	r2, [r7, #16]
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	4313      	orrs	r3, r2
 80021b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80021b4:	4a1d      	ldr	r2, [pc, #116]	@ (800222c <HAL_GPIO_Init+0x320>)
 80021b6:	693b      	ldr	r3, [r7, #16]
 80021b8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80021ba:	4b1c      	ldr	r3, [pc, #112]	@ (800222c <HAL_GPIO_Init+0x320>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	43db      	mvns	r3, r3
 80021c4:	693a      	ldr	r2, [r7, #16]
 80021c6:	4013      	ands	r3, r2
 80021c8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d003      	beq.n	80021de <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80021d6:	693a      	ldr	r2, [r7, #16]
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	4313      	orrs	r3, r2
 80021dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80021de:	4a13      	ldr	r2, [pc, #76]	@ (800222c <HAL_GPIO_Init+0x320>)
 80021e0:	693b      	ldr	r3, [r7, #16]
 80021e2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80021e4:	697b      	ldr	r3, [r7, #20]
 80021e6:	3301      	adds	r3, #1
 80021e8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	681a      	ldr	r2, [r3, #0]
 80021ee:	697b      	ldr	r3, [r7, #20]
 80021f0:	fa22 f303 	lsr.w	r3, r2, r3
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	f47f ae91 	bne.w	8001f1c <HAL_GPIO_Init+0x10>
  }
}
 80021fa:	bf00      	nop
 80021fc:	bf00      	nop
 80021fe:	371c      	adds	r7, #28
 8002200:	46bd      	mov	sp, r7
 8002202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002206:	4770      	bx	lr
 8002208:	40021000 	.word	0x40021000
 800220c:	40010000 	.word	0x40010000
 8002210:	48000400 	.word	0x48000400
 8002214:	48000800 	.word	0x48000800
 8002218:	48000c00 	.word	0x48000c00
 800221c:	48001000 	.word	0x48001000
 8002220:	48001400 	.word	0x48001400
 8002224:	48001800 	.word	0x48001800
 8002228:	48001c00 	.word	0x48001c00
 800222c:	40010400 	.word	0x40010400

08002230 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002230:	b480      	push	{r7}
 8002232:	b083      	sub	sp, #12
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
 8002238:	460b      	mov	r3, r1
 800223a:	807b      	strh	r3, [r7, #2]
 800223c:	4613      	mov	r3, r2
 800223e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002240:	787b      	ldrb	r3, [r7, #1]
 8002242:	2b00      	cmp	r3, #0
 8002244:	d003      	beq.n	800224e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002246:	887a      	ldrh	r2, [r7, #2]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800224c:	e002      	b.n	8002254 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800224e:	887a      	ldrh	r2, [r7, #2]
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002254:	bf00      	nop
 8002256:	370c      	adds	r7, #12
 8002258:	46bd      	mov	sp, r7
 800225a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225e:	4770      	bx	lr

08002260 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002260:	b480      	push	{r7}
 8002262:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002264:	4b0d      	ldr	r3, [pc, #52]	@ (800229c <HAL_PWREx_GetVoltageRange+0x3c>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800226c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002270:	d102      	bne.n	8002278 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8002272:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002276:	e00b      	b.n	8002290 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8002278:	4b08      	ldr	r3, [pc, #32]	@ (800229c <HAL_PWREx_GetVoltageRange+0x3c>)
 800227a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800227e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002282:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002286:	d102      	bne.n	800228e <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8002288:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800228c:	e000      	b.n	8002290 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 800228e:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8002290:	4618      	mov	r0, r3
 8002292:	46bd      	mov	sp, r7
 8002294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002298:	4770      	bx	lr
 800229a:	bf00      	nop
 800229c:	40007000 	.word	0x40007000

080022a0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b085      	sub	sp, #20
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d141      	bne.n	8002332 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80022ae:	4b4b      	ldr	r3, [pc, #300]	@ (80023dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80022b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80022ba:	d131      	bne.n	8002320 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80022bc:	4b47      	ldr	r3, [pc, #284]	@ (80023dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80022c2:	4a46      	ldr	r2, [pc, #280]	@ (80023dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80022c8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80022cc:	4b43      	ldr	r3, [pc, #268]	@ (80023dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80022d4:	4a41      	ldr	r2, [pc, #260]	@ (80023dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022d6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80022da:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80022dc:	4b40      	ldr	r3, [pc, #256]	@ (80023e0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	2232      	movs	r2, #50	@ 0x32
 80022e2:	fb02 f303 	mul.w	r3, r2, r3
 80022e6:	4a3f      	ldr	r2, [pc, #252]	@ (80023e4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80022e8:	fba2 2303 	umull	r2, r3, r2, r3
 80022ec:	0c9b      	lsrs	r3, r3, #18
 80022ee:	3301      	adds	r3, #1
 80022f0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80022f2:	e002      	b.n	80022fa <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	3b01      	subs	r3, #1
 80022f8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80022fa:	4b38      	ldr	r3, [pc, #224]	@ (80023dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022fc:	695b      	ldr	r3, [r3, #20]
 80022fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002302:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002306:	d102      	bne.n	800230e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	2b00      	cmp	r3, #0
 800230c:	d1f2      	bne.n	80022f4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800230e:	4b33      	ldr	r3, [pc, #204]	@ (80023dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002310:	695b      	ldr	r3, [r3, #20]
 8002312:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002316:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800231a:	d158      	bne.n	80023ce <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800231c:	2303      	movs	r3, #3
 800231e:	e057      	b.n	80023d0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002320:	4b2e      	ldr	r3, [pc, #184]	@ (80023dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002322:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002326:	4a2d      	ldr	r2, [pc, #180]	@ (80023dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002328:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800232c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002330:	e04d      	b.n	80023ce <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002338:	d141      	bne.n	80023be <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800233a:	4b28      	ldr	r3, [pc, #160]	@ (80023dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002342:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002346:	d131      	bne.n	80023ac <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002348:	4b24      	ldr	r3, [pc, #144]	@ (80023dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800234a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800234e:	4a23      	ldr	r2, [pc, #140]	@ (80023dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002350:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002354:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002358:	4b20      	ldr	r3, [pc, #128]	@ (80023dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002360:	4a1e      	ldr	r2, [pc, #120]	@ (80023dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002362:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002366:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002368:	4b1d      	ldr	r3, [pc, #116]	@ (80023e0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	2232      	movs	r2, #50	@ 0x32
 800236e:	fb02 f303 	mul.w	r3, r2, r3
 8002372:	4a1c      	ldr	r2, [pc, #112]	@ (80023e4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002374:	fba2 2303 	umull	r2, r3, r2, r3
 8002378:	0c9b      	lsrs	r3, r3, #18
 800237a:	3301      	adds	r3, #1
 800237c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800237e:	e002      	b.n	8002386 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	3b01      	subs	r3, #1
 8002384:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002386:	4b15      	ldr	r3, [pc, #84]	@ (80023dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002388:	695b      	ldr	r3, [r3, #20]
 800238a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800238e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002392:	d102      	bne.n	800239a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	2b00      	cmp	r3, #0
 8002398:	d1f2      	bne.n	8002380 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800239a:	4b10      	ldr	r3, [pc, #64]	@ (80023dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800239c:	695b      	ldr	r3, [r3, #20]
 800239e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80023a6:	d112      	bne.n	80023ce <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80023a8:	2303      	movs	r3, #3
 80023aa:	e011      	b.n	80023d0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80023ac:	4b0b      	ldr	r3, [pc, #44]	@ (80023dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80023b2:	4a0a      	ldr	r2, [pc, #40]	@ (80023dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80023b8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80023bc:	e007      	b.n	80023ce <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80023be:	4b07      	ldr	r3, [pc, #28]	@ (80023dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80023c6:	4a05      	ldr	r2, [pc, #20]	@ (80023dc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023c8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80023cc:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80023ce:	2300      	movs	r3, #0
}
 80023d0:	4618      	mov	r0, r3
 80023d2:	3714      	adds	r7, #20
 80023d4:	46bd      	mov	sp, r7
 80023d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023da:	4770      	bx	lr
 80023dc:	40007000 	.word	0x40007000
 80023e0:	20000000 	.word	0x20000000
 80023e4:	431bde83 	.word	0x431bde83

080023e8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b088      	sub	sp, #32
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d102      	bne.n	80023fc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80023f6:	2301      	movs	r3, #1
 80023f8:	f000 bc08 	b.w	8002c0c <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80023fc:	4b96      	ldr	r3, [pc, #600]	@ (8002658 <HAL_RCC_OscConfig+0x270>)
 80023fe:	689b      	ldr	r3, [r3, #8]
 8002400:	f003 030c 	and.w	r3, r3, #12
 8002404:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002406:	4b94      	ldr	r3, [pc, #592]	@ (8002658 <HAL_RCC_OscConfig+0x270>)
 8002408:	68db      	ldr	r3, [r3, #12]
 800240a:	f003 0303 	and.w	r3, r3, #3
 800240e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f003 0310 	and.w	r3, r3, #16
 8002418:	2b00      	cmp	r3, #0
 800241a:	f000 80e4 	beq.w	80025e6 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800241e:	69bb      	ldr	r3, [r7, #24]
 8002420:	2b00      	cmp	r3, #0
 8002422:	d007      	beq.n	8002434 <HAL_RCC_OscConfig+0x4c>
 8002424:	69bb      	ldr	r3, [r7, #24]
 8002426:	2b0c      	cmp	r3, #12
 8002428:	f040 808b 	bne.w	8002542 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800242c:	697b      	ldr	r3, [r7, #20]
 800242e:	2b01      	cmp	r3, #1
 8002430:	f040 8087 	bne.w	8002542 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002434:	4b88      	ldr	r3, [pc, #544]	@ (8002658 <HAL_RCC_OscConfig+0x270>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f003 0302 	and.w	r3, r3, #2
 800243c:	2b00      	cmp	r3, #0
 800243e:	d005      	beq.n	800244c <HAL_RCC_OscConfig+0x64>
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	699b      	ldr	r3, [r3, #24]
 8002444:	2b00      	cmp	r3, #0
 8002446:	d101      	bne.n	800244c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002448:	2301      	movs	r3, #1
 800244a:	e3df      	b.n	8002c0c <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6a1a      	ldr	r2, [r3, #32]
 8002450:	4b81      	ldr	r3, [pc, #516]	@ (8002658 <HAL_RCC_OscConfig+0x270>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f003 0308 	and.w	r3, r3, #8
 8002458:	2b00      	cmp	r3, #0
 800245a:	d004      	beq.n	8002466 <HAL_RCC_OscConfig+0x7e>
 800245c:	4b7e      	ldr	r3, [pc, #504]	@ (8002658 <HAL_RCC_OscConfig+0x270>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002464:	e005      	b.n	8002472 <HAL_RCC_OscConfig+0x8a>
 8002466:	4b7c      	ldr	r3, [pc, #496]	@ (8002658 <HAL_RCC_OscConfig+0x270>)
 8002468:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800246c:	091b      	lsrs	r3, r3, #4
 800246e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002472:	4293      	cmp	r3, r2
 8002474:	d223      	bcs.n	80024be <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6a1b      	ldr	r3, [r3, #32]
 800247a:	4618      	mov	r0, r3
 800247c:	f000 fdcc 	bl	8003018 <RCC_SetFlashLatencyFromMSIRange>
 8002480:	4603      	mov	r3, r0
 8002482:	2b00      	cmp	r3, #0
 8002484:	d001      	beq.n	800248a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002486:	2301      	movs	r3, #1
 8002488:	e3c0      	b.n	8002c0c <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800248a:	4b73      	ldr	r3, [pc, #460]	@ (8002658 <HAL_RCC_OscConfig+0x270>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4a72      	ldr	r2, [pc, #456]	@ (8002658 <HAL_RCC_OscConfig+0x270>)
 8002490:	f043 0308 	orr.w	r3, r3, #8
 8002494:	6013      	str	r3, [r2, #0]
 8002496:	4b70      	ldr	r3, [pc, #448]	@ (8002658 <HAL_RCC_OscConfig+0x270>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6a1b      	ldr	r3, [r3, #32]
 80024a2:	496d      	ldr	r1, [pc, #436]	@ (8002658 <HAL_RCC_OscConfig+0x270>)
 80024a4:	4313      	orrs	r3, r2
 80024a6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80024a8:	4b6b      	ldr	r3, [pc, #428]	@ (8002658 <HAL_RCC_OscConfig+0x270>)
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	69db      	ldr	r3, [r3, #28]
 80024b4:	021b      	lsls	r3, r3, #8
 80024b6:	4968      	ldr	r1, [pc, #416]	@ (8002658 <HAL_RCC_OscConfig+0x270>)
 80024b8:	4313      	orrs	r3, r2
 80024ba:	604b      	str	r3, [r1, #4]
 80024bc:	e025      	b.n	800250a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80024be:	4b66      	ldr	r3, [pc, #408]	@ (8002658 <HAL_RCC_OscConfig+0x270>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4a65      	ldr	r2, [pc, #404]	@ (8002658 <HAL_RCC_OscConfig+0x270>)
 80024c4:	f043 0308 	orr.w	r3, r3, #8
 80024c8:	6013      	str	r3, [r2, #0]
 80024ca:	4b63      	ldr	r3, [pc, #396]	@ (8002658 <HAL_RCC_OscConfig+0x270>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6a1b      	ldr	r3, [r3, #32]
 80024d6:	4960      	ldr	r1, [pc, #384]	@ (8002658 <HAL_RCC_OscConfig+0x270>)
 80024d8:	4313      	orrs	r3, r2
 80024da:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80024dc:	4b5e      	ldr	r3, [pc, #376]	@ (8002658 <HAL_RCC_OscConfig+0x270>)
 80024de:	685b      	ldr	r3, [r3, #4]
 80024e0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	69db      	ldr	r3, [r3, #28]
 80024e8:	021b      	lsls	r3, r3, #8
 80024ea:	495b      	ldr	r1, [pc, #364]	@ (8002658 <HAL_RCC_OscConfig+0x270>)
 80024ec:	4313      	orrs	r3, r2
 80024ee:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80024f0:	69bb      	ldr	r3, [r7, #24]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d109      	bne.n	800250a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6a1b      	ldr	r3, [r3, #32]
 80024fa:	4618      	mov	r0, r3
 80024fc:	f000 fd8c 	bl	8003018 <RCC_SetFlashLatencyFromMSIRange>
 8002500:	4603      	mov	r3, r0
 8002502:	2b00      	cmp	r3, #0
 8002504:	d001      	beq.n	800250a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8002506:	2301      	movs	r3, #1
 8002508:	e380      	b.n	8002c0c <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800250a:	f000 fcc1 	bl	8002e90 <HAL_RCC_GetSysClockFreq>
 800250e:	4602      	mov	r2, r0
 8002510:	4b51      	ldr	r3, [pc, #324]	@ (8002658 <HAL_RCC_OscConfig+0x270>)
 8002512:	689b      	ldr	r3, [r3, #8]
 8002514:	091b      	lsrs	r3, r3, #4
 8002516:	f003 030f 	and.w	r3, r3, #15
 800251a:	4950      	ldr	r1, [pc, #320]	@ (800265c <HAL_RCC_OscConfig+0x274>)
 800251c:	5ccb      	ldrb	r3, [r1, r3]
 800251e:	f003 031f 	and.w	r3, r3, #31
 8002522:	fa22 f303 	lsr.w	r3, r2, r3
 8002526:	4a4e      	ldr	r2, [pc, #312]	@ (8002660 <HAL_RCC_OscConfig+0x278>)
 8002528:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800252a:	4b4e      	ldr	r3, [pc, #312]	@ (8002664 <HAL_RCC_OscConfig+0x27c>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	4618      	mov	r0, r3
 8002530:	f7fe fcd8 	bl	8000ee4 <HAL_InitTick>
 8002534:	4603      	mov	r3, r0
 8002536:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002538:	7bfb      	ldrb	r3, [r7, #15]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d052      	beq.n	80025e4 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800253e:	7bfb      	ldrb	r3, [r7, #15]
 8002540:	e364      	b.n	8002c0c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	699b      	ldr	r3, [r3, #24]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d032      	beq.n	80025b0 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800254a:	4b43      	ldr	r3, [pc, #268]	@ (8002658 <HAL_RCC_OscConfig+0x270>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	4a42      	ldr	r2, [pc, #264]	@ (8002658 <HAL_RCC_OscConfig+0x270>)
 8002550:	f043 0301 	orr.w	r3, r3, #1
 8002554:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002556:	f7fe fd15 	bl	8000f84 <HAL_GetTick>
 800255a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800255c:	e008      	b.n	8002570 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800255e:	f7fe fd11 	bl	8000f84 <HAL_GetTick>
 8002562:	4602      	mov	r2, r0
 8002564:	693b      	ldr	r3, [r7, #16]
 8002566:	1ad3      	subs	r3, r2, r3
 8002568:	2b02      	cmp	r3, #2
 800256a:	d901      	bls.n	8002570 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800256c:	2303      	movs	r3, #3
 800256e:	e34d      	b.n	8002c0c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002570:	4b39      	ldr	r3, [pc, #228]	@ (8002658 <HAL_RCC_OscConfig+0x270>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f003 0302 	and.w	r3, r3, #2
 8002578:	2b00      	cmp	r3, #0
 800257a:	d0f0      	beq.n	800255e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800257c:	4b36      	ldr	r3, [pc, #216]	@ (8002658 <HAL_RCC_OscConfig+0x270>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a35      	ldr	r2, [pc, #212]	@ (8002658 <HAL_RCC_OscConfig+0x270>)
 8002582:	f043 0308 	orr.w	r3, r3, #8
 8002586:	6013      	str	r3, [r2, #0]
 8002588:	4b33      	ldr	r3, [pc, #204]	@ (8002658 <HAL_RCC_OscConfig+0x270>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6a1b      	ldr	r3, [r3, #32]
 8002594:	4930      	ldr	r1, [pc, #192]	@ (8002658 <HAL_RCC_OscConfig+0x270>)
 8002596:	4313      	orrs	r3, r2
 8002598:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800259a:	4b2f      	ldr	r3, [pc, #188]	@ (8002658 <HAL_RCC_OscConfig+0x270>)
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	69db      	ldr	r3, [r3, #28]
 80025a6:	021b      	lsls	r3, r3, #8
 80025a8:	492b      	ldr	r1, [pc, #172]	@ (8002658 <HAL_RCC_OscConfig+0x270>)
 80025aa:	4313      	orrs	r3, r2
 80025ac:	604b      	str	r3, [r1, #4]
 80025ae:	e01a      	b.n	80025e6 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80025b0:	4b29      	ldr	r3, [pc, #164]	@ (8002658 <HAL_RCC_OscConfig+0x270>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	4a28      	ldr	r2, [pc, #160]	@ (8002658 <HAL_RCC_OscConfig+0x270>)
 80025b6:	f023 0301 	bic.w	r3, r3, #1
 80025ba:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80025bc:	f7fe fce2 	bl	8000f84 <HAL_GetTick>
 80025c0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80025c2:	e008      	b.n	80025d6 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80025c4:	f7fe fcde 	bl	8000f84 <HAL_GetTick>
 80025c8:	4602      	mov	r2, r0
 80025ca:	693b      	ldr	r3, [r7, #16]
 80025cc:	1ad3      	subs	r3, r2, r3
 80025ce:	2b02      	cmp	r3, #2
 80025d0:	d901      	bls.n	80025d6 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80025d2:	2303      	movs	r3, #3
 80025d4:	e31a      	b.n	8002c0c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80025d6:	4b20      	ldr	r3, [pc, #128]	@ (8002658 <HAL_RCC_OscConfig+0x270>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f003 0302 	and.w	r3, r3, #2
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d1f0      	bne.n	80025c4 <HAL_RCC_OscConfig+0x1dc>
 80025e2:	e000      	b.n	80025e6 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80025e4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f003 0301 	and.w	r3, r3, #1
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d073      	beq.n	80026da <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80025f2:	69bb      	ldr	r3, [r7, #24]
 80025f4:	2b08      	cmp	r3, #8
 80025f6:	d005      	beq.n	8002604 <HAL_RCC_OscConfig+0x21c>
 80025f8:	69bb      	ldr	r3, [r7, #24]
 80025fa:	2b0c      	cmp	r3, #12
 80025fc:	d10e      	bne.n	800261c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80025fe:	697b      	ldr	r3, [r7, #20]
 8002600:	2b03      	cmp	r3, #3
 8002602:	d10b      	bne.n	800261c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002604:	4b14      	ldr	r3, [pc, #80]	@ (8002658 <HAL_RCC_OscConfig+0x270>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800260c:	2b00      	cmp	r3, #0
 800260e:	d063      	beq.n	80026d8 <HAL_RCC_OscConfig+0x2f0>
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	2b00      	cmp	r3, #0
 8002616:	d15f      	bne.n	80026d8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002618:	2301      	movs	r3, #1
 800261a:	e2f7      	b.n	8002c0c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	685b      	ldr	r3, [r3, #4]
 8002620:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002624:	d106      	bne.n	8002634 <HAL_RCC_OscConfig+0x24c>
 8002626:	4b0c      	ldr	r3, [pc, #48]	@ (8002658 <HAL_RCC_OscConfig+0x270>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4a0b      	ldr	r2, [pc, #44]	@ (8002658 <HAL_RCC_OscConfig+0x270>)
 800262c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002630:	6013      	str	r3, [r2, #0]
 8002632:	e025      	b.n	8002680 <HAL_RCC_OscConfig+0x298>
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800263c:	d114      	bne.n	8002668 <HAL_RCC_OscConfig+0x280>
 800263e:	4b06      	ldr	r3, [pc, #24]	@ (8002658 <HAL_RCC_OscConfig+0x270>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	4a05      	ldr	r2, [pc, #20]	@ (8002658 <HAL_RCC_OscConfig+0x270>)
 8002644:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002648:	6013      	str	r3, [r2, #0]
 800264a:	4b03      	ldr	r3, [pc, #12]	@ (8002658 <HAL_RCC_OscConfig+0x270>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	4a02      	ldr	r2, [pc, #8]	@ (8002658 <HAL_RCC_OscConfig+0x270>)
 8002650:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002654:	6013      	str	r3, [r2, #0]
 8002656:	e013      	b.n	8002680 <HAL_RCC_OscConfig+0x298>
 8002658:	40021000 	.word	0x40021000
 800265c:	08005328 	.word	0x08005328
 8002660:	20000000 	.word	0x20000000
 8002664:	20000004 	.word	0x20000004
 8002668:	4ba0      	ldr	r3, [pc, #640]	@ (80028ec <HAL_RCC_OscConfig+0x504>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	4a9f      	ldr	r2, [pc, #636]	@ (80028ec <HAL_RCC_OscConfig+0x504>)
 800266e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002672:	6013      	str	r3, [r2, #0]
 8002674:	4b9d      	ldr	r3, [pc, #628]	@ (80028ec <HAL_RCC_OscConfig+0x504>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4a9c      	ldr	r2, [pc, #624]	@ (80028ec <HAL_RCC_OscConfig+0x504>)
 800267a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800267e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	685b      	ldr	r3, [r3, #4]
 8002684:	2b00      	cmp	r3, #0
 8002686:	d013      	beq.n	80026b0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002688:	f7fe fc7c 	bl	8000f84 <HAL_GetTick>
 800268c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800268e:	e008      	b.n	80026a2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002690:	f7fe fc78 	bl	8000f84 <HAL_GetTick>
 8002694:	4602      	mov	r2, r0
 8002696:	693b      	ldr	r3, [r7, #16]
 8002698:	1ad3      	subs	r3, r2, r3
 800269a:	2b64      	cmp	r3, #100	@ 0x64
 800269c:	d901      	bls.n	80026a2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800269e:	2303      	movs	r3, #3
 80026a0:	e2b4      	b.n	8002c0c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80026a2:	4b92      	ldr	r3, [pc, #584]	@ (80028ec <HAL_RCC_OscConfig+0x504>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d0f0      	beq.n	8002690 <HAL_RCC_OscConfig+0x2a8>
 80026ae:	e014      	b.n	80026da <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026b0:	f7fe fc68 	bl	8000f84 <HAL_GetTick>
 80026b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80026b6:	e008      	b.n	80026ca <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026b8:	f7fe fc64 	bl	8000f84 <HAL_GetTick>
 80026bc:	4602      	mov	r2, r0
 80026be:	693b      	ldr	r3, [r7, #16]
 80026c0:	1ad3      	subs	r3, r2, r3
 80026c2:	2b64      	cmp	r3, #100	@ 0x64
 80026c4:	d901      	bls.n	80026ca <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80026c6:	2303      	movs	r3, #3
 80026c8:	e2a0      	b.n	8002c0c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80026ca:	4b88      	ldr	r3, [pc, #544]	@ (80028ec <HAL_RCC_OscConfig+0x504>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d1f0      	bne.n	80026b8 <HAL_RCC_OscConfig+0x2d0>
 80026d6:	e000      	b.n	80026da <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f003 0302 	and.w	r3, r3, #2
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d060      	beq.n	80027a8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80026e6:	69bb      	ldr	r3, [r7, #24]
 80026e8:	2b04      	cmp	r3, #4
 80026ea:	d005      	beq.n	80026f8 <HAL_RCC_OscConfig+0x310>
 80026ec:	69bb      	ldr	r3, [r7, #24]
 80026ee:	2b0c      	cmp	r3, #12
 80026f0:	d119      	bne.n	8002726 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80026f2:	697b      	ldr	r3, [r7, #20]
 80026f4:	2b02      	cmp	r3, #2
 80026f6:	d116      	bne.n	8002726 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80026f8:	4b7c      	ldr	r3, [pc, #496]	@ (80028ec <HAL_RCC_OscConfig+0x504>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002700:	2b00      	cmp	r3, #0
 8002702:	d005      	beq.n	8002710 <HAL_RCC_OscConfig+0x328>
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	68db      	ldr	r3, [r3, #12]
 8002708:	2b00      	cmp	r3, #0
 800270a:	d101      	bne.n	8002710 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800270c:	2301      	movs	r3, #1
 800270e:	e27d      	b.n	8002c0c <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002710:	4b76      	ldr	r3, [pc, #472]	@ (80028ec <HAL_RCC_OscConfig+0x504>)
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	691b      	ldr	r3, [r3, #16]
 800271c:	061b      	lsls	r3, r3, #24
 800271e:	4973      	ldr	r1, [pc, #460]	@ (80028ec <HAL_RCC_OscConfig+0x504>)
 8002720:	4313      	orrs	r3, r2
 8002722:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002724:	e040      	b.n	80027a8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	68db      	ldr	r3, [r3, #12]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d023      	beq.n	8002776 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800272e:	4b6f      	ldr	r3, [pc, #444]	@ (80028ec <HAL_RCC_OscConfig+0x504>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	4a6e      	ldr	r2, [pc, #440]	@ (80028ec <HAL_RCC_OscConfig+0x504>)
 8002734:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002738:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800273a:	f7fe fc23 	bl	8000f84 <HAL_GetTick>
 800273e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002740:	e008      	b.n	8002754 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002742:	f7fe fc1f 	bl	8000f84 <HAL_GetTick>
 8002746:	4602      	mov	r2, r0
 8002748:	693b      	ldr	r3, [r7, #16]
 800274a:	1ad3      	subs	r3, r2, r3
 800274c:	2b02      	cmp	r3, #2
 800274e:	d901      	bls.n	8002754 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002750:	2303      	movs	r3, #3
 8002752:	e25b      	b.n	8002c0c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002754:	4b65      	ldr	r3, [pc, #404]	@ (80028ec <HAL_RCC_OscConfig+0x504>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800275c:	2b00      	cmp	r3, #0
 800275e:	d0f0      	beq.n	8002742 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002760:	4b62      	ldr	r3, [pc, #392]	@ (80028ec <HAL_RCC_OscConfig+0x504>)
 8002762:	685b      	ldr	r3, [r3, #4]
 8002764:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	691b      	ldr	r3, [r3, #16]
 800276c:	061b      	lsls	r3, r3, #24
 800276e:	495f      	ldr	r1, [pc, #380]	@ (80028ec <HAL_RCC_OscConfig+0x504>)
 8002770:	4313      	orrs	r3, r2
 8002772:	604b      	str	r3, [r1, #4]
 8002774:	e018      	b.n	80027a8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002776:	4b5d      	ldr	r3, [pc, #372]	@ (80028ec <HAL_RCC_OscConfig+0x504>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4a5c      	ldr	r2, [pc, #368]	@ (80028ec <HAL_RCC_OscConfig+0x504>)
 800277c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002780:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002782:	f7fe fbff 	bl	8000f84 <HAL_GetTick>
 8002786:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002788:	e008      	b.n	800279c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800278a:	f7fe fbfb 	bl	8000f84 <HAL_GetTick>
 800278e:	4602      	mov	r2, r0
 8002790:	693b      	ldr	r3, [r7, #16]
 8002792:	1ad3      	subs	r3, r2, r3
 8002794:	2b02      	cmp	r3, #2
 8002796:	d901      	bls.n	800279c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002798:	2303      	movs	r3, #3
 800279a:	e237      	b.n	8002c0c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800279c:	4b53      	ldr	r3, [pc, #332]	@ (80028ec <HAL_RCC_OscConfig+0x504>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d1f0      	bne.n	800278a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f003 0308 	and.w	r3, r3, #8
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d03c      	beq.n	800282e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	695b      	ldr	r3, [r3, #20]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d01c      	beq.n	80027f6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80027bc:	4b4b      	ldr	r3, [pc, #300]	@ (80028ec <HAL_RCC_OscConfig+0x504>)
 80027be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80027c2:	4a4a      	ldr	r2, [pc, #296]	@ (80028ec <HAL_RCC_OscConfig+0x504>)
 80027c4:	f043 0301 	orr.w	r3, r3, #1
 80027c8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027cc:	f7fe fbda 	bl	8000f84 <HAL_GetTick>
 80027d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80027d2:	e008      	b.n	80027e6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027d4:	f7fe fbd6 	bl	8000f84 <HAL_GetTick>
 80027d8:	4602      	mov	r2, r0
 80027da:	693b      	ldr	r3, [r7, #16]
 80027dc:	1ad3      	subs	r3, r2, r3
 80027de:	2b02      	cmp	r3, #2
 80027e0:	d901      	bls.n	80027e6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80027e2:	2303      	movs	r3, #3
 80027e4:	e212      	b.n	8002c0c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80027e6:	4b41      	ldr	r3, [pc, #260]	@ (80028ec <HAL_RCC_OscConfig+0x504>)
 80027e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80027ec:	f003 0302 	and.w	r3, r3, #2
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d0ef      	beq.n	80027d4 <HAL_RCC_OscConfig+0x3ec>
 80027f4:	e01b      	b.n	800282e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80027f6:	4b3d      	ldr	r3, [pc, #244]	@ (80028ec <HAL_RCC_OscConfig+0x504>)
 80027f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80027fc:	4a3b      	ldr	r2, [pc, #236]	@ (80028ec <HAL_RCC_OscConfig+0x504>)
 80027fe:	f023 0301 	bic.w	r3, r3, #1
 8002802:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002806:	f7fe fbbd 	bl	8000f84 <HAL_GetTick>
 800280a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800280c:	e008      	b.n	8002820 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800280e:	f7fe fbb9 	bl	8000f84 <HAL_GetTick>
 8002812:	4602      	mov	r2, r0
 8002814:	693b      	ldr	r3, [r7, #16]
 8002816:	1ad3      	subs	r3, r2, r3
 8002818:	2b02      	cmp	r3, #2
 800281a:	d901      	bls.n	8002820 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800281c:	2303      	movs	r3, #3
 800281e:	e1f5      	b.n	8002c0c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002820:	4b32      	ldr	r3, [pc, #200]	@ (80028ec <HAL_RCC_OscConfig+0x504>)
 8002822:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002826:	f003 0302 	and.w	r3, r3, #2
 800282a:	2b00      	cmp	r3, #0
 800282c:	d1ef      	bne.n	800280e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f003 0304 	and.w	r3, r3, #4
 8002836:	2b00      	cmp	r3, #0
 8002838:	f000 80a6 	beq.w	8002988 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800283c:	2300      	movs	r3, #0
 800283e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002840:	4b2a      	ldr	r3, [pc, #168]	@ (80028ec <HAL_RCC_OscConfig+0x504>)
 8002842:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002844:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002848:	2b00      	cmp	r3, #0
 800284a:	d10d      	bne.n	8002868 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800284c:	4b27      	ldr	r3, [pc, #156]	@ (80028ec <HAL_RCC_OscConfig+0x504>)
 800284e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002850:	4a26      	ldr	r2, [pc, #152]	@ (80028ec <HAL_RCC_OscConfig+0x504>)
 8002852:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002856:	6593      	str	r3, [r2, #88]	@ 0x58
 8002858:	4b24      	ldr	r3, [pc, #144]	@ (80028ec <HAL_RCC_OscConfig+0x504>)
 800285a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800285c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002860:	60bb      	str	r3, [r7, #8]
 8002862:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002864:	2301      	movs	r3, #1
 8002866:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002868:	4b21      	ldr	r3, [pc, #132]	@ (80028f0 <HAL_RCC_OscConfig+0x508>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002870:	2b00      	cmp	r3, #0
 8002872:	d118      	bne.n	80028a6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002874:	4b1e      	ldr	r3, [pc, #120]	@ (80028f0 <HAL_RCC_OscConfig+0x508>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	4a1d      	ldr	r2, [pc, #116]	@ (80028f0 <HAL_RCC_OscConfig+0x508>)
 800287a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800287e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002880:	f7fe fb80 	bl	8000f84 <HAL_GetTick>
 8002884:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002886:	e008      	b.n	800289a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002888:	f7fe fb7c 	bl	8000f84 <HAL_GetTick>
 800288c:	4602      	mov	r2, r0
 800288e:	693b      	ldr	r3, [r7, #16]
 8002890:	1ad3      	subs	r3, r2, r3
 8002892:	2b02      	cmp	r3, #2
 8002894:	d901      	bls.n	800289a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002896:	2303      	movs	r3, #3
 8002898:	e1b8      	b.n	8002c0c <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800289a:	4b15      	ldr	r3, [pc, #84]	@ (80028f0 <HAL_RCC_OscConfig+0x508>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d0f0      	beq.n	8002888 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	689b      	ldr	r3, [r3, #8]
 80028aa:	2b01      	cmp	r3, #1
 80028ac:	d108      	bne.n	80028c0 <HAL_RCC_OscConfig+0x4d8>
 80028ae:	4b0f      	ldr	r3, [pc, #60]	@ (80028ec <HAL_RCC_OscConfig+0x504>)
 80028b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028b4:	4a0d      	ldr	r2, [pc, #52]	@ (80028ec <HAL_RCC_OscConfig+0x504>)
 80028b6:	f043 0301 	orr.w	r3, r3, #1
 80028ba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80028be:	e029      	b.n	8002914 <HAL_RCC_OscConfig+0x52c>
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	689b      	ldr	r3, [r3, #8]
 80028c4:	2b05      	cmp	r3, #5
 80028c6:	d115      	bne.n	80028f4 <HAL_RCC_OscConfig+0x50c>
 80028c8:	4b08      	ldr	r3, [pc, #32]	@ (80028ec <HAL_RCC_OscConfig+0x504>)
 80028ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028ce:	4a07      	ldr	r2, [pc, #28]	@ (80028ec <HAL_RCC_OscConfig+0x504>)
 80028d0:	f043 0304 	orr.w	r3, r3, #4
 80028d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80028d8:	4b04      	ldr	r3, [pc, #16]	@ (80028ec <HAL_RCC_OscConfig+0x504>)
 80028da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028de:	4a03      	ldr	r2, [pc, #12]	@ (80028ec <HAL_RCC_OscConfig+0x504>)
 80028e0:	f043 0301 	orr.w	r3, r3, #1
 80028e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80028e8:	e014      	b.n	8002914 <HAL_RCC_OscConfig+0x52c>
 80028ea:	bf00      	nop
 80028ec:	40021000 	.word	0x40021000
 80028f0:	40007000 	.word	0x40007000
 80028f4:	4b9d      	ldr	r3, [pc, #628]	@ (8002b6c <HAL_RCC_OscConfig+0x784>)
 80028f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028fa:	4a9c      	ldr	r2, [pc, #624]	@ (8002b6c <HAL_RCC_OscConfig+0x784>)
 80028fc:	f023 0301 	bic.w	r3, r3, #1
 8002900:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002904:	4b99      	ldr	r3, [pc, #612]	@ (8002b6c <HAL_RCC_OscConfig+0x784>)
 8002906:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800290a:	4a98      	ldr	r2, [pc, #608]	@ (8002b6c <HAL_RCC_OscConfig+0x784>)
 800290c:	f023 0304 	bic.w	r3, r3, #4
 8002910:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	689b      	ldr	r3, [r3, #8]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d016      	beq.n	800294a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800291c:	f7fe fb32 	bl	8000f84 <HAL_GetTick>
 8002920:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002922:	e00a      	b.n	800293a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002924:	f7fe fb2e 	bl	8000f84 <HAL_GetTick>
 8002928:	4602      	mov	r2, r0
 800292a:	693b      	ldr	r3, [r7, #16]
 800292c:	1ad3      	subs	r3, r2, r3
 800292e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002932:	4293      	cmp	r3, r2
 8002934:	d901      	bls.n	800293a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002936:	2303      	movs	r3, #3
 8002938:	e168      	b.n	8002c0c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800293a:	4b8c      	ldr	r3, [pc, #560]	@ (8002b6c <HAL_RCC_OscConfig+0x784>)
 800293c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002940:	f003 0302 	and.w	r3, r3, #2
 8002944:	2b00      	cmp	r3, #0
 8002946:	d0ed      	beq.n	8002924 <HAL_RCC_OscConfig+0x53c>
 8002948:	e015      	b.n	8002976 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800294a:	f7fe fb1b 	bl	8000f84 <HAL_GetTick>
 800294e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002950:	e00a      	b.n	8002968 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002952:	f7fe fb17 	bl	8000f84 <HAL_GetTick>
 8002956:	4602      	mov	r2, r0
 8002958:	693b      	ldr	r3, [r7, #16]
 800295a:	1ad3      	subs	r3, r2, r3
 800295c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002960:	4293      	cmp	r3, r2
 8002962:	d901      	bls.n	8002968 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002964:	2303      	movs	r3, #3
 8002966:	e151      	b.n	8002c0c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002968:	4b80      	ldr	r3, [pc, #512]	@ (8002b6c <HAL_RCC_OscConfig+0x784>)
 800296a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800296e:	f003 0302 	and.w	r3, r3, #2
 8002972:	2b00      	cmp	r3, #0
 8002974:	d1ed      	bne.n	8002952 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002976:	7ffb      	ldrb	r3, [r7, #31]
 8002978:	2b01      	cmp	r3, #1
 800297a:	d105      	bne.n	8002988 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800297c:	4b7b      	ldr	r3, [pc, #492]	@ (8002b6c <HAL_RCC_OscConfig+0x784>)
 800297e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002980:	4a7a      	ldr	r2, [pc, #488]	@ (8002b6c <HAL_RCC_OscConfig+0x784>)
 8002982:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002986:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f003 0320 	and.w	r3, r3, #32
 8002990:	2b00      	cmp	r3, #0
 8002992:	d03c      	beq.n	8002a0e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002998:	2b00      	cmp	r3, #0
 800299a:	d01c      	beq.n	80029d6 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800299c:	4b73      	ldr	r3, [pc, #460]	@ (8002b6c <HAL_RCC_OscConfig+0x784>)
 800299e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80029a2:	4a72      	ldr	r2, [pc, #456]	@ (8002b6c <HAL_RCC_OscConfig+0x784>)
 80029a4:	f043 0301 	orr.w	r3, r3, #1
 80029a8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029ac:	f7fe faea 	bl	8000f84 <HAL_GetTick>
 80029b0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80029b2:	e008      	b.n	80029c6 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80029b4:	f7fe fae6 	bl	8000f84 <HAL_GetTick>
 80029b8:	4602      	mov	r2, r0
 80029ba:	693b      	ldr	r3, [r7, #16]
 80029bc:	1ad3      	subs	r3, r2, r3
 80029be:	2b02      	cmp	r3, #2
 80029c0:	d901      	bls.n	80029c6 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80029c2:	2303      	movs	r3, #3
 80029c4:	e122      	b.n	8002c0c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80029c6:	4b69      	ldr	r3, [pc, #420]	@ (8002b6c <HAL_RCC_OscConfig+0x784>)
 80029c8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80029cc:	f003 0302 	and.w	r3, r3, #2
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d0ef      	beq.n	80029b4 <HAL_RCC_OscConfig+0x5cc>
 80029d4:	e01b      	b.n	8002a0e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80029d6:	4b65      	ldr	r3, [pc, #404]	@ (8002b6c <HAL_RCC_OscConfig+0x784>)
 80029d8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80029dc:	4a63      	ldr	r2, [pc, #396]	@ (8002b6c <HAL_RCC_OscConfig+0x784>)
 80029de:	f023 0301 	bic.w	r3, r3, #1
 80029e2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029e6:	f7fe facd 	bl	8000f84 <HAL_GetTick>
 80029ea:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80029ec:	e008      	b.n	8002a00 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80029ee:	f7fe fac9 	bl	8000f84 <HAL_GetTick>
 80029f2:	4602      	mov	r2, r0
 80029f4:	693b      	ldr	r3, [r7, #16]
 80029f6:	1ad3      	subs	r3, r2, r3
 80029f8:	2b02      	cmp	r3, #2
 80029fa:	d901      	bls.n	8002a00 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80029fc:	2303      	movs	r3, #3
 80029fe:	e105      	b.n	8002c0c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002a00:	4b5a      	ldr	r3, [pc, #360]	@ (8002b6c <HAL_RCC_OscConfig+0x784>)
 8002a02:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002a06:	f003 0302 	and.w	r3, r3, #2
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d1ef      	bne.n	80029ee <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	f000 80f9 	beq.w	8002c0a <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a1c:	2b02      	cmp	r3, #2
 8002a1e:	f040 80cf 	bne.w	8002bc0 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002a22:	4b52      	ldr	r3, [pc, #328]	@ (8002b6c <HAL_RCC_OscConfig+0x784>)
 8002a24:	68db      	ldr	r3, [r3, #12]
 8002a26:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a28:	697b      	ldr	r3, [r7, #20]
 8002a2a:	f003 0203 	and.w	r2, r3, #3
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a32:	429a      	cmp	r2, r3
 8002a34:	d12c      	bne.n	8002a90 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002a36:	697b      	ldr	r3, [r7, #20]
 8002a38:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a40:	3b01      	subs	r3, #1
 8002a42:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a44:	429a      	cmp	r2, r3
 8002a46:	d123      	bne.n	8002a90 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002a48:	697b      	ldr	r3, [r7, #20]
 8002a4a:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a52:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002a54:	429a      	cmp	r2, r3
 8002a56:	d11b      	bne.n	8002a90 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002a58:	697b      	ldr	r3, [r7, #20]
 8002a5a:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a62:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002a64:	429a      	cmp	r2, r3
 8002a66:	d113      	bne.n	8002a90 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002a68:	697b      	ldr	r3, [r7, #20]
 8002a6a:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a72:	085b      	lsrs	r3, r3, #1
 8002a74:	3b01      	subs	r3, #1
 8002a76:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002a78:	429a      	cmp	r2, r3
 8002a7a:	d109      	bne.n	8002a90 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002a7c:	697b      	ldr	r3, [r7, #20]
 8002a7e:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a86:	085b      	lsrs	r3, r3, #1
 8002a88:	3b01      	subs	r3, #1
 8002a8a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002a8c:	429a      	cmp	r2, r3
 8002a8e:	d071      	beq.n	8002b74 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002a90:	69bb      	ldr	r3, [r7, #24]
 8002a92:	2b0c      	cmp	r3, #12
 8002a94:	d068      	beq.n	8002b68 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002a96:	4b35      	ldr	r3, [pc, #212]	@ (8002b6c <HAL_RCC_OscConfig+0x784>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d105      	bne.n	8002aae <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002aa2:	4b32      	ldr	r3, [pc, #200]	@ (8002b6c <HAL_RCC_OscConfig+0x784>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d001      	beq.n	8002ab2 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8002aae:	2301      	movs	r3, #1
 8002ab0:	e0ac      	b.n	8002c0c <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002ab2:	4b2e      	ldr	r3, [pc, #184]	@ (8002b6c <HAL_RCC_OscConfig+0x784>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	4a2d      	ldr	r2, [pc, #180]	@ (8002b6c <HAL_RCC_OscConfig+0x784>)
 8002ab8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002abc:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002abe:	f7fe fa61 	bl	8000f84 <HAL_GetTick>
 8002ac2:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ac4:	e008      	b.n	8002ad8 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ac6:	f7fe fa5d 	bl	8000f84 <HAL_GetTick>
 8002aca:	4602      	mov	r2, r0
 8002acc:	693b      	ldr	r3, [r7, #16]
 8002ace:	1ad3      	subs	r3, r2, r3
 8002ad0:	2b02      	cmp	r3, #2
 8002ad2:	d901      	bls.n	8002ad8 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8002ad4:	2303      	movs	r3, #3
 8002ad6:	e099      	b.n	8002c0c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ad8:	4b24      	ldr	r3, [pc, #144]	@ (8002b6c <HAL_RCC_OscConfig+0x784>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d1f0      	bne.n	8002ac6 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ae4:	4b21      	ldr	r3, [pc, #132]	@ (8002b6c <HAL_RCC_OscConfig+0x784>)
 8002ae6:	68da      	ldr	r2, [r3, #12]
 8002ae8:	4b21      	ldr	r3, [pc, #132]	@ (8002b70 <HAL_RCC_OscConfig+0x788>)
 8002aea:	4013      	ands	r3, r2
 8002aec:	687a      	ldr	r2, [r7, #4]
 8002aee:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002af0:	687a      	ldr	r2, [r7, #4]
 8002af2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002af4:	3a01      	subs	r2, #1
 8002af6:	0112      	lsls	r2, r2, #4
 8002af8:	4311      	orrs	r1, r2
 8002afa:	687a      	ldr	r2, [r7, #4]
 8002afc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002afe:	0212      	lsls	r2, r2, #8
 8002b00:	4311      	orrs	r1, r2
 8002b02:	687a      	ldr	r2, [r7, #4]
 8002b04:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002b06:	0852      	lsrs	r2, r2, #1
 8002b08:	3a01      	subs	r2, #1
 8002b0a:	0552      	lsls	r2, r2, #21
 8002b0c:	4311      	orrs	r1, r2
 8002b0e:	687a      	ldr	r2, [r7, #4]
 8002b10:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002b12:	0852      	lsrs	r2, r2, #1
 8002b14:	3a01      	subs	r2, #1
 8002b16:	0652      	lsls	r2, r2, #25
 8002b18:	4311      	orrs	r1, r2
 8002b1a:	687a      	ldr	r2, [r7, #4]
 8002b1c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002b1e:	06d2      	lsls	r2, r2, #27
 8002b20:	430a      	orrs	r2, r1
 8002b22:	4912      	ldr	r1, [pc, #72]	@ (8002b6c <HAL_RCC_OscConfig+0x784>)
 8002b24:	4313      	orrs	r3, r2
 8002b26:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002b28:	4b10      	ldr	r3, [pc, #64]	@ (8002b6c <HAL_RCC_OscConfig+0x784>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4a0f      	ldr	r2, [pc, #60]	@ (8002b6c <HAL_RCC_OscConfig+0x784>)
 8002b2e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002b32:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002b34:	4b0d      	ldr	r3, [pc, #52]	@ (8002b6c <HAL_RCC_OscConfig+0x784>)
 8002b36:	68db      	ldr	r3, [r3, #12]
 8002b38:	4a0c      	ldr	r2, [pc, #48]	@ (8002b6c <HAL_RCC_OscConfig+0x784>)
 8002b3a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002b3e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002b40:	f7fe fa20 	bl	8000f84 <HAL_GetTick>
 8002b44:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b46:	e008      	b.n	8002b5a <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b48:	f7fe fa1c 	bl	8000f84 <HAL_GetTick>
 8002b4c:	4602      	mov	r2, r0
 8002b4e:	693b      	ldr	r3, [r7, #16]
 8002b50:	1ad3      	subs	r3, r2, r3
 8002b52:	2b02      	cmp	r3, #2
 8002b54:	d901      	bls.n	8002b5a <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8002b56:	2303      	movs	r3, #3
 8002b58:	e058      	b.n	8002c0c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b5a:	4b04      	ldr	r3, [pc, #16]	@ (8002b6c <HAL_RCC_OscConfig+0x784>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d0f0      	beq.n	8002b48 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002b66:	e050      	b.n	8002c0a <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002b68:	2301      	movs	r3, #1
 8002b6a:	e04f      	b.n	8002c0c <HAL_RCC_OscConfig+0x824>
 8002b6c:	40021000 	.word	0x40021000
 8002b70:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b74:	4b27      	ldr	r3, [pc, #156]	@ (8002c14 <HAL_RCC_OscConfig+0x82c>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d144      	bne.n	8002c0a <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002b80:	4b24      	ldr	r3, [pc, #144]	@ (8002c14 <HAL_RCC_OscConfig+0x82c>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a23      	ldr	r2, [pc, #140]	@ (8002c14 <HAL_RCC_OscConfig+0x82c>)
 8002b86:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002b8a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002b8c:	4b21      	ldr	r3, [pc, #132]	@ (8002c14 <HAL_RCC_OscConfig+0x82c>)
 8002b8e:	68db      	ldr	r3, [r3, #12]
 8002b90:	4a20      	ldr	r2, [pc, #128]	@ (8002c14 <HAL_RCC_OscConfig+0x82c>)
 8002b92:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002b96:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002b98:	f7fe f9f4 	bl	8000f84 <HAL_GetTick>
 8002b9c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b9e:	e008      	b.n	8002bb2 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ba0:	f7fe f9f0 	bl	8000f84 <HAL_GetTick>
 8002ba4:	4602      	mov	r2, r0
 8002ba6:	693b      	ldr	r3, [r7, #16]
 8002ba8:	1ad3      	subs	r3, r2, r3
 8002baa:	2b02      	cmp	r3, #2
 8002bac:	d901      	bls.n	8002bb2 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8002bae:	2303      	movs	r3, #3
 8002bb0:	e02c      	b.n	8002c0c <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002bb2:	4b18      	ldr	r3, [pc, #96]	@ (8002c14 <HAL_RCC_OscConfig+0x82c>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d0f0      	beq.n	8002ba0 <HAL_RCC_OscConfig+0x7b8>
 8002bbe:	e024      	b.n	8002c0a <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002bc0:	69bb      	ldr	r3, [r7, #24]
 8002bc2:	2b0c      	cmp	r3, #12
 8002bc4:	d01f      	beq.n	8002c06 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bc6:	4b13      	ldr	r3, [pc, #76]	@ (8002c14 <HAL_RCC_OscConfig+0x82c>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	4a12      	ldr	r2, [pc, #72]	@ (8002c14 <HAL_RCC_OscConfig+0x82c>)
 8002bcc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002bd0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bd2:	f7fe f9d7 	bl	8000f84 <HAL_GetTick>
 8002bd6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002bd8:	e008      	b.n	8002bec <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bda:	f7fe f9d3 	bl	8000f84 <HAL_GetTick>
 8002bde:	4602      	mov	r2, r0
 8002be0:	693b      	ldr	r3, [r7, #16]
 8002be2:	1ad3      	subs	r3, r2, r3
 8002be4:	2b02      	cmp	r3, #2
 8002be6:	d901      	bls.n	8002bec <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8002be8:	2303      	movs	r3, #3
 8002bea:	e00f      	b.n	8002c0c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002bec:	4b09      	ldr	r3, [pc, #36]	@ (8002c14 <HAL_RCC_OscConfig+0x82c>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d1f0      	bne.n	8002bda <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002bf8:	4b06      	ldr	r3, [pc, #24]	@ (8002c14 <HAL_RCC_OscConfig+0x82c>)
 8002bfa:	68da      	ldr	r2, [r3, #12]
 8002bfc:	4905      	ldr	r1, [pc, #20]	@ (8002c14 <HAL_RCC_OscConfig+0x82c>)
 8002bfe:	4b06      	ldr	r3, [pc, #24]	@ (8002c18 <HAL_RCC_OscConfig+0x830>)
 8002c00:	4013      	ands	r3, r2
 8002c02:	60cb      	str	r3, [r1, #12]
 8002c04:	e001      	b.n	8002c0a <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002c06:	2301      	movs	r3, #1
 8002c08:	e000      	b.n	8002c0c <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8002c0a:	2300      	movs	r3, #0
}
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	3720      	adds	r7, #32
 8002c10:	46bd      	mov	sp, r7
 8002c12:	bd80      	pop	{r7, pc}
 8002c14:	40021000 	.word	0x40021000
 8002c18:	feeefffc 	.word	0xfeeefffc

08002c1c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b086      	sub	sp, #24
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
 8002c24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002c26:	2300      	movs	r3, #0
 8002c28:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d101      	bne.n	8002c34 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002c30:	2301      	movs	r3, #1
 8002c32:	e11d      	b.n	8002e70 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002c34:	4b90      	ldr	r3, [pc, #576]	@ (8002e78 <HAL_RCC_ClockConfig+0x25c>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f003 030f 	and.w	r3, r3, #15
 8002c3c:	683a      	ldr	r2, [r7, #0]
 8002c3e:	429a      	cmp	r2, r3
 8002c40:	d910      	bls.n	8002c64 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c42:	4b8d      	ldr	r3, [pc, #564]	@ (8002e78 <HAL_RCC_ClockConfig+0x25c>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f023 020f 	bic.w	r2, r3, #15
 8002c4a:	498b      	ldr	r1, [pc, #556]	@ (8002e78 <HAL_RCC_ClockConfig+0x25c>)
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	4313      	orrs	r3, r2
 8002c50:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c52:	4b89      	ldr	r3, [pc, #548]	@ (8002e78 <HAL_RCC_ClockConfig+0x25c>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f003 030f 	and.w	r3, r3, #15
 8002c5a:	683a      	ldr	r2, [r7, #0]
 8002c5c:	429a      	cmp	r2, r3
 8002c5e:	d001      	beq.n	8002c64 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002c60:	2301      	movs	r3, #1
 8002c62:	e105      	b.n	8002e70 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f003 0302 	and.w	r3, r3, #2
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d010      	beq.n	8002c92 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	689a      	ldr	r2, [r3, #8]
 8002c74:	4b81      	ldr	r3, [pc, #516]	@ (8002e7c <HAL_RCC_ClockConfig+0x260>)
 8002c76:	689b      	ldr	r3, [r3, #8]
 8002c78:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002c7c:	429a      	cmp	r2, r3
 8002c7e:	d908      	bls.n	8002c92 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c80:	4b7e      	ldr	r3, [pc, #504]	@ (8002e7c <HAL_RCC_ClockConfig+0x260>)
 8002c82:	689b      	ldr	r3, [r3, #8]
 8002c84:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	689b      	ldr	r3, [r3, #8]
 8002c8c:	497b      	ldr	r1, [pc, #492]	@ (8002e7c <HAL_RCC_ClockConfig+0x260>)
 8002c8e:	4313      	orrs	r3, r2
 8002c90:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f003 0301 	and.w	r3, r3, #1
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d079      	beq.n	8002d92 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	2b03      	cmp	r3, #3
 8002ca4:	d11e      	bne.n	8002ce4 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ca6:	4b75      	ldr	r3, [pc, #468]	@ (8002e7c <HAL_RCC_ClockConfig+0x260>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d101      	bne.n	8002cb6 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	e0dc      	b.n	8002e70 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8002cb6:	f000 fa09 	bl	80030cc <RCC_GetSysClockFreqFromPLLSource>
 8002cba:	4603      	mov	r3, r0
 8002cbc:	4a70      	ldr	r2, [pc, #448]	@ (8002e80 <HAL_RCC_ClockConfig+0x264>)
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d946      	bls.n	8002d50 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002cc2:	4b6e      	ldr	r3, [pc, #440]	@ (8002e7c <HAL_RCC_ClockConfig+0x260>)
 8002cc4:	689b      	ldr	r3, [r3, #8]
 8002cc6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d140      	bne.n	8002d50 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002cce:	4b6b      	ldr	r3, [pc, #428]	@ (8002e7c <HAL_RCC_ClockConfig+0x260>)
 8002cd0:	689b      	ldr	r3, [r3, #8]
 8002cd2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002cd6:	4a69      	ldr	r2, [pc, #420]	@ (8002e7c <HAL_RCC_ClockConfig+0x260>)
 8002cd8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002cdc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002cde:	2380      	movs	r3, #128	@ 0x80
 8002ce0:	617b      	str	r3, [r7, #20]
 8002ce2:	e035      	b.n	8002d50 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	685b      	ldr	r3, [r3, #4]
 8002ce8:	2b02      	cmp	r3, #2
 8002cea:	d107      	bne.n	8002cfc <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002cec:	4b63      	ldr	r3, [pc, #396]	@ (8002e7c <HAL_RCC_ClockConfig+0x260>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d115      	bne.n	8002d24 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	e0b9      	b.n	8002e70 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d107      	bne.n	8002d14 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002d04:	4b5d      	ldr	r3, [pc, #372]	@ (8002e7c <HAL_RCC_ClockConfig+0x260>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f003 0302 	and.w	r3, r3, #2
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d109      	bne.n	8002d24 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002d10:	2301      	movs	r3, #1
 8002d12:	e0ad      	b.n	8002e70 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d14:	4b59      	ldr	r3, [pc, #356]	@ (8002e7c <HAL_RCC_ClockConfig+0x260>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d101      	bne.n	8002d24 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002d20:	2301      	movs	r3, #1
 8002d22:	e0a5      	b.n	8002e70 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8002d24:	f000 f8b4 	bl	8002e90 <HAL_RCC_GetSysClockFreq>
 8002d28:	4603      	mov	r3, r0
 8002d2a:	4a55      	ldr	r2, [pc, #340]	@ (8002e80 <HAL_RCC_ClockConfig+0x264>)
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	d90f      	bls.n	8002d50 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002d30:	4b52      	ldr	r3, [pc, #328]	@ (8002e7c <HAL_RCC_ClockConfig+0x260>)
 8002d32:	689b      	ldr	r3, [r3, #8]
 8002d34:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d109      	bne.n	8002d50 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002d3c:	4b4f      	ldr	r3, [pc, #316]	@ (8002e7c <HAL_RCC_ClockConfig+0x260>)
 8002d3e:	689b      	ldr	r3, [r3, #8]
 8002d40:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002d44:	4a4d      	ldr	r2, [pc, #308]	@ (8002e7c <HAL_RCC_ClockConfig+0x260>)
 8002d46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002d4a:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002d4c:	2380      	movs	r3, #128	@ 0x80
 8002d4e:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002d50:	4b4a      	ldr	r3, [pc, #296]	@ (8002e7c <HAL_RCC_ClockConfig+0x260>)
 8002d52:	689b      	ldr	r3, [r3, #8]
 8002d54:	f023 0203 	bic.w	r2, r3, #3
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	4947      	ldr	r1, [pc, #284]	@ (8002e7c <HAL_RCC_ClockConfig+0x260>)
 8002d5e:	4313      	orrs	r3, r2
 8002d60:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002d62:	f7fe f90f 	bl	8000f84 <HAL_GetTick>
 8002d66:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d68:	e00a      	b.n	8002d80 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d6a:	f7fe f90b 	bl	8000f84 <HAL_GetTick>
 8002d6e:	4602      	mov	r2, r0
 8002d70:	693b      	ldr	r3, [r7, #16]
 8002d72:	1ad3      	subs	r3, r2, r3
 8002d74:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d78:	4293      	cmp	r3, r2
 8002d7a:	d901      	bls.n	8002d80 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8002d7c:	2303      	movs	r3, #3
 8002d7e:	e077      	b.n	8002e70 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d80:	4b3e      	ldr	r3, [pc, #248]	@ (8002e7c <HAL_RCC_ClockConfig+0x260>)
 8002d82:	689b      	ldr	r3, [r3, #8]
 8002d84:	f003 020c 	and.w	r2, r3, #12
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	009b      	lsls	r3, r3, #2
 8002d8e:	429a      	cmp	r2, r3
 8002d90:	d1eb      	bne.n	8002d6a <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8002d92:	697b      	ldr	r3, [r7, #20]
 8002d94:	2b80      	cmp	r3, #128	@ 0x80
 8002d96:	d105      	bne.n	8002da4 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002d98:	4b38      	ldr	r3, [pc, #224]	@ (8002e7c <HAL_RCC_ClockConfig+0x260>)
 8002d9a:	689b      	ldr	r3, [r3, #8]
 8002d9c:	4a37      	ldr	r2, [pc, #220]	@ (8002e7c <HAL_RCC_ClockConfig+0x260>)
 8002d9e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002da2:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f003 0302 	and.w	r3, r3, #2
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d010      	beq.n	8002dd2 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	689a      	ldr	r2, [r3, #8]
 8002db4:	4b31      	ldr	r3, [pc, #196]	@ (8002e7c <HAL_RCC_ClockConfig+0x260>)
 8002db6:	689b      	ldr	r3, [r3, #8]
 8002db8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002dbc:	429a      	cmp	r2, r3
 8002dbe:	d208      	bcs.n	8002dd2 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002dc0:	4b2e      	ldr	r3, [pc, #184]	@ (8002e7c <HAL_RCC_ClockConfig+0x260>)
 8002dc2:	689b      	ldr	r3, [r3, #8]
 8002dc4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	689b      	ldr	r3, [r3, #8]
 8002dcc:	492b      	ldr	r1, [pc, #172]	@ (8002e7c <HAL_RCC_ClockConfig+0x260>)
 8002dce:	4313      	orrs	r3, r2
 8002dd0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002dd2:	4b29      	ldr	r3, [pc, #164]	@ (8002e78 <HAL_RCC_ClockConfig+0x25c>)
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f003 030f 	and.w	r3, r3, #15
 8002dda:	683a      	ldr	r2, [r7, #0]
 8002ddc:	429a      	cmp	r2, r3
 8002dde:	d210      	bcs.n	8002e02 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002de0:	4b25      	ldr	r3, [pc, #148]	@ (8002e78 <HAL_RCC_ClockConfig+0x25c>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f023 020f 	bic.w	r2, r3, #15
 8002de8:	4923      	ldr	r1, [pc, #140]	@ (8002e78 <HAL_RCC_ClockConfig+0x25c>)
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	4313      	orrs	r3, r2
 8002dee:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002df0:	4b21      	ldr	r3, [pc, #132]	@ (8002e78 <HAL_RCC_ClockConfig+0x25c>)
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f003 030f 	and.w	r3, r3, #15
 8002df8:	683a      	ldr	r2, [r7, #0]
 8002dfa:	429a      	cmp	r2, r3
 8002dfc:	d001      	beq.n	8002e02 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8002dfe:	2301      	movs	r3, #1
 8002e00:	e036      	b.n	8002e70 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f003 0304 	and.w	r3, r3, #4
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d008      	beq.n	8002e20 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e0e:	4b1b      	ldr	r3, [pc, #108]	@ (8002e7c <HAL_RCC_ClockConfig+0x260>)
 8002e10:	689b      	ldr	r3, [r3, #8]
 8002e12:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	68db      	ldr	r3, [r3, #12]
 8002e1a:	4918      	ldr	r1, [pc, #96]	@ (8002e7c <HAL_RCC_ClockConfig+0x260>)
 8002e1c:	4313      	orrs	r3, r2
 8002e1e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f003 0308 	and.w	r3, r3, #8
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d009      	beq.n	8002e40 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002e2c:	4b13      	ldr	r3, [pc, #76]	@ (8002e7c <HAL_RCC_ClockConfig+0x260>)
 8002e2e:	689b      	ldr	r3, [r3, #8]
 8002e30:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	691b      	ldr	r3, [r3, #16]
 8002e38:	00db      	lsls	r3, r3, #3
 8002e3a:	4910      	ldr	r1, [pc, #64]	@ (8002e7c <HAL_RCC_ClockConfig+0x260>)
 8002e3c:	4313      	orrs	r3, r2
 8002e3e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002e40:	f000 f826 	bl	8002e90 <HAL_RCC_GetSysClockFreq>
 8002e44:	4602      	mov	r2, r0
 8002e46:	4b0d      	ldr	r3, [pc, #52]	@ (8002e7c <HAL_RCC_ClockConfig+0x260>)
 8002e48:	689b      	ldr	r3, [r3, #8]
 8002e4a:	091b      	lsrs	r3, r3, #4
 8002e4c:	f003 030f 	and.w	r3, r3, #15
 8002e50:	490c      	ldr	r1, [pc, #48]	@ (8002e84 <HAL_RCC_ClockConfig+0x268>)
 8002e52:	5ccb      	ldrb	r3, [r1, r3]
 8002e54:	f003 031f 	and.w	r3, r3, #31
 8002e58:	fa22 f303 	lsr.w	r3, r2, r3
 8002e5c:	4a0a      	ldr	r2, [pc, #40]	@ (8002e88 <HAL_RCC_ClockConfig+0x26c>)
 8002e5e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002e60:	4b0a      	ldr	r3, [pc, #40]	@ (8002e8c <HAL_RCC_ClockConfig+0x270>)
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	4618      	mov	r0, r3
 8002e66:	f7fe f83d 	bl	8000ee4 <HAL_InitTick>
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	73fb      	strb	r3, [r7, #15]

  return status;
 8002e6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e70:	4618      	mov	r0, r3
 8002e72:	3718      	adds	r7, #24
 8002e74:	46bd      	mov	sp, r7
 8002e76:	bd80      	pop	{r7, pc}
 8002e78:	40022000 	.word	0x40022000
 8002e7c:	40021000 	.word	0x40021000
 8002e80:	04c4b400 	.word	0x04c4b400
 8002e84:	08005328 	.word	0x08005328
 8002e88:	20000000 	.word	0x20000000
 8002e8c:	20000004 	.word	0x20000004

08002e90 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e90:	b480      	push	{r7}
 8002e92:	b089      	sub	sp, #36	@ 0x24
 8002e94:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002e96:	2300      	movs	r3, #0
 8002e98:	61fb      	str	r3, [r7, #28]
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e9e:	4b3e      	ldr	r3, [pc, #248]	@ (8002f98 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ea0:	689b      	ldr	r3, [r3, #8]
 8002ea2:	f003 030c 	and.w	r3, r3, #12
 8002ea6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002ea8:	4b3b      	ldr	r3, [pc, #236]	@ (8002f98 <HAL_RCC_GetSysClockFreq+0x108>)
 8002eaa:	68db      	ldr	r3, [r3, #12]
 8002eac:	f003 0303 	and.w	r3, r3, #3
 8002eb0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002eb2:	693b      	ldr	r3, [r7, #16]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d005      	beq.n	8002ec4 <HAL_RCC_GetSysClockFreq+0x34>
 8002eb8:	693b      	ldr	r3, [r7, #16]
 8002eba:	2b0c      	cmp	r3, #12
 8002ebc:	d121      	bne.n	8002f02 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	2b01      	cmp	r3, #1
 8002ec2:	d11e      	bne.n	8002f02 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002ec4:	4b34      	ldr	r3, [pc, #208]	@ (8002f98 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f003 0308 	and.w	r3, r3, #8
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d107      	bne.n	8002ee0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002ed0:	4b31      	ldr	r3, [pc, #196]	@ (8002f98 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ed2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ed6:	0a1b      	lsrs	r3, r3, #8
 8002ed8:	f003 030f 	and.w	r3, r3, #15
 8002edc:	61fb      	str	r3, [r7, #28]
 8002ede:	e005      	b.n	8002eec <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002ee0:	4b2d      	ldr	r3, [pc, #180]	@ (8002f98 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	091b      	lsrs	r3, r3, #4
 8002ee6:	f003 030f 	and.w	r3, r3, #15
 8002eea:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002eec:	4a2b      	ldr	r2, [pc, #172]	@ (8002f9c <HAL_RCC_GetSysClockFreq+0x10c>)
 8002eee:	69fb      	ldr	r3, [r7, #28]
 8002ef0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ef4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002ef6:	693b      	ldr	r3, [r7, #16]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d10d      	bne.n	8002f18 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002efc:	69fb      	ldr	r3, [r7, #28]
 8002efe:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002f00:	e00a      	b.n	8002f18 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002f02:	693b      	ldr	r3, [r7, #16]
 8002f04:	2b04      	cmp	r3, #4
 8002f06:	d102      	bne.n	8002f0e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002f08:	4b25      	ldr	r3, [pc, #148]	@ (8002fa0 <HAL_RCC_GetSysClockFreq+0x110>)
 8002f0a:	61bb      	str	r3, [r7, #24]
 8002f0c:	e004      	b.n	8002f18 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002f0e:	693b      	ldr	r3, [r7, #16]
 8002f10:	2b08      	cmp	r3, #8
 8002f12:	d101      	bne.n	8002f18 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002f14:	4b23      	ldr	r3, [pc, #140]	@ (8002fa4 <HAL_RCC_GetSysClockFreq+0x114>)
 8002f16:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002f18:	693b      	ldr	r3, [r7, #16]
 8002f1a:	2b0c      	cmp	r3, #12
 8002f1c:	d134      	bne.n	8002f88 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002f1e:	4b1e      	ldr	r3, [pc, #120]	@ (8002f98 <HAL_RCC_GetSysClockFreq+0x108>)
 8002f20:	68db      	ldr	r3, [r3, #12]
 8002f22:	f003 0303 	and.w	r3, r3, #3
 8002f26:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002f28:	68bb      	ldr	r3, [r7, #8]
 8002f2a:	2b02      	cmp	r3, #2
 8002f2c:	d003      	beq.n	8002f36 <HAL_RCC_GetSysClockFreq+0xa6>
 8002f2e:	68bb      	ldr	r3, [r7, #8]
 8002f30:	2b03      	cmp	r3, #3
 8002f32:	d003      	beq.n	8002f3c <HAL_RCC_GetSysClockFreq+0xac>
 8002f34:	e005      	b.n	8002f42 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002f36:	4b1a      	ldr	r3, [pc, #104]	@ (8002fa0 <HAL_RCC_GetSysClockFreq+0x110>)
 8002f38:	617b      	str	r3, [r7, #20]
      break;
 8002f3a:	e005      	b.n	8002f48 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002f3c:	4b19      	ldr	r3, [pc, #100]	@ (8002fa4 <HAL_RCC_GetSysClockFreq+0x114>)
 8002f3e:	617b      	str	r3, [r7, #20]
      break;
 8002f40:	e002      	b.n	8002f48 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002f42:	69fb      	ldr	r3, [r7, #28]
 8002f44:	617b      	str	r3, [r7, #20]
      break;
 8002f46:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002f48:	4b13      	ldr	r3, [pc, #76]	@ (8002f98 <HAL_RCC_GetSysClockFreq+0x108>)
 8002f4a:	68db      	ldr	r3, [r3, #12]
 8002f4c:	091b      	lsrs	r3, r3, #4
 8002f4e:	f003 030f 	and.w	r3, r3, #15
 8002f52:	3301      	adds	r3, #1
 8002f54:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002f56:	4b10      	ldr	r3, [pc, #64]	@ (8002f98 <HAL_RCC_GetSysClockFreq+0x108>)
 8002f58:	68db      	ldr	r3, [r3, #12]
 8002f5a:	0a1b      	lsrs	r3, r3, #8
 8002f5c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002f60:	697a      	ldr	r2, [r7, #20]
 8002f62:	fb03 f202 	mul.w	r2, r3, r2
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f6c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002f6e:	4b0a      	ldr	r3, [pc, #40]	@ (8002f98 <HAL_RCC_GetSysClockFreq+0x108>)
 8002f70:	68db      	ldr	r3, [r3, #12]
 8002f72:	0e5b      	lsrs	r3, r3, #25
 8002f74:	f003 0303 	and.w	r3, r3, #3
 8002f78:	3301      	adds	r3, #1
 8002f7a:	005b      	lsls	r3, r3, #1
 8002f7c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002f7e:	697a      	ldr	r2, [r7, #20]
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f86:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002f88:	69bb      	ldr	r3, [r7, #24]
}
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	3724      	adds	r7, #36	@ 0x24
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f94:	4770      	bx	lr
 8002f96:	bf00      	nop
 8002f98:	40021000 	.word	0x40021000
 8002f9c:	08005340 	.word	0x08005340
 8002fa0:	00f42400 	.word	0x00f42400
 8002fa4:	007a1200 	.word	0x007a1200

08002fa8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002fac:	4b03      	ldr	r3, [pc, #12]	@ (8002fbc <HAL_RCC_GetHCLKFreq+0x14>)
 8002fae:	681b      	ldr	r3, [r3, #0]
}
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb8:	4770      	bx	lr
 8002fba:	bf00      	nop
 8002fbc:	20000000 	.word	0x20000000

08002fc0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002fc4:	f7ff fff0 	bl	8002fa8 <HAL_RCC_GetHCLKFreq>
 8002fc8:	4602      	mov	r2, r0
 8002fca:	4b06      	ldr	r3, [pc, #24]	@ (8002fe4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002fcc:	689b      	ldr	r3, [r3, #8]
 8002fce:	0a1b      	lsrs	r3, r3, #8
 8002fd0:	f003 0307 	and.w	r3, r3, #7
 8002fd4:	4904      	ldr	r1, [pc, #16]	@ (8002fe8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002fd6:	5ccb      	ldrb	r3, [r1, r3]
 8002fd8:	f003 031f 	and.w	r3, r3, #31
 8002fdc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	bd80      	pop	{r7, pc}
 8002fe4:	40021000 	.word	0x40021000
 8002fe8:	08005338 	.word	0x08005338

08002fec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002ff0:	f7ff ffda 	bl	8002fa8 <HAL_RCC_GetHCLKFreq>
 8002ff4:	4602      	mov	r2, r0
 8002ff6:	4b06      	ldr	r3, [pc, #24]	@ (8003010 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002ff8:	689b      	ldr	r3, [r3, #8]
 8002ffa:	0adb      	lsrs	r3, r3, #11
 8002ffc:	f003 0307 	and.w	r3, r3, #7
 8003000:	4904      	ldr	r1, [pc, #16]	@ (8003014 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003002:	5ccb      	ldrb	r3, [r1, r3]
 8003004:	f003 031f 	and.w	r3, r3, #31
 8003008:	fa22 f303 	lsr.w	r3, r2, r3
}
 800300c:	4618      	mov	r0, r3
 800300e:	bd80      	pop	{r7, pc}
 8003010:	40021000 	.word	0x40021000
 8003014:	08005338 	.word	0x08005338

08003018 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b086      	sub	sp, #24
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003020:	2300      	movs	r3, #0
 8003022:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003024:	4b27      	ldr	r3, [pc, #156]	@ (80030c4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003026:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003028:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800302c:	2b00      	cmp	r3, #0
 800302e:	d003      	beq.n	8003038 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003030:	f7ff f916 	bl	8002260 <HAL_PWREx_GetVoltageRange>
 8003034:	6178      	str	r0, [r7, #20]
 8003036:	e014      	b.n	8003062 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003038:	4b22      	ldr	r3, [pc, #136]	@ (80030c4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800303a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800303c:	4a21      	ldr	r2, [pc, #132]	@ (80030c4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800303e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003042:	6593      	str	r3, [r2, #88]	@ 0x58
 8003044:	4b1f      	ldr	r3, [pc, #124]	@ (80030c4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003046:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003048:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800304c:	60fb      	str	r3, [r7, #12]
 800304e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003050:	f7ff f906 	bl	8002260 <HAL_PWREx_GetVoltageRange>
 8003054:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003056:	4b1b      	ldr	r3, [pc, #108]	@ (80030c4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003058:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800305a:	4a1a      	ldr	r2, [pc, #104]	@ (80030c4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800305c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003060:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003062:	697b      	ldr	r3, [r7, #20]
 8003064:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003068:	d10b      	bne.n	8003082 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2b80      	cmp	r3, #128	@ 0x80
 800306e:	d913      	bls.n	8003098 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	2ba0      	cmp	r3, #160	@ 0xa0
 8003074:	d902      	bls.n	800307c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003076:	2302      	movs	r3, #2
 8003078:	613b      	str	r3, [r7, #16]
 800307a:	e00d      	b.n	8003098 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800307c:	2301      	movs	r3, #1
 800307e:	613b      	str	r3, [r7, #16]
 8003080:	e00a      	b.n	8003098 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2b7f      	cmp	r3, #127	@ 0x7f
 8003086:	d902      	bls.n	800308e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8003088:	2302      	movs	r3, #2
 800308a:	613b      	str	r3, [r7, #16]
 800308c:	e004      	b.n	8003098 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	2b70      	cmp	r3, #112	@ 0x70
 8003092:	d101      	bne.n	8003098 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003094:	2301      	movs	r3, #1
 8003096:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003098:	4b0b      	ldr	r3, [pc, #44]	@ (80030c8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f023 020f 	bic.w	r2, r3, #15
 80030a0:	4909      	ldr	r1, [pc, #36]	@ (80030c8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80030a2:	693b      	ldr	r3, [r7, #16]
 80030a4:	4313      	orrs	r3, r2
 80030a6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80030a8:	4b07      	ldr	r3, [pc, #28]	@ (80030c8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f003 030f 	and.w	r3, r3, #15
 80030b0:	693a      	ldr	r2, [r7, #16]
 80030b2:	429a      	cmp	r2, r3
 80030b4:	d001      	beq.n	80030ba <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 80030b6:	2301      	movs	r3, #1
 80030b8:	e000      	b.n	80030bc <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 80030ba:	2300      	movs	r3, #0
}
 80030bc:	4618      	mov	r0, r3
 80030be:	3718      	adds	r7, #24
 80030c0:	46bd      	mov	sp, r7
 80030c2:	bd80      	pop	{r7, pc}
 80030c4:	40021000 	.word	0x40021000
 80030c8:	40022000 	.word	0x40022000

080030cc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80030cc:	b480      	push	{r7}
 80030ce:	b087      	sub	sp, #28
 80030d0:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80030d2:	4b2d      	ldr	r3, [pc, #180]	@ (8003188 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80030d4:	68db      	ldr	r3, [r3, #12]
 80030d6:	f003 0303 	and.w	r3, r3, #3
 80030da:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	2b03      	cmp	r3, #3
 80030e0:	d00b      	beq.n	80030fa <RCC_GetSysClockFreqFromPLLSource+0x2e>
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	2b03      	cmp	r3, #3
 80030e6:	d825      	bhi.n	8003134 <RCC_GetSysClockFreqFromPLLSource+0x68>
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	2b01      	cmp	r3, #1
 80030ec:	d008      	beq.n	8003100 <RCC_GetSysClockFreqFromPLLSource+0x34>
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	2b02      	cmp	r3, #2
 80030f2:	d11f      	bne.n	8003134 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 80030f4:	4b25      	ldr	r3, [pc, #148]	@ (800318c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80030f6:	613b      	str	r3, [r7, #16]
    break;
 80030f8:	e01f      	b.n	800313a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 80030fa:	4b25      	ldr	r3, [pc, #148]	@ (8003190 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 80030fc:	613b      	str	r3, [r7, #16]
    break;
 80030fe:	e01c      	b.n	800313a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003100:	4b21      	ldr	r3, [pc, #132]	@ (8003188 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f003 0308 	and.w	r3, r3, #8
 8003108:	2b00      	cmp	r3, #0
 800310a:	d107      	bne.n	800311c <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800310c:	4b1e      	ldr	r3, [pc, #120]	@ (8003188 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800310e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003112:	0a1b      	lsrs	r3, r3, #8
 8003114:	f003 030f 	and.w	r3, r3, #15
 8003118:	617b      	str	r3, [r7, #20]
 800311a:	e005      	b.n	8003128 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800311c:	4b1a      	ldr	r3, [pc, #104]	@ (8003188 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	091b      	lsrs	r3, r3, #4
 8003122:	f003 030f 	and.w	r3, r3, #15
 8003126:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8003128:	4a1a      	ldr	r2, [pc, #104]	@ (8003194 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 800312a:	697b      	ldr	r3, [r7, #20]
 800312c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003130:	613b      	str	r3, [r7, #16]
    break;
 8003132:	e002      	b.n	800313a <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8003134:	2300      	movs	r3, #0
 8003136:	613b      	str	r3, [r7, #16]
    break;
 8003138:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800313a:	4b13      	ldr	r3, [pc, #76]	@ (8003188 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800313c:	68db      	ldr	r3, [r3, #12]
 800313e:	091b      	lsrs	r3, r3, #4
 8003140:	f003 030f 	and.w	r3, r3, #15
 8003144:	3301      	adds	r3, #1
 8003146:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003148:	4b0f      	ldr	r3, [pc, #60]	@ (8003188 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800314a:	68db      	ldr	r3, [r3, #12]
 800314c:	0a1b      	lsrs	r3, r3, #8
 800314e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003152:	693a      	ldr	r2, [r7, #16]
 8003154:	fb03 f202 	mul.w	r2, r3, r2
 8003158:	68bb      	ldr	r3, [r7, #8]
 800315a:	fbb2 f3f3 	udiv	r3, r2, r3
 800315e:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003160:	4b09      	ldr	r3, [pc, #36]	@ (8003188 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003162:	68db      	ldr	r3, [r3, #12]
 8003164:	0e5b      	lsrs	r3, r3, #25
 8003166:	f003 0303 	and.w	r3, r3, #3
 800316a:	3301      	adds	r3, #1
 800316c:	005b      	lsls	r3, r3, #1
 800316e:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8003170:	693a      	ldr	r2, [r7, #16]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	fbb2 f3f3 	udiv	r3, r2, r3
 8003178:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800317a:	683b      	ldr	r3, [r7, #0]
}
 800317c:	4618      	mov	r0, r3
 800317e:	371c      	adds	r7, #28
 8003180:	46bd      	mov	sp, r7
 8003182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003186:	4770      	bx	lr
 8003188:	40021000 	.word	0x40021000
 800318c:	00f42400 	.word	0x00f42400
 8003190:	007a1200 	.word	0x007a1200
 8003194:	08005340 	.word	0x08005340

08003198 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b086      	sub	sp, #24
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80031a0:	2300      	movs	r3, #0
 80031a2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80031a4:	2300      	movs	r3, #0
 80031a6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d040      	beq.n	8003236 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80031b8:	2b80      	cmp	r3, #128	@ 0x80
 80031ba:	d02a      	beq.n	8003212 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80031bc:	2b80      	cmp	r3, #128	@ 0x80
 80031be:	d825      	bhi.n	800320c <HAL_RCCEx_PeriphCLKConfig+0x74>
 80031c0:	2b60      	cmp	r3, #96	@ 0x60
 80031c2:	d026      	beq.n	8003212 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80031c4:	2b60      	cmp	r3, #96	@ 0x60
 80031c6:	d821      	bhi.n	800320c <HAL_RCCEx_PeriphCLKConfig+0x74>
 80031c8:	2b40      	cmp	r3, #64	@ 0x40
 80031ca:	d006      	beq.n	80031da <HAL_RCCEx_PeriphCLKConfig+0x42>
 80031cc:	2b40      	cmp	r3, #64	@ 0x40
 80031ce:	d81d      	bhi.n	800320c <HAL_RCCEx_PeriphCLKConfig+0x74>
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d009      	beq.n	80031e8 <HAL_RCCEx_PeriphCLKConfig+0x50>
 80031d4:	2b20      	cmp	r3, #32
 80031d6:	d010      	beq.n	80031fa <HAL_RCCEx_PeriphCLKConfig+0x62>
 80031d8:	e018      	b.n	800320c <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80031da:	4b89      	ldr	r3, [pc, #548]	@ (8003400 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80031dc:	68db      	ldr	r3, [r3, #12]
 80031de:	4a88      	ldr	r2, [pc, #544]	@ (8003400 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80031e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031e4:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80031e6:	e015      	b.n	8003214 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	3304      	adds	r3, #4
 80031ec:	2100      	movs	r1, #0
 80031ee:	4618      	mov	r0, r3
 80031f0:	f000 fb02 	bl	80037f8 <RCCEx_PLLSAI1_Config>
 80031f4:	4603      	mov	r3, r0
 80031f6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80031f8:	e00c      	b.n	8003214 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	3320      	adds	r3, #32
 80031fe:	2100      	movs	r1, #0
 8003200:	4618      	mov	r0, r3
 8003202:	f000 fbed 	bl	80039e0 <RCCEx_PLLSAI2_Config>
 8003206:	4603      	mov	r3, r0
 8003208:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800320a:	e003      	b.n	8003214 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800320c:	2301      	movs	r3, #1
 800320e:	74fb      	strb	r3, [r7, #19]
      break;
 8003210:	e000      	b.n	8003214 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8003212:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003214:	7cfb      	ldrb	r3, [r7, #19]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d10b      	bne.n	8003232 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800321a:	4b79      	ldr	r3, [pc, #484]	@ (8003400 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800321c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003220:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003228:	4975      	ldr	r1, [pc, #468]	@ (8003400 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800322a:	4313      	orrs	r3, r2
 800322c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8003230:	e001      	b.n	8003236 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003232:	7cfb      	ldrb	r3, [r7, #19]
 8003234:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800323e:	2b00      	cmp	r3, #0
 8003240:	d047      	beq.n	80032d2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003246:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800324a:	d030      	beq.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0x116>
 800324c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003250:	d82a      	bhi.n	80032a8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003252:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003256:	d02a      	beq.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003258:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800325c:	d824      	bhi.n	80032a8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800325e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003262:	d008      	beq.n	8003276 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8003264:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003268:	d81e      	bhi.n	80032a8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800326a:	2b00      	cmp	r3, #0
 800326c:	d00a      	beq.n	8003284 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800326e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003272:	d010      	beq.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8003274:	e018      	b.n	80032a8 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003276:	4b62      	ldr	r3, [pc, #392]	@ (8003400 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003278:	68db      	ldr	r3, [r3, #12]
 800327a:	4a61      	ldr	r2, [pc, #388]	@ (8003400 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800327c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003280:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003282:	e015      	b.n	80032b0 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	3304      	adds	r3, #4
 8003288:	2100      	movs	r1, #0
 800328a:	4618      	mov	r0, r3
 800328c:	f000 fab4 	bl	80037f8 <RCCEx_PLLSAI1_Config>
 8003290:	4603      	mov	r3, r0
 8003292:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003294:	e00c      	b.n	80032b0 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	3320      	adds	r3, #32
 800329a:	2100      	movs	r1, #0
 800329c:	4618      	mov	r0, r3
 800329e:	f000 fb9f 	bl	80039e0 <RCCEx_PLLSAI2_Config>
 80032a2:	4603      	mov	r3, r0
 80032a4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80032a6:	e003      	b.n	80032b0 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80032a8:	2301      	movs	r3, #1
 80032aa:	74fb      	strb	r3, [r7, #19]
      break;
 80032ac:	e000      	b.n	80032b0 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 80032ae:	bf00      	nop
    }

    if(ret == HAL_OK)
 80032b0:	7cfb      	ldrb	r3, [r7, #19]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d10b      	bne.n	80032ce <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80032b6:	4b52      	ldr	r3, [pc, #328]	@ (8003400 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80032b8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80032bc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032c4:	494e      	ldr	r1, [pc, #312]	@ (8003400 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80032c6:	4313      	orrs	r3, r2
 80032c8:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80032cc:	e001      	b.n	80032d2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032ce:	7cfb      	ldrb	r3, [r7, #19]
 80032d0:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032da:	2b00      	cmp	r3, #0
 80032dc:	f000 809f 	beq.w	800341e <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 80032e0:	2300      	movs	r3, #0
 80032e2:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80032e4:	4b46      	ldr	r3, [pc, #280]	@ (8003400 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80032e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d101      	bne.n	80032f4 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 80032f0:	2301      	movs	r3, #1
 80032f2:	e000      	b.n	80032f6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80032f4:	2300      	movs	r3, #0
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d00d      	beq.n	8003316 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80032fa:	4b41      	ldr	r3, [pc, #260]	@ (8003400 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80032fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032fe:	4a40      	ldr	r2, [pc, #256]	@ (8003400 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003300:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003304:	6593      	str	r3, [r2, #88]	@ 0x58
 8003306:	4b3e      	ldr	r3, [pc, #248]	@ (8003400 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003308:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800330a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800330e:	60bb      	str	r3, [r7, #8]
 8003310:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003312:	2301      	movs	r3, #1
 8003314:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003316:	4b3b      	ldr	r3, [pc, #236]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4a3a      	ldr	r2, [pc, #232]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800331c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003320:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003322:	f7fd fe2f 	bl	8000f84 <HAL_GetTick>
 8003326:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003328:	e009      	b.n	800333e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800332a:	f7fd fe2b 	bl	8000f84 <HAL_GetTick>
 800332e:	4602      	mov	r2, r0
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	1ad3      	subs	r3, r2, r3
 8003334:	2b02      	cmp	r3, #2
 8003336:	d902      	bls.n	800333e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8003338:	2303      	movs	r3, #3
 800333a:	74fb      	strb	r3, [r7, #19]
        break;
 800333c:	e005      	b.n	800334a <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800333e:	4b31      	ldr	r3, [pc, #196]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003346:	2b00      	cmp	r3, #0
 8003348:	d0ef      	beq.n	800332a <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 800334a:	7cfb      	ldrb	r3, [r7, #19]
 800334c:	2b00      	cmp	r3, #0
 800334e:	d15b      	bne.n	8003408 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003350:	4b2b      	ldr	r3, [pc, #172]	@ (8003400 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003352:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003356:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800335a:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800335c:	697b      	ldr	r3, [r7, #20]
 800335e:	2b00      	cmp	r3, #0
 8003360:	d01f      	beq.n	80033a2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003368:	697a      	ldr	r2, [r7, #20]
 800336a:	429a      	cmp	r2, r3
 800336c:	d019      	beq.n	80033a2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800336e:	4b24      	ldr	r3, [pc, #144]	@ (8003400 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003370:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003374:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003378:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800337a:	4b21      	ldr	r3, [pc, #132]	@ (8003400 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800337c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003380:	4a1f      	ldr	r2, [pc, #124]	@ (8003400 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003382:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003386:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800338a:	4b1d      	ldr	r3, [pc, #116]	@ (8003400 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800338c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003390:	4a1b      	ldr	r2, [pc, #108]	@ (8003400 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003392:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003396:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800339a:	4a19      	ldr	r2, [pc, #100]	@ (8003400 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800339c:	697b      	ldr	r3, [r7, #20]
 800339e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80033a2:	697b      	ldr	r3, [r7, #20]
 80033a4:	f003 0301 	and.w	r3, r3, #1
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d016      	beq.n	80033da <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033ac:	f7fd fdea 	bl	8000f84 <HAL_GetTick>
 80033b0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80033b2:	e00b      	b.n	80033cc <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033b4:	f7fd fde6 	bl	8000f84 <HAL_GetTick>
 80033b8:	4602      	mov	r2, r0
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	1ad3      	subs	r3, r2, r3
 80033be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d902      	bls.n	80033cc <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 80033c6:	2303      	movs	r3, #3
 80033c8:	74fb      	strb	r3, [r7, #19]
            break;
 80033ca:	e006      	b.n	80033da <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80033cc:	4b0c      	ldr	r3, [pc, #48]	@ (8003400 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80033ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033d2:	f003 0302 	and.w	r3, r3, #2
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d0ec      	beq.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 80033da:	7cfb      	ldrb	r3, [r7, #19]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d10c      	bne.n	80033fa <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80033e0:	4b07      	ldr	r3, [pc, #28]	@ (8003400 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80033e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033e6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033f0:	4903      	ldr	r1, [pc, #12]	@ (8003400 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80033f2:	4313      	orrs	r3, r2
 80033f4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80033f8:	e008      	b.n	800340c <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80033fa:	7cfb      	ldrb	r3, [r7, #19]
 80033fc:	74bb      	strb	r3, [r7, #18]
 80033fe:	e005      	b.n	800340c <HAL_RCCEx_PeriphCLKConfig+0x274>
 8003400:	40021000 	.word	0x40021000
 8003404:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003408:	7cfb      	ldrb	r3, [r7, #19]
 800340a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800340c:	7c7b      	ldrb	r3, [r7, #17]
 800340e:	2b01      	cmp	r3, #1
 8003410:	d105      	bne.n	800341e <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003412:	4ba0      	ldr	r3, [pc, #640]	@ (8003694 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003414:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003416:	4a9f      	ldr	r2, [pc, #636]	@ (8003694 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003418:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800341c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f003 0301 	and.w	r3, r3, #1
 8003426:	2b00      	cmp	r3, #0
 8003428:	d00a      	beq.n	8003440 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800342a:	4b9a      	ldr	r3, [pc, #616]	@ (8003694 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800342c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003430:	f023 0203 	bic.w	r2, r3, #3
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003438:	4996      	ldr	r1, [pc, #600]	@ (8003694 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800343a:	4313      	orrs	r3, r2
 800343c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f003 0302 	and.w	r3, r3, #2
 8003448:	2b00      	cmp	r3, #0
 800344a:	d00a      	beq.n	8003462 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800344c:	4b91      	ldr	r3, [pc, #580]	@ (8003694 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800344e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003452:	f023 020c 	bic.w	r2, r3, #12
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800345a:	498e      	ldr	r1, [pc, #568]	@ (8003694 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800345c:	4313      	orrs	r3, r2
 800345e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f003 0304 	and.w	r3, r3, #4
 800346a:	2b00      	cmp	r3, #0
 800346c:	d00a      	beq.n	8003484 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800346e:	4b89      	ldr	r3, [pc, #548]	@ (8003694 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003470:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003474:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800347c:	4985      	ldr	r1, [pc, #532]	@ (8003694 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800347e:	4313      	orrs	r3, r2
 8003480:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f003 0308 	and.w	r3, r3, #8
 800348c:	2b00      	cmp	r3, #0
 800348e:	d00a      	beq.n	80034a6 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003490:	4b80      	ldr	r3, [pc, #512]	@ (8003694 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003492:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003496:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800349e:	497d      	ldr	r1, [pc, #500]	@ (8003694 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80034a0:	4313      	orrs	r3, r2
 80034a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f003 0310 	and.w	r3, r3, #16
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d00a      	beq.n	80034c8 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80034b2:	4b78      	ldr	r3, [pc, #480]	@ (8003694 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80034b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034b8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034c0:	4974      	ldr	r1, [pc, #464]	@ (8003694 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80034c2:	4313      	orrs	r3, r2
 80034c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f003 0320 	and.w	r3, r3, #32
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d00a      	beq.n	80034ea <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80034d4:	4b6f      	ldr	r3, [pc, #444]	@ (8003694 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80034d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034da:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80034e2:	496c      	ldr	r1, [pc, #432]	@ (8003694 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80034e4:	4313      	orrs	r3, r2
 80034e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d00a      	beq.n	800350c <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80034f6:	4b67      	ldr	r3, [pc, #412]	@ (8003694 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80034f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034fc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003504:	4963      	ldr	r1, [pc, #396]	@ (8003694 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003506:	4313      	orrs	r3, r2
 8003508:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003514:	2b00      	cmp	r3, #0
 8003516:	d00a      	beq.n	800352e <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003518:	4b5e      	ldr	r3, [pc, #376]	@ (8003694 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800351a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800351e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003526:	495b      	ldr	r1, [pc, #364]	@ (8003694 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003528:	4313      	orrs	r3, r2
 800352a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003536:	2b00      	cmp	r3, #0
 8003538:	d00a      	beq.n	8003550 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800353a:	4b56      	ldr	r3, [pc, #344]	@ (8003694 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800353c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003540:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003548:	4952      	ldr	r1, [pc, #328]	@ (8003694 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800354a:	4313      	orrs	r3, r2
 800354c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003558:	2b00      	cmp	r3, #0
 800355a:	d00a      	beq.n	8003572 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800355c:	4b4d      	ldr	r3, [pc, #308]	@ (8003694 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800355e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003562:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800356a:	494a      	ldr	r1, [pc, #296]	@ (8003694 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800356c:	4313      	orrs	r3, r2
 800356e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800357a:	2b00      	cmp	r3, #0
 800357c:	d00a      	beq.n	8003594 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800357e:	4b45      	ldr	r3, [pc, #276]	@ (8003694 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003580:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003584:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800358c:	4941      	ldr	r1, [pc, #260]	@ (8003694 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800358e:	4313      	orrs	r3, r2
 8003590:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800359c:	2b00      	cmp	r3, #0
 800359e:	d00a      	beq.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80035a0:	4b3c      	ldr	r3, [pc, #240]	@ (8003694 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80035a2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80035a6:	f023 0203 	bic.w	r2, r3, #3
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035ae:	4939      	ldr	r1, [pc, #228]	@ (8003694 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80035b0:	4313      	orrs	r3, r2
 80035b2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d028      	beq.n	8003614 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80035c2:	4b34      	ldr	r3, [pc, #208]	@ (8003694 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80035c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035c8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80035d0:	4930      	ldr	r1, [pc, #192]	@ (8003694 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80035d2:	4313      	orrs	r3, r2
 80035d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80035dc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80035e0:	d106      	bne.n	80035f0 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80035e2:	4b2c      	ldr	r3, [pc, #176]	@ (8003694 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80035e4:	68db      	ldr	r3, [r3, #12]
 80035e6:	4a2b      	ldr	r2, [pc, #172]	@ (8003694 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80035e8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80035ec:	60d3      	str	r3, [r2, #12]
 80035ee:	e011      	b.n	8003614 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80035f4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80035f8:	d10c      	bne.n	8003614 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	3304      	adds	r3, #4
 80035fe:	2101      	movs	r1, #1
 8003600:	4618      	mov	r0, r3
 8003602:	f000 f8f9 	bl	80037f8 <RCCEx_PLLSAI1_Config>
 8003606:	4603      	mov	r3, r0
 8003608:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800360a:	7cfb      	ldrb	r3, [r7, #19]
 800360c:	2b00      	cmp	r3, #0
 800360e:	d001      	beq.n	8003614 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8003610:	7cfb      	ldrb	r3, [r7, #19]
 8003612:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800361c:	2b00      	cmp	r3, #0
 800361e:	d04d      	beq.n	80036bc <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003624:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003628:	d108      	bne.n	800363c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 800362a:	4b1a      	ldr	r3, [pc, #104]	@ (8003694 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800362c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003630:	4a18      	ldr	r2, [pc, #96]	@ (8003694 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003632:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003636:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800363a:	e012      	b.n	8003662 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 800363c:	4b15      	ldr	r3, [pc, #84]	@ (8003694 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800363e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003642:	4a14      	ldr	r2, [pc, #80]	@ (8003694 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003644:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003648:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800364c:	4b11      	ldr	r3, [pc, #68]	@ (8003694 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800364e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003652:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800365a:	490e      	ldr	r1, [pc, #56]	@ (8003694 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800365c:	4313      	orrs	r3, r2
 800365e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003666:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800366a:	d106      	bne.n	800367a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800366c:	4b09      	ldr	r3, [pc, #36]	@ (8003694 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800366e:	68db      	ldr	r3, [r3, #12]
 8003670:	4a08      	ldr	r2, [pc, #32]	@ (8003694 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003672:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003676:	60d3      	str	r3, [r2, #12]
 8003678:	e020      	b.n	80036bc <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800367e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003682:	d109      	bne.n	8003698 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003684:	4b03      	ldr	r3, [pc, #12]	@ (8003694 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003686:	68db      	ldr	r3, [r3, #12]
 8003688:	4a02      	ldr	r2, [pc, #8]	@ (8003694 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800368a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800368e:	60d3      	str	r3, [r2, #12]
 8003690:	e014      	b.n	80036bc <HAL_RCCEx_PeriphCLKConfig+0x524>
 8003692:	bf00      	nop
 8003694:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800369c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80036a0:	d10c      	bne.n	80036bc <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	3304      	adds	r3, #4
 80036a6:	2101      	movs	r1, #1
 80036a8:	4618      	mov	r0, r3
 80036aa:	f000 f8a5 	bl	80037f8 <RCCEx_PLLSAI1_Config>
 80036ae:	4603      	mov	r3, r0
 80036b0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80036b2:	7cfb      	ldrb	r3, [r7, #19]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d001      	beq.n	80036bc <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 80036b8:	7cfb      	ldrb	r3, [r7, #19]
 80036ba:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d028      	beq.n	800371a <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80036c8:	4b4a      	ldr	r3, [pc, #296]	@ (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80036ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036ce:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80036d6:	4947      	ldr	r1, [pc, #284]	@ (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80036d8:	4313      	orrs	r3, r2
 80036da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80036e2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80036e6:	d106      	bne.n	80036f6 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80036e8:	4b42      	ldr	r3, [pc, #264]	@ (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80036ea:	68db      	ldr	r3, [r3, #12]
 80036ec:	4a41      	ldr	r2, [pc, #260]	@ (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80036ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80036f2:	60d3      	str	r3, [r2, #12]
 80036f4:	e011      	b.n	800371a <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80036fa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80036fe:	d10c      	bne.n	800371a <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	3304      	adds	r3, #4
 8003704:	2101      	movs	r1, #1
 8003706:	4618      	mov	r0, r3
 8003708:	f000 f876 	bl	80037f8 <RCCEx_PLLSAI1_Config>
 800370c:	4603      	mov	r3, r0
 800370e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003710:	7cfb      	ldrb	r3, [r7, #19]
 8003712:	2b00      	cmp	r3, #0
 8003714:	d001      	beq.n	800371a <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8003716:	7cfb      	ldrb	r3, [r7, #19]
 8003718:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003722:	2b00      	cmp	r3, #0
 8003724:	d01e      	beq.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003726:	4b33      	ldr	r3, [pc, #204]	@ (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003728:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800372c:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003736:	492f      	ldr	r1, [pc, #188]	@ (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003738:	4313      	orrs	r3, r2
 800373a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003744:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003748:	d10c      	bne.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	3304      	adds	r3, #4
 800374e:	2102      	movs	r1, #2
 8003750:	4618      	mov	r0, r3
 8003752:	f000 f851 	bl	80037f8 <RCCEx_PLLSAI1_Config>
 8003756:	4603      	mov	r3, r0
 8003758:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800375a:	7cfb      	ldrb	r3, [r7, #19]
 800375c:	2b00      	cmp	r3, #0
 800375e:	d001      	beq.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8003760:	7cfb      	ldrb	r3, [r7, #19]
 8003762:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800376c:	2b00      	cmp	r3, #0
 800376e:	d00b      	beq.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003770:	4b20      	ldr	r3, [pc, #128]	@ (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003772:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003776:	f023 0204 	bic.w	r2, r3, #4
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003780:	491c      	ldr	r1, [pc, #112]	@ (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003782:	4313      	orrs	r3, r2
 8003784:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003790:	2b00      	cmp	r3, #0
 8003792:	d00b      	beq.n	80037ac <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003794:	4b17      	ldr	r3, [pc, #92]	@ (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003796:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800379a:	f023 0218 	bic.w	r2, r3, #24
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037a4:	4913      	ldr	r1, [pc, #76]	@ (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80037a6:	4313      	orrs	r3, r2
 80037a8:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d017      	beq.n	80037e8 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80037b8:	4b0e      	ldr	r3, [pc, #56]	@ (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80037ba:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80037be:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80037c8:	490a      	ldr	r1, [pc, #40]	@ (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80037ca:	4313      	orrs	r3, r2
 80037cc:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80037d6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80037da:	d105      	bne.n	80037e8 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80037dc:	4b05      	ldr	r3, [pc, #20]	@ (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80037de:	68db      	ldr	r3, [r3, #12]
 80037e0:	4a04      	ldr	r2, [pc, #16]	@ (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80037e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80037e6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80037e8:	7cbb      	ldrb	r3, [r7, #18]
}
 80037ea:	4618      	mov	r0, r3
 80037ec:	3718      	adds	r7, #24
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bd80      	pop	{r7, pc}
 80037f2:	bf00      	nop
 80037f4:	40021000 	.word	0x40021000

080037f8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b084      	sub	sp, #16
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
 8003800:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003802:	2300      	movs	r3, #0
 8003804:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003806:	4b72      	ldr	r3, [pc, #456]	@ (80039d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003808:	68db      	ldr	r3, [r3, #12]
 800380a:	f003 0303 	and.w	r3, r3, #3
 800380e:	2b00      	cmp	r3, #0
 8003810:	d00e      	beq.n	8003830 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003812:	4b6f      	ldr	r3, [pc, #444]	@ (80039d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003814:	68db      	ldr	r3, [r3, #12]
 8003816:	f003 0203 	and.w	r2, r3, #3
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	429a      	cmp	r2, r3
 8003820:	d103      	bne.n	800382a <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
       ||
 8003826:	2b00      	cmp	r3, #0
 8003828:	d142      	bne.n	80038b0 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800382a:	2301      	movs	r3, #1
 800382c:	73fb      	strb	r3, [r7, #15]
 800382e:	e03f      	b.n	80038b0 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	2b03      	cmp	r3, #3
 8003836:	d018      	beq.n	800386a <RCCEx_PLLSAI1_Config+0x72>
 8003838:	2b03      	cmp	r3, #3
 800383a:	d825      	bhi.n	8003888 <RCCEx_PLLSAI1_Config+0x90>
 800383c:	2b01      	cmp	r3, #1
 800383e:	d002      	beq.n	8003846 <RCCEx_PLLSAI1_Config+0x4e>
 8003840:	2b02      	cmp	r3, #2
 8003842:	d009      	beq.n	8003858 <RCCEx_PLLSAI1_Config+0x60>
 8003844:	e020      	b.n	8003888 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003846:	4b62      	ldr	r3, [pc, #392]	@ (80039d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f003 0302 	and.w	r3, r3, #2
 800384e:	2b00      	cmp	r3, #0
 8003850:	d11d      	bne.n	800388e <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8003852:	2301      	movs	r3, #1
 8003854:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003856:	e01a      	b.n	800388e <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003858:	4b5d      	ldr	r3, [pc, #372]	@ (80039d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003860:	2b00      	cmp	r3, #0
 8003862:	d116      	bne.n	8003892 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8003864:	2301      	movs	r3, #1
 8003866:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003868:	e013      	b.n	8003892 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800386a:	4b59      	ldr	r3, [pc, #356]	@ (80039d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003872:	2b00      	cmp	r3, #0
 8003874:	d10f      	bne.n	8003896 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003876:	4b56      	ldr	r3, [pc, #344]	@ (80039d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800387e:	2b00      	cmp	r3, #0
 8003880:	d109      	bne.n	8003896 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8003882:	2301      	movs	r3, #1
 8003884:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003886:	e006      	b.n	8003896 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8003888:	2301      	movs	r3, #1
 800388a:	73fb      	strb	r3, [r7, #15]
      break;
 800388c:	e004      	b.n	8003898 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800388e:	bf00      	nop
 8003890:	e002      	b.n	8003898 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003892:	bf00      	nop
 8003894:	e000      	b.n	8003898 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003896:	bf00      	nop
    }

    if(status == HAL_OK)
 8003898:	7bfb      	ldrb	r3, [r7, #15]
 800389a:	2b00      	cmp	r3, #0
 800389c:	d108      	bne.n	80038b0 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800389e:	4b4c      	ldr	r3, [pc, #304]	@ (80039d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80038a0:	68db      	ldr	r3, [r3, #12]
 80038a2:	f023 0203 	bic.w	r2, r3, #3
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	4949      	ldr	r1, [pc, #292]	@ (80039d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80038ac:	4313      	orrs	r3, r2
 80038ae:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80038b0:	7bfb      	ldrb	r3, [r7, #15]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	f040 8086 	bne.w	80039c4 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80038b8:	4b45      	ldr	r3, [pc, #276]	@ (80039d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	4a44      	ldr	r2, [pc, #272]	@ (80039d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80038be:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80038c2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80038c4:	f7fd fb5e 	bl	8000f84 <HAL_GetTick>
 80038c8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80038ca:	e009      	b.n	80038e0 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80038cc:	f7fd fb5a 	bl	8000f84 <HAL_GetTick>
 80038d0:	4602      	mov	r2, r0
 80038d2:	68bb      	ldr	r3, [r7, #8]
 80038d4:	1ad3      	subs	r3, r2, r3
 80038d6:	2b02      	cmp	r3, #2
 80038d8:	d902      	bls.n	80038e0 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80038da:	2303      	movs	r3, #3
 80038dc:	73fb      	strb	r3, [r7, #15]
        break;
 80038de:	e005      	b.n	80038ec <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80038e0:	4b3b      	ldr	r3, [pc, #236]	@ (80039d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d1ef      	bne.n	80038cc <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80038ec:	7bfb      	ldrb	r3, [r7, #15]
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d168      	bne.n	80039c4 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d113      	bne.n	8003920 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80038f8:	4b35      	ldr	r3, [pc, #212]	@ (80039d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80038fa:	691a      	ldr	r2, [r3, #16]
 80038fc:	4b35      	ldr	r3, [pc, #212]	@ (80039d4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80038fe:	4013      	ands	r3, r2
 8003900:	687a      	ldr	r2, [r7, #4]
 8003902:	6892      	ldr	r2, [r2, #8]
 8003904:	0211      	lsls	r1, r2, #8
 8003906:	687a      	ldr	r2, [r7, #4]
 8003908:	68d2      	ldr	r2, [r2, #12]
 800390a:	06d2      	lsls	r2, r2, #27
 800390c:	4311      	orrs	r1, r2
 800390e:	687a      	ldr	r2, [r7, #4]
 8003910:	6852      	ldr	r2, [r2, #4]
 8003912:	3a01      	subs	r2, #1
 8003914:	0112      	lsls	r2, r2, #4
 8003916:	430a      	orrs	r2, r1
 8003918:	492d      	ldr	r1, [pc, #180]	@ (80039d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800391a:	4313      	orrs	r3, r2
 800391c:	610b      	str	r3, [r1, #16]
 800391e:	e02d      	b.n	800397c <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	2b01      	cmp	r3, #1
 8003924:	d115      	bne.n	8003952 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003926:	4b2a      	ldr	r3, [pc, #168]	@ (80039d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003928:	691a      	ldr	r2, [r3, #16]
 800392a:	4b2b      	ldr	r3, [pc, #172]	@ (80039d8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800392c:	4013      	ands	r3, r2
 800392e:	687a      	ldr	r2, [r7, #4]
 8003930:	6892      	ldr	r2, [r2, #8]
 8003932:	0211      	lsls	r1, r2, #8
 8003934:	687a      	ldr	r2, [r7, #4]
 8003936:	6912      	ldr	r2, [r2, #16]
 8003938:	0852      	lsrs	r2, r2, #1
 800393a:	3a01      	subs	r2, #1
 800393c:	0552      	lsls	r2, r2, #21
 800393e:	4311      	orrs	r1, r2
 8003940:	687a      	ldr	r2, [r7, #4]
 8003942:	6852      	ldr	r2, [r2, #4]
 8003944:	3a01      	subs	r2, #1
 8003946:	0112      	lsls	r2, r2, #4
 8003948:	430a      	orrs	r2, r1
 800394a:	4921      	ldr	r1, [pc, #132]	@ (80039d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800394c:	4313      	orrs	r3, r2
 800394e:	610b      	str	r3, [r1, #16]
 8003950:	e014      	b.n	800397c <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003952:	4b1f      	ldr	r3, [pc, #124]	@ (80039d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003954:	691a      	ldr	r2, [r3, #16]
 8003956:	4b21      	ldr	r3, [pc, #132]	@ (80039dc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003958:	4013      	ands	r3, r2
 800395a:	687a      	ldr	r2, [r7, #4]
 800395c:	6892      	ldr	r2, [r2, #8]
 800395e:	0211      	lsls	r1, r2, #8
 8003960:	687a      	ldr	r2, [r7, #4]
 8003962:	6952      	ldr	r2, [r2, #20]
 8003964:	0852      	lsrs	r2, r2, #1
 8003966:	3a01      	subs	r2, #1
 8003968:	0652      	lsls	r2, r2, #25
 800396a:	4311      	orrs	r1, r2
 800396c:	687a      	ldr	r2, [r7, #4]
 800396e:	6852      	ldr	r2, [r2, #4]
 8003970:	3a01      	subs	r2, #1
 8003972:	0112      	lsls	r2, r2, #4
 8003974:	430a      	orrs	r2, r1
 8003976:	4916      	ldr	r1, [pc, #88]	@ (80039d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003978:	4313      	orrs	r3, r2
 800397a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800397c:	4b14      	ldr	r3, [pc, #80]	@ (80039d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4a13      	ldr	r2, [pc, #76]	@ (80039d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003982:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003986:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003988:	f7fd fafc 	bl	8000f84 <HAL_GetTick>
 800398c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800398e:	e009      	b.n	80039a4 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003990:	f7fd faf8 	bl	8000f84 <HAL_GetTick>
 8003994:	4602      	mov	r2, r0
 8003996:	68bb      	ldr	r3, [r7, #8]
 8003998:	1ad3      	subs	r3, r2, r3
 800399a:	2b02      	cmp	r3, #2
 800399c:	d902      	bls.n	80039a4 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800399e:	2303      	movs	r3, #3
 80039a0:	73fb      	strb	r3, [r7, #15]
          break;
 80039a2:	e005      	b.n	80039b0 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80039a4:	4b0a      	ldr	r3, [pc, #40]	@ (80039d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d0ef      	beq.n	8003990 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80039b0:	7bfb      	ldrb	r3, [r7, #15]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d106      	bne.n	80039c4 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80039b6:	4b06      	ldr	r3, [pc, #24]	@ (80039d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80039b8:	691a      	ldr	r2, [r3, #16]
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	699b      	ldr	r3, [r3, #24]
 80039be:	4904      	ldr	r1, [pc, #16]	@ (80039d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80039c0:	4313      	orrs	r3, r2
 80039c2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80039c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80039c6:	4618      	mov	r0, r3
 80039c8:	3710      	adds	r7, #16
 80039ca:	46bd      	mov	sp, r7
 80039cc:	bd80      	pop	{r7, pc}
 80039ce:	bf00      	nop
 80039d0:	40021000 	.word	0x40021000
 80039d4:	07ff800f 	.word	0x07ff800f
 80039d8:	ff9f800f 	.word	0xff9f800f
 80039dc:	f9ff800f 	.word	0xf9ff800f

080039e0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b084      	sub	sp, #16
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
 80039e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80039ea:	2300      	movs	r3, #0
 80039ec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80039ee:	4b72      	ldr	r3, [pc, #456]	@ (8003bb8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80039f0:	68db      	ldr	r3, [r3, #12]
 80039f2:	f003 0303 	and.w	r3, r3, #3
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d00e      	beq.n	8003a18 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80039fa:	4b6f      	ldr	r3, [pc, #444]	@ (8003bb8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80039fc:	68db      	ldr	r3, [r3, #12]
 80039fe:	f003 0203 	and.w	r2, r3, #3
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	429a      	cmp	r2, r3
 8003a08:	d103      	bne.n	8003a12 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
       ||
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d142      	bne.n	8003a98 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8003a12:	2301      	movs	r3, #1
 8003a14:	73fb      	strb	r3, [r7, #15]
 8003a16:	e03f      	b.n	8003a98 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	2b03      	cmp	r3, #3
 8003a1e:	d018      	beq.n	8003a52 <RCCEx_PLLSAI2_Config+0x72>
 8003a20:	2b03      	cmp	r3, #3
 8003a22:	d825      	bhi.n	8003a70 <RCCEx_PLLSAI2_Config+0x90>
 8003a24:	2b01      	cmp	r3, #1
 8003a26:	d002      	beq.n	8003a2e <RCCEx_PLLSAI2_Config+0x4e>
 8003a28:	2b02      	cmp	r3, #2
 8003a2a:	d009      	beq.n	8003a40 <RCCEx_PLLSAI2_Config+0x60>
 8003a2c:	e020      	b.n	8003a70 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003a2e:	4b62      	ldr	r3, [pc, #392]	@ (8003bb8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f003 0302 	and.w	r3, r3, #2
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d11d      	bne.n	8003a76 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a3e:	e01a      	b.n	8003a76 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003a40:	4b5d      	ldr	r3, [pc, #372]	@ (8003bb8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d116      	bne.n	8003a7a <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a50:	e013      	b.n	8003a7a <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003a52:	4b59      	ldr	r3, [pc, #356]	@ (8003bb8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d10f      	bne.n	8003a7e <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003a5e:	4b56      	ldr	r3, [pc, #344]	@ (8003bb8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d109      	bne.n	8003a7e <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003a6e:	e006      	b.n	8003a7e <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8003a70:	2301      	movs	r3, #1
 8003a72:	73fb      	strb	r3, [r7, #15]
      break;
 8003a74:	e004      	b.n	8003a80 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8003a76:	bf00      	nop
 8003a78:	e002      	b.n	8003a80 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8003a7a:	bf00      	nop
 8003a7c:	e000      	b.n	8003a80 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8003a7e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003a80:	7bfb      	ldrb	r3, [r7, #15]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d108      	bne.n	8003a98 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8003a86:	4b4c      	ldr	r3, [pc, #304]	@ (8003bb8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003a88:	68db      	ldr	r3, [r3, #12]
 8003a8a:	f023 0203 	bic.w	r2, r3, #3
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	4949      	ldr	r1, [pc, #292]	@ (8003bb8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003a94:	4313      	orrs	r3, r2
 8003a96:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8003a98:	7bfb      	ldrb	r3, [r7, #15]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	f040 8086 	bne.w	8003bac <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003aa0:	4b45      	ldr	r3, [pc, #276]	@ (8003bb8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4a44      	ldr	r2, [pc, #272]	@ (8003bb8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003aa6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003aaa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003aac:	f7fd fa6a 	bl	8000f84 <HAL_GetTick>
 8003ab0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003ab2:	e009      	b.n	8003ac8 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003ab4:	f7fd fa66 	bl	8000f84 <HAL_GetTick>
 8003ab8:	4602      	mov	r2, r0
 8003aba:	68bb      	ldr	r3, [r7, #8]
 8003abc:	1ad3      	subs	r3, r2, r3
 8003abe:	2b02      	cmp	r3, #2
 8003ac0:	d902      	bls.n	8003ac8 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8003ac2:	2303      	movs	r3, #3
 8003ac4:	73fb      	strb	r3, [r7, #15]
        break;
 8003ac6:	e005      	b.n	8003ad4 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003ac8:	4b3b      	ldr	r3, [pc, #236]	@ (8003bb8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d1ef      	bne.n	8003ab4 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8003ad4:	7bfb      	ldrb	r3, [r7, #15]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d168      	bne.n	8003bac <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d113      	bne.n	8003b08 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003ae0:	4b35      	ldr	r3, [pc, #212]	@ (8003bb8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003ae2:	695a      	ldr	r2, [r3, #20]
 8003ae4:	4b35      	ldr	r3, [pc, #212]	@ (8003bbc <RCCEx_PLLSAI2_Config+0x1dc>)
 8003ae6:	4013      	ands	r3, r2
 8003ae8:	687a      	ldr	r2, [r7, #4]
 8003aea:	6892      	ldr	r2, [r2, #8]
 8003aec:	0211      	lsls	r1, r2, #8
 8003aee:	687a      	ldr	r2, [r7, #4]
 8003af0:	68d2      	ldr	r2, [r2, #12]
 8003af2:	06d2      	lsls	r2, r2, #27
 8003af4:	4311      	orrs	r1, r2
 8003af6:	687a      	ldr	r2, [r7, #4]
 8003af8:	6852      	ldr	r2, [r2, #4]
 8003afa:	3a01      	subs	r2, #1
 8003afc:	0112      	lsls	r2, r2, #4
 8003afe:	430a      	orrs	r2, r1
 8003b00:	492d      	ldr	r1, [pc, #180]	@ (8003bb8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003b02:	4313      	orrs	r3, r2
 8003b04:	614b      	str	r3, [r1, #20]
 8003b06:	e02d      	b.n	8003b64 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	2b01      	cmp	r3, #1
 8003b0c:	d115      	bne.n	8003b3a <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003b0e:	4b2a      	ldr	r3, [pc, #168]	@ (8003bb8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003b10:	695a      	ldr	r2, [r3, #20]
 8003b12:	4b2b      	ldr	r3, [pc, #172]	@ (8003bc0 <RCCEx_PLLSAI2_Config+0x1e0>)
 8003b14:	4013      	ands	r3, r2
 8003b16:	687a      	ldr	r2, [r7, #4]
 8003b18:	6892      	ldr	r2, [r2, #8]
 8003b1a:	0211      	lsls	r1, r2, #8
 8003b1c:	687a      	ldr	r2, [r7, #4]
 8003b1e:	6912      	ldr	r2, [r2, #16]
 8003b20:	0852      	lsrs	r2, r2, #1
 8003b22:	3a01      	subs	r2, #1
 8003b24:	0552      	lsls	r2, r2, #21
 8003b26:	4311      	orrs	r1, r2
 8003b28:	687a      	ldr	r2, [r7, #4]
 8003b2a:	6852      	ldr	r2, [r2, #4]
 8003b2c:	3a01      	subs	r2, #1
 8003b2e:	0112      	lsls	r2, r2, #4
 8003b30:	430a      	orrs	r2, r1
 8003b32:	4921      	ldr	r1, [pc, #132]	@ (8003bb8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003b34:	4313      	orrs	r3, r2
 8003b36:	614b      	str	r3, [r1, #20]
 8003b38:	e014      	b.n	8003b64 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003b3a:	4b1f      	ldr	r3, [pc, #124]	@ (8003bb8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003b3c:	695a      	ldr	r2, [r3, #20]
 8003b3e:	4b21      	ldr	r3, [pc, #132]	@ (8003bc4 <RCCEx_PLLSAI2_Config+0x1e4>)
 8003b40:	4013      	ands	r3, r2
 8003b42:	687a      	ldr	r2, [r7, #4]
 8003b44:	6892      	ldr	r2, [r2, #8]
 8003b46:	0211      	lsls	r1, r2, #8
 8003b48:	687a      	ldr	r2, [r7, #4]
 8003b4a:	6952      	ldr	r2, [r2, #20]
 8003b4c:	0852      	lsrs	r2, r2, #1
 8003b4e:	3a01      	subs	r2, #1
 8003b50:	0652      	lsls	r2, r2, #25
 8003b52:	4311      	orrs	r1, r2
 8003b54:	687a      	ldr	r2, [r7, #4]
 8003b56:	6852      	ldr	r2, [r2, #4]
 8003b58:	3a01      	subs	r2, #1
 8003b5a:	0112      	lsls	r2, r2, #4
 8003b5c:	430a      	orrs	r2, r1
 8003b5e:	4916      	ldr	r1, [pc, #88]	@ (8003bb8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003b60:	4313      	orrs	r3, r2
 8003b62:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003b64:	4b14      	ldr	r3, [pc, #80]	@ (8003bb8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	4a13      	ldr	r2, [pc, #76]	@ (8003bb8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003b6a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b6e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b70:	f7fd fa08 	bl	8000f84 <HAL_GetTick>
 8003b74:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003b76:	e009      	b.n	8003b8c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003b78:	f7fd fa04 	bl	8000f84 <HAL_GetTick>
 8003b7c:	4602      	mov	r2, r0
 8003b7e:	68bb      	ldr	r3, [r7, #8]
 8003b80:	1ad3      	subs	r3, r2, r3
 8003b82:	2b02      	cmp	r3, #2
 8003b84:	d902      	bls.n	8003b8c <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8003b86:	2303      	movs	r3, #3
 8003b88:	73fb      	strb	r3, [r7, #15]
          break;
 8003b8a:	e005      	b.n	8003b98 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003b8c:	4b0a      	ldr	r3, [pc, #40]	@ (8003bb8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d0ef      	beq.n	8003b78 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8003b98:	7bfb      	ldrb	r3, [r7, #15]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d106      	bne.n	8003bac <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003b9e:	4b06      	ldr	r3, [pc, #24]	@ (8003bb8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003ba0:	695a      	ldr	r2, [r3, #20]
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	699b      	ldr	r3, [r3, #24]
 8003ba6:	4904      	ldr	r1, [pc, #16]	@ (8003bb8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003ba8:	4313      	orrs	r3, r2
 8003baa:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003bac:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bae:	4618      	mov	r0, r3
 8003bb0:	3710      	adds	r7, #16
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	bd80      	pop	{r7, pc}
 8003bb6:	bf00      	nop
 8003bb8:	40021000 	.word	0x40021000
 8003bbc:	07ff800f 	.word	0x07ff800f
 8003bc0:	ff9f800f 	.word	0xff9f800f
 8003bc4:	f9ff800f 	.word	0xf9ff800f

08003bc8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b082      	sub	sp, #8
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d101      	bne.n	8003bda <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003bd6:	2301      	movs	r3, #1
 8003bd8:	e042      	b.n	8003c60 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d106      	bne.n	8003bf2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2200      	movs	r2, #0
 8003be8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003bec:	6878      	ldr	r0, [r7, #4]
 8003bee:	f7fd f857 	bl	8000ca0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	2224      	movs	r2, #36	@ 0x24
 8003bf6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	681a      	ldr	r2, [r3, #0]
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f022 0201 	bic.w	r2, r2, #1
 8003c08:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d002      	beq.n	8003c18 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8003c12:	6878      	ldr	r0, [r7, #4]
 8003c14:	f000 fbb2 	bl	800437c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003c18:	6878      	ldr	r0, [r7, #4]
 8003c1a:	f000 f8b3 	bl	8003d84 <UART_SetConfig>
 8003c1e:	4603      	mov	r3, r0
 8003c20:	2b01      	cmp	r3, #1
 8003c22:	d101      	bne.n	8003c28 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8003c24:	2301      	movs	r3, #1
 8003c26:	e01b      	b.n	8003c60 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	685a      	ldr	r2, [r3, #4]
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003c36:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	689a      	ldr	r2, [r3, #8]
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003c46:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	681a      	ldr	r2, [r3, #0]
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f042 0201 	orr.w	r2, r2, #1
 8003c56:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003c58:	6878      	ldr	r0, [r7, #4]
 8003c5a:	f000 fc31 	bl	80044c0 <UART_CheckIdleState>
 8003c5e:	4603      	mov	r3, r0
}
 8003c60:	4618      	mov	r0, r3
 8003c62:	3708      	adds	r7, #8
 8003c64:	46bd      	mov	sp, r7
 8003c66:	bd80      	pop	{r7, pc}

08003c68 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b08a      	sub	sp, #40	@ 0x28
 8003c6c:	af02      	add	r7, sp, #8
 8003c6e:	60f8      	str	r0, [r7, #12]
 8003c70:	60b9      	str	r1, [r7, #8]
 8003c72:	603b      	str	r3, [r7, #0]
 8003c74:	4613      	mov	r3, r2
 8003c76:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c7e:	2b20      	cmp	r3, #32
 8003c80:	d17b      	bne.n	8003d7a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c82:	68bb      	ldr	r3, [r7, #8]
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d002      	beq.n	8003c8e <HAL_UART_Transmit+0x26>
 8003c88:	88fb      	ldrh	r3, [r7, #6]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d101      	bne.n	8003c92 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003c8e:	2301      	movs	r3, #1
 8003c90:	e074      	b.n	8003d7c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	2200      	movs	r2, #0
 8003c96:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	2221      	movs	r2, #33	@ 0x21
 8003c9e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003ca2:	f7fd f96f 	bl	8000f84 <HAL_GetTick>
 8003ca6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	88fa      	ldrh	r2, [r7, #6]
 8003cac:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	88fa      	ldrh	r2, [r7, #6]
 8003cb4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	689b      	ldr	r3, [r3, #8]
 8003cbc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003cc0:	d108      	bne.n	8003cd4 <HAL_UART_Transmit+0x6c>
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	691b      	ldr	r3, [r3, #16]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d104      	bne.n	8003cd4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003cca:	2300      	movs	r3, #0
 8003ccc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003cce:	68bb      	ldr	r3, [r7, #8]
 8003cd0:	61bb      	str	r3, [r7, #24]
 8003cd2:	e003      	b.n	8003cdc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003cd4:	68bb      	ldr	r3, [r7, #8]
 8003cd6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003cd8:	2300      	movs	r3, #0
 8003cda:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003cdc:	e030      	b.n	8003d40 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003cde:	683b      	ldr	r3, [r7, #0]
 8003ce0:	9300      	str	r3, [sp, #0]
 8003ce2:	697b      	ldr	r3, [r7, #20]
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	2180      	movs	r1, #128	@ 0x80
 8003ce8:	68f8      	ldr	r0, [r7, #12]
 8003cea:	f000 fc93 	bl	8004614 <UART_WaitOnFlagUntilTimeout>
 8003cee:	4603      	mov	r3, r0
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d005      	beq.n	8003d00 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	2220      	movs	r2, #32
 8003cf8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8003cfc:	2303      	movs	r3, #3
 8003cfe:	e03d      	b.n	8003d7c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8003d00:	69fb      	ldr	r3, [r7, #28]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d10b      	bne.n	8003d1e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003d06:	69bb      	ldr	r3, [r7, #24]
 8003d08:	881a      	ldrh	r2, [r3, #0]
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003d12:	b292      	uxth	r2, r2
 8003d14:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003d16:	69bb      	ldr	r3, [r7, #24]
 8003d18:	3302      	adds	r3, #2
 8003d1a:	61bb      	str	r3, [r7, #24]
 8003d1c:	e007      	b.n	8003d2e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003d1e:	69fb      	ldr	r3, [r7, #28]
 8003d20:	781a      	ldrb	r2, [r3, #0]
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003d28:	69fb      	ldr	r3, [r7, #28]
 8003d2a:	3301      	adds	r3, #1
 8003d2c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8003d34:	b29b      	uxth	r3, r3
 8003d36:	3b01      	subs	r3, #1
 8003d38:	b29a      	uxth	r2, r3
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8003d46:	b29b      	uxth	r3, r3
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d1c8      	bne.n	8003cde <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	9300      	str	r3, [sp, #0]
 8003d50:	697b      	ldr	r3, [r7, #20]
 8003d52:	2200      	movs	r2, #0
 8003d54:	2140      	movs	r1, #64	@ 0x40
 8003d56:	68f8      	ldr	r0, [r7, #12]
 8003d58:	f000 fc5c 	bl	8004614 <UART_WaitOnFlagUntilTimeout>
 8003d5c:	4603      	mov	r3, r0
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d005      	beq.n	8003d6e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	2220      	movs	r2, #32
 8003d66:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8003d6a:	2303      	movs	r3, #3
 8003d6c:	e006      	b.n	8003d7c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	2220      	movs	r2, #32
 8003d72:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8003d76:	2300      	movs	r3, #0
 8003d78:	e000      	b.n	8003d7c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8003d7a:	2302      	movs	r3, #2
  }
}
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	3720      	adds	r7, #32
 8003d80:	46bd      	mov	sp, r7
 8003d82:	bd80      	pop	{r7, pc}

08003d84 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003d84:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d88:	b08c      	sub	sp, #48	@ 0x30
 8003d8a:	af00      	add	r7, sp, #0
 8003d8c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003d8e:	2300      	movs	r3, #0
 8003d90:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003d94:	697b      	ldr	r3, [r7, #20]
 8003d96:	689a      	ldr	r2, [r3, #8]
 8003d98:	697b      	ldr	r3, [r7, #20]
 8003d9a:	691b      	ldr	r3, [r3, #16]
 8003d9c:	431a      	orrs	r2, r3
 8003d9e:	697b      	ldr	r3, [r7, #20]
 8003da0:	695b      	ldr	r3, [r3, #20]
 8003da2:	431a      	orrs	r2, r3
 8003da4:	697b      	ldr	r3, [r7, #20]
 8003da6:	69db      	ldr	r3, [r3, #28]
 8003da8:	4313      	orrs	r3, r2
 8003daa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003dac:	697b      	ldr	r3, [r7, #20]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	681a      	ldr	r2, [r3, #0]
 8003db2:	4baa      	ldr	r3, [pc, #680]	@ (800405c <UART_SetConfig+0x2d8>)
 8003db4:	4013      	ands	r3, r2
 8003db6:	697a      	ldr	r2, [r7, #20]
 8003db8:	6812      	ldr	r2, [r2, #0]
 8003dba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003dbc:	430b      	orrs	r3, r1
 8003dbe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003dc0:	697b      	ldr	r3, [r7, #20]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	685b      	ldr	r3, [r3, #4]
 8003dc6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003dca:	697b      	ldr	r3, [r7, #20]
 8003dcc:	68da      	ldr	r2, [r3, #12]
 8003dce:	697b      	ldr	r3, [r7, #20]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	430a      	orrs	r2, r1
 8003dd4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003dd6:	697b      	ldr	r3, [r7, #20]
 8003dd8:	699b      	ldr	r3, [r3, #24]
 8003dda:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003ddc:	697b      	ldr	r3, [r7, #20]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	4a9f      	ldr	r2, [pc, #636]	@ (8004060 <UART_SetConfig+0x2dc>)
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d004      	beq.n	8003df0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003de6:	697b      	ldr	r3, [r7, #20]
 8003de8:	6a1b      	ldr	r3, [r3, #32]
 8003dea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003dec:	4313      	orrs	r3, r2
 8003dee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003df0:	697b      	ldr	r3, [r7, #20]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	689b      	ldr	r3, [r3, #8]
 8003df6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8003dfa:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8003dfe:	697a      	ldr	r2, [r7, #20]
 8003e00:	6812      	ldr	r2, [r2, #0]
 8003e02:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003e04:	430b      	orrs	r3, r1
 8003e06:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003e08:	697b      	ldr	r3, [r7, #20]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e0e:	f023 010f 	bic.w	r1, r3, #15
 8003e12:	697b      	ldr	r3, [r7, #20]
 8003e14:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003e16:	697b      	ldr	r3, [r7, #20]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	430a      	orrs	r2, r1
 8003e1c:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003e1e:	697b      	ldr	r3, [r7, #20]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	4a90      	ldr	r2, [pc, #576]	@ (8004064 <UART_SetConfig+0x2e0>)
 8003e24:	4293      	cmp	r3, r2
 8003e26:	d125      	bne.n	8003e74 <UART_SetConfig+0xf0>
 8003e28:	4b8f      	ldr	r3, [pc, #572]	@ (8004068 <UART_SetConfig+0x2e4>)
 8003e2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e2e:	f003 0303 	and.w	r3, r3, #3
 8003e32:	2b03      	cmp	r3, #3
 8003e34:	d81a      	bhi.n	8003e6c <UART_SetConfig+0xe8>
 8003e36:	a201      	add	r2, pc, #4	@ (adr r2, 8003e3c <UART_SetConfig+0xb8>)
 8003e38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e3c:	08003e4d 	.word	0x08003e4d
 8003e40:	08003e5d 	.word	0x08003e5d
 8003e44:	08003e55 	.word	0x08003e55
 8003e48:	08003e65 	.word	0x08003e65
 8003e4c:	2301      	movs	r3, #1
 8003e4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003e52:	e116      	b.n	8004082 <UART_SetConfig+0x2fe>
 8003e54:	2302      	movs	r3, #2
 8003e56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003e5a:	e112      	b.n	8004082 <UART_SetConfig+0x2fe>
 8003e5c:	2304      	movs	r3, #4
 8003e5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003e62:	e10e      	b.n	8004082 <UART_SetConfig+0x2fe>
 8003e64:	2308      	movs	r3, #8
 8003e66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003e6a:	e10a      	b.n	8004082 <UART_SetConfig+0x2fe>
 8003e6c:	2310      	movs	r3, #16
 8003e6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003e72:	e106      	b.n	8004082 <UART_SetConfig+0x2fe>
 8003e74:	697b      	ldr	r3, [r7, #20]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	4a7c      	ldr	r2, [pc, #496]	@ (800406c <UART_SetConfig+0x2e8>)
 8003e7a:	4293      	cmp	r3, r2
 8003e7c:	d138      	bne.n	8003ef0 <UART_SetConfig+0x16c>
 8003e7e:	4b7a      	ldr	r3, [pc, #488]	@ (8004068 <UART_SetConfig+0x2e4>)
 8003e80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e84:	f003 030c 	and.w	r3, r3, #12
 8003e88:	2b0c      	cmp	r3, #12
 8003e8a:	d82d      	bhi.n	8003ee8 <UART_SetConfig+0x164>
 8003e8c:	a201      	add	r2, pc, #4	@ (adr r2, 8003e94 <UART_SetConfig+0x110>)
 8003e8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e92:	bf00      	nop
 8003e94:	08003ec9 	.word	0x08003ec9
 8003e98:	08003ee9 	.word	0x08003ee9
 8003e9c:	08003ee9 	.word	0x08003ee9
 8003ea0:	08003ee9 	.word	0x08003ee9
 8003ea4:	08003ed9 	.word	0x08003ed9
 8003ea8:	08003ee9 	.word	0x08003ee9
 8003eac:	08003ee9 	.word	0x08003ee9
 8003eb0:	08003ee9 	.word	0x08003ee9
 8003eb4:	08003ed1 	.word	0x08003ed1
 8003eb8:	08003ee9 	.word	0x08003ee9
 8003ebc:	08003ee9 	.word	0x08003ee9
 8003ec0:	08003ee9 	.word	0x08003ee9
 8003ec4:	08003ee1 	.word	0x08003ee1
 8003ec8:	2300      	movs	r3, #0
 8003eca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003ece:	e0d8      	b.n	8004082 <UART_SetConfig+0x2fe>
 8003ed0:	2302      	movs	r3, #2
 8003ed2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003ed6:	e0d4      	b.n	8004082 <UART_SetConfig+0x2fe>
 8003ed8:	2304      	movs	r3, #4
 8003eda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003ede:	e0d0      	b.n	8004082 <UART_SetConfig+0x2fe>
 8003ee0:	2308      	movs	r3, #8
 8003ee2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003ee6:	e0cc      	b.n	8004082 <UART_SetConfig+0x2fe>
 8003ee8:	2310      	movs	r3, #16
 8003eea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003eee:	e0c8      	b.n	8004082 <UART_SetConfig+0x2fe>
 8003ef0:	697b      	ldr	r3, [r7, #20]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	4a5e      	ldr	r2, [pc, #376]	@ (8004070 <UART_SetConfig+0x2ec>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d125      	bne.n	8003f46 <UART_SetConfig+0x1c2>
 8003efa:	4b5b      	ldr	r3, [pc, #364]	@ (8004068 <UART_SetConfig+0x2e4>)
 8003efc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f00:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003f04:	2b30      	cmp	r3, #48	@ 0x30
 8003f06:	d016      	beq.n	8003f36 <UART_SetConfig+0x1b2>
 8003f08:	2b30      	cmp	r3, #48	@ 0x30
 8003f0a:	d818      	bhi.n	8003f3e <UART_SetConfig+0x1ba>
 8003f0c:	2b20      	cmp	r3, #32
 8003f0e:	d00a      	beq.n	8003f26 <UART_SetConfig+0x1a2>
 8003f10:	2b20      	cmp	r3, #32
 8003f12:	d814      	bhi.n	8003f3e <UART_SetConfig+0x1ba>
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d002      	beq.n	8003f1e <UART_SetConfig+0x19a>
 8003f18:	2b10      	cmp	r3, #16
 8003f1a:	d008      	beq.n	8003f2e <UART_SetConfig+0x1aa>
 8003f1c:	e00f      	b.n	8003f3e <UART_SetConfig+0x1ba>
 8003f1e:	2300      	movs	r3, #0
 8003f20:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003f24:	e0ad      	b.n	8004082 <UART_SetConfig+0x2fe>
 8003f26:	2302      	movs	r3, #2
 8003f28:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003f2c:	e0a9      	b.n	8004082 <UART_SetConfig+0x2fe>
 8003f2e:	2304      	movs	r3, #4
 8003f30:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003f34:	e0a5      	b.n	8004082 <UART_SetConfig+0x2fe>
 8003f36:	2308      	movs	r3, #8
 8003f38:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003f3c:	e0a1      	b.n	8004082 <UART_SetConfig+0x2fe>
 8003f3e:	2310      	movs	r3, #16
 8003f40:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003f44:	e09d      	b.n	8004082 <UART_SetConfig+0x2fe>
 8003f46:	697b      	ldr	r3, [r7, #20]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	4a4a      	ldr	r2, [pc, #296]	@ (8004074 <UART_SetConfig+0x2f0>)
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	d125      	bne.n	8003f9c <UART_SetConfig+0x218>
 8003f50:	4b45      	ldr	r3, [pc, #276]	@ (8004068 <UART_SetConfig+0x2e4>)
 8003f52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f56:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003f5a:	2bc0      	cmp	r3, #192	@ 0xc0
 8003f5c:	d016      	beq.n	8003f8c <UART_SetConfig+0x208>
 8003f5e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003f60:	d818      	bhi.n	8003f94 <UART_SetConfig+0x210>
 8003f62:	2b80      	cmp	r3, #128	@ 0x80
 8003f64:	d00a      	beq.n	8003f7c <UART_SetConfig+0x1f8>
 8003f66:	2b80      	cmp	r3, #128	@ 0x80
 8003f68:	d814      	bhi.n	8003f94 <UART_SetConfig+0x210>
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d002      	beq.n	8003f74 <UART_SetConfig+0x1f0>
 8003f6e:	2b40      	cmp	r3, #64	@ 0x40
 8003f70:	d008      	beq.n	8003f84 <UART_SetConfig+0x200>
 8003f72:	e00f      	b.n	8003f94 <UART_SetConfig+0x210>
 8003f74:	2300      	movs	r3, #0
 8003f76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003f7a:	e082      	b.n	8004082 <UART_SetConfig+0x2fe>
 8003f7c:	2302      	movs	r3, #2
 8003f7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003f82:	e07e      	b.n	8004082 <UART_SetConfig+0x2fe>
 8003f84:	2304      	movs	r3, #4
 8003f86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003f8a:	e07a      	b.n	8004082 <UART_SetConfig+0x2fe>
 8003f8c:	2308      	movs	r3, #8
 8003f8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003f92:	e076      	b.n	8004082 <UART_SetConfig+0x2fe>
 8003f94:	2310      	movs	r3, #16
 8003f96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003f9a:	e072      	b.n	8004082 <UART_SetConfig+0x2fe>
 8003f9c:	697b      	ldr	r3, [r7, #20]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	4a35      	ldr	r2, [pc, #212]	@ (8004078 <UART_SetConfig+0x2f4>)
 8003fa2:	4293      	cmp	r3, r2
 8003fa4:	d12a      	bne.n	8003ffc <UART_SetConfig+0x278>
 8003fa6:	4b30      	ldr	r3, [pc, #192]	@ (8004068 <UART_SetConfig+0x2e4>)
 8003fa8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fac:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003fb0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003fb4:	d01a      	beq.n	8003fec <UART_SetConfig+0x268>
 8003fb6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003fba:	d81b      	bhi.n	8003ff4 <UART_SetConfig+0x270>
 8003fbc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003fc0:	d00c      	beq.n	8003fdc <UART_SetConfig+0x258>
 8003fc2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003fc6:	d815      	bhi.n	8003ff4 <UART_SetConfig+0x270>
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d003      	beq.n	8003fd4 <UART_SetConfig+0x250>
 8003fcc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003fd0:	d008      	beq.n	8003fe4 <UART_SetConfig+0x260>
 8003fd2:	e00f      	b.n	8003ff4 <UART_SetConfig+0x270>
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003fda:	e052      	b.n	8004082 <UART_SetConfig+0x2fe>
 8003fdc:	2302      	movs	r3, #2
 8003fde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003fe2:	e04e      	b.n	8004082 <UART_SetConfig+0x2fe>
 8003fe4:	2304      	movs	r3, #4
 8003fe6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003fea:	e04a      	b.n	8004082 <UART_SetConfig+0x2fe>
 8003fec:	2308      	movs	r3, #8
 8003fee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003ff2:	e046      	b.n	8004082 <UART_SetConfig+0x2fe>
 8003ff4:	2310      	movs	r3, #16
 8003ff6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003ffa:	e042      	b.n	8004082 <UART_SetConfig+0x2fe>
 8003ffc:	697b      	ldr	r3, [r7, #20]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	4a17      	ldr	r2, [pc, #92]	@ (8004060 <UART_SetConfig+0x2dc>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d13a      	bne.n	800407c <UART_SetConfig+0x2f8>
 8004006:	4b18      	ldr	r3, [pc, #96]	@ (8004068 <UART_SetConfig+0x2e4>)
 8004008:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800400c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004010:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004014:	d01a      	beq.n	800404c <UART_SetConfig+0x2c8>
 8004016:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800401a:	d81b      	bhi.n	8004054 <UART_SetConfig+0x2d0>
 800401c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004020:	d00c      	beq.n	800403c <UART_SetConfig+0x2b8>
 8004022:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004026:	d815      	bhi.n	8004054 <UART_SetConfig+0x2d0>
 8004028:	2b00      	cmp	r3, #0
 800402a:	d003      	beq.n	8004034 <UART_SetConfig+0x2b0>
 800402c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004030:	d008      	beq.n	8004044 <UART_SetConfig+0x2c0>
 8004032:	e00f      	b.n	8004054 <UART_SetConfig+0x2d0>
 8004034:	2300      	movs	r3, #0
 8004036:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800403a:	e022      	b.n	8004082 <UART_SetConfig+0x2fe>
 800403c:	2302      	movs	r3, #2
 800403e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004042:	e01e      	b.n	8004082 <UART_SetConfig+0x2fe>
 8004044:	2304      	movs	r3, #4
 8004046:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800404a:	e01a      	b.n	8004082 <UART_SetConfig+0x2fe>
 800404c:	2308      	movs	r3, #8
 800404e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004052:	e016      	b.n	8004082 <UART_SetConfig+0x2fe>
 8004054:	2310      	movs	r3, #16
 8004056:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800405a:	e012      	b.n	8004082 <UART_SetConfig+0x2fe>
 800405c:	cfff69f3 	.word	0xcfff69f3
 8004060:	40008000 	.word	0x40008000
 8004064:	40013800 	.word	0x40013800
 8004068:	40021000 	.word	0x40021000
 800406c:	40004400 	.word	0x40004400
 8004070:	40004800 	.word	0x40004800
 8004074:	40004c00 	.word	0x40004c00
 8004078:	40005000 	.word	0x40005000
 800407c:	2310      	movs	r3, #16
 800407e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004082:	697b      	ldr	r3, [r7, #20]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	4aae      	ldr	r2, [pc, #696]	@ (8004340 <UART_SetConfig+0x5bc>)
 8004088:	4293      	cmp	r3, r2
 800408a:	f040 8097 	bne.w	80041bc <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800408e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004092:	2b08      	cmp	r3, #8
 8004094:	d823      	bhi.n	80040de <UART_SetConfig+0x35a>
 8004096:	a201      	add	r2, pc, #4	@ (adr r2, 800409c <UART_SetConfig+0x318>)
 8004098:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800409c:	080040c1 	.word	0x080040c1
 80040a0:	080040df 	.word	0x080040df
 80040a4:	080040c9 	.word	0x080040c9
 80040a8:	080040df 	.word	0x080040df
 80040ac:	080040cf 	.word	0x080040cf
 80040b0:	080040df 	.word	0x080040df
 80040b4:	080040df 	.word	0x080040df
 80040b8:	080040df 	.word	0x080040df
 80040bc:	080040d7 	.word	0x080040d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80040c0:	f7fe ff7e 	bl	8002fc0 <HAL_RCC_GetPCLK1Freq>
 80040c4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80040c6:	e010      	b.n	80040ea <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80040c8:	4b9e      	ldr	r3, [pc, #632]	@ (8004344 <UART_SetConfig+0x5c0>)
 80040ca:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80040cc:	e00d      	b.n	80040ea <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80040ce:	f7fe fedf 	bl	8002e90 <HAL_RCC_GetSysClockFreq>
 80040d2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80040d4:	e009      	b.n	80040ea <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80040d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80040da:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80040dc:	e005      	b.n	80040ea <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80040de:	2300      	movs	r3, #0
 80040e0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80040e2:	2301      	movs	r3, #1
 80040e4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80040e8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80040ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	f000 8130 	beq.w	8004352 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80040f2:	697b      	ldr	r3, [r7, #20]
 80040f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040f6:	4a94      	ldr	r2, [pc, #592]	@ (8004348 <UART_SetConfig+0x5c4>)
 80040f8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80040fc:	461a      	mov	r2, r3
 80040fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004100:	fbb3 f3f2 	udiv	r3, r3, r2
 8004104:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004106:	697b      	ldr	r3, [r7, #20]
 8004108:	685a      	ldr	r2, [r3, #4]
 800410a:	4613      	mov	r3, r2
 800410c:	005b      	lsls	r3, r3, #1
 800410e:	4413      	add	r3, r2
 8004110:	69ba      	ldr	r2, [r7, #24]
 8004112:	429a      	cmp	r2, r3
 8004114:	d305      	bcc.n	8004122 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004116:	697b      	ldr	r3, [r7, #20]
 8004118:	685b      	ldr	r3, [r3, #4]
 800411a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800411c:	69ba      	ldr	r2, [r7, #24]
 800411e:	429a      	cmp	r2, r3
 8004120:	d903      	bls.n	800412a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8004122:	2301      	movs	r3, #1
 8004124:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004128:	e113      	b.n	8004352 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800412a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800412c:	2200      	movs	r2, #0
 800412e:	60bb      	str	r3, [r7, #8]
 8004130:	60fa      	str	r2, [r7, #12]
 8004132:	697b      	ldr	r3, [r7, #20]
 8004134:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004136:	4a84      	ldr	r2, [pc, #528]	@ (8004348 <UART_SetConfig+0x5c4>)
 8004138:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800413c:	b29b      	uxth	r3, r3
 800413e:	2200      	movs	r2, #0
 8004140:	603b      	str	r3, [r7, #0]
 8004142:	607a      	str	r2, [r7, #4]
 8004144:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004148:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800414c:	f7fc f8b0 	bl	80002b0 <__aeabi_uldivmod>
 8004150:	4602      	mov	r2, r0
 8004152:	460b      	mov	r3, r1
 8004154:	4610      	mov	r0, r2
 8004156:	4619      	mov	r1, r3
 8004158:	f04f 0200 	mov.w	r2, #0
 800415c:	f04f 0300 	mov.w	r3, #0
 8004160:	020b      	lsls	r3, r1, #8
 8004162:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004166:	0202      	lsls	r2, r0, #8
 8004168:	6979      	ldr	r1, [r7, #20]
 800416a:	6849      	ldr	r1, [r1, #4]
 800416c:	0849      	lsrs	r1, r1, #1
 800416e:	2000      	movs	r0, #0
 8004170:	460c      	mov	r4, r1
 8004172:	4605      	mov	r5, r0
 8004174:	eb12 0804 	adds.w	r8, r2, r4
 8004178:	eb43 0905 	adc.w	r9, r3, r5
 800417c:	697b      	ldr	r3, [r7, #20]
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	2200      	movs	r2, #0
 8004182:	469a      	mov	sl, r3
 8004184:	4693      	mov	fp, r2
 8004186:	4652      	mov	r2, sl
 8004188:	465b      	mov	r3, fp
 800418a:	4640      	mov	r0, r8
 800418c:	4649      	mov	r1, r9
 800418e:	f7fc f88f 	bl	80002b0 <__aeabi_uldivmod>
 8004192:	4602      	mov	r2, r0
 8004194:	460b      	mov	r3, r1
 8004196:	4613      	mov	r3, r2
 8004198:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800419a:	6a3b      	ldr	r3, [r7, #32]
 800419c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80041a0:	d308      	bcc.n	80041b4 <UART_SetConfig+0x430>
 80041a2:	6a3b      	ldr	r3, [r7, #32]
 80041a4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80041a8:	d204      	bcs.n	80041b4 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80041aa:	697b      	ldr	r3, [r7, #20]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	6a3a      	ldr	r2, [r7, #32]
 80041b0:	60da      	str	r2, [r3, #12]
 80041b2:	e0ce      	b.n	8004352 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80041b4:	2301      	movs	r3, #1
 80041b6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80041ba:	e0ca      	b.n	8004352 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80041bc:	697b      	ldr	r3, [r7, #20]
 80041be:	69db      	ldr	r3, [r3, #28]
 80041c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80041c4:	d166      	bne.n	8004294 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80041c6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80041ca:	2b08      	cmp	r3, #8
 80041cc:	d827      	bhi.n	800421e <UART_SetConfig+0x49a>
 80041ce:	a201      	add	r2, pc, #4	@ (adr r2, 80041d4 <UART_SetConfig+0x450>)
 80041d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041d4:	080041f9 	.word	0x080041f9
 80041d8:	08004201 	.word	0x08004201
 80041dc:	08004209 	.word	0x08004209
 80041e0:	0800421f 	.word	0x0800421f
 80041e4:	0800420f 	.word	0x0800420f
 80041e8:	0800421f 	.word	0x0800421f
 80041ec:	0800421f 	.word	0x0800421f
 80041f0:	0800421f 	.word	0x0800421f
 80041f4:	08004217 	.word	0x08004217
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80041f8:	f7fe fee2 	bl	8002fc0 <HAL_RCC_GetPCLK1Freq>
 80041fc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80041fe:	e014      	b.n	800422a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004200:	f7fe fef4 	bl	8002fec <HAL_RCC_GetPCLK2Freq>
 8004204:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004206:	e010      	b.n	800422a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004208:	4b4e      	ldr	r3, [pc, #312]	@ (8004344 <UART_SetConfig+0x5c0>)
 800420a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800420c:	e00d      	b.n	800422a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800420e:	f7fe fe3f 	bl	8002e90 <HAL_RCC_GetSysClockFreq>
 8004212:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004214:	e009      	b.n	800422a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004216:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800421a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800421c:	e005      	b.n	800422a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800421e:	2300      	movs	r3, #0
 8004220:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004222:	2301      	movs	r3, #1
 8004224:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004228:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800422a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800422c:	2b00      	cmp	r3, #0
 800422e:	f000 8090 	beq.w	8004352 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004232:	697b      	ldr	r3, [r7, #20]
 8004234:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004236:	4a44      	ldr	r2, [pc, #272]	@ (8004348 <UART_SetConfig+0x5c4>)
 8004238:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800423c:	461a      	mov	r2, r3
 800423e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004240:	fbb3 f3f2 	udiv	r3, r3, r2
 8004244:	005a      	lsls	r2, r3, #1
 8004246:	697b      	ldr	r3, [r7, #20]
 8004248:	685b      	ldr	r3, [r3, #4]
 800424a:	085b      	lsrs	r3, r3, #1
 800424c:	441a      	add	r2, r3
 800424e:	697b      	ldr	r3, [r7, #20]
 8004250:	685b      	ldr	r3, [r3, #4]
 8004252:	fbb2 f3f3 	udiv	r3, r2, r3
 8004256:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004258:	6a3b      	ldr	r3, [r7, #32]
 800425a:	2b0f      	cmp	r3, #15
 800425c:	d916      	bls.n	800428c <UART_SetConfig+0x508>
 800425e:	6a3b      	ldr	r3, [r7, #32]
 8004260:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004264:	d212      	bcs.n	800428c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004266:	6a3b      	ldr	r3, [r7, #32]
 8004268:	b29b      	uxth	r3, r3
 800426a:	f023 030f 	bic.w	r3, r3, #15
 800426e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004270:	6a3b      	ldr	r3, [r7, #32]
 8004272:	085b      	lsrs	r3, r3, #1
 8004274:	b29b      	uxth	r3, r3
 8004276:	f003 0307 	and.w	r3, r3, #7
 800427a:	b29a      	uxth	r2, r3
 800427c:	8bfb      	ldrh	r3, [r7, #30]
 800427e:	4313      	orrs	r3, r2
 8004280:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8004282:	697b      	ldr	r3, [r7, #20]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	8bfa      	ldrh	r2, [r7, #30]
 8004288:	60da      	str	r2, [r3, #12]
 800428a:	e062      	b.n	8004352 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800428c:	2301      	movs	r3, #1
 800428e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004292:	e05e      	b.n	8004352 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004294:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004298:	2b08      	cmp	r3, #8
 800429a:	d828      	bhi.n	80042ee <UART_SetConfig+0x56a>
 800429c:	a201      	add	r2, pc, #4	@ (adr r2, 80042a4 <UART_SetConfig+0x520>)
 800429e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042a2:	bf00      	nop
 80042a4:	080042c9 	.word	0x080042c9
 80042a8:	080042d1 	.word	0x080042d1
 80042ac:	080042d9 	.word	0x080042d9
 80042b0:	080042ef 	.word	0x080042ef
 80042b4:	080042df 	.word	0x080042df
 80042b8:	080042ef 	.word	0x080042ef
 80042bc:	080042ef 	.word	0x080042ef
 80042c0:	080042ef 	.word	0x080042ef
 80042c4:	080042e7 	.word	0x080042e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80042c8:	f7fe fe7a 	bl	8002fc0 <HAL_RCC_GetPCLK1Freq>
 80042cc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80042ce:	e014      	b.n	80042fa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80042d0:	f7fe fe8c 	bl	8002fec <HAL_RCC_GetPCLK2Freq>
 80042d4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80042d6:	e010      	b.n	80042fa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80042d8:	4b1a      	ldr	r3, [pc, #104]	@ (8004344 <UART_SetConfig+0x5c0>)
 80042da:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80042dc:	e00d      	b.n	80042fa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80042de:	f7fe fdd7 	bl	8002e90 <HAL_RCC_GetSysClockFreq>
 80042e2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80042e4:	e009      	b.n	80042fa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80042e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80042ea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80042ec:	e005      	b.n	80042fa <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80042ee:	2300      	movs	r3, #0
 80042f0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80042f2:	2301      	movs	r3, #1
 80042f4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80042f8:	bf00      	nop
    }

    if (pclk != 0U)
 80042fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d028      	beq.n	8004352 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004300:	697b      	ldr	r3, [r7, #20]
 8004302:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004304:	4a10      	ldr	r2, [pc, #64]	@ (8004348 <UART_SetConfig+0x5c4>)
 8004306:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800430a:	461a      	mov	r2, r3
 800430c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800430e:	fbb3 f2f2 	udiv	r2, r3, r2
 8004312:	697b      	ldr	r3, [r7, #20]
 8004314:	685b      	ldr	r3, [r3, #4]
 8004316:	085b      	lsrs	r3, r3, #1
 8004318:	441a      	add	r2, r3
 800431a:	697b      	ldr	r3, [r7, #20]
 800431c:	685b      	ldr	r3, [r3, #4]
 800431e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004322:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004324:	6a3b      	ldr	r3, [r7, #32]
 8004326:	2b0f      	cmp	r3, #15
 8004328:	d910      	bls.n	800434c <UART_SetConfig+0x5c8>
 800432a:	6a3b      	ldr	r3, [r7, #32]
 800432c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004330:	d20c      	bcs.n	800434c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004332:	6a3b      	ldr	r3, [r7, #32]
 8004334:	b29a      	uxth	r2, r3
 8004336:	697b      	ldr	r3, [r7, #20]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	60da      	str	r2, [r3, #12]
 800433c:	e009      	b.n	8004352 <UART_SetConfig+0x5ce>
 800433e:	bf00      	nop
 8004340:	40008000 	.word	0x40008000
 8004344:	00f42400 	.word	0x00f42400
 8004348:	08005370 	.word	0x08005370
      }
      else
      {
        ret = HAL_ERROR;
 800434c:	2301      	movs	r3, #1
 800434e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004352:	697b      	ldr	r3, [r7, #20]
 8004354:	2201      	movs	r2, #1
 8004356:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800435a:	697b      	ldr	r3, [r7, #20]
 800435c:	2201      	movs	r2, #1
 800435e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004362:	697b      	ldr	r3, [r7, #20]
 8004364:	2200      	movs	r2, #0
 8004366:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8004368:	697b      	ldr	r3, [r7, #20]
 800436a:	2200      	movs	r2, #0
 800436c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800436e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8004372:	4618      	mov	r0, r3
 8004374:	3730      	adds	r7, #48	@ 0x30
 8004376:	46bd      	mov	sp, r7
 8004378:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800437c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800437c:	b480      	push	{r7}
 800437e:	b083      	sub	sp, #12
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004388:	f003 0308 	and.w	r3, r3, #8
 800438c:	2b00      	cmp	r3, #0
 800438e:	d00a      	beq.n	80043a6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	685b      	ldr	r3, [r3, #4]
 8004396:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	430a      	orrs	r2, r1
 80043a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043aa:	f003 0301 	and.w	r3, r3, #1
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d00a      	beq.n	80043c8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	685b      	ldr	r3, [r3, #4]
 80043b8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	430a      	orrs	r2, r1
 80043c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043cc:	f003 0302 	and.w	r3, r3, #2
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d00a      	beq.n	80043ea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	685b      	ldr	r3, [r3, #4]
 80043da:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	430a      	orrs	r2, r1
 80043e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043ee:	f003 0304 	and.w	r3, r3, #4
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d00a      	beq.n	800440c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	685b      	ldr	r3, [r3, #4]
 80043fc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	430a      	orrs	r2, r1
 800440a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004410:	f003 0310 	and.w	r3, r3, #16
 8004414:	2b00      	cmp	r3, #0
 8004416:	d00a      	beq.n	800442e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	689b      	ldr	r3, [r3, #8]
 800441e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	430a      	orrs	r2, r1
 800442c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004432:	f003 0320 	and.w	r3, r3, #32
 8004436:	2b00      	cmp	r3, #0
 8004438:	d00a      	beq.n	8004450 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	689b      	ldr	r3, [r3, #8]
 8004440:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	430a      	orrs	r2, r1
 800444e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004454:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004458:	2b00      	cmp	r3, #0
 800445a:	d01a      	beq.n	8004492 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	685b      	ldr	r3, [r3, #4]
 8004462:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	430a      	orrs	r2, r1
 8004470:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004476:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800447a:	d10a      	bne.n	8004492 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	685b      	ldr	r3, [r3, #4]
 8004482:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	430a      	orrs	r2, r1
 8004490:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004496:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800449a:	2b00      	cmp	r3, #0
 800449c:	d00a      	beq.n	80044b4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	430a      	orrs	r2, r1
 80044b2:	605a      	str	r2, [r3, #4]
  }
}
 80044b4:	bf00      	nop
 80044b6:	370c      	adds	r7, #12
 80044b8:	46bd      	mov	sp, r7
 80044ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044be:	4770      	bx	lr

080044c0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b098      	sub	sp, #96	@ 0x60
 80044c4:	af02      	add	r7, sp, #8
 80044c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2200      	movs	r2, #0
 80044cc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80044d0:	f7fc fd58 	bl	8000f84 <HAL_GetTick>
 80044d4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f003 0308 	and.w	r3, r3, #8
 80044e0:	2b08      	cmp	r3, #8
 80044e2:	d12f      	bne.n	8004544 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80044e4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80044e8:	9300      	str	r3, [sp, #0]
 80044ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80044ec:	2200      	movs	r2, #0
 80044ee:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80044f2:	6878      	ldr	r0, [r7, #4]
 80044f4:	f000 f88e 	bl	8004614 <UART_WaitOnFlagUntilTimeout>
 80044f8:	4603      	mov	r3, r0
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d022      	beq.n	8004544 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004504:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004506:	e853 3f00 	ldrex	r3, [r3]
 800450a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800450c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800450e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004512:	653b      	str	r3, [r7, #80]	@ 0x50
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	461a      	mov	r2, r3
 800451a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800451c:	647b      	str	r3, [r7, #68]	@ 0x44
 800451e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004520:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004522:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004524:	e841 2300 	strex	r3, r2, [r1]
 8004528:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800452a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800452c:	2b00      	cmp	r3, #0
 800452e:	d1e6      	bne.n	80044fe <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2220      	movs	r2, #32
 8004534:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2200      	movs	r2, #0
 800453c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004540:	2303      	movs	r3, #3
 8004542:	e063      	b.n	800460c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f003 0304 	and.w	r3, r3, #4
 800454e:	2b04      	cmp	r3, #4
 8004550:	d149      	bne.n	80045e6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004552:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004556:	9300      	str	r3, [sp, #0]
 8004558:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800455a:	2200      	movs	r2, #0
 800455c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004560:	6878      	ldr	r0, [r7, #4]
 8004562:	f000 f857 	bl	8004614 <UART_WaitOnFlagUntilTimeout>
 8004566:	4603      	mov	r3, r0
 8004568:	2b00      	cmp	r3, #0
 800456a:	d03c      	beq.n	80045e6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004574:	e853 3f00 	ldrex	r3, [r3]
 8004578:	623b      	str	r3, [r7, #32]
   return(result);
 800457a:	6a3b      	ldr	r3, [r7, #32]
 800457c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004580:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	461a      	mov	r2, r3
 8004588:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800458a:	633b      	str	r3, [r7, #48]	@ 0x30
 800458c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800458e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004590:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004592:	e841 2300 	strex	r3, r2, [r1]
 8004596:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004598:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800459a:	2b00      	cmp	r3, #0
 800459c:	d1e6      	bne.n	800456c <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	3308      	adds	r3, #8
 80045a4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045a6:	693b      	ldr	r3, [r7, #16]
 80045a8:	e853 3f00 	ldrex	r3, [r3]
 80045ac:	60fb      	str	r3, [r7, #12]
   return(result);
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	f023 0301 	bic.w	r3, r3, #1
 80045b4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	3308      	adds	r3, #8
 80045bc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80045be:	61fa      	str	r2, [r7, #28]
 80045c0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045c2:	69b9      	ldr	r1, [r7, #24]
 80045c4:	69fa      	ldr	r2, [r7, #28]
 80045c6:	e841 2300 	strex	r3, r2, [r1]
 80045ca:	617b      	str	r3, [r7, #20]
   return(result);
 80045cc:	697b      	ldr	r3, [r7, #20]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d1e5      	bne.n	800459e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2220      	movs	r2, #32
 80045d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2200      	movs	r2, #0
 80045de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80045e2:	2303      	movs	r3, #3
 80045e4:	e012      	b.n	800460c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2220      	movs	r2, #32
 80045ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2220      	movs	r2, #32
 80045f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2200      	movs	r2, #0
 80045fa:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2200      	movs	r2, #0
 8004600:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	2200      	movs	r2, #0
 8004606:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800460a:	2300      	movs	r3, #0
}
 800460c:	4618      	mov	r0, r3
 800460e:	3758      	adds	r7, #88	@ 0x58
 8004610:	46bd      	mov	sp, r7
 8004612:	bd80      	pop	{r7, pc}

08004614 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b084      	sub	sp, #16
 8004618:	af00      	add	r7, sp, #0
 800461a:	60f8      	str	r0, [r7, #12]
 800461c:	60b9      	str	r1, [r7, #8]
 800461e:	603b      	str	r3, [r7, #0]
 8004620:	4613      	mov	r3, r2
 8004622:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004624:	e04f      	b.n	80046c6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004626:	69bb      	ldr	r3, [r7, #24]
 8004628:	f1b3 3fff 	cmp.w	r3, #4294967295
 800462c:	d04b      	beq.n	80046c6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800462e:	f7fc fca9 	bl	8000f84 <HAL_GetTick>
 8004632:	4602      	mov	r2, r0
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	1ad3      	subs	r3, r2, r3
 8004638:	69ba      	ldr	r2, [r7, #24]
 800463a:	429a      	cmp	r2, r3
 800463c:	d302      	bcc.n	8004644 <UART_WaitOnFlagUntilTimeout+0x30>
 800463e:	69bb      	ldr	r3, [r7, #24]
 8004640:	2b00      	cmp	r3, #0
 8004642:	d101      	bne.n	8004648 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004644:	2303      	movs	r3, #3
 8004646:	e04e      	b.n	80046e6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f003 0304 	and.w	r3, r3, #4
 8004652:	2b00      	cmp	r3, #0
 8004654:	d037      	beq.n	80046c6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004656:	68bb      	ldr	r3, [r7, #8]
 8004658:	2b80      	cmp	r3, #128	@ 0x80
 800465a:	d034      	beq.n	80046c6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800465c:	68bb      	ldr	r3, [r7, #8]
 800465e:	2b40      	cmp	r3, #64	@ 0x40
 8004660:	d031      	beq.n	80046c6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	69db      	ldr	r3, [r3, #28]
 8004668:	f003 0308 	and.w	r3, r3, #8
 800466c:	2b08      	cmp	r3, #8
 800466e:	d110      	bne.n	8004692 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	2208      	movs	r2, #8
 8004676:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004678:	68f8      	ldr	r0, [r7, #12]
 800467a:	f000 f838 	bl	80046ee <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	2208      	movs	r2, #8
 8004682:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	2200      	movs	r2, #0
 800468a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800468e:	2301      	movs	r3, #1
 8004690:	e029      	b.n	80046e6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	69db      	ldr	r3, [r3, #28]
 8004698:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800469c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80046a0:	d111      	bne.n	80046c6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80046aa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80046ac:	68f8      	ldr	r0, [r7, #12]
 80046ae:	f000 f81e 	bl	80046ee <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	2220      	movs	r2, #32
 80046b6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	2200      	movs	r2, #0
 80046be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80046c2:	2303      	movs	r3, #3
 80046c4:	e00f      	b.n	80046e6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	69da      	ldr	r2, [r3, #28]
 80046cc:	68bb      	ldr	r3, [r7, #8]
 80046ce:	4013      	ands	r3, r2
 80046d0:	68ba      	ldr	r2, [r7, #8]
 80046d2:	429a      	cmp	r2, r3
 80046d4:	bf0c      	ite	eq
 80046d6:	2301      	moveq	r3, #1
 80046d8:	2300      	movne	r3, #0
 80046da:	b2db      	uxtb	r3, r3
 80046dc:	461a      	mov	r2, r3
 80046de:	79fb      	ldrb	r3, [r7, #7]
 80046e0:	429a      	cmp	r2, r3
 80046e2:	d0a0      	beq.n	8004626 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80046e4:	2300      	movs	r3, #0
}
 80046e6:	4618      	mov	r0, r3
 80046e8:	3710      	adds	r7, #16
 80046ea:	46bd      	mov	sp, r7
 80046ec:	bd80      	pop	{r7, pc}

080046ee <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80046ee:	b480      	push	{r7}
 80046f0:	b095      	sub	sp, #84	@ 0x54
 80046f2:	af00      	add	r7, sp, #0
 80046f4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046fe:	e853 3f00 	ldrex	r3, [r3]
 8004702:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004704:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004706:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800470a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	461a      	mov	r2, r3
 8004712:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004714:	643b      	str	r3, [r7, #64]	@ 0x40
 8004716:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004718:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800471a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800471c:	e841 2300 	strex	r3, r2, [r1]
 8004720:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004722:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004724:	2b00      	cmp	r3, #0
 8004726:	d1e6      	bne.n	80046f6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	3308      	adds	r3, #8
 800472e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004730:	6a3b      	ldr	r3, [r7, #32]
 8004732:	e853 3f00 	ldrex	r3, [r3]
 8004736:	61fb      	str	r3, [r7, #28]
   return(result);
 8004738:	69fb      	ldr	r3, [r7, #28]
 800473a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800473e:	f023 0301 	bic.w	r3, r3, #1
 8004742:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	3308      	adds	r3, #8
 800474a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800474c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800474e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004750:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004752:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004754:	e841 2300 	strex	r3, r2, [r1]
 8004758:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800475a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800475c:	2b00      	cmp	r3, #0
 800475e:	d1e3      	bne.n	8004728 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004764:	2b01      	cmp	r3, #1
 8004766:	d118      	bne.n	800479a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	e853 3f00 	ldrex	r3, [r3]
 8004774:	60bb      	str	r3, [r7, #8]
   return(result);
 8004776:	68bb      	ldr	r3, [r7, #8]
 8004778:	f023 0310 	bic.w	r3, r3, #16
 800477c:	647b      	str	r3, [r7, #68]	@ 0x44
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	461a      	mov	r2, r3
 8004784:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004786:	61bb      	str	r3, [r7, #24]
 8004788:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800478a:	6979      	ldr	r1, [r7, #20]
 800478c:	69ba      	ldr	r2, [r7, #24]
 800478e:	e841 2300 	strex	r3, r2, [r1]
 8004792:	613b      	str	r3, [r7, #16]
   return(result);
 8004794:	693b      	ldr	r3, [r7, #16]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d1e6      	bne.n	8004768 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	2220      	movs	r2, #32
 800479e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2200      	movs	r2, #0
 80047a6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2200      	movs	r2, #0
 80047ac:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80047ae:	bf00      	nop
 80047b0:	3754      	adds	r7, #84	@ 0x54
 80047b2:	46bd      	mov	sp, r7
 80047b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b8:	4770      	bx	lr

080047ba <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80047ba:	b480      	push	{r7}
 80047bc:	b085      	sub	sp, #20
 80047be:	af00      	add	r7, sp, #0
 80047c0:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80047c8:	2b01      	cmp	r3, #1
 80047ca:	d101      	bne.n	80047d0 <HAL_UARTEx_DisableFifoMode+0x16>
 80047cc:	2302      	movs	r3, #2
 80047ce:	e027      	b.n	8004820 <HAL_UARTEx_DisableFifoMode+0x66>
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2201      	movs	r2, #1
 80047d4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2224      	movs	r2, #36	@ 0x24
 80047dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	681a      	ldr	r2, [r3, #0]
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f022 0201 	bic.w	r2, r2, #1
 80047f6:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80047fe:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2200      	movs	r2, #0
 8004804:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	68fa      	ldr	r2, [r7, #12]
 800480c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	2220      	movs	r2, #32
 8004812:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2200      	movs	r2, #0
 800481a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800481e:	2300      	movs	r3, #0
}
 8004820:	4618      	mov	r0, r3
 8004822:	3714      	adds	r7, #20
 8004824:	46bd      	mov	sp, r7
 8004826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482a:	4770      	bx	lr

0800482c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800482c:	b580      	push	{r7, lr}
 800482e:	b084      	sub	sp, #16
 8004830:	af00      	add	r7, sp, #0
 8004832:	6078      	str	r0, [r7, #4]
 8004834:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800483c:	2b01      	cmp	r3, #1
 800483e:	d101      	bne.n	8004844 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004840:	2302      	movs	r3, #2
 8004842:	e02d      	b.n	80048a0 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2201      	movs	r2, #1
 8004848:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2224      	movs	r2, #36	@ 0x24
 8004850:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	681a      	ldr	r2, [r3, #0]
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f022 0201 	bic.w	r2, r2, #1
 800486a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	689b      	ldr	r3, [r3, #8]
 8004872:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	683a      	ldr	r2, [r7, #0]
 800487c:	430a      	orrs	r2, r1
 800487e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004880:	6878      	ldr	r0, [r7, #4]
 8004882:	f000 f84f 	bl	8004924 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	68fa      	ldr	r2, [r7, #12]
 800488c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	2220      	movs	r2, #32
 8004892:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	2200      	movs	r2, #0
 800489a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800489e:	2300      	movs	r3, #0
}
 80048a0:	4618      	mov	r0, r3
 80048a2:	3710      	adds	r7, #16
 80048a4:	46bd      	mov	sp, r7
 80048a6:	bd80      	pop	{r7, pc}

080048a8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b084      	sub	sp, #16
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
 80048b0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80048b8:	2b01      	cmp	r3, #1
 80048ba:	d101      	bne.n	80048c0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80048bc:	2302      	movs	r3, #2
 80048be:	e02d      	b.n	800491c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2201      	movs	r2, #1
 80048c4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2224      	movs	r2, #36	@ 0x24
 80048cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	681a      	ldr	r2, [r3, #0]
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f022 0201 	bic.w	r2, r2, #1
 80048e6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	689b      	ldr	r3, [r3, #8]
 80048ee:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	683a      	ldr	r2, [r7, #0]
 80048f8:	430a      	orrs	r2, r1
 80048fa:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80048fc:	6878      	ldr	r0, [r7, #4]
 80048fe:	f000 f811 	bl	8004924 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	68fa      	ldr	r2, [r7, #12]
 8004908:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2220      	movs	r2, #32
 800490e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2200      	movs	r2, #0
 8004916:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800491a:	2300      	movs	r3, #0
}
 800491c:	4618      	mov	r0, r3
 800491e:	3710      	adds	r7, #16
 8004920:	46bd      	mov	sp, r7
 8004922:	bd80      	pop	{r7, pc}

08004924 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004924:	b480      	push	{r7}
 8004926:	b085      	sub	sp, #20
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004930:	2b00      	cmp	r3, #0
 8004932:	d108      	bne.n	8004946 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2201      	movs	r2, #1
 8004938:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2201      	movs	r2, #1
 8004940:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004944:	e031      	b.n	80049aa <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004946:	2308      	movs	r3, #8
 8004948:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800494a:	2308      	movs	r3, #8
 800494c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	689b      	ldr	r3, [r3, #8]
 8004954:	0e5b      	lsrs	r3, r3, #25
 8004956:	b2db      	uxtb	r3, r3
 8004958:	f003 0307 	and.w	r3, r3, #7
 800495c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	689b      	ldr	r3, [r3, #8]
 8004964:	0f5b      	lsrs	r3, r3, #29
 8004966:	b2db      	uxtb	r3, r3
 8004968:	f003 0307 	and.w	r3, r3, #7
 800496c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800496e:	7bbb      	ldrb	r3, [r7, #14]
 8004970:	7b3a      	ldrb	r2, [r7, #12]
 8004972:	4911      	ldr	r1, [pc, #68]	@ (80049b8 <UARTEx_SetNbDataToProcess+0x94>)
 8004974:	5c8a      	ldrb	r2, [r1, r2]
 8004976:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800497a:	7b3a      	ldrb	r2, [r7, #12]
 800497c:	490f      	ldr	r1, [pc, #60]	@ (80049bc <UARTEx_SetNbDataToProcess+0x98>)
 800497e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004980:	fb93 f3f2 	sdiv	r3, r3, r2
 8004984:	b29a      	uxth	r2, r3
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800498c:	7bfb      	ldrb	r3, [r7, #15]
 800498e:	7b7a      	ldrb	r2, [r7, #13]
 8004990:	4909      	ldr	r1, [pc, #36]	@ (80049b8 <UARTEx_SetNbDataToProcess+0x94>)
 8004992:	5c8a      	ldrb	r2, [r1, r2]
 8004994:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004998:	7b7a      	ldrb	r2, [r7, #13]
 800499a:	4908      	ldr	r1, [pc, #32]	@ (80049bc <UARTEx_SetNbDataToProcess+0x98>)
 800499c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800499e:	fb93 f3f2 	sdiv	r3, r3, r2
 80049a2:	b29a      	uxth	r2, r3
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80049aa:	bf00      	nop
 80049ac:	3714      	adds	r7, #20
 80049ae:	46bd      	mov	sp, r7
 80049b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b4:	4770      	bx	lr
 80049b6:	bf00      	nop
 80049b8:	08005388 	.word	0x08005388
 80049bc:	08005390 	.word	0x08005390

080049c0 <siprintf>:
 80049c0:	b40e      	push	{r1, r2, r3}
 80049c2:	b510      	push	{r4, lr}
 80049c4:	b09d      	sub	sp, #116	@ 0x74
 80049c6:	ab1f      	add	r3, sp, #124	@ 0x7c
 80049c8:	9002      	str	r0, [sp, #8]
 80049ca:	9006      	str	r0, [sp, #24]
 80049cc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80049d0:	480a      	ldr	r0, [pc, #40]	@ (80049fc <siprintf+0x3c>)
 80049d2:	9107      	str	r1, [sp, #28]
 80049d4:	9104      	str	r1, [sp, #16]
 80049d6:	490a      	ldr	r1, [pc, #40]	@ (8004a00 <siprintf+0x40>)
 80049d8:	f853 2b04 	ldr.w	r2, [r3], #4
 80049dc:	9105      	str	r1, [sp, #20]
 80049de:	2400      	movs	r4, #0
 80049e0:	a902      	add	r1, sp, #8
 80049e2:	6800      	ldr	r0, [r0, #0]
 80049e4:	9301      	str	r3, [sp, #4]
 80049e6:	941b      	str	r4, [sp, #108]	@ 0x6c
 80049e8:	f000 f994 	bl	8004d14 <_svfiprintf_r>
 80049ec:	9b02      	ldr	r3, [sp, #8]
 80049ee:	701c      	strb	r4, [r3, #0]
 80049f0:	b01d      	add	sp, #116	@ 0x74
 80049f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80049f6:	b003      	add	sp, #12
 80049f8:	4770      	bx	lr
 80049fa:	bf00      	nop
 80049fc:	2000000c 	.word	0x2000000c
 8004a00:	ffff0208 	.word	0xffff0208

08004a04 <memset>:
 8004a04:	4402      	add	r2, r0
 8004a06:	4603      	mov	r3, r0
 8004a08:	4293      	cmp	r3, r2
 8004a0a:	d100      	bne.n	8004a0e <memset+0xa>
 8004a0c:	4770      	bx	lr
 8004a0e:	f803 1b01 	strb.w	r1, [r3], #1
 8004a12:	e7f9      	b.n	8004a08 <memset+0x4>

08004a14 <__errno>:
 8004a14:	4b01      	ldr	r3, [pc, #4]	@ (8004a1c <__errno+0x8>)
 8004a16:	6818      	ldr	r0, [r3, #0]
 8004a18:	4770      	bx	lr
 8004a1a:	bf00      	nop
 8004a1c:	2000000c 	.word	0x2000000c

08004a20 <__libc_init_array>:
 8004a20:	b570      	push	{r4, r5, r6, lr}
 8004a22:	4d0d      	ldr	r5, [pc, #52]	@ (8004a58 <__libc_init_array+0x38>)
 8004a24:	4c0d      	ldr	r4, [pc, #52]	@ (8004a5c <__libc_init_array+0x3c>)
 8004a26:	1b64      	subs	r4, r4, r5
 8004a28:	10a4      	asrs	r4, r4, #2
 8004a2a:	2600      	movs	r6, #0
 8004a2c:	42a6      	cmp	r6, r4
 8004a2e:	d109      	bne.n	8004a44 <__libc_init_array+0x24>
 8004a30:	4d0b      	ldr	r5, [pc, #44]	@ (8004a60 <__libc_init_array+0x40>)
 8004a32:	4c0c      	ldr	r4, [pc, #48]	@ (8004a64 <__libc_init_array+0x44>)
 8004a34:	f000 fc64 	bl	8005300 <_init>
 8004a38:	1b64      	subs	r4, r4, r5
 8004a3a:	10a4      	asrs	r4, r4, #2
 8004a3c:	2600      	movs	r6, #0
 8004a3e:	42a6      	cmp	r6, r4
 8004a40:	d105      	bne.n	8004a4e <__libc_init_array+0x2e>
 8004a42:	bd70      	pop	{r4, r5, r6, pc}
 8004a44:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a48:	4798      	blx	r3
 8004a4a:	3601      	adds	r6, #1
 8004a4c:	e7ee      	b.n	8004a2c <__libc_init_array+0xc>
 8004a4e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a52:	4798      	blx	r3
 8004a54:	3601      	adds	r6, #1
 8004a56:	e7f2      	b.n	8004a3e <__libc_init_array+0x1e>
 8004a58:	080053d4 	.word	0x080053d4
 8004a5c:	080053d4 	.word	0x080053d4
 8004a60:	080053d4 	.word	0x080053d4
 8004a64:	080053d8 	.word	0x080053d8

08004a68 <__retarget_lock_acquire_recursive>:
 8004a68:	4770      	bx	lr

08004a6a <__retarget_lock_release_recursive>:
 8004a6a:	4770      	bx	lr

08004a6c <_free_r>:
 8004a6c:	b538      	push	{r3, r4, r5, lr}
 8004a6e:	4605      	mov	r5, r0
 8004a70:	2900      	cmp	r1, #0
 8004a72:	d041      	beq.n	8004af8 <_free_r+0x8c>
 8004a74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004a78:	1f0c      	subs	r4, r1, #4
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	bfb8      	it	lt
 8004a7e:	18e4      	addlt	r4, r4, r3
 8004a80:	f000 f8e0 	bl	8004c44 <__malloc_lock>
 8004a84:	4a1d      	ldr	r2, [pc, #116]	@ (8004afc <_free_r+0x90>)
 8004a86:	6813      	ldr	r3, [r2, #0]
 8004a88:	b933      	cbnz	r3, 8004a98 <_free_r+0x2c>
 8004a8a:	6063      	str	r3, [r4, #4]
 8004a8c:	6014      	str	r4, [r2, #0]
 8004a8e:	4628      	mov	r0, r5
 8004a90:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004a94:	f000 b8dc 	b.w	8004c50 <__malloc_unlock>
 8004a98:	42a3      	cmp	r3, r4
 8004a9a:	d908      	bls.n	8004aae <_free_r+0x42>
 8004a9c:	6820      	ldr	r0, [r4, #0]
 8004a9e:	1821      	adds	r1, r4, r0
 8004aa0:	428b      	cmp	r3, r1
 8004aa2:	bf01      	itttt	eq
 8004aa4:	6819      	ldreq	r1, [r3, #0]
 8004aa6:	685b      	ldreq	r3, [r3, #4]
 8004aa8:	1809      	addeq	r1, r1, r0
 8004aaa:	6021      	streq	r1, [r4, #0]
 8004aac:	e7ed      	b.n	8004a8a <_free_r+0x1e>
 8004aae:	461a      	mov	r2, r3
 8004ab0:	685b      	ldr	r3, [r3, #4]
 8004ab2:	b10b      	cbz	r3, 8004ab8 <_free_r+0x4c>
 8004ab4:	42a3      	cmp	r3, r4
 8004ab6:	d9fa      	bls.n	8004aae <_free_r+0x42>
 8004ab8:	6811      	ldr	r1, [r2, #0]
 8004aba:	1850      	adds	r0, r2, r1
 8004abc:	42a0      	cmp	r0, r4
 8004abe:	d10b      	bne.n	8004ad8 <_free_r+0x6c>
 8004ac0:	6820      	ldr	r0, [r4, #0]
 8004ac2:	4401      	add	r1, r0
 8004ac4:	1850      	adds	r0, r2, r1
 8004ac6:	4283      	cmp	r3, r0
 8004ac8:	6011      	str	r1, [r2, #0]
 8004aca:	d1e0      	bne.n	8004a8e <_free_r+0x22>
 8004acc:	6818      	ldr	r0, [r3, #0]
 8004ace:	685b      	ldr	r3, [r3, #4]
 8004ad0:	6053      	str	r3, [r2, #4]
 8004ad2:	4408      	add	r0, r1
 8004ad4:	6010      	str	r0, [r2, #0]
 8004ad6:	e7da      	b.n	8004a8e <_free_r+0x22>
 8004ad8:	d902      	bls.n	8004ae0 <_free_r+0x74>
 8004ada:	230c      	movs	r3, #12
 8004adc:	602b      	str	r3, [r5, #0]
 8004ade:	e7d6      	b.n	8004a8e <_free_r+0x22>
 8004ae0:	6820      	ldr	r0, [r4, #0]
 8004ae2:	1821      	adds	r1, r4, r0
 8004ae4:	428b      	cmp	r3, r1
 8004ae6:	bf04      	itt	eq
 8004ae8:	6819      	ldreq	r1, [r3, #0]
 8004aea:	685b      	ldreq	r3, [r3, #4]
 8004aec:	6063      	str	r3, [r4, #4]
 8004aee:	bf04      	itt	eq
 8004af0:	1809      	addeq	r1, r1, r0
 8004af2:	6021      	streq	r1, [r4, #0]
 8004af4:	6054      	str	r4, [r2, #4]
 8004af6:	e7ca      	b.n	8004a8e <_free_r+0x22>
 8004af8:	bd38      	pop	{r3, r4, r5, pc}
 8004afa:	bf00      	nop
 8004afc:	2003ebf4 	.word	0x2003ebf4

08004b00 <sbrk_aligned>:
 8004b00:	b570      	push	{r4, r5, r6, lr}
 8004b02:	4e0f      	ldr	r6, [pc, #60]	@ (8004b40 <sbrk_aligned+0x40>)
 8004b04:	460c      	mov	r4, r1
 8004b06:	6831      	ldr	r1, [r6, #0]
 8004b08:	4605      	mov	r5, r0
 8004b0a:	b911      	cbnz	r1, 8004b12 <sbrk_aligned+0x12>
 8004b0c:	f000 fba4 	bl	8005258 <_sbrk_r>
 8004b10:	6030      	str	r0, [r6, #0]
 8004b12:	4621      	mov	r1, r4
 8004b14:	4628      	mov	r0, r5
 8004b16:	f000 fb9f 	bl	8005258 <_sbrk_r>
 8004b1a:	1c43      	adds	r3, r0, #1
 8004b1c:	d103      	bne.n	8004b26 <sbrk_aligned+0x26>
 8004b1e:	f04f 34ff 	mov.w	r4, #4294967295
 8004b22:	4620      	mov	r0, r4
 8004b24:	bd70      	pop	{r4, r5, r6, pc}
 8004b26:	1cc4      	adds	r4, r0, #3
 8004b28:	f024 0403 	bic.w	r4, r4, #3
 8004b2c:	42a0      	cmp	r0, r4
 8004b2e:	d0f8      	beq.n	8004b22 <sbrk_aligned+0x22>
 8004b30:	1a21      	subs	r1, r4, r0
 8004b32:	4628      	mov	r0, r5
 8004b34:	f000 fb90 	bl	8005258 <_sbrk_r>
 8004b38:	3001      	adds	r0, #1
 8004b3a:	d1f2      	bne.n	8004b22 <sbrk_aligned+0x22>
 8004b3c:	e7ef      	b.n	8004b1e <sbrk_aligned+0x1e>
 8004b3e:	bf00      	nop
 8004b40:	2003ebf0 	.word	0x2003ebf0

08004b44 <_malloc_r>:
 8004b44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004b48:	1ccd      	adds	r5, r1, #3
 8004b4a:	f025 0503 	bic.w	r5, r5, #3
 8004b4e:	3508      	adds	r5, #8
 8004b50:	2d0c      	cmp	r5, #12
 8004b52:	bf38      	it	cc
 8004b54:	250c      	movcc	r5, #12
 8004b56:	2d00      	cmp	r5, #0
 8004b58:	4606      	mov	r6, r0
 8004b5a:	db01      	blt.n	8004b60 <_malloc_r+0x1c>
 8004b5c:	42a9      	cmp	r1, r5
 8004b5e:	d904      	bls.n	8004b6a <_malloc_r+0x26>
 8004b60:	230c      	movs	r3, #12
 8004b62:	6033      	str	r3, [r6, #0]
 8004b64:	2000      	movs	r0, #0
 8004b66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004b6a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004c40 <_malloc_r+0xfc>
 8004b6e:	f000 f869 	bl	8004c44 <__malloc_lock>
 8004b72:	f8d8 3000 	ldr.w	r3, [r8]
 8004b76:	461c      	mov	r4, r3
 8004b78:	bb44      	cbnz	r4, 8004bcc <_malloc_r+0x88>
 8004b7a:	4629      	mov	r1, r5
 8004b7c:	4630      	mov	r0, r6
 8004b7e:	f7ff ffbf 	bl	8004b00 <sbrk_aligned>
 8004b82:	1c43      	adds	r3, r0, #1
 8004b84:	4604      	mov	r4, r0
 8004b86:	d158      	bne.n	8004c3a <_malloc_r+0xf6>
 8004b88:	f8d8 4000 	ldr.w	r4, [r8]
 8004b8c:	4627      	mov	r7, r4
 8004b8e:	2f00      	cmp	r7, #0
 8004b90:	d143      	bne.n	8004c1a <_malloc_r+0xd6>
 8004b92:	2c00      	cmp	r4, #0
 8004b94:	d04b      	beq.n	8004c2e <_malloc_r+0xea>
 8004b96:	6823      	ldr	r3, [r4, #0]
 8004b98:	4639      	mov	r1, r7
 8004b9a:	4630      	mov	r0, r6
 8004b9c:	eb04 0903 	add.w	r9, r4, r3
 8004ba0:	f000 fb5a 	bl	8005258 <_sbrk_r>
 8004ba4:	4581      	cmp	r9, r0
 8004ba6:	d142      	bne.n	8004c2e <_malloc_r+0xea>
 8004ba8:	6821      	ldr	r1, [r4, #0]
 8004baa:	1a6d      	subs	r5, r5, r1
 8004bac:	4629      	mov	r1, r5
 8004bae:	4630      	mov	r0, r6
 8004bb0:	f7ff ffa6 	bl	8004b00 <sbrk_aligned>
 8004bb4:	3001      	adds	r0, #1
 8004bb6:	d03a      	beq.n	8004c2e <_malloc_r+0xea>
 8004bb8:	6823      	ldr	r3, [r4, #0]
 8004bba:	442b      	add	r3, r5
 8004bbc:	6023      	str	r3, [r4, #0]
 8004bbe:	f8d8 3000 	ldr.w	r3, [r8]
 8004bc2:	685a      	ldr	r2, [r3, #4]
 8004bc4:	bb62      	cbnz	r2, 8004c20 <_malloc_r+0xdc>
 8004bc6:	f8c8 7000 	str.w	r7, [r8]
 8004bca:	e00f      	b.n	8004bec <_malloc_r+0xa8>
 8004bcc:	6822      	ldr	r2, [r4, #0]
 8004bce:	1b52      	subs	r2, r2, r5
 8004bd0:	d420      	bmi.n	8004c14 <_malloc_r+0xd0>
 8004bd2:	2a0b      	cmp	r2, #11
 8004bd4:	d917      	bls.n	8004c06 <_malloc_r+0xc2>
 8004bd6:	1961      	adds	r1, r4, r5
 8004bd8:	42a3      	cmp	r3, r4
 8004bda:	6025      	str	r5, [r4, #0]
 8004bdc:	bf18      	it	ne
 8004bde:	6059      	strne	r1, [r3, #4]
 8004be0:	6863      	ldr	r3, [r4, #4]
 8004be2:	bf08      	it	eq
 8004be4:	f8c8 1000 	streq.w	r1, [r8]
 8004be8:	5162      	str	r2, [r4, r5]
 8004bea:	604b      	str	r3, [r1, #4]
 8004bec:	4630      	mov	r0, r6
 8004bee:	f000 f82f 	bl	8004c50 <__malloc_unlock>
 8004bf2:	f104 000b 	add.w	r0, r4, #11
 8004bf6:	1d23      	adds	r3, r4, #4
 8004bf8:	f020 0007 	bic.w	r0, r0, #7
 8004bfc:	1ac2      	subs	r2, r0, r3
 8004bfe:	bf1c      	itt	ne
 8004c00:	1a1b      	subne	r3, r3, r0
 8004c02:	50a3      	strne	r3, [r4, r2]
 8004c04:	e7af      	b.n	8004b66 <_malloc_r+0x22>
 8004c06:	6862      	ldr	r2, [r4, #4]
 8004c08:	42a3      	cmp	r3, r4
 8004c0a:	bf0c      	ite	eq
 8004c0c:	f8c8 2000 	streq.w	r2, [r8]
 8004c10:	605a      	strne	r2, [r3, #4]
 8004c12:	e7eb      	b.n	8004bec <_malloc_r+0xa8>
 8004c14:	4623      	mov	r3, r4
 8004c16:	6864      	ldr	r4, [r4, #4]
 8004c18:	e7ae      	b.n	8004b78 <_malloc_r+0x34>
 8004c1a:	463c      	mov	r4, r7
 8004c1c:	687f      	ldr	r7, [r7, #4]
 8004c1e:	e7b6      	b.n	8004b8e <_malloc_r+0x4a>
 8004c20:	461a      	mov	r2, r3
 8004c22:	685b      	ldr	r3, [r3, #4]
 8004c24:	42a3      	cmp	r3, r4
 8004c26:	d1fb      	bne.n	8004c20 <_malloc_r+0xdc>
 8004c28:	2300      	movs	r3, #0
 8004c2a:	6053      	str	r3, [r2, #4]
 8004c2c:	e7de      	b.n	8004bec <_malloc_r+0xa8>
 8004c2e:	230c      	movs	r3, #12
 8004c30:	6033      	str	r3, [r6, #0]
 8004c32:	4630      	mov	r0, r6
 8004c34:	f000 f80c 	bl	8004c50 <__malloc_unlock>
 8004c38:	e794      	b.n	8004b64 <_malloc_r+0x20>
 8004c3a:	6005      	str	r5, [r0, #0]
 8004c3c:	e7d6      	b.n	8004bec <_malloc_r+0xa8>
 8004c3e:	bf00      	nop
 8004c40:	2003ebf4 	.word	0x2003ebf4

08004c44 <__malloc_lock>:
 8004c44:	4801      	ldr	r0, [pc, #4]	@ (8004c4c <__malloc_lock+0x8>)
 8004c46:	f7ff bf0f 	b.w	8004a68 <__retarget_lock_acquire_recursive>
 8004c4a:	bf00      	nop
 8004c4c:	2003ebec 	.word	0x2003ebec

08004c50 <__malloc_unlock>:
 8004c50:	4801      	ldr	r0, [pc, #4]	@ (8004c58 <__malloc_unlock+0x8>)
 8004c52:	f7ff bf0a 	b.w	8004a6a <__retarget_lock_release_recursive>
 8004c56:	bf00      	nop
 8004c58:	2003ebec 	.word	0x2003ebec

08004c5c <__ssputs_r>:
 8004c5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c60:	688e      	ldr	r6, [r1, #8]
 8004c62:	461f      	mov	r7, r3
 8004c64:	42be      	cmp	r6, r7
 8004c66:	680b      	ldr	r3, [r1, #0]
 8004c68:	4682      	mov	sl, r0
 8004c6a:	460c      	mov	r4, r1
 8004c6c:	4690      	mov	r8, r2
 8004c6e:	d82d      	bhi.n	8004ccc <__ssputs_r+0x70>
 8004c70:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004c74:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004c78:	d026      	beq.n	8004cc8 <__ssputs_r+0x6c>
 8004c7a:	6965      	ldr	r5, [r4, #20]
 8004c7c:	6909      	ldr	r1, [r1, #16]
 8004c7e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004c82:	eba3 0901 	sub.w	r9, r3, r1
 8004c86:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004c8a:	1c7b      	adds	r3, r7, #1
 8004c8c:	444b      	add	r3, r9
 8004c8e:	106d      	asrs	r5, r5, #1
 8004c90:	429d      	cmp	r5, r3
 8004c92:	bf38      	it	cc
 8004c94:	461d      	movcc	r5, r3
 8004c96:	0553      	lsls	r3, r2, #21
 8004c98:	d527      	bpl.n	8004cea <__ssputs_r+0x8e>
 8004c9a:	4629      	mov	r1, r5
 8004c9c:	f7ff ff52 	bl	8004b44 <_malloc_r>
 8004ca0:	4606      	mov	r6, r0
 8004ca2:	b360      	cbz	r0, 8004cfe <__ssputs_r+0xa2>
 8004ca4:	6921      	ldr	r1, [r4, #16]
 8004ca6:	464a      	mov	r2, r9
 8004ca8:	f000 fae6 	bl	8005278 <memcpy>
 8004cac:	89a3      	ldrh	r3, [r4, #12]
 8004cae:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004cb2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004cb6:	81a3      	strh	r3, [r4, #12]
 8004cb8:	6126      	str	r6, [r4, #16]
 8004cba:	6165      	str	r5, [r4, #20]
 8004cbc:	444e      	add	r6, r9
 8004cbe:	eba5 0509 	sub.w	r5, r5, r9
 8004cc2:	6026      	str	r6, [r4, #0]
 8004cc4:	60a5      	str	r5, [r4, #8]
 8004cc6:	463e      	mov	r6, r7
 8004cc8:	42be      	cmp	r6, r7
 8004cca:	d900      	bls.n	8004cce <__ssputs_r+0x72>
 8004ccc:	463e      	mov	r6, r7
 8004cce:	6820      	ldr	r0, [r4, #0]
 8004cd0:	4632      	mov	r2, r6
 8004cd2:	4641      	mov	r1, r8
 8004cd4:	f000 faa6 	bl	8005224 <memmove>
 8004cd8:	68a3      	ldr	r3, [r4, #8]
 8004cda:	1b9b      	subs	r3, r3, r6
 8004cdc:	60a3      	str	r3, [r4, #8]
 8004cde:	6823      	ldr	r3, [r4, #0]
 8004ce0:	4433      	add	r3, r6
 8004ce2:	6023      	str	r3, [r4, #0]
 8004ce4:	2000      	movs	r0, #0
 8004ce6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004cea:	462a      	mov	r2, r5
 8004cec:	f000 fad2 	bl	8005294 <_realloc_r>
 8004cf0:	4606      	mov	r6, r0
 8004cf2:	2800      	cmp	r0, #0
 8004cf4:	d1e0      	bne.n	8004cb8 <__ssputs_r+0x5c>
 8004cf6:	6921      	ldr	r1, [r4, #16]
 8004cf8:	4650      	mov	r0, sl
 8004cfa:	f7ff feb7 	bl	8004a6c <_free_r>
 8004cfe:	230c      	movs	r3, #12
 8004d00:	f8ca 3000 	str.w	r3, [sl]
 8004d04:	89a3      	ldrh	r3, [r4, #12]
 8004d06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004d0a:	81a3      	strh	r3, [r4, #12]
 8004d0c:	f04f 30ff 	mov.w	r0, #4294967295
 8004d10:	e7e9      	b.n	8004ce6 <__ssputs_r+0x8a>
	...

08004d14 <_svfiprintf_r>:
 8004d14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d18:	4698      	mov	r8, r3
 8004d1a:	898b      	ldrh	r3, [r1, #12]
 8004d1c:	061b      	lsls	r3, r3, #24
 8004d1e:	b09d      	sub	sp, #116	@ 0x74
 8004d20:	4607      	mov	r7, r0
 8004d22:	460d      	mov	r5, r1
 8004d24:	4614      	mov	r4, r2
 8004d26:	d510      	bpl.n	8004d4a <_svfiprintf_r+0x36>
 8004d28:	690b      	ldr	r3, [r1, #16]
 8004d2a:	b973      	cbnz	r3, 8004d4a <_svfiprintf_r+0x36>
 8004d2c:	2140      	movs	r1, #64	@ 0x40
 8004d2e:	f7ff ff09 	bl	8004b44 <_malloc_r>
 8004d32:	6028      	str	r0, [r5, #0]
 8004d34:	6128      	str	r0, [r5, #16]
 8004d36:	b930      	cbnz	r0, 8004d46 <_svfiprintf_r+0x32>
 8004d38:	230c      	movs	r3, #12
 8004d3a:	603b      	str	r3, [r7, #0]
 8004d3c:	f04f 30ff 	mov.w	r0, #4294967295
 8004d40:	b01d      	add	sp, #116	@ 0x74
 8004d42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d46:	2340      	movs	r3, #64	@ 0x40
 8004d48:	616b      	str	r3, [r5, #20]
 8004d4a:	2300      	movs	r3, #0
 8004d4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8004d4e:	2320      	movs	r3, #32
 8004d50:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004d54:	f8cd 800c 	str.w	r8, [sp, #12]
 8004d58:	2330      	movs	r3, #48	@ 0x30
 8004d5a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004ef8 <_svfiprintf_r+0x1e4>
 8004d5e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004d62:	f04f 0901 	mov.w	r9, #1
 8004d66:	4623      	mov	r3, r4
 8004d68:	469a      	mov	sl, r3
 8004d6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004d6e:	b10a      	cbz	r2, 8004d74 <_svfiprintf_r+0x60>
 8004d70:	2a25      	cmp	r2, #37	@ 0x25
 8004d72:	d1f9      	bne.n	8004d68 <_svfiprintf_r+0x54>
 8004d74:	ebba 0b04 	subs.w	fp, sl, r4
 8004d78:	d00b      	beq.n	8004d92 <_svfiprintf_r+0x7e>
 8004d7a:	465b      	mov	r3, fp
 8004d7c:	4622      	mov	r2, r4
 8004d7e:	4629      	mov	r1, r5
 8004d80:	4638      	mov	r0, r7
 8004d82:	f7ff ff6b 	bl	8004c5c <__ssputs_r>
 8004d86:	3001      	adds	r0, #1
 8004d88:	f000 80a7 	beq.w	8004eda <_svfiprintf_r+0x1c6>
 8004d8c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004d8e:	445a      	add	r2, fp
 8004d90:	9209      	str	r2, [sp, #36]	@ 0x24
 8004d92:	f89a 3000 	ldrb.w	r3, [sl]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	f000 809f 	beq.w	8004eda <_svfiprintf_r+0x1c6>
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	f04f 32ff 	mov.w	r2, #4294967295
 8004da2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004da6:	f10a 0a01 	add.w	sl, sl, #1
 8004daa:	9304      	str	r3, [sp, #16]
 8004dac:	9307      	str	r3, [sp, #28]
 8004dae:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004db2:	931a      	str	r3, [sp, #104]	@ 0x68
 8004db4:	4654      	mov	r4, sl
 8004db6:	2205      	movs	r2, #5
 8004db8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004dbc:	484e      	ldr	r0, [pc, #312]	@ (8004ef8 <_svfiprintf_r+0x1e4>)
 8004dbe:	f7fb fa27 	bl	8000210 <memchr>
 8004dc2:	9a04      	ldr	r2, [sp, #16]
 8004dc4:	b9d8      	cbnz	r0, 8004dfe <_svfiprintf_r+0xea>
 8004dc6:	06d0      	lsls	r0, r2, #27
 8004dc8:	bf44      	itt	mi
 8004dca:	2320      	movmi	r3, #32
 8004dcc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004dd0:	0711      	lsls	r1, r2, #28
 8004dd2:	bf44      	itt	mi
 8004dd4:	232b      	movmi	r3, #43	@ 0x2b
 8004dd6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004dda:	f89a 3000 	ldrb.w	r3, [sl]
 8004dde:	2b2a      	cmp	r3, #42	@ 0x2a
 8004de0:	d015      	beq.n	8004e0e <_svfiprintf_r+0xfa>
 8004de2:	9a07      	ldr	r2, [sp, #28]
 8004de4:	4654      	mov	r4, sl
 8004de6:	2000      	movs	r0, #0
 8004de8:	f04f 0c0a 	mov.w	ip, #10
 8004dec:	4621      	mov	r1, r4
 8004dee:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004df2:	3b30      	subs	r3, #48	@ 0x30
 8004df4:	2b09      	cmp	r3, #9
 8004df6:	d94b      	bls.n	8004e90 <_svfiprintf_r+0x17c>
 8004df8:	b1b0      	cbz	r0, 8004e28 <_svfiprintf_r+0x114>
 8004dfa:	9207      	str	r2, [sp, #28]
 8004dfc:	e014      	b.n	8004e28 <_svfiprintf_r+0x114>
 8004dfe:	eba0 0308 	sub.w	r3, r0, r8
 8004e02:	fa09 f303 	lsl.w	r3, r9, r3
 8004e06:	4313      	orrs	r3, r2
 8004e08:	9304      	str	r3, [sp, #16]
 8004e0a:	46a2      	mov	sl, r4
 8004e0c:	e7d2      	b.n	8004db4 <_svfiprintf_r+0xa0>
 8004e0e:	9b03      	ldr	r3, [sp, #12]
 8004e10:	1d19      	adds	r1, r3, #4
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	9103      	str	r1, [sp, #12]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	bfbb      	ittet	lt
 8004e1a:	425b      	neglt	r3, r3
 8004e1c:	f042 0202 	orrlt.w	r2, r2, #2
 8004e20:	9307      	strge	r3, [sp, #28]
 8004e22:	9307      	strlt	r3, [sp, #28]
 8004e24:	bfb8      	it	lt
 8004e26:	9204      	strlt	r2, [sp, #16]
 8004e28:	7823      	ldrb	r3, [r4, #0]
 8004e2a:	2b2e      	cmp	r3, #46	@ 0x2e
 8004e2c:	d10a      	bne.n	8004e44 <_svfiprintf_r+0x130>
 8004e2e:	7863      	ldrb	r3, [r4, #1]
 8004e30:	2b2a      	cmp	r3, #42	@ 0x2a
 8004e32:	d132      	bne.n	8004e9a <_svfiprintf_r+0x186>
 8004e34:	9b03      	ldr	r3, [sp, #12]
 8004e36:	1d1a      	adds	r2, r3, #4
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	9203      	str	r2, [sp, #12]
 8004e3c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004e40:	3402      	adds	r4, #2
 8004e42:	9305      	str	r3, [sp, #20]
 8004e44:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004f08 <_svfiprintf_r+0x1f4>
 8004e48:	7821      	ldrb	r1, [r4, #0]
 8004e4a:	2203      	movs	r2, #3
 8004e4c:	4650      	mov	r0, sl
 8004e4e:	f7fb f9df 	bl	8000210 <memchr>
 8004e52:	b138      	cbz	r0, 8004e64 <_svfiprintf_r+0x150>
 8004e54:	9b04      	ldr	r3, [sp, #16]
 8004e56:	eba0 000a 	sub.w	r0, r0, sl
 8004e5a:	2240      	movs	r2, #64	@ 0x40
 8004e5c:	4082      	lsls	r2, r0
 8004e5e:	4313      	orrs	r3, r2
 8004e60:	3401      	adds	r4, #1
 8004e62:	9304      	str	r3, [sp, #16]
 8004e64:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004e68:	4824      	ldr	r0, [pc, #144]	@ (8004efc <_svfiprintf_r+0x1e8>)
 8004e6a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004e6e:	2206      	movs	r2, #6
 8004e70:	f7fb f9ce 	bl	8000210 <memchr>
 8004e74:	2800      	cmp	r0, #0
 8004e76:	d036      	beq.n	8004ee6 <_svfiprintf_r+0x1d2>
 8004e78:	4b21      	ldr	r3, [pc, #132]	@ (8004f00 <_svfiprintf_r+0x1ec>)
 8004e7a:	bb1b      	cbnz	r3, 8004ec4 <_svfiprintf_r+0x1b0>
 8004e7c:	9b03      	ldr	r3, [sp, #12]
 8004e7e:	3307      	adds	r3, #7
 8004e80:	f023 0307 	bic.w	r3, r3, #7
 8004e84:	3308      	adds	r3, #8
 8004e86:	9303      	str	r3, [sp, #12]
 8004e88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004e8a:	4433      	add	r3, r6
 8004e8c:	9309      	str	r3, [sp, #36]	@ 0x24
 8004e8e:	e76a      	b.n	8004d66 <_svfiprintf_r+0x52>
 8004e90:	fb0c 3202 	mla	r2, ip, r2, r3
 8004e94:	460c      	mov	r4, r1
 8004e96:	2001      	movs	r0, #1
 8004e98:	e7a8      	b.n	8004dec <_svfiprintf_r+0xd8>
 8004e9a:	2300      	movs	r3, #0
 8004e9c:	3401      	adds	r4, #1
 8004e9e:	9305      	str	r3, [sp, #20]
 8004ea0:	4619      	mov	r1, r3
 8004ea2:	f04f 0c0a 	mov.w	ip, #10
 8004ea6:	4620      	mov	r0, r4
 8004ea8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004eac:	3a30      	subs	r2, #48	@ 0x30
 8004eae:	2a09      	cmp	r2, #9
 8004eb0:	d903      	bls.n	8004eba <_svfiprintf_r+0x1a6>
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d0c6      	beq.n	8004e44 <_svfiprintf_r+0x130>
 8004eb6:	9105      	str	r1, [sp, #20]
 8004eb8:	e7c4      	b.n	8004e44 <_svfiprintf_r+0x130>
 8004eba:	fb0c 2101 	mla	r1, ip, r1, r2
 8004ebe:	4604      	mov	r4, r0
 8004ec0:	2301      	movs	r3, #1
 8004ec2:	e7f0      	b.n	8004ea6 <_svfiprintf_r+0x192>
 8004ec4:	ab03      	add	r3, sp, #12
 8004ec6:	9300      	str	r3, [sp, #0]
 8004ec8:	462a      	mov	r2, r5
 8004eca:	4b0e      	ldr	r3, [pc, #56]	@ (8004f04 <_svfiprintf_r+0x1f0>)
 8004ecc:	a904      	add	r1, sp, #16
 8004ece:	4638      	mov	r0, r7
 8004ed0:	f3af 8000 	nop.w
 8004ed4:	1c42      	adds	r2, r0, #1
 8004ed6:	4606      	mov	r6, r0
 8004ed8:	d1d6      	bne.n	8004e88 <_svfiprintf_r+0x174>
 8004eda:	89ab      	ldrh	r3, [r5, #12]
 8004edc:	065b      	lsls	r3, r3, #25
 8004ede:	f53f af2d 	bmi.w	8004d3c <_svfiprintf_r+0x28>
 8004ee2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004ee4:	e72c      	b.n	8004d40 <_svfiprintf_r+0x2c>
 8004ee6:	ab03      	add	r3, sp, #12
 8004ee8:	9300      	str	r3, [sp, #0]
 8004eea:	462a      	mov	r2, r5
 8004eec:	4b05      	ldr	r3, [pc, #20]	@ (8004f04 <_svfiprintf_r+0x1f0>)
 8004eee:	a904      	add	r1, sp, #16
 8004ef0:	4638      	mov	r0, r7
 8004ef2:	f000 f879 	bl	8004fe8 <_printf_i>
 8004ef6:	e7ed      	b.n	8004ed4 <_svfiprintf_r+0x1c0>
 8004ef8:	08005398 	.word	0x08005398
 8004efc:	080053a2 	.word	0x080053a2
 8004f00:	00000000 	.word	0x00000000
 8004f04:	08004c5d 	.word	0x08004c5d
 8004f08:	0800539e 	.word	0x0800539e

08004f0c <_printf_common>:
 8004f0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f10:	4616      	mov	r6, r2
 8004f12:	4698      	mov	r8, r3
 8004f14:	688a      	ldr	r2, [r1, #8]
 8004f16:	690b      	ldr	r3, [r1, #16]
 8004f18:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004f1c:	4293      	cmp	r3, r2
 8004f1e:	bfb8      	it	lt
 8004f20:	4613      	movlt	r3, r2
 8004f22:	6033      	str	r3, [r6, #0]
 8004f24:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004f28:	4607      	mov	r7, r0
 8004f2a:	460c      	mov	r4, r1
 8004f2c:	b10a      	cbz	r2, 8004f32 <_printf_common+0x26>
 8004f2e:	3301      	adds	r3, #1
 8004f30:	6033      	str	r3, [r6, #0]
 8004f32:	6823      	ldr	r3, [r4, #0]
 8004f34:	0699      	lsls	r1, r3, #26
 8004f36:	bf42      	ittt	mi
 8004f38:	6833      	ldrmi	r3, [r6, #0]
 8004f3a:	3302      	addmi	r3, #2
 8004f3c:	6033      	strmi	r3, [r6, #0]
 8004f3e:	6825      	ldr	r5, [r4, #0]
 8004f40:	f015 0506 	ands.w	r5, r5, #6
 8004f44:	d106      	bne.n	8004f54 <_printf_common+0x48>
 8004f46:	f104 0a19 	add.w	sl, r4, #25
 8004f4a:	68e3      	ldr	r3, [r4, #12]
 8004f4c:	6832      	ldr	r2, [r6, #0]
 8004f4e:	1a9b      	subs	r3, r3, r2
 8004f50:	42ab      	cmp	r3, r5
 8004f52:	dc26      	bgt.n	8004fa2 <_printf_common+0x96>
 8004f54:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004f58:	6822      	ldr	r2, [r4, #0]
 8004f5a:	3b00      	subs	r3, #0
 8004f5c:	bf18      	it	ne
 8004f5e:	2301      	movne	r3, #1
 8004f60:	0692      	lsls	r2, r2, #26
 8004f62:	d42b      	bmi.n	8004fbc <_printf_common+0xb0>
 8004f64:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004f68:	4641      	mov	r1, r8
 8004f6a:	4638      	mov	r0, r7
 8004f6c:	47c8      	blx	r9
 8004f6e:	3001      	adds	r0, #1
 8004f70:	d01e      	beq.n	8004fb0 <_printf_common+0xa4>
 8004f72:	6823      	ldr	r3, [r4, #0]
 8004f74:	6922      	ldr	r2, [r4, #16]
 8004f76:	f003 0306 	and.w	r3, r3, #6
 8004f7a:	2b04      	cmp	r3, #4
 8004f7c:	bf02      	ittt	eq
 8004f7e:	68e5      	ldreq	r5, [r4, #12]
 8004f80:	6833      	ldreq	r3, [r6, #0]
 8004f82:	1aed      	subeq	r5, r5, r3
 8004f84:	68a3      	ldr	r3, [r4, #8]
 8004f86:	bf0c      	ite	eq
 8004f88:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004f8c:	2500      	movne	r5, #0
 8004f8e:	4293      	cmp	r3, r2
 8004f90:	bfc4      	itt	gt
 8004f92:	1a9b      	subgt	r3, r3, r2
 8004f94:	18ed      	addgt	r5, r5, r3
 8004f96:	2600      	movs	r6, #0
 8004f98:	341a      	adds	r4, #26
 8004f9a:	42b5      	cmp	r5, r6
 8004f9c:	d11a      	bne.n	8004fd4 <_printf_common+0xc8>
 8004f9e:	2000      	movs	r0, #0
 8004fa0:	e008      	b.n	8004fb4 <_printf_common+0xa8>
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	4652      	mov	r2, sl
 8004fa6:	4641      	mov	r1, r8
 8004fa8:	4638      	mov	r0, r7
 8004faa:	47c8      	blx	r9
 8004fac:	3001      	adds	r0, #1
 8004fae:	d103      	bne.n	8004fb8 <_printf_common+0xac>
 8004fb0:	f04f 30ff 	mov.w	r0, #4294967295
 8004fb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004fb8:	3501      	adds	r5, #1
 8004fba:	e7c6      	b.n	8004f4a <_printf_common+0x3e>
 8004fbc:	18e1      	adds	r1, r4, r3
 8004fbe:	1c5a      	adds	r2, r3, #1
 8004fc0:	2030      	movs	r0, #48	@ 0x30
 8004fc2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004fc6:	4422      	add	r2, r4
 8004fc8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004fcc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004fd0:	3302      	adds	r3, #2
 8004fd2:	e7c7      	b.n	8004f64 <_printf_common+0x58>
 8004fd4:	2301      	movs	r3, #1
 8004fd6:	4622      	mov	r2, r4
 8004fd8:	4641      	mov	r1, r8
 8004fda:	4638      	mov	r0, r7
 8004fdc:	47c8      	blx	r9
 8004fde:	3001      	adds	r0, #1
 8004fe0:	d0e6      	beq.n	8004fb0 <_printf_common+0xa4>
 8004fe2:	3601      	adds	r6, #1
 8004fe4:	e7d9      	b.n	8004f9a <_printf_common+0x8e>
	...

08004fe8 <_printf_i>:
 8004fe8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004fec:	7e0f      	ldrb	r7, [r1, #24]
 8004fee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004ff0:	2f78      	cmp	r7, #120	@ 0x78
 8004ff2:	4691      	mov	r9, r2
 8004ff4:	4680      	mov	r8, r0
 8004ff6:	460c      	mov	r4, r1
 8004ff8:	469a      	mov	sl, r3
 8004ffa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004ffe:	d807      	bhi.n	8005010 <_printf_i+0x28>
 8005000:	2f62      	cmp	r7, #98	@ 0x62
 8005002:	d80a      	bhi.n	800501a <_printf_i+0x32>
 8005004:	2f00      	cmp	r7, #0
 8005006:	f000 80d1 	beq.w	80051ac <_printf_i+0x1c4>
 800500a:	2f58      	cmp	r7, #88	@ 0x58
 800500c:	f000 80b8 	beq.w	8005180 <_printf_i+0x198>
 8005010:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005014:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005018:	e03a      	b.n	8005090 <_printf_i+0xa8>
 800501a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800501e:	2b15      	cmp	r3, #21
 8005020:	d8f6      	bhi.n	8005010 <_printf_i+0x28>
 8005022:	a101      	add	r1, pc, #4	@ (adr r1, 8005028 <_printf_i+0x40>)
 8005024:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005028:	08005081 	.word	0x08005081
 800502c:	08005095 	.word	0x08005095
 8005030:	08005011 	.word	0x08005011
 8005034:	08005011 	.word	0x08005011
 8005038:	08005011 	.word	0x08005011
 800503c:	08005011 	.word	0x08005011
 8005040:	08005095 	.word	0x08005095
 8005044:	08005011 	.word	0x08005011
 8005048:	08005011 	.word	0x08005011
 800504c:	08005011 	.word	0x08005011
 8005050:	08005011 	.word	0x08005011
 8005054:	08005193 	.word	0x08005193
 8005058:	080050bf 	.word	0x080050bf
 800505c:	0800514d 	.word	0x0800514d
 8005060:	08005011 	.word	0x08005011
 8005064:	08005011 	.word	0x08005011
 8005068:	080051b5 	.word	0x080051b5
 800506c:	08005011 	.word	0x08005011
 8005070:	080050bf 	.word	0x080050bf
 8005074:	08005011 	.word	0x08005011
 8005078:	08005011 	.word	0x08005011
 800507c:	08005155 	.word	0x08005155
 8005080:	6833      	ldr	r3, [r6, #0]
 8005082:	1d1a      	adds	r2, r3, #4
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	6032      	str	r2, [r6, #0]
 8005088:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800508c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005090:	2301      	movs	r3, #1
 8005092:	e09c      	b.n	80051ce <_printf_i+0x1e6>
 8005094:	6833      	ldr	r3, [r6, #0]
 8005096:	6820      	ldr	r0, [r4, #0]
 8005098:	1d19      	adds	r1, r3, #4
 800509a:	6031      	str	r1, [r6, #0]
 800509c:	0606      	lsls	r6, r0, #24
 800509e:	d501      	bpl.n	80050a4 <_printf_i+0xbc>
 80050a0:	681d      	ldr	r5, [r3, #0]
 80050a2:	e003      	b.n	80050ac <_printf_i+0xc4>
 80050a4:	0645      	lsls	r5, r0, #25
 80050a6:	d5fb      	bpl.n	80050a0 <_printf_i+0xb8>
 80050a8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80050ac:	2d00      	cmp	r5, #0
 80050ae:	da03      	bge.n	80050b8 <_printf_i+0xd0>
 80050b0:	232d      	movs	r3, #45	@ 0x2d
 80050b2:	426d      	negs	r5, r5
 80050b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80050b8:	4858      	ldr	r0, [pc, #352]	@ (800521c <_printf_i+0x234>)
 80050ba:	230a      	movs	r3, #10
 80050bc:	e011      	b.n	80050e2 <_printf_i+0xfa>
 80050be:	6821      	ldr	r1, [r4, #0]
 80050c0:	6833      	ldr	r3, [r6, #0]
 80050c2:	0608      	lsls	r0, r1, #24
 80050c4:	f853 5b04 	ldr.w	r5, [r3], #4
 80050c8:	d402      	bmi.n	80050d0 <_printf_i+0xe8>
 80050ca:	0649      	lsls	r1, r1, #25
 80050cc:	bf48      	it	mi
 80050ce:	b2ad      	uxthmi	r5, r5
 80050d0:	2f6f      	cmp	r7, #111	@ 0x6f
 80050d2:	4852      	ldr	r0, [pc, #328]	@ (800521c <_printf_i+0x234>)
 80050d4:	6033      	str	r3, [r6, #0]
 80050d6:	bf14      	ite	ne
 80050d8:	230a      	movne	r3, #10
 80050da:	2308      	moveq	r3, #8
 80050dc:	2100      	movs	r1, #0
 80050de:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80050e2:	6866      	ldr	r6, [r4, #4]
 80050e4:	60a6      	str	r6, [r4, #8]
 80050e6:	2e00      	cmp	r6, #0
 80050e8:	db05      	blt.n	80050f6 <_printf_i+0x10e>
 80050ea:	6821      	ldr	r1, [r4, #0]
 80050ec:	432e      	orrs	r6, r5
 80050ee:	f021 0104 	bic.w	r1, r1, #4
 80050f2:	6021      	str	r1, [r4, #0]
 80050f4:	d04b      	beq.n	800518e <_printf_i+0x1a6>
 80050f6:	4616      	mov	r6, r2
 80050f8:	fbb5 f1f3 	udiv	r1, r5, r3
 80050fc:	fb03 5711 	mls	r7, r3, r1, r5
 8005100:	5dc7      	ldrb	r7, [r0, r7]
 8005102:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005106:	462f      	mov	r7, r5
 8005108:	42bb      	cmp	r3, r7
 800510a:	460d      	mov	r5, r1
 800510c:	d9f4      	bls.n	80050f8 <_printf_i+0x110>
 800510e:	2b08      	cmp	r3, #8
 8005110:	d10b      	bne.n	800512a <_printf_i+0x142>
 8005112:	6823      	ldr	r3, [r4, #0]
 8005114:	07df      	lsls	r7, r3, #31
 8005116:	d508      	bpl.n	800512a <_printf_i+0x142>
 8005118:	6923      	ldr	r3, [r4, #16]
 800511a:	6861      	ldr	r1, [r4, #4]
 800511c:	4299      	cmp	r1, r3
 800511e:	bfde      	ittt	le
 8005120:	2330      	movle	r3, #48	@ 0x30
 8005122:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005126:	f106 36ff 	addle.w	r6, r6, #4294967295
 800512a:	1b92      	subs	r2, r2, r6
 800512c:	6122      	str	r2, [r4, #16]
 800512e:	f8cd a000 	str.w	sl, [sp]
 8005132:	464b      	mov	r3, r9
 8005134:	aa03      	add	r2, sp, #12
 8005136:	4621      	mov	r1, r4
 8005138:	4640      	mov	r0, r8
 800513a:	f7ff fee7 	bl	8004f0c <_printf_common>
 800513e:	3001      	adds	r0, #1
 8005140:	d14a      	bne.n	80051d8 <_printf_i+0x1f0>
 8005142:	f04f 30ff 	mov.w	r0, #4294967295
 8005146:	b004      	add	sp, #16
 8005148:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800514c:	6823      	ldr	r3, [r4, #0]
 800514e:	f043 0320 	orr.w	r3, r3, #32
 8005152:	6023      	str	r3, [r4, #0]
 8005154:	4832      	ldr	r0, [pc, #200]	@ (8005220 <_printf_i+0x238>)
 8005156:	2778      	movs	r7, #120	@ 0x78
 8005158:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800515c:	6823      	ldr	r3, [r4, #0]
 800515e:	6831      	ldr	r1, [r6, #0]
 8005160:	061f      	lsls	r7, r3, #24
 8005162:	f851 5b04 	ldr.w	r5, [r1], #4
 8005166:	d402      	bmi.n	800516e <_printf_i+0x186>
 8005168:	065f      	lsls	r7, r3, #25
 800516a:	bf48      	it	mi
 800516c:	b2ad      	uxthmi	r5, r5
 800516e:	6031      	str	r1, [r6, #0]
 8005170:	07d9      	lsls	r1, r3, #31
 8005172:	bf44      	itt	mi
 8005174:	f043 0320 	orrmi.w	r3, r3, #32
 8005178:	6023      	strmi	r3, [r4, #0]
 800517a:	b11d      	cbz	r5, 8005184 <_printf_i+0x19c>
 800517c:	2310      	movs	r3, #16
 800517e:	e7ad      	b.n	80050dc <_printf_i+0xf4>
 8005180:	4826      	ldr	r0, [pc, #152]	@ (800521c <_printf_i+0x234>)
 8005182:	e7e9      	b.n	8005158 <_printf_i+0x170>
 8005184:	6823      	ldr	r3, [r4, #0]
 8005186:	f023 0320 	bic.w	r3, r3, #32
 800518a:	6023      	str	r3, [r4, #0]
 800518c:	e7f6      	b.n	800517c <_printf_i+0x194>
 800518e:	4616      	mov	r6, r2
 8005190:	e7bd      	b.n	800510e <_printf_i+0x126>
 8005192:	6833      	ldr	r3, [r6, #0]
 8005194:	6825      	ldr	r5, [r4, #0]
 8005196:	6961      	ldr	r1, [r4, #20]
 8005198:	1d18      	adds	r0, r3, #4
 800519a:	6030      	str	r0, [r6, #0]
 800519c:	062e      	lsls	r6, r5, #24
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	d501      	bpl.n	80051a6 <_printf_i+0x1be>
 80051a2:	6019      	str	r1, [r3, #0]
 80051a4:	e002      	b.n	80051ac <_printf_i+0x1c4>
 80051a6:	0668      	lsls	r0, r5, #25
 80051a8:	d5fb      	bpl.n	80051a2 <_printf_i+0x1ba>
 80051aa:	8019      	strh	r1, [r3, #0]
 80051ac:	2300      	movs	r3, #0
 80051ae:	6123      	str	r3, [r4, #16]
 80051b0:	4616      	mov	r6, r2
 80051b2:	e7bc      	b.n	800512e <_printf_i+0x146>
 80051b4:	6833      	ldr	r3, [r6, #0]
 80051b6:	1d1a      	adds	r2, r3, #4
 80051b8:	6032      	str	r2, [r6, #0]
 80051ba:	681e      	ldr	r6, [r3, #0]
 80051bc:	6862      	ldr	r2, [r4, #4]
 80051be:	2100      	movs	r1, #0
 80051c0:	4630      	mov	r0, r6
 80051c2:	f7fb f825 	bl	8000210 <memchr>
 80051c6:	b108      	cbz	r0, 80051cc <_printf_i+0x1e4>
 80051c8:	1b80      	subs	r0, r0, r6
 80051ca:	6060      	str	r0, [r4, #4]
 80051cc:	6863      	ldr	r3, [r4, #4]
 80051ce:	6123      	str	r3, [r4, #16]
 80051d0:	2300      	movs	r3, #0
 80051d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80051d6:	e7aa      	b.n	800512e <_printf_i+0x146>
 80051d8:	6923      	ldr	r3, [r4, #16]
 80051da:	4632      	mov	r2, r6
 80051dc:	4649      	mov	r1, r9
 80051de:	4640      	mov	r0, r8
 80051e0:	47d0      	blx	sl
 80051e2:	3001      	adds	r0, #1
 80051e4:	d0ad      	beq.n	8005142 <_printf_i+0x15a>
 80051e6:	6823      	ldr	r3, [r4, #0]
 80051e8:	079b      	lsls	r3, r3, #30
 80051ea:	d413      	bmi.n	8005214 <_printf_i+0x22c>
 80051ec:	68e0      	ldr	r0, [r4, #12]
 80051ee:	9b03      	ldr	r3, [sp, #12]
 80051f0:	4298      	cmp	r0, r3
 80051f2:	bfb8      	it	lt
 80051f4:	4618      	movlt	r0, r3
 80051f6:	e7a6      	b.n	8005146 <_printf_i+0x15e>
 80051f8:	2301      	movs	r3, #1
 80051fa:	4632      	mov	r2, r6
 80051fc:	4649      	mov	r1, r9
 80051fe:	4640      	mov	r0, r8
 8005200:	47d0      	blx	sl
 8005202:	3001      	adds	r0, #1
 8005204:	d09d      	beq.n	8005142 <_printf_i+0x15a>
 8005206:	3501      	adds	r5, #1
 8005208:	68e3      	ldr	r3, [r4, #12]
 800520a:	9903      	ldr	r1, [sp, #12]
 800520c:	1a5b      	subs	r3, r3, r1
 800520e:	42ab      	cmp	r3, r5
 8005210:	dcf2      	bgt.n	80051f8 <_printf_i+0x210>
 8005212:	e7eb      	b.n	80051ec <_printf_i+0x204>
 8005214:	2500      	movs	r5, #0
 8005216:	f104 0619 	add.w	r6, r4, #25
 800521a:	e7f5      	b.n	8005208 <_printf_i+0x220>
 800521c:	080053a9 	.word	0x080053a9
 8005220:	080053ba 	.word	0x080053ba

08005224 <memmove>:
 8005224:	4288      	cmp	r0, r1
 8005226:	b510      	push	{r4, lr}
 8005228:	eb01 0402 	add.w	r4, r1, r2
 800522c:	d902      	bls.n	8005234 <memmove+0x10>
 800522e:	4284      	cmp	r4, r0
 8005230:	4623      	mov	r3, r4
 8005232:	d807      	bhi.n	8005244 <memmove+0x20>
 8005234:	1e43      	subs	r3, r0, #1
 8005236:	42a1      	cmp	r1, r4
 8005238:	d008      	beq.n	800524c <memmove+0x28>
 800523a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800523e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005242:	e7f8      	b.n	8005236 <memmove+0x12>
 8005244:	4402      	add	r2, r0
 8005246:	4601      	mov	r1, r0
 8005248:	428a      	cmp	r2, r1
 800524a:	d100      	bne.n	800524e <memmove+0x2a>
 800524c:	bd10      	pop	{r4, pc}
 800524e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005252:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005256:	e7f7      	b.n	8005248 <memmove+0x24>

08005258 <_sbrk_r>:
 8005258:	b538      	push	{r3, r4, r5, lr}
 800525a:	4d06      	ldr	r5, [pc, #24]	@ (8005274 <_sbrk_r+0x1c>)
 800525c:	2300      	movs	r3, #0
 800525e:	4604      	mov	r4, r0
 8005260:	4608      	mov	r0, r1
 8005262:	602b      	str	r3, [r5, #0]
 8005264:	f7fb fdb4 	bl	8000dd0 <_sbrk>
 8005268:	1c43      	adds	r3, r0, #1
 800526a:	d102      	bne.n	8005272 <_sbrk_r+0x1a>
 800526c:	682b      	ldr	r3, [r5, #0]
 800526e:	b103      	cbz	r3, 8005272 <_sbrk_r+0x1a>
 8005270:	6023      	str	r3, [r4, #0]
 8005272:	bd38      	pop	{r3, r4, r5, pc}
 8005274:	2003ebe8 	.word	0x2003ebe8

08005278 <memcpy>:
 8005278:	440a      	add	r2, r1
 800527a:	4291      	cmp	r1, r2
 800527c:	f100 33ff 	add.w	r3, r0, #4294967295
 8005280:	d100      	bne.n	8005284 <memcpy+0xc>
 8005282:	4770      	bx	lr
 8005284:	b510      	push	{r4, lr}
 8005286:	f811 4b01 	ldrb.w	r4, [r1], #1
 800528a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800528e:	4291      	cmp	r1, r2
 8005290:	d1f9      	bne.n	8005286 <memcpy+0xe>
 8005292:	bd10      	pop	{r4, pc}

08005294 <_realloc_r>:
 8005294:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005298:	4607      	mov	r7, r0
 800529a:	4614      	mov	r4, r2
 800529c:	460d      	mov	r5, r1
 800529e:	b921      	cbnz	r1, 80052aa <_realloc_r+0x16>
 80052a0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80052a4:	4611      	mov	r1, r2
 80052a6:	f7ff bc4d 	b.w	8004b44 <_malloc_r>
 80052aa:	b92a      	cbnz	r2, 80052b8 <_realloc_r+0x24>
 80052ac:	f7ff fbde 	bl	8004a6c <_free_r>
 80052b0:	4625      	mov	r5, r4
 80052b2:	4628      	mov	r0, r5
 80052b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80052b8:	f000 f81a 	bl	80052f0 <_malloc_usable_size_r>
 80052bc:	4284      	cmp	r4, r0
 80052be:	4606      	mov	r6, r0
 80052c0:	d802      	bhi.n	80052c8 <_realloc_r+0x34>
 80052c2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80052c6:	d8f4      	bhi.n	80052b2 <_realloc_r+0x1e>
 80052c8:	4621      	mov	r1, r4
 80052ca:	4638      	mov	r0, r7
 80052cc:	f7ff fc3a 	bl	8004b44 <_malloc_r>
 80052d0:	4680      	mov	r8, r0
 80052d2:	b908      	cbnz	r0, 80052d8 <_realloc_r+0x44>
 80052d4:	4645      	mov	r5, r8
 80052d6:	e7ec      	b.n	80052b2 <_realloc_r+0x1e>
 80052d8:	42b4      	cmp	r4, r6
 80052da:	4622      	mov	r2, r4
 80052dc:	4629      	mov	r1, r5
 80052de:	bf28      	it	cs
 80052e0:	4632      	movcs	r2, r6
 80052e2:	f7ff ffc9 	bl	8005278 <memcpy>
 80052e6:	4629      	mov	r1, r5
 80052e8:	4638      	mov	r0, r7
 80052ea:	f7ff fbbf 	bl	8004a6c <_free_r>
 80052ee:	e7f1      	b.n	80052d4 <_realloc_r+0x40>

080052f0 <_malloc_usable_size_r>:
 80052f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80052f4:	1f18      	subs	r0, r3, #4
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	bfbc      	itt	lt
 80052fa:	580b      	ldrlt	r3, [r1, r0]
 80052fc:	18c0      	addlt	r0, r0, r3
 80052fe:	4770      	bx	lr

08005300 <_init>:
 8005300:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005302:	bf00      	nop
 8005304:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005306:	bc08      	pop	{r3}
 8005308:	469e      	mov	lr, r3
 800530a:	4770      	bx	lr

0800530c <_fini>:
 800530c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800530e:	bf00      	nop
 8005310:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005312:	bc08      	pop	{r3}
 8005314:	469e      	mov	lr, r3
 8005316:	4770      	bx	lr
