#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002a0f96ac580 .scope module, "tb_memory" "tb_memory" 2 4;
 .timescale -9 -12;
P_000002a0f9683950 .param/l "AWIDTH" 0 2 5, +C4<00000000000000000000000000000101>;
P_000002a0f9683988 .param/l "DWIDTH" 0 2 6, +C4<00000000000000000000000000100000>;
v000002a0f971b480_0 .var "m_clk", 0 0;
v000002a0f971d220_0 .var "m_i_byte_enable", 3 0;
v000002a0f971caa0_0 .var "m_i_cyc", 0 0;
v000002a0f971d9a0_0 .var "m_i_data_store", 31 0;
v000002a0f971cf00_0 .var "m_i_load_addr", 4 0;
v000002a0f971d680_0 .var "m_i_rd", 0 0;
v000002a0f971dae0_0 .var "m_i_stb", 0 0;
v000002a0f971c780_0 .var "m_i_store_addr", 4 0;
v000002a0f971de00_0 .var "m_i_we", 0 0;
v000002a0f971d180_0 .net "m_o_ack", 0 0, v000002a0f971bc00_0;  1 drivers
v000002a0f971d720_0 .net "m_o_read_data", 31 0, v000002a0f971bca0_0;  1 drivers
v000002a0f971d2c0_0 .var "m_rst", 0 0;
E_000002a0f96a9740 .event posedge, v000002a0f971b980_0;
E_000002a0f96a9e40 .event anyedge, v000002a0f971bc00_0;
S_000002a0f96af360 .scope task, "reset" "reset" 2 56, 2 56 0, S_000002a0f96ac580;
 .timescale -9 -12;
TD_tb_memory.reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a0f971d2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a0f971caa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a0f971dae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a0f971de00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a0f971d680_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002a0f971d220_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002a0f971cf00_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002a0f971c780_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a0f971d9a0_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a0f971d2c0_0, 0, 1;
    %end;
S_000002a0f96af4f0 .scope module, "uut" "memory" 2 29, 3 3 0, S_000002a0f96ac580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "m_clk";
    .port_info 1 /INPUT 1 "m_rst";
    .port_info 2 /INPUT 1 "m_i_cyc";
    .port_info 3 /INPUT 1 "m_i_stb";
    .port_info 4 /INPUT 1 "m_i_we";
    .port_info 5 /INPUT 1 "m_i_rd";
    .port_info 6 /INPUT 5 "m_i_load_addr";
    .port_info 7 /INPUT 5 "m_i_store_addr";
    .port_info 8 /INPUT 32 "m_i_data_store";
    .port_info 9 /OUTPUT 32 "m_o_read_data";
    .port_info 10 /OUTPUT 1 "m_o_ack";
    .port_info 11 /INPUT 4 "m_i_byte_enable";
    .port_info 12 /OUTPUT 1 "m_o_stall";
P_000002a0f9683a80 .param/l "AWIDTH" 0 3 4, +C4<00000000000000000000000000000101>;
P_000002a0f9683ab8 .param/l "DEPTH" 0 3 6, +C4<0000000000000000000000000000000100000>;
P_000002a0f9683af0 .param/l "DWIDTH" 0 3 5, +C4<00000000000000000000000000100000>;
v000002a0f96adaf0_0 .net *"_ivl_1", 0 0, L_000002a0f971c640;  1 drivers
v000002a0f9683780_0 .net *"_ivl_10", 7 0, L_000002a0f971d4a0;  1 drivers
v000002a0f96af680_0 .net *"_ivl_13", 0 0, L_000002a0f971dc20;  1 drivers
v000002a0f96ac710_0 .net *"_ivl_14", 7 0, L_000002a0f971cb40;  1 drivers
v000002a0f96adde0_0 .net *"_ivl_2", 7 0, L_000002a0f971d360;  1 drivers
v000002a0f96ade80_0 .net *"_ivl_5", 0 0, L_000002a0f971d7c0;  1 drivers
v000002a0f96b4420_0 .net *"_ivl_6", 7 0, L_000002a0f971c820;  1 drivers
v000002a0f971b840_0 .net *"_ivl_9", 0 0, L_000002a0f971dea0;  1 drivers
v000002a0f971bfc0 .array "data", 0 31, 31 0;
v000002a0f971bb60_0 .var "data_reg", 31 0;
v000002a0f971b8e0_0 .var/i "i", 31 0;
v000002a0f971b340_0 .var "load_addr_reg", 4 0;
v000002a0f971b980_0 .net "m_clk", 0 0, v000002a0f971b480_0;  1 drivers
v000002a0f971b660_0 .net "m_i_byte_enable", 3 0, v000002a0f971d220_0;  1 drivers
v000002a0f971ba20_0 .net "m_i_cyc", 0 0, v000002a0f971caa0_0;  1 drivers
v000002a0f971be80_0 .net "m_i_data_store", 31 0, v000002a0f971d9a0_0;  1 drivers
v000002a0f971b520_0 .net "m_i_load_addr", 4 0, v000002a0f971cf00_0;  1 drivers
v000002a0f971b5c0_0 .net "m_i_rd", 0 0, v000002a0f971d680_0;  1 drivers
v000002a0f971bd40_0 .net "m_i_stb", 0 0, v000002a0f971dae0_0;  1 drivers
v000002a0f971bac0_0 .net "m_i_store_addr", 4 0, v000002a0f971c780_0;  1 drivers
v000002a0f971b0c0_0 .net "m_i_we", 0 0, v000002a0f971de00_0;  1 drivers
v000002a0f971bc00_0 .var "m_o_ack", 0 0;
v000002a0f971bca0_0 .var "m_o_read_data", 31 0;
v000002a0f971bde0_0 .var "m_o_stall", 0 0;
v000002a0f971b7a0_0 .net "m_rst", 0 0, v000002a0f971d2c0_0;  1 drivers
v000002a0f971b700_0 .net "mask", 31 0, L_000002a0f971d540;  1 drivers
v000002a0f971bf20_0 .var "mask_reg", 31 0;
v000002a0f971b160_0 .var "rd_reg", 0 0;
v000002a0f971b200_0 .var "req_active", 0 0;
v000002a0f971b2a0_0 .var "store_addr_reg", 4 0;
v000002a0f971b3e0_0 .var "we_reg", 0 0;
E_000002a0f96aa300/0 .event negedge, v000002a0f971b7a0_0;
E_000002a0f96aa300/1 .event posedge, v000002a0f971b980_0;
E_000002a0f96aa300 .event/or E_000002a0f96aa300/0, E_000002a0f96aa300/1;
L_000002a0f971c640 .part v000002a0f971d220_0, 3, 1;
LS_000002a0f971d360_0_0 .concat [ 1 1 1 1], L_000002a0f971c640, L_000002a0f971c640, L_000002a0f971c640, L_000002a0f971c640;
LS_000002a0f971d360_0_4 .concat [ 1 1 1 1], L_000002a0f971c640, L_000002a0f971c640, L_000002a0f971c640, L_000002a0f971c640;
L_000002a0f971d360 .concat [ 4 4 0 0], LS_000002a0f971d360_0_0, LS_000002a0f971d360_0_4;
L_000002a0f971d7c0 .part v000002a0f971d220_0, 2, 1;
LS_000002a0f971c820_0_0 .concat [ 1 1 1 1], L_000002a0f971d7c0, L_000002a0f971d7c0, L_000002a0f971d7c0, L_000002a0f971d7c0;
LS_000002a0f971c820_0_4 .concat [ 1 1 1 1], L_000002a0f971d7c0, L_000002a0f971d7c0, L_000002a0f971d7c0, L_000002a0f971d7c0;
L_000002a0f971c820 .concat [ 4 4 0 0], LS_000002a0f971c820_0_0, LS_000002a0f971c820_0_4;
L_000002a0f971dea0 .part v000002a0f971d220_0, 1, 1;
LS_000002a0f971d4a0_0_0 .concat [ 1 1 1 1], L_000002a0f971dea0, L_000002a0f971dea0, L_000002a0f971dea0, L_000002a0f971dea0;
LS_000002a0f971d4a0_0_4 .concat [ 1 1 1 1], L_000002a0f971dea0, L_000002a0f971dea0, L_000002a0f971dea0, L_000002a0f971dea0;
L_000002a0f971d4a0 .concat [ 4 4 0 0], LS_000002a0f971d4a0_0_0, LS_000002a0f971d4a0_0_4;
L_000002a0f971dc20 .part v000002a0f971d220_0, 0, 1;
LS_000002a0f971cb40_0_0 .concat [ 1 1 1 1], L_000002a0f971dc20, L_000002a0f971dc20, L_000002a0f971dc20, L_000002a0f971dc20;
LS_000002a0f971cb40_0_4 .concat [ 1 1 1 1], L_000002a0f971dc20, L_000002a0f971dc20, L_000002a0f971dc20, L_000002a0f971dc20;
L_000002a0f971cb40 .concat [ 4 4 0 0], LS_000002a0f971cb40_0_0, LS_000002a0f971cb40_0_4;
L_000002a0f971d540 .concat [ 8 8 8 8], L_000002a0f971cb40, L_000002a0f971d4a0, L_000002a0f971c820, L_000002a0f971d360;
    .scope S_000002a0f96af4f0;
T_1 ;
    %wait E_000002a0f96aa300;
    %load/vec4 v000002a0f971b7a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a0f971bc00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a0f971bde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a0f971b200_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002a0f971bca0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a0f971b8e0_0, 0, 32;
T_1.2 ;
    %load/vec4 v000002a0f971b8e0_0;
    %pad/s 37;
    %cmpi/s 32, 0, 37;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002a0f971b8e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a0f971bfc0, 0, 4;
    %load/vec4 v000002a0f971b8e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a0f971b8e0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a0f971bc00_0, 0;
    %load/vec4 v000002a0f971b200_0;
    %assign/vec4 v000002a0f971bde0_0, 0;
    %load/vec4 v000002a0f971b200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v000002a0f971ba20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.8, 9;
    %load/vec4 v000002a0f971bd40_0;
    %and;
T_1.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v000002a0f971b520_0;
    %assign/vec4 v000002a0f971b340_0, 0;
    %load/vec4 v000002a0f971bac0_0;
    %assign/vec4 v000002a0f971b2a0_0, 0;
    %load/vec4 v000002a0f971be80_0;
    %assign/vec4 v000002a0f971bb60_0, 0;
    %load/vec4 v000002a0f971b700_0;
    %assign/vec4 v000002a0f971bf20_0, 0;
    %load/vec4 v000002a0f971b0c0_0;
    %assign/vec4 v000002a0f971b3e0_0, 0;
    %load/vec4 v000002a0f971b5c0_0;
    %assign/vec4 v000002a0f971b160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a0f971b200_0, 0;
T_1.6 ;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v000002a0f971b0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.9, 8;
    %load/vec4 v000002a0f971b2a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002a0f971bfc0, 4;
    %load/vec4 v000002a0f971b700_0;
    %inv;
    %and;
    %load/vec4 v000002a0f971bb60_0;
    %load/vec4 v000002a0f971b700_0;
    %and;
    %or;
    %load/vec4 v000002a0f971b2a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a0f971bfc0, 0, 4;
T_1.9 ;
    %load/vec4 v000002a0f971b5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %load/vec4 v000002a0f971b340_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002a0f971bfc0, 4;
    %assign/vec4 v000002a0f971bca0_0, 0;
T_1.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a0f971bc00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a0f971b200_0, 0;
T_1.5 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002a0f96ac580;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a0f971b480_0, 0, 1;
T_2.0 ;
    %delay 5000, 0;
    %load/vec4 v000002a0f971b480_0;
    %inv;
    %store/vec4 v000002a0f971b480_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_000002a0f96ac580;
T_3 ;
    %vpi_call 2 51 "$dumpfile", "./waveform/memory.vcd" {0 0 0};
    %vpi_call 2 52 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002a0f96ac580 {0 0 0};
    %end;
    .thread T_3;
    .scope S_000002a0f96ac580;
T_4 ;
    %fork TD_tb_memory.reset, S_000002a0f96af360;
    %join;
    %wait E_000002a0f96a9740;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a0f971caa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a0f971dae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a0f971de00_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000002a0f971d220_0, 0, 4;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000002a0f971c780_0, 0, 5;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v000002a0f971d9a0_0, 0, 32;
    %wait E_000002a0f96a9740;
T_4.0 ;
    %load/vec4 v000002a0f971d180_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_4.1, 6;
    %wait E_000002a0f96a9e40;
    %jmp T_4.0;
T_4.1 ;
    %vpi_call 2 87 "$display", "%0t WRITE ACK, addr=%0d data=0x%h", $time, v000002a0f971c780_0, v000002a0f971d9a0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a0f971caa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a0f971dae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a0f971de00_0, 0, 1;
    %wait E_000002a0f96a9740;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a0f971caa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a0f971dae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a0f971d680_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000002a0f971cf00_0, 0, 5;
    %wait E_000002a0f96a9740;
T_4.2 ;
    %load/vec4 v000002a0f971d180_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_4.3, 6;
    %wait E_000002a0f96a9e40;
    %jmp T_4.2;
T_4.3 ;
    %vpi_call 2 101 "$display", "%0t READ  ACK, addr=%0d data=0x%h", $time, v000002a0f971cf00_0, v000002a0f971d720_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a0f971caa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a0f971dae0_0, 0, 1;
    %wait E_000002a0f96a9740;
    %delay 20000, 0;
    %vpi_call 2 108 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\test\tb_memory.v";
    "././source/memory.v";
