timestamp 1661171482
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use inverter inverter_0[0:1:234][0:0:618] 1 0 26 0 1 126
port "VSS" 2 0 0 0 46 m1
port "VDD" 1 0 572 0 618 m1
port "out" 4 468 258 468 304 li
port "in" 3 0 258 0 304 li
node "VSS" 1 21.9194 0 0 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 460 112 0 0 0 0 0 0 0 0 0 0
node "VDD" 1 21.7189 0 572 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 460 112 0 0 0 0 0 0 0 0 0 0
node "out" 74 16.9483 468 258 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 368 108 0 0 0 0 0 0 0 0 0 0 0 0
node "in" 74 16.6364 0 258 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 368 108 0 0 0 0 0 0 0 0 0 0 0 0
node "a_0_258#" 277 30.8222 0 258 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 368 108 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_234_304#" 11254 24.024 234 304 nw 0 0 0 0 8008 668 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "VDD" "in" 0.111057
cap "a_0_258#" "in" 0.866272
cap "VDD" "VSS" 0.701521
cap "out" "a_0_258#" 0.0771918
cap "a_0_258#" "VSS" 0.0687494
cap "out" "in" 2.84956
cap "w_234_304#" "VDD" 0.201527
cap "VSS" "in" 0.112682
cap "a_0_258#" "VDD" 0.0677582
cap "inverter_0[0]/VDD" "inverter_0[0]/in" 0.497161
cap "inverter_0[0]/VDD" "inverter_0[1]/out" 0.036198
cap "inverter_0[0]/VDD" "inverter_0[0]/VSS" 0.0151867
cap "inverter_0[0]/in" "inverter_0[1]/out" -2.92675
cap "inverter_0[0]/in" "inverter_0[0]/VSS" -0.181431
cap "inverter_0[0]/VDD" "inverter_0[0]/out" 3.98778
merge "inverter_0[1]/VSS" "inverter_0[0]/VSS" -22.6361 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -460 -112 0 0 0 0 0 0 0 0 0 0
merge "inverter_0[0]/VSS" "VSUBS"
merge "VSUBS" "VSS"
merge "inverter_0[0]/in" "in" -48.1346 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -368 -108 0 0 -368 -108 0 0 0 0 0 0 0 0 0 0 0 0
merge "in" "a_0_258#"
merge "inverter_0[0]/VDD" "VDD" -23.2998 0 0 0 0 0 -1232 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -460 -112 0 0 0 0 0 0 0 0 0 0
merge "VDD" "w_234_304#"
merge "inverter_0[1]/out" "out" -16.9845 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -368 -108 0 0 0 0 0 0 0 0 0 0 0 0
cap "inverter_0[0:0]/out" "inverter_0[1:1]/out" 25.709
cap "inverter_0[0:0]/in" "inverter_0[1:1]/out" 1.45195
cap "inverter_0[0:0]/VDD" "inverter_0[1:1]/out" -0.315161
cap "inverter_0[0:0]/in" "inverter_0[0:0]/out" 48.3214
cap "inverter_0[0:0]/out" "inverter_0[0:0]/VDD" 1.95457
cap "inverter_0[0:0]/in" "inverter_0[0:0]/VDD" 3.71751
cap "inverter_0[0:0]/out" "inverter_0[0:0]/VSS" 7.10543e-14
cap "inverter_0[0:0]/VSS" "inverter_0[0:0]/VDD" -1.42109e-14
merge "inverter_0[1]/VSS" "VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "inverter_0[1:1]/in" "inverter_0[0:0]/out" -117.175 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -92 0 0 0 0 0 0 0 0 0 0 0 0
merge "inverter_0[1:1]/VSS" "inverter_0[0:0]/VSS" -67.4379 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -92 0 0 0 0 0 0 0 0 0 0
merge "inverter_0[1:1]/VDD" "inverter_0[0:0]/VDD" -77.2809 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -92 0 0 0 0 0 0 0 0 0 0
