wb_dma_ch_pri_enc/wire_pri27_out 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 2.182778 1.060558 1.708596 0.857965 0.165476 2.179435 -0.333541 -4.062002 1.008828 -1.510660 1.296614 -1.178860 1.711567 -2.184930 0.563729 3.192979 0.917582 -1.112974 2.179421 1.480423
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_ch_sel/always_5/stmt_1/expr_1 1.605786 0.210307 -0.429848 -3.201765 -0.306858 0.651312 -4.124626 0.771044 1.315615 0.932232 -0.588804 -0.796959 0.865982 -2.393480 1.725948 2.078737 -2.468099 -1.110816 3.325820 -0.024577
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 -2.361172 -0.673428 1.100588 -0.050235 2.331589 -0.689351 0.856145 0.157605 3.203575 1.692263 0.877176 -0.453577 -3.267326 2.238382 -0.905295 -0.219746 -2.798303 0.354707 -0.939732 -3.419423
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 1.201784 -0.570299 -0.770536 -0.337210 1.778569 0.972527 -0.083297 -1.117931 3.601201 1.128870 1.655286 1.675583 -0.610624 -2.886516 0.451273 -1.251614 1.325440 1.480558 1.681406 -3.684819
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_ch_rf/assign_1_ch_adr0 -1.119127 -1.428826 1.596241 -3.331484 -3.420681 0.292012 -0.053554 0.058426 0.247616 0.895568 0.623492 1.247990 -3.592651 5.632569 -0.908855 0.976331 0.503649 0.965031 -0.230964 -1.030896
wb_dma_ch_rf/reg_ch_busy -1.389593 -0.635256 1.439142 -0.062419 2.980921 0.640877 0.073299 1.984152 2.004116 2.090158 -1.229117 -2.493996 -2.985070 1.776062 -0.685920 0.793596 -3.263700 -1.374541 -1.716238 -4.060404
wb_dma_wb_slv/always_5 1.498520 -0.188058 1.433781 0.599686 -0.433535 -0.960090 -0.959478 2.476356 0.026549 -2.926886 3.202598 -1.526374 0.458857 5.654285 -0.138384 -0.161003 -0.693161 -0.736852 2.734457 1.354344
wb_dma_wb_slv/always_4 1.714707 0.352989 2.548236 -0.347882 -2.105874 -1.609336 -0.007776 -2.083818 0.151831 -1.338279 2.881890 0.487203 1.676641 5.513818 -2.203018 -2.412249 -0.332308 -2.051727 4.698186 6.685366
wb_dma_wb_slv/always_3 2.429509 -0.653821 -2.725829 -4.619505 -0.127119 -2.376127 1.879380 -2.475111 2.300582 -3.257299 -0.980859 -0.304835 2.213405 1.512481 -0.675453 -2.766268 2.828399 2.401780 -1.180058 -0.456352
wb_dma_wb_slv/always_1 0.516072 -1.894556 1.999657 -3.333676 0.454224 -3.132581 0.049679 0.167647 3.844442 -1.024388 1.100273 1.155378 0.527321 3.784414 1.300354 -4.769563 -3.242704 0.395512 3.771272 6.848020
wb_dma_ch_sel/always_44/case_1/cond -1.481468 0.515334 1.993396 -3.117997 -3.403795 -1.101911 1.300079 -1.998351 2.465074 -0.071105 2.180830 -0.398987 -2.766365 4.005088 -1.842213 0.622425 2.478273 0.273083 1.179990 -0.711246
wb_dma_rf/wire_ch0_csr 4.778503 -1.970856 -1.325268 -1.764482 2.758953 1.201087 1.247480 4.055269 -1.225956 0.666335 -4.879526 0.793433 2.172710 1.139944 0.059922 0.290209 -5.655606 0.673229 0.927647 3.316782
wb_dma_de/wire_done 4.036456 0.634620 -0.233296 0.564105 2.880300 2.535668 -1.201914 1.399174 0.448553 -0.614833 -0.806228 1.012042 -0.313926 -2.623029 0.782599 0.225481 -0.815296 -0.385551 1.835707 -1.049234
wb_dma_ch_pri_enc/wire_pri11_out 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 0.957834 -2.313596 -0.821976 1.463645 4.240772 3.424369 0.306883 3.617995 -0.748266 1.118670 -1.093191 -1.381792 1.416132 -2.642162 1.859240 -0.360416 -0.777932 0.520135 0.019004 -3.206050
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 1.296893 -0.774684 0.012996 0.448075 0.697319 2.966642 1.714321 -0.145460 1.640664 0.930576 0.945141 0.465431 -0.310223 -1.376637 -0.543705 0.885535 3.071757 1.932989 0.543331 -5.041584
wb_dma_de/always_13/stmt_1 3.908801 1.403941 -1.047700 -3.478901 -0.428352 0.833647 -2.149282 -0.263472 1.132827 -1.169436 -2.243789 0.865432 -0.226177 -1.514183 0.661629 2.415715 -0.523414 0.189588 0.666010 -0.272961
wb_dma_de/always_4/if_1 3.482813 -0.023000 0.040416 -0.063406 2.759422 1.494928 -2.317709 2.762698 1.293861 -0.240609 -0.102097 0.400159 -1.426509 -0.695558 1.079723 -0.277362 -1.657826 -0.816806 2.162634 -2.131849
wb_dma_ch_arb/input_req 2.908945 3.161661 -2.382247 0.109644 1.652012 0.531471 2.453310 0.823025 -0.000987 0.221140 0.602006 2.562680 0.767382 -0.014457 -4.457481 -2.724885 3.283355 1.057899 1.837427 -3.064646
wb_dma_ch_pri_enc/wire_pri20_out 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.099061 -1.090753 0.407890 -2.171409 -0.963812 0.906298 -0.706421 4.040975 -0.127269 -1.617105 1.218516 -0.038080 -2.108973 5.609536 -0.387944 0.186539 -0.234253 1.066751 1.818214 -1.932509
wb_dma_ch_rf/always_26/if_1/if_1 4.563993 2.390532 -1.457603 -2.513799 0.012697 -2.100435 -2.132764 0.177253 1.990109 -4.201557 -1.936491 -0.925711 0.833960 -1.161460 1.586260 1.877627 0.643977 -0.155631 -0.541393 -0.067201
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 -2.132706 -1.520895 3.349001 2.282400 -1.008501 1.010834 0.128177 -1.525985 0.600911 0.495224 2.458820 0.928454 -3.152203 0.975089 1.067975 0.981731 -1.101698 -0.208932 0.553396 1.427745
wb_dma_ch_sel/assign_145_req_p0/expr_1 4.068691 0.996375 0.369158 -1.141849 -0.263643 0.378211 -1.666383 2.821052 -0.227187 -1.506190 0.391858 -1.184600 0.650742 3.593287 -0.743189 0.642183 1.000595 -1.477132 2.537151 -0.973075
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.770547 -0.278655 0.825931 0.901609 1.380217 3.165429 0.209330 0.730018 1.499124 -0.845389 1.497842 0.437284 -1.390807 -0.277515 0.134844 1.831374 0.887415 1.152678 1.643440 -3.774405
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 -1.316153 0.657682 1.715535 1.474452 -0.313193 -0.154226 -1.744406 -0.496781 0.426361 1.099001 2.899291 0.688504 -0.833735 1.181045 -0.264160 2.173045 -2.818338 -0.738560 3.104679 0.567904
wb_dma_ch_sel/wire_ch_sel 2.918609 1.304311 -1.488871 -5.470370 0.973374 0.103517 0.266169 3.235635 1.867395 1.790060 -4.040140 -0.971324 -0.034889 1.678063 -2.128184 -0.917477 0.835009 -0.685726 -0.324921 -3.208302
wb_dma_rf/inst_u19 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_rf/inst_u18 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_rf/inst_u17 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_rf/inst_u16 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_rf/inst_u15 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_rf/inst_u14 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_rf/inst_u13 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_rf/inst_u12 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_rf/inst_u11 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_rf/inst_u10 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 1.759833 -3.966630 1.014958 1.353084 1.023073 0.571862 -3.962241 2.717333 -1.551528 2.835490 -0.438660 2.744869 -0.330236 2.616911 2.975182 -3.556164 2.196143 -1.557668 -1.211347 -1.733649
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 2.133738 1.903274 -0.892331 0.588536 -3.252687 0.993625 -1.268674 -5.326634 -2.085179 0.348509 3.011675 4.022924 -1.445618 1.932821 -3.014639 1.883775 2.259502 -0.154682 2.103967 -0.616941
wb_dma/input_wb1_ack_i 0.334043 0.286158 -2.088600 0.668576 2.513994 -1.100561 -1.047735 1.377656 -0.265890 -1.991589 1.879969 2.027115 -0.976208 0.191370 1.498078 -1.482685 -1.230924 1.122684 0.452178 -0.333050
wb_dma/wire_slv0_we 3.275073 -0.406181 -2.160777 -4.243836 0.537671 -1.600848 0.905182 0.031095 1.201646 -2.978526 -2.404434 -2.068056 2.403932 0.988072 -0.314749 -3.341513 3.780507 0.435682 -1.192063 -1.304941
wb_dma_ch_rf/reg_ch_sz_inf -0.182634 -1.170940 2.176240 1.312684 0.868954 1.866511 -1.294867 1.581901 -0.237276 0.324006 -0.371126 -1.887577 -1.917456 0.394639 1.328077 1.998016 -2.116513 -1.573976 -0.486804 -0.902462
wb_dma_ch_rf 1.681382 -0.667133 -1.318877 -4.633551 -1.736695 -1.283709 -1.571889 0.726542 -0.110763 0.639347 -2.398225 -1.755965 1.806933 1.691158 -0.039098 -1.150463 1.639595 -1.488273 -0.028269 -0.098448
wb_dma_ch_sel/wire_gnt_p1_d -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 2.676292 0.473308 1.651294 0.714820 1.870799 3.792033 0.062158 -0.426309 -0.463057 1.113810 -1.621000 -2.863506 1.774897 -2.370409 0.009357 1.841779 2.077922 -2.741206 1.335239 -1.409807
wb_dma_ch_sel/input_ch1_txsz 0.605624 -1.025154 0.825277 1.071556 1.576734 1.662273 0.398208 -3.091492 1.945012 -1.489954 1.907212 1.770627 0.572392 -2.852521 1.816913 0.707694 -2.228661 1.678558 1.647007 2.968750
wb_dma/wire_ch3_txsz 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_ch_sel/assign_7_pri2 2.770547 -0.278655 0.825931 0.901609 1.380217 3.165429 0.209330 0.730018 1.499124 -0.845389 1.497842 0.437284 -1.390807 -0.277515 0.134844 1.831374 0.887415 1.152678 1.643440 -3.774405
wb_dma_ch_pri_enc/inst_u30 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma/assign_3_dma_nd 3.599078 -1.132183 -0.304702 0.496780 1.232949 2.974991 0.232159 4.075665 -0.095184 -1.391351 1.400134 -0.342497 0.053667 1.667436 -0.054970 0.008184 1.481046 1.428279 2.259861 -3.934038
wb_dma_ch_rf/assign_6_pointer 1.108155 0.014445 4.317297 0.475169 -0.753459 0.635365 1.485654 -2.977107 3.243260 3.704844 -0.092449 2.896652 -2.666027 -0.710970 -0.296742 -1.635437 4.187936 -1.777740 2.105055 0.445002
wb_dma_ch_rf/wire_ch_adr0_dewe 0.452717 0.446164 1.244511 -1.463223 -1.699429 -0.713233 -0.517031 -0.318277 1.360078 -1.441342 1.955479 0.271480 -1.923120 4.135631 -0.691237 1.533535 -0.316922 0.398666 1.178809 -0.148238
wb_dma_ch_pri_enc/always_2/if_1/cond 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond 1.712328 1.239108 1.475720 -0.986403 -0.709861 1.263207 0.532504 -3.494095 2.259323 0.553716 -0.169286 3.115894 -3.009618 -0.184658 -0.791891 2.445222 1.342629 0.861532 0.116933 -1.477938
wb_dma_ch_sel/input_ch0_txsz 3.168299 0.528941 1.810547 1.220635 1.512161 3.558590 -0.716163 -0.027134 -1.328796 -0.649067 -1.635442 -2.445002 1.285477 -1.824983 0.835097 2.772458 0.384431 -2.521116 1.051902 0.394026
wb_dma_ch_sel/always_2 3.599078 -1.132183 -0.304702 0.496780 1.232949 2.974991 0.232159 4.075665 -0.095184 -1.391351 1.400134 -0.342497 0.053667 1.667436 -0.054970 0.008184 1.481046 1.428279 2.259861 -3.934038
wb_dma_ch_sel/always_3 4.006001 -0.175648 -0.305249 0.522992 0.806400 4.217553 1.907993 0.581336 -0.507235 -0.524476 0.061048 0.469953 1.868462 -1.398120 -0.759613 0.559751 4.038658 1.434205 1.773803 -2.701859
wb_dma_rf/input_de_txsz_we 2.643356 -0.113613 2.803770 2.954916 2.760993 3.613451 1.120113 1.474217 -1.270817 -1.361282 -0.528354 -1.504024 0.850966 -0.063694 0.334127 1.076258 -0.792481 -1.566311 1.377518 1.711329
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_ch_sel/assign_145_req_p0 4.068691 0.996375 0.369158 -1.141849 -0.263643 0.378211 -1.666383 2.821052 -0.227187 -1.506190 0.391858 -1.184600 0.650742 3.593287 -0.743189 0.642183 1.000595 -1.477132 2.537151 -0.973075
wb_dma_de/always_3/if_1/if_1/cond -0.382745 -0.649868 0.834010 2.540793 -0.585802 -0.572991 -0.063987 0.840650 0.247175 -1.765101 3.754679 -2.409038 1.608982 2.488160 0.083226 0.604450 0.938172 -0.107164 1.315820 -0.893170
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_rf/always_1/case_1 -3.179346 -2.206277 3.531914 -0.054964 0.075009 -2.331425 -0.017075 2.337268 0.749828 1.370976 -0.038965 -0.829760 -2.799084 -0.209158 4.464007 -0.211949 0.593482 -0.537529 2.092755 -0.280776
wb_dma_rf/always_2/if_1/if_1/stmt_1 -0.598322 0.704459 2.507257 0.350796 0.664806 -2.075811 -2.772454 -1.515608 2.747432 -0.729920 2.133495 -0.649492 -2.703343 2.404546 0.291648 1.691765 -3.705996 -1.837191 1.566896 -0.042192
wb_dma_ch_sel/assign_99_valid/expr_1 2.231913 0.127024 -1.230482 -3.598148 -3.081008 -0.651155 -1.914321 2.085409 -0.834485 0.140868 0.276826 -2.451248 2.243518 4.287024 -1.336585 0.028076 3.278243 -1.361163 1.803671 -2.018633
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.099061 -1.090753 0.407890 -2.171409 -0.963812 0.906298 -0.706421 4.040975 -0.127269 -1.617105 1.218516 -0.038080 -2.108973 5.609536 -0.387944 0.186539 -0.234253 1.066751 1.818214 -1.932509
wb_dma_wb_slv/reg_slv_adr 0.516072 -1.894556 1.999657 -3.333676 0.454224 -3.132581 0.049679 0.167647 3.844442 -1.024388 1.100273 1.155378 0.527321 3.784414 1.300354 -4.769563 -3.242704 0.395512 3.771272 6.848020
wb_dma_ch_sel/assign_8_pri2 2.770547 -0.278655 0.825931 0.901609 1.380217 3.165429 0.209330 0.730018 1.499124 -0.845389 1.497842 0.437284 -1.390807 -0.277515 0.134844 1.831374 0.887415 1.152678 1.643440 -3.774405
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond -0.182634 -1.170940 2.176240 1.312684 0.868954 1.866511 -1.294867 1.581901 -0.237276 0.324006 -0.371126 -1.887577 -1.917456 0.394639 1.328077 1.998016 -2.116513 -1.573976 -0.486804 -0.902462
wb_dma_wb_mast/wire_wb_cyc_o -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 -1.707980 -1.588670 1.347636 1.602871 -1.130512 1.176650 1.280250 -3.204947 0.737125 -1.354275 2.648100 -0.662639 -1.289204 0.251444 0.356110 1.343500 1.468899 1.101899 -1.251507 -1.168437
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma/wire_paused -1.316153 0.657682 1.715535 1.474452 -0.313193 -0.154226 -1.744406 -0.496781 0.426361 1.099001 2.899291 0.688504 -0.833735 1.181045 -0.264160 2.173045 -2.818338 -0.738560 3.104679 0.567904
wb_dma_ch_rf/always_8/stmt_1/expr_1 -1.389593 -0.635256 1.439142 -0.062419 2.980921 0.640877 0.073299 1.984152 2.004116 2.090158 -1.229117 -2.493996 -2.985070 1.776062 -0.685920 0.793596 -3.263700 -1.374541 -1.716238 -4.060404
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma/wire_ch1_adr1 -0.781038 -1.366712 0.423310 1.341761 0.316721 1.481881 1.927147 -0.696083 1.485447 0.850019 1.851921 0.120485 0.038764 -0.751010 -0.141744 0.010125 2.116804 1.794699 0.183206 -3.014928
wb_dma_ch_rf/always_6/if_1/if_1/block_1 1.320876 1.682731 -2.754763 -2.634145 -0.090743 0.448102 -0.356600 2.409541 -1.297496 3.315403 -0.776642 1.737294 3.216596 -0.283026 -2.404420 -0.999462 1.219593 0.498112 3.575693 -1.645255
wb_dma_ch_arb/always_2/block_1/case_1/if_3 2.314107 -0.201649 0.441920 -0.672702 0.213632 2.341036 0.994363 -1.991077 2.948383 0.956421 1.484473 1.122633 0.016322 -1.253406 -0.611187 0.495194 3.775378 1.238989 1.928012 -3.881643
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.436836 -0.644123 -0.573455 0.579613 -0.810100 -0.222174 0.573356 3.494698 -0.906693 -2.469356 2.646217 -1.532389 2.015046 4.164805 -0.795901 -0.886409 1.324672 1.004256 2.005569 -0.634896
wb_dma_ch_arb/always_2/block_1/case_1/if_1 3.647874 0.220817 -1.109218 0.067631 -0.294596 0.966076 1.395669 2.087334 -0.202267 -0.787157 1.913607 0.551072 2.381932 2.501719 -2.050023 -2.070567 4.291126 1.022220 2.889312 -2.059364
wb_dma_ch_arb/always_2/block_1/case_1/if_4 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_ch_sel/always_39/case_1/stmt_4 2.770547 -0.278655 0.825931 0.901609 1.380217 3.165429 0.209330 0.730018 1.499124 -0.845389 1.497842 0.437284 -1.390807 -0.277515 0.134844 1.831374 0.887415 1.152678 1.643440 -3.774405
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 1.436836 -0.644123 -0.573455 0.579613 -0.810100 -0.222174 0.573356 3.494698 -0.906693 -2.469356 2.646217 -1.532389 2.015046 4.164805 -0.795901 -0.886409 1.324672 1.004256 2.005569 -0.634896
wb_dma_ch_pri_enc/wire_pri14_out 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_sel/always_39/case_1/stmt_1 3.599078 -1.132183 -0.304702 0.496780 1.232949 2.974991 0.232159 4.075665 -0.095184 -1.391351 1.400134 -0.342497 0.053667 1.667436 -0.054970 0.008184 1.481046 1.428279 2.259861 -3.934038
wb_dma_rf/wire_ch6_csr 3.654230 0.064716 -1.868816 -2.284092 -1.640556 1.884952 -0.397698 1.571503 -2.201991 0.234024 -2.306417 1.087059 1.992999 -0.290998 -0.593462 -0.111805 2.341664 0.417920 0.606962 0.199655
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 1.840151 -1.974076 1.592922 1.276022 1.714918 1.334919 -0.123468 3.821963 -0.445846 -2.173717 2.054783 -0.411612 -0.726711 3.687502 0.996676 -1.800473 -1.473936 0.100424 2.614254 0.972447
wb_dma_wb_if/input_wb_we_i 1.632787 -1.842437 -1.197019 1.706697 -0.614149 -0.464570 -3.926472 1.505815 -2.928999 -2.911933 3.514170 4.770382 -0.203953 4.683163 1.529519 -1.781461 -2.475385 1.626449 0.542400 2.923077
wb_dma_ch_sel/assign_141_req_p0 4.068691 0.996375 0.369158 -1.141849 -0.263643 0.378211 -1.666383 2.821052 -0.227187 -1.506190 0.391858 -1.184600 0.650742 3.593287 -0.743189 0.642183 1.000595 -1.477132 2.537151 -0.973075
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.546139 -0.916393 -1.187939 -1.908174 -0.901041 1.794404 2.845958 4.520828 -0.629231 -2.577582 0.420303 0.889120 -1.009522 3.616369 -1.471898 -0.354868 -0.307157 4.147864 0.882518 -0.880645
wb_dma_ch_sel_checker 1.182211 0.270590 2.211043 0.111944 -0.359374 0.242247 -0.326119 -3.499278 2.299516 -1.076378 2.049357 1.685681 -1.159886 0.613376 0.470107 0.922564 -0.107908 -0.071698 1.882779 2.104539
wb_dma_ch_rf/reg_ch_dis 5.599327 2.805642 -1.423525 -3.002895 -0.116376 -0.399393 -2.523606 0.724624 0.802688 -2.469273 -2.145624 0.095483 1.105142 -0.362302 0.049577 1.908573 0.431488 -0.880242 1.144725 0.064497
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 1.839712 0.802755 0.823824 -0.675326 -0.353260 1.479817 1.462272 -3.105732 2.791090 1.586202 0.202719 2.821909 -1.784058 -0.792312 -1.266320 1.201119 3.503532 1.287106 0.377726 -3.414661
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.436836 -0.644123 -0.573455 0.579613 -0.810100 -0.222174 0.573356 3.494698 -0.906693 -2.469356 2.646217 -1.532389 2.015046 4.164805 -0.795901 -0.886409 1.324672 1.004256 2.005569 -0.634896
wb_dma_ch_rf/wire_pointer_we -1.707980 -1.588670 1.347636 1.602871 -1.130512 1.176650 1.280250 -3.204947 0.737125 -1.354275 2.648100 -0.662639 -1.289204 0.251444 0.356110 1.343500 1.468899 1.101899 -1.251507 -1.168437
wb_dma_ch_sel/always_46/case_1/stmt_1 -0.860991 -3.513856 1.478079 0.493277 -1.147554 2.533953 -0.048099 1.075564 -1.587839 0.666828 1.724135 1.690242 -1.683784 3.872280 0.383889 -0.145134 -1.412763 1.484678 0.476401 0.327593
wb_dma_wb_slv/always_3/stmt_1 2.429509 -0.653821 -2.725829 -4.619505 -0.127119 -2.376127 1.879380 -2.475111 2.300582 -3.257299 -0.980859 -0.304835 2.213405 1.512481 -0.675453 -2.766268 2.828399 2.401780 -1.180058 -0.456352
wb_dma_ch_rf/always_2/if_1/if_1 1.839712 0.802755 0.823824 -0.675326 -0.353260 1.479817 1.462272 -3.105732 2.791090 1.586202 0.202719 2.821909 -1.784058 -0.792312 -1.266320 1.201119 3.503532 1.287106 0.377726 -3.414661
wb_dma_pri_enc_sub/assign_1_pri_out 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_sel/input_ch0_adr0 0.367234 -0.318336 2.160617 -2.878173 -3.724767 -0.730080 0.518176 -1.497548 2.212539 -0.962829 1.083224 -0.473631 -2.141719 3.721225 -0.012357 1.853074 1.245984 0.301812 0.860298 1.473282
wb_dma_ch_sel/input_ch0_adr1 -0.382745 -0.649868 0.834010 2.540793 -0.585802 -0.572991 -0.063987 0.840650 0.247175 -1.765101 3.754679 -2.409038 1.608982 2.488160 0.083226 0.604450 0.938172 -0.107164 1.315820 -0.893170
wb_dma_wb_slv/assign_4 -4.309483 -1.687634 0.478564 2.483294 3.146393 -0.397843 2.946912 0.035418 -0.325539 0.404875 4.332773 -0.234373 0.336325 3.940185 0.398165 0.340148 -1.370260 1.637247 0.716513 -1.101225
wb_dma_wb_mast/input_wb_data_i 2.650939 2.555398 1.900136 0.166393 -0.132949 1.420843 3.396558 -2.453321 -0.204513 -2.398829 -0.835105 4.748137 -1.351421 1.348062 -1.807600 1.204444 1.519452 2.121357 0.179967 3.414343
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 2.314107 -0.201649 0.441920 -0.672702 0.213632 2.341036 0.994363 -1.991077 2.948383 0.956421 1.484473 1.122633 0.016322 -1.253406 -0.611187 0.495194 3.775378 1.238989 1.928012 -3.881643
wb_dma_de/wire_adr1_cnt_next1 -0.559577 -3.863590 -0.802718 0.485041 -1.018457 1.728922 2.073477 1.477939 1.492330 -0.615700 1.605777 -1.307651 3.168482 -1.535513 2.136275 0.789707 1.193270 4.278626 0.290456 -1.682626
wb_dma_ch_sel/inst_u2 -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_ch_sel/inst_u1 3.168812 0.746110 -1.062781 -1.853599 -1.355311 1.138919 3.788697 1.041035 1.284603 -0.566133 -0.828145 0.927327 2.847364 0.554851 -2.300603 -0.084421 5.517222 3.110902 0.536087 -2.482782
wb_dma_ch_sel/inst_u0 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma/wire_adr0 -1.481468 0.515334 1.993396 -3.117997 -3.403795 -1.101911 1.300079 -1.998351 2.465074 -0.071105 2.180830 -0.398987 -2.766365 4.005088 -1.842213 0.622425 2.478273 0.273083 1.179990 -0.711246
wb_dma/wire_adr1 -0.182338 0.205042 0.475529 2.601726 0.249223 -0.709958 0.559019 -0.646057 1.532738 -0.215217 3.468836 -2.468854 2.424891 0.529780 -0.633728 0.016936 3.273641 -0.595080 1.355906 -2.904550
wb_dma_ch_sel/assign_131_req_p0/expr_1 3.743522 0.223962 -0.620365 -0.051167 0.536418 1.146919 0.368113 4.236456 -0.855839 0.315595 0.294576 -0.910916 1.809775 2.970633 -1.932847 -1.956128 3.238366 -0.803383 2.425039 -2.847471
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_ch_rf/assign_18_pointer_we -1.707980 -1.588670 1.347636 1.602871 -1.130512 1.176650 1.280250 -3.204947 0.737125 -1.354275 2.648100 -0.662639 -1.289204 0.251444 0.356110 1.343500 1.468899 1.101899 -1.251507 -1.168437
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 -0.860991 -3.513856 1.478079 0.493277 -1.147554 2.533953 -0.048099 1.075564 -1.587839 0.666828 1.724135 1.690242 -1.683784 3.872280 0.383889 -0.145134 -1.412763 1.484678 0.476401 0.327593
wb_dma_ch_sel/wire_req_p0 2.721127 3.375229 -0.923051 0.600475 1.124763 1.203790 3.981736 1.033644 -0.409407 -0.075753 -0.312444 1.307614 1.190610 1.027330 -4.741683 -0.635375 4.284949 1.050355 0.828884 -3.233577
wb_dma_ch_sel/wire_req_p1 -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma/wire_ndnr 4.006001 -0.175648 -0.305249 0.522992 0.806400 4.217553 1.907993 0.581336 -0.507235 -0.524476 0.061048 0.469953 1.868462 -1.398120 -0.759613 0.559751 4.038658 1.434205 1.773803 -2.701859
wb_dma_de/reg_mast0_drdy_r 3.450838 2.089498 1.106001 -0.135497 -0.942864 2.713759 1.415436 -2.423993 -0.131750 -3.642125 1.693831 1.391080 0.825768 0.684089 -1.433282 2.891439 1.044674 1.221804 2.453213 2.593315
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 -1.119127 -1.428826 1.596241 -3.331484 -3.420681 0.292012 -0.053554 0.058426 0.247616 0.895568 0.623492 1.247990 -3.592651 5.632569 -0.908855 0.976331 0.503649 0.965031 -0.230964 -1.030896
wb_dma_ch_sel/assign_137_req_p0 4.068691 0.996375 0.369158 -1.141849 -0.263643 0.378211 -1.666383 2.821052 -0.227187 -1.506190 0.391858 -1.184600 0.650742 3.593287 -0.743189 0.642183 1.000595 -1.477132 2.537151 -0.973075
wb_dma_rf/wire_pointer2 1.182211 0.270590 2.211043 0.111944 -0.359374 0.242247 -0.326119 -3.499278 2.299516 -1.076378 2.049357 1.685681 -1.159886 0.613376 0.470107 0.922564 -0.107908 -0.071698 1.882779 2.104539
wb_dma_rf/wire_pointer3 1.712328 1.239108 1.475720 -0.986403 -0.709861 1.263207 0.532504 -3.494095 2.259323 0.553716 -0.169286 3.115894 -3.009618 -0.184658 -0.791891 2.445222 1.342629 0.861532 0.116933 -1.477938
wb_dma_rf/wire_pointer0 0.828802 -0.561714 4.161081 0.983238 -0.419105 1.649549 0.155200 -1.147590 1.887955 3.773347 0.728864 1.494865 -2.357936 -1.187825 0.358091 -2.478502 4.298824 -3.108200 3.091960 0.084844
wb_dma_rf/wire_pointer1 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_rf/wire_sw_pointer0 -1.147799 -1.011198 1.226488 -0.128914 0.171191 -1.647780 0.036918 -0.929251 3.669753 -1.949288 1.460942 -1.294286 -1.364967 0.086208 2.325391 1.323572 -0.564494 1.422317 -0.856048 -1.224144
wb_dma_de/always_21/stmt_1 3.450838 2.089498 1.106001 -0.135497 -0.942864 2.713759 1.415436 -2.423993 -0.131750 -3.642125 1.693831 1.391080 0.825768 0.684089 -1.433282 2.891439 1.044674 1.221804 2.453213 2.593315
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 3.974432 0.360931 0.261463 -0.245977 1.020283 4.328360 1.248767 -2.939050 -0.218048 -1.107740 0.777188 -1.487453 3.792287 -2.924049 0.066926 1.277080 4.443558 -0.201015 3.694535 -0.315298
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 3.055010 -1.163631 3.049827 1.209410 1.695066 1.724237 -1.334655 1.284112 0.172526 -1.361304 0.446734 -0.074679 -0.466818 2.302598 1.473293 -0.316685 -2.124197 -1.995882 2.241646 3.298296
wb_dma_ch_arb/input_advance 3.599078 -1.132183 -0.304702 0.496780 1.232949 2.974991 0.232159 4.075665 -0.095184 -1.391351 1.400134 -0.342497 0.053667 1.667436 -0.054970 0.008184 1.481046 1.428279 2.259861 -3.934038
wb_dma_de/always_7/stmt_1 2.277748 -0.478352 0.808853 2.019853 1.827192 4.313248 0.697096 3.286038 -2.683842 -0.820600 -1.602601 -1.964188 0.543287 -0.774526 0.301303 2.113846 -0.125588 -0.453815 -0.074221 -1.473942
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_de/always_3/if_1/cond -0.382745 -0.649868 0.834010 2.540793 -0.585802 -0.572991 -0.063987 0.840650 0.247175 -1.765101 3.754679 -2.409038 1.608982 2.488160 0.083226 0.604450 0.938172 -0.107164 1.315820 -0.893170
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond 1.546139 -0.916393 -1.187939 -1.908174 -0.901041 1.794404 2.845958 4.520828 -0.629231 -2.577582 0.420303 0.889120 -1.009522 3.616369 -1.471898 -0.354868 -0.307157 4.147864 0.882518 -0.880645
wb_dma_ch_sel/assign_101_valid 2.231913 0.127024 -1.230482 -3.598148 -3.081008 -0.651155 -1.914321 2.085409 -0.834485 0.140868 0.276826 -2.451248 2.243518 4.287024 -1.336585 0.028076 3.278243 -1.361163 1.803671 -2.018633
wb_dma_ch_sel/assign_98_valid 2.231913 0.127024 -1.230482 -3.598148 -3.081008 -0.651155 -1.914321 2.085409 -0.834485 0.140868 0.276826 -2.451248 2.243518 4.287024 -1.336585 0.028076 3.278243 -1.361163 1.803671 -2.018633
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.099061 -1.090753 0.407890 -2.171409 -0.963812 0.906298 -0.706421 4.040975 -0.127269 -1.617105 1.218516 -0.038080 -2.108973 5.609536 -0.387944 0.186539 -0.234253 1.066751 1.818214 -1.932509
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.436836 -0.644123 -0.573455 0.579613 -0.810100 -0.222174 0.573356 3.494698 -0.906693 -2.469356 2.646217 -1.532389 2.015046 4.164805 -0.795901 -0.886409 1.324672 1.004256 2.005569 -0.634896
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_rf/wire_ch7_csr 3.654230 0.064716 -1.868816 -2.284092 -1.640556 1.884952 -0.397698 1.571503 -2.201991 0.234024 -2.306417 1.087059 1.992999 -0.290998 -0.593462 -0.111805 2.341664 0.417920 0.606962 0.199655
wb_dma_ch_sel/reg_csr 4.192819 -2.239788 -0.181878 -1.007610 -0.733303 3.459382 0.592778 3.643184 -2.721204 0.235522 -3.341625 4.589217 -1.543259 0.975064 0.518334 -1.233074 -1.759947 1.834891 -0.091996 3.510538
wb_dma_de/reg_next_state 4.553596 2.332007 -2.273821 -2.466314 2.511907 0.378082 -1.719136 2.181893 -0.916075 2.487936 -3.576180 1.835896 1.944623 -1.648471 -1.795007 -2.185010 -0.260316 -1.882046 2.957164 -0.621113
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 3.800426 -3.800587 2.680419 -0.072913 -0.461269 3.281327 0.938549 -0.138815 -1.768406 3.672216 -2.411013 5.687864 -2.926647 2.805555 1.319382 -3.326125 4.501637 0.078646 0.466545 0.531739
wb_dma_de/always_11/stmt_1/expr_1 -0.382745 -0.649868 0.834010 2.540793 -0.585802 -0.572991 -0.063987 0.840650 0.247175 -1.765101 3.754679 -2.409038 1.608982 2.488160 0.083226 0.604450 0.938172 -0.107164 1.315820 -0.893170
wb_dma_ch_rf/input_ptr_set 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 -0.182338 0.205042 0.475529 2.601726 0.249223 -0.709958 0.559019 -0.646057 1.532738 -0.215217 3.468836 -2.468854 2.424891 0.529780 -0.633728 0.016936 3.273641 -0.595080 1.355906 -2.904550
wb_dma_ch_sel/assign_12_pri3 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_de/assign_65_done/expr_1/expr_1 3.482813 -0.023000 0.040416 -0.063406 2.759422 1.494928 -2.317709 2.762698 1.293861 -0.240609 -0.102097 0.400159 -1.426509 -0.695558 1.079723 -0.277362 -1.657826 -0.816806 2.162634 -2.131849
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.546139 -0.916393 -1.187939 -1.908174 -0.901041 1.794404 2.845958 4.520828 -0.629231 -2.577582 0.420303 0.889120 -1.009522 3.616369 -1.471898 -0.354868 -0.307157 4.147864 0.882518 -0.880645
assert_wb_dma_ch_sel/input_valid 2.770547 -0.278655 0.825931 0.901609 1.380217 3.165429 0.209330 0.730018 1.499124 -0.845389 1.497842 0.437284 -1.390807 -0.277515 0.134844 1.831374 0.887415 1.152678 1.643440 -3.774405
wb_dma/input_wb0_stb_i 1.498520 -0.188058 1.433781 0.599686 -0.433535 -0.960090 -0.959478 2.476356 0.026549 -2.926886 3.202598 -1.526374 0.458857 5.654285 -0.138384 -0.161003 -0.693161 -0.736852 2.734457 1.354344
wb_dma/wire_ch1_csr 5.087664 -0.599863 -1.355713 -2.569207 -2.475522 2.362446 -2.425275 0.993803 -3.199734 -1.995139 -2.494922 0.924078 0.965394 0.721085 1.059941 1.363121 -0.089084 -0.283405 0.214679 3.189126
wb_dma_rf/assign_5_pause_req 1.833480 2.992182 -0.229988 -1.726104 2.582530 -2.226444 -1.669496 1.146612 2.760406 1.588486 -1.530436 3.001029 -3.637482 0.795094 -1.447130 -0.755605 -3.071455 -1.067042 1.141140 -1.550396
wb_dma_de/always_12/stmt_1 3.482813 -0.023000 0.040416 -0.063406 2.759422 1.494928 -2.317709 2.762698 1.293861 -0.240609 -0.102097 0.400159 -1.426509 -0.695558 1.079723 -0.277362 -1.657826 -0.816806 2.162634 -2.131849
wb_dma_wb_if/wire_wb_ack_o -1.513342 0.351470 1.083023 3.508729 2.761142 -0.069992 0.650139 -0.747093 0.832330 -1.317289 3.097383 -0.131372 -0.951489 0.153876 0.763009 0.976990 -1.618229 0.085820 0.323834 -0.434205
wb_dma_ch_rf/always_5/if_1/block_1 -1.707980 -1.588670 1.347636 1.602871 -1.130512 1.176650 1.280250 -3.204947 0.737125 -1.354275 2.648100 -0.662639 -1.289204 0.251444 0.356110 1.343500 1.468899 1.101899 -1.251507 -1.168437
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_ch_arb/assign_1_gnt 2.967957 0.714383 -2.851113 -2.221194 -0.727441 -0.104112 2.262459 0.917427 1.963763 -0.581850 0.177507 1.904229 2.543048 -0.734711 -1.804615 -1.948799 4.398506 3.351305 1.117065 -2.645743
wb_dma_rf/input_dma_err 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma/wire_wb0_addr_o -0.382745 -0.649868 0.834010 2.540793 -0.585802 -0.572991 -0.063987 0.840650 0.247175 -1.765101 3.754679 -2.409038 1.608982 2.488160 0.083226 0.604450 0.938172 -0.107164 1.315820 -0.893170
wb_dma_de/assign_73_dma_busy/expr_1 -0.192466 1.416241 1.884409 -1.022482 4.303149 1.020049 0.544676 -0.177841 2.802530 2.265865 -2.445266 -2.070900 -3.599648 0.756018 -1.463029 1.761154 -2.683450 -2.348755 -1.441470 -4.432969
wb_dma/input_dma_nd_i 3.599078 -1.132183 -0.304702 0.496780 1.232949 2.974991 0.232159 4.075665 -0.095184 -1.391351 1.400134 -0.342497 0.053667 1.667436 -0.054970 0.008184 1.481046 1.428279 2.259861 -3.934038
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 0.770559 0.790906 2.710423 -1.236407 -1.817866 0.539298 -2.277186 0.439154 0.476778 -0.930572 -0.218672 -2.042860 -2.728835 3.687719 0.005445 4.505222 -1.944720 -2.160927 -0.296936 -0.095336
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 0.770559 0.790906 2.710423 -1.236407 -1.817866 0.539298 -2.277186 0.439154 0.476778 -0.930572 -0.218672 -2.042860 -2.728835 3.687719 0.005445 4.505222 -1.944720 -2.160927 -0.296936 -0.095336
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_de/always_14/stmt_1/expr_1/expr_1 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_ch_sel/assign_3_pri0 3.599078 -1.132183 -0.304702 0.496780 1.232949 2.974991 0.232159 4.075665 -0.095184 -1.391351 1.400134 -0.342497 0.053667 1.667436 -0.054970 0.008184 1.481046 1.428279 2.259861 -3.934038
wb_dma_de/always_23/block_1/stmt_8 -0.382745 -0.649868 0.834010 2.540793 -0.585802 -0.572991 -0.063987 0.840650 0.247175 -1.765101 3.754679 -2.409038 1.608982 2.488160 0.083226 0.604450 0.938172 -0.107164 1.315820 -0.893170
wb_dma_ch_arb/always_2/block_1/stmt_1 2.967957 0.714383 -2.851113 -2.221194 -0.727441 -0.104112 2.262459 0.917427 1.963763 -0.581850 0.177507 1.904229 2.543048 -0.734711 -1.804615 -1.948799 4.398506 3.351305 1.117065 -2.645743
wb_dma_de/always_23/block_1/stmt_1 4.553596 2.332007 -2.273821 -2.466314 2.511907 0.378082 -1.719136 2.181893 -0.916075 2.487936 -3.576180 1.835896 1.944623 -1.648471 -1.795007 -2.185010 -0.260316 -1.882046 2.957164 -0.621113
wb_dma_de/always_23/block_1/stmt_2 3.835148 0.271936 1.195942 1.136286 1.426468 4.016601 0.148999 1.487721 -1.383930 -0.613171 -1.392769 -0.442619 0.319603 -0.859390 0.076976 1.908756 0.823784 -0.844058 1.062244 -0.837406
wb_dma_de/always_23/block_1/stmt_4 3.878513 2.447927 1.833430 -1.604459 -0.214018 1.949604 -0.003112 -1.234584 0.067682 -0.425006 -2.591787 0.171313 -0.598485 0.604019 -1.140760 3.315173 1.012902 -1.640568 0.684775 0.579614
wb_dma_de/always_23/block_1/stmt_5 4.320973 -1.541804 1.659137 2.343555 0.905707 3.496599 1.255023 1.758644 -3.139890 -0.955414 -0.177426 4.741909 -1.987055 2.267017 0.206654 -2.934244 2.206234 0.675961 1.543962 1.987467
wb_dma_de/always_23/block_1/stmt_6 1.840151 -1.974076 1.592922 1.276022 1.714918 1.334919 -0.123468 3.821963 -0.445846 -2.173717 2.054783 -0.411612 -0.726711 3.687502 0.996676 -1.800473 -1.473936 0.100424 2.614254 0.972447
wb_dma_rf/inst_u25 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_wb_mast/input_mast_go -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 0.310236 -1.374801 1.950873 1.395689 1.180049 1.206457 -0.959830 3.078674 -0.605685 -0.630325 0.248644 -1.997080 -1.136127 2.010843 1.181851 0.523091 -2.143122 -1.380087 0.372227 0.047259
wb_dma_ch_sel/assign_125_de_start/expr_1 2.988881 1.564657 -0.888647 -2.515370 -0.022020 -0.854895 -4.184080 1.913027 1.157558 -0.272759 -0.350343 -1.383778 2.113587 -1.047459 1.014321 1.521804 -1.459580 -1.811038 3.550441 -0.018789
wb_dma_de/always_23/block_1/case_1/block_2/if_1 -2.669593 0.625078 1.339601 -0.239464 1.225067 -1.396421 -0.674462 0.201161 2.656418 2.696667 1.520677 -0.019946 -2.497707 2.467114 -1.380418 1.175858 -3.643505 -0.512314 1.157334 -2.520702
wb_dma_ch_sel/assign_151_req_p0 4.068691 0.996375 0.369158 -1.141849 -0.263643 0.378211 -1.666383 2.821052 -0.227187 -1.506190 0.391858 -1.184600 0.650742 3.593287 -0.743189 0.642183 1.000595 -1.477132 2.537151 -0.973075
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 5.112850 1.342697 -1.277950 -1.038264 0.715012 1.946008 -0.317711 -0.156030 0.548320 -2.815838 1.222466 2.231313 1.113476 -0.775650 -0.379327 0.052954 1.124054 1.509393 3.428080 0.386819
wb_dma_wb_mast/reg_mast_dout 2.650939 2.555398 1.900136 0.166393 -0.132949 1.420843 3.396558 -2.453321 -0.204513 -2.398829 -0.835105 4.748137 -1.351421 1.348062 -1.807600 1.204444 1.519452 2.121357 0.179967 3.414343
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 -1.119127 -1.428826 1.596241 -3.331484 -3.420681 0.292012 -0.053554 0.058426 0.247616 0.895568 0.623492 1.247990 -3.592651 5.632569 -0.908855 0.976331 0.503649 0.965031 -0.230964 -1.030896
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_ch_sel/assign_100_valid 2.231913 0.127024 -1.230482 -3.598148 -3.081008 -0.651155 -1.914321 2.085409 -0.834485 0.140868 0.276826 -2.451248 2.243518 4.287024 -1.336585 0.028076 3.278243 -1.361163 1.803671 -2.018633
wb_dma_ch_sel/assign_131_req_p0 3.743522 0.223962 -0.620365 -0.051167 0.536418 1.146919 0.368113 4.236456 -0.855839 0.315595 0.294576 -0.910916 1.809775 2.970633 -1.932847 -1.956128 3.238366 -0.803383 2.425039 -2.847471
wb_dma_ch_sel/assign_135_req_p0/expr_1 4.068691 0.996375 0.369158 -1.141849 -0.263643 0.378211 -1.666383 2.821052 -0.227187 -1.506190 0.391858 -1.184600 0.650742 3.593287 -0.743189 0.642183 1.000595 -1.477132 2.537151 -0.973075
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.099061 -1.090753 0.407890 -2.171409 -0.963812 0.906298 -0.706421 4.040975 -0.127269 -1.617105 1.218516 -0.038080 -2.108973 5.609536 -0.387944 0.186539 -0.234253 1.066751 1.818214 -1.932509
wb_dma_ch_rf/input_dma_done_all 3.835148 0.271936 1.195942 1.136286 1.426468 4.016601 0.148999 1.487721 -1.383930 -0.613171 -1.392769 -0.442619 0.319603 -0.859390 0.076976 1.908756 0.823784 -0.844058 1.062244 -0.837406
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 4.615127 -0.327718 1.071366 1.031780 0.801274 4.886807 3.330446 -0.109011 -2.847530 -1.089765 -2.303766 4.235959 -0.288401 -0.119225 -0.818781 0.592133 1.828162 2.288180 0.654336 1.650572
wb_dma_pri_enc_sub/wire_pri_out 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_rf/input_wb_rf_din 2.944497 -2.820436 2.572628 -0.313688 -1.329258 2.332243 0.049389 -2.193327 -0.124428 -0.453225 1.360114 -1.886811 1.588305 3.964700 0.220078 -2.428976 2.132910 -3.139823 1.383507 4.762228
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 4.036456 0.634620 -0.233296 0.564105 2.880300 2.535668 -1.201914 1.399174 0.448553 -0.614833 -0.806228 1.012042 -0.313926 -2.623029 0.782599 0.225481 -0.815296 -0.385551 1.835707 -1.049234
wb_dma_ch_sel/assign_157_req_p0/expr_1 4.068691 0.996375 0.369158 -1.141849 -0.263643 0.378211 -1.666383 2.821052 -0.227187 -1.506190 0.391858 -1.184600 0.650742 3.593287 -0.743189 0.642183 1.000595 -1.477132 2.537151 -0.973075
wb_dma_ch_sel/assign_139_req_p0 4.068691 0.996375 0.369158 -1.141849 -0.263643 0.378211 -1.666383 2.821052 -0.227187 -1.506190 0.391858 -1.184600 0.650742 3.593287 -0.743189 0.642183 1.000595 -1.477132 2.537151 -0.973075
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_ch_sel/always_38/case_1 2.988881 1.564657 -0.888647 -2.515370 -0.022020 -0.854895 -4.184080 1.913027 1.157558 -0.272759 -0.350343 -1.383778 2.113587 -1.047459 1.014321 1.521804 -1.459580 -1.811038 3.550441 -0.018789
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 -0.662002 2.260600 -2.887867 -3.470858 -1.957629 -1.073641 -0.133759 -1.439337 1.168333 3.556707 1.364902 1.940665 2.632101 -0.580978 -2.897749 0.708797 1.653963 1.467851 3.481304 -2.446384
wb_dma/constraint_wb0_cyc_o -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma/input_wb0_addr_i -0.745331 -0.377577 0.522128 -2.725760 3.011756 -4.339347 0.166204 0.750428 3.066015 -1.706936 1.924858 1.992369 0.754883 3.818620 2.270093 -4.347269 -3.664736 0.366675 3.005599 6.619190
wb_dma_de/input_mast1_drdy 0.531552 -1.337708 -1.495024 -0.398554 0.682494 -0.599523 -1.462710 1.450314 0.720640 -1.023810 1.429582 1.508492 -1.050022 -0.297016 1.488288 -2.108844 -1.399303 1.451066 0.986356 -0.273237
wb_dma_ch_rf/always_19/if_1/block_1/if_1 -0.182634 -1.170940 2.176240 1.312684 0.868954 1.866511 -1.294867 1.581901 -0.237276 0.324006 -0.371126 -1.887577 -1.917456 0.394639 1.328077 1.998016 -2.116513 -1.573976 -0.486804 -0.902462
wb_dma_wb_if/input_wb_ack_i 3.344528 4.228404 -2.225744 0.161986 2.335477 1.649902 0.505036 -4.472735 -3.394643 -2.185717 0.407690 4.986795 0.013129 -0.544251 -1.718529 1.053308 0.987051 0.237534 1.598099 2.301812
wb_dma_ch_sel/wire_pri_out 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_rf/assign_3_ch_am0 -0.860991 -3.513856 1.478079 0.493277 -1.147554 2.533953 -0.048099 1.075564 -1.587839 0.666828 1.724135 1.690242 -1.683784 3.872280 0.383889 -0.145134 -1.412763 1.484678 0.476401 0.327593
wb_dma_rf/input_ch_sel 1.807034 2.774896 2.202695 -2.346352 3.044391 1.782398 3.804886 -1.806368 2.671497 0.932190 -3.459166 0.175053 -2.379223 2.347483 -4.260929 3.112291 -4.040520 -0.524601 -0.784990 -0.118791
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -1.744083 0.176376 0.481204 -3.025618 -2.029801 0.341672 -1.980397 0.058165 -1.732484 0.544722 0.218845 0.779199 -4.929177 4.077667 -0.675795 2.467937 -0.631153 -0.185496 -0.636369 -3.163535
wb_dma_de/always_23/block_1/case_1 4.553596 2.332007 -2.273821 -2.466314 2.511907 0.378082 -1.719136 2.181893 -0.916075 2.487936 -3.576180 1.835896 1.944623 -1.648471 -1.795007 -2.185010 -0.260316 -1.882046 2.957164 -0.621113
wb_dma/wire_pause_req 1.833480 2.992182 -0.229988 -1.726104 2.582530 -2.226444 -1.669496 1.146612 2.760406 1.588486 -1.530436 3.001029 -3.637482 0.795094 -1.447130 -0.755605 -3.071455 -1.067042 1.141140 -1.550396
wb_dma_wb_if/input_mast_go -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_ch_rf/input_de_csr 2.484932 0.995729 1.319103 -0.004139 -0.351526 3.067641 1.467862 -3.249259 0.609133 -0.290810 -0.722787 2.474180 -1.136024 -1.521317 -0.726283 3.120799 1.162561 1.177901 0.276203 -0.081221
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_de/input_mast0_din 3.400349 0.456549 1.596224 -0.639070 -1.131738 2.555490 3.140695 -2.975583 -0.167848 -1.841353 0.004425 4.501245 0.026851 1.374403 -1.583212 1.099221 0.638282 2.626781 1.894567 4.208578
wb_dma_pri_enc_sub/always_3 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_pri_enc_sub/always_1 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_sel/reg_adr0 -1.481468 0.515334 1.993396 -3.117997 -3.403795 -1.101911 1.300079 -1.998351 2.465074 -0.071105 2.180830 -0.398987 -2.766365 4.005088 -1.842213 0.622425 2.478273 0.273083 1.179990 -0.711246
wb_dma_ch_sel/reg_adr1 -0.182338 0.205042 0.475529 2.601726 0.249223 -0.709958 0.559019 -0.646057 1.532738 -0.215217 3.468836 -2.468854 2.424891 0.529780 -0.633728 0.016936 3.273641 -0.595080 1.355906 -2.904550
wb_dma_ch_sel/assign_1_pri0 3.599078 -1.132183 -0.304702 0.496780 1.232949 2.974991 0.232159 4.075665 -0.095184 -1.391351 1.400134 -0.342497 0.053667 1.667436 -0.054970 0.008184 1.481046 1.428279 2.259861 -3.934038
wb_dma_ch_pri_enc/wire_pri26_out 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.099061 -1.090753 0.407890 -2.171409 -0.963812 0.906298 -0.706421 4.040975 -0.127269 -1.617105 1.218516 -0.038080 -2.108973 5.609536 -0.387944 0.186539 -0.234253 1.066751 1.818214 -1.932509
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 3.482813 -0.023000 0.040416 -0.063406 2.759422 1.494928 -2.317709 2.762698 1.293861 -0.240609 -0.102097 0.400159 -1.426509 -0.695558 1.079723 -0.277362 -1.657826 -0.816806 2.162634 -2.131849
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 2.601486 -1.913690 3.118386 0.486350 -1.255705 1.722494 0.271764 1.466666 2.392617 1.856172 -0.457726 2.256106 3.204189 4.164573 -1.440074 0.274474 -1.504362 0.370154 0.018158 3.264750
wb_dma/wire_ptr_set 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 4.036456 0.634620 -0.233296 0.564105 2.880300 2.535668 -1.201914 1.399174 0.448553 -0.614833 -0.806228 1.012042 -0.313926 -2.623029 0.782599 0.225481 -0.815296 -0.385551 1.835707 -1.049234
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.099061 -1.090753 0.407890 -2.171409 -0.963812 0.906298 -0.706421 4.040975 -0.127269 -1.617105 1.218516 -0.038080 -2.108973 5.609536 -0.387944 0.186539 -0.234253 1.066751 1.818214 -1.932509
wb_dma_ch_arb/inst_check_wb_dma_ch_arb 2.116531 -2.145793 -0.028953 0.490810 0.899406 2.078375 -0.007314 5.079091 -0.672161 -1.530216 1.714757 -0.759402 -0.506311 3.182588 0.454681 -0.908647 0.215086 1.365489 1.897636 -2.817424
wb_dma_de/reg_ptr_set 1.399330 0.757044 1.912718 -3.627631 -2.190040 1.963647 -1.734959 -2.830240 2.956075 -0.392121 -0.352057 -3.490117 2.044056 -0.922254 0.602410 6.345257 -0.562075 -1.132355 1.560793 0.301598
wb_dma/wire_dma_nd 3.599078 -1.132183 -0.304702 0.496780 1.232949 2.974991 0.232159 4.075665 -0.095184 -1.391351 1.400134 -0.342497 0.053667 1.667436 -0.054970 0.008184 1.481046 1.428279 2.259861 -3.934038
wb_dma_rf/assign_3_csr -1.316153 0.657682 1.715535 1.474452 -0.313193 -0.154226 -1.744406 -0.496781 0.426361 1.099001 2.899291 0.688504 -0.833735 1.181045 -0.264160 2.173045 -2.818338 -0.738560 3.104679 0.567904
wb_dma_rf/assign_4_dma_abort 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_ch_sel/assign_123_valid 3.958629 0.520237 0.976864 -1.938774 -0.011252 1.869786 -1.400087 2.327176 0.151382 -0.488757 -0.821867 -0.201534 -1.117581 2.674681 -0.460057 1.497728 0.279686 -1.002742 1.948180 -1.511975
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond 1.101434 -2.791265 -1.203150 0.198594 0.305415 2.996433 2.329081 5.342565 -1.733608 -1.487340 0.515119 0.318517 -0.050246 1.809765 -0.030827 -1.396518 -0.133862 3.660294 0.616976 -1.669298
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 -0.182634 -1.170940 2.176240 1.312684 0.868954 1.866511 -1.294867 1.581901 -0.237276 0.324006 -0.371126 -1.887577 -1.917456 0.394639 1.328077 1.998016 -2.116513 -1.573976 -0.486804 -0.902462
wb_dma_rf/wire_ch4_csr 3.654230 0.064716 -1.868816 -2.284092 -1.640556 1.884952 -0.397698 1.571503 -2.201991 0.234024 -2.306417 1.087059 1.992999 -0.290998 -0.593462 -0.111805 2.341664 0.417920 0.606962 0.199655
wb_dma_ch_rf/always_1/stmt_1/expr_1 0.770559 0.790906 2.710423 -1.236407 -1.817866 0.539298 -2.277186 0.439154 0.476778 -0.930572 -0.218672 -2.042860 -2.728835 3.687719 0.005445 4.505222 -1.944720 -2.160927 -0.296936 -0.095336
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 -1.119127 -1.428826 1.596241 -3.331484 -3.420681 0.292012 -0.053554 0.058426 0.247616 0.895568 0.623492 1.247990 -3.592651 5.632569 -0.908855 0.976331 0.503649 0.965031 -0.230964 -1.030896
wb_dma_ch_pri_enc/wire_pri0_out 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_rf/assign_10_ch_enable -0.662002 2.260600 -2.887867 -3.470858 -1.957629 -1.073641 -0.133759 -1.439337 1.168333 3.556707 1.364902 1.940665 2.632101 -0.580978 -2.897749 0.708797 1.653963 1.467851 3.481304 -2.446384
wb_dma_wb_slv/reg_slv_we 2.429509 -0.653821 -2.725829 -4.619505 -0.127119 -2.376127 1.879380 -2.475111 2.300582 -3.257299 -0.980859 -0.304835 2.213405 1.512481 -0.675453 -2.766268 2.828399 2.401780 -1.180058 -0.456352
wb_dma_de/input_txsz 2.718621 0.342018 -0.137944 0.871995 3.032255 2.463360 -1.129655 -0.448307 0.487150 0.616714 -0.399801 -1.469585 1.786519 -3.984571 0.774866 -0.373285 0.641579 -2.048119 2.063334 -1.004149
wb_dma_wb_if/wire_mast_dout 2.650939 2.555398 1.900136 0.166393 -0.132949 1.420843 3.396558 -2.453321 -0.204513 -2.398829 -0.835105 4.748137 -1.351421 1.348062 -1.807600 1.204444 1.519452 2.121357 0.179967 3.414343
wb_dma_ch_rf/wire_ch_enable -0.662002 2.260600 -2.887867 -3.470858 -1.957629 -1.073641 -0.133759 -1.439337 1.168333 3.556707 1.364902 1.940665 2.632101 -0.580978 -2.897749 0.708797 1.653963 1.467851 3.481304 -2.446384
wb_dma_rf/wire_csr_we 3.911307 1.950615 0.803666 -2.018294 1.254588 -1.542818 -1.066836 0.451879 2.123850 -1.401949 -2.387156 2.199610 -4.395667 2.013741 -0.478617 -1.226928 -0.219885 -1.386576 -0.739339 -0.332797
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_ch_sel_checker/input_dma_busy 1.182211 0.270590 2.211043 0.111944 -0.359374 0.242247 -0.326119 -3.499278 2.299516 -1.076378 2.049357 1.685681 -1.159886 0.613376 0.470107 0.922564 -0.107908 -0.071698 1.882779 2.104539
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_ch_rf/assign_9_ch_txsz 3.395730 -1.238980 1.061132 0.315836 3.858674 2.561078 -0.714530 -1.861032 1.423787 -0.265438 -0.502533 -2.401785 1.465602 -3.278815 1.364247 -3.370816 1.658203 -2.863981 1.954200 0.319595
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_de/assign_65_done 4.036456 0.634620 -0.233296 0.564105 2.880300 2.535668 -1.201914 1.399174 0.448553 -0.614833 -0.806228 1.012042 -0.313926 -2.623029 0.782599 0.225481 -0.815296 -0.385551 1.835707 -1.049234
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 3.916866 2.902610 -1.667676 -2.562645 -1.445803 -1.821218 -1.208213 -1.986340 2.540818 -3.168226 0.992493 1.417251 2.211050 -0.342461 -0.325944 2.090340 1.245965 1.446379 2.249601 0.764502
wb_dma_de/always_2/if_1/if_1 -2.258395 -3.814839 -0.403977 -2.846698 -3.619507 1.151220 -0.044954 -0.506946 1.485119 0.220283 1.537197 0.632648 -0.548890 2.227719 1.211288 2.507883 -0.370722 4.438810 -1.377844 -2.488277
wb_dma_wb_mast/assign_2_mast_pt_out -1.513342 0.351470 1.083023 3.508729 2.761142 -0.069992 0.650139 -0.747093 0.832330 -1.317289 3.097383 -0.131372 -0.951489 0.153876 0.763009 0.976990 -1.618229 0.085820 0.323834 -0.434205
wb_dma_ch_sel/assign_156_req_p0/expr_1 4.068691 0.996375 0.369158 -1.141849 -0.263643 0.378211 -1.666383 2.821052 -0.227187 -1.506190 0.391858 -1.184600 0.650742 3.593287 -0.743189 0.642183 1.000595 -1.477132 2.537151 -0.973075
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_rf/always_9/stmt_1/expr_1 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_ch_sel/assign_112_valid 3.958629 0.520237 0.976864 -1.938774 -0.011252 1.869786 -1.400087 2.327176 0.151382 -0.488757 -0.821867 -0.201534 -1.117581 2.674681 -0.460057 1.497728 0.279686 -1.002742 1.948180 -1.511975
wb_dma_de/always_23/block_1/case_1/block_8 2.826881 2.069083 1.694787 -0.904445 -0.902933 1.438973 -0.528335 -3.929581 1.270796 -2.884433 1.494681 -0.886736 1.422377 -0.150156 -0.148625 3.771119 0.435005 -0.843633 2.709511 2.769129
wb_dma_de/always_23/block_1/case_1/block_9 2.826881 2.069083 1.694787 -0.904445 -0.902933 1.438973 -0.528335 -3.929581 1.270796 -2.884433 1.494681 -0.886736 1.422377 -0.150156 -0.148625 3.771119 0.435005 -0.843633 2.709511 2.769129
wb_dma_ch_rf/assign_28_this_ptr_set 1.712328 1.239108 1.475720 -0.986403 -0.709861 1.263207 0.532504 -3.494095 2.259323 0.553716 -0.169286 3.115894 -3.009618 -0.184658 -0.791891 2.445222 1.342629 0.861532 0.116933 -1.477938
wb_dma_ch_rf/always_22 -0.860991 -3.513856 1.478079 0.493277 -1.147554 2.533953 -0.048099 1.075564 -1.587839 0.666828 1.724135 1.690242 -1.683784 3.872280 0.383889 -0.145134 -1.412763 1.484678 0.476401 0.327593
wb_dma_de/always_23/block_1/case_1/block_1 4.853100 2.025192 -1.791714 -2.575502 0.367924 0.626266 -1.829662 3.368925 -1.996962 1.373837 -2.872871 2.950163 2.365353 -1.773882 -0.716195 -1.983919 1.983879 -0.845402 4.080643 0.449361
wb_dma_de/always_23/block_1/case_1/block_2 -2.669593 0.625078 1.339601 -0.239464 1.225067 -1.396421 -0.674462 0.201161 2.656418 2.696667 1.520677 -0.019946 -2.497707 2.467114 -1.380418 1.175858 -3.643505 -0.512314 1.157334 -2.520702
wb_dma_de/always_23/block_1/case_1/block_3 1.659832 -4.409010 -0.872111 -1.423725 1.370584 3.082381 0.454223 4.614523 -1.025071 2.638468 -1.774644 0.774473 2.778125 -1.000835 1.926125 -3.900653 2.140664 1.424505 1.263702 -1.570503
wb_dma_de/always_23/block_1/case_1/block_4 0.944900 -4.798379 -0.600877 -3.382104 1.351853 4.301708 0.226651 3.508514 -1.017236 2.471026 -2.273336 0.745249 0.955256 -1.588003 2.136934 -3.490379 0.784149 1.662274 1.445979 -1.254395
wb_dma_ch_rf/always_27 5.599327 2.805642 -1.423525 -3.002895 -0.116376 -0.399393 -2.523606 0.724624 0.802688 -2.469273 -2.145624 0.095483 1.105142 -0.362302 0.049577 1.908573 0.431488 -0.880242 1.144725 0.064497
wb_dma_de/always_23/block_1/case_1/block_7 2.423410 2.029429 0.378093 -0.696216 -2.258337 2.043666 -0.454896 -6.283928 -0.647794 -0.313159 1.589534 1.320971 1.012251 -0.005179 -2.047583 3.755882 1.425056 -0.638040 2.569261 1.372805
wb_dma/assign_4_dma_rest -0.615400 -0.190366 1.403439 -0.307372 -1.156186 0.892069 1.670020 -3.551852 2.217009 1.034808 0.577188 2.827036 -2.394505 0.145234 -0.616834 2.799359 -0.470639 2.319228 -0.374686 -0.681388
wb_dma_ch_rf/always_23/if_1 -0.182338 0.205042 0.475529 2.601726 0.249223 -0.709958 0.559019 -0.646057 1.532738 -0.215217 3.468836 -2.468854 2.424891 0.529780 -0.633728 0.016936 3.273641 -0.595080 1.355906 -2.904550
wb_dma_ch_sel/reg_ndr_r 3.599078 -1.132183 -0.304702 0.496780 1.232949 2.974991 0.232159 4.075665 -0.095184 -1.391351 1.400134 -0.342497 0.053667 1.667436 -0.054970 0.008184 1.481046 1.428279 2.259861 -3.934038
wb_dma_de/assign_66_dma_done/expr_1 3.908801 1.403941 -1.047700 -3.478901 -0.428352 0.833647 -2.149282 -0.263472 1.132827 -1.169436 -2.243789 0.865432 -0.226177 -1.514183 0.661629 2.415715 -0.523414 0.189588 0.666010 -0.272961
wb_dma_ch_sel/reg_req_r 2.637473 2.321875 1.929540 -1.806329 -1.165199 1.064282 0.551617 -4.541677 2.073092 -1.083409 -0.242533 0.777842 0.072951 -0.059385 -1.010562 3.700940 1.004015 -0.320888 1.494116 1.789921
wb_dma_ch_rf/reg_pointer_r -3.523904 -2.539234 3.068246 1.829051 -1.585946 1.198140 0.815833 -3.685382 0.833105 0.700711 3.155314 0.017297 -3.271277 0.728208 0.634884 1.070181 0.247506 -0.110482 -0.453145 -0.336969
wb_dma_ch_sel/assign_105_valid 3.958629 0.520237 0.976864 -1.938774 -0.011252 1.869786 -1.400087 2.327176 0.151382 -0.488757 -0.821867 -0.201534 -1.117581 2.674681 -0.460057 1.497728 0.279686 -1.002742 1.948180 -1.511975
wb_dma_ch_pri_enc/wire_pri5_out 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_sel/always_39/case_1 3.599078 -1.132183 -0.304702 0.496780 1.232949 2.974991 0.232159 4.075665 -0.095184 -1.391351 1.400134 -0.342497 0.053667 1.667436 -0.054970 0.008184 1.481046 1.428279 2.259861 -3.934038
wb_dma_ch_sel/always_6 2.826881 2.069083 1.694787 -0.904445 -0.902933 1.438973 -0.528335 -3.929581 1.270796 -2.884433 1.494681 -0.886736 1.422377 -0.150156 -0.148625 3.771119 0.435005 -0.843633 2.709511 2.769129
wb_dma_ch_sel/always_7 3.075099 0.738644 1.381378 1.524965 0.868640 3.566666 0.829675 -2.226857 0.274732 -1.400449 0.643791 0.764494 0.393993 -2.137678 0.082161 2.402470 1.394007 0.283807 1.545715 0.119287
wb_dma_ch_sel/always_4 4.258008 1.138276 -1.252081 -2.960769 -0.115024 -0.063456 -3.280810 1.655670 0.867218 -2.011305 -1.018796 -1.998403 1.728728 -0.197658 1.005425 1.648406 0.018952 -1.234768 1.738672 -0.863389
wb_dma_ch_sel/always_5 1.605786 0.210307 -0.429848 -3.201765 -0.306858 0.651312 -4.124626 0.771044 1.315615 0.932232 -0.588804 -0.796959 0.865982 -2.393480 1.725948 2.078737 -2.468099 -1.110816 3.325820 -0.024577
wb_dma_ch_sel/assign_126_ch_sel/expr_1 2.918609 1.304311 -1.488871 -5.470370 0.973374 0.103517 0.266169 3.235635 1.867395 1.790060 -4.040140 -0.971324 -0.034889 1.678063 -2.128184 -0.917477 0.835009 -0.685726 -0.324921 -3.208302
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 1.436836 -0.644123 -0.573455 0.579613 -0.810100 -0.222174 0.573356 3.494698 -0.906693 -2.469356 2.646217 -1.532389 2.015046 4.164805 -0.795901 -0.886409 1.324672 1.004256 2.005569 -0.634896
wb_dma_ch_sel/always_1 2.637473 2.321875 1.929540 -1.806329 -1.165199 1.064282 0.551617 -4.541677 2.073092 -1.083409 -0.242533 0.777842 0.072951 -0.059385 -1.010562 3.700940 1.004015 -0.320888 1.494116 1.789921
wb_dma_ch_arb/always_2/block_1/case_1/cond 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_ch_sel/always_8 1.712328 1.239108 1.475720 -0.986403 -0.709861 1.263207 0.532504 -3.494095 2.259323 0.553716 -0.169286 3.115894 -3.009618 -0.184658 -0.791891 2.445222 1.342629 0.861532 0.116933 -1.477938
wb_dma_ch_sel/always_9 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_de/assign_67_dma_done_all 3.835148 0.271936 1.195942 1.136286 1.426468 4.016601 0.148999 1.487721 -1.383930 -0.613171 -1.392769 -0.442619 0.319603 -0.859390 0.076976 1.908756 0.823784 -0.844058 1.062244 -0.837406
wb_dma_ch_rf/wire_ch_txsz 3.395730 -1.238980 1.061132 0.315836 3.858674 2.561078 -0.714530 -1.861032 1.423787 -0.265438 -0.502533 -2.401785 1.465602 -3.278815 1.364247 -3.370816 1.658203 -2.863981 1.954200 0.319595
wb_dma_ch_sel/assign_99_valid 2.231913 0.127024 -1.230482 -3.598148 -3.081008 -0.651155 -1.914321 2.085409 -0.834485 0.140868 0.276826 -2.451248 2.243518 4.287024 -1.336585 0.028076 3.278243 -1.361163 1.803671 -2.018633
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond -0.182338 0.205042 0.475529 2.601726 0.249223 -0.709958 0.559019 -0.646057 1.532738 -0.215217 3.468836 -2.468854 2.424891 0.529780 -0.633728 0.016936 3.273641 -0.595080 1.355906 -2.904550
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 2.846745 -0.895442 -3.078345 -3.606762 0.130217 0.535388 2.507267 3.141994 -1.534070 -0.056550 -1.629349 0.148275 3.773070 2.012757 -1.928995 -3.183037 2.520008 1.967730 1.817533 -0.444414
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 3.213531 -0.419622 -0.508414 1.627413 -0.342899 -0.766002 -3.626069 0.955894 1.783237 -2.843993 2.640455 -0.105600 0.978693 2.159008 0.694298 0.227696 -3.116312 -1.172382 -0.428520 2.213621
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 2.314107 -0.201649 0.441920 -0.672702 0.213632 2.341036 0.994363 -1.991077 2.948383 0.956421 1.484473 1.122633 0.016322 -1.253406 -0.611187 0.495194 3.775378 1.238989 1.928012 -3.881643
wb_dma/wire_ch2_txsz 3.075099 0.738644 1.381378 1.524965 0.868640 3.566666 0.829675 -2.226857 0.274732 -1.400449 0.643791 0.764494 0.393993 -2.137678 0.082161 2.402470 1.394007 0.283807 1.545715 0.119287
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 0.944900 -4.798379 -0.600877 -3.382104 1.351853 4.301708 0.226651 3.508514 -1.017236 2.471026 -2.273336 0.745249 0.955256 -1.588003 2.136934 -3.490379 0.784149 1.662274 1.445979 -1.254395
wb_dma_de/always_23/block_1 4.553596 2.332007 -2.273821 -2.466314 2.511907 0.378082 -1.719136 2.181893 -0.916075 2.487936 -3.576180 1.835896 1.944623 -1.648471 -1.795007 -2.185010 -0.260316 -1.882046 2.957164 -0.621113
wb_dma_ch_rf/always_22/if_1 -0.860991 -3.513856 1.478079 0.493277 -1.147554 2.533953 -0.048099 1.075564 -1.587839 0.666828 1.724135 1.690242 -1.683784 3.872280 0.383889 -0.145134 -1.412763 1.484678 0.476401 0.327593
wb_dma_de/wire_mast1_dout 0.687927 -2.197554 2.143536 1.966711 1.309150 4.044169 2.908067 -1.332402 -1.374588 -0.752905 0.471347 1.132734 1.631407 -0.380654 0.854164 0.777878 -0.007759 1.780213 1.151634 2.831905
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 -1.707980 -1.588670 1.347636 1.602871 -1.130512 1.176650 1.280250 -3.204947 0.737125 -1.354275 2.648100 -0.662639 -1.289204 0.251444 0.356110 1.343500 1.468899 1.101899 -1.251507 -1.168437
wb_dma_de/always_8/stmt_1 3.482813 -0.023000 0.040416 -0.063406 2.759422 1.494928 -2.317709 2.762698 1.293861 -0.240609 -0.102097 0.400159 -1.426509 -0.695558 1.079723 -0.277362 -1.657826 -0.816806 2.162634 -2.131849
wb_dma_ch_rf/assign_18_pointer_we/expr_1 -1.707980 -1.588670 1.347636 1.602871 -1.130512 1.176650 1.280250 -3.204947 0.737125 -1.354275 2.648100 -0.662639 -1.289204 0.251444 0.356110 1.343500 1.468899 1.101899 -1.251507 -1.168437
wb_dma_ch_rf/wire_ch_done_we 5.374619 1.259369 -0.800487 -1.252604 1.658130 2.164945 -1.298076 2.166707 0.096062 -1.245305 -0.948268 1.441350 0.011940 -0.497740 -0.215204 0.101789 0.045111 -0.096652 2.584924 -0.837054
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.099061 -1.090753 0.407890 -2.171409 -0.963812 0.906298 -0.706421 4.040975 -0.127269 -1.617105 1.218516 -0.038080 -2.108973 5.609536 -0.387944 0.186539 -0.234253 1.066751 1.818214 -1.932509
wb_dma_wb_slv/wire_wb_ack_o -1.513342 0.351470 1.083023 3.508729 2.761142 -0.069992 0.650139 -0.747093 0.832330 -1.317289 3.097383 -0.131372 -0.951489 0.153876 0.763009 0.976990 -1.618229 0.085820 0.323834 -0.434205
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 2.314107 -0.201649 0.441920 -0.672702 0.213632 2.341036 0.994363 -1.991077 2.948383 0.956421 1.484473 1.122633 0.016322 -1.253406 -0.611187 0.495194 3.775378 1.238989 1.928012 -3.881643
wb_dma_de/reg_ld_desc_sel 0.825458 -0.237594 1.121420 -1.520020 0.461180 2.263033 -0.929855 4.196261 -3.119089 3.153843 -2.672695 -0.337633 -3.622363 3.596524 -1.459463 -0.148413 2.050118 -2.408945 -0.311881 -5.257328
wb_dma_ch_sel/assign_154_req_p0/expr_1 4.068691 0.996375 0.369158 -1.141849 -0.263643 0.378211 -1.666383 2.821052 -0.227187 -1.506190 0.391858 -1.184600 0.650742 3.593287 -0.743189 0.642183 1.000595 -1.477132 2.537151 -0.973075
wb_dma_de/assign_83_wr_ack 4.036456 0.634620 -0.233296 0.564105 2.880300 2.535668 -1.201914 1.399174 0.448553 -0.614833 -0.806228 1.012042 -0.313926 -2.623029 0.782599 0.225481 -0.815296 -0.385551 1.835707 -1.049234
wb_dma/wire_dma_done_all 3.835148 0.271936 1.195942 1.136286 1.426468 4.016601 0.148999 1.487721 -1.383930 -0.613171 -1.392769 -0.442619 0.319603 -0.859390 0.076976 1.908756 0.823784 -0.844058 1.062244 -0.837406
assert_wb_dma_rf/input_ch0_am1 -1.147799 -1.011198 1.226488 -0.128914 0.171191 -1.647780 0.036918 -0.929251 3.669753 -1.949288 1.460942 -1.294286 -1.364967 0.086208 2.325391 1.323572 -0.564494 1.422317 -0.856048 -1.224144
wb_dma_ch_arb/reg_state 2.967957 0.714383 -2.851113 -2.221194 -0.727441 -0.104112 2.262459 0.917427 1.963763 -0.581850 0.177507 1.904229 2.543048 -0.734711 -1.804615 -1.948799 4.398506 3.351305 1.117065 -2.645743
wb_dma_ch_sel/input_ch0_csr 4.641201 -0.205359 -0.389894 -2.150602 -1.047622 0.889847 -1.961391 6.089826 -0.647577 0.064671 -3.963887 2.903509 1.238014 -1.323025 1.959338 0.361962 -2.197520 0.959362 1.699252 3.644604
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 2.826881 2.069083 1.694787 -0.904445 -0.902933 1.438973 -0.528335 -3.929581 1.270796 -2.884433 1.494681 -0.886736 1.422377 -0.150156 -0.148625 3.771119 0.435005 -0.843633 2.709511 2.769129
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 1.659832 -4.409010 -0.872111 -1.423725 1.370584 3.082381 0.454223 4.614523 -1.025071 2.638468 -1.774644 0.774473 2.778125 -1.000835 1.926125 -3.900653 2.140664 1.424505 1.263702 -1.570503
wb_dma_ch_sel/assign_153_req_p0/expr_1 4.068691 0.996375 0.369158 -1.141849 -0.263643 0.378211 -1.666383 2.821052 -0.227187 -1.506190 0.391858 -1.184600 0.650742 3.593287 -0.743189 0.642183 1.000595 -1.477132 2.537151 -0.973075
wb_dma_wb_mast 3.619905 3.804182 -2.547314 1.100869 1.073715 -0.068650 0.775207 -1.747838 -2.614275 -3.314471 1.561624 3.728618 2.784952 1.045297 -1.541091 0.852330 1.594058 1.128527 1.793517 2.708421
wb_dma_ch_sel/assign_124_valid 3.958629 0.520237 0.976864 -1.938774 -0.011252 1.869786 -1.400087 2.327176 0.151382 -0.488757 -0.821867 -0.201534 -1.117581 2.674681 -0.460057 1.497728 0.279686 -1.002742 1.948180 -1.511975
wb_dma_de/always_18/stmt_1 -0.329619 0.024000 0.356248 3.602386 -2.330493 1.334838 -0.240102 -2.602201 -2.564593 -0.703235 4.583602 -1.193594 2.451576 1.901030 -1.336571 2.561398 2.082794 -0.428174 1.960114 -0.363730
wb_dma_ch_rf/wire_ch_csr_dewe 4.615127 -0.327718 1.071366 1.031780 0.801274 4.886807 3.330446 -0.109011 -2.847530 -1.089765 -2.303766 4.235959 -0.288401 -0.119225 -0.818781 0.592133 1.828162 2.288180 0.654336 1.650572
wb_dma_ch_pri_enc/input_pri2 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_ch_pri_enc/input_pri3 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_ch_pri_enc/input_pri0 2.770547 -0.278655 0.825931 0.901609 1.380217 3.165429 0.209330 0.730018 1.499124 -0.845389 1.497842 0.437284 -1.390807 -0.277515 0.134844 1.831374 0.887415 1.152678 1.643440 -3.774405
wb_dma_ch_pri_enc/input_pri1 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_wb_if/input_slv_pt_in -1.513342 0.351470 1.083023 3.508729 2.761142 -0.069992 0.650139 -0.747093 0.832330 -1.317289 3.097383 -0.131372 -0.951489 0.153876 0.763009 0.976990 -1.618229 0.085820 0.323834 -0.434205
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 0.452717 0.446164 1.244511 -1.463223 -1.699429 -0.713233 -0.517031 -0.318277 1.360078 -1.441342 1.955479 0.271480 -1.923120 4.135631 -0.691237 1.533535 -0.316922 0.398666 1.178809 -0.148238
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma/wire_de_adr1_we -0.382745 -0.649868 0.834010 2.540793 -0.585802 -0.572991 -0.063987 0.840650 0.247175 -1.765101 3.754679 -2.409038 1.608982 2.488160 0.083226 0.604450 0.938172 -0.107164 1.315820 -0.893170
wb_dma_ch_sel/assign_6_pri1 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 2.770547 -0.278655 0.825931 0.901609 1.380217 3.165429 0.209330 0.730018 1.499124 -0.845389 1.497842 0.437284 -1.390807 -0.277515 0.134844 1.831374 0.887415 1.152678 1.643440 -3.774405
wb_dma_ch_sel/assign_129_req_p0/expr_1 3.328423 -1.949148 -0.921795 2.281603 1.165587 2.614172 0.373273 6.287195 -2.444862 -1.310430 0.381882 -1.165945 2.079910 1.378940 0.267262 -1.484853 0.533556 0.744190 1.568262 -1.642798
wb_dma_rf/wire_csr -1.316153 0.657682 1.715535 1.474452 -0.313193 -0.154226 -1.744406 -0.496781 0.426361 1.099001 2.899291 0.688504 -0.833735 1.181045 -0.264160 2.173045 -2.818338 -0.738560 3.104679 0.567904
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond 0.452717 0.446164 1.244511 -1.463223 -1.699429 -0.713233 -0.517031 -0.318277 1.360078 -1.441342 1.955479 0.271480 -1.923120 4.135631 -0.691237 1.533535 -0.316922 0.398666 1.178809 -0.148238
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 2.961286 1.717715 -0.348307 -1.292475 -0.292811 0.509588 -1.835834 -4.184829 2.021824 -3.700438 2.615005 0.101817 1.327140 -1.556867 0.643549 2.064136 -0.697178 -0.009865 2.905189 2.829873
wb_dma_ch_sel/always_37/if_1 1.993813 0.716172 -1.077322 -6.532532 0.747116 1.295593 1.073938 0.924150 2.770563 2.942526 -4.332924 -0.059047 -1.151415 0.405735 -2.227302 -0.470417 0.461293 0.062390 -0.413074 -3.077083
wb_dma_de/always_6/if_1/cond 3.302692 0.360905 2.869030 1.683351 1.818681 3.085258 -0.514643 -0.671144 -0.523597 -1.489444 -0.188689 -1.662546 1.650337 -0.331047 0.940533 2.319457 -1.088260 -2.460616 2.374105 3.189094
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 1.659832 -4.409010 -0.872111 -1.423725 1.370584 3.082381 0.454223 4.614523 -1.025071 2.638468 -1.774644 0.774473 2.778125 -1.000835 1.926125 -3.900653 2.140664 1.424505 1.263702 -1.570503
wb_dma_ch_rf/always_8/stmt_1 -1.389593 -0.635256 1.439142 -0.062419 2.980921 0.640877 0.073299 1.984152 2.004116 2.090158 -1.229117 -2.493996 -2.985070 1.776062 -0.685920 0.793596 -3.263700 -1.374541 -1.716238 -4.060404
wb_dma_ch_sel/assign_108_valid 3.958629 0.520237 0.976864 -1.938774 -0.011252 1.869786 -1.400087 2.327176 0.151382 -0.488757 -0.821867 -0.201534 -1.117581 2.674681 -0.460057 1.497728 0.279686 -1.002742 1.948180 -1.511975
wb_dma_ch_pri_enc/wire_pri9_out 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_ch_sel/wire_pri2 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_ch_sel/wire_pri3 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_ch_sel/wire_pri0 3.599078 -1.132183 -0.304702 0.496780 1.232949 2.974991 0.232159 4.075665 -0.095184 -1.391351 1.400134 -0.342497 0.053667 1.667436 -0.054970 0.008184 1.481046 1.428279 2.259861 -3.934038
wb_dma_ch_sel/wire_pri1 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_de/always_4/if_1/if_1/cond/expr_1 4.264016 -0.013285 1.466659 0.135267 1.724451 3.154530 -1.309308 2.507714 0.303482 -0.137391 -0.645184 -0.537340 -1.030591 0.614171 0.357459 1.382603 0.225809 -1.373183 2.042307 -2.423137
wb_dma_rf/input_ptr_set 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_rf/always_2/if_1/if_1 3.465759 2.567116 0.973604 -1.152636 0.300995 -2.545667 -2.752859 0.737589 1.798017 -0.323817 -1.231356 4.093883 -4.068476 1.226327 -0.291074 -1.007161 -1.353501 -1.445368 1.621728 0.840225
wb_dma_de/assign_77_read_hold -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_pri_enc_sub/input_valid -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 2.962313 -2.259701 -1.754512 -0.151004 -0.191956 3.951766 2.402638 4.811177 -2.024178 -1.707031 0.108214 1.463104 0.532506 1.194995 -0.476504 -0.846503 0.694813 4.108670 1.110921 -1.571397
wb_dma_ch_rf/always_27/stmt_1 5.599327 2.805642 -1.423525 -3.002895 -0.116376 -0.399393 -2.523606 0.724624 0.802688 -2.469273 -2.145624 0.095483 1.105142 -0.362302 0.049577 1.908573 0.431488 -0.880242 1.144725 0.064497
wb_dma_wb_slv/assign_2_pt_sel/expr_1 -1.458639 -2.150812 -1.458681 3.087787 4.172409 2.628055 4.312577 2.466982 -1.429044 -1.208047 1.576167 0.478465 2.391440 -2.225473 -0.018320 -1.636575 -4.763283 3.856002 1.674986 2.066657
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 2.826881 2.069083 1.694787 -0.904445 -0.902933 1.438973 -0.528335 -3.929581 1.270796 -2.884433 1.494681 -0.886736 1.422377 -0.150156 -0.148625 3.771119 0.435005 -0.843633 2.709511 2.769129
wb_dma_ch_sel/wire_valid -0.662002 2.260600 -2.887867 -3.470858 -1.957629 -1.073641 -0.133759 -1.439337 1.168333 3.556707 1.364902 1.940665 2.632101 -0.580978 -2.897749 0.708797 1.653963 1.467851 3.481304 -2.446384
wb_dma_ch_sel/assign_162_req_p1/expr_1 -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 2.770547 -0.278655 0.825931 0.901609 1.380217 3.165429 0.209330 0.730018 1.499124 -0.845389 1.497842 0.437284 -1.390807 -0.277515 0.134844 1.831374 0.887415 1.152678 1.643440 -3.774405
wb_dma_de/wire_chunk_cnt_is_0_d 3.482813 -0.023000 0.040416 -0.063406 2.759422 1.494928 -2.317709 2.762698 1.293861 -0.240609 -0.102097 0.400159 -1.426509 -0.695558 1.079723 -0.277362 -1.657826 -0.816806 2.162634 -2.131849
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_ch_sel/assign_109_valid 3.958629 0.520237 0.976864 -1.938774 -0.011252 1.869786 -1.400087 2.327176 0.151382 -0.488757 -0.821867 -0.201534 -1.117581 2.674681 -0.460057 1.497728 0.279686 -1.002742 1.948180 -1.511975
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 0.879668 0.983830 1.213575 -0.525224 0.670500 -3.559615 -0.777268 2.745681 2.657958 -2.612788 2.139116 -1.832148 -1.608471 6.880222 -1.274192 -1.238209 -1.257453 -1.133947 0.706888 -1.035632
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.436836 -0.644123 -0.573455 0.579613 -0.810100 -0.222174 0.573356 3.494698 -0.906693 -2.469356 2.646217 -1.532389 2.015046 4.164805 -0.795901 -0.886409 1.324672 1.004256 2.005569 -0.634896
wb_dma_de/assign_75_mast1_dout 0.687927 -2.197554 2.143536 1.966711 1.309150 4.044169 2.908067 -1.332402 -1.374588 -0.752905 0.471347 1.132734 1.631407 -0.380654 0.854164 0.777878 -0.007759 1.780213 1.151634 2.831905
wb_dma/constraint_csr -0.182634 -1.170940 2.176240 1.312684 0.868954 1.866511 -1.294867 1.581901 -0.237276 0.324006 -0.371126 -1.887577 -1.917456 0.394639 1.328077 1.998016 -2.116513 -1.573976 -0.486804 -0.902462
wb_dma_ch_rf/always_5/if_1 -1.707980 -1.588670 1.347636 1.602871 -1.130512 1.176650 1.280250 -3.204947 0.737125 -1.354275 2.648100 -0.662639 -1.289204 0.251444 0.356110 1.343500 1.468899 1.101899 -1.251507 -1.168437
wb_dma_ch_pri_enc/wire_pri21_out 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_sel/assign_157_req_p0 4.068691 0.996375 0.369158 -1.141849 -0.263643 0.378211 -1.666383 2.821052 -0.227187 -1.506190 0.391858 -1.184600 0.650742 3.593287 -0.743189 0.642183 1.000595 -1.477132 2.537151 -0.973075
wb_dma_wb_mast/assign_1/expr_1 1.266011 -3.017815 -1.316435 2.612310 0.407676 1.418326 0.904071 0.101794 -0.120097 -1.940894 3.762976 2.397502 5.991644 -0.640133 2.328483 -0.052666 -0.680413 4.273246 2.389704 3.521563
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.099061 -1.090753 0.407890 -2.171409 -0.963812 0.906298 -0.706421 4.040975 -0.127269 -1.617105 1.218516 -0.038080 -2.108973 5.609536 -0.387944 0.186539 -0.234253 1.066751 1.818214 -1.932509
wb_dma_de/reg_mast1_adr -1.138648 0.781105 -2.492481 -2.699414 -1.777890 -0.956442 2.683418 2.025724 1.945586 -3.250820 1.492748 0.081474 0.416799 1.445076 -1.571234 2.574863 -1.294723 5.769433 -0.002840 -2.363006
wb_dma_ch_pri_enc/wire_pri17_out 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_sel/assign_141_req_p0/expr_1 4.068691 0.996375 0.369158 -1.141849 -0.263643 0.378211 -1.666383 2.821052 -0.227187 -1.506190 0.391858 -1.184600 0.650742 3.593287 -0.743189 0.642183 1.000595 -1.477132 2.537151 -0.973075
wb_dma_ch_sel/input_ch2_csr 5.087664 -0.599863 -1.355713 -2.569207 -2.475522 2.362446 -2.425275 0.993803 -3.199734 -1.995139 -2.494922 0.924078 0.965394 0.721085 1.059941 1.363121 -0.089084 -0.283405 0.214679 3.189126
wb_dma_ch_rf/assign_13_ch_txsz_we 2.676292 0.473308 1.651294 0.714820 1.870799 3.792033 0.062158 -0.426309 -0.463057 1.113810 -1.621000 -2.863506 1.774897 -2.370409 0.009357 1.841779 2.077922 -2.741206 1.335239 -1.409807
wb_dma_ch_sel/assign_130_req_p0 3.328423 -1.949148 -0.921795 2.281603 1.165587 2.614172 0.373273 6.287195 -2.444862 -1.310430 0.381882 -1.165945 2.079910 1.378940 0.267262 -1.484853 0.533556 0.744190 1.568262 -1.642798
wb_dma_ch_arb/always_1/if_1/stmt_2 2.967957 0.714383 -2.851113 -2.221194 -0.727441 -0.104112 2.262459 0.917427 1.963763 -0.581850 0.177507 1.904229 2.543048 -0.734711 -1.804615 -1.948799 4.398506 3.351305 1.117065 -2.645743
wb_dma_ch_sel/assign_106_valid 3.958629 0.520237 0.976864 -1.938774 -0.011252 1.869786 -1.400087 2.327176 0.151382 -0.488757 -0.821867 -0.201534 -1.117581 2.674681 -0.460057 1.497728 0.279686 -1.002742 1.948180 -1.511975
wb_dma_ch_pri_enc/wire_pri28_out 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond 2.770547 -0.278655 0.825931 0.901609 1.380217 3.165429 0.209330 0.730018 1.499124 -0.845389 1.497842 0.437284 -1.390807 -0.277515 0.134844 1.831374 0.887415 1.152678 1.643440 -3.774405
wb_dma_ch_rf/always_10/if_1/if_1/block_1 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_ch_rf/always_11/if_1/if_1 2.156061 -1.353324 -2.159203 0.803247 2.453575 1.273591 -0.450133 4.573855 0.264767 -1.504535 1.834308 0.653816 -0.290873 -0.107127 0.747497 -2.058492 -0.612448 2.297365 1.814851 -3.538905
wb_dma_wb_if/wire_slv_adr 0.516072 -1.894556 1.999657 -3.333676 0.454224 -3.132581 0.049679 0.167647 3.844442 -1.024388 1.100273 1.155378 0.527321 3.784414 1.300354 -4.769563 -3.242704 0.395512 3.771272 6.848020
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 -0.860991 -3.513856 1.478079 0.493277 -1.147554 2.533953 -0.048099 1.075564 -1.587839 0.666828 1.724135 1.690242 -1.683784 3.872280 0.383889 -0.145134 -1.412763 1.484678 0.476401 0.327593
wb_dma_ch_sel/input_ch1_csr 5.087664 -0.599863 -1.355713 -2.569207 -2.475522 2.362446 -2.425275 0.993803 -3.199734 -1.995139 -2.494922 0.924078 0.965394 0.721085 1.059941 1.363121 -0.089084 -0.283405 0.214679 3.189126
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma/wire_pt1_sel_i 1.023044 -2.489252 1.089180 1.204184 0.403295 3.990120 4.429618 0.015973 -1.183337 -1.714252 0.692283 1.253851 3.047990 0.404806 0.442124 0.711223 0.677533 3.834732 1.188945 2.943380
wb_dma_ch_sel/always_47/case_1/stmt_1 -0.583211 -1.644542 -0.223074 -1.517603 -2.251429 0.535981 -0.667295 0.104238 1.995698 -0.615662 1.195431 -1.491866 1.071180 -0.294280 1.528200 3.674979 -0.328591 2.422125 0.193634 -2.134356
wb_dma/wire_pt1_sel_o -1.003704 -2.234342 -0.163900 2.010579 -0.110336 1.371469 -0.658063 0.272233 1.164297 -0.279556 1.785683 0.958347 -2.061997 -3.657187 1.220102 -1.415415 -2.281921 2.006366 0.386411 -0.634374
wb_dma_ch_sel/assign_127_req_p0/expr_1 3.599078 -1.132183 -0.304702 0.496780 1.232949 2.974991 0.232159 4.075665 -0.095184 -1.391351 1.400134 -0.342497 0.053667 1.667436 -0.054970 0.008184 1.481046 1.428279 2.259861 -3.934038
wb_dma_ch_pri_enc/inst_u16 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 -0.382745 -0.649868 0.834010 2.540793 -0.585802 -0.572991 -0.063987 0.840650 0.247175 -1.765101 3.754679 -2.409038 1.608982 2.488160 0.083226 0.604450 0.938172 -0.107164 1.315820 -0.893170
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 -0.182338 0.205042 0.475529 2.601726 0.249223 -0.709958 0.559019 -0.646057 1.532738 -0.215217 3.468836 -2.468854 2.424891 0.529780 -0.633728 0.016936 3.273641 -0.595080 1.355906 -2.904550
wb_dma_ch_sel/always_48/case_1 2.967957 0.714383 -2.851113 -2.221194 -0.727441 -0.104112 2.262459 0.917427 1.963763 -0.581850 0.177507 1.904229 2.543048 -0.734711 -1.804615 -1.948799 4.398506 3.351305 1.117065 -2.645743
wb_dma_ch_sel/input_ch7_csr 3.654230 0.064716 -1.868816 -2.284092 -1.640556 1.884952 -0.397698 1.571503 -2.201991 0.234024 -2.306417 1.087059 1.992999 -0.290998 -0.593462 -0.111805 2.341664 0.417920 0.606962 0.199655
assert_wb_dma_rf/input_ch0_txsz 0.120044 -1.180530 2.010952 2.118176 1.082255 0.017218 -0.094257 -2.357682 1.719212 -3.107183 3.294973 -2.667638 0.037667 1.202466 1.118386 -0.831537 0.483316 -0.763077 0.526245 0.633100
assert_wb_dma_rf -0.179570 -1.038929 1.732824 0.489838 0.281309 -1.872185 -0.601999 -1.680541 3.512072 -3.400634 2.410348 -2.586200 -0.156622 0.694671 2.573997 0.388383 -0.011779 0.249749 -0.010014 0.358023
wb_dma_ch_rf/reg_ch_am0_r -0.860991 -3.513856 1.478079 0.493277 -1.147554 2.533953 -0.048099 1.075564 -1.587839 0.666828 1.724135 1.690242 -1.683784 3.872280 0.383889 -0.145134 -1.412763 1.484678 0.476401 0.327593
wb_dma_ch_rf/always_4/if_1 -3.523904 -2.539234 3.068246 1.829051 -1.585946 1.198140 0.815833 -3.685382 0.833105 0.700711 3.155314 0.017297 -3.271277 0.728208 0.634884 1.070181 0.247506 -0.110482 -0.453145 -0.336969
wb_dma_de/always_4/if_1/if_1/stmt_1 4.264016 -0.013285 1.466659 0.135267 1.724451 3.154530 -1.309308 2.507714 0.303482 -0.137391 -0.645184 -0.537340 -1.030591 0.614171 0.357459 1.382603 0.225809 -1.373183 2.042307 -2.423137
wb_dma_de/always_14/stmt_1/expr_1 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_de/wire_use_ed 3.312868 -3.733483 2.717668 -1.567971 -0.048903 3.915893 1.688831 0.552334 -2.395765 2.202998 -3.218310 6.167819 -3.803287 3.448380 1.074999 -2.745231 2.166400 1.453441 0.503310 1.499502
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond -2.669593 0.625078 1.339601 -0.239464 1.225067 -1.396421 -0.674462 0.201161 2.656418 2.696667 1.520677 -0.019946 -2.497707 2.467114 -1.380418 1.175858 -3.643505 -0.512314 1.157334 -2.520702
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.099061 -1.090753 0.407890 -2.171409 -0.963812 0.906298 -0.706421 4.040975 -0.127269 -1.617105 1.218516 -0.038080 -2.108973 5.609536 -0.387944 0.186539 -0.234253 1.066751 1.818214 -1.932509
wb_dma_ch_sel/always_7/stmt_1/expr_1 3.075099 0.738644 1.381378 1.524965 0.868640 3.566666 0.829675 -2.226857 0.274732 -1.400449 0.643791 0.764494 0.393993 -2.137678 0.082161 2.402470 1.394007 0.283807 1.545715 0.119287
wb_dma_ch_sel/input_nd_i 3.599078 -1.132183 -0.304702 0.496780 1.232949 2.974991 0.232159 4.075665 -0.095184 -1.391351 1.400134 -0.342497 0.053667 1.667436 -0.054970 0.008184 1.481046 1.428279 2.259861 -3.934038
assert_wb_dma_ch_sel/input_req_i 2.770547 -0.278655 0.825931 0.901609 1.380217 3.165429 0.209330 0.730018 1.499124 -0.845389 1.497842 0.437284 -1.390807 -0.277515 0.134844 1.831374 0.887415 1.152678 1.643440 -3.774405
wb_dma_ch_rf/reg_ch_rl 0.770559 0.790906 2.710423 -1.236407 -1.817866 0.539298 -2.277186 0.439154 0.476778 -0.930572 -0.218672 -2.042860 -2.728835 3.687719 0.005445 4.505222 -1.944720 -2.160927 -0.296936 -0.095336
wb_dma_de/reg_paused -1.316153 0.657682 1.715535 1.474452 -0.313193 -0.154226 -1.744406 -0.496781 0.426361 1.099001 2.899291 0.688504 -0.833735 1.181045 -0.264160 2.173045 -2.818338 -0.738560 3.104679 0.567904
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 4.036456 0.634620 -0.233296 0.564105 2.880300 2.535668 -1.201914 1.399174 0.448553 -0.614833 -0.806228 1.012042 -0.313926 -2.623029 0.782599 0.225481 -0.815296 -0.385551 1.835707 -1.049234
wb_dma_wb_if/wire_mast_drdy 2.650932 0.878044 -3.915127 0.183920 -1.438731 3.555614 -3.408052 -2.635376 -5.467139 -1.469648 3.338325 2.673119 -0.899793 -0.840354 -1.567799 0.020475 0.534861 -0.211617 3.032809 -0.711823
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 1.931350 1.527187 0.620530 -1.817526 -1.669933 0.977890 0.220378 -0.604647 1.361903 -1.060412 1.178436 0.262487 -1.617950 2.929280 -1.782133 3.205660 1.715140 0.861455 0.963767 -2.988352
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 3.075099 0.738644 1.381378 1.524965 0.868640 3.566666 0.829675 -2.226857 0.274732 -1.400449 0.643791 0.764494 0.393993 -2.137678 0.082161 2.402470 1.394007 0.283807 1.545715 0.119287
wb_dma_ch_sel/assign_100_valid/expr_1 2.231913 0.127024 -1.230482 -3.598148 -3.081008 -0.651155 -1.914321 2.085409 -0.834485 0.140868 0.276826 -2.451248 2.243518 4.287024 -1.336585 0.028076 3.278243 -1.361163 1.803671 -2.018633
wb_dma_wb_if/inst_u1 -0.256661 -0.534798 -2.657728 -2.354187 0.482663 -2.388479 1.294950 -1.485572 2.102774 -0.201506 1.513181 -0.439470 3.696591 -1.021776 -0.852985 -3.912720 1.447369 1.343170 2.119184 -0.032914
wb_dma_wb_if/inst_u0 3.619905 3.804182 -2.547314 1.100869 1.073715 -0.068650 0.775207 -1.747838 -2.614275 -3.314471 1.561624 3.728618 2.784952 1.045297 -1.541091 0.852330 1.594058 1.128527 1.793517 2.708421
wb_dma_ch_sel 2.725202 1.328320 -1.665661 -3.458635 -0.347180 0.517768 -1.566336 2.554435 -1.092372 2.652587 -3.561789 1.140740 0.430525 0.322224 -1.519639 -0.156740 -0.054459 -1.136111 0.795063 -1.068951
wb_dma_rf/input_de_csr_we 4.615127 -0.327718 1.071366 1.031780 0.801274 4.886807 3.330446 -0.109011 -2.847530 -1.089765 -2.303766 4.235959 -0.288401 -0.119225 -0.818781 0.592133 1.828162 2.288180 0.654336 1.650572
wb_dma_rf/wire_ch0_adr0 -0.069083 -2.985225 2.143446 -3.083488 -3.346591 0.868872 -1.001403 0.358415 -0.405060 0.092726 0.725709 1.196588 -2.698287 6.254852 0.836233 0.963778 -0.889268 0.865085 0.610110 1.494269
wb_dma_rf/wire_ch0_adr1 0.580434 -0.884357 1.647308 2.747787 -0.194401 -0.683530 -0.667086 -0.789234 1.260724 -3.077462 3.582487 -3.676435 1.903343 1.352504 1.144506 -0.569945 2.189015 -1.195654 0.823334 0.018400
wb_dma_de/always_9/stmt_1/expr_1 1.146229 -1.502489 1.672840 1.821092 1.997436 4.314757 1.059114 3.607422 -2.737749 -1.120935 -1.545278 -3.520697 1.239305 -0.037856 0.938372 2.182740 -1.039160 -0.568386 0.027796 -0.337591
wb_dma_ch_sel/always_42/case_1/cond 2.703400 2.176004 0.285236 -2.195261 0.043584 1.488569 -0.653426 -0.795049 1.253233 0.330454 -2.371322 2.920893 -3.304845 -0.780528 -1.199111 2.671110 -1.722609 0.217105 -0.411181 -0.692556
wb_dma_wb_slv/input_wb_cyc_i 0.248987 1.334726 -0.507034 1.517567 -0.374646 0.749782 4.858110 3.130546 -1.005289 -4.564913 1.522408 -1.261382 2.573828 0.553352 -3.408568 0.225339 -3.272547 3.495962 2.218728 3.724978
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 1.839712 0.802755 0.823824 -0.675326 -0.353260 1.479817 1.462272 -3.105732 2.791090 1.586202 0.202719 2.821909 -1.784058 -0.792312 -1.266320 1.201119 3.503532 1.287106 0.377726 -3.414661
wb_dma_de/reg_tsz_cnt 2.718621 0.342018 -0.137944 0.871995 3.032255 2.463360 -1.129655 -0.448307 0.487150 0.616714 -0.399801 -1.469585 1.786519 -3.984571 0.774866 -0.373285 0.641579 -2.048119 2.063334 -1.004149
wb_dma_ch_sel/reg_ndr 3.599078 -1.132183 -0.304702 0.496780 1.232949 2.974991 0.232159 4.075665 -0.095184 -1.391351 1.400134 -0.342497 0.053667 1.667436 -0.054970 0.008184 1.481046 1.428279 2.259861 -3.934038
wb_dma_de/assign_83_wr_ack/expr_1 4.036456 0.634620 -0.233296 0.564105 2.880300 2.535668 -1.201914 1.399174 0.448553 -0.614833 -0.806228 1.012042 -0.313926 -2.623029 0.782599 0.225481 -0.815296 -0.385551 1.835707 -1.049234
wb_dma_de/reg_de_txsz_we 2.643356 -0.113613 2.803770 2.954916 2.760993 3.613451 1.120113 1.474217 -1.270817 -1.361282 -0.528354 -1.504024 0.850966 -0.063694 0.334127 1.076258 -0.792481 -1.566311 1.377518 1.711329
wb_dma_ch_rf/reg_pointer_sr -1.707980 -1.588670 1.347636 1.602871 -1.130512 1.176650 1.280250 -3.204947 0.737125 -1.354275 2.648100 -0.662639 -1.289204 0.251444 0.356110 1.343500 1.468899 1.101899 -1.251507 -1.168437
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 2.770547 -0.278655 0.825931 0.901609 1.380217 3.165429 0.209330 0.730018 1.499124 -0.845389 1.497842 0.437284 -1.390807 -0.277515 0.134844 1.831374 0.887415 1.152678 1.643440 -3.774405
wb_dma_rf/input_de_adr1_we -0.382745 -0.649868 0.834010 2.540793 -0.585802 -0.572991 -0.063987 0.840650 0.247175 -1.765101 3.754679 -2.409038 1.608982 2.488160 0.083226 0.604450 0.938172 -0.107164 1.315820 -0.893170
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 0.944900 -4.798379 -0.600877 -3.382104 1.351853 4.301708 0.226651 3.508514 -1.017236 2.471026 -2.273336 0.745249 0.955256 -1.588003 2.136934 -3.490379 0.784149 1.662274 1.445979 -1.254395
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_sel/always_43/case_1/cond 2.718621 0.342018 -0.137944 0.871995 3.032255 2.463360 -1.129655 -0.448307 0.487150 0.616714 -0.399801 -1.469585 1.786519 -3.984571 0.774866 -0.373285 0.641579 -2.048119 2.063334 -1.004149
wb_dma_ch_rf/reg_ch_adr0_r -1.119127 -1.428826 1.596241 -3.331484 -3.420681 0.292012 -0.053554 0.058426 0.247616 0.895568 0.623492 1.247990 -3.592651 5.632569 -0.908855 0.976331 0.503649 0.965031 -0.230964 -1.030896
wb_dma_ch_pri_enc/input_valid -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_ch_pri_enc/reg_pri_out1 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 -0.820026 0.080803 0.269489 2.158288 -2.122326 2.296779 0.155689 -4.220198 -2.550705 0.416669 3.920696 0.757738 0.752482 1.412752 -1.747057 2.748137 1.146412 0.285638 2.101657 -0.138782
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 0.452717 0.446164 1.244511 -1.463223 -1.699429 -0.713233 -0.517031 -0.318277 1.360078 -1.441342 1.955479 0.271480 -1.923120 4.135631 -0.691237 1.533535 -0.316922 0.398666 1.178809 -0.148238
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 -0.615400 -0.190366 1.403439 -0.307372 -1.156186 0.892069 1.670020 -3.551852 2.217009 1.034808 0.577188 2.827036 -2.394505 0.145234 -0.616834 2.799359 -0.470639 2.319228 -0.374686 -0.681388
wb_dma_ch_arb/always_2/block_1/case_1/if_2 1.201784 -0.570299 -0.770536 -0.337210 1.778569 0.972527 -0.083297 -1.117931 3.601201 1.128870 1.655286 1.675583 -0.610624 -2.886516 0.451273 -1.251614 1.325440 1.480558 1.681406 -3.684819
wb_dma_ch_sel/input_req_i 2.637473 2.321875 1.929540 -1.806329 -1.165199 1.064282 0.551617 -4.541677 2.073092 -1.083409 -0.242533 0.777842 0.072951 -0.059385 -1.010562 3.700940 1.004015 -0.320888 1.494116 1.789921
wb_dma_rf/assign_4_dma_abort/expr_1 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_rf/always_1/case_1/stmt_8 -1.149882 -1.853356 2.257336 -1.708503 -0.757905 0.219132 -0.093033 0.503354 0.373397 1.680535 -0.920144 0.030511 -3.516136 0.669331 2.426909 1.058645 0.610607 -0.150291 0.580531 -1.211851
wb_dma_ch_rf/wire_ptr_inv 1.296893 -0.774684 0.012996 0.448075 0.697319 2.966642 1.714321 -0.145460 1.640664 0.930576 0.945141 0.465431 -0.310223 -1.376637 -0.543705 0.885535 3.071757 1.932989 0.543331 -5.041584
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond 1.681959 -1.546657 -0.082227 0.398147 1.235903 -0.027816 -1.261393 0.867929 0.922540 -1.943413 2.177377 1.673834 -0.392112 0.699563 1.643735 -2.534232 -1.868867 0.794473 2.222277 2.235029
wb_dma_ch_sel/assign_138_req_p0 4.068691 0.996375 0.369158 -1.141849 -0.263643 0.378211 -1.666383 2.821052 -0.227187 -1.506190 0.391858 -1.184600 0.650742 3.593287 -0.743189 0.642183 1.000595 -1.477132 2.537151 -0.973075
wb_dma_rf/always_1/case_1/stmt_1 -1.316153 0.657682 1.715535 1.474452 -0.313193 -0.154226 -1.744406 -0.496781 0.426361 1.099001 2.899291 0.688504 -0.833735 1.181045 -0.264160 2.173045 -2.818338 -0.738560 3.104679 0.567904
wb_dma_rf/always_1/case_1/stmt_6 -3.034364 -3.233696 1.327638 0.820733 1.096300 -1.041862 1.871032 2.179182 1.109580 -0.559456 2.797105 -2.373154 -2.517578 4.759733 -0.692959 -1.872001 -3.381389 0.990919 0.628319 -1.598511
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.436836 -0.644123 -0.573455 0.579613 -0.810100 -0.222174 0.573356 3.494698 -0.906693 -2.469356 2.646217 -1.532389 2.015046 4.164805 -0.795901 -0.886409 1.324672 1.004256 2.005569 -0.634896
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 2.770547 -0.278655 0.825931 0.901609 1.380217 3.165429 0.209330 0.730018 1.499124 -0.845389 1.497842 0.437284 -1.390807 -0.277515 0.134844 1.831374 0.887415 1.152678 1.643440 -3.774405
wb_dma_ch_sel/always_43/case_1 2.718621 0.342018 -0.137944 0.871995 3.032255 2.463360 -1.129655 -0.448307 0.487150 0.616714 -0.399801 -1.469585 1.786519 -3.984571 0.774866 -0.373285 0.641579 -2.048119 2.063334 -1.004149
wb_dma_ch_sel/assign_9_pri2 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_pri_enc_sub/always_1/case_1 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_rf/always_2/if_1 3.465759 2.567116 0.973604 -1.152636 0.300995 -2.545667 -2.752859 0.737589 1.798017 -0.323817 -1.231356 4.093883 -4.068476 1.226327 -0.291074 -1.007161 -1.353501 -1.445368 1.621728 0.840225
wb_dma/wire_dma_abort 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 2.826881 2.069083 1.694787 -0.904445 -0.902933 1.438973 -0.528335 -3.929581 1.270796 -2.884433 1.494681 -0.886736 1.422377 -0.150156 -0.148625 3.771119 0.435005 -0.843633 2.709511 2.769129
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_wb_if/input_wb_stb_i 1.498520 -0.188058 1.433781 0.599686 -0.433535 -0.960090 -0.959478 2.476356 0.026549 -2.926886 3.202598 -1.526374 0.458857 5.654285 -0.138384 -0.161003 -0.693161 -0.736852 2.734457 1.354344
wb_dma_rf/input_de_txsz 2.277748 -0.478352 0.808853 2.019853 1.827192 4.313248 0.697096 3.286038 -2.683842 -0.820600 -1.602601 -1.964188 0.543287 -0.774526 0.301303 2.113846 -0.125588 -0.453815 -0.074221 -1.473942
wb_dma_ch_pri_enc/wire_pri3_out 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_sel/wire_gnt_p1 -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_ch_sel/wire_gnt_p0 3.168812 0.746110 -1.062781 -1.853599 -1.355311 1.138919 3.788697 1.041035 1.284603 -0.566133 -0.828145 0.927327 2.847364 0.554851 -2.300603 -0.084421 5.517222 3.110902 0.536087 -2.482782
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.436836 -0.644123 -0.573455 0.579613 -0.810100 -0.222174 0.573356 3.494698 -0.906693 -2.469356 2.646217 -1.532389 2.015046 4.164805 -0.795901 -0.886409 1.324672 1.004256 2.005569 -0.634896
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 2.770547 -0.278655 0.825931 0.901609 1.380217 3.165429 0.209330 0.730018 1.499124 -0.845389 1.497842 0.437284 -1.390807 -0.277515 0.134844 1.831374 0.887415 1.152678 1.643440 -3.774405
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 -1.316153 0.657682 1.715535 1.474452 -0.313193 -0.154226 -1.744406 -0.496781 0.426361 1.099001 2.899291 0.688504 -0.833735 1.181045 -0.264160 2.173045 -2.818338 -0.738560 3.104679 0.567904
wb_dma/input_wb0_err_i 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_ch_sel/always_44/case_1/stmt_4 -2.612843 -0.524637 0.087211 -1.086509 -1.322580 0.021946 1.901977 -0.160805 1.593220 0.150759 1.747835 1.209025 -2.919756 2.235497 -1.394099 1.309435 0.227834 3.206276 -1.064437 -3.838192
wb_dma_ch_sel/always_44/case_1/stmt_1 0.367234 -0.318336 2.160617 -2.878173 -3.724767 -0.730080 0.518176 -1.497548 2.212539 -0.962829 1.083224 -0.473631 -2.141719 3.721225 -0.012357 1.853074 1.245984 0.301812 0.860298 1.473282
wb_dma_wb_mast/wire_wb_data_o 0.687927 -2.197554 2.143536 1.966711 1.309150 4.044169 2.908067 -1.332402 -1.374588 -0.752905 0.471347 1.132734 1.631407 -0.380654 0.854164 0.777878 -0.007759 1.780213 1.151634 2.831905
wb_dma_de/always_6/if_1/if_1/stmt_1 0.957834 -2.313596 -0.821976 1.463645 4.240772 3.424369 0.306883 3.617995 -0.748266 1.118670 -1.093191 -1.381792 1.416132 -2.642162 1.859240 -0.360416 -0.777932 0.520135 0.019004 -3.206050
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 2.770547 -0.278655 0.825931 0.901609 1.380217 3.165429 0.209330 0.730018 1.499124 -0.845389 1.497842 0.437284 -1.390807 -0.277515 0.134844 1.831374 0.887415 1.152678 1.643440 -3.774405
wb_dma_ch_sel/always_38/case_1/cond 4.258008 1.138276 -1.252081 -2.960769 -0.115024 -0.063456 -3.280810 1.655670 0.867218 -2.011305 -1.018796 -1.998403 1.728728 -0.197658 1.005425 1.648406 0.018952 -1.234768 1.738672 -0.863389
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 2.182778 1.060558 1.708596 0.857965 0.165476 2.179435 -0.333541 -4.062002 1.008828 -1.510660 1.296614 -1.178860 1.711567 -2.184930 0.563729 3.192979 0.917582 -1.112974 2.179421 1.480423
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 2.277748 -0.478352 0.808853 2.019853 1.827192 4.313248 0.697096 3.286038 -2.683842 -0.820600 -1.602601 -1.964188 0.543287 -0.774526 0.301303 2.113846 -0.125588 -0.453815 -0.074221 -1.473942
wb_dma_de/assign_4_use_ed 3.312868 -3.733483 2.717668 -1.567971 -0.048903 3.915893 1.688831 0.552334 -2.395765 2.202998 -3.218310 6.167819 -3.803287 3.448380 1.074999 -2.745231 2.166400 1.453441 0.503310 1.499502
assert_wb_dma_wb_if/assert_a_wb_stb -1.832577 -2.050790 0.909551 2.940596 -1.052491 1.905240 0.924557 0.282911 0.470053 -0.080933 2.242622 0.340740 -1.605659 -2.207315 0.302185 -0.175289 -1.180655 2.311178 0.266311 -0.769593
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 2.648460 -0.824631 0.687564 0.673103 1.825586 2.955598 -0.719100 4.360567 -0.678069 -0.052448 -0.607404 -1.586201 -0.776276 0.994265 0.347066 0.949603 -0.244730 -0.671643 0.996617 -3.428560
wb_dma_ch_sel/assign_132_req_p0 3.743522 0.223962 -0.620365 -0.051167 0.536418 1.146919 0.368113 4.236456 -0.855839 0.315595 0.294576 -0.910916 1.809775 2.970633 -1.932847 -1.956128 3.238366 -0.803383 2.425039 -2.847471
wb_dma_ch_rf/always_25/if_1 -0.954223 -1.589291 0.514386 -1.506297 -1.060138 -1.604635 -0.406811 -0.121881 3.889850 -1.732023 0.760285 -2.422897 0.398315 -0.342696 2.845452 2.582795 -0.264449 2.083650 -0.834596 -1.868212
wb_dma_de/wire_rd_ack 4.036456 0.634620 -0.233296 0.564105 2.880300 2.535668 -1.201914 1.399174 0.448553 -0.614833 -0.806228 1.012042 -0.313926 -2.623029 0.782599 0.225481 -0.815296 -0.385551 1.835707 -1.049234
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.099061 -1.090753 0.407890 -2.171409 -0.963812 0.906298 -0.706421 4.040975 -0.127269 -1.617105 1.218516 -0.038080 -2.108973 5.609536 -0.387944 0.186539 -0.234253 1.066751 1.818214 -1.932509
wb_dma/wire_slv0_adr 0.614721 -2.525688 3.546813 -2.509438 0.754499 -2.063957 -0.064045 0.790150 4.185221 0.221000 -0.185539 -0.121801 0.723812 3.071920 1.397367 -4.431474 -3.355837 -1.042018 3.070229 6.540309
wb_dma_wb_slv/input_wb_stb_i 1.498520 -0.188058 1.433781 0.599686 -0.433535 -0.960090 -0.959478 2.476356 0.026549 -2.926886 3.202598 -1.526374 0.458857 5.654285 -0.138384 -0.161003 -0.693161 -0.736852 2.734457 1.354344
wb_dma_ch_sel/assign_96_valid/expr_1 5.679171 0.265802 -2.974815 -2.894805 -2.956928 -2.540375 -4.718592 0.005333 -1.258379 -2.094771 -0.190763 1.848759 -0.508040 4.311947 0.997025 -0.347111 1.229229 -0.912231 0.712347 0.437696
wb_dma_ch_sel/always_4/stmt_1 4.258008 1.138276 -1.252081 -2.960769 -0.115024 -0.063456 -3.280810 1.655670 0.867218 -2.011305 -1.018796 -1.998403 1.728728 -0.197658 1.005425 1.648406 0.018952 -1.234768 1.738672 -0.863389
wb_dma_rf/wire_pointer2_s -1.707980 -1.588670 1.347636 1.602871 -1.130512 1.176650 1.280250 -3.204947 0.737125 -1.354275 2.648100 -0.662639 -1.289204 0.251444 0.356110 1.343500 1.468899 1.101899 -1.251507 -1.168437
wb_dma_de/reg_chunk_dec 3.482813 -0.023000 0.040416 -0.063406 2.759422 1.494928 -2.317709 2.762698 1.293861 -0.240609 -0.102097 0.400159 -1.426509 -0.695558 1.079723 -0.277362 -1.657826 -0.816806 2.162634 -2.131849
wb_dma_de/reg_chunk_cnt_is_0_r 4.264016 -0.013285 1.466659 0.135267 1.724451 3.154530 -1.309308 2.507714 0.303482 -0.137391 -0.645184 -0.537340 -1.030591 0.614171 0.357459 1.382603 0.225809 -1.373183 2.042307 -2.423137
wb_dma_ch_sel/assign_158_req_p1/expr_1 -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma/wire_wb0_cyc_o -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond 0.832118 1.360940 -3.119530 -3.502648 0.135909 0.513253 3.042037 -0.737564 1.105037 2.721464 -0.814356 2.685641 3.026304 -0.005643 -2.985399 -0.445438 2.241594 3.189166 1.205090 -2.007068
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 3.934473 2.282564 -1.240827 -2.666098 0.136104 2.729378 2.748120 1.257849 1.035337 1.314807 -1.892112 1.873012 -1.841613 0.026232 -4.718292 -2.802309 2.863829 0.074650 0.873270 -1.814048
wb_dma_ch_rf/always_23/if_1/block_1/if_1 -0.182338 0.205042 0.475529 2.601726 0.249223 -0.709958 0.559019 -0.646057 1.532738 -0.215217 3.468836 -2.468854 2.424891 0.529780 -0.633728 0.016936 3.273641 -0.595080 1.355906 -2.904550
wb_dma_ch_rf/reg_ch_adr1_r -0.182338 0.205042 0.475529 2.601726 0.249223 -0.709958 0.559019 -0.646057 1.532738 -0.215217 3.468836 -2.468854 2.424891 0.529780 -0.633728 0.016936 3.273641 -0.595080 1.355906 -2.904550
wb_dma/input_wb0_cyc_i 0.664403 0.959866 0.118742 0.658157 3.840106 0.562861 5.638167 1.454751 -1.444065 -2.744051 0.831060 0.385367 4.096533 4.322834 -1.265112 2.042434 -1.996065 2.456389 1.817367 3.670635
wb_dma_ch_sel/always_8/stmt_1 1.712328 1.239108 1.475720 -0.986403 -0.709861 1.263207 0.532504 -3.494095 2.259323 0.553716 -0.169286 3.115894 -3.009618 -0.184658 -0.791891 2.445222 1.342629 0.861532 0.116933 -1.477938
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 2.484932 0.995729 1.319103 -0.004139 -0.351526 3.067641 1.467862 -3.249259 0.609133 -0.290810 -0.722787 2.474180 -1.136024 -1.521317 -0.726283 3.120799 1.162561 1.177901 0.276203 -0.081221
wb_dma_wb_slv -0.256661 -0.534798 -2.657728 -2.354187 0.482663 -2.388479 1.294950 -1.485572 2.102774 -0.201506 1.513181 -0.439470 3.696591 -1.021776 -0.852985 -3.912720 1.447369 1.343170 2.119184 -0.032914
wb_dma_de/inst_u0 -2.258395 -3.814839 -0.403977 -2.846698 -3.619507 1.151220 -0.044954 -0.506946 1.485119 0.220283 1.537197 0.632648 -0.548890 2.227719 1.211288 2.507883 -0.370722 4.438810 -1.377844 -2.488277
wb_dma_de/inst_u1 -0.559577 -3.863590 -0.802718 0.485041 -1.018457 1.728922 2.073477 1.477939 1.492330 -0.615700 1.605777 -1.307651 3.168482 -1.535513 2.136275 0.789707 1.193270 4.278626 0.290456 -1.682626
wb_dma_pri_enc_sub/input_pri_in 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond 2.643356 -0.113613 2.803770 2.954916 2.760993 3.613451 1.120113 1.474217 -1.270817 -1.361282 -0.528354 -1.504024 0.850966 -0.063694 0.334127 1.076258 -0.792481 -1.566311 1.377518 1.711329
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_ch_sel/assign_146_req_p0/expr_1 4.068691 0.996375 0.369158 -1.141849 -0.263643 0.378211 -1.666383 2.821052 -0.227187 -1.506190 0.391858 -1.184600 0.650742 3.593287 -0.743189 0.642183 1.000595 -1.477132 2.537151 -0.973075
wb_dma_ch_sel/assign_101_valid/expr_1 2.231913 0.127024 -1.230482 -3.598148 -3.081008 -0.651155 -1.914321 2.085409 -0.834485 0.140868 0.276826 -2.451248 2.243518 4.287024 -1.336585 0.028076 3.278243 -1.361163 1.803671 -2.018633
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 2.770547 -0.278655 0.825931 0.901609 1.380217 3.165429 0.209330 0.730018 1.499124 -0.845389 1.497842 0.437284 -1.390807 -0.277515 0.134844 1.831374 0.887415 1.152678 1.643440 -3.774405
wb_dma_de/reg_de_adr1_we -0.382745 -0.649868 0.834010 2.540793 -0.585802 -0.572991 -0.063987 0.840650 0.247175 -1.765101 3.754679 -2.409038 1.608982 2.488160 0.083226 0.604450 0.938172 -0.107164 1.315820 -0.893170
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 3.916866 2.902610 -1.667676 -2.562645 -1.445803 -1.821218 -1.208213 -1.986340 2.540818 -3.168226 0.992493 1.417251 2.211050 -0.342461 -0.325944 2.090340 1.245965 1.446379 2.249601 0.764502
wb_dma_ch_sel/always_46/case_1 -0.860991 -3.513856 1.478079 0.493277 -1.147554 2.533953 -0.048099 1.075564 -1.587839 0.666828 1.724135 1.690242 -1.683784 3.872280 0.383889 -0.145134 -1.412763 1.484678 0.476401 0.327593
wb_dma_ch_rf/assign_11_ch_csr_we 2.846745 -0.895442 -3.078345 -3.606762 0.130217 0.535388 2.507267 3.141994 -1.534070 -0.056550 -1.629349 0.148275 3.773070 2.012757 -1.928995 -3.183037 2.520008 1.967730 1.817533 -0.444414
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 1.361067 -0.134058 2.218205 2.315675 2.307969 4.563072 0.539425 0.278329 -0.630778 0.521561 -1.655795 -1.494931 -0.758471 -2.766572 0.658778 3.472501 -0.736457 -1.076635 -0.476568 -1.739464
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 1.436836 -0.644123 -0.573455 0.579613 -0.810100 -0.222174 0.573356 3.494698 -0.906693 -2.469356 2.646217 -1.532389 2.015046 4.164805 -0.795901 -0.886409 1.324672 1.004256 2.005569 -0.634896
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.099061 -1.090753 0.407890 -2.171409 -0.963812 0.906298 -0.706421 4.040975 -0.127269 -1.617105 1.218516 -0.038080 -2.108973 5.609536 -0.387944 0.186539 -0.234253 1.066751 1.818214 -1.932509
wb_dma/wire_de_adr0_we 0.452717 0.446164 1.244511 -1.463223 -1.699429 -0.713233 -0.517031 -0.318277 1.360078 -1.441342 1.955479 0.271480 -1.923120 4.135631 -0.691237 1.533535 -0.316922 0.398666 1.178809 -0.148238
wb_dma_wb_slv/wire_rf_sel -0.593521 3.810934 -0.166349 2.293783 2.450908 -3.262964 0.193752 4.041981 0.385803 -2.063587 2.797135 -0.409436 -1.598051 5.805102 -2.506307 -0.244475 -1.507998 -0.933887 0.088256 -2.015087
assert_wb_dma_wb_if -1.832577 -2.050790 0.909551 2.940596 -1.052491 1.905240 0.924557 0.282911 0.470053 -0.080933 2.242622 0.340740 -1.605659 -2.207315 0.302185 -0.175289 -1.180655 2.311178 0.266311 -0.769593
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 2.770547 -0.278655 0.825931 0.901609 1.380217 3.165429 0.209330 0.730018 1.499124 -0.845389 1.497842 0.437284 -1.390807 -0.277515 0.134844 1.831374 0.887415 1.152678 1.643440 -3.774405
wb_dma_ch_sel/assign_120_valid 3.958629 0.520237 0.976864 -1.938774 -0.011252 1.869786 -1.400087 2.327176 0.151382 -0.488757 -0.821867 -0.201534 -1.117581 2.674681 -0.460057 1.497728 0.279686 -1.002742 1.948180 -1.511975
wb_dma/wire_wb1s_data_o 0.687927 -2.197554 2.143536 1.966711 1.309150 4.044169 2.908067 -1.332402 -1.374588 -0.752905 0.471347 1.132734 1.631407 -0.380654 0.854164 0.777878 -0.007759 1.780213 1.151634 2.831905
wb_dma_de/wire_adr0_cnt_next1 -2.258395 -3.814839 -0.403977 -2.846698 -3.619507 1.151220 -0.044954 -0.506946 1.485119 0.220283 1.537197 0.632648 -0.548890 2.227719 1.211288 2.507883 -0.370722 4.438810 -1.377844 -2.488277
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 2.770547 -0.278655 0.825931 0.901609 1.380217 3.165429 0.209330 0.730018 1.499124 -0.845389 1.497842 0.437284 -1.390807 -0.277515 0.134844 1.831374 0.887415 1.152678 1.643440 -3.774405
wb_dma/wire_pt0_sel_o 1.023044 -2.489252 1.089180 1.204184 0.403295 3.990120 4.429618 0.015973 -1.183337 -1.714252 0.692283 1.253851 3.047990 0.404806 0.442124 0.711223 0.677533 3.834732 1.188945 2.943380
wb_dma/wire_pt0_sel_i -1.003704 -2.234342 -0.163900 2.010579 -0.110336 1.371469 -0.658063 0.272233 1.164297 -0.279556 1.785683 0.958347 -2.061997 -3.657187 1.220102 -1.415415 -2.281921 2.006366 0.386411 -0.634374
wb_dma_ch_rf/always_11 2.156061 -1.353324 -2.159203 0.803247 2.453575 1.273591 -0.450133 4.573855 0.264767 -1.504535 1.834308 0.653816 -0.290873 -0.107127 0.747497 -2.058492 -0.612448 2.297365 1.814851 -3.538905
wb_dma_ch_rf/always_10 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_ch_rf/always_17 2.718621 0.342018 -0.137944 0.871995 3.032255 2.463360 -1.129655 -0.448307 0.487150 0.616714 -0.399801 -1.469585 1.786519 -3.984571 0.774866 -0.373285 0.641579 -2.048119 2.063334 -1.004149
wb_dma_ch_rf/always_19 -0.182634 -1.170940 2.176240 1.312684 0.868954 1.866511 -1.294867 1.581901 -0.237276 0.324006 -0.371126 -1.887577 -1.917456 0.394639 1.328077 1.998016 -2.116513 -1.573976 -0.486804 -0.902462
wb_dma_ch_rf/input_de_csr_we 4.615127 -0.327718 1.071366 1.031780 0.801274 4.886807 3.330446 -0.109011 -2.847530 -1.089765 -2.303766 4.235959 -0.288401 -0.119225 -0.818781 0.592133 1.828162 2.288180 0.654336 1.650572
wb_dma_ch_sel/assign_147_req_p0 4.068691 0.996375 0.369158 -1.141849 -0.263643 0.378211 -1.666383 2.821052 -0.227187 -1.506190 0.391858 -1.184600 0.650742 3.593287 -0.743189 0.642183 1.000595 -1.477132 2.537151 -0.973075
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.436836 -0.644123 -0.573455 0.579613 -0.810100 -0.222174 0.573356 3.494698 -0.906693 -2.469356 2.646217 -1.532389 2.015046 4.164805 -0.795901 -0.886409 1.324672 1.004256 2.005569 -0.634896
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 0.914427 -1.446625 1.025830 0.990252 1.129028 0.899365 0.037802 2.939573 -0.109731 -1.397363 1.543551 -0.619730 -0.725911 2.576724 0.669235 -0.875662 -0.887100 0.298311 1.461577 -0.298434
wb_dma_wb_if/wire_slv_dout 1.714707 0.352989 2.548236 -0.347882 -2.105874 -1.609336 -0.007776 -2.083818 0.151831 -1.338279 2.881890 0.487203 1.676641 5.513818 -2.203018 -2.412249 -0.332308 -2.051727 4.698186 6.685366
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond 3.158673 1.951800 0.327975 -0.483129 1.537625 0.660697 -3.399927 0.252471 0.090119 -0.349760 -0.124497 0.691878 -0.076548 -1.433805 0.647988 0.979112 -2.626478 -2.326447 3.604112 1.873136
wb_dma/wire_pointer 1.839712 0.802755 0.823824 -0.675326 -0.353260 1.479817 1.462272 -3.105732 2.791090 1.586202 0.202719 2.821909 -1.784058 -0.792312 -1.266320 1.201119 3.503532 1.287106 0.377726 -3.414661
wb_dma_de/assign_75_mast1_dout/expr_1 0.687927 -2.197554 2.143536 1.966711 1.309150 4.044169 2.908067 -1.332402 -1.374588 -0.752905 0.471347 1.132734 1.631407 -0.380654 0.854164 0.777878 -0.007759 1.780213 1.151634 2.831905
wb_dma/wire_ch3_csr 5.087664 -0.599863 -1.355713 -2.569207 -2.475522 2.362446 -2.425275 0.993803 -3.199734 -1.995139 -2.494922 0.924078 0.965394 0.721085 1.059941 1.363121 -0.089084 -0.283405 0.214679 3.189126
wb_dma_ch_rf/assign_27_ptr_inv 1.296893 -0.774684 0.012996 0.448075 0.697319 2.966642 1.714321 -0.145460 1.640664 0.930576 0.945141 0.465431 -0.310223 -1.376637 -0.543705 0.885535 3.071757 1.932989 0.543331 -5.041584
wb_dma_de/reg_adr1_inc -0.382745 -0.649868 0.834010 2.540793 -0.585802 -0.572991 -0.063987 0.840650 0.247175 -1.765101 3.754679 -2.409038 1.608982 2.488160 0.083226 0.604450 0.938172 -0.107164 1.315820 -0.893170
wb_dma_ch_sel/input_ch6_csr 3.654230 0.064716 -1.868816 -2.284092 -1.640556 1.884952 -0.397698 1.571503 -2.201991 0.234024 -2.306417 1.087059 1.992999 -0.290998 -0.593462 -0.111805 2.341664 0.417920 0.606962 0.199655
wb_dma_de/input_mast0_err 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_de/assign_68_de_txsz/expr_1 1.353678 -0.244737 1.694798 0.802072 2.037600 3.701511 -0.654357 1.659984 -1.798296 -0.459750 -1.951713 -5.023900 1.370537 -1.228091 1.080181 3.440279 -0.925550 -2.581573 0.411127 -0.978686
wb_dma/wire_ch2_csr 5.087664 -0.599863 -1.355713 -2.569207 -2.475522 2.362446 -2.425275 0.993803 -3.199734 -1.995139 -2.494922 0.924078 0.965394 0.721085 1.059941 1.363121 -0.089084 -0.283405 0.214679 3.189126
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 2.770547 -0.278655 0.825931 0.901609 1.380217 3.165429 0.209330 0.730018 1.499124 -0.845389 1.497842 0.437284 -1.390807 -0.277515 0.134844 1.831374 0.887415 1.152678 1.643440 -3.774405
wb_dma_rf/input_ndnr 4.006001 -0.175648 -0.305249 0.522992 0.806400 4.217553 1.907993 0.581336 -0.507235 -0.524476 0.061048 0.469953 1.868462 -1.398120 -0.759613 0.559751 4.038658 1.434205 1.773803 -2.701859
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 2.770547 -0.278655 0.825931 0.901609 1.380217 3.165429 0.209330 0.730018 1.499124 -0.845389 1.497842 0.437284 -1.390807 -0.277515 0.134844 1.831374 0.887415 1.152678 1.643440 -3.774405
wb_dma_de/always_19/stmt_1 -1.138648 0.781105 -2.492481 -2.699414 -1.777890 -0.956442 2.683418 2.025724 1.945586 -3.250820 1.492748 0.081474 0.416799 1.445076 -1.571234 2.574863 -1.294723 5.769433 -0.002840 -2.363006
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 2.359535 -1.139991 2.659945 0.569433 0.794845 1.579170 -1.556459 0.390165 0.319175 -0.740482 0.060085 0.019460 -1.008400 1.721442 1.364966 0.248611 -1.652475 -1.802404 1.265909 2.391199
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 1.668701 -4.961681 1.996601 -0.002874 -1.071671 1.903150 -2.546589 0.203490 2.771496 2.446788 -0.061786 1.613011 2.787153 0.130187 1.712333 -1.545277 -0.302217 0.373563 0.058081 1.175210
wb_dma_ch_sel/assign_139_req_p0/expr_1 4.068691 0.996375 0.369158 -1.141849 -0.263643 0.378211 -1.666383 2.821052 -0.227187 -1.506190 0.391858 -1.184600 0.650742 3.593287 -0.743189 0.642183 1.000595 -1.477132 2.537151 -0.973075
wb_dma_de/assign_78_mast0_go/expr_1 -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma/assign_6_pt1_sel_i 1.023044 -2.489252 1.089180 1.204184 0.403295 3.990120 4.429618 0.015973 -1.183337 -1.714252 0.692283 1.253851 3.047990 0.404806 0.442124 0.711223 0.677533 3.834732 1.188945 2.943380
wb_dma/wire_mast1_adr -1.138648 0.781105 -2.492481 -2.699414 -1.777890 -0.956442 2.683418 2.025724 1.945586 -3.250820 1.492748 0.081474 0.416799 1.445076 -1.571234 2.574863 -1.294723 5.769433 -0.002840 -2.363006
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_rf/input_dma_busy -1.389593 -0.635256 1.439142 -0.062419 2.980921 0.640877 0.073299 1.984152 2.004116 2.090158 -1.229117 -2.493996 -2.985070 1.776062 -0.685920 0.793596 -3.263700 -1.374541 -1.716238 -4.060404
wb_dma_de/reg_adr1_cnt -0.501349 -1.925848 -0.813213 1.416771 -1.252979 -0.119102 1.362535 0.803090 1.799955 -1.121568 3.140239 -2.617487 4.703757 -0.613911 0.995216 1.110269 2.230112 2.699222 1.180889 -1.911186
wb_dma_ch_sel/always_42/case_1/stmt_4 2.484932 0.995729 1.319103 -0.004139 -0.351526 3.067641 1.467862 -3.249259 0.609133 -0.290810 -0.722787 2.474180 -1.136024 -1.521317 -0.726283 3.120799 1.162561 1.177901 0.276203 -0.081221
wb_dma_ch_sel/always_42/case_1/stmt_2 2.277681 0.515348 0.242290 1.732935 2.498903 2.314095 -0.221508 -1.753798 1.359980 -1.137663 0.962478 1.498049 -0.233394 -3.959636 1.069286 0.739614 -0.685098 0.560150 1.596274 0.015020
wb_dma_ch_sel/always_42/case_1/stmt_3 3.075099 0.738644 1.381378 1.524965 0.868640 3.566666 0.829675 -2.226857 0.274732 -1.400449 0.643791 0.764494 0.393993 -2.137678 0.082161 2.402470 1.394007 0.283807 1.545715 0.119287
wb_dma_ch_sel/always_42/case_1/stmt_1 3.645070 -2.956837 1.348149 -1.714779 -1.446197 5.668270 0.655266 5.333651 -3.959721 0.485992 -3.832922 1.683243 -1.103432 1.849259 0.686774 0.023233 -0.615452 0.673111 0.185039 2.794777
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -3.523904 -2.539234 3.068246 1.829051 -1.585946 1.198140 0.815833 -3.685382 0.833105 0.700711 3.155314 0.017297 -3.271277 0.728208 0.634884 1.070181 0.247506 -0.110482 -0.453145 -0.336969
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 1.248060 -0.147552 3.565877 1.002479 -2.091534 0.907677 2.433949 3.552063 2.844540 0.861190 -0.755119 -1.768111 2.643646 3.239189 -2.021423 1.948147 0.204937 0.027017 -0.183036 1.497790
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 1.967161 -5.070801 1.639864 0.117191 -1.731700 2.309462 -1.201360 1.099819 4.010045 2.810351 0.088594 1.059000 3.159741 -0.090281 0.640974 -1.982046 -1.295877 0.780869 0.216624 1.951681
wb_dma_ch_sel/always_3/stmt_1/expr_1 4.006001 -0.175648 -0.305249 0.522992 0.806400 4.217553 1.907993 0.581336 -0.507235 -0.524476 0.061048 0.469953 1.868462 -1.398120 -0.759613 0.559751 4.038658 1.434205 1.773803 -2.701859
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond 1.101434 -2.791265 -1.203150 0.198594 0.305415 2.996433 2.329081 5.342565 -1.733608 -1.487340 0.515119 0.318517 -0.050246 1.809765 -0.030827 -1.396518 -0.133862 3.660294 0.616976 -1.669298
wb_dma/wire_txsz 2.718621 0.342018 -0.137944 0.871995 3.032255 2.463360 -1.129655 -0.448307 0.487150 0.616714 -0.399801 -1.469585 1.786519 -3.984571 0.774866 -0.373285 0.641579 -2.048119 2.063334 -1.004149
wb_dma_de/always_14/stmt_1 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_wb_slv/reg_rf_ack 1.498520 -0.188058 1.433781 0.599686 -0.433535 -0.960090 -0.959478 2.476356 0.026549 -2.926886 3.202598 -1.526374 0.458857 5.654285 -0.138384 -0.161003 -0.693161 -0.736852 2.734457 1.354344
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 4.258008 1.138276 -1.252081 -2.960769 -0.115024 -0.063456 -3.280810 1.655670 0.867218 -2.011305 -1.018796 -1.998403 1.728728 -0.197658 1.005425 1.648406 0.018952 -1.234768 1.738672 -0.863389
wb_dma/wire_de_csr_we 4.615127 -0.327718 1.071366 1.031780 0.801274 4.886807 3.330446 -0.109011 -2.847530 -1.089765 -2.303766 4.235959 -0.288401 -0.119225 -0.818781 0.592133 1.828162 2.288180 0.654336 1.650572
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.436836 -0.644123 -0.573455 0.579613 -0.810100 -0.222174 0.573356 3.494698 -0.906693 -2.469356 2.646217 -1.532389 2.015046 4.164805 -0.795901 -0.886409 1.324672 1.004256 2.005569 -0.634896
wb_dma_wb_slv/assign_1_rf_sel/expr_1 -0.593521 3.810934 -0.166349 2.293783 2.450908 -3.262964 0.193752 4.041981 0.385803 -2.063587 2.797135 -0.409436 -1.598051 5.805102 -2.506307 -0.244475 -1.507998 -0.933887 0.088256 -2.015087
wb_dma/wire_ch1_txsz 0.605624 -1.025154 0.825277 1.071556 1.576734 1.662273 0.398208 -3.091492 1.945012 -1.489954 1.907212 1.770627 0.572392 -2.852521 1.816913 0.707694 -2.228661 1.678558 1.647007 2.968750
wb_dma_rf/inst_u9 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_rf/inst_u8 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_rf/inst_u7 3.654230 0.064716 -1.868816 -2.284092 -1.640556 1.884952 -0.397698 1.571503 -2.201991 0.234024 -2.306417 1.087059 1.992999 -0.290998 -0.593462 -0.111805 2.341664 0.417920 0.606962 0.199655
wb_dma_rf/inst_u6 3.654230 0.064716 -1.868816 -2.284092 -1.640556 1.884952 -0.397698 1.571503 -2.201991 0.234024 -2.306417 1.087059 1.992999 -0.290998 -0.593462 -0.111805 2.341664 0.417920 0.606962 0.199655
wb_dma_rf/inst_u5 3.654230 0.064716 -1.868816 -2.284092 -1.640556 1.884952 -0.397698 1.571503 -2.201991 0.234024 -2.306417 1.087059 1.992999 -0.290998 -0.593462 -0.111805 2.341664 0.417920 0.606962 0.199655
wb_dma_rf/inst_u4 3.654230 0.064716 -1.868816 -2.284092 -1.640556 1.884952 -0.397698 1.571503 -2.201991 0.234024 -2.306417 1.087059 1.992999 -0.290998 -0.593462 -0.111805 2.341664 0.417920 0.606962 0.199655
wb_dma_rf/inst_u3 3.654230 0.064716 -1.868816 -2.284092 -1.640556 1.884952 -0.397698 1.571503 -2.201991 0.234024 -2.306417 1.087059 1.992999 -0.290998 -0.593462 -0.111805 2.341664 0.417920 0.606962 0.199655
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.099061 -1.090753 0.407890 -2.171409 -0.963812 0.906298 -0.706421 4.040975 -0.127269 -1.617105 1.218516 -0.038080 -2.108973 5.609536 -0.387944 0.186539 -0.234253 1.066751 1.818214 -1.932509
wb_dma_rf/inst_u1 3.654230 0.064716 -1.868816 -2.284092 -1.640556 1.884952 -0.397698 1.571503 -2.201991 0.234024 -2.306417 1.087059 1.992999 -0.290998 -0.593462 -0.111805 2.341664 0.417920 0.606962 0.199655
wb_dma_rf/inst_u0 1.925128 0.380171 -0.675849 -3.810970 -1.062828 -1.411685 -1.818319 2.775373 -0.303716 1.622807 -2.793529 -0.395863 1.279015 1.863118 -0.241446 -1.095169 -0.220131 -1.551632 1.361776 1.049912
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 1.659832 -4.409010 -0.872111 -1.423725 1.370584 3.082381 0.454223 4.614523 -1.025071 2.638468 -1.774644 0.774473 2.778125 -1.000835 1.926125 -3.900653 2.140664 1.424505 1.263702 -1.570503
wb_dma_inc30r/assign_2_out -1.895728 -5.246138 0.121183 0.556164 -0.109676 1.524112 1.001684 3.560122 0.542139 2.044430 0.311824 -2.124094 2.237645 -0.854728 4.069182 1.161231 -0.105806 2.809659 0.209981 -2.324609
wb_dma/wire_mast1_din 0.687927 -2.197554 2.143536 1.966711 1.309150 4.044169 2.908067 -1.332402 -1.374588 -0.752905 0.471347 1.132734 1.631407 -0.380654 0.854164 0.777878 -0.007759 1.780213 1.151634 2.831905
wb_dma_ch_sel/assign_2_pri0 3.599078 -1.132183 -0.304702 0.496780 1.232949 2.974991 0.232159 4.075665 -0.095184 -1.391351 1.400134 -0.342497 0.053667 1.667436 -0.054970 0.008184 1.481046 1.428279 2.259861 -3.934038
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.436836 -0.644123 -0.573455 0.579613 -0.810100 -0.222174 0.573356 3.494698 -0.906693 -2.469356 2.646217 -1.532389 2.015046 4.164805 -0.795901 -0.886409 1.324672 1.004256 2.005569 -0.634896
wb_dma_rf/input_de_adr0_we 0.452717 0.446164 1.244511 -1.463223 -1.699429 -0.713233 -0.517031 -0.318277 1.360078 -1.441342 1.955479 0.271480 -1.923120 4.135631 -0.691237 1.533535 -0.316922 0.398666 1.178809 -0.148238
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_wb_mast/always_1/if_1/stmt_1 2.650939 2.555398 1.900136 0.166393 -0.132949 1.420843 3.396558 -2.453321 -0.204513 -2.398829 -0.835105 4.748137 -1.351421 1.348062 -1.807600 1.204444 1.519452 2.121357 0.179967 3.414343
wb_dma_ch_sel/always_48/case_1/cond 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.436836 -0.644123 -0.573455 0.579613 -0.810100 -0.222174 0.573356 3.494698 -0.906693 -2.469356 2.646217 -1.532389 2.015046 4.164805 -0.795901 -0.886409 1.324672 1.004256 2.005569 -0.634896
wb_dma_rf/input_wb_rf_we 3.275073 -0.406181 -2.160777 -4.243836 0.537671 -1.600848 0.905182 0.031095 1.201646 -2.978526 -2.404434 -2.068056 2.403932 0.988072 -0.314749 -3.341513 3.780507 0.435682 -1.192063 -1.304941
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma/assign_7_pt0_sel_i -1.003704 -2.234342 -0.163900 2.010579 -0.110336 1.371469 -0.658063 0.272233 1.164297 -0.279556 1.785683 0.958347 -2.061997 -3.657187 1.220102 -1.415415 -2.281921 2.006366 0.386411 -0.634374
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 1.296893 -0.774684 0.012996 0.448075 0.697319 2.966642 1.714321 -0.145460 1.640664 0.930576 0.945141 0.465431 -0.310223 -1.376637 -0.543705 0.885535 3.071757 1.932989 0.543331 -5.041584
wb_dma_wb_mast/wire_mast_pt_out -1.513342 0.351470 1.083023 3.508729 2.761142 -0.069992 0.650139 -0.747093 0.832330 -1.317289 3.097383 -0.131372 -0.951489 0.153876 0.763009 0.976990 -1.618229 0.085820 0.323834 -0.434205
assert_wb_dma_ch_arb/input_state 2.116531 -2.145793 -0.028953 0.490810 0.899406 2.078375 -0.007314 5.079091 -0.672161 -1.530216 1.714757 -0.759402 -0.506311 3.182588 0.454681 -0.908647 0.215086 1.365489 1.897636 -2.817424
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 2.770547 -0.278655 0.825931 0.901609 1.380217 3.165429 0.209330 0.730018 1.499124 -0.845389 1.497842 0.437284 -1.390807 -0.277515 0.134844 1.831374 0.887415 1.152678 1.643440 -3.774405
wb_dma_de/always_8/stmt_1/expr_1 3.482813 -0.023000 0.040416 -0.063406 2.759422 1.494928 -2.317709 2.762698 1.293861 -0.240609 -0.102097 0.400159 -1.426509 -0.695558 1.079723 -0.277362 -1.657826 -0.816806 2.162634 -2.131849
wb_dma/wire_ch0_csr 4.612433 -0.867125 -2.165601 -2.729559 0.756982 1.815620 -1.569831 2.924542 0.393564 0.058642 -3.414669 1.829312 3.504021 -0.704947 0.488562 0.878398 -4.904937 2.040712 0.555151 3.084572
wb_dma_de/assign_69_de_adr0/expr_1 -1.119127 -1.428826 1.596241 -3.331484 -3.420681 0.292012 -0.053554 0.058426 0.247616 0.895568 0.623492 1.247990 -3.592651 5.632569 -0.908855 0.976331 0.503649 0.965031 -0.230964 -1.030896
wb_dma_wb_slv/wire_pt_sel -1.458639 -2.150812 -1.458681 3.087787 4.172409 2.628055 4.312577 2.466982 -1.429044 -1.208047 1.576167 0.478465 2.391440 -2.225473 -0.018320 -1.636575 -4.763283 3.856002 1.674986 2.066657
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond 2.578270 2.739460 0.181705 -0.774978 -0.997555 -1.128389 -3.310594 1.229235 0.482421 2.205790 -0.265689 5.000555 -2.789054 0.342152 -0.927918 0.681963 -1.170883 -0.847126 3.229350 -0.221855
wb_dma_ch_sel/wire_de_start 2.988881 1.564657 -0.888647 -2.515370 -0.022020 -0.854895 -4.184080 1.913027 1.157558 -0.272759 -0.350343 -1.383778 2.113587 -1.047459 1.014321 1.521804 -1.459580 -1.811038 3.550441 -0.018789
wb_dma_wb_mast/assign_3_mast_drdy 2.650932 0.878044 -3.915127 0.183920 -1.438731 3.555614 -3.408052 -2.635376 -5.467139 -1.469648 3.338325 2.673119 -0.899793 -0.840354 -1.567799 0.020475 0.534861 -0.211617 3.032809 -0.711823
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 3.835148 0.271936 1.195942 1.136286 1.426468 4.016601 0.148999 1.487721 -1.383930 -0.613171 -1.392769 -0.442619 0.319603 -0.859390 0.076976 1.908756 0.823784 -0.844058 1.062244 -0.837406
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.099061 -1.090753 0.407890 -2.171409 -0.963812 0.906298 -0.706421 4.040975 -0.127269 -1.617105 1.218516 -0.038080 -2.108973 5.609536 -0.387944 0.186539 -0.234253 1.066751 1.818214 -1.932509
wb_dma_de/always_5/stmt_1 4.264016 -0.013285 1.466659 0.135267 1.724451 3.154530 -1.309308 2.507714 0.303482 -0.137391 -0.645184 -0.537340 -1.030591 0.614171 0.357459 1.382603 0.225809 -1.373183 2.042307 -2.423137
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_de/input_mast1_err 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_de/reg_mast0_adr -0.329619 0.024000 0.356248 3.602386 -2.330493 1.334838 -0.240102 -2.602201 -2.564593 -0.703235 4.583602 -1.193594 2.451576 1.901030 -1.336571 2.561398 2.082794 -0.428174 1.960114 -0.363730
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond 3.450838 2.089498 1.106001 -0.135497 -0.942864 2.713759 1.415436 -2.423993 -0.131750 -3.642125 1.693831 1.391080 0.825768 0.684089 -1.433282 2.891439 1.044674 1.221804 2.453213 2.593315
wb_dma_ch_rf/assign_15_ch_am0_we -0.860991 -3.513856 1.478079 0.493277 -1.147554 2.533953 -0.048099 1.075564 -1.587839 0.666828 1.724135 1.690242 -1.683784 3.872280 0.383889 -0.145134 -1.412763 1.484678 0.476401 0.327593
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 2.770547 -0.278655 0.825931 0.901609 1.380217 3.165429 0.209330 0.730018 1.499124 -0.845389 1.497842 0.437284 -1.390807 -0.277515 0.134844 1.831374 0.887415 1.152678 1.643440 -3.774405
wb_dma_rf/inst_u2 3.342255 -0.907171 -2.257533 -2.642116 -1.965439 2.649567 -0.481705 -1.104799 -1.950619 0.434065 -1.761073 0.606313 1.846486 -1.581083 -0.620267 -0.554727 4.152011 -0.089349 -0.220244 -1.179994
wb_dma_ch_rf/wire_ch_adr1_dewe -0.382745 -0.649868 0.834010 2.540793 -0.585802 -0.572991 -0.063987 0.840650 0.247175 -1.765101 3.754679 -2.409038 1.608982 2.488160 0.083226 0.604450 0.938172 -0.107164 1.315820 -0.893170
wb_dma_ch_rf/always_17/if_1 2.718621 0.342018 -0.137944 0.871995 3.032255 2.463360 -1.129655 -0.448307 0.487150 0.616714 -0.399801 -1.469585 1.786519 -3.984571 0.774866 -0.373285 0.641579 -2.048119 2.063334 -1.004149
wb_dma_de/assign_71_de_csr 2.484932 0.995729 1.319103 -0.004139 -0.351526 3.067641 1.467862 -3.249259 0.609133 -0.290810 -0.722787 2.474180 -1.136024 -1.521317 -0.726283 3.120799 1.162561 1.177901 0.276203 -0.081221
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_ch_sel/always_42/case_1 4.192819 -2.239788 -0.181878 -1.007610 -0.733303 3.459382 0.592778 3.643184 -2.721204 0.235522 -3.341625 4.589217 -1.543259 0.975064 0.518334 -1.233074 -1.759947 1.834891 -0.091996 3.510538
wb_dma_ch_sel/always_1/stmt_1/expr_1 2.637473 2.321875 1.929540 -1.806329 -1.165199 1.064282 0.551617 -4.541677 2.073092 -1.083409 -0.242533 0.777842 0.072951 -0.059385 -1.010562 3.700940 1.004015 -0.320888 1.494116 1.789921
wb_dma_ch_sel/always_6/stmt_1 2.826881 2.069083 1.694787 -0.904445 -0.902933 1.438973 -0.528335 -3.929581 1.270796 -2.884433 1.494681 -0.886736 1.422377 -0.150156 -0.148625 3.771119 0.435005 -0.843633 2.709511 2.769129
wb_dma_ch_rf/reg_ch_chk_sz_r 3.482813 -0.023000 0.040416 -0.063406 2.759422 1.494928 -2.317709 2.762698 1.293861 -0.240609 -0.102097 0.400159 -1.426509 -0.695558 1.079723 -0.277362 -1.657826 -0.816806 2.162634 -2.131849
wb_dma_ch_sel/always_3/stmt_1 4.006001 -0.175648 -0.305249 0.522992 0.806400 4.217553 1.907993 0.581336 -0.507235 -0.524476 0.061048 0.469953 1.868462 -1.398120 -0.759613 0.559751 4.038658 1.434205 1.773803 -2.701859
wb_dma/wire_pointer2_s -1.707980 -1.588670 1.347636 1.602871 -1.130512 1.176650 1.280250 -3.204947 0.737125 -1.354275 2.648100 -0.662639 -1.289204 0.251444 0.356110 1.343500 1.468899 1.101899 -1.251507 -1.168437
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 -3.047214 0.710926 0.577509 3.131500 3.441846 -0.078812 1.508348 0.376784 0.660014 1.261998 3.025576 1.117711 -1.256683 1.071841 -0.209202 1.216972 -1.872494 0.782828 0.530405 -2.275855
wb_dma_ch_rf/input_de_txsz 2.277748 -0.478352 0.808853 2.019853 1.827192 4.313248 0.697096 3.286038 -2.683842 -0.820600 -1.602601 -1.964188 0.543287 -0.774526 0.301303 2.113846 -0.125588 -0.453815 -0.074221 -1.473942
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_wb_if/input_pt_sel_i 0.361090 -3.253498 -0.770232 1.827648 -1.312266 3.269609 1.850697 1.136119 -0.496252 -2.647616 2.002799 1.140514 2.077473 -3.780206 0.595141 -2.132226 -1.638764 4.958906 2.171366 2.647585
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.099061 -1.090753 0.407890 -2.171409 -0.963812 0.906298 -0.706421 4.040975 -0.127269 -1.617105 1.218516 -0.038080 -2.108973 5.609536 -0.387944 0.186539 -0.234253 1.066751 1.818214 -1.932509
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond 2.224161 0.210690 -1.035202 2.628855 -1.682999 4.343755 -1.368492 -4.622809 -4.424474 -0.317248 3.571925 2.050020 0.674337 -0.995981 -1.576712 1.463603 2.062137 -0.638104 2.859181 0.035956
wb_dma/wire_mast0_go -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_ch_rf/always_1/stmt_1 0.770559 0.790906 2.710423 -1.236407 -1.817866 0.539298 -2.277186 0.439154 0.476778 -0.930572 -0.218672 -2.042860 -2.728835 3.687719 0.005445 4.505222 -1.944720 -2.160927 -0.296936 -0.095336
wb_dma_ch_rf/always_10/if_1 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_ch_sel/assign_165_req_p1 -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond 3.482813 -0.023000 0.040416 -0.063406 2.759422 1.494928 -2.317709 2.762698 1.293861 -0.240609 -0.102097 0.400159 -1.426509 -0.695558 1.079723 -0.277362 -1.657826 -0.816806 2.162634 -2.131849
wb_dma_de/always_23/block_1/case_1/block_8/if_2 1.993869 -0.082471 0.915551 2.602640 1.418968 4.495817 1.600486 -0.395325 -0.977095 -1.236413 0.167447 -0.347501 0.479297 -2.565925 0.240975 2.863792 0.924886 0.957601 0.294652 -1.389708
wb_dma_de/always_23/block_1/case_1/block_8/if_3 2.826881 2.069083 1.694787 -0.904445 -0.902933 1.438973 -0.528335 -3.929581 1.270796 -2.884433 1.494681 -0.886736 1.422377 -0.150156 -0.148625 3.771119 0.435005 -0.843633 2.709511 2.769129
wb_dma_de/always_23/block_1/case_1/block_8/if_1 3.075099 0.738644 1.381378 1.524965 0.868640 3.566666 0.829675 -2.226857 0.274732 -1.400449 0.643791 0.764494 0.393993 -2.137678 0.082161 2.402470 1.394007 0.283807 1.545715 0.119287
wb_dma_ch_sel/always_2/stmt_1 3.599078 -1.132183 -0.304702 0.496780 1.232949 2.974991 0.232159 4.075665 -0.095184 -1.391351 1.400134 -0.342497 0.053667 1.667436 -0.054970 0.008184 1.481046 1.428279 2.259861 -3.934038
wb_dma_ch_sel/assign_115_valid 3.958629 0.520237 0.976864 -1.938774 -0.011252 1.869786 -1.400087 2.327176 0.151382 -0.488757 -0.821867 -0.201534 -1.117581 2.674681 -0.460057 1.497728 0.279686 -1.002742 1.948180 -1.511975
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 0.641747 -2.402924 0.296893 -3.393583 2.319362 2.955674 -1.015144 0.613832 -1.509556 1.941065 -3.681145 2.870047 -2.070274 -3.008944 2.721396 -1.644537 0.872916 0.878347 0.623924 -2.214490
wb_dma/wire_de_txsz 1.353678 -0.244737 1.694798 0.802072 2.037600 3.701511 -0.654357 1.659984 -1.798296 -0.459750 -1.951713 -5.023900 1.370537 -1.228091 1.080181 3.440279 -0.925550 -2.581573 0.411127 -0.978686
wb_dma_wb_slv/input_slv_pt_in -1.513342 0.351470 1.083023 3.508729 2.761142 -0.069992 0.650139 -0.747093 0.832330 -1.317289 3.097383 -0.131372 -0.951489 0.153876 0.763009 0.976990 -1.618229 0.085820 0.323834 -0.434205
assert_wb_dma_ch_sel/input_ch0_csr 2.770547 -0.278655 0.825931 0.901609 1.380217 3.165429 0.209330 0.730018 1.499124 -0.845389 1.497842 0.437284 -1.390807 -0.277515 0.134844 1.831374 0.887415 1.152678 1.643440 -3.774405
wb_dma_de/always_23/block_1/case_1/block_7/if_1 1.636847 0.483217 0.059720 1.532943 -0.959605 3.586154 -1.569374 -5.597809 -2.284005 -0.268318 2.884480 -0.464380 2.343088 -1.933316 -0.469265 3.100263 1.048970 -1.504296 3.215028 1.048246
wb_dma_ch_sel/assign_149_req_p0 4.068691 0.996375 0.369158 -1.141849 -0.263643 0.378211 -1.666383 2.821052 -0.227187 -1.506190 0.391858 -1.184600 0.650742 3.593287 -0.743189 0.642183 1.000595 -1.477132 2.537151 -0.973075
wb_dma_de/wire_adr0_cnt_next -2.258395 -3.814839 -0.403977 -2.846698 -3.619507 1.151220 -0.044954 -0.506946 1.485119 0.220283 1.537197 0.632648 -0.548890 2.227719 1.211288 2.507883 -0.370722 4.438810 -1.377844 -2.488277
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 4.853100 2.025192 -1.791714 -2.575502 0.367924 0.626266 -1.829662 3.368925 -1.996962 1.373837 -2.872871 2.950163 2.365353 -1.773882 -0.716195 -1.983919 1.983879 -0.845402 4.080643 0.449361
wb_dma_ch_rf/always_23/if_1/block_1 -0.182338 0.205042 0.475529 2.601726 0.249223 -0.709958 0.559019 -0.646057 1.532738 -0.215217 3.468836 -2.468854 2.424891 0.529780 -0.633728 0.016936 3.273641 -0.595080 1.355906 -2.904550
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_rf/wire_ch0_txsz 4.043482 -0.503810 2.891939 1.256563 3.264881 3.170721 -0.441684 -0.910767 -0.629641 -2.987551 -1.870127 -4.195230 0.704561 -1.156195 1.850459 -0.111382 0.764348 -3.640100 0.354604 1.847358
wb_dma_ch_sel/assign_134_req_p0/expr_1 3.743522 0.223962 -0.620365 -0.051167 0.536418 1.146919 0.368113 4.236456 -0.855839 0.315595 0.294576 -0.910916 1.809775 2.970633 -1.932847 -1.956128 3.238366 -0.803383 2.425039 -2.847471
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 2.105938 2.603552 1.679823 -2.386456 -1.740993 -1.032519 -1.271452 -4.888167 3.110985 -0.807519 0.511973 0.570753 -1.454397 1.471814 -0.753216 3.444914 1.072677 -1.274238 1.011597 0.424528
wb_dma_de/always_6/if_1/if_1 2.718621 0.342018 -0.137944 0.871995 3.032255 2.463360 -1.129655 -0.448307 0.487150 0.616714 -0.399801 -1.469585 1.786519 -3.984571 0.774866 -0.373285 0.641579 -2.048119 2.063334 -1.004149
wb_dma_ch_sel/assign_128_req_p0 3.328423 -1.949148 -0.921795 2.281603 1.165587 2.614172 0.373273 6.287195 -2.444862 -1.310430 0.381882 -1.165945 2.079910 1.378940 0.267262 -1.484853 0.533556 0.744190 1.568262 -1.642798
wb_dma_de/assign_77_read_hold/expr_1 -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_de/wire_de_adr0 -1.119127 -1.428826 1.596241 -3.331484 -3.420681 0.292012 -0.053554 0.058426 0.247616 0.895568 0.623492 1.247990 -3.592651 5.632569 -0.908855 0.976331 0.503649 0.965031 -0.230964 -1.030896
wb_dma_de/wire_de_adr1 -0.781038 -1.366712 0.423310 1.341761 0.316721 1.481881 1.927147 -0.696083 1.485447 0.850019 1.851921 0.120485 0.038764 -0.751010 -0.141744 0.010125 2.116804 1.794699 0.183206 -3.014928
wb_dma_wb_mast/always_4 -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_wb_mast/always_1 2.650939 2.555398 1.900136 0.166393 -0.132949 1.420843 3.396558 -2.453321 -0.204513 -2.398829 -0.835105 4.748137 -1.351421 1.348062 -1.807600 1.204444 1.519452 2.121357 0.179967 3.414343
wb_dma_rf/wire_ch3_csr 5.087664 -0.599863 -1.355713 -2.569207 -2.475522 2.362446 -2.425275 0.993803 -3.199734 -1.995139 -2.494922 0.924078 0.965394 0.721085 1.059941 1.363121 -0.089084 -0.283405 0.214679 3.189126
wb_dma_ch_rf/reg_ptr_valid 1.839712 0.802755 0.823824 -0.675326 -0.353260 1.479817 1.462272 -3.105732 2.791090 1.586202 0.202719 2.821909 -1.784058 -0.792312 -1.266320 1.201119 3.503532 1.287106 0.377726 -3.414661
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.436836 -0.644123 -0.573455 0.579613 -0.810100 -0.222174 0.573356 3.494698 -0.906693 -2.469356 2.646217 -1.532389 2.015046 4.164805 -0.795901 -0.886409 1.324672 1.004256 2.005569 -0.634896
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 1.436836 -0.644123 -0.573455 0.579613 -0.810100 -0.222174 0.573356 3.494698 -0.906693 -2.469356 2.646217 -1.532389 2.015046 4.164805 -0.795901 -0.886409 1.324672 1.004256 2.005569 -0.634896
wb_dma_ch_sel/always_9/stmt_1 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_rf/assign_6_csr_we/expr_1 3.911307 1.950615 0.803666 -2.018294 1.254588 -1.542818 -1.066836 0.451879 2.123850 -1.401949 -2.387156 2.199610 -4.395667 2.013741 -0.478617 -1.226928 -0.219885 -1.386576 -0.739339 -0.332797
wb_dma_ch_sel/assign_154_req_p0 4.068691 0.996375 0.369158 -1.141849 -0.263643 0.378211 -1.666383 2.821052 -0.227187 -1.506190 0.391858 -1.184600 0.650742 3.593287 -0.743189 0.642183 1.000595 -1.477132 2.537151 -0.973075
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 2.643356 -0.113613 2.803770 2.954916 2.760993 3.613451 1.120113 1.474217 -1.270817 -1.361282 -0.528354 -1.504024 0.850966 -0.063694 0.334127 1.076258 -0.792481 -1.566311 1.377518 1.711329
wb_dma/wire_ch5_csr 3.654230 0.064716 -1.868816 -2.284092 -1.640556 1.884952 -0.397698 1.571503 -2.201991 0.234024 -2.306417 1.087059 1.992999 -0.290998 -0.593462 -0.111805 2.341664 0.417920 0.606962 0.199655
wb_dma_ch_pri_enc/wire_pri10_out 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_rf/assign_20_ch_done_we 5.374619 1.259369 -0.800487 -1.252604 1.658130 2.164945 -1.298076 2.166707 0.096062 -1.245305 -0.948268 1.441350 0.011940 -0.497740 -0.215204 0.101789 0.045111 -0.096652 2.584924 -0.837054
wb_dma_wb_mast/input_wb_ack_i 3.344528 4.228404 -2.225744 0.161986 2.335477 1.649902 0.505036 -4.472735 -3.394643 -2.185717 0.407690 4.986795 0.013129 -0.544251 -1.718529 1.053308 0.987051 0.237534 1.598099 2.301812
wb_dma_ch_rf/always_17/if_1/block_1/if_1 2.718621 0.342018 -0.137944 0.871995 3.032255 2.463360 -1.129655 -0.448307 0.487150 0.616714 -0.399801 -1.469585 1.786519 -3.984571 0.774866 -0.373285 0.641579 -2.048119 2.063334 -1.004149
wb_dma_rf/input_dma_rest -0.615400 -0.190366 1.403439 -0.307372 -1.156186 0.892069 1.670020 -3.551852 2.217009 1.034808 0.577188 2.827036 -2.394505 0.145234 -0.616834 2.799359 -0.470639 2.319228 -0.374686 -0.681388
wb_dma_ch_sel/always_5/stmt_1 1.605786 0.210307 -0.429848 -3.201765 -0.306858 0.651312 -4.124626 0.771044 1.315615 0.932232 -0.588804 -0.796959 0.865982 -2.393480 1.725948 2.078737 -2.468099 -1.110816 3.325820 -0.024577
wb_dma_ch_sel/always_40/case_1 1.839712 0.802755 0.823824 -0.675326 -0.353260 1.479817 1.462272 -3.105732 2.791090 1.586202 0.202719 2.821909 -1.784058 -0.792312 -1.266320 1.201119 3.503532 1.287106 0.377726 -3.414661
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 -0.781038 -1.366712 0.423310 1.341761 0.316721 1.481881 1.927147 -0.696083 1.485447 0.850019 1.851921 0.120485 0.038764 -0.751010 -0.141744 0.010125 2.116804 1.794699 0.183206 -3.014928
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.099061 -1.090753 0.407890 -2.171409 -0.963812 0.906298 -0.706421 4.040975 -0.127269 -1.617105 1.218516 -0.038080 -2.108973 5.609536 -0.387944 0.186539 -0.234253 1.066751 1.818214 -1.932509
wb_dma/wire_de_csr 2.484932 0.995729 1.319103 -0.004139 -0.351526 3.067641 1.467862 -3.249259 0.609133 -0.290810 -0.722787 2.474180 -1.136024 -1.521317 -0.726283 3.120799 1.162561 1.177901 0.276203 -0.081221
wb_dma_de/always_23/block_1/case_1/block_1/if_1 4.853100 2.025192 -1.791714 -2.575502 0.367924 0.626266 -1.829662 3.368925 -1.996962 1.373837 -2.872871 2.950163 2.365353 -1.773882 -0.716195 -1.983919 1.983879 -0.845402 4.080643 0.449361
wb_dma_ch_sel/always_37/if_1/if_1 1.993813 0.716172 -1.077322 -6.532532 0.747116 1.295593 1.073938 0.924150 2.770563 2.942526 -4.332924 -0.059047 -1.151415 0.405735 -2.227302 -0.470417 0.461293 0.062390 -0.413074 -3.077083
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_de/always_23/block_1/case_1/block_9/if_2 2.826881 2.069083 1.694787 -0.904445 -0.902933 1.438973 -0.528335 -3.929581 1.270796 -2.884433 1.494681 -0.886736 1.422377 -0.150156 -0.148625 3.771119 0.435005 -0.843633 2.709511 2.769129
wb_dma_ch_rf/always_10/if_1/if_1 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_sel/input_ch3_adr0 -2.612843 -0.524637 0.087211 -1.086509 -1.322580 0.021946 1.901977 -0.160805 1.593220 0.150759 1.747835 1.209025 -2.919756 2.235497 -1.394099 1.309435 0.227834 3.206276 -1.064437 -3.838192
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 2.637473 2.321875 1.929540 -1.806329 -1.165199 1.064282 0.551617 -4.541677 2.073092 -1.083409 -0.242533 0.777842 0.072951 -0.059385 -1.010562 3.700940 1.004015 -0.320888 1.494116 1.789921
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_de/wire_de_txsz 1.353678 -0.244737 1.694798 0.802072 2.037600 3.701511 -0.654357 1.659984 -1.798296 -0.459750 -1.951713 -5.023900 1.370537 -1.228091 1.080181 3.440279 -0.925550 -2.581573 0.411127 -0.978686
wb_dma_rf/input_de_adr1 -0.781038 -1.366712 0.423310 1.341761 0.316721 1.481881 1.927147 -0.696083 1.485447 0.850019 1.851921 0.120485 0.038764 -0.751010 -0.141744 0.010125 2.116804 1.794699 0.183206 -3.014928
wb_dma_rf/input_de_adr0 -1.744083 0.176376 0.481204 -3.025618 -2.029801 0.341672 -1.980397 0.058165 -1.732484 0.544722 0.218845 0.779199 -4.929177 4.077667 -0.675795 2.467937 -0.631153 -0.185496 -0.636369 -3.163535
wb_dma_de/always_2/if_1 -1.220021 -1.985905 1.004975 -4.803266 -4.105767 -0.271573 -1.131939 -0.175337 1.798731 0.617105 0.267147 -0.330361 -2.279208 4.018940 0.545055 2.338209 0.471851 1.410968 -0.435264 -1.923503
wb_dma_ch_sel/assign_102_valid 3.958629 0.520237 0.976864 -1.938774 -0.011252 1.869786 -1.400087 2.327176 0.151382 -0.488757 -0.821867 -0.201534 -1.117581 2.674681 -0.460057 1.497728 0.279686 -1.002742 1.948180 -1.511975
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 1.752371 -0.939258 -3.038095 -3.781380 -0.194042 0.391370 3.732845 0.233518 -0.210541 0.041812 -0.213337 1.605476 3.827105 1.642884 -1.948362 -2.047020 1.659563 3.572625 2.278443 0.930854
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_wb_mast/assign_4_mast_err 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond 3.450838 2.089498 1.106001 -0.135497 -0.942864 2.713759 1.415436 -2.423993 -0.131750 -3.642125 1.693831 1.391080 0.825768 0.684089 -1.433282 2.891439 1.044674 1.221804 2.453213 2.593315
wb_dma_ch_rf/always_2/if_1 1.839712 0.802755 0.823824 -0.675326 -0.353260 1.479817 1.462272 -3.105732 2.791090 1.586202 0.202719 2.821909 -1.784058 -0.792312 -1.266320 1.201119 3.503532 1.287106 0.377726 -3.414661
wb_dma/input_wb1_err_i 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_ch_sel/assign_133_req_p0/expr_1 3.743522 0.223962 -0.620365 -0.051167 0.536418 1.146919 0.368113 4.236456 -0.855839 0.315595 0.294576 -0.910916 1.809775 2.970633 -1.932847 -1.956128 3.238366 -0.803383 2.425039 -2.847471
wb_dma_ch_sel/assign_136_req_p0/expr_1 4.068691 0.996375 0.369158 -1.141849 -0.263643 0.378211 -1.666383 2.821052 -0.227187 -1.506190 0.391858 -1.184600 0.650742 3.593287 -0.743189 0.642183 1.000595 -1.477132 2.537151 -0.973075
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.099061 -1.090753 0.407890 -2.171409 -0.963812 0.906298 -0.706421 4.040975 -0.127269 -1.617105 1.218516 -0.038080 -2.108973 5.609536 -0.387944 0.186539 -0.234253 1.066751 1.818214 -1.932509
wb_dma_ch_sel/assign_121_valid 3.958629 0.520237 0.976864 -1.938774 -0.011252 1.869786 -1.400087 2.327176 0.151382 -0.488757 -0.821867 -0.201534 -1.117581 2.674681 -0.460057 1.497728 0.279686 -1.002742 1.948180 -1.511975
wb_dma_ch_sel/assign_4_pri1 0.995608 -0.614632 -0.643519 1.533491 2.928018 1.799759 -0.554366 1.312432 1.611477 -0.210624 1.144523 0.859824 -1.743814 -2.693448 1.124785 0.019268 -1.364820 1.312991 0.686204 -3.536516
wb_dma_de/always_2/if_1/cond 0.226894 -0.219555 -0.186294 -3.164701 -3.069969 -1.176994 -0.968433 -0.027811 3.308418 -1.827760 1.520846 -1.611531 0.650848 1.750969 0.769490 4.210888 0.049312 2.382207 0.697672 -2.187957
wb_dma_ch_rf/reg_ch_csr_r -0.002108 1.642310 -2.409058 -2.524121 -0.916553 -0.214085 0.754086 -1.041306 0.400764 3.581211 0.800655 3.833819 2.699567 -0.474029 -2.749554 -0.485737 1.094249 2.144974 3.586760 -0.780365
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.436836 -0.644123 -0.573455 0.579613 -0.810100 -0.222174 0.573356 3.494698 -0.906693 -2.469356 2.646217 -1.532389 2.015046 4.164805 -0.795901 -0.886409 1.324672 1.004256 2.005569 -0.634896
wb_dma_wb_if/wire_slv_we 2.429509 -0.653821 -2.725829 -4.619505 -0.127119 -2.376127 1.879380 -2.475111 2.300582 -3.257299 -0.980859 -0.304835 2.213405 1.512481 -0.675453 -2.766268 2.828399 2.401780 -1.180058 -0.456352
wb_dma_de/assign_70_de_adr1 -0.781038 -1.366712 0.423310 1.341761 0.316721 1.481881 1.927147 -0.696083 1.485447 0.850019 1.851921 0.120485 0.038764 -0.751010 -0.141744 0.010125 2.116804 1.794699 0.183206 -3.014928
wb_dma_ch_sel/always_38/case_1/stmt_4 3.075099 0.738644 1.381378 1.524965 0.868640 3.566666 0.829675 -2.226857 0.274732 -1.400449 0.643791 0.764494 0.393993 -2.137678 0.082161 2.402470 1.394007 0.283807 1.545715 0.119287
wb_dma_ch_sel/reg_ch_sel_r 1.993813 0.716172 -1.077322 -6.532532 0.747116 1.295593 1.073938 0.924150 2.770563 2.942526 -4.332924 -0.059047 -1.151415 0.405735 -2.227302 -0.470417 0.461293 0.062390 -0.413074 -3.077083
wb_dma_ch_sel/always_38/case_1/stmt_1 1.383594 2.241744 2.151241 -1.746703 -0.767054 -0.545705 -1.431036 1.760897 1.902083 0.584799 -1.144781 -3.187048 3.192419 0.004235 0.126979 4.647389 -0.651842 -1.833796 3.305062 0.210773
wb_dma_ch_sel/always_38/case_1/stmt_3 3.075099 0.738644 1.381378 1.524965 0.868640 3.566666 0.829675 -2.226857 0.274732 -1.400449 0.643791 0.764494 0.393993 -2.137678 0.082161 2.402470 1.394007 0.283807 1.545715 0.119287
wb_dma_ch_sel/always_38/case_1/stmt_2 2.277681 0.515348 0.242290 1.732935 2.498903 2.314095 -0.221508 -1.753798 1.359980 -1.137663 0.962478 1.498049 -0.233394 -3.959636 1.069286 0.739614 -0.685098 0.560150 1.596274 0.015020
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_ch_pri_enc/wire_pri30_out 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_sel/reg_ch_sel_d 2.967957 0.714383 -2.851113 -2.221194 -0.727441 -0.104112 2.262459 0.917427 1.963763 -0.581850 0.177507 1.904229 2.543048 -0.734711 -1.804615 -1.948799 4.398506 3.351305 1.117065 -2.645743
wb_dma_ch_rf/assign_14_ch_adr0_we -1.119127 -1.428826 1.596241 -3.331484 -3.420681 0.292012 -0.053554 0.058426 0.247616 0.895568 0.623492 1.247990 -3.592651 5.632569 -0.908855 0.976331 0.503649 0.965031 -0.230964 -1.030896
wb_dma_rf/wire_ch1_csr 5.087664 -0.599863 -1.355713 -2.569207 -2.475522 2.362446 -2.425275 0.993803 -3.199734 -1.995139 -2.494922 0.924078 0.965394 0.721085 1.059941 1.363121 -0.089084 -0.283405 0.214679 3.189126
wb_dma_inc30r/always_1/stmt_1/expr_1 0.099819 -4.368983 2.229125 -1.513846 -4.279330 1.420045 0.111910 -2.849054 3.804933 1.579545 2.226427 -1.321840 1.809655 0.343266 2.538355 1.046049 3.764409 1.260731 1.064475 0.409220
wb_dma_rf/wire_pause_req 1.833480 2.992182 -0.229988 -1.726104 2.582530 -2.226444 -1.669496 1.146612 2.760406 1.588486 -1.530436 3.001029 -3.637482 0.795094 -1.447130 -0.755605 -3.071455 -1.067042 1.141140 -1.550396
wb_dma_ch_sel/assign_95_valid 4.875062 -0.352844 -2.516792 -4.484987 -1.582986 0.775342 -5.001000 1.847467 -2.878994 -1.963559 -0.947637 -2.303806 1.235504 2.941741 0.891734 -0.183018 0.701375 -2.635282 1.777775 -0.065221
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 1.296893 -0.774684 0.012996 0.448075 0.697319 2.966642 1.714321 -0.145460 1.640664 0.930576 0.945141 0.465431 -0.310223 -1.376637 -0.543705 0.885535 3.071757 1.932989 0.543331 -5.041584
wb_dma_ch_rf/reg_ch_stop 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_ch_sel/assign_146_req_p0 4.068691 0.996375 0.369158 -1.141849 -0.263643 0.378211 -1.666383 2.821052 -0.227187 -1.506190 0.391858 -1.184600 0.650742 3.593287 -0.743189 0.642183 1.000595 -1.477132 2.537151 -0.973075
wb_dma_ch_sel/always_45/case_1/stmt_1 -0.382745 -0.649868 0.834010 2.540793 -0.585802 -0.572991 -0.063987 0.840650 0.247175 -1.765101 3.754679 -2.409038 1.608982 2.488160 0.083226 0.604450 0.938172 -0.107164 1.315820 -0.893170
wb_dma_de/input_dma_abort 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_de/input_adr1 -0.382745 -0.649868 0.834010 2.540793 -0.585802 -0.572991 -0.063987 0.840650 0.247175 -1.765101 3.754679 -2.409038 1.608982 2.488160 0.083226 0.604450 0.938172 -0.107164 1.315820 -0.893170
wb_dma_de/input_adr0 -1.481468 0.515334 1.993396 -3.117997 -3.403795 -1.101911 1.300079 -1.998351 2.465074 -0.071105 2.180830 -0.398987 -2.766365 4.005088 -1.842213 0.622425 2.478273 0.273083 1.179990 -0.711246
wb_dma_ch_arb/reg_next_state 2.967957 0.714383 -2.851113 -2.221194 -0.727441 -0.104112 2.262459 0.917427 1.963763 -0.581850 0.177507 1.904229 2.543048 -0.734711 -1.804615 -1.948799 4.398506 3.351305 1.117065 -2.645743
wb_dma_wb_mast/input_wb_err_i 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_wb_if/wire_wbs_data_o 0.687927 -2.197554 2.143536 1.966711 1.309150 4.044169 2.908067 -1.332402 -1.374588 -0.752905 0.471347 1.132734 1.631407 -0.380654 0.854164 0.777878 -0.007759 1.780213 1.151634 2.831905
wb_dma_de/assign_73_dma_busy -0.192466 1.416241 1.884409 -1.022482 4.303149 1.020049 0.544676 -0.177841 2.802530 2.265865 -2.445266 -2.070900 -3.599648 0.756018 -1.463029 1.761154 -2.683450 -2.348755 -1.441470 -4.432969
wb_dma_de/always_22/if_1 4.553596 2.332007 -2.273821 -2.466314 2.511907 0.378082 -1.719136 2.181893 -0.916075 2.487936 -3.576180 1.835896 1.944623 -1.648471 -1.795007 -2.185010 -0.260316 -1.882046 2.957164 -0.621113
wb_dma_rf/wire_ch2_csr 5.087664 -0.599863 -1.355713 -2.569207 -2.475522 2.362446 -2.425275 0.993803 -3.199734 -1.995139 -2.494922 0.924078 0.965394 0.721085 1.059941 1.363121 -0.089084 -0.283405 0.214679 3.189126
wb_dma_de/input_de_start 2.988881 1.564657 -0.888647 -2.515370 -0.022020 -0.854895 -4.184080 1.913027 1.157558 -0.272759 -0.350343 -1.383778 2.113587 -1.047459 1.014321 1.521804 -1.459580 -1.811038 3.550441 -0.018789
wb_dma_pri_enc_sub/always_3/if_1 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 0.310236 -1.374801 1.950873 1.395689 1.180049 1.206457 -0.959830 3.078674 -0.605685 -0.630325 0.248644 -1.997080 -1.136127 2.010843 1.181851 0.523091 -2.143122 -1.380087 0.372227 0.047259
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.436836 -0.644123 -0.573455 0.579613 -0.810100 -0.222174 0.573356 3.494698 -0.906693 -2.469356 2.646217 -1.532389 2.015046 4.164805 -0.795901 -0.886409 1.324672 1.004256 2.005569 -0.634896
wb_dma_ch_sel/assign_132_req_p0/expr_1 3.743522 0.223962 -0.620365 -0.051167 0.536418 1.146919 0.368113 4.236456 -0.855839 0.315595 0.294576 -0.910916 1.809775 2.970633 -1.932847 -1.956128 3.238366 -0.803383 2.425039 -2.847471
wb_dma_ch_rf/always_25/if_1/if_1 -0.954223 -1.589291 0.514386 -1.506297 -1.060138 -1.604635 -0.406811 -0.121881 3.889850 -1.732023 0.760285 -2.422897 0.398315 -0.342696 2.845452 2.582795 -0.264449 2.083650 -0.834596 -1.868212
wb_dma_ch_sel/assign_98_valid/expr_1 2.231913 0.127024 -1.230482 -3.598148 -3.081008 -0.651155 -1.914321 2.085409 -0.834485 0.140868 0.276826 -2.451248 2.243518 4.287024 -1.336585 0.028076 3.278243 -1.361163 1.803671 -2.018633
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 1.320876 1.682731 -2.754763 -2.634145 -0.090743 0.448102 -0.356600 2.409541 -1.297496 3.315403 -0.776642 1.737294 3.216596 -0.283026 -2.404420 -0.999462 1.219593 0.498112 3.575693 -1.645255
wb_dma_ch_sel/reg_pointer 1.839712 0.802755 0.823824 -0.675326 -0.353260 1.479817 1.462272 -3.105732 2.791090 1.586202 0.202719 2.821909 -1.784058 -0.792312 -1.266320 1.201119 3.503532 1.287106 0.377726 -3.414661
wb_dma_wb_if/input_wb_err_i 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_rf/input_de_csr 2.484932 0.995729 1.319103 -0.004139 -0.351526 3.067641 1.467862 -3.249259 0.609133 -0.290810 -0.722787 2.474180 -1.136024 -1.521317 -0.726283 3.120799 1.162561 1.177901 0.276203 -0.081221
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_ch_rf/always_5/if_1/block_1/if_1 -1.707980 -1.588670 1.347636 1.602871 -1.130512 1.176650 1.280250 -3.204947 0.737125 -1.354275 2.648100 -0.662639 -1.289204 0.251444 0.356110 1.343500 1.468899 1.101899 -1.251507 -1.168437
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_sel/assign_165_req_p1/expr_1 -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_ch_rf/input_de_adr0_we 0.452717 0.446164 1.244511 -1.463223 -1.699429 -0.713233 -0.517031 -0.318277 1.360078 -1.441342 1.955479 0.271480 -1.923120 4.135631 -0.691237 1.533535 -0.316922 0.398666 1.178809 -0.148238
wb_dma_ch_sel/assign_161_req_p1 -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 -0.002108 1.642310 -2.409058 -2.524121 -0.916553 -0.214085 0.754086 -1.041306 0.400764 3.581211 0.800655 3.833819 2.699567 -0.474029 -2.749554 -0.485737 1.094249 2.144974 3.586760 -0.780365
wb_dma_ch_sel/assign_129_req_p0 3.328423 -1.949148 -0.921795 2.281603 1.165587 2.614172 0.373273 6.287195 -2.444862 -1.310430 0.381882 -1.165945 2.079910 1.378940 0.267262 -1.484853 0.533556 0.744190 1.568262 -1.642798
wb_dma_de/wire_de_ack 2.637473 2.321875 1.929540 -1.806329 -1.165199 1.064282 0.551617 -4.541677 2.073092 -1.083409 -0.242533 0.777842 0.072951 -0.059385 -1.010562 3.700940 1.004015 -0.320888 1.494116 1.789921
wb_dma_ch_arb 4.401742 1.447144 -2.687354 -2.191316 -0.334890 0.229223 1.443755 3.172505 1.060787 -0.252483 -1.315598 1.077494 2.022988 0.197987 -2.520274 -1.971724 4.141150 1.679878 0.842848 -3.318476
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_pri_enc_sub/always_3/if_1/cond -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 1.296893 -0.774684 0.012996 0.448075 0.697319 2.966642 1.714321 -0.145460 1.640664 0.930576 0.945141 0.465431 -0.310223 -1.376637 -0.543705 0.885535 3.071757 1.932989 0.543331 -5.041584
wb_dma/wire_de_txsz_we 2.643356 -0.113613 2.803770 2.954916 2.760993 3.613451 1.120113 1.474217 -1.270817 -1.361282 -0.528354 -1.504024 0.850966 -0.063694 0.334127 1.076258 -0.792481 -1.566311 1.377518 1.711329
wb_dma_ch_pri_enc/wire_pri16_out 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_pri_enc 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 2.770547 -0.278655 0.825931 0.901609 1.380217 3.165429 0.209330 0.730018 1.499124 -0.845389 1.497842 0.437284 -1.390807 -0.277515 0.134844 1.831374 0.887415 1.152678 1.643440 -3.774405
wb_dma_ch_rf/always_11/if_1/if_1/cond 2.156061 -1.353324 -2.159203 0.803247 2.453575 1.273591 -0.450133 4.573855 0.264767 -1.504535 1.834308 0.653816 -0.290873 -0.107127 0.747497 -2.058492 -0.612448 2.297365 1.814851 -3.538905
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.436836 -0.644123 -0.573455 0.579613 -0.810100 -0.222174 0.573356 3.494698 -0.906693 -2.469356 2.646217 -1.532389 2.015046 4.164805 -0.795901 -0.886409 1.324672 1.004256 2.005569 -0.634896
wb_dma_ch_pri_enc/wire_pri7_out 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_sel/always_6/stmt_1/expr_1 2.826881 2.069083 1.694787 -0.904445 -0.902933 1.438973 -0.528335 -3.929581 1.270796 -2.884433 1.494681 -0.886736 1.422377 -0.150156 -0.148625 3.771119 0.435005 -0.843633 2.709511 2.769129
wb_dma_wb_if/wire_mast_err 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 2.676292 0.473308 1.651294 0.714820 1.870799 3.792033 0.062158 -0.426309 -0.463057 1.113810 -1.621000 -2.863506 1.774897 -2.370409 0.009357 1.841779 2.077922 -2.741206 1.335239 -1.409807
wb_dma_wb_if/input_wb_cyc_i 0.248987 1.334726 -0.507034 1.517567 -0.374646 0.749782 4.858110 3.130546 -1.005289 -4.564913 1.522408 -1.261382 2.573828 0.553352 -3.408568 0.225339 -3.272547 3.495962 2.218728 3.724978
wb_dma_ch_sel/assign_97_valid 3.596649 -0.965886 -0.814309 -3.302248 -2.994884 0.070649 -4.117215 2.097584 -2.830469 -1.107817 -0.046150 -2.070776 1.629215 5.273705 0.727100 0.999410 1.177376 -2.121023 2.173491 0.177437
wb_dma/wire_mast0_drdy 1.523749 1.098952 -2.389280 -0.168507 -0.628745 3.587884 -3.579981 -3.041811 -4.031787 -0.357503 2.010332 1.415485 -2.019660 -0.363687 -2.665406 1.034192 -2.385790 -1.705663 1.356102 -0.926830
wb_dma_ch_pri_enc/wire_pri8_out 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_wb_if/wire_pt_sel_o 0.361090 -3.253498 -0.770232 1.827648 -1.312266 3.269609 1.850697 1.136119 -0.496252 -2.647616 2.002799 1.140514 2.077473 -3.780206 0.595141 -2.132226 -1.638764 4.958906 2.171366 2.647585
wb_dma_de/assign_77_read_hold/expr_1/expr_1 -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 -0.182338 0.205042 0.475529 2.601726 0.249223 -0.709958 0.559019 -0.646057 1.532738 -0.215217 3.468836 -2.468854 2.424891 0.529780 -0.633728 0.016936 3.273641 -0.595080 1.355906 -2.904550
wb_dma_ch_pri_enc/wire_pri22_out 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.099061 -1.090753 0.407890 -2.171409 -0.963812 0.906298 -0.706421 4.040975 -0.127269 -1.617105 1.218516 -0.038080 -2.108973 5.609536 -0.387944 0.186539 -0.234253 1.066751 1.818214 -1.932509
wb_dma_ch_sel/assign_143_req_p0/expr_1 4.068691 0.996375 0.369158 -1.141849 -0.263643 0.378211 -1.666383 2.821052 -0.227187 -1.506190 0.391858 -1.184600 0.650742 3.593287 -0.743189 0.642183 1.000595 -1.477132 2.537151 -0.973075
wb_dma_ch_sel/assign_135_req_p0 4.068691 0.996375 0.369158 -1.141849 -0.263643 0.378211 -1.666383 2.821052 -0.227187 -1.506190 0.391858 -1.184600 0.650742 3.593287 -0.743189 0.642183 1.000595 -1.477132 2.537151 -0.973075
wb_dma_ch_sel/wire_gnt_p0_d 3.168812 0.746110 -1.062781 -1.853599 -1.355311 1.138919 3.788697 1.041035 1.284603 -0.566133 -0.828145 0.927327 2.847364 0.554851 -2.300603 -0.084421 5.517222 3.110902 0.536087 -2.482782
wb_dma_de/assign_20_adr0_cnt_next -0.860991 -3.513856 1.478079 0.493277 -1.147554 2.533953 -0.048099 1.075564 -1.587839 0.666828 1.724135 1.690242 -1.683784 3.872280 0.383889 -0.145134 -1.412763 1.484678 0.476401 0.327593
wb_dma_wb_if/inst_check_wb_dma_wb_if -1.832577 -2.050790 0.909551 2.940596 -1.052491 1.905240 0.924557 0.282911 0.470053 -0.080933 2.242622 0.340740 -1.605659 -2.207315 0.302185 -0.175289 -1.180655 2.311178 0.266311 -0.769593
wb_dma_ch_sel/assign_153_req_p0 4.068691 0.996375 0.369158 -1.141849 -0.263643 0.378211 -1.666383 2.821052 -0.227187 -1.506190 0.391858 -1.184600 0.650742 3.593287 -0.743189 0.642183 1.000595 -1.477132 2.537151 -0.973075
wb_dma_de/assign_82_rd_ack/expr_1 4.036456 0.634620 -0.233296 0.564105 2.880300 2.535668 -1.201914 1.399174 0.448553 -0.614833 -0.806228 1.012042 -0.313926 -2.623029 0.782599 0.225481 -0.815296 -0.385551 1.835707 -1.049234
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 5.374619 1.259369 -0.800487 -1.252604 1.658130 2.164945 -1.298076 2.166707 0.096062 -1.245305 -0.948268 1.441350 0.011940 -0.497740 -0.215204 0.101789 0.045111 -0.096652 2.584924 -0.837054
wb_dma_de/reg_de_csr_we 4.615127 -0.327718 1.071366 1.031780 0.801274 4.886807 3.330446 -0.109011 -2.847530 -1.089765 -2.303766 4.235959 -0.288401 -0.119225 -0.818781 0.592133 1.828162 2.288180 0.654336 1.650572
wb_dma/wire_wb0_ack_o -1.513342 0.351470 1.083023 3.508729 2.761142 -0.069992 0.650139 -0.747093 0.832330 -1.317289 3.097383 -0.131372 -0.951489 0.153876 0.763009 0.976990 -1.618229 0.085820 0.323834 -0.434205
wb_dma_ch_sel/always_9/stmt_1/expr_1 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_ch_pri_enc/wire_pri23_out 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_sel/assign_103_valid 3.958629 0.520237 0.976864 -1.938774 -0.011252 1.869786 -1.400087 2.327176 0.151382 -0.488757 -0.821867 -0.201534 -1.117581 2.674681 -0.460057 1.497728 0.279686 -1.002742 1.948180 -1.511975
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 0.770559 0.790906 2.710423 -1.236407 -1.817866 0.539298 -2.277186 0.439154 0.476778 -0.930572 -0.218672 -2.042860 -2.728835 3.687719 0.005445 4.505222 -1.944720 -2.160927 -0.296936 -0.095336
wb_dma_rf/wire_ch1_txsz 0.605624 -1.025154 0.825277 1.071556 1.576734 1.662273 0.398208 -3.091492 1.945012 -1.489954 1.907212 1.770627 0.572392 -2.852521 1.816913 0.707694 -2.228661 1.678558 1.647007 2.968750
wb_dma_de/always_23/block_1/stmt_13 0.829326 0.230667 2.401714 -3.261958 -1.600766 1.738617 -0.219735 -1.473461 2.914829 -1.204482 -0.658368 -3.374818 2.751436 0.372264 0.472397 6.074920 -2.129743 0.066996 1.252376 2.066307
wb_dma_de/always_23/block_1/stmt_14 0.121914 -2.258886 1.286804 -1.601248 0.750155 4.089865 -0.744588 3.009987 -2.950778 3.992416 -3.054572 0.210526 -4.023323 1.192249 -0.100179 -0.705101 1.544891 -1.669725 -0.789352 -4.921234
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 2.947268 -0.222466 -0.847764 0.456289 2.700172 2.663897 -0.217995 2.021264 0.328314 0.782998 -0.888177 0.178935 0.664562 -2.829518 0.304348 -0.862951 0.825140 -0.038940 1.313663 -2.778916
wb_dma_ch_rf/assign_25_ch_adr0_dewe 0.452717 0.446164 1.244511 -1.463223 -1.699429 -0.713233 -0.517031 -0.318277 1.360078 -1.441342 1.955479 0.271480 -1.923120 4.135631 -0.691237 1.533535 -0.316922 0.398666 1.178809 -0.148238
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 4.264016 -0.013285 1.466659 0.135267 1.724451 3.154530 -1.309308 2.507714 0.303482 -0.137391 -0.645184 -0.537340 -1.030591 0.614171 0.357459 1.382603 0.225809 -1.373183 2.042307 -2.423137
wb_dma_ch_rf/input_ch_sel 1.807034 2.774896 2.202695 -2.346352 3.044391 1.782398 3.804886 -1.806368 2.671497 0.932190 -3.459166 0.175053 -2.379223 2.347483 -4.260929 3.112291 -4.040520 -0.524601 -0.784990 -0.118791
wb_dma_ch_sel/always_45/case_1/stmt_2 -0.781038 -1.366712 0.423310 1.341761 0.316721 1.481881 1.927147 -0.696083 1.485447 0.850019 1.851921 0.120485 0.038764 -0.751010 -0.141744 0.010125 2.116804 1.794699 0.183206 -3.014928
wb_dma_ch_pri_enc/wire_pri4_out 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_rf/wire_ch_txsz_we 2.676292 0.473308 1.651294 0.714820 1.870799 3.792033 0.062158 -0.426309 -0.463057 1.113810 -1.621000 -2.863506 1.774897 -2.370409 0.009357 1.841779 2.077922 -2.741206 1.335239 -1.409807
wb_dma_de/assign_70_de_adr1/expr_1 -0.781038 -1.366712 0.423310 1.341761 0.316721 1.481881 1.927147 -0.696083 1.485447 0.850019 1.851921 0.120485 0.038764 -0.751010 -0.141744 0.010125 2.116804 1.794699 0.183206 -3.014928
wb_dma_ch_sel/assign_116_valid 3.958629 0.520237 0.976864 -1.938774 -0.011252 1.869786 -1.400087 2.327176 0.151382 -0.488757 -0.821867 -0.201534 -1.117581 2.674681 -0.460057 1.497728 0.279686 -1.002742 1.948180 -1.511975
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 2.259014 1.697742 1.455105 -2.105208 -1.653995 -0.290599 -2.334570 -4.284361 2.496516 -1.790547 1.869355 -1.070256 -0.151494 1.189972 0.182226 3.197505 0.721945 -1.753965 2.273673 0.950817
wb_dma_ch_rf/always_22/if_1/if_1/cond -0.860991 -3.513856 1.478079 0.493277 -1.147554 2.533953 -0.048099 1.075564 -1.587839 0.666828 1.724135 1.690242 -1.683784 3.872280 0.383889 -0.145134 -1.412763 1.484678 0.476401 0.327593
wb_dma_wb_mast/wire_wb_addr_o -0.710327 -1.942228 0.094455 2.365650 -1.541253 0.659753 1.775336 2.068571 -0.835045 -1.815278 3.572731 -1.332542 2.150252 2.874501 -0.297646 0.024564 1.419958 2.234444 0.857372 -0.634044
wb_dma_ch_rf/reg_ch_csr_r2 2.156061 -1.353324 -2.159203 0.803247 2.453575 1.273591 -0.450133 4.573855 0.264767 -1.504535 1.834308 0.653816 -0.290873 -0.107127 0.747497 -2.058492 -0.612448 2.297365 1.814851 -3.538905
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 -0.954223 -1.589291 0.514386 -1.506297 -1.060138 -1.604635 -0.406811 -0.121881 3.889850 -1.732023 0.760285 -2.422897 0.398315 -0.342696 2.845452 2.582795 -0.264449 2.083650 -0.834596 -1.868212
wb_dma_ch_sel/assign_11_pri3 2.770547 -0.278655 0.825931 0.901609 1.380217 3.165429 0.209330 0.730018 1.499124 -0.845389 1.497842 0.437284 -1.390807 -0.277515 0.134844 1.831374 0.887415 1.152678 1.643440 -3.774405
wb_dma_de 3.223289 2.357257 -1.993634 -3.608851 0.739901 -0.410145 -1.183981 2.337463 -0.589805 1.917051 -2.783750 1.483003 1.241899 0.919928 -2.221415 -1.573378 0.779741 -1.088665 2.007645 -1.111253
wb_dma_wb_slv/wire_wb_data_o -4.556674 -4.110274 1.119408 1.444748 0.875974 0.046759 2.562267 0.547278 1.209640 1.124469 4.125077 -1.842274 -0.391014 3.021712 -0.032186 -1.118684 -2.573520 2.239011 1.508253 -1.540853
wb_dma_inc30r/always_1/stmt_1 -1.171493 -4.890463 1.072930 -0.992647 -3.034065 1.950675 1.301019 0.682105 2.277642 1.760446 1.379204 -3.445199 2.022672 -0.497535 3.302765 1.259176 1.697552 1.852637 1.098559 0.033139
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_ch_sel/assign_127_req_p0 3.599078 -1.132183 -0.304702 0.496780 1.232949 2.974991 0.232159 4.075665 -0.095184 -1.391351 1.400134 -0.342497 0.053667 1.667436 -0.054970 0.008184 1.481046 1.428279 2.259861 -3.934038
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_sel/assign_94_valid 2.988881 1.564657 -0.888647 -2.515370 -0.022020 -0.854895 -4.184080 1.913027 1.157558 -0.272759 -0.350343 -1.383778 2.113587 -1.047459 1.014321 1.521804 -1.459580 -1.811038 3.550441 -0.018789
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 2.718621 0.342018 -0.137944 0.871995 3.032255 2.463360 -1.129655 -0.448307 0.487150 0.616714 -0.399801 -1.469585 1.786519 -3.984571 0.774866 -0.373285 0.641579 -2.048119 2.063334 -1.004149
wb_dma_ch_pri_enc/wire_pri12_out 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_rf/always_20/if_1/block_1 -1.119127 -1.428826 1.596241 -3.331484 -3.420681 0.292012 -0.053554 0.058426 0.247616 0.895568 0.623492 1.247990 -3.592651 5.632569 -0.908855 0.976331 0.503649 0.965031 -0.230964 -1.030896
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 4.621178 -0.015463 -1.021891 -0.168455 2.293852 1.812097 -1.079092 1.899083 1.761950 -1.453891 1.506814 1.917924 -0.368181 -0.800652 0.553030 -1.036337 0.345796 1.302872 3.296490 -2.443272
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 -0.182634 -1.170940 2.176240 1.312684 0.868954 1.866511 -1.294867 1.581901 -0.237276 0.324006 -0.371126 -1.887577 -1.917456 0.394639 1.328077 1.998016 -2.116513 -1.573976 -0.486804 -0.902462
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 1.712328 1.239108 1.475720 -0.986403 -0.709861 1.263207 0.532504 -3.494095 2.259323 0.553716 -0.169286 3.115894 -3.009618 -0.184658 -0.791891 2.445222 1.342629 0.861532 0.116933 -1.477938
wb_dma_wb_if/input_slv_din -4.556674 -4.110274 1.119408 1.444748 0.875974 0.046759 2.562267 0.547278 1.209640 1.124469 4.125077 -1.842274 -0.391014 3.021712 -0.032186 -1.118684 -2.573520 2.239011 1.508253 -1.540853
wb_dma_ch_sel/assign_94_valid/expr_1 2.988881 1.564657 -0.888647 -2.515370 -0.022020 -0.854895 -4.184080 1.913027 1.157558 -0.272759 -0.350343 -1.383778 2.113587 -1.047459 1.014321 1.521804 -1.459580 -1.811038 3.550441 -0.018789
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 3.055010 -1.163631 3.049827 1.209410 1.695066 1.724237 -1.334655 1.284112 0.172526 -1.361304 0.446734 -0.074679 -0.466818 2.302598 1.473293 -0.316685 -2.124197 -1.995882 2.241646 3.298296
wb_dma_de/always_21 3.450838 2.089498 1.106001 -0.135497 -0.942864 2.713759 1.415436 -2.423993 -0.131750 -3.642125 1.693831 1.391080 0.825768 0.684089 -1.433282 2.891439 1.044674 1.221804 2.453213 2.593315
wb_dma_de/always_22 4.553596 2.332007 -2.273821 -2.466314 2.511907 0.378082 -1.719136 2.181893 -0.916075 2.487936 -3.576180 1.835896 1.944623 -1.648471 -1.795007 -2.185010 -0.260316 -1.882046 2.957164 -0.621113
wb_dma_de/always_23 4.553596 2.332007 -2.273821 -2.466314 2.511907 0.378082 -1.719136 2.181893 -0.916075 2.487936 -3.576180 1.835896 1.944623 -1.648471 -1.795007 -2.185010 -0.260316 -1.882046 2.957164 -0.621113
wb_dma_ch_pri_enc/wire_pri1_out 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_de/assign_78_mast0_go -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond -0.382745 -0.649868 0.834010 2.540793 -0.585802 -0.572991 -0.063987 0.840650 0.247175 -1.765101 3.754679 -2.409038 1.608982 2.488160 0.083226 0.604450 0.938172 -0.107164 1.315820 -0.893170
wb_dma_de/wire_dma_done 3.908801 1.403941 -1.047700 -3.478901 -0.428352 0.833647 -2.149282 -0.263472 1.132827 -1.169436 -2.243789 0.865432 -0.226177 -1.514183 0.661629 2.415715 -0.523414 0.189588 0.666010 -0.272961
wb_dma_ch_sel/assign_150_req_p0/expr_1 4.068691 0.996375 0.369158 -1.141849 -0.263643 0.378211 -1.666383 2.821052 -0.227187 -1.506190 0.391858 -1.184600 0.650742 3.593287 -0.743189 0.642183 1.000595 -1.477132 2.537151 -0.973075
wb_dma_rf/input_wb_rf_adr 0.614721 -2.525688 3.546813 -2.509438 0.754499 -2.063957 -0.064045 0.790150 4.185221 0.221000 -0.185539 -0.121801 0.723812 3.071920 1.397367 -4.431474 -3.355837 -1.042018 3.070229 6.540309
wb_dma_wb_if 0.097413 1.543353 -1.906807 -1.953606 0.571325 -2.789885 1.500087 -1.398762 1.691870 -0.706837 0.643979 1.118978 2.154215 -0.180709 -1.479981 -3.400521 2.346186 1.286716 1.328258 0.165157
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 4.615127 -0.327718 1.071366 1.031780 0.801274 4.886807 3.330446 -0.109011 -2.847530 -1.089765 -2.303766 4.235959 -0.288401 -0.119225 -0.818781 0.592133 1.828162 2.288180 0.654336 1.650572
wb_dma_ch_pri_enc/wire_pri25_out 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_wb_mast/reg_mast_cyc -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_ch_rf/input_wb_rf_we 1.860425 -1.029991 -2.571393 -3.573685 0.443809 -0.386138 1.528032 -0.223800 0.589135 -0.819334 -0.931127 -2.010031 4.870461 -0.371075 -0.156155 -2.882711 4.872230 1.019785 0.604645 -1.711191
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond -1.119127 -1.428826 1.596241 -3.331484 -3.420681 0.292012 -0.053554 0.058426 0.247616 0.895568 0.623492 1.247990 -3.592651 5.632569 -0.908855 0.976331 0.503649 0.965031 -0.230964 -1.030896
wb_dma_de/always_6/if_1 2.718621 0.342018 -0.137944 0.871995 3.032255 2.463360 -1.129655 -0.448307 0.487150 0.616714 -0.399801 -1.469585 1.786519 -3.984571 0.774866 -0.373285 0.641579 -2.048119 2.063334 -1.004149
wb_dma_wb_slv/always_4/stmt_1 1.714707 0.352989 2.548236 -0.347882 -2.105874 -1.609336 -0.007776 -2.083818 0.151831 -1.338279 2.881890 0.487203 1.676641 5.513818 -2.203018 -2.412249 -0.332308 -2.051727 4.698186 6.685366
wb_dma_de/assign_3_ptr_valid 1.839712 0.802755 0.823824 -0.675326 -0.353260 1.479817 1.462272 -3.105732 2.791090 1.586202 0.202719 2.821909 -1.784058 -0.792312 -1.266320 1.201119 3.503532 1.287106 0.377726 -3.414661
wb_dma_wb_mast/input_pt_sel 0.712478 -3.766572 -1.011757 0.703026 1.544754 2.782348 2.412801 0.268949 0.031743 -1.427282 1.923404 2.493221 3.981640 -0.898746 2.436235 -0.382009 -1.491455 4.916563 1.743134 3.116184
wb_dma_ch_pri_enc/wire_pri15_out 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_wb_slv/input_wb_we_i 1.632787 -1.842437 -1.197019 1.706697 -0.614149 -0.464570 -3.926472 1.505815 -2.928999 -2.911933 3.514170 4.770382 -0.203953 4.683163 1.529519 -1.781461 -2.475385 1.626449 0.542400 2.923077
wb_dma_de/reg_tsz_cnt_is_0_r 2.277748 -0.478352 0.808853 2.019853 1.827192 4.313248 0.697096 3.286038 -2.683842 -0.820600 -1.602601 -1.964188 0.543287 -0.774526 0.301303 2.113846 -0.125588 -0.453815 -0.074221 -1.473942
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 0.896737 -5.191016 0.704003 -2.873206 2.352720 3.415808 -2.320822 1.873463 -0.913438 2.523942 -2.965982 1.214899 -0.375454 -2.606420 4.734836 -2.375645 -0.648608 0.345579 1.313574 -0.793568
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma/wire_mast1_drdy 0.531552 -1.337708 -1.495024 -0.398554 0.682494 -0.599523 -1.462710 1.450314 0.720640 -1.023810 1.429582 1.508492 -1.050022 -0.297016 1.488288 -2.108844 -1.399303 1.451066 0.986356 -0.273237
wb_dma_ch_rf/wire_ch_csr_we 2.846745 -0.895442 -3.078345 -3.606762 0.130217 0.535388 2.507267 3.141994 -1.534070 -0.056550 -1.629349 0.148275 3.773070 2.012757 -1.928995 -3.183037 2.520008 1.967730 1.817533 -0.444414
wb_dma_ch_pri_enc/inst_u9 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_rf/assign_8_ch_csr 1.656962 0.139409 -2.358969 -3.546553 -0.198294 0.156723 -0.077852 3.923196 -1.961750 2.504762 -2.749648 0.540009 1.673981 2.470680 -2.006037 -1.213344 -0.045826 -0.021902 0.978535 -1.120436
wb_dma_ch_rf/wire_this_ptr_set 1.712328 1.239108 1.475720 -0.986403 -0.709861 1.263207 0.532504 -3.494095 2.259323 0.553716 -0.169286 3.115894 -3.009618 -0.184658 -0.791891 2.445222 1.342629 0.861532 0.116933 -1.477938
wb_dma_ch_pri_enc/inst_u5 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_pri_enc/inst_u4 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_pri_enc/inst_u7 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_pri_enc/inst_u6 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_pri_enc/inst_u1 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_pri_enc/inst_u0 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_pri_enc/inst_u3 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_pri_enc/inst_u2 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma/wire_de_start 2.988881 1.564657 -0.888647 -2.515370 -0.022020 -0.854895 -4.184080 1.913027 1.157558 -0.272759 -0.350343 -1.383778 2.113587 -1.047459 1.014321 1.521804 -1.459580 -1.811038 3.550441 -0.018789
wb_dma_ch_sel/assign_130_req_p0/expr_1 3.328423 -1.949148 -0.921795 2.281603 1.165587 2.614172 0.373273 6.287195 -2.444862 -1.310430 0.381882 -1.165945 2.079910 1.378940 0.267262 -1.484853 0.533556 0.744190 1.568262 -1.642798
wb_dma_rf/wire_ch_stop 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma/wire_mast0_dout 2.650939 2.555398 1.900136 0.166393 -0.132949 1.420843 3.396558 -2.453321 -0.204513 -2.398829 -0.835105 4.748137 -1.351421 1.348062 -1.807600 1.204444 1.519452 2.121357 0.179967 3.414343
wb_dma_ch_rf/input_de_adr0 -1.744083 0.176376 0.481204 -3.025618 -2.029801 0.341672 -1.980397 0.058165 -1.732484 0.544722 0.218845 0.779199 -4.929177 4.077667 -0.675795 2.467937 -0.631153 -0.185496 -0.636369 -3.163535
wb_dma_ch_rf/input_de_adr1 -0.781038 -1.366712 0.423310 1.341761 0.316721 1.481881 1.927147 -0.696083 1.485447 0.850019 1.851921 0.120485 0.038764 -0.751010 -0.141744 0.010125 2.116804 1.794699 0.183206 -3.014928
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_wb_if/input_wbs_data_i 2.650939 2.555398 1.900136 0.166393 -0.132949 1.420843 3.396558 -2.453321 -0.204513 -2.398829 -0.835105 4.748137 -1.351421 1.348062 -1.807600 1.204444 1.519452 2.121357 0.179967 3.414343
wb_dma_de/reg_tsz_dec 1.146229 -1.502489 1.672840 1.821092 1.997436 4.314757 1.059114 3.607422 -2.737749 -1.120935 -1.545278 -3.520697 1.239305 -0.037856 0.938372 2.182740 -1.039160 -0.568386 0.027796 -0.337591
wb_dma_ch_sel/input_ch0_am0 -0.860991 -3.513856 1.478079 0.493277 -1.147554 2.533953 -0.048099 1.075564 -1.587839 0.666828 1.724135 1.690242 -1.683784 3.872280 0.383889 -0.145134 -1.412763 1.484678 0.476401 0.327593
wb_dma_ch_sel/input_ch0_am1 -0.583211 -1.644542 -0.223074 -1.517603 -2.251429 0.535981 -0.667295 0.104238 1.995698 -0.615662 1.195431 -1.491866 1.071180 -0.294280 1.528200 3.674979 -0.328591 2.422125 0.193634 -2.134356
wb_dma_ch_sel/assign_162_req_p1 -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 1.993869 -0.082471 0.915551 2.602640 1.418968 4.495817 1.600486 -0.395325 -0.977095 -1.236413 0.167447 -0.347501 0.479297 -2.565925 0.240975 2.863792 0.924886 0.957601 0.294652 -1.389708
wb_dma_rf/wire_ch5_csr 3.654230 0.064716 -1.868816 -2.284092 -1.640556 1.884952 -0.397698 1.571503 -2.201991 0.234024 -2.306417 1.087059 1.992999 -0.290998 -0.593462 -0.111805 2.341664 0.417920 0.606962 0.199655
wb_dma_ch_rf/wire_ch_am1_we -0.954223 -1.589291 0.514386 -1.506297 -1.060138 -1.604635 -0.406811 -0.121881 3.889850 -1.732023 0.760285 -2.422897 0.398315 -0.342696 2.845452 2.582795 -0.264449 2.083650 -0.834596 -1.868212
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_ch_rf/always_2/if_1/if_1/block_1 1.839712 0.802755 0.823824 -0.675326 -0.353260 1.479817 1.462272 -3.105732 2.791090 1.586202 0.202719 2.821909 -1.784058 -0.792312 -1.266320 1.201119 3.503532 1.287106 0.377726 -3.414661
wb_dma_inc30r/wire_out -2.474524 -4.091820 -1.014726 -1.085308 -3.150307 1.797390 2.173976 0.813592 0.858583 1.017035 2.103263 0.072834 1.127880 1.642460 0.209935 0.772875 1.750922 4.951263 -1.143472 -3.282203
wb_dma_ch_pri_enc/reg_pri_out 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma/input_wb0_we_i 1.632787 -1.842437 -1.197019 1.706697 -0.614149 -0.464570 -3.926472 1.505815 -2.928999 -2.911933 3.514170 4.770382 -0.203953 4.683163 1.529519 -1.781461 -2.475385 1.626449 0.542400 2.923077
wb_dma_de/always_2/if_1/if_1/stmt_1 -2.258395 -3.814839 -0.403977 -2.846698 -3.619507 1.151220 -0.044954 -0.506946 1.485119 0.220283 1.537197 0.632648 -0.548890 2.227719 1.211288 2.507883 -0.370722 4.438810 -1.377844 -2.488277
wb_dma_ch_rf/wire_ch_txsz_dewe 2.643356 -0.113613 2.803770 2.954916 2.760993 3.613451 1.120113 1.474217 -1.270817 -1.361282 -0.528354 -1.504024 0.850966 -0.063694 0.334127 1.076258 -0.792481 -1.566311 1.377518 1.711329
wb_dma_de/always_22/if_1/stmt_2 4.553596 2.332007 -2.273821 -2.466314 2.511907 0.378082 -1.719136 2.181893 -0.916075 2.487936 -3.576180 1.835896 1.944623 -1.648471 -1.795007 -2.185010 -0.260316 -1.882046 2.957164 -0.621113
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 1.840151 -1.974076 1.592922 1.276022 1.714918 1.334919 -0.123468 3.821963 -0.445846 -2.173717 2.054783 -0.411612 -0.726711 3.687502 0.996676 -1.800473 -1.473936 0.100424 2.614254 0.972447
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 -0.954223 -1.589291 0.514386 -1.506297 -1.060138 -1.604635 -0.406811 -0.121881 3.889850 -1.732023 0.760285 -2.422897 0.398315 -0.342696 2.845452 2.582795 -0.264449 2.083650 -0.834596 -1.868212
wb_dma_ch_sel/assign_149_req_p0/expr_1 4.068691 0.996375 0.369158 -1.141849 -0.263643 0.378211 -1.666383 2.821052 -0.227187 -1.506190 0.391858 -1.184600 0.650742 3.593287 -0.743189 0.642183 1.000595 -1.477132 2.537151 -0.973075
wb_dma/wire_de_ack 2.637473 2.321875 1.929540 -1.806329 -1.165199 1.064282 0.551617 -4.541677 2.073092 -1.083409 -0.242533 0.777842 0.072951 -0.059385 -1.010562 3.700940 1.004015 -0.320888 1.494116 1.789921
wb_dma_wb_mast/always_1/if_1 2.650939 2.555398 1.900136 0.166393 -0.132949 1.420843 3.396558 -2.453321 -0.204513 -2.398829 -0.835105 4.748137 -1.351421 1.348062 -1.807600 1.204444 1.519452 2.121357 0.179967 3.414343
wb_dma_wb_if/wire_wb_cyc_o -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_ch_sel/assign_143_req_p0 4.068691 0.996375 0.369158 -1.141849 -0.263643 0.378211 -1.666383 2.821052 -0.227187 -1.506190 0.391858 -1.184600 0.650742 3.593287 -0.743189 0.642183 1.000595 -1.477132 2.537151 -0.973075
wb_dma_wb_mast/wire_mast_err 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 2.770547 -0.278655 0.825931 0.901609 1.380217 3.165429 0.209330 0.730018 1.499124 -0.845389 1.497842 0.437284 -1.390807 -0.277515 0.134844 1.831374 0.887415 1.152678 1.643440 -3.774405
wb_dma/wire_slv0_dout 1.716990 -0.485687 3.838050 0.387202 -2.026520 -0.311029 -0.794043 -1.400433 0.601841 0.040131 2.137386 -1.127897 2.483480 4.622910 -1.729477 -1.871259 -0.525243 -3.677616 4.233896 6.571542
wb_dma_ch_sel/reg_am1 -0.583211 -1.644542 -0.223074 -1.517603 -2.251429 0.535981 -0.667295 0.104238 1.995698 -0.615662 1.195431 -1.491866 1.071180 -0.294280 1.528200 3.674979 -0.328591 2.422125 0.193634 -2.134356
wb_dma_ch_sel/input_next_ch 3.908801 1.403941 -1.047700 -3.478901 -0.428352 0.833647 -2.149282 -0.263472 1.132827 -1.169436 -2.243789 0.865432 -0.226177 -1.514183 0.661629 2.415715 -0.523414 0.189588 0.666010 -0.272961
wb_dma_de/always_9 1.146229 -1.502489 1.672840 1.821092 1.997436 4.314757 1.059114 3.607422 -2.737749 -1.120935 -1.545278 -3.520697 1.239305 -0.037856 0.938372 2.182740 -1.039160 -0.568386 0.027796 -0.337591
wb_dma_de/always_8 3.482813 -0.023000 0.040416 -0.063406 2.759422 1.494928 -2.317709 2.762698 1.293861 -0.240609 -0.102097 0.400159 -1.426509 -0.695558 1.079723 -0.277362 -1.657826 -0.816806 2.162634 -2.131849
wb_dma_wb_mast/always_1/if_1/cond 2.650939 2.555398 1.900136 0.166393 -0.132949 1.420843 3.396558 -2.453321 -0.204513 -2.398829 -0.835105 4.748137 -1.351421 1.348062 -1.807600 1.204444 1.519452 2.121357 0.179967 3.414343
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.436836 -0.644123 -0.573455 0.579613 -0.810100 -0.222174 0.573356 3.494698 -0.906693 -2.469356 2.646217 -1.532389 2.015046 4.164805 -0.795901 -0.886409 1.324672 1.004256 2.005569 -0.634896
wb_dma_rf/always_1/case_1/stmt_12 -2.132706 -1.520895 3.349001 2.282400 -1.008501 1.010834 0.128177 -1.525985 0.600911 0.495224 2.458820 0.928454 -3.152203 0.975089 1.067975 0.981731 -1.101698 -0.208932 0.553396 1.427745
wb_dma_rf/always_1/case_1/stmt_13 -1.147799 -1.011198 1.226488 -0.128914 0.171191 -1.647780 0.036918 -0.929251 3.669753 -1.949288 1.460942 -1.294286 -1.364967 0.086208 2.325391 1.323572 -0.564494 1.422317 -0.856048 -1.224144
wb_dma_de/always_3 -0.501349 -1.925848 -0.813213 1.416771 -1.252979 -0.119102 1.362535 0.803090 1.799955 -1.121568 3.140239 -2.617487 4.703757 -0.613911 0.995216 1.110269 2.230112 2.699222 1.180889 -1.911186
wb_dma_de/always_2 -1.220021 -1.985905 1.004975 -4.803266 -4.105767 -0.271573 -1.131939 -0.175337 1.798731 0.617105 0.267147 -0.330361 -2.279208 4.018940 0.545055 2.338209 0.471851 1.410968 -0.435264 -1.923503
wb_dma_de/always_5 4.264016 -0.013285 1.466659 0.135267 1.724451 3.154530 -1.309308 2.507714 0.303482 -0.137391 -0.645184 -0.537340 -1.030591 0.614171 0.357459 1.382603 0.225809 -1.373183 2.042307 -2.423137
wb_dma_de/always_4 3.482813 -0.023000 0.040416 -0.063406 2.759422 1.494928 -2.317709 2.762698 1.293861 -0.240609 -0.102097 0.400159 -1.426509 -0.695558 1.079723 -0.277362 -1.657826 -0.816806 2.162634 -2.131849
wb_dma_de/always_7 2.277748 -0.478352 0.808853 2.019853 1.827192 4.313248 0.697096 3.286038 -2.683842 -0.820600 -1.602601 -1.964188 0.543287 -0.774526 0.301303 2.113846 -0.125588 -0.453815 -0.074221 -1.473942
wb_dma_de/always_6 2.718621 0.342018 -0.137944 0.871995 3.032255 2.463360 -1.129655 -0.448307 0.487150 0.616714 -0.399801 -1.469585 1.786519 -3.984571 0.774866 -0.373285 0.641579 -2.048119 2.063334 -1.004149
wb_dma_ch_sel/input_ch3_txsz 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond -0.182634 -1.170940 2.176240 1.312684 0.868954 1.866511 -1.294867 1.581901 -0.237276 0.324006 -0.371126 -1.887577 -1.917456 0.394639 1.328077 1.998016 -2.116513 -1.573976 -0.486804 -0.902462
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_ch_rf/always_11/if_1 2.156061 -1.353324 -2.159203 0.803247 2.453575 1.273591 -0.450133 4.573855 0.264767 -1.504535 1.834308 0.653816 -0.290873 -0.107127 0.747497 -2.058492 -0.612448 2.297365 1.814851 -3.538905
wb_dma_ch_sel/assign_147_req_p0/expr_1 4.068691 0.996375 0.369158 -1.141849 -0.263643 0.378211 -1.666383 2.821052 -0.227187 -1.506190 0.391858 -1.184600 0.650742 3.593287 -0.743189 0.642183 1.000595 -1.477132 2.537151 -0.973075
wb_dma_ch_sel/always_45/case_1/cond -0.182338 0.205042 0.475529 2.601726 0.249223 -0.709958 0.559019 -0.646057 1.532738 -0.215217 3.468836 -2.468854 2.424891 0.529780 -0.633728 0.016936 3.273641 -0.595080 1.355906 -2.904550
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 -0.382745 -0.649868 0.834010 2.540793 -0.585802 -0.572991 -0.063987 0.840650 0.247175 -1.765101 3.754679 -2.409038 1.608982 2.488160 0.083226 0.604450 0.938172 -0.107164 1.315820 -0.893170
wb_dma_de/assign_68_de_txsz 1.353678 -0.244737 1.694798 0.802072 2.037600 3.701511 -0.654357 1.659984 -1.798296 -0.459750 -1.951713 -5.023900 1.370537 -1.228091 1.080181 3.440279 -0.925550 -2.581573 0.411127 -0.978686
wb_dma_de/always_23/block_1/case_1/block_10/if_2 2.826881 2.069083 1.694787 -0.904445 -0.902933 1.438973 -0.528335 -3.929581 1.270796 -2.884433 1.494681 -0.886736 1.422377 -0.150156 -0.148625 3.771119 0.435005 -0.843633 2.709511 2.769129
wb_dma_ch_rf/always_20/if_1 -1.119127 -1.428826 1.596241 -3.331484 -3.420681 0.292012 -0.053554 0.058426 0.247616 0.895568 0.623492 1.247990 -3.592651 5.632569 -0.908855 0.976331 0.503649 0.965031 -0.230964 -1.030896
wb_dma/input_wb0s_data_i 2.650939 2.555398 1.900136 0.166393 -0.132949 1.420843 3.396558 -2.453321 -0.204513 -2.398829 -0.835105 4.748137 -1.351421 1.348062 -1.807600 1.204444 1.519452 2.121357 0.179967 3.414343
wb_dma_de/reg_dma_done_d 4.775424 2.519670 -0.452644 -1.214751 1.437771 1.292917 -1.525527 -0.860622 0.402104 -1.149278 -1.775884 1.781940 -0.470517 -1.893484 -0.189266 1.063517 -0.284351 -1.041420 1.462255 0.732692
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 0.452717 0.446164 1.244511 -1.463223 -1.699429 -0.713233 -0.517031 -0.318277 1.360078 -1.441342 1.955479 0.271480 -1.923120 4.135631 -0.691237 1.533535 -0.316922 0.398666 1.178809 -0.148238
wb_dma_wb_slv/assign_1_rf_sel -0.593521 3.810934 -0.166349 2.293783 2.450908 -3.262964 0.193752 4.041981 0.385803 -2.063587 2.797135 -0.409436 -1.598051 5.805102 -2.506307 -0.244475 -1.507998 -0.933887 0.088256 -2.015087
wb_dma_ch_rf/assign_23_ch_csr_dewe 4.615127 -0.327718 1.071366 1.031780 0.801274 4.886807 3.330446 -0.109011 -2.847530 -1.089765 -2.303766 4.235959 -0.288401 -0.119225 -0.818781 0.592133 1.828162 2.288180 0.654336 1.650572
wb_dma_de/always_4/if_1/if_1/cond 3.482813 -0.023000 0.040416 -0.063406 2.759422 1.494928 -2.317709 2.762698 1.293861 -0.240609 -0.102097 0.400159 -1.426509 -0.695558 1.079723 -0.277362 -1.657826 -0.816806 2.162634 -2.131849
wb_dma_ch_sel/assign_376_gnt_p1 -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_de/wire_wr_ack 4.036456 0.634620 -0.233296 0.564105 2.880300 2.535668 -1.201914 1.399174 0.448553 -0.614833 -0.806228 1.012042 -0.313926 -2.623029 0.782599 0.225481 -0.815296 -0.385551 1.835707 -1.049234
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 1.993869 -0.082471 0.915551 2.602640 1.418968 4.495817 1.600486 -0.395325 -0.977095 -1.236413 0.167447 -0.347501 0.479297 -2.565925 0.240975 2.863792 0.924886 0.957601 0.294652 -1.389708
wb_dma_ch_arb/always_1 2.967957 0.714383 -2.851113 -2.221194 -0.727441 -0.104112 2.262459 0.917427 1.963763 -0.581850 0.177507 1.904229 2.543048 -0.734711 -1.804615 -1.948799 4.398506 3.351305 1.117065 -2.645743
wb_dma_ch_arb/always_2 2.967957 0.714383 -2.851113 -2.221194 -0.727441 -0.104112 2.262459 0.917427 1.963763 -0.581850 0.177507 1.904229 2.543048 -0.734711 -1.804615 -1.948799 4.398506 3.351305 1.117065 -2.645743
wb_dma/wire_ch0_txsz 3.168299 0.528941 1.810547 1.220635 1.512161 3.558590 -0.716163 -0.027134 -1.328796 -0.649067 -1.635442 -2.445002 1.285477 -1.824983 0.835097 2.772458 0.384431 -2.521116 1.051902 0.394026
wb_dma_de/always_19 -1.138648 0.781105 -2.492481 -2.699414 -1.777890 -0.956442 2.683418 2.025724 1.945586 -3.250820 1.492748 0.081474 0.416799 1.445076 -1.571234 2.574863 -1.294723 5.769433 -0.002840 -2.363006
wb_dma_de/always_18 -0.329619 0.024000 0.356248 3.602386 -2.330493 1.334838 -0.240102 -2.602201 -2.564593 -0.703235 4.583602 -1.193594 2.451576 1.901030 -1.336571 2.561398 2.082794 -0.428174 1.960114 -0.363730
wb_dma_de/always_15 3.835148 0.271936 1.195942 1.136286 1.426468 4.016601 0.148999 1.487721 -1.383930 -0.613171 -1.392769 -0.442619 0.319603 -0.859390 0.076976 1.908756 0.823784 -0.844058 1.062244 -0.837406
wb_dma_de/always_14 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_de/always_11 -0.382745 -0.649868 0.834010 2.540793 -0.585802 -0.572991 -0.063987 0.840650 0.247175 -1.765101 3.754679 -2.409038 1.608982 2.488160 0.083226 0.604450 0.938172 -0.107164 1.315820 -0.893170
wb_dma_de/always_13 3.908801 1.403941 -1.047700 -3.478901 -0.428352 0.833647 -2.149282 -0.263472 1.132827 -1.169436 -2.243789 0.865432 -0.226177 -1.514183 0.661629 2.415715 -0.523414 0.189588 0.666010 -0.272961
wb_dma_de/always_12 3.482813 -0.023000 0.040416 -0.063406 2.759422 1.494928 -2.317709 2.762698 1.293861 -0.240609 -0.102097 0.400159 -1.426509 -0.695558 1.079723 -0.277362 -1.657826 -0.816806 2.162634 -2.131849
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 2.741543 -0.623817 0.648186 -1.683801 1.655116 -0.263460 -2.358014 0.962452 1.977251 -3.006990 0.198735 0.456471 -3.580781 3.987710 0.498592 -1.335420 -4.707620 -1.210959 -0.752572 2.343173
wb_dma_ch_sel/assign_155_req_p0/expr_1 4.068691 0.996375 0.369158 -1.141849 -0.263643 0.378211 -1.666383 2.821052 -0.227187 -1.506190 0.391858 -1.184600 0.650742 3.593287 -0.743189 0.642183 1.000595 -1.477132 2.537151 -0.973075
wb_dma_ch_pri_enc/wire_pri13_out 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_de/reg_read_r 3.835148 0.271936 1.195942 1.136286 1.426468 4.016601 0.148999 1.487721 -1.383930 -0.613171 -1.392769 -0.442619 0.319603 -0.859390 0.076976 1.908756 0.823784 -0.844058 1.062244 -0.837406
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 4.976531 0.687707 -1.075925 0.623962 2.142077 2.784144 -0.000738 0.254741 0.567394 -2.179708 0.901144 2.219665 0.913677 -2.494322 0.345160 -0.179157 1.000872 1.545572 2.910750 -0.679306
wb_dma/assign_9_slv0_pt_in -1.513342 0.351470 1.083023 3.508729 2.761142 -0.069992 0.650139 -0.747093 0.832330 -1.317289 3.097383 -0.131372 -0.951489 0.153876 0.763009 0.976990 -1.618229 0.085820 0.323834 -0.434205
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 2.826881 2.069083 1.694787 -0.904445 -0.902933 1.438973 -0.528335 -3.929581 1.270796 -2.884433 1.494681 -0.886736 1.422377 -0.150156 -0.148625 3.771119 0.435005 -0.843633 2.709511 2.769129
wb_dma_ch_rf/always_17/if_1/block_1 2.718621 0.342018 -0.137944 0.871995 3.032255 2.463360 -1.129655 -0.448307 0.487150 0.616714 -0.399801 -1.469585 1.786519 -3.984571 0.774866 -0.373285 0.641579 -2.048119 2.063334 -1.004149
wb_dma_ch_rf/assign_10_ch_enable/expr_1 -0.662002 2.260600 -2.887867 -3.470858 -1.957629 -1.073641 -0.133759 -1.439337 1.168333 3.556707 1.364902 1.940665 2.632101 -0.580978 -2.897749 0.708797 1.653963 1.467851 3.481304 -2.446384
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 4.264016 -0.013285 1.466659 0.135267 1.724451 3.154530 -1.309308 2.507714 0.303482 -0.137391 -0.645184 -0.537340 -1.030591 0.614171 0.357459 1.382603 0.225809 -1.373183 2.042307 -2.423137
wb_dma_de/assign_20_adr0_cnt_next/expr_1 -0.860991 -3.513856 1.478079 0.493277 -1.147554 2.533953 -0.048099 1.075564 -1.587839 0.666828 1.724135 1.690242 -1.683784 3.872280 0.383889 -0.145134 -1.412763 1.484678 0.476401 0.327593
wb_dma_ch_pri_enc/wire_pri2_out 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_de/always_11/stmt_1 -0.382745 -0.649868 0.834010 2.540793 -0.585802 -0.572991 -0.063987 0.840650 0.247175 -1.765101 3.754679 -2.409038 1.608982 2.488160 0.083226 0.604450 0.938172 -0.107164 1.315820 -0.893170
wb_dma_ch_rf/wire_ch_adr1_we -0.182338 0.205042 0.475529 2.601726 0.249223 -0.709958 0.559019 -0.646057 1.532738 -0.215217 3.468836 -2.468854 2.424891 0.529780 -0.633728 0.016936 3.273641 -0.595080 1.355906 -2.904550
wb_dma_ch_sel_checker/input_ch_sel 1.182211 0.270590 2.211043 0.111944 -0.359374 0.242247 -0.326119 -3.499278 2.299516 -1.076378 2.049357 1.685681 -1.159886 0.613376 0.470107 0.922564 -0.107908 -0.071698 1.882779 2.104539
wb_dma_ch_sel/input_ch1_adr1 -0.781038 -1.366712 0.423310 1.341761 0.316721 1.481881 1.927147 -0.696083 1.485447 0.850019 1.851921 0.120485 0.038764 -0.751010 -0.141744 0.010125 2.116804 1.794699 0.183206 -3.014928
wb_dma/wire_slv0_pt_in -1.513342 0.351470 1.083023 3.508729 2.761142 -0.069992 0.650139 -0.747093 0.832330 -1.317289 3.097383 -0.131372 -0.951489 0.153876 0.763009 0.976990 -1.618229 0.085820 0.323834 -0.434205
wb_dma_rf/always_2/if_1/if_1/cond 3.911307 1.950615 0.803666 -2.018294 1.254588 -1.542818 -1.066836 0.451879 2.123850 -1.401949 -2.387156 2.199610 -4.395667 2.013741 -0.478617 -1.226928 -0.219885 -1.386576 -0.739339 -0.332797
wb_dma_pri_enc_sub/reg_pri_out_d 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_pri_enc/always_4/case_1 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_pri_enc/wire_pri29_out 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 3.075099 0.738644 1.381378 1.524965 0.868640 3.566666 0.829675 -2.226857 0.274732 -1.400449 0.643791 0.764494 0.393993 -2.137678 0.082161 2.402470 1.394007 0.283807 1.545715 0.119287
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 2.718621 0.342018 -0.137944 0.871995 3.032255 2.463360 -1.129655 -0.448307 0.487150 0.616714 -0.399801 -1.469585 1.786519 -3.984571 0.774866 -0.373285 0.641579 -2.048119 2.063334 -1.004149
wb_dma_de/wire_read_hold -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 -0.182338 0.205042 0.475529 2.601726 0.249223 -0.709958 0.559019 -0.646057 1.532738 -0.215217 3.468836 -2.468854 2.424891 0.529780 -0.633728 0.016936 3.273641 -0.595080 1.355906 -2.904550
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 2.770547 -0.278655 0.825931 0.901609 1.380217 3.165429 0.209330 0.730018 1.499124 -0.845389 1.497842 0.437284 -1.390807 -0.277515 0.134844 1.831374 0.887415 1.152678 1.643440 -3.774405
wb_dma_ch_rf/wire_sw_pointer 4.563993 2.390532 -1.457603 -2.513799 0.012697 -2.100435 -2.132764 0.177253 1.990109 -4.201557 -1.936491 -0.925711 0.833960 -1.161460 1.586260 1.877627 0.643977 -0.155631 -0.541393 -0.067201
wb_dma/wire_slv0_din -3.129495 -1.563484 2.368152 -0.078280 -0.296025 -1.538489 1.610129 2.799975 -0.994396 1.722220 0.365027 -1.117226 -3.477719 0.913963 1.549015 0.650096 -0.504703 -0.777465 2.989911 -0.833700
wb_dma_ch_rf/input_dma_err 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_ch_sel/assign_158_req_p1 -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_ch_rf/assign_17_ch_am1_we -0.954223 -1.589291 0.514386 -1.506297 -1.060138 -1.604635 -0.406811 -0.121881 3.889850 -1.732023 0.760285 -2.422897 0.398315 -0.342696 2.845452 2.582795 -0.264449 2.083650 -0.834596 -1.868212
wb_dma_ch_rf/assign_7_pointer_s -1.707980 -1.588670 1.347636 1.602871 -1.130512 1.176650 1.280250 -3.204947 0.737125 -1.354275 2.648100 -0.662639 -1.289204 0.251444 0.356110 1.343500 1.468899 1.101899 -1.251507 -1.168437
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_wb_slv/always_5/stmt_1 1.498520 -0.188058 1.433781 0.599686 -0.433535 -0.960090 -0.959478 2.476356 0.026549 -2.926886 3.202598 -1.526374 0.458857 5.654285 -0.138384 -0.161003 -0.693161 -0.736852 2.734457 1.354344
wb_dma_ch_sel/assign_161_req_p1/expr_1 -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_wb_mast/assign_1 1.266011 -3.017815 -1.316435 2.612310 0.407676 1.418326 0.904071 0.101794 -0.120097 -1.940894 3.762976 2.397502 5.991644 -0.640133 2.328483 -0.052666 -0.680413 4.273246 2.389704 3.521563
wb_dma_ch_sel/input_de_ack 2.637473 2.321875 1.929540 -1.806329 -1.165199 1.064282 0.551617 -4.541677 2.073092 -1.083409 -0.242533 0.777842 0.072951 -0.059385 -1.010562 3.700940 1.004015 -0.320888 1.494116 1.789921
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.436836 -0.644123 -0.573455 0.579613 -0.810100 -0.222174 0.573356 3.494698 -0.906693 -2.469356 2.646217 -1.532389 2.015046 4.164805 -0.795901 -0.886409 1.324672 1.004256 2.005569 -0.634896
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 3.599078 -1.132183 -0.304702 0.496780 1.232949 2.974991 0.232159 4.075665 -0.095184 -1.391351 1.400134 -0.342497 0.053667 1.667436 -0.054970 0.008184 1.481046 1.428279 2.259861 -3.934038
wb_dma_ch_sel/reg_valid_sel 2.988881 1.564657 -0.888647 -2.515370 -0.022020 -0.854895 -4.184080 1.913027 1.157558 -0.272759 -0.350343 -1.383778 2.113587 -1.047459 1.014321 1.521804 -1.459580 -1.811038 3.550441 -0.018789
wb_dma_de/assign_63_chunk_cnt_is_0_d 3.482813 -0.023000 0.040416 -0.063406 2.759422 1.494928 -2.317709 2.762698 1.293861 -0.240609 -0.102097 0.400159 -1.426509 -0.695558 1.079723 -0.277362 -1.657826 -0.816806 2.162634 -2.131849
wb_dma_de/assign_64_tsz_cnt_is_0_d 2.947268 -0.222466 -0.847764 0.456289 2.700172 2.663897 -0.217995 2.021264 0.328314 0.782998 -0.888177 0.178935 0.664562 -2.829518 0.304348 -0.862951 0.825140 -0.038940 1.313663 -2.778916
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond -1.707980 -1.588670 1.347636 1.602871 -1.130512 1.176650 1.280250 -3.204947 0.737125 -1.354275 2.648100 -0.662639 -1.289204 0.251444 0.356110 1.343500 1.468899 1.101899 -1.251507 -1.168437
wb_dma_wb_mast/always_4/stmt_1 -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_ch_sel/assign_375_gnt_p0 3.168812 0.746110 -1.062781 -1.853599 -1.355311 1.138919 3.788697 1.041035 1.284603 -0.566133 -0.828145 0.927327 2.847364 0.554851 -2.300603 -0.084421 5.517222 3.110902 0.536087 -2.482782
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.436836 -0.644123 -0.573455 0.579613 -0.810100 -0.222174 0.573356 3.494698 -0.906693 -2.469356 2.646217 -1.532389 2.015046 4.164805 -0.795901 -0.886409 1.324672 1.004256 2.005569 -0.634896
wb_dma/inst_u2 3.223289 2.357257 -1.993634 -3.608851 0.739901 -0.410145 -1.183981 2.337463 -0.589805 1.917051 -2.783750 1.483003 1.241899 0.919928 -2.221415 -1.573378 0.779741 -1.088665 2.007645 -1.111253
wb_dma/inst_u1 2.725202 1.328320 -1.665661 -3.458635 -0.347180 0.517768 -1.566336 2.554435 -1.092372 2.652587 -3.561789 1.140740 0.430525 0.322224 -1.519639 -0.156740 -0.054459 -1.136111 0.795063 -1.068951
wb_dma/inst_u0 1.681382 -0.667133 -1.318877 -4.633551 -1.736695 -1.283709 -1.571889 0.726542 -0.110763 0.639347 -2.398225 -1.755965 1.806933 1.691158 -0.039098 -1.150463 1.639595 -1.488273 -0.028269 -0.098448
wb_dma/inst_u4 2.504083 1.079967 -3.315623 1.828322 -0.521446 0.127698 0.305124 3.292125 -1.635949 -4.303430 2.328442 2.058751 1.308855 -2.029707 -1.245352 -3.033701 -1.098357 2.984108 2.332664 1.911212
wb_dma_ch_rf/assign_2_ch_adr1 0.164234 -0.703485 1.763816 2.513399 0.960847 -1.092060 0.384516 -1.347433 3.108332 -0.461513 3.479683 -3.139282 2.727384 0.231338 0.516208 -2.035530 3.814409 -1.238952 1.757777 -1.542806
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_ch_rf/wire_pointer_s -1.707980 -1.588670 1.347636 1.602871 -1.130512 1.176650 1.280250 -3.204947 0.737125 -1.354275 2.648100 -0.662639 -1.289204 0.251444 0.356110 1.343500 1.468899 1.101899 -1.251507 -1.168437
wb_dma_ch_sel/always_40/case_1/stmt_1 2.314107 -0.201649 0.441920 -0.672702 0.213632 2.341036 0.994363 -1.991077 2.948383 0.956421 1.484473 1.122633 0.016322 -1.253406 -0.611187 0.495194 3.775378 1.238989 1.928012 -3.881643
wb_dma_ch_sel/always_40/case_1/stmt_2 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_ch_sel/always_40/case_1/stmt_3 1.182211 0.270590 2.211043 0.111944 -0.359374 0.242247 -0.326119 -3.499278 2.299516 -1.076378 2.049357 1.685681 -1.159886 0.613376 0.470107 0.922564 -0.107908 -0.071698 1.882779 2.104539
wb_dma_ch_sel/always_40/case_1/stmt_4 1.712328 1.239108 1.475720 -0.986403 -0.709861 1.263207 0.532504 -3.494095 2.259323 0.553716 -0.169286 3.115894 -3.009618 -0.184658 -0.791891 2.445222 1.342629 0.861532 0.116933 -1.477938
wb_dma_pri_enc_sub 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_rf/reg_ch_am1_r -0.954223 -1.589291 0.514386 -1.506297 -1.060138 -1.604635 -0.406811 -0.121881 3.889850 -1.732023 0.760285 -2.422897 0.398315 -0.342696 2.845452 2.582795 -0.264449 2.083650 -0.834596 -1.868212
wb_dma_de/assign_72_dma_err 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_de/reg_ptr_adr_low -0.820026 0.080803 0.269489 2.158288 -2.122326 2.296779 0.155689 -4.220198 -2.550705 0.416669 3.920696 0.757738 0.752482 1.412752 -1.747057 2.748137 1.146412 0.285638 2.101657 -0.138782
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_de/reg_state 4.553596 2.332007 -2.273821 -2.466314 2.511907 0.378082 -1.719136 2.181893 -0.916075 2.487936 -3.576180 1.835896 1.944623 -1.648471 -1.795007 -2.185010 -0.260316 -1.882046 2.957164 -0.621113
wb_dma_ch_rf/always_26/if_1 4.563993 2.390532 -1.457603 -2.513799 0.012697 -2.100435 -2.132764 0.177253 1.990109 -4.201557 -1.936491 -0.925711 0.833960 -1.161460 1.586260 1.877627 0.643977 -0.155631 -0.541393 -0.067201
wb_dma_de/always_23/block_1/case_1/block_5/if_1 0.641747 -2.402924 0.296893 -3.393583 2.319362 2.955674 -1.015144 0.613832 -1.509556 1.941065 -3.681145 2.870047 -2.070274 -3.008944 2.721396 -1.644537 0.872916 0.878347 0.623924 -2.214490
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 2.826881 2.069083 1.694787 -0.904445 -0.902933 1.438973 -0.528335 -3.929581 1.270796 -2.884433 1.494681 -0.886736 1.422377 -0.150156 -0.148625 3.771119 0.435005 -0.843633 2.709511 2.769129
wb_dma_ch_sel/assign_113_valid 3.958629 0.520237 0.976864 -1.938774 -0.011252 1.869786 -1.400087 2.327176 0.151382 -0.488757 -0.821867 -0.201534 -1.117581 2.674681 -0.460057 1.497728 0.279686 -1.002742 1.948180 -1.511975
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 0.452717 0.446164 1.244511 -1.463223 -1.699429 -0.713233 -0.517031 -0.318277 1.360078 -1.441342 1.955479 0.271480 -1.923120 4.135631 -0.691237 1.533535 -0.316922 0.398666 1.178809 -0.148238
wb_dma_inc30r/always_1 -1.171493 -4.890463 1.072930 -0.992647 -3.034065 1.950675 1.301019 0.682105 2.277642 1.760446 1.379204 -3.445199 2.022672 -0.497535 3.302765 1.259176 1.697552 1.852637 1.098559 0.033139
wb_dma_de/always_23/block_1/case_1/cond 4.553596 2.332007 -2.273821 -2.466314 2.511907 0.378082 -1.719136 2.181893 -0.916075 2.487936 -3.576180 1.835896 1.944623 -1.648471 -1.795007 -2.185010 -0.260316 -1.882046 2.957164 -0.621113
wb_dma_ch_sel/assign_128_req_p0/expr_1 3.328423 -1.949148 -0.921795 2.281603 1.165587 2.614172 0.373273 6.287195 -2.444862 -1.310430 0.381882 -1.165945 2.079910 1.378940 0.267262 -1.484853 0.533556 0.744190 1.568262 -1.642798
wb_dma_de/always_8/stmt_1/expr_1/expr_1 4.264016 -0.013285 1.466659 0.135267 1.724451 3.154530 -1.309308 2.507714 0.303482 -0.137391 -0.645184 -0.537340 -1.030591 0.614171 0.357459 1.382603 0.225809 -1.373183 2.042307 -2.423137
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_de/always_9/stmt_1/expr_1/expr_1 0.182234 -0.800566 0.624365 1.156751 1.198690 4.092584 1.087527 2.226503 -1.970506 -0.498908 -1.573730 -2.911519 0.549414 -1.388370 0.521569 4.043677 -0.667323 0.664345 -1.069666 -2.801177
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 3.647874 0.220817 -1.109218 0.067631 -0.294596 0.966076 1.395669 2.087334 -0.202267 -0.787157 1.913607 0.551072 2.381932 2.501719 -2.050023 -2.070567 4.291126 1.022220 2.889312 -2.059364
wb_dma_ch_sel/assign_148_req_p0 4.068691 0.996375 0.369158 -1.141849 -0.263643 0.378211 -1.666383 2.821052 -0.227187 -1.506190 0.391858 -1.184600 0.650742 3.593287 -0.743189 0.642183 1.000595 -1.477132 2.537151 -0.973075
wb_dma/wire_ndr 3.599078 -1.132183 -0.304702 0.496780 1.232949 2.974991 0.232159 4.075665 -0.095184 -1.391351 1.400134 -0.342497 0.053667 1.667436 -0.054970 0.008184 1.481046 1.428279 2.259861 -3.934038
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_pri_enc_sub/always_3/if_1/if_1 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_sel/always_8/stmt_1/expr_1 1.712328 1.239108 1.475720 -0.986403 -0.709861 1.263207 0.532504 -3.494095 2.259323 0.553716 -0.169286 3.115894 -3.009618 -0.184658 -0.791891 2.445222 1.342629 0.861532 0.116933 -1.477938
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 2.314107 -0.201649 0.441920 -0.672702 0.213632 2.341036 0.994363 -1.991077 2.948383 0.956421 1.484473 1.122633 0.016322 -1.253406 -0.611187 0.495194 3.775378 1.238989 1.928012 -3.881643
wb_dma_rf/input_dma_done_all 3.835148 0.271936 1.195942 1.136286 1.426468 4.016601 0.148999 1.487721 -1.383930 -0.613171 -1.392769 -0.442619 0.319603 -0.859390 0.076976 1.908756 0.823784 -0.844058 1.062244 -0.837406
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 -1.707980 -1.588670 1.347636 1.602871 -1.130512 1.176650 1.280250 -3.204947 0.737125 -1.354275 2.648100 -0.662639 -1.289204 0.251444 0.356110 1.343500 1.468899 1.101899 -1.251507 -1.168437
wb_dma_de/assign_66_dma_done 3.908801 1.403941 -1.047700 -3.478901 -0.428352 0.833647 -2.149282 -0.263472 1.132827 -1.169436 -2.243789 0.865432 -0.226177 -1.514183 0.661629 2.415715 -0.523414 0.189588 0.666010 -0.272961
wb_dma/wire_ch4_csr 3.654230 0.064716 -1.868816 -2.284092 -1.640556 1.884952 -0.397698 1.571503 -2.201991 0.234024 -2.306417 1.087059 1.992999 -0.290998 -0.593462 -0.111805 2.341664 0.417920 0.606962 0.199655
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_ch_sel/input_ch3_csr 5.087664 -0.599863 -1.355713 -2.569207 -2.475522 2.362446 -2.425275 0.993803 -3.199734 -1.995139 -2.494922 0.924078 0.965394 0.721085 1.059941 1.363121 -0.089084 -0.283405 0.214679 3.189126
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_de/wire_adr1_cnt_next -0.559577 -3.863590 -0.802718 0.485041 -1.018457 1.728922 2.073477 1.477939 1.492330 -0.615700 1.605777 -1.307651 3.168482 -1.535513 2.136275 0.789707 1.193270 4.278626 0.290456 -1.682626
wb_dma/wire_de_adr0 -1.119127 -1.428826 1.596241 -3.331484 -3.420681 0.292012 -0.053554 0.058426 0.247616 0.895568 0.623492 1.247990 -3.592651 5.632569 -0.908855 0.976331 0.503649 0.965031 -0.230964 -1.030896
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_de/reg_adr0_cnt -1.220021 -1.985905 1.004975 -4.803266 -4.105767 -0.271573 -1.131939 -0.175337 1.798731 0.617105 0.267147 -0.330361 -2.279208 4.018940 0.545055 2.338209 0.471851 1.410968 -0.435264 -1.923503
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma/wire_am0 -0.860991 -3.513856 1.478079 0.493277 -1.147554 2.533953 -0.048099 1.075564 -1.587839 0.666828 1.724135 1.690242 -1.683784 3.872280 0.383889 -0.145134 -1.412763 1.484678 0.476401 0.327593
wb_dma/wire_am1 -0.583211 -1.644542 -0.223074 -1.517603 -2.251429 0.535981 -0.667295 0.104238 1.995698 -0.615662 1.195431 -1.491866 1.071180 -0.294280 1.528200 3.674979 -0.328591 2.422125 0.193634 -2.134356
wb_dma_ch_sel/assign_137_req_p0/expr_1 4.068691 0.996375 0.369158 -1.141849 -0.263643 0.378211 -1.666383 2.821052 -0.227187 -1.506190 0.391858 -1.184600 0.650742 3.593287 -0.743189 0.642183 1.000595 -1.477132 2.537151 -0.973075
wb_dma_ch_sel/assign_140_req_p0/expr_1 4.068691 0.996375 0.369158 -1.141849 -0.263643 0.378211 -1.666383 2.821052 -0.227187 -1.506190 0.391858 -1.184600 0.650742 3.593287 -0.743189 0.642183 1.000595 -1.477132 2.537151 -0.973075
wb_dma_ch_rf/always_22/if_1/if_1 -0.860991 -3.513856 1.478079 0.493277 -1.147554 2.533953 -0.048099 1.075564 -1.587839 0.666828 1.724135 1.690242 -1.683784 3.872280 0.383889 -0.145134 -1.412763 1.484678 0.476401 0.327593
wb_dma_de/assign_69_de_adr0 -1.119127 -1.428826 1.596241 -3.331484 -3.420681 0.292012 -0.053554 0.058426 0.247616 0.895568 0.623492 1.247990 -3.592651 5.632569 -0.908855 0.976331 0.503649 0.965031 -0.230964 -1.030896
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.099061 -1.090753 0.407890 -2.171409 -0.963812 0.906298 -0.706421 4.040975 -0.127269 -1.617105 1.218516 -0.038080 -2.108973 5.609536 -0.387944 0.186539 -0.234253 1.066751 1.818214 -1.932509
wb_dma_de/wire_mast0_go -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_wb_slv/input_slv_din -4.556674 -4.110274 1.119408 1.444748 0.875974 0.046759 2.562267 0.547278 1.209640 1.124469 4.125077 -1.842274 -0.391014 3.021712 -0.032186 -1.118684 -2.573520 2.239011 1.508253 -1.540853
wb_dma_de/always_3/if_1/if_1 -0.501349 -1.925848 -0.813213 1.416771 -1.252979 -0.119102 1.362535 0.803090 1.799955 -1.121568 3.140239 -2.617487 4.703757 -0.613911 0.995216 1.110269 2.230112 2.699222 1.180889 -1.911186
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_ch_sel/always_47/case_1 -0.583211 -1.644542 -0.223074 -1.517603 -2.251429 0.535981 -0.667295 0.104238 1.995698 -0.615662 1.195431 -1.491866 1.071180 -0.294280 1.528200 3.674979 -0.328591 2.422125 0.193634 -2.134356
wb_dma_ch_sel/assign_152_req_p0 4.068691 0.996375 0.369158 -1.141849 -0.263643 0.378211 -1.666383 2.821052 -0.227187 -1.506190 0.391858 -1.184600 0.650742 3.593287 -0.743189 0.642183 1.000595 -1.477132 2.537151 -0.973075
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 2.826881 2.069083 1.694787 -0.904445 -0.902933 1.438973 -0.528335 -3.929581 1.270796 -2.884433 1.494681 -0.886736 1.422377 -0.150156 -0.148625 3.771119 0.435005 -0.843633 2.709511 2.769129
wb_dma_de/reg_de_adr0_we 0.452717 0.446164 1.244511 -1.463223 -1.699429 -0.713233 -0.517031 -0.318277 1.360078 -1.441342 1.955479 0.271480 -1.923120 4.135631 -0.691237 1.533535 -0.316922 0.398666 1.178809 -0.148238
wb_dma_ch_sel/assign_114_valid 3.958629 0.520237 0.976864 -1.938774 -0.011252 1.869786 -1.400087 2.327176 0.151382 -0.488757 -0.821867 -0.201534 -1.117581 2.674681 -0.460057 1.497728 0.279686 -1.002742 1.948180 -1.511975
wb_dma_ch_rf/assign_4_ch_am1 -0.954223 -1.589291 0.514386 -1.506297 -1.060138 -1.604635 -0.406811 -0.121881 3.889850 -1.732023 0.760285 -2.422897 0.398315 -0.342696 2.845452 2.582795 -0.264449 2.083650 -0.834596 -1.868212
wb_dma_de/wire_dma_done_all 3.835148 0.271936 1.195942 1.136286 1.426468 4.016601 0.148999 1.487721 -1.383930 -0.613171 -1.392769 -0.442619 0.319603 -0.859390 0.076976 1.908756 0.823784 -0.844058 1.062244 -0.837406
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.436836 -0.644123 -0.573455 0.579613 -0.810100 -0.222174 0.573356 3.494698 -0.906693 -2.469356 2.646217 -1.532389 2.015046 4.164805 -0.795901 -0.886409 1.324672 1.004256 2.005569 -0.634896
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 2.988881 1.564657 -0.888647 -2.515370 -0.022020 -0.854895 -4.184080 1.913027 1.157558 -0.272759 -0.350343 -1.383778 2.113587 -1.047459 1.014321 1.521804 -1.459580 -1.811038 3.550441 -0.018789
wb_dma_wb_slv/input_wb_data_i 1.714707 0.352989 2.548236 -0.347882 -2.105874 -1.609336 -0.007776 -2.083818 0.151831 -1.338279 2.881890 0.487203 1.676641 5.513818 -2.203018 -2.412249 -0.332308 -2.051727 4.698186 6.685366
wb_dma_de/input_nd 3.599078 -1.132183 -0.304702 0.496780 1.232949 2.974991 0.232159 4.075665 -0.095184 -1.391351 1.400134 -0.342497 0.053667 1.667436 -0.054970 0.008184 1.481046 1.428279 2.259861 -3.934038
wb_dma_ch_sel/assign_126_ch_sel 2.918609 1.304311 -1.488871 -5.470370 0.973374 0.103517 0.266169 3.235635 1.867395 1.790060 -4.040140 -0.971324 -0.034889 1.678063 -2.128184 -0.917477 0.835009 -0.685726 -0.324921 -3.208302
wb_dma/wire_mast1_err 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_de/wire_ptr_valid 1.839712 0.802755 0.823824 -0.675326 -0.353260 1.479817 1.462272 -3.105732 2.791090 1.586202 0.202719 2.821909 -1.784058 -0.792312 -1.266320 1.201119 3.503532 1.287106 0.377726 -3.414661
wb_dma/wire_ch_sel 1.807034 2.774896 2.202695 -2.346352 3.044391 1.782398 3.804886 -1.806368 2.671497 0.932190 -3.459166 0.175053 -2.379223 2.347483 -4.260929 3.112291 -4.040520 -0.524601 -0.784990 -0.118791
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 2.314107 -0.201649 0.441920 -0.672702 0.213632 2.341036 0.994363 -1.991077 2.948383 0.956421 1.484473 1.122633 0.016322 -1.253406 -0.611187 0.495194 3.775378 1.238989 1.928012 -3.881643
wb_dma_de/always_12/stmt_1/expr_1 3.482813 -0.023000 0.040416 -0.063406 2.759422 1.494928 -2.317709 2.762698 1.293861 -0.240609 -0.102097 0.400159 -1.426509 -0.695558 1.079723 -0.277362 -1.657826 -0.816806 2.162634 -2.131849
wb_dma/wire_dma_req 2.637473 2.321875 1.929540 -1.806329 -1.165199 1.064282 0.551617 -4.541677 2.073092 -1.083409 -0.242533 0.777842 0.072951 -0.059385 -1.010562 3.700940 1.004015 -0.320888 1.494116 1.789921
wb_dma_ch_sel/assign_136_req_p0 4.068691 0.996375 0.369158 -1.141849 -0.263643 0.378211 -1.666383 2.821052 -0.227187 -1.506190 0.391858 -1.184600 0.650742 3.593287 -0.743189 0.642183 1.000595 -1.477132 2.537151 -0.973075
wb_dma_ch_rf/assign_5_sw_pointer 4.563993 2.390532 -1.457603 -2.513799 0.012697 -2.100435 -2.132764 0.177253 1.990109 -4.201557 -1.936491 -0.925711 0.833960 -1.161460 1.586260 1.877627 0.643977 -0.155631 -0.541393 -0.067201
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 3.075099 0.738644 1.381378 1.524965 0.868640 3.566666 0.829675 -2.226857 0.274732 -1.400449 0.643791 0.764494 0.393993 -2.137678 0.082161 2.402470 1.394007 0.283807 1.545715 0.119287
wb_dma_ch_rf/always_25/if_1/if_1/cond -0.954223 -1.589291 0.514386 -1.506297 -1.060138 -1.604635 -0.406811 -0.121881 3.889850 -1.732023 0.760285 -2.422897 0.398315 -0.342696 2.845452 2.582795 -0.264449 2.083650 -0.834596 -1.868212
wb_dma_ch_sel/assign_97_valid/expr_1 3.596649 -0.965886 -0.814309 -3.302248 -2.994884 0.070649 -4.117215 2.097584 -2.830469 -1.107817 -0.046150 -2.070776 1.629215 5.273705 0.727100 0.999410 1.177376 -2.121023 2.173491 0.177437
wb_dma_de/always_9/stmt_1 1.146229 -1.502489 1.672840 1.821092 1.997436 4.314757 1.059114 3.607422 -2.737749 -1.120935 -1.545278 -3.520697 1.239305 -0.037856 0.938372 2.182740 -1.039160 -0.568386 0.027796 -0.337591
wb_dma_de/input_pause_req 1.833480 2.992182 -0.229988 -1.726104 2.582530 -2.226444 -1.669496 1.146612 2.760406 1.588486 -1.530436 3.001029 -3.637482 0.795094 -1.447130 -0.755605 -3.071455 -1.067042 1.141140 -1.550396
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 2.826881 2.069083 1.694787 -0.904445 -0.902933 1.438973 -0.528335 -3.929581 1.270796 -2.884433 1.494681 -0.886736 1.422377 -0.150156 -0.148625 3.771119 0.435005 -0.843633 2.709511 2.769129
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 2.484932 0.995729 1.319103 -0.004139 -0.351526 3.067641 1.467862 -3.249259 0.609133 -0.290810 -0.722787 2.474180 -1.136024 -1.521317 -0.726283 3.120799 1.162561 1.177901 0.276203 -0.081221
wb_dma_de/wire_dma_busy -0.192466 1.416241 1.884409 -1.022482 4.303149 1.020049 0.544676 -0.177841 2.802530 2.265865 -2.445266 -2.070900 -3.599648 0.756018 -1.463029 1.761154 -2.683450 -2.348755 -1.441470 -4.432969
wb_dma_ch_sel/always_37/if_1/if_1/cond 3.075099 0.738644 1.381378 1.524965 0.868640 3.566666 0.829675 -2.226857 0.274732 -1.400449 0.643791 0.764494 0.393993 -2.137678 0.082161 2.402470 1.394007 0.283807 1.545715 0.119287
wb_dma_ch_pri_enc/always_2/if_1 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_de/always_6/if_1/stmt_1 0.685371 -0.530832 2.112004 1.096933 2.615266 4.192780 0.345910 1.419312 -1.290218 1.852919 -2.140500 -5.252463 1.755049 -1.718886 0.369537 2.404513 0.525937 -3.143309 0.597458 -2.141695
wb_dma_ch_rf/input_de_txsz_we 2.643356 -0.113613 2.803770 2.954916 2.760993 3.613451 1.120113 1.474217 -1.270817 -1.361282 -0.528354 -1.504024 0.850966 -0.063694 0.334127 1.076258 -0.792481 -1.566311 1.377518 1.711329
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_wb_if/input_wb_addr_i -0.745331 -0.377577 0.522128 -2.725760 3.011756 -4.339347 0.166204 0.750428 3.066015 -1.706936 1.924858 1.992369 0.754883 3.818620 2.270093 -4.347269 -3.664736 0.366675 3.005599 6.619190
wb_dma_ch_sel/always_7/stmt_1 3.075099 0.738644 1.381378 1.524965 0.868640 3.566666 0.829675 -2.226857 0.274732 -1.400449 0.643791 0.764494 0.393993 -2.137678 0.082161 2.402470 1.394007 0.283807 1.545715 0.119287
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 -0.662002 2.260600 -2.887867 -3.470858 -1.957629 -1.073641 -0.133759 -1.439337 1.168333 3.556707 1.364902 1.940665 2.632101 -0.580978 -2.897749 0.708797 1.653963 1.467851 3.481304 -2.446384
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 4.179674 -0.485957 -0.869188 0.634347 1.571920 3.128242 1.247661 -0.061903 -1.412722 -1.328913 -0.969207 5.317694 -0.465381 -2.047675 0.417561 -1.343219 -0.078836 2.732049 1.326826 2.015301
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.436836 -0.644123 -0.573455 0.579613 -0.810100 -0.222174 0.573356 3.494698 -0.906693 -2.469356 2.646217 -1.532389 2.015046 4.164805 -0.795901 -0.886409 1.324672 1.004256 2.005569 -0.634896
wb_dma_ch_rf/always_4/if_1/block_1 -3.523904 -2.539234 3.068246 1.829051 -1.585946 1.198140 0.815833 -3.685382 0.833105 0.700711 3.155314 0.017297 -3.271277 0.728208 0.634884 1.070181 0.247506 -0.110482 -0.453145 -0.336969
wb_dma_de/reg_dma_abort_r 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_ch_sel/input_ch2_txsz 3.075099 0.738644 1.381378 1.524965 0.868640 3.566666 0.829675 -2.226857 0.274732 -1.400449 0.643791 0.764494 0.393993 -2.137678 0.082161 2.402470 1.394007 0.283807 1.545715 0.119287
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_ch_sel/input_ch5_csr 3.654230 0.064716 -1.868816 -2.284092 -1.640556 1.884952 -0.397698 1.571503 -2.201991 0.234024 -2.306417 1.087059 1.992999 -0.290998 -0.593462 -0.111805 2.341664 0.417920 0.606962 0.199655
wb_dma_ch_sel/assign_150_req_p0 4.068691 0.996375 0.369158 -1.141849 -0.263643 0.378211 -1.666383 2.821052 -0.227187 -1.506190 0.391858 -1.184600 0.650742 3.593287 -0.743189 0.642183 1.000595 -1.477132 2.537151 -0.973075
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond 0.452717 0.446164 1.244511 -1.463223 -1.699429 -0.713233 -0.517031 -0.318277 1.360078 -1.441342 1.955479 0.271480 -1.923120 4.135631 -0.691237 1.533535 -0.316922 0.398666 1.178809 -0.148238
wb_dma_ch_sel/assign_155_req_p0 4.068691 0.996375 0.369158 -1.141849 -0.263643 0.378211 -1.666383 2.821052 -0.227187 -1.506190 0.391858 -1.184600 0.650742 3.593287 -0.743189 0.642183 1.000595 -1.477132 2.537151 -0.973075
wb_dma_ch_sel/always_43/case_1/stmt_4 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_ch_sel/always_43/case_1/stmt_3 3.075099 0.738644 1.381378 1.524965 0.868640 3.566666 0.829675 -2.226857 0.274732 -1.400449 0.643791 0.764494 0.393993 -2.137678 0.082161 2.402470 1.394007 0.283807 1.545715 0.119287
wb_dma_ch_sel/always_43/case_1/stmt_2 0.605624 -1.025154 0.825277 1.071556 1.576734 1.662273 0.398208 -3.091492 1.945012 -1.489954 1.907212 1.770627 0.572392 -2.852521 1.816913 0.707694 -2.228661 1.678558 1.647007 2.968750
wb_dma_ch_sel/always_43/case_1/stmt_1 3.168299 0.528941 1.810547 1.220635 1.512161 3.558590 -0.716163 -0.027134 -1.328796 -0.649067 -1.635442 -2.445002 1.285477 -1.824983 0.835097 2.772458 0.384431 -2.521116 1.051902 0.394026
wb_dma_de/always_19/stmt_1/expr_1 -1.138648 0.781105 -2.492481 -2.699414 -1.777890 -0.956442 2.683418 2.025724 1.945586 -3.250820 1.492748 0.081474 0.416799 1.445076 -1.571234 2.574863 -1.294723 5.769433 -0.002840 -2.363006
wb_dma_ch_rf/wire_ch_err_we 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 -2.361172 -0.673428 1.100588 -0.050235 2.331589 -0.689351 0.856145 0.157605 3.203575 1.692263 0.877176 -0.453577 -3.267326 2.238382 -0.905295 -0.219746 -2.798303 0.354707 -0.939732 -3.419423
wb_dma_rf/wire_ch1_adr1 -0.781038 -1.366712 0.423310 1.341761 0.316721 1.481881 1.927147 -0.696083 1.485447 0.850019 1.851921 0.120485 0.038764 -0.751010 -0.141744 0.010125 2.116804 1.794699 0.183206 -3.014928
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 5.064623 -1.576004 -0.995214 1.297113 -0.051702 -0.140964 -4.285258 -0.335213 -3.026851 2.830220 -0.624017 5.288018 -1.874484 2.970678 0.678620 -3.809353 3.133569 -2.638090 0.156176 -1.329895
assert_wb_dma_wb_if/input_pt_sel_i -1.832577 -2.050790 0.909551 2.940596 -1.052491 1.905240 0.924557 0.282911 0.470053 -0.080933 2.242622 0.340740 -1.605659 -2.207315 0.302185 -0.175289 -1.180655 2.311178 0.266311 -0.769593
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond 1.546139 -0.916393 -1.187939 -1.908174 -0.901041 1.794404 2.845958 4.520828 -0.629231 -2.577582 0.420303 0.889120 -1.009522 3.616369 -1.471898 -0.354868 -0.307157 4.147864 0.882518 -0.880645
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_rf/input_paused -1.316153 0.657682 1.715535 1.474452 -0.313193 -0.154226 -1.744406 -0.496781 0.426361 1.099001 2.899291 0.688504 -0.833735 1.181045 -0.264160 2.173045 -2.818338 -0.738560 3.104679 0.567904
wb_dma/wire_mast0_adr -0.329619 0.024000 0.356248 3.602386 -2.330493 1.334838 -0.240102 -2.602201 -2.564593 -0.703235 4.583602 -1.193594 2.451576 1.901030 -1.336571 2.561398 2.082794 -0.428174 1.960114 -0.363730
wb_dma_ch_pri_enc/inst_u8 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_sel/assign_148_req_p0/expr_1 4.068691 0.996375 0.369158 -1.141849 -0.263643 0.378211 -1.666383 2.821052 -0.227187 -1.506190 0.391858 -1.184600 0.650742 3.593287 -0.743189 0.642183 1.000595 -1.477132 2.537151 -0.973075
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 0.310236 -1.374801 1.950873 1.395689 1.180049 1.206457 -0.959830 3.078674 -0.605685 -0.630325 0.248644 -1.997080 -1.136127 2.010843 1.181851 0.523091 -2.143122 -1.380087 0.372227 0.047259
wb_dma_ch_arb/always_2/block_1 2.967957 0.714383 -2.851113 -2.221194 -0.727441 -0.104112 2.262459 0.917427 1.963763 -0.581850 0.177507 1.904229 2.543048 -0.734711 -1.804615 -1.948799 4.398506 3.351305 1.117065 -2.645743
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 3.835148 0.271936 1.195942 1.136286 1.426468 4.016601 0.148999 1.487721 -1.383930 -0.613171 -1.392769 -0.442619 0.319603 -0.859390 0.076976 1.908756 0.823784 -0.844058 1.062244 -0.837406
wb_dma_ch_sel/always_40/case_1/cond 1.839712 0.802755 0.823824 -0.675326 -0.353260 1.479817 1.462272 -3.105732 2.791090 1.586202 0.202719 2.821909 -1.784058 -0.792312 -1.266320 1.201119 3.503532 1.287106 0.377726 -3.414661
wb_dma_ch_rf/assign_22_ch_err_we 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.436836 -0.644123 -0.573455 0.579613 -0.810100 -0.222174 0.573356 3.494698 -0.906693 -2.469356 2.646217 -1.532389 2.015046 4.164805 -0.795901 -0.886409 1.324672 1.004256 2.005569 -0.634896
wb_dma_ch_rf/wire_pointer 1.108155 0.014445 4.317297 0.475169 -0.753459 0.635365 1.485654 -2.977107 3.243260 3.704844 -0.092449 2.896652 -2.666027 -0.710970 -0.296742 -1.635437 4.187936 -1.777740 2.105055 0.445002
wb_dma_ch_pri_enc/always_2/if_1/if_1 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_pri_enc/wire_pri19_out 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_sel/assign_5_pri1 0.995608 -0.614632 -0.643519 1.533491 2.928018 1.799759 -0.554366 1.312432 1.611477 -0.210624 1.144523 0.859824 -1.743814 -2.693448 1.124785 0.019268 -1.364820 1.312991 0.686204 -3.536516
wb_dma_rf/inst_u26 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_rf/inst_u27 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_de/always_23/block_1/case_1/block_10 2.826881 2.069083 1.694787 -0.904445 -0.902933 1.438973 -0.528335 -3.929581 1.270796 -2.884433 1.494681 -0.886736 1.422377 -0.150156 -0.148625 3.771119 0.435005 -0.843633 2.709511 2.769129
wb_dma_de/always_23/block_1/case_1/block_11 3.450838 2.089498 1.106001 -0.135497 -0.942864 2.713759 1.415436 -2.423993 -0.131750 -3.642125 1.693831 1.391080 0.825768 0.684089 -1.433282 2.891439 1.044674 1.221804 2.453213 2.593315
wb_dma_rf/inst_u22 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_rf/inst_u23 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_rf/inst_u20 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_de/assign_86_de_ack 2.637473 2.321875 1.929540 -1.806329 -1.165199 1.064282 0.551617 -4.541677 2.073092 -1.083409 -0.242533 0.777842 0.072951 -0.059385 -1.010562 3.700940 1.004015 -0.320888 1.494116 1.789921
wb_dma_rf/inst_u28 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_rf/inst_u29 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_ch_sel/always_1/stmt_1 2.637473 2.321875 1.929540 -1.806329 -1.165199 1.064282 0.551617 -4.541677 2.073092 -1.083409 -0.242533 0.777842 0.072951 -0.059385 -1.010562 3.700940 1.004015 -0.320888 1.494116 1.789921
wb_dma_de/always_6/if_1/if_1/cond/expr_1 0.217746 -1.228602 2.872411 2.263691 2.208406 4.015447 1.200492 0.680884 -0.771103 0.208346 -1.221504 -2.504976 0.550120 -1.454483 1.006672 2.756634 -1.440735 -0.893597 -0.091636 0.087564
wb_dma_ch_sel/assign_142_req_p0/expr_1 4.068691 0.996375 0.369158 -1.141849 -0.263643 0.378211 -1.666383 2.821052 -0.227187 -1.506190 0.391858 -1.184600 0.650742 3.593287 -0.743189 0.642183 1.000595 -1.477132 2.537151 -0.973075
wb_dma_rf/inst_check_wb_dma_rf -0.179570 -1.038929 1.732824 0.489838 0.281309 -1.872185 -0.601999 -1.680541 3.512072 -3.400634 2.410348 -2.586200 -0.156622 0.694671 2.573997 0.388383 -0.011779 0.249749 -0.010014 0.358023
wb_dma_rf/reg_wb_rf_dout -3.179346 -2.206277 3.531914 -0.054964 0.075009 -2.331425 -0.017075 2.337268 0.749828 1.370976 -0.038965 -0.829760 -2.799084 -0.209158 4.464007 -0.211949 0.593482 -0.537529 2.092755 -0.280776
wb_dma/input_dma_req_i 2.637473 2.321875 1.929540 -1.806329 -1.165199 1.064282 0.551617 -4.541677 2.073092 -1.083409 -0.242533 0.777842 0.072951 -0.059385 -1.010562 3.700940 1.004015 -0.320888 1.494116 1.789921
wb_dma_de/input_am1 -0.583211 -1.644542 -0.223074 -1.517603 -2.251429 0.535981 -0.667295 0.104238 1.995698 -0.615662 1.195431 -1.491866 1.071180 -0.294280 1.528200 3.674979 -0.328591 2.422125 0.193634 -2.134356
wb_dma_de/input_am0 -0.860991 -3.513856 1.478079 0.493277 -1.147554 2.533953 -0.048099 1.075564 -1.587839 0.666828 1.724135 1.690242 -1.683784 3.872280 0.383889 -0.145134 -1.412763 1.484678 0.476401 0.327593
wb_dma_ch_sel/reg_next_start 1.605786 0.210307 -0.429848 -3.201765 -0.306858 0.651312 -4.124626 0.771044 1.315615 0.932232 -0.588804 -0.796959 0.865982 -2.393480 1.725948 2.078737 -2.468099 -1.110816 3.325820 -0.024577
wb_dma_ch_sel/input_ch4_csr 3.654230 0.064716 -1.868816 -2.284092 -1.640556 1.884952 -0.397698 1.571503 -2.201991 0.234024 -2.306417 1.087059 1.992999 -0.290998 -0.593462 -0.111805 2.341664 0.417920 0.606962 0.199655
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 2.770547 -0.278655 0.825931 0.901609 1.380217 3.165429 0.209330 0.730018 1.499124 -0.845389 1.497842 0.437284 -1.390807 -0.277515 0.134844 1.831374 0.887415 1.152678 1.643440 -3.774405
wb_dma_ch_sel/assign_107_valid 3.958629 0.520237 0.976864 -1.938774 -0.011252 1.869786 -1.400087 2.327176 0.151382 -0.488757 -0.821867 -0.201534 -1.117581 2.674681 -0.460057 1.497728 0.279686 -1.002742 1.948180 -1.511975
wb_dma/wire_next_ch 3.908801 1.403941 -1.047700 -3.478901 -0.428352 0.833647 -2.149282 -0.263472 1.132827 -1.169436 -2.243789 0.865432 -0.226177 -1.514183 0.661629 2.415715 -0.523414 0.189588 0.666010 -0.272961
wb_dma_rf/wire_ch2_txsz 3.075099 0.738644 1.381378 1.524965 0.868640 3.566666 0.829675 -2.226857 0.274732 -1.400449 0.643791 0.764494 0.393993 -2.137678 0.082161 2.402470 1.394007 0.283807 1.545715 0.119287
wb_dma_ch_rf/wire_ch_am0 -0.860991 -3.513856 1.478079 0.493277 -1.147554 2.533953 -0.048099 1.075564 -1.587839 0.666828 1.724135 1.690242 -1.683784 3.872280 0.383889 -0.145134 -1.412763 1.484678 0.476401 0.327593
wb_dma_ch_rf/wire_ch_am1 -0.954223 -1.589291 0.514386 -1.506297 -1.060138 -1.604635 -0.406811 -0.121881 3.889850 -1.732023 0.760285 -2.422897 0.398315 -0.342696 2.845452 2.582795 -0.264449 2.083650 -0.834596 -1.868212
wb_dma/wire_ch6_csr 3.654230 0.064716 -1.868816 -2.284092 -1.640556 1.884952 -0.397698 1.571503 -2.201991 0.234024 -2.306417 1.087059 1.992999 -0.290998 -0.593462 -0.111805 2.341664 0.417920 0.606962 0.199655
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_de/input_csr 3.084002 -2.330172 -0.127870 -2.942223 0.408099 2.525827 1.345116 0.591070 -1.458261 -0.278915 -1.416658 5.941247 -0.729091 1.612659 0.820193 -3.079041 -0.599580 3.254394 2.408047 3.978357
wb_dma_de/reg_read 4.036456 0.634620 -0.233296 0.564105 2.880300 2.535668 -1.201914 1.399174 0.448553 -0.614833 -0.806228 1.012042 -0.313926 -2.623029 0.782599 0.225481 -0.815296 -0.385551 1.835707 -1.049234
wb_dma/input_wb1_cyc_i -1.832577 -2.050790 0.909551 2.940596 -1.052491 1.905240 0.924557 0.282911 0.470053 -0.080933 2.242622 0.340740 -1.605659 -2.207315 0.302185 -0.175289 -1.180655 2.311178 0.266311 -0.769593
wb_dma_ch_rf/wire_ch_adr0_we -1.119127 -1.428826 1.596241 -3.331484 -3.420681 0.292012 -0.053554 0.058426 0.247616 0.895568 0.623492 1.247990 -3.592651 5.632569 -0.908855 0.976331 0.503649 0.965031 -0.230964 -1.030896
wb_dma_ch_sel/assign_140_req_p0 4.068691 0.996375 0.369158 -1.141849 -0.263643 0.378211 -1.666383 2.821052 -0.227187 -1.506190 0.391858 -1.184600 0.650742 3.593287 -0.743189 0.642183 1.000595 -1.477132 2.537151 -0.973075
wb_dma_rf/wire_ch3_txsz 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_rf/input_wb_rf_din 1.716990 -0.485687 3.838050 0.387202 -2.026520 -0.311029 -0.794043 -1.400433 0.601841 0.040131 2.137386 -1.127897 2.483480 4.622910 -1.729477 -1.871259 -0.525243 -3.677616 4.233896 6.571542
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 -1.119127 -1.428826 1.596241 -3.331484 -3.420681 0.292012 -0.053554 0.058426 0.247616 0.895568 0.623492 1.247990 -3.592651 5.632569 -0.908855 0.976331 0.503649 0.965031 -0.230964 -1.030896
wb_dma_de/always_18/stmt_1/expr_1/expr_2 -0.382745 -0.649868 0.834010 2.540793 -0.585802 -0.572991 -0.063987 0.840650 0.247175 -1.765101 3.754679 -2.409038 1.608982 2.488160 0.083226 0.604450 0.938172 -0.107164 1.315820 -0.893170
wb_dma_pri_enc_sub/reg_pri_out_d1 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_rf/always_19/if_1/block_1 -0.182634 -1.170940 2.176240 1.312684 0.868954 1.866511 -1.294867 1.581901 -0.237276 0.324006 -0.371126 -1.887577 -1.917456 0.394639 1.328077 1.998016 -2.116513 -1.573976 -0.486804 -0.902462
wb_dma_ch_rf/always_2 1.839712 0.802755 0.823824 -0.675326 -0.353260 1.479817 1.462272 -3.105732 2.791090 1.586202 0.202719 2.821909 -1.784058 -0.792312 -1.266320 1.201119 3.503532 1.287106 0.377726 -3.414661
wb_dma_ch_rf/always_1 0.770559 0.790906 2.710423 -1.236407 -1.817866 0.539298 -2.277186 0.439154 0.476778 -0.930572 -0.218672 -2.042860 -2.728835 3.687719 0.005445 4.505222 -1.944720 -2.160927 -0.296936 -0.095336
wb_dma_de/input_mast0_drdy 1.523749 1.098952 -2.389280 -0.168507 -0.628745 3.587884 -3.579981 -3.041811 -4.031787 -0.357503 2.010332 1.415485 -2.019660 -0.363687 -2.665406 1.034192 -2.385790 -1.705663 1.356102 -0.926830
wb_dma_ch_rf/always_6 -0.002108 1.642310 -2.409058 -2.524121 -0.916553 -0.214085 0.754086 -1.041306 0.400764 3.581211 0.800655 3.833819 2.699567 -0.474029 -2.749554 -0.485737 1.094249 2.144974 3.586760 -0.780365
wb_dma_ch_rf/always_5 -1.707980 -1.588670 1.347636 1.602871 -1.130512 1.176650 1.280250 -3.204947 0.737125 -1.354275 2.648100 -0.662639 -1.289204 0.251444 0.356110 1.343500 1.468899 1.101899 -1.251507 -1.168437
wb_dma_ch_rf/always_4 -3.523904 -2.539234 3.068246 1.829051 -1.585946 1.198140 0.815833 -3.685382 0.833105 0.700711 3.155314 0.017297 -3.271277 0.728208 0.634884 1.070181 0.247506 -0.110482 -0.453145 -0.336969
wb_dma_ch_rf/always_9 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_ch_rf/always_8 -1.389593 -0.635256 1.439142 -0.062419 2.980921 0.640877 0.073299 1.984152 2.004116 2.090158 -1.229117 -2.493996 -2.985070 1.776062 -0.685920 0.793596 -3.263700 -1.374541 -1.716238 -4.060404
assert_wb_dma_rf/input_wb_rf_dout -0.179570 -1.038929 1.732824 0.489838 0.281309 -1.872185 -0.601999 -1.680541 3.512072 -3.400634 2.410348 -2.586200 -0.156622 0.694671 2.573997 0.388383 -0.011779 0.249749 -0.010014 0.358023
wb_dma/wire_wb1_addr_o -0.989447 -2.876256 -0.249692 1.208392 -0.850724 1.964700 3.068426 2.401793 -0.597334 -1.253048 2.282489 0.191459 0.616661 1.922556 -0.092801 -0.442165 0.265179 3.924210 0.276842 -0.668722
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.099061 -1.090753 0.407890 -2.171409 -0.963812 0.906298 -0.706421 4.040975 -0.127269 -1.617105 1.218516 -0.038080 -2.108973 5.609536 -0.387944 0.186539 -0.234253 1.066751 1.818214 -1.932509
wb_dma_wb_slv/always_5/stmt_1/expr_1 1.498520 -0.188058 1.433781 0.599686 -0.433535 -0.960090 -0.959478 2.476356 0.026549 -2.926886 3.202598 -1.526374 0.458857 5.654285 -0.138384 -0.161003 -0.693161 -0.736852 2.734457 1.354344
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 2.429509 -0.653821 -2.725829 -4.619505 -0.127119 -2.376127 1.879380 -2.475111 2.300582 -3.257299 -0.980859 -0.304835 2.213405 1.512481 -0.675453 -2.766268 2.828399 2.401780 -1.180058 -0.456352
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 1.340236 -0.478589 -1.418159 0.487816 0.448261 -2.581777 -2.300085 2.507188 1.334116 -3.940937 4.509900 0.213581 0.273213 3.373552 0.882485 -2.386839 -2.264828 0.968557 2.476433 1.159531
wb_dma_ch_sel/inst_check_wb_dma_ch_sel 2.770547 -0.278655 0.825931 0.901609 1.380217 3.165429 0.209330 0.730018 1.499124 -0.845389 1.497842 0.437284 -1.390807 -0.277515 0.134844 1.831374 0.887415 1.152678 1.643440 -3.774405
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_wb_slv/reg_slv_dout 1.714707 0.352989 2.548236 -0.347882 -2.105874 -1.609336 -0.007776 -2.083818 0.151831 -1.338279 2.881890 0.487203 1.676641 5.513818 -2.203018 -2.412249 -0.332308 -2.051727 4.698186 6.685366
wb_dma_ch_pri_enc/always_2 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_pri_enc/always_4 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma/inst_u3 0.097413 1.543353 -1.906807 -1.953606 0.571325 -2.789885 1.500087 -1.398762 1.691870 -0.706837 0.643979 1.118978 2.154215 -0.180709 -1.479981 -3.400521 2.346186 1.286716 1.328258 0.165157
wb_dma_wb_slv/always_1/stmt_1 0.516072 -1.894556 1.999657 -3.333676 0.454224 -3.132581 0.049679 0.167647 3.844442 -1.024388 1.100273 1.155378 0.527321 3.784414 1.300354 -4.769563 -3.242704 0.395512 3.771272 6.848020
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.436836 -0.644123 -0.573455 0.579613 -0.810100 -0.222174 0.573356 3.494698 -0.906693 -2.469356 2.646217 -1.532389 2.015046 4.164805 -0.795901 -0.886409 1.324672 1.004256 2.005569 -0.634896
wb_dma_rf/wire_ch0_am0 -0.860991 -3.513856 1.478079 0.493277 -1.147554 2.533953 -0.048099 1.075564 -1.587839 0.666828 1.724135 1.690242 -1.683784 3.872280 0.383889 -0.145134 -1.412763 1.484678 0.476401 0.327593
wb_dma_rf/wire_ch0_am1 -0.954223 -1.589291 0.514386 -1.506297 -1.060138 -1.604635 -0.406811 -0.121881 3.889850 -1.732023 0.760285 -2.422897 0.398315 -0.342696 2.845452 2.582795 -0.264449 2.083650 -0.834596 -1.868212
wb_dma_wb_mast/wire_mast_drdy 2.650932 0.878044 -3.915127 0.183920 -1.438731 3.555614 -3.408052 -2.635376 -5.467139 -1.469648 3.338325 2.673119 -0.899793 -0.840354 -1.567799 0.020475 0.534861 -0.211617 3.032809 -0.711823
wb_dma_wb_if/wire_mast_pt_out -1.513342 0.351470 1.083023 3.508729 2.761142 -0.069992 0.650139 -0.747093 0.832330 -1.317289 3.097383 -0.131372 -0.951489 0.153876 0.763009 0.976990 -1.618229 0.085820 0.323834 -0.434205
wb_dma_ch_sel/assign_95_valid/expr_1 4.875062 -0.352844 -2.516792 -4.484987 -1.582986 0.775342 -5.001000 1.847467 -2.878994 -1.963559 -0.947637 -2.303806 1.235504 2.941741 0.891734 -0.183018 0.701375 -2.635282 1.777775 -0.065221
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 3.647874 0.220817 -1.109218 0.067631 -0.294596 0.966076 1.395669 2.087334 -0.202267 -0.787157 1.913607 0.551072 2.381932 2.501719 -2.050023 -2.070567 4.291126 1.022220 2.889312 -2.059364
wb_dma/constraint_slv0_din -0.598322 0.704459 2.507257 0.350796 0.664806 -2.075811 -2.772454 -1.515608 2.747432 -0.729920 2.133495 -0.649492 -2.703343 2.404546 0.291648 1.691765 -3.705996 -1.837191 1.566896 -0.042192
wb_dma_de/always_4/if_1/if_1 3.482813 -0.023000 0.040416 -0.063406 2.759422 1.494928 -2.317709 2.762698 1.293861 -0.240609 -0.102097 0.400159 -1.426509 -0.695558 1.079723 -0.277362 -1.657826 -0.816806 2.162634 -2.131849
wb_dma_rf/always_2 3.465759 2.567116 0.973604 -1.152636 0.300995 -2.545667 -2.752859 0.737589 1.798017 -0.323817 -1.231356 4.093883 -4.068476 1.226327 -0.291074 -1.007161 -1.353501 -1.445368 1.621728 0.840225
wb_dma_rf/inst_u24 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_rf/always_1 -3.179346 -2.206277 3.531914 -0.054964 0.075009 -2.331425 -0.017075 2.337268 0.749828 1.370976 -0.038965 -0.829760 -2.799084 -0.209158 4.464007 -0.211949 0.593482 -0.537529 2.092755 -0.280776
wb_dma_ch_sel/always_38 2.988881 1.564657 -0.888647 -2.515370 -0.022020 -0.854895 -4.184080 1.913027 1.157558 -0.272759 -0.350343 -1.383778 2.113587 -1.047459 1.014321 1.521804 -1.459580 -1.811038 3.550441 -0.018789
wb_dma_ch_sel/always_39 3.599078 -1.132183 -0.304702 0.496780 1.232949 2.974991 0.232159 4.075665 -0.095184 -1.391351 1.400134 -0.342497 0.053667 1.667436 -0.054970 0.008184 1.481046 1.428279 2.259861 -3.934038
wb_dma_ch_sel/always_37 1.993813 0.716172 -1.077322 -6.532532 0.747116 1.295593 1.073938 0.924150 2.770563 2.942526 -4.332924 -0.059047 -1.151415 0.405735 -2.227302 -0.470417 0.461293 0.062390 -0.413074 -3.077083
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.099061 -1.090753 0.407890 -2.171409 -0.963812 0.906298 -0.706421 4.040975 -0.127269 -1.617105 1.218516 -0.038080 -2.108973 5.609536 -0.387944 0.186539 -0.234253 1.066751 1.818214 -1.932509
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 0.944900 -4.798379 -0.600877 -3.382104 1.351853 4.301708 0.226651 3.508514 -1.017236 2.471026 -2.273336 0.745249 0.955256 -1.588003 2.136934 -3.490379 0.784149 1.662274 1.445979 -1.254395
wb_dma_ch_sel/assign_10_pri3 2.770547 -0.278655 0.825931 0.901609 1.380217 3.165429 0.209330 0.730018 1.499124 -0.845389 1.497842 0.437284 -1.390807 -0.277515 0.134844 1.831374 0.887415 1.152678 1.643440 -3.774405
wb_dma_rf/inst_u21 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_rf/wire_ch3_adr0 -2.612843 -0.524637 0.087211 -1.086509 -1.322580 0.021946 1.901977 -0.160805 1.593220 0.150759 1.747835 1.209025 -2.919756 2.235497 -1.394099 1.309435 0.227834 3.206276 -1.064437 -3.838192
wb_dma_ch_rf/input_dma_busy -1.389593 -0.635256 1.439142 -0.062419 2.980921 0.640877 0.073299 1.984152 2.004116 2.090158 -1.229117 -2.493996 -2.985070 1.776062 -0.685920 0.793596 -3.263700 -1.374541 -1.716238 -4.060404
wb_dma_ch_sel/assign_134_req_p0 3.743522 0.223962 -0.620365 -0.051167 0.536418 1.146919 0.368113 4.236456 -0.855839 0.315595 0.294576 -0.910916 1.809775 2.970633 -1.932847 -1.956128 3.238366 -0.803383 2.425039 -2.847471
wb_dma/wire_wb0m_data_o -4.556674 -4.110274 1.119408 1.444748 0.875974 0.046759 2.562267 0.547278 1.209640 1.124469 4.125077 -1.842274 -0.391014 3.021712 -0.032186 -1.118684 -2.573520 2.239011 1.508253 -1.540853
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.099061 -1.090753 0.407890 -2.171409 -0.963812 0.906298 -0.706421 4.040975 -0.127269 -1.617105 1.218516 -0.038080 -2.108973 5.609536 -0.387944 0.186539 -0.234253 1.066751 1.818214 -1.932509
wb_dma_ch_rf/always_6/if_1 -0.002108 1.642310 -2.409058 -2.524121 -0.916553 -0.214085 0.754086 -1.041306 0.400764 3.581211 0.800655 3.833819 2.699567 -0.474029 -2.749554 -0.485737 1.094249 2.144974 3.586760 -0.780365
wb_dma 0.276695 0.791178 -1.307533 -1.264341 -0.401181 -0.853814 -0.288119 0.798322 -1.584638 0.763765 -2.320147 -0.328827 1.505026 -0.455252 -0.561276 -0.916618 0.410602 -0.946480 -0.719283 1.059737
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 2.947268 -0.222466 -0.847764 0.456289 2.700172 2.663897 -0.217995 2.021264 0.328314 0.782998 -0.888177 0.178935 0.664562 -2.829518 0.304348 -0.862951 0.825140 -0.038940 1.313663 -2.778916
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 -0.182634 -1.170940 2.176240 1.312684 0.868954 1.866511 -1.294867 1.581901 -0.237276 0.324006 -0.371126 -1.887577 -1.917456 0.394639 1.328077 1.998016 -2.116513 -1.573976 -0.486804 -0.902462
assert_wb_dma_rf/input_wb_rf_adr -0.179570 -1.038929 1.732824 0.489838 0.281309 -1.872185 -0.601999 -1.680541 3.512072 -3.400634 2.410348 -2.586200 -0.156622 0.694671 2.573997 0.388383 -0.011779 0.249749 -0.010014 0.358023
wb_dma_ch_rf/always_6/if_1/if_1 -0.002108 1.642310 -2.409058 -2.524121 -0.916553 -0.214085 0.754086 -1.041306 0.400764 3.581211 0.800655 3.833819 2.699567 -0.474029 -2.749554 -0.485737 1.094249 2.144974 3.586760 -0.780365
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_arb/wire_gnt 2.967957 0.714383 -2.851113 -2.221194 -0.727441 -0.104112 2.262459 0.917427 1.963763 -0.581850 0.177507 1.904229 2.543048 -0.734711 -1.804615 -1.948799 4.398506 3.351305 1.117065 -2.645743
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -1.316153 0.657682 1.715535 1.474452 -0.313193 -0.154226 -1.744406 -0.496781 0.426361 1.099001 2.899291 0.688504 -0.833735 1.181045 -0.264160 2.173045 -2.818338 -0.738560 3.104679 0.567904
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 3.599078 -1.132183 -0.304702 0.496780 1.232949 2.974991 0.232159 4.075665 -0.095184 -1.391351 1.400134 -0.342497 0.053667 1.667436 -0.054970 0.008184 1.481046 1.428279 2.259861 -3.934038
wb_dma_rf/always_1/case_1/cond -3.179346 -2.206277 3.531914 -0.054964 0.075009 -2.331425 -0.017075 2.337268 0.749828 1.370976 -0.038965 -0.829760 -2.799084 -0.209158 4.464007 -0.211949 0.593482 -0.537529 2.092755 -0.280776
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_wb_slv/assign_4/expr_1 -4.309483 -1.687634 0.478564 2.483294 3.146393 -0.397843 2.946912 0.035418 -0.325539 0.404875 4.332773 -0.234373 0.336325 3.940185 0.398165 0.340148 -1.370260 1.637247 0.716513 -1.101225
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 3.075099 0.738644 1.381378 1.524965 0.868640 3.566666 0.829675 -2.226857 0.274732 -1.400449 0.643791 0.764494 0.393993 -2.137678 0.082161 2.402470 1.394007 0.283807 1.545715 0.119287
wb_dma_de/always_3/if_1/stmt_1 -0.382745 -0.649868 0.834010 2.540793 -0.585802 -0.572991 -0.063987 0.840650 0.247175 -1.765101 3.754679 -2.409038 1.608982 2.488160 0.083226 0.604450 0.938172 -0.107164 1.315820 -0.893170
wb_dma_ch_sel/assign_104_valid 3.958629 0.520237 0.976864 -1.938774 -0.011252 1.869786 -1.400087 2.327176 0.151382 -0.488757 -0.821867 -0.201534 -1.117581 2.674681 -0.460057 1.497728 0.279686 -1.002742 1.948180 -1.511975
wb_dma_ch_rf/always_9/stmt_1 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_wb_if/input_mast_adr -0.710327 -1.942228 0.094455 2.365650 -1.541253 0.659753 1.775336 2.068571 -0.835045 -1.815278 3.572731 -1.332542 2.150252 2.874501 -0.297646 0.024564 1.419958 2.234444 0.857372 -0.634044
assert_wb_dma_ch_arb/input_req 2.116531 -2.145793 -0.028953 0.490810 0.899406 2.078375 -0.007314 5.079091 -0.672161 -1.530216 1.714757 -0.759402 -0.506311 3.182588 0.454681 -0.908647 0.215086 1.365489 1.897636 -2.817424
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_wb_if/input_wbm_data_i 1.714707 0.352989 2.548236 -0.347882 -2.105874 -1.609336 -0.007776 -2.083818 0.151831 -1.338279 2.881890 0.487203 1.676641 5.513818 -2.203018 -2.412249 -0.332308 -2.051727 4.698186 6.685366
wb_dma_de/wire_tsz_cnt_is_0_d 2.947268 -0.222466 -0.847764 0.456289 2.700172 2.663897 -0.217995 2.021264 0.328314 0.782998 -0.888177 0.178935 0.664562 -2.829518 0.304348 -0.862951 0.825140 -0.038940 1.313663 -2.778916
wb_dma/wire_dma_err 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_ch_sel_checker/input_ch_sel_r 1.182211 0.270590 2.211043 0.111944 -0.359374 0.242247 -0.326119 -3.499278 2.299516 -1.076378 2.049357 1.685681 -1.159886 0.613376 0.470107 0.922564 -0.107908 -0.071698 1.882779 2.104539
wb_dma_ch_sel/assign_119_valid 3.958629 0.520237 0.976864 -1.938774 -0.011252 1.869786 -1.400087 2.327176 0.151382 -0.488757 -0.821867 -0.201534 -1.117581 2.674681 -0.460057 1.497728 0.279686 -1.002742 1.948180 -1.511975
wb_dma_inc30r/input_in -2.135411 -1.841649 0.846918 -2.626454 -4.086739 -0.061661 1.109217 -2.984833 3.933395 1.368933 2.995788 -0.826074 0.398509 1.584618 -0.360060 1.842945 3.427352 2.473450 0.538960 -2.951804
wb_dma_ch_pri_enc/inst_u15 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_pri_enc/inst_u14 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_pri_enc/inst_u17 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_de/wire_dma_err 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_ch_pri_enc/inst_u11 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_pri_enc/inst_u10 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_pri_enc/inst_u13 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_pri_enc/inst_u12 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_pri_enc/inst_u19 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_pri_enc/inst_u18 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_sel/assign_110_valid 3.958629 0.520237 0.976864 -1.938774 -0.011252 1.869786 -1.400087 2.327176 0.151382 -0.488757 -0.821867 -0.201534 -1.117581 2.674681 -0.460057 1.497728 0.279686 -1.002742 1.948180 -1.511975
wb_dma_rf/inst_u30 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 2.259014 1.697742 1.455105 -2.105208 -1.653995 -0.290599 -2.334570 -4.284361 2.496516 -1.790547 1.869355 -1.070256 -0.151494 1.189972 0.182226 3.197505 0.721945 -1.753965 2.273673 0.950817
wb_dma/wire_pointer3 1.712328 1.239108 1.475720 -0.986403 -0.709861 1.263207 0.532504 -3.494095 2.259323 0.553716 -0.169286 3.115894 -3.009618 -0.184658 -0.791891 2.445222 1.342629 0.861532 0.116933 -1.477938
wb_dma_ch_pri_enc/wire_pri6_out 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_rf/assign_6_csr_we 3.911307 1.950615 0.803666 -2.018294 1.254588 -1.542818 -1.066836 0.451879 2.123850 -1.401949 -2.387156 2.199610 -4.395667 2.013741 -0.478617 -1.226928 -0.219885 -1.386576 -0.739339 -0.332797
wb_dma_de/assign_82_rd_ack 4.036456 0.634620 -0.233296 0.564105 2.880300 2.535668 -1.201914 1.399174 0.448553 -0.614833 -0.806228 1.012042 -0.313926 -2.623029 0.782599 0.225481 -0.815296 -0.385551 1.835707 -1.049234
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 1.712328 1.239108 1.475720 -0.986403 -0.709861 1.263207 0.532504 -3.494095 2.259323 0.553716 -0.169286 3.115894 -3.009618 -0.184658 -0.791891 2.445222 1.342629 0.861532 0.116933 -1.477938
wb_dma_ch_sel/assign_96_valid 5.679171 0.265802 -2.974815 -2.894805 -2.956928 -2.540375 -4.718592 0.005333 -1.258379 -2.094771 -0.190763 1.848759 -0.508040 4.311947 0.997025 -0.347111 1.229229 -0.912231 0.712347 0.437696
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_de/reg_next_ch 3.908801 1.403941 -1.047700 -3.478901 -0.428352 0.833647 -2.149282 -0.263472 1.132827 -1.169436 -2.243789 0.865432 -0.226177 -1.514183 0.661629 2.415715 -0.523414 0.189588 0.666010 -0.272961
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 1.712328 1.239108 1.475720 -0.986403 -0.709861 1.263207 0.532504 -3.494095 2.259323 0.553716 -0.169286 3.115894 -3.009618 -0.184658 -0.791891 2.445222 1.342629 0.861532 0.116933 -1.477938
wb_dma_ch_rf/assign_24_ch_txsz_dewe 2.643356 -0.113613 2.803770 2.954916 2.760993 3.613451 1.120113 1.474217 -1.270817 -1.361282 -0.528354 -1.504024 0.850966 -0.063694 0.334127 1.076258 -0.792481 -1.566311 1.377518 1.711329
assert_wb_dma_ch_arb 2.116531 -2.145793 -0.028953 0.490810 0.899406 2.078375 -0.007314 5.079091 -0.672161 -1.530216 1.714757 -0.759402 -0.506311 3.182588 0.454681 -0.908647 0.215086 1.365489 1.897636 -2.817424
wb_dma/wire_csr 4.192819 -2.239788 -0.181878 -1.007610 -0.733303 3.459382 0.592778 3.643184 -2.721204 0.235522 -3.341625 4.589217 -1.543259 0.975064 0.518334 -1.233074 -1.759947 1.834891 -0.091996 3.510538
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_wb_if/input_mast_din 0.687927 -2.197554 2.143536 1.966711 1.309150 4.044169 2.908067 -1.332402 -1.374588 -0.752905 0.471347 1.132734 1.631407 -0.380654 0.854164 0.777878 -0.007759 1.780213 1.151634 2.831905
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond 0.452717 0.446164 1.244511 -1.463223 -1.699429 -0.713233 -0.517031 -0.318277 1.360078 -1.441342 1.955479 0.271480 -1.923120 4.135631 -0.691237 1.533535 -0.316922 0.398666 1.178809 -0.148238
wb_dma_ch_rf/reg_sw_pointer_r 4.563993 2.390532 -1.457603 -2.513799 0.012697 -2.100435 -2.132764 0.177253 1.990109 -4.201557 -1.936491 -0.925711 0.833960 -1.161460 1.586260 1.877627 0.643977 -0.155631 -0.541393 -0.067201
wb_dma_ch_sel/assign_142_req_p0 4.068691 0.996375 0.369158 -1.141849 -0.263643 0.378211 -1.666383 2.821052 -0.227187 -1.506190 0.391858 -1.184600 0.650742 3.593287 -0.743189 0.642183 1.000595 -1.477132 2.537151 -0.973075
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.436836 -0.644123 -0.573455 0.579613 -0.810100 -0.222174 0.573356 3.494698 -0.906693 -2.469356 2.646217 -1.532389 2.015046 4.164805 -0.795901 -0.886409 1.324672 1.004256 2.005569 -0.634896
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 2.770547 -0.278655 0.825931 0.901609 1.380217 3.165429 0.209330 0.730018 1.499124 -0.845389 1.497842 0.437284 -1.390807 -0.277515 0.134844 1.831374 0.887415 1.152678 1.643440 -3.774405
wb_dma_rf 1.681382 -0.667133 -1.318877 -4.633551 -1.736695 -1.283709 -1.571889 0.726542 -0.110763 0.639347 -2.398225 -1.755965 1.806933 1.691158 -0.039098 -1.150463 1.639595 -1.488273 -0.028269 -0.098448
wb_dma_de/assign_6_adr0_cnt_next/expr_1 -1.909762 -3.272137 1.134225 -0.874244 -0.242882 1.301812 -0.358381 1.573157 0.389041 1.588347 -0.728163 -0.243222 -3.310308 0.154347 2.975318 1.387451 -0.794424 1.295340 -1.367905 -2.889673
wb_dma_de/reg_chunk_cnt 3.482813 -0.023000 0.040416 -0.063406 2.759422 1.494928 -2.317709 2.762698 1.293861 -0.240609 -0.102097 0.400159 -1.426509 -0.695558 1.079723 -0.277362 -1.657826 -0.816806 2.162634 -2.131849
wb_dma_de/always_23/block_1/case_1/block_4/if_1 0.944900 -4.798379 -0.600877 -3.382104 1.351853 4.301708 0.226651 3.508514 -1.017236 2.471026 -2.273336 0.745249 0.955256 -1.588003 2.136934 -3.490379 0.784149 1.662274 1.445979 -1.254395
wb_dma_de/always_23/block_1/case_1/block_3/if_1 1.659832 -4.409010 -0.872111 -1.423725 1.370584 3.082381 0.454223 4.614523 -1.025071 2.638468 -1.774644 0.774473 2.778125 -1.000835 1.926125 -3.900653 2.140664 1.424505 1.263702 -1.570503
wb_dma/input_wb0m_data_i 1.714707 0.352989 2.548236 -0.347882 -2.105874 -1.609336 -0.007776 -2.083818 0.151831 -1.338279 2.881890 0.487203 1.676641 5.513818 -2.203018 -2.412249 -0.332308 -2.051727 4.698186 6.685366
wb_dma_de/always_15/stmt_1 3.835148 0.271936 1.195942 1.136286 1.426468 4.016601 0.148999 1.487721 -1.383930 -0.613171 -1.392769 -0.442619 0.319603 -0.859390 0.076976 1.908756 0.823784 -0.844058 1.062244 -0.837406
wb_dma/wire_ch7_csr 3.654230 0.064716 -1.868816 -2.284092 -1.640556 1.884952 -0.397698 1.571503 -2.201991 0.234024 -2.306417 1.087059 1.992999 -0.290998 -0.593462 -0.111805 2.341664 0.417920 0.606962 0.199655
wb_dma/input_wb0_ack_i 3.288892 2.760771 -1.151569 -0.707191 -0.102289 2.065209 -0.160236 -5.388397 -1.988917 -1.494310 0.315900 4.456778 0.112362 -1.365807 -1.688300 1.139107 1.133583 0.782133 2.149980 2.272925
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.436836 -0.644123 -0.573455 0.579613 -0.810100 -0.222174 0.573356 3.494698 -0.906693 -2.469356 2.646217 -1.532389 2.015046 4.164805 -0.795901 -0.886409 1.324672 1.004256 2.005569 -0.634896
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 1.436836 -0.644123 -0.573455 0.579613 -0.810100 -0.222174 0.573356 3.494698 -0.906693 -2.469356 2.646217 -1.532389 2.015046 4.164805 -0.795901 -0.886409 1.324672 1.004256 2.005569 -0.634896
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.436836 -0.644123 -0.573455 0.579613 -0.810100 -0.222174 0.573356 3.494698 -0.906693 -2.469356 2.646217 -1.532389 2.015046 4.164805 -0.795901 -0.886409 1.324672 1.004256 2.005569 -0.634896
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 1.840151 -1.974076 1.592922 1.276022 1.714918 1.334919 -0.123468 3.821963 -0.445846 -2.173717 2.054783 -0.411612 -0.726711 3.687502 0.996676 -1.800473 -1.473936 0.100424 2.614254 0.972447
wb_dma_ch_sel/assign_125_de_start 2.988881 1.564657 -0.888647 -2.515370 -0.022020 -0.854895 -4.184080 1.913027 1.157558 -0.272759 -0.350343 -1.383778 2.113587 -1.047459 1.014321 1.521804 -1.459580 -1.811038 3.550441 -0.018789
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 1.712328 1.239108 1.475720 -0.986403 -0.709861 1.263207 0.532504 -3.494095 2.259323 0.553716 -0.169286 3.115894 -3.009618 -0.184658 -0.791891 2.445222 1.342629 0.861532 0.116933 -1.477938
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 2.826881 2.069083 1.694787 -0.904445 -0.902933 1.438973 -0.528335 -3.929581 1.270796 -2.884433 1.494681 -0.886736 1.422377 -0.150156 -0.148625 3.771119 0.435005 -0.843633 2.709511 2.769129
wb_dma_ch_sel/input_dma_busy 2.770547 -0.278655 0.825931 0.901609 1.380217 3.165429 0.209330 0.730018 1.499124 -0.845389 1.497842 0.437284 -1.390807 -0.277515 0.134844 1.831374 0.887415 1.152678 1.643440 -3.774405
wb_dma_inc30r -2.474524 -4.091820 -1.014726 -1.085308 -3.150307 1.797390 2.173976 0.813592 0.858583 1.017035 2.103263 0.072834 1.127880 1.642460 0.209935 0.772875 1.750922 4.951263 -1.143472 -3.282203
wb_dma_ch_sel/always_45/case_1 -0.182338 0.205042 0.475529 2.601726 0.249223 -0.709958 0.559019 -0.646057 1.532738 -0.215217 3.468836 -2.468854 2.424891 0.529780 -0.633728 0.016936 3.273641 -0.595080 1.355906 -2.904550
wb_dma_ch_sel/assign_117_valid 3.958629 0.520237 0.976864 -1.938774 -0.011252 1.869786 -1.400087 2.327176 0.151382 -0.488757 -0.821867 -0.201534 -1.117581 2.674681 -0.460057 1.497728 0.279686 -1.002742 1.948180 -1.511975
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 2.826881 2.069083 1.694787 -0.904445 -0.902933 1.438973 -0.528335 -3.929581 1.270796 -2.884433 1.494681 -0.886736 1.422377 -0.150156 -0.148625 3.771119 0.435005 -0.843633 2.709511 2.769129
wb_dma/wire_ch3_adr0 -2.612843 -0.524637 0.087211 -1.086509 -1.322580 0.021946 1.901977 -0.160805 1.593220 0.150759 1.747835 1.209025 -2.919756 2.235497 -1.394099 1.309435 0.227834 3.206276 -1.064437 -3.838192
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 -0.382745 -0.649868 0.834010 2.540793 -0.585802 -0.572991 -0.063987 0.840650 0.247175 -1.765101 3.754679 -2.409038 1.608982 2.488160 0.083226 0.604450 0.938172 -0.107164 1.315820 -0.893170
wb_dma_de/always_6/if_1/if_1/cond 1.146229 -1.502489 1.672840 1.821092 1.997436 4.314757 1.059114 3.607422 -2.737749 -1.120935 -1.545278 -3.520697 1.239305 -0.037856 0.938372 2.182740 -1.039160 -0.568386 0.027796 -0.337591
wb_dma/wire_mast1_pt_out -1.513342 0.351470 1.083023 3.508729 2.761142 -0.069992 0.650139 -0.747093 0.832330 -1.317289 3.097383 -0.131372 -0.951489 0.153876 0.763009 0.976990 -1.618229 0.085820 0.323834 -0.434205
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.099061 -1.090753 0.407890 -2.171409 -0.963812 0.906298 -0.706421 4.040975 -0.127269 -1.617105 1.218516 -0.038080 -2.108973 5.609536 -0.387944 0.186539 -0.234253 1.066751 1.818214 -1.932509
wb_dma_de/always_23/block_1/case_1/block_9/if_1 0.452717 0.446164 1.244511 -1.463223 -1.699429 -0.713233 -0.517031 -0.318277 1.360078 -1.441342 1.955479 0.271480 -1.923120 4.135631 -0.691237 1.533535 -0.316922 0.398666 1.178809 -0.148238
wb_dma_ch_sel/always_48 2.967957 0.714383 -2.851113 -2.221194 -0.727441 -0.104112 2.262459 0.917427 1.963763 -0.581850 0.177507 1.904229 2.543048 -0.734711 -1.804615 -1.948799 4.398506 3.351305 1.117065 -2.645743
wb_dma_ch_sel/always_43 2.718621 0.342018 -0.137944 0.871995 3.032255 2.463360 -1.129655 -0.448307 0.487150 0.616714 -0.399801 -1.469585 1.786519 -3.984571 0.774866 -0.373285 0.641579 -2.048119 2.063334 -1.004149
wb_dma_ch_sel/always_42 4.192819 -2.239788 -0.181878 -1.007610 -0.733303 3.459382 0.592778 3.643184 -2.721204 0.235522 -3.341625 4.589217 -1.543259 0.975064 0.518334 -1.233074 -1.759947 1.834891 -0.091996 3.510538
wb_dma_ch_sel/always_40 1.839712 0.802755 0.823824 -0.675326 -0.353260 1.479817 1.462272 -3.105732 2.791090 1.586202 0.202719 2.821909 -1.784058 -0.792312 -1.266320 1.201119 3.503532 1.287106 0.377726 -3.414661
wb_dma_ch_sel/always_47 -0.583211 -1.644542 -0.223074 -1.517603 -2.251429 0.535981 -0.667295 0.104238 1.995698 -0.615662 1.195431 -1.491866 1.071180 -0.294280 1.528200 3.674979 -0.328591 2.422125 0.193634 -2.134356
wb_dma_ch_sel/always_46 -0.860991 -3.513856 1.478079 0.493277 -1.147554 2.533953 -0.048099 1.075564 -1.587839 0.666828 1.724135 1.690242 -1.683784 3.872280 0.383889 -0.145134 -1.412763 1.484678 0.476401 0.327593
wb_dma_ch_sel/always_45 -0.182338 0.205042 0.475529 2.601726 0.249223 -0.709958 0.559019 -0.646057 1.532738 -0.215217 3.468836 -2.468854 2.424891 0.529780 -0.633728 0.016936 3.273641 -0.595080 1.355906 -2.904550
wb_dma_ch_sel/always_44 -1.481468 0.515334 1.993396 -3.117997 -3.403795 -1.101911 1.300079 -1.998351 2.465074 -0.071105 2.180830 -0.398987 -2.766365 4.005088 -1.842213 0.622425 2.478273 0.273083 1.179990 -0.711246
wb_dma_ch_sel/assign_152_req_p0/expr_1 4.068691 0.996375 0.369158 -1.141849 -0.263643 0.378211 -1.666383 2.821052 -0.227187 -1.506190 0.391858 -1.184600 0.650742 3.593287 -0.743189 0.642183 1.000595 -1.477132 2.537151 -0.973075
wb_dma_ch_rf/input_ndnr 4.006001 -0.175648 -0.305249 0.522992 0.806400 4.217553 1.907993 0.581336 -0.507235 -0.524476 0.061048 0.469953 1.868462 -1.398120 -0.759613 0.559751 4.038658 1.434205 1.773803 -2.701859
wb_dma_de/always_4/if_1/stmt_1 4.264016 -0.013285 1.466659 0.135267 1.724451 3.154530 -1.309308 2.507714 0.303482 -0.137391 -0.645184 -0.537340 -1.030591 0.614171 0.357459 1.382603 0.225809 -1.373183 2.042307 -2.423137
wb_dma_wb_if/wire_wb_addr_o -0.710327 -1.942228 0.094455 2.365650 -1.541253 0.659753 1.775336 2.068571 -0.835045 -1.815278 3.572731 -1.332542 2.150252 2.874501 -0.297646 0.024564 1.419958 2.234444 0.857372 -0.634044
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 -0.382745 -0.649868 0.834010 2.540793 -0.585802 -0.572991 -0.063987 0.840650 0.247175 -1.765101 3.754679 -2.409038 1.608982 2.488160 0.083226 0.604450 0.938172 -0.107164 1.315820 -0.893170
wb_dma_ch_sel/assign_111_valid 3.958629 0.520237 0.976864 -1.938774 -0.011252 1.869786 -1.400087 2.327176 0.151382 -0.488757 -0.821867 -0.201534 -1.117581 2.674681 -0.460057 1.497728 0.279686 -1.002742 1.948180 -1.511975
wb_dma_wb_slv/assign_2_pt_sel -1.458639 -2.150812 -1.458681 3.087787 4.172409 2.628055 4.312577 2.466982 -1.429044 -1.208047 1.576167 0.478465 2.391440 -2.225473 -0.018320 -1.636575 -4.763283 3.856002 1.674986 2.066657
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 3.421820 1.303019 0.514625 -2.379044 -1.085169 0.503438 -1.504940 0.755460 0.956154 -2.082900 -1.213636 -3.324723 2.428492 0.538273 0.526720 3.784856 1.206218 -1.154605 1.124991 -0.658385
wb_dma_ch_sel/assign_144_req_p0 4.068691 0.996375 0.369158 -1.141849 -0.263643 0.378211 -1.666383 2.821052 -0.227187 -1.506190 0.391858 -1.184600 0.650742 3.593287 -0.743189 0.642183 1.000595 -1.477132 2.537151 -0.973075
wb_dma_de/input_pointer 1.839712 0.802755 0.823824 -0.675326 -0.353260 1.479817 1.462272 -3.105732 2.791090 1.586202 0.202719 2.821909 -1.784058 -0.792312 -1.266320 1.201119 3.503532 1.287106 0.377726 -3.414661
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond 3.450838 2.089498 1.106001 -0.135497 -0.942864 2.713759 1.415436 -2.423993 -0.131750 -3.642125 1.693831 1.391080 0.825768 0.684089 -1.433282 2.891439 1.044674 1.221804 2.453213 2.593315
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 2.105938 2.603552 1.679823 -2.386456 -1.740993 -1.032519 -1.271452 -4.888167 3.110985 -0.807519 0.511973 0.570753 -1.454397 1.471814 -0.753216 3.444914 1.072677 -1.274238 1.011597 0.424528
wb_dma_ch_rf/input_wb_rf_adr 2.203365 -1.336236 -0.409302 0.283109 -0.110072 4.434464 -3.933576 -1.101717 4.513721 0.211942 2.296948 -0.313642 4.505217 3.366438 -2.321358 -3.064917 -3.074387 0.700344 -4.325706 2.813035
wb_dma_ch_sel/input_pointer0 2.314107 -0.201649 0.441920 -0.672702 0.213632 2.341036 0.994363 -1.991077 2.948383 0.956421 1.484473 1.122633 0.016322 -1.253406 -0.611187 0.495194 3.775378 1.238989 1.928012 -3.881643
wb_dma_ch_sel/input_pointer1 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_ch_sel/input_pointer2 1.182211 0.270590 2.211043 0.111944 -0.359374 0.242247 -0.326119 -3.499278 2.299516 -1.076378 2.049357 1.685681 -1.159886 0.613376 0.470107 0.922564 -0.107908 -0.071698 1.882779 2.104539
wb_dma_ch_sel/input_pointer3 1.712328 1.239108 1.475720 -0.986403 -0.709861 1.263207 0.532504 -3.494095 2.259323 0.553716 -0.169286 3.115894 -3.009618 -0.184658 -0.791891 2.445222 1.342629 0.861532 0.116933 -1.477938
wb_dma_de/reg_chunk_0 3.482813 -0.023000 0.040416 -0.063406 2.759422 1.494928 -2.317709 2.762698 1.293861 -0.240609 -0.102097 0.400159 -1.426509 -0.695558 1.079723 -0.277362 -1.657826 -0.816806 2.162634 -2.131849
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 2.770547 -0.278655 0.825931 0.901609 1.380217 3.165429 0.209330 0.730018 1.499124 -0.845389 1.497842 0.437284 -1.390807 -0.277515 0.134844 1.831374 0.887415 1.152678 1.643440 -3.774405
wb_dma_ch_sel/assign_151_req_p0/expr_1 4.068691 0.996375 0.369158 -1.141849 -0.263643 0.378211 -1.666383 2.821052 -0.227187 -1.506190 0.391858 -1.184600 0.650742 3.593287 -0.743189 0.642183 1.000595 -1.477132 2.537151 -0.973075
wb_dma_ch_sel/assign_138_req_p0/expr_1 4.068691 0.996375 0.369158 -1.141849 -0.263643 0.378211 -1.666383 2.821052 -0.227187 -1.506190 0.391858 -1.184600 0.650742 3.593287 -0.743189 0.642183 1.000595 -1.477132 2.537151 -0.973075
wb_dma_ch_sel/reg_am0 -0.860991 -3.513856 1.478079 0.493277 -1.147554 2.533953 -0.048099 1.075564 -1.587839 0.666828 1.724135 1.690242 -1.683784 3.872280 0.383889 -0.145134 -1.412763 1.484678 0.476401 0.327593
wb_dma/assign_2_dma_req 2.637473 2.321875 1.929540 -1.806329 -1.165199 1.064282 0.551617 -4.541677 2.073092 -1.083409 -0.242533 0.777842 0.072951 -0.059385 -1.010562 3.700940 1.004015 -0.320888 1.494116 1.789921
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 1.201784 -0.570299 -0.770536 -0.337210 1.778569 0.972527 -0.083297 -1.117931 3.601201 1.128870 1.655286 1.675583 -0.610624 -2.886516 0.451273 -1.251614 1.325440 1.480558 1.681406 -3.684819
wb_dma_ch_rf/wire_ch_csr 1.656962 0.139409 -2.358969 -3.546553 -0.198294 0.156723 -0.077852 3.923196 -1.961750 2.504762 -2.749648 0.540009 1.673981 2.470680 -2.006037 -1.213344 -0.045826 -0.021902 0.978535 -1.120436
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 -0.949470 -2.669035 2.015178 -0.721195 -4.571374 0.518983 1.739167 -2.681398 2.371264 -0.861314 3.247040 0.121453 -0.040409 3.014677 0.591349 1.506310 2.292116 2.635947 0.292574 1.475063
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_ch_sel/assign_118_valid 3.958629 0.520237 0.976864 -1.938774 -0.011252 1.869786 -1.400087 2.327176 0.151382 -0.488757 -0.821867 -0.201534 -1.117581 2.674681 -0.460057 1.497728 0.279686 -1.002742 1.948180 -1.511975
wb_dma_ch_rf/input_de_adr1_we -0.382745 -0.649868 0.834010 2.540793 -0.585802 -0.572991 -0.063987 0.840650 0.247175 -1.765101 3.754679 -2.409038 1.608982 2.488160 0.083226 0.604450 0.938172 -0.107164 1.315820 -0.893170
wb_dma_wb_mast/input_mast_din 0.687927 -2.197554 2.143536 1.966711 1.309150 4.044169 2.908067 -1.332402 -1.374588 -0.752905 0.471347 1.132734 1.631407 -0.380654 0.854164 0.777878 -0.007759 1.780213 1.151634 2.831905
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 2.199035 -0.063500 -0.819532 -4.436776 -0.205250 -1.593094 4.041219 -2.259127 2.001485 -2.803930 -1.996969 -1.378413 2.636034 3.365186 -2.050957 -1.346707 3.635863 2.056683 -1.421450 -0.461634
wb_dma_de/always_2/if_1/stmt_1 -1.481468 0.515334 1.993396 -3.117997 -3.403795 -1.101911 1.300079 -1.998351 2.465074 -0.071105 2.180830 -0.398987 -2.766365 4.005088 -1.842213 0.622425 2.478273 0.273083 1.179990 -0.711246
wb_dma_de/assign_65_done/expr_1 4.036456 0.634620 -0.233296 0.564105 2.880300 2.535668 -1.201914 1.399174 0.448553 -0.614833 -0.806228 1.012042 -0.313926 -2.623029 0.782599 0.225481 -0.815296 -0.385551 1.835707 -1.049234
wb_dma_ch_sel/reg_de_start_r 4.258008 1.138276 -1.252081 -2.960769 -0.115024 -0.063456 -3.280810 1.655670 0.867218 -2.011305 -1.018796 -1.998403 1.728728 -0.197658 1.005425 1.648406 0.018952 -1.234768 1.738672 -0.863389
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_ch_rf/input_dma_rest -0.615400 -0.190366 1.403439 -0.307372 -1.156186 0.892069 1.670020 -3.551852 2.217009 1.034808 0.577188 2.827036 -2.394505 0.145234 -0.616834 2.799359 -0.470639 2.319228 -0.374686 -0.681388
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 1.839712 0.802755 0.823824 -0.675326 -0.353260 1.479817 1.462272 -3.105732 2.791090 1.586202 0.202719 2.821909 -1.784058 -0.792312 -1.266320 1.201119 3.503532 1.287106 0.377726 -3.414661
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_de/wire_de_csr 2.484932 0.995729 1.319103 -0.004139 -0.351526 3.067641 1.467862 -3.249259 0.609133 -0.290810 -0.722787 2.474180 -1.136024 -1.521317 -0.726283 3.120799 1.162561 1.177901 0.276203 -0.081221
wb_dma_ch_sel/reg_ndnr 4.006001 -0.175648 -0.305249 0.522992 0.806400 4.217553 1.907993 0.581336 -0.507235 -0.524476 0.061048 0.469953 1.868462 -1.398120 -0.759613 0.559751 4.038658 1.434205 1.773803 -2.701859
wb_dma_ch_rf/assign_26_ch_adr1_dewe -0.382745 -0.649868 0.834010 2.540793 -0.585802 -0.572991 -0.063987 0.840650 0.247175 -1.765101 3.754679 -2.409038 1.608982 2.488160 0.083226 0.604450 0.938172 -0.107164 1.315820 -0.893170
wb_dma_ch_sel/reg_txsz 2.718621 0.342018 -0.137944 0.871995 3.032255 2.463360 -1.129655 -0.448307 0.487150 0.616714 -0.399801 -1.469585 1.786519 -3.984571 0.774866 -0.373285 0.641579 -2.048119 2.063334 -1.004149
wb_dma_rf/always_1/case_1/stmt_10 0.120044 -1.180530 2.010952 2.118176 1.082255 0.017218 -0.094257 -2.357682 1.719212 -3.107183 3.294973 -2.667638 0.037667 1.202466 1.118386 -0.831537 0.483316 -0.763077 0.526245 0.633100
wb_dma_ch_pri_enc/inst_u28 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_pri_enc/inst_u29 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma/wire_de_adr1 -0.781038 -1.366712 0.423310 1.341761 0.316721 1.481881 1.927147 -0.696083 1.485447 0.850019 1.851921 0.120485 0.038764 -0.751010 -0.141744 0.010125 2.116804 1.794699 0.183206 -3.014928
wb_dma_ch_arb/always_2/block_1/case_1 2.967957 0.714383 -2.851113 -2.221194 -0.727441 -0.104112 2.262459 0.917427 1.963763 -0.581850 0.177507 1.904229 2.543048 -0.734711 -1.804615 -1.948799 4.398506 3.351305 1.117065 -2.645743
wb_dma_de/always_18/stmt_1/expr_1 -0.329619 0.024000 0.356248 3.602386 -2.330493 1.334838 -0.240102 -2.602201 -2.564593 -0.703235 4.583602 -1.193594 2.451576 1.901030 -1.336571 2.561398 2.082794 -0.428174 1.960114 -0.363730
wb_dma_ch_arb/always_1/if_1 2.967957 0.714383 -2.851113 -2.221194 -0.727441 -0.104112 2.262459 0.917427 1.963763 -0.581850 0.177507 1.904229 2.543048 -0.734711 -1.804615 -1.948799 4.398506 3.351305 1.117065 -2.645743
wb_dma_ch_pri_enc/inst_u20 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_pri_enc/inst_u21 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_pri_enc/inst_u22 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_pri_enc/inst_u23 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_pri_enc/inst_u24 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_pri_enc/inst_u25 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_pri_enc/inst_u26 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_pri_enc/inst_u27 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma/wire_dma_busy -0.192466 1.416241 1.884409 -1.022482 4.303149 1.020049 0.544676 -0.177841 2.802530 2.265865 -2.445266 -2.070900 -3.599648 0.756018 -1.463029 1.761154 -2.683450 -2.348755 -1.441470 -4.432969
wb_dma_ch_sel/reg_ack_o 2.637473 2.321875 1.929540 -1.806329 -1.165199 1.064282 0.551617 -4.541677 2.073092 -1.083409 -0.242533 0.777842 0.072951 -0.059385 -1.010562 3.700940 1.004015 -0.320888 1.494116 1.789921
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 2.770547 -0.278655 0.825931 0.901609 1.380217 3.165429 0.209330 0.730018 1.499124 -0.845389 1.497842 0.437284 -1.390807 -0.277515 0.134844 1.831374 0.887415 1.152678 1.643440 -3.774405
wb_dma_rf/reg_csr_r 3.465759 2.567116 0.973604 -1.152636 0.300995 -2.545667 -2.752859 0.737589 1.798017 -0.323817 -1.231356 4.093883 -4.068476 1.226327 -0.291074 -1.007161 -1.353501 -1.445368 1.621728 0.840225
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.099061 -1.090753 0.407890 -2.171409 -0.963812 0.906298 -0.706421 4.040975 -0.127269 -1.617105 1.218516 -0.038080 -2.108973 5.609536 -0.387944 0.186539 -0.234253 1.066751 1.818214 -1.932509
assert_wb_dma_ch_sel 2.770547 -0.278655 0.825931 0.901609 1.380217 3.165429 0.209330 0.730018 1.499124 -0.845389 1.497842 0.437284 -1.390807 -0.277515 0.134844 1.831374 0.887415 1.152678 1.643440 -3.774405
wb_dma_ch_rf/always_27/stmt_1/expr_1 5.599327 2.805642 -1.423525 -3.002895 -0.116376 -0.399393 -2.523606 0.724624 0.802688 -2.469273 -2.145624 0.095483 1.105142 -0.362302 0.049577 1.908573 0.431488 -0.880242 1.144725 0.064497
wb_dma_ch_sel/inst_ch2 1.182211 0.270590 2.211043 0.111944 -0.359374 0.242247 -0.326119 -3.499278 2.299516 -1.076378 2.049357 1.685681 -1.159886 0.613376 0.470107 0.922564 -0.107908 -0.071698 1.882779 2.104539
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond 2.770547 -0.278655 0.825931 0.901609 1.380217 3.165429 0.209330 0.730018 1.499124 -0.845389 1.497842 0.437284 -1.390807 -0.277515 0.134844 1.831374 0.887415 1.152678 1.643440 -3.774405
wb_dma_ch_sel/assign_122_valid 3.958629 0.520237 0.976864 -1.938774 -0.011252 1.869786 -1.400087 2.327176 0.151382 -0.488757 -0.821867 -0.201534 -1.117581 2.674681 -0.460057 1.497728 0.279686 -1.002742 1.948180 -1.511975
wb_dma_rf/wire_dma_abort 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_de/assign_67_dma_done_all/expr_1 3.835148 0.271936 1.195942 1.136286 1.426468 4.016601 0.148999 1.487721 -1.383930 -0.613171 -1.392769 -0.442619 0.319603 -0.859390 0.076976 1.908756 0.823784 -0.844058 1.062244 -0.837406
wb_dma_de/always_4/if_1/cond 3.482813 -0.023000 0.040416 -0.063406 2.759422 1.494928 -2.317709 2.762698 1.293861 -0.240609 -0.102097 0.400159 -1.426509 -0.695558 1.079723 -0.277362 -1.657826 -0.816806 2.162634 -2.131849
wb_dma_de/always_3/if_1/if_1/stmt_1 -0.559577 -3.863590 -0.802718 0.485041 -1.018457 1.728922 2.073477 1.477939 1.492330 -0.615700 1.605777 -1.307651 3.168482 -1.535513 2.136275 0.789707 1.193270 4.278626 0.290456 -1.682626
wb_dma_wb_slv/always_3/stmt_1/expr_1 2.429509 -0.653821 -2.725829 -4.619505 -0.127119 -2.376127 1.879380 -2.475111 2.300582 -3.257299 -0.980859 -0.304835 2.213405 1.512481 -0.675453 -2.766268 2.828399 2.401780 -1.180058 -0.456352
wb_dma_ch_sel/assign_156_req_p0 4.068691 0.996375 0.369158 -1.141849 -0.263643 0.378211 -1.666383 2.821052 -0.227187 -1.506190 0.391858 -1.184600 0.650742 3.593287 -0.743189 0.642183 1.000595 -1.477132 2.537151 -0.973075
assert_wb_dma_ch_arb/input_advance 2.116531 -2.145793 -0.028953 0.490810 0.899406 2.078375 -0.007314 5.079091 -0.672161 -1.530216 1.714757 -0.759402 -0.506311 3.182588 0.454681 -0.908647 0.215086 1.365489 1.897636 -2.817424
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 0.452717 0.446164 1.244511 -1.463223 -1.699429 -0.713233 -0.517031 -0.318277 1.360078 -1.441342 1.955479 0.271480 -1.923120 4.135631 -0.691237 1.533535 -0.316922 0.398666 1.178809 -0.148238
wb_dma_ch_rf/reg_ch_tot_sz_r 0.685371 -0.530832 2.112004 1.096933 2.615266 4.192780 0.345910 1.419312 -1.290218 1.852919 -2.140500 -5.252463 1.755049 -1.718886 0.369537 2.404513 0.525937 -3.143309 0.597458 -2.141695
wb_dma_ch_rf/wire_ch_adr0 -1.119127 -1.428826 1.596241 -3.331484 -3.420681 0.292012 -0.053554 0.058426 0.247616 0.895568 0.623492 1.247990 -3.592651 5.632569 -0.908855 0.976331 0.503649 0.965031 -0.230964 -1.030896
wb_dma_ch_rf/wire_ch_adr1 0.164234 -0.703485 1.763816 2.513399 0.960847 -1.092060 0.384516 -1.347433 3.108332 -0.461513 3.479683 -3.139282 2.727384 0.231338 0.516208 -2.035530 3.814409 -1.238952 1.757777 -1.542806
wb_dma/wire_ch0_adr0 0.610498 -1.512391 2.103329 -2.558365 -3.854120 0.906057 0.301044 -1.661931 0.338765 -0.984244 1.827205 1.789705 -1.967019 5.858865 -0.929968 0.863149 0.323333 1.221650 1.106072 2.502808
wb_dma/wire_ch0_adr1 -0.382745 -0.649868 0.834010 2.540793 -0.585802 -0.572991 -0.063987 0.840650 0.247175 -1.765101 3.754679 -2.409038 1.608982 2.488160 0.083226 0.604450 0.938172 -0.107164 1.315820 -0.893170
wb_dma_ch_pri_enc/wire_pri24_out 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma/input_dma_rest_i -0.615400 -0.190366 1.403439 -0.307372 -1.156186 0.892069 1.670020 -3.551852 2.217009 1.034808 0.577188 2.827036 -2.394505 0.145234 -0.616834 2.799359 -0.470639 2.319228 -0.374686 -0.681388
wb_dma_inc30r/assign_1_out -0.860991 -3.513856 1.478079 0.493277 -1.147554 2.533953 -0.048099 1.075564 -1.587839 0.666828 1.724135 1.690242 -1.683784 3.872280 0.383889 -0.145134 -1.412763 1.484678 0.476401 0.327593
wb_dma_ch_sel/assign_133_req_p0 3.743522 0.223962 -0.620365 -0.051167 0.536418 1.146919 0.368113 4.236456 -0.855839 0.315595 0.294576 -0.910916 1.809775 2.970633 -1.932847 -1.956128 3.238366 -0.803383 2.425039 -2.847471
wb_dma_ch_rf/always_23 -0.182338 0.205042 0.475529 2.601726 0.249223 -0.709958 0.559019 -0.646057 1.532738 -0.215217 3.468836 -2.468854 2.424891 0.529780 -0.633728 0.016936 3.273641 -0.595080 1.355906 -2.904550
wb_dma_inc30r/reg_out_r -1.171493 -4.890463 1.072930 -0.992647 -3.034065 1.950675 1.301019 0.682105 2.277642 1.760446 1.379204 -3.445199 2.022672 -0.497535 3.302765 1.259176 1.697552 1.852637 1.098559 0.033139
wb_dma/wire_pointer2 1.182211 0.270590 2.211043 0.111944 -0.359374 0.242247 -0.326119 -3.499278 2.299516 -1.076378 2.049357 1.685681 -1.159886 0.613376 0.470107 0.922564 -0.107908 -0.071698 1.882779 2.104539
wb_dma_ch_rf/always_20 -1.119127 -1.428826 1.596241 -3.331484 -3.420681 0.292012 -0.053554 0.058426 0.247616 0.895568 0.623492 1.247990 -3.592651 5.632569 -0.908855 0.976331 0.503649 0.965031 -0.230964 -1.030896
wb_dma/wire_pointer0 2.314107 -0.201649 0.441920 -0.672702 0.213632 2.341036 0.994363 -1.991077 2.948383 0.956421 1.484473 1.122633 0.016322 -1.253406 -0.611187 0.495194 3.775378 1.238989 1.928012 -3.881643
wb_dma/wire_pointer1 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma/wire_mast0_err 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_ch_rf/always_26 4.563993 2.390532 -1.457603 -2.513799 0.012697 -2.100435 -2.132764 0.177253 1.990109 -4.201557 -1.936491 -0.925711 0.833960 -1.161460 1.586260 1.877627 0.643977 -0.155631 -0.541393 -0.067201
wb_dma_de/always_23/block_1/case_1/block_5 0.641747 -2.402924 0.296893 -3.393583 2.319362 2.955674 -1.015144 0.613832 -1.509556 1.941065 -3.681145 2.870047 -2.070274 -3.008944 2.721396 -1.644537 0.872916 0.878347 0.623924 -2.214490
wb_dma_ch_sel/assign_144_req_p0/expr_1 4.068691 0.996375 0.369158 -1.141849 -0.263643 0.378211 -1.666383 2.821052 -0.227187 -1.506190 0.391858 -1.184600 0.650742 3.593287 -0.743189 0.642183 1.000595 -1.477132 2.537151 -0.973075
wb_dma_ch_rf/wire_ch_am0_we -0.860991 -3.513856 1.478079 0.493277 -1.147554 2.533953 -0.048099 1.075564 -1.587839 0.666828 1.724135 1.690242 -1.683784 3.872280 0.383889 -0.145134 -1.412763 1.484678 0.476401 0.327593
wb_dma_ch_rf/always_25 -0.954223 -1.589291 0.514386 -1.506297 -1.060138 -1.604635 -0.406811 -0.121881 3.889850 -1.732023 0.760285 -2.422897 0.398315 -0.342696 2.845452 2.582795 -0.264449 2.083650 -0.834596 -1.868212
wb_dma/wire_dma_rest -0.615400 -0.190366 1.403439 -0.307372 -1.156186 0.892069 1.670020 -3.551852 2.217009 1.034808 0.577188 2.827036 -2.394505 0.145234 -0.616834 2.799359 -0.470639 2.319228 -0.374686 -0.681388
wb_dma_wb_mast/input_mast_adr -0.710327 -1.942228 0.094455 2.365650 -1.541253 0.659753 1.775336 2.068571 -0.835045 -1.815278 3.572731 -1.332542 2.150252 2.874501 -0.297646 0.024564 1.419958 2.234444 0.857372 -0.634044
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.671784 0.769752 1.382611 -0.054793 0.676545 2.454663 -0.188796 -1.549448 2.213669 -1.153416 1.404243 1.530206 -1.234135 -0.206887 -0.076216 2.036871 1.081900 0.544115 2.432260 -1.505586
wb_dma_ch_sel/always_44/case_1 -1.481468 0.515334 1.993396 -3.117997 -3.403795 -1.101911 1.300079 -1.998351 2.465074 -0.071105 2.180830 -0.398987 -2.766365 4.005088 -1.842213 0.622425 2.478273 0.273083 1.179990 -0.711246
wb_dma/wire_ch0_am0 -0.860991 -3.513856 1.478079 0.493277 -1.147554 2.533953 -0.048099 1.075564 -1.587839 0.666828 1.724135 1.690242 -1.683784 3.872280 0.383889 -0.145134 -1.412763 1.484678 0.476401 0.327593
wb_dma/wire_ch0_am1 -0.583211 -1.644542 -0.223074 -1.517603 -2.251429 0.535981 -0.667295 0.104238 1.995698 -0.615662 1.195431 -1.491866 1.071180 -0.294280 1.528200 3.674979 -0.328591 2.422125 0.193634 -2.134356
wb_dma_ch_rf/always_19/if_1 -0.182634 -1.170940 2.176240 1.312684 0.868954 1.866511 -1.294867 1.581901 -0.237276 0.324006 -0.371126 -1.887577 -1.917456 0.394639 1.328077 1.998016 -2.116513 -1.573976 -0.486804 -0.902462
wb_dma_ch_rf/always_20/if_1/block_1/if_1 -1.119127 -1.428826 1.596241 -3.331484 -3.420681 0.292012 -0.053554 0.058426 0.247616 0.895568 0.623492 1.247990 -3.592651 5.632569 -0.908855 0.976331 0.503649 0.965031 -0.230964 -1.030896
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 5.064623 -1.576004 -0.995214 1.297113 -0.051702 -0.140964 -4.285258 -0.335213 -3.026851 2.830220 -0.624017 5.288018 -1.874484 2.970678 0.678620 -3.809353 3.133569 -2.638090 0.156176 -1.329895
wb_dma_de/always_18/stmt_1/expr_1/expr_1 -0.820026 0.080803 0.269489 2.158288 -2.122326 2.296779 0.155689 -4.220198 -2.550705 0.416669 3.920696 0.757738 0.752482 1.412752 -1.747057 2.748137 1.146412 0.285638 2.101657 -0.138782
wb_dma_de/always_3/if_1 -0.501349 -1.925848 -0.813213 1.416771 -1.252979 -0.119102 1.362535 0.803090 1.799955 -1.121568 3.140239 -2.617487 4.703757 -0.613911 0.995216 1.110269 2.230112 2.699222 1.180889 -1.911186
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_ch_rf/assign_16_ch_adr1_we -0.182338 0.205042 0.475529 2.601726 0.249223 -0.709958 0.559019 -0.646057 1.532738 -0.215217 3.468836 -2.468854 2.424891 0.529780 -0.633728 0.016936 3.273641 -0.595080 1.355906 -2.904550
wb_dma_wb_if/wire_wbm_data_o -4.556674 -4.110274 1.119408 1.444748 0.875974 0.046759 2.562267 0.547278 1.209640 1.124469 4.125077 -1.842274 -0.391014 3.021712 -0.032186 -1.118684 -2.573520 2.239011 1.508253 -1.540853
wb_dma_ch_pri_enc/wire_pri_out_tmp 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_ch_sel/always_2/stmt_1/expr_1 3.599078 -1.132183 -0.304702 0.496780 1.232949 2.974991 0.232159 4.075665 -0.095184 -1.391351 1.400134 -0.342497 0.053667 1.667436 -0.054970 0.008184 1.481046 1.428279 2.259861 -3.934038
wb_dma_ch_sel/always_48/case_1/stmt_1 3.168812 0.746110 -1.062781 -1.853599 -1.355311 1.138919 3.788697 1.041035 1.284603 -0.566133 -0.828145 0.927327 2.847364 0.554851 -2.300603 -0.084421 5.517222 3.110902 0.536087 -2.482782
wb_dma_ch_sel/always_48/case_1/stmt_2 -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
assert_wb_dma_ch_arb/input_grant0 2.116531 -2.145793 -0.028953 0.490810 0.899406 2.078375 -0.007314 5.079091 -0.672161 -1.530216 1.714757 -0.759402 -0.506311 3.182588 0.454681 -0.908647 0.215086 1.365489 1.897636 -2.817424
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_ch_pri_enc/wire_pri18_out 2.371870 0.529469 0.226540 0.272611 2.076967 1.003715 -1.213492 -1.104619 2.820750 -0.694612 1.409213 2.142218 -1.874558 -2.020624 0.878255 0.313030 -1.079159 0.608769 1.986952 -1.277573
wb_dma_de/assign_6_adr0_cnt_next -1.909762 -3.272137 1.134225 -0.874244 -0.242882 1.301812 -0.358381 1.573157 0.389041 1.588347 -0.728163 -0.243222 -3.310308 0.154347 2.975318 1.387451 -0.794424 1.295340 -1.367905 -2.889673
wb_dma_ch_rf/reg_ch_err 4.008307 0.851336 -1.242409 -2.110702 0.376326 0.116903 -1.261247 0.678410 1.977836 -1.576580 1.417067 2.288240 -0.470583 0.938325 -0.318952 -0.754926 0.545221 1.269679 3.066729 -1.190391
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 2.770547 -0.278655 0.825931 0.901609 1.380217 3.165429 0.209330 0.730018 1.499124 -0.845389 1.497842 0.437284 -1.390807 -0.277515 0.134844 1.831374 0.887415 1.152678 1.643440 -3.774405
wb_dma_wb_slv/input_wb_addr_i -0.745331 -0.377577 0.522128 -2.725760 3.011756 -4.339347 0.166204 0.750428 3.066015 -1.706936 1.924858 1.992369 0.754883 3.818620 2.270093 -4.347269 -3.664736 0.366675 3.005599 6.619190
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.685541 -1.349596 -0.015622 1.264546 1.750849 0.153396 -0.837087 -0.195048 2.054079 -0.468612 2.154311 1.219936 -1.841429 -1.594208 1.686113 -0.771940 -2.378922 1.302724 0.643362 -0.743030
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 3.835148 0.271936 1.195942 1.136286 1.426468 4.016601 0.148999 1.487721 -1.383930 -0.613171 -1.392769 -0.442619 0.319603 -0.859390 0.076976 1.908756 0.823784 -0.844058 1.062244 -0.837406
