# Loading project transmissao_7O1
# reading /home/victor/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project serial_7O1
# Compile of contador_m.v was successful.
# Compile of deslocador_n.v was successful.
# Compile of edge_detector.v was successful.
# Compile of hexa7seg.v was successful.
# Compile of tx_serial_7O1.v was successful.
# Compile of tx_serial_7O1_fd.v was successful.
# Compile of tx_serial_7O1_tb.v was successful.
# Compile of tx_serial_uc.v was successful.
# 8 compiles, 0 failed with no errors.
vsim work.tx_serial_7O1_tb
# vsim work.tx_serial_7O1_tb 
# Start time: 17:28:05 on Sep 08,2024
# Loading work.tx_serial_7O1_tb
# ** Error: (vsim-3033) Instantiation of 'tx_serial_7O1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tx_serial_7O1_tb File: /home/victor/Documentos/USP/LABDIG2/LabDig2/Semana2/tx_serial_7O1/tx_serial_7O1_tb.v Line: 18
#         Searched libraries:
#             /home/victor/Documentos/USP/LABDIG2/LabDig2/Semana2/work
# Error loading design
# End time: 17:28:06 on Sep 08,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 5
vsim work.tx_serial_7O1_tb
# vsim work.tx_serial_7O1_tb 
# Start time: 17:28:37 on Sep 08,2024
# Loading work.tx_serial_7O1_tb
# ** Error: (vsim-3033) Instantiation of 'tx_serial_7O1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tx_serial_7O1_tb File: /home/victor/Documentos/USP/LABDIG2/LabDig2/Semana2/tx_serial_7O1/tx_serial_7O1_tb.v Line: 18
#         Searched libraries:
#             /home/victor/Documentos/USP/LABDIG2/LabDig2/Semana2/work
# Error loading design
# End time: 17:28:38 on Sep 08,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
# Compile of contador_m.v was successful.
# Compile of deslocador_n.v was successful.
# Compile of edge_detector.v was successful.
# Compile of hexa7seg.v was successful.
# Compile of tx_serial_7O1.v was successful.
# Compile of tx_serial_7O1_fd.v was successful.
# Compile of tx_serial_7O1_tb.v was successful.
# Compile of tx_serial_uc.v was successful.
# 8 compiles, 0 failed with no errors.
vsim work.tx_serial_7O1_tb
# vsim work.tx_serial_7O1_tb 
# Start time: 17:30:34 on Sep 08,2024
# Loading work.tx_serial_7O1_tb
# Loading work.tx_serial_7O1
# Loading work.tx_serial_7O1_fd
# Loading work.deslocador_n
# Loading work.contador_m
# Loading work.tx_serial_uc
# Loading work.edge_detector
# Loading work.hexa7seg
add wave -position insertpoint  \
sim:/tx_serial_7O1_tb/clock_in
add wave -position insertpoint  \
sim:/tx_serial_7O1_tb/reset_in \
sim:/tx_serial_7O1_tb/partida_in \
sim:/tx_serial_7O1_tb/dados_ascii_7_in \
sim:/tx_serial_7O1_tb/saida_serial_out \
sim:/tx_serial_7O1_tb/pronto_out \
sim:/tx_serial_7O1_tb/vetor_teste \
sim:/tx_serial_7O1_tb/caso
run -all
# Inicio da simulacao
# ... reset gerado
# caso: 0
# caso: 1
# caso: 2
# caso: 3
# Fim da simulacao
# ** Note: $stop    : /home/victor/Documentos/USP/LABDIG2/LabDig2/Semana2/tx_serial_7O1/tx_serial_7O1_tb.v(92)
#    Time: 425530 ns  Iteration: 0  Instance: /tx_serial_7O1_tb
# Break in Module tx_serial_7O1_tb at /home/victor/Documentos/USP/LABDIG2/LabDig2/Semana2/tx_serial_7O1/tx_serial_7O1_tb.v line 92
# couldn't load file "/home/victor/intelFPGA/20.1/modelsim_ase/linux/ScintillaTk/libScintillaTk1.14.so": libstdc++.so.6: cannot open shared object file: No such file or directory
# list element in quotes followed by ":" instead of space
add wave -position insertpoint  \
sim:/tx_serial_7O1_tb/dut/U3_TICK/fim
run -all
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# Inicio da simulacao
# ... reset gerado
# caso: 0
# caso: 1
# caso: 2
# caso: 3
# Fim da simulacao
# ** Note: $stop    : /home/victor/Documentos/USP/LABDIG2/LabDig2/Semana2/tx_serial_7O1/tx_serial_7O1_tb.v(92)
#    Time: 425530 ns  Iteration: 0  Instance: /tx_serial_7O1_tb
# Break in Module tx_serial_7O1_tb at /home/victor/Documentos/USP/LABDIG2/LabDig2/Semana2/tx_serial_7O1/tx_serial_7O1_tb.v line 92
# couldn't load file "/home/victor/intelFPGA/20.1/modelsim_ase/linux/ScintillaTk/libScintillaTk1.14.so": libstdc++.so.6: cannot open shared object file: No such file or directory
# list element in quotes followed by ":" instead of space
add wave -position insertpoint  \
sim:/tx_serial_7O1_tb/dut/U1_FD/U2/Q
restart -f
run -all
# Inicio da simulacao
# ... reset gerado
# caso: 0
# caso: 1
# caso: 2
# caso: 3
# Fim da simulacao
# ** Note: $stop    : /home/victor/Documentos/USP/LABDIG2/LabDig2/Semana2/tx_serial_7O1/tx_serial_7O1_tb.v(92)
#    Time: 425530 ns  Iteration: 0  Instance: /tx_serial_7O1_tb
# Break in Module tx_serial_7O1_tb at /home/victor/Documentos/USP/LABDIG2/LabDig2/Semana2/tx_serial_7O1/tx_serial_7O1_tb.v line 92
# couldn't load file "/home/victor/intelFPGA/20.1/modelsim_ase/linux/ScintillaTk/libScintillaTk1.14.so": libstdc++.so.6: cannot open shared object file: No such file or directory
# list element in quotes followed by ":" instead of space
quit -sim
# End time: 18:19:20 on Sep 08,2024, Elapsed time: 0:48:46
# Errors: 0, Warnings: 1
# reading /home/victor/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project serial_7O1
# reading /home/victor/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project transmissao_7N2
# Compile of contador_m.v was successful.
# Compile of deslocador_n.v was successful.
# Compile of edge_detector.v was successful.
# Compile of hexa7seg.v was successful.
# Compile of tx_serial_7N2.v was successful.
# Compile of tx_serial_7N2_fd.v was successful.
# Compile of tx_serial_uc.v was successful.
# 7 compiles, 0 failed with no errors.
# Load canceled
# Compile of tx_serial_7N2_tb.v was successful.
vsim work.tx_serial_7N2_tb
# vsim work.tx_serial_7N2_tb 
# Start time: 18:22:08 on Sep 08,2024
# Loading work.tx_serial_7N2_tb
# Loading work.tx_serial_7N2
# Loading work.tx_serial_7N2_fd
# Loading work.deslocador_n
# Loading work.contador_m
# Loading work.tx_serial_uc
# Loading work.edge_detector
# Loading work.hexa7seg
add wave -position insertpoint  \
sim:/tx_serial_7N2_tb/clock_in \
sim:/tx_serial_7N2_tb/reset_in \
sim:/tx_serial_7N2_tb/partida_in \
sim:/tx_serial_7N2_tb/dados_ascii_7_in \
sim:/tx_serial_7N2_tb/saida_serial_out \
sim:/tx_serial_7N2_tb/pronto_out \
sim:/tx_serial_7N2_tb/vetor_teste \
sim:/tx_serial_7N2_tb/caso
run
# Inicio da simulacao
run -all
# ... reset gerado
# caso: 0
# caso: 1
# caso: 2
# caso: 3
# Fim da simulacao
# ** Note: $stop    : /home/victor/Documentos/USP/LABDIG2/LabDig2/Semana2/tx_serial_7N2_tb.v(92)
#    Time: 4626650 ns  Iteration: 0  Instance: /tx_serial_7N2_tb
# Break in Module tx_serial_7N2_tb at /home/victor/Documentos/USP/LABDIG2/LabDig2/Semana2/tx_serial_7N2_tb.v line 92
# couldn't load file "/home/victor/intelFPGA/20.1/modelsim_ase/linux/ScintillaTk/libScintillaTk1.14.so": libstdc++.so.6: cannot open shared object file: No such file or directory
# list element in quotes followed by ":" instead of space
# End time: 19:20:05 on Sep 08,2024, Elapsed time: 0:57:57
# Errors: 0, Warnings: 7
# Closing project /home/victor/Documentos/USP/LABDIG2/LabDig2/Semana2/transmissao_7N2.mpf
# reading /home/victor/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project transmissao_7O1
# Compile of contador_m.v was successful.
# Compile of deslocador_n.v was successful.
# Compile of edge_detector.v was successful.
# Compile of hexa7seg.v was successful.
# Compile of tx_serial_7O1.v was successful.
# Compile of tx_serial_7O1_fd.v was successful.
# Compile of tx_serial_7O1_tb.v was successful.
# Compile of tx_serial_uc.v was successful.
# 8 compiles, 0 failed with no errors.
vsim work.tx_serial_7O1_tb
# vsim work.tx_serial_7O1_tb 
# Start time: 19:20:20 on Sep 08,2024
# Loading work.tx_serial_7O1_tb
# Loading work.tx_serial_7O1
# Loading work.tx_serial_7O1_fd
# Loading work.deslocador_n
# Loading work.contador_m
# Loading work.tx_serial_uc
# Loading work.edge_detector
# Loading work.hexa7seg
add wave -position insertpoint  \
sim:/tx_serial_7O1_tb/clock_in \
sim:/tx_serial_7O1_tb/reset_in \
sim:/tx_serial_7O1_tb/partida_in \
sim:/tx_serial_7O1_tb/dados_ascii_7_in \
sim:/tx_serial_7O1_tb/saida_serial_out \
sim:/tx_serial_7O1_tb/pronto_out \
sim:/tx_serial_7O1_tb/caso
add wave -position insertpoint  \
sim:/tx_serial_7O1_tb/dut/U2_UC/Eatual
run -all
# Inicio da simulacao
# ... reset gerado
# caso: 0
# caso: 1
# caso: 2
# caso: 3
# Fim da simulacao
# ** Note: $stop    : /home/victor/Documentos/USP/LABDIG2/LabDig2/Semana2/tx_serial_7O1/tx_serial_7O1_tb.v(92)
#    Time: 425530 ns  Iteration: 0  Instance: /tx_serial_7O1_tb
# Break in Module tx_serial_7O1_tb at /home/victor/Documentos/USP/LABDIG2/LabDig2/Semana2/tx_serial_7O1/tx_serial_7O1_tb.v line 92
# couldn't load file "/home/victor/intelFPGA/20.1/modelsim_ase/linux/ScintillaTk/libScintillaTk1.14.so": libstdc++.so.6: cannot open shared object file: No such file or directory
# list element in quotes followed by ":" instead of space
run
run
run
run
run 5000
