0.7
2020.2
Oct 19 2021
02:56:52
/home/student/mwalek/Vivado/UEC2_spi_servo/fpga/rtl/clk_wiz_0.v,1712518600,systemVerilog,,,,clk_wiz_0,,,,,,,,
/home/student/mwalek/Vivado/UEC2_spi_servo/sim/common/glbl.v,1710953818,systemVerilog,,,,glbl,,,,,,,,
