<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'A_ROW' is power-on initialization." projectName="fc_CIF_0_1" solutionName="solution1" date="2017-06-08T20:01:39.772+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'A_COL' is power-on initialization." projectName="fc_CIF_0_1" solutionName="solution1" date="2017-06-08T20:01:39.557+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'OFMDim_current' is power-on initialization." projectName="fc_CIF_0_1" solutionName="solution1" date="2017-06-08T20:01:39.547+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'B_ROW' is power-on initialization." projectName="fc_CIF_0_1" solutionName="solution1" date="2017-06-08T20:01:39.543+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'B_COL' is power-on initialization." projectName="fc_CIF_0_1" solutionName="solution1" date="2017-06-08T20:01:39.537+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path consists of the following:&#xD;&#xA;&#x9;'mul' operation ('r_V', fc_CIF_0_1/fully_connected_1.cpp:163) (3.36 ns)&#xD;&#xA;&#x9;'add' operation ('tmp7', fc_CIF_0_1/fully_connected_1.cpp:163) (3.02 ns)&#xD;&#xA;&#x9;'add' operation ('tmp6', fc_CIF_0_1/fully_connected_1.cpp:163) (2.44 ns)&#xD;&#xA;&#x9;'add' operation ('tmp5', fc_CIF_0_1/fully_connected_1.cpp:163) (1.97 ns)" projectName="fc_CIF_0_1" solutionName="solution1" date="2017-06-08T20:01:38.543+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (10.8ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns)." projectName="fc_CIF_0_1" solutionName="solution1" date="2017-06-08T20:01:38.537+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] the outer loop is not a perfect loop." projectName="fc_CIF_0_1" solutionName="solution1" date="2017-06-08T20:01:38.039+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (fc_CIF_0_1/fully_connected_1.cpp:128:22) in function 'FC_CIF_0_1' : " projectName="fc_CIF_0_1" solutionName="solution1" date="2017-06-08T20:01:37.383+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] more than one sub loop." projectName="fc_CIF_0_1" solutionName="solution1" date="2017-06-08T20:01:37.378+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (fc_CIF_0_1/fully_connected_1.cpp:136:19) in function 'FC_CIF_0_1' : " projectName="fc_CIF_0_1" solutionName="solution1" date="2017-06-08T20:01:37.374+0100" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
