// Seed: 4250408176
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1'd0;
  wire id_4;
  module_3 modCall_1 (
      id_3,
      id_3,
      id_4
  );
endmodule
module module_1 ();
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = 1 == 1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2
  );
  assign id_3 = 1'b0 ? 1 : 1 != id_2;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
endmodule
