0.7
2020.2
May 22 2024
18:54:44
/home/student/s101113328/CENG242/Lab2/Lab2/Lab2.srcs/sim_1/new/adder_6bit_testbench.vhd,1727194864,vhdl,,,,adder_6bit_testbench,,,,,,,,
/home/student/s101113328/CENG242/Lab2/Lab2/Lab2.srcs/sources_1/new/adder_6bit.vhd,1727194579,vhdl,/home/student/s101113328/CENG242/Lab2/Lab2/Lab2.srcs/sim_1/new/adder_6bit_testbench.vhd,,,adder_6bit,,,,,,,,
