 // ADDR___WDATA_WE_ENA_RDATA_STALL_(M10K-ADDR)_(M10K-WDATA)__________(M10K-WE)
00000000_00000000_0_0_00000000_0_00000000_00000000000000000000000000000000_0 //00; S0: 0) NOP stage
00000040_00000000_0_1_00000000_1_00000040_00000000000000000000000000000000_0 //01; S0: 1) S0W0 Initial load ( miss w/o WB ), read
00000000_00000000_0_1_00000000_1_00000040_00000000000000000000000000000000_0 //02; S2: 	  STALL
00000000_00000000_0_1_00000000_1_00000040_00000000000000000000000000000000_0 //03; S2: 	  STALL, memory to register writing
00000000_00000000_0_1_22222222_0_00000040_55555555444444443333333322222222_0 //04; S3:    Data return
00000044_00000000_0_1_33333333_0_00000044_55555555444444443333333322222222_0 //05; S0: 2) S0W1              ( hit ),         read
00000048_66666666_1_1_44444444_0_00000048_55555555444444443333333322222222_0 //06; S0: 3) S0W2              ( hit ),         write
00000048_00000000_0_1_66666666_0_00000048_55555555666666663333333322222222_0 //07; S0: 4) S0W2              ( hit ),         read     (prev command checking)
0000000C_0000000F_1_1_00000000_1_0000000C_00000000000000000000000000000000_0 //08; S0: 5) S0W3 Way1         ( miss w/o WB ), write
00000000_00000000_0_1_00000000_1_0000000C_00000000000000000000000000000000_0 //09; S2: 	  STALL
00000000_00000000_0_1_00000000_1_0000000C_00000000000000000000000000000000_0 //10; S2: 	  STALL, memory to register writing
00000000_00000000_0_1_00000001_0_0000000C_00000001000000020000000300000004_0 //11; S3:    Data write
0000000C_00000000_0_1_0000000F_0_0000000C_0000000F000000020000000300000004_0 //12; S0: 6) S0W3 Way1         ( hit ),         read     (prev command checking)
00000200_00000000_0_1_22222222_1_00000040_55555555666666663333333322222222_1 //13; S0: 7) S0W0 Way0         ( miss with WB), read
00000000_00000000_0_1_22222222_1_00000200_55555555666666663333333322222222_0 //14; S1: 	  STALL, WB initialisation
00000000_00000000_0_1_22222222_1_00000200_55555555666666663333333322222222_0 //15; S2: 	  STALL
00000000_00000000_0_1_22222222_1_00000200_55555555666666663333333322222222_0 //16; S2: 	  STALL, register to memory writing
00000000_00000000_0_1_DDDDDDDD_0_00000200_AAAAAAAABBBBBBBBCCCCCCCCDDDDDDDD_0 //17; S3:    Data return
00000008_00000000_0_1_00000002_0_00000008_0000000F000000020000000300000004_0 //18; S0: 8) S0W2 Way1         ( hit ),         read     (prev command checking)
00000010_00000000_0_1_00000000_1_00000010_00000000000000000000000000000000_0 //19; S0: 9) S1W0 Initial load ( miss w/o WB ), read
00000000_00000000_0_1_00000000_1_00000010_00000000000000000000000000000000_0 //20; S2: 	  STALL
00000000_00000000_0_1_00000000_1_00000010_00000000000000000000000000000000_0 //21; S2: 	  STALL, memory to register writing
00000000_00000000_0_1_40000000_0_00000010_10000000200000003000000040000000_0 //22; S3:    Data return
00000020_00000000_0_1_00000000_1_00000020_00000000000000000000000000000000_0 //23; S0:10) S2W0 Initial load ( miss w/o WB ), read
00000000_00000000_0_1_00000000_1_00000020_00000000000000000000000000000000_0 //24; S2: 	  STALL
00000000_00000000_0_1_00000000_1_00000020_00000000000000000000000000000000_0 //25; S2: 	  STALL, memory to register writing
00000000_00000000_0_1_76543210_0_00000020_0123456789ABCDEFFEDCBA9876543210_0 //26; S3:    Data return
00000038_00000000_0_1_00000000_1_00000038_00000000000000000000000000000000_0 //27; S0:11) S3W2 Initial load ( miss w/o WB ), read
00000000_00000000_0_1_00000000_1_00000038_00000000000000000000000000000000_0 //28; S2: 	  STALL
00000000_00000000_0_1_00000000_1_00000038_00000000000000000000000000000000_0 //29; S2: 	  STALL, memory to register writing
00000000_00000000_0_1_0E0E0E0E_0_00000038_0f0f0f0f0E0E0E0E0C0C0C0C0D0D0D0D_0 //30; S3:    Data return
                                                                               
//31
//32
//33
//34
//35
//36
//37
//38
//39
//40
//41
//42
//43
//44
//45
//46
//47
//48
//49
//50
//51
//52
//53
//54
//55
//56
//57
//58
//59
//60