

================================================================
== Vitis HLS Report for 'Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK'
================================================================
* Date:           Thu Oct  2 21:25:47 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.575 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |       18|       18|  72.000 ns|  72.000 ns|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ACCUM_WRITEBACK  |       16|       16|         1|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.57>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_10 = alloca i32 1" [kernel_MHSA.cpp:154->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 4 'alloca' 'i_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 5 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mux_case_631077_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_631077_i_i_i"   --->   Operation 21 'read' 'mux_case_631077_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mux_case_591075_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_591075_i_i_i"   --->   Operation 22 'read' 'mux_case_591075_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mux_case_551073_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_551073_i_i_i"   --->   Operation 23 'read' 'mux_case_551073_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mux_case_511071_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_511071_i_i_i"   --->   Operation 24 'read' 'mux_case_511071_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mux_case_471069_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_471069_i_i_i"   --->   Operation 25 'read' 'mux_case_471069_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mux_case_431067_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_431067_i_i_i"   --->   Operation 26 'read' 'mux_case_431067_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mux_case_391065_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_391065_i_i_i"   --->   Operation 27 'read' 'mux_case_391065_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mux_case_351063_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_351063_i_i_i"   --->   Operation 28 'read' 'mux_case_351063_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mux_case_311061_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_311061_i_i_i"   --->   Operation 29 'read' 'mux_case_311061_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mux_case_271059_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_271059_i_i_i"   --->   Operation 30 'read' 'mux_case_271059_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mux_case_231057_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_231057_i_i_i"   --->   Operation 31 'read' 'mux_case_231057_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mux_case_191055_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_191055_i_i_i"   --->   Operation 32 'read' 'mux_case_191055_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%mux_case_153541053_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_153541053_i_i_i"   --->   Operation 33 'read' 'mux_case_153541053_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%mux_case_113521051_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_113521051_i_i_i"   --->   Operation 34 'read' 'mux_case_113521051_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mux_case_73501049_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_73501049_i_i_i"   --->   Operation 35 'read' 'mux_case_73501049_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%mux_case_33481047_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_33481047_i_i_i"   --->   Operation 36 'read' 'mux_case_33481047_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mux_case_621045_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_621045_i_i_i"   --->   Operation 37 'read' 'mux_case_621045_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mux_case_581043_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_581043_i_i_i"   --->   Operation 38 'read' 'mux_case_581043_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%mux_case_541041_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_541041_i_i_i"   --->   Operation 39 'read' 'mux_case_541041_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%mux_case_501039_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_501039_i_i_i"   --->   Operation 40 'read' 'mux_case_501039_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%mux_case_461037_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_461037_i_i_i"   --->   Operation 41 'read' 'mux_case_461037_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%mux_case_421035_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_421035_i_i_i"   --->   Operation 42 'read' 'mux_case_421035_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mux_case_381033_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_381033_i_i_i"   --->   Operation 43 'read' 'mux_case_381033_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%mux_case_341031_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_341031_i_i_i"   --->   Operation 44 'read' 'mux_case_341031_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%mux_case_301029_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_301029_i_i_i"   --->   Operation 45 'read' 'mux_case_301029_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mux_case_261027_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_261027_i_i_i"   --->   Operation 46 'read' 'mux_case_261027_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%mux_case_221025_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_221025_i_i_i"   --->   Operation 47 'read' 'mux_case_221025_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%mux_case_181023_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_181023_i_i_i"   --->   Operation 48 'read' 'mux_case_181023_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%mux_case_143341021_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_143341021_i_i_i"   --->   Operation 49 'read' 'mux_case_143341021_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%mux_case_103321019_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_103321019_i_i_i"   --->   Operation 50 'read' 'mux_case_103321019_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%mux_case_63301017_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_63301017_i_i_i"   --->   Operation 51 'read' 'mux_case_63301017_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%mux_case_23281015_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_23281015_i_i_i"   --->   Operation 52 'read' 'mux_case_23281015_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%mux_case_611013_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_611013_i_i_i"   --->   Operation 53 'read' 'mux_case_611013_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%mux_case_571011_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_571011_i_i_i"   --->   Operation 54 'read' 'mux_case_571011_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%mux_case_531009_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_531009_i_i_i"   --->   Operation 55 'read' 'mux_case_531009_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%mux_case_491007_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_491007_i_i_i"   --->   Operation 56 'read' 'mux_case_491007_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%mux_case_451005_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_451005_i_i_i"   --->   Operation 57 'read' 'mux_case_451005_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%mux_case_411003_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_411003_i_i_i"   --->   Operation 58 'read' 'mux_case_411003_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%mux_case_371001_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_371001_i_i_i"   --->   Operation 59 'read' 'mux_case_371001_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%mux_case_33999_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_33999_i_i_i"   --->   Operation 60 'read' 'mux_case_33999_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%mux_case_29997_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_29997_i_i_i"   --->   Operation 61 'read' 'mux_case_29997_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%mux_case_25995_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_25995_i_i_i"   --->   Operation 62 'read' 'mux_case_25995_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%mux_case_21993_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_21993_i_i_i"   --->   Operation 63 'read' 'mux_case_21993_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%mux_case_17991_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_17991_i_i_i"   --->   Operation 64 'read' 'mux_case_17991_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%mux_case_13314989_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_13314989_i_i_i"   --->   Operation 65 'read' 'mux_case_13314989_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%mux_case_9312987_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_9312987_i_i_i"   --->   Operation 66 'read' 'mux_case_9312987_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%mux_case_5310985_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_5310985_i_i_i"   --->   Operation 67 'read' 'mux_case_5310985_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%mux_case_1308983_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_1308983_i_i_i"   --->   Operation 68 'read' 'mux_case_1308983_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%h_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %h"   --->   Operation 69 'read' 'h_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%mux_case_60981_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_60981_i_i_i"   --->   Operation 70 'read' 'mux_case_60981_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%mux_case_56979_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_56979_i_i_i"   --->   Operation 71 'read' 'mux_case_56979_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%mux_case_52977_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_52977_i_i_i"   --->   Operation 72 'read' 'mux_case_52977_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%mux_case_48975_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_48975_i_i_i"   --->   Operation 73 'read' 'mux_case_48975_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%mux_case_44973_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_44973_i_i_i"   --->   Operation 74 'read' 'mux_case_44973_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%mux_case_40971_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_40971_i_i_i"   --->   Operation 75 'read' 'mux_case_40971_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%mux_case_36969_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_36969_i_i_i"   --->   Operation 76 'read' 'mux_case_36969_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%mux_case_32967_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_32967_i_i_i"   --->   Operation 77 'read' 'mux_case_32967_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%mux_case_28965_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_28965_i_i_i"   --->   Operation 78 'read' 'mux_case_28965_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%mux_case_24963_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_24963_i_i_i"   --->   Operation 79 'read' 'mux_case_24963_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%mux_case_20961_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_20961_i_i_i"   --->   Operation 80 'read' 'mux_case_20961_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%mux_case_16959_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_16959_i_i_i"   --->   Operation 81 'read' 'mux_case_16959_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%mux_case_12294957_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_12294957_i_i_i"   --->   Operation 82 'read' 'mux_case_12294957_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%mux_case_8292955_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_8292955_i_i_i"   --->   Operation 83 'read' 'mux_case_8292955_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%mux_case_4290953_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_4290953_i_i_i"   --->   Operation 84 'read' 'mux_case_4290953_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%mux_case_0288951_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_0288951_i_i_i"   --->   Operation 85 'read' 'mux_case_0288951_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.36ns)   --->   "%store_ln154 = store i7 0, i7 %i_10" [kernel_MHSA.cpp:154->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 86 'store' 'store_ln154' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc223.i.i.i"   --->   Operation 87 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%i = load i7 %i_10" [kernel_MHSA.cpp:154->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 88 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %i, i32 6" [kernel_MHSA.cpp:154->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 89 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln154 = br i1 %tmp, void %for.inc223.split.i.i.i, void %for.inc226.i.i.i.exitStub" [kernel_MHSA.cpp:154->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 90 'br' 'br_ln154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln154 = trunc i7 %i" [kernel_MHSA.cpp:154->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 91 'trunc' 'trunc_ln154' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln154_1 = trunc i7 %i" [kernel_MHSA.cpp:154->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 92 'trunc' 'trunc_ln154_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specpipeline_ln155 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_99" [kernel_MHSA.cpp:155->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 93 'specpipeline' 'specpipeline_ln155' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%speclooptripcount_ln154 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [kernel_MHSA.cpp:154->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 94 'speclooptripcount' 'speclooptripcount_ln154' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specloopname_ln154 = specloopname void @_ssdm_op_SpecLoopName, void @empty_93" [kernel_MHSA.cpp:154->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 95 'specloopname' 'specloopname_ln154' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (1.16ns)   --->   "%tmp_21 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i6, i6 0, i32 %mux_case_0288951_i_i_i_read, i6 4, i32 %mux_case_4290953_i_i_i_read, i6 8, i32 %mux_case_8292955_i_i_i_read, i6 12, i32 %mux_case_12294957_i_i_i_read, i6 16, i32 %mux_case_16959_i_i_i_read, i6 20, i32 %mux_case_20961_i_i_i_read, i6 24, i32 %mux_case_24963_i_i_i_read, i6 28, i32 %mux_case_28965_i_i_i_read, i6 32, i32 %mux_case_32967_i_i_i_read, i6 36, i32 %mux_case_36969_i_i_i_read, i6 40, i32 %mux_case_40971_i_i_i_read, i6 44, i32 %mux_case_44973_i_i_i_read, i6 48, i32 %mux_case_48975_i_i_i_read, i6 52, i32 %mux_case_52977_i_i_i_read, i6 56, i32 %mux_case_56979_i_i_i_read, i6 60, i32 %mux_case_60981_i_i_i_read, i32 <undef>, i6 %trunc_ln154" [kernel_MHSA.cpp:157->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 96 'sparsemux' 'tmp_21' <Predicate = (!tmp)> <Delay = 1.16> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%lshr_ln9 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %i, i32 4, i32 5" [kernel_MHSA.cpp:157->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 97 'partselect' 'lshr_ln9' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%or_ln2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %h_read, i2 %lshr_ln9" [kernel_MHSA.cpp:157->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 98 'bitconcatenate' 'or_ln2' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i6 %or_ln2" [kernel_MHSA.cpp:157->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 99 'zext' 'zext_ln157' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%xb_0_addr = getelementptr i32 %xb_0, i64 0, i64 %zext_ln157" [kernel_MHSA.cpp:157->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 100 'getelementptr' 'xb_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%xb_4_addr = getelementptr i32 %xb_4, i64 0, i64 %zext_ln157" [kernel_MHSA.cpp:157->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 101 'getelementptr' 'xb_4_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%xb_8_addr = getelementptr i32 %xb_8, i64 0, i64 %zext_ln157" [kernel_MHSA.cpp:157->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 102 'getelementptr' 'xb_8_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%xb_12_addr = getelementptr i32 %xb_12, i64 0, i64 %zext_ln157" [kernel_MHSA.cpp:157->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 103 'getelementptr' 'xb_12_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%xb_1_addr = getelementptr i32 %xb_1, i64 0, i64 %zext_ln157" [kernel_MHSA.cpp:157->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 104 'getelementptr' 'xb_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%xb_5_addr = getelementptr i32 %xb_5, i64 0, i64 %zext_ln157" [kernel_MHSA.cpp:157->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 105 'getelementptr' 'xb_5_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%xb_9_addr = getelementptr i32 %xb_9, i64 0, i64 %zext_ln157" [kernel_MHSA.cpp:157->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 106 'getelementptr' 'xb_9_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%xb_13_addr = getelementptr i32 %xb_13, i64 0, i64 %zext_ln157" [kernel_MHSA.cpp:157->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 107 'getelementptr' 'xb_13_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%xb_2_addr = getelementptr i32 %xb_2, i64 0, i64 %zext_ln157" [kernel_MHSA.cpp:157->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 108 'getelementptr' 'xb_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%xb_6_addr = getelementptr i32 %xb_6, i64 0, i64 %zext_ln157" [kernel_MHSA.cpp:157->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 109 'getelementptr' 'xb_6_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%xb_10_addr = getelementptr i32 %xb_10, i64 0, i64 %zext_ln157" [kernel_MHSA.cpp:157->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 110 'getelementptr' 'xb_10_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%xb_14_addr = getelementptr i32 %xb_14, i64 0, i64 %zext_ln157" [kernel_MHSA.cpp:157->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 111 'getelementptr' 'xb_14_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (1.16ns)   --->   "%tmp_s = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i6, i6 0, i32 %mux_case_1308983_i_i_i_read, i6 4, i32 %mux_case_5310985_i_i_i_read, i6 8, i32 %mux_case_9312987_i_i_i_read, i6 12, i32 %mux_case_13314989_i_i_i_read, i6 16, i32 %mux_case_17991_i_i_i_read, i6 20, i32 %mux_case_21993_i_i_i_read, i6 24, i32 %mux_case_25995_i_i_i_read, i6 28, i32 %mux_case_29997_i_i_i_read, i6 32, i32 %mux_case_33999_i_i_i_read, i6 36, i32 %mux_case_371001_i_i_i_read, i6 40, i32 %mux_case_411003_i_i_i_read, i6 44, i32 %mux_case_451005_i_i_i_read, i6 48, i32 %mux_case_491007_i_i_i_read, i6 52, i32 %mux_case_531009_i_i_i_read, i6 56, i32 %mux_case_571011_i_i_i_read, i6 60, i32 %mux_case_611013_i_i_i_read, i32 <undef>, i6 %trunc_ln154" [kernel_MHSA.cpp:157->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 112 'sparsemux' 'tmp_s' <Predicate = (!tmp)> <Delay = 1.16> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (1.16ns)   --->   "%tmp_22 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i6, i6 0, i32 %mux_case_23281015_i_i_i_read, i6 4, i32 %mux_case_63301017_i_i_i_read, i6 8, i32 %mux_case_103321019_i_i_i_read, i6 12, i32 %mux_case_143341021_i_i_i_read, i6 16, i32 %mux_case_181023_i_i_i_read, i6 20, i32 %mux_case_221025_i_i_i_read, i6 24, i32 %mux_case_261027_i_i_i_read, i6 28, i32 %mux_case_301029_i_i_i_read, i6 32, i32 %mux_case_341031_i_i_i_read, i6 36, i32 %mux_case_381033_i_i_i_read, i6 40, i32 %mux_case_421035_i_i_i_read, i6 44, i32 %mux_case_461037_i_i_i_read, i6 48, i32 %mux_case_501039_i_i_i_read, i6 52, i32 %mux_case_541041_i_i_i_read, i6 56, i32 %mux_case_581043_i_i_i_read, i6 60, i32 %mux_case_621045_i_i_i_read, i32 <undef>, i6 %trunc_ln154" [kernel_MHSA.cpp:157->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 113 'sparsemux' 'tmp_22' <Predicate = (!tmp)> <Delay = 1.16> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (1.16ns)   --->   "%tmp_23 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i6, i6 0, i32 %mux_case_33481047_i_i_i_read, i6 4, i32 %mux_case_73501049_i_i_i_read, i6 8, i32 %mux_case_113521051_i_i_i_read, i6 12, i32 %mux_case_153541053_i_i_i_read, i6 16, i32 %mux_case_191055_i_i_i_read, i6 20, i32 %mux_case_231057_i_i_i_read, i6 24, i32 %mux_case_271059_i_i_i_read, i6 28, i32 %mux_case_311061_i_i_i_read, i6 32, i32 %mux_case_351063_i_i_i_read, i6 36, i32 %mux_case_391065_i_i_i_read, i6 40, i32 %mux_case_431067_i_i_i_read, i6 44, i32 %mux_case_471069_i_i_i_read, i6 48, i32 %mux_case_511071_i_i_i_read, i6 52, i32 %mux_case_551073_i_i_i_read, i6 56, i32 %mux_case_591075_i_i_i_read, i6 60, i32 %mux_case_631077_i_i_i_read, i32 <undef>, i6 %trunc_ln154" [kernel_MHSA.cpp:157->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 114 'sparsemux' 'tmp_23' <Predicate = (!tmp)> <Delay = 1.16> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%xb_3_addr = getelementptr i32 %xb_3, i64 0, i64 %zext_ln157" [kernel_MHSA.cpp:157->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 115 'getelementptr' 'xb_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%xb_7_addr = getelementptr i32 %xb_7, i64 0, i64 %zext_ln157" [kernel_MHSA.cpp:157->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 116 'getelementptr' 'xb_7_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%xb_11_addr = getelementptr i32 %xb_11, i64 0, i64 %zext_ln157" [kernel_MHSA.cpp:157->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 117 'getelementptr' 'xb_11_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%xb_15_addr = getelementptr i32 %xb_15, i64 0, i64 %zext_ln157" [kernel_MHSA.cpp:157->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 118 'getelementptr' 'xb_15_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.43ns)   --->   "%switch_ln157 = switch i4 %trunc_ln154_1, void %arrayidx222.3.case.15.i.i.i, i4 0, void %arrayidx222.3.case.3.i.i.i, i4 4, void %arrayidx222.3.case.7.i.i.i, i4 8, void %arrayidx222.3.case.11.i.i.i" [kernel_MHSA.cpp:157->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 119 'switch' 'switch_ln157' <Predicate = (!tmp)> <Delay = 0.43>
ST_1 : Operation 120 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln157 = muxlogic i32 %tmp_21"   --->   Operation 120 'muxlogic' 'muxLogicRAMData_to_store_ln157' <Predicate = (!tmp & trunc_ln154_1 == 8)> <Delay = 0.42>
ST_1 : Operation 121 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln157 = muxlogic i6 %xb_8_addr"   --->   Operation 121 'muxlogic' 'muxLogicRAMAddr_to_store_ln157' <Predicate = (!tmp & trunc_ln154_1 == 8)> <Delay = 0.42>
ST_1 : Operation 122 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 3)   --->   "%store_ln157 = store i32 %tmp_21, i6 %xb_8_addr" [kernel_MHSA.cpp:157->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 122 'store' 'store_ln157' <Predicate = (!tmp & trunc_ln154_1 == 8)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 123 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln157 = muxlogic i32 %tmp_s"   --->   Operation 123 'muxlogic' 'muxLogicRAMData_to_store_ln157' <Predicate = (!tmp & trunc_ln154_1 == 8)> <Delay = 0.42>
ST_1 : Operation 124 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln157 = muxlogic i6 %xb_9_addr"   --->   Operation 124 'muxlogic' 'muxLogicRAMAddr_to_store_ln157' <Predicate = (!tmp & trunc_ln154_1 == 8)> <Delay = 0.42>
ST_1 : Operation 125 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 3)   --->   "%store_ln157 = store i32 %tmp_s, i6 %xb_9_addr" [kernel_MHSA.cpp:157->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 125 'store' 'store_ln157' <Predicate = (!tmp & trunc_ln154_1 == 8)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 126 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln157 = muxlogic i32 %tmp_22"   --->   Operation 126 'muxlogic' 'muxLogicRAMData_to_store_ln157' <Predicate = (!tmp & trunc_ln154_1 == 8)> <Delay = 0.42>
ST_1 : Operation 127 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln157 = muxlogic i6 %xb_10_addr"   --->   Operation 127 'muxlogic' 'muxLogicRAMAddr_to_store_ln157' <Predicate = (!tmp & trunc_ln154_1 == 8)> <Delay = 0.42>
ST_1 : Operation 128 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 3)   --->   "%store_ln157 = store i32 %tmp_22, i6 %xb_10_addr" [kernel_MHSA.cpp:157->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 128 'store' 'store_ln157' <Predicate = (!tmp & trunc_ln154_1 == 8)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 129 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln157 = muxlogic i32 %tmp_23"   --->   Operation 129 'muxlogic' 'muxLogicRAMData_to_store_ln157' <Predicate = (!tmp & trunc_ln154_1 == 8)> <Delay = 0.42>
ST_1 : Operation 130 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln157 = muxlogic i6 %xb_11_addr"   --->   Operation 130 'muxlogic' 'muxLogicRAMAddr_to_store_ln157' <Predicate = (!tmp & trunc_ln154_1 == 8)> <Delay = 0.42>
ST_1 : Operation 131 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 3)   --->   "%store_ln157 = store i32 %tmp_23, i6 %xb_11_addr" [kernel_MHSA.cpp:157->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 131 'store' 'store_ln157' <Predicate = (!tmp & trunc_ln154_1 == 8)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln157 = br void %arrayidx222.3.exit.i.i.i" [kernel_MHSA.cpp:157->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 132 'br' 'br_ln157' <Predicate = (!tmp & trunc_ln154_1 == 8)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln157 = muxlogic i32 %tmp_21"   --->   Operation 133 'muxlogic' 'muxLogicRAMData_to_store_ln157' <Predicate = (!tmp & trunc_ln154_1 == 4)> <Delay = 0.42>
ST_1 : Operation 134 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln157 = muxlogic i6 %xb_4_addr"   --->   Operation 134 'muxlogic' 'muxLogicRAMAddr_to_store_ln157' <Predicate = (!tmp & trunc_ln154_1 == 4)> <Delay = 0.42>
ST_1 : Operation 135 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 3)   --->   "%store_ln157 = store i32 %tmp_21, i6 %xb_4_addr" [kernel_MHSA.cpp:157->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 135 'store' 'store_ln157' <Predicate = (!tmp & trunc_ln154_1 == 4)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 136 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln157 = muxlogic i32 %tmp_s"   --->   Operation 136 'muxlogic' 'muxLogicRAMData_to_store_ln157' <Predicate = (!tmp & trunc_ln154_1 == 4)> <Delay = 0.42>
ST_1 : Operation 137 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln157 = muxlogic i6 %xb_5_addr"   --->   Operation 137 'muxlogic' 'muxLogicRAMAddr_to_store_ln157' <Predicate = (!tmp & trunc_ln154_1 == 4)> <Delay = 0.42>
ST_1 : Operation 138 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 3)   --->   "%store_ln157 = store i32 %tmp_s, i6 %xb_5_addr" [kernel_MHSA.cpp:157->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 138 'store' 'store_ln157' <Predicate = (!tmp & trunc_ln154_1 == 4)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 139 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln157 = muxlogic i32 %tmp_22"   --->   Operation 139 'muxlogic' 'muxLogicRAMData_to_store_ln157' <Predicate = (!tmp & trunc_ln154_1 == 4)> <Delay = 0.42>
ST_1 : Operation 140 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln157 = muxlogic i6 %xb_6_addr"   --->   Operation 140 'muxlogic' 'muxLogicRAMAddr_to_store_ln157' <Predicate = (!tmp & trunc_ln154_1 == 4)> <Delay = 0.42>
ST_1 : Operation 141 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 3)   --->   "%store_ln157 = store i32 %tmp_22, i6 %xb_6_addr" [kernel_MHSA.cpp:157->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 141 'store' 'store_ln157' <Predicate = (!tmp & trunc_ln154_1 == 4)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 142 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln157 = muxlogic i32 %tmp_23"   --->   Operation 142 'muxlogic' 'muxLogicRAMData_to_store_ln157' <Predicate = (!tmp & trunc_ln154_1 == 4)> <Delay = 0.42>
ST_1 : Operation 143 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln157 = muxlogic i6 %xb_7_addr"   --->   Operation 143 'muxlogic' 'muxLogicRAMAddr_to_store_ln157' <Predicate = (!tmp & trunc_ln154_1 == 4)> <Delay = 0.42>
ST_1 : Operation 144 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 3)   --->   "%store_ln157 = store i32 %tmp_23, i6 %xb_7_addr" [kernel_MHSA.cpp:157->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 144 'store' 'store_ln157' <Predicate = (!tmp & trunc_ln154_1 == 4)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln157 = br void %arrayidx222.3.exit.i.i.i" [kernel_MHSA.cpp:157->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 145 'br' 'br_ln157' <Predicate = (!tmp & trunc_ln154_1 == 4)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln157 = muxlogic i32 %tmp_21"   --->   Operation 146 'muxlogic' 'muxLogicRAMData_to_store_ln157' <Predicate = (!tmp & trunc_ln154_1 == 0)> <Delay = 0.42>
ST_1 : Operation 147 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln157 = muxlogic i6 %xb_0_addr"   --->   Operation 147 'muxlogic' 'muxLogicRAMAddr_to_store_ln157' <Predicate = (!tmp & trunc_ln154_1 == 0)> <Delay = 0.42>
ST_1 : Operation 148 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 3)   --->   "%store_ln157 = store i32 %tmp_21, i6 %xb_0_addr" [kernel_MHSA.cpp:157->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 148 'store' 'store_ln157' <Predicate = (!tmp & trunc_ln154_1 == 0)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 149 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln157 = muxlogic i32 %tmp_s"   --->   Operation 149 'muxlogic' 'muxLogicRAMData_to_store_ln157' <Predicate = (!tmp & trunc_ln154_1 == 0)> <Delay = 0.42>
ST_1 : Operation 150 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln157 = muxlogic i6 %xb_1_addr"   --->   Operation 150 'muxlogic' 'muxLogicRAMAddr_to_store_ln157' <Predicate = (!tmp & trunc_ln154_1 == 0)> <Delay = 0.42>
ST_1 : Operation 151 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 3)   --->   "%store_ln157 = store i32 %tmp_s, i6 %xb_1_addr" [kernel_MHSA.cpp:157->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 151 'store' 'store_ln157' <Predicate = (!tmp & trunc_ln154_1 == 0)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 152 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln157 = muxlogic i32 %tmp_22"   --->   Operation 152 'muxlogic' 'muxLogicRAMData_to_store_ln157' <Predicate = (!tmp & trunc_ln154_1 == 0)> <Delay = 0.42>
ST_1 : Operation 153 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln157 = muxlogic i6 %xb_2_addr"   --->   Operation 153 'muxlogic' 'muxLogicRAMAddr_to_store_ln157' <Predicate = (!tmp & trunc_ln154_1 == 0)> <Delay = 0.42>
ST_1 : Operation 154 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 3)   --->   "%store_ln157 = store i32 %tmp_22, i6 %xb_2_addr" [kernel_MHSA.cpp:157->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 154 'store' 'store_ln157' <Predicate = (!tmp & trunc_ln154_1 == 0)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 155 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln157 = muxlogic i32 %tmp_23"   --->   Operation 155 'muxlogic' 'muxLogicRAMData_to_store_ln157' <Predicate = (!tmp & trunc_ln154_1 == 0)> <Delay = 0.42>
ST_1 : Operation 156 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln157 = muxlogic i6 %xb_3_addr"   --->   Operation 156 'muxlogic' 'muxLogicRAMAddr_to_store_ln157' <Predicate = (!tmp & trunc_ln154_1 == 0)> <Delay = 0.42>
ST_1 : Operation 157 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 3)   --->   "%store_ln157 = store i32 %tmp_23, i6 %xb_3_addr" [kernel_MHSA.cpp:157->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 157 'store' 'store_ln157' <Predicate = (!tmp & trunc_ln154_1 == 0)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln157 = br void %arrayidx222.3.exit.i.i.i" [kernel_MHSA.cpp:157->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 158 'br' 'br_ln157' <Predicate = (!tmp & trunc_ln154_1 == 0)> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln157 = muxlogic i32 %tmp_21"   --->   Operation 159 'muxlogic' 'muxLogicRAMData_to_store_ln157' <Predicate = (!tmp & trunc_ln154_1 != 0 & trunc_ln154_1 != 4 & trunc_ln154_1 != 8)> <Delay = 0.42>
ST_1 : Operation 160 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln157 = muxlogic i6 %xb_12_addr"   --->   Operation 160 'muxlogic' 'muxLogicRAMAddr_to_store_ln157' <Predicate = (!tmp & trunc_ln154_1 != 0 & trunc_ln154_1 != 4 & trunc_ln154_1 != 8)> <Delay = 0.42>
ST_1 : Operation 161 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 3)   --->   "%store_ln157 = store i32 %tmp_21, i6 %xb_12_addr" [kernel_MHSA.cpp:157->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 161 'store' 'store_ln157' <Predicate = (!tmp & trunc_ln154_1 != 0 & trunc_ln154_1 != 4 & trunc_ln154_1 != 8)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 162 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln157 = muxlogic i32 %tmp_s"   --->   Operation 162 'muxlogic' 'muxLogicRAMData_to_store_ln157' <Predicate = (!tmp & trunc_ln154_1 != 0 & trunc_ln154_1 != 4 & trunc_ln154_1 != 8)> <Delay = 0.42>
ST_1 : Operation 163 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln157 = muxlogic i6 %xb_13_addr"   --->   Operation 163 'muxlogic' 'muxLogicRAMAddr_to_store_ln157' <Predicate = (!tmp & trunc_ln154_1 != 0 & trunc_ln154_1 != 4 & trunc_ln154_1 != 8)> <Delay = 0.42>
ST_1 : Operation 164 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 3)   --->   "%store_ln157 = store i32 %tmp_s, i6 %xb_13_addr" [kernel_MHSA.cpp:157->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 164 'store' 'store_ln157' <Predicate = (!tmp & trunc_ln154_1 != 0 & trunc_ln154_1 != 4 & trunc_ln154_1 != 8)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 165 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln157 = muxlogic i32 %tmp_22"   --->   Operation 165 'muxlogic' 'muxLogicRAMData_to_store_ln157' <Predicate = (!tmp & trunc_ln154_1 != 0 & trunc_ln154_1 != 4 & trunc_ln154_1 != 8)> <Delay = 0.42>
ST_1 : Operation 166 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln157 = muxlogic i6 %xb_14_addr"   --->   Operation 166 'muxlogic' 'muxLogicRAMAddr_to_store_ln157' <Predicate = (!tmp & trunc_ln154_1 != 0 & trunc_ln154_1 != 4 & trunc_ln154_1 != 8)> <Delay = 0.42>
ST_1 : Operation 167 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 3)   --->   "%store_ln157 = store i32 %tmp_22, i6 %xb_14_addr" [kernel_MHSA.cpp:157->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 167 'store' 'store_ln157' <Predicate = (!tmp & trunc_ln154_1 != 0 & trunc_ln154_1 != 4 & trunc_ln154_1 != 8)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 168 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln157 = muxlogic i32 %tmp_23"   --->   Operation 168 'muxlogic' 'muxLogicRAMData_to_store_ln157' <Predicate = (!tmp & trunc_ln154_1 != 0 & trunc_ln154_1 != 4 & trunc_ln154_1 != 8)> <Delay = 0.42>
ST_1 : Operation 169 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln157 = muxlogic i6 %xb_15_addr"   --->   Operation 169 'muxlogic' 'muxLogicRAMAddr_to_store_ln157' <Predicate = (!tmp & trunc_ln154_1 != 0 & trunc_ln154_1 != 4 & trunc_ln154_1 != 8)> <Delay = 0.42>
ST_1 : Operation 170 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 3)   --->   "%store_ln157 = store i32 %tmp_23, i6 %xb_15_addr" [kernel_MHSA.cpp:157->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 170 'store' 'store_ln157' <Predicate = (!tmp & trunc_ln154_1 != 0 & trunc_ln154_1 != 4 & trunc_ln154_1 != 8)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln157 = br void %arrayidx222.3.exit.i.i.i" [kernel_MHSA.cpp:157->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 171 'br' 'br_ln157' <Predicate = (!tmp & trunc_ln154_1 != 0 & trunc_ln154_1 != 4 & trunc_ln154_1 != 8)> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.66ns)   --->   "%add_ln154 = add i7 %i, i7 4" [kernel_MHSA.cpp:154->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 172 'add' 'add_ln154' <Predicate = (!tmp)> <Delay = 0.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.36ns)   --->   "%store_ln154 = store i7 %add_ln154, i7 %i_10" [kernel_MHSA.cpp:154->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 173 'store' 'store_ln154' <Predicate = (!tmp)> <Delay = 0.36>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln154 = br void %for.inc223.i.i.i" [kernel_MHSA.cpp:154->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 174 'br' 'br_ln154' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 175 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.28>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 2.575ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln154', kernel_MHSA.cpp:154->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76) of constant 0 on local variable 'i', kernel_MHSA.cpp:154->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76 [164]  (0.360 ns)
	'load' operation 7 bit ('i', kernel_MHSA.cpp:154->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76) on local variable 'i', kernel_MHSA.cpp:154->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76 [167]  (0.000 ns)
	'sparsemux' operation 32 bit ('tmp_21', kernel_MHSA.cpp:157->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76) [176]  (1.166 ns)
	'muxlogic' operation 0 bit ('muxLogicRAMData_to_store_ln157') [201]  (0.421 ns)
	'store' operation 0 bit ('store_ln157', kernel_MHSA.cpp:157->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76) of variable 'tmp_21', kernel_MHSA.cpp:157->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76 on array 'xb_8' [203]  (0.628 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
