0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab5/lab5.sim/sim_1/behav/xsim/glbl.v,1737972564,verilog,,,,glbl,,,,,,,,
C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab5/lab5.srcs/sim_1/new/blk_mem_gen_0_tb.vhd,1737972564,vhdl,,,,blk_mem_gen_0_tb,,,,,,,,
C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab5/lab5.srcs/sim_1/new/blk_mem_gen_1_tb.vhd,1737974382,vhdl,,,,blk_mem_gen_1_tb,,,,,,,,
C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab5/lab5.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1737972564,verilog,,,,blk_mem_gen_0,,,,,,,,
C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab5/lab5.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v,1737972564,verilog,,,,blk_mem_gen_1,,,,,,,,
