# Makefile for school executable
CC = gcc
SRC = main.c school.c
OBJ = main.o school.o
NAME = school
all: $(NAME)

$(NAME): $(OBJ)
	$(CC) $(OBJ) -o $(NAME)
%.o: %.c
	%(CC) -c $< -o $@

# Clean rule to remove the executable and object files
clean:
	rm -f $(NAME) $(OBJ)
