and r0, r1, r2, lsr #1 
bic r0, r0, r1 
mvn r1, r0 
mov r3, r1 
