

================================================================
== Vitis HLS Report for 'xFSuppressionRad1_1_5_ap_uint_8_s'
================================================================
* Date:           Thu Mar 25 14:57:24 2021

* Version:        2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)
* Project:        cornerTracker
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.67 ns | 1.278 ns |   1.80 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                     |                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |               Instance              |           Module          |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-------------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+----------+
        |Max_xFFindMaxRad1_ap_int_32_s_fu_44  |xFFindMaxRad1_ap_int_32_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +-------------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      86|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|       -|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       0|      86|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|       0|   ~0   |    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+---------------------------+---------+----+---+----+-----+
    |               Instance              |           Module          | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------------------+---------------------------+---------+----+---+----+-----+
    |Max_xFFindMaxRad1_ap_int_32_s_fu_44  |xFFindMaxRad1_ap_int_32_s  |        0|   0|  0|  86|    0|
    +-------------------------------------+---------------------------+---------+----+---+----+-----+
    |Total                                |                           |        0|   0|  0|  86|    0|
    +-------------------------------------+---------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+-----------+-----+-----+------------+--------------------------------------+--------------+
|ap_ready   | out |    1| ap_ctrl_hs | xFSuppressionRad1<1, 5, ap_uint<8> > | return value |
|ap_return  | out |    1| ap_ctrl_hs | xFSuppressionRad1<1, 5, ap_uint<8> > | return value |
|p_read1    |  in |   32|   ap_none  |                p_read1               |    scalar    |
|p_read2    |  in |   32|   ap_none  |                p_read2               |    scalar    |
|p_read3    |  in |   32|   ap_none  |                p_read3               |    scalar    |
|p_read4    |  in |   32|   ap_none  |                p_read4               |    scalar    |
|p_read5    |  in |   32|   ap_none  |                p_read5               |    scalar    |
+-----------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.27>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%p_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read5" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:44]   --->   Operation 2 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read4" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:44]   --->   Operation 3 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read3" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:44]   --->   Operation 4 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read22 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:44]   --->   Operation 5 'read' 'p_read22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read11 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:44]   --->   Operation 6 'read' 'p_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.27ns)   --->   "%Max = call i1 @xFFindMaxRad1<ap_int<32> >, i32 %p_read11, i32 %p_read22, i32 %p_read_2, i32 %p_read_1, i32 %p_read" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:55]   --->   Operation 7 'call' 'Max' <Predicate = true> <Delay = 1.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ret_ln60 = ret i1 %Max" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:60]   --->   Operation 8 'ret' 'ret_ln60' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read   (read) [ 00]
p_read_1 (read) [ 00]
p_read_2 (read) [ 00]
p_read22 (read) [ 00]
p_read11 (read) [ 00]
Max      (call) [ 00]
ret_ln60 (ret ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read5">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xFFindMaxRad1<ap_int<32> >"/></StgValue>
</bind>
</comp>

<comp id="14" class="1004" name="p_read_read_fu_14">
<pin_list>
<pin id="15" dir="0" index="0" bw="32" slack="0"/>
<pin id="16" dir="0" index="1" bw="32" slack="0"/>
<pin id="17" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="20" class="1004" name="p_read_1_read_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="32" slack="0"/>
<pin id="22" dir="0" index="1" bw="32" slack="0"/>
<pin id="23" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="p_read_2_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="32" slack="0"/>
<pin id="28" dir="0" index="1" bw="32" slack="0"/>
<pin id="29" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="p_read22_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="32" slack="0"/>
<pin id="34" dir="0" index="1" bw="32" slack="0"/>
<pin id="35" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read22/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="p_read11_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read11/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="Max_xFFindMaxRad1_ap_int_32_s_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="0" index="2" bw="32" slack="0"/>
<pin id="48" dir="0" index="3" bw="32" slack="0"/>
<pin id="49" dir="0" index="4" bw="32" slack="0"/>
<pin id="50" dir="0" index="5" bw="32" slack="0"/>
<pin id="51" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="Max/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="18"><net_src comp="10" pin="0"/><net_sink comp="14" pin=0"/></net>

<net id="19"><net_src comp="8" pin="0"/><net_sink comp="14" pin=1"/></net>

<net id="24"><net_src comp="10" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="25"><net_src comp="6" pin="0"/><net_sink comp="20" pin=1"/></net>

<net id="30"><net_src comp="10" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="4" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="36"><net_src comp="10" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="2" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="10" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="52"><net_src comp="12" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="53"><net_src comp="38" pin="2"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="32" pin="2"/><net_sink comp="44" pin=2"/></net>

<net id="55"><net_src comp="26" pin="2"/><net_sink comp="44" pin=3"/></net>

<net id="56"><net_src comp="20" pin="2"/><net_sink comp="44" pin=4"/></net>

<net id="57"><net_src comp="14" pin="2"/><net_sink comp="44" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: xFSuppressionRad1<1, 5, ap_uint<8> > : p_read1 | {1 }
	Port: xFSuppressionRad1<1, 5, ap_uint<8> > : p_read2 | {1 }
	Port: xFSuppressionRad1<1, 5, ap_uint<8> > : p_read3 | {1 }
	Port: xFSuppressionRad1<1, 5, ap_uint<8> > : p_read4 | {1 }
	Port: xFSuppressionRad1<1, 5, ap_uint<8> > : p_read5 | {1 }
  - Chain level:
	State 1
		ret_ln60 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|
| Operation|           Functional Unit           |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|
|   call   | Max_xFFindMaxRad1_ap_int_32_s_fu_44 |    0    |    86   |
|----------|-------------------------------------|---------|---------|
|          |          p_read_read_fu_14          |    0    |    0    |
|          |         p_read_1_read_fu_20         |    0    |    0    |
|   read   |         p_read_2_read_fu_26         |    0    |    0    |
|          |         p_read22_read_fu_32         |    0    |    0    |
|          |         p_read11_read_fu_38         |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   Total  |                                     |    0    |    86   |
|----------|-------------------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   86   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   86   |
+-----------+--------+--------+
