prob.v,verilog,xil_defaultlib,../../../../simple_cpu.srcs/sources_1/ip/prob/sim/prob.v,incdir="../../../../simple_cpu.srcs/sources_1/ip/prob/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
