{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 02 09:52:39 2021 " "Info: Processing started: Fri Apr 02 09:52:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MC -c MC --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MC -c MC --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "KZQ:inst1\|7474:inst1\|10~latch " "Warning: Node \"KZQ:inst1\|7474:inst1\|10~latch\" is a latch" {  } { { "7474.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "KZQ:inst1\|7474:inst3\|9~latch " "Warning: Node \"KZQ:inst1\|7474:inst3\|9~latch\" is a latch" {  } { { "7474.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "KZQ:inst1\|7474:inst2\|9~latch " "Warning: Node \"KZQ:inst1\|7474:inst2\|9~latch\" is a latch" {  } { { "7474.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "KZQ:inst1\|7474:inst1\|9~latch " "Warning: Node \"KZQ:inst1\|7474:inst1\|9~latch\" is a latch" {  } { { "7474.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "KZQ:inst1\|7474:inst2\|10~latch " "Warning: Node \"KZQ:inst1\|7474:inst2\|10~latch\" is a latch" {  } { { "7474.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "MC.bdf" "" { Schematic "E:/quartus sy/MC/MC.bdf" { { 280 248 416 296 "CLK" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SHUCLK " "Info: Assuming node \"SHUCLK\" is an undefined clock" {  } { { "MC.bdf" "" { Schematic "E:/quartus sy/MC/MC.bdf" { { 432 248 416 448 "SHUCLK" "" } { 352 1072 1128 368 "SHUCLK" "" } { 424 416 470 440 "SHUCLK" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SHUCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "9 " "Warning: Found 9 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "KZQ:inst1\|74273:inst7\|14 " "Info: Detected ripple clock \"KZQ:inst1\|74273:inst7\|14\" as buffer" {  } { { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KZQ:inst1\|74273:inst7\|14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "KZQ:inst1\|inst18 " "Info: Detected gated clock \"KZQ:inst1\|inst18\" as buffer" {  } { { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 424 112 176 472 "inst18" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KZQ:inst1\|inst18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "KZQ:inst1\|sxdl:inst9\|t2 " "Info: Detected gated clock \"KZQ:inst1\|sxdl:inst9\|t2\" as buffer" {  } { { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 29 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KZQ:inst1\|sxdl:inst9\|t2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "KZQ:inst1\|sxdl:inst9\|fstate.s_st2 " "Info: Detected ripple clock \"KZQ:inst1\|sxdl:inst9\|fstate.s_st2\" as buffer" {  } { { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KZQ:inst1\|sxdl:inst9\|fstate.s_st2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "KZQ:inst1\|sxdl:inst9\|fstate.st2 " "Info: Detected ripple clock \"KZQ:inst1\|sxdl:inst9\|fstate.st2\" as buffer" {  } { { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KZQ:inst1\|sxdl:inst9\|fstate.st2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "KZQ:inst1\|sxdl:inst9\|fstate.st1 " "Info: Detected ripple clock \"KZQ:inst1\|sxdl:inst9\|fstate.st1\" as buffer" {  } { { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KZQ:inst1\|sxdl:inst9\|fstate.st1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "KZQ:inst1\|sxdl:inst9\|fstate.s_st3 " "Info: Detected ripple clock \"KZQ:inst1\|sxdl:inst9\|fstate.s_st3\" as buffer" {  } { { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KZQ:inst1\|sxdl:inst9\|fstate.s_st3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "KZQ:inst1\|sxdl:inst9\|fstate.st3 " "Info: Detected ripple clock \"KZQ:inst1\|sxdl:inst9\|fstate.st3\" as buffer" {  } { { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KZQ:inst1\|sxdl:inst9\|fstate.st3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "KZQ:inst1\|sxdl:inst9\|t3 " "Info: Detected gated clock \"KZQ:inst1\|sxdl:inst9\|t3\" as buffer" {  } { { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 30 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KZQ:inst1\|sxdl:inst9\|t3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register KZQ:inst1\|74273:inst\|14 register KZQ:inst1\|74273:inst7\|14 60.36 MHz 16.566 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 60.36 MHz between source register \"KZQ:inst1\|74273:inst\|14\" and destination register \"KZQ:inst1\|74273:inst7\|14\" (period= 16.566 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.457 ns + Longest register register " "Info: + Longest register to register delay is 3.457 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns KZQ:inst1\|74273:inst\|14 1 REG LCFF_X20_Y6_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y6_N11; Fanout = 1; REG Node = 'KZQ:inst1\|74273:inst\|14'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KZQ:inst1|74273:inst|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns KZQ:inst1\|inst19 2 COMB LCCOMB_X20_Y6_N10 3 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X20_Y6_N10; Fanout = 3; COMB Node = 'KZQ:inst1\|inst19'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { KZQ:inst1|74273:inst|14 KZQ:inst1|inst19 } "NODE_NAME" } } { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 152 248 312 200 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.206 ns) 0.978 ns KZQ:inst1\|7474:inst2\|9~head_lut 3 COMB LCCOMB_X20_Y6_N26 30 " "Info: 3: + IC(0.379 ns) + CELL(0.206 ns) = 0.978 ns; Loc. = LCCOMB_X20_Y6_N26; Fanout = 30; COMB Node = 'KZQ:inst1\|7474:inst2\|9~head_lut'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { KZQ:inst1|inst19 KZQ:inst1|7474:inst2|9~head_lut } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.487 ns) 1.852 ns KZQ:inst1\|rom:inst5\|Equal30~0 4 COMB LCCOMB_X20_Y6_N24 1 " "Info: 4: + IC(0.387 ns) + CELL(0.487 ns) = 1.852 ns; Loc. = LCCOMB_X20_Y6_N24; Fanout = 1; COMB Node = 'KZQ:inst1\|rom:inst5\|Equal30~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { KZQ:inst1|7474:inst2|9~head_lut KZQ:inst1|rom:inst5|Equal30~0 } "NODE_NAME" } } { "../rom/rom.vhd" "" { Text "E:/quartus sy/rom/rom.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.206 ns) 2.768 ns KZQ:inst1\|rom:inst5\|Equal30~1 5 COMB LCCOMB_X19_Y6_N26 2 " "Info: 5: + IC(0.710 ns) + CELL(0.206 ns) = 2.768 ns; Loc. = LCCOMB_X19_Y6_N26; Fanout = 2; COMB Node = 'KZQ:inst1\|rom:inst5\|Equal30~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { KZQ:inst1|rom:inst5|Equal30~0 KZQ:inst1|rom:inst5|Equal30~1 } "NODE_NAME" } } { "../rom/rom.vhd" "" { Text "E:/quartus sy/rom/rom.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 3.349 ns KZQ:inst1\|74273:inst7\|14~feeder 6 COMB LCCOMB_X19_Y6_N0 1 " "Info: 6: + IC(0.375 ns) + CELL(0.206 ns) = 3.349 ns; Loc. = LCCOMB_X19_Y6_N0; Fanout = 1; COMB Node = 'KZQ:inst1\|74273:inst7\|14~feeder'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { KZQ:inst1|rom:inst5|Equal30~1 KZQ:inst1|74273:inst7|14~feeder } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.457 ns KZQ:inst1\|74273:inst7\|14 7 REG LCFF_X19_Y6_N1 2 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 3.457 ns; Loc. = LCFF_X19_Y6_N1; Fanout = 2; REG Node = 'KZQ:inst1\|74273:inst7\|14'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { KZQ:inst1|74273:inst7|14~feeder KZQ:inst1|74273:inst7|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.606 ns ( 46.46 % ) " "Info: Total cell delay = 1.606 ns ( 46.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.851 ns ( 53.54 % ) " "Info: Total interconnect delay = 1.851 ns ( 53.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.457 ns" { KZQ:inst1|74273:inst|14 KZQ:inst1|inst19 KZQ:inst1|7474:inst2|9~head_lut KZQ:inst1|rom:inst5|Equal30~0 KZQ:inst1|rom:inst5|Equal30~1 KZQ:inst1|74273:inst7|14~feeder KZQ:inst1|74273:inst7|14 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.457 ns" { KZQ:inst1|74273:inst|14 {} KZQ:inst1|inst19 {} KZQ:inst1|7474:inst2|9~head_lut {} KZQ:inst1|rom:inst5|Equal30~0 {} KZQ:inst1|rom:inst5|Equal30~1 {} KZQ:inst1|74273:inst7|14~feeder {} KZQ:inst1|74273:inst7|14 {} } { 0.000ns 0.000ns 0.379ns 0.387ns 0.710ns 0.375ns 0.000ns } { 0.000ns 0.393ns 0.206ns 0.487ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.562 ns - Smallest " "Info: - Smallest clock skew is -4.562 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 6.620 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 6.620 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns CLK 1 CLK PIN_18 6 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 6; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MC.bdf" "" { Schematic "E:/quartus sy/MC/MC.bdf" { { 280 248 416 296 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.073 ns) + CELL(0.970 ns) 4.133 ns KZQ:inst1\|sxdl:inst9\|fstate.st1 2 REG LCFF_X27_Y7_N23 6 " "Info: 2: + IC(2.073 ns) + CELL(0.970 ns) = 4.133 ns; Loc. = LCFF_X27_Y7_N23; Fanout = 6; REG Node = 'KZQ:inst1\|sxdl:inst9\|fstate.st1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.043 ns" { CLK KZQ:inst1|sxdl:inst9|fstate.st1 } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.821 ns) + CELL(0.666 ns) 6.620 ns KZQ:inst1\|74273:inst7\|14 3 REG LCFF_X19_Y6_N1 2 " "Info: 3: + IC(1.821 ns) + CELL(0.666 ns) = 6.620 ns; Loc. = LCFF_X19_Y6_N1; Fanout = 2; REG Node = 'KZQ:inst1\|74273:inst7\|14'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { KZQ:inst1|sxdl:inst9|fstate.st1 KZQ:inst1|74273:inst7|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.726 ns ( 41.18 % ) " "Info: Total cell delay = 2.726 ns ( 41.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.894 ns ( 58.82 % ) " "Info: Total interconnect delay = 3.894 ns ( 58.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.620 ns" { CLK KZQ:inst1|sxdl:inst9|fstate.st1 KZQ:inst1|74273:inst7|14 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.620 ns" { CLK {} CLK~combout {} KZQ:inst1|sxdl:inst9|fstate.st1 {} KZQ:inst1|74273:inst7|14 {} } { 0.000ns 0.000ns 2.073ns 1.821ns } { 0.000ns 1.090ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 11.182 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 11.182 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns CLK 1 CLK PIN_18 6 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 6; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MC.bdf" "" { Schematic "E:/quartus sy/MC/MC.bdf" { { 280 248 416 296 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.073 ns) + CELL(0.970 ns) 4.133 ns KZQ:inst1\|sxdl:inst9\|fstate.st1 2 REG LCFF_X27_Y7_N23 6 " "Info: 2: + IC(2.073 ns) + CELL(0.970 ns) = 4.133 ns; Loc. = LCFF_X27_Y7_N23; Fanout = 6; REG Node = 'KZQ:inst1\|sxdl:inst9\|fstate.st1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.043 ns" { CLK KZQ:inst1|sxdl:inst9|fstate.st1 } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.821 ns) + CELL(0.970 ns) 6.924 ns KZQ:inst1\|74273:inst7\|14 3 REG LCFF_X19_Y6_N1 2 " "Info: 3: + IC(1.821 ns) + CELL(0.970 ns) = 6.924 ns; Loc. = LCFF_X19_Y6_N1; Fanout = 2; REG Node = 'KZQ:inst1\|74273:inst7\|14'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.791 ns" { KZQ:inst1|sxdl:inst9|fstate.st1 KZQ:inst1|74273:inst7|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.873 ns) + CELL(0.206 ns) 9.003 ns KZQ:inst1\|inst18 4 COMB LCCOMB_X27_Y7_N30 1 " "Info: 4: + IC(1.873 ns) + CELL(0.206 ns) = 9.003 ns; Loc. = LCCOMB_X27_Y7_N30; Fanout = 1; COMB Node = 'KZQ:inst1\|inst18'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.079 ns" { KZQ:inst1|74273:inst7|14 KZQ:inst1|inst18 } "NODE_NAME" } } { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 424 112 176 472 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.000 ns) 9.691 ns KZQ:inst1\|inst18~clkctrl 5 COMB CLKCTRL_G4 3 " "Info: 5: + IC(0.688 ns) + CELL(0.000 ns) = 9.691 ns; Loc. = CLKCTRL_G4; Fanout = 3; COMB Node = 'KZQ:inst1\|inst18~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.688 ns" { KZQ:inst1|inst18 KZQ:inst1|inst18~clkctrl } "NODE_NAME" } } { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 424 112 176 472 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.666 ns) 11.182 ns KZQ:inst1\|74273:inst\|14 6 REG LCFF_X20_Y6_N11 1 " "Info: 6: + IC(0.825 ns) + CELL(0.666 ns) = 11.182 ns; Loc. = LCFF_X20_Y6_N11; Fanout = 1; REG Node = 'KZQ:inst1\|74273:inst\|14'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { KZQ:inst1|inst18~clkctrl KZQ:inst1|74273:inst|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.902 ns ( 34.90 % ) " "Info: Total cell delay = 3.902 ns ( 34.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.280 ns ( 65.10 % ) " "Info: Total interconnect delay = 7.280 ns ( 65.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.182 ns" { CLK KZQ:inst1|sxdl:inst9|fstate.st1 KZQ:inst1|74273:inst7|14 KZQ:inst1|inst18 KZQ:inst1|inst18~clkctrl KZQ:inst1|74273:inst|14 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "11.182 ns" { CLK {} CLK~combout {} KZQ:inst1|sxdl:inst9|fstate.st1 {} KZQ:inst1|74273:inst7|14 {} KZQ:inst1|inst18 {} KZQ:inst1|inst18~clkctrl {} KZQ:inst1|74273:inst|14 {} } { 0.000ns 0.000ns 2.073ns 1.821ns 1.873ns 0.688ns 0.825ns } { 0.000ns 1.090ns 0.970ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.620 ns" { CLK KZQ:inst1|sxdl:inst9|fstate.st1 KZQ:inst1|74273:inst7|14 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.620 ns" { CLK {} CLK~combout {} KZQ:inst1|sxdl:inst9|fstate.st1 {} KZQ:inst1|74273:inst7|14 {} } { 0.000ns 0.000ns 2.073ns 1.821ns } { 0.000ns 1.090ns 0.970ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.182 ns" { CLK KZQ:inst1|sxdl:inst9|fstate.st1 KZQ:inst1|74273:inst7|14 KZQ:inst1|inst18 KZQ:inst1|inst18~clkctrl KZQ:inst1|74273:inst|14 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "11.182 ns" { CLK {} CLK~combout {} KZQ:inst1|sxdl:inst9|fstate.st1 {} KZQ:inst1|74273:inst7|14 {} KZQ:inst1|inst18 {} KZQ:inst1|inst18~clkctrl {} KZQ:inst1|74273:inst|14 {} } { 0.000ns 0.000ns 2.073ns 1.821ns 1.873ns 0.688ns 0.825ns } { 0.000ns 1.090ns 0.970ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.457 ns" { KZQ:inst1|74273:inst|14 KZQ:inst1|inst19 KZQ:inst1|7474:inst2|9~head_lut KZQ:inst1|rom:inst5|Equal30~0 KZQ:inst1|rom:inst5|Equal30~1 KZQ:inst1|74273:inst7|14~feeder KZQ:inst1|74273:inst7|14 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.457 ns" { KZQ:inst1|74273:inst|14 {} KZQ:inst1|inst19 {} KZQ:inst1|7474:inst2|9~head_lut {} KZQ:inst1|rom:inst5|Equal30~0 {} KZQ:inst1|rom:inst5|Equal30~1 {} KZQ:inst1|74273:inst7|14~feeder {} KZQ:inst1|74273:inst7|14 {} } { 0.000ns 0.000ns 0.379ns 0.387ns 0.710ns 0.375ns 0.000ns } { 0.000ns 0.393ns 0.206ns 0.487ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.620 ns" { CLK KZQ:inst1|sxdl:inst9|fstate.st1 KZQ:inst1|74273:inst7|14 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.620 ns" { CLK {} CLK~combout {} KZQ:inst1|sxdl:inst9|fstate.st1 {} KZQ:inst1|74273:inst7|14 {} } { 0.000ns 0.000ns 2.073ns 1.821ns } { 0.000ns 1.090ns 0.970ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.182 ns" { CLK KZQ:inst1|sxdl:inst9|fstate.st1 KZQ:inst1|74273:inst7|14 KZQ:inst1|inst18 KZQ:inst1|inst18~clkctrl KZQ:inst1|74273:inst|14 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "11.182 ns" { CLK {} CLK~combout {} KZQ:inst1|sxdl:inst9|fstate.st1 {} KZQ:inst1|74273:inst7|14 {} KZQ:inst1|inst18 {} KZQ:inst1|inst18~clkctrl {} KZQ:inst1|74273:inst|14 {} } { 0.000ns 0.000ns 2.073ns 1.821ns 1.873ns 0.688ns 0.825ns } { 0.000ns 1.090ns 0.970ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "SHUCLK register register xianshi1:inst3\|count8:inst\|74161:inst\|f74161:sub\|87 xianshi1:inst3\|count8:inst\|inst2 340.02 MHz Internal " "Info: Clock \"SHUCLK\" Internal fmax is restricted to 340.02 MHz between source register \"xianshi1:inst3\|count8:inst\|74161:inst\|f74161:sub\|87\" and destination register \"xianshi1:inst3\|count8:inst\|inst2\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.728 ns + Longest register register " "Info: + Longest register to register delay is 1.728 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns xianshi1:inst3\|count8:inst\|74161:inst\|f74161:sub\|87 1 REG LCFF_X18_Y6_N5 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y6_N5; Fanout = 21; REG Node = 'xianshi1:inst3\|count8:inst\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { xianshi1:inst3|count8:inst|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.589 ns) 1.044 ns xianshi1:inst3\|mux4_8_1:inst3\|Equal7~2 2 COMB LCCOMB_X18_Y6_N22 2 " "Info: 2: + IC(0.455 ns) + CELL(0.589 ns) = 1.044 ns; Loc. = LCCOMB_X18_Y6_N22; Fanout = 2; COMB Node = 'xianshi1:inst3\|mux4_8_1:inst3\|Equal7~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { xianshi1:inst3|count8:inst|74161:inst|f74161:sub|87 xianshi1:inst3|mux4_8_1:inst3|Equal7~2 } "NODE_NAME" } } { "mux4_8_1.vhd" "" { Text "E:/quartus sy/MC/mux4_8_1.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.202 ns) 1.620 ns xianshi1:inst3\|count8:inst\|inst2~0 3 COMB LCCOMB_X18_Y6_N12 1 " "Info: 3: + IC(0.374 ns) + CELL(0.202 ns) = 1.620 ns; Loc. = LCCOMB_X18_Y6_N12; Fanout = 1; COMB Node = 'xianshi1:inst3\|count8:inst\|inst2~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.576 ns" { xianshi1:inst3|mux4_8_1:inst3|Equal7~2 xianshi1:inst3|count8:inst|inst2~0 } "NODE_NAME" } } { "count8.bdf" "" { Schematic "E:/quartus sy/MC/count8.bdf" { { 328 616 680 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.728 ns xianshi1:inst3\|count8:inst\|inst2 4 REG LCFF_X18_Y6_N13 3 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.728 ns; Loc. = LCFF_X18_Y6_N13; Fanout = 3; REG Node = 'xianshi1:inst3\|count8:inst\|inst2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { xianshi1:inst3|count8:inst|inst2~0 xianshi1:inst3|count8:inst|inst2 } "NODE_NAME" } } { "count8.bdf" "" { Schematic "E:/quartus sy/MC/count8.bdf" { { 328 616 680 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.899 ns ( 52.03 % ) " "Info: Total cell delay = 0.899 ns ( 52.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.829 ns ( 47.97 % ) " "Info: Total interconnect delay = 0.829 ns ( 47.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.728 ns" { xianshi1:inst3|count8:inst|74161:inst|f74161:sub|87 xianshi1:inst3|mux4_8_1:inst3|Equal7~2 xianshi1:inst3|count8:inst|inst2~0 xianshi1:inst3|count8:inst|inst2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.728 ns" { xianshi1:inst3|count8:inst|74161:inst|f74161:sub|87 {} xianshi1:inst3|mux4_8_1:inst3|Equal7~2 {} xianshi1:inst3|count8:inst|inst2~0 {} xianshi1:inst3|count8:inst|inst2 {} } { 0.000ns 0.455ns 0.374ns 0.000ns } { 0.000ns 0.589ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SHUCLK destination 2.726 ns + Shortest register " "Info: + Shortest clock path from clock \"SHUCLK\" to destination register is 2.726 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns SHUCLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'SHUCLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHUCLK } "NODE_NAME" } } { "MC.bdf" "" { Schematic "E:/quartus sy/MC/MC.bdf" { { 432 248 416 448 "SHUCLK" "" } { 352 1072 1128 368 "SHUCLK" "" } { 424 416 470 440 "SHUCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns SHUCLK~clkctrl 2 COMB CLKCTRL_G2 4 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'SHUCLK~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { SHUCLK SHUCLK~clkctrl } "NODE_NAME" } } { "MC.bdf" "" { Schematic "E:/quartus sy/MC/MC.bdf" { { 432 248 416 448 "SHUCLK" "" } { 352 1072 1128 368 "SHUCLK" "" } { 424 416 470 440 "SHUCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.817 ns) + CELL(0.666 ns) 2.726 ns xianshi1:inst3\|count8:inst\|inst2 3 REG LCFF_X18_Y6_N13 3 " "Info: 3: + IC(0.817 ns) + CELL(0.666 ns) = 2.726 ns; Loc. = LCFF_X18_Y6_N13; Fanout = 3; REG Node = 'xianshi1:inst3\|count8:inst\|inst2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { SHUCLK~clkctrl xianshi1:inst3|count8:inst|inst2 } "NODE_NAME" } } { "count8.bdf" "" { Schematic "E:/quartus sy/MC/count8.bdf" { { 328 616 680 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.78 % ) " "Info: Total cell delay = 1.766 ns ( 64.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.960 ns ( 35.22 % ) " "Info: Total interconnect delay = 0.960 ns ( 35.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { SHUCLK SHUCLK~clkctrl xianshi1:inst3|count8:inst|inst2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.726 ns" { SHUCLK {} SHUCLK~combout {} SHUCLK~clkctrl {} xianshi1:inst3|count8:inst|inst2 {} } { 0.000ns 0.000ns 0.143ns 0.817ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SHUCLK source 2.726 ns - Longest register " "Info: - Longest clock path from clock \"SHUCLK\" to source register is 2.726 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns SHUCLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'SHUCLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHUCLK } "NODE_NAME" } } { "MC.bdf" "" { Schematic "E:/quartus sy/MC/MC.bdf" { { 432 248 416 448 "SHUCLK" "" } { 352 1072 1128 368 "SHUCLK" "" } { 424 416 470 440 "SHUCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns SHUCLK~clkctrl 2 COMB CLKCTRL_G2 4 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'SHUCLK~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { SHUCLK SHUCLK~clkctrl } "NODE_NAME" } } { "MC.bdf" "" { Schematic "E:/quartus sy/MC/MC.bdf" { { 432 248 416 448 "SHUCLK" "" } { 352 1072 1128 368 "SHUCLK" "" } { 424 416 470 440 "SHUCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.817 ns) + CELL(0.666 ns) 2.726 ns xianshi1:inst3\|count8:inst\|74161:inst\|f74161:sub\|87 3 REG LCFF_X18_Y6_N5 21 " "Info: 3: + IC(0.817 ns) + CELL(0.666 ns) = 2.726 ns; Loc. = LCFF_X18_Y6_N5; Fanout = 21; REG Node = 'xianshi1:inst3\|count8:inst\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { SHUCLK~clkctrl xianshi1:inst3|count8:inst|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.78 % ) " "Info: Total cell delay = 1.766 ns ( 64.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.960 ns ( 35.22 % ) " "Info: Total interconnect delay = 0.960 ns ( 35.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { SHUCLK SHUCLK~clkctrl xianshi1:inst3|count8:inst|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.726 ns" { SHUCLK {} SHUCLK~combout {} SHUCLK~clkctrl {} xianshi1:inst3|count8:inst|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.143ns 0.817ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { SHUCLK SHUCLK~clkctrl xianshi1:inst3|count8:inst|inst2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.726 ns" { SHUCLK {} SHUCLK~combout {} SHUCLK~clkctrl {} xianshi1:inst3|count8:inst|inst2 {} } { 0.000ns 0.000ns 0.143ns 0.817ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { SHUCLK SHUCLK~clkctrl xianshi1:inst3|count8:inst|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.726 ns" { SHUCLK {} SHUCLK~combout {} SHUCLK~clkctrl {} xianshi1:inst3|count8:inst|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.143ns 0.817ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "count8.bdf" "" { Schematic "E:/quartus sy/MC/count8.bdf" { { 328 616 680 408 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.728 ns" { xianshi1:inst3|count8:inst|74161:inst|f74161:sub|87 xianshi1:inst3|mux4_8_1:inst3|Equal7~2 xianshi1:inst3|count8:inst|inst2~0 xianshi1:inst3|count8:inst|inst2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.728 ns" { xianshi1:inst3|count8:inst|74161:inst|f74161:sub|87 {} xianshi1:inst3|mux4_8_1:inst3|Equal7~2 {} xianshi1:inst3|count8:inst|inst2~0 {} xianshi1:inst3|count8:inst|inst2 {} } { 0.000ns 0.455ns 0.374ns 0.000ns } { 0.000ns 0.589ns 0.202ns 0.108ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { SHUCLK SHUCLK~clkctrl xianshi1:inst3|count8:inst|inst2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.726 ns" { SHUCLK {} SHUCLK~combout {} SHUCLK~clkctrl {} xianshi1:inst3|count8:inst|inst2 {} } { 0.000ns 0.000ns 0.143ns 0.817ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { SHUCLK SHUCLK~clkctrl xianshi1:inst3|count8:inst|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.726 ns" { SHUCLK {} SHUCLK~combout {} SHUCLK~clkctrl {} xianshi1:inst3|count8:inst|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.143ns 0.817ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { xianshi1:inst3|count8:inst|inst2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { xianshi1:inst3|count8:inst|inst2 {} } {  } {  } "" } } { "count8.bdf" "" { Schematic "E:/quartus sy/MC/count8.bdf" { { 328 616 680 408 "inst2" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 65 " "Warning: Circuit may not operate. Detected 65 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "KZQ:inst1\|sxdl:inst9\|fstate.s_st4 KZQ:inst1\|7474:inst2\|9~_emulated CLK 2.161 ns " "Info: Found hold time violation between source  pin or register \"KZQ:inst1\|sxdl:inst9\|fstate.s_st4\" and destination pin or register \"KZQ:inst1\|7474:inst2\|9~_emulated\" for clock \"CLK\" (Hold time is 2.161 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.892 ns + Largest " "Info: + Largest clock skew is 6.892 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 9.620 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 9.620 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns CLK 1 CLK PIN_18 6 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 6; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MC.bdf" "" { Schematic "E:/quartus sy/MC/MC.bdf" { { 280 248 416 296 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.073 ns) + CELL(0.970 ns) 4.133 ns KZQ:inst1\|sxdl:inst9\|fstate.s_st2 2 REG LCFF_X27_Y7_N27 3 " "Info: 2: + IC(2.073 ns) + CELL(0.970 ns) = 4.133 ns; Loc. = LCFF_X27_Y7_N27; Fanout = 3; REG Node = 'KZQ:inst1\|sxdl:inst9\|fstate.s_st2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.043 ns" { CLK KZQ:inst1|sxdl:inst9|fstate.s_st2 } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.375 ns) + CELL(0.651 ns) 6.159 ns KZQ:inst1\|sxdl:inst9\|t2 3 COMB LCCOMB_X27_Y7_N8 2 " "Info: 3: + IC(1.375 ns) + CELL(0.651 ns) = 6.159 ns; Loc. = LCCOMB_X27_Y7_N8; Fanout = 2; COMB Node = 'KZQ:inst1\|sxdl:inst9\|t2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.026 ns" { KZQ:inst1|sxdl:inst9|fstate.s_st2 KZQ:inst1|sxdl:inst9|t2 } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.959 ns) + CELL(0.000 ns) 8.118 ns KZQ:inst1\|sxdl:inst9\|t2~clkctrl 4 COMB CLKCTRL_G7 30 " "Info: 4: + IC(1.959 ns) + CELL(0.000 ns) = 8.118 ns; Loc. = CLKCTRL_G7; Fanout = 30; COMB Node = 'KZQ:inst1\|sxdl:inst9\|t2~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.959 ns" { KZQ:inst1|sxdl:inst9|t2 KZQ:inst1|sxdl:inst9|t2~clkctrl } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.666 ns) 9.620 ns KZQ:inst1\|7474:inst2\|9~_emulated 5 REG LCFF_X20_Y5_N1 1 " "Info: 5: + IC(0.836 ns) + CELL(0.666 ns) = 9.620 ns; Loc. = LCFF_X20_Y5_N1; Fanout = 1; REG Node = 'KZQ:inst1\|7474:inst2\|9~_emulated'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.502 ns" { KZQ:inst1|sxdl:inst9|t2~clkctrl KZQ:inst1|7474:inst2|9~_emulated } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.377 ns ( 35.10 % ) " "Info: Total cell delay = 3.377 ns ( 35.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.243 ns ( 64.90 % ) " "Info: Total interconnect delay = 6.243 ns ( 64.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.620 ns" { CLK KZQ:inst1|sxdl:inst9|fstate.s_st2 KZQ:inst1|sxdl:inst9|t2 KZQ:inst1|sxdl:inst9|t2~clkctrl KZQ:inst1|7474:inst2|9~_emulated } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.620 ns" { CLK {} CLK~combout {} KZQ:inst1|sxdl:inst9|fstate.s_st2 {} KZQ:inst1|sxdl:inst9|t2 {} KZQ:inst1|sxdl:inst9|t2~clkctrl {} KZQ:inst1|7474:inst2|9~_emulated {} } { 0.000ns 0.000ns 2.073ns 1.375ns 1.959ns 0.836ns } { 0.000ns 1.090ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.728 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 2.728 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns CLK 1 CLK PIN_18 6 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 6; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MC.bdf" "" { Schematic "E:/quartus sy/MC/MC.bdf" { { 280 248 416 296 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.233 ns CLK~clkctrl 2 COMB CLKCTRL_G1 3 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.233 ns; Loc. = CLKCTRL_G1; Fanout = 3; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "MC.bdf" "" { Schematic "E:/quartus sy/MC/MC.bdf" { { 280 248 416 296 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.666 ns) 2.728 ns KZQ:inst1\|sxdl:inst9\|fstate.s_st4 3 REG LCFF_X27_Y7_N17 6 " "Info: 3: + IC(0.829 ns) + CELL(0.666 ns) = 2.728 ns; Loc. = LCFF_X27_Y7_N17; Fanout = 6; REG Node = 'KZQ:inst1\|sxdl:inst9\|fstate.s_st4'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { CLK~clkctrl KZQ:inst1|sxdl:inst9|fstate.s_st4 } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 64.37 % ) " "Info: Total cell delay = 1.756 ns ( 64.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.972 ns ( 35.63 % ) " "Info: Total interconnect delay = 0.972 ns ( 35.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.728 ns" { CLK CLK~clkctrl KZQ:inst1|sxdl:inst9|fstate.s_st4 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.728 ns" { CLK {} CLK~combout {} CLK~clkctrl {} KZQ:inst1|sxdl:inst9|fstate.s_st4 {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.620 ns" { CLK KZQ:inst1|sxdl:inst9|fstate.s_st2 KZQ:inst1|sxdl:inst9|t2 KZQ:inst1|sxdl:inst9|t2~clkctrl KZQ:inst1|7474:inst2|9~_emulated } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.620 ns" { CLK {} CLK~combout {} KZQ:inst1|sxdl:inst9|fstate.s_st2 {} KZQ:inst1|sxdl:inst9|t2 {} KZQ:inst1|sxdl:inst9|t2~clkctrl {} KZQ:inst1|7474:inst2|9~_emulated {} } { 0.000ns 0.000ns 2.073ns 1.375ns 1.959ns 0.836ns } { 0.000ns 1.090ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.728 ns" { CLK CLK~clkctrl KZQ:inst1|sxdl:inst9|fstate.s_st4 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.728 ns" { CLK {} CLK~combout {} CLK~clkctrl {} KZQ:inst1|sxdl:inst9|fstate.s_st4 {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.733 ns - Shortest register register " "Info: - Shortest register to register delay is 4.733 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns KZQ:inst1\|sxdl:inst9\|fstate.s_st4 1 REG LCFF_X27_Y7_N17 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y7_N17; Fanout = 6; REG Node = 'KZQ:inst1\|sxdl:inst9\|fstate.s_st4'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KZQ:inst1|sxdl:inst9|fstate.s_st4 } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.891 ns) + CELL(0.589 ns) 2.480 ns KZQ:inst1\|inst21 2 COMB LCCOMB_X20_Y6_N0 3 " "Info: 2: + IC(1.891 ns) + CELL(0.589 ns) = 2.480 ns; Loc. = LCCOMB_X20_Y6_N0; Fanout = 3; COMB Node = 'KZQ:inst1\|inst21'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { KZQ:inst1|sxdl:inst9|fstate.s_st4 KZQ:inst1|inst21 } "NODE_NAME" } } { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 352 248 312 400 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 3.055 ns KZQ:inst1\|7474:inst3\|9~head_lut 3 COMB LCCOMB_X20_Y6_N14 27 " "Info: 3: + IC(0.369 ns) + CELL(0.206 ns) = 3.055 ns; Loc. = LCCOMB_X20_Y6_N14; Fanout = 27; COMB Node = 'KZQ:inst1\|7474:inst3\|9~head_lut'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { KZQ:inst1|inst21 KZQ:inst1|7474:inst3|9~head_lut } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.370 ns) 4.625 ns KZQ:inst1\|7474:inst2\|9~data_lut 4 COMB LCCOMB_X20_Y5_N0 1 " "Info: 4: + IC(1.200 ns) + CELL(0.370 ns) = 4.625 ns; Loc. = LCCOMB_X20_Y5_N0; Fanout = 1; COMB Node = 'KZQ:inst1\|7474:inst2\|9~data_lut'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { KZQ:inst1|7474:inst3|9~head_lut KZQ:inst1|7474:inst2|9~data_lut } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.733 ns KZQ:inst1\|7474:inst2\|9~_emulated 5 REG LCFF_X20_Y5_N1 1 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 4.733 ns; Loc. = LCFF_X20_Y5_N1; Fanout = 1; REG Node = 'KZQ:inst1\|7474:inst2\|9~_emulated'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { KZQ:inst1|7474:inst2|9~data_lut KZQ:inst1|7474:inst2|9~_emulated } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.273 ns ( 26.90 % ) " "Info: Total cell delay = 1.273 ns ( 26.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.460 ns ( 73.10 % ) " "Info: Total interconnect delay = 3.460 ns ( 73.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.733 ns" { KZQ:inst1|sxdl:inst9|fstate.s_st4 KZQ:inst1|inst21 KZQ:inst1|7474:inst3|9~head_lut KZQ:inst1|7474:inst2|9~data_lut KZQ:inst1|7474:inst2|9~_emulated } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.733 ns" { KZQ:inst1|sxdl:inst9|fstate.s_st4 {} KZQ:inst1|inst21 {} KZQ:inst1|7474:inst3|9~head_lut {} KZQ:inst1|7474:inst2|9~data_lut {} KZQ:inst1|7474:inst2|9~_emulated {} } { 0.000ns 1.891ns 0.369ns 1.200ns 0.000ns } { 0.000ns 0.589ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "7474.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.620 ns" { CLK KZQ:inst1|sxdl:inst9|fstate.s_st2 KZQ:inst1|sxdl:inst9|t2 KZQ:inst1|sxdl:inst9|t2~clkctrl KZQ:inst1|7474:inst2|9~_emulated } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.620 ns" { CLK {} CLK~combout {} KZQ:inst1|sxdl:inst9|fstate.s_st2 {} KZQ:inst1|sxdl:inst9|t2 {} KZQ:inst1|sxdl:inst9|t2~clkctrl {} KZQ:inst1|7474:inst2|9~_emulated {} } { 0.000ns 0.000ns 2.073ns 1.375ns 1.959ns 0.836ns } { 0.000ns 1.090ns 0.970ns 0.651ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.728 ns" { CLK CLK~clkctrl KZQ:inst1|sxdl:inst9|fstate.s_st4 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.728 ns" { CLK {} CLK~combout {} CLK~clkctrl {} KZQ:inst1|sxdl:inst9|fstate.s_st4 {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.733 ns" { KZQ:inst1|sxdl:inst9|fstate.s_st4 KZQ:inst1|inst21 KZQ:inst1|7474:inst3|9~head_lut KZQ:inst1|7474:inst2|9~data_lut KZQ:inst1|7474:inst2|9~_emulated } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.733 ns" { KZQ:inst1|sxdl:inst9|fstate.s_st4 {} KZQ:inst1|inst21 {} KZQ:inst1|7474:inst3|9~head_lut {} KZQ:inst1|7474:inst2|9~data_lut {} KZQ:inst1|7474:inst2|9~_emulated {} } { 0.000ns 1.891ns 0.369ns 1.200ns 0.000ns } { 0.000ns 0.589ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "KZQ:inst1\|sxdl:inst9\|fstate.s_st4 DP CLK 6.139 ns register " "Info: tsu for register \"KZQ:inst1\|sxdl:inst9\|fstate.s_st4\" (data pin = \"DP\", clock pin = \"CLK\") is 6.139 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.907 ns + Longest pin register " "Info: + Longest pin to register delay is 8.907 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns DP 1 PIN PIN_75 8 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_75; Fanout = 8; PIN Node = 'DP'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DP } "NODE_NAME" } } { "MC.bdf" "" { Schematic "E:/quartus sy/MC/MC.bdf" { { 312 248 416 328 "DP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.160 ns) + CELL(0.624 ns) 7.749 ns KZQ:inst1\|sxdl:inst9\|Selector3~1 2 COMB LCCOMB_X27_Y7_N6 1 " "Info: 2: + IC(6.160 ns) + CELL(0.624 ns) = 7.749 ns; Loc. = LCCOMB_X27_Y7_N6; Fanout = 1; COMB Node = 'KZQ:inst1\|sxdl:inst9\|Selector3~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.784 ns" { DP KZQ:inst1|sxdl:inst9|Selector3~1 } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.399 ns) + CELL(0.651 ns) 8.799 ns KZQ:inst1\|sxdl:inst9\|Selector5~0 3 COMB LCCOMB_X27_Y7_N16 1 " "Info: 3: + IC(0.399 ns) + CELL(0.651 ns) = 8.799 ns; Loc. = LCCOMB_X27_Y7_N16; Fanout = 1; COMB Node = 'KZQ:inst1\|sxdl:inst9\|Selector5~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.050 ns" { KZQ:inst1|sxdl:inst9|Selector3~1 KZQ:inst1|sxdl:inst9|Selector5~0 } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.907 ns KZQ:inst1\|sxdl:inst9\|fstate.s_st4 4 REG LCFF_X27_Y7_N17 6 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 8.907 ns; Loc. = LCFF_X27_Y7_N17; Fanout = 6; REG Node = 'KZQ:inst1\|sxdl:inst9\|fstate.s_st4'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { KZQ:inst1|sxdl:inst9|Selector5~0 KZQ:inst1|sxdl:inst9|fstate.s_st4 } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.348 ns ( 26.36 % ) " "Info: Total cell delay = 2.348 ns ( 26.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.559 ns ( 73.64 % ) " "Info: Total interconnect delay = 6.559 ns ( 73.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.907 ns" { DP KZQ:inst1|sxdl:inst9|Selector3~1 KZQ:inst1|sxdl:inst9|Selector5~0 KZQ:inst1|sxdl:inst9|fstate.s_st4 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.907 ns" { DP {} DP~combout {} KZQ:inst1|sxdl:inst9|Selector3~1 {} KZQ:inst1|sxdl:inst9|Selector5~0 {} KZQ:inst1|sxdl:inst9|fstate.s_st4 {} } { 0.000ns 0.000ns 6.160ns 0.399ns 0.000ns } { 0.000ns 0.965ns 0.624ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.728 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.728 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns CLK 1 CLK PIN_18 6 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 6; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MC.bdf" "" { Schematic "E:/quartus sy/MC/MC.bdf" { { 280 248 416 296 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.233 ns CLK~clkctrl 2 COMB CLKCTRL_G1 3 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.233 ns; Loc. = CLKCTRL_G1; Fanout = 3; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "MC.bdf" "" { Schematic "E:/quartus sy/MC/MC.bdf" { { 280 248 416 296 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.666 ns) 2.728 ns KZQ:inst1\|sxdl:inst9\|fstate.s_st4 3 REG LCFF_X27_Y7_N17 6 " "Info: 3: + IC(0.829 ns) + CELL(0.666 ns) = 2.728 ns; Loc. = LCFF_X27_Y7_N17; Fanout = 6; REG Node = 'KZQ:inst1\|sxdl:inst9\|fstate.s_st4'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { CLK~clkctrl KZQ:inst1|sxdl:inst9|fstate.s_st4 } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 64.37 % ) " "Info: Total cell delay = 1.756 ns ( 64.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.972 ns ( 35.63 % ) " "Info: Total interconnect delay = 0.972 ns ( 35.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.728 ns" { CLK CLK~clkctrl KZQ:inst1|sxdl:inst9|fstate.s_st4 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.728 ns" { CLK {} CLK~combout {} CLK~clkctrl {} KZQ:inst1|sxdl:inst9|fstate.s_st4 {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.907 ns" { DP KZQ:inst1|sxdl:inst9|Selector3~1 KZQ:inst1|sxdl:inst9|Selector5~0 KZQ:inst1|sxdl:inst9|fstate.s_st4 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.907 ns" { DP {} DP~combout {} KZQ:inst1|sxdl:inst9|Selector3~1 {} KZQ:inst1|sxdl:inst9|Selector5~0 {} KZQ:inst1|sxdl:inst9|fstate.s_st4 {} } { 0.000ns 0.000ns 6.160ns 0.399ns 0.000ns } { 0.000ns 0.965ns 0.624ns 0.651ns 0.108ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.728 ns" { CLK CLK~clkctrl KZQ:inst1|sxdl:inst9|fstate.s_st4 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.728 ns" { CLK {} CLK~combout {} CLK~clkctrl {} KZQ:inst1|sxdl:inst9|fstate.s_st4 {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK BUS\[6\] SJTL:inst\|ysq:inst\|dr1\[0\] 27.041 ns register " "Info: tco from clock \"CLK\" to destination pin \"BUS\[6\]\" through register \"SJTL:inst\|ysq:inst\|dr1\[0\]\" is 27.041 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 10.871 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 10.871 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns CLK 1 CLK PIN_18 6 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 6; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MC.bdf" "" { Schematic "E:/quartus sy/MC/MC.bdf" { { 280 248 416 296 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.073 ns) + CELL(0.970 ns) 4.133 ns KZQ:inst1\|sxdl:inst9\|fstate.st3 2 REG LCFF_X27_Y7_N21 4 " "Info: 2: + IC(2.073 ns) + CELL(0.970 ns) = 4.133 ns; Loc. = LCFF_X27_Y7_N21; Fanout = 4; REG Node = 'KZQ:inst1\|sxdl:inst9\|fstate.st3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.043 ns" { CLK KZQ:inst1|sxdl:inst9|fstate.st3 } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.319 ns) 4.915 ns KZQ:inst1\|sxdl:inst9\|t3 3 COMB LCCOMB_X27_Y7_N14 3 " "Info: 3: + IC(0.463 ns) + CELL(0.319 ns) = 4.915 ns; Loc. = LCCOMB_X27_Y7_N14; Fanout = 3; COMB Node = 'KZQ:inst1\|sxdl:inst9\|t3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.782 ns" { KZQ:inst1|sxdl:inst9|fstate.st3 KZQ:inst1|sxdl:inst9|t3 } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.462 ns) + CELL(0.000 ns) 9.377 ns KZQ:inst1\|sxdl:inst9\|t3~clkctrl 4 COMB CLKCTRL_G5 40 " "Info: 4: + IC(4.462 ns) + CELL(0.000 ns) = 9.377 ns; Loc. = CLKCTRL_G5; Fanout = 40; COMB Node = 'KZQ:inst1\|sxdl:inst9\|t3~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.462 ns" { KZQ:inst1|sxdl:inst9|t3 KZQ:inst1|sxdl:inst9|t3~clkctrl } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.666 ns) 10.871 ns SJTL:inst\|ysq:inst\|dr1\[0\] 5 REG LCFF_X20_Y7_N7 11 " "Info: 5: + IC(0.828 ns) + CELL(0.666 ns) = 10.871 ns; Loc. = LCFF_X20_Y7_N7; Fanout = 11; REG Node = 'SJTL:inst\|ysq:inst\|dr1\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { KZQ:inst1|sxdl:inst9|t3~clkctrl SJTL:inst|ysq:inst|dr1[0] } "NODE_NAME" } } { "../ysq/ysq.vhd" "" { Text "E:/quartus sy/ysq/ysq.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.045 ns ( 28.01 % ) " "Info: Total cell delay = 3.045 ns ( 28.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.826 ns ( 71.99 % ) " "Info: Total interconnect delay = 7.826 ns ( 71.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.871 ns" { CLK KZQ:inst1|sxdl:inst9|fstate.st3 KZQ:inst1|sxdl:inst9|t3 KZQ:inst1|sxdl:inst9|t3~clkctrl SJTL:inst|ysq:inst|dr1[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.871 ns" { CLK {} CLK~combout {} KZQ:inst1|sxdl:inst9|fstate.st3 {} KZQ:inst1|sxdl:inst9|t3 {} KZQ:inst1|sxdl:inst9|t3~clkctrl {} SJTL:inst|ysq:inst|dr1[0] {} } { 0.000ns 0.000ns 2.073ns 0.463ns 4.462ns 0.828ns } { 0.000ns 1.090ns 0.970ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../ysq/ysq.vhd" "" { Text "E:/quartus sy/ysq/ysq.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.866 ns + Longest register pin " "Info: + Longest register to pin delay is 15.866 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SJTL:inst\|ysq:inst\|dr1\[0\] 1 REG LCFF_X20_Y7_N7 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y7_N7; Fanout = 11; REG Node = 'SJTL:inst\|ysq:inst\|dr1\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SJTL:inst|ysq:inst|dr1[0] } "NODE_NAME" } } { "../ysq/ysq.vhd" "" { Text "E:/quartus sy/ysq/ysq.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.160 ns) + CELL(0.621 ns) 1.781 ns SJTL:inst\|ysq:inst\|Add13~1 2 COMB LCCOMB_X17_Y7_N0 2 " "Info: 2: + IC(1.160 ns) + CELL(0.621 ns) = 1.781 ns; Loc. = LCCOMB_X17_Y7_N0; Fanout = 2; COMB Node = 'SJTL:inst\|ysq:inst\|Add13~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.781 ns" { SJTL:inst|ysq:inst|dr1[0] SJTL:inst|ysq:inst|Add13~1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.867 ns SJTL:inst\|ysq:inst\|Add13~3 3 COMB LCCOMB_X17_Y7_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.867 ns; Loc. = LCCOMB_X17_Y7_N2; Fanout = 2; COMB Node = 'SJTL:inst\|ysq:inst\|Add13~3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { SJTL:inst|ysq:inst|Add13~1 SJTL:inst|ysq:inst|Add13~3 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.373 ns SJTL:inst\|ysq:inst\|Add13~4 4 COMB LCCOMB_X17_Y7_N4 3 " "Info: 4: + IC(0.000 ns) + CELL(0.506 ns) = 2.373 ns; Loc. = LCCOMB_X17_Y7_N4; Fanout = 3; COMB Node = 'SJTL:inst\|ysq:inst\|Add13~4'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { SJTL:inst|ysq:inst|Add13~3 SJTL:inst|ysq:inst|Add13~4 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.803 ns) + CELL(0.596 ns) 4.772 ns SJTL:inst\|ysq:inst\|Add12~5 5 COMB LCCOMB_X18_Y8_N8 2 " "Info: 5: + IC(1.803 ns) + CELL(0.596 ns) = 4.772 ns; Loc. = LCCOMB_X18_Y8_N8; Fanout = 2; COMB Node = 'SJTL:inst\|ysq:inst\|Add12~5'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.399 ns" { SJTL:inst|ysq:inst|Add13~4 SJTL:inst|ysq:inst|Add12~5 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.858 ns SJTL:inst\|ysq:inst\|Add12~7 6 COMB LCCOMB_X18_Y8_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 4.858 ns; Loc. = LCCOMB_X18_Y8_N10; Fanout = 2; COMB Node = 'SJTL:inst\|ysq:inst\|Add12~7'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { SJTL:inst|ysq:inst|Add12~5 SJTL:inst|ysq:inst|Add12~7 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.944 ns SJTL:inst\|ysq:inst\|Add12~9 7 COMB LCCOMB_X18_Y8_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 4.944 ns; Loc. = LCCOMB_X18_Y8_N12; Fanout = 2; COMB Node = 'SJTL:inst\|ysq:inst\|Add12~9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { SJTL:inst|ysq:inst|Add12~7 SJTL:inst|ysq:inst|Add12~9 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 5.134 ns SJTL:inst\|ysq:inst\|Add12~11 8 COMB LCCOMB_X18_Y8_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.190 ns) = 5.134 ns; Loc. = LCCOMB_X18_Y8_N14; Fanout = 2; COMB Node = 'SJTL:inst\|ysq:inst\|Add12~11'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { SJTL:inst|ysq:inst|Add12~9 SJTL:inst|ysq:inst|Add12~11 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.640 ns SJTL:inst\|ysq:inst\|Add12~12 9 COMB LCCOMB_X18_Y8_N16 1 " "Info: 9: + IC(0.000 ns) + CELL(0.506 ns) = 5.640 ns; Loc. = LCCOMB_X18_Y8_N16; Fanout = 1; COMB Node = 'SJTL:inst\|ysq:inst\|Add12~12'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { SJTL:inst|ysq:inst|Add12~11 SJTL:inst|ysq:inst|Add12~12 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.624 ns) 6.937 ns SJTL:inst\|ysq:inst\|bus_Reg\[6\]~115 10 COMB LCCOMB_X19_Y8_N22 1 " "Info: 10: + IC(0.673 ns) + CELL(0.624 ns) = 6.937 ns; Loc. = LCCOMB_X19_Y8_N22; Fanout = 1; COMB Node = 'SJTL:inst\|ysq:inst\|bus_Reg\[6\]~115'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { SJTL:inst|ysq:inst|Add12~12 SJTL:inst|ysq:inst|bus_Reg[6]~115 } "NODE_NAME" } } { "../ysq/ysq.vhd" "" { Text "E:/quartus sy/ysq/ysq.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.624 ns) 7.927 ns SJTL:inst\|ysq:inst\|bus_Reg\[6\]~73 11 COMB LCCOMB_X19_Y8_N16 1 " "Info: 11: + IC(0.366 ns) + CELL(0.624 ns) = 7.927 ns; Loc. = LCCOMB_X19_Y8_N16; Fanout = 1; COMB Node = 'SJTL:inst\|ysq:inst\|bus_Reg\[6\]~73'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.990 ns" { SJTL:inst|ysq:inst|bus_Reg[6]~115 SJTL:inst|ysq:inst|bus_Reg[6]~73 } "NODE_NAME" } } { "../ysq/ysq.vhd" "" { Text "E:/quartus sy/ysq/ysq.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.206 ns) 8.785 ns SJTL:inst\|ysq:inst\|bus_Reg\[6\]~74 12 COMB LCCOMB_X20_Y8_N26 4 " "Info: 12: + IC(0.652 ns) + CELL(0.206 ns) = 8.785 ns; Loc. = LCCOMB_X20_Y8_N26; Fanout = 4; COMB Node = 'SJTL:inst\|ysq:inst\|bus_Reg\[6\]~74'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.858 ns" { SJTL:inst|ysq:inst|bus_Reg[6]~73 SJTL:inst|ysq:inst|bus_Reg[6]~74 } "NODE_NAME" } } { "../ysq/ysq.vhd" "" { Text "E:/quartus sy/ysq/ysq.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.487 ns) + CELL(0.624 ns) 10.896 ns SJTL:inst\|ysq:inst\|d\[6\]~43 13 COMB LCCOMB_X20_Y8_N14 1 " "Info: 13: + IC(1.487 ns) + CELL(0.624 ns) = 10.896 ns; Loc. = LCCOMB_X20_Y8_N14; Fanout = 1; COMB Node = 'SJTL:inst\|ysq:inst\|d\[6\]~43'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.111 ns" { SJTL:inst|ysq:inst|bus_Reg[6]~74 SJTL:inst|ysq:inst|d[6]~43 } "NODE_NAME" } } { "../ysq/ysq.vhd" "" { Text "E:/quartus sy/ysq/ysq.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.734 ns) + CELL(3.236 ns) 15.866 ns BUS\[6\] 14 PIN PIN_119 0 " "Info: 14: + IC(1.734 ns) + CELL(3.236 ns) = 15.866 ns; Loc. = PIN_119; Fanout = 0; PIN Node = 'BUS\[6\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.970 ns" { SJTL:inst|ysq:inst|d[6]~43 BUS[6] } "NODE_NAME" } } { "MC.bdf" "" { Schematic "E:/quartus sy/MC/MC.bdf" { { 576 854 1030 592 "BUS\[7..0\]" "" } { 208 440 512 224 "BUS\[7\]" "" } { 224 440 512 240 "BUS\[6\]" "" } { 240 440 512 256 "BUS\[5\]" "" } { 568 768 854 584 "BUS\[7..0\]" "" } { 352 1008 1066 368 "BUS\[7..0\]" "" } { 400 1080 1138 416 "BUS\[7..4\]" "" } { 416 1072 1130 432 "BUS\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.991 ns ( 50.37 % ) " "Info: Total cell delay = 7.991 ns ( 50.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.875 ns ( 49.63 % ) " "Info: Total interconnect delay = 7.875 ns ( 49.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.866 ns" { SJTL:inst|ysq:inst|dr1[0] SJTL:inst|ysq:inst|Add13~1 SJTL:inst|ysq:inst|Add13~3 SJTL:inst|ysq:inst|Add13~4 SJTL:inst|ysq:inst|Add12~5 SJTL:inst|ysq:inst|Add12~7 SJTL:inst|ysq:inst|Add12~9 SJTL:inst|ysq:inst|Add12~11 SJTL:inst|ysq:inst|Add12~12 SJTL:inst|ysq:inst|bus_Reg[6]~115 SJTL:inst|ysq:inst|bus_Reg[6]~73 SJTL:inst|ysq:inst|bus_Reg[6]~74 SJTL:inst|ysq:inst|d[6]~43 BUS[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "15.866 ns" { SJTL:inst|ysq:inst|dr1[0] {} SJTL:inst|ysq:inst|Add13~1 {} SJTL:inst|ysq:inst|Add13~3 {} SJTL:inst|ysq:inst|Add13~4 {} SJTL:inst|ysq:inst|Add12~5 {} SJTL:inst|ysq:inst|Add12~7 {} SJTL:inst|ysq:inst|Add12~9 {} SJTL:inst|ysq:inst|Add12~11 {} SJTL:inst|ysq:inst|Add12~12 {} SJTL:inst|ysq:inst|bus_Reg[6]~115 {} SJTL:inst|ysq:inst|bus_Reg[6]~73 {} SJTL:inst|ysq:inst|bus_Reg[6]~74 {} SJTL:inst|ysq:inst|d[6]~43 {} BUS[6] {} } { 0.000ns 1.160ns 0.000ns 0.000ns 1.803ns 0.000ns 0.000ns 0.000ns 0.000ns 0.673ns 0.366ns 0.652ns 1.487ns 1.734ns } { 0.000ns 0.621ns 0.086ns 0.506ns 0.596ns 0.086ns 0.086ns 0.190ns 0.506ns 0.624ns 0.624ns 0.206ns 0.624ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.871 ns" { CLK KZQ:inst1|sxdl:inst9|fstate.st3 KZQ:inst1|sxdl:inst9|t3 KZQ:inst1|sxdl:inst9|t3~clkctrl SJTL:inst|ysq:inst|dr1[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.871 ns" { CLK {} CLK~combout {} KZQ:inst1|sxdl:inst9|fstate.st3 {} KZQ:inst1|sxdl:inst9|t3 {} KZQ:inst1|sxdl:inst9|t3~clkctrl {} SJTL:inst|ysq:inst|dr1[0] {} } { 0.000ns 0.000ns 2.073ns 0.463ns 4.462ns 0.828ns } { 0.000ns 1.090ns 0.970ns 0.319ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.866 ns" { SJTL:inst|ysq:inst|dr1[0] SJTL:inst|ysq:inst|Add13~1 SJTL:inst|ysq:inst|Add13~3 SJTL:inst|ysq:inst|Add13~4 SJTL:inst|ysq:inst|Add12~5 SJTL:inst|ysq:inst|Add12~7 SJTL:inst|ysq:inst|Add12~9 SJTL:inst|ysq:inst|Add12~11 SJTL:inst|ysq:inst|Add12~12 SJTL:inst|ysq:inst|bus_Reg[6]~115 SJTL:inst|ysq:inst|bus_Reg[6]~73 SJTL:inst|ysq:inst|bus_Reg[6]~74 SJTL:inst|ysq:inst|d[6]~43 BUS[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "15.866 ns" { SJTL:inst|ysq:inst|dr1[0] {} SJTL:inst|ysq:inst|Add13~1 {} SJTL:inst|ysq:inst|Add13~3 {} SJTL:inst|ysq:inst|Add13~4 {} SJTL:inst|ysq:inst|Add12~5 {} SJTL:inst|ysq:inst|Add12~7 {} SJTL:inst|ysq:inst|Add12~9 {} SJTL:inst|ysq:inst|Add12~11 {} SJTL:inst|ysq:inst|Add12~12 {} SJTL:inst|ysq:inst|bus_Reg[6]~115 {} SJTL:inst|ysq:inst|bus_Reg[6]~73 {} SJTL:inst|ysq:inst|bus_Reg[6]~74 {} SJTL:inst|ysq:inst|d[6]~43 {} BUS[6] {} } { 0.000ns 1.160ns 0.000ns 0.000ns 1.803ns 0.000ns 0.000ns 0.000ns 0.000ns 0.673ns 0.366ns 0.652ns 1.487ns 1.734ns } { 0.000ns 0.621ns 0.086ns 0.506ns 0.596ns 0.086ns 0.086ns 0.190ns 0.506ns 0.624ns 0.624ns 0.206ns 0.624ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "BUS\[3\] OUT\[6\] 18.476 ns Longest " "Info: Longest tpd from source pin \"BUS\[3\]\" to destination pin \"OUT\[6\]\" is 18.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns BUS\[3\] 1 PIN PIN_81 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_81; Fanout = 1; PIN Node = 'BUS\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUS[3] } "NODE_NAME" } } { "MC.bdf" "" { Schematic "E:/quartus sy/MC/MC.bdf" { { 576 854 1030 592 "BUS\[7..0\]" "" } { 208 440 512 224 "BUS\[7\]" "" } { 224 440 512 240 "BUS\[6\]" "" } { 240 440 512 256 "BUS\[5\]" "" } { 568 768 854 584 "BUS\[7..0\]" "" } { 352 1008 1066 368 "BUS\[7..0\]" "" } { 400 1080 1138 416 "BUS\[7..4\]" "" } { 416 1072 1130 432 "BUS\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns BUS~4 2 COMB IOC_X28_Y5_N1 4 " "Info: 2: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = IOC_X28_Y5_N1; Fanout = 4; COMB Node = 'BUS~4'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { BUS[3] BUS~4 } "NODE_NAME" } } { "MC.bdf" "" { Schematic "E:/quartus sy/MC/MC.bdf" { { 576 854 1030 592 "BUS\[7..0\]" "" } { 208 440 512 224 "BUS\[7\]" "" } { 224 440 512 240 "BUS\[6\]" "" } { 240 440 512 256 "BUS\[5\]" "" } { 568 768 854 584 "BUS\[7..0\]" "" } { 352 1008 1066 368 "BUS\[7..0\]" "" } { 400 1080 1138 416 "BUS\[7..4\]" "" } { 416 1072 1130 432 "BUS\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.196 ns) + CELL(0.206 ns) 7.347 ns xianshi1:inst3\|mux4_8_1:inst3\|dout\[3\]~35 3 COMB LCCOMB_X18_Y6_N0 1 " "Info: 3: + IC(6.196 ns) + CELL(0.206 ns) = 7.347 ns; Loc. = LCCOMB_X18_Y6_N0; Fanout = 1; COMB Node = 'xianshi1:inst3\|mux4_8_1:inst3\|dout\[3\]~35'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.402 ns" { BUS~4 xianshi1:inst3|mux4_8_1:inst3|dout[3]~35 } "NODE_NAME" } } { "mux4_8_1.vhd" "" { Text "E:/quartus sy/MC/mux4_8_1.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.379 ns) + CELL(0.624 ns) 10.350 ns xianshi1:inst3\|mux4_8_1:inst3\|dout\[3\]~36 4 COMB LCCOMB_X18_Y6_N18 1 " "Info: 4: + IC(2.379 ns) + CELL(0.624 ns) = 10.350 ns; Loc. = LCCOMB_X18_Y6_N18; Fanout = 1; COMB Node = 'xianshi1:inst3\|mux4_8_1:inst3\|dout\[3\]~36'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.003 ns" { xianshi1:inst3|mux4_8_1:inst3|dout[3]~35 xianshi1:inst3|mux4_8_1:inst3|dout[3]~36 } "NODE_NAME" } } { "mux4_8_1.vhd" "" { Text "E:/quartus sy/MC/mux4_8_1.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 10.923 ns xianshi1:inst3\|mux4_8_1:inst3\|dout\[3\]~39 5 COMB LCCOMB_X18_Y6_N10 7 " "Info: 5: + IC(0.367 ns) + CELL(0.206 ns) = 10.923 ns; Loc. = LCCOMB_X18_Y6_N10; Fanout = 7; COMB Node = 'xianshi1:inst3\|mux4_8_1:inst3\|dout\[3\]~39'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { xianshi1:inst3|mux4_8_1:inst3|dout[3]~36 xianshi1:inst3|mux4_8_1:inst3|dout[3]~39 } "NODE_NAME" } } { "mux4_8_1.vhd" "" { Text "E:/quartus sy/MC/mux4_8_1.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.265 ns) + CELL(0.370 ns) 13.558 ns xianshi1:inst3\|new_yima:inst2\|dx\[6\]~100 6 COMB LCCOMB_X8_Y8_N0 1 " "Info: 6: + IC(2.265 ns) + CELL(0.370 ns) = 13.558 ns; Loc. = LCCOMB_X8_Y8_N0; Fanout = 1; COMB Node = 'xianshi1:inst3\|new_yima:inst2\|dx\[6\]~100'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { xianshi1:inst3|mux4_8_1:inst3|dout[3]~39 xianshi1:inst3|new_yima:inst2|dx[6]~100 } "NODE_NAME" } } { "new_yima.vhd" "" { Text "E:/quartus sy/MC/new_yima.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.682 ns) + CELL(3.236 ns) 18.476 ns OUT\[6\] 7 PIN PIN_48 0 " "Info: 7: + IC(1.682 ns) + CELL(3.236 ns) = 18.476 ns; Loc. = PIN_48; Fanout = 0; PIN Node = 'OUT\[6\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.918 ns" { xianshi1:inst3|new_yima:inst2|dx[6]~100 OUT[6] } "NODE_NAME" } } { "MC.bdf" "" { Schematic "E:/quartus sy/MC/MC.bdf" { { 184 976 1152 200 "OUT\[6..0\]" "" } { 368 1296 1360 384 "OUT\[6..0\]" "" } { 176 912 976 192 "OUT\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.587 ns ( 30.24 % ) " "Info: Total cell delay = 5.587 ns ( 30.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.889 ns ( 69.76 % ) " "Info: Total interconnect delay = 12.889 ns ( 69.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "18.476 ns" { BUS[3] BUS~4 xianshi1:inst3|mux4_8_1:inst3|dout[3]~35 xianshi1:inst3|mux4_8_1:inst3|dout[3]~36 xianshi1:inst3|mux4_8_1:inst3|dout[3]~39 xianshi1:inst3|new_yima:inst2|dx[6]~100 OUT[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "18.476 ns" { BUS[3] {} BUS~4 {} xianshi1:inst3|mux4_8_1:inst3|dout[3]~35 {} xianshi1:inst3|mux4_8_1:inst3|dout[3]~36 {} xianshi1:inst3|mux4_8_1:inst3|dout[3]~39 {} xianshi1:inst3|new_yima:inst2|dx[6]~100 {} OUT[6] {} } { 0.000ns 0.000ns 6.196ns 2.379ns 0.367ns 2.265ns 1.682ns } { 0.000ns 0.945ns 0.206ns 0.624ns 0.206ns 0.370ns 3.236ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "SJTL:inst\|ysq:inst\|r5\[4\] INPUTD\[4\] CLK 7.795 ns register " "Info: th for register \"SJTL:inst\|ysq:inst\|r5\[4\]\" (data pin = \"INPUTD\[4\]\", clock pin = \"CLK\") is 7.795 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 10.868 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 10.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns CLK 1 CLK PIN_18 6 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 6; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MC.bdf" "" { Schematic "E:/quartus sy/MC/MC.bdf" { { 280 248 416 296 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.073 ns) + CELL(0.970 ns) 4.133 ns KZQ:inst1\|sxdl:inst9\|fstate.st3 2 REG LCFF_X27_Y7_N21 4 " "Info: 2: + IC(2.073 ns) + CELL(0.970 ns) = 4.133 ns; Loc. = LCFF_X27_Y7_N21; Fanout = 4; REG Node = 'KZQ:inst1\|sxdl:inst9\|fstate.st3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.043 ns" { CLK KZQ:inst1|sxdl:inst9|fstate.st3 } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.319 ns) 4.915 ns KZQ:inst1\|sxdl:inst9\|t3 3 COMB LCCOMB_X27_Y7_N14 3 " "Info: 3: + IC(0.463 ns) + CELL(0.319 ns) = 4.915 ns; Loc. = LCCOMB_X27_Y7_N14; Fanout = 3; COMB Node = 'KZQ:inst1\|sxdl:inst9\|t3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.782 ns" { KZQ:inst1|sxdl:inst9|fstate.st3 KZQ:inst1|sxdl:inst9|t3 } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.462 ns) + CELL(0.000 ns) 9.377 ns KZQ:inst1\|sxdl:inst9\|t3~clkctrl 4 COMB CLKCTRL_G5 40 " "Info: 4: + IC(4.462 ns) + CELL(0.000 ns) = 9.377 ns; Loc. = CLKCTRL_G5; Fanout = 40; COMB Node = 'KZQ:inst1\|sxdl:inst9\|t3~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.462 ns" { KZQ:inst1|sxdl:inst9|t3 KZQ:inst1|sxdl:inst9|t3~clkctrl } "NODE_NAME" } } { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.666 ns) 10.868 ns SJTL:inst\|ysq:inst\|r5\[4\] 5 REG LCFF_X18_Y7_N13 2 " "Info: 5: + IC(0.825 ns) + CELL(0.666 ns) = 10.868 ns; Loc. = LCFF_X18_Y7_N13; Fanout = 2; REG Node = 'SJTL:inst\|ysq:inst\|r5\[4\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { KZQ:inst1|sxdl:inst9|t3~clkctrl SJTL:inst|ysq:inst|r5[4] } "NODE_NAME" } } { "../ysq/ysq.vhd" "" { Text "E:/quartus sy/ysq/ysq.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.045 ns ( 28.02 % ) " "Info: Total cell delay = 3.045 ns ( 28.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.823 ns ( 71.98 % ) " "Info: Total interconnect delay = 7.823 ns ( 71.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.868 ns" { CLK KZQ:inst1|sxdl:inst9|fstate.st3 KZQ:inst1|sxdl:inst9|t3 KZQ:inst1|sxdl:inst9|t3~clkctrl SJTL:inst|ysq:inst|r5[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.868 ns" { CLK {} CLK~combout {} KZQ:inst1|sxdl:inst9|fstate.st3 {} KZQ:inst1|sxdl:inst9|t3 {} KZQ:inst1|sxdl:inst9|t3~clkctrl {} SJTL:inst|ysq:inst|r5[4] {} } { 0.000ns 0.000ns 2.073ns 0.463ns 4.462ns 0.825ns } { 0.000ns 1.090ns 0.970ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../ysq/ysq.vhd" "" { Text "E:/quartus sy/ysq/ysq.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.379 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.379 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns INPUTD\[4\] 1 PIN PIN_89 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 2; PIN Node = 'INPUTD\[4\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUTD[4] } "NODE_NAME" } } { "MC.bdf" "" { Schematic "E:/quartus sy/MC/MC.bdf" { { 360 240 408 376 "INPUTD\[7..0\]" "" } { 464 728 816 480 "INPUTD\[7..0\]" "" } { 352 408 485 368 "INPUTD\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.511 ns) + CELL(0.650 ns) 3.271 ns SJTL:inst\|ysq:inst\|bus_Reg\[4\]~93 2 COMB LCCOMB_X18_Y7_N12 4 " "Info: 2: + IC(1.511 ns) + CELL(0.650 ns) = 3.271 ns; Loc. = LCCOMB_X18_Y7_N12; Fanout = 4; COMB Node = 'SJTL:inst\|ysq:inst\|bus_Reg\[4\]~93'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.161 ns" { INPUTD[4] SJTL:inst|ysq:inst|bus_Reg[4]~93 } "NODE_NAME" } } { "../ysq/ysq.vhd" "" { Text "E:/quartus sy/ysq/ysq.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.379 ns SJTL:inst\|ysq:inst\|r5\[4\] 3 REG LCFF_X18_Y7_N13 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.379 ns; Loc. = LCFF_X18_Y7_N13; Fanout = 2; REG Node = 'SJTL:inst\|ysq:inst\|r5\[4\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { SJTL:inst|ysq:inst|bus_Reg[4]~93 SJTL:inst|ysq:inst|r5[4] } "NODE_NAME" } } { "../ysq/ysq.vhd" "" { Text "E:/quartus sy/ysq/ysq.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.868 ns ( 55.28 % ) " "Info: Total cell delay = 1.868 ns ( 55.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.511 ns ( 44.72 % ) " "Info: Total interconnect delay = 1.511 ns ( 44.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.379 ns" { INPUTD[4] SJTL:inst|ysq:inst|bus_Reg[4]~93 SJTL:inst|ysq:inst|r5[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.379 ns" { INPUTD[4] {} INPUTD[4]~combout {} SJTL:inst|ysq:inst|bus_Reg[4]~93 {} SJTL:inst|ysq:inst|r5[4] {} } { 0.000ns 0.000ns 1.511ns 0.000ns } { 0.000ns 1.110ns 0.650ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.868 ns" { CLK KZQ:inst1|sxdl:inst9|fstate.st3 KZQ:inst1|sxdl:inst9|t3 KZQ:inst1|sxdl:inst9|t3~clkctrl SJTL:inst|ysq:inst|r5[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.868 ns" { CLK {} CLK~combout {} KZQ:inst1|sxdl:inst9|fstate.st3 {} KZQ:inst1|sxdl:inst9|t3 {} KZQ:inst1|sxdl:inst9|t3~clkctrl {} SJTL:inst|ysq:inst|r5[4] {} } { 0.000ns 0.000ns 2.073ns 0.463ns 4.462ns 0.825ns } { 0.000ns 1.090ns 0.970ns 0.319ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.379 ns" { INPUTD[4] SJTL:inst|ysq:inst|bus_Reg[4]~93 SJTL:inst|ysq:inst|r5[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.379 ns" { INPUTD[4] {} INPUTD[4]~combout {} SJTL:inst|ysq:inst|bus_Reg[4]~93 {} SJTL:inst|ysq:inst|r5[4] {} } { 0.000ns 0.000ns 1.511ns 0.000ns } { 0.000ns 1.110ns 0.650ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 9 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "199 " "Info: Peak virtual memory: 199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 02 09:52:39 2021 " "Info: Processing ended: Fri Apr 02 09:52:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
