\hypertarget{namespaceinterleaved__addr__gen}{}\doxysection{interleaved\+\_\+addr\+\_\+gen Namespace Reference}
\label{namespaceinterleaved__addr__gen}\index{interleaved\_addr\_gen@{interleaved\_addr\_gen}}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
{\footnotesize template$<$bool DRAM$>$ }\\uint32\+\_\+t \mbox{\hyperlink{namespaceinterleaved__addr__gen_a4018be9d6302207fdc0dac085663e184}{get\+\_\+bank\+\_\+offset\+\_\+index}} (uint32\+\_\+t id)
\item 
{\footnotesize template$<$bool DRAM$>$ }\\uint32\+\_\+t \mbox{\hyperlink{namespaceinterleaved__addr__gen_a63194c761e19c2a9d096f91c9e9be63c}{get\+\_\+bank\+\_\+index}} (uint32\+\_\+t id, uint32\+\_\+t bank\+\_\+offset\+\_\+index)
\item 
{\footnotesize template$<$bool DRAM$>$ }\\uint32\+\_\+t \mbox{\hyperlink{namespaceinterleaved__addr__gen_a5a9ecce3a6a35846d19425e4b193d37e}{get\+\_\+noc\+\_\+xy}} (uint32\+\_\+t bank\+\_\+index, uint8\+\_\+t noc=\mbox{\hyperlink{dataflow__api_8h_a58bc3a01e945dbd421fce21906e94441}{noc\+\_\+index}})
\item 
{\footnotesize template$<$bool DRAM$>$ }\\uint32\+\_\+t \mbox{\hyperlink{namespaceinterleaved__addr__gen_a593eecf4e9f53608d0c5c82e54b36b03}{get\+\_\+bank\+\_\+offset}} (uint32\+\_\+t bank\+\_\+index)
\end{DoxyCompactItemize}


\doxysubsection{Function Documentation}
\mbox{\Hypertarget{namespaceinterleaved__addr__gen_a63194c761e19c2a9d096f91c9e9be63c}\label{namespaceinterleaved__addr__gen_a63194c761e19c2a9d096f91c9e9be63c}} 
\index{interleaved\_addr\_gen@{interleaved\_addr\_gen}!get\_bank\_index@{get\_bank\_index}}
\index{get\_bank\_index@{get\_bank\_index}!interleaved\_addr\_gen@{interleaved\_addr\_gen}}
\doxysubsubsection{\texorpdfstring{get\_bank\_index()}{get\_bank\_index()}}
{\footnotesize\ttfamily template$<$bool DRAM$>$ \\
uint32\+\_\+t interleaved\+\_\+addr\+\_\+gen\+::get\+\_\+bank\+\_\+index (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{id,  }\item[{uint32\+\_\+t}]{bank\+\_\+offset\+\_\+index }\end{DoxyParamCaption})}

\mbox{\Hypertarget{namespaceinterleaved__addr__gen_a593eecf4e9f53608d0c5c82e54b36b03}\label{namespaceinterleaved__addr__gen_a593eecf4e9f53608d0c5c82e54b36b03}} 
\index{interleaved\_addr\_gen@{interleaved\_addr\_gen}!get\_bank\_offset@{get\_bank\_offset}}
\index{get\_bank\_offset@{get\_bank\_offset}!interleaved\_addr\_gen@{interleaved\_addr\_gen}}
\doxysubsubsection{\texorpdfstring{get\_bank\_offset()}{get\_bank\_offset()}}
{\footnotesize\ttfamily template$<$bool DRAM$>$ \\
uint32\+\_\+t interleaved\+\_\+addr\+\_\+gen\+::get\+\_\+bank\+\_\+offset (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{bank\+\_\+index }\end{DoxyParamCaption})}

\mbox{\Hypertarget{namespaceinterleaved__addr__gen_a4018be9d6302207fdc0dac085663e184}\label{namespaceinterleaved__addr__gen_a4018be9d6302207fdc0dac085663e184}} 
\index{interleaved\_addr\_gen@{interleaved\_addr\_gen}!get\_bank\_offset\_index@{get\_bank\_offset\_index}}
\index{get\_bank\_offset\_index@{get\_bank\_offset\_index}!interleaved\_addr\_gen@{interleaved\_addr\_gen}}
\doxysubsubsection{\texorpdfstring{get\_bank\_offset\_index()}{get\_bank\_offset\_index()}}
{\footnotesize\ttfamily template$<$bool DRAM$>$ \\
uint32\+\_\+t interleaved\+\_\+addr\+\_\+gen\+::get\+\_\+bank\+\_\+offset\+\_\+index (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{id }\end{DoxyParamCaption})}

\mbox{\Hypertarget{namespaceinterleaved__addr__gen_a5a9ecce3a6a35846d19425e4b193d37e}\label{namespaceinterleaved__addr__gen_a5a9ecce3a6a35846d19425e4b193d37e}} 
\index{interleaved\_addr\_gen@{interleaved\_addr\_gen}!get\_noc\_xy@{get\_noc\_xy}}
\index{get\_noc\_xy@{get\_noc\_xy}!interleaved\_addr\_gen@{interleaved\_addr\_gen}}
\doxysubsubsection{\texorpdfstring{get\_noc\_xy()}{get\_noc\_xy()}}
{\footnotesize\ttfamily template$<$bool DRAM$>$ \\
uint32\+\_\+t interleaved\+\_\+addr\+\_\+gen\+::get\+\_\+noc\+\_\+xy (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{bank\+\_\+index,  }\item[{uint8\+\_\+t}]{noc = {\ttfamily \mbox{\hyperlink{dataflow__api_8h_a58bc3a01e945dbd421fce21906e94441}{noc\+\_\+index}}} }\end{DoxyParamCaption})}

