#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Jul  4 08:43:58 2023
# Process ID: 15900
# Current directory: C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/experimento4/experimento4.runs/synth_1
# Command line: vivado.exe -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/experimento4/experimento4.runs/synth_1/main.vds
# Journal file: C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/experimento4/experimento4.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23412 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 332.461 ; gain = 100.395
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/experimento4/experimento4.srcs/sources_1/new/main.vhd:11]
INFO: [Synth 8-3491] module 'clk_divider' declared at 'C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/experimento4/experimento4.srcs/sources_1/new/clk_divider.vhd:4' bound to instance 'clk_1s' of component 'clk_divider' [C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/experimento4/experimento4.srcs/sources_1/new/main.vhd:30]
INFO: [Synth 8-638] synthesizing module 'clk_divider' [C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/experimento4/experimento4.srcs/sources_1/new/clk_divider.vhd:9]
WARNING: [Synth 8-614] signal 'c' is read in the process but is not in the sensitivity list [C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/experimento4/experimento4.srcs/sources_1/new/clk_divider.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (1#1) [C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/experimento4/experimento4.srcs/sources_1/new/clk_divider.vhd:9]
INFO: [Synth 8-3491] module 'flip_flop_D' declared at 'C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/experimento4/experimento4.srcs/sources_1/new/flip_flop_D.vhd:4' bound to instance 'ff0' of component 'flip_flop_D' [C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/experimento4/experimento4.srcs/sources_1/new/main.vhd:33]
INFO: [Synth 8-638] synthesizing module 'flip_flop_D' [C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/experimento4/experimento4.srcs/sources_1/new/flip_flop_D.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'flip_flop_D' (2#1) [C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/experimento4/experimento4.srcs/sources_1/new/flip_flop_D.vhd:11]
INFO: [Synth 8-3491] module 'flip_flop_D' declared at 'C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/experimento4/experimento4.srcs/sources_1/new/flip_flop_D.vhd:4' bound to instance 'ff1' of component 'flip_flop_D' [C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/experimento4/experimento4.srcs/sources_1/new/main.vhd:38]
INFO: [Synth 8-3491] module 'flip_flop_D' declared at 'C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/experimento4/experimento4.srcs/sources_1/new/flip_flop_D.vhd:4' bound to instance 'ff2' of component 'flip_flop_D' [C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/experimento4/experimento4.srcs/sources_1/new/main.vhd:43]
INFO: [Synth 8-3491] module 'flip_flop_D' declared at 'C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/experimento4/experimento4.srcs/sources_1/new/flip_flop_D.vhd:4' bound to instance 'ff3' of component 'flip_flop_D' [C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/experimento4/experimento4.srcs/sources_1/new/main.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'main' (3#1) [C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/experimento4/experimento4.srcs/sources_1/new/main.vhd:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 384.094 ; gain = 152.027
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 384.094 ; gain = 152.027
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/experimento4/experimento4.srcs/constrs_1/imports/new/Basys3.xdc]
Finished Parsing XDC File [C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/experimento4/experimento4.srcs/constrs_1/imports/new/Basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/experimento4/experimento4.srcs/constrs_1/imports/new/Basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 715.852 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 715.852 ; gain = 483.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 715.852 ; gain = 483.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 715.852 ; gain = 483.785
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "c" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 715.852 ; gain = 483.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module flip_flop_D 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clk_1s/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_1s/c" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 715.852 ; gain = 483.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 715.852 ; gain = 483.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 728.016 ; gain = 495.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 728.844 ; gain = 496.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 728.844 ; gain = 496.777
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 728.844 ; gain = 496.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 728.844 ; gain = 496.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 728.844 ; gain = 496.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 728.844 ; gain = 496.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 728.844 ; gain = 496.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     2|
|4     |LUT4   |     5|
|5     |LUT5   |     5|
|6     |FDCE   |     4|
|7     |FDRE   |    33|
|8     |IBUF   |     6|
|9     |OBUF   |     4|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |    68|
|2     |  clk_1s |clk_divider   |    52|
|3     |  ff0    |flip_flop_D   |     1|
|4     |  ff1    |flip_flop_D_0 |     1|
|5     |  ff2    |flip_flop_D_1 |     1|
|6     |  ff3    |flip_flop_D_2 |     2|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 728.844 ; gain = 496.777
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 728.844 ; gain = 165.020
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 728.844 ; gain = 496.777
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 728.844 ; gain = 503.578
INFO: [Common 17-1381] The checkpoint 'C:/Users/felip/OneDrive/rea de Trabalho/UNB/3 Semestre/TEDVHDL/experimento4/experimento4.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 728.844 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jul  4 08:44:39 2023...
