// Seed: 3776531497
`define pp_6 0
`endcelldefine
`define pp_7 0
`define pp_8 0
`define pp_9 0
`timescale 1ps / 1ps
`define pp_10 0
`define pp_11 0
`define pp_12 0
parameter id_2 = id_5;
`timescale 1ps / 1 ps
`define pp_13 0
`define pp_14 0
module module_0 (
    output logic id_0,
    output id_1
    , id_6,
    output reg id_2,
    input id_3,
    input logic id_4,
    input logic id_5
);
  logic id_7;
  always @(1) begin
    id_1[1 : 1'b0] = id_5;
    id_6 <= 1'b0;
    id_2 <= 1;
  end
endmodule
