module wideexpr_00764(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = s5;
  assign y1 = (ctrl[0]?$signed(1'sb1):(ctrl[2]?+((ctrl[5]?$signed((3'sb111)&(-($signed({s6,6'b110000})))):3'sb001)):(ctrl[6]?$signed((3'sb010)>>>({1{((5'sb01101)+((1'sb0)^(s3)))==(1'sb0)}})):6'sb001101)));
  assign y2 = {{4'sb0010,((s0)<<<((+(-(1'sb0)))!=(+(2'b00))))>>(($signed(s2))-((s7)<<(-(1'sb0)))),(ctrl[1]?u1:(({4{+(s7)}})&(((1'sb0)-(4'b0100))>>((5'sb00000)<<(s6))))<<((4'sb0000)<=((ctrl[2]?5'sb11100:s7))))},(ctrl[6]?-((-($signed((4'b1110)<=(6'sb011111))))>>>($unsigned({{s4,4'b1011,s2,5'b00000}}))):(ctrl[6]?~(&(+($unsigned(6'sb111111)))):(((ctrl[3]?(s4)&(u3):(5'sb00111)>>(3'sb110)))>>>(s1))-({((s3)-(4'sb1000))<<((u1)!=(s6)),((s6)<<<(2'sb11))>>>((s7)-(4'sb1100)),$signed((u7)|(u4))})))};
  assign y3 = s2;
  assign y4 = (s1)>>>(s5);
  assign y5 = $signed((((ctrl[3]?($signed((s7)<<(s7)))>>(s4):($signed(s2))>>({(ctrl[4]?6'sb000110:1'sb1)})))<<<(-(($signed({3{s4}}))<<<(((6'sb001100)^(3'sb101))<<((s4)>>(2'sb11))))))>=(-(6'b100010)));
  assign y6 = s0;
  assign y7 = (!(((ctrl[6]?(1'sb1)<<(u4):1'sb1))>>($signed(($signed(3'sb100))>(((s4)>>(s6))&({1{6'b000001}}))))))>({2{((ctrl[3]?((ctrl[4]?(ctrl[1]?4'sb1100:4'sb1000):(1'sb1)<<<(s6)))<<(u1):+($signed($signed(s5)))))>>(-((s4)<<(2'b01)))}});
endmodule
