Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Dec 17 20:07:31 2021
| Host         : ALI-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TopLevelModule_control_sets_placed.rpt
| Design       : TopLevelModule
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    84 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     2 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |           12 |
| No           | No                    | Yes                    |              47 |           12 |
| No           | Yes                   | No                     |              53 |           15 |
| Yes          | No                    | No                     |              27 |           17 |
| Yes          | No                    | Yes                    |              15 |            4 |
| Yes          | Yes                   | No                     |              52 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------+---------------------------+------------------+----------------+--------------+
|  Clock Signal  |    Enable Signal    |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------+---------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | kb/TRIGGER          |                           |                1 |              1 |         1.00 |
|  clk_d_BUFG    | h/E[0]              |                           |                1 |              1 |         1.00 |
|  c/red0        |                     |                           |                3 |              4 |         1.33 |
|  c/red0        |                     | pixel/red017_out          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | kb/COUNT            | kb/COUNT[3]_i_1_n_0       |                1 |              4 |         4.00 |
|  clk_d_BUFG    |                     |                           |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG |                     | kb/CODEWORD[7]_i_1_n_0    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG |                     | kb/DOWNCOUNTER[7]_i_1_n_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG |                     |                           |                6 |              9 |         1.50 |
|  clk_d_BUFG    | h/E[0]              | v/v_count[9]_i_1_n_0      |                4 |              9 |         2.25 |
|  clk_d_BUFG    | mov/counter0        | mov/pipe1_x[9]_i_1_n_0    |                3 |              9 |         3.00 |
|  clk_d_BUFG    | mov/counter0        | mov/pipe2_x[9]_i_1_n_0    |                4 |              9 |         2.25 |
|  clk_d_BUFG    | mov/counter0        | mov/pipe3_x[9]_i_1_n_0    |                4 |              9 |         2.25 |
|  clk_d_BUFG    |                     | h/clear                   |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG | kb/read5_out        |                           |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG | kb/TRIGGER          | kb/count_reading          |                3 |             12 |         4.00 |
|  clk_d_BUFG    | mov/counter0        |                           |               12 |             14 |         1.17 |
|  clk_IBUF_BUFG | s/one_second_enable | mov/reset2                |                4 |             15 |         3.75 |
|  clk_d_BUFG    |                     | mov/counter0              |                6 |             23 |         3.83 |
|  clk_IBUF_BUFG |                     | mov/reset2                |               12 |             47 |         3.92 |
+----------------+---------------------+---------------------------+------------------+----------------+--------------+


