#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri May 27 19:30:38 2016
# Process ID: 2788
# Log file: C:/Users/pc/Desktop/git/verilog/my/my_project/vivado.log
# Journal file: C:/Users/pc/Desktop/git/verilog/my/my_project\vivado.jou
#-----------------------------------------------------------
start_guioopen_project C:/Users/pc/Desktop/git/verilog/my/my_project/my_project.xprSScanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:01:41 . Memory (MB): peak = 498.871 ; gain = 64.383
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 27 19:36:58 2016...
t_fileset -simset]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'my_project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/git/verilog/my/my_project/my_project.sim/sim_1/behav'
"xvlog -m64 --relax -prj my_project_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/git/verilog/my/my_project/my_project.srcs/sources_1/new/my_project.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_project
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/git/verilog/my/my_project/my_project.srcs/sim_1/new/my_project_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_project_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/git/verilog/my/my_project/my_project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 510.820 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/git/verilog/my/my_project/my_project.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 9fdbe561d5df4d9bbd387083f7db30c1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot my_project_tb_behav xil_defaultlib.my_project_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.my_project
Compiling module xil_defaultlib.my_project_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot my_project_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/pc/Desktop/git/verilog/my/my_project/my_project.sim/sim_1/behav/xsim.dir/my_project_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:28 . Memory (MB): peak = 55.965 ; gain = 0.074

    while executing
"webtalk_transmit -clientid 2037479055 -regid "" -xml C:/Users/pc/Desktop/git/verilog/my/my_project/my_project.sim/sim_1/behav/xsim.dir/my_project_tb_b..."
    (file "C:/Users/pc/Desktop/git/verilog/my/my_project/my_project.sim/sim_1/behav/xsim.dir/my_project_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Fri May 27 19:35:51 2016...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:17 . Memory (MB): peak = 510.820 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/git/verilog/my/my_project/my_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "my_project_tb_behav -key {Behavioral:sim_1:Functional:my_project_tb} -tclbatch {my_project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source my_project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 518.883 ; gain = 4.133
# run 100ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 518.883 ; gain = 8.063
INFO: [USF-XSim-96] XSim completed. Design snapshot 'my_project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:02:29 . Memory (MB): peak = 518.883 ; gain = 12.594
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:36 . Memory (MB): peak = 529.520 ; gain = 0.000
close_project
****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/pc/Desktop/git/verilog/my/my_project/my_project.hw/webtalk/labtool_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 55.813 ; gain = 0.031

    while executing
"webtalk_transmit -clientid 189841492 -regid "" -xml C:/Users/pc/Desktop/git/verilog/my/my_project/my_project.hw/webtalk/usage_statistics_ext_labtool.x..."
    (file "C:/Users/pc/Desktop/git/verilog/my/my_project/my_project.hw/webtalk/labtool_webtalk.tcl" line 26)
INFO: [Common 17-206] Exiting Webtalk at Fri May 27 19:41:00 2016...
close_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 540.383 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 27 19:41:29 2016...
