Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: CPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CPU.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CPU"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : CPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/ISE/ExcitedCPU/src/common.vhd" in Library work.
Architecture common of Entity common is up to date.
Compiling vhdl file "D:/ISE/ExcitedCPU/src/fredivider.vhd" in Library work.
Architecture behavioral of Entity fredivider is up to date.
Compiling vhdl file "D:/ISE/ExcitedCPU/src/pcmux.vhd" in Library work.
Architecture behave of Entity pcmux is up to date.
Compiling vhdl file "D:/ISE/ExcitedCPU/src/pc.vhd" in Library work.
Architecture behavioral of Entity pc is up to date.
Compiling vhdl file "D:/ISE/ExcitedCPU/src/ram2.vhd" in Library work.
Architecture behavioral of Entity ram2 is up to date.
Compiling vhdl file "D:/ISE/ExcitedCPU/src/pcwriteMux2.vhd" in Library work.
Architecture behave of Entity pcwritemux2 is up to date.
Compiling vhdl file "D:/ISE/ExcitedCPU/src/IF_ID_Register.vhd" in Library work.
Architecture behavioral of Entity if_id_register is up to date.
Compiling vhdl file "D:/ISE/ExcitedCPU/src/controller.vhd" in Library work.
Architecture behavioral of Entity controller is up to date.
Compiling vhdl file "D:/ISE/ExcitedCPU/src/registerfile.vhd" in Library work.
Architecture behavioral of Entity registerfile is up to date.
Compiling vhdl file "D:/ISE/ExcitedCPU/src/comparator.vhd" in Library work.
Architecture behavioral of Entity comparator is up to date.
Compiling vhdl file "D:/ISE/ExcitedCPU/src/ID_EXE_Register.vhd" in Library work.
Architecture behavioral of Entity id_exe_register is up to date.
Compiling vhdl file "D:/ISE/ExcitedCPU/src/alu.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "D:/ISE/ExcitedCPU/src/JumpAddrMux.vhd" in Library work.
Architecture behavioral of Entity jumpaddrmux is up to date.
Compiling vhdl file "D:/ISE/ExcitedCPU/src/EXE_MEM_Register.vhd" in Library work.
Architecture behavioral of Entity exe_mem_register is up to date.
Compiling vhdl file "D:/ISE/ExcitedCPU/src/ram1.vhd" in Library work.
Architecture behavior of Entity ram1 is up to date.
Compiling vhdl file "D:/ISE/ExcitedCPU/src/MEM_WB_Register.vhd" in Library work.
Architecture behavioral of Entity mem_wb_register is up to date.
Compiling vhdl file "D:/ISE/ExcitedCPU/src/Hazard.vhd" in Library work.
Architecture behavioral of Entity hazard is up to date.
Compiling vhdl file "D:/ISE/ExcitedCPU/src/ram12dataMux2.vhd" in Library work.
Architecture behavioral of Entity ram12datamux2 is up to date.
Compiling vhdl file "D:/ISE/ExcitedCPU/src/memtoregMux2.vhd" in Library work.
Architecture behave of Entity memtoregmux2 is up to date.
Compiling vhdl file "D:/ISE/ExcitedCPU/src/alubsrcMux2.vhd" in Library work.
Architecture behave of Entity alubsrcmux2 is up to date.
Compiling vhdl file "D:/ISE/ExcitedCPU/src/forwardEMux4.vhd" in Library work.
Architecture behave of Entity forwardemux4 is up to date.
Compiling vhdl file "D:/ISE/ExcitedCPU/src/forwardDMux2.vhd" in Library work.
Architecture behave of Entity forwarddmux2 is up to date.
Compiling vhdl file "D:/ISE/ExcitedCPU/src/CPU.vhd" in Library work.
Architecture behavioral of Entity cpu is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <CPU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fredivider> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <pcmux> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <pc> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ram2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <pcwriteMux2> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <IF_ID_Register> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <controller> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <registerfile> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <comparator> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <id_exe_register> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <alu> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <JumpAddrMux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <EXE_MEM_Register> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RAM1> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <MEM_WB_Register> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Hazard> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ram12dataMux2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <memtoregMux2> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <alubsrcMux2> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <forwardEMux4> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <forwardDMux2> in library <work> (architecture <behave>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <CPU> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "D:/ISE/ExcitedCPU/src/CPU.vhd" line 488: Unconnected output port 'debug_r0' of component 'registerfile'.
WARNING:Xst:753 - "D:/ISE/ExcitedCPU/src/CPU.vhd" line 488: Unconnected output port 'debug_r7' of component 'registerfile'.
WARNING:Xst:753 - "D:/ISE/ExcitedCPU/src/CPU.vhd" line 488: Unconnected output port 'debug_rT' of component 'registerfile'.
Entity <CPU> analyzed. Unit <CPU> generated.

Analyzing Entity <fredivider> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "D:/ISE/ExcitedCPU/src/fredivider.vhd" line 17: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <q>
Entity <fredivider> analyzed. Unit <fredivider> generated.

Analyzing Entity <pcmux> in library <work> (Architecture <behave>).
Entity <pcmux> analyzed. Unit <pcmux> generated.

Analyzing Entity <pc> in library <work> (Architecture <behavioral>).
Entity <pc> analyzed. Unit <pc> generated.

Analyzing Entity <ram2> in library <work> (Architecture <behavioral>).
Entity <ram2> analyzed. Unit <ram2> generated.

Analyzing Entity <pcwriteMux2> in library <work> (Architecture <behave>).
Entity <pcwriteMux2> analyzed. Unit <pcwriteMux2> generated.

Analyzing Entity <IF_ID_Register> in library <work> (Architecture <behavioral>).
Entity <IF_ID_Register> analyzed. Unit <IF_ID_Register> generated.

Analyzing Entity <controller> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <IMM_13> in unit <controller> has a constant value of 0000000000000 during circuit operation. The register is replaced by logic.
Entity <controller> analyzed. Unit <controller> generated.

Analyzing Entity <registerfile> in library <work> (Architecture <behavioral>).
Entity <registerfile> analyzed. Unit <registerfile> generated.

Analyzing Entity <comparator> in library <work> (Architecture <behavioral>).
Entity <comparator> analyzed. Unit <comparator> generated.

Analyzing Entity <id_exe_register> in library <work> (Architecture <behavioral>).
Entity <id_exe_register> analyzed. Unit <id_exe_register> generated.

Analyzing Entity <alu> in library <work> (Architecture <behavioral>).
Entity <alu> analyzed. Unit <alu> generated.

Analyzing Entity <JumpAddrMux> in library <work> (Architecture <behavioral>).
Entity <JumpAddrMux> analyzed. Unit <JumpAddrMux> generated.

Analyzing Entity <EXE_MEM_Register> in library <work> (Architecture <behavioral>).
Entity <EXE_MEM_Register> analyzed. Unit <EXE_MEM_Register> generated.

Analyzing Entity <RAM1> in library <work> (Architecture <behavior>).
WARNING:Xst:819 - "D:/ISE/ExcitedCPU/src/ram1.vhd" line 46: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <data_src>
INFO:Xst:2679 - Register <temp_data<15>> in unit <RAM1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <temp_data<14>> in unit <RAM1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <temp_data<13>> in unit <RAM1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <temp_data<12>> in unit <RAM1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <temp_data<11>> in unit <RAM1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <temp_data<10>> in unit <RAM1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <temp_data<9>> in unit <RAM1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <temp_data<8>> in unit <RAM1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <temp_data<7>> in unit <RAM1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <temp_data<6>> in unit <RAM1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <temp_data<5>> in unit <RAM1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <temp_data<4>> in unit <RAM1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <temp_data<3>> in unit <RAM1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <temp_data<2>> in unit <RAM1> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <RAM1> analyzed. Unit <RAM1> generated.

Analyzing Entity <MEM_WB_Register> in library <work> (Architecture <behavioral>).
Entity <MEM_WB_Register> analyzed. Unit <MEM_WB_Register> generated.

Analyzing Entity <Hazard> in library <work> (Architecture <behavioral>).
Entity <Hazard> analyzed. Unit <Hazard> generated.

Analyzing Entity <ram12dataMux2> in library <work> (Architecture <behavioral>).
Entity <ram12dataMux2> analyzed. Unit <ram12dataMux2> generated.

Analyzing Entity <memtoregMux2> in library <work> (Architecture <behave>).
Entity <memtoregMux2> analyzed. Unit <memtoregMux2> generated.

Analyzing Entity <alubsrcMux2> in library <work> (Architecture <behave>).
Entity <alubsrcMux2> analyzed. Unit <alubsrcMux2> generated.

Analyzing Entity <forwardEMux4> in library <work> (Architecture <behave>).
Entity <forwardEMux4> analyzed. Unit <forwardEMux4> generated.

Analyzing Entity <forwardDMux2> in library <work> (Architecture <behave>).
Entity <forwardDMux2> analyzed. Unit <forwardDMux2> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <fredivider>.
    Related source file is "D:/ISE/ExcitedCPU/src/fredivider.vhd".
    Found 1-bit register for signal <data<0>>.
    Found 1-bit register for signal <q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <fredivider> synthesized.


Synthesizing Unit <pcmux>.
    Related source file is "D:/ISE/ExcitedCPU/src/pcmux.vhd".
Unit <pcmux> synthesized.


Synthesizing Unit <pc>.
    Related source file is "D:/ISE/ExcitedCPU/src/pc.vhd".
WARNING:Xst:647 - Input <stay> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit adder for signal <pc_plus_one>.
    Found 16-bit register for signal <pc_register>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <pc> synthesized.


Synthesizing Unit <ram2>.
    Related source file is "D:/ISE/ExcitedCPU/src/ram2.vhd".
WARNING:Xst:737 - Found 16-bit latch for signal <RAM2_Addr>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 16-bit tristate buffer for signal <RAM2_Data>.
    Summary:
	inferred  16 Tristate(s).
Unit <ram2> synthesized.


Synthesizing Unit <pcwriteMux2>.
    Related source file is "D:/ISE/ExcitedCPU/src/pcwriteMux2.vhd".
Unit <pcwriteMux2> synthesized.


Synthesizing Unit <IF_ID_Register>.
    Related source file is "D:/ISE/ExcitedCPU/src/IF_ID_Register.vhd".
WARNING:Xst:1780 - Signal <start> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1799 - State 1111 is never reached in FSM <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 13                                             |
    | Inputs             | 1                                              |
    | Outputs            | 13                                             |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | flush                     (negative)           |
    | Reset              | rst                       (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit register for signal <OutInst>.
    Found 16-bit register for signal <OutPC>.
    Found 4-bit register for signal <int_code>.
    Found 16-bit register for signal <tem_pc>.
    Found 16-bit register for signal <tmp_inst>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  52 D-type flip-flop(s).
Unit <IF_ID_Register> synthesized.


Synthesizing Unit <controller>.
    Related source file is "D:/ISE/ExcitedCPU/src/controller.vhd".
WARNING:Xst:737 - Found 12-bit latch for signal <IMM_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <IMM_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 11-bit latch for signal <IMM_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 4-bit latch for signal <cs.RegWrite_Addr$mux0000> created at line 39. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 16-bit latch for signal <cs.Imm$mux0000> created at line 39. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 1-bit latch for signal <cs.ALU_B_Src$mux0000> created at line 39. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 3-bit latch for signal <cs.JumpType$mux0000> created at line 39. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 4-bit latch for signal <cs.ALU_Op$mux0000> created at line 39. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 1-bit latch for signal <cs.MemtoReg$mux0000> created at line 39. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 1-bit latch for signal <cs.RegWrite$mux0000> created at line 39. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 4-bit latch for signal <cs.REGF_B$mux0000> created at line 39. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 4-bit latch for signal <cs.REGF_A$mux0000> created at line 39. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 2-bit latch for signal <cs.MEMControl$mux0000> created at line 39. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 8-bit latch for signal <IMM_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
Unit <controller> synthesized.


Synthesizing Unit <registerfile>.
    Related source file is "D:/ISE/ExcitedCPU/src/registerfile.vhd".
    Found 16-bit 16-to-1 multiplexer for signal <REGF_OutA>.
    Found 16-bit 16-to-1 multiplexer for signal <REGF_OutB>.
    Found 256-bit register for signal <regs>.
INFO:Xst:738 - HDL ADVISOR - 256 flip-flops were inferred for signal <regs>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 240 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <registerfile> synthesized.


Synthesizing Unit <comparator>.
    Related source file is "D:/ISE/ExcitedCPU/src/comparator.vhd".
WARNING:Xst:647 - Input <RegA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <Jump>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
Unit <comparator> synthesized.


Synthesizing Unit <id_exe_register>.
    Related source file is "D:/ISE/ExcitedCPU/src/ID_EXE_Register.vhd".
    Found 1-bit register for signal <Out_RegWrite>.
    Found 1-bit register for signal <Out_Jump>.
    Found 1-bit register for signal <OUT_IS_SW>.
    Found 16-bit register for signal <Out_Imm>.
    Found 1-bit register for signal <Out_MemtoReg>.
    Found 4-bit register for signal <Out_ALU_Op>.
    Found 4-bit register for signal <Out_Rs>.
    Found 4-bit register for signal <Out_Rt>.
    Found 1-bit register for signal <Out_ALU_B_Src>.
    Found 16-bit register for signal <Out_ALU_A>.
    Found 16-bit register for signal <Out_ALU_B>.
    Found 3-bit register for signal <Out_JumpType>.
    Found 4-bit register for signal <Out_RegWriteAddr>.
    Found 2-bit register for signal <Out_RAM1_Control>.
    Summary:
	inferred  70 D-type flip-flop(s).
Unit <id_exe_register> synthesized.


Synthesizing Unit <alu>.
    Related source file is "D:/ISE/ExcitedCPU/src/alu.vhd".
    Found 17-bit subtractor for signal <tmp_res$sub0000> created at line 48.
    Found 16-bit comparator equal for signal <tmp_res_0$cmp_eq0009> created at line 51.
    Found 16-bit adder for signal <tmp_res_15_0$add0000> created at line 26.
    Found 16-bit shifter logical left for signal <tmp_res_15_0$shift0002> created at line 39.
    Found 16-bit shifter arithmetic right for signal <tmp_res_15_0$shift0003> created at line 45.
    Found 16-bit subtractor for signal <tmp_res_15_0$sub0000> created at line 28.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   2 Combinational logic shifter(s).
Unit <alu> synthesized.


Synthesizing Unit <JumpAddrMux>.
    Related source file is "D:/ISE/ExcitedCPU/src/JumpAddrMux.vhd".
Unit <JumpAddrMux> synthesized.


Synthesizing Unit <EXE_MEM_Register>.
    Related source file is "D:/ISE/ExcitedCPU/src/EXE_MEM_Register.vhd".
    Found 16-bit register for signal <Out_RAM1_InData>.
    Found 1-bit register for signal <Out_RegWrite>.
    Found 16-bit register for signal <Out_RAM1_Addr>.
    Found 16-bit register for signal <Out_ALUResult>.
    Found 1-bit register for signal <Out_MemtoReg>.
    Found 4-bit register for signal <Out_RegWriteAddr>.
    Found 2-bit register for signal <Out_RAM1_Control>.
    Summary:
	inferred  52 D-type flip-flop(s).
Unit <EXE_MEM_Register> synthesized.


Synthesizing Unit <RAM1>.
    Related source file is "D:/ISE/ExcitedCPU/src/ram1.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <temp_data_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <temp_data_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Using one-hot encoding for signal <data_src>.
WARNING:Xst:737 - Found 1-bit latch for signal <ram1_oe>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ram1_we>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <port_oe>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <port_we>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 16-bit tristate buffer for signal <mem_data>.
    Found 16-bit comparator greatequal for signal <data_src$cmp_ge0000> created at line 38.
    Found 16-bit comparator less for signal <data_src$cmp_lt0000> created at line 38.
    Summary:
	inferred   2 Comparator(s).
	inferred  16 Tristate(s).
Unit <RAM1> synthesized.


Synthesizing Unit <MEM_WB_Register>.
    Related source file is "D:/ISE/ExcitedCPU/src/MEM_WB_Register.vhd".
    Found 1-bit register for signal <Out_RegWrite>.
    Found 16-bit register for signal <Out_ALUResult>.
    Found 1-bit register for signal <Out_MemtoReg>.
    Found 16-bit register for signal <Out_MemData>.
    Found 4-bit register for signal <Out_RegWriteAddr>.
    Summary:
	inferred  34 D-type flip-flop(s).
Unit <MEM_WB_Register> synthesized.


Synthesizing Unit <Hazard>.
    Related source file is "D:/ISE/ExcitedCPU/src/Hazard.vhd".
    Found 4-bit comparator equal for signal <branchstall$cmp_eq0000> created at line 57.
    Found 4-bit comparator equal for signal <branchstall$cmp_eq0001> created at line 57.
    Found 4-bit comparator equal for signal <forwardaD$cmp_eq0000> created at line 29.
    Found 4-bit comparator equal for signal <forwardaE$cmp_eq0000> created at line 40.
    Found 4-bit comparator equal for signal <forwardaE$cmp_eq0001> created at line 41.
    Found 4-bit comparator equal for signal <forwardbD$cmp_eq0000> created at line 32.
    Found 4-bit comparator equal for signal <forwardbE$cmp_eq0000> created at line 47.
    Found 4-bit comparator equal for signal <forwardbE$cmp_eq0001> created at line 48.
    Found 16-bit comparator greatequal for signal <swstall$cmp_ge0000> created at line 62.
    Found 16-bit comparator less for signal <swstall$cmp_lt0000> created at line 62.
    Summary:
	inferred  10 Comparator(s).
Unit <Hazard> synthesized.


Synthesizing Unit <ram12dataMux2>.
    Related source file is "D:/ISE/ExcitedCPU/src/ram12dataMux2.vhd".
Unit <ram12dataMux2> synthesized.


Synthesizing Unit <memtoregMux2>.
    Related source file is "D:/ISE/ExcitedCPU/src/memtoregMux2.vhd".
Unit <memtoregMux2> synthesized.


Synthesizing Unit <alubsrcMux2>.
    Related source file is "D:/ISE/ExcitedCPU/src/alubsrcMux2.vhd".
Unit <alubsrcMux2> synthesized.


Synthesizing Unit <forwardEMux4>.
    Related source file is "D:/ISE/ExcitedCPU/src/forwardEMux4.vhd".
WARNING:Xst:737 - Found 16-bit latch for signal <y>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 16-bit 3-to-1 multiplexer for signal <y$mux0000>.
    Summary:
	inferred  16 Multiplexer(s).
Unit <forwardEMux4> synthesized.


Synthesizing Unit <forwardDMux2>.
    Related source file is "D:/ISE/ExcitedCPU/src/forwardDMux2.vhd".
Unit <forwardDMux2> synthesized.


Synthesizing Unit <CPU>.
    Related source file is "D:/ISE/ExcitedCPU/src/CPU.vhd".
WARNING:Xst:646 - Signal <pcstayF> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <pcstayD> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <next_pc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ifidstay> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <hazard_ram2_Indata_mux> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <hazard_pc_pause> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <hazard_if_id_pause> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <alu_a_te> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RAM2Control> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <JumpTypeE_Y_N> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <DEBUG_RT> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:653 - Signal <DEBUG_R7> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:653 - Signal <DEBUG_R0> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
Unit <CPU> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 2
 16-bit subtractor                                     : 1
 17-bit subtractor                                     : 1
# Registers                                            : 50
 1-bit register                                        : 11
 16-bit register                                       : 29
 2-bit register                                        : 2
 3-bit register                                        : 1
 4-bit register                                        : 7
# Latches                                              : 24
 1-bit latch                                           : 10
 11-bit latch                                          : 1
 12-bit latch                                          : 1
 16-bit latch                                          : 4
 2-bit latch                                           : 1
 3-bit latch                                           : 1
 4-bit latch                                           : 4
 5-bit latch                                           : 1
 8-bit latch                                           : 1
# Comparators                                          : 13
 16-bit comparator equal                               : 1
 16-bit comparator greatequal                          : 2
 16-bit comparator less                                : 2
 4-bit comparator equal                                : 8
# Multiplexers                                         : 4
 16-bit 16-to-1 multiplexer                            : 2
 16-bit 3-to-1 multiplexer                             : 2
# Logic shifters                                       : 2
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
# Tristates                                            : 2
 16-bit tristate buffer                                : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <uif_id_register/state/FSM> on signal <state[1:12]> with one-hot encoding.
-----------------------
 State | Encoding
-----------------------
 0000  | 000000000001
 0001  | 000000000010
 0010  | 000000000100
 0011  | 000000001000
 0100  | 000000010000
 0101  | 000000100000
 0110  | 000001000000
 0111  | 000010000000
 1000  | 000100000000
 1001  | 001000000000
 1010  | 010000000000
 1011  | 100000000000
 1111  | unreached
-----------------------
WARNING:Xst:1293 - FF/Latch <data_0> has a constant value of 0 in block <ufredivider>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 2
 16-bit subtractor                                     : 1
 17-bit subtractor                                     : 1
# Registers                                            : 510
 Flip-Flops                                            : 510
# Latches                                              : 24
 1-bit latch                                           : 10
 11-bit latch                                          : 1
 12-bit latch                                          : 1
 16-bit latch                                          : 4
 2-bit latch                                           : 1
 3-bit latch                                           : 1
 4-bit latch                                           : 4
 5-bit latch                                           : 1
 8-bit latch                                           : 1
# Comparators                                          : 13
 16-bit comparator equal                               : 1
 16-bit comparator greatequal                          : 2
 16-bit comparator less                                : 2
 4-bit comparator equal                                : 8
# Multiplexers                                         : 34
 1-bit 16-to-1 multiplexer                             : 32
 16-bit 3-to-1 multiplexer                             : 2
# Logic shifters                                       : 2
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <data_0> has a constant value of 0 in block <fredivider>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <10> in Unit <LPM_LATCH_5> is equivalent to the following 10 FFs/Latches, which will be removed : <9> <8> <7> <6> <5> <4> <3> <2> <1> <0> 
INFO:Xst:2261 - The FF/Latch <11> in Unit <LPM_LATCH_3> is equivalent to the following 11 FFs/Latches, which will be removed : <10> <9> <8> <7> <6> <5> <4> <3> <2> <1> <0> 
INFO:Xst:2261 - The FF/Latch <IMM_5_0> in Unit <controller> is equivalent to the following 4 FFs/Latches, which will be removed : <IMM_5_1> <IMM_5_2> <IMM_5_3> <IMM_5_4> 
INFO:Xst:2261 - The FF/Latch <Out_ALUResult_10> in Unit <EXE_MEM_Register> is equivalent to the following FF/Latch, which will be removed : <Out_RAM1_Addr_10> 
INFO:Xst:2261 - The FF/Latch <Out_ALUResult_11> in Unit <EXE_MEM_Register> is equivalent to the following FF/Latch, which will be removed : <Out_RAM1_Addr_11> 
INFO:Xst:2261 - The FF/Latch <Out_ALUResult_12> in Unit <EXE_MEM_Register> is equivalent to the following FF/Latch, which will be removed : <Out_RAM1_Addr_12> 
INFO:Xst:2261 - The FF/Latch <Out_ALUResult_13> in Unit <EXE_MEM_Register> is equivalent to the following FF/Latch, which will be removed : <Out_RAM1_Addr_13> 
INFO:Xst:2261 - The FF/Latch <Out_ALUResult_14> in Unit <EXE_MEM_Register> is equivalent to the following FF/Latch, which will be removed : <Out_RAM1_Addr_14> 
INFO:Xst:2261 - The FF/Latch <Out_ALUResult_15> in Unit <EXE_MEM_Register> is equivalent to the following FF/Latch, which will be removed : <Out_RAM1_Addr_15> 
INFO:Xst:2261 - The FF/Latch <Out_ALUResult_0> in Unit <EXE_MEM_Register> is equivalent to the following FF/Latch, which will be removed : <Out_RAM1_Addr_0> 
INFO:Xst:2261 - The FF/Latch <Out_ALUResult_1> in Unit <EXE_MEM_Register> is equivalent to the following FF/Latch, which will be removed : <Out_RAM1_Addr_1> 
INFO:Xst:2261 - The FF/Latch <Out_ALUResult_2> in Unit <EXE_MEM_Register> is equivalent to the following FF/Latch, which will be removed : <Out_RAM1_Addr_2> 
INFO:Xst:2261 - The FF/Latch <Out_ALUResult_3> in Unit <EXE_MEM_Register> is equivalent to the following FF/Latch, which will be removed : <Out_RAM1_Addr_3> 
INFO:Xst:2261 - The FF/Latch <Out_ALUResult_4> in Unit <EXE_MEM_Register> is equivalent to the following FF/Latch, which will be removed : <Out_RAM1_Addr_4> 
INFO:Xst:2261 - The FF/Latch <Out_ALUResult_5> in Unit <EXE_MEM_Register> is equivalent to the following FF/Latch, which will be removed : <Out_RAM1_Addr_5> 
INFO:Xst:2261 - The FF/Latch <Out_ALUResult_6> in Unit <EXE_MEM_Register> is equivalent to the following FF/Latch, which will be removed : <Out_RAM1_Addr_6> 
INFO:Xst:2261 - The FF/Latch <Out_ALUResult_7> in Unit <EXE_MEM_Register> is equivalent to the following FF/Latch, which will be removed : <Out_RAM1_Addr_7> 
INFO:Xst:2261 - The FF/Latch <Out_ALUResult_8> in Unit <EXE_MEM_Register> is equivalent to the following FF/Latch, which will be removed : <Out_RAM1_Addr_8> 
INFO:Xst:2261 - The FF/Latch <Out_ALUResult_9> in Unit <EXE_MEM_Register> is equivalent to the following FF/Latch, which will be removed : <Out_RAM1_Addr_9> 
INFO:Xst:2261 - The FF/Latch <IMM_8_0> in Unit <controller> is equivalent to the following 7 FFs/Latches, which will be removed : <IMM_8_1> <IMM_8_2> <IMM_8_3> <IMM_8_4> <IMM_8_5> <IMM_8_6> <IMM_8_7> 
INFO:Xst:2261 - The FF/Latch <cs.Imm_mux0000_11> in Unit <controller> is equivalent to the following 4 FFs/Latches, which will be removed : <cs.Imm_mux0000_12> <cs.Imm_mux0000_13> <cs.Imm_mux0000_14> <cs.Imm_mux0000_15> 
WARNING:Xst:2170 - Unit alu : the following signal(s) form a combinatorial loop: tmp_res_15_0_shift0001<15>.

Optimizing unit <CPU> ...

Optimizing unit <pc> ...

Optimizing unit <alu> ...

Optimizing unit <Hazard> ...

Optimizing unit <IF_ID_Register> ...

Optimizing unit <controller> ...

Optimizing unit <registerfile> ...

Optimizing unit <id_exe_register> ...

Optimizing unit <EXE_MEM_Register> ...

Optimizing unit <MEM_WB_Register> ...

Mapping all equations...
WARNING:Xst:1294 - Latch <uram2/RAM2_Addr_15> is equivalent to a wire in block <CPU>.
WARNING:Xst:1294 - Latch <uram2/RAM2_Addr_14> is equivalent to a wire in block <CPU>.
WARNING:Xst:1294 - Latch <uram2/RAM2_Addr_13> is equivalent to a wire in block <CPU>.
WARNING:Xst:1294 - Latch <uram2/RAM2_Addr_12> is equivalent to a wire in block <CPU>.
WARNING:Xst:1294 - Latch <uram2/RAM2_Addr_11> is equivalent to a wire in block <CPU>.
WARNING:Xst:1294 - Latch <uram2/RAM2_Addr_10> is equivalent to a wire in block <CPU>.
WARNING:Xst:1294 - Latch <uram2/RAM2_Addr_9> is equivalent to a wire in block <CPU>.
WARNING:Xst:1294 - Latch <uram2/RAM2_Addr_8> is equivalent to a wire in block <CPU>.
WARNING:Xst:1294 - Latch <uram2/RAM2_Addr_7> is equivalent to a wire in block <CPU>.
WARNING:Xst:1294 - Latch <uram2/RAM2_Addr_6> is equivalent to a wire in block <CPU>.
WARNING:Xst:1294 - Latch <uram2/RAM2_Addr_5> is equivalent to a wire in block <CPU>.
WARNING:Xst:1294 - Latch <uram2/RAM2_Addr_4> is equivalent to a wire in block <CPU>.
WARNING:Xst:1294 - Latch <uram2/RAM2_Addr_3> is equivalent to a wire in block <CPU>.
WARNING:Xst:1294 - Latch <uram2/RAM2_Addr_2> is equivalent to a wire in block <CPU>.
WARNING:Xst:1294 - Latch <uram2/RAM2_Addr_1> is equivalent to a wire in block <CPU>.
WARNING:Xst:1294 - Latch <uram2/RAM2_Addr_0> is equivalent to a wire in block <CPU>.
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <uid_exe_register/Out_Imm_15> in Unit <CPU> is equivalent to the following 4 FFs/Latches, which will be removed : <uid_exe_register/Out_Imm_14> <uid_exe_register/Out_Imm_13> <uid_exe_register/Out_Imm_12> <uid_exe_register/Out_Imm_11> 
Found area constraint ratio of 100 (+ 5) on block CPU, actual ratio is 9.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 501
 Flip-Flops                                            : 501

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : CPU.ngr
Top Level Output File Name         : CPU
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 109

Cell Usage :
# BELS                             : 2238
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 15
#      LUT2                        : 39
#      LUT2_L                      : 1
#      LUT3                        : 579
#      LUT3_D                      : 17
#      LUT3_L                      : 6
#      LUT4                        : 806
#      LUT4_D                      : 45
#      LUT4_L                      : 35
#      MUXCY                       : 319
#      MUXF5                       : 226
#      MUXF6                       : 64
#      MUXF7                       : 32
#      VCC                         : 1
#      XORCY                       : 49
# FlipFlops/Latches                : 580
#      FDC                         : 89
#      FDC_1                       : 16
#      FDCE                        : 12
#      FDCE_1                      : 226
#      FDE                         : 131
#      FDP                         : 12
#      FDPE                        : 1
#      FDPE_1                      : 14
#      LD                          : 46
#      LD_1                        : 33
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 108
#      IBUF                        : 20
#      IOBUF                       : 32
#      OBUF                        : 56
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                      820  out of   8672     9%  
 Number of Slice Flip Flops:            575  out of  17344     3%  
 Number of 4 input LUTs:               1546  out of  17344     8%  
 Number of IOs:                         109
 Number of bonded IOBs:                 109  out of    250    43%  
    IOB Flip Flops:                       5
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------+---------------------------------------+-------+
Clock Signal                                                                    | Clock buffer(FF name)                 | Load  |
--------------------------------------------------------------------------------+---------------------------------------+-------+
clk_ori                                                                         | BUFGP                                 | 1     |
N0                                                                              | NONE(uforwardAE/y_0)                  | 32    |
uram1/temp_data_0_cmp_eq0000(uram1/temp_data_0_cmp_eq00002:O)                   | NONE(*)(uram1/temp_data_0)            | 2     |
uram1/ram1_oe_not0001(uram1/ram1_oe_not00011:O)                                 | NONE(*)(uram1/ram1_oe)                | 2     |
uram1/port_oe_not0001(uram1/port_oe_not00011_f5:O)                              | NONE(*)(uram1/port_oe)                | 2     |
ucomparator/Jump_and0000(ucomparator/Jump_and00001:O)                           | NONE(*)(ucomparator/Jump)             | 1     |
ufredivider/q1                                                                  | BUFG                                  | 500   |
ucontroller/cs_RegWrite_Addr_not00011(ucontroller/cs_RegWrite_Addr_not0001292:O)| BUFG(*)(ucontroller/cs.Imm_mux0000_11)| 36    |
ucontroller/IMM_12_cmp_eq0000(ucontroller/IMM_12_cmp_eq00001:O)                 | NONE(*)(ucontroller/IMM_12_11)        | 1     |
ucontroller/IMM_11_not0001(ucontroller/cs_REGF_A_or000211:O)                    | NONE(*)(ucontroller/IMM_11_10)        | 1     |
ucontroller/IMM_8_not0001(ucontroller/IMM_8_not000159:O)                        | NONE(*)(ucontroller/IMM_8_0)          | 1     |
ucontroller/IMM_5_cmp_eq0000(ucontroller/IMM_5_cmp_eq00002_f5:O)                | NONE(*)(ucontroller/IMM_5_0)          | 1     |
--------------------------------------------------------------------------------+---------------------------------------+-------+
(*) These 9 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------------------------+-------------------------------------+-------+
Control Signal                                                                      | Buffer(FF name)                     | Load  |
------------------------------------------------------------------------------------+-------------------------------------+-------+
uexe_mem_register/Out_RegWriteAddr_Acst_inv(uregisterfile/regs_10_Acst_inv1_INV_0:O)| NONE(uexe_mem_register/Out_MemtoReg)| 370   |
------------------------------------------------------------------------------------+-------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 18.149ns (Maximum Frequency: 55.101MHz)
   Minimum input arrival time before clock: 5.048ns
   Maximum output required time after clock: 22.989ns
   Maximum combinational path delay: 13.259ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_ori'
  Clock period: 2.984ns (frequency: 335.121MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.984ns (Levels of Logic = 1)
  Source:            ufredivider/q (FF)
  Destination:       ufredivider/q (FF)
  Source Clock:      clk_ori rising
  Destination Clock: clk_ori rising

  Data Path: ufredivider/q to ufredivider/q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             12   0.591   0.961  ufredivider/q (ufredivider/q1)
     INV:I->O              1   0.704   0.420  ufredivider/q_not00011_INV_0 (ufredivider/q_not0001)
     FDE:D                     0.308          ufredivider/q
    ----------------------------------------
    Total                      2.984ns (1.603ns logic, 1.381ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ufredivider/q1'
  Clock period: 18.149ns (frequency: 55.101MHz)
  Total number of paths / destination ports: 580597 / 800
-------------------------------------------------------------------------
Delay:               18.149ns (Levels of Logic = 15)
  Source:            uid_exe_register/Out_Rt_3 (FF)
  Destination:       upc/pc_register_7 (FF)
  Source Clock:      ufredivider/q1 rising
  Destination Clock: ufredivider/q1 rising

  Data Path: uid_exe_register/Out_Rt_3 to upc/pc_register_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.591   0.762  uid_exe_register/Out_Rt_3 (uid_exe_register/Out_Rt_3)
     LUT4_D:I0->O          1   0.704   0.424  uhazard/forwardbE_cmp_eq0000453 (uhazard/forwardbE_cmp_eq0000453)
     LUT4:I3->O            1   0.704   0.424  uhazard/forwardbE<0>89_SW0 (N608)
     LUT4:I3->O           33   0.704   1.438  uhazard/forwardbE<0>89 (forwardbe<0>)
     LUT4:I0->O            1   0.704   0.000  ufowrwardBE/Mmux_y_mux0000322 (ufowrwardBE/Mmux_y_mux0000321)
     MUXF5:I0->O           1   0.321   0.000  ufowrwardBE/Mmux_y_mux000032_f5 (ufowrwardBE/y_mux0000<9>)
     LD_1:D->Q             9   0.452   0.995  ufowrwardBE/y_9 (ufowrwardBE/y_9)
     LUT4:I0->O            1   0.704   0.000  ualu/tmp_res_15_0_or00009_F (N658)
     MUXF5:I0->O          10   0.321   1.057  ualu/tmp_res_15_0_or00009 (ualu/tmp_res_15_0_or00009)
     LUT4:I0->O            1   0.704   0.000  ualu/tmp_res_15_0_or000023_F (N662)
     MUXF5:I0->O           5   0.321   0.808  ualu/tmp_res_15_0_or000023 (ualu/tmp_res_15_0_or0000)
     LUT3_D:I0->O          5   0.704   0.637  ualu/tmp_res_15_0_shift0001<15>1 (ualu/tmp_res_15_0_shift0001<15>)
     LUT4_D:I3->O         13   0.704   0.987  ualu/tmp_res_10_mux0000112 (ualu/N17)
     LUT4_D:I3->O          1   0.704   0.424  ualu/tmp_res_7_mux00005 (ualu/tmp_res_7_mux00005)
     LUT4_D:I3->LO         1   0.704   0.135  uJumpAddrMux/OutAddr<7>1 (N705)
     LUT3:I2->O            1   0.704   0.000  upc/pc_register_mux0001<7> (upc/pc_register_mux0001<7>)
     FDC:D                     0.308          upc/pc_register_7
    ----------------------------------------
    Total                     18.149ns (10.058ns logic, 8.091ns route)
                                       (55.4% logic, 44.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'uram1/temp_data_0_cmp_eq0000'
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Offset:              2.825ns (Levels of Logic = 2)
  Source:            tbre (PAD)
  Destination:       uram1/temp_data_0 (LATCH)
  Destination Clock: uram1/temp_data_0_cmp_eq0000 falling

  Data Path: tbre to uram1/temp_data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.595  tbre_IBUF (tbre_IBUF)
     LUT2:I0->O            1   0.704   0.000  uram1/temp_data_0_and00001 (uram1/temp_data_0_and0000)
     LD:D                      0.308          uram1/temp_data_0
    ----------------------------------------
    Total                      2.825ns (2.230ns logic, 0.595ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ucomparator/Jump_and0000'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              3.855ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       ucomparator/Jump (LATCH)
  Destination Clock: ucomparator/Jump_and0000 rising

  Data Path: rst to ucomparator/Jump
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            52   1.218   1.304  rst_IBUF (rst_IBUF)
     LUT4:I2->O            1   0.704   0.000  ucomparator/Jump_mux00031 (ucomparator/Jump_mux00031)
     MUXF5:I1->O           1   0.321   0.000  ucomparator/Jump_mux0003_f5 (ucomparator/Jump_mux0003)
     LD_1:D                    0.308          ucomparator/Jump
    ----------------------------------------
    Total                      3.855ns (2.551ns logic, 1.304ns route)
                                       (66.2% logic, 33.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ufredivider/q1'
  Total number of paths / destination ports: 228 / 184
-------------------------------------------------------------------------
Offset:              5.048ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       uid_exe_register/Out_ALU_B_15 (FF)
  Destination Clock: ufredivider/q1 rising

  Data Path: rst to uid_exe_register/Out_ALU_B_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            52   1.218   1.304  rst_IBUF (rst_IBUF)
     LUT3:I2->O           49   0.704   1.268  uid_exe_register/Out_ALU_Op_and00001 (uid_exe_register/Out_ALU_Op_and0000)
     FDE:CE                    0.555          uid_exe_register/Out_ALU_Op_0
    ----------------------------------------
    Total                      5.048ns (2.477ns logic, 2.571ns route)
                                       (49.1% logic, 50.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'uram1/ram1_oe_not0001'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            uram1/ram1_we (LATCH)
  Destination:       ram1_we (PAD)
  Source Clock:      uram1/ram1_oe_not0001 falling

  Data Path: uram1/ram1_we to ram1_we
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  uram1/ram1_we (uram1/ram1_we)
     OBUF:I->O                 3.272          ram1_we_OBUF (ram1_we)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_ori'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              6.027ns (Levels of Logic = 2)
  Source:            ufredivider/q (FF)
  Destination:       RAM2_OE (PAD)
  Source Clock:      clk_ori rising

  Data Path: ufredivider/q to RAM2_OE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             12   0.591   1.040  ufredivider/q (ufredivider/q1)
     LUT2:I1->O            1   0.704   0.420  uram2/RAM2_WE1 (RAM2_WE_OBUF)
     OBUF:I->O                 3.272          RAM2_WE_OBUF (RAM2_WE)
    ----------------------------------------
    Total                      6.027ns (4.567ns logic, 1.460ns route)
                                       (75.8% logic, 24.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'uram1/port_oe_not0001'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            uram1/port_oe (LATCH)
  Destination:       port_oe (PAD)
  Source Clock:      uram1/port_oe_not0001 falling

  Data Path: uram1/port_oe to port_oe
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  uram1/port_oe (uram1/port_oe)
     OBUF:I->O                 3.272          port_oe_OBUF (port_oe)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ufredivider/q1'
  Total number of paths / destination ports: 573122 / 83
-------------------------------------------------------------------------
Offset:              22.989ns (Levels of Logic = 18)
  Source:            uid_exe_register/Out_Rt_3 (FF)
  Destination:       debug_pc<0> (PAD)
  Source Clock:      ufredivider/q1 rising

  Data Path: uid_exe_register/Out_Rt_3 to debug_pc<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.591   0.762  uid_exe_register/Out_Rt_3 (uid_exe_register/Out_Rt_3)
     LUT4_D:I0->O          1   0.704   0.424  uhazard/forwardbE_cmp_eq0000453 (uhazard/forwardbE_cmp_eq0000453)
     LUT4:I3->O            1   0.704   0.424  uhazard/forwardbE<0>89_SW0 (N608)
     LUT4:I3->O           33   0.704   1.438  uhazard/forwardbE<0>89 (forwardbe<0>)
     LUT4:I0->O            1   0.704   0.000  ufowrwardBE/Mmux_y_mux0000322 (ufowrwardBE/Mmux_y_mux0000321)
     MUXF5:I0->O           1   0.321   0.000  ufowrwardBE/Mmux_y_mux000032_f5 (ufowrwardBE/y_mux0000<9>)
     LD_1:D->Q             9   0.452   0.995  ufowrwardBE/y_9 (ufowrwardBE/y_9)
     LUT4:I0->O            1   0.704   0.000  ualu/tmp_res_15_0_or00009_F (N658)
     MUXF5:I0->O          10   0.321   1.057  ualu/tmp_res_15_0_or00009 (ualu/tmp_res_15_0_or00009)
     LUT4:I0->O            1   0.704   0.000  ualu/tmp_res_15_0_or000023_F (N662)
     MUXF5:I0->O           5   0.321   0.808  ualu/tmp_res_15_0_or000023 (ualu/tmp_res_15_0_or0000)
     LUT3_D:I0->O          5   0.704   0.637  ualu/tmp_res_15_0_shift0001<15>1 (ualu/tmp_res_15_0_shift0001<15>)
     LUT4_L:I3->LO         1   0.704   0.104  ualu/tmp_res_0_mux0000157 (ualu/tmp_res_0_mux0000157)
     LUT4:I3->O            2   0.704   0.451  ualu/tmp_res_0_mux0000202 (ualu/tmp_res_0_mux0000202)
     LUT4_D:I3->O          1   0.704   0.455  ualu/tmp_res_0_mux0000374_SW0 (N299)
     LUT4:I2->O            1   0.704   0.424  uJumpAddrMux/OutAddr<0>1 (Jump_AddrE<0>)
     LUT4:I3->O            1   0.704   0.000  debug_pc<0>_wg_lut<15> (debug_pc<0>_wg_lut<15>)
     MUXCY:S->O            1   0.864   0.420  debug_pc<0>_wg_cy<15> (debug_pc_0_OBUF)
     OBUF:I->O                 3.272          debug_pc_0_OBUF (debug_pc<0>)
    ----------------------------------------
    Total                     22.989ns (14.590ns logic, 8.399ns route)
                                       (63.5% logic, 36.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'uram1/temp_data_0_cmp_eq0000'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              5.571ns (Levels of Logic = 2)
  Source:            uram1/temp_data_1 (LATCH)
  Destination:       Ram1DataM<1> (PAD)
  Source Clock:      uram1/temp_data_0_cmp_eq0000 falling

  Data Path: uram1/temp_data_1 to Ram1DataM<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.499  uram1/temp_data_1 (uram1/temp_data_1)
     LUT4:I1->O            1   0.704   0.420  uram1/mem_data_mux0000<1>1 (Ram1DataM_1_IOBUF)
     IOBUF:I->IO               3.272          Ram1DataM_1_IOBUF (Ram1DataM<1>)
    ----------------------------------------
    Total                      5.571ns (4.652ns logic, 0.919ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ucontroller/cs_RegWrite_Addr_not00011'
  Total number of paths / destination ports: 206 / 12
-------------------------------------------------------------------------
Offset:              14.810ns (Levels of Logic = 11)
  Source:            ucontroller/cs.REGF_B_mux0000_2 (LATCH)
  Destination:       debug_pc<13> (PAD)
  Source Clock:      ucontroller/cs_RegWrite_Addr_not00011 falling

  Data Path: ucontroller/cs.REGF_B_mux0000_2 to debug_pc<13>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              37   0.676   1.439  ucontroller/cs.REGF_B_mux0000_2 (ucontroller/cs.REGF_B_mux0000_2)
     LUT4_D:I0->O          2   0.704   0.526  uhazard/forwardbD_cmp_eq0000453 (uhazard/forwardbD_cmp_eq0000453)
     LUT2:I1->O            1   0.704   0.424  uhazard/forwardbD_cmp_eq0000454 (uhazard/forwardbD_cmp_eq0000)
     LUT4_L:I3->LO         1   0.704   0.104  uhazard/branchstall_and00026 (uhazard/branchstall_and00026)
     LUT4:I3->O           38   0.704   1.343  uhazard/branchstall_and000213 (uhazard/branchstall)
     LUT4:I1->O           31   0.704   1.341  uhazard/flushD (flushD)
     LUT4:I1->O            1   0.704   0.000  debug_pc<13>_wg_lut<12> (debug_pc<13>_wg_lut<12>)
     MUXCY:S->O            1   0.464   0.000  debug_pc<13>_wg_cy<12> (debug_pc<13>_wg_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  debug_pc<13>_wg_cy<13> (debug_pc<13>_wg_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  debug_pc<13>_wg_cy<14> (debug_pc<13>_wg_cy<14>)
     MUXCY:CI->O           1   0.459   0.420  debug_pc<13>_wg_cy<15> (debug_pc_13_OBUF)
     OBUF:I->O                 3.272          debug_pc_13_OBUF (debug_pc<13>)
    ----------------------------------------
    Total                     14.810ns (9.213ns logic, 5.597ns route)
                                       (62.2% logic, 37.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ucomparator/Jump_and0000'
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Offset:              10.065ns (Levels of Logic = 8)
  Source:            ucomparator/Jump (LATCH)
  Destination:       debug_pc<13> (PAD)
  Source Clock:      ucomparator/Jump_and0000 rising

  Data Path: ucomparator/Jump to debug_pc<13>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             5   0.676   0.668  ucomparator/Jump (ucomparator/Jump)
     LUT3:I2->O            3   0.704   0.535  uhazard/flushD_SW0_SW0 (N334)
     LUT4:I3->O           31   0.704   1.341  uhazard/flushD (flushD)
     LUT4:I1->O            1   0.704   0.000  debug_pc<13>_wg_lut<12> (debug_pc<13>_wg_lut<12>)
     MUXCY:S->O            1   0.464   0.000  debug_pc<13>_wg_cy<12> (debug_pc<13>_wg_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  debug_pc<13>_wg_cy<13> (debug_pc<13>_wg_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  debug_pc<13>_wg_cy<14> (debug_pc<13>_wg_cy<14>)
     MUXCY:CI->O           1   0.459   0.420  debug_pc<13>_wg_cy<15> (debug_pc_13_OBUF)
     OBUF:I->O                 3.272          debug_pc_13_OBUF (debug_pc<13>)
    ----------------------------------------
    Total                     10.065ns (7.101ns logic, 2.964ns route)
                                       (70.6% logic, 29.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4784 / 16
-------------------------------------------------------------------------
Delay:               13.259ns (Levels of Logic = 22)
  Source:            debug_input<0> (PAD)
  Destination:       debug_pc<0> (PAD)

  Data Path: debug_input<0> to debug_pc<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            25   1.218   1.435  debug_input_0_IBUF (debug_input_0_IBUF)
     LUT3:I0->O            1   0.704   0.499  debug_pc_cmp_eq00092_SW0 (N124)
     LUT4:I1->O            9   0.704   0.995  debug_pc_cmp_eq00092 (N22)
     LUT3:I0->O            9   0.704   0.855  debug_pc_cmp_eq00301 (debug_pc_cmp_eq0030)
     LUT4:I2->O            1   0.704   0.000  debug_pc<0>_wg_lut<0> (debug_pc<0>_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  debug_pc<0>_wg_cy<0> (debug_pc<0>_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  debug_pc<0>_wg_cy<1> (debug_pc<0>_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  debug_pc<0>_wg_cy<2> (debug_pc<0>_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  debug_pc<0>_wg_cy<3> (debug_pc<0>_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  debug_pc<0>_wg_cy<4> (debug_pc<0>_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  debug_pc<0>_wg_cy<5> (debug_pc<0>_wg_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  debug_pc<0>_wg_cy<6> (debug_pc<0>_wg_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  debug_pc<0>_wg_cy<7> (debug_pc<0>_wg_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  debug_pc<0>_wg_cy<8> (debug_pc<0>_wg_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  debug_pc<0>_wg_cy<9> (debug_pc<0>_wg_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  debug_pc<0>_wg_cy<10> (debug_pc<0>_wg_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  debug_pc<0>_wg_cy<11> (debug_pc<0>_wg_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  debug_pc<0>_wg_cy<12> (debug_pc<0>_wg_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  debug_pc<0>_wg_cy<13> (debug_pc<0>_wg_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  debug_pc<0>_wg_cy<14> (debug_pc<0>_wg_cy<14>)
     MUXCY:CI->O           1   0.459   0.420  debug_pc<0>_wg_cy<15> (debug_pc_0_OBUF)
     OBUF:I->O                 3.272          debug_pc_0_OBUF (debug_pc<0>)
    ----------------------------------------
    Total                     13.259ns (9.055ns logic, 4.204ns route)
                                       (68.3% logic, 31.7% route)

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 17.44 secs
 
--> 

Total memory usage is 305196 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   64 (   0 filtered)
Number of infos    :   59 (   0 filtered)

