// Copyright lowRISC contributors.
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
//
// Register Top module auto-generated by `reggen`


`include "common_cells/assertions.svh"

module memcopy_periph_reg_top #(
    parameter type reg_req_t = logic,
    parameter type reg_rsp_t = logic,
    parameter int AW = 4
) (
    input clk_i,
    input rst_ni,
    input reg_req_t reg_req_i,
    output reg_rsp_t reg_rsp_o,
    // To HW
    output memcopy_periph_reg_pkg::memcopy_periph_reg2hw_t reg2hw,  // Write
    input memcopy_periph_reg_pkg::memcopy_periph_hw2reg_t hw2reg,  // Read


    // Config
    input devmode_i  // If 1, explicit error return for unmapped register access
);

  import memcopy_periph_reg_pkg::*;

  localparam int DW = 32;
  localparam int DBW = DW / 8;  // Byte Width

  // register signals
  logic           reg_we;
  logic           reg_re;
  logic [ AW-1:0] reg_addr;
  logic [ DW-1:0] reg_wdata;
  logic [DBW-1:0] reg_be;
  logic [ DW-1:0] reg_rdata;
  logic           reg_error;

  logic addrmiss, wr_err;

  logic [DW-1:0] reg_rdata_next;

  // Below register interface can be changed
  reg_req_t reg_intf_req;
  reg_rsp_t reg_intf_rsp;


  assign reg_intf_req = reg_req_i;
  assign reg_rsp_o = reg_intf_rsp;


  assign reg_we = reg_intf_req.valid & reg_intf_req.write;
  assign reg_re = reg_intf_req.valid & ~reg_intf_req.write;
  assign reg_addr = reg_intf_req.addr;
  assign reg_wdata = reg_intf_req.wdata;
  assign reg_be = reg_intf_req.wstrb;
  assign reg_intf_rsp.rdata = reg_rdata;
  assign reg_intf_rsp.error = reg_error;
  assign reg_intf_rsp.ready = 1'b1;

  assign reg_rdata = reg_rdata_next;
  assign reg_error = (devmode_i & addrmiss) | wr_err;


  // Define SW related signals
  // Format: <reg>_<field>_{wd|we|qs}
  //        or <reg>_{wd|we|qs} if field == 1 or 0
  logic [31:0] ptr_read_qs;
  logic [31:0] ptr_read_wd;
  logic ptr_read_we;
  logic [31:0] ptr_write_qs;
  logic [31:0] ptr_write_wd;
  logic ptr_write_we;
  logic [31:0] cnt_start_qs;
  logic [31:0] cnt_start_wd;
  logic cnt_start_we;
  logic [31:0] done_qs;

  // Register instances
  // R[ptr_read]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_ptr_read (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(ptr_read_we),
      .wd(ptr_read_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.ptr_read.q),

      // to register interface (read)
      .qs(ptr_read_qs)
  );


  // R[ptr_write]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_ptr_write (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(ptr_write_we),
      .wd(ptr_write_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.ptr_write.q),

      // to register interface (read)
      .qs(ptr_write_qs)
  );


  // R[cnt_start]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RW"),
      .RESVAL  (32'h0)
  ) u_cnt_start (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(cnt_start_we),
      .wd(cnt_start_wd),

      // from internal hardware
      .de(hw2reg.cnt_start.de),
      .d (hw2reg.cnt_start.d),

      // to internal hardware
      .qe(),
      .q (reg2hw.cnt_start.q),

      // to register interface (read)
      .qs(cnt_start_qs)
  );


  // R[done]: V(False)

  prim_subreg #(
      .DW      (32),
      .SWACCESS("RO"),
      .RESVAL  (32'h1)
  ) u_done (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      .we(1'b0),
      .wd('0),

      // from internal hardware
      .de(hw2reg.done.de),
      .d (hw2reg.done.d),

      // to internal hardware
      .qe(),
      .q (reg2hw.done.q),

      // to register interface (read)
      .qs(done_qs)
  );




  logic [3:0] addr_hit;
  always_comb begin
    addr_hit = '0;
    addr_hit[0] = (reg_addr == MEMCOPY_PERIPH_PTR_READ_OFFSET);
    addr_hit[1] = (reg_addr == MEMCOPY_PERIPH_PTR_WRITE_OFFSET);
    addr_hit[2] = (reg_addr == MEMCOPY_PERIPH_CNT_START_OFFSET);
    addr_hit[3] = (reg_addr == MEMCOPY_PERIPH_DONE_OFFSET);
  end

  assign addrmiss = (reg_re || reg_we) ? ~|addr_hit : 1'b0;

  // Check sub-word write is permitted
  always_comb begin
    wr_err = (reg_we &
              ((addr_hit[0] & (|(MEMCOPY_PERIPH_PERMIT[0] & ~reg_be))) |
               (addr_hit[1] & (|(MEMCOPY_PERIPH_PERMIT[1] & ~reg_be))) |
               (addr_hit[2] & (|(MEMCOPY_PERIPH_PERMIT[2] & ~reg_be))) |
               (addr_hit[3] & (|(MEMCOPY_PERIPH_PERMIT[3] & ~reg_be)))));
  end

  assign ptr_read_we  = addr_hit[0] & reg_we & !reg_error;
  assign ptr_read_wd  = reg_wdata[31:0];

  assign ptr_write_we = addr_hit[1] & reg_we & !reg_error;
  assign ptr_write_wd = reg_wdata[31:0];

  assign cnt_start_we = addr_hit[2] & reg_we & !reg_error;
  assign cnt_start_wd = reg_wdata[31:0];

  // Read data return
  always_comb begin
    reg_rdata_next = '0;
    unique case (1'b1)
      addr_hit[0]: begin
        reg_rdata_next[31:0] = ptr_read_qs;
      end

      addr_hit[1]: begin
        reg_rdata_next[31:0] = ptr_write_qs;
      end

      addr_hit[2]: begin
        reg_rdata_next[31:0] = cnt_start_qs;
      end

      addr_hit[3]: begin
        reg_rdata_next[31:0] = done_qs;
      end

      default: begin
        reg_rdata_next = '1;
      end
    endcase
  end

  // Unused signal tieoff

  // wdata / byte enable are not always fully used
  // add a blanket unused statement to handle lint waivers
  logic unused_wdata;
  logic unused_be;
  assign unused_wdata = ^reg_wdata;
  assign unused_be = ^reg_be;

  // Assertions for Register Interface
  `ASSERT(en2addrHit, (reg_we || reg_re) |-> $onehot0(addr_hit))

endmodule
