[{"DBLP title": "On-chip timing uncertainty measurements on IBM microprocessors.", "DBLP authors": ["Robert L. Franch", "Phillip J. Restle", "James K. Norman", "William V. Huott", "Joshua Friedrich", "R. Dixon", "Steve Weitzel", "K. van Goor", "Gerard Salem"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437560", "OA papers": [{"PaperId": "https://openalex.org/W2096486545", "PaperTitle": "On-chip timing uncertainty measurements on IBM microprocessors", "Year": 2007, "CitationCount": 45, "EstimatedCitation": 45, "Affiliations": {"IBM (United States)": 3.0, "IBM STG, Austin, TX#TAB#": 4.0, "Poughkeepsie Public Library District": 1.0, "IBM STG, Rochester, MN": 1.0}, "Authors": ["R.L. Franch", "Phillip J. Restle", "Nicholas D. James", "William V. Huott", "J.M. Friedrich", "Richard A. Dixon", "S. Weitzel", "K. Van Goor", "G. Salem"]}]}, {"DBLP title": "Design for testability features of the SUN microsystems niagara2 CMP/CMT SPARC chip.", "DBLP authors": ["Robert F. Molyneaux", "Thomas A. Ziaja", "Hong Kim", "Shahryar Aryani", "Sungbae Hwang", "Alex Hsieh"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437561", "OA papers": [{"PaperId": "https://openalex.org/W2142409304", "PaperTitle": "Design for testability features of the SUN microsystems niagara2 CMP/CMT SPARC chip", "Year": 2007, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Oracle (United States)": 6.0}, "Authors": ["Robert F. Molyneaux", "T. Ziaja", "Hojoong Kim", "S. Aryani", "Sungbae Hwang", "A. Hsieh"]}]}, {"DBLP title": "Test cost reduction for the AMD\u2122 Athlon processor using test partitioning.", "DBLP authors": ["Anuja Sehgal", "Jeff Fitzgerald", "Jeff Rearick"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437562", "OA papers": [{"PaperId": "https://openalex.org/W2095894154", "PaperTitle": "Test cost reduction for the AMD&#x2122; Athlon processor using test partitioning", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Advanced Micro Devices (United States)": 3.0}, "Authors": ["Ashok Sehgal", "J. Mark FitzGerald", "Jeff Rearick"]}]}, {"DBLP title": "On ATPG for multiple aggressor crosstalk faults in presence of gate delays.", "DBLP authors": ["Kunal P. Ganeshpure", "Sandip Kundu"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437563", "OA papers": [{"PaperId": "https://openalex.org/W2153741073", "PaperTitle": "On ATPG for multiple aggressor crosstalk faults in presence of gate delays", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Massachusetts Amherst": 2.0}, "Authors": ["Kunal Ganeshpure", "S.S. Kundu"]}]}, {"DBLP title": "Silicon evaluation of longest path avoidance testing for small delay defects.", "DBLP authors": ["Ritesh P. Turakhia", "W. Robert Daasch", "Mark Ward", "John Van Slyke"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437564", "OA papers": [{"PaperId": "https://openalex.org/W2099401609", "PaperTitle": "Silicon evaluation of longest path avoidance testing for small delay defects", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Integrated Device Technology (United States)": 2.0, "LSI Logic, Gresham, OR, USA": 1.0, "LSI Logic, Minneapolis, MN, USA": 1.0}, "Authors": ["Ritesh P. Turakhia", "W. Robert Daasch", "Mark Ward", "J. Van Slyke"]}]}, {"DBLP title": "Which defects are most critical? optimizing test sets to minimize failures due to test escapes.", "DBLP authors": ["Jennifer Dworak"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437565", "OA papers": [{"PaperId": "https://openalex.org/W2104696797", "PaperTitle": "Which defects are most critical? optimizing test sets to minimize failures due to test escapes", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Brown University": 1.0}, "Authors": ["Jennifer Dworak"]}]}, {"DBLP title": "Advancements in at-speed array BIST: multiple improvements.", "DBLP authors": ["Kevin W. Gorman", "Michael Roberge", "Adrian Paparelli", "Gary Pomichter", "Stephen Sliva", "William Corbin"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437566", "OA papers": [{"PaperId": "https://openalex.org/W2126274875", "PaperTitle": "Advancements in at-speed array BIST: multiple improvements", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Essex Westford School District": 6.0}, "Authors": ["Kevin W. Gorman", "Michel Roberge", "Adrian J. Paparelli", "G. Pomichter", "S. Sliva", "W.R. Corbin"]}]}, {"DBLP title": "A concurrent approach for testing address decoder faults in eFlash memories.", "DBLP authors": ["Olivier Ginez", "Patrick Girard", "Christian Landrault", "Serge Pravossoudovitch", "Arnaud Virazel", "Jean Michel Daga"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437567", "OA papers": [{"PaperId": "https://openalex.org/W2112922815", "PaperTitle": "A concurrent approach for testing address decoder faults in eFlash memories", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Montpellier": 2.5, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 2.5, "Atmel (France)": 1.0}, "Authors": ["Olivier Ginez", "Patrick Girard", "Christian Landrault", "Serge Pravossoudovitch", "Arnaud Virazel", "J.-M. Daga"]}]}, {"DBLP title": "Diagnosis for MRAM write disturbance fault.", "DBLP authors": ["Chin-Lung Su", "Chih-Wea Tsai", "Cheng-Wen Wu", "Ji-Jan Chen", "Wen Ching Wu", "Chien-Chung Hung", "Ming-Jer Kao"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437568", "OA papers": [{"PaperId": "https://openalex.org/W2039869723", "PaperTitle": "Diagnosis for MRAM write disturbance fault", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Tsing Hua University": 3.0, "Industrial Technology Research Institute": 4.0}, "Authors": ["Chin-Lung Su", "Chih-Wea Tsai", "Cheng-Wen Wu", "Ji-Jan Chen", "Wen-Ching Wu", "Chien-Chung Hung", "Ming-Jer Kao"]}]}, {"DBLP title": "Data jitter measurement using a delta-time-to-voltage converter method.", "DBLP authors": ["Kiyotaka Ichiyama", "Masahiro Ishida", "Takahiro J. Yamaguchi", "Mani Soma"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437569", "OA papers": [{"PaperId": "https://openalex.org/W2113715961", "PaperTitle": "Data jitter measurement using a delta-time-to-voltage converter method", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Advantest (Singapore)": 3.0, "University of Washington": 0.5, "Seattle University": 0.5}, "Authors": ["K. Ichiyama", "Makoto Ishida", "Takayuki Yamaguchi", "Maurizio R. Soma"]}]}, {"DBLP title": "New methods for receiver internal jitter measurement.", "DBLP authors": ["Mike P. Li", "Jinhua Chen"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437570", "OA papers": [{"PaperId": "https://openalex.org/W2128134926", "PaperTitle": "New methods for receiver internal jitter measurement", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Wavecrest Corp., San Jose, CA": 1.0, "EMC Corporation, 176 South Street, Hopkinton, MA, USA": 1.0}, "Authors": ["Ming Li", "Jinhua Chen"]}]}, {"DBLP title": "A selt-testing BOST for high-frequency PLLs, DLLs, and SerDes.", "DBLP authors": ["Stephen K. Sunter", "Aubin Roy"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437571", "OA papers": [{"PaperId": "https://openalex.org/W2120724425", "PaperTitle": "A selt-testing BOST for high-frequency PLLs, DLLs, and SerDes", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Roy LogicVision (Canada) Inc., Ottawa, ON": 2.0}, "Authors": ["Stephen Sunter", "Ashim Roy"]}]}, {"DBLP title": "Test-wrapper designs for the detection of signal-integrity faults on core-external interconnects of SoCs.", "DBLP authors": ["Qiang Xu", "Yubin Zhang", "Krishnendu Chakrabarty"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437572", "OA papers": [{"PaperId": "https://openalex.org/W2159594558", "PaperTitle": "Test-wrapper designs for the detection of signal-integrity faults on core-external interconnects of SoCs", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Chinese University of Hong Kong": 2.0, "Duke University": 1.0}, "Authors": ["Qiang Xu", "Yubin Zhang", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "A heuristic for thermal-safe SoC test scheduling.", "DBLP authors": ["Zhiyuan He", "Zebo Peng", "Petru Eles"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437573", "OA papers": [{"PaperId": "https://openalex.org/W2167073370", "PaperTitle": "A heuristic for thermal-safe SoC test scheduling", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Embedded Systems (United States)": 1.5, "Link\u00f6ping University": 1.5}, "Authors": ["Zhiyuan He", "Zebo Peng", "Petru Eles"]}]}, {"DBLP title": "Redefining and testing interconnect faults in Mesh NoCs.", "DBLP authors": ["\u00c9rika F. Cota", "Fernanda Lima Kastensmidt", "Maico Cassel", "Paulo Meirelles", "Alexandre M. Amory", "Marcelo Lubaszewski"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437574", "OA papers": [{"PaperId": "https://openalex.org/W2156526246", "PaperTitle": "Redefining and testing interconnect faults in Mesh NoCs", "Year": 2007, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Federal University of Rio Grande do Sul": 6.0}, "Authors": ["Ernesto Cota", "Fernanda Lima Kastensmidt", "M. Cassel", "Paulo Meirelles", "Alexandre M. Amory", "Marcelo Lubaszewski"]}]}, {"DBLP title": "Fully X-tolerant combinational scan compression.", "DBLP authors": ["Peter Wohl", "John A. Waicukauski", "Sanjay Ramnath"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437575", "OA papers": [{"PaperId": "https://openalex.org/W2097417935", "PaperTitle": "Fully X-tolerant combinational scan compression", "Year": 2007, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"Synopsys (United States)": 3.0}, "Authors": ["Peter Wohl", "John A. Waicukauski", "Sanjay Ramnath"]}]}, {"DBLP title": "X-canceling MISR - An X-tolerant methodology for compacting output responses with unknowns using a MISR.", "DBLP authors": ["Nur A. Touba"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437576", "OA papers": [{"PaperId": "https://openalex.org/W2114204923", "PaperTitle": "X-canceling MISR &#x2014; An X-tolerant methodology for compacting output responses with unknowns using a MISR", "Year": 2007, "CitationCount": 62, "EstimatedCitation": 62, "Affiliations": {"The University of Texas at Austin": 1.0}, "Authors": ["Nur A. Touba"]}]}, {"DBLP title": "Using timing flexibility of automatic test equipment to complement X-tolerant test compression techniques.", "DBLP authors": ["Andreas Leininger", "Martin Fischer", "Michael Richter", "Michael G\u00f6ssel"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437577", "OA papers": [{"PaperId": "https://openalex.org/W2145063258", "PaperTitle": "Using timing flexibility of automatic test equipment to complement X-tolerant test compression techniques", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Infineon Technologies (Germany)": 1.0, "Verigy Germany GmbH, Herrenberger Strasse 130 71034 B\u00f6blingen, Germany": 1.0, "University of Potsdam": 2.0}, "Authors": ["Andreas Leininger", "M. Dominik Fischer", "Matthias Richter", "Michael Goessel"]}]}, {"DBLP title": "Diagnose compound scan chain and system logic defects.", "DBLP authors": ["Yu Huang", "Wu-Tung Cheng", "Ruifeng Guo", "Will Hsu", "Yuan-Shih Chen", "Albert Mann"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437578", "OA papers": [{"PaperId": "https://openalex.org/W2122520060", "PaperTitle": "Diagnose compound scan chain and system logic defects", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Mentor Technologies": 3.0, "Taiwan Semiconductor Manufacturing Company (China)": 2.0, "Advanced Micro Devices (Canada)": 1.0}, "Authors": ["Yu Huang", "Wu-Tung Cheng", "Ruifeng Guo", "Will Hsu", "Yuan-Shih Chen", "Adrian Man"]}]}, {"DBLP title": "A complete test set to diagnose scan chain failures.", "DBLP authors": ["Ruifeng Guo", "Yu Huang", "Wu-Tung Cheng"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437579", "OA papers": [{"PaperId": "https://openalex.org/W2108440155", "PaperTitle": "A complete test set to diagnose scan chain failures", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Mentor Technologies": 3.0}, "Authors": ["Ruifeng Guo", "Yu Huang", "Wu-Tung Cheng"]}]}, {"DBLP title": "Interconnect open defect diagnosis with minimal physical information.", "DBLP authors": ["Chen Liu", "Wei Zou", "Sudhakar M. Reddy", "Wu-Tung Cheng", "Manish Sharma", "Huaxing Tang"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437580", "OA papers": [{"PaperId": "https://openalex.org/W2170290165", "PaperTitle": "Interconnect open defect diagnosis with minimal physical information", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Iowa": 2.0, "Mentor Graphics Corporation 8005 SW Boeckman Road Wilsonville, OR 97070, U.S.A": 4.0}, "Authors": ["Chen Liu", "Wei Zou", "Sudhakar M. Reddy", "Wu-Tung Cheng", "M. C. Sharma", "Huaxing Tang"]}]}, {"DBLP title": "Multi-GHz loopback testing using MEMs switches and SiGe logic.", "DBLP authors": ["David C. Keezer", "Dany Minier", "Patrice Ducharme", "Doris Viens", "Greg Flynn", "John McKillop"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437581", "OA papers": [{"PaperId": "https://openalex.org/W2136631773", "PaperTitle": "Multi-GHz loopback testing using MEMs switches and SiGe logic", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Georgia Institute of Technology": 1.0, "IBM (Canada)": 3.0, "TeraVicta, Austin, Texas, USA": 2.0}, "Authors": ["David Keezer", "D. Minier", "P. Ducharme", "D. Viens", "Grace Flynn", "John McKillop"]}]}, {"DBLP title": "Analyzing and addressing the impact of test fixture relays for multi-gigabit ATE I/O characterization applications.", "DBLP authors": ["Jose Moreira", "Heidi Barnes", "Guenter Hoersch"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437582", "OA papers": [{"PaperId": "https://openalex.org/W2132713456", "PaperTitle": "Analyzing and addressing the impact of test fixture relays for multi-gigabit ATE I/O characterization applications", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Verigy, USA": 3.0}, "Authors": ["J. Agostinho Moreira", "Harold Barnes", "G. Hoersch"]}]}, {"DBLP title": "Critical roles of RF and microwave electromagnetic field solver simulators in multi-gigabit high-speed digital applications.", "DBLP authors": ["Minh Quach", "Mark Hinton", "Regee Petaja"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437583", "OA papers": [{"PaperId": "https://openalex.org/W2061262631", "PaperTitle": "Critical roles of RF and microwave electromagnetic field solver simulators in multi-gigabit high-speed digital applications", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ASIC Product Div., Avago Technol., Fort Collins, CO": 3.0}, "Authors": ["Minh Quach", "M. Hinton", "Regee Petaja"]}]}, {"DBLP title": "Testing of Vega2, a chip multi-processor with spare processors.", "DBLP authors": ["Samy Makar", "Tony Altinis", "Niteen Patkar", "Janet Wu"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437584", "OA papers": [{"PaperId": "https://openalex.org/W2102443485", "PaperTitle": "Testing of Vega2, a chip multi-processor with spare processors.", "Year": 2007, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Azul Syst., Mountain View, CA": 4.0}, "Authors": ["S. Makar", "T. Altinis", "N. Patkar", "J. Wu"]}]}, {"DBLP title": "The design-for-testability features of a general purpose microprocessor.", "DBLP authors": ["Da Wang", "Xiaoxin Fan", "Xiang Fu", "Hui Liu", "Ke Wen", "Rui Li", "Huawei Li", "Yu Hu", "Xiaowei Li"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437585", "OA papers": [{"PaperId": "https://openalex.org/W2119399216", "PaperTitle": "The design-for-testability features of a general purpose microprocessor", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Institute of Computing Technology": 5.5, "Chinese Academy of Sciences": 2.5, "San\u2019an Optoelectronics (China)": 1.0}, "Authors": ["Da Hong Wang", "Xiaoxin Fan", "Xiang Fu", "Hui Liu", "Ke Wen", "Rui Li", "Huawei Li", "Yu Hu", "Xiaowei Li"]}]}, {"DBLP title": "Design for test features of the ARM clock control macro.", "DBLP authors": ["Frank Frederick", "Teresa L. McLaurin"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437586", "OA papers": [{"PaperId": "https://openalex.org/W2122241287", "PaperTitle": "Design for test features of the ARM clock control macro", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"American Rock Mechanics Association": 2.0}, "Authors": ["Frank David Frederick", "Teresa McLaurin"]}]}, {"DBLP title": "Analyzing the risk of timing modeling based on path delay tests.", "DBLP authors": ["Pouria Bastani", "Benjamin N. Lee", "Li-C. Wang", "Savithri Sundareswaran", "Magdy S. Abadir"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437587", "OA papers": [{"PaperId": "https://openalex.org/W2170285316", "PaperTitle": "Analyzing the risk of timing modeling based on path delay tests.", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of California, Santa Barbara": 4.0, "Freescale Semiconductor Inc., USA": 1.0}, "Authors": ["Pouria Bastani", "Byounghoon Lee", "Li-C. Wang", "S Sundareswaran", "Magdy S. Abadir"]}]}, {"DBLP title": "Mining-guided state justification with partitioned navigation tracks.", "DBLP authors": ["Ankur Parikh", "Weixin Wu", "Michael S. Hsiao"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437588", "OA papers": [{"PaperId": "https://openalex.org/W2132673604", "PaperTitle": "Mining-guided state justification with partitioned navigation tracks", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Virginia Tech": 3.0}, "Authors": ["Anuj Parikh", "Weixin Wu", "Michael S. Hsiao"]}]}, {"DBLP title": "An efficient SAT-based path delay fault ATPG with an unified sensitization model.", "DBLP authors": ["Shun-Yen Lu", "Ming-Ting Hsieh", "Jing-Jia Liou"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437589", "OA papers": [{"PaperId": "https://openalex.org/W2151053034", "PaperTitle": "An efficient SAT-based path delay fault ATPG with an unified sensitization model", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Tsing Hua University": 3.0}, "Authors": ["Shun-Yen Lu", "Ming-Ting Hsieh", "Jing-Jia Liou"]}]}, {"DBLP title": "Characterization of NBTI induced temporal performance degradation in nano-scale SRAM array using IDDQ.", "DBLP authors": ["Kunhyuk Kang", "Muhammad Ashraful Alam", "Kaushik Roy"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437590", "OA papers": [{"PaperId": "https://openalex.org/W2137509664", "PaperTitle": "Characterization of NBTI induced temporal performance degradation in nano-scale SRAM array using I<inf>DDQ</inf>", "Year": 2007, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Purdue University West Lafayette": 3.0}, "Authors": ["Kunhyuk Kang", "M. S. Alam", "Kaushik Roy"]}]}, {"DBLP title": "Separating temperature effects from ring-oscillator readings to measure true IR-drop on a chip.", "DBLP authors": ["Zahi S. Abuhamdeh", "Vincent D'Alassandro", "Richard Pico", "Dale Montrone", "Alfred L. Crouch", "Andrew Tracy"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437591", "OA papers": [{"PaperId": "https://openalex.org/W2155582375", "PaperTitle": "Separating temperature effects from ring-oscillator readings to measure true IR-drop on a chip", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"TranSwitch Corp., Bedford, MA": 4.0, "Inovys Corporation, 1715 Warwick Way, Cedar Park, TX 78613, USA": 1.0, "TranSwitch Corporation, 34 Crosby Drive, Bedford MA, 01730, USA": 1.0}, "Authors": ["Z. Abuhamdeh", "V. D'Alassandro", "R. Pico", "D. Montrone", "Ashley D. Crouch", "A. Tracy"]}]}, {"DBLP title": "Gate delay ratio model for unified path delay analysis.", "DBLP authors": ["Yukio Okuda"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437592", "OA papers": [{"PaperId": "https://openalex.org/W2167236166", "PaperTitle": "Gate delay ratio model for unified path delay analysis", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Sony (Taiwan)": 1.0}, "Authors": ["Y. Okuda"]}]}, {"DBLP title": "Rapid UHF RFID silicon debug and production testing.", "DBLP authors": ["Udaya Shankar Natarajan", "Hemalatha Shanmugasundaram", "Prachi Deshpande", "Chin Soon Wah"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437593", "OA papers": [{"PaperId": "https://openalex.org/W2032364416", "PaperTitle": "Rapid UHF RFID silicon debug and production testing", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Intel (United States)": 4.0}, "Authors": ["U. S. Natarajan", "H. Shanmugasundaram", "Pallavi Deshpande", "Chun Wah (\u99ac\u4fca\u83ef) Ma"]}]}, {"DBLP title": "A high accuracy high throughput jitter test solution on ATE for 3GBPS and 6gbps serial-ata.", "DBLP authors": ["Yongquan Fan", "Yi Cai", "Zeljko Zilic"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437594", "OA papers": [{"PaperId": "https://openalex.org/W2155068431", "PaperTitle": "A high accuracy high throughput jitter test solution on ATE for 3GBPS and 6gbps serial-ata", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"LSI Corporation, Allentown, PA#TAB#": 2.0, "Department of ECE, McGill University, USA#TAB#": 1.0}, "Authors": ["Yongquan Fan", "Yi Cai", "Zeljko Zilic"]}]}, {"DBLP title": "High throughput non-contact SiP testing.", "DBLP authors": ["Brian Moore", "Chris Sellathamby", "Philippe Cauvet", "H\u00e9rv\u00e9 Fleury", "M. Paulson", "Md. Mahbub Reja", "Lin Fu", "Brenda Bai", "Edwin Walter Reid", "Igor M. Filanovsky", "Steven Slupsky"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437595", "OA papers": [{"PaperId": "https://openalex.org/W2095709610", "PaperTitle": "High throughput non-contact SiP testing", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Scanimetrics (Canada)": 8.0, "NXP Semiconductors, Caen, France": 2.0, "University of Alberta": 1.0}, "Authors": ["Blake Moore", "C. Sellathamby", "Philippe Cauvet", "Herv\u00e9 Fleury", "M. Paulson", "M. Reja", "Lan Fu", "Bingzhe Bai", "Evan Reid", "Igor M. Filanovsky", "S. Slupsky"]}]}, {"DBLP title": "A stochastic pattern generation and optimization framework for variation-tolerant, power-safe scan test.", "DBLP authors": ["V. R. Devanathan", "C. P. Ravikumar", "V. Kamakoti"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437596", "OA papers": [{"PaperId": "https://openalex.org/W2135936250", "PaperTitle": "A stochastic pattern generation and optimization framework for variation-tolerant, power-safe scan test", "Year": 2007, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Texas Instruments (India)": 2.0, "Indian Institute of Technology Madras": 1.0}, "Authors": ["V. R. Devanathan", "C.P. Ravikumar", "V. Kamakoti"]}]}, {"DBLP title": "Efficient power droop aware delay fault testing.", "DBLP authors": ["Bin Li", "Lei Fang", "Michael S. Hsiao"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437597", "OA papers": [{"PaperId": "https://openalex.org/W2164374928", "PaperTitle": "Efficient power droop aware delay fault testing", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Virginia Tech": 3.0}, "Authors": ["Bin Li", "Lei Fang", "Michael S. Hsiao"]}]}, {"DBLP title": "PMScan : A power-managed scan for simultaneous reduction of dynamic and leakage power during scan test.", "DBLP authors": ["V. R. Devanathan", "C. P. Ravikumar", "Rajat Mehrotra", "V. Kamakoti"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437598", "OA papers": [{"PaperId": "https://openalex.org/W2126152478", "PaperTitle": "PMScan : A power-managed scan for simultaneous reduction of dynamic and leakage power during scan test", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Texas Instruments (United States)": 3.0, "Indian Institute of Technology Madras": 1.0}, "Authors": ["V. R. Devanathan", "C.P. Ravikumar", "Ram C. Mehrotra", "V. Kamakoti"]}]}, {"DBLP title": "Implementing bead probe technology for in-circuit test: A case study.", "DBLP authors": ["Mike Farrell", "Glen Leinbach"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437599", "OA papers": [{"PaperId": "https://openalex.org/W2095836882", "PaperTitle": "Implementing bead probe technology for in-circuit test: A case study", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Agilent Technologies (United States)": 1.0, "Caber Contacts, LLC, Fort Collins, Colorado, USA": 1.0}, "Authors": ["Michael Farrell", "Glenn Leinbach"]}]}, {"DBLP title": "A bead probe CAD strategy for in-circuit test.", "DBLP authors": ["Kenneth P. Parker", "Don DeMille"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437600", "OA papers": [{"PaperId": "https://openalex.org/W2166556330", "PaperTitle": "A bead probe CAD strategy for in-circuit test", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Agilent Technologies (United States)": 1.0, "DeMille Research Inc., Lake Forest, CA, USA": 1.0}, "Authors": ["Kenneth P. Parker", "D. DeMille"]}]}, {"DBLP title": "Impact of Quad Flat No Lead package (QFN) on automated X-ray inspection (AXI).", "DBLP authors": ["Tee Chwee Liong", "Andy Pascual"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437601", "OA papers": [{"PaperId": "https://openalex.org/W1651230684", "PaperTitle": "Impact of Quad Flat No Lead package (QFN) on automated X-ray inspection (AXI)", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Intel (Malaysia)": 1.0, "Measurement Systems Division, Agilent Technologies Singapore (Sales), Singapore": 1.0}, "Authors": ["Tee Chwee Liong", "\u00c1lvaro Pascual"]}]}, {"DBLP title": "Delay defect diagnosis using segment network faults.", "DBLP authors": ["Osei Poku", "Ronald D. Blanton"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437602", "OA papers": [{"PaperId": "https://openalex.org/W1973717315", "PaperTitle": "Delay defect diagnosis using segment network faults", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Carnegie Mellon University": 2.0}, "Authors": ["Osei Poku", "R.D. Blanton"]}]}, {"DBLP title": "Testing for systematic defects based on DFM guidelines.", "DBLP authors": ["Dongok Kim", "M. Enamul Amyeen", "Srikanth Venkataraman", "Irith Pomeranz", "Swagato Basumallick", "Berni Landau"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437603", "OA papers": [{"PaperId": "https://openalex.org/W2162464888", "PaperTitle": "Testing for systematic defects based on DFM guidelines", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Purdue University West Lafayette": 2.0, "Intel (United States)": 4.0}, "Authors": ["Dongok Kim", "M. Enamul Amyeen", "Sankaran Venkataraman", "Irith Pomeranz", "S BasuMallick", "B. Landau"]}]}, {"DBLP title": "Faster defect localization in nanometer technology based on defective cell diagnosis.", "DBLP authors": ["Manish Sharma", "Wu-Tung Cheng", "Ting-Pu Tai", "Y. S. Cheng", "Will Hsu", "Chen Liu", "Sudhakar M. Reddy", "Albert Mann"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437604", "OA papers": [{"PaperId": "https://openalex.org/W2102372015", "PaperTitle": "Faster defect localization in nanometer technology based on defective cell diagnosis", "Year": 2007, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Mentor Technologies": 3.0, "Taiwan Semiconductor Manufacturing Company (China)": 2.0, "University of Iowa": 2.0, "Advanced Micro Devices (Canada)": 1.0}, "Authors": ["M. C. Sharma", "Wu-Tung Cheng", "Ting-Pu Tai", "Yangyang Cheng", "Will Hsu", "Chen Liu", "Sudhakar M. Reddy", "Alexander Mann"]}]}, {"DBLP title": "Real-time signal processing - a new PLL test approach.", "DBLP authors": ["Hideo Okawara"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437605", "OA papers": [{"PaperId": "https://openalex.org/W2103474302", "PaperTitle": "Real-time signal processing - a new PLL test approach", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Verigy Japan K. K., Tokyo, Japan": 1.0}, "Authors": ["H. Okawara"]}]}, {"DBLP title": "A methodology for systematic built-in self-test of phase-locked loops targeting at parametric failures.", "DBLP authors": ["Guo Yu", "Peng Li"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437606", "OA papers": [{"PaperId": "https://openalex.org/W2166954087", "PaperTitle": "A methodology for systematic built-in self-test of phase-locked loops targeting at parametric failures", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Texas A&M University": 2.0}, "Authors": ["Guo Pei Yu", "Peng Li"]}]}, {"DBLP title": "An FFT-based jitter separation method for high-frequency jitter testing with a 10x reduction in test time.", "DBLP authors": ["Takahiro J. Yamaguchi", "H. X. Hou", "Koji Takayama", "Dave Armstrong", "Masahiro Ishida", "Mani Soma"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437607", "OA papers": [{"PaperId": "https://openalex.org/W2143339223", "PaperTitle": "An FFT-based jitter separation method for high-frequency jitter testing with a 10x reduction in test time", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Advantest (Japan)": 4.0, "Sony Computer Science Laboratories": 1.0, "University of Washington": 1.0}, "Authors": ["Takayuki Yamaguchi", "H.X. Hou", "Kazuyoshi Takayama", "D. S. Armstrong", "Makoto Ishida", "Maurizio R. Soma"]}]}, {"DBLP title": "Achieving high transition delay fault coverage with partial DTSFF scan chains.", "DBLP authors": ["Gefu Xu", "Adit D. Singh"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437608", "OA papers": [{"PaperId": "https://openalex.org/W2112705672", "PaperTitle": "Achieving high transition delay fault coverage with partial DTSFF scan chains", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Auburn University": 2.0}, "Authors": ["Gefu Xu", "A. K. Singh"]}]}, {"DBLP title": "Fundamentals of timing information for test: How simple can we get?", "DBLP authors": ["Rohit Kapur", "Jindrich Zejda", "Thomas W. Williams"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437609", "OA papers": [{"PaperId": "https://openalex.org/W2103452085", "PaperTitle": "Fundamentals of timing information for test: How simple can we get?", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Synopsys (United States)": 3.0}, "Authors": ["Rohit Kapur", "Jindrich Zejda", "Thomas N. Williams"]}]}, {"DBLP title": "Automated handling of programmable on-product clock generation (OPCG) circuitry for delay test vector generation.", "DBLP authors": ["Anis Uzzaman", "Bibo Li", "Thomas J. Snethen", "Brion L. Keller", "Gary Grise"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437610", "OA papers": [{"PaperId": "https://openalex.org/W2110881494", "PaperTitle": "Automated handling of programmable on-product clock generation (OPCG) circuitry for delay test vector generation", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Cadence Design Systems (United States)": 4.0, "International Business Machines, Inc., Burlington, Vermont, USA": 1.0}, "Authors": ["A. Uzzaman", "Bibo Li", "T. Snethen", "Bernd Keller", "Gary D. Grise"]}]}, {"DBLP title": "Programmable deterministic Built-In Self-Test.", "DBLP authors": ["Abdul Wahid Hakmi", "Hans-Joachim Wunderlich", "Christian G. Zoellin", "Andreas Glowatz", "Friedrich Hapke", "J\u00fcrgen Schl\u00f6ffel", "Laurent Souef"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437611", "OA papers": [{"PaperId": "https://openalex.org/W2133610003", "PaperTitle": "Programmable deterministic Built-In Self-Test", "Year": 2007, "CitationCount": 51, "EstimatedCitation": 51, "Affiliations": {"University of Stuttgart": 3.0, "NXP (Germany)": 2.0}, "Authors": ["A.-W. Hakmi", "Heiko Wunderlich", "Christian Zoellin", "A. Glowatz", "Friedrich Hapke", "Juergen Schloeffel", "L. Souef"]}]}, {"DBLP title": "A low cost test data compression technique for high n-detection fault coverage.", "DBLP authors": ["Seongmoon Wang", "Zhanglei Wang", "Wenlong Wei", "Srimat T. Chakradhar"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437612", "OA papers": [{"PaperId": "https://openalex.org/W2021253405", "PaperTitle": "A low cost test data compression technique for high n-detection fault coverage", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"NEC Labs America, Princeton NJ": 1.0, "Cisco Systems (United States)": 1.0, "Princeton University": 2.0}, "Authors": ["Seongmoon Wang", "Zhanglei Wang", "Wenlong Wei", "Srimat Chakradhar"]}]}, {"DBLP title": "On using lossless compression of debug data in embedded logic analysis.", "DBLP authors": ["Ehab Anis", "Nicola Nicolici"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437613", "OA papers": [{"PaperId": "https://openalex.org/W2113717210", "PaperTitle": "On using lossless compression of debug data in embedded logic analysis", "Year": 2007, "CitationCount": 71, "EstimatedCitation": 71, "Affiliations": {"McMaster University": 2.0}, "Authors": ["Emilia Anis", "Nicola Nicolici"]}]}, {"DBLP title": "Functional testing of digital microfluidic biochips.", "DBLP authors": ["Tao Xu", "Krishnendu Chakrabarty"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437614", "OA papers": [{"PaperId": "https://openalex.org/W2103390486", "PaperTitle": "Functional testing of digital microfluidic biochips", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Duke University": 2.0}, "Authors": ["Tao Xu", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Enhancing signal controllability in functional test-benches through automatic constraint extraction.", "DBLP authors": ["Onur Guzey", "Li-C. Wang", "Jayanta Bhadra"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437615", "OA papers": [{"PaperId": "https://openalex.org/W2096241967", "PaperTitle": "Enhancing signal controllability in functional test-benches through automatic constraint extraction", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of California, Santa Barbara": 2.0, "Freescale Semiconductor Inc., USA": 1.0}, "Authors": ["Onur Guzey", "Li-C. Wang", "Jayanta Bhadra"]}]}, {"DBLP title": "Measurement ratio testing for improved quality and outlier detection.", "DBLP authors": ["Jeffrey L. Roehr"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437616", "OA papers": [{"PaperId": "https://openalex.org/W2144042770", "PaperTitle": "Measurement ratio testing for improved quality and outlier detection", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Analog Devices (United States)": 1.0}, "Authors": ["J.L. Roehr"]}]}, {"DBLP title": "The new ATE: Protocol aware.", "DBLP authors": ["Andrew C. Evans"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437617", "OA papers": [{"PaperId": "https://openalex.org/W2037933143", "PaperTitle": "The new ATE: Protocol aware", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Broadcom (United States)": 1.0}, "Authors": ["Andrew Evans"]}]}, {"DBLP title": "A matched expansion MEMS probe card with low CTE LTCC substrate.", "DBLP authors": ["Seong-Hun Choe", "Shuji Tanaka", "Masayoshi Esashi"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437618", "OA papers": [{"PaperId": "https://openalex.org/W2153354910", "PaperTitle": "A matched expansion MEMS probe card with low CTE LTCC substrate", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Tohoku University": 3.0}, "Authors": ["Seong-Hun Choe", "S. Tanaka", "Masayoshi Esashi"]}]}, {"DBLP title": "Management of common-mode currents in semiconductor ATE.", "DBLP authors": ["William J. Bowhers"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437619", "OA papers": [{"PaperId": "https://openalex.org/W2122347814", "PaperTitle": "Management of common-mode currents in semiconductor ATE", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Merrimack College": 1.0}, "Authors": ["W.J. Bowhers"]}]}, {"DBLP title": "SPARTAN: a spectral and information theoretic approach to partial-scan.", "DBLP authors": ["Omar I. Khan", "Michael L. Bushnell", "Suresh Kumar Devanathan", "Vishwani D. Agrawal"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437620", "OA papers": [{"PaperId": "https://openalex.org/W2156643581", "PaperTitle": "SPARTAN: a spectral and information theoretic approach to partial-scan", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Rutgers, The State University of New Jersey": 3.0, "Auburn University": 1.0}, "Authors": ["O.I. Khan", "Michael L. Bushnell", "Suresh kumar Devanathan", "Vishwani D. Agrawal"]}]}, {"DBLP title": "A scanisland based design enabling prebond testability in die-stacked microprocessors.", "DBLP authors": ["Dean L. Lewis", "Hsien-Hsin S. Lee"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437621", "OA papers": [{"PaperId": "https://openalex.org/W2116426145", "PaperTitle": "A scanisland based design enabling prebond testability in die-stacked microprocessors", "Year": 2007, "CitationCount": 81, "EstimatedCitation": 81, "Affiliations": {"Georgia Institute of Technology": 2.0}, "Authors": ["Dave Lewis", "H. Lee"]}]}, {"DBLP title": "A generic and reconfigurable test paradigm using Low-cost integrated Poly-Si TFTs.", "DBLP authors": ["Jing Li", "Swaroop Ghosh", "Kaushik Roy"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437622", "OA papers": [{"PaperId": "https://openalex.org/W2166459220", "PaperTitle": "A generic and reconfigurable test paradigm using Low-cost integrated Poly-Si TFTs", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Purdue University West Lafayette": 3.0}, "Authors": ["Jing Li", "Saranya Ghosh", "Kaushik Roy"]}]}, {"DBLP title": "Co-development of test electronics and PCI Express interface for a multi-Gbps optical switching network.", "DBLP authors": ["Carl Edward Gray", "Odile Liboiron-Ladouceur", "David C. Keezer", "Keren Bergman"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437623", "OA papers": [{"PaperId": "https://openalex.org/W2137136761", "PaperTitle": "Co-development of test electronics and PCI Express interface for a multi-Gbps optical switching network", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Georgia Institute of Technology": 2.0, "Columbia University": 2.0}, "Authors": ["C. Gray", "Odile Liboiron-Ladouceur", "David Keezer", "Keren Bergman"]}]}, {"DBLP title": "Finding power/ground defects on connectors - a new approach.", "DBLP authors": ["Kenneth P. Parker", "Stephen Hird"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437624", "OA papers": [{"PaperId": "https://openalex.org/W2150024655", "PaperTitle": "Finding power/ground defects on connectors &#x2014; a new approach", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Agilent Technologies (United States)": 2.0}, "Authors": ["Kenneth P. Parker", "S Hird"]}]}, {"DBLP title": "IEEE P1581 can solve your board level memory cluster test problems.", "DBLP authors": ["Heiko Ehrenberg"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437625", "OA papers": [{"PaperId": "https://openalex.org/W2166935218", "PaperTitle": "IEEE P1581 can solve your board level memory cluster test problems", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Electron Optica (United States)": 1.0}, "Authors": ["Helmut Ehrenberg"]}]}, {"DBLP title": "Statistical analysis and optimization of parametric delay test.", "DBLP authors": ["Sean Hsi Yuan Wu", "Benjamin N. Lee", "Li-C. Wang", "Magdy S. Abadir"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437626", "OA papers": [{"PaperId": "https://openalex.org/W2144578812", "PaperTitle": "Statistical analysis and optimization of parametric delay test", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of California, Santa Barbara": 3.0, "Freescale Semiconductor Inc., USA": 1.0}, "Authors": ["S. L. Wu", "Byounghoon Lee", "Li-C. Wang", "Magdy S. Abadir"]}]}, {"DBLP title": "Backside E-Beam Probing on Nano scale devices.", "DBLP authors": ["Rudolf Schlangen", "Reiner Leihkauf", "Uwe Kerst", "Christian Boit", "Rajesh Jain", "Tahir Malik", "Keneth R. Wilsher", "Ted R. Lundquist", "Bernd Kr\u00fcger"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437627", "OA papers": [{"PaperId": "https://openalex.org/W2117336269", "PaperTitle": "Backside E-Beam Probing on Nano scale devices", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Berlin Univ. of Technol, Berlin": 4.0}, "Authors": ["Rudolf Schlangen", "R. Leihkauf", "U. Kerst", "Christian Boit", "Rakesh K. Jain", "Malik T", "K. Wilsher", "T. Lundquist", "B. Kruger"]}]}, {"DBLP title": "Verification and debugging of IDDQ test of low power chips.", "DBLP authors": ["Michael Laisne", "Triphuong Nguyen", "Songlin Zuo", "Xiangdong Pan", "Hailong Cui", "Cher Bai", "A. Street", "M. Parley", "Neetu Agrawal", "K. Sundararaman"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437628", "OA papers": [{"PaperId": "https://openalex.org/W2038154936", "PaperTitle": "Verification and debugging of I<inf>DDQ</inf> test of low power chips", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Qualcomm (United States)": 10.0}, "Authors": ["Michael Laisne", "T. D. Nguyen", "Stephanie Zuo", "Xiaoqing Pan", "Hong-Liang Cui", "Chen Bai", "A. Street", "M. Parley", "Narendra Agrawal", "K. Sundararaman"]}]}, {"DBLP title": "Low cost automatic mixed-signal board test using IEEE 1149.4.", "DBLP authors": ["Srividya Sundar", "Bruce C. Kim", "Toby Byrd", "Felipe Toledo", "Sudhir Wokhlu", "Erika Beskar", "Raul Rousselin", "David Cotton", "Gary Kendall"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437629", "OA papers": [{"PaperId": "https://openalex.org/W2009655452", "PaperTitle": "Low cost automatic mixed-signal board test using IEEE 1149.4", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Alabama": 2.0, "Automated Circuit Design, USA": 2.0, "Texas Instruments (United States)": 5.0}, "Authors": ["S. Shyam Sundar", "Bobae Kim", "Thomas M. Byrd", "Franck Toledo", "Sushma Wokhlu", "E. Beskar", "R Rousselin", "David B. Cotton", "Gail Kendall"]}]}, {"DBLP title": "Efficient simulation of parametric faults for multi-stage analog circuits.", "DBLP authors": ["Fang Liu", "Sule Ozev"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437630", "OA papers": [{"PaperId": "https://openalex.org/W2135282447", "PaperTitle": "Efficient simulation of parametric faults for multi-stage analog circuits", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Duke University": 2.0}, "Authors": ["Fang Liu", "Sule Ozev"]}]}, {"DBLP title": "Using built-in sensors to cope with long duration transient faults in future technologies.", "DBLP authors": ["Carlos Arthur Lang Lisb\u00f4a", "Fernanda Lima Kastensmidt", "Egas Henes Neto", "Gilson I. Wirth", "Luigi Carro"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437631", "OA papers": [{"PaperId": "https://openalex.org/W2151491839", "PaperTitle": "Using built-in sensors to cope with long duration transient faults in future technologies", "Year": 2007, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Inst.de Inf., Univ. Fed. do Rio Grande do Sul, Porto Alegre": 2.0, "Universidade Estadual do Rio Grande do Sul": 1.0, "Federal University of Rio Grande do Sul": 2.0}, "Authors": ["C.A. Lisboa", "Fernanda Lima Kastensmidt", "E. Cunha Neto", "Gilson Wirth", "Luigi Carro"]}]}, {"DBLP title": "A novel scheme to reduce power supply noise for high-quality at-speed scan testing.", "DBLP authors": ["Xiaoqing Wen", "Kohei Miyase", "Seiji Kajihara", "Tatsuya Suzuki", "Yuta Yamato", "Patrick Girard", "Yuji Ohsumi", "Laung-Terng Wang"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437632", "OA papers": [{"PaperId": "https://openalex.org/W2125014350", "PaperTitle": "A novel scheme to reduce power supply noise for high-quality at-speed scan testing", "Year": 2007, "CitationCount": 46, "EstimatedCitation": 46, "Affiliations": {"Kyushu Institute of Technology": 5.0, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 1.0, "Hibikino R&D Center, DNP Co. Ltd., Kitakyushu 808-0135, Japan": 1.0, "SynTest Technologies, Inc., 505 S. Pastoria Ave., Sunnyvale, CA 94086, USA": 1.0}, "Authors": ["Xiaoqing Wen", "Kohei Miyase", "Seiji Kajihara", "T. Suzuki", "Yamato Y", "Patrick Girard", "Yoshinori Ohsumi", "Laung-Terng Wang"]}]}, {"DBLP title": "Pattern-directed circuit virtual partitioning for test power reduction.", "DBLP authors": ["Qiang Xu", "Dianwei Hu", "Dong Xiang"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437633", "OA papers": [{"PaperId": "https://openalex.org/W2124638590", "PaperTitle": "Pattern-directed circuit virtual partitioning for test power reduction", "Year": 2007, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Chinese University of Hong Kong": 1.0, "Tsinghua University": 2.0}, "Authors": ["Qiang Xu", "Dianwei Hu", "Dong Xiang"]}]}, {"DBLP title": "California scan architecture for high quality and low power testing.", "DBLP authors": ["Kyoung Youn Cho", "Subhasish Mitra", "Edward J. McCluskey"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437634", "OA papers": [{"PaperId": "https://openalex.org/W2138284668", "PaperTitle": "California scan architecture for high quality and low power testing", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Stanford University": 3.0}, "Authors": ["Kyoung-Youn Cho", "S. Mitra", "Edward J. McCluskey"]}]}, {"DBLP title": "Estimating stuck fault coverage in sequential logic using state traversal and entropy analysis.", "DBLP authors": ["Soumitra Bose", "Vishwani D. Agrawal"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437635", "OA papers": [{"PaperId": "https://openalex.org/W2056971036", "PaperTitle": "Estimating stuck fault coverage in sequential logic using state traversal and entropy analysis", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Intel (United States)": 1.0, "Auburn University": 1.0}, "Authors": ["Suvadeep Bose", "Vishwani D. Agrawal"]}]}, {"DBLP title": "Fast and effective fault simulation for path delay faults based on selected testable paths.", "DBLP authors": ["Dong Xiang", "Yang Zhao", "Kaiwei Li", "Hideo Fujiwara"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437636", "OA papers": [{"PaperId": "https://openalex.org/W2122249833", "PaperTitle": "Fast and effective fault simulation for path delay faults based on selected testable paths", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Tsinghua University": 3.0, "Nara Institute of Science and Technology": 1.0}, "Authors": ["Dong Xiang", "Yang Zhao", "Kaiwei Li", "Hideo Fujiwara"]}]}, {"DBLP title": "Delay fault simulation with bounded gate delay mode.", "DBLP authors": ["Soumitra Bose", "Hillary Grimes", "Vishwani D. Agrawal"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437637", "OA papers": [{"PaperId": "https://openalex.org/W2022980973", "PaperTitle": "Delay fault simulation with bounded gate delay mode", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Intel (United States)": 1.0, "Auburn University": 2.0}, "Authors": ["Suvadeep Bose", "H. Grimes", "Vishwani D. Agrawal"]}]}, {"DBLP title": "ERTG: A test generator for error-rate testing.", "DBLP authors": ["Shideh Shahidi", "Sandeep K. Gupta"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437638", "OA papers": [{"PaperId": "https://openalex.org/W2147814275", "PaperTitle": "ERTG: A test generator for error-rate testing", "Year": 2007, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Southern California University for Professional Studies": 2.0}, "Authors": ["Shideh Shahidi", "Sanjeev Gupta"]}]}, {"DBLP title": "ACCE: Automatic correction of control-flow errors.", "DBLP authors": ["Ramtilak Vemu", "Sankar Gurumurthy", "Jacob A. Abraham"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437639", "OA papers": [{"PaperId": "https://openalex.org/W2105854325", "PaperTitle": "ACCE: Automatic correction of control-flow errors", "Year": 2007, "CitationCount": 62, "EstimatedCitation": 62, "Affiliations": {"The University of Texas at Austin": 3.0}, "Authors": ["Ramtilak Vemu", "S. Gurumurthy", "Jacob A. Abraham"]}]}, {"DBLP title": "Modeling facet roughening errors in self-assembly by snake tile sets.", "DBLP authors": ["Xiaojun Ma", "Jing Huang", "Fabrizio Lombardi"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437640", "OA papers": [{"PaperId": "https://openalex.org/W2155377125", "PaperTitle": "Modeling facet roughening errors in self-assembly by snake tile sets", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Northeastern University": 3.0}, "Authors": ["Xinwen Ma", "J.C. Huang", "Fabrizio Lombardi"]}]}, {"DBLP title": "Low cost characterization of RF transceivers through IQ data analysis.", "DBLP authors": ["Erkan Acar", "Sule Ozev"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437641", "OA papers": [{"PaperId": "https://openalex.org/W2161922577", "PaperTitle": "Low cost characterization of RF transceivers through IQ data analysis", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Duke University": 2.0}, "Authors": ["E. Acar", "Sule Ozev"]}]}, {"DBLP title": "An algorithm to evaluate wide-band quadrature mixers.", "DBLP authors": ["Koji Asami"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437642", "OA papers": [{"PaperId": "https://openalex.org/W2124647791", "PaperTitle": "An algorithm to evaluate wide-band quadrature mixers", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Advantest (Singapore)": 1.0}, "Authors": ["Katsuhiko Asami"]}]}, {"DBLP title": "Test yield estimation for analog/RF circuits over multiple correlated measurements.", "DBLP authors": ["Fang Liu", "Erkan Acar", "Sule Ozev"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437643", "OA papers": [{"PaperId": "https://openalex.org/W2131594217", "PaperTitle": "Test yield estimation for analog/RF circuits over multiple correlated measurements", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Duke University": 3.0}, "Authors": ["Fang Liu", "Emre Acar", "Sule Ozev"]}]}, {"DBLP title": "Dependable clock distribution for crosstalk aware design.", "DBLP authors": ["Yukiya Miura"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437644", "OA papers": [{"PaperId": "https://openalex.org/W2147595938", "PaperTitle": "Dependable clock distribution for crosstalk aware design", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Tokyo Metropolitan University": 1.0}, "Authors": ["Y.M. Miura"]}]}, {"DBLP title": "Novel compensation scheme for local clocks of high performance microprocessors.", "DBLP authors": ["Cecilia Metra", "Martin Oma\u00f1a", "T. M. Mak", "Simon Tam"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437645", "OA papers": [{"PaperId": "https://openalex.org/W2157502145", "PaperTitle": "Novel compensation scheme for local clocks of high performance microprocessors", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Bologna": 2.0, "Intel (United States)": 2.0}, "Authors": ["Cecilia Metra", "Martin Omana", "Tak W. Mak", "S. Tarn"]}]}, {"DBLP title": "A methodology for detecting performance faults in microprocessors via performance monitoring hardware.", "DBLP authors": ["Miltiadis Hatzimihail", "Mihalis Psarakis", "Dimitris Gizopoulos", "Antonis M. Paschalis"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437646", "OA papers": [{"PaperId": "https://openalex.org/W2101340408", "PaperTitle": "A methodology for detecting performance faults in microprocessors via performance monitoring hardware", "Year": 2007, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"University of Piraeus": 3.0, "National and Kapodistrian University of Athens": 1.0}, "Authors": ["M. Hatzimihail", "Mihalis Psarakis", "Dimitris Gizopoulos", "Antonis Paschalis"]}]}, {"DBLP title": "On the saturation of n-detection test sets with increased n.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437647", "OA papers": [{"PaperId": "https://openalex.org/W2122580723", "PaperTitle": "On the saturation of n-detection test sets with increased n", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Purdue University West Lafayette": 1.0, "University of Iowa": 1.0}, "Authors": ["Irith Pomeranz", "Sudhakar M. Reddy"]}]}, {"DBLP title": "Achieving serendipitous N-detect mark-offs in Multi-Capture-Clock scan patterns.", "DBLP authors": ["Gaurav Bhargava", "Dale Meehl", "James Sage"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437648", "OA papers": [{"PaperId": "https://openalex.org/W2100665647", "PaperTitle": "Achieving serendipitous N-detect mark-offs in Multi-Capture-Clock scan patterns", "Year": 2007, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Qualcomm (United States)": 1.0, "Cadence Design Systems (United States)": 2.0}, "Authors": ["G. Bhargava", "Dale Meehl", "Jacob I. Sage"]}]}, {"DBLP title": "Embedded multi-detect ATPG and Its Effect on the Detection of Unmodeled Defects.", "DBLP authors": ["Jeroen Geuzebroek", "Erik Jan Marinissen", "Ananta K. Majhi", "Andreas Glowatz", "Friedrich Hapke"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437649", "OA papers": [{"PaperId": "https://openalex.org/W2034030717", "PaperTitle": "Embedded multi-detect ATPG and Its Effect on the Detection of Unmodeled Defects", "Year": 2007, "CitationCount": 58, "EstimatedCitation": 58, "Affiliations": {"NXP (Netherlands)": 3.0, "NXP (Germany)": 2.0}, "Authors": ["J. Geuzebroek", "Erik Jan Marinissen", "A. Majhi", "A. Glowatz", "Friedrich Hapke"]}]}, {"DBLP title": "A comparative study of continuous sampling plans for functional board testing.", "DBLP authors": ["Jukka Antila", "Timo Karhu"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437650", "OA papers": [{"PaperId": "https://openalex.org/W2138733486", "PaperTitle": "A comparative study of continuous sampling plans for functional board testing", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Siemens (Germany)": 1.0, "Nokia (Finland)": 1.0}, "Authors": ["Jukka Antila", "Toni Karhu"]}]}, {"DBLP title": "Enhanced testing of clock faults.", "DBLP authors": ["Teresa L. McLaurin", "Rich Slobodnik", "Kun-Han Tsai", "Ana Keim"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437651", "OA papers": [{"PaperId": "https://openalex.org/W2101059814", "PaperTitle": "Enhanced testing of clock faults", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"ARM Inc, Austin, TX": 2.0, "Mentor Graphics Corporation, 8005 S.W. Boeckman Road, OR 97070, USA": 2.0}, "Authors": ["Teresa McLaurin", "R. Slobodnik", "Kun-Han Tsai", "A. Keim"]}]}, {"DBLP title": "SiP-test: Predicting delivery quality.", "DBLP authors": ["Alex S. Biewenga", "Frans G. M. de Jong"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437652", "OA papers": [{"PaperId": "https://openalex.org/W2106460721", "PaperTitle": "SiP-test: Predicting delivery quality", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"NXP (Netherlands)": 2.0}, "Authors": ["A. Biewenga", "F. H. De Jong"]}]}, {"DBLP title": "A stereo audio \u03a3\u2211 ADC architecture with embedded SNDR self-test.", "DBLP authors": ["Lu\u00eds Rol\u00edndez", "Salvador Mir", "Jean-Louis Carbon\u00e9ro", "Dimitri Goguet", "Nabil Chouba"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437653", "OA papers": [{"PaperId": "https://openalex.org/W2130752264", "PaperTitle": "A stereo audio &#x03A3;&#x2211; ADC architecture with embedded SNDR self-test", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"STMicroelectronics [Crolles]": 4.0, "Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 1.0}, "Authors": ["Luis Rolindez", "Salvador Mir", "J.L. Carbonero", "D. Goguet", "Nabil Chouba"]}]}, {"DBLP title": "Sigma-delta ADC characterization using noise transfer function pole-zero tracking.", "DBLP authors": ["Hochul Kim", "Kye-Shin Lee"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437654", "OA papers": [{"PaperId": "https://openalex.org/W2108748450", "PaperTitle": "Sigma-delta ADC characterization using noise transfer function pole-zero tracking", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Texas Instruments (United States)": 2.0}, "Authors": ["Ho-Chul Kim", "Kye-Shin Lee"]}]}, {"DBLP title": "A fully digital-compatible BIST strategy for ADC linearity testing.", "DBLP authors": ["Hanqing Xing", "Hanjun Jiang", "Degang Chen", "Randall L. Geiger"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437655", "OA papers": [{"PaperId": "https://openalex.org/W2109570325", "PaperTitle": "A fully digital-compatible BIST strategy for ADC linearity testing", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Iowa State University": 3.0, "Texas Instruments (United States)": 1.0}, "Authors": ["Hanqing Xing", "Hanjun Jiang", "Degang Chen", "Randall L. Geiger"]}]}, {"DBLP title": "IJTAG: The path to organized instrument connectivity.", "DBLP authors": ["Alfred L. Crouch"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437656", "OA papers": [{"PaperId": "https://openalex.org/W2153973228", "PaperTitle": "IJTAG: The path to organized instrument connectivity", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Avisys (United States)": 1.0}, "Authors": ["Alfred L. Crouch"]}]}, {"DBLP title": "JTAG system test in a MicroTCA world.", "DBLP authors": ["Bradford G. Van Treuren", "Adam W. Ley"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437657", "OA papers": [{"PaperId": "https://openalex.org/W1995848150", "PaperTitle": "JTAG system test in a MicroTCA world", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Alcatel-Lucent, Murray Hill, NJ": 1.0, "ASSET InterTech, Inc., Richardson, Texas, USA": 1.0}, "Authors": ["B.G. Van Treuren", "A. Ley"]}]}, {"DBLP title": "Protocol requirements in an SJTAG/IJTAG environment.", "DBLP authors": ["Gunnar Carlsson", "Johan Holmqvist", "Erik Larsson"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437658", "OA papers": [{"PaperId": "https://openalex.org/W2111182024", "PaperTitle": "Protocol requirements in an SJTAG/IJTAG environment", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Ericsson (Sweden)": 1.0, "Link\u00f6ping University": 2.0}, "Authors": ["Gunnar E. Carlsson", "Jonas Holmqvist", "Erik G. Larsson"]}]}, {"DBLP title": "Power dissipation, variations and nanoscale CMOS design: Test challenges and self-calibration/self-repair solutions.", "DBLP authors": ["Swarup Bhunia", "Kaushik Roy"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437659", "OA papers": [{"PaperId": "https://openalex.org/W2161883091", "PaperTitle": "Power dissipation, variations and nanoscale CMOS design: Test challenges and self-calibration/self-repair solutions", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Case Western Reserve University": 1.0, "Dept. of ECE, Purdue Univ., USA#TAB#": 1.0}, "Authors": ["Swarup Bhunia", "Kaushik Roy"]}]}, {"DBLP title": "Power-aware test: Challenges and solutions.", "DBLP authors": ["Srivaths Ravi"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437660", "OA papers": [{"PaperId": "https://openalex.org/W2126872604", "PaperTitle": "Power-aware test: Challenges and solutions", "Year": 2007, "CitationCount": 65, "EstimatedCitation": 65, "Affiliations": {"Texas Instruments (India)": 1.0}, "Authors": ["S. Ravi"]}]}, {"DBLP title": "Case study of a low power MTCMOS based ARM926 SoC : Design, analysis and test challenges.", "DBLP authors": ["Sachin Idgunji"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437661", "OA papers": [{"PaperId": "https://openalex.org/W2078514087", "PaperTitle": "Case study of a low power MTCMOS based ARM926 SoC : Design, analysis and test challenges", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"American Rock Mechanics Association": 1.0}, "Authors": ["S. Idgunji"]}]}, {"DBLP title": "Cost effective manufacturing test using mission mode tests.", "DBLP authors": ["Parmod Aggarwal"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437662", "OA papers": [{"PaperId": "https://openalex.org/W2164253310", "PaperTitle": "Cost effective manufacturing test using mission mode tests", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Oracle (United States)": 1.0}, "Authors": ["Pramod K. Aggarwal"]}]}, {"DBLP title": "A practical approach to comprehensive system test & debug using boundary scan based test architecture.", "DBLP authors": ["Tapan J. Chakraborty", "Chen-Huan Chiang", "Bradford G. Van Treuren"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437663", "OA papers": [{"PaperId": "https://openalex.org/W2097898932", "PaperTitle": "A practical approach to comprehensive system test &#x00026; debug using boundary scan based test architecture", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Alcatel-Lucent, Whippany, NJ#TAB#": 3.0}, "Authors": ["Tapan Jyoti Chakraborty", "Chen-Huan Chiang", "B.G. Van Treuren"]}]}, {"DBLP title": "GRAAL: a new fault tolerant design paradigm for mitigating the flaws of deep nanometric technologies.", "DBLP authors": ["Michael Nicolaidis"], "year": 2007, "doi": "https://doi.org/10.1109/TEST.2007.4437666", "OA papers": [{"PaperId": "https://openalex.org/W4299639710", "PaperTitle": "GRAAL: a new fault tolerant design paradigm for mitigating the flaws of deep nanometric technologies", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 1.0}, "Authors": ["M. Nicolaidis"]}]}]