// Seed: 3245213381
module module_0 (
    input tri   id_0,
    input tri0  id_1,
    input uwire id_2
    , id_4
);
  assign id_4 = -1 | id_2 ? -1 : -1;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    input wire id_2,
    output logic id_3,
    output tri id_4,
    input supply0 id_5,
    output wire id_6,
    input tri1 id_7,
    output wire id_8,
    output tri0 id_9,
    input wire id_10,
    input wire id_11
    , id_17,
    input tri1 id_12,
    input supply0 id_13,
    input supply1 id_14,
    input supply0 id_15
);
  always @* begin : LABEL_0
    if (1) id_3 <= #1 -1;
  end
  module_0 modCall_1 (
      id_0,
      id_11,
      id_13
  );
  assign modCall_1.id_1 = 0;
endmodule
