-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2.2 (win64) Build 3118627 Tue Feb  9 05:14:06 MST 2021
-- Date        : Mon Dec 13 14:52:32 2021
-- Host        : DESKTOP-J9SD0U4 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_HDMI_TOP_0_3/design_1_HDMI_TOP_0_3_sim_netlist.vhdl
-- Design      : design_1_HDMI_TOP_0_3
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_3_async_reset is
  port (
    i_rst_oserdes : out STD_LOGIC;
    o_clk_1x : in STD_LOGIC;
    RST_BTN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_3_async_reset : entity is "async_reset";
end design_1_HDMI_TOP_0_3_async_reset;

architecture STRUCTURE of design_1_HDMI_TOP_0_3_async_reset is
  signal rst_shf : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of rst_shf : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \rst_shf_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \rst_shf_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \rst_shf_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rst_shf_reg[1]\ : label is "yes";
begin
o_rst_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => o_clk_1x,
      CE => '1',
      D => '0',
      PRE => RST_BTN,
      Q => i_rst_oserdes
    );
\rst_shf_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => o_clk_1x,
      CE => '1',
      D => '0',
      PRE => RST_BTN,
      Q => rst_shf(0)
    );
\rst_shf_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => o_clk_1x,
      CE => '1',
      D => '0',
      PRE => RST_BTN,
      Q => rst_shf(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_3_ball_compositor is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \sprite_x_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \sprite_y_direction__0\ : out STD_LOGIC;
    \sprite_x_direction__0\ : out STD_LOGIC;
    \o_state_reg[2]_0\ : out STD_LOGIC;
    \o_state_reg[1]_0\ : out STD_LOGIC;
    \o_state_reg[0]_0\ : out STD_LOGIC;
    \sprite_x_reg[12]_0\ : out STD_LOGIC;
    prev_restart_reg_0 : out STD_LOGIC;
    \sprite_x_reg[6]_0\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x[3]_i_22_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x[7]_i_25_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_state_reg[0]_1\ : out STD_LOGIC;
    \o_state_reg[0]_2\ : out STD_LOGIC;
    \seed4_reg[1]_0\ : out STD_LOGIC;
    \seed4_reg[1]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    restart_0 : out STD_LOGIC;
    \sprite_x_reg[12]_1\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_life_reg[1]_0\ : out STD_LOGIC;
    \o_life_reg[0]_0\ : out STD_LOGIC;
    \o_life_reg[0]_1\ : out STD_LOGIC;
    \sprite_y_reg[2]_0\ : out STD_LOGIC;
    seed1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    seed1_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    seed1_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \seed1_reg[8]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \seed1_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \seed1_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_y[7]_i_29\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_y[3]_i_22\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y[3]_i_31\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y[10]_i_22\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \seed2_reg[12]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \seed2_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[10]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[14]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[6]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[14]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[2]_0\ : out STD_LOGIC;
    \sprite_x_reg[1]_0\ : out STD_LOGIC;
    \sprite_x_reg[3]_0\ : out STD_LOGIC;
    \sprite_y_reg[0]_1\ : out STD_LOGIC;
    \o_sx_reg[3]\ : out STD_LOGIC;
    \sprite_x_reg[0]_0\ : out STD_LOGIC;
    \o_tmds_reg[0]_i_25\ : out STD_LOGIC;
    \seed1_reg[6]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \seed2_reg[8]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \seed2_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \seed2_reg[12]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \seed2_reg[16]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed2_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \seed2_reg[5]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \seed2_reg[5]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \seed2_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \seed2_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \seed2_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \seed2_reg[4]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \seed2_reg[8]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \seed2_reg[12]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \seed2_reg[16]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed2_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed2_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed2_reg_3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \seed2_reg[7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \seed2_reg[7]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \seed2_reg[9]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \seed2_reg[13]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed2_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed2_reg_5 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \seed2_reg[16]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \seed2_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \seed2_reg[0]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \seed2_reg[7]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \seed2_reg[11]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \seed2_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \seed2_reg[16]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_y[7]_i_21\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_y_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[6]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[10]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    seed3_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    seed3_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_8 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    seed3_reg_9 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    seed3_reg_10 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_11 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_12 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_13 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_14 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_15 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_16 : out STD_LOGIC_VECTOR ( 0 to 0 );
    seed3_reg_17 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    seed3_reg_18 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_19 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_20 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_21 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_22 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    seed3_reg_23 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    seed3_reg_24 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    seed3_reg_25 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_26 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_27 : out STD_LOGIC_VECTOR ( 0 to 0 );
    seed3_reg_28 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    seed3_reg_29 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_30 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_y_speed[2]_i_125\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed[2]_i_102\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_y_speed[2]_i_77\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed[2]_i_58\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed[2]_i_22\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed[2]_i_39\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_life_reg[0]_2\ : out STD_LOGIC;
    \sprite_y_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \o_sy_reg[15]\ : out STD_LOGIC;
    \o_sx_reg[5]\ : out STD_LOGIC;
    \bias[1]_i_4__1\ : out STD_LOGIC;
    \o_state_reg[0]_3\ : out STD_LOGIC;
    \o_life_reg[1]_1\ : out STD_LOGIC;
    \o_life_reg[1]_2\ : out STD_LOGIC;
    \o_sx_reg[8]\ : out STD_LOGIC;
    sprite_y : out STD_LOGIC;
    \o_ball_position_x_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \o_ball_position_y_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    restart : in STD_LOGIC;
    v_sync : in STD_LOGIC;
    sprite_y_direction_reg_0 : in STD_LOGIC;
    sprite_x_direction_reg_0 : in STD_LOGIC;
    \o_state_reg[1]_1\ : in STD_LOGIC;
    \o_tmds_reg[0]_i_34_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \o_tmds_reg[0]_i_32_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    sprite_x_direction_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \o_state_reg[2]_i_7\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    o_state3 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \o_tmds[0]_i_6\ : in STD_LOGIC;
    \o_tmds[0]_i_10_0\ : in STD_LOGIC;
    \o_tmds[0]_i_6_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \o_tmds[0]_i_6_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[3]_i_171_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[3]_i_171_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[3]_i_122_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x[11]_i_14_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x[11]_i_14_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x[11]_i_14_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_y_reg[3]_i_283_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_y[3]_i_250_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y[3]_i_247\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y[3]_i_204_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y[3]_i_140\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_y_reg[3]_i_139_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[3]_i_139_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[3]_i_98_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[3]_i_38_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_y_reg[3]_i_38_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_y_reg[3]_i_23_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[3]_i_23_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[3]_i_14_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[3]_i_14_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[10]_i_11\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[10]_i_11_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[10]_i_11_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[10]_i_11_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y[7]_i_18\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_y[7]_i_18_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y[7]_i_13_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_y[7]_i_13_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y[10]_i_14\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y[10]_i_8_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y[10]_i_8_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \o_state_reg[2]_i_28_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \o_tmds_reg[0]_i_63_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \o_tmds_reg[0]_i_63_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \o_tmds_reg[0]_i_34_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \o_tmds_reg[0]_i_23_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \o_tmds[0]_i_11_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \o_tmds_reg[0]_i_22_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \o_tmds_reg[0]_i_22_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \o_tmds[0]_i_11_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[11]_i_24_0\ : in STD_LOGIC;
    \sprite_y_speed_reg[2]_i_163_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_y_speed_reg[2]_i_163_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_y_speed_reg[2]_i_117_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed_reg[2]_i_117_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed[2]_i_89_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed[2]_i_89_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed[2]_i_87\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed[2]_i_87_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed[2]_i_42\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed[2]_i_42_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed[2]_i_26\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed[2]_i_26_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed[2]_i_16\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_y_speed[2]_i_16_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed_reg[2]_i_24_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_y_speed_reg[2]_i_24_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_y_speed_reg[2]_i_24_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_y_speed_reg[2]_i_14_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_y_speed_reg[2]_i_11_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed_reg[2]_i_11_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed[2]_i_13\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed[2]_i_13_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed[2]_i_12\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias[1]_i_16\ : in STD_LOGIC;
    \sprite_x_reg[7]_i_4_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[10]_i_4_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed_reg[2]_i_3_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \o_tmds[4]_i_4\ : in STD_LOGIC;
    \bias[1]_i_3__1\ : in STD_LOGIC;
    \bias[1]_i_6\ : in STD_LOGIC;
    \bias[1]_i_6_0\ : in STD_LOGIC;
    \bias[1]_i_6_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_3_ball_compositor : entity is "ball_compositor";
end design_1_HDMI_TOP_0_3_ball_compositor;

architecture STRUCTURE of design_1_HDMI_TOP_0_3_ball_compositor is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal cnt_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cnt_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \cnt_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \cnt_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \cnt_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \cnt_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \cnt_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \cnt_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \cnt_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \cnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \cnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \cnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \cnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \cnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \cnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \cnt_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \cnt_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \cnt_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \cnt_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \cnt_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \cnt_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \cnt_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \cnt_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \cnt_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \cnt_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \cnt_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \cnt_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \cnt_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \cnt_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \cnt_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \cnt_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \cnt_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \cnt_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \cnt_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \cnt_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \cnt_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \cnt_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \cnt_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \cnt_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \cnt_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \cnt_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \cnt_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \cnt_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \cnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \cnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \cnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \cnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \o_life[0]_i_1_n_0\ : STD_LOGIC;
  signal \o_life[1]_i_1_n_0\ : STD_LOGIC;
  signal \^o_life_reg[0]_0\ : STD_LOGIC;
  signal \^o_life_reg[1]_0\ : STD_LOGIC;
  signal \o_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \o_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \o_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \o_state[2]_i_10_n_0\ : STD_LOGIC;
  signal \o_state[2]_i_11_n_0\ : STD_LOGIC;
  signal \o_state[2]_i_12_n_0\ : STD_LOGIC;
  signal \o_state[2]_i_13_n_0\ : STD_LOGIC;
  signal \o_state[2]_i_18_n_0\ : STD_LOGIC;
  signal \o_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \o_state[2]_i_43_n_0\ : STD_LOGIC;
  signal \o_state[2]_i_44_n_0\ : STD_LOGIC;
  signal \o_state[2]_i_45_n_0\ : STD_LOGIC;
  signal \o_state[2]_i_46_n_0\ : STD_LOGIC;
  signal \o_state[2]_i_47_n_0\ : STD_LOGIC;
  signal \o_state[2]_i_48_n_0\ : STD_LOGIC;
  signal \o_state[2]_i_49_n_0\ : STD_LOGIC;
  signal \o_state[2]_i_50_n_0\ : STD_LOGIC;
  signal \o_state[2]_i_65_n_0\ : STD_LOGIC;
  signal \o_state[2]_i_66_n_0\ : STD_LOGIC;
  signal \o_state[2]_i_67_n_0\ : STD_LOGIC;
  signal \o_state[2]_i_68_n_0\ : STD_LOGIC;
  signal \o_state[2]_i_69_n_0\ : STD_LOGIC;
  signal \o_state[2]_i_6_n_0\ : STD_LOGIC;
  signal \o_state[2]_i_70_n_0\ : STD_LOGIC;
  signal \o_state[2]_i_9_n_0\ : STD_LOGIC;
  signal \^o_state_reg[0]_0\ : STD_LOGIC;
  signal \^o_state_reg[1]_0\ : STD_LOGIC;
  signal \^o_state_reg[2]_0\ : STD_LOGIC;
  signal \o_state_reg[2]_i_28_n_1\ : STD_LOGIC;
  signal \o_state_reg[2]_i_28_n_2\ : STD_LOGIC;
  signal \o_state_reg[2]_i_28_n_3\ : STD_LOGIC;
  signal \o_state_reg[2]_i_42_n_0\ : STD_LOGIC;
  signal \o_state_reg[2]_i_42_n_1\ : STD_LOGIC;
  signal \o_state_reg[2]_i_42_n_2\ : STD_LOGIC;
  signal \o_state_reg[2]_i_42_n_3\ : STD_LOGIC;
  signal \^o_sx_reg[5]\ : STD_LOGIC;
  signal \o_tmds[0]_i_100_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_102_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_103_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_104_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_105_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_114_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_115_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_116_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_117_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_118_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_18_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_19_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_20_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_21_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_55_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_59_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_60_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_61_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_62_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_64_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_66_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_68_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_69_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_70_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_71_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_98_n_0\ : STD_LOGIC;
  signal \o_tmds_reg[0]_i_22_n_3\ : STD_LOGIC;
  signal \o_tmds_reg[0]_i_23_n_3\ : STD_LOGIC;
  signal \^o_tmds_reg[0]_i_25\ : STD_LOGIC;
  signal \o_tmds_reg[0]_i_32_n_0\ : STD_LOGIC;
  signal \o_tmds_reg[0]_i_32_n_1\ : STD_LOGIC;
  signal \o_tmds_reg[0]_i_32_n_2\ : STD_LOGIC;
  signal \o_tmds_reg[0]_i_32_n_3\ : STD_LOGIC;
  signal \o_tmds_reg[0]_i_34_n_0\ : STD_LOGIC;
  signal \o_tmds_reg[0]_i_34_n_1\ : STD_LOGIC;
  signal \o_tmds_reg[0]_i_34_n_2\ : STD_LOGIC;
  signal \o_tmds_reg[0]_i_34_n_3\ : STD_LOGIC;
  signal \o_tmds_reg[0]_i_63_n_0\ : STD_LOGIC;
  signal \o_tmds_reg[0]_i_63_n_1\ : STD_LOGIC;
  signal \o_tmds_reg[0]_i_63_n_2\ : STD_LOGIC;
  signal \o_tmds_reg[0]_i_63_n_3\ : STD_LOGIC;
  signal \o_tmds_reg[0]_i_97_n_0\ : STD_LOGIC;
  signal \o_tmds_reg[0]_i_97_n_1\ : STD_LOGIC;
  signal \o_tmds_reg[0]_i_97_n_2\ : STD_LOGIC;
  signal \o_tmds_reg[0]_i_97_n_3\ : STD_LOGIC;
  signal prev_restart : STD_LOGIC;
  signal \^prev_restart_reg_0\ : STD_LOGIC;
  signal \^restart_0\ : STD_LOGIC;
  signal seed10_i_1_n_0 : STD_LOGIC;
  signal seed10_i_1_n_1 : STD_LOGIC;
  signal seed10_i_1_n_2 : STD_LOGIC;
  signal seed10_i_1_n_3 : STD_LOGIC;
  signal seed10_i_1_n_4 : STD_LOGIC;
  signal seed10_i_1_n_5 : STD_LOGIC;
  signal seed10_i_1_n_6 : STD_LOGIC;
  signal seed10_i_1_n_7 : STD_LOGIC;
  signal seed10_i_2_n_0 : STD_LOGIC;
  signal seed10_i_2_n_1 : STD_LOGIC;
  signal seed10_i_2_n_2 : STD_LOGIC;
  signal seed10_i_2_n_3 : STD_LOGIC;
  signal seed10_i_2_n_4 : STD_LOGIC;
  signal seed10_i_2_n_5 : STD_LOGIC;
  signal seed10_i_2_n_6 : STD_LOGIC;
  signal seed10_i_2_n_7 : STD_LOGIC;
  signal seed10_i_3_n_0 : STD_LOGIC;
  signal seed10_i_3_n_1 : STD_LOGIC;
  signal seed10_i_3_n_2 : STD_LOGIC;
  signal seed10_i_3_n_3 : STD_LOGIC;
  signal seed10_i_3_n_4 : STD_LOGIC;
  signal seed10_i_3_n_5 : STD_LOGIC;
  signal seed10_i_3_n_6 : STD_LOGIC;
  signal seed10_i_3_n_7 : STD_LOGIC;
  signal seed10_i_4_n_0 : STD_LOGIC;
  signal seed10_i_4_n_1 : STD_LOGIC;
  signal seed10_i_4_n_2 : STD_LOGIC;
  signal seed10_i_4_n_3 : STD_LOGIC;
  signal seed10_i_4_n_4 : STD_LOGIC;
  signal seed10_i_4_n_5 : STD_LOGIC;
  signal seed10_i_4_n_6 : STD_LOGIC;
  signal seed10_i_4_n_7 : STD_LOGIC;
  signal seed10_i_5_n_0 : STD_LOGIC;
  signal seed10_n_100 : STD_LOGIC;
  signal seed10_n_101 : STD_LOGIC;
  signal seed10_n_102 : STD_LOGIC;
  signal seed10_n_103 : STD_LOGIC;
  signal seed10_n_104 : STD_LOGIC;
  signal seed10_n_105 : STD_LOGIC;
  signal seed10_n_106 : STD_LOGIC;
  signal seed10_n_107 : STD_LOGIC;
  signal seed10_n_108 : STD_LOGIC;
  signal seed10_n_109 : STD_LOGIC;
  signal seed10_n_110 : STD_LOGIC;
  signal seed10_n_111 : STD_LOGIC;
  signal seed10_n_112 : STD_LOGIC;
  signal seed10_n_113 : STD_LOGIC;
  signal seed10_n_114 : STD_LOGIC;
  signal seed10_n_115 : STD_LOGIC;
  signal seed10_n_116 : STD_LOGIC;
  signal seed10_n_117 : STD_LOGIC;
  signal seed10_n_118 : STD_LOGIC;
  signal seed10_n_119 : STD_LOGIC;
  signal seed10_n_120 : STD_LOGIC;
  signal seed10_n_121 : STD_LOGIC;
  signal seed10_n_122 : STD_LOGIC;
  signal seed10_n_123 : STD_LOGIC;
  signal seed10_n_124 : STD_LOGIC;
  signal seed10_n_125 : STD_LOGIC;
  signal seed10_n_126 : STD_LOGIC;
  signal seed10_n_127 : STD_LOGIC;
  signal seed10_n_128 : STD_LOGIC;
  signal seed10_n_129 : STD_LOGIC;
  signal seed10_n_130 : STD_LOGIC;
  signal seed10_n_131 : STD_LOGIC;
  signal seed10_n_132 : STD_LOGIC;
  signal seed10_n_133 : STD_LOGIC;
  signal seed10_n_134 : STD_LOGIC;
  signal seed10_n_135 : STD_LOGIC;
  signal seed10_n_136 : STD_LOGIC;
  signal seed10_n_137 : STD_LOGIC;
  signal seed10_n_138 : STD_LOGIC;
  signal seed10_n_139 : STD_LOGIC;
  signal seed10_n_140 : STD_LOGIC;
  signal seed10_n_141 : STD_LOGIC;
  signal seed10_n_142 : STD_LOGIC;
  signal seed10_n_143 : STD_LOGIC;
  signal seed10_n_144 : STD_LOGIC;
  signal seed10_n_145 : STD_LOGIC;
  signal seed10_n_146 : STD_LOGIC;
  signal seed10_n_147 : STD_LOGIC;
  signal seed10_n_148 : STD_LOGIC;
  signal seed10_n_149 : STD_LOGIC;
  signal seed10_n_150 : STD_LOGIC;
  signal seed10_n_151 : STD_LOGIC;
  signal seed10_n_152 : STD_LOGIC;
  signal seed10_n_153 : STD_LOGIC;
  signal seed10_n_58 : STD_LOGIC;
  signal seed10_n_59 : STD_LOGIC;
  signal seed10_n_60 : STD_LOGIC;
  signal seed10_n_61 : STD_LOGIC;
  signal seed10_n_62 : STD_LOGIC;
  signal seed10_n_63 : STD_LOGIC;
  signal seed10_n_64 : STD_LOGIC;
  signal seed10_n_65 : STD_LOGIC;
  signal seed10_n_66 : STD_LOGIC;
  signal seed10_n_67 : STD_LOGIC;
  signal seed10_n_68 : STD_LOGIC;
  signal seed10_n_69 : STD_LOGIC;
  signal seed10_n_70 : STD_LOGIC;
  signal seed10_n_71 : STD_LOGIC;
  signal seed10_n_72 : STD_LOGIC;
  signal seed10_n_73 : STD_LOGIC;
  signal seed10_n_74 : STD_LOGIC;
  signal seed10_n_75 : STD_LOGIC;
  signal seed10_n_76 : STD_LOGIC;
  signal seed10_n_77 : STD_LOGIC;
  signal seed10_n_78 : STD_LOGIC;
  signal seed10_n_79 : STD_LOGIC;
  signal seed10_n_80 : STD_LOGIC;
  signal seed10_n_81 : STD_LOGIC;
  signal seed10_n_82 : STD_LOGIC;
  signal seed10_n_83 : STD_LOGIC;
  signal seed10_n_84 : STD_LOGIC;
  signal seed10_n_85 : STD_LOGIC;
  signal seed10_n_86 : STD_LOGIC;
  signal seed10_n_87 : STD_LOGIC;
  signal seed10_n_88 : STD_LOGIC;
  signal seed10_n_89 : STD_LOGIC;
  signal seed10_n_90 : STD_LOGIC;
  signal seed10_n_91 : STD_LOGIC;
  signal seed10_n_92 : STD_LOGIC;
  signal seed10_n_93 : STD_LOGIC;
  signal seed10_n_94 : STD_LOGIC;
  signal seed10_n_95 : STD_LOGIC;
  signal seed10_n_96 : STD_LOGIC;
  signal seed10_n_97 : STD_LOGIC;
  signal seed10_n_98 : STD_LOGIC;
  signal seed10_n_99 : STD_LOGIC;
  signal \^seed1_reg[4]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^seed1_reg[6]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^seed1_reg[8]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^seed1_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^seed1_reg_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^seed1_reg_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \seed1_reg__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal seed1_reg_i_1_n_2 : STD_LOGIC;
  signal seed1_reg_i_1_n_3 : STD_LOGIC;
  signal seed1_reg_i_1_n_5 : STD_LOGIC;
  signal seed1_reg_i_1_n_6 : STD_LOGIC;
  signal seed1_reg_i_1_n_7 : STD_LOGIC;
  signal seed1_reg_i_2_n_0 : STD_LOGIC;
  signal seed1_reg_i_2_n_1 : STD_LOGIC;
  signal seed1_reg_i_2_n_2 : STD_LOGIC;
  signal seed1_reg_i_2_n_3 : STD_LOGIC;
  signal seed1_reg_i_2_n_4 : STD_LOGIC;
  signal seed1_reg_i_2_n_5 : STD_LOGIC;
  signal seed1_reg_i_2_n_6 : STD_LOGIC;
  signal seed1_reg_i_2_n_7 : STD_LOGIC;
  signal seed1_reg_i_3_n_0 : STD_LOGIC;
  signal seed1_reg_i_3_n_1 : STD_LOGIC;
  signal seed1_reg_i_3_n_2 : STD_LOGIC;
  signal seed1_reg_i_3_n_3 : STD_LOGIC;
  signal seed1_reg_i_3_n_4 : STD_LOGIC;
  signal seed1_reg_i_3_n_5 : STD_LOGIC;
  signal seed1_reg_i_3_n_6 : STD_LOGIC;
  signal seed1_reg_i_3_n_7 : STD_LOGIC;
  signal seed1_reg_i_4_n_0 : STD_LOGIC;
  signal seed1_reg_i_4_n_1 : STD_LOGIC;
  signal seed1_reg_i_4_n_2 : STD_LOGIC;
  signal seed1_reg_i_4_n_3 : STD_LOGIC;
  signal seed1_reg_i_4_n_4 : STD_LOGIC;
  signal seed1_reg_i_4_n_5 : STD_LOGIC;
  signal seed1_reg_i_4_n_6 : STD_LOGIC;
  signal seed1_reg_i_4_n_7 : STD_LOGIC;
  signal seed1_reg_n_58 : STD_LOGIC;
  signal seed1_reg_n_59 : STD_LOGIC;
  signal seed1_reg_n_60 : STD_LOGIC;
  signal seed1_reg_n_61 : STD_LOGIC;
  signal seed1_reg_n_62 : STD_LOGIC;
  signal seed1_reg_n_63 : STD_LOGIC;
  signal seed1_reg_n_64 : STD_LOGIC;
  signal seed1_reg_n_65 : STD_LOGIC;
  signal seed1_reg_n_66 : STD_LOGIC;
  signal seed1_reg_n_67 : STD_LOGIC;
  signal seed1_reg_n_68 : STD_LOGIC;
  signal seed1_reg_n_69 : STD_LOGIC;
  signal seed1_reg_n_70 : STD_LOGIC;
  signal seed1_reg_n_71 : STD_LOGIC;
  signal seed1_reg_n_72 : STD_LOGIC;
  signal seed1_reg_n_73 : STD_LOGIC;
  signal seed1_reg_n_74 : STD_LOGIC;
  signal seed1_reg_n_75 : STD_LOGIC;
  signal seed1_reg_n_76 : STD_LOGIC;
  signal seed1_reg_n_77 : STD_LOGIC;
  signal seed1_reg_n_78 : STD_LOGIC;
  signal seed1_reg_n_79 : STD_LOGIC;
  signal seed1_reg_n_80 : STD_LOGIC;
  signal seed1_reg_n_81 : STD_LOGIC;
  signal seed1_reg_n_82 : STD_LOGIC;
  signal seed1_reg_n_83 : STD_LOGIC;
  signal seed1_reg_n_84 : STD_LOGIC;
  signal seed1_reg_n_85 : STD_LOGIC;
  signal seed1_reg_n_86 : STD_LOGIC;
  signal seed1_reg_n_87 : STD_LOGIC;
  signal seed1_reg_n_88 : STD_LOGIC;
  signal seed1_reg_n_89 : STD_LOGIC;
  signal seed1_reg_n_90 : STD_LOGIC;
  signal seed20_n_100 : STD_LOGIC;
  signal seed20_n_101 : STD_LOGIC;
  signal seed20_n_102 : STD_LOGIC;
  signal seed20_n_103 : STD_LOGIC;
  signal seed20_n_104 : STD_LOGIC;
  signal seed20_n_105 : STD_LOGIC;
  signal seed20_n_106 : STD_LOGIC;
  signal seed20_n_107 : STD_LOGIC;
  signal seed20_n_108 : STD_LOGIC;
  signal seed20_n_109 : STD_LOGIC;
  signal seed20_n_110 : STD_LOGIC;
  signal seed20_n_111 : STD_LOGIC;
  signal seed20_n_112 : STD_LOGIC;
  signal seed20_n_113 : STD_LOGIC;
  signal seed20_n_114 : STD_LOGIC;
  signal seed20_n_115 : STD_LOGIC;
  signal seed20_n_116 : STD_LOGIC;
  signal seed20_n_117 : STD_LOGIC;
  signal seed20_n_118 : STD_LOGIC;
  signal seed20_n_119 : STD_LOGIC;
  signal seed20_n_120 : STD_LOGIC;
  signal seed20_n_121 : STD_LOGIC;
  signal seed20_n_122 : STD_LOGIC;
  signal seed20_n_123 : STD_LOGIC;
  signal seed20_n_124 : STD_LOGIC;
  signal seed20_n_125 : STD_LOGIC;
  signal seed20_n_126 : STD_LOGIC;
  signal seed20_n_127 : STD_LOGIC;
  signal seed20_n_128 : STD_LOGIC;
  signal seed20_n_129 : STD_LOGIC;
  signal seed20_n_130 : STD_LOGIC;
  signal seed20_n_131 : STD_LOGIC;
  signal seed20_n_132 : STD_LOGIC;
  signal seed20_n_133 : STD_LOGIC;
  signal seed20_n_134 : STD_LOGIC;
  signal seed20_n_135 : STD_LOGIC;
  signal seed20_n_136 : STD_LOGIC;
  signal seed20_n_137 : STD_LOGIC;
  signal seed20_n_138 : STD_LOGIC;
  signal seed20_n_139 : STD_LOGIC;
  signal seed20_n_140 : STD_LOGIC;
  signal seed20_n_141 : STD_LOGIC;
  signal seed20_n_142 : STD_LOGIC;
  signal seed20_n_143 : STD_LOGIC;
  signal seed20_n_144 : STD_LOGIC;
  signal seed20_n_145 : STD_LOGIC;
  signal seed20_n_146 : STD_LOGIC;
  signal seed20_n_147 : STD_LOGIC;
  signal seed20_n_148 : STD_LOGIC;
  signal seed20_n_149 : STD_LOGIC;
  signal seed20_n_150 : STD_LOGIC;
  signal seed20_n_151 : STD_LOGIC;
  signal seed20_n_152 : STD_LOGIC;
  signal seed20_n_153 : STD_LOGIC;
  signal seed20_n_58 : STD_LOGIC;
  signal seed20_n_59 : STD_LOGIC;
  signal seed20_n_60 : STD_LOGIC;
  signal seed20_n_61 : STD_LOGIC;
  signal seed20_n_62 : STD_LOGIC;
  signal seed20_n_63 : STD_LOGIC;
  signal seed20_n_64 : STD_LOGIC;
  signal seed20_n_65 : STD_LOGIC;
  signal seed20_n_66 : STD_LOGIC;
  signal seed20_n_67 : STD_LOGIC;
  signal seed20_n_68 : STD_LOGIC;
  signal seed20_n_69 : STD_LOGIC;
  signal seed20_n_70 : STD_LOGIC;
  signal seed20_n_71 : STD_LOGIC;
  signal seed20_n_72 : STD_LOGIC;
  signal seed20_n_73 : STD_LOGIC;
  signal seed20_n_74 : STD_LOGIC;
  signal seed20_n_75 : STD_LOGIC;
  signal seed20_n_76 : STD_LOGIC;
  signal seed20_n_77 : STD_LOGIC;
  signal seed20_n_78 : STD_LOGIC;
  signal seed20_n_79 : STD_LOGIC;
  signal seed20_n_80 : STD_LOGIC;
  signal seed20_n_81 : STD_LOGIC;
  signal seed20_n_82 : STD_LOGIC;
  signal seed20_n_83 : STD_LOGIC;
  signal seed20_n_84 : STD_LOGIC;
  signal seed20_n_85 : STD_LOGIC;
  signal seed20_n_86 : STD_LOGIC;
  signal seed20_n_87 : STD_LOGIC;
  signal seed20_n_88 : STD_LOGIC;
  signal seed20_n_89 : STD_LOGIC;
  signal seed20_n_90 : STD_LOGIC;
  signal seed20_n_91 : STD_LOGIC;
  signal seed20_n_92 : STD_LOGIC;
  signal seed20_n_93 : STD_LOGIC;
  signal seed20_n_94 : STD_LOGIC;
  signal seed20_n_95 : STD_LOGIC;
  signal seed20_n_96 : STD_LOGIC;
  signal seed20_n_97 : STD_LOGIC;
  signal seed20_n_98 : STD_LOGIC;
  signal seed20_n_99 : STD_LOGIC;
  signal \^seed2_reg[12]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^seed2_reg[12]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^seed2_reg[16]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^seed2_reg[16]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^seed2_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^seed2_reg[4]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^seed2_reg[4]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^seed2_reg[7]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^seed2_reg[8]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^seed2_reg_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \seed2_reg__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal seed2_reg_n_58 : STD_LOGIC;
  signal seed2_reg_n_59 : STD_LOGIC;
  signal seed2_reg_n_60 : STD_LOGIC;
  signal seed2_reg_n_61 : STD_LOGIC;
  signal seed2_reg_n_62 : STD_LOGIC;
  signal seed2_reg_n_63 : STD_LOGIC;
  signal seed2_reg_n_64 : STD_LOGIC;
  signal seed2_reg_n_65 : STD_LOGIC;
  signal seed2_reg_n_66 : STD_LOGIC;
  signal seed2_reg_n_67 : STD_LOGIC;
  signal seed2_reg_n_68 : STD_LOGIC;
  signal seed2_reg_n_69 : STD_LOGIC;
  signal seed2_reg_n_70 : STD_LOGIC;
  signal seed2_reg_n_71 : STD_LOGIC;
  signal seed2_reg_n_72 : STD_LOGIC;
  signal seed2_reg_n_73 : STD_LOGIC;
  signal seed2_reg_n_74 : STD_LOGIC;
  signal seed2_reg_n_75 : STD_LOGIC;
  signal seed2_reg_n_76 : STD_LOGIC;
  signal seed2_reg_n_77 : STD_LOGIC;
  signal seed2_reg_n_78 : STD_LOGIC;
  signal seed2_reg_n_79 : STD_LOGIC;
  signal seed2_reg_n_80 : STD_LOGIC;
  signal seed2_reg_n_81 : STD_LOGIC;
  signal seed2_reg_n_82 : STD_LOGIC;
  signal seed2_reg_n_83 : STD_LOGIC;
  signal seed2_reg_n_84 : STD_LOGIC;
  signal seed2_reg_n_85 : STD_LOGIC;
  signal seed2_reg_n_86 : STD_LOGIC;
  signal seed2_reg_n_87 : STD_LOGIC;
  signal seed2_reg_n_88 : STD_LOGIC;
  signal seed2_reg_n_89 : STD_LOGIC;
  signal seed2_reg_n_90 : STD_LOGIC;
  signal \^seed3_reg_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^seed3_reg_23\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^seed3_reg_24\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^seed3_reg_28\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^seed3_reg_9\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal seed3_reg_n_100 : STD_LOGIC;
  signal seed3_reg_n_101 : STD_LOGIC;
  signal seed3_reg_n_102 : STD_LOGIC;
  signal seed3_reg_n_103 : STD_LOGIC;
  signal seed3_reg_n_104 : STD_LOGIC;
  signal seed3_reg_n_105 : STD_LOGIC;
  signal seed3_reg_n_74 : STD_LOGIC;
  signal seed3_reg_n_75 : STD_LOGIC;
  signal seed3_reg_n_76 : STD_LOGIC;
  signal seed3_reg_n_77 : STD_LOGIC;
  signal seed3_reg_n_78 : STD_LOGIC;
  signal seed3_reg_n_79 : STD_LOGIC;
  signal seed3_reg_n_80 : STD_LOGIC;
  signal seed3_reg_n_81 : STD_LOGIC;
  signal seed3_reg_n_82 : STD_LOGIC;
  signal seed3_reg_n_83 : STD_LOGIC;
  signal seed3_reg_n_84 : STD_LOGIC;
  signal seed3_reg_n_85 : STD_LOGIC;
  signal seed3_reg_n_86 : STD_LOGIC;
  signal seed3_reg_n_87 : STD_LOGIC;
  signal seed3_reg_n_88 : STD_LOGIC;
  signal seed3_reg_n_89 : STD_LOGIC;
  signal seed3_reg_n_90 : STD_LOGIC;
  signal seed3_reg_n_91 : STD_LOGIC;
  signal seed3_reg_n_92 : STD_LOGIC;
  signal seed3_reg_n_93 : STD_LOGIC;
  signal seed3_reg_n_94 : STD_LOGIC;
  signal seed3_reg_n_95 : STD_LOGIC;
  signal seed3_reg_n_96 : STD_LOGIC;
  signal seed3_reg_n_97 : STD_LOGIC;
  signal seed3_reg_n_98 : STD_LOGIC;
  signal seed3_reg_n_99 : STD_LOGIC;
  signal seed40 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^seed4_reg[1]_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sprite_x0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sprite_x1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \sprite_x[0]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x[10]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x[11]_i_10_n_0\ : STD_LOGIC;
  signal \sprite_x[11]_i_11_n_0\ : STD_LOGIC;
  signal \sprite_x[11]_i_12_n_0\ : STD_LOGIC;
  signal \sprite_x[11]_i_13_n_0\ : STD_LOGIC;
  signal \sprite_x[11]_i_14_n_0\ : STD_LOGIC;
  signal \sprite_x[11]_i_15_n_0\ : STD_LOGIC;
  signal \sprite_x[11]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x[11]_i_20_n_0\ : STD_LOGIC;
  signal \sprite_x[11]_i_25_n_0\ : STD_LOGIC;
  signal \sprite_x[11]_i_26_n_0\ : STD_LOGIC;
  signal \sprite_x[11]_i_27_n_0\ : STD_LOGIC;
  signal \sprite_x[11]_i_28_n_0\ : STD_LOGIC;
  signal \sprite_x[11]_i_29_n_0\ : STD_LOGIC;
  signal \sprite_x[11]_i_30_n_0\ : STD_LOGIC;
  signal \sprite_x[11]_i_31_n_0\ : STD_LOGIC;
  signal \sprite_x[11]_i_32_n_0\ : STD_LOGIC;
  signal \sprite_x[11]_i_33_n_0\ : STD_LOGIC;
  signal \sprite_x[11]_i_34_n_0\ : STD_LOGIC;
  signal \sprite_x[11]_i_35_n_0\ : STD_LOGIC;
  signal \sprite_x[11]_i_39_n_0\ : STD_LOGIC;
  signal \sprite_x[11]_i_41_n_0\ : STD_LOGIC;
  signal \sprite_x[11]_i_42_n_0\ : STD_LOGIC;
  signal \sprite_x[11]_i_43_n_0\ : STD_LOGIC;
  signal \sprite_x[11]_i_44_n_0\ : STD_LOGIC;
  signal \sprite_x[11]_i_45_n_0\ : STD_LOGIC;
  signal \sprite_x[11]_i_46_n_0\ : STD_LOGIC;
  signal \sprite_x[11]_i_47_n_0\ : STD_LOGIC;
  signal \sprite_x[11]_i_48_n_0\ : STD_LOGIC;
  signal \sprite_x[11]_i_49_n_0\ : STD_LOGIC;
  signal \sprite_x[11]_i_4_n_0\ : STD_LOGIC;
  signal \sprite_x[11]_i_7_n_0\ : STD_LOGIC;
  signal \sprite_x[11]_i_8_n_0\ : STD_LOGIC;
  signal \sprite_x[11]_i_9_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x[13]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x[14]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x[15]_i_10_n_0\ : STD_LOGIC;
  signal \sprite_x[15]_i_11_n_0\ : STD_LOGIC;
  signal \sprite_x[15]_i_12_n_0\ : STD_LOGIC;
  signal \sprite_x[15]_i_13_n_0\ : STD_LOGIC;
  signal \sprite_x[15]_i_2_n_0\ : STD_LOGIC;
  signal \sprite_x[15]_i_4_n_0\ : STD_LOGIC;
  signal \sprite_x[15]_i_5_n_0\ : STD_LOGIC;
  signal \sprite_x[15]_i_6_n_0\ : STD_LOGIC;
  signal \sprite_x[15]_i_7_n_0\ : STD_LOGIC;
  signal \sprite_x[15]_i_9_n_0\ : STD_LOGIC;
  signal \sprite_x[1]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x[2]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_100_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_101_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_102_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_103_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_104_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_105_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_106_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_107_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_108_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_109_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_10_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_110_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_111_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_112_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_113_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_114_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_115_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_116_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_117_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_118_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_119_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_11_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_120_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_121_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_123_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_124_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_125_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_126_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_127_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_128_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_129_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_12_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_130_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_134_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_135_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_136_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_138_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_139_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_140_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_141_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_142_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_143_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_144_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_145_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_146_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_147_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_148_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_149_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_150_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_151_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_152_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_153_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_154_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_155_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_156_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_157_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_158_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_159_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_15_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_160_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_161_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_162_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_163_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_164_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_165_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_166_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_167_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_168_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_169_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_16_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_170_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_172_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_173_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_174_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_175_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_176_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_177_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_178_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_179_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_17_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_182_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_183_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_185_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_186_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_187_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_188_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_189_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_18_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_190_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_191_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_192_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_193_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_194_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_195_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_196_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_197_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_198_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_199_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_19_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_200_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_201_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_202_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_203_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_204_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_205_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_206_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_207_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_208_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_209_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_20_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_210_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_211_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_212_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_213_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_214_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_215_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_218_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_219_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_21_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_220_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_221_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_227_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_228_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_229_n_0\ : STD_LOGIC;
  signal \^sprite_x[3]_i_22_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \sprite_x[3]_i_22_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_230_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_231_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_232_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_233_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_234_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_235_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_236_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_237_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_238_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_239_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_240_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_241_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_242_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_243_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_244_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_245_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_246_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_247_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_248_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_249_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_24_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_251_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_252_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_253_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_256_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_257_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_258_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_259_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_25_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_260_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_261_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_262_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_263_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_264_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_265_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_266_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_267_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_269_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_26_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_270_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_271_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_272_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_273_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_274_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_275_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_276_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_277_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_278_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_27_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_28_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_29_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_30_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_31_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_36_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_37_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_38_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_3_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_40_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_41_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_45_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_46_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_48_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_49_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_50_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_51_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_52_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_53_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_54_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_55_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_56_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_5_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_60_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_61_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_63_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_64_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_65_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_66_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_67_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_68_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_69_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_6_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_70_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_71_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_72_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_73_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_74_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_75_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_76_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_77_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_78_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_79_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_7_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_80_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_81_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_82_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_83_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_84_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_85_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_86_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_87_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_88_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_89_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_8_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_90_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_91_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_92_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_93_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_94_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_95_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_96_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_97_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_98_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_99_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_9_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_2_n_0\ : STD_LOGIC;
  signal \sprite_x[5]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x[5]_i_2_n_0\ : STD_LOGIC;
  signal \sprite_x[5]_i_4_n_0\ : STD_LOGIC;
  signal \sprite_x[5]_i_5_n_0\ : STD_LOGIC;
  signal \sprite_x[6]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x[6]_i_2_n_0\ : STD_LOGIC;
  signal \sprite_x[7]_i_10_n_0\ : STD_LOGIC;
  signal \sprite_x[7]_i_11_n_0\ : STD_LOGIC;
  signal \sprite_x[7]_i_12_n_0\ : STD_LOGIC;
  signal \sprite_x[7]_i_18_n_0\ : STD_LOGIC;
  signal \sprite_x[7]_i_19_n_0\ : STD_LOGIC;
  signal \sprite_x[7]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x[7]_i_20_n_0\ : STD_LOGIC;
  signal \sprite_x[7]_i_21_n_0\ : STD_LOGIC;
  signal \sprite_x[7]_i_22_n_0\ : STD_LOGIC;
  signal \sprite_x[7]_i_23_n_0\ : STD_LOGIC;
  signal \sprite_x[7]_i_24_n_0\ : STD_LOGIC;
  signal \^sprite_x[7]_i_25_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sprite_x[7]_i_25_n_0\ : STD_LOGIC;
  signal \sprite_x[7]_i_26_n_0\ : STD_LOGIC;
  signal \sprite_x[7]_i_28_n_0\ : STD_LOGIC;
  signal \sprite_x[7]_i_29_n_0\ : STD_LOGIC;
  signal \sprite_x[7]_i_30_n_0\ : STD_LOGIC;
  signal \sprite_x[7]_i_34_n_0\ : STD_LOGIC;
  signal \sprite_x[7]_i_35_n_0\ : STD_LOGIC;
  signal \sprite_x[7]_i_36_n_0\ : STD_LOGIC;
  signal \sprite_x[7]_i_37_n_0\ : STD_LOGIC;
  signal \sprite_x[7]_i_38_n_0\ : STD_LOGIC;
  signal \sprite_x[7]_i_39_n_0\ : STD_LOGIC;
  signal \sprite_x[7]_i_3_n_0\ : STD_LOGIC;
  signal \sprite_x[7]_i_40_n_0\ : STD_LOGIC;
  signal \sprite_x[7]_i_41_n_0\ : STD_LOGIC;
  signal \sprite_x[7]_i_42_n_0\ : STD_LOGIC;
  signal \sprite_x[7]_i_43_n_0\ : STD_LOGIC;
  signal \sprite_x[7]_i_44_n_0\ : STD_LOGIC;
  signal \sprite_x[7]_i_45_n_0\ : STD_LOGIC;
  signal \sprite_x[7]_i_46_n_0\ : STD_LOGIC;
  signal \sprite_x[7]_i_47_n_0\ : STD_LOGIC;
  signal \sprite_x[7]_i_48_n_0\ : STD_LOGIC;
  signal \sprite_x[7]_i_49_n_0\ : STD_LOGIC;
  signal \sprite_x[7]_i_50_n_0\ : STD_LOGIC;
  signal \sprite_x[7]_i_51_n_0\ : STD_LOGIC;
  signal \sprite_x[7]_i_52_n_0\ : STD_LOGIC;
  signal \sprite_x[7]_i_53_n_0\ : STD_LOGIC;
  signal \sprite_x[7]_i_54_n_0\ : STD_LOGIC;
  signal \sprite_x[7]_i_55_n_0\ : STD_LOGIC;
  signal \sprite_x[7]_i_56_n_0\ : STD_LOGIC;
  signal \sprite_x[7]_i_57_n_0\ : STD_LOGIC;
  signal \sprite_x[7]_i_58_n_0\ : STD_LOGIC;
  signal \sprite_x[7]_i_59_n_0\ : STD_LOGIC;
  signal \sprite_x[7]_i_5_n_0\ : STD_LOGIC;
  signal \sprite_x[7]_i_60_n_0\ : STD_LOGIC;
  signal \sprite_x[7]_i_61_n_0\ : STD_LOGIC;
  signal \sprite_x[7]_i_62_n_0\ : STD_LOGIC;
  signal \sprite_x[7]_i_63_n_0\ : STD_LOGIC;
  signal \sprite_x[7]_i_6_n_0\ : STD_LOGIC;
  signal \sprite_x[7]_i_7_n_0\ : STD_LOGIC;
  signal \sprite_x[7]_i_8_n_0\ : STD_LOGIC;
  signal \sprite_x[7]_i_9_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_2_n_0\ : STD_LOGIC;
  signal \sprite_x[9]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x[9]_i_2_n_0\ : STD_LOGIC;
  signal \sprite_x[9]_i_4_n_0\ : STD_LOGIC;
  signal \sprite_x[9]_i_5_n_0\ : STD_LOGIC;
  signal \sprite_x[9]_i_6_n_0\ : STD_LOGIC;
  signal \^sprite_x_direction__0\ : STD_LOGIC;
  signal sprite_x_direction_i_5_n_0 : STD_LOGIC;
  signal sprite_x_direction_i_6_n_0 : STD_LOGIC;
  signal \^sprite_x_reg[0]_0\ : STD_LOGIC;
  signal \sprite_x_reg[11]_i_16_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[11]_i_16_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[11]_i_16_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[11]_i_16_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[11]_i_16_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[11]_i_16_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[11]_i_16_n_7\ : STD_LOGIC;
  signal \sprite_x_reg[11]_i_24_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[11]_i_24_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[11]_i_24_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[11]_i_24_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[11]_i_36_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[11]_i_36_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[11]_i_37_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[11]_i_37_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[11]_i_38_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[11]_i_38_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[11]_i_5_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[11]_i_5_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[11]_i_5_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[11]_i_5_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[11]_i_5_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[11]_i_5_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[11]_i_5_n_7\ : STD_LOGIC;
  signal \sprite_x_reg[11]_i_6_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[11]_i_6_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[11]_i_6_n_7\ : STD_LOGIC;
  signal \^sprite_x_reg[12]_0\ : STD_LOGIC;
  signal \^sprite_x_reg[12]_1\ : STD_LOGIC;
  signal \^sprite_x_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sprite_x_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[15]_i_8_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[15]_i_8_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[15]_i_8_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[15]_i_8_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[15]_i_8_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[15]_i_8_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[15]_i_8_n_7\ : STD_LOGIC;
  signal \^sprite_x_reg[1]_0\ : STD_LOGIC;
  signal \^sprite_x_reg[2]_0\ : STD_LOGIC;
  signal \^sprite_x_reg[3]_0\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_122_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_122_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_122_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_122_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_131_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_131_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_131_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_131_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_131_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_131_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_131_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_131_n_7\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_132_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_132_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_132_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_132_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_132_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_132_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_132_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_132_n_7\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_133_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_133_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_133_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_133_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_133_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_133_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_133_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_133_n_7\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_137_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_137_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_137_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_137_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_137_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_137_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_137_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_137_n_7\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_13_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_13_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_13_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_13_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_14_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_14_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_14_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_14_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_171_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_171_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_171_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_171_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_180_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_180_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_180_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_180_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_180_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_180_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_180_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_180_n_7\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_181_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_181_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_181_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_181_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_181_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_181_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_181_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_181_n_7\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_184_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_184_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_184_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_184_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_184_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_184_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_184_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_184_n_7\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_216_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_216_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_216_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_216_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_225_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_225_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_225_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_225_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_225_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_225_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_225_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_226_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_226_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_226_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_226_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_226_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_23_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_23_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_23_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_23_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_254_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_254_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_254_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_254_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_255_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_255_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_255_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_255_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_255_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_255_n_7\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_268_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_268_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_268_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_268_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_268_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_32_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_32_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_32_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_32_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_32_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_32_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_32_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_32_n_7\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_33_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_33_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_33_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_33_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_33_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_33_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_33_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_33_n_7\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_34_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_34_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_34_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_34_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_34_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_34_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_34_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_34_n_7\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_35_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_35_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_35_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_35_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_35_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_35_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_35_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_35_n_7\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_39_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_39_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_39_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_39_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_39_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_39_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_39_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_39_n_7\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_42_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_42_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_42_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_42_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_42_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_42_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_42_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_42_n_7\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_43_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_43_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_43_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_43_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_43_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_43_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_43_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_43_n_7\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_44_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_44_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_44_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_44_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_44_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_44_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_44_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_44_n_7\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_47_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_47_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_47_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_47_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_4_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_4_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_4_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_4_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_4_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_57_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_57_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_57_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_57_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_57_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_57_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_57_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_57_n_7\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_58_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_58_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_58_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_58_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_58_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_58_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_58_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_58_n_7\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_59_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_59_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_59_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_59_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_59_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_59_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_59_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_59_n_7\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_62_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_62_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_62_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_62_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_62_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_62_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_62_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[3]_i_62_n_7\ : STD_LOGIC;
  signal \sprite_x_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[5]_i_3_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[5]_i_3_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[5]_i_3_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[5]_i_3_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[5]_i_3_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[5]_i_3_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[5]_i_3_n_7\ : STD_LOGIC;
  signal \^sprite_x_reg[6]_0\ : STD_LOGIC;
  signal \sprite_x_reg[7]_i_14_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[7]_i_14_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[7]_i_14_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[7]_i_14_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[7]_i_27_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[7]_i_27_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[7]_i_27_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[7]_i_27_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[7]_i_27_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[7]_i_27_n_7\ : STD_LOGIC;
  signal \sprite_x_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[7]_i_31_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[7]_i_31_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[7]_i_31_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[7]_i_31_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[7]_i_31_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[7]_i_31_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[7]_i_31_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[7]_i_31_n_7\ : STD_LOGIC;
  signal \sprite_x_reg[7]_i_32_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[7]_i_32_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[7]_i_32_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[7]_i_32_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[7]_i_32_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[7]_i_32_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[7]_i_32_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[7]_i_32_n_7\ : STD_LOGIC;
  signal \sprite_x_reg[7]_i_33_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[7]_i_33_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[7]_i_33_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[7]_i_33_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[7]_i_33_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[7]_i_33_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[7]_i_33_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[7]_i_33_n_7\ : STD_LOGIC;
  signal \sprite_x_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[7]_i_4_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[7]_i_4_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \sprite_x_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[9]_i_3_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[9]_i_3_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[9]_i_3_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[9]_i_3_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[9]_i_3_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[9]_i_3_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[9]_i_3_n_7\ : STD_LOGIC;
  signal \sprite_x_speed[0]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x_speed[1]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x_speed[2]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x_speed_reg_n_0_[0]\ : STD_LOGIC;
  signal \sprite_x_speed_reg_n_0_[1]\ : STD_LOGIC;
  signal \sprite_x_speed_reg_n_0_[2]\ : STD_LOGIC;
  signal sprite_y0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sprite_y1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \sprite_y[0]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_y[10]_i_12_n_0\ : STD_LOGIC;
  signal \sprite_y[10]_i_18_n_0\ : STD_LOGIC;
  signal \sprite_y[10]_i_19_n_0\ : STD_LOGIC;
  signal \sprite_y[10]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_y[10]_i_20_n_0\ : STD_LOGIC;
  signal \sprite_y[10]_i_21_n_0\ : STD_LOGIC;
  signal \^sprite_y[10]_i_22\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \sprite_y[10]_i_2_n_0\ : STD_LOGIC;
  signal \sprite_y[10]_i_3_n_0\ : STD_LOGIC;
  signal \sprite_y[10]_i_5_n_0\ : STD_LOGIC;
  signal \sprite_y[10]_i_6_n_0\ : STD_LOGIC;
  signal \sprite_y[10]_i_7_n_0\ : STD_LOGIC;
  signal \sprite_y[10]_i_8_n_0\ : STD_LOGIC;
  signal \sprite_y[10]_i_9_n_0\ : STD_LOGIC;
  signal \sprite_y[11]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_y[11]_i_3_n_0\ : STD_LOGIC;
  signal \sprite_y[11]_i_4_n_0\ : STD_LOGIC;
  signal \sprite_y[11]_i_5_n_0\ : STD_LOGIC;
  signal \sprite_y[11]_i_6_n_0\ : STD_LOGIC;
  signal \sprite_y[12]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_y[13]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_y[14]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_10_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_11_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_12_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_3_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_4_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_5_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_6_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_8_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_9_n_0\ : STD_LOGIC;
  signal \sprite_y[1]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_y[2]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_10_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_110_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_111_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_112_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_113_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_114_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_115_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_116_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_117_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_118_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_119_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_11_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_120_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_121_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_122_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_123_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_124_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_125_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_126_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_127_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_128_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_129_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_12_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_130_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_131_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_132_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_133_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_142_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_143_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_146_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_147_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_151_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_152_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_153_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_154_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_155_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_156_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_157_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_158_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_159_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_160_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_161_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_162_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_163_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_164_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_165_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_166_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_167_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_168_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_169_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_170_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_171_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_172_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_173_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_174_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_177_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_178_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_179_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_180_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_181_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_182_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_183_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_184_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_185_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_186_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_187_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_188_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_189_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_190_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_191_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_192_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_193_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_194_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_195_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_196_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_197_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_198_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_199_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_200_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_201_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_202_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_204_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_205_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_207_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_208_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_209_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_210_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_216_n_0\ : STD_LOGIC;
  signal \^sprite_y[3]_i_22\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sprite_y[3]_i_220_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_221_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_222_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_223_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_224_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_225_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_226_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_227_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_228_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_229_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_230_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_232_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_233_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_234_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_235_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_236_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_237_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_238_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_239_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_240_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_241_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_242_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_243_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_244_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_245_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_246_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_248_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_249_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_250_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_258_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_259_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_260_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_261_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_262_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_263_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_264_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_265_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_266_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_267_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_268_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_269_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_270_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_271_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_272_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_273_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_275_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_276_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_277_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_278_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_279_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_280_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_281_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_282_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_289_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_290_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_291_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_292_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_293_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_294_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_295_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_296_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_297_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_298_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_299_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_301_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_302_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_303_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_304_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_305_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_306_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_307_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_308_n_0\ : STD_LOGIC;
  signal \^sprite_y[3]_i_31\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \sprite_y[3]_i_315_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_316_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_317_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_318_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_320_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_321_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_322_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_323_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_324_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_325_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_326_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_327_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_331_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_332_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_333_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_334_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_335_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_336_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_338_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_339_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_340_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_341_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_342_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_343_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_344_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_345_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_346_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_347_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_348_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_349_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_350_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_351_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_4_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_50_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_51_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_52_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_53_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_54_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_55_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_56_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_57_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_58_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_59_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_5_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_60_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_61_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_62_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_63_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_64_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_65_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_66_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_67_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_68_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_69_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_6_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_70_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_71_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_72_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_73_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_74_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_75_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_76_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_77_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_78_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_79_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_7_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_80_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_81_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_82_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_83_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_84_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_85_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_86_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_87_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_88_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_89_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_8_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_90_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_91_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_92_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_93_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_94_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_95_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_96_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_97_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_9_n_0\ : STD_LOGIC;
  signal \sprite_y[4]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_y[4]_i_2_n_0\ : STD_LOGIC;
  signal \sprite_y[4]_i_3_n_0\ : STD_LOGIC;
  signal \sprite_y[5]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_y[5]_i_2_n_0\ : STD_LOGIC;
  signal \sprite_y[5]_i_3_n_0\ : STD_LOGIC;
  signal \sprite_y[6]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_y[6]_i_2_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_10_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_11_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_12_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_13_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_17_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_1_n_0\ : STD_LOGIC;
  signal \^sprite_y[7]_i_29\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \sprite_y[7]_i_33_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_34_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_35_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_36_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_37_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_38_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_39_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_40_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_41_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_42_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_43_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_4_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_5_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_6_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_7_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_8_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_9_n_0\ : STD_LOGIC;
  signal \sprite_y[8]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_y[8]_i_2_n_0\ : STD_LOGIC;
  signal \sprite_y[8]_i_3_n_0\ : STD_LOGIC;
  signal \sprite_y[9]_i_1_n_0\ : STD_LOGIC;
  signal sprite_y_0 : STD_LOGIC;
  signal \^sprite_y_direction__0\ : STD_LOGIC;
  signal sprite_y_direction_i_4_n_0 : STD_LOGIC;
  signal \^sprite_y_reg[0]_1\ : STD_LOGIC;
  signal \sprite_y_reg[10]_i_10_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[10]_i_10_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[10]_i_10_n_7\ : STD_LOGIC;
  signal \sprite_y_reg[10]_i_17_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[10]_i_17_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[10]_i_17_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[10]_i_4_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[10]_i_4_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[10]_i_4_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[10]_i_4_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[10]_i_4_n_7\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_7_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_7_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_7_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_7_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_7_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_7_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_7_n_7\ : STD_LOGIC;
  signal \^sprite_y_reg[2]_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_107_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_107_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_107_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_107_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_108_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_108_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_108_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_108_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_109_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_109_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_109_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_109_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_134_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_134_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_134_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_134_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_134_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_134_n_7\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_135_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_135_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_135_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_135_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_135_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_135_n_7\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_136_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_136_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_136_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_136_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_136_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_136_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_136_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_136_n_7\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_137_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_137_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_137_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_137_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_137_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_137_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_137_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_137_n_7\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_138_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_138_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_138_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_138_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_138_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_138_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_138_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_138_n_7\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_139_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_139_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_139_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_139_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_13_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_13_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_13_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_13_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_148_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_148_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_148_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_148_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_149_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_149_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_149_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_149_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_14_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_14_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_14_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_14_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_150_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_150_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_150_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_150_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_175_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_175_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_175_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_175_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_175_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_175_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_175_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_175_n_7\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_176_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_176_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_176_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_176_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_176_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_176_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_176_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_176_n_7\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_203_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_203_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_203_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_203_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_212_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_212_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_212_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_212_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_212_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_212_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_212_n_7\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_213_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_213_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_213_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_213_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_213_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_213_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_213_n_7\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_214_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_214_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_214_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_214_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_214_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_214_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_215_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_215_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_215_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_215_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_231_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_231_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_231_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_231_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_231_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_231_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_231_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_23_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_23_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_23_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_23_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_251_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_251_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_251_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_251_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_251_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_252_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_252_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_252_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_252_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_252_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_253_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_253_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_253_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_253_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_274_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_274_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_274_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_274_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_283_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_283_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_283_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_283_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_283_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_283_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_284_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_284_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_284_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_284_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_300_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_300_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_300_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_300_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_309_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_309_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_309_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_309_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_310_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_310_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_310_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_310_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_310_n_7\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_319_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_319_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_319_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_319_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_328_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_328_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_328_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_328_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_328_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_32_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_32_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_32_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_32_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_337_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_337_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_337_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_337_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_33_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_33_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_33_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_33_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_34_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_34_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_34_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_34_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_35_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_35_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_35_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_35_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_36_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_36_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_36_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_36_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_37_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_37_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_37_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_37_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_38_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_38_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_38_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_38_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_3_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_3_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_3_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_47_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_47_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_47_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_47_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_48_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_48_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_48_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_48_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_49_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_49_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_49_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_49_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_98_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_98_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_98_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_98_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_14_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_14_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_14_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_14_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_14_n_7\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_22_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_22_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_22_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_22_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_22_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_30_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_30_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_31_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_32_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_3_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_3_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_3_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_3_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_3_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_3_n_7\ : STD_LOGIC;
  signal sprite_y_speed : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sprite_y_speed[0]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[1]_i_1_n_0\ : STD_LOGIC;
  signal \^sprite_y_speed[2]_i_102\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sprite_y_speed[2]_i_103_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_104_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_105_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_106_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_116_n_0\ : STD_LOGIC;
  signal \^sprite_y_speed[2]_i_125\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sprite_y_speed[2]_i_126_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_127_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_128_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_132_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_133_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_134_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_135_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_136_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_137_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_138_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_139_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_140_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_141_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_142_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_143_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_144_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_145_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_146_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_147_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_148_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_149_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_150_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_151_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_152_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_153_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_154_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_155_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_156_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_157_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_158_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_159_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_160_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_161_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_162_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_175_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_176_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_177_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_178_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_179_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_180_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_181_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_182_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_183_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_184_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_185_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_186_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_199_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_200_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_201_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_202_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_203_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_204_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_205_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_206_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_207_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_208_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_209_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_210_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_214_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_218_n_0\ : STD_LOGIC;
  signal \^sprite_y_speed[2]_i_22\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sprite_y_speed[2]_i_222_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_223_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_224_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_225_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_226_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_227_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_228_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_229_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_230_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_231_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_232_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_235_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_236_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_237_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_238_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_239_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_240_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_241_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_242_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_243_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_244_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_245_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_246_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_247_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_248_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_249_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_250_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_251_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_252_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_2_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_41_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_45_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_46_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_59_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_5_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_60_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_61_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_62_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_63_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_64_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_65_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_66_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_67_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_68_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_69_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_6_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_78_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_79_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_7_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_80_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_81_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_85_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_88_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_89_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_8_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_92_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_93_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_94_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_9_n_0\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_107_n_2\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_107_n_3\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_108_n_0\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_108_n_1\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_108_n_2\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_108_n_3\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_109_n_2\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_109_n_3\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_110_n_0\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_110_n_1\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_110_n_2\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_110_n_3\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_111_n_0\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_111_n_1\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_111_n_2\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_111_n_3\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_113_n_0\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_113_n_1\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_113_n_2\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_113_n_3\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_114_n_0\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_114_n_1\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_114_n_2\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_114_n_3\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_115_n_0\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_115_n_1\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_115_n_2\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_115_n_3\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_117_n_0\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_117_n_1\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_117_n_2\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_117_n_3\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_117_n_4\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_11_n_0\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_11_n_1\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_11_n_2\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_11_n_3\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_129_n_0\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_129_n_1\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_129_n_2\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_129_n_3\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_130_n_0\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_130_n_1\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_130_n_2\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_130_n_3\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_131_n_0\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_131_n_1\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_131_n_2\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_131_n_3\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_14_n_0\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_14_n_1\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_14_n_2\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_14_n_3\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_163_n_0\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_163_n_1\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_163_n_2\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_163_n_3\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_172_n_0\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_172_n_1\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_172_n_2\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_172_n_3\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_173_n_0\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_173_n_1\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_173_n_2\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_173_n_3\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_174_n_0\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_174_n_1\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_174_n_2\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_174_n_3\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_187_n_0\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_187_n_1\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_187_n_2\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_187_n_3\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_196_n_0\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_196_n_1\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_196_n_2\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_196_n_3\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_197_n_0\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_197_n_1\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_197_n_2\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_197_n_3\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_198_n_0\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_198_n_1\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_198_n_2\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_198_n_3\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_219_n_0\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_219_n_1\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_219_n_2\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_219_n_3\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_220_n_0\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_220_n_1\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_220_n_2\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_220_n_3\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_221_n_0\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_221_n_1\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_221_n_2\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_221_n_3\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_233_n_0\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_233_n_1\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_233_n_2\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_233_n_3\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_234_n_0\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_234_n_1\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_234_n_2\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_234_n_3\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_234_n_5\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_24_n_0\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_24_n_1\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_24_n_2\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_24_n_3\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_33_n_1\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_33_n_2\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_33_n_3\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_34_n_2\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_34_n_3\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_35_n_0\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_35_n_1\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_35_n_2\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_35_n_3\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_36_n_0\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_36_n_1\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_36_n_2\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_36_n_3\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_37_n_0\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_37_n_1\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_37_n_2\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_37_n_3\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_38_n_0\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_38_n_1\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_38_n_2\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_38_n_3\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_3_n_7\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_40_n_0\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_40_n_1\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_40_n_2\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_40_n_3\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_49_n_0\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_49_n_1\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_49_n_2\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_49_n_3\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_4_n_1\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_4_n_2\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_4_n_3\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_4_n_4\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_4_n_5\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_4_n_6\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_4_n_7\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_50_n_0\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_50_n_1\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_50_n_2\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_50_n_3\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_50_n_6\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_51_n_0\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_51_n_1\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_51_n_2\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_51_n_3\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_51_n_5\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_90_n_0\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_90_n_1\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_90_n_2\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_90_n_3\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_91_n_0\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_91_n_1\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_91_n_2\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_91_n_3\ : STD_LOGIC;
  signal \NLW_cnt_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_o_state_reg[2]_i_28_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_o_state_reg[2]_i_42_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_o_tmds_reg[0]_i_22_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_o_tmds_reg[0]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_o_tmds_reg[0]_i_23_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_o_tmds_reg[0]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_o_tmds_reg[0]_i_32_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_o_tmds_reg[0]_i_34_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_o_tmds_reg[0]_i_63_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_o_tmds_reg[0]_i_97_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_seed10_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_seed10_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_seed10_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_seed10_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_seed10_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_seed10_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_seed10_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_seed10_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_seed10_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_seed1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_seed1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_seed1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_seed1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_seed1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_seed1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_seed1_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_seed1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_seed1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_seed1_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_seed1_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_seed1_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_seed20_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_seed20_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_seed20_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_seed20_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_seed20_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_seed20_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_seed20_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_seed20_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_seed20_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_seed2_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_seed2_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_seed2_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_seed2_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_seed2_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_seed2_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_seed2_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_seed2_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_seed2_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_seed2_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_seed3_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_seed3_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_seed3_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_seed3_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_seed3_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_seed3_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_seed3_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_seed3_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_seed3_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_seed3_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_seed3_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_sprite_x_reg[11]_i_16_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sprite_x_reg[11]_i_24_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sprite_x_reg[11]_i_36_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sprite_x_reg[11]_i_36_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sprite_x_reg[11]_i_37_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sprite_x_reg[11]_i_37_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sprite_x_reg[11]_i_38_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sprite_x_reg[11]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sprite_x_reg[11]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sprite_x_reg[11]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sprite_x_reg[11]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sprite_x_reg[15]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sprite_x_reg[15]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sprite_x_reg[3]_i_122_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_x_reg[3]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_sprite_x_reg[3]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_x_reg[3]_i_171_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_x_reg[3]_i_216_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_x_reg[3]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_x_reg[3]_i_268_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_sprite_x_reg[3]_i_47_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_x_reg[7]_i_27_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_sprite_x_reg[7]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sprite_y_reg[10]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sprite_y_reg[10]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sprite_y_reg[10]_i_17_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sprite_y_reg[10]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sprite_y_reg[10]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sprite_y_reg[10]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sprite_y_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sprite_y_reg[15]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sprite_y_reg[3]_i_134_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_sprite_y_reg[3]_i_134_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sprite_y_reg[3]_i_135_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_sprite_y_reg[3]_i_135_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sprite_y_reg[3]_i_139_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_y_reg[3]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_sprite_y_reg[3]_i_203_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_y_reg[3]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_y_reg[3]_i_283_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_sprite_y_reg[3]_i_309_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_y_reg[3]_i_328_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_sprite_y_reg[3]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_y_reg[3]_i_98_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_y_reg[7]_i_22_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sprite_y_reg[7]_i_30_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sprite_y_reg[7]_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sprite_y_reg[7]_i_31_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sprite_y_reg[7]_i_31_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sprite_y_reg[7]_i_32_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sprite_y_reg[7]_i_32_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sprite_y_speed_reg[2]_i_107_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sprite_y_speed_reg[2]_i_107_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sprite_y_speed_reg[2]_i_109_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sprite_y_speed_reg[2]_i_109_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sprite_y_speed_reg[2]_i_112_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_y_speed_reg[2]_i_112_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sprite_y_speed_reg[2]_i_117_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_sprite_y_speed_reg[2]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_y_speed_reg[2]_i_163_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_y_speed_reg[2]_i_187_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_y_speed_reg[2]_i_197_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_sprite_y_speed_reg[2]_i_220_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sprite_y_speed_reg[2]_i_23_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_y_speed_reg[2]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sprite_y_speed_reg[2]_i_233_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_sprite_y_speed_reg[2]_i_234_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_sprite_y_speed_reg[2]_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_y_speed_reg[2]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_y_speed_reg[2]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sprite_y_speed_reg[2]_i_33_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sprite_y_speed_reg[2]_i_34_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sprite_y_speed_reg[2]_i_34_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sprite_y_speed_reg[2]_i_40_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_y_speed_reg[2]_i_49_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_sprite_y_speed_reg[2]_i_82_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_y_speed_reg[2]_i_82_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sprite_y_speed_reg[2]_i_91_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bias[1]_i_61\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \bias[1]_i_9\ : label is "soft_lutpair109";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \cnt_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cnt_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cnt_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cnt_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cnt_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cnt_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cnt_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cnt_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \o_state[1]_i_2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \o_state[2]_i_4\ : label is "soft_lutpair85";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \o_state_reg[2]_i_28\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \o_state_reg[2]_i_42\ : label is 11;
  attribute SOFT_HLUTNM of \o_tmds[0]_i_16\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \o_tmds[0]_i_17\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \o_tmds[0]_i_18\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \o_tmds[0]_i_29\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \o_tmds[3]_i_11\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \o_tmds[3]_i_16\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \o_tmds[4]_i_8\ : label is "soft_lutpair109";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of seed10 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of seed10_i_1 : label is 35;
  attribute ADDER_THRESHOLD of seed10_i_2 : label is 35;
  attribute ADDER_THRESHOLD of seed10_i_3 : label is 35;
  attribute ADDER_THRESHOLD of seed10_i_4 : label is 35;
  attribute ADDER_THRESHOLD of seed1_reg_i_1 : label is 35;
  attribute ADDER_THRESHOLD of seed1_reg_i_2 : label is 35;
  attribute ADDER_THRESHOLD of seed1_reg_i_3 : label is 35;
  attribute ADDER_THRESHOLD of seed1_reg_i_4 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of seed20 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of seed3_reg : label is "{SYNTH-12 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sprite_x[0]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \sprite_x[11]_i_3\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \sprite_x[11]_i_33\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \sprite_x[11]_i_35\ : label is "soft_lutpair108";
  attribute HLUTNM : string;
  attribute HLUTNM of \sprite_x[11]_i_41\ : label is "lutpair63";
  attribute HLUTNM of \sprite_x[11]_i_47\ : label is "lutpair45";
  attribute SOFT_HLUTNM of \sprite_x[15]_i_2\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \sprite_x[1]_i_1\ : label is "soft_lutpair92";
  attribute HLUTNM of \sprite_x[3]_i_100\ : label is "lutpair38";
  attribute HLUTNM of \sprite_x[3]_i_101\ : label is "lutpair37";
  attribute HLUTNM of \sprite_x[3]_i_102\ : label is "lutpair41";
  attribute HLUTNM of \sprite_x[3]_i_103\ : label is "lutpair40";
  attribute HLUTNM of \sprite_x[3]_i_104\ : label is "lutpair39";
  attribute HLUTNM of \sprite_x[3]_i_105\ : label is "lutpair38";
  attribute HLUTNM of \sprite_x[3]_i_106\ : label is "lutpair22";
  attribute HLUTNM of \sprite_x[3]_i_107\ : label is "lutpair21";
  attribute HLUTNM of \sprite_x[3]_i_108\ : label is "lutpair20";
  attribute HLUTNM of \sprite_x[3]_i_109\ : label is "lutpair19";
  attribute HLUTNM of \sprite_x[3]_i_110\ : label is "lutpair23";
  attribute HLUTNM of \sprite_x[3]_i_111\ : label is "lutpair22";
  attribute HLUTNM of \sprite_x[3]_i_112\ : label is "lutpair21";
  attribute HLUTNM of \sprite_x[3]_i_113\ : label is "lutpair20";
  attribute HLUTNM of \sprite_x[3]_i_114\ : label is "lutpair58";
  attribute HLUTNM of \sprite_x[3]_i_115\ : label is "lutpair57";
  attribute HLUTNM of \sprite_x[3]_i_116\ : label is "lutpair56";
  attribute HLUTNM of \sprite_x[3]_i_117\ : label is "lutpair55";
  attribute HLUTNM of \sprite_x[3]_i_118\ : label is "lutpair59";
  attribute HLUTNM of \sprite_x[3]_i_119\ : label is "lutpair58";
  attribute HLUTNM of \sprite_x[3]_i_120\ : label is "lutpair57";
  attribute HLUTNM of \sprite_x[3]_i_121\ : label is "lutpair56";
  attribute SOFT_HLUTNM of \sprite_x[3]_i_134\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \sprite_x[3]_i_135\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \sprite_x[3]_i_136\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \sprite_x[3]_i_138\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \sprite_x[3]_i_139\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \sprite_x[3]_i_140\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \sprite_x[3]_i_141\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \sprite_x[3]_i_142\ : label is "soft_lutpair97";
  attribute HLUTNM of \sprite_x[3]_i_143\ : label is "lutpair50";
  attribute HLUTNM of \sprite_x[3]_i_144\ : label is "lutpair49";
  attribute HLUTNM of \sprite_x[3]_i_145\ : label is "lutpair48";
  attribute HLUTNM of \sprite_x[3]_i_146\ : label is "lutpair47";
  attribute HLUTNM of \sprite_x[3]_i_147\ : label is "lutpair51";
  attribute HLUTNM of \sprite_x[3]_i_148\ : label is "lutpair50";
  attribute HLUTNM of \sprite_x[3]_i_149\ : label is "lutpair49";
  attribute HLUTNM of \sprite_x[3]_i_150\ : label is "lutpair48";
  attribute HLUTNM of \sprite_x[3]_i_151\ : label is "lutpair14";
  attribute HLUTNM of \sprite_x[3]_i_152\ : label is "lutpair13";
  attribute HLUTNM of \sprite_x[3]_i_153\ : label is "lutpair12";
  attribute HLUTNM of \sprite_x[3]_i_154\ : label is "lutpair11";
  attribute HLUTNM of \sprite_x[3]_i_155\ : label is "lutpair15";
  attribute HLUTNM of \sprite_x[3]_i_156\ : label is "lutpair14";
  attribute HLUTNM of \sprite_x[3]_i_157\ : label is "lutpair13";
  attribute HLUTNM of \sprite_x[3]_i_158\ : label is "lutpair12";
  attribute HLUTNM of \sprite_x[3]_i_159\ : label is "lutpair32";
  attribute HLUTNM of \sprite_x[3]_i_160\ : label is "lutpair31";
  attribute HLUTNM of \sprite_x[3]_i_161\ : label is "lutpair30";
  attribute HLUTNM of \sprite_x[3]_i_162\ : label is "lutpair29";
  attribute HLUTNM of \sprite_x[3]_i_163\ : label is "lutpair33";
  attribute HLUTNM of \sprite_x[3]_i_164\ : label is "lutpair32";
  attribute HLUTNM of \sprite_x[3]_i_165\ : label is "lutpair31";
  attribute HLUTNM of \sprite_x[3]_i_166\ : label is "lutpair30";
  attribute HLUTNM of \sprite_x[3]_i_175\ : label is "lutpair65";
  attribute SOFT_HLUTNM of \sprite_x[3]_i_182\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \sprite_x[3]_i_183\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \sprite_x[3]_i_185\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \sprite_x[3]_i_186\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \sprite_x[3]_i_187\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \sprite_x[3]_i_188\ : label is "soft_lutpair94";
  attribute HLUTNM of \sprite_x[3]_i_189\ : label is "lutpair46";
  attribute HLUTNM of \sprite_x[3]_i_190\ : label is "lutpair199";
  attribute HLUTNM of \sprite_x[3]_i_192\ : label is "lutpair47";
  attribute HLUTNM of \sprite_x[3]_i_193\ : label is "lutpair46";
  attribute HLUTNM of \sprite_x[3]_i_194\ : label is "lutpair199";
  attribute HLUTNM of \sprite_x[3]_i_196\ : label is "lutpair10";
  attribute HLUTNM of \sprite_x[3]_i_197\ : label is "lutpair9";
  attribute HLUTNM of \sprite_x[3]_i_198\ : label is "lutpair8";
  attribute HLUTNM of \sprite_x[3]_i_199\ : label is "lutpair7";
  attribute HLUTNM of \sprite_x[3]_i_200\ : label is "lutpair11";
  attribute HLUTNM of \sprite_x[3]_i_201\ : label is "lutpair10";
  attribute HLUTNM of \sprite_x[3]_i_202\ : label is "lutpair9";
  attribute HLUTNM of \sprite_x[3]_i_203\ : label is "lutpair8";
  attribute HLUTNM of \sprite_x[3]_i_204\ : label is "lutpair28";
  attribute HLUTNM of \sprite_x[3]_i_205\ : label is "lutpair27";
  attribute HLUTNM of \sprite_x[3]_i_206\ : label is "lutpair26";
  attribute HLUTNM of \sprite_x[3]_i_207\ : label is "lutpair25";
  attribute HLUTNM of \sprite_x[3]_i_208\ : label is "lutpair29";
  attribute HLUTNM of \sprite_x[3]_i_209\ : label is "lutpair28";
  attribute HLUTNM of \sprite_x[3]_i_210\ : label is "lutpair27";
  attribute HLUTNM of \sprite_x[3]_i_211\ : label is "lutpair26";
  attribute HLUTNM of \sprite_x[3]_i_221\ : label is "lutpair65";
  attribute HLUTNM of \sprite_x[3]_i_227\ : label is "lutpair6";
  attribute HLUTNM of \sprite_x[3]_i_228\ : label is "lutpair5";
  attribute HLUTNM of \sprite_x[3]_i_229\ : label is "lutpair4";
  attribute HLUTNM of \sprite_x[3]_i_230\ : label is "lutpair3";
  attribute HLUTNM of \sprite_x[3]_i_231\ : label is "lutpair7";
  attribute HLUTNM of \sprite_x[3]_i_232\ : label is "lutpair6";
  attribute HLUTNM of \sprite_x[3]_i_233\ : label is "lutpair5";
  attribute HLUTNM of \sprite_x[3]_i_234\ : label is "lutpair4";
  attribute HLUTNM of \sprite_x[3]_i_235\ : label is "lutpair24";
  attribute HLUTNM of \sprite_x[3]_i_238\ : label is "lutpair25";
  attribute HLUTNM of \sprite_x[3]_i_239\ : label is "lutpair24";
  attribute HLUTNM of \sprite_x[3]_i_256\ : label is "lutpair2";
  attribute HLUTNM of \sprite_x[3]_i_257\ : label is "lutpair1";
  attribute HLUTNM of \sprite_x[3]_i_258\ : label is "lutpair0";
  attribute HLUTNM of \sprite_x[3]_i_260\ : label is "lutpair3";
  attribute HLUTNM of \sprite_x[3]_i_261\ : label is "lutpair2";
  attribute HLUTNM of \sprite_x[3]_i_262\ : label is "lutpair1";
  attribute HLUTNM of \sprite_x[3]_i_263\ : label is "lutpair0";
  attribute SOFT_HLUTNM of \sprite_x[3]_i_36\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \sprite_x[3]_i_37\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \sprite_x[3]_i_38\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \sprite_x[3]_i_41\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \sprite_x[3]_i_45\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \sprite_x[3]_i_46\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \sprite_x[3]_i_56\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \sprite_x[3]_i_61\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \sprite_x[3]_i_64\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \sprite_x[3]_i_65\ : label is "soft_lutpair101";
  attribute HLUTNM of \sprite_x[3]_i_66\ : label is "lutpair54";
  attribute HLUTNM of \sprite_x[3]_i_67\ : label is "lutpair53";
  attribute HLUTNM of \sprite_x[3]_i_68\ : label is "lutpair52";
  attribute HLUTNM of \sprite_x[3]_i_69\ : label is "lutpair51";
  attribute HLUTNM of \sprite_x[3]_i_70\ : label is "lutpair55";
  attribute HLUTNM of \sprite_x[3]_i_71\ : label is "lutpair54";
  attribute HLUTNM of \sprite_x[3]_i_72\ : label is "lutpair53";
  attribute HLUTNM of \sprite_x[3]_i_73\ : label is "lutpair52";
  attribute HLUTNM of \sprite_x[3]_i_74\ : label is "lutpair18";
  attribute HLUTNM of \sprite_x[3]_i_75\ : label is "lutpair17";
  attribute HLUTNM of \sprite_x[3]_i_76\ : label is "lutpair16";
  attribute HLUTNM of \sprite_x[3]_i_77\ : label is "lutpair15";
  attribute HLUTNM of \sprite_x[3]_i_78\ : label is "lutpair19";
  attribute HLUTNM of \sprite_x[3]_i_79\ : label is "lutpair18";
  attribute HLUTNM of \sprite_x[3]_i_80\ : label is "lutpair17";
  attribute HLUTNM of \sprite_x[3]_i_81\ : label is "lutpair16";
  attribute HLUTNM of \sprite_x[3]_i_82\ : label is "lutpair36";
  attribute HLUTNM of \sprite_x[3]_i_83\ : label is "lutpair35";
  attribute HLUTNM of \sprite_x[3]_i_84\ : label is "lutpair34";
  attribute HLUTNM of \sprite_x[3]_i_85\ : label is "lutpair33";
  attribute HLUTNM of \sprite_x[3]_i_86\ : label is "lutpair37";
  attribute HLUTNM of \sprite_x[3]_i_87\ : label is "lutpair36";
  attribute HLUTNM of \sprite_x[3]_i_88\ : label is "lutpair35";
  attribute HLUTNM of \sprite_x[3]_i_89\ : label is "lutpair34";
  attribute HLUTNM of \sprite_x[3]_i_98\ : label is "lutpair40";
  attribute HLUTNM of \sprite_x[3]_i_99\ : label is "lutpair39";
  attribute SOFT_HLUTNM of \sprite_x[7]_i_29\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \sprite_x[7]_i_30\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \sprite_x[7]_i_35\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \sprite_x[7]_i_36\ : label is "soft_lutpair106";
  attribute HLUTNM of \sprite_x[7]_i_40\ : label is "lutpair62";
  attribute HLUTNM of \sprite_x[7]_i_41\ : label is "lutpair61";
  attribute HLUTNM of \sprite_x[7]_i_42\ : label is "lutpair60";
  attribute HLUTNM of \sprite_x[7]_i_43\ : label is "lutpair59";
  attribute HLUTNM of \sprite_x[7]_i_44\ : label is "lutpair63";
  attribute HLUTNM of \sprite_x[7]_i_45\ : label is "lutpair62";
  attribute HLUTNM of \sprite_x[7]_i_46\ : label is "lutpair61";
  attribute HLUTNM of \sprite_x[7]_i_47\ : label is "lutpair60";
  attribute HLUTNM of \sprite_x[7]_i_51\ : label is "lutpair23";
  attribute HLUTNM of \sprite_x[7]_i_56\ : label is "lutpair44";
  attribute HLUTNM of \sprite_x[7]_i_57\ : label is "lutpair43";
  attribute HLUTNM of \sprite_x[7]_i_58\ : label is "lutpair42";
  attribute HLUTNM of \sprite_x[7]_i_59\ : label is "lutpair41";
  attribute HLUTNM of \sprite_x[7]_i_60\ : label is "lutpair45";
  attribute HLUTNM of \sprite_x[7]_i_61\ : label is "lutpair44";
  attribute HLUTNM of \sprite_x[7]_i_62\ : label is "lutpair43";
  attribute HLUTNM of \sprite_x[7]_i_63\ : label is "lutpair42";
  attribute SOFT_HLUTNM of sprite_x_direction_i_4 : label is "soft_lutpair78";
  attribute ADDER_THRESHOLD of \sprite_x_reg[11]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_x_reg[11]_i_5\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_x_reg[15]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_x_reg[3]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_x_reg[3]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_x_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_x_reg[7]_i_4\ : label is 35;
  attribute SOFT_HLUTNM of \sprite_x_speed[0]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \sprite_x_speed[1]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \sprite_x_speed[2]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \sprite_y[0]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \sprite_y[10]_i_3\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \sprite_y[10]_i_5\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \sprite_y[1]_i_1\ : label is "soft_lutpair93";
  attribute HLUTNM of \sprite_y[3]_i_110\ : label is "lutpair135";
  attribute HLUTNM of \sprite_y[3]_i_111\ : label is "lutpair134";
  attribute HLUTNM of \sprite_y[3]_i_114\ : label is "lutpair136";
  attribute HLUTNM of \sprite_y[3]_i_115\ : label is "lutpair135";
  attribute HLUTNM of \sprite_y[3]_i_116\ : label is "lutpair134";
  attribute HLUTNM of \sprite_y[3]_i_118\ : label is "lutpair107";
  attribute HLUTNM of \sprite_y[3]_i_119\ : label is "lutpair106";
  attribute HLUTNM of \sprite_y[3]_i_120\ : label is "lutpair105";
  attribute HLUTNM of \sprite_y[3]_i_121\ : label is "lutpair104";
  attribute HLUTNM of \sprite_y[3]_i_122\ : label is "lutpair108";
  attribute HLUTNM of \sprite_y[3]_i_123\ : label is "lutpair107";
  attribute HLUTNM of \sprite_y[3]_i_124\ : label is "lutpair106";
  attribute HLUTNM of \sprite_y[3]_i_125\ : label is "lutpair105";
  attribute HLUTNM of \sprite_y[3]_i_126\ : label is "lutpair123";
  attribute HLUTNM of \sprite_y[3]_i_127\ : label is "lutpair122";
  attribute HLUTNM of \sprite_y[3]_i_128\ : label is "lutpair121";
  attribute HLUTNM of \sprite_y[3]_i_129\ : label is "lutpair120";
  attribute HLUTNM of \sprite_y[3]_i_130\ : label is "lutpair124";
  attribute HLUTNM of \sprite_y[3]_i_131\ : label is "lutpair123";
  attribute HLUTNM of \sprite_y[3]_i_132\ : label is "lutpair122";
  attribute HLUTNM of \sprite_y[3]_i_133\ : label is "lutpair121";
  attribute HLUTNM of \sprite_y[3]_i_142\ : label is "lutpair149";
  attribute HLUTNM of \sprite_y[3]_i_143\ : label is "lutpair148";
  attribute HLUTNM of \sprite_y[3]_i_146\ : label is "lutpair150";
  attribute HLUTNM of \sprite_y[3]_i_147\ : label is "lutpair149";
  attribute HLUTNM of \sprite_y[3]_i_159\ : label is "lutpair103";
  attribute HLUTNM of \sprite_y[3]_i_160\ : label is "lutpair102";
  attribute HLUTNM of \sprite_y[3]_i_161\ : label is "lutpair101";
  attribute HLUTNM of \sprite_y[3]_i_162\ : label is "lutpair100";
  attribute HLUTNM of \sprite_y[3]_i_163\ : label is "lutpair104";
  attribute HLUTNM of \sprite_y[3]_i_164\ : label is "lutpair103";
  attribute HLUTNM of \sprite_y[3]_i_165\ : label is "lutpair102";
  attribute HLUTNM of \sprite_y[3]_i_166\ : label is "lutpair101";
  attribute HLUTNM of \sprite_y[3]_i_167\ : label is "lutpair119";
  attribute HLUTNM of \sprite_y[3]_i_168\ : label is "lutpair118";
  attribute HLUTNM of \sprite_y[3]_i_169\ : label is "lutpair117";
  attribute HLUTNM of \sprite_y[3]_i_171\ : label is "lutpair120";
  attribute HLUTNM of \sprite_y[3]_i_172\ : label is "lutpair119";
  attribute HLUTNM of \sprite_y[3]_i_173\ : label is "lutpair118";
  attribute HLUTNM of \sprite_y[3]_i_174\ : label is "lutpair117";
  attribute HLUTNM of \sprite_y[3]_i_185\ : label is "lutpair89";
  attribute HLUTNM of \sprite_y[3]_i_186\ : label is "lutpair88";
  attribute HLUTNM of \sprite_y[3]_i_190\ : label is "lutpair89";
  attribute HLUTNM of \sprite_y[3]_i_191\ : label is "lutpair87";
  attribute HLUTNM of \sprite_y[3]_i_192\ : label is "lutpair86";
  attribute HLUTNM of \sprite_y[3]_i_193\ : label is "lutpair85";
  attribute HLUTNM of \sprite_y[3]_i_194\ : label is "lutpair84";
  attribute HLUTNM of \sprite_y[3]_i_195\ : label is "lutpair88";
  attribute HLUTNM of \sprite_y[3]_i_196\ : label is "lutpair87";
  attribute HLUTNM of \sprite_y[3]_i_197\ : label is "lutpair86";
  attribute HLUTNM of \sprite_y[3]_i_198\ : label is "lutpair85";
  attribute HLUTNM of \sprite_y[3]_i_204\ : label is "lutpair147";
  attribute HLUTNM of \sprite_y[3]_i_205\ : label is "lutpair146";
  attribute HLUTNM of \sprite_y[3]_i_208\ : label is "lutpair148";
  attribute HLUTNM of \sprite_y[3]_i_209\ : label is "lutpair147";
  attribute HLUTNM of \sprite_y[3]_i_210\ : label is "lutpair146";
  attribute HLUTNM of \sprite_y[3]_i_220\ : label is "lutpair99";
  attribute HLUTNM of \sprite_y[3]_i_221\ : label is "lutpair98";
  attribute HLUTNM of \sprite_y[3]_i_222\ : label is "lutpair97";
  attribute HLUTNM of \sprite_y[3]_i_223\ : label is "lutpair96";
  attribute HLUTNM of \sprite_y[3]_i_224\ : label is "lutpair100";
  attribute HLUTNM of \sprite_y[3]_i_225\ : label is "lutpair99";
  attribute HLUTNM of \sprite_y[3]_i_226\ : label is "lutpair98";
  attribute HLUTNM of \sprite_y[3]_i_227\ : label is "lutpair97";
  attribute HLUTNM of \sprite_y[3]_i_232\ : label is "lutpair83";
  attribute HLUTNM of \sprite_y[3]_i_233\ : label is "lutpair82";
  attribute HLUTNM of \sprite_y[3]_i_234\ : label is "lutpair81";
  attribute HLUTNM of \sprite_y[3]_i_235\ : label is "lutpair80";
  attribute HLUTNM of \sprite_y[3]_i_236\ : label is "lutpair84";
  attribute HLUTNM of \sprite_y[3]_i_237\ : label is "lutpair83";
  attribute HLUTNM of \sprite_y[3]_i_238\ : label is "lutpair82";
  attribute HLUTNM of \sprite_y[3]_i_239\ : label is "lutpair81";
  attribute HLUTNM of \sprite_y[3]_i_258\ : label is "lutpair95";
  attribute HLUTNM of \sprite_y[3]_i_259\ : label is "lutpair94";
  attribute HLUTNM of \sprite_y[3]_i_260\ : label is "lutpair93";
  attribute HLUTNM of \sprite_y[3]_i_261\ : label is "lutpair92";
  attribute HLUTNM of \sprite_y[3]_i_262\ : label is "lutpair96";
  attribute HLUTNM of \sprite_y[3]_i_263\ : label is "lutpair95";
  attribute HLUTNM of \sprite_y[3]_i_264\ : label is "lutpair94";
  attribute HLUTNM of \sprite_y[3]_i_265\ : label is "lutpair93";
  attribute HLUTNM of \sprite_y[3]_i_275\ : label is "lutpair79";
  attribute HLUTNM of \sprite_y[3]_i_276\ : label is "lutpair78";
  attribute HLUTNM of \sprite_y[3]_i_277\ : label is "lutpair77";
  attribute HLUTNM of \sprite_y[3]_i_278\ : label is "lutpair76";
  attribute HLUTNM of \sprite_y[3]_i_279\ : label is "lutpair80";
  attribute HLUTNM of \sprite_y[3]_i_280\ : label is "lutpair79";
  attribute HLUTNM of \sprite_y[3]_i_281\ : label is "lutpair78";
  attribute HLUTNM of \sprite_y[3]_i_282\ : label is "lutpair77";
  attribute HLUTNM of \sprite_y[3]_i_289\ : label is "lutpair91";
  attribute HLUTNM of \sprite_y[3]_i_290\ : label is "lutpair90";
  attribute HLUTNM of \sprite_y[3]_i_292\ : label is "lutpair92";
  attribute HLUTNM of \sprite_y[3]_i_293\ : label is "lutpair91";
  attribute HLUTNM of \sprite_y[3]_i_294\ : label is "lutpair90";
  attribute HLUTNM of \sprite_y[3]_i_301\ : label is "lutpair75";
  attribute HLUTNM of \sprite_y[3]_i_302\ : label is "lutpair74";
  attribute HLUTNM of \sprite_y[3]_i_303\ : label is "lutpair73";
  attribute HLUTNM of \sprite_y[3]_i_304\ : label is "lutpair72";
  attribute HLUTNM of \sprite_y[3]_i_305\ : label is "lutpair76";
  attribute HLUTNM of \sprite_y[3]_i_306\ : label is "lutpair75";
  attribute HLUTNM of \sprite_y[3]_i_307\ : label is "lutpair74";
  attribute HLUTNM of \sprite_y[3]_i_308\ : label is "lutpair73";
  attribute HLUTNM of \sprite_y[3]_i_320\ : label is "lutpair71";
  attribute HLUTNM of \sprite_y[3]_i_321\ : label is "lutpair70";
  attribute HLUTNM of \sprite_y[3]_i_322\ : label is "lutpair69";
  attribute HLUTNM of \sprite_y[3]_i_323\ : label is "lutpair68";
  attribute HLUTNM of \sprite_y[3]_i_324\ : label is "lutpair72";
  attribute HLUTNM of \sprite_y[3]_i_325\ : label is "lutpair71";
  attribute HLUTNM of \sprite_y[3]_i_326\ : label is "lutpair70";
  attribute HLUTNM of \sprite_y[3]_i_327\ : label is "lutpair69";
  attribute HLUTNM of \sprite_y[3]_i_338\ : label is "lutpair67";
  attribute HLUTNM of \sprite_y[3]_i_342\ : label is "lutpair68";
  attribute HLUTNM of \sprite_y[3]_i_343\ : label is "lutpair67";
  attribute SOFT_HLUTNM of \sprite_y[3]_i_4\ : label is "soft_lutpair84";
  attribute HLUTNM of \sprite_y[3]_i_50\ : label is "lutpair143";
  attribute HLUTNM of \sprite_y[3]_i_51\ : label is "lutpair142";
  attribute HLUTNM of \sprite_y[3]_i_52\ : label is "lutpair141";
  attribute HLUTNM of \sprite_y[3]_i_53\ : label is "lutpair140";
  attribute HLUTNM of \sprite_y[3]_i_54\ : label is "lutpair144";
  attribute HLUTNM of \sprite_y[3]_i_55\ : label is "lutpair143";
  attribute HLUTNM of \sprite_y[3]_i_56\ : label is "lutpair142";
  attribute HLUTNM of \sprite_y[3]_i_57\ : label is "lutpair141";
  attribute HLUTNM of \sprite_y[3]_i_58\ : label is "lutpair115";
  attribute HLUTNM of \sprite_y[3]_i_59\ : label is "lutpair114";
  attribute HLUTNM of \sprite_y[3]_i_60\ : label is "lutpair113";
  attribute HLUTNM of \sprite_y[3]_i_61\ : label is "lutpair112";
  attribute HLUTNM of \sprite_y[3]_i_62\ : label is "lutpair116";
  attribute HLUTNM of \sprite_y[3]_i_63\ : label is "lutpair115";
  attribute HLUTNM of \sprite_y[3]_i_64\ : label is "lutpair114";
  attribute HLUTNM of \sprite_y[3]_i_65\ : label is "lutpair113";
  attribute HLUTNM of \sprite_y[3]_i_66\ : label is "lutpair131";
  attribute HLUTNM of \sprite_y[3]_i_67\ : label is "lutpair130";
  attribute HLUTNM of \sprite_y[3]_i_68\ : label is "lutpair129";
  attribute HLUTNM of \sprite_y[3]_i_69\ : label is "lutpair128";
  attribute HLUTNM of \sprite_y[3]_i_70\ : label is "lutpair132";
  attribute HLUTNM of \sprite_y[3]_i_71\ : label is "lutpair131";
  attribute HLUTNM of \sprite_y[3]_i_72\ : label is "lutpair130";
  attribute HLUTNM of \sprite_y[3]_i_73\ : label is "lutpair129";
  attribute HLUTNM of \sprite_y[3]_i_74\ : label is "lutpair139";
  attribute HLUTNM of \sprite_y[3]_i_75\ : label is "lutpair138";
  attribute HLUTNM of \sprite_y[3]_i_76\ : label is "lutpair137";
  attribute HLUTNM of \sprite_y[3]_i_77\ : label is "lutpair136";
  attribute HLUTNM of \sprite_y[3]_i_78\ : label is "lutpair140";
  attribute HLUTNM of \sprite_y[3]_i_79\ : label is "lutpair139";
  attribute HLUTNM of \sprite_y[3]_i_80\ : label is "lutpair138";
  attribute HLUTNM of \sprite_y[3]_i_81\ : label is "lutpair137";
  attribute HLUTNM of \sprite_y[3]_i_82\ : label is "lutpair111";
  attribute HLUTNM of \sprite_y[3]_i_83\ : label is "lutpair110";
  attribute HLUTNM of \sprite_y[3]_i_84\ : label is "lutpair109";
  attribute HLUTNM of \sprite_y[3]_i_85\ : label is "lutpair108";
  attribute HLUTNM of \sprite_y[3]_i_86\ : label is "lutpair112";
  attribute HLUTNM of \sprite_y[3]_i_87\ : label is "lutpair111";
  attribute HLUTNM of \sprite_y[3]_i_88\ : label is "lutpair110";
  attribute HLUTNM of \sprite_y[3]_i_89\ : label is "lutpair109";
  attribute HLUTNM of \sprite_y[3]_i_90\ : label is "lutpair127";
  attribute HLUTNM of \sprite_y[3]_i_91\ : label is "lutpair126";
  attribute HLUTNM of \sprite_y[3]_i_92\ : label is "lutpair125";
  attribute HLUTNM of \sprite_y[3]_i_93\ : label is "lutpair124";
  attribute HLUTNM of \sprite_y[3]_i_94\ : label is "lutpair128";
  attribute HLUTNM of \sprite_y[3]_i_95\ : label is "lutpair127";
  attribute HLUTNM of \sprite_y[3]_i_96\ : label is "lutpair126";
  attribute HLUTNM of \sprite_y[3]_i_97\ : label is "lutpair125";
  attribute SOFT_HLUTNM of \sprite_y[4]_i_3\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \sprite_y[5]_i_2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \sprite_y[5]_i_3\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \sprite_y[6]_i_2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \sprite_y[7]_i_1\ : label is "soft_lutpair79";
  attribute HLUTNM of \sprite_y[7]_i_33\ : label is "lutpair133";
  attribute HLUTNM of \sprite_y[7]_i_34\ : label is "lutpair132";
  attribute HLUTNM of \sprite_y[7]_i_37\ : label is "lutpair133";
  attribute HLUTNM of \sprite_y[7]_i_38\ : label is "lutpair144";
  attribute HLUTNM of \sprite_y[7]_i_41\ : label is "lutpair116";
  attribute SOFT_HLUTNM of \sprite_y[7]_i_5\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \sprite_y[8]_i_3\ : label is "soft_lutpair83";
  attribute ADDER_THRESHOLD of \sprite_y_reg[10]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_y_reg[11]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_y_reg[15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_y_reg[3]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_y_reg[3]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_y_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_y_reg[7]_i_3\ : label is 35;
  attribute SOFT_HLUTNM of \sprite_y_speed[0]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \sprite_y_speed[1]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \sprite_y_speed[2]_i_2\ : label is "soft_lutpair89";
  attribute HLUTNM of \sprite_y_speed[2]_i_41\ : label is "lutpair186";
  attribute HLUTNM of \sprite_y_speed[2]_i_45\ : label is "lutpair187";
  attribute HLUTNM of \sprite_y_speed[2]_i_46\ : label is "lutpair186";
  attribute ADDER_THRESHOLD of \sprite_y_speed_reg[2]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_y_speed_reg[2]_i_4\ : label is 35;
begin
  E(0) <= \^e\(0);
  O(2 downto 0) <= \^o\(2 downto 0);
  Q(15 downto 0) <= \^q\(15 downto 0);
  \o_life_reg[0]_0\ <= \^o_life_reg[0]_0\;
  \o_life_reg[1]_0\ <= \^o_life_reg[1]_0\;
  \o_state_reg[0]_0\ <= \^o_state_reg[0]_0\;
  \o_state_reg[1]_0\ <= \^o_state_reg[1]_0\;
  \o_state_reg[2]_0\ <= \^o_state_reg[2]_0\;
  \o_sx_reg[5]\ <= \^o_sx_reg[5]\;
  \o_tmds_reg[0]_i_25\ <= \^o_tmds_reg[0]_i_25\;
  prev_restart_reg_0 <= \^prev_restart_reg_0\;
  restart_0 <= \^restart_0\;
  \seed1_reg[4]_0\(1 downto 0) <= \^seed1_reg[4]_0\(1 downto 0);
  \seed1_reg[6]_0\(3 downto 0) <= \^seed1_reg[6]_0\(3 downto 0);
  \seed1_reg[8]_0\(2 downto 0) <= \^seed1_reg[8]_0\(2 downto 0);
  seed1_reg_0(0) <= \^seed1_reg_0\(0);
  seed1_reg_1(0) <= \^seed1_reg_1\(0);
  seed1_reg_2(0) <= \^seed1_reg_2\(0);
  \seed2_reg[12]_0\(2 downto 0) <= \^seed2_reg[12]_0\(2 downto 0);
  \seed2_reg[12]_1\(3 downto 0) <= \^seed2_reg[12]_1\(3 downto 0);
  \seed2_reg[16]_0\(3 downto 0) <= \^seed2_reg[16]_0\(3 downto 0);
  \seed2_reg[16]_2\(0) <= \^seed2_reg[16]_2\(0);
  \seed2_reg[2]_0\(2 downto 0) <= \^seed2_reg[2]_0\(2 downto 0);
  \seed2_reg[4]_0\(1 downto 0) <= \^seed2_reg[4]_0\(1 downto 0);
  \seed2_reg[4]_1\(0) <= \^seed2_reg[4]_1\(0);
  \seed2_reg[7]_1\(3 downto 0) <= \^seed2_reg[7]_1\(3 downto 0);
  \seed2_reg[8]_0\(3 downto 0) <= \^seed2_reg[8]_0\(3 downto 0);
  seed2_reg_0(2 downto 0) <= \^seed2_reg_0\(2 downto 0);
  seed3_reg_1(0) <= \^seed3_reg_1\(0);
  seed3_reg_23(2 downto 0) <= \^seed3_reg_23\(2 downto 0);
  seed3_reg_24(2 downto 0) <= \^seed3_reg_24\(2 downto 0);
  seed3_reg_28(2 downto 0) <= \^seed3_reg_28\(2 downto 0);
  seed3_reg_9(2 downto 0) <= \^seed3_reg_9\(2 downto 0);
  \seed4_reg[1]_1\(1 downto 0) <= \^seed4_reg[1]_1\(1 downto 0);
  \sprite_x[3]_i_22_0\(1 downto 0) <= \^sprite_x[3]_i_22_0\(1 downto 0);
  \sprite_x[7]_i_25_0\(3 downto 0) <= \^sprite_x[7]_i_25_0\(3 downto 0);
  \sprite_x_direction__0\ <= \^sprite_x_direction__0\;
  \sprite_x_reg[0]_0\ <= \^sprite_x_reg[0]_0\;
  \sprite_x_reg[12]_0\ <= \^sprite_x_reg[12]_0\;
  \sprite_x_reg[12]_1\ <= \^sprite_x_reg[12]_1\;
  \sprite_x_reg[15]_0\(15 downto 0) <= \^sprite_x_reg[15]_0\(15 downto 0);
  \sprite_x_reg[1]_0\ <= \^sprite_x_reg[1]_0\;
  \sprite_x_reg[2]_0\ <= \^sprite_x_reg[2]_0\;
  \sprite_x_reg[3]_0\ <= \^sprite_x_reg[3]_0\;
  \sprite_x_reg[6]_0\ <= \^sprite_x_reg[6]_0\;
  \sprite_y[10]_i_22\(1 downto 0) <= \^sprite_y[10]_i_22\(1 downto 0);
  \sprite_y[3]_i_22\(3 downto 0) <= \^sprite_y[3]_i_22\(3 downto 0);
  \sprite_y[3]_i_31\(0) <= \^sprite_y[3]_i_31\(0);
  \sprite_y[7]_i_29\(1 downto 0) <= \^sprite_y[7]_i_29\(1 downto 0);
  \sprite_y_direction__0\ <= \^sprite_y_direction__0\;
  \sprite_y_reg[0]_1\ <= \^sprite_y_reg[0]_1\;
  \sprite_y_reg[2]_0\ <= \^sprite_y_reg[2]_0\;
  \sprite_y_speed[2]_i_102\(2 downto 0) <= \^sprite_y_speed[2]_i_102\(2 downto 0);
  \sprite_y_speed[2]_i_125\(3 downto 0) <= \^sprite_y_speed[2]_i_125\(3 downto 0);
  \sprite_y_speed[2]_i_22\(3 downto 0) <= \^sprite_y_speed[2]_i_22\(3 downto 0);
\bias[1]_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o_life_reg[1]_0\,
      I1 => \^o_life_reg[0]_0\,
      O => \o_life_reg[1]_1\
    );
\bias[1]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7F7FFFFFFFFFF"
    )
        port map (
      I0 => \^o_state_reg[0]_0\,
      I1 => \^o_state_reg[1]_0\,
      I2 => \^o_state_reg[2]_0\,
      I3 => \o_tmds_reg[0]_i_34_0\(7),
      I4 => \o_tmds_reg[0]_i_34_0\(6),
      I5 => \o_tmds_reg[0]_i_34_0\(8),
      O => \o_state_reg[0]_3\
    );
\bias[1]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEFEEEFFFFF"
    )
        port map (
      I0 => \o_tmds_reg[0]_i_32_0\(8),
      I1 => \o_tmds_reg[0]_i_32_0\(9),
      I2 => \^o_life_reg[0]_0\,
      I3 => \^o_life_reg[1]_0\,
      I4 => \^o_state_reg[0]_0\,
      I5 => \^o_state_reg[1]_0\,
      O => \o_sx_reg[8]\
    );
\bias[1]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sx_reg[5]\,
      I1 => \bias[1]_i_3__1\,
      O => \bias[1]_i_4__1\
    );
\bias[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFAAEFEF"
    )
        port map (
      I0 => \^o_tmds_reg[0]_i_25\,
      I1 => \bias[1]_i_6\,
      I2 => \^sprite_x_reg[3]_0\,
      I3 => \bias[1]_i_6_0\,
      I4 => \^sprite_x_reg[2]_0\,
      I5 => \bias[1]_i_6_1\,
      O => \^o_sx_reg[5]\
    );
\cnt[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cnt_reg(0),
      O => \cnt[0]_i_2_n_0\
    );
\cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[0]_i_1_n_7\,
      Q => cnt_reg(0),
      R => '0'
    );
\cnt_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cnt_reg[0]_i_1_n_0\,
      CO(2) => \cnt_reg[0]_i_1_n_1\,
      CO(1) => \cnt_reg[0]_i_1_n_2\,
      CO(0) => \cnt_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \cnt_reg[0]_i_1_n_4\,
      O(2) => \cnt_reg[0]_i_1_n_5\,
      O(1) => \cnt_reg[0]_i_1_n_6\,
      O(0) => \cnt_reg[0]_i_1_n_7\,
      S(3 downto 1) => cnt_reg(3 downto 1),
      S(0) => \cnt[0]_i_2_n_0\
    );
\cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[8]_i_1_n_5\,
      Q => cnt_reg(10),
      R => '0'
    );
\cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[8]_i_1_n_4\,
      Q => cnt_reg(11),
      R => '0'
    );
\cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[12]_i_1_n_7\,
      Q => cnt_reg(12),
      R => '0'
    );
\cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_reg[8]_i_1_n_0\,
      CO(3) => \cnt_reg[12]_i_1_n_0\,
      CO(2) => \cnt_reg[12]_i_1_n_1\,
      CO(1) => \cnt_reg[12]_i_1_n_2\,
      CO(0) => \cnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_reg[12]_i_1_n_4\,
      O(2) => \cnt_reg[12]_i_1_n_5\,
      O(1) => \cnt_reg[12]_i_1_n_6\,
      O(0) => \cnt_reg[12]_i_1_n_7\,
      S(3 downto 0) => cnt_reg(15 downto 12)
    );
\cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[12]_i_1_n_6\,
      Q => cnt_reg(13),
      R => '0'
    );
\cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[12]_i_1_n_5\,
      Q => cnt_reg(14),
      R => '0'
    );
\cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[12]_i_1_n_4\,
      Q => cnt_reg(15),
      R => '0'
    );
\cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[16]_i_1_n_7\,
      Q => cnt_reg(16),
      R => '0'
    );
\cnt_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_reg[12]_i_1_n_0\,
      CO(3) => \cnt_reg[16]_i_1_n_0\,
      CO(2) => \cnt_reg[16]_i_1_n_1\,
      CO(1) => \cnt_reg[16]_i_1_n_2\,
      CO(0) => \cnt_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_reg[16]_i_1_n_4\,
      O(2) => \cnt_reg[16]_i_1_n_5\,
      O(1) => \cnt_reg[16]_i_1_n_6\,
      O(0) => \cnt_reg[16]_i_1_n_7\,
      S(3 downto 0) => cnt_reg(19 downto 16)
    );
\cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[16]_i_1_n_6\,
      Q => cnt_reg(17),
      R => '0'
    );
\cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[16]_i_1_n_5\,
      Q => cnt_reg(18),
      R => '0'
    );
\cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[16]_i_1_n_4\,
      Q => cnt_reg(19),
      R => '0'
    );
\cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[0]_i_1_n_6\,
      Q => cnt_reg(1),
      R => '0'
    );
\cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[20]_i_1_n_7\,
      Q => cnt_reg(20),
      R => '0'
    );
\cnt_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_reg[16]_i_1_n_0\,
      CO(3) => \cnt_reg[20]_i_1_n_0\,
      CO(2) => \cnt_reg[20]_i_1_n_1\,
      CO(1) => \cnt_reg[20]_i_1_n_2\,
      CO(0) => \cnt_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_reg[20]_i_1_n_4\,
      O(2) => \cnt_reg[20]_i_1_n_5\,
      O(1) => \cnt_reg[20]_i_1_n_6\,
      O(0) => \cnt_reg[20]_i_1_n_7\,
      S(3 downto 0) => cnt_reg(23 downto 20)
    );
\cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[20]_i_1_n_6\,
      Q => cnt_reg(21),
      R => '0'
    );
\cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[20]_i_1_n_5\,
      Q => cnt_reg(22),
      R => '0'
    );
\cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[20]_i_1_n_4\,
      Q => cnt_reg(23),
      R => '0'
    );
\cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[24]_i_1_n_7\,
      Q => cnt_reg(24),
      R => '0'
    );
\cnt_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_reg[20]_i_1_n_0\,
      CO(3) => \cnt_reg[24]_i_1_n_0\,
      CO(2) => \cnt_reg[24]_i_1_n_1\,
      CO(1) => \cnt_reg[24]_i_1_n_2\,
      CO(0) => \cnt_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_reg[24]_i_1_n_4\,
      O(2) => \cnt_reg[24]_i_1_n_5\,
      O(1) => \cnt_reg[24]_i_1_n_6\,
      O(0) => \cnt_reg[24]_i_1_n_7\,
      S(3 downto 0) => cnt_reg(27 downto 24)
    );
\cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[24]_i_1_n_6\,
      Q => cnt_reg(25),
      R => '0'
    );
\cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[24]_i_1_n_5\,
      Q => cnt_reg(26),
      R => '0'
    );
\cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[24]_i_1_n_4\,
      Q => cnt_reg(27),
      R => '0'
    );
\cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[28]_i_1_n_7\,
      Q => cnt_reg(28),
      R => '0'
    );
\cnt_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_reg[24]_i_1_n_0\,
      CO(3) => \NLW_cnt_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \cnt_reg[28]_i_1_n_1\,
      CO(1) => \cnt_reg[28]_i_1_n_2\,
      CO(0) => \cnt_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_reg[28]_i_1_n_4\,
      O(2) => \cnt_reg[28]_i_1_n_5\,
      O(1) => \cnt_reg[28]_i_1_n_6\,
      O(0) => \cnt_reg[28]_i_1_n_7\,
      S(3 downto 0) => cnt_reg(31 downto 28)
    );
\cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[28]_i_1_n_6\,
      Q => cnt_reg(29),
      R => '0'
    );
\cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[0]_i_1_n_5\,
      Q => cnt_reg(2),
      R => '0'
    );
\cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[28]_i_1_n_5\,
      Q => cnt_reg(30),
      R => '0'
    );
\cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[28]_i_1_n_4\,
      Q => cnt_reg(31),
      R => '0'
    );
\cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[0]_i_1_n_4\,
      Q => cnt_reg(3),
      R => '0'
    );
\cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[4]_i_1_n_7\,
      Q => cnt_reg(4),
      R => '0'
    );
\cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_reg[0]_i_1_n_0\,
      CO(3) => \cnt_reg[4]_i_1_n_0\,
      CO(2) => \cnt_reg[4]_i_1_n_1\,
      CO(1) => \cnt_reg[4]_i_1_n_2\,
      CO(0) => \cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_reg[4]_i_1_n_4\,
      O(2) => \cnt_reg[4]_i_1_n_5\,
      O(1) => \cnt_reg[4]_i_1_n_6\,
      O(0) => \cnt_reg[4]_i_1_n_7\,
      S(3 downto 0) => cnt_reg(7 downto 4)
    );
\cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[4]_i_1_n_6\,
      Q => cnt_reg(5),
      R => '0'
    );
\cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[4]_i_1_n_5\,
      Q => cnt_reg(6),
      R => '0'
    );
\cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[4]_i_1_n_4\,
      Q => cnt_reg(7),
      R => '0'
    );
\cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[8]_i_1_n_7\,
      Q => cnt_reg(8),
      R => '0'
    );
\cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_reg[4]_i_1_n_0\,
      CO(3) => \cnt_reg[8]_i_1_n_0\,
      CO(2) => \cnt_reg[8]_i_1_n_1\,
      CO(1) => \cnt_reg[8]_i_1_n_2\,
      CO(0) => \cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_reg[8]_i_1_n_4\,
      O(2) => \cnt_reg[8]_i_1_n_5\,
      O(1) => \cnt_reg[8]_i_1_n_6\,
      O(0) => \cnt_reg[8]_i_1_n_7\,
      S(3 downto 0) => cnt_reg(11 downto 8)
    );
\cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[8]_i_1_n_6\,
      Q => cnt_reg(9),
      R => '0'
    );
\o_ball_position_x_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \^sprite_x_reg[15]_0\(0),
      Q => \o_ball_position_x_reg[15]_0\(0),
      R => '0'
    );
\o_ball_position_x_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \^sprite_x_reg[15]_0\(10),
      Q => \o_ball_position_x_reg[15]_0\(10),
      R => '0'
    );
\o_ball_position_x_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \^sprite_x_reg[15]_0\(11),
      Q => \o_ball_position_x_reg[15]_0\(11),
      R => '0'
    );
\o_ball_position_x_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \^sprite_x_reg[15]_0\(12),
      Q => \o_ball_position_x_reg[15]_0\(12),
      R => '0'
    );
\o_ball_position_x_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \^sprite_x_reg[15]_0\(13),
      Q => \o_ball_position_x_reg[15]_0\(13),
      R => '0'
    );
\o_ball_position_x_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \^sprite_x_reg[15]_0\(14),
      Q => \o_ball_position_x_reg[15]_0\(14),
      R => '0'
    );
\o_ball_position_x_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \^sprite_x_reg[15]_0\(15),
      Q => \o_ball_position_x_reg[15]_0\(15),
      R => '0'
    );
\o_ball_position_x_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \^sprite_x_reg[15]_0\(1),
      Q => \o_ball_position_x_reg[15]_0\(1),
      R => '0'
    );
\o_ball_position_x_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \^sprite_x_reg[15]_0\(2),
      Q => \o_ball_position_x_reg[15]_0\(2),
      R => '0'
    );
\o_ball_position_x_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \^sprite_x_reg[15]_0\(3),
      Q => \o_ball_position_x_reg[15]_0\(3),
      R => '0'
    );
\o_ball_position_x_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \^sprite_x_reg[15]_0\(4),
      Q => \o_ball_position_x_reg[15]_0\(4),
      R => '0'
    );
\o_ball_position_x_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \^sprite_x_reg[15]_0\(5),
      Q => \o_ball_position_x_reg[15]_0\(5),
      R => '0'
    );
\o_ball_position_x_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \^sprite_x_reg[15]_0\(6),
      Q => \o_ball_position_x_reg[15]_0\(6),
      R => '0'
    );
\o_ball_position_x_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \^sprite_x_reg[15]_0\(7),
      Q => \o_ball_position_x_reg[15]_0\(7),
      R => '0'
    );
\o_ball_position_x_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \^sprite_x_reg[15]_0\(8),
      Q => \o_ball_position_x_reg[15]_0\(8),
      R => '0'
    );
\o_ball_position_x_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \^sprite_x_reg[15]_0\(9),
      Q => \o_ball_position_x_reg[15]_0\(9),
      R => '0'
    );
\o_ball_position_y_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \^q\(0),
      Q => \o_ball_position_y_reg[15]_0\(0),
      R => '0'
    );
\o_ball_position_y_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \^q\(10),
      Q => \o_ball_position_y_reg[15]_0\(10),
      R => '0'
    );
\o_ball_position_y_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \^q\(11),
      Q => \o_ball_position_y_reg[15]_0\(11),
      R => '0'
    );
\o_ball_position_y_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \^q\(12),
      Q => \o_ball_position_y_reg[15]_0\(12),
      R => '0'
    );
\o_ball_position_y_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \^q\(13),
      Q => \o_ball_position_y_reg[15]_0\(13),
      R => '0'
    );
\o_ball_position_y_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \^q\(14),
      Q => \o_ball_position_y_reg[15]_0\(14),
      R => '0'
    );
\o_ball_position_y_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \^q\(15),
      Q => \o_ball_position_y_reg[15]_0\(15),
      R => '0'
    );
\o_ball_position_y_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \^q\(1),
      Q => \o_ball_position_y_reg[15]_0\(1),
      R => '0'
    );
\o_ball_position_y_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \^q\(2),
      Q => \o_ball_position_y_reg[15]_0\(2),
      R => '0'
    );
\o_ball_position_y_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \^q\(3),
      Q => \o_ball_position_y_reg[15]_0\(3),
      R => '0'
    );
\o_ball_position_y_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \^q\(4),
      Q => \o_ball_position_y_reg[15]_0\(4),
      R => '0'
    );
\o_ball_position_y_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \^q\(5),
      Q => \o_ball_position_y_reg[15]_0\(5),
      R => '0'
    );
\o_ball_position_y_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \^q\(6),
      Q => \o_ball_position_y_reg[15]_0\(6),
      R => '0'
    );
\o_ball_position_y_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \^q\(7),
      Q => \o_ball_position_y_reg[15]_0\(7),
      R => '0'
    );
\o_ball_position_y_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \^q\(8),
      Q => \o_ball_position_y_reg[15]_0\(8),
      R => '0'
    );
\o_ball_position_y_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \^q\(9),
      Q => \o_ball_position_y_reg[15]_0\(9),
      R => '0'
    );
\o_life[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAA6AAA2"
    )
        port map (
      I0 => \^o_life_reg[0]_0\,
      I1 => \^o_state_reg[2]_0\,
      I2 => \^o_state_reg[0]_0\,
      I3 => \^o_state_reg[1]_0\,
      I4 => \^o_life_reg[1]_0\,
      I5 => \^prev_restart_reg_0\,
      O => \o_life[0]_i_1_n_0\
    );
\o_life[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCC8CCCC"
    )
        port map (
      I0 => \^o_life_reg[0]_0\,
      I1 => \^o_life_reg[1]_0\,
      I2 => \^o_state_reg[1]_0\,
      I3 => \^o_state_reg[0]_0\,
      I4 => \^o_state_reg[2]_0\,
      I5 => \^prev_restart_reg_0\,
      O => \o_life[1]_i_1_n_0\
    );
\o_life_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \o_life[0]_i_1_n_0\,
      Q => \^o_life_reg[0]_0\,
      R => '0'
    );
\o_life_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \o_life[1]_i_1_n_0\,
      Q => \^o_life_reg[1]_0\,
      R => '0'
    );
\o_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BFA0BFB9"
    )
        port map (
      I0 => \^o_state_reg[0]_0\,
      I1 => \^o_state_reg[1]_0\,
      I2 => \^o_state_reg[2]_0\,
      I3 => \o_state[0]_i_2_n_0\,
      I4 => \o_state[0]_i_3_n_0\,
      I5 => \^prev_restart_reg_0\,
      O => \o_state[0]_i_1_n_0\
    );
\o_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000800000"
    )
        port map (
      I0 => \^sprite_x_reg[12]_1\,
      I1 => \o_state[2]_i_6_n_0\,
      I2 => \^sprite_x_reg[6]_0\,
      I3 => \^o_state_reg[2]_0\,
      I4 => \^o_state_reg[0]_0\,
      I5 => \^o_state_reg[1]_0\,
      O => \o_state[0]_i_2_n_0\
    );
\o_state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002020200"
    )
        port map (
      I0 => \^o_state_reg[2]_0\,
      I1 => \^o_state_reg[0]_0\,
      I2 => \^o_state_reg[1]_0\,
      I3 => \^o_life_reg[1]_0\,
      I4 => \^o_life_reg[0]_0\,
      I5 => \^prev_restart_reg_0\,
      O => \o_state[0]_i_3_n_0\
    );
\o_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000E0000"
    )
        port map (
      I0 => \^o_life_reg[0]_0\,
      I1 => \^o_life_reg[1]_0\,
      I2 => \^o_state_reg[1]_0\,
      I3 => \^o_state_reg[0]_0\,
      I4 => \^o_state_reg[2]_0\,
      O => \o_life_reg[0]_1\
    );
\o_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030300030323200"
    )
        port map (
      I0 => \^sprite_x_reg[12]_0\,
      I1 => \^prev_restart_reg_0\,
      I2 => \^o_state_reg[2]_0\,
      I3 => \^o_state_reg[1]_0\,
      I4 => \^o_state_reg[0]_0\,
      I5 => \^sprite_x_reg[6]_0\,
      O => \o_state[2]_i_1_n_0\
    );
\o_state[2]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(9),
      I1 => \^sprite_x_reg[15]_0\(8),
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => \^sprite_x_reg[15]_0\(15),
      O => \o_state[2]_i_10_n_0\
    );
\o_state[2]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => \^sprite_x_reg[15]_0\(11),
      I2 => \^sprite_x_reg[15]_0\(14),
      I3 => \^sprite_x_reg[15]_0\(13),
      O => \o_state[2]_i_11_n_0\
    );
\o_state[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEEEEEEEEE"
    )
        port map (
      I0 => \o_state[2]_i_18_n_0\,
      I1 => \^q\(8),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^q\(4),
      O => \o_state[2]_i_12_n_0\
    );
\o_state[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(12),
      I2 => \^q\(15),
      I3 => \^q\(14),
      I4 => \^q\(10),
      I5 => \^q\(11),
      O => \o_state[2]_i_13_n_0\
    );
\o_state[2]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(15),
      I1 => \o_state_reg[2]_i_7\(12),
      O => S(0)
    );
\o_state[2]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(6),
      O => \o_state[2]_i_18_n_0\
    );
\o_state[2]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(14),
      I1 => \o_state_reg[2]_i_7\(11),
      O => \sprite_y_reg[14]_0\(3)
    );
\o_state[2]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(13),
      I1 => \o_state_reg[2]_i_7\(10),
      O => \sprite_y_reg[14]_0\(2)
    );
\o_state[2]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(12),
      I1 => \o_state_reg[2]_i_7\(9),
      O => \sprite_y_reg[14]_0\(1)
    );
\o_state[2]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(11),
      I1 => \o_state_reg[2]_i_7\(8),
      O => \sprite_y_reg[14]_0\(0)
    );
\o_state[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888088"
    )
        port map (
      I0 => \^sprite_x_reg[12]_1\,
      I1 => \o_state[2]_i_6_n_0\,
      I2 => sprite_x_direction_reg_1(0),
      I3 => CO(0),
      I4 => \^sprite_x_reg[6]_0\,
      O => \^sprite_x_reg[12]_0\
    );
\o_state[2]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(10),
      I1 => \o_state_reg[2]_i_7\(7),
      O => \sprite_y_reg[10]_0\(3)
    );
\o_state[2]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(9),
      I1 => \o_state_reg[2]_i_7\(6),
      O => \sprite_y_reg[10]_0\(2)
    );
\o_state[2]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(8),
      I1 => \o_state_reg[2]_i_7\(5),
      O => \sprite_y_reg[10]_0\(1)
    );
\o_state[2]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \o_state_reg[2]_i_7\(5),
      O => \sprite_y_reg[10]_0\(0)
    );
\o_state[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => prev_restart,
      I1 => restart,
      O => \^prev_restart_reg_0\
    );
\o_state[2]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(15),
      I1 => o_state3(14),
      I2 => \^q\(14),
      I3 => o_state3(13),
      O => \o_state[2]_i_43_n_0\
    );
\o_state[2]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(13),
      I1 => o_state3(12),
      I2 => \^q\(12),
      I3 => o_state3(11),
      O => \o_state[2]_i_44_n_0\
    );
\o_state[2]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(11),
      I1 => o_state3(10),
      I2 => \^q\(10),
      I3 => o_state3(9),
      O => \o_state[2]_i_45_n_0\
    );
\o_state[2]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(9),
      I1 => o_state3(8),
      I2 => \^q\(8),
      I3 => o_state3(7),
      O => \o_state[2]_i_46_n_0\
    );
\o_state[2]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => o_state3(14),
      I1 => \^q\(15),
      I2 => o_state3(13),
      I3 => \^q\(14),
      O => \o_state[2]_i_47_n_0\
    );
\o_state[2]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => o_state3(12),
      I1 => \^q\(13),
      I2 => o_state3(11),
      I3 => \^q\(12),
      O => \o_state[2]_i_48_n_0\
    );
\o_state[2]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => o_state3(10),
      I1 => \^q\(11),
      I2 => o_state3(9),
      I3 => \^q\(10),
      O => \o_state[2]_i_49_n_0\
    );
\o_state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \o_state[2]_i_9_n_0\,
      I1 => \^sprite_x_reg[15]_0\(6),
      I2 => \^sprite_x_reg[15]_0\(10),
      I3 => \^sprite_x_reg[15]_0\(5),
      I4 => \o_state[2]_i_10_n_0\,
      I5 => \o_state[2]_i_11_n_0\,
      O => \^sprite_x_reg[6]_0\
    );
\o_state[2]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => o_state3(8),
      I1 => \^q\(9),
      I2 => o_state3(7),
      I3 => \^q\(8),
      O => \o_state[2]_i_50_n_0\
    );
\o_state[2]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \o_state_reg[2]_i_7\(4),
      O => DI(3)
    );
\o_state[2]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \o_state_reg[2]_i_7\(3),
      O => DI(2)
    );
\o_state[2]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \o_state_reg[2]_i_7\(2),
      O => DI(1)
    );
\o_state[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000015151555"
    )
        port map (
      I0 => \^sprite_y_reg[2]_0\,
      I1 => \o_state[2]_i_12_n_0\,
      I2 => \^q\(9),
      I3 => \^q\(7),
      I4 => \^q\(8),
      I5 => \o_state[2]_i_13_n_0\,
      O => \o_state[2]_i_6_n_0\
    );
\o_state[2]_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \o_state_reg[2]_i_7\(2),
      O => DI(0)
    );
\o_state[2]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(7),
      I1 => o_state3(6),
      I2 => \^q\(6),
      I3 => o_state3(5),
      O => \o_state[2]_i_65_n_0\
    );
\o_state[2]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(5),
      I1 => o_state3(4),
      I2 => \^q\(4),
      I3 => o_state3(3),
      O => \o_state[2]_i_66_n_0\
    );
\o_state[2]_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(3),
      I1 => o_state3(2),
      I2 => \^q\(2),
      I3 => o_state3(1),
      O => \o_state[2]_i_67_n_0\
    );
\o_state[2]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B222"
    )
        port map (
      I0 => \^q\(1),
      I1 => o_state3(0),
      I2 => \^q\(0),
      I3 => \o_state_reg[2]_i_7\(0),
      O => \o_state[2]_i_68_n_0\
    );
\o_state[2]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => o_state3(6),
      I1 => \^q\(7),
      I2 => o_state3(5),
      I3 => \^q\(6),
      O => \o_state[2]_i_69_n_0\
    );
\o_state[2]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => o_state3(4),
      I1 => \^q\(5),
      I2 => o_state3(3),
      I3 => \^q\(4),
      O => \o_state[2]_i_70_n_0\
    );
\o_state[2]_i_81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \o_state_reg[2]_i_7\(1),
      O => \sprite_y_reg[1]_0\(1)
    );
\o_state[2]_i_82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \o_state_reg[2]_i_7\(0),
      O => \sprite_y_reg[1]_0\(0)
    );
\o_state[2]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \^sprite_x_reg[15]_0\(1),
      I2 => \^sprite_x_reg[15]_0\(2),
      I3 => \^sprite_x_reg[15]_0\(0),
      I4 => \^sprite_x_reg[15]_0\(3),
      O => \o_state[2]_i_9_n_0\
    );
\o_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \o_state[0]_i_1_n_0\,
      Q => \^o_state_reg[0]_0\,
      R => '0'
    );
\o_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \o_state_reg[1]_1\,
      Q => \^o_state_reg[1]_0\,
      R => '0'
    );
\o_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \o_state[2]_i_1_n_0\,
      Q => \^o_state_reg[2]_0\,
      R => '0'
    );
\o_state_reg[2]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_state_reg[2]_i_42_n_0\,
      CO(3) => \sprite_y_reg[15]_0\(0),
      CO(2) => \o_state_reg[2]_i_28_n_1\,
      CO(1) => \o_state_reg[2]_i_28_n_2\,
      CO(0) => \o_state_reg[2]_i_28_n_3\,
      CYINIT => '0',
      DI(3) => \o_state[2]_i_43_n_0\,
      DI(2) => \o_state[2]_i_44_n_0\,
      DI(1) => \o_state[2]_i_45_n_0\,
      DI(0) => \o_state[2]_i_46_n_0\,
      O(3 downto 0) => \NLW_o_state_reg[2]_i_28_O_UNCONNECTED\(3 downto 0),
      S(3) => \o_state[2]_i_47_n_0\,
      S(2) => \o_state[2]_i_48_n_0\,
      S(1) => \o_state[2]_i_49_n_0\,
      S(0) => \o_state[2]_i_50_n_0\
    );
\o_state_reg[2]_i_42\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_state_reg[2]_i_42_n_0\,
      CO(2) => \o_state_reg[2]_i_42_n_1\,
      CO(1) => \o_state_reg[2]_i_42_n_2\,
      CO(0) => \o_state_reg[2]_i_42_n_3\,
      CYINIT => '1',
      DI(3) => \o_state[2]_i_65_n_0\,
      DI(2) => \o_state[2]_i_66_n_0\,
      DI(1) => \o_state[2]_i_67_n_0\,
      DI(0) => \o_state[2]_i_68_n_0\,
      O(3 downto 0) => \NLW_o_state_reg[2]_i_42_O_UNCONNECTED\(3 downto 0),
      S(3) => \o_state[2]_i_69_n_0\,
      S(2) => \o_state[2]_i_70_n_0\,
      S(1 downto 0) => \o_state_reg[2]_i_28_0\(1 downto 0)
    );
\o_tmds[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFEAAFFFFFFEF"
    )
        port map (
      I0 => \o_tmds[0]_i_21_n_0\,
      I1 => \o_tmds[0]_i_6\,
      I2 => \o_tmds[0]_i_19_n_0\,
      I3 => \o_tmds[0]_i_20_n_0\,
      I4 => \^sprite_x_reg[1]_0\,
      I5 => \o_tmds[0]_i_18_n_0\,
      O => \^sprite_x_reg[2]_0\
    );
\o_tmds[0]_i_100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \o_tmds_reg[0]_i_34_0\(9),
      O => \o_tmds[0]_i_100_n_0\
    );
\o_tmds[0]_i_102\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(10),
      I1 => \o_tmds_reg[0]_i_34_0\(10),
      I2 => \o_tmds_reg[0]_i_34_0\(11),
      I3 => \^q\(11),
      O => \o_tmds[0]_i_102_n_0\
    );
\o_tmds[0]_i_103\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(9),
      I1 => \o_tmds_reg[0]_i_34_0\(9),
      I2 => \o_tmds_reg[0]_i_34_0\(10),
      I3 => \^q\(10),
      O => \o_tmds[0]_i_103_n_0\
    );
\o_tmds[0]_i_104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(8),
      I1 => \o_tmds_reg[0]_i_34_0\(8),
      I2 => \o_tmds_reg[0]_i_34_0\(9),
      I3 => \^q\(9),
      O => \o_tmds[0]_i_104_n_0\
    );
\o_tmds[0]_i_105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(7),
      I1 => \o_tmds_reg[0]_i_34_0\(7),
      I2 => \o_tmds_reg[0]_i_34_0\(8),
      I3 => \^q\(8),
      O => \o_tmds[0]_i_105_n_0\
    );
\o_tmds[0]_i_109\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \o_tmds_reg[0]_i_32_0\(6),
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => \o_tmds_reg[0]_i_32_0\(7),
      O => \sprite_x_reg[6]_2\(2)
    );
\o_tmds[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \o_tmds_reg[0]_i_22_n_3\,
      I1 => \o_tmds_reg[0]_i_23_n_3\,
      I2 => \o_tmds[0]_i_6_0\(0),
      I3 => \o_tmds[0]_i_6_1\(0),
      O => \^o_tmds_reg[0]_i_25\
    );
\o_tmds[0]_i_110\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \o_tmds_reg[0]_i_32_0\(6),
      I2 => \^sprite_x_reg[15]_0\(5),
      O => \sprite_x_reg[6]_2\(1)
    );
\o_tmds[0]_i_111\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(5),
      I1 => \o_tmds_reg[0]_i_32_0\(5),
      O => \sprite_x_reg[6]_2\(0)
    );
\o_tmds[0]_i_114\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \o_tmds_reg[0]_i_34_0\(7),
      O => \o_tmds[0]_i_114_n_0\
    );
\o_tmds[0]_i_115\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \o_tmds_reg[0]_i_34_0\(6),
      O => \o_tmds[0]_i_115_n_0\
    );
\o_tmds[0]_i_116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(6),
      I1 => \o_tmds_reg[0]_i_34_0\(6),
      I2 => \o_tmds_reg[0]_i_34_0\(7),
      I3 => \^q\(7),
      O => \o_tmds[0]_i_116_n_0\
    );
\o_tmds[0]_i_117\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \o_tmds_reg[0]_i_34_0\(6),
      I1 => \^q\(6),
      I2 => \^q\(5),
      O => \o_tmds[0]_i_117_n_0\
    );
\o_tmds[0]_i_118\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \o_tmds_reg[0]_i_34_0\(5),
      O => \o_tmds[0]_i_118_n_0\
    );
\o_tmds[0]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F96F9FF9"
    )
        port map (
      I0 => \o_tmds_reg[0]_i_32_0\(3),
      I1 => \^sprite_x_reg[15]_0\(3),
      I2 => \^sprite_x_reg[0]_0\,
      I3 => \o_tmds_reg[0]_i_32_0\(2),
      I4 => \^sprite_x_reg[15]_0\(2),
      O => \o_sx_reg[3]\
    );
\o_tmds[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9699"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => \o_tmds_reg[0]_i_32_0\(1),
      I2 => \o_tmds_reg[0]_i_32_0\(0),
      I3 => \^sprite_x_reg[15]_0\(0),
      O => \^sprite_x_reg[1]_0\
    );
\o_tmds[0]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99696966"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(3),
      I1 => \o_tmds_reg[0]_i_32_0\(3),
      I2 => \o_tmds_reg[0]_i_32_0\(2),
      I3 => \^sprite_x_reg[15]_0\(2),
      I4 => \^sprite_x_reg[0]_0\,
      O => \o_tmds[0]_i_18_n_0\
    );
\o_tmds[0]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DB2424DB"
    )
        port map (
      I0 => \^sprite_y_reg[0]_1\,
      I1 => \^q\(2),
      I2 => \o_tmds_reg[0]_i_34_0\(2),
      I3 => \o_tmds_reg[0]_i_34_0\(3),
      I4 => \^q\(3),
      O => \o_tmds[0]_i_19_n_0\
    );
\o_tmds[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"24300C24DBCFF3DB"
    )
        port map (
      I0 => \^sprite_y_reg[0]_1\,
      I1 => \^q\(3),
      I2 => \o_tmds_reg[0]_i_34_0\(3),
      I3 => \^q\(2),
      I4 => \o_tmds_reg[0]_i_34_0\(2),
      I5 => \o_tmds[0]_i_10_0\,
      O => \o_tmds[0]_i_20_n_0\
    );
\o_tmds[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9969696699699969"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \o_tmds_reg[0]_i_32_0\(2),
      I2 => \^sprite_x_reg[15]_0\(1),
      I3 => \o_tmds_reg[0]_i_32_0\(1),
      I4 => \o_tmds_reg[0]_i_32_0\(0),
      I5 => \^sprite_x_reg[15]_0\(0),
      O => \o_tmds[0]_i_21_n_0\
    );
\o_tmds[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \o_tmds_reg[0]_i_32_0\(0),
      I2 => \o_tmds_reg[0]_i_32_0\(1),
      I3 => \^sprite_x_reg[15]_0\(1),
      O => \^sprite_x_reg[0]_0\
    );
\o_tmds[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FD"
    )
        port map (
      I0 => \^q\(0),
      I1 => \o_tmds_reg[0]_i_34_0\(0),
      I2 => \o_tmds_reg[0]_i_34_0\(1),
      I3 => \^q\(1),
      O => \^sprite_y_reg[0]_1\
    );
\o_tmds[0]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => \o_tmds_reg[0]_i_32_0\(14),
      I2 => \o_tmds_reg[0]_i_32_0\(15),
      I3 => \^sprite_x_reg[15]_0\(15),
      O => \sprite_x_reg[14]_0\(3)
    );
\o_tmds[0]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => \o_tmds_reg[0]_i_32_0\(12),
      I2 => \^sprite_x_reg[15]_0\(13),
      I3 => \o_tmds_reg[0]_i_32_0\(13),
      O => \sprite_x_reg[14]_0\(2)
    );
\o_tmds[0]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \o_tmds_reg[0]_i_32_0\(10),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => \o_tmds_reg[0]_i_32_0\(11),
      O => \sprite_x_reg[14]_0\(1)
    );
\o_tmds[0]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \o_tmds_reg[0]_i_32_0\(8),
      I2 => \^sprite_x_reg[15]_0\(9),
      I3 => \o_tmds_reg[0]_i_32_0\(9),
      O => \sprite_x_reg[14]_0\(0)
    );
\o_tmds[0]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(15),
      I1 => \o_tmds_reg[0]_i_32_0\(15),
      O => \o_tmds[0]_i_55_n_0\
    );
\o_tmds[0]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => \o_tmds_reg[0]_i_32_0\(14),
      I2 => \o_tmds_reg[0]_i_32_0\(15),
      I3 => \^sprite_x_reg[15]_0\(15),
      O => \o_tmds[0]_i_59_n_0\
    );
\o_tmds[0]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(13),
      I1 => \o_tmds_reg[0]_i_32_0\(13),
      I2 => \^sprite_x_reg[15]_0\(14),
      I3 => \o_tmds_reg[0]_i_32_0\(14),
      O => \o_tmds[0]_i_60_n_0\
    );
\o_tmds[0]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => \o_tmds_reg[0]_i_32_0\(12),
      I2 => \^sprite_x_reg[15]_0\(13),
      I3 => \o_tmds_reg[0]_i_32_0\(13),
      O => \o_tmds[0]_i_61_n_0\
    );
\o_tmds[0]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(11),
      I1 => \o_tmds_reg[0]_i_32_0\(11),
      I2 => \^sprite_x_reg[15]_0\(12),
      I3 => \o_tmds_reg[0]_i_32_0\(12),
      O => \o_tmds[0]_i_62_n_0\
    );
\o_tmds[0]_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(15),
      I1 => \o_tmds_reg[0]_i_34_0\(15),
      O => \o_tmds[0]_i_64_n_0\
    );
\o_tmds[0]_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(13),
      I1 => \o_tmds_reg[0]_i_34_0\(13),
      O => \o_tmds[0]_i_66_n_0\
    );
\o_tmds[0]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(14),
      I1 => \o_tmds_reg[0]_i_34_0\(14),
      I2 => \o_tmds_reg[0]_i_34_0\(15),
      I3 => \^q\(15),
      O => \o_tmds[0]_i_68_n_0\
    );
\o_tmds[0]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(13),
      I1 => \o_tmds_reg[0]_i_34_0\(13),
      I2 => \o_tmds_reg[0]_i_34_0\(14),
      I3 => \^q\(14),
      O => \o_tmds[0]_i_69_n_0\
    );
\o_tmds[0]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(12),
      I1 => \o_tmds_reg[0]_i_34_0\(12),
      I2 => \o_tmds_reg[0]_i_34_0\(13),
      I3 => \^q\(13),
      O => \o_tmds[0]_i_70_n_0\
    );
\o_tmds[0]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(11),
      I1 => \o_tmds_reg[0]_i_34_0\(11),
      I2 => \o_tmds_reg[0]_i_34_0\(12),
      I3 => \^q\(12),
      O => \o_tmds[0]_i_71_n_0\
    );
\o_tmds[0]_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \o_tmds_reg[0]_i_32_0\(4),
      I2 => \^sprite_x_reg[15]_0\(5),
      I3 => \o_tmds_reg[0]_i_32_0\(5),
      O => \sprite_x_reg[4]_0\(0)
    );
\o_tmds[0]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \o_tmds_reg[0]_i_32_0\(6),
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => \o_tmds_reg[0]_i_32_0\(7),
      O => \sprite_x_reg[6]_1\(2)
    );
\o_tmds[0]_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \o_tmds_reg[0]_i_32_0\(2),
      I2 => \^sprite_x_reg[15]_0\(3),
      I3 => \o_tmds_reg[0]_i_32_0\(3),
      O => \sprite_x_reg[6]_1\(1)
    );
\o_tmds[0]_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \o_tmds_reg[0]_i_32_0\(0),
      I2 => \o_tmds_reg[0]_i_32_0\(1),
      I3 => \^sprite_x_reg[15]_0\(1),
      O => \sprite_x_reg[6]_1\(0)
    );
\o_tmds[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEAFAFBFBFBFFFB"
    )
        port map (
      I0 => \o_tmds[0]_i_18_n_0\,
      I1 => \o_tmds[0]_i_19_n_0\,
      I2 => \o_tmds[0]_i_20_n_0\,
      I3 => \o_tmds[0]_i_6\,
      I4 => \^sprite_x_reg[1]_0\,
      I5 => \o_tmds[0]_i_21_n_0\,
      O => \^sprite_x_reg[3]_0\
    );
\o_tmds[0]_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \^q\(4),
      I1 => \o_tmds_reg[0]_i_34_0\(4),
      I2 => \^q\(5),
      I3 => \o_tmds_reg[0]_i_34_0\(5),
      O => \sprite_y_reg[4]_0\(0)
    );
\o_tmds[0]_i_87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \o_tmds_reg[0]_i_34_0\(0),
      I2 => \o_tmds_reg[0]_i_34_0\(1),
      I3 => \^q\(1),
      O => \sprite_y_reg[0]_0\(0)
    );
\o_tmds[0]_i_93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \o_tmds_reg[0]_i_32_0\(10),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => \o_tmds_reg[0]_i_32_0\(11),
      O => \sprite_x_reg[10]_0\(3)
    );
\o_tmds[0]_i_94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(9),
      I1 => \o_tmds_reg[0]_i_32_0\(9),
      I2 => \^sprite_x_reg[15]_0\(10),
      I3 => \o_tmds_reg[0]_i_32_0\(10),
      O => \sprite_x_reg[10]_0\(2)
    );
\o_tmds[0]_i_95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \o_tmds_reg[0]_i_32_0\(8),
      I2 => \^sprite_x_reg[15]_0\(9),
      I3 => \o_tmds_reg[0]_i_32_0\(9),
      O => \sprite_x_reg[10]_0\(1)
    );
\o_tmds[0]_i_96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(7),
      I1 => \o_tmds_reg[0]_i_32_0\(7),
      I2 => \^sprite_x_reg[15]_0\(8),
      I3 => \o_tmds_reg[0]_i_32_0\(8),
      O => \sprite_x_reg[10]_0\(0)
    );
\o_tmds[0]_i_98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(11),
      I1 => \o_tmds_reg[0]_i_34_0\(11),
      O => \o_tmds[0]_i_98_n_0\
    );
\o_tmds[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF1F1FF"
    )
        port map (
      I0 => \^o_life_reg[1]_0\,
      I1 => \^o_life_reg[0]_0\,
      I2 => \^o_state_reg[2]_0\,
      I3 => \^o_state_reg[1]_0\,
      I4 => \^o_state_reg[0]_0\,
      O => \o_life_reg[1]_2\
    );
\o_tmds[3]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B00B"
    )
        port map (
      I0 => \^o_life_reg[0]_0\,
      I1 => \^o_life_reg[1]_0\,
      I2 => \bias[1]_i_16\,
      I3 => \o_tmds_reg[0]_i_32_0\(6),
      O => \o_life_reg[0]_2\
    );
\o_tmds[4]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^o_sx_reg[5]\,
      I1 => \o_tmds[4]_i_4\,
      O => \o_sy_reg[15]\
    );
\o_tmds_reg[0]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_tmds_reg[0]_i_32_n_0\,
      CO(3 downto 1) => \NLW_o_tmds_reg[0]_i_22_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \o_tmds_reg[0]_i_22_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_o_tmds_reg[0]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \o_tmds[0]_i_11_1\(0)
    );
\o_tmds_reg[0]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_tmds_reg[0]_i_34_n_0\,
      CO(3 downto 1) => \NLW_o_tmds_reg[0]_i_23_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \o_tmds_reg[0]_i_23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_o_tmds_reg[0]_i_23_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \o_tmds[0]_i_11_0\(0)
    );
\o_tmds_reg[0]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_tmds_reg[0]_i_22_0\(0),
      CO(3) => \o_tmds_reg[0]_i_32_n_0\,
      CO(2) => \o_tmds_reg[0]_i_32_n_1\,
      CO(1) => \o_tmds_reg[0]_i_32_n_2\,
      CO(0) => \o_tmds_reg[0]_i_32_n_3\,
      CYINIT => '0',
      DI(3) => \o_tmds[0]_i_55_n_0\,
      DI(2 downto 0) => \o_tmds_reg[0]_i_22_1\(2 downto 0),
      O(3 downto 0) => \NLW_o_tmds_reg[0]_i_32_O_UNCONNECTED\(3 downto 0),
      S(3) => \o_tmds[0]_i_59_n_0\,
      S(2) => \o_tmds[0]_i_60_n_0\,
      S(1) => \o_tmds[0]_i_61_n_0\,
      S(0) => \o_tmds[0]_i_62_n_0\
    );
\o_tmds_reg[0]_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_tmds_reg[0]_i_63_n_0\,
      CO(3) => \o_tmds_reg[0]_i_34_n_0\,
      CO(2) => \o_tmds_reg[0]_i_34_n_1\,
      CO(1) => \o_tmds_reg[0]_i_34_n_2\,
      CO(0) => \o_tmds_reg[0]_i_34_n_3\,
      CYINIT => '0',
      DI(3) => \o_tmds[0]_i_64_n_0\,
      DI(2) => \o_tmds_reg[0]_i_23_0\(1),
      DI(1) => \o_tmds[0]_i_66_n_0\,
      DI(0) => \o_tmds_reg[0]_i_23_0\(0),
      O(3 downto 0) => \NLW_o_tmds_reg[0]_i_34_O_UNCONNECTED\(3 downto 0),
      S(3) => \o_tmds[0]_i_68_n_0\,
      S(2) => \o_tmds[0]_i_69_n_0\,
      S(1) => \o_tmds[0]_i_70_n_0\,
      S(0) => \o_tmds[0]_i_71_n_0\
    );
\o_tmds_reg[0]_i_63\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_tmds_reg[0]_i_97_n_0\,
      CO(3) => \o_tmds_reg[0]_i_63_n_0\,
      CO(2) => \o_tmds_reg[0]_i_63_n_1\,
      CO(1) => \o_tmds_reg[0]_i_63_n_2\,
      CO(0) => \o_tmds_reg[0]_i_63_n_3\,
      CYINIT => '0',
      DI(3) => \o_tmds[0]_i_98_n_0\,
      DI(2) => \o_tmds_reg[0]_i_34_1\(1),
      DI(1) => \o_tmds[0]_i_100_n_0\,
      DI(0) => \o_tmds_reg[0]_i_34_1\(0),
      O(3 downto 0) => \NLW_o_tmds_reg[0]_i_63_O_UNCONNECTED\(3 downto 0),
      S(3) => \o_tmds[0]_i_102_n_0\,
      S(2) => \o_tmds[0]_i_103_n_0\,
      S(1) => \o_tmds[0]_i_104_n_0\,
      S(0) => \o_tmds[0]_i_105_n_0\
    );
\o_tmds_reg[0]_i_97\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_tmds_reg[0]_i_63_0\(0),
      CO(3) => \o_tmds_reg[0]_i_97_n_0\,
      CO(2) => \o_tmds_reg[0]_i_97_n_1\,
      CO(1) => \o_tmds_reg[0]_i_97_n_2\,
      CO(0) => \o_tmds_reg[0]_i_97_n_3\,
      CYINIT => '0',
      DI(3) => \o_tmds[0]_i_114_n_0\,
      DI(2) => \o_tmds[0]_i_115_n_0\,
      DI(1) => \^q\(5),
      DI(0) => \o_tmds_reg[0]_i_34_0\(4),
      O(3 downto 0) => \NLW_o_tmds_reg[0]_i_97_O_UNCONNECTED\(3 downto 0),
      S(3) => \o_tmds[0]_i_116_n_0\,
      S(2) => \o_tmds[0]_i_117_n_0\,
      S(1) => \o_tmds[0]_i_118_n_0\,
      S(0) => \o_tmds_reg[0]_i_63_1\(0)
    );
prev_restart_reg: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => restart,
      Q => prev_restart,
      R => '0'
    );
seed10: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => seed10_i_1_n_4,
      A(15) => seed10_i_1_n_5,
      A(14) => seed10_i_1_n_6,
      A(13) => seed10_i_1_n_7,
      A(12) => seed10_i_2_n_4,
      A(11) => seed10_i_2_n_5,
      A(10) => seed10_i_2_n_6,
      A(9) => seed10_i_2_n_7,
      A(8) => seed10_i_3_n_4,
      A(7) => seed10_i_3_n_5,
      A(6) => seed10_i_3_n_6,
      A(5) => seed10_i_3_n_7,
      A(4) => seed10_i_4_n_4,
      A(3) => seed10_i_4_n_5,
      A(2) => seed10_i_4_n_6,
      A(1) => seed10_i_4_n_7,
      A(0) => seed10_i_5_n_0,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_seed10_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 16) => B"00",
      B(15 downto 0) => \^q\(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_seed10_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_seed10_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_seed10_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => v_sync,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_seed10_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_seed10_OVERFLOW_UNCONNECTED,
      P(47) => seed10_n_58,
      P(46) => seed10_n_59,
      P(45) => seed10_n_60,
      P(44) => seed10_n_61,
      P(43) => seed10_n_62,
      P(42) => seed10_n_63,
      P(41) => seed10_n_64,
      P(40) => seed10_n_65,
      P(39) => seed10_n_66,
      P(38) => seed10_n_67,
      P(37) => seed10_n_68,
      P(36) => seed10_n_69,
      P(35) => seed10_n_70,
      P(34) => seed10_n_71,
      P(33) => seed10_n_72,
      P(32) => seed10_n_73,
      P(31) => seed10_n_74,
      P(30) => seed10_n_75,
      P(29) => seed10_n_76,
      P(28) => seed10_n_77,
      P(27) => seed10_n_78,
      P(26) => seed10_n_79,
      P(25) => seed10_n_80,
      P(24) => seed10_n_81,
      P(23) => seed10_n_82,
      P(22) => seed10_n_83,
      P(21) => seed10_n_84,
      P(20) => seed10_n_85,
      P(19) => seed10_n_86,
      P(18) => seed10_n_87,
      P(17) => seed10_n_88,
      P(16) => seed10_n_89,
      P(15) => seed10_n_90,
      P(14) => seed10_n_91,
      P(13) => seed10_n_92,
      P(12) => seed10_n_93,
      P(11) => seed10_n_94,
      P(10) => seed10_n_95,
      P(9) => seed10_n_96,
      P(8) => seed10_n_97,
      P(7) => seed10_n_98,
      P(6) => seed10_n_99,
      P(5) => seed10_n_100,
      P(4) => seed10_n_101,
      P(3) => seed10_n_102,
      P(2) => seed10_n_103,
      P(1) => seed10_n_104,
      P(0) => seed10_n_105,
      PATTERNBDETECT => NLW_seed10_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_seed10_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => seed10_n_106,
      PCOUT(46) => seed10_n_107,
      PCOUT(45) => seed10_n_108,
      PCOUT(44) => seed10_n_109,
      PCOUT(43) => seed10_n_110,
      PCOUT(42) => seed10_n_111,
      PCOUT(41) => seed10_n_112,
      PCOUT(40) => seed10_n_113,
      PCOUT(39) => seed10_n_114,
      PCOUT(38) => seed10_n_115,
      PCOUT(37) => seed10_n_116,
      PCOUT(36) => seed10_n_117,
      PCOUT(35) => seed10_n_118,
      PCOUT(34) => seed10_n_119,
      PCOUT(33) => seed10_n_120,
      PCOUT(32) => seed10_n_121,
      PCOUT(31) => seed10_n_122,
      PCOUT(30) => seed10_n_123,
      PCOUT(29) => seed10_n_124,
      PCOUT(28) => seed10_n_125,
      PCOUT(27) => seed10_n_126,
      PCOUT(26) => seed10_n_127,
      PCOUT(25) => seed10_n_128,
      PCOUT(24) => seed10_n_129,
      PCOUT(23) => seed10_n_130,
      PCOUT(22) => seed10_n_131,
      PCOUT(21) => seed10_n_132,
      PCOUT(20) => seed10_n_133,
      PCOUT(19) => seed10_n_134,
      PCOUT(18) => seed10_n_135,
      PCOUT(17) => seed10_n_136,
      PCOUT(16) => seed10_n_137,
      PCOUT(15) => seed10_n_138,
      PCOUT(14) => seed10_n_139,
      PCOUT(13) => seed10_n_140,
      PCOUT(12) => seed10_n_141,
      PCOUT(11) => seed10_n_142,
      PCOUT(10) => seed10_n_143,
      PCOUT(9) => seed10_n_144,
      PCOUT(8) => seed10_n_145,
      PCOUT(7) => seed10_n_146,
      PCOUT(6) => seed10_n_147,
      PCOUT(5) => seed10_n_148,
      PCOUT(4) => seed10_n_149,
      PCOUT(3) => seed10_n_150,
      PCOUT(2) => seed10_n_151,
      PCOUT(1) => seed10_n_152,
      PCOUT(0) => seed10_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_seed10_UNDERFLOW_UNCONNECTED
    );
seed10_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => seed10_i_2_n_0,
      CO(3) => seed10_i_1_n_0,
      CO(2) => seed10_i_1_n_1,
      CO(1) => seed10_i_1_n_2,
      CO(0) => seed10_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => seed10_i_1_n_4,
      O(2) => seed10_i_1_n_5,
      O(1) => seed10_i_1_n_6,
      O(0) => seed10_i_1_n_7,
      S(3 downto 0) => cnt_reg(16 downto 13)
    );
seed10_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => seed10_i_3_n_0,
      CO(3) => seed10_i_2_n_0,
      CO(2) => seed10_i_2_n_1,
      CO(1) => seed10_i_2_n_2,
      CO(0) => seed10_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => seed10_i_2_n_4,
      O(2) => seed10_i_2_n_5,
      O(1) => seed10_i_2_n_6,
      O(0) => seed10_i_2_n_7,
      S(3 downto 0) => cnt_reg(12 downto 9)
    );
seed10_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => seed10_i_4_n_0,
      CO(3) => seed10_i_3_n_0,
      CO(2) => seed10_i_3_n_1,
      CO(1) => seed10_i_3_n_2,
      CO(0) => seed10_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => seed10_i_3_n_4,
      O(2) => seed10_i_3_n_5,
      O(1) => seed10_i_3_n_6,
      O(0) => seed10_i_3_n_7,
      S(3 downto 0) => cnt_reg(8 downto 5)
    );
seed10_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => seed10_i_4_n_0,
      CO(2) => seed10_i_4_n_1,
      CO(1) => seed10_i_4_n_2,
      CO(0) => seed10_i_4_n_3,
      CYINIT => cnt_reg(0),
      DI(3 downto 0) => B"0000",
      O(3) => seed10_i_4_n_4,
      O(2) => seed10_i_4_n_5,
      O(1) => seed10_i_4_n_6,
      O(0) => seed10_i_4_n_7,
      S(3 downto 0) => cnt_reg(4 downto 1)
    );
seed10_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cnt_reg(0),
      O => seed10_i_5_n_0
    );
seed1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 16) => B"00000000000000",
      A(15 downto 0) => \^q\(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_seed1_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14) => seed1_reg_i_1_n_5,
      B(13) => seed1_reg_i_1_n_6,
      B(12) => seed1_reg_i_1_n_7,
      B(11) => seed1_reg_i_2_n_4,
      B(10) => seed1_reg_i_2_n_5,
      B(9) => seed1_reg_i_2_n_6,
      B(8) => seed1_reg_i_2_n_7,
      B(7) => seed1_reg_i_3_n_4,
      B(6) => seed1_reg_i_3_n_5,
      B(5) => seed1_reg_i_3_n_6,
      B(4) => seed1_reg_i_3_n_7,
      B(3) => seed1_reg_i_4_n_4,
      B(2) => seed1_reg_i_4_n_5,
      B(1) => seed1_reg_i_4_n_6,
      B(0) => seed1_reg_i_4_n_7,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_seed1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_seed1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_seed1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => v_sync,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_seed1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_seed1_reg_OVERFLOW_UNCONNECTED,
      P(47) => seed1_reg_n_58,
      P(46) => seed1_reg_n_59,
      P(45) => seed1_reg_n_60,
      P(44) => seed1_reg_n_61,
      P(43) => seed1_reg_n_62,
      P(42) => seed1_reg_n_63,
      P(41) => seed1_reg_n_64,
      P(40) => seed1_reg_n_65,
      P(39) => seed1_reg_n_66,
      P(38) => seed1_reg_n_67,
      P(37) => seed1_reg_n_68,
      P(36) => seed1_reg_n_69,
      P(35) => seed1_reg_n_70,
      P(34) => seed1_reg_n_71,
      P(33) => seed1_reg_n_72,
      P(32) => seed1_reg_n_73,
      P(31) => seed1_reg_n_74,
      P(30) => seed1_reg_n_75,
      P(29) => seed1_reg_n_76,
      P(28) => seed1_reg_n_77,
      P(27) => seed1_reg_n_78,
      P(26) => seed1_reg_n_79,
      P(25) => seed1_reg_n_80,
      P(24) => seed1_reg_n_81,
      P(23) => seed1_reg_n_82,
      P(22) => seed1_reg_n_83,
      P(21) => seed1_reg_n_84,
      P(20) => seed1_reg_n_85,
      P(19) => seed1_reg_n_86,
      P(18) => seed1_reg_n_87,
      P(17) => seed1_reg_n_88,
      P(16) => seed1_reg_n_89,
      P(15) => seed1_reg_n_90,
      P(14 downto 0) => \seed1_reg__0\(31 downto 17),
      PATTERNBDETECT => NLW_seed1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_seed1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => seed10_n_106,
      PCIN(46) => seed10_n_107,
      PCIN(45) => seed10_n_108,
      PCIN(44) => seed10_n_109,
      PCIN(43) => seed10_n_110,
      PCIN(42) => seed10_n_111,
      PCIN(41) => seed10_n_112,
      PCIN(40) => seed10_n_113,
      PCIN(39) => seed10_n_114,
      PCIN(38) => seed10_n_115,
      PCIN(37) => seed10_n_116,
      PCIN(36) => seed10_n_117,
      PCIN(35) => seed10_n_118,
      PCIN(34) => seed10_n_119,
      PCIN(33) => seed10_n_120,
      PCIN(32) => seed10_n_121,
      PCIN(31) => seed10_n_122,
      PCIN(30) => seed10_n_123,
      PCIN(29) => seed10_n_124,
      PCIN(28) => seed10_n_125,
      PCIN(27) => seed10_n_126,
      PCIN(26) => seed10_n_127,
      PCIN(25) => seed10_n_128,
      PCIN(24) => seed10_n_129,
      PCIN(23) => seed10_n_130,
      PCIN(22) => seed10_n_131,
      PCIN(21) => seed10_n_132,
      PCIN(20) => seed10_n_133,
      PCIN(19) => seed10_n_134,
      PCIN(18) => seed10_n_135,
      PCIN(17) => seed10_n_136,
      PCIN(16) => seed10_n_137,
      PCIN(15) => seed10_n_138,
      PCIN(14) => seed10_n_139,
      PCIN(13) => seed10_n_140,
      PCIN(12) => seed10_n_141,
      PCIN(11) => seed10_n_142,
      PCIN(10) => seed10_n_143,
      PCIN(9) => seed10_n_144,
      PCIN(8) => seed10_n_145,
      PCIN(7) => seed10_n_146,
      PCIN(6) => seed10_n_147,
      PCIN(5) => seed10_n_148,
      PCIN(4) => seed10_n_149,
      PCIN(3) => seed10_n_150,
      PCIN(2) => seed10_n_151,
      PCIN(1) => seed10_n_152,
      PCIN(0) => seed10_n_153,
      PCOUT(47 downto 0) => NLW_seed1_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_seed1_reg_UNDERFLOW_UNCONNECTED
    );
\seed1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => seed10_n_105,
      Q => \seed1_reg__0\(0),
      R => '0'
    );
\seed1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => seed10_n_95,
      Q => \seed1_reg__0\(10),
      R => '0'
    );
\seed1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => seed10_n_94,
      Q => \seed1_reg__0\(11),
      R => '0'
    );
\seed1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => seed10_n_93,
      Q => \seed1_reg__0\(12),
      R => '0'
    );
\seed1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => seed10_n_92,
      Q => \seed1_reg__0\(13),
      R => '0'
    );
\seed1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => seed10_n_91,
      Q => \seed1_reg__0\(14),
      R => '0'
    );
\seed1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => seed10_n_90,
      Q => \seed1_reg__0\(15),
      R => '0'
    );
\seed1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => seed10_n_89,
      Q => \seed1_reg__0\(16),
      R => '0'
    );
\seed1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => seed10_n_104,
      Q => \seed1_reg__0\(1),
      R => '0'
    );
\seed1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => seed10_n_103,
      Q => \seed1_reg__0\(2),
      R => '0'
    );
\seed1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => seed10_n_102,
      Q => \seed1_reg__0\(3),
      R => '0'
    );
\seed1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => seed10_n_101,
      Q => \seed1_reg__0\(4),
      R => '0'
    );
\seed1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => seed10_n_100,
      Q => \seed1_reg__0\(5),
      R => '0'
    );
\seed1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => seed10_n_99,
      Q => \seed1_reg__0\(6),
      R => '0'
    );
\seed1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => seed10_n_98,
      Q => \seed1_reg__0\(7),
      R => '0'
    );
\seed1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => seed10_n_97,
      Q => \seed1_reg__0\(8),
      R => '0'
    );
\seed1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => seed10_n_96,
      Q => \seed1_reg__0\(9),
      R => '0'
    );
seed1_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => seed1_reg_i_2_n_0,
      CO(3 downto 2) => NLW_seed1_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => seed1_reg_i_1_n_2,
      CO(0) => seed1_reg_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => NLW_seed1_reg_i_1_O_UNCONNECTED(3),
      O(2) => seed1_reg_i_1_n_5,
      O(1) => seed1_reg_i_1_n_6,
      O(0) => seed1_reg_i_1_n_7,
      S(3) => '0',
      S(2 downto 0) => cnt_reg(31 downto 29)
    );
seed1_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => seed1_reg_i_3_n_0,
      CO(3) => seed1_reg_i_2_n_0,
      CO(2) => seed1_reg_i_2_n_1,
      CO(1) => seed1_reg_i_2_n_2,
      CO(0) => seed1_reg_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => seed1_reg_i_2_n_4,
      O(2) => seed1_reg_i_2_n_5,
      O(1) => seed1_reg_i_2_n_6,
      O(0) => seed1_reg_i_2_n_7,
      S(3 downto 0) => cnt_reg(28 downto 25)
    );
seed1_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => seed1_reg_i_4_n_0,
      CO(3) => seed1_reg_i_3_n_0,
      CO(2) => seed1_reg_i_3_n_1,
      CO(1) => seed1_reg_i_3_n_2,
      CO(0) => seed1_reg_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => seed1_reg_i_3_n_4,
      O(2) => seed1_reg_i_3_n_5,
      O(1) => seed1_reg_i_3_n_6,
      O(0) => seed1_reg_i_3_n_7,
      S(3 downto 0) => cnt_reg(24 downto 21)
    );
seed1_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => seed10_i_1_n_0,
      CO(3) => seed1_reg_i_4_n_0,
      CO(2) => seed1_reg_i_4_n_1,
      CO(1) => seed1_reg_i_4_n_2,
      CO(0) => seed1_reg_i_4_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => seed1_reg_i_4_n_4,
      O(2) => seed1_reg_i_4_n_5,
      O(1) => seed1_reg_i_4_n_6,
      O(0) => seed1_reg_i_4_n_7,
      S(3 downto 0) => cnt_reg(20 downto 17)
    );
seed20: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => seed10_i_1_n_4,
      A(15) => seed10_i_1_n_5,
      A(14) => seed10_i_1_n_6,
      A(13) => seed10_i_1_n_7,
      A(12) => seed10_i_2_n_4,
      A(11) => seed10_i_2_n_5,
      A(10) => seed10_i_2_n_6,
      A(9) => seed10_i_2_n_7,
      A(8) => seed10_i_3_n_4,
      A(7) => seed10_i_3_n_5,
      A(6) => seed10_i_3_n_6,
      A(5) => seed10_i_3_n_7,
      A(4) => seed10_i_4_n_4,
      A(3) => seed10_i_4_n_5,
      A(2) => seed10_i_4_n_6,
      A(1) => seed10_i_4_n_7,
      A(0) => seed10_i_5_n_0,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_seed20_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 16) => B"00",
      B(15 downto 0) => \^sprite_x_reg[15]_0\(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_seed20_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_seed20_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_seed20_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => v_sync,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_seed20_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_seed20_OVERFLOW_UNCONNECTED,
      P(47) => seed20_n_58,
      P(46) => seed20_n_59,
      P(45) => seed20_n_60,
      P(44) => seed20_n_61,
      P(43) => seed20_n_62,
      P(42) => seed20_n_63,
      P(41) => seed20_n_64,
      P(40) => seed20_n_65,
      P(39) => seed20_n_66,
      P(38) => seed20_n_67,
      P(37) => seed20_n_68,
      P(36) => seed20_n_69,
      P(35) => seed20_n_70,
      P(34) => seed20_n_71,
      P(33) => seed20_n_72,
      P(32) => seed20_n_73,
      P(31) => seed20_n_74,
      P(30) => seed20_n_75,
      P(29) => seed20_n_76,
      P(28) => seed20_n_77,
      P(27) => seed20_n_78,
      P(26) => seed20_n_79,
      P(25) => seed20_n_80,
      P(24) => seed20_n_81,
      P(23) => seed20_n_82,
      P(22) => seed20_n_83,
      P(21) => seed20_n_84,
      P(20) => seed20_n_85,
      P(19) => seed20_n_86,
      P(18) => seed20_n_87,
      P(17) => seed20_n_88,
      P(16) => seed20_n_89,
      P(15) => seed20_n_90,
      P(14) => seed20_n_91,
      P(13) => seed20_n_92,
      P(12) => seed20_n_93,
      P(11) => seed20_n_94,
      P(10) => seed20_n_95,
      P(9) => seed20_n_96,
      P(8) => seed20_n_97,
      P(7) => seed20_n_98,
      P(6) => seed20_n_99,
      P(5) => seed20_n_100,
      P(4) => seed20_n_101,
      P(3) => seed20_n_102,
      P(2) => seed20_n_103,
      P(1) => seed20_n_104,
      P(0) => seed20_n_105,
      PATTERNBDETECT => NLW_seed20_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_seed20_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => seed20_n_106,
      PCOUT(46) => seed20_n_107,
      PCOUT(45) => seed20_n_108,
      PCOUT(44) => seed20_n_109,
      PCOUT(43) => seed20_n_110,
      PCOUT(42) => seed20_n_111,
      PCOUT(41) => seed20_n_112,
      PCOUT(40) => seed20_n_113,
      PCOUT(39) => seed20_n_114,
      PCOUT(38) => seed20_n_115,
      PCOUT(37) => seed20_n_116,
      PCOUT(36) => seed20_n_117,
      PCOUT(35) => seed20_n_118,
      PCOUT(34) => seed20_n_119,
      PCOUT(33) => seed20_n_120,
      PCOUT(32) => seed20_n_121,
      PCOUT(31) => seed20_n_122,
      PCOUT(30) => seed20_n_123,
      PCOUT(29) => seed20_n_124,
      PCOUT(28) => seed20_n_125,
      PCOUT(27) => seed20_n_126,
      PCOUT(26) => seed20_n_127,
      PCOUT(25) => seed20_n_128,
      PCOUT(24) => seed20_n_129,
      PCOUT(23) => seed20_n_130,
      PCOUT(22) => seed20_n_131,
      PCOUT(21) => seed20_n_132,
      PCOUT(20) => seed20_n_133,
      PCOUT(19) => seed20_n_134,
      PCOUT(18) => seed20_n_135,
      PCOUT(17) => seed20_n_136,
      PCOUT(16) => seed20_n_137,
      PCOUT(15) => seed20_n_138,
      PCOUT(14) => seed20_n_139,
      PCOUT(13) => seed20_n_140,
      PCOUT(12) => seed20_n_141,
      PCOUT(11) => seed20_n_142,
      PCOUT(10) => seed20_n_143,
      PCOUT(9) => seed20_n_144,
      PCOUT(8) => seed20_n_145,
      PCOUT(7) => seed20_n_146,
      PCOUT(6) => seed20_n_147,
      PCOUT(5) => seed20_n_148,
      PCOUT(4) => seed20_n_149,
      PCOUT(3) => seed20_n_150,
      PCOUT(2) => seed20_n_151,
      PCOUT(1) => seed20_n_152,
      PCOUT(0) => seed20_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_seed20_UNDERFLOW_UNCONNECTED
    );
seed2_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 16) => B"00000000000000",
      A(15 downto 0) => \^sprite_x_reg[15]_0\(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_seed2_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14) => seed1_reg_i_1_n_5,
      B(13) => seed1_reg_i_1_n_6,
      B(12) => seed1_reg_i_1_n_7,
      B(11) => seed1_reg_i_2_n_4,
      B(10) => seed1_reg_i_2_n_5,
      B(9) => seed1_reg_i_2_n_6,
      B(8) => seed1_reg_i_2_n_7,
      B(7) => seed1_reg_i_3_n_4,
      B(6) => seed1_reg_i_3_n_5,
      B(5) => seed1_reg_i_3_n_6,
      B(4) => seed1_reg_i_3_n_7,
      B(3) => seed1_reg_i_4_n_4,
      B(2) => seed1_reg_i_4_n_5,
      B(1) => seed1_reg_i_4_n_6,
      B(0) => seed1_reg_i_4_n_7,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_seed2_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_seed2_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_seed2_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => v_sync,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_seed2_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_seed2_reg_OVERFLOW_UNCONNECTED,
      P(47) => seed2_reg_n_58,
      P(46) => seed2_reg_n_59,
      P(45) => seed2_reg_n_60,
      P(44) => seed2_reg_n_61,
      P(43) => seed2_reg_n_62,
      P(42) => seed2_reg_n_63,
      P(41) => seed2_reg_n_64,
      P(40) => seed2_reg_n_65,
      P(39) => seed2_reg_n_66,
      P(38) => seed2_reg_n_67,
      P(37) => seed2_reg_n_68,
      P(36) => seed2_reg_n_69,
      P(35) => seed2_reg_n_70,
      P(34) => seed2_reg_n_71,
      P(33) => seed2_reg_n_72,
      P(32) => seed2_reg_n_73,
      P(31) => seed2_reg_n_74,
      P(30) => seed2_reg_n_75,
      P(29) => seed2_reg_n_76,
      P(28) => seed2_reg_n_77,
      P(27) => seed2_reg_n_78,
      P(26) => seed2_reg_n_79,
      P(25) => seed2_reg_n_80,
      P(24) => seed2_reg_n_81,
      P(23) => seed2_reg_n_82,
      P(22) => seed2_reg_n_83,
      P(21) => seed2_reg_n_84,
      P(20) => seed2_reg_n_85,
      P(19) => seed2_reg_n_86,
      P(18) => seed2_reg_n_87,
      P(17) => seed2_reg_n_88,
      P(16) => seed2_reg_n_89,
      P(15) => seed2_reg_n_90,
      P(14 downto 0) => \seed2_reg__0\(31 downto 17),
      PATTERNBDETECT => NLW_seed2_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_seed2_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => seed20_n_106,
      PCIN(46) => seed20_n_107,
      PCIN(45) => seed20_n_108,
      PCIN(44) => seed20_n_109,
      PCIN(43) => seed20_n_110,
      PCIN(42) => seed20_n_111,
      PCIN(41) => seed20_n_112,
      PCIN(40) => seed20_n_113,
      PCIN(39) => seed20_n_114,
      PCIN(38) => seed20_n_115,
      PCIN(37) => seed20_n_116,
      PCIN(36) => seed20_n_117,
      PCIN(35) => seed20_n_118,
      PCIN(34) => seed20_n_119,
      PCIN(33) => seed20_n_120,
      PCIN(32) => seed20_n_121,
      PCIN(31) => seed20_n_122,
      PCIN(30) => seed20_n_123,
      PCIN(29) => seed20_n_124,
      PCIN(28) => seed20_n_125,
      PCIN(27) => seed20_n_126,
      PCIN(26) => seed20_n_127,
      PCIN(25) => seed20_n_128,
      PCIN(24) => seed20_n_129,
      PCIN(23) => seed20_n_130,
      PCIN(22) => seed20_n_131,
      PCIN(21) => seed20_n_132,
      PCIN(20) => seed20_n_133,
      PCIN(19) => seed20_n_134,
      PCIN(18) => seed20_n_135,
      PCIN(17) => seed20_n_136,
      PCIN(16) => seed20_n_137,
      PCIN(15) => seed20_n_138,
      PCIN(14) => seed20_n_139,
      PCIN(13) => seed20_n_140,
      PCIN(12) => seed20_n_141,
      PCIN(11) => seed20_n_142,
      PCIN(10) => seed20_n_143,
      PCIN(9) => seed20_n_144,
      PCIN(8) => seed20_n_145,
      PCIN(7) => seed20_n_146,
      PCIN(6) => seed20_n_147,
      PCIN(5) => seed20_n_148,
      PCIN(4) => seed20_n_149,
      PCIN(3) => seed20_n_150,
      PCIN(2) => seed20_n_151,
      PCIN(1) => seed20_n_152,
      PCIN(0) => seed20_n_153,
      PCOUT(47 downto 0) => NLW_seed2_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_seed2_reg_UNDERFLOW_UNCONNECTED
    );
\seed2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => seed20_n_105,
      Q => \seed2_reg__0\(0),
      R => '0'
    );
\seed2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => seed20_n_95,
      Q => \seed2_reg__0\(10),
      R => '0'
    );
\seed2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => seed20_n_94,
      Q => \seed2_reg__0\(11),
      R => '0'
    );
\seed2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => seed20_n_93,
      Q => \seed2_reg__0\(12),
      R => '0'
    );
\seed2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => seed20_n_92,
      Q => \seed2_reg__0\(13),
      R => '0'
    );
\seed2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => seed20_n_91,
      Q => \seed2_reg__0\(14),
      R => '0'
    );
\seed2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => seed20_n_90,
      Q => \seed2_reg__0\(15),
      R => '0'
    );
\seed2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => seed20_n_89,
      Q => \seed2_reg__0\(16),
      R => '0'
    );
\seed2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => seed20_n_104,
      Q => \seed2_reg__0\(1),
      R => '0'
    );
\seed2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => seed20_n_103,
      Q => \seed2_reg__0\(2),
      R => '0'
    );
\seed2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => seed20_n_102,
      Q => \seed2_reg__0\(3),
      R => '0'
    );
\seed2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => seed20_n_101,
      Q => \seed2_reg__0\(4),
      R => '0'
    );
\seed2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => seed20_n_100,
      Q => \seed2_reg__0\(5),
      R => '0'
    );
\seed2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => seed20_n_99,
      Q => \seed2_reg__0\(6),
      R => '0'
    );
\seed2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => seed20_n_98,
      Q => \seed2_reg__0\(7),
      R => '0'
    );
\seed2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => seed20_n_97,
      Q => \seed2_reg__0\(8),
      R => '0'
    );
\seed2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => seed20_n_96,
      Q => \seed2_reg__0\(9),
      R => '0'
    );
seed3_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 16) => B"00000000000000",
      A(15 downto 0) => \^sprite_x_reg[15]_0\(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_seed3_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 16) => B"00",
      B(15 downto 0) => \^q\(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_seed3_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_seed3_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_seed3_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => v_sync,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_seed3_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_seed3_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_seed3_reg_P_UNCONNECTED(47 downto 32),
      P(31) => seed3_reg_n_74,
      P(30) => seed3_reg_n_75,
      P(29) => seed3_reg_n_76,
      P(28) => seed3_reg_n_77,
      P(27) => seed3_reg_n_78,
      P(26) => seed3_reg_n_79,
      P(25) => seed3_reg_n_80,
      P(24) => seed3_reg_n_81,
      P(23) => seed3_reg_n_82,
      P(22) => seed3_reg_n_83,
      P(21) => seed3_reg_n_84,
      P(20) => seed3_reg_n_85,
      P(19) => seed3_reg_n_86,
      P(18) => seed3_reg_n_87,
      P(17) => seed3_reg_n_88,
      P(16) => seed3_reg_n_89,
      P(15) => seed3_reg_n_90,
      P(14) => seed3_reg_n_91,
      P(13) => seed3_reg_n_92,
      P(12) => seed3_reg_n_93,
      P(11) => seed3_reg_n_94,
      P(10) => seed3_reg_n_95,
      P(9) => seed3_reg_n_96,
      P(8) => seed3_reg_n_97,
      P(7) => seed3_reg_n_98,
      P(6) => seed3_reg_n_99,
      P(5) => seed3_reg_n_100,
      P(4) => seed3_reg_n_101,
      P(3) => seed3_reg_n_102,
      P(2) => seed3_reg_n_103,
      P(1) => seed3_reg_n_104,
      P(0) => seed3_reg_n_105,
      PATTERNBDETECT => NLW_seed3_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_seed3_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_seed3_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_seed3_reg_UNDERFLOW_UNCONNECTED
    );
\seed4[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => cnt_reg(0),
      I1 => \^sprite_x_reg[15]_0\(0),
      I2 => \^q\(0),
      O => seed40(0)
    );
\seed4[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"603F9F3F9FC060C0"
    )
        port map (
      I0 => cnt_reg(0),
      I1 => \^sprite_x_reg[15]_0\(1),
      I2 => \^q\(0),
      I3 => \^sprite_x_reg[15]_0\(0),
      I4 => \^q\(1),
      I5 => cnt_reg(1),
      O => seed40(1)
    );
\seed4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => seed40(0),
      Q => \^seed4_reg[1]_1\(0),
      R => '0'
    );
\seed4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => seed40(1),
      Q => \^seed4_reg[1]_1\(1),
      R => '0'
    );
\sprite_x[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sprite_x0(0),
      I1 => \^restart_0\,
      I2 => sprite_x1(0),
      O => \sprite_x[0]_i_1_n_0\
    );
\sprite_x[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B8BB8B8B88BB8"
    )
        port map (
      I0 => sprite_x0(10),
      I1 => \^restart_0\,
      I2 => \sprite_x[11]_i_4_n_0\,
      I3 => \sprite_x_reg[11]_i_5_n_5\,
      I4 => \sprite_x_reg[11]_i_6_n_2\,
      I5 => \sprite_x_reg[11]_i_6_n_7\,
      O => \sprite_x[10]_i_1_n_0\
    );
\sprite_x[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => sprite_x0(11),
      I1 => \^restart_0\,
      I2 => \sprite_x[11]_i_4_n_0\,
      I3 => \sprite_x_reg[11]_i_5_n_5\,
      I4 => \sprite_x_reg[11]_i_6_n_2\,
      I5 => \sprite_x_reg[11]_i_6_n_7\,
      O => \sprite_x[11]_i_1_n_0\
    );
\sprite_x[11]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \sprite_x_reg[15]_i_8_n_4\,
      O => \sprite_x[11]_i_10_n_0\
    );
\sprite_x[11]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed1_reg__0\(11),
      I1 => \sprite_x_reg[11]_i_16_n_4\,
      O => \sprite_x[11]_i_11_n_0\
    );
\sprite_x[11]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed1_reg__0\(10),
      I1 => \sprite_x_reg[11]_i_16_n_5\,
      O => \sprite_x[11]_i_12_n_0\
    );
\sprite_x[11]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed1_reg__0\(9),
      I1 => \sprite_x_reg[11]_i_16_n_6\,
      O => \sprite_x[11]_i_13_n_0\
    );
\sprite_x[11]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed1_reg__0\(8),
      I1 => \sprite_x_reg[11]_i_16_n_7\,
      O => \sprite_x[11]_i_14_n_0\
    );
\sprite_x[11]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sprite_x_reg[11]_i_5_n_4\,
      O => \sprite_x[11]_i_15_n_0\
    );
\sprite_x[11]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9336366C"
    )
        port map (
      I0 => \^o\(2),
      I1 => \sprite_x[11]_i_25_n_0\,
      I2 => \^sprite_x[3]_i_22_0\(0),
      I3 => \^sprite_x[7]_i_25_0\(3),
      I4 => \^sprite_x[7]_i_25_0\(1),
      O => \sprite_x[11]_i_20_n_0\
    );
\sprite_x[11]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sprite_x_reg[11]_i_24_n_4\,
      I1 => \^sprite_x[7]_i_25_0\(2),
      I2 => \^sprite_x[3]_i_22_0\(1),
      I3 => \^o\(0),
      O => \sprite_x[11]_i_25_n_0\
    );
\sprite_x[11]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB2B222"
    )
        port map (
      I0 => \sprite_x[11]_i_33_n_0\,
      I1 => \sprite_x_reg[7]_i_27_n_0\,
      I2 => \sprite_x_reg[7]_i_31_n_5\,
      I3 => \sprite_x_reg[7]_i_32_n_5\,
      I4 => \sprite_x_reg[7]_i_33_n_5\,
      O => \sprite_x[11]_i_26_n_0\
    );
\sprite_x[11]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB2B222"
    )
        port map (
      I0 => \sprite_x[11]_i_34_n_0\,
      I1 => \sprite_x_reg[7]_i_27_n_0\,
      I2 => \sprite_x_reg[7]_i_31_n_6\,
      I3 => \sprite_x_reg[7]_i_32_n_6\,
      I4 => \sprite_x_reg[7]_i_33_n_6\,
      O => \sprite_x[11]_i_27_n_0\
    );
\sprite_x[11]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB2B222"
    )
        port map (
      I0 => \sprite_x[7]_i_34_n_0\,
      I1 => \sprite_x_reg[7]_i_27_n_0\,
      I2 => \sprite_x_reg[7]_i_31_n_7\,
      I3 => \sprite_x_reg[7]_i_32_n_7\,
      I4 => \sprite_x_reg[7]_i_33_n_7\,
      O => \sprite_x[11]_i_28_n_0\
    );
\sprite_x[11]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7118188E8EE7E771"
    )
        port map (
      I0 => \sprite_x[11]_i_35_n_0\,
      I1 => \sprite_x_reg[7]_i_27_n_0\,
      I2 => \^seed1_reg_0\(0),
      I3 => \^seed1_reg_1\(0),
      I4 => \^seed1_reg_2\(0),
      I5 => \sprite_x[11]_i_39_n_0\,
      O => \sprite_x[11]_i_29_n_0\
    );
\sprite_x[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB0"
    )
        port map (
      I0 => restart,
      I1 => prev_restart,
      I2 => \^o_state_reg[2]_0\,
      I3 => \^o_state_reg[1]_0\,
      I4 => \^o_state_reg[0]_0\,
      O => \^restart_0\
    );
\sprite_x[11]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A995566A566AA995"
    )
        port map (
      I0 => \sprite_x[11]_i_26_n_0\,
      I1 => \sprite_x_reg[7]_i_31_n_4\,
      I2 => \sprite_x_reg[7]_i_32_n_4\,
      I3 => \sprite_x_reg[7]_i_33_n_4\,
      I4 => \sprite_x_reg[7]_i_27_n_0\,
      I5 => \sprite_x_reg[11]_i_24_0\,
      O => \sprite_x[11]_i_30_n_0\
    );
\sprite_x[11]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A995566A566AA995"
    )
        port map (
      I0 => \sprite_x[11]_i_27_n_0\,
      I1 => \sprite_x_reg[7]_i_31_n_5\,
      I2 => \sprite_x_reg[7]_i_32_n_5\,
      I3 => \sprite_x_reg[7]_i_33_n_5\,
      I4 => \sprite_x_reg[7]_i_27_n_0\,
      I5 => \sprite_x[11]_i_33_n_0\,
      O => \sprite_x[11]_i_31_n_0\
    );
\sprite_x[11]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A995566A566AA995"
    )
        port map (
      I0 => \sprite_x[11]_i_28_n_0\,
      I1 => \sprite_x_reg[7]_i_31_n_6\,
      I2 => \sprite_x_reg[7]_i_32_n_6\,
      I3 => \sprite_x_reg[7]_i_33_n_6\,
      I4 => \sprite_x_reg[7]_i_27_n_0\,
      I5 => \sprite_x[11]_i_34_n_0\,
      O => \sprite_x[11]_i_32_n_0\
    );
\sprite_x[11]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sprite_x_reg[7]_i_33_n_4\,
      I1 => \sprite_x_reg[7]_i_32_n_4\,
      I2 => \sprite_x_reg[7]_i_31_n_4\,
      O => \sprite_x[11]_i_33_n_0\
    );
\sprite_x[11]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sprite_x_reg[7]_i_33_n_5\,
      I1 => \sprite_x_reg[7]_i_32_n_5\,
      I2 => \sprite_x_reg[7]_i_31_n_5\,
      O => \sprite_x[11]_i_34_n_0\
    );
\sprite_x[11]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \sprite_x_reg[7]_i_31_n_4\,
      I1 => \sprite_x_reg[7]_i_32_n_4\,
      I2 => \sprite_x_reg[7]_i_33_n_4\,
      O => \sprite_x[11]_i_35_n_0\
    );
\sprite_x[11]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \sprite_x_reg[7]_i_27_n_0\,
      I1 => \sprite_x_reg[11]_i_36_n_6\,
      I2 => \sprite_x_reg[11]_i_38_n_6\,
      I3 => \sprite_x_reg[11]_i_37_n_6\,
      O => \sprite_x[11]_i_39_n_0\
    );
\sprite_x[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0C0000000C000"
    )
        port map (
      I0 => \sprite_x_reg[9]_i_3_n_5\,
      I1 => \sprite_x_reg[11]_i_5_n_7\,
      I2 => \sprite_x[8]_i_2_n_0\,
      I3 => \sprite_x_reg[11]_i_5_n_6\,
      I4 => \sprite_x_reg[11]_i_6_n_2\,
      I5 => \sprite_x_reg[9]_i_3_n_4\,
      O => \sprite_x[11]_i_4_n_0\
    );
\sprite_x[11]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \seed1_reg__0\(17),
      I1 => \seed1_reg__0\(21),
      I2 => \seed1_reg__0\(19),
      O => \sprite_x[11]_i_41_n_0\
    );
\sprite_x[11]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \seed1_reg__0\(20),
      I1 => \seed1_reg__0\(22),
      I2 => \seed1_reg__0\(18),
      I3 => \seed1_reg__0\(19),
      I4 => \seed1_reg__0\(21),
      I5 => \seed1_reg__0\(23),
      O => \sprite_x[11]_i_42_n_0\
    );
\sprite_x[11]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \sprite_x[11]_i_41_n_0\,
      I1 => \seed1_reg__0\(18),
      I2 => \seed1_reg__0\(20),
      I3 => \seed1_reg__0\(22),
      O => \sprite_x[11]_i_43_n_0\
    );
\sprite_x[11]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \seed1_reg__0\(28),
      I1 => \seed1_reg__0\(30),
      O => \sprite_x[11]_i_44_n_0\
    );
\sprite_x[11]_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \seed1_reg__0\(30),
      I1 => \seed1_reg__0\(31),
      I2 => \seed1_reg__0\(29),
      O => \sprite_x[11]_i_45_n_0\
    );
\sprite_x[11]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \seed1_reg__0\(30),
      I1 => \seed1_reg__0\(28),
      I2 => \seed1_reg__0\(31),
      I3 => \seed1_reg__0\(29),
      O => \sprite_x[11]_i_46_n_0\
    );
\sprite_x[11]_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \seed1_reg__0\(21),
      I1 => \seed1_reg__0\(23),
      I2 => \seed1_reg__0\(26),
      O => \sprite_x[11]_i_47_n_0\
    );
\sprite_x[11]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \seed1_reg__0\(27),
      I1 => \seed1_reg__0\(24),
      I2 => \seed1_reg__0\(22),
      I3 => \seed1_reg__0\(23),
      I4 => \seed1_reg__0\(25),
      I5 => \seed1_reg__0\(28),
      O => \sprite_x[11]_i_48_n_0\
    );
\sprite_x[11]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \sprite_x[11]_i_47_n_0\,
      I1 => \seed1_reg__0\(22),
      I2 => \seed1_reg__0\(24),
      I3 => \seed1_reg__0\(27),
      O => \sprite_x[11]_i_49_n_0\
    );
\sprite_x[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(11),
      I1 => \sprite_x_reg[15]_i_8_n_4\,
      O => \sprite_x[11]_i_7_n_0\
    );
\sprite_x[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \sprite_x_reg[15]_i_8_n_4\,
      O => \sprite_x[11]_i_8_n_0\
    );
\sprite_x[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(9),
      I1 => \sprite_x_reg[15]_i_8_n_4\,
      O => \sprite_x[11]_i_9_n_0\
    );
\sprite_x[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A800A8"
    )
        port map (
      I0 => sprite_x0(12),
      I1 => \^o_state_reg[0]_0\,
      I2 => \^o_state_reg[1]_0\,
      I3 => prev_restart,
      I4 => restart,
      O => \sprite_x[12]_i_1_n_0\
    );
\sprite_x[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A800A8"
    )
        port map (
      I0 => sprite_x0(13),
      I1 => \^o_state_reg[0]_0\,
      I2 => \^o_state_reg[1]_0\,
      I3 => prev_restart,
      I4 => restart,
      O => \sprite_x[13]_i_1_n_0\
    );
\sprite_x[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A800A8"
    )
        port map (
      I0 => sprite_x0(14),
      I1 => \^o_state_reg[0]_0\,
      I2 => \^o_state_reg[1]_0\,
      I3 => prev_restart,
      I4 => restart,
      O => \sprite_x[14]_i_1_n_0\
    );
\sprite_x[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07000707"
    )
        port map (
      I0 => \^o_state_reg[1]_0\,
      I1 => \^o_state_reg[0]_0\,
      I2 => \^o_state_reg[2]_0\,
      I3 => restart,
      I4 => prev_restart,
      O => sprite_y_0
    );
\sprite_x[15]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \sprite_x_speed_reg_n_0_[1]\,
      I1 => \^sprite_x_direction__0\,
      I2 => \sprite_x_speed_reg_n_0_[0]\,
      O => \sprite_x[15]_i_10_n_0\
    );
\sprite_x[15]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"37"
    )
        port map (
      I0 => \sprite_x_speed_reg_n_0_[1]\,
      I1 => \sprite_x_speed_reg_n_0_[2]\,
      I2 => \^sprite_x_direction__0\,
      O => \sprite_x[15]_i_11_n_0\
    );
\sprite_x[15]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CD32"
    )
        port map (
      I0 => \sprite_x_speed_reg_n_0_[0]\,
      I1 => \^sprite_x_direction__0\,
      I2 => \sprite_x_speed_reg_n_0_[1]\,
      I3 => \sprite_x_speed_reg_n_0_[2]\,
      O => \sprite_x[15]_i_12_n_0\
    );
\sprite_x[15]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \sprite_x_speed_reg_n_0_[1]\,
      I1 => \^sprite_x_direction__0\,
      I2 => \sprite_x_speed_reg_n_0_[0]\,
      O => \sprite_x[15]_i_13_n_0\
    );
\sprite_x[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A800A8"
    )
        port map (
      I0 => sprite_x0(15),
      I1 => \^o_state_reg[0]_0\,
      I2 => \^o_state_reg[1]_0\,
      I3 => prev_restart,
      I4 => restart,
      O => \sprite_x[15]_i_2_n_0\
    );
\sprite_x[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sprite_x_reg[15]_i_8_n_4\,
      I1 => \^sprite_x_reg[15]_0\(15),
      O => \sprite_x[15]_i_4_n_0\
    );
\sprite_x[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => \sprite_x_reg[15]_i_8_n_4\,
      O => \sprite_x[15]_i_5_n_0\
    );
\sprite_x[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(13),
      I1 => \sprite_x_reg[15]_i_8_n_4\,
      O => \sprite_x[15]_i_6_n_0\
    );
\sprite_x[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => \sprite_x_reg[15]_i_8_n_4\,
      O => \sprite_x[15]_i_7_n_0\
    );
\sprite_x[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \sprite_x_speed_reg_n_0_[2]\,
      I1 => \^sprite_x_direction__0\,
      I2 => \sprite_x_speed_reg_n_0_[1]\,
      O => \sprite_x[15]_i_9_n_0\
    );
\sprite_x[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => sprite_x0(1),
      I1 => \^restart_0\,
      I2 => sprite_x1(1),
      O => \sprite_x[1]_i_1_n_0\
    );
\sprite_x[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B88B8B8BB88B"
    )
        port map (
      I0 => sprite_x0(2),
      I1 => \^restart_0\,
      I2 => sprite_x1(1),
      I3 => \sprite_x_reg[3]_i_4_n_5\,
      I4 => \sprite_x_reg[11]_i_6_n_2\,
      I5 => \sprite_x_reg[5]_i_3_n_7\,
      O => \sprite_x[2]_i_1_n_0\
    );
\sprite_x[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B8BB8B8B88BB8"
    )
        port map (
      I0 => sprite_x0(3),
      I1 => \^restart_0\,
      I2 => \sprite_x[3]_i_3_n_0\,
      I3 => \sprite_x_reg[3]_i_4_n_4\,
      I4 => \sprite_x_reg[11]_i_6_n_2\,
      I5 => \sprite_x_reg[5]_i_3_n_6\,
      O => \sprite_x[3]_i_1_n_0\
    );
\sprite_x[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed1_reg__0\(2),
      I1 => \^sprite_x[3]_i_22_0\(0),
      O => \sprite_x[3]_i_10_n_0\
    );
\sprite_x[3]_i_100\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \seed1_reg__0\(14),
      I1 => \seed1_reg__0\(16),
      I2 => \seed1_reg__0\(19),
      O => \sprite_x[3]_i_100_n_0\
    );
\sprite_x[3]_i_101\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \seed1_reg__0\(13),
      I1 => \seed1_reg__0\(15),
      I2 => \seed1_reg__0\(18),
      O => \sprite_x[3]_i_101_n_0\
    );
\sprite_x[3]_i_102\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed1_reg__0\(17),
      I1 => \seed1_reg__0\(19),
      I2 => \seed1_reg__0\(22),
      I3 => \sprite_x[3]_i_98_n_0\,
      O => \sprite_x[3]_i_102_n_0\
    );
\sprite_x[3]_i_103\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed1_reg__0\(16),
      I1 => \seed1_reg__0\(18),
      I2 => \seed1_reg__0\(21),
      I3 => \sprite_x[3]_i_99_n_0\,
      O => \sprite_x[3]_i_103_n_0\
    );
\sprite_x[3]_i_104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed1_reg__0\(15),
      I1 => \seed1_reg__0\(17),
      I2 => \seed1_reg__0\(20),
      I3 => \sprite_x[3]_i_100_n_0\,
      O => \sprite_x[3]_i_104_n_0\
    );
\sprite_x[3]_i_105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed1_reg__0\(14),
      I1 => \seed1_reg__0\(16),
      I2 => \seed1_reg__0\(19),
      I3 => \sprite_x[3]_i_101_n_0\,
      O => \sprite_x[3]_i_105_n_0\
    );
\sprite_x[3]_i_106\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed1_reg__0\(23),
      I1 => \seed1_reg__0\(25),
      I2 => \seed1_reg__0\(29),
      O => \sprite_x[3]_i_106_n_0\
    );
\sprite_x[3]_i_107\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed1_reg__0\(24),
      I1 => \seed1_reg__0\(28),
      I2 => \seed1_reg__0\(22),
      O => \sprite_x[3]_i_107_n_0\
    );
\sprite_x[3]_i_108\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed1_reg__0\(23),
      I1 => \seed1_reg__0\(27),
      I2 => \seed1_reg__0\(21),
      O => \sprite_x[3]_i_108_n_0\
    );
\sprite_x[3]_i_109\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed1_reg__0\(22),
      I1 => \seed1_reg__0\(26),
      I2 => \seed1_reg__0\(20),
      O => \sprite_x[3]_i_109_n_0\
    );
\sprite_x[3]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \seed1_reg__0\(1),
      O => \sprite_x[3]_i_11_n_0\
    );
\sprite_x[3]_i_110\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed1_reg__0\(24),
      I1 => \seed1_reg__0\(30),
      I2 => \seed1_reg__0\(26),
      I3 => \sprite_x[3]_i_106_n_0\,
      O => \sprite_x[3]_i_110_n_0\
    );
\sprite_x[3]_i_111\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed1_reg__0\(23),
      I1 => \seed1_reg__0\(25),
      I2 => \seed1_reg__0\(29),
      I3 => \sprite_x[3]_i_107_n_0\,
      O => \sprite_x[3]_i_111_n_0\
    );
\sprite_x[3]_i_112\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed1_reg__0\(24),
      I1 => \seed1_reg__0\(28),
      I2 => \seed1_reg__0\(22),
      I3 => \sprite_x[3]_i_108_n_0\,
      O => \sprite_x[3]_i_112_n_0\
    );
\sprite_x[3]_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed1_reg__0\(23),
      I1 => \seed1_reg__0\(27),
      I2 => \seed1_reg__0\(21),
      I3 => \sprite_x[3]_i_109_n_0\,
      O => \sprite_x[3]_i_113_n_0\
    );
\sprite_x[3]_i_114\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \seed1_reg__0\(12),
      I1 => \seed1_reg__0\(16),
      I2 => \seed1_reg__0\(14),
      O => \sprite_x[3]_i_114_n_0\
    );
\sprite_x[3]_i_115\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \seed1_reg__0\(11),
      I1 => \seed1_reg__0\(15),
      I2 => \seed1_reg__0\(13),
      O => \sprite_x[3]_i_115_n_0\
    );
\sprite_x[3]_i_116\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \seed1_reg__0\(10),
      I1 => \seed1_reg__0\(14),
      I2 => \seed1_reg__0\(12),
      O => \sprite_x[3]_i_116_n_0\
    );
\sprite_x[3]_i_117\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \seed1_reg__0\(9),
      I1 => \seed1_reg__0\(13),
      I2 => \seed1_reg__0\(11),
      O => \sprite_x[3]_i_117_n_0\
    );
\sprite_x[3]_i_118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed1_reg__0\(13),
      I1 => \seed1_reg__0\(17),
      I2 => \seed1_reg__0\(15),
      I3 => \sprite_x[3]_i_114_n_0\,
      O => \sprite_x[3]_i_118_n_0\
    );
\sprite_x[3]_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed1_reg__0\(12),
      I1 => \seed1_reg__0\(16),
      I2 => \seed1_reg__0\(14),
      I3 => \sprite_x[3]_i_115_n_0\,
      O => \sprite_x[3]_i_119_n_0\
    );
\sprite_x[3]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \seed1_reg__0\(0),
      O => \sprite_x[3]_i_12_n_0\
    );
\sprite_x[3]_i_120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed1_reg__0\(11),
      I1 => \seed1_reg__0\(15),
      I2 => \seed1_reg__0\(13),
      I3 => \sprite_x[3]_i_116_n_0\,
      O => \sprite_x[3]_i_120_n_0\
    );
\sprite_x[3]_i_121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed1_reg__0\(10),
      I1 => \seed1_reg__0\(14),
      I2 => \seed1_reg__0\(12),
      I3 => \sprite_x[3]_i_117_n_0\,
      O => \sprite_x[3]_i_121_n_0\
    );
\sprite_x[3]_i_123\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \seed1_reg__0\(1),
      I1 => \sprite_x_reg[3]_i_180_n_4\,
      I2 => \sprite_x_reg[3]_i_181_n_4\,
      I3 => \sprite_x_reg[3]_i_137_n_5\,
      I4 => \sprite_x[3]_i_182_n_0\,
      O => \sprite_x[3]_i_123_n_0\
    );
\sprite_x[3]_i_124\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \seed1_reg__0\(0),
      I1 => \sprite_x_reg[3]_i_180_n_5\,
      I2 => \sprite_x_reg[3]_i_181_n_5\,
      I3 => \sprite_x_reg[3]_i_137_n_6\,
      I4 => \sprite_x[3]_i_183_n_0\,
      O => \sprite_x[3]_i_124_n_0\
    );
\sprite_x[3]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBE822882288228"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_137_n_7\,
      I1 => \seed1_reg__0\(0),
      I2 => \sprite_x_reg[3]_i_180_n_5\,
      I3 => \sprite_x_reg[3]_i_181_n_5\,
      I4 => \sprite_x_reg[3]_i_181_n_6\,
      I5 => \sprite_x_reg[3]_i_180_n_6\,
      O => \sprite_x[3]_i_125_n_0\
    );
\sprite_x[3]_i_126\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BE282828"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_184_n_4\,
      I1 => \sprite_x_reg[3]_i_180_n_6\,
      I2 => \sprite_x_reg[3]_i_181_n_6\,
      I3 => \sprite_x_reg[3]_i_181_n_7\,
      I4 => \sprite_x_reg[3]_i_180_n_7\,
      O => \sprite_x[3]_i_126_n_0\
    );
\sprite_x[3]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \sprite_x[3]_i_123_n_0\,
      I1 => \sprite_x[3]_i_185_n_0\,
      I2 => \sprite_x_reg[3]_i_133_n_6\,
      I3 => \sprite_x_reg[3]_i_132_n_6\,
      I4 => \sprite_x_reg[3]_i_131_n_6\,
      I5 => \sprite_x_reg[3]_i_137_n_4\,
      O => \sprite_x[3]_i_127_n_0\
    );
\sprite_x[3]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \sprite_x[3]_i_124_n_0\,
      I1 => \sprite_x[3]_i_186_n_0\,
      I2 => \sprite_x_reg[3]_i_133_n_7\,
      I3 => \sprite_x_reg[3]_i_132_n_7\,
      I4 => \sprite_x_reg[3]_i_131_n_7\,
      I5 => \sprite_x_reg[3]_i_137_n_5\,
      O => \sprite_x[3]_i_128_n_0\
    );
\sprite_x[3]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \sprite_x[3]_i_125_n_0\,
      I1 => \sprite_x[3]_i_187_n_0\,
      I2 => \sprite_x_reg[3]_i_181_n_4\,
      I3 => \sprite_x_reg[3]_i_180_n_4\,
      I4 => \seed1_reg__0\(1),
      I5 => \sprite_x_reg[3]_i_137_n_6\,
      O => \sprite_x[3]_i_129_n_0\
    );
\sprite_x[3]_i_130\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \sprite_x[3]_i_126_n_0\,
      I1 => \sprite_x_reg[3]_i_137_n_7\,
      I2 => \sprite_x[3]_i_188_n_0\,
      I3 => \sprite_x_reg[3]_i_181_n_6\,
      I4 => \sprite_x_reg[3]_i_180_n_6\,
      O => \sprite_x[3]_i_130_n_0\
    );
\sprite_x[3]_i_134\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_59_n_7\,
      I1 => \sprite_x_reg[3]_i_58_n_7\,
      I2 => \sprite_x_reg[3]_i_57_n_7\,
      O => \sprite_x[3]_i_134_n_0\
    );
\sprite_x[3]_i_135\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_133_n_4\,
      I1 => \sprite_x_reg[3]_i_132_n_4\,
      I2 => \sprite_x_reg[3]_i_131_n_4\,
      O => \sprite_x[3]_i_135_n_0\
    );
\sprite_x[3]_i_136\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_133_n_5\,
      I1 => \sprite_x_reg[3]_i_132_n_5\,
      I2 => \sprite_x_reg[3]_i_131_n_5\,
      O => \sprite_x[3]_i_136_n_0\
    );
\sprite_x[3]_i_138\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_133_n_6\,
      I1 => \sprite_x_reg[3]_i_132_n_6\,
      I2 => \sprite_x_reg[3]_i_131_n_6\,
      O => \sprite_x[3]_i_138_n_0\
    );
\sprite_x[3]_i_139\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_57_n_7\,
      I1 => \sprite_x_reg[3]_i_58_n_7\,
      I2 => \sprite_x_reg[3]_i_59_n_7\,
      O => \sprite_x[3]_i_139_n_0\
    );
\sprite_x[3]_i_140\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_131_n_4\,
      I1 => \sprite_x_reg[3]_i_132_n_4\,
      I2 => \sprite_x_reg[3]_i_133_n_4\,
      O => \sprite_x[3]_i_140_n_0\
    );
\sprite_x[3]_i_141\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_131_n_5\,
      I1 => \sprite_x_reg[3]_i_132_n_5\,
      I2 => \sprite_x_reg[3]_i_133_n_5\,
      O => \sprite_x[3]_i_141_n_0\
    );
\sprite_x[3]_i_142\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_131_n_6\,
      I1 => \sprite_x_reg[3]_i_132_n_6\,
      I2 => \sprite_x_reg[3]_i_133_n_6\,
      O => \sprite_x[3]_i_142_n_0\
    );
\sprite_x[3]_i_143\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \seed1_reg__0\(4),
      I1 => \seed1_reg__0\(8),
      I2 => \seed1_reg__0\(6),
      O => \sprite_x[3]_i_143_n_0\
    );
\sprite_x[3]_i_144\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \seed1_reg__0\(3),
      I1 => \seed1_reg__0\(7),
      I2 => \seed1_reg__0\(5),
      O => \sprite_x[3]_i_144_n_0\
    );
\sprite_x[3]_i_145\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \seed1_reg__0\(2),
      I1 => \seed1_reg__0\(4),
      I2 => \seed1_reg__0\(6),
      O => \sprite_x[3]_i_145_n_0\
    );
\sprite_x[3]_i_146\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \seed1_reg__0\(1),
      I1 => \seed1_reg__0\(3),
      I2 => \seed1_reg__0\(5),
      O => \sprite_x[3]_i_146_n_0\
    );
\sprite_x[3]_i_147\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed1_reg__0\(5),
      I1 => \seed1_reg__0\(9),
      I2 => \seed1_reg__0\(7),
      I3 => \sprite_x[3]_i_143_n_0\,
      O => \sprite_x[3]_i_147_n_0\
    );
\sprite_x[3]_i_148\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed1_reg__0\(4),
      I1 => \seed1_reg__0\(8),
      I2 => \seed1_reg__0\(6),
      I3 => \sprite_x[3]_i_144_n_0\,
      O => \sprite_x[3]_i_148_n_0\
    );
\sprite_x[3]_i_149\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed1_reg__0\(3),
      I1 => \seed1_reg__0\(7),
      I2 => \seed1_reg__0\(5),
      I3 => \sprite_x[3]_i_145_n_0\,
      O => \sprite_x[3]_i_149_n_0\
    );
\sprite_x[3]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_32_n_4\,
      I1 => \sprite_x_reg[3]_i_33_n_4\,
      I2 => \sprite_x_reg[3]_i_34_n_4\,
      I3 => \sprite_x_reg[3]_i_35_n_5\,
      I4 => \sprite_x[3]_i_36_n_0\,
      O => \sprite_x[3]_i_15_n_0\
    );
\sprite_x[3]_i_150\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed1_reg__0\(2),
      I1 => \seed1_reg__0\(4),
      I2 => \seed1_reg__0\(6),
      I3 => \sprite_x[3]_i_146_n_0\,
      O => \sprite_x[3]_i_150_n_0\
    );
\sprite_x[3]_i_151\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed1_reg__0\(17),
      I1 => \seed1_reg__0\(21),
      I2 => \seed1_reg__0\(15),
      O => \sprite_x[3]_i_151_n_0\
    );
\sprite_x[3]_i_152\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed1_reg__0\(16),
      I1 => \seed1_reg__0\(20),
      I2 => \seed1_reg__0\(14),
      O => \sprite_x[3]_i_152_n_0\
    );
\sprite_x[3]_i_153\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed1_reg__0\(15),
      I1 => \seed1_reg__0\(19),
      I2 => \seed1_reg__0\(13),
      O => \sprite_x[3]_i_153_n_0\
    );
\sprite_x[3]_i_154\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed1_reg__0\(14),
      I1 => \seed1_reg__0\(18),
      I2 => \seed1_reg__0\(12),
      O => \sprite_x[3]_i_154_n_0\
    );
\sprite_x[3]_i_155\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed1_reg__0\(16),
      I1 => \seed1_reg__0\(22),
      I2 => \seed1_reg__0\(18),
      I3 => \sprite_x[3]_i_151_n_0\,
      O => \sprite_x[3]_i_155_n_0\
    );
\sprite_x[3]_i_156\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed1_reg__0\(17),
      I1 => \seed1_reg__0\(21),
      I2 => \seed1_reg__0\(15),
      I3 => \sprite_x[3]_i_152_n_0\,
      O => \sprite_x[3]_i_156_n_0\
    );
\sprite_x[3]_i_157\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed1_reg__0\(16),
      I1 => \seed1_reg__0\(20),
      I2 => \seed1_reg__0\(14),
      I3 => \sprite_x[3]_i_153_n_0\,
      O => \sprite_x[3]_i_157_n_0\
    );
\sprite_x[3]_i_158\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed1_reg__0\(15),
      I1 => \seed1_reg__0\(19),
      I2 => \seed1_reg__0\(13),
      I3 => \sprite_x[3]_i_154_n_0\,
      O => \sprite_x[3]_i_158_n_0\
    );
\sprite_x[3]_i_159\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \seed1_reg__0\(8),
      I1 => \seed1_reg__0\(10),
      I2 => \seed1_reg__0\(13),
      O => \sprite_x[3]_i_159_n_0\
    );
\sprite_x[3]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_32_n_5\,
      I1 => \sprite_x_reg[3]_i_33_n_5\,
      I2 => \sprite_x_reg[3]_i_34_n_5\,
      I3 => \sprite_x_reg[3]_i_35_n_6\,
      I4 => \sprite_x[3]_i_37_n_0\,
      O => \sprite_x[3]_i_16_n_0\
    );
\sprite_x[3]_i_160\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \seed1_reg__0\(7),
      I1 => \seed1_reg__0\(9),
      I2 => \seed1_reg__0\(12),
      O => \sprite_x[3]_i_160_n_0\
    );
\sprite_x[3]_i_161\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \seed1_reg__0\(6),
      I1 => \seed1_reg__0\(8),
      I2 => \seed1_reg__0\(11),
      O => \sprite_x[3]_i_161_n_0\
    );
\sprite_x[3]_i_162\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \seed1_reg__0\(5),
      I1 => \seed1_reg__0\(7),
      I2 => \seed1_reg__0\(10),
      O => \sprite_x[3]_i_162_n_0\
    );
\sprite_x[3]_i_163\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed1_reg__0\(9),
      I1 => \seed1_reg__0\(11),
      I2 => \seed1_reg__0\(14),
      I3 => \sprite_x[3]_i_159_n_0\,
      O => \sprite_x[3]_i_163_n_0\
    );
\sprite_x[3]_i_164\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed1_reg__0\(8),
      I1 => \seed1_reg__0\(10),
      I2 => \seed1_reg__0\(13),
      I3 => \sprite_x[3]_i_160_n_0\,
      O => \sprite_x[3]_i_164_n_0\
    );
\sprite_x[3]_i_165\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed1_reg__0\(7),
      I1 => \seed1_reg__0\(9),
      I2 => \seed1_reg__0\(12),
      I3 => \sprite_x[3]_i_161_n_0\,
      O => \sprite_x[3]_i_165_n_0\
    );
\sprite_x[3]_i_166\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed1_reg__0\(6),
      I1 => \seed1_reg__0\(8),
      I2 => \seed1_reg__0\(11),
      I3 => \sprite_x[3]_i_162_n_0\,
      O => \sprite_x[3]_i_166_n_0\
    );
\sprite_x[3]_i_167\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed1_reg__0\(20),
      I1 => \seed1_reg__0\(23),
      O => \sprite_x[3]_i_167_n_0\
    );
\sprite_x[3]_i_168\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed1_reg__0\(19),
      I1 => \seed1_reg__0\(22),
      O => \sprite_x[3]_i_168_n_0\
    );
\sprite_x[3]_i_169\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed1_reg__0\(18),
      I1 => \seed1_reg__0\(21),
      O => \sprite_x[3]_i_169_n_0\
    );
\sprite_x[3]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_35_n_7\,
      I1 => \sprite_x[3]_i_38_n_0\,
      I2 => \sprite_x_reg[3]_i_32_n_6\,
      I3 => \sprite_x_reg[3]_i_33_n_6\,
      I4 => \sprite_x_reg[3]_i_34_n_6\,
      O => \sprite_x[3]_i_17_n_0\
    );
\sprite_x[3]_i_170\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed1_reg__0\(17),
      I1 => \seed1_reg__0\(20),
      O => \sprite_x[3]_i_170_n_0\
    );
\sprite_x[3]_i_172\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BE282828"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_184_n_5\,
      I1 => \sprite_x_reg[3]_i_180_n_7\,
      I2 => \sprite_x_reg[3]_i_181_n_7\,
      I3 => \seed1_reg__0\(2),
      I4 => \sprite_x_reg[3]_i_225_n_4\,
      O => \sprite_x[3]_i_172_n_0\
    );
\sprite_x[3]_i_173\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BE282828"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_184_n_6\,
      I1 => \sprite_x_reg[3]_i_225_n_4\,
      I2 => \seed1_reg__0\(2),
      I3 => \seed1_reg__0\(1),
      I4 => \sprite_x_reg[3]_i_225_n_5\,
      O => \sprite_x[3]_i_173_n_0\
    );
\sprite_x[3]_i_174\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BE282828"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_184_n_7\,
      I1 => \sprite_x_reg[3]_i_225_n_5\,
      I2 => \seed1_reg__0\(1),
      I3 => \seed1_reg__0\(0),
      I4 => \sprite_x_reg[3]_i_225_n_6\,
      O => \sprite_x[3]_i_174_n_0\
    );
\sprite_x[3]_i_175\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_226_n_4\,
      I1 => \sprite_x_reg[3]_i_225_n_6\,
      I2 => \seed1_reg__0\(0),
      O => \sprite_x[3]_i_175_n_0\
    );
\sprite_x[3]_i_176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669966996"
    )
        port map (
      I0 => \sprite_x[3]_i_172_n_0\,
      I1 => \sprite_x_reg[3]_i_184_n_4\,
      I2 => \sprite_x_reg[3]_i_180_n_6\,
      I3 => \sprite_x_reg[3]_i_181_n_6\,
      I4 => \sprite_x_reg[3]_i_181_n_7\,
      I5 => \sprite_x_reg[3]_i_180_n_7\,
      O => \sprite_x[3]_i_176_n_0\
    );
\sprite_x[3]_i_177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669966996"
    )
        port map (
      I0 => \sprite_x[3]_i_173_n_0\,
      I1 => \sprite_x_reg[3]_i_184_n_5\,
      I2 => \sprite_x_reg[3]_i_180_n_7\,
      I3 => \sprite_x_reg[3]_i_181_n_7\,
      I4 => \seed1_reg__0\(2),
      I5 => \sprite_x_reg[3]_i_225_n_4\,
      O => \sprite_x[3]_i_177_n_0\
    );
\sprite_x[3]_i_178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669966996"
    )
        port map (
      I0 => \sprite_x[3]_i_174_n_0\,
      I1 => \sprite_x_reg[3]_i_184_n_6\,
      I2 => \sprite_x_reg[3]_i_225_n_4\,
      I3 => \seed1_reg__0\(2),
      I4 => \seed1_reg__0\(1),
      I5 => \sprite_x_reg[3]_i_225_n_5\,
      O => \sprite_x[3]_i_178_n_0\
    );
\sprite_x[3]_i_179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669966996"
    )
        port map (
      I0 => \sprite_x[3]_i_175_n_0\,
      I1 => \sprite_x_reg[3]_i_184_n_7\,
      I2 => \sprite_x_reg[3]_i_225_n_5\,
      I3 => \seed1_reg__0\(1),
      I4 => \seed1_reg__0\(0),
      I5 => \sprite_x_reg[3]_i_225_n_6\,
      O => \sprite_x[3]_i_179_n_0\
    );
\sprite_x[3]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_32_n_7\,
      I1 => \sprite_x_reg[3]_i_33_n_7\,
      I2 => \sprite_x_reg[3]_i_34_n_7\,
      I3 => \sprite_x_reg[3]_i_39_n_4\,
      I4 => \sprite_x[3]_i_40_n_0\,
      O => \sprite_x[3]_i_18_n_0\
    );
\sprite_x[3]_i_182\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_133_n_7\,
      I1 => \sprite_x_reg[3]_i_132_n_7\,
      I2 => \sprite_x_reg[3]_i_131_n_7\,
      O => \sprite_x[3]_i_182_n_0\
    );
\sprite_x[3]_i_183\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_181_n_4\,
      I1 => \sprite_x_reg[3]_i_180_n_4\,
      I2 => \seed1_reg__0\(1),
      O => \sprite_x[3]_i_183_n_0\
    );
\sprite_x[3]_i_185\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_131_n_7\,
      I1 => \sprite_x_reg[3]_i_132_n_7\,
      I2 => \sprite_x_reg[3]_i_133_n_7\,
      O => \sprite_x[3]_i_185_n_0\
    );
\sprite_x[3]_i_186\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \seed1_reg__0\(1),
      I1 => \sprite_x_reg[3]_i_180_n_4\,
      I2 => \sprite_x_reg[3]_i_181_n_4\,
      O => \sprite_x[3]_i_186_n_0\
    );
\sprite_x[3]_i_187\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \seed1_reg__0\(0),
      I1 => \sprite_x_reg[3]_i_180_n_5\,
      I2 => \sprite_x_reg[3]_i_181_n_5\,
      O => \sprite_x[3]_i_187_n_0\
    );
\sprite_x[3]_i_188\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_181_n_5\,
      I1 => \sprite_x_reg[3]_i_180_n_5\,
      I2 => \seed1_reg__0\(0),
      O => \sprite_x[3]_i_188_n_0\
    );
\sprite_x[3]_i_189\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \seed1_reg__0\(0),
      I1 => \seed1_reg__0\(2),
      I2 => \seed1_reg__0\(4),
      O => \sprite_x[3]_i_189_n_0\
    );
\sprite_x[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \sprite_x[3]_i_15_n_0\,
      I1 => \sprite_x[3]_i_41_n_0\,
      I2 => \sprite_x_reg[3]_i_42_n_6\,
      I3 => \sprite_x_reg[3]_i_43_n_6\,
      I4 => \sprite_x_reg[3]_i_44_n_6\,
      I5 => \sprite_x_reg[3]_i_35_n_4\,
      O => \sprite_x[3]_i_19_n_0\
    );
\sprite_x[3]_i_190\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \seed1_reg__0\(3),
      I1 => \seed1_reg__0\(1),
      O => \sprite_x[3]_i_190_n_0\
    );
\sprite_x[3]_i_191\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed1_reg__0\(1),
      I1 => \seed1_reg__0\(3),
      O => \sprite_x[3]_i_191_n_0\
    );
\sprite_x[3]_i_192\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed1_reg__0\(1),
      I1 => \seed1_reg__0\(3),
      I2 => \seed1_reg__0\(5),
      I3 => \sprite_x[3]_i_189_n_0\,
      O => \sprite_x[3]_i_192_n_0\
    );
\sprite_x[3]_i_193\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed1_reg__0\(0),
      I1 => \seed1_reg__0\(2),
      I2 => \seed1_reg__0\(4),
      I3 => \sprite_x[3]_i_190_n_0\,
      O => \sprite_x[3]_i_193_n_0\
    );
\sprite_x[3]_i_194\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \seed1_reg__0\(3),
      I1 => \seed1_reg__0\(1),
      I2 => \seed1_reg__0\(2),
      I3 => \seed1_reg__0\(0),
      O => \sprite_x[3]_i_194_n_0\
    );
\sprite_x[3]_i_195\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \seed1_reg__0\(2),
      I1 => \seed1_reg__0\(0),
      O => \sprite_x[3]_i_195_n_0\
    );
\sprite_x[3]_i_196\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed1_reg__0\(13),
      I1 => \seed1_reg__0\(17),
      I2 => \seed1_reg__0\(11),
      O => \sprite_x[3]_i_196_n_0\
    );
\sprite_x[3]_i_197\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed1_reg__0\(12),
      I1 => \seed1_reg__0\(16),
      I2 => \seed1_reg__0\(10),
      O => \sprite_x[3]_i_197_n_0\
    );
\sprite_x[3]_i_198\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed1_reg__0\(11),
      I1 => \seed1_reg__0\(15),
      I2 => \seed1_reg__0\(9),
      O => \sprite_x[3]_i_198_n_0\
    );
\sprite_x[3]_i_199\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed1_reg__0\(10),
      I1 => \seed1_reg__0\(14),
      I2 => \seed1_reg__0\(8),
      O => \sprite_x[3]_i_199_n_0\
    );
\sprite_x[3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \sprite_x[3]_i_16_n_0\,
      I1 => \sprite_x[3]_i_45_n_0\,
      I2 => \sprite_x_reg[3]_i_42_n_7\,
      I3 => \sprite_x_reg[3]_i_43_n_7\,
      I4 => \sprite_x_reg[3]_i_44_n_7\,
      I5 => \sprite_x_reg[3]_i_35_n_5\,
      O => \sprite_x[3]_i_20_n_0\
    );
\sprite_x[3]_i_200\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed1_reg__0\(14),
      I1 => \seed1_reg__0\(18),
      I2 => \seed1_reg__0\(12),
      I3 => \sprite_x[3]_i_196_n_0\,
      O => \sprite_x[3]_i_200_n_0\
    );
\sprite_x[3]_i_201\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed1_reg__0\(13),
      I1 => \seed1_reg__0\(17),
      I2 => \seed1_reg__0\(11),
      I3 => \sprite_x[3]_i_197_n_0\,
      O => \sprite_x[3]_i_201_n_0\
    );
\sprite_x[3]_i_202\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed1_reg__0\(12),
      I1 => \seed1_reg__0\(16),
      I2 => \seed1_reg__0\(10),
      I3 => \sprite_x[3]_i_198_n_0\,
      O => \sprite_x[3]_i_202_n_0\
    );
\sprite_x[3]_i_203\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed1_reg__0\(11),
      I1 => \seed1_reg__0\(15),
      I2 => \seed1_reg__0\(9),
      I3 => \sprite_x[3]_i_199_n_0\,
      O => \sprite_x[3]_i_203_n_0\
    );
\sprite_x[3]_i_204\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \seed1_reg__0\(4),
      I1 => \seed1_reg__0\(6),
      I2 => \seed1_reg__0\(9),
      O => \sprite_x[3]_i_204_n_0\
    );
\sprite_x[3]_i_205\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \seed1_reg__0\(3),
      I1 => \seed1_reg__0\(5),
      I2 => \seed1_reg__0\(8),
      O => \sprite_x[3]_i_205_n_0\
    );
\sprite_x[3]_i_206\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \seed1_reg__0\(2),
      I1 => \seed1_reg__0\(4),
      I2 => \seed1_reg__0\(7),
      O => \sprite_x[3]_i_206_n_0\
    );
\sprite_x[3]_i_207\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \seed1_reg__0\(1),
      I1 => \seed1_reg__0\(3),
      I2 => \seed1_reg__0\(6),
      O => \sprite_x[3]_i_207_n_0\
    );
\sprite_x[3]_i_208\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed1_reg__0\(5),
      I1 => \seed1_reg__0\(7),
      I2 => \seed1_reg__0\(10),
      I3 => \sprite_x[3]_i_204_n_0\,
      O => \sprite_x[3]_i_208_n_0\
    );
\sprite_x[3]_i_209\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed1_reg__0\(4),
      I1 => \seed1_reg__0\(6),
      I2 => \seed1_reg__0\(9),
      I3 => \sprite_x[3]_i_205_n_0\,
      O => \sprite_x[3]_i_209_n_0\
    );
\sprite_x[3]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \sprite_x[3]_i_17_n_0\,
      I1 => \sprite_x[3]_i_46_n_0\,
      I2 => \sprite_x_reg[3]_i_34_n_4\,
      I3 => \sprite_x_reg[3]_i_33_n_4\,
      I4 => \sprite_x_reg[3]_i_32_n_4\,
      I5 => \sprite_x_reg[3]_i_35_n_6\,
      O => \sprite_x[3]_i_21_n_0\
    );
\sprite_x[3]_i_210\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed1_reg__0\(3),
      I1 => \seed1_reg__0\(5),
      I2 => \seed1_reg__0\(8),
      I3 => \sprite_x[3]_i_206_n_0\,
      O => \sprite_x[3]_i_210_n_0\
    );
\sprite_x[3]_i_211\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed1_reg__0\(2),
      I1 => \seed1_reg__0\(4),
      I2 => \seed1_reg__0\(7),
      I3 => \sprite_x[3]_i_207_n_0\,
      O => \sprite_x[3]_i_211_n_0\
    );
\sprite_x[3]_i_212\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed1_reg__0\(16),
      I1 => \seed1_reg__0\(19),
      O => \sprite_x[3]_i_212_n_0\
    );
\sprite_x[3]_i_213\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed1_reg__0\(15),
      I1 => \seed1_reg__0\(18),
      O => \sprite_x[3]_i_213_n_0\
    );
\sprite_x[3]_i_214\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed1_reg__0\(14),
      I1 => \seed1_reg__0\(17),
      O => \sprite_x[3]_i_214_n_0\
    );
\sprite_x[3]_i_215\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed1_reg__0\(13),
      I1 => \seed1_reg__0\(16),
      O => \sprite_x[3]_i_215_n_0\
    );
\sprite_x[3]_i_218\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^seed1_reg[8]_0\(1),
      I1 => \^seed1_reg[6]_0\(3),
      O => \sprite_x[3]_i_218_n_0\
    );
\sprite_x[3]_i_219\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^seed1_reg[8]_0\(0),
      I1 => \^seed1_reg[6]_0\(2),
      O => \sprite_x[3]_i_219_n_0\
    );
\sprite_x[3]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \sprite_x[3]_i_18_n_0\,
      I1 => \sprite_x_reg[3]_i_35_n_7\,
      I2 => \sprite_x[3]_i_38_n_0\,
      I3 => \sprite_x_reg[3]_i_32_n_6\,
      I4 => \sprite_x_reg[3]_i_33_n_6\,
      I5 => \sprite_x_reg[3]_i_34_n_6\,
      O => \sprite_x[3]_i_22_n_0\
    );
\sprite_x[3]_i_220\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^seed1_reg[4]_0\(1),
      I1 => \^seed1_reg[6]_0\(1),
      O => \sprite_x[3]_i_220_n_0\
    );
\sprite_x[3]_i_221\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_226_n_4\,
      I1 => \sprite_x_reg[3]_i_225_n_6\,
      I2 => \seed1_reg__0\(0),
      I3 => \sprite_x_reg[3]_i_171_1\(0),
      O => \sprite_x[3]_i_221_n_0\
    );
\sprite_x[3]_i_227\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed1_reg__0\(9),
      I1 => \seed1_reg__0\(13),
      I2 => \seed1_reg__0\(7),
      O => \sprite_x[3]_i_227_n_0\
    );
\sprite_x[3]_i_228\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed1_reg__0\(8),
      I1 => \seed1_reg__0\(12),
      I2 => \seed1_reg__0\(6),
      O => \sprite_x[3]_i_228_n_0\
    );
\sprite_x[3]_i_229\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed1_reg__0\(7),
      I1 => \seed1_reg__0\(11),
      I2 => \seed1_reg__0\(5),
      O => \sprite_x[3]_i_229_n_0\
    );
\sprite_x[3]_i_230\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed1_reg__0\(6),
      I1 => \seed1_reg__0\(10),
      I2 => \seed1_reg__0\(4),
      O => \sprite_x[3]_i_230_n_0\
    );
\sprite_x[3]_i_231\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed1_reg__0\(10),
      I1 => \seed1_reg__0\(14),
      I2 => \seed1_reg__0\(8),
      I3 => \sprite_x[3]_i_227_n_0\,
      O => \sprite_x[3]_i_231_n_0\
    );
\sprite_x[3]_i_232\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed1_reg__0\(9),
      I1 => \seed1_reg__0\(13),
      I2 => \seed1_reg__0\(7),
      I3 => \sprite_x[3]_i_228_n_0\,
      O => \sprite_x[3]_i_232_n_0\
    );
\sprite_x[3]_i_233\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed1_reg__0\(8),
      I1 => \seed1_reg__0\(12),
      I2 => \seed1_reg__0\(6),
      I3 => \sprite_x[3]_i_229_n_0\,
      O => \sprite_x[3]_i_233_n_0\
    );
\sprite_x[3]_i_234\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed1_reg__0\(7),
      I1 => \seed1_reg__0\(11),
      I2 => \seed1_reg__0\(5),
      I3 => \sprite_x[3]_i_230_n_0\,
      O => \sprite_x[3]_i_234_n_0\
    );
\sprite_x[3]_i_235\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \seed1_reg__0\(0),
      I1 => \seed1_reg__0\(2),
      I2 => \seed1_reg__0\(5),
      O => \sprite_x[3]_i_235_n_0\
    );
\sprite_x[3]_i_236\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \seed1_reg__0\(5),
      I1 => \seed1_reg__0\(2),
      I2 => \seed1_reg__0\(0),
      O => \sprite_x[3]_i_236_n_0\
    );
\sprite_x[3]_i_237\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \seed1_reg__0\(3),
      I1 => \seed1_reg__0\(0),
      O => \sprite_x[3]_i_237_n_0\
    );
\sprite_x[3]_i_238\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed1_reg__0\(1),
      I1 => \seed1_reg__0\(3),
      I2 => \seed1_reg__0\(6),
      I3 => \sprite_x[3]_i_235_n_0\,
      O => \sprite_x[3]_i_238_n_0\
    );
\sprite_x[3]_i_239\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => \seed1_reg__0\(0),
      I1 => \seed1_reg__0\(2),
      I2 => \seed1_reg__0\(5),
      I3 => \seed1_reg__0\(1),
      I4 => \seed1_reg__0\(4),
      O => \sprite_x[3]_i_239_n_0\
    );
\sprite_x[3]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_39_n_5\,
      I1 => \sprite_x[3]_i_56_n_0\,
      I2 => \sprite_x_reg[3]_i_57_n_4\,
      I3 => \sprite_x_reg[3]_i_58_n_4\,
      I4 => \sprite_x_reg[3]_i_59_n_4\,
      O => \sprite_x[3]_i_24_n_0\
    );
\sprite_x[3]_i_240\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \seed1_reg__0\(0),
      I1 => \seed1_reg__0\(3),
      I2 => \seed1_reg__0\(4),
      I3 => \seed1_reg__0\(1),
      O => \sprite_x[3]_i_240_n_0\
    );
\sprite_x[3]_i_241\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \seed1_reg__0\(3),
      I1 => \seed1_reg__0\(0),
      O => \sprite_x[3]_i_241_n_0\
    );
\sprite_x[3]_i_242\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed1_reg__0\(12),
      I1 => \seed1_reg__0\(15),
      O => \sprite_x[3]_i_242_n_0\
    );
\sprite_x[3]_i_243\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed1_reg__0\(11),
      I1 => \seed1_reg__0\(14),
      O => \sprite_x[3]_i_243_n_0\
    );
\sprite_x[3]_i_244\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed1_reg__0\(10),
      I1 => \seed1_reg__0\(13),
      O => \sprite_x[3]_i_244_n_0\
    );
\sprite_x[3]_i_245\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed1_reg__0\(9),
      I1 => \seed1_reg__0\(12),
      O => \sprite_x[3]_i_245_n_0\
    );
\sprite_x[3]_i_246\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^seed1_reg[4]_0\(0),
      I1 => \^seed1_reg[6]_0\(0),
      O => \sprite_x[3]_i_246_n_0\
    );
\sprite_x[3]_i_247\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \seed1_reg__0\(2),
      I1 => \sprite_x_reg[3]_i_255_n_6\,
      O => \sprite_x[3]_i_247_n_0\
    );
\sprite_x[3]_i_248\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \seed1_reg__0\(1),
      I1 => \sprite_x_reg[3]_i_255_n_7\,
      O => \sprite_x[3]_i_248_n_0\
    );
\sprite_x[3]_i_249\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \seed1_reg__0\(0),
      I1 => \sprite_x_reg[3]_i_268_n_4\,
      O => \sprite_x[3]_i_249_n_0\
    );
\sprite_x[3]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_57_n_5\,
      I1 => \sprite_x_reg[3]_i_58_n_5\,
      I2 => \sprite_x_reg[3]_i_59_n_5\,
      I3 => \sprite_x_reg[3]_i_39_n_6\,
      I4 => \sprite_x[3]_i_60_n_0\,
      O => \sprite_x[3]_i_25_n_0\
    );
\sprite_x[3]_i_251\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_255_n_6\,
      I1 => \seed1_reg__0\(2),
      I2 => \^seed1_reg[6]_0\(0),
      I3 => \^seed1_reg[4]_0\(0),
      O => \sprite_x[3]_i_251_n_0\
    );
\sprite_x[3]_i_252\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_255_n_7\,
      I1 => \seed1_reg__0\(1),
      I2 => \sprite_x_reg[3]_i_255_n_6\,
      I3 => \seed1_reg__0\(2),
      O => \sprite_x[3]_i_252_n_0\
    );
\sprite_x[3]_i_253\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_268_n_4\,
      I1 => \seed1_reg__0\(0),
      I2 => \sprite_x_reg[3]_i_255_n_7\,
      I3 => \seed1_reg__0\(1),
      O => \sprite_x[3]_i_253_n_0\
    );
\sprite_x[3]_i_256\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed1_reg__0\(5),
      I1 => \seed1_reg__0\(9),
      I2 => \seed1_reg__0\(3),
      O => \sprite_x[3]_i_256_n_0\
    );
\sprite_x[3]_i_257\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed1_reg__0\(4),
      I1 => \seed1_reg__0\(8),
      I2 => \seed1_reg__0\(2),
      O => \sprite_x[3]_i_257_n_0\
    );
\sprite_x[3]_i_258\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed1_reg__0\(3),
      I1 => \seed1_reg__0\(7),
      I2 => \seed1_reg__0\(1),
      O => \sprite_x[3]_i_258_n_0\
    );
\sprite_x[3]_i_259\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \seed1_reg__0\(7),
      I1 => \seed1_reg__0\(3),
      I2 => \seed1_reg__0\(1),
      O => \sprite_x[3]_i_259_n_0\
    );
\sprite_x[3]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_39_n_7\,
      I1 => \sprite_x[3]_i_61_n_0\,
      I2 => \sprite_x_reg[3]_i_57_n_6\,
      I3 => \sprite_x_reg[3]_i_58_n_6\,
      I4 => \sprite_x_reg[3]_i_59_n_6\,
      O => \sprite_x[3]_i_26_n_0\
    );
\sprite_x[3]_i_260\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed1_reg__0\(6),
      I1 => \seed1_reg__0\(10),
      I2 => \seed1_reg__0\(4),
      I3 => \sprite_x[3]_i_256_n_0\,
      O => \sprite_x[3]_i_260_n_0\
    );
\sprite_x[3]_i_261\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed1_reg__0\(5),
      I1 => \seed1_reg__0\(9),
      I2 => \seed1_reg__0\(3),
      I3 => \sprite_x[3]_i_257_n_0\,
      O => \sprite_x[3]_i_261_n_0\
    );
\sprite_x[3]_i_262\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed1_reg__0\(4),
      I1 => \seed1_reg__0\(8),
      I2 => \seed1_reg__0\(2),
      I3 => \sprite_x[3]_i_258_n_0\,
      O => \sprite_x[3]_i_262_n_0\
    );
\sprite_x[3]_i_263\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \seed1_reg__0\(3),
      I1 => \seed1_reg__0\(7),
      I2 => \seed1_reg__0\(1),
      I3 => \seed1_reg__0\(2),
      I4 => \seed1_reg__0\(0),
      O => \sprite_x[3]_i_263_n_0\
    );
\sprite_x[3]_i_264\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed1_reg__0\(8),
      I1 => \seed1_reg__0\(11),
      O => \sprite_x[3]_i_264_n_0\
    );
\sprite_x[3]_i_265\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed1_reg__0\(7),
      I1 => \seed1_reg__0\(10),
      O => \sprite_x[3]_i_265_n_0\
    );
\sprite_x[3]_i_266\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed1_reg__0\(6),
      I1 => \seed1_reg__0\(9),
      O => \sprite_x[3]_i_266_n_0\
    );
\sprite_x[3]_i_267\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed1_reg__0\(5),
      I1 => \seed1_reg__0\(8),
      O => \sprite_x[3]_i_267_n_0\
    );
\sprite_x[3]_i_269\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \seed1_reg__0\(0),
      I1 => \seed1_reg__0\(2),
      I2 => \seed1_reg__0\(6),
      O => \sprite_x[3]_i_269_n_0\
    );
\sprite_x[3]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_57_n_7\,
      I1 => \sprite_x_reg[3]_i_58_n_7\,
      I2 => \sprite_x_reg[3]_i_59_n_7\,
      I3 => \sprite_x_reg[3]_i_62_n_4\,
      I4 => \sprite_x[3]_i_63_n_0\,
      O => \sprite_x[3]_i_27_n_0\
    );
\sprite_x[3]_i_270\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \seed1_reg__0\(5),
      I1 => \seed1_reg__0\(1),
      O => \sprite_x[3]_i_270_n_0\
    );
\sprite_x[3]_i_271\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \seed1_reg__0\(4),
      I1 => \seed1_reg__0\(0),
      O => \sprite_x[3]_i_271_n_0\
    );
\sprite_x[3]_i_272\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed1_reg__0\(4),
      I1 => \seed1_reg__0\(7),
      O => \sprite_x[3]_i_272_n_0\
    );
\sprite_x[3]_i_273\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed1_reg__0\(3),
      I1 => \seed1_reg__0\(6),
      O => \sprite_x[3]_i_273_n_0\
    );
\sprite_x[3]_i_274\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed1_reg__0\(2),
      I1 => \seed1_reg__0\(5),
      O => \sprite_x[3]_i_274_n_0\
    );
\sprite_x[3]_i_275\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed1_reg__0\(1),
      I1 => \seed1_reg__0\(4),
      O => \sprite_x[3]_i_275_n_0\
    );
\sprite_x[3]_i_276\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed1_reg__0\(0),
      I1 => \seed1_reg__0\(3),
      O => \sprite_x[3]_i_276_n_0\
    );
\sprite_x[3]_i_277\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \seed1_reg__0\(2),
      O => \sprite_x[3]_i_277_n_0\
    );
\sprite_x[3]_i_278\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \seed1_reg__0\(1),
      O => \sprite_x[3]_i_278_n_0\
    );
\sprite_x[3]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \sprite_x[3]_i_24_n_0\,
      I1 => \sprite_x[3]_i_64_n_0\,
      I2 => \sprite_x_reg[3]_i_34_n_6\,
      I3 => \sprite_x_reg[3]_i_33_n_6\,
      I4 => \sprite_x_reg[3]_i_32_n_6\,
      I5 => \sprite_x_reg[3]_i_39_n_4\,
      O => \sprite_x[3]_i_28_n_0\
    );
\sprite_x[3]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \sprite_x[3]_i_25_n_0\,
      I1 => \sprite_x_reg[3]_i_39_n_5\,
      I2 => \sprite_x[3]_i_56_n_0\,
      I3 => \sprite_x_reg[3]_i_57_n_4\,
      I4 => \sprite_x_reg[3]_i_58_n_4\,
      I5 => \sprite_x_reg[3]_i_59_n_4\,
      O => \sprite_x[3]_i_29_n_0\
    );
\sprite_x[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => sprite_x1(1),
      I1 => \sprite_x_reg[3]_i_4_n_5\,
      I2 => \sprite_x_reg[11]_i_6_n_2\,
      I3 => \sprite_x_reg[5]_i_3_n_7\,
      O => \sprite_x[3]_i_3_n_0\
    );
\sprite_x[3]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \sprite_x[3]_i_26_n_0\,
      I1 => \sprite_x[3]_i_65_n_0\,
      I2 => \sprite_x_reg[3]_i_59_n_4\,
      I3 => \sprite_x_reg[3]_i_58_n_4\,
      I4 => \sprite_x_reg[3]_i_57_n_4\,
      I5 => \sprite_x_reg[3]_i_39_n_6\,
      O => \sprite_x[3]_i_30_n_0\
    );
\sprite_x[3]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \sprite_x[3]_i_27_n_0\,
      I1 => \sprite_x_reg[3]_i_39_n_7\,
      I2 => \sprite_x[3]_i_61_n_0\,
      I3 => \sprite_x_reg[3]_i_57_n_6\,
      I4 => \sprite_x_reg[3]_i_58_n_6\,
      I5 => \sprite_x_reg[3]_i_59_n_6\,
      O => \sprite_x[3]_i_31_n_0\
    );
\sprite_x[3]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_42_n_7\,
      I1 => \sprite_x_reg[3]_i_43_n_7\,
      I2 => \sprite_x_reg[3]_i_44_n_7\,
      O => \sprite_x[3]_i_36_n_0\
    );
\sprite_x[3]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_34_n_4\,
      I1 => \sprite_x_reg[3]_i_33_n_4\,
      I2 => \sprite_x_reg[3]_i_32_n_4\,
      O => \sprite_x[3]_i_37_n_0\
    );
\sprite_x[3]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_34_n_5\,
      I1 => \sprite_x_reg[3]_i_33_n_5\,
      I2 => \sprite_x_reg[3]_i_32_n_5\,
      O => \sprite_x[3]_i_38_n_0\
    );
\sprite_x[3]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_34_n_6\,
      I1 => \sprite_x_reg[3]_i_33_n_6\,
      I2 => \sprite_x_reg[3]_i_32_n_6\,
      O => \sprite_x[3]_i_40_n_0\
    );
\sprite_x[3]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_44_n_7\,
      I1 => \sprite_x_reg[3]_i_43_n_7\,
      I2 => \sprite_x_reg[3]_i_42_n_7\,
      O => \sprite_x[3]_i_41_n_0\
    );
\sprite_x[3]_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_32_n_4\,
      I1 => \sprite_x_reg[3]_i_33_n_4\,
      I2 => \sprite_x_reg[3]_i_34_n_4\,
      O => \sprite_x[3]_i_45_n_0\
    );
\sprite_x[3]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_32_n_5\,
      I1 => \sprite_x_reg[3]_i_33_n_5\,
      I2 => \sprite_x_reg[3]_i_34_n_5\,
      O => \sprite_x[3]_i_46_n_0\
    );
\sprite_x[3]_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_131_n_4\,
      I1 => \sprite_x_reg[3]_i_132_n_4\,
      I2 => \sprite_x_reg[3]_i_133_n_4\,
      I3 => \sprite_x_reg[3]_i_62_n_5\,
      I4 => \sprite_x[3]_i_134_n_0\,
      O => \sprite_x[3]_i_48_n_0\
    );
\sprite_x[3]_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_131_n_5\,
      I1 => \sprite_x_reg[3]_i_132_n_5\,
      I2 => \sprite_x_reg[3]_i_133_n_5\,
      I3 => \sprite_x_reg[3]_i_62_n_6\,
      I4 => \sprite_x[3]_i_135_n_0\,
      O => \sprite_x[3]_i_49_n_0\
    );
\sprite_x[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(3),
      I1 => \sprite_x_reg[15]_i_8_n_5\,
      O => \sprite_x[3]_i_5_n_0\
    );
\sprite_x[3]_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_131_n_6\,
      I1 => \sprite_x_reg[3]_i_132_n_6\,
      I2 => \sprite_x_reg[3]_i_133_n_6\,
      I3 => \sprite_x_reg[3]_i_62_n_7\,
      I4 => \sprite_x[3]_i_136_n_0\,
      O => \sprite_x[3]_i_50_n_0\
    );
\sprite_x[3]_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_131_n_7\,
      I1 => \sprite_x_reg[3]_i_132_n_7\,
      I2 => \sprite_x_reg[3]_i_133_n_7\,
      I3 => \sprite_x_reg[3]_i_137_n_4\,
      I4 => \sprite_x[3]_i_138_n_0\,
      O => \sprite_x[3]_i_51_n_0\
    );
\sprite_x[3]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \sprite_x[3]_i_48_n_0\,
      I1 => \sprite_x[3]_i_139_n_0\,
      I2 => \sprite_x_reg[3]_i_59_n_6\,
      I3 => \sprite_x_reg[3]_i_58_n_6\,
      I4 => \sprite_x_reg[3]_i_57_n_6\,
      I5 => \sprite_x_reg[3]_i_62_n_4\,
      O => \sprite_x[3]_i_52_n_0\
    );
\sprite_x[3]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \sprite_x[3]_i_49_n_0\,
      I1 => \sprite_x[3]_i_140_n_0\,
      I2 => \sprite_x_reg[3]_i_59_n_7\,
      I3 => \sprite_x_reg[3]_i_58_n_7\,
      I4 => \sprite_x_reg[3]_i_57_n_7\,
      I5 => \sprite_x_reg[3]_i_62_n_5\,
      O => \sprite_x[3]_i_53_n_0\
    );
\sprite_x[3]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \sprite_x[3]_i_50_n_0\,
      I1 => \sprite_x[3]_i_141_n_0\,
      I2 => \sprite_x_reg[3]_i_133_n_4\,
      I3 => \sprite_x_reg[3]_i_132_n_4\,
      I4 => \sprite_x_reg[3]_i_131_n_4\,
      I5 => \sprite_x_reg[3]_i_62_n_6\,
      O => \sprite_x[3]_i_54_n_0\
    );
\sprite_x[3]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \sprite_x[3]_i_51_n_0\,
      I1 => \sprite_x[3]_i_142_n_0\,
      I2 => \sprite_x_reg[3]_i_133_n_5\,
      I3 => \sprite_x_reg[3]_i_132_n_5\,
      I4 => \sprite_x_reg[3]_i_131_n_5\,
      I5 => \sprite_x_reg[3]_i_62_n_7\,
      O => \sprite_x[3]_i_55_n_0\
    );
\sprite_x[3]_i_56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_34_n_7\,
      I1 => \sprite_x_reg[3]_i_33_n_7\,
      I2 => \sprite_x_reg[3]_i_32_n_7\,
      O => \sprite_x[3]_i_56_n_0\
    );
\sprite_x[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \sprite_x_reg[15]_i_8_n_6\,
      O => \sprite_x[3]_i_6_n_0\
    );
\sprite_x[3]_i_60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_59_n_4\,
      I1 => \sprite_x_reg[3]_i_58_n_4\,
      I2 => \sprite_x_reg[3]_i_57_n_4\,
      O => \sprite_x[3]_i_60_n_0\
    );
\sprite_x[3]_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_59_n_5\,
      I1 => \sprite_x_reg[3]_i_58_n_5\,
      I2 => \sprite_x_reg[3]_i_57_n_5\,
      O => \sprite_x[3]_i_61_n_0\
    );
\sprite_x[3]_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_59_n_6\,
      I1 => \sprite_x_reg[3]_i_58_n_6\,
      I2 => \sprite_x_reg[3]_i_57_n_6\,
      O => \sprite_x[3]_i_63_n_0\
    );
\sprite_x[3]_i_64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_32_n_7\,
      I1 => \sprite_x_reg[3]_i_33_n_7\,
      I2 => \sprite_x_reg[3]_i_34_n_7\,
      O => \sprite_x[3]_i_64_n_0\
    );
\sprite_x[3]_i_65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_57_n_5\,
      I1 => \sprite_x_reg[3]_i_58_n_5\,
      I2 => \sprite_x_reg[3]_i_59_n_5\,
      O => \sprite_x[3]_i_65_n_0\
    );
\sprite_x[3]_i_66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \seed1_reg__0\(8),
      I1 => \seed1_reg__0\(12),
      I2 => \seed1_reg__0\(10),
      O => \sprite_x[3]_i_66_n_0\
    );
\sprite_x[3]_i_67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \seed1_reg__0\(7),
      I1 => \seed1_reg__0\(11),
      I2 => \seed1_reg__0\(9),
      O => \sprite_x[3]_i_67_n_0\
    );
\sprite_x[3]_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \seed1_reg__0\(6),
      I1 => \seed1_reg__0\(10),
      I2 => \seed1_reg__0\(8),
      O => \sprite_x[3]_i_68_n_0\
    );
\sprite_x[3]_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \seed1_reg__0\(5),
      I1 => \seed1_reg__0\(9),
      I2 => \seed1_reg__0\(7),
      O => \sprite_x[3]_i_69_n_0\
    );
\sprite_x[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => \sprite_x_reg[15]_i_8_n_7\,
      O => \sprite_x[3]_i_7_n_0\
    );
\sprite_x[3]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed1_reg__0\(9),
      I1 => \seed1_reg__0\(13),
      I2 => \seed1_reg__0\(11),
      I3 => \sprite_x[3]_i_66_n_0\,
      O => \sprite_x[3]_i_70_n_0\
    );
\sprite_x[3]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed1_reg__0\(8),
      I1 => \seed1_reg__0\(12),
      I2 => \seed1_reg__0\(10),
      I3 => \sprite_x[3]_i_67_n_0\,
      O => \sprite_x[3]_i_71_n_0\
    );
\sprite_x[3]_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed1_reg__0\(7),
      I1 => \seed1_reg__0\(11),
      I2 => \seed1_reg__0\(9),
      I3 => \sprite_x[3]_i_68_n_0\,
      O => \sprite_x[3]_i_72_n_0\
    );
\sprite_x[3]_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed1_reg__0\(6),
      I1 => \seed1_reg__0\(10),
      I2 => \seed1_reg__0\(8),
      I3 => \sprite_x[3]_i_69_n_0\,
      O => \sprite_x[3]_i_73_n_0\
    );
\sprite_x[3]_i_74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed1_reg__0\(21),
      I1 => \seed1_reg__0\(25),
      I2 => \seed1_reg__0\(19),
      O => \sprite_x[3]_i_74_n_0\
    );
\sprite_x[3]_i_75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed1_reg__0\(20),
      I1 => \seed1_reg__0\(24),
      I2 => \seed1_reg__0\(18),
      O => \sprite_x[3]_i_75_n_0\
    );
\sprite_x[3]_i_76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed1_reg__0\(19),
      I1 => \seed1_reg__0\(23),
      I2 => \seed1_reg__0\(17),
      O => \sprite_x[3]_i_76_n_0\
    );
\sprite_x[3]_i_77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed1_reg__0\(16),
      I1 => \seed1_reg__0\(22),
      I2 => \seed1_reg__0\(18),
      O => \sprite_x[3]_i_77_n_0\
    );
\sprite_x[3]_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed1_reg__0\(22),
      I1 => \seed1_reg__0\(26),
      I2 => \seed1_reg__0\(20),
      I3 => \sprite_x[3]_i_74_n_0\,
      O => \sprite_x[3]_i_78_n_0\
    );
\sprite_x[3]_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed1_reg__0\(21),
      I1 => \seed1_reg__0\(25),
      I2 => \seed1_reg__0\(19),
      I3 => \sprite_x[3]_i_75_n_0\,
      O => \sprite_x[3]_i_79_n_0\
    );
\sprite_x[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \sprite_x_speed_reg_n_0_[0]\,
      O => \sprite_x[3]_i_8_n_0\
    );
\sprite_x[3]_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed1_reg__0\(20),
      I1 => \seed1_reg__0\(24),
      I2 => \seed1_reg__0\(18),
      I3 => \sprite_x[3]_i_76_n_0\,
      O => \sprite_x[3]_i_80_n_0\
    );
\sprite_x[3]_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed1_reg__0\(19),
      I1 => \seed1_reg__0\(23),
      I2 => \seed1_reg__0\(17),
      I3 => \sprite_x[3]_i_77_n_0\,
      O => \sprite_x[3]_i_81_n_0\
    );
\sprite_x[3]_i_82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \seed1_reg__0\(12),
      I1 => \seed1_reg__0\(14),
      I2 => \seed1_reg__0\(17),
      O => \sprite_x[3]_i_82_n_0\
    );
\sprite_x[3]_i_83\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \seed1_reg__0\(11),
      I1 => \seed1_reg__0\(13),
      I2 => \seed1_reg__0\(16),
      O => \sprite_x[3]_i_83_n_0\
    );
\sprite_x[3]_i_84\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \seed1_reg__0\(10),
      I1 => \seed1_reg__0\(12),
      I2 => \seed1_reg__0\(15),
      O => \sprite_x[3]_i_84_n_0\
    );
\sprite_x[3]_i_85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \seed1_reg__0\(9),
      I1 => \seed1_reg__0\(11),
      I2 => \seed1_reg__0\(14),
      O => \sprite_x[3]_i_85_n_0\
    );
\sprite_x[3]_i_86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed1_reg__0\(13),
      I1 => \seed1_reg__0\(15),
      I2 => \seed1_reg__0\(18),
      I3 => \sprite_x[3]_i_82_n_0\,
      O => \sprite_x[3]_i_86_n_0\
    );
\sprite_x[3]_i_87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed1_reg__0\(12),
      I1 => \seed1_reg__0\(14),
      I2 => \seed1_reg__0\(17),
      I3 => \sprite_x[3]_i_83_n_0\,
      O => \sprite_x[3]_i_87_n_0\
    );
\sprite_x[3]_i_88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed1_reg__0\(11),
      I1 => \seed1_reg__0\(13),
      I2 => \seed1_reg__0\(16),
      I3 => \sprite_x[3]_i_84_n_0\,
      O => \sprite_x[3]_i_88_n_0\
    );
\sprite_x[3]_i_89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed1_reg__0\(10),
      I1 => \seed1_reg__0\(12),
      I2 => \seed1_reg__0\(15),
      I3 => \sprite_x[3]_i_85_n_0\,
      O => \sprite_x[3]_i_89_n_0\
    );
\sprite_x[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed1_reg__0\(3),
      I1 => \^sprite_x[3]_i_22_0\(1),
      O => \sprite_x[3]_i_9_n_0\
    );
\sprite_x[3]_i_90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed1_reg__0\(28),
      I1 => \seed1_reg__0\(31),
      O => \sprite_x[3]_i_90_n_0\
    );
\sprite_x[3]_i_91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed1_reg__0\(27),
      I1 => \seed1_reg__0\(30),
      O => \sprite_x[3]_i_91_n_0\
    );
\sprite_x[3]_i_92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed1_reg__0\(26),
      I1 => \seed1_reg__0\(29),
      O => \sprite_x[3]_i_92_n_0\
    );
\sprite_x[3]_i_93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed1_reg__0\(25),
      I1 => \seed1_reg__0\(28),
      O => \sprite_x[3]_i_93_n_0\
    );
\sprite_x[3]_i_94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed1_reg__0\(24),
      I1 => \seed1_reg__0\(27),
      O => \sprite_x[3]_i_94_n_0\
    );
\sprite_x[3]_i_95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed1_reg__0\(23),
      I1 => \seed1_reg__0\(26),
      O => \sprite_x[3]_i_95_n_0\
    );
\sprite_x[3]_i_96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed1_reg__0\(22),
      I1 => \seed1_reg__0\(25),
      O => \sprite_x[3]_i_96_n_0\
    );
\sprite_x[3]_i_97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed1_reg__0\(21),
      I1 => \seed1_reg__0\(24),
      O => \sprite_x[3]_i_97_n_0\
    );
\sprite_x[3]_i_98\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \seed1_reg__0\(16),
      I1 => \seed1_reg__0\(18),
      I2 => \seed1_reg__0\(21),
      O => \sprite_x[3]_i_98_n_0\
    );
\sprite_x[3]_i_99\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \seed1_reg__0\(15),
      I1 => \seed1_reg__0\(17),
      I2 => \seed1_reg__0\(20),
      O => \sprite_x[3]_i_99_n_0\
    );
\sprite_x[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B8BB8B8B88BB8"
    )
        port map (
      I0 => sprite_x0(4),
      I1 => \^restart_0\,
      I2 => \sprite_x[4]_i_2_n_0\,
      I3 => \sprite_x_reg[7]_i_4_n_7\,
      I4 => \sprite_x_reg[11]_i_6_n_2\,
      I5 => \sprite_x_reg[5]_i_3_n_5\,
      O => \sprite_x[4]_i_1_n_0\
    );
\sprite_x[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000305050003"
    )
        port map (
      I0 => \sprite_x_reg[5]_i_3_n_7\,
      I1 => \sprite_x_reg[3]_i_4_n_5\,
      I2 => sprite_x1(1),
      I3 => \sprite_x_reg[3]_i_4_n_4\,
      I4 => \sprite_x_reg[11]_i_6_n_2\,
      I5 => \sprite_x_reg[5]_i_3_n_6\,
      O => \sprite_x[4]_i_2_n_0\
    );
\sprite_x[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BB8B8B88B8B8B"
    )
        port map (
      I0 => sprite_x0(5),
      I1 => \^restart_0\,
      I2 => \sprite_x[5]_i_2_n_0\,
      I3 => \sprite_x_reg[5]_i_3_n_4\,
      I4 => \sprite_x_reg[11]_i_6_n_2\,
      I5 => \sprite_x_reg[7]_i_4_n_6\,
      O => \sprite_x[5]_i_1_n_0\
    );
\sprite_x[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \sprite_x[4]_i_2_n_0\,
      I1 => \sprite_x_reg[7]_i_4_n_7\,
      I2 => \sprite_x_reg[11]_i_6_n_2\,
      I3 => \sprite_x_reg[5]_i_3_n_5\,
      O => \sprite_x[5]_i_2_n_0\
    );
\sprite_x[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sprite_x_reg[7]_i_4_n_7\,
      O => \sprite_x[5]_i_4_n_0\
    );
\sprite_x[5]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_4_n_4\,
      O => \sprite_x[5]_i_5_n_0\
    );
\sprite_x[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B8BB8B8B88BB8"
    )
        port map (
      I0 => sprite_x0(6),
      I1 => \^restart_0\,
      I2 => \sprite_x[6]_i_2_n_0\,
      I3 => \sprite_x_reg[7]_i_4_n_5\,
      I4 => \sprite_x_reg[11]_i_6_n_2\,
      I5 => \sprite_x_reg[9]_i_3_n_7\,
      O => \sprite_x[6]_i_1_n_0\
    );
\sprite_x[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0AAC000CCAACCAA"
    )
        port map (
      I0 => \sprite_x_reg[7]_i_4_n_6\,
      I1 => \sprite_x_reg[5]_i_3_n_4\,
      I2 => \sprite_x_reg[5]_i_3_n_5\,
      I3 => \sprite_x_reg[11]_i_6_n_2\,
      I4 => \sprite_x_reg[7]_i_4_n_7\,
      I5 => \sprite_x[4]_i_2_n_0\,
      O => \sprite_x[6]_i_2_n_0\
    );
\sprite_x[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B8BB8B8B88BB8"
    )
        port map (
      I0 => sprite_x0(7),
      I1 => \^restart_0\,
      I2 => \sprite_x[7]_i_3_n_0\,
      I3 => \sprite_x_reg[7]_i_4_n_4\,
      I4 => \sprite_x_reg[11]_i_6_n_2\,
      I5 => \sprite_x_reg[9]_i_3_n_6\,
      O => \sprite_x[7]_i_1_n_0\
    );
\sprite_x[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed1_reg__0\(6),
      I1 => \sprite_x_reg[7]_i_4_0\(2),
      O => \sprite_x[7]_i_10_n_0\
    );
\sprite_x[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed1_reg__0\(5),
      I1 => \sprite_x_reg[7]_i_4_0\(1),
      O => \sprite_x[7]_i_11_n_0\
    );
\sprite_x[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed1_reg__0\(4),
      I1 => \sprite_x_reg[7]_i_4_0\(0),
      O => \sprite_x[7]_i_12_n_0\
    );
\sprite_x[7]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_44_n_4\,
      I1 => \sprite_x_reg[3]_i_43_n_4\,
      I2 => \sprite_x_reg[3]_i_42_n_4\,
      I3 => \sprite_x[7]_i_26_n_0\,
      I4 => \sprite_x_reg[7]_i_27_n_5\,
      O => \sprite_x[7]_i_18_n_0\
    );
\sprite_x[7]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_44_n_5\,
      I1 => \sprite_x_reg[3]_i_43_n_5\,
      I2 => \sprite_x_reg[3]_i_42_n_5\,
      I3 => \sprite_x_reg[7]_i_27_n_6\,
      I4 => \sprite_x[7]_i_28_n_0\,
      O => \sprite_x[7]_i_19_n_0\
    );
\sprite_x[7]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_44_n_6\,
      I1 => \sprite_x_reg[3]_i_43_n_6\,
      I2 => \sprite_x_reg[3]_i_42_n_6\,
      I3 => \sprite_x_reg[7]_i_27_n_7\,
      I4 => \sprite_x[7]_i_29_n_0\,
      O => \sprite_x[7]_i_20_n_0\
    );
\sprite_x[7]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_44_n_7\,
      I1 => \sprite_x_reg[3]_i_43_n_7\,
      I2 => \sprite_x_reg[3]_i_42_n_7\,
      I3 => \sprite_x_reg[3]_i_35_n_4\,
      I4 => \sprite_x[7]_i_30_n_0\,
      O => \sprite_x[7]_i_21_n_0\
    );
\sprite_x[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A995566A566AA995"
    )
        port map (
      I0 => \sprite_x[7]_i_18_n_0\,
      I1 => \sprite_x_reg[7]_i_31_n_7\,
      I2 => \sprite_x_reg[7]_i_32_n_7\,
      I3 => \sprite_x_reg[7]_i_33_n_7\,
      I4 => \sprite_x_reg[7]_i_27_n_0\,
      I5 => \sprite_x[7]_i_34_n_0\,
      O => \sprite_x[7]_i_22_n_0\
    );
\sprite_x[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \sprite_x[7]_i_19_n_0\,
      I1 => \sprite_x_reg[7]_i_27_n_5\,
      I2 => \sprite_x[7]_i_26_n_0\,
      I3 => \sprite_x_reg[3]_i_44_n_4\,
      I4 => \sprite_x_reg[3]_i_43_n_4\,
      I5 => \sprite_x_reg[3]_i_42_n_4\,
      O => \sprite_x[7]_i_23_n_0\
    );
\sprite_x[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \sprite_x[7]_i_20_n_0\,
      I1 => \sprite_x[7]_i_35_n_0\,
      I2 => \sprite_x_reg[3]_i_42_n_4\,
      I3 => \sprite_x_reg[3]_i_43_n_4\,
      I4 => \sprite_x_reg[3]_i_44_n_4\,
      I5 => \sprite_x_reg[7]_i_27_n_6\,
      O => \sprite_x[7]_i_24_n_0\
    );
\sprite_x[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \sprite_x[7]_i_21_n_0\,
      I1 => \sprite_x[7]_i_36_n_0\,
      I2 => \sprite_x_reg[3]_i_42_n_5\,
      I3 => \sprite_x_reg[3]_i_43_n_5\,
      I4 => \sprite_x_reg[3]_i_44_n_5\,
      I5 => \sprite_x_reg[7]_i_27_n_7\,
      O => \sprite_x[7]_i_25_n_0\
    );
\sprite_x[7]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sprite_x_reg[7]_i_33_n_7\,
      I1 => \sprite_x_reg[7]_i_32_n_7\,
      I2 => \sprite_x_reg[7]_i_31_n_7\,
      O => \sprite_x[7]_i_26_n_0\
    );
\sprite_x[7]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_42_n_4\,
      I1 => \sprite_x_reg[3]_i_43_n_4\,
      I2 => \sprite_x_reg[3]_i_44_n_4\,
      O => \sprite_x[7]_i_28_n_0\
    );
\sprite_x[7]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_42_n_5\,
      I1 => \sprite_x_reg[3]_i_43_n_5\,
      I2 => \sprite_x_reg[3]_i_44_n_5\,
      O => \sprite_x[7]_i_29_n_0\
    );
\sprite_x[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \sprite_x[6]_i_2_n_0\,
      I1 => \sprite_x_reg[7]_i_4_n_5\,
      I2 => \sprite_x_reg[11]_i_6_n_2\,
      I3 => \sprite_x_reg[9]_i_3_n_7\,
      O => \sprite_x[7]_i_3_n_0\
    );
\sprite_x[7]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_42_n_6\,
      I1 => \sprite_x_reg[3]_i_43_n_6\,
      I2 => \sprite_x_reg[3]_i_44_n_6\,
      O => \sprite_x[7]_i_30_n_0\
    );
\sprite_x[7]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sprite_x_reg[7]_i_33_n_6\,
      I1 => \sprite_x_reg[7]_i_32_n_6\,
      I2 => \sprite_x_reg[7]_i_31_n_6\,
      O => \sprite_x[7]_i_34_n_0\
    );
\sprite_x[7]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_44_n_5\,
      I1 => \sprite_x_reg[3]_i_43_n_5\,
      I2 => \sprite_x_reg[3]_i_42_n_5\,
      O => \sprite_x[7]_i_35_n_0\
    );
\sprite_x[7]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \sprite_x_reg[3]_i_44_n_6\,
      I1 => \sprite_x_reg[3]_i_43_n_6\,
      I2 => \sprite_x_reg[3]_i_42_n_6\,
      O => \sprite_x[7]_i_36_n_0\
    );
\sprite_x[7]_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \seed1_reg__0\(31),
      O => \sprite_x[7]_i_37_n_0\
    );
\sprite_x[7]_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \seed1_reg__0\(30),
      O => \sprite_x[7]_i_38_n_0\
    );
\sprite_x[7]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \seed1_reg__0\(29),
      O => \sprite_x[7]_i_39_n_0\
    );
\sprite_x[7]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \seed1_reg__0\(16),
      I1 => \seed1_reg__0\(20),
      I2 => \seed1_reg__0\(18),
      O => \sprite_x[7]_i_40_n_0\
    );
\sprite_x[7]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \seed1_reg__0\(15),
      I1 => \seed1_reg__0\(19),
      I2 => \seed1_reg__0\(17),
      O => \sprite_x[7]_i_41_n_0\
    );
\sprite_x[7]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \seed1_reg__0\(14),
      I1 => \seed1_reg__0\(18),
      I2 => \seed1_reg__0\(16),
      O => \sprite_x[7]_i_42_n_0\
    );
\sprite_x[7]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \seed1_reg__0\(13),
      I1 => \seed1_reg__0\(17),
      I2 => \seed1_reg__0\(15),
      O => \sprite_x[7]_i_43_n_0\
    );
\sprite_x[7]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed1_reg__0\(17),
      I1 => \seed1_reg__0\(21),
      I2 => \seed1_reg__0\(19),
      I3 => \sprite_x[7]_i_40_n_0\,
      O => \sprite_x[7]_i_44_n_0\
    );
\sprite_x[7]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed1_reg__0\(16),
      I1 => \seed1_reg__0\(20),
      I2 => \seed1_reg__0\(18),
      I3 => \sprite_x[7]_i_41_n_0\,
      O => \sprite_x[7]_i_45_n_0\
    );
\sprite_x[7]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed1_reg__0\(15),
      I1 => \seed1_reg__0\(19),
      I2 => \seed1_reg__0\(17),
      I3 => \sprite_x[7]_i_42_n_0\,
      O => \sprite_x[7]_i_46_n_0\
    );
\sprite_x[7]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed1_reg__0\(14),
      I1 => \seed1_reg__0\(18),
      I2 => \seed1_reg__0\(16),
      I3 => \sprite_x[7]_i_43_n_0\,
      O => \sprite_x[7]_i_47_n_0\
    );
\sprite_x[7]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \seed1_reg__0\(27),
      I1 => \seed1_reg__0\(29),
      O => \sprite_x[7]_i_48_n_0\
    );
\sprite_x[7]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \seed1_reg__0\(26),
      I1 => \seed1_reg__0\(28),
      O => \sprite_x[7]_i_49_n_0\
    );
\sprite_x[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(7),
      I1 => \sprite_x_reg[15]_i_8_n_4\,
      O => \sprite_x[7]_i_5_n_0\
    );
\sprite_x[7]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed1_reg__0\(25),
      I1 => \seed1_reg__0\(31),
      I2 => \seed1_reg__0\(27),
      O => \sprite_x[7]_i_50_n_0\
    );
\sprite_x[7]_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed1_reg__0\(24),
      I1 => \seed1_reg__0\(30),
      I2 => \seed1_reg__0\(26),
      O => \sprite_x[7]_i_51_n_0\
    );
\sprite_x[7]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \seed1_reg__0\(29),
      I1 => \seed1_reg__0\(27),
      I2 => \seed1_reg__0\(30),
      I3 => \seed1_reg__0\(28),
      O => \sprite_x[7]_i_52_n_0\
    );
\sprite_x[7]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \seed1_reg__0\(28),
      I1 => \seed1_reg__0\(26),
      I2 => \seed1_reg__0\(29),
      I3 => \seed1_reg__0\(27),
      O => \sprite_x[7]_i_53_n_0\
    );
\sprite_x[7]_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \seed1_reg__0\(27),
      I1 => \seed1_reg__0\(31),
      I2 => \seed1_reg__0\(25),
      I3 => \seed1_reg__0\(28),
      I4 => \seed1_reg__0\(26),
      O => \sprite_x[7]_i_54_n_0\
    );
\sprite_x[7]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sprite_x[7]_i_51_n_0\,
      I1 => \seed1_reg__0\(25),
      I2 => \seed1_reg__0\(31),
      I3 => \seed1_reg__0\(27),
      O => \sprite_x[7]_i_55_n_0\
    );
\sprite_x[7]_i_56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \seed1_reg__0\(20),
      I1 => \seed1_reg__0\(22),
      I2 => \seed1_reg__0\(25),
      O => \sprite_x[7]_i_56_n_0\
    );
\sprite_x[7]_i_57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \seed1_reg__0\(19),
      I1 => \seed1_reg__0\(21),
      I2 => \seed1_reg__0\(24),
      O => \sprite_x[7]_i_57_n_0\
    );
\sprite_x[7]_i_58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \seed1_reg__0\(18),
      I1 => \seed1_reg__0\(20),
      I2 => \seed1_reg__0\(23),
      O => \sprite_x[7]_i_58_n_0\
    );
\sprite_x[7]_i_59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \seed1_reg__0\(17),
      I1 => \seed1_reg__0\(19),
      I2 => \seed1_reg__0\(22),
      O => \sprite_x[7]_i_59_n_0\
    );
\sprite_x[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \sprite_x_reg[15]_i_8_n_4\,
      O => \sprite_x[7]_i_6_n_0\
    );
\sprite_x[7]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed1_reg__0\(21),
      I1 => \seed1_reg__0\(23),
      I2 => \seed1_reg__0\(26),
      I3 => \sprite_x[7]_i_56_n_0\,
      O => \sprite_x[7]_i_60_n_0\
    );
\sprite_x[7]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed1_reg__0\(20),
      I1 => \seed1_reg__0\(22),
      I2 => \seed1_reg__0\(25),
      I3 => \sprite_x[7]_i_57_n_0\,
      O => \sprite_x[7]_i_61_n_0\
    );
\sprite_x[7]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed1_reg__0\(19),
      I1 => \seed1_reg__0\(21),
      I2 => \seed1_reg__0\(24),
      I3 => \sprite_x[7]_i_58_n_0\,
      O => \sprite_x[7]_i_62_n_0\
    );
\sprite_x[7]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed1_reg__0\(18),
      I1 => \seed1_reg__0\(20),
      I2 => \seed1_reg__0\(23),
      I3 => \sprite_x[7]_i_59_n_0\,
      O => \sprite_x[7]_i_63_n_0\
    );
\sprite_x[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(5),
      I1 => \sprite_x_reg[15]_i_8_n_4\,
      O => \sprite_x[7]_i_7_n_0\
    );
\sprite_x[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \sprite_x_reg[15]_i_8_n_4\,
      O => \sprite_x[7]_i_8_n_0\
    );
\sprite_x[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed1_reg__0\(7),
      I1 => \sprite_x_reg[7]_i_4_0\(3),
      O => \sprite_x[7]_i_9_n_0\
    );
\sprite_x[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B8BB8B8B88BB8"
    )
        port map (
      I0 => sprite_x0(8),
      I1 => \^restart_0\,
      I2 => \sprite_x[8]_i_2_n_0\,
      I3 => \sprite_x_reg[11]_i_5_n_7\,
      I4 => \sprite_x_reg[11]_i_6_n_2\,
      I5 => \sprite_x_reg[9]_i_3_n_5\,
      O => \sprite_x[8]_i_1_n_0\
    );
\sprite_x[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0C0000000C000"
    )
        port map (
      I0 => \sprite_x_reg[9]_i_3_n_7\,
      I1 => \sprite_x_reg[7]_i_4_n_5\,
      I2 => \sprite_x[6]_i_2_n_0\,
      I3 => \sprite_x_reg[7]_i_4_n_4\,
      I4 => \sprite_x_reg[11]_i_6_n_2\,
      I5 => \sprite_x_reg[9]_i_3_n_6\,
      O => \sprite_x[8]_i_2_n_0\
    );
\sprite_x[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B8BB8B8B88BB8"
    )
        port map (
      I0 => sprite_x0(9),
      I1 => \^restart_0\,
      I2 => \sprite_x[9]_i_2_n_0\,
      I3 => \sprite_x_reg[11]_i_5_n_6\,
      I4 => \sprite_x_reg[11]_i_6_n_2\,
      I5 => \sprite_x_reg[9]_i_3_n_4\,
      O => \sprite_x[9]_i_1_n_0\
    );
\sprite_x[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \sprite_x[8]_i_2_n_0\,
      I1 => \sprite_x_reg[11]_i_5_n_7\,
      I2 => \sprite_x_reg[11]_i_6_n_2\,
      I3 => \sprite_x_reg[9]_i_3_n_5\,
      O => \sprite_x[9]_i_2_n_0\
    );
\sprite_x[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sprite_x_reg[11]_i_5_n_6\,
      O => \sprite_x[9]_i_4_n_0\
    );
\sprite_x[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sprite_x_reg[11]_i_5_n_7\,
      O => \sprite_x[9]_i_5_n_0\
    );
\sprite_x[9]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sprite_x_reg[7]_i_4_n_5\,
      O => \sprite_x[9]_i_6_n_0\
    );
sprite_x_direction_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C550055"
    )
        port map (
      I0 => \^seed4_reg[1]_1\(1),
      I1 => CO(0),
      I2 => sprite_x_direction_reg_1(0),
      I3 => \^restart_0\,
      I4 => \^sprite_x_reg[12]_1\,
      O => \seed4_reg[1]_0\
    );
sprite_x_direction_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sprite_x_direction_i_5_n_0,
      I1 => \^sprite_x_reg[15]_0\(12),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => \^sprite_x_reg[15]_0\(14),
      I4 => \^sprite_x_reg[15]_0\(13),
      I5 => \^sprite_x_reg[15]_0\(15),
      O => \^sprite_x_reg[12]_1\
    );
sprite_x_direction_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06060006"
    )
        port map (
      I0 => \^o_state_reg[0]_0\,
      I1 => \^o_state_reg[1]_0\,
      I2 => \^o_state_reg[2]_0\,
      I3 => prev_restart,
      I4 => restart,
      O => \o_state_reg[0]_2\
    );
sprite_x_direction_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA8000"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => sprite_x_direction_i_6_n_0,
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => \^sprite_x_reg[15]_0\(6),
      I4 => \^sprite_x_reg[15]_0\(8),
      I5 => \^sprite_x_reg[15]_0\(9),
      O => sprite_x_direction_i_5_n_0
    );
sprite_x_direction_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(5),
      I1 => \^sprite_x_reg[15]_0\(2),
      I2 => \^sprite_x_reg[15]_0\(1),
      I3 => \^sprite_x_reg[15]_0\(4),
      I4 => \^sprite_x_reg[15]_0\(3),
      O => sprite_x_direction_i_6_n_0
    );
sprite_x_direction_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => sprite_x_direction_reg_0,
      Q => \^sprite_x_direction__0\,
      R => '0'
    );
\sprite_x_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y_0,
      D => \sprite_x[0]_i_1_n_0\,
      Q => \^sprite_x_reg[15]_0\(0),
      R => '0'
    );
\sprite_x_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y_0,
      D => \sprite_x[10]_i_1_n_0\,
      Q => \^sprite_x_reg[15]_0\(10),
      R => '0'
    );
\sprite_x_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y_0,
      D => \sprite_x[11]_i_1_n_0\,
      Q => \^sprite_x_reg[15]_0\(11),
      R => '0'
    );
\sprite_x_reg[11]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x[11]_i_14_0\(0),
      CO(3) => \NLW_sprite_x_reg[11]_i_16_CO_UNCONNECTED\(3),
      CO(2) => \sprite_x_reg[11]_i_16_n_1\,
      CO(1) => \sprite_x_reg[11]_i_16_n_2\,
      CO(0) => \sprite_x_reg[11]_i_16_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \sprite_x[11]_i_14_1\(2 downto 0),
      O(3) => \sprite_x_reg[11]_i_16_n_4\,
      O(2) => \sprite_x_reg[11]_i_16_n_5\,
      O(1) => \sprite_x_reg[11]_i_16_n_6\,
      O(0) => \sprite_x_reg[11]_i_16_n_7\,
      S(3) => \sprite_x[11]_i_20_n_0\,
      S(2 downto 0) => \sprite_x[11]_i_14_2\(2 downto 0)
    );
\sprite_x_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[7]_i_2_n_0\,
      CO(3) => \sprite_x_reg[11]_i_2_n_0\,
      CO(2) => \sprite_x_reg[11]_i_2_n_1\,
      CO(1) => \sprite_x_reg[11]_i_2_n_2\,
      CO(0) => \sprite_x_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^sprite_x_reg[15]_0\(11 downto 8),
      O(3 downto 0) => sprite_x0(11 downto 8),
      S(3) => \sprite_x[11]_i_7_n_0\,
      S(2) => \sprite_x[11]_i_8_n_0\,
      S(1) => \sprite_x[11]_i_9_n_0\,
      S(0) => \sprite_x[11]_i_10_n_0\
    );
\sprite_x_reg[11]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[7]_i_14_n_0\,
      CO(3) => \NLW_sprite_x_reg[11]_i_24_CO_UNCONNECTED\(3),
      CO(2) => \sprite_x_reg[11]_i_24_n_1\,
      CO(1) => \sprite_x_reg[11]_i_24_n_2\,
      CO(0) => \sprite_x_reg[11]_i_24_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sprite_x[11]_i_26_n_0\,
      DI(1) => \sprite_x[11]_i_27_n_0\,
      DI(0) => \sprite_x[11]_i_28_n_0\,
      O(3) => \sprite_x_reg[11]_i_24_n_4\,
      O(2 downto 0) => \^o\(2 downto 0),
      S(3) => \sprite_x[11]_i_29_n_0\,
      S(2) => \sprite_x[11]_i_30_n_0\,
      S(1) => \sprite_x[11]_i_31_n_0\,
      S(0) => \sprite_x[11]_i_32_n_0\
    );
\sprite_x_reg[11]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[7]_i_31_n_0\,
      CO(3 downto 1) => \NLW_sprite_x_reg[11]_i_36_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sprite_x_reg[11]_i_36_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sprite_x[11]_i_41_n_0\,
      O(3 downto 2) => \NLW_sprite_x_reg[11]_i_36_O_UNCONNECTED\(3 downto 2),
      O(1) => \sprite_x_reg[11]_i_36_n_6\,
      O(0) => \^seed1_reg_0\(0),
      S(3 downto 2) => B"00",
      S(1) => \sprite_x[11]_i_42_n_0\,
      S(0) => \sprite_x[11]_i_43_n_0\
    );
\sprite_x_reg[11]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[7]_i_32_n_0\,
      CO(3 downto 1) => \NLW_sprite_x_reg[11]_i_37_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sprite_x_reg[11]_i_37_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sprite_x[11]_i_44_n_0\,
      O(3 downto 2) => \NLW_sprite_x_reg[11]_i_37_O_UNCONNECTED\(3 downto 2),
      O(1) => \sprite_x_reg[11]_i_37_n_6\,
      O(0) => \^seed1_reg_1\(0),
      S(3 downto 2) => B"00",
      S(1) => \sprite_x[11]_i_45_n_0\,
      S(0) => \sprite_x[11]_i_46_n_0\
    );
\sprite_x_reg[11]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[7]_i_33_n_0\,
      CO(3 downto 1) => \NLW_sprite_x_reg[11]_i_38_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sprite_x_reg[11]_i_38_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sprite_x[11]_i_47_n_0\,
      O(3 downto 2) => \NLW_sprite_x_reg[11]_i_38_O_UNCONNECTED\(3 downto 2),
      O(1) => \sprite_x_reg[11]_i_38_n_6\,
      O(0) => \^seed1_reg_2\(0),
      S(3 downto 2) => B"00",
      S(1) => \sprite_x[11]_i_48_n_0\,
      S(0) => \sprite_x[11]_i_49_n_0\
    );
\sprite_x_reg[11]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[7]_i_4_n_0\,
      CO(3) => \NLW_sprite_x_reg[11]_i_5_CO_UNCONNECTED\(3),
      CO(2) => \sprite_x_reg[11]_i_5_n_1\,
      CO(1) => \sprite_x_reg[11]_i_5_n_2\,
      CO(0) => \sprite_x_reg[11]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \seed1_reg__0\(10 downto 8),
      O(3) => \sprite_x_reg[11]_i_5_n_4\,
      O(2) => \sprite_x_reg[11]_i_5_n_5\,
      O(1) => \sprite_x_reg[11]_i_5_n_6\,
      O(0) => \sprite_x_reg[11]_i_5_n_7\,
      S(3) => \sprite_x[11]_i_11_n_0\,
      S(2) => \sprite_x[11]_i_12_n_0\,
      S(1) => \sprite_x[11]_i_13_n_0\,
      S(0) => \sprite_x[11]_i_14_n_0\
    );
\sprite_x_reg[11]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[9]_i_3_n_0\,
      CO(3 downto 2) => \NLW_sprite_x_reg[11]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sprite_x_reg[11]_i_6_n_2\,
      CO(0) => \sprite_x_reg[11]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0010",
      O(3 downto 1) => \NLW_sprite_x_reg[11]_i_6_O_UNCONNECTED\(3 downto 1),
      O(0) => \sprite_x_reg[11]_i_6_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \sprite_x[11]_i_15_n_0\,
      S(0) => \sprite_x_reg[11]_i_5_n_5\
    );
\sprite_x_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y_0,
      D => \sprite_x[12]_i_1_n_0\,
      Q => \^sprite_x_reg[15]_0\(12),
      R => \^e\(0)
    );
\sprite_x_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y_0,
      D => \sprite_x[13]_i_1_n_0\,
      Q => \^sprite_x_reg[15]_0\(13),
      R => \^e\(0)
    );
\sprite_x_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y_0,
      D => \sprite_x[14]_i_1_n_0\,
      Q => \^sprite_x_reg[15]_0\(14),
      R => \^e\(0)
    );
\sprite_x_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y_0,
      D => \sprite_x[15]_i_2_n_0\,
      Q => \^sprite_x_reg[15]_0\(15),
      R => \^e\(0)
    );
\sprite_x_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[11]_i_2_n_0\,
      CO(3) => \NLW_sprite_x_reg[15]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \sprite_x_reg[15]_i_3_n_1\,
      CO(1) => \sprite_x_reg[15]_i_3_n_2\,
      CO(0) => \sprite_x_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^sprite_x_reg[15]_0\(14 downto 12),
      O(3 downto 0) => sprite_x0(15 downto 12),
      S(3) => \sprite_x[15]_i_4_n_0\,
      S(2) => \sprite_x[15]_i_5_n_0\,
      S(1) => \sprite_x[15]_i_6_n_0\,
      S(0) => \sprite_x[15]_i_7_n_0\
    );
\sprite_x_reg[15]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_sprite_x_reg[15]_i_8_CO_UNCONNECTED\(3),
      CO(2) => \sprite_x_reg[15]_i_8_n_1\,
      CO(1) => \sprite_x_reg[15]_i_8_n_2\,
      CO(0) => \sprite_x_reg[15]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sprite_x[15]_i_9_n_0\,
      DI(1) => \sprite_x[15]_i_10_n_0\,
      DI(0) => '0',
      O(3) => \sprite_x_reg[15]_i_8_n_4\,
      O(2) => \sprite_x_reg[15]_i_8_n_5\,
      O(1) => \sprite_x_reg[15]_i_8_n_6\,
      O(0) => \sprite_x_reg[15]_i_8_n_7\,
      S(3) => '1',
      S(2) => \sprite_x[15]_i_11_n_0\,
      S(1) => \sprite_x[15]_i_12_n_0\,
      S(0) => \sprite_x[15]_i_13_n_0\
    );
\sprite_x_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y_0,
      D => \sprite_x[1]_i_1_n_0\,
      Q => \^sprite_x_reg[15]_0\(1),
      R => '0'
    );
\sprite_x_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y_0,
      D => \sprite_x[2]_i_1_n_0\,
      Q => \^sprite_x_reg[15]_0\(2),
      R => '0'
    );
\sprite_x_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y_0,
      D => \sprite_x[3]_i_1_n_0\,
      Q => \^sprite_x_reg[15]_0\(3),
      R => '0'
    );
\sprite_x_reg[3]_i_122\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[3]_i_171_n_0\,
      CO(3) => \sprite_x_reg[3]_i_122_n_0\,
      CO(2) => \sprite_x_reg[3]_i_122_n_1\,
      CO(1) => \sprite_x_reg[3]_i_122_n_2\,
      CO(0) => \sprite_x_reg[3]_i_122_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_x[3]_i_172_n_0\,
      DI(2) => \sprite_x[3]_i_173_n_0\,
      DI(1) => \sprite_x[3]_i_174_n_0\,
      DI(0) => \sprite_x[3]_i_175_n_0\,
      O(3 downto 0) => \NLW_sprite_x_reg[3]_i_122_O_UNCONNECTED\(3 downto 0),
      S(3) => \sprite_x[3]_i_176_n_0\,
      S(2) => \sprite_x[3]_i_177_n_0\,
      S(1) => \sprite_x[3]_i_178_n_0\,
      S(0) => \sprite_x[3]_i_179_n_0\
    );
\sprite_x_reg[3]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[3]_i_14_n_0\,
      CO(3) => \sprite_x_reg[3]_i_13_n_0\,
      CO(2) => \sprite_x_reg[3]_i_13_n_1\,
      CO(1) => \sprite_x_reg[3]_i_13_n_2\,
      CO(0) => \sprite_x_reg[3]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_x[3]_i_15_n_0\,
      DI(2) => \sprite_x[3]_i_16_n_0\,
      DI(1) => \sprite_x[3]_i_17_n_0\,
      DI(0) => \sprite_x[3]_i_18_n_0\,
      O(3 downto 2) => \^sprite_x[3]_i_22_0\(1 downto 0),
      O(1 downto 0) => \NLW_sprite_x_reg[3]_i_13_O_UNCONNECTED\(1 downto 0),
      S(3) => \sprite_x[3]_i_19_n_0\,
      S(2) => \sprite_x[3]_i_20_n_0\,
      S(1) => \sprite_x[3]_i_21_n_0\,
      S(0) => \sprite_x[3]_i_22_n_0\
    );
\sprite_x_reg[3]_i_131\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_x_reg[3]_i_131_n_0\,
      CO(2) => \sprite_x_reg[3]_i_131_n_1\,
      CO(1) => \sprite_x_reg[3]_i_131_n_2\,
      CO(0) => \sprite_x_reg[3]_i_131_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_x[3]_i_189_n_0\,
      DI(2) => \sprite_x[3]_i_190_n_0\,
      DI(1) => \sprite_x[3]_i_191_n_0\,
      DI(0) => '0',
      O(3) => \sprite_x_reg[3]_i_131_n_4\,
      O(2) => \sprite_x_reg[3]_i_131_n_5\,
      O(1) => \sprite_x_reg[3]_i_131_n_6\,
      O(0) => \sprite_x_reg[3]_i_131_n_7\,
      S(3) => \sprite_x[3]_i_192_n_0\,
      S(2) => \sprite_x[3]_i_193_n_0\,
      S(1) => \sprite_x[3]_i_194_n_0\,
      S(0) => \sprite_x[3]_i_195_n_0\
    );
\sprite_x_reg[3]_i_132\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[3]_i_180_n_0\,
      CO(3) => \sprite_x_reg[3]_i_132_n_0\,
      CO(2) => \sprite_x_reg[3]_i_132_n_1\,
      CO(1) => \sprite_x_reg[3]_i_132_n_2\,
      CO(0) => \sprite_x_reg[3]_i_132_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_x[3]_i_196_n_0\,
      DI(2) => \sprite_x[3]_i_197_n_0\,
      DI(1) => \sprite_x[3]_i_198_n_0\,
      DI(0) => \sprite_x[3]_i_199_n_0\,
      O(3) => \sprite_x_reg[3]_i_132_n_4\,
      O(2) => \sprite_x_reg[3]_i_132_n_5\,
      O(1) => \sprite_x_reg[3]_i_132_n_6\,
      O(0) => \sprite_x_reg[3]_i_132_n_7\,
      S(3) => \sprite_x[3]_i_200_n_0\,
      S(2) => \sprite_x[3]_i_201_n_0\,
      S(1) => \sprite_x[3]_i_202_n_0\,
      S(0) => \sprite_x[3]_i_203_n_0\
    );
\sprite_x_reg[3]_i_133\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[3]_i_181_n_0\,
      CO(3) => \sprite_x_reg[3]_i_133_n_0\,
      CO(2) => \sprite_x_reg[3]_i_133_n_1\,
      CO(1) => \sprite_x_reg[3]_i_133_n_2\,
      CO(0) => \sprite_x_reg[3]_i_133_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_x[3]_i_204_n_0\,
      DI(2) => \sprite_x[3]_i_205_n_0\,
      DI(1) => \sprite_x[3]_i_206_n_0\,
      DI(0) => \sprite_x[3]_i_207_n_0\,
      O(3) => \sprite_x_reg[3]_i_133_n_4\,
      O(2) => \sprite_x_reg[3]_i_133_n_5\,
      O(1) => \sprite_x_reg[3]_i_133_n_6\,
      O(0) => \sprite_x_reg[3]_i_133_n_7\,
      S(3) => \sprite_x[3]_i_208_n_0\,
      S(2) => \sprite_x[3]_i_209_n_0\,
      S(1) => \sprite_x[3]_i_210_n_0\,
      S(0) => \sprite_x[3]_i_211_n_0\
    );
\sprite_x_reg[3]_i_137\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[3]_i_184_n_0\,
      CO(3) => \sprite_x_reg[3]_i_137_n_0\,
      CO(2) => \sprite_x_reg[3]_i_137_n_1\,
      CO(1) => \sprite_x_reg[3]_i_137_n_2\,
      CO(0) => \sprite_x_reg[3]_i_137_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \seed1_reg__0\(16 downto 13),
      O(3) => \sprite_x_reg[3]_i_137_n_4\,
      O(2) => \sprite_x_reg[3]_i_137_n_5\,
      O(1) => \sprite_x_reg[3]_i_137_n_6\,
      O(0) => \sprite_x_reg[3]_i_137_n_7\,
      S(3) => \sprite_x[3]_i_212_n_0\,
      S(2) => \sprite_x[3]_i_213_n_0\,
      S(1) => \sprite_x[3]_i_214_n_0\,
      S(0) => \sprite_x[3]_i_215_n_0\
    );
\sprite_x_reg[3]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[3]_i_23_n_0\,
      CO(3) => \sprite_x_reg[3]_i_14_n_0\,
      CO(2) => \sprite_x_reg[3]_i_14_n_1\,
      CO(1) => \sprite_x_reg[3]_i_14_n_2\,
      CO(0) => \sprite_x_reg[3]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_x[3]_i_24_n_0\,
      DI(2) => \sprite_x[3]_i_25_n_0\,
      DI(1) => \sprite_x[3]_i_26_n_0\,
      DI(0) => \sprite_x[3]_i_27_n_0\,
      O(3 downto 0) => \NLW_sprite_x_reg[3]_i_14_O_UNCONNECTED\(3 downto 0),
      S(3) => \sprite_x[3]_i_28_n_0\,
      S(2) => \sprite_x[3]_i_29_n_0\,
      S(1) => \sprite_x[3]_i_30_n_0\,
      S(0) => \sprite_x[3]_i_31_n_0\
    );
\sprite_x_reg[3]_i_171\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[3]_i_216_n_0\,
      CO(3) => \sprite_x_reg[3]_i_171_n_0\,
      CO(2) => \sprite_x_reg[3]_i_171_n_1\,
      CO(1) => \sprite_x_reg[3]_i_171_n_2\,
      CO(0) => \sprite_x_reg[3]_i_171_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_x_reg[3]_i_171_1\(0),
      DI(2) => \sprite_x[3]_i_218_n_0\,
      DI(1) => \sprite_x[3]_i_219_n_0\,
      DI(0) => \sprite_x[3]_i_220_n_0\,
      O(3 downto 0) => \NLW_sprite_x_reg[3]_i_171_O_UNCONNECTED\(3 downto 0),
      S(3) => \sprite_x[3]_i_221_n_0\,
      S(2 downto 0) => \sprite_x_reg[3]_i_122_0\(2 downto 0)
    );
\sprite_x_reg[3]_i_180\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[3]_i_225_n_0\,
      CO(3) => \sprite_x_reg[3]_i_180_n_0\,
      CO(2) => \sprite_x_reg[3]_i_180_n_1\,
      CO(1) => \sprite_x_reg[3]_i_180_n_2\,
      CO(0) => \sprite_x_reg[3]_i_180_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_x[3]_i_227_n_0\,
      DI(2) => \sprite_x[3]_i_228_n_0\,
      DI(1) => \sprite_x[3]_i_229_n_0\,
      DI(0) => \sprite_x[3]_i_230_n_0\,
      O(3) => \sprite_x_reg[3]_i_180_n_4\,
      O(2) => \sprite_x_reg[3]_i_180_n_5\,
      O(1) => \sprite_x_reg[3]_i_180_n_6\,
      O(0) => \sprite_x_reg[3]_i_180_n_7\,
      S(3) => \sprite_x[3]_i_231_n_0\,
      S(2) => \sprite_x[3]_i_232_n_0\,
      S(1) => \sprite_x[3]_i_233_n_0\,
      S(0) => \sprite_x[3]_i_234_n_0\
    );
\sprite_x_reg[3]_i_181\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_x_reg[3]_i_181_n_0\,
      CO(2) => \sprite_x_reg[3]_i_181_n_1\,
      CO(1) => \sprite_x_reg[3]_i_181_n_2\,
      CO(0) => \sprite_x_reg[3]_i_181_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_x[3]_i_235_n_0\,
      DI(2) => \sprite_x[3]_i_236_n_0\,
      DI(1) => \sprite_x[3]_i_237_n_0\,
      DI(0) => '0',
      O(3) => \sprite_x_reg[3]_i_181_n_4\,
      O(2) => \sprite_x_reg[3]_i_181_n_5\,
      O(1) => \sprite_x_reg[3]_i_181_n_6\,
      O(0) => \sprite_x_reg[3]_i_181_n_7\,
      S(3) => \sprite_x[3]_i_238_n_0\,
      S(2) => \sprite_x[3]_i_239_n_0\,
      S(1) => \sprite_x[3]_i_240_n_0\,
      S(0) => \sprite_x[3]_i_241_n_0\
    );
\sprite_x_reg[3]_i_184\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[3]_i_226_n_0\,
      CO(3) => \sprite_x_reg[3]_i_184_n_0\,
      CO(2) => \sprite_x_reg[3]_i_184_n_1\,
      CO(1) => \sprite_x_reg[3]_i_184_n_2\,
      CO(0) => \sprite_x_reg[3]_i_184_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \seed1_reg__0\(12 downto 9),
      O(3) => \sprite_x_reg[3]_i_184_n_4\,
      O(2) => \sprite_x_reg[3]_i_184_n_5\,
      O(1) => \sprite_x_reg[3]_i_184_n_6\,
      O(0) => \sprite_x_reg[3]_i_184_n_7\,
      S(3) => \sprite_x[3]_i_242_n_0\,
      S(2) => \sprite_x[3]_i_243_n_0\,
      S(1) => \sprite_x[3]_i_244_n_0\,
      S(0) => \sprite_x[3]_i_245_n_0\
    );
\sprite_x_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_x_reg[3]_i_2_n_0\,
      CO(2) => \sprite_x_reg[3]_i_2_n_1\,
      CO(1) => \sprite_x_reg[3]_i_2_n_2\,
      CO(0) => \sprite_x_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^sprite_x_reg[15]_0\(3 downto 0),
      O(3 downto 0) => sprite_x0(3 downto 0),
      S(3) => \sprite_x[3]_i_5_n_0\,
      S(2) => \sprite_x[3]_i_6_n_0\,
      S(1) => \sprite_x[3]_i_7_n_0\,
      S(0) => \sprite_x[3]_i_8_n_0\
    );
\sprite_x_reg[3]_i_216\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_x_reg[3]_i_216_n_0\,
      CO(2) => \sprite_x_reg[3]_i_216_n_1\,
      CO(1) => \sprite_x_reg[3]_i_216_n_2\,
      CO(0) => \sprite_x_reg[3]_i_216_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_x[3]_i_246_n_0\,
      DI(2) => \sprite_x[3]_i_247_n_0\,
      DI(1) => \sprite_x[3]_i_248_n_0\,
      DI(0) => \sprite_x[3]_i_249_n_0\,
      O(3 downto 0) => \NLW_sprite_x_reg[3]_i_216_O_UNCONNECTED\(3 downto 0),
      S(3) => \sprite_x_reg[3]_i_171_0\(0),
      S(2) => \sprite_x[3]_i_251_n_0\,
      S(1) => \sprite_x[3]_i_252_n_0\,
      S(0) => \sprite_x[3]_i_253_n_0\
    );
\sprite_x_reg[3]_i_225\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[3]_i_254_n_0\,
      CO(3) => \sprite_x_reg[3]_i_225_n_0\,
      CO(2) => \sprite_x_reg[3]_i_225_n_1\,
      CO(1) => \sprite_x_reg[3]_i_225_n_2\,
      CO(0) => \sprite_x_reg[3]_i_225_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_x[3]_i_256_n_0\,
      DI(2) => \sprite_x[3]_i_257_n_0\,
      DI(1) => \sprite_x[3]_i_258_n_0\,
      DI(0) => \sprite_x[3]_i_259_n_0\,
      O(3) => \sprite_x_reg[3]_i_225_n_4\,
      O(2) => \sprite_x_reg[3]_i_225_n_5\,
      O(1) => \sprite_x_reg[3]_i_225_n_6\,
      O(0) => \seed1_reg[6]_1\(0),
      S(3) => \sprite_x[3]_i_260_n_0\,
      S(2) => \sprite_x[3]_i_261_n_0\,
      S(1) => \sprite_x[3]_i_262_n_0\,
      S(0) => \sprite_x[3]_i_263_n_0\
    );
\sprite_x_reg[3]_i_226\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[3]_i_255_n_0\,
      CO(3) => \sprite_x_reg[3]_i_226_n_0\,
      CO(2) => \sprite_x_reg[3]_i_226_n_1\,
      CO(1) => \sprite_x_reg[3]_i_226_n_2\,
      CO(0) => \sprite_x_reg[3]_i_226_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \seed1_reg__0\(8 downto 5),
      O(3) => \sprite_x_reg[3]_i_226_n_4\,
      O(2 downto 0) => \^seed1_reg[8]_0\(2 downto 0),
      S(3) => \sprite_x[3]_i_264_n_0\,
      S(2) => \sprite_x[3]_i_265_n_0\,
      S(1) => \sprite_x[3]_i_266_n_0\,
      S(0) => \sprite_x[3]_i_267_n_0\
    );
\sprite_x_reg[3]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[3]_i_47_n_0\,
      CO(3) => \sprite_x_reg[3]_i_23_n_0\,
      CO(2) => \sprite_x_reg[3]_i_23_n_1\,
      CO(1) => \sprite_x_reg[3]_i_23_n_2\,
      CO(0) => \sprite_x_reg[3]_i_23_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_x[3]_i_48_n_0\,
      DI(2) => \sprite_x[3]_i_49_n_0\,
      DI(1) => \sprite_x[3]_i_50_n_0\,
      DI(0) => \sprite_x[3]_i_51_n_0\,
      O(3 downto 0) => \NLW_sprite_x_reg[3]_i_23_O_UNCONNECTED\(3 downto 0),
      S(3) => \sprite_x[3]_i_52_n_0\,
      S(2) => \sprite_x[3]_i_53_n_0\,
      S(1) => \sprite_x[3]_i_54_n_0\,
      S(0) => \sprite_x[3]_i_55_n_0\
    );
\sprite_x_reg[3]_i_254\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_x_reg[3]_i_254_n_0\,
      CO(2) => \sprite_x_reg[3]_i_254_n_1\,
      CO(1) => \sprite_x_reg[3]_i_254_n_2\,
      CO(0) => \sprite_x_reg[3]_i_254_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \seed1_reg__0\(6 downto 4),
      DI(0) => '0',
      O(3 downto 0) => \^seed1_reg[6]_0\(3 downto 0),
      S(3) => \sprite_x[3]_i_269_n_0\,
      S(2) => \sprite_x[3]_i_270_n_0\,
      S(1) => \sprite_x[3]_i_271_n_0\,
      S(0) => \seed1_reg__0\(3)
    );
\sprite_x_reg[3]_i_255\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[3]_i_268_n_0\,
      CO(3) => \sprite_x_reg[3]_i_255_n_0\,
      CO(2) => \sprite_x_reg[3]_i_255_n_1\,
      CO(1) => \sprite_x_reg[3]_i_255_n_2\,
      CO(0) => \sprite_x_reg[3]_i_255_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \seed1_reg__0\(4 downto 1),
      O(3 downto 2) => \^seed1_reg[4]_0\(1 downto 0),
      O(1) => \sprite_x_reg[3]_i_255_n_6\,
      O(0) => \sprite_x_reg[3]_i_255_n_7\,
      S(3) => \sprite_x[3]_i_272_n_0\,
      S(2) => \sprite_x[3]_i_273_n_0\,
      S(1) => \sprite_x[3]_i_274_n_0\,
      S(0) => \sprite_x[3]_i_275_n_0\
    );
\sprite_x_reg[3]_i_268\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_x_reg[3]_i_268_n_0\,
      CO(2) => \sprite_x_reg[3]_i_268_n_1\,
      CO(1) => \sprite_x_reg[3]_i_268_n_2\,
      CO(0) => \sprite_x_reg[3]_i_268_n_3\,
      CYINIT => '0',
      DI(3) => \seed1_reg__0\(0),
      DI(2 downto 0) => B"001",
      O(3) => \sprite_x_reg[3]_i_268_n_4\,
      O(2 downto 0) => \NLW_sprite_x_reg[3]_i_268_O_UNCONNECTED\(2 downto 0),
      S(3) => \sprite_x[3]_i_276_n_0\,
      S(2) => \sprite_x[3]_i_277_n_0\,
      S(1) => \sprite_x[3]_i_278_n_0\,
      S(0) => \seed1_reg__0\(0)
    );
\sprite_x_reg[3]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[3]_i_57_n_0\,
      CO(3) => \sprite_x_reg[3]_i_32_n_0\,
      CO(2) => \sprite_x_reg[3]_i_32_n_1\,
      CO(1) => \sprite_x_reg[3]_i_32_n_2\,
      CO(0) => \sprite_x_reg[3]_i_32_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_x[3]_i_66_n_0\,
      DI(2) => \sprite_x[3]_i_67_n_0\,
      DI(1) => \sprite_x[3]_i_68_n_0\,
      DI(0) => \sprite_x[3]_i_69_n_0\,
      O(3) => \sprite_x_reg[3]_i_32_n_4\,
      O(2) => \sprite_x_reg[3]_i_32_n_5\,
      O(1) => \sprite_x_reg[3]_i_32_n_6\,
      O(0) => \sprite_x_reg[3]_i_32_n_7\,
      S(3) => \sprite_x[3]_i_70_n_0\,
      S(2) => \sprite_x[3]_i_71_n_0\,
      S(1) => \sprite_x[3]_i_72_n_0\,
      S(0) => \sprite_x[3]_i_73_n_0\
    );
\sprite_x_reg[3]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[3]_i_58_n_0\,
      CO(3) => \sprite_x_reg[3]_i_33_n_0\,
      CO(2) => \sprite_x_reg[3]_i_33_n_1\,
      CO(1) => \sprite_x_reg[3]_i_33_n_2\,
      CO(0) => \sprite_x_reg[3]_i_33_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_x[3]_i_74_n_0\,
      DI(2) => \sprite_x[3]_i_75_n_0\,
      DI(1) => \sprite_x[3]_i_76_n_0\,
      DI(0) => \sprite_x[3]_i_77_n_0\,
      O(3) => \sprite_x_reg[3]_i_33_n_4\,
      O(2) => \sprite_x_reg[3]_i_33_n_5\,
      O(1) => \sprite_x_reg[3]_i_33_n_6\,
      O(0) => \sprite_x_reg[3]_i_33_n_7\,
      S(3) => \sprite_x[3]_i_78_n_0\,
      S(2) => \sprite_x[3]_i_79_n_0\,
      S(1) => \sprite_x[3]_i_80_n_0\,
      S(0) => \sprite_x[3]_i_81_n_0\
    );
\sprite_x_reg[3]_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[3]_i_59_n_0\,
      CO(3) => \sprite_x_reg[3]_i_34_n_0\,
      CO(2) => \sprite_x_reg[3]_i_34_n_1\,
      CO(1) => \sprite_x_reg[3]_i_34_n_2\,
      CO(0) => \sprite_x_reg[3]_i_34_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_x[3]_i_82_n_0\,
      DI(2) => \sprite_x[3]_i_83_n_0\,
      DI(1) => \sprite_x[3]_i_84_n_0\,
      DI(0) => \sprite_x[3]_i_85_n_0\,
      O(3) => \sprite_x_reg[3]_i_34_n_4\,
      O(2) => \sprite_x_reg[3]_i_34_n_5\,
      O(1) => \sprite_x_reg[3]_i_34_n_6\,
      O(0) => \sprite_x_reg[3]_i_34_n_7\,
      S(3) => \sprite_x[3]_i_86_n_0\,
      S(2) => \sprite_x[3]_i_87_n_0\,
      S(1) => \sprite_x[3]_i_88_n_0\,
      S(0) => \sprite_x[3]_i_89_n_0\
    );
\sprite_x_reg[3]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[3]_i_39_n_0\,
      CO(3) => \sprite_x_reg[3]_i_35_n_0\,
      CO(2) => \sprite_x_reg[3]_i_35_n_1\,
      CO(1) => \sprite_x_reg[3]_i_35_n_2\,
      CO(0) => \sprite_x_reg[3]_i_35_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \seed1_reg__0\(28 downto 25),
      O(3) => \sprite_x_reg[3]_i_35_n_4\,
      O(2) => \sprite_x_reg[3]_i_35_n_5\,
      O(1) => \sprite_x_reg[3]_i_35_n_6\,
      O(0) => \sprite_x_reg[3]_i_35_n_7\,
      S(3) => \sprite_x[3]_i_90_n_0\,
      S(2) => \sprite_x[3]_i_91_n_0\,
      S(1) => \sprite_x[3]_i_92_n_0\,
      S(0) => \sprite_x[3]_i_93_n_0\
    );
\sprite_x_reg[3]_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[3]_i_62_n_0\,
      CO(3) => \sprite_x_reg[3]_i_39_n_0\,
      CO(2) => \sprite_x_reg[3]_i_39_n_1\,
      CO(1) => \sprite_x_reg[3]_i_39_n_2\,
      CO(0) => \sprite_x_reg[3]_i_39_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \seed1_reg__0\(24 downto 21),
      O(3) => \sprite_x_reg[3]_i_39_n_4\,
      O(2) => \sprite_x_reg[3]_i_39_n_5\,
      O(1) => \sprite_x_reg[3]_i_39_n_6\,
      O(0) => \sprite_x_reg[3]_i_39_n_7\,
      S(3) => \sprite_x[3]_i_94_n_0\,
      S(2) => \sprite_x[3]_i_95_n_0\,
      S(1) => \sprite_x[3]_i_96_n_0\,
      S(0) => \sprite_x[3]_i_97_n_0\
    );
\sprite_x_reg[3]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_x_reg[3]_i_4_n_0\,
      CO(2) => \sprite_x_reg[3]_i_4_n_1\,
      CO(1) => \sprite_x_reg[3]_i_4_n_2\,
      CO(0) => \sprite_x_reg[3]_i_4_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \seed1_reg__0\(3 downto 0),
      O(3) => \sprite_x_reg[3]_i_4_n_4\,
      O(2) => \sprite_x_reg[3]_i_4_n_5\,
      O(1 downto 0) => sprite_x1(1 downto 0),
      S(3) => \sprite_x[3]_i_9_n_0\,
      S(2) => \sprite_x[3]_i_10_n_0\,
      S(1) => \sprite_x[3]_i_11_n_0\,
      S(0) => \sprite_x[3]_i_12_n_0\
    );
\sprite_x_reg[3]_i_42\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[3]_i_34_n_0\,
      CO(3) => \sprite_x_reg[3]_i_42_n_0\,
      CO(2) => \sprite_x_reg[3]_i_42_n_1\,
      CO(1) => \sprite_x_reg[3]_i_42_n_2\,
      CO(0) => \sprite_x_reg[3]_i_42_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_x[3]_i_98_n_0\,
      DI(2) => \sprite_x[3]_i_99_n_0\,
      DI(1) => \sprite_x[3]_i_100_n_0\,
      DI(0) => \sprite_x[3]_i_101_n_0\,
      O(3) => \sprite_x_reg[3]_i_42_n_4\,
      O(2) => \sprite_x_reg[3]_i_42_n_5\,
      O(1) => \sprite_x_reg[3]_i_42_n_6\,
      O(0) => \sprite_x_reg[3]_i_42_n_7\,
      S(3) => \sprite_x[3]_i_102_n_0\,
      S(2) => \sprite_x[3]_i_103_n_0\,
      S(1) => \sprite_x[3]_i_104_n_0\,
      S(0) => \sprite_x[3]_i_105_n_0\
    );
\sprite_x_reg[3]_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[3]_i_33_n_0\,
      CO(3) => \sprite_x_reg[3]_i_43_n_0\,
      CO(2) => \sprite_x_reg[3]_i_43_n_1\,
      CO(1) => \sprite_x_reg[3]_i_43_n_2\,
      CO(0) => \sprite_x_reg[3]_i_43_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_x[3]_i_106_n_0\,
      DI(2) => \sprite_x[3]_i_107_n_0\,
      DI(1) => \sprite_x[3]_i_108_n_0\,
      DI(0) => \sprite_x[3]_i_109_n_0\,
      O(3) => \sprite_x_reg[3]_i_43_n_4\,
      O(2) => \sprite_x_reg[3]_i_43_n_5\,
      O(1) => \sprite_x_reg[3]_i_43_n_6\,
      O(0) => \sprite_x_reg[3]_i_43_n_7\,
      S(3) => \sprite_x[3]_i_110_n_0\,
      S(2) => \sprite_x[3]_i_111_n_0\,
      S(1) => \sprite_x[3]_i_112_n_0\,
      S(0) => \sprite_x[3]_i_113_n_0\
    );
\sprite_x_reg[3]_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[3]_i_32_n_0\,
      CO(3) => \sprite_x_reg[3]_i_44_n_0\,
      CO(2) => \sprite_x_reg[3]_i_44_n_1\,
      CO(1) => \sprite_x_reg[3]_i_44_n_2\,
      CO(0) => \sprite_x_reg[3]_i_44_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_x[3]_i_114_n_0\,
      DI(2) => \sprite_x[3]_i_115_n_0\,
      DI(1) => \sprite_x[3]_i_116_n_0\,
      DI(0) => \sprite_x[3]_i_117_n_0\,
      O(3) => \sprite_x_reg[3]_i_44_n_4\,
      O(2) => \sprite_x_reg[3]_i_44_n_5\,
      O(1) => \sprite_x_reg[3]_i_44_n_6\,
      O(0) => \sprite_x_reg[3]_i_44_n_7\,
      S(3) => \sprite_x[3]_i_118_n_0\,
      S(2) => \sprite_x[3]_i_119_n_0\,
      S(1) => \sprite_x[3]_i_120_n_0\,
      S(0) => \sprite_x[3]_i_121_n_0\
    );
\sprite_x_reg[3]_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[3]_i_122_n_0\,
      CO(3) => \sprite_x_reg[3]_i_47_n_0\,
      CO(2) => \sprite_x_reg[3]_i_47_n_1\,
      CO(1) => \sprite_x_reg[3]_i_47_n_2\,
      CO(0) => \sprite_x_reg[3]_i_47_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_x[3]_i_123_n_0\,
      DI(2) => \sprite_x[3]_i_124_n_0\,
      DI(1) => \sprite_x[3]_i_125_n_0\,
      DI(0) => \sprite_x[3]_i_126_n_0\,
      O(3 downto 0) => \NLW_sprite_x_reg[3]_i_47_O_UNCONNECTED\(3 downto 0),
      S(3) => \sprite_x[3]_i_127_n_0\,
      S(2) => \sprite_x[3]_i_128_n_0\,
      S(1) => \sprite_x[3]_i_129_n_0\,
      S(0) => \sprite_x[3]_i_130_n_0\
    );
\sprite_x_reg[3]_i_57\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[3]_i_131_n_0\,
      CO(3) => \sprite_x_reg[3]_i_57_n_0\,
      CO(2) => \sprite_x_reg[3]_i_57_n_1\,
      CO(1) => \sprite_x_reg[3]_i_57_n_2\,
      CO(0) => \sprite_x_reg[3]_i_57_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_x[3]_i_143_n_0\,
      DI(2) => \sprite_x[3]_i_144_n_0\,
      DI(1) => \sprite_x[3]_i_145_n_0\,
      DI(0) => \sprite_x[3]_i_146_n_0\,
      O(3) => \sprite_x_reg[3]_i_57_n_4\,
      O(2) => \sprite_x_reg[3]_i_57_n_5\,
      O(1) => \sprite_x_reg[3]_i_57_n_6\,
      O(0) => \sprite_x_reg[3]_i_57_n_7\,
      S(3) => \sprite_x[3]_i_147_n_0\,
      S(2) => \sprite_x[3]_i_148_n_0\,
      S(1) => \sprite_x[3]_i_149_n_0\,
      S(0) => \sprite_x[3]_i_150_n_0\
    );
\sprite_x_reg[3]_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[3]_i_132_n_0\,
      CO(3) => \sprite_x_reg[3]_i_58_n_0\,
      CO(2) => \sprite_x_reg[3]_i_58_n_1\,
      CO(1) => \sprite_x_reg[3]_i_58_n_2\,
      CO(0) => \sprite_x_reg[3]_i_58_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_x[3]_i_151_n_0\,
      DI(2) => \sprite_x[3]_i_152_n_0\,
      DI(1) => \sprite_x[3]_i_153_n_0\,
      DI(0) => \sprite_x[3]_i_154_n_0\,
      O(3) => \sprite_x_reg[3]_i_58_n_4\,
      O(2) => \sprite_x_reg[3]_i_58_n_5\,
      O(1) => \sprite_x_reg[3]_i_58_n_6\,
      O(0) => \sprite_x_reg[3]_i_58_n_7\,
      S(3) => \sprite_x[3]_i_155_n_0\,
      S(2) => \sprite_x[3]_i_156_n_0\,
      S(1) => \sprite_x[3]_i_157_n_0\,
      S(0) => \sprite_x[3]_i_158_n_0\
    );
\sprite_x_reg[3]_i_59\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[3]_i_133_n_0\,
      CO(3) => \sprite_x_reg[3]_i_59_n_0\,
      CO(2) => \sprite_x_reg[3]_i_59_n_1\,
      CO(1) => \sprite_x_reg[3]_i_59_n_2\,
      CO(0) => \sprite_x_reg[3]_i_59_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_x[3]_i_159_n_0\,
      DI(2) => \sprite_x[3]_i_160_n_0\,
      DI(1) => \sprite_x[3]_i_161_n_0\,
      DI(0) => \sprite_x[3]_i_162_n_0\,
      O(3) => \sprite_x_reg[3]_i_59_n_4\,
      O(2) => \sprite_x_reg[3]_i_59_n_5\,
      O(1) => \sprite_x_reg[3]_i_59_n_6\,
      O(0) => \sprite_x_reg[3]_i_59_n_7\,
      S(3) => \sprite_x[3]_i_163_n_0\,
      S(2) => \sprite_x[3]_i_164_n_0\,
      S(1) => \sprite_x[3]_i_165_n_0\,
      S(0) => \sprite_x[3]_i_166_n_0\
    );
\sprite_x_reg[3]_i_62\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[3]_i_137_n_0\,
      CO(3) => \sprite_x_reg[3]_i_62_n_0\,
      CO(2) => \sprite_x_reg[3]_i_62_n_1\,
      CO(1) => \sprite_x_reg[3]_i_62_n_2\,
      CO(0) => \sprite_x_reg[3]_i_62_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \seed1_reg__0\(20 downto 17),
      O(3) => \sprite_x_reg[3]_i_62_n_4\,
      O(2) => \sprite_x_reg[3]_i_62_n_5\,
      O(1) => \sprite_x_reg[3]_i_62_n_6\,
      O(0) => \sprite_x_reg[3]_i_62_n_7\,
      S(3) => \sprite_x[3]_i_167_n_0\,
      S(2) => \sprite_x[3]_i_168_n_0\,
      S(1) => \sprite_x[3]_i_169_n_0\,
      S(0) => \sprite_x[3]_i_170_n_0\
    );
\sprite_x_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y_0,
      D => \sprite_x[4]_i_1_n_0\,
      Q => \^sprite_x_reg[15]_0\(4),
      R => '0'
    );
\sprite_x_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y_0,
      D => \sprite_x[5]_i_1_n_0\,
      Q => \^sprite_x_reg[15]_0\(5),
      R => '0'
    );
\sprite_x_reg[5]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_x_reg[5]_i_3_n_0\,
      CO(2) => \sprite_x_reg[5]_i_3_n_1\,
      CO(1) => \sprite_x_reg[5]_i_3_n_2\,
      CO(0) => \sprite_x_reg[5]_i_3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0110",
      O(3) => \sprite_x_reg[5]_i_3_n_4\,
      O(2) => \sprite_x_reg[5]_i_3_n_5\,
      O(1) => \sprite_x_reg[5]_i_3_n_6\,
      O(0) => \sprite_x_reg[5]_i_3_n_7\,
      S(3) => \sprite_x_reg[7]_i_4_n_6\,
      S(2) => \sprite_x[5]_i_4_n_0\,
      S(1) => \sprite_x[5]_i_5_n_0\,
      S(0) => \sprite_x_reg[3]_i_4_n_5\
    );
\sprite_x_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y_0,
      D => \sprite_x[6]_i_1_n_0\,
      Q => \^sprite_x_reg[15]_0\(6),
      R => '0'
    );
\sprite_x_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y_0,
      D => \sprite_x[7]_i_1_n_0\,
      Q => \^sprite_x_reg[15]_0\(7),
      R => '0'
    );
\sprite_x_reg[7]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[3]_i_13_n_0\,
      CO(3) => \sprite_x_reg[7]_i_14_n_0\,
      CO(2) => \sprite_x_reg[7]_i_14_n_1\,
      CO(1) => \sprite_x_reg[7]_i_14_n_2\,
      CO(0) => \sprite_x_reg[7]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_x[7]_i_18_n_0\,
      DI(2) => \sprite_x[7]_i_19_n_0\,
      DI(1) => \sprite_x[7]_i_20_n_0\,
      DI(0) => \sprite_x[7]_i_21_n_0\,
      O(3 downto 0) => \^sprite_x[7]_i_25_0\(3 downto 0),
      S(3) => \sprite_x[7]_i_22_n_0\,
      S(2) => \sprite_x[7]_i_23_n_0\,
      S(1) => \sprite_x[7]_i_24_n_0\,
      S(0) => \sprite_x[7]_i_25_n_0\
    );
\sprite_x_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[3]_i_2_n_0\,
      CO(3) => \sprite_x_reg[7]_i_2_n_0\,
      CO(2) => \sprite_x_reg[7]_i_2_n_1\,
      CO(1) => \sprite_x_reg[7]_i_2_n_2\,
      CO(0) => \sprite_x_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^sprite_x_reg[15]_0\(7 downto 4),
      O(3 downto 0) => sprite_x0(7 downto 4),
      S(3) => \sprite_x[7]_i_5_n_0\,
      S(2) => \sprite_x[7]_i_6_n_0\,
      S(1) => \sprite_x[7]_i_7_n_0\,
      S(0) => \sprite_x[7]_i_8_n_0\
    );
\sprite_x_reg[7]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[3]_i_35_n_0\,
      CO(3) => \sprite_x_reg[7]_i_27_n_0\,
      CO(2) => \NLW_sprite_x_reg[7]_i_27_CO_UNCONNECTED\(2),
      CO(1) => \sprite_x_reg[7]_i_27_n_2\,
      CO(0) => \sprite_x_reg[7]_i_27_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \seed1_reg__0\(31 downto 29),
      O(3) => \NLW_sprite_x_reg[7]_i_27_O_UNCONNECTED\(3),
      O(2) => \sprite_x_reg[7]_i_27_n_5\,
      O(1) => \sprite_x_reg[7]_i_27_n_6\,
      O(0) => \sprite_x_reg[7]_i_27_n_7\,
      S(3) => '1',
      S(2) => \sprite_x[7]_i_37_n_0\,
      S(1) => \sprite_x[7]_i_38_n_0\,
      S(0) => \sprite_x[7]_i_39_n_0\
    );
\sprite_x_reg[7]_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[3]_i_44_n_0\,
      CO(3) => \sprite_x_reg[7]_i_31_n_0\,
      CO(2) => \sprite_x_reg[7]_i_31_n_1\,
      CO(1) => \sprite_x_reg[7]_i_31_n_2\,
      CO(0) => \sprite_x_reg[7]_i_31_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_x[7]_i_40_n_0\,
      DI(2) => \sprite_x[7]_i_41_n_0\,
      DI(1) => \sprite_x[7]_i_42_n_0\,
      DI(0) => \sprite_x[7]_i_43_n_0\,
      O(3) => \sprite_x_reg[7]_i_31_n_4\,
      O(2) => \sprite_x_reg[7]_i_31_n_5\,
      O(1) => \sprite_x_reg[7]_i_31_n_6\,
      O(0) => \sprite_x_reg[7]_i_31_n_7\,
      S(3) => \sprite_x[7]_i_44_n_0\,
      S(2) => \sprite_x[7]_i_45_n_0\,
      S(1) => \sprite_x[7]_i_46_n_0\,
      S(0) => \sprite_x[7]_i_47_n_0\
    );
\sprite_x_reg[7]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[3]_i_43_n_0\,
      CO(3) => \sprite_x_reg[7]_i_32_n_0\,
      CO(2) => \sprite_x_reg[7]_i_32_n_1\,
      CO(1) => \sprite_x_reg[7]_i_32_n_2\,
      CO(0) => \sprite_x_reg[7]_i_32_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_x[7]_i_48_n_0\,
      DI(2) => \sprite_x[7]_i_49_n_0\,
      DI(1) => \sprite_x[7]_i_50_n_0\,
      DI(0) => \sprite_x[7]_i_51_n_0\,
      O(3) => \sprite_x_reg[7]_i_32_n_4\,
      O(2) => \sprite_x_reg[7]_i_32_n_5\,
      O(1) => \sprite_x_reg[7]_i_32_n_6\,
      O(0) => \sprite_x_reg[7]_i_32_n_7\,
      S(3) => \sprite_x[7]_i_52_n_0\,
      S(2) => \sprite_x[7]_i_53_n_0\,
      S(1) => \sprite_x[7]_i_54_n_0\,
      S(0) => \sprite_x[7]_i_55_n_0\
    );
\sprite_x_reg[7]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[3]_i_42_n_0\,
      CO(3) => \sprite_x_reg[7]_i_33_n_0\,
      CO(2) => \sprite_x_reg[7]_i_33_n_1\,
      CO(1) => \sprite_x_reg[7]_i_33_n_2\,
      CO(0) => \sprite_x_reg[7]_i_33_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_x[7]_i_56_n_0\,
      DI(2) => \sprite_x[7]_i_57_n_0\,
      DI(1) => \sprite_x[7]_i_58_n_0\,
      DI(0) => \sprite_x[7]_i_59_n_0\,
      O(3) => \sprite_x_reg[7]_i_33_n_4\,
      O(2) => \sprite_x_reg[7]_i_33_n_5\,
      O(1) => \sprite_x_reg[7]_i_33_n_6\,
      O(0) => \sprite_x_reg[7]_i_33_n_7\,
      S(3) => \sprite_x[7]_i_60_n_0\,
      S(2) => \sprite_x[7]_i_61_n_0\,
      S(1) => \sprite_x[7]_i_62_n_0\,
      S(0) => \sprite_x[7]_i_63_n_0\
    );
\sprite_x_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[3]_i_4_n_0\,
      CO(3) => \sprite_x_reg[7]_i_4_n_0\,
      CO(2) => \sprite_x_reg[7]_i_4_n_1\,
      CO(1) => \sprite_x_reg[7]_i_4_n_2\,
      CO(0) => \sprite_x_reg[7]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \seed1_reg__0\(7 downto 4),
      O(3) => \sprite_x_reg[7]_i_4_n_4\,
      O(2) => \sprite_x_reg[7]_i_4_n_5\,
      O(1) => \sprite_x_reg[7]_i_4_n_6\,
      O(0) => \sprite_x_reg[7]_i_4_n_7\,
      S(3) => \sprite_x[7]_i_9_n_0\,
      S(2) => \sprite_x[7]_i_10_n_0\,
      S(1) => \sprite_x[7]_i_11_n_0\,
      S(0) => \sprite_x[7]_i_12_n_0\
    );
\sprite_x_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y_0,
      D => \sprite_x[8]_i_1_n_0\,
      Q => \^sprite_x_reg[15]_0\(8),
      R => '0'
    );
\sprite_x_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y_0,
      D => \sprite_x[9]_i_1_n_0\,
      Q => \^sprite_x_reg[15]_0\(9),
      R => '0'
    );
\sprite_x_reg[9]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[5]_i_3_n_0\,
      CO(3) => \sprite_x_reg[9]_i_3_n_0\,
      CO(2) => \sprite_x_reg[9]_i_3_n_1\,
      CO(1) => \sprite_x_reg[9]_i_3_n_2\,
      CO(0) => \sprite_x_reg[9]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1101",
      O(3) => \sprite_x_reg[9]_i_3_n_4\,
      O(2) => \sprite_x_reg[9]_i_3_n_5\,
      O(1) => \sprite_x_reg[9]_i_3_n_6\,
      O(0) => \sprite_x_reg[9]_i_3_n_7\,
      S(3) => \sprite_x[9]_i_4_n_0\,
      S(2) => \sprite_x[9]_i_5_n_0\,
      S(1) => \sprite_x_reg[7]_i_4_n_4\,
      S(0) => \sprite_x[9]_i_6_n_0\
    );
\sprite_x_speed[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11C200D6"
    )
        port map (
      I0 => \sprite_y_speed_reg[2]_i_3_n_7\,
      I1 => \sprite_y_speed_reg[2]_i_4_n_4\,
      I2 => \sprite_y_speed_reg[2]_i_4_n_5\,
      I3 => \sprite_y_speed_reg[2]_i_4_n_6\,
      I4 => \sprite_y_speed_reg[2]_i_4_n_7\,
      O => \sprite_x_speed[0]_i_1_n_0\
    );
\sprite_x_speed[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F004F178"
    )
        port map (
      I0 => \sprite_y_speed_reg[2]_i_4_n_6\,
      I1 => \sprite_y_speed_reg[2]_i_4_n_7\,
      I2 => \sprite_y_speed_reg[2]_i_4_n_5\,
      I3 => \sprite_y_speed_reg[2]_i_4_n_4\,
      I4 => \sprite_y_speed_reg[2]_i_3_n_7\,
      O => \sprite_x_speed[1]_i_1_n_0\
    );
\sprite_x_speed[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E000E07"
    )
        port map (
      I0 => \sprite_y_speed_reg[2]_i_4_n_6\,
      I1 => \sprite_y_speed_reg[2]_i_4_n_7\,
      I2 => \sprite_y_speed_reg[2]_i_4_n_5\,
      I3 => \sprite_y_speed_reg[2]_i_4_n_4\,
      I4 => \sprite_y_speed_reg[2]_i_3_n_7\,
      O => \sprite_x_speed[2]_i_1_n_0\
    );
\sprite_x_speed_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => \^e\(0),
      D => \sprite_x_speed[0]_i_1_n_0\,
      Q => \sprite_x_speed_reg_n_0_[0]\,
      R => '0'
    );
\sprite_x_speed_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => \^e\(0),
      D => \sprite_x_speed[1]_i_1_n_0\,
      Q => \sprite_x_speed_reg_n_0_[1]\,
      R => '0'
    );
\sprite_x_speed_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => \^e\(0),
      D => \sprite_x_speed[2]_i_1_n_0\,
      Q => \sprite_x_speed_reg_n_0_[2]\,
      R => '0'
    );
\sprite_y[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sprite_y0(0),
      I1 => \^restart_0\,
      I2 => sprite_y1(0),
      O => \sprite_y[0]_i_1_n_0\
    );
\sprite_y[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B88888B88888"
    )
        port map (
      I0 => sprite_y0(10),
      I1 => \^restart_0\,
      I2 => \sprite_y[10]_i_2_n_0\,
      I3 => \sprite_y[10]_i_3_n_0\,
      I4 => \sprite_y_reg[10]_i_4_n_5\,
      I5 => \sprite_y_reg[10]_i_4_n_6\,
      O => \sprite_y[10]_i_1_n_0\
    );
\sprite_y[10]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => \^sprite_y[3]_i_31\(0),
      I1 => \^sprite_y[10]_i_22\(1),
      I2 => \^sprite_y[3]_i_22\(0),
      I3 => \sprite_y_reg[10]_i_17_n_5\,
      I4 => \^sprite_y[3]_i_22\(3),
      O => \sprite_y[10]_i_12_n_0\
    );
\sprite_y[10]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \^sprite_y[7]_i_29\(1),
      I1 => \^sprite_y[3]_i_22\(1),
      I2 => \^sprite_y[3]_i_22\(3),
      O => \sprite_y[10]_i_18_n_0\
    );
\sprite_y[10]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \^sprite_y[7]_i_29\(0),
      I1 => \^sprite_y[3]_i_22\(0),
      I2 => \^sprite_y[3]_i_22\(2),
      O => \sprite_y[10]_i_19_n_0\
    );
\sprite_y[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0155000000005000"
    )
        port map (
      I0 => \sprite_y[10]_i_5_n_0\,
      I1 => \sprite_y_reg[10]_i_4_n_6\,
      I2 => \sprite_y_reg[10]_i_4_n_5\,
      I3 => \sprite_y[10]_i_6_n_0\,
      I4 => \sprite_y_reg[7]_i_3_n_4\,
      I5 => \sprite_y_reg[10]_i_4_n_7\,
      O => \sprite_y[10]_i_2_n_0\
    );
\sprite_y[10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \sprite_y_reg[7]_i_22_n_5\,
      I1 => \^sprite_y[7]_i_29\(0),
      I2 => \^sprite_y[3]_i_22\(2),
      I3 => \^sprite_y[3]_i_22\(3),
      I4 => \^sprite_y[7]_i_29\(1),
      I5 => \sprite_y_reg[7]_i_22_n_4\,
      O => \sprite_y[10]_i_20_n_0\
    );
\sprite_y[10]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \sprite_y[10]_i_18_n_0\,
      I1 => \^sprite_y[3]_i_22\(2),
      I2 => \^sprite_y[7]_i_29\(0),
      I3 => \sprite_y_reg[7]_i_22_n_5\,
      O => \sprite_y[10]_i_21_n_0\
    );
\sprite_y[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \sprite_y[10]_i_6_n_0\,
      I1 => \sprite_y_reg[10]_i_4_n_7\,
      I2 => \sprite_y_reg[7]_i_3_n_4\,
      O => \sprite_y[10]_i_3_n_0\
    );
\sprite_y[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sprite_y[7]_i_4_n_0\,
      I1 => \sprite_y_reg[7]_i_3_n_5\,
      O => \sprite_y[10]_i_5_n_0\
    );
\sprite_y[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FFFFFFF"
    )
        port map (
      I0 => \sprite_y_reg[3]_i_3_n_5\,
      I1 => \sprite_y_reg[3]_i_3_n_4\,
      I2 => \sprite_y_reg[7]_i_3_n_6\,
      I3 => \sprite_y_reg[7]_i_3_n_7\,
      I4 => \sprite_y_reg[7]_i_3_n_5\,
      O => \sprite_y[10]_i_6_n_0\
    );
\sprite_y[10]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed2_reg__0\(10),
      I1 => \sprite_y_reg[10]_i_10_n_6\,
      O => \sprite_y[10]_i_7_n_0\
    );
\sprite_y[10]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed2_reg__0\(9),
      I1 => \sprite_y_reg[10]_i_10_n_7\,
      O => \sprite_y[10]_i_8_n_0\
    );
\sprite_y[10]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed2_reg__0\(8),
      I1 => \sprite_y_reg[10]_i_4_0\(3),
      O => \sprite_y[10]_i_9_n_0\
    );
\sprite_y[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A800A8"
    )
        port map (
      I0 => sprite_y0(11),
      I1 => \^o_state_reg[0]_0\,
      I2 => \^o_state_reg[1]_0\,
      I3 => prev_restart,
      I4 => restart,
      O => \sprite_y[11]_i_1_n_0\
    );
\sprite_y[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(11),
      I1 => \sprite_y_reg[15]_i_7_n_4\,
      O => \sprite_y[11]_i_3_n_0\
    );
\sprite_y[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(10),
      I1 => \sprite_y_reg[15]_i_7_n_4\,
      O => \sprite_y[11]_i_4_n_0\
    );
\sprite_y[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \sprite_y_reg[15]_i_7_n_4\,
      O => \sprite_y[11]_i_5_n_0\
    );
\sprite_y[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \sprite_y_reg[15]_i_7_n_4\,
      O => \sprite_y[11]_i_6_n_0\
    );
\sprite_y[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A800A8"
    )
        port map (
      I0 => sprite_y0(12),
      I1 => \^o_state_reg[0]_0\,
      I2 => \^o_state_reg[1]_0\,
      I3 => prev_restart,
      I4 => restart,
      O => \sprite_y[12]_i_1_n_0\
    );
\sprite_y[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A800A8"
    )
        port map (
      I0 => sprite_y0(13),
      I1 => \^o_state_reg[0]_0\,
      I2 => \^o_state_reg[1]_0\,
      I3 => prev_restart,
      I4 => restart,
      O => \sprite_y[13]_i_1_n_0\
    );
\sprite_y[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A800A8"
    )
        port map (
      I0 => sprite_y0(14),
      I1 => \^o_state_reg[0]_0\,
      I2 => \^o_state_reg[1]_0\,
      I3 => prev_restart,
      I4 => restart,
      O => \sprite_y[14]_i_1_n_0\
    );
\sprite_y[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A800A8"
    )
        port map (
      I0 => sprite_y0(15),
      I1 => \^o_state_reg[0]_0\,
      I2 => \^o_state_reg[1]_0\,
      I3 => prev_restart,
      I4 => restart,
      O => \sprite_y[15]_i_1_n_0\
    );
\sprite_y[15]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"37"
    )
        port map (
      I0 => sprite_y_speed(1),
      I1 => sprite_y_speed(2),
      I2 => \^sprite_y_direction__0\,
      O => \sprite_y[15]_i_10_n_0\
    );
\sprite_y[15]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CD32"
    )
        port map (
      I0 => sprite_y_speed(0),
      I1 => \^sprite_y_direction__0\,
      I2 => sprite_y_speed(1),
      I3 => sprite_y_speed(2),
      O => \sprite_y[15]_i_11_n_0\
    );
\sprite_y[15]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => sprite_y_speed(1),
      I1 => \^sprite_y_direction__0\,
      I2 => sprite_y_speed(0),
      O => \sprite_y[15]_i_12_n_0\
    );
\sprite_y[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^o_state_reg[1]_0\,
      I1 => \^o_state_reg[0]_0\,
      I2 => \^o_state_reg[2]_0\,
      O => sprite_y
    );
\sprite_y[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sprite_y_reg[15]_i_7_n_4\,
      I1 => \^q\(15),
      O => \sprite_y[15]_i_3_n_0\
    );
\sprite_y[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(14),
      I1 => \sprite_y_reg[15]_i_7_n_4\,
      O => \sprite_y[15]_i_4_n_0\
    );
\sprite_y[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(13),
      I1 => \sprite_y_reg[15]_i_7_n_4\,
      O => \sprite_y[15]_i_5_n_0\
    );
\sprite_y[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(12),
      I1 => \sprite_y_reg[15]_i_7_n_4\,
      O => \sprite_y[15]_i_6_n_0\
    );
\sprite_y[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => sprite_y_speed(2),
      I1 => \^sprite_y_direction__0\,
      I2 => sprite_y_speed(1),
      O => \sprite_y[15]_i_8_n_0\
    );
\sprite_y[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => sprite_y_speed(1),
      I1 => \^sprite_y_direction__0\,
      I2 => sprite_y_speed(0),
      O => \sprite_y[15]_i_9_n_0\
    );
\sprite_y[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => sprite_y0(1),
      I1 => \^restart_0\,
      I2 => sprite_y1(1),
      O => \sprite_y[1]_i_1_n_0\
    );
\sprite_y[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B88B"
    )
        port map (
      I0 => sprite_y0(2),
      I1 => \^restart_0\,
      I2 => sprite_y1(1),
      I3 => \sprite_y[3]_i_4_n_0\,
      I4 => \sprite_y_reg[3]_i_3_n_5\,
      O => \sprite_y[2]_i_1_n_0\
    );
\sprite_y[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BB8B88B8BB88B"
    )
        port map (
      I0 => sprite_y0(3),
      I1 => \^restart_0\,
      I2 => \sprite_y_reg[3]_i_3_n_4\,
      I3 => sprite_y1(1),
      I4 => \sprite_y[3]_i_4_n_0\,
      I5 => \sprite_y_reg[3]_i_3_n_5\,
      O => \sprite_y[3]_i_1_n_0\
    );
\sprite_y[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed2_reg__0\(2),
      I1 => \^sprite_y[3]_i_31\(0),
      O => \sprite_y[3]_i_10_n_0\
    );
\sprite_y[3]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \seed2_reg__0\(1),
      O => \sprite_y[3]_i_11_n_0\
    );
\sprite_y[3]_i_110\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \sprite_y_reg[3]_i_137_n_7\,
      I1 => \seed2_reg__0\(7),
      I2 => \sprite_y_reg[3]_i_138_n_6\,
      O => \sprite_y[3]_i_110_n_0\
    );
\sprite_y[3]_i_111\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \sprite_y_reg[3]_i_175_n_4\,
      I1 => \seed2_reg__0\(6),
      I2 => \sprite_y_reg[3]_i_138_n_7\,
      O => \sprite_y[3]_i_111_n_0\
    );
\sprite_y[3]_i_112\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \sprite_y_reg[3]_i_175_n_5\,
      I1 => \seed2_reg__0\(5),
      I2 => \sprite_y_reg[3]_i_176_n_4\,
      O => \sprite_y[3]_i_112_n_0\
    );
\sprite_y[3]_i_113\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \sprite_y_reg[3]_i_175_n_6\,
      I1 => \seed2_reg__0\(4),
      I2 => \sprite_y_reg[3]_i_176_n_5\,
      O => \sprite_y[3]_i_113_n_0\
    );
\sprite_y[3]_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sprite_y_reg[3]_i_137_n_6\,
      I1 => \seed2_reg__0\(8),
      I2 => \sprite_y_reg[3]_i_138_n_5\,
      I3 => \sprite_y[3]_i_110_n_0\,
      O => \sprite_y[3]_i_114_n_0\
    );
\sprite_y[3]_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sprite_y_reg[3]_i_137_n_7\,
      I1 => \seed2_reg__0\(7),
      I2 => \sprite_y_reg[3]_i_138_n_6\,
      I3 => \sprite_y[3]_i_111_n_0\,
      O => \sprite_y[3]_i_115_n_0\
    );
\sprite_y[3]_i_116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sprite_y_reg[3]_i_175_n_4\,
      I1 => \seed2_reg__0\(6),
      I2 => \sprite_y_reg[3]_i_138_n_7\,
      I3 => \sprite_y[3]_i_112_n_0\,
      O => \sprite_y[3]_i_116_n_0\
    );
\sprite_y[3]_i_117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sprite_y_reg[3]_i_175_n_5\,
      I1 => \seed2_reg__0\(5),
      I2 => \sprite_y_reg[3]_i_176_n_4\,
      I3 => \sprite_y[3]_i_113_n_0\,
      O => \sprite_y[3]_i_117_n_0\
    );
\sprite_y[3]_i_118\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \seed2_reg__0\(16),
      I1 => \seed2_reg__0\(18),
      I2 => \seed2_reg__0\(20),
      O => \sprite_y[3]_i_118_n_0\
    );
\sprite_y[3]_i_119\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \seed2_reg__0\(15),
      I1 => \seed2_reg__0\(17),
      I2 => \seed2_reg__0\(19),
      O => \sprite_y[3]_i_119_n_0\
    );
\sprite_y[3]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \seed2_reg__0\(0),
      O => \sprite_y[3]_i_12_n_0\
    );
\sprite_y[3]_i_120\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \seed2_reg__0\(14),
      I1 => \seed2_reg__0\(16),
      I2 => \seed2_reg__0\(18),
      O => \sprite_y[3]_i_120_n_0\
    );
\sprite_y[3]_i_121\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \seed2_reg__0\(13),
      I1 => \seed2_reg__0\(15),
      I2 => \seed2_reg__0\(17),
      O => \sprite_y[3]_i_121_n_0\
    );
\sprite_y[3]_i_122\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed2_reg__0\(17),
      I1 => \seed2_reg__0\(19),
      I2 => \seed2_reg__0\(21),
      I3 => \sprite_y[3]_i_118_n_0\,
      O => \sprite_y[3]_i_122_n_0\
    );
\sprite_y[3]_i_123\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed2_reg__0\(16),
      I1 => \seed2_reg__0\(18),
      I2 => \seed2_reg__0\(20),
      I3 => \sprite_y[3]_i_119_n_0\,
      O => \sprite_y[3]_i_123_n_0\
    );
\sprite_y[3]_i_124\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed2_reg__0\(15),
      I1 => \seed2_reg__0\(17),
      I2 => \seed2_reg__0\(19),
      I3 => \sprite_y[3]_i_120_n_0\,
      O => \sprite_y[3]_i_124_n_0\
    );
\sprite_y[3]_i_125\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed2_reg__0\(14),
      I1 => \seed2_reg__0\(16),
      I2 => \seed2_reg__0\(18),
      I3 => \sprite_y[3]_i_121_n_0\,
      O => \sprite_y[3]_i_125_n_0\
    );
\sprite_y[3]_i_126\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed2_reg__0\(9),
      I1 => \seed2_reg__0\(14),
      I2 => \seed2_reg__0\(7),
      O => \sprite_y[3]_i_126_n_0\
    );
\sprite_y[3]_i_127\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed2_reg__0\(8),
      I1 => \seed2_reg__0\(13),
      I2 => \seed2_reg__0\(6),
      O => \sprite_y[3]_i_127_n_0\
    );
\sprite_y[3]_i_128\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed2_reg__0\(7),
      I1 => \seed2_reg__0\(12),
      I2 => \seed2_reg__0\(5),
      O => \sprite_y[3]_i_128_n_0\
    );
\sprite_y[3]_i_129\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed2_reg__0\(6),
      I1 => \seed2_reg__0\(11),
      I2 => \seed2_reg__0\(4),
      O => \sprite_y[3]_i_129_n_0\
    );
\sprite_y[3]_i_130\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed2_reg__0\(10),
      I1 => \seed2_reg__0\(15),
      I2 => \seed2_reg__0\(8),
      I3 => \sprite_y[3]_i_126_n_0\,
      O => \sprite_y[3]_i_130_n_0\
    );
\sprite_y[3]_i_131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed2_reg__0\(9),
      I1 => \seed2_reg__0\(14),
      I2 => \seed2_reg__0\(7),
      I3 => \sprite_y[3]_i_127_n_0\,
      O => \sprite_y[3]_i_131_n_0\
    );
\sprite_y[3]_i_132\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed2_reg__0\(8),
      I1 => \seed2_reg__0\(13),
      I2 => \seed2_reg__0\(6),
      I3 => \sprite_y[3]_i_128_n_0\,
      O => \sprite_y[3]_i_132_n_0\
    );
\sprite_y[3]_i_133\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed2_reg__0\(7),
      I1 => \seed2_reg__0\(12),
      I2 => \seed2_reg__0\(5),
      I3 => \sprite_y[3]_i_129_n_0\,
      O => \sprite_y[3]_i_133_n_0\
    );
\sprite_y[3]_i_142\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \sprite_y_reg[3]_i_212_n_5\,
      I1 => \seed2_reg__0\(3),
      I2 => \sprite_y_reg[3]_i_213_n_5\,
      O => \sprite_y[3]_i_142_n_0\
    );
\sprite_y[3]_i_143\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \sprite_y_reg[3]_i_212_n_6\,
      I1 => \seed2_reg__0\(2),
      I2 => \sprite_y_reg[3]_i_213_n_6\,
      O => \sprite_y[3]_i_143_n_0\
    );
\sprite_y[3]_i_146\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^seed2_reg[16]_2\(0),
      I1 => \^seed2_reg[4]_1\(0),
      I2 => \^seed2_reg[7]_1\(0),
      I3 => \sprite_y[3]_i_142_n_0\,
      O => \sprite_y[3]_i_146_n_0\
    );
\sprite_y[3]_i_147\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sprite_y_reg[3]_i_212_n_5\,
      I1 => \seed2_reg__0\(3),
      I2 => \sprite_y_reg[3]_i_213_n_5\,
      I3 => \sprite_y[3]_i_143_n_0\,
      O => \sprite_y[3]_i_147_n_0\
    );
\sprite_y[3]_i_151\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \sprite_y_reg[3]_i_175_n_7\,
      I1 => \seed2_reg__0\(3),
      I2 => \sprite_y_reg[3]_i_176_n_6\,
      O => \sprite_y[3]_i_151_n_0\
    );
\sprite_y[3]_i_152\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \sprite_y_reg[3]_i_231_n_4\,
      I1 => \seed2_reg__0\(2),
      I2 => \sprite_y_reg[3]_i_176_n_7\,
      O => \sprite_y[3]_i_152_n_0\
    );
\sprite_y[3]_i_153\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \sprite_y_reg[3]_i_231_n_5\,
      I1 => \sprite_y_reg[3]_i_214_n_4\,
      I2 => \seed2_reg__0\(1),
      O => \sprite_y[3]_i_153_n_0\
    );
\sprite_y[3]_i_154\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \seed2_reg__0\(1),
      I1 => \sprite_y_reg[3]_i_214_n_4\,
      I2 => \sprite_y_reg[3]_i_231_n_5\,
      O => \sprite_y[3]_i_154_n_0\
    );
\sprite_y[3]_i_155\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sprite_y_reg[3]_i_175_n_6\,
      I1 => \seed2_reg__0\(4),
      I2 => \sprite_y_reg[3]_i_176_n_5\,
      I3 => \sprite_y[3]_i_151_n_0\,
      O => \sprite_y[3]_i_155_n_0\
    );
\sprite_y[3]_i_156\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sprite_y_reg[3]_i_175_n_7\,
      I1 => \seed2_reg__0\(3),
      I2 => \sprite_y_reg[3]_i_176_n_6\,
      I3 => \sprite_y[3]_i_152_n_0\,
      O => \sprite_y[3]_i_156_n_0\
    );
\sprite_y[3]_i_157\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sprite_y_reg[3]_i_231_n_4\,
      I1 => \seed2_reg__0\(2),
      I2 => \sprite_y_reg[3]_i_176_n_7\,
      I3 => \sprite_y[3]_i_153_n_0\,
      O => \sprite_y[3]_i_157_n_0\
    );
\sprite_y[3]_i_158\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \sprite_y_reg[3]_i_231_n_5\,
      I1 => \sprite_y_reg[3]_i_214_n_4\,
      I2 => \seed2_reg__0\(1),
      I3 => \sprite_y_reg[3]_i_231_n_6\,
      I4 => \sprite_y_reg[3]_i_214_n_5\,
      O => \sprite_y[3]_i_158_n_0\
    );
\sprite_y[3]_i_159\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \seed2_reg__0\(12),
      I1 => \seed2_reg__0\(14),
      I2 => \seed2_reg__0\(16),
      O => \sprite_y[3]_i_159_n_0\
    );
\sprite_y[3]_i_160\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \seed2_reg__0\(11),
      I1 => \seed2_reg__0\(13),
      I2 => \seed2_reg__0\(15),
      O => \sprite_y[3]_i_160_n_0\
    );
\sprite_y[3]_i_161\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \seed2_reg__0\(10),
      I1 => \seed2_reg__0\(12),
      I2 => \seed2_reg__0\(14),
      O => \sprite_y[3]_i_161_n_0\
    );
\sprite_y[3]_i_162\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \seed2_reg__0\(9),
      I1 => \seed2_reg__0\(11),
      I2 => \seed2_reg__0\(13),
      O => \sprite_y[3]_i_162_n_0\
    );
\sprite_y[3]_i_163\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed2_reg__0\(13),
      I1 => \seed2_reg__0\(15),
      I2 => \seed2_reg__0\(17),
      I3 => \sprite_y[3]_i_159_n_0\,
      O => \sprite_y[3]_i_163_n_0\
    );
\sprite_y[3]_i_164\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed2_reg__0\(12),
      I1 => \seed2_reg__0\(14),
      I2 => \seed2_reg__0\(16),
      I3 => \sprite_y[3]_i_160_n_0\,
      O => \sprite_y[3]_i_164_n_0\
    );
\sprite_y[3]_i_165\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed2_reg__0\(11),
      I1 => \seed2_reg__0\(13),
      I2 => \seed2_reg__0\(15),
      I3 => \sprite_y[3]_i_161_n_0\,
      O => \sprite_y[3]_i_165_n_0\
    );
\sprite_y[3]_i_166\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed2_reg__0\(10),
      I1 => \seed2_reg__0\(12),
      I2 => \seed2_reg__0\(14),
      I3 => \sprite_y[3]_i_162_n_0\,
      O => \sprite_y[3]_i_166_n_0\
    );
\sprite_y[3]_i_167\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed2_reg__0\(5),
      I1 => \seed2_reg__0\(10),
      I2 => \seed2_reg__0\(3),
      O => \sprite_y[3]_i_167_n_0\
    );
\sprite_y[3]_i_168\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed2_reg__0\(9),
      I1 => \seed2_reg__0\(4),
      I2 => \seed2_reg__0\(2),
      O => \sprite_y[3]_i_168_n_0\
    );
\sprite_y[3]_i_169\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed2_reg__0\(8),
      I1 => \seed2_reg__0\(3),
      I2 => \seed2_reg__0\(1),
      O => \sprite_y[3]_i_169_n_0\
    );
\sprite_y[3]_i_170\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \seed2_reg__0\(8),
      I1 => \seed2_reg__0\(3),
      I2 => \seed2_reg__0\(1),
      O => \sprite_y[3]_i_170_n_0\
    );
\sprite_y[3]_i_171\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed2_reg__0\(6),
      I1 => \seed2_reg__0\(11),
      I2 => \seed2_reg__0\(4),
      I3 => \sprite_y[3]_i_167_n_0\,
      O => \sprite_y[3]_i_171_n_0\
    );
\sprite_y[3]_i_172\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed2_reg__0\(5),
      I1 => \seed2_reg__0\(10),
      I2 => \seed2_reg__0\(3),
      I3 => \sprite_y[3]_i_168_n_0\,
      O => \sprite_y[3]_i_172_n_0\
    );
\sprite_y[3]_i_173\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed2_reg__0\(9),
      I1 => \seed2_reg__0\(4),
      I2 => \seed2_reg__0\(2),
      I3 => \sprite_y[3]_i_169_n_0\,
      O => \sprite_y[3]_i_173_n_0\
    );
\sprite_y[3]_i_174\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \seed2_reg__0\(8),
      I1 => \seed2_reg__0\(3),
      I2 => \seed2_reg__0\(1),
      I3 => \seed2_reg__0\(2),
      I4 => \seed2_reg__0\(0),
      O => \sprite_y[3]_i_174_n_0\
    );
\sprite_y[3]_i_177\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \seed2_reg__0\(31),
      O => \sprite_y[3]_i_177_n_0\
    );
\sprite_y[3]_i_178\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \seed2_reg__0\(30),
      O => \sprite_y[3]_i_178_n_0\
    );
\sprite_y[3]_i_179\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \seed2_reg__0\(29),
      O => \sprite_y[3]_i_179_n_0\
    );
\sprite_y[3]_i_180\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \seed2_reg__0\(28),
      I1 => \seed2_reg__0\(30),
      O => \sprite_y[3]_i_180_n_0\
    );
\sprite_y[3]_i_181\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \seed2_reg__0\(29),
      I1 => \seed2_reg__0\(31),
      I2 => \seed2_reg__0\(30),
      O => \sprite_y[3]_i_181_n_0\
    );
\sprite_y[3]_i_182\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \seed2_reg__0\(30),
      I1 => \seed2_reg__0\(28),
      I2 => \seed2_reg__0\(29),
      I3 => \seed2_reg__0\(31),
      O => \sprite_y[3]_i_182_n_0\
    );
\sprite_y[3]_i_183\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \seed2_reg__0\(27),
      I1 => \seed2_reg__0\(29),
      O => \sprite_y[3]_i_183_n_0\
    );
\sprite_y[3]_i_184\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \seed2_reg__0\(27),
      I1 => \seed2_reg__0\(29),
      O => \sprite_y[3]_i_184_n_0\
    );
\sprite_y[3]_i_185\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed2_reg__0\(27),
      I1 => \seed2_reg__0\(30),
      I2 => \seed2_reg__0\(25),
      O => \sprite_y[3]_i_185_n_0\
    );
\sprite_y[3]_i_186\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed2_reg__0\(26),
      I1 => \seed2_reg__0\(29),
      I2 => \seed2_reg__0\(24),
      O => \sprite_y[3]_i_186_n_0\
    );
\sprite_y[3]_i_187\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \seed2_reg__0\(29),
      I1 => \seed2_reg__0\(27),
      I2 => \seed2_reg__0\(30),
      I3 => \seed2_reg__0\(28),
      O => \sprite_y[3]_i_187_n_0\
    );
\sprite_y[3]_i_188\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \seed2_reg__0\(26),
      I1 => \seed2_reg__0\(31),
      I2 => \seed2_reg__0\(28),
      I3 => \seed2_reg__0\(29),
      I4 => \seed2_reg__0\(27),
      O => \sprite_y[3]_i_188_n_0\
    );
\sprite_y[3]_i_189\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sprite_y[3]_i_185_n_0\,
      I1 => \seed2_reg__0\(26),
      I2 => \seed2_reg__0\(28),
      I3 => \seed2_reg__0\(31),
      O => \sprite_y[3]_i_189_n_0\
    );
\sprite_y[3]_i_190\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed2_reg__0\(27),
      I1 => \seed2_reg__0\(30),
      I2 => \seed2_reg__0\(25),
      I3 => \sprite_y[3]_i_186_n_0\,
      O => \sprite_y[3]_i_190_n_0\
    );
\sprite_y[3]_i_191\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed2_reg__0\(25),
      I1 => \seed2_reg__0\(28),
      I2 => \seed2_reg__0\(23),
      O => \sprite_y[3]_i_191_n_0\
    );
\sprite_y[3]_i_192\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed2_reg__0\(24),
      I1 => \seed2_reg__0\(27),
      I2 => \seed2_reg__0\(22),
      O => \sprite_y[3]_i_192_n_0\
    );
\sprite_y[3]_i_193\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed2_reg__0\(23),
      I1 => \seed2_reg__0\(26),
      I2 => \seed2_reg__0\(21),
      O => \sprite_y[3]_i_193_n_0\
    );
\sprite_y[3]_i_194\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed2_reg__0\(20),
      I1 => \seed2_reg__0\(25),
      I2 => \seed2_reg__0\(22),
      O => \sprite_y[3]_i_194_n_0\
    );
\sprite_y[3]_i_195\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed2_reg__0\(26),
      I1 => \seed2_reg__0\(29),
      I2 => \seed2_reg__0\(24),
      I3 => \sprite_y[3]_i_191_n_0\,
      O => \sprite_y[3]_i_195_n_0\
    );
\sprite_y[3]_i_196\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed2_reg__0\(25),
      I1 => \seed2_reg__0\(28),
      I2 => \seed2_reg__0\(23),
      I3 => \sprite_y[3]_i_192_n_0\,
      O => \sprite_y[3]_i_196_n_0\
    );
\sprite_y[3]_i_197\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed2_reg__0\(24),
      I1 => \seed2_reg__0\(27),
      I2 => \seed2_reg__0\(22),
      I3 => \sprite_y[3]_i_193_n_0\,
      O => \sprite_y[3]_i_197_n_0\
    );
\sprite_y[3]_i_198\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed2_reg__0\(23),
      I1 => \seed2_reg__0\(26),
      I2 => \seed2_reg__0\(21),
      I3 => \sprite_y[3]_i_194_n_0\,
      O => \sprite_y[3]_i_198_n_0\
    );
\sprite_y[3]_i_199\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed2_reg__0\(28),
      I1 => \seed2_reg__0\(31),
      O => \sprite_y[3]_i_199_n_0\
    );
\sprite_y[3]_i_200\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed2_reg__0\(27),
      I1 => \seed2_reg__0\(30),
      O => \sprite_y[3]_i_200_n_0\
    );
\sprite_y[3]_i_201\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed2_reg__0\(26),
      I1 => \seed2_reg__0\(29),
      O => \sprite_y[3]_i_201_n_0\
    );
\sprite_y[3]_i_202\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed2_reg__0\(25),
      I1 => \seed2_reg__0\(28),
      O => \sprite_y[3]_i_202_n_0\
    );
\sprite_y[3]_i_204\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \sprite_y_reg[3]_i_212_n_7\,
      I1 => \seed2_reg__0\(1),
      I2 => \sprite_y_reg[3]_i_213_n_7\,
      O => \sprite_y[3]_i_204_n_0\
    );
\sprite_y[3]_i_205\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \sprite_y_reg[3]_i_251_n_4\,
      I1 => \seed2_reg__0\(0),
      I2 => \sprite_y_reg[3]_i_252_n_4\,
      O => \sprite_y[3]_i_205_n_0\
    );
\sprite_y[3]_i_207\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^seed2_reg[12]_0\(1),
      I1 => \^seed2_reg[2]_0\(1),
      O => \sprite_y[3]_i_207_n_0\
    );
\sprite_y[3]_i_208\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sprite_y_reg[3]_i_212_n_6\,
      I1 => \seed2_reg__0\(2),
      I2 => \sprite_y_reg[3]_i_213_n_6\,
      I3 => \sprite_y[3]_i_204_n_0\,
      O => \sprite_y[3]_i_208_n_0\
    );
\sprite_y[3]_i_209\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sprite_y_reg[3]_i_212_n_7\,
      I1 => \seed2_reg__0\(1),
      I2 => \sprite_y_reg[3]_i_213_n_7\,
      I3 => \sprite_y[3]_i_205_n_0\,
      O => \sprite_y[3]_i_209_n_0\
    );
\sprite_y[3]_i_210\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sprite_y_reg[3]_i_251_n_4\,
      I1 => \seed2_reg__0\(0),
      I2 => \sprite_y_reg[3]_i_252_n_4\,
      I3 => \sprite_y_reg[3]_i_139_1\(0),
      O => \sprite_y[3]_i_210_n_0\
    );
\sprite_y[3]_i_216\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sprite_y_reg[3]_i_231_n_6\,
      I1 => \sprite_y_reg[3]_i_214_n_5\,
      I2 => \seed2_reg__0\(0),
      O => \sprite_y[3]_i_216_n_0\
    );
\sprite_y[3]_i_220\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \seed2_reg__0\(8),
      I1 => \seed2_reg__0\(10),
      I2 => \seed2_reg__0\(12),
      O => \sprite_y[3]_i_220_n_0\
    );
\sprite_y[3]_i_221\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \seed2_reg__0\(7),
      I1 => \seed2_reg__0\(9),
      I2 => \seed2_reg__0\(11),
      O => \sprite_y[3]_i_221_n_0\
    );
\sprite_y[3]_i_222\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \seed2_reg__0\(6),
      I1 => \seed2_reg__0\(8),
      I2 => \seed2_reg__0\(10),
      O => \sprite_y[3]_i_222_n_0\
    );
\sprite_y[3]_i_223\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \seed2_reg__0\(5),
      I1 => \seed2_reg__0\(7),
      I2 => \seed2_reg__0\(9),
      O => \sprite_y[3]_i_223_n_0\
    );
\sprite_y[3]_i_224\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed2_reg__0\(9),
      I1 => \seed2_reg__0\(11),
      I2 => \seed2_reg__0\(13),
      I3 => \sprite_y[3]_i_220_n_0\,
      O => \sprite_y[3]_i_224_n_0\
    );
\sprite_y[3]_i_225\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed2_reg__0\(8),
      I1 => \seed2_reg__0\(10),
      I2 => \seed2_reg__0\(12),
      I3 => \sprite_y[3]_i_221_n_0\,
      O => \sprite_y[3]_i_225_n_0\
    );
\sprite_y[3]_i_226\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed2_reg__0\(7),
      I1 => \seed2_reg__0\(9),
      I2 => \seed2_reg__0\(11),
      I3 => \sprite_y[3]_i_222_n_0\,
      O => \sprite_y[3]_i_226_n_0\
    );
\sprite_y[3]_i_227\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed2_reg__0\(6),
      I1 => \seed2_reg__0\(8),
      I2 => \seed2_reg__0\(10),
      I3 => \sprite_y[3]_i_223_n_0\,
      O => \sprite_y[3]_i_227_n_0\
    );
\sprite_y[3]_i_228\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \seed2_reg__0\(0),
      I1 => \seed2_reg__0\(2),
      I2 => \seed2_reg__0\(7),
      O => \sprite_y[3]_i_228_n_0\
    );
\sprite_y[3]_i_229\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \seed2_reg__0\(6),
      I1 => \seed2_reg__0\(1),
      O => \sprite_y[3]_i_229_n_0\
    );
\sprite_y[3]_i_230\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \seed2_reg__0\(5),
      I1 => \seed2_reg__0\(0),
      O => \sprite_y[3]_i_230_n_0\
    );
\sprite_y[3]_i_232\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed2_reg__0\(19),
      I1 => \seed2_reg__0\(24),
      I2 => \seed2_reg__0\(21),
      O => \sprite_y[3]_i_232_n_0\
    );
\sprite_y[3]_i_233\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed2_reg__0\(18),
      I1 => \seed2_reg__0\(23),
      I2 => \seed2_reg__0\(20),
      O => \sprite_y[3]_i_233_n_0\
    );
\sprite_y[3]_i_234\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed2_reg__0\(17),
      I1 => \seed2_reg__0\(22),
      I2 => \seed2_reg__0\(19),
      O => \sprite_y[3]_i_234_n_0\
    );
\sprite_y[3]_i_235\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed2_reg__0\(16),
      I1 => \seed2_reg__0\(21),
      I2 => \seed2_reg__0\(18),
      O => \sprite_y[3]_i_235_n_0\
    );
\sprite_y[3]_i_236\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed2_reg__0\(20),
      I1 => \seed2_reg__0\(25),
      I2 => \seed2_reg__0\(22),
      I3 => \sprite_y[3]_i_232_n_0\,
      O => \sprite_y[3]_i_236_n_0\
    );
\sprite_y[3]_i_237\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed2_reg__0\(19),
      I1 => \seed2_reg__0\(24),
      I2 => \seed2_reg__0\(21),
      I3 => \sprite_y[3]_i_233_n_0\,
      O => \sprite_y[3]_i_237_n_0\
    );
\sprite_y[3]_i_238\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed2_reg__0\(18),
      I1 => \seed2_reg__0\(23),
      I2 => \seed2_reg__0\(20),
      I3 => \sprite_y[3]_i_234_n_0\,
      O => \sprite_y[3]_i_238_n_0\
    );
\sprite_y[3]_i_239\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed2_reg__0\(17),
      I1 => \seed2_reg__0\(22),
      I2 => \seed2_reg__0\(19),
      I3 => \sprite_y[3]_i_235_n_0\,
      O => \sprite_y[3]_i_239_n_0\
    );
\sprite_y[3]_i_240\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed2_reg__0\(24),
      I1 => \seed2_reg__0\(27),
      O => \sprite_y[3]_i_240_n_0\
    );
\sprite_y[3]_i_241\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed2_reg__0\(23),
      I1 => \seed2_reg__0\(26),
      O => \sprite_y[3]_i_241_n_0\
    );
\sprite_y[3]_i_242\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed2_reg__0\(22),
      I1 => \seed2_reg__0\(25),
      O => \sprite_y[3]_i_242_n_0\
    );
\sprite_y[3]_i_243\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed2_reg__0\(21),
      I1 => \seed2_reg__0\(24),
      O => \sprite_y[3]_i_243_n_0\
    );
\sprite_y[3]_i_244\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^seed2_reg[12]_0\(0),
      I1 => \^seed2_reg[2]_0\(0),
      O => \sprite_y[3]_i_244_n_0\
    );
\sprite_y[3]_i_245\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \seed2_reg__0\(1),
      I1 => \sprite_y_reg[3]_i_283_n_4\,
      O => \sprite_y[3]_i_245_n_0\
    );
\sprite_y[3]_i_246\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \seed2_reg__0\(0),
      I1 => \sprite_y_reg[3]_i_283_n_5\,
      O => \sprite_y[3]_i_246_n_0\
    );
\sprite_y[3]_i_248\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \sprite_y_reg[3]_i_283_n_4\,
      I1 => \seed2_reg__0\(1),
      I2 => \^seed2_reg[2]_0\(0),
      I3 => \^seed2_reg[12]_0\(0),
      O => \sprite_y[3]_i_248_n_0\
    );
\sprite_y[3]_i_249\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \sprite_y_reg[3]_i_283_n_5\,
      I1 => \seed2_reg__0\(0),
      I2 => \sprite_y_reg[3]_i_283_n_4\,
      I3 => \seed2_reg__0\(1),
      O => \sprite_y[3]_i_249_n_0\
    );
\sprite_y[3]_i_250\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \seed2_reg__0\(0),
      I1 => \sprite_y_reg[3]_i_283_n_5\,
      O => \sprite_y[3]_i_250_n_0\
    );
\sprite_y[3]_i_258\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \seed2_reg__0\(4),
      I1 => \seed2_reg__0\(6),
      I2 => \seed2_reg__0\(8),
      O => \sprite_y[3]_i_258_n_0\
    );
\sprite_y[3]_i_259\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \seed2_reg__0\(3),
      I1 => \seed2_reg__0\(5),
      I2 => \seed2_reg__0\(7),
      O => \sprite_y[3]_i_259_n_0\
    );
\sprite_y[3]_i_260\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \seed2_reg__0\(6),
      I1 => \seed2_reg__0\(2),
      I2 => \seed2_reg__0\(4),
      O => \sprite_y[3]_i_260_n_0\
    );
\sprite_y[3]_i_261\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \seed2_reg__0\(5),
      I1 => \seed2_reg__0\(1),
      I2 => \seed2_reg__0\(3),
      O => \sprite_y[3]_i_261_n_0\
    );
\sprite_y[3]_i_262\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed2_reg__0\(5),
      I1 => \seed2_reg__0\(7),
      I2 => \seed2_reg__0\(9),
      I3 => \sprite_y[3]_i_258_n_0\,
      O => \sprite_y[3]_i_262_n_0\
    );
\sprite_y[3]_i_263\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed2_reg__0\(4),
      I1 => \seed2_reg__0\(6),
      I2 => \seed2_reg__0\(8),
      I3 => \sprite_y[3]_i_259_n_0\,
      O => \sprite_y[3]_i_263_n_0\
    );
\sprite_y[3]_i_264\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed2_reg__0\(3),
      I1 => \seed2_reg__0\(5),
      I2 => \seed2_reg__0\(7),
      I3 => \sprite_y[3]_i_260_n_0\,
      O => \sprite_y[3]_i_264_n_0\
    );
\sprite_y[3]_i_265\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed2_reg__0\(6),
      I1 => \seed2_reg__0\(2),
      I2 => \seed2_reg__0\(4),
      I3 => \sprite_y[3]_i_261_n_0\,
      O => \sprite_y[3]_i_265_n_0\
    );
\sprite_y[3]_i_266\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed2_reg__0\(20),
      I1 => \seed2_reg__0\(23),
      O => \sprite_y[3]_i_266_n_0\
    );
\sprite_y[3]_i_267\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed2_reg__0\(19),
      I1 => \seed2_reg__0\(22),
      O => \sprite_y[3]_i_267_n_0\
    );
\sprite_y[3]_i_268\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed2_reg__0\(18),
      I1 => \seed2_reg__0\(21),
      O => \sprite_y[3]_i_268_n_0\
    );
\sprite_y[3]_i_269\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed2_reg__0\(17),
      I1 => \seed2_reg__0\(20),
      O => \sprite_y[3]_i_269_n_0\
    );
\sprite_y[3]_i_270\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed2_reg__0\(16),
      I1 => \seed2_reg__0\(19),
      O => \sprite_y[3]_i_270_n_0\
    );
\sprite_y[3]_i_271\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed2_reg__0\(15),
      I1 => \seed2_reg__0\(18),
      O => \sprite_y[3]_i_271_n_0\
    );
\sprite_y[3]_i_272\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed2_reg__0\(14),
      I1 => \seed2_reg__0\(17),
      O => \sprite_y[3]_i_272_n_0\
    );
\sprite_y[3]_i_273\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed2_reg__0\(13),
      I1 => \seed2_reg__0\(16),
      O => \sprite_y[3]_i_273_n_0\
    );
\sprite_y[3]_i_275\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed2_reg__0\(15),
      I1 => \seed2_reg__0\(20),
      I2 => \seed2_reg__0\(17),
      O => \sprite_y[3]_i_275_n_0\
    );
\sprite_y[3]_i_276\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed2_reg__0\(14),
      I1 => \seed2_reg__0\(19),
      I2 => \seed2_reg__0\(16),
      O => \sprite_y[3]_i_276_n_0\
    );
\sprite_y[3]_i_277\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed2_reg__0\(13),
      I1 => \seed2_reg__0\(18),
      I2 => \seed2_reg__0\(15),
      O => \sprite_y[3]_i_277_n_0\
    );
\sprite_y[3]_i_278\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed2_reg__0\(12),
      I1 => \seed2_reg__0\(17),
      I2 => \seed2_reg__0\(14),
      O => \sprite_y[3]_i_278_n_0\
    );
\sprite_y[3]_i_279\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed2_reg__0\(16),
      I1 => \seed2_reg__0\(21),
      I2 => \seed2_reg__0\(18),
      I3 => \sprite_y[3]_i_275_n_0\,
      O => \sprite_y[3]_i_279_n_0\
    );
\sprite_y[3]_i_280\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed2_reg__0\(15),
      I1 => \seed2_reg__0\(20),
      I2 => \seed2_reg__0\(17),
      I3 => \sprite_y[3]_i_276_n_0\,
      O => \sprite_y[3]_i_280_n_0\
    );
\sprite_y[3]_i_281\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed2_reg__0\(14),
      I1 => \seed2_reg__0\(19),
      I2 => \seed2_reg__0\(16),
      I3 => \sprite_y[3]_i_277_n_0\,
      O => \sprite_y[3]_i_281_n_0\
    );
\sprite_y[3]_i_282\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed2_reg__0\(13),
      I1 => \seed2_reg__0\(18),
      I2 => \seed2_reg__0\(15),
      I3 => \sprite_y[3]_i_278_n_0\,
      O => \sprite_y[3]_i_282_n_0\
    );
\sprite_y[3]_i_289\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \seed2_reg__0\(2),
      I1 => \seed2_reg__0\(4),
      I2 => \seed2_reg__0\(0),
      O => \sprite_y[3]_i_289_n_0\
    );
\sprite_y[3]_i_290\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \seed2_reg__0\(3),
      I1 => \seed2_reg__0\(1),
      O => \sprite_y[3]_i_290_n_0\
    );
\sprite_y[3]_i_291\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed2_reg__0\(1),
      I1 => \seed2_reg__0\(3),
      O => \sprite_y[3]_i_291_n_0\
    );
\sprite_y[3]_i_292\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed2_reg__0\(5),
      I1 => \seed2_reg__0\(1),
      I2 => \seed2_reg__0\(3),
      I3 => \sprite_y[3]_i_289_n_0\,
      O => \sprite_y[3]_i_292_n_0\
    );
\sprite_y[3]_i_293\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed2_reg__0\(2),
      I1 => \seed2_reg__0\(4),
      I2 => \seed2_reg__0\(0),
      I3 => \sprite_y[3]_i_290_n_0\,
      O => \sprite_y[3]_i_293_n_0\
    );
\sprite_y[3]_i_294\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => \seed2_reg__0\(3),
      I1 => \seed2_reg__0\(1),
      I2 => \seed2_reg__0\(0),
      I3 => \seed2_reg__0\(2),
      O => \sprite_y[3]_i_294_n_0\
    );
\sprite_y[3]_i_295\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \seed2_reg__0\(2),
      I1 => \seed2_reg__0\(0),
      O => \sprite_y[3]_i_295_n_0\
    );
\sprite_y[3]_i_296\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed2_reg__0\(12),
      I1 => \seed2_reg__0\(15),
      O => \sprite_y[3]_i_296_n_0\
    );
\sprite_y[3]_i_297\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed2_reg__0\(11),
      I1 => \seed2_reg__0\(14),
      O => \sprite_y[3]_i_297_n_0\
    );
\sprite_y[3]_i_298\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed2_reg__0\(10),
      I1 => \seed2_reg__0\(13),
      O => \sprite_y[3]_i_298_n_0\
    );
\sprite_y[3]_i_299\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed2_reg__0\(9),
      I1 => \seed2_reg__0\(12),
      O => \sprite_y[3]_i_299_n_0\
    );
\sprite_y[3]_i_301\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed2_reg__0\(11),
      I1 => \seed2_reg__0\(16),
      I2 => \seed2_reg__0\(13),
      O => \sprite_y[3]_i_301_n_0\
    );
\sprite_y[3]_i_302\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed2_reg__0\(10),
      I1 => \seed2_reg__0\(15),
      I2 => \seed2_reg__0\(12),
      O => \sprite_y[3]_i_302_n_0\
    );
\sprite_y[3]_i_303\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed2_reg__0\(9),
      I1 => \seed2_reg__0\(14),
      I2 => \seed2_reg__0\(11),
      O => \sprite_y[3]_i_303_n_0\
    );
\sprite_y[3]_i_304\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed2_reg__0\(8),
      I1 => \seed2_reg__0\(13),
      I2 => \seed2_reg__0\(10),
      O => \sprite_y[3]_i_304_n_0\
    );
\sprite_y[3]_i_305\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed2_reg__0\(12),
      I1 => \seed2_reg__0\(17),
      I2 => \seed2_reg__0\(14),
      I3 => \sprite_y[3]_i_301_n_0\,
      O => \sprite_y[3]_i_305_n_0\
    );
\sprite_y[3]_i_306\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed2_reg__0\(11),
      I1 => \seed2_reg__0\(16),
      I2 => \seed2_reg__0\(13),
      I3 => \sprite_y[3]_i_302_n_0\,
      O => \sprite_y[3]_i_306_n_0\
    );
\sprite_y[3]_i_307\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed2_reg__0\(10),
      I1 => \seed2_reg__0\(15),
      I2 => \seed2_reg__0\(12),
      I3 => \sprite_y[3]_i_303_n_0\,
      O => \sprite_y[3]_i_307_n_0\
    );
\sprite_y[3]_i_308\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed2_reg__0\(9),
      I1 => \seed2_reg__0\(14),
      I2 => \seed2_reg__0\(11),
      I3 => \sprite_y[3]_i_304_n_0\,
      O => \sprite_y[3]_i_308_n_0\
    );
\sprite_y[3]_i_315\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed2_reg__0\(8),
      I1 => \seed2_reg__0\(11),
      O => \sprite_y[3]_i_315_n_0\
    );
\sprite_y[3]_i_316\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed2_reg__0\(7),
      I1 => \seed2_reg__0\(10),
      O => \sprite_y[3]_i_316_n_0\
    );
\sprite_y[3]_i_317\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed2_reg__0\(6),
      I1 => \seed2_reg__0\(9),
      O => \sprite_y[3]_i_317_n_0\
    );
\sprite_y[3]_i_318\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed2_reg__0\(5),
      I1 => \seed2_reg__0\(8),
      O => \sprite_y[3]_i_318_n_0\
    );
\sprite_y[3]_i_320\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed2_reg__0\(7),
      I1 => \seed2_reg__0\(12),
      I2 => \seed2_reg__0\(9),
      O => \sprite_y[3]_i_320_n_0\
    );
\sprite_y[3]_i_321\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed2_reg__0\(6),
      I1 => \seed2_reg__0\(11),
      I2 => \seed2_reg__0\(8),
      O => \sprite_y[3]_i_321_n_0\
    );
\sprite_y[3]_i_322\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed2_reg__0\(5),
      I1 => \seed2_reg__0\(10),
      I2 => \seed2_reg__0\(7),
      O => \sprite_y[3]_i_322_n_0\
    );
\sprite_y[3]_i_323\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed2_reg__0\(6),
      I1 => \seed2_reg__0\(9),
      I2 => \seed2_reg__0\(4),
      O => \sprite_y[3]_i_323_n_0\
    );
\sprite_y[3]_i_324\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed2_reg__0\(8),
      I1 => \seed2_reg__0\(13),
      I2 => \seed2_reg__0\(10),
      I3 => \sprite_y[3]_i_320_n_0\,
      O => \sprite_y[3]_i_324_n_0\
    );
\sprite_y[3]_i_325\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed2_reg__0\(7),
      I1 => \seed2_reg__0\(12),
      I2 => \seed2_reg__0\(9),
      I3 => \sprite_y[3]_i_321_n_0\,
      O => \sprite_y[3]_i_325_n_0\
    );
\sprite_y[3]_i_326\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed2_reg__0\(6),
      I1 => \seed2_reg__0\(11),
      I2 => \seed2_reg__0\(8),
      I3 => \sprite_y[3]_i_322_n_0\,
      O => \sprite_y[3]_i_326_n_0\
    );
\sprite_y[3]_i_327\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed2_reg__0\(5),
      I1 => \seed2_reg__0\(10),
      I2 => \seed2_reg__0\(7),
      I3 => \sprite_y[3]_i_323_n_0\,
      O => \sprite_y[3]_i_327_n_0\
    );
\sprite_y[3]_i_331\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sprite_y_reg[3]_i_310_n_7\,
      I1 => \seed2_reg__0\(1),
      O => \sprite_y[3]_i_331_n_0\
    );
\sprite_y[3]_i_332\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sprite_y_reg[3]_i_328_n_4\,
      I1 => \seed2_reg__0\(0),
      O => \sprite_y[3]_i_332_n_0\
    );
\sprite_y[3]_i_333\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed2_reg__0\(4),
      I1 => \seed2_reg__0\(7),
      O => \sprite_y[3]_i_333_n_0\
    );
\sprite_y[3]_i_334\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed2_reg__0\(3),
      I1 => \seed2_reg__0\(6),
      O => \sprite_y[3]_i_334_n_0\
    );
\sprite_y[3]_i_335\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed2_reg__0\(2),
      I1 => \seed2_reg__0\(5),
      O => \sprite_y[3]_i_335_n_0\
    );
\sprite_y[3]_i_336\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed2_reg__0\(1),
      I1 => \seed2_reg__0\(4),
      O => \sprite_y[3]_i_336_n_0\
    );
\sprite_y[3]_i_338\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed2_reg__0\(5),
      I1 => \seed2_reg__0\(8),
      I2 => \seed2_reg__0\(3),
      O => \sprite_y[3]_i_338_n_0\
    );
\sprite_y[3]_i_339\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed2_reg__0\(7),
      I1 => \seed2_reg__0\(4),
      I2 => \seed2_reg__0\(2),
      O => \sprite_y[3]_i_339_n_0\
    );
\sprite_y[3]_i_340\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed2_reg__0\(6),
      I1 => \seed2_reg__0\(3),
      I2 => \seed2_reg__0\(1),
      O => \sprite_y[3]_i_340_n_0\
    );
\sprite_y[3]_i_341\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \seed2_reg__0\(6),
      I1 => \seed2_reg__0\(3),
      I2 => \seed2_reg__0\(1),
      O => \sprite_y[3]_i_341_n_0\
    );
\sprite_y[3]_i_342\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed2_reg__0\(6),
      I1 => \seed2_reg__0\(9),
      I2 => \seed2_reg__0\(4),
      I3 => \sprite_y[3]_i_338_n_0\,
      O => \sprite_y[3]_i_342_n_0\
    );
\sprite_y[3]_i_343\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed2_reg__0\(5),
      I1 => \seed2_reg__0\(8),
      I2 => \seed2_reg__0\(3),
      I3 => \sprite_y[3]_i_339_n_0\,
      O => \sprite_y[3]_i_343_n_0\
    );
\sprite_y[3]_i_344\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed2_reg__0\(7),
      I1 => \seed2_reg__0\(4),
      I2 => \seed2_reg__0\(2),
      I3 => \sprite_y[3]_i_340_n_0\,
      O => \sprite_y[3]_i_344_n_0\
    );
\sprite_y[3]_i_345\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \seed2_reg__0\(6),
      I1 => \seed2_reg__0\(3),
      I2 => \seed2_reg__0\(1),
      I3 => \seed2_reg__0\(2),
      I4 => \seed2_reg__0\(0),
      O => \sprite_y[3]_i_345_n_0\
    );
\sprite_y[3]_i_346\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed2_reg__0\(0),
      I1 => \seed2_reg__0\(3),
      O => \sprite_y[3]_i_346_n_0\
    );
\sprite_y[3]_i_347\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \seed2_reg__0\(2),
      O => \sprite_y[3]_i_347_n_0\
    );
\sprite_y[3]_i_348\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \seed2_reg__0\(1),
      O => \sprite_y[3]_i_348_n_0\
    );
\sprite_y[3]_i_349\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \seed2_reg__0\(0),
      I1 => \seed2_reg__0\(2),
      I2 => \seed2_reg__0\(5),
      O => \sprite_y[3]_i_349_n_0\
    );
\sprite_y[3]_i_350\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \seed2_reg__0\(4),
      I1 => \seed2_reg__0\(1),
      O => \sprite_y[3]_i_350_n_0\
    );
\sprite_y[3]_i_351\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \seed2_reg__0\(3),
      I1 => \seed2_reg__0\(0),
      O => \sprite_y[3]_i_351_n_0\
    );
\sprite_y[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBAAAA"
    )
        port map (
      I0 => \sprite_y_reg[10]_i_4_n_5\,
      I1 => \sprite_y[10]_i_6_n_0\,
      I2 => \sprite_y_reg[10]_i_4_n_7\,
      I3 => \sprite_y_reg[7]_i_3_n_4\,
      I4 => \sprite_y_reg[10]_i_4_n_6\,
      O => \sprite_y[3]_i_4_n_0\
    );
\sprite_y[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \sprite_y_reg[15]_i_7_n_5\,
      O => \sprite_y[3]_i_5_n_0\
    );
\sprite_y[3]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \sprite_y_reg[3]_i_134_n_0\,
      I1 => \sprite_y_reg[3]_i_135_n_7\,
      I2 => \seed2_reg__0\(15),
      O => \sprite_y[3]_i_50_n_0\
    );
\sprite_y[3]_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \sprite_y_reg[3]_i_134_n_0\,
      I1 => \sprite_y_reg[3]_i_136_n_4\,
      I2 => \seed2_reg__0\(14),
      O => \sprite_y[3]_i_51_n_0\
    );
\sprite_y[3]_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \sprite_y_reg[3]_i_134_n_0\,
      I1 => \sprite_y_reg[3]_i_136_n_5\,
      I2 => \seed2_reg__0\(13),
      O => \sprite_y[3]_i_52_n_0\
    );
\sprite_y[3]_i_53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \sprite_y_reg[3]_i_136_n_6\,
      I1 => \seed2_reg__0\(12),
      I2 => \sprite_y_reg[3]_i_134_n_5\,
      O => \sprite_y[3]_i_53_n_0\
    );
\sprite_y[3]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \sprite_y_reg[3]_i_134_n_0\,
      I1 => \sprite_y_reg[3]_i_135_n_6\,
      I2 => \seed2_reg__0\(16),
      I3 => \sprite_y[3]_i_50_n_0\,
      O => \sprite_y[3]_i_54_n_0\
    );
\sprite_y[3]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \sprite_y_reg[3]_i_134_n_0\,
      I1 => \sprite_y_reg[3]_i_135_n_7\,
      I2 => \seed2_reg__0\(15),
      I3 => \sprite_y[3]_i_51_n_0\,
      O => \sprite_y[3]_i_55_n_0\
    );
\sprite_y[3]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \sprite_y_reg[3]_i_134_n_0\,
      I1 => \sprite_y_reg[3]_i_136_n_4\,
      I2 => \seed2_reg__0\(14),
      I3 => \sprite_y[3]_i_52_n_0\,
      O => \sprite_y[3]_i_56_n_0\
    );
\sprite_y[3]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \sprite_y_reg[3]_i_134_n_0\,
      I1 => \sprite_y_reg[3]_i_136_n_5\,
      I2 => \seed2_reg__0\(13),
      I3 => \sprite_y[3]_i_53_n_0\,
      O => \sprite_y[3]_i_57_n_0\
    );
\sprite_y[3]_i_58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \seed2_reg__0\(24),
      I1 => \seed2_reg__0\(26),
      I2 => \seed2_reg__0\(28),
      O => \sprite_y[3]_i_58_n_0\
    );
\sprite_y[3]_i_59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \seed2_reg__0\(23),
      I1 => \seed2_reg__0\(25),
      I2 => \seed2_reg__0\(27),
      O => \sprite_y[3]_i_59_n_0\
    );
\sprite_y[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \sprite_y_reg[15]_i_7_n_6\,
      O => \sprite_y[3]_i_6_n_0\
    );
\sprite_y[3]_i_60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \seed2_reg__0\(22),
      I1 => \seed2_reg__0\(24),
      I2 => \seed2_reg__0\(26),
      O => \sprite_y[3]_i_60_n_0\
    );
\sprite_y[3]_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \seed2_reg__0\(21),
      I1 => \seed2_reg__0\(23),
      I2 => \seed2_reg__0\(25),
      O => \sprite_y[3]_i_61_n_0\
    );
\sprite_y[3]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed2_reg__0\(25),
      I1 => \seed2_reg__0\(27),
      I2 => \seed2_reg__0\(29),
      I3 => \sprite_y[3]_i_58_n_0\,
      O => \sprite_y[3]_i_62_n_0\
    );
\sprite_y[3]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed2_reg__0\(24),
      I1 => \seed2_reg__0\(26),
      I2 => \seed2_reg__0\(28),
      I3 => \sprite_y[3]_i_59_n_0\,
      O => \sprite_y[3]_i_63_n_0\
    );
\sprite_y[3]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed2_reg__0\(23),
      I1 => \seed2_reg__0\(25),
      I2 => \seed2_reg__0\(27),
      I3 => \sprite_y[3]_i_60_n_0\,
      O => \sprite_y[3]_i_64_n_0\
    );
\sprite_y[3]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed2_reg__0\(22),
      I1 => \seed2_reg__0\(24),
      I2 => \seed2_reg__0\(26),
      I3 => \sprite_y[3]_i_61_n_0\,
      O => \sprite_y[3]_i_65_n_0\
    );
\sprite_y[3]_i_66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed2_reg__0\(17),
      I1 => \seed2_reg__0\(22),
      I2 => \seed2_reg__0\(15),
      O => \sprite_y[3]_i_66_n_0\
    );
\sprite_y[3]_i_67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed2_reg__0\(16),
      I1 => \seed2_reg__0\(21),
      I2 => \seed2_reg__0\(14),
      O => \sprite_y[3]_i_67_n_0\
    );
\sprite_y[3]_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed2_reg__0\(15),
      I1 => \seed2_reg__0\(20),
      I2 => \seed2_reg__0\(13),
      O => \sprite_y[3]_i_68_n_0\
    );
\sprite_y[3]_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed2_reg__0\(14),
      I1 => \seed2_reg__0\(19),
      I2 => \seed2_reg__0\(12),
      O => \sprite_y[3]_i_69_n_0\
    );
\sprite_y[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \sprite_y_reg[15]_i_7_n_7\,
      O => \sprite_y[3]_i_7_n_0\
    );
\sprite_y[3]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed2_reg__0\(18),
      I1 => \seed2_reg__0\(23),
      I2 => \seed2_reg__0\(16),
      I3 => \sprite_y[3]_i_66_n_0\,
      O => \sprite_y[3]_i_70_n_0\
    );
\sprite_y[3]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed2_reg__0\(17),
      I1 => \seed2_reg__0\(22),
      I2 => \seed2_reg__0\(15),
      I3 => \sprite_y[3]_i_67_n_0\,
      O => \sprite_y[3]_i_71_n_0\
    );
\sprite_y[3]_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed2_reg__0\(16),
      I1 => \seed2_reg__0\(21),
      I2 => \seed2_reg__0\(14),
      I3 => \sprite_y[3]_i_68_n_0\,
      O => \sprite_y[3]_i_72_n_0\
    );
\sprite_y[3]_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed2_reg__0\(15),
      I1 => \seed2_reg__0\(20),
      I2 => \seed2_reg__0\(13),
      I3 => \sprite_y[3]_i_69_n_0\,
      O => \sprite_y[3]_i_73_n_0\
    );
\sprite_y[3]_i_74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \sprite_y_reg[3]_i_136_n_7\,
      I1 => \seed2_reg__0\(11),
      I2 => \sprite_y_reg[3]_i_134_n_6\,
      O => \sprite_y[3]_i_74_n_0\
    );
\sprite_y[3]_i_75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \sprite_y_reg[3]_i_137_n_4\,
      I1 => \seed2_reg__0\(10),
      I2 => \sprite_y_reg[3]_i_134_n_7\,
      O => \sprite_y[3]_i_75_n_0\
    );
\sprite_y[3]_i_76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \sprite_y_reg[3]_i_137_n_5\,
      I1 => \seed2_reg__0\(9),
      I2 => \sprite_y_reg[3]_i_138_n_4\,
      O => \sprite_y[3]_i_76_n_0\
    );
\sprite_y[3]_i_77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \sprite_y_reg[3]_i_137_n_6\,
      I1 => \seed2_reg__0\(8),
      I2 => \sprite_y_reg[3]_i_138_n_5\,
      O => \sprite_y[3]_i_77_n_0\
    );
\sprite_y[3]_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sprite_y_reg[3]_i_136_n_6\,
      I1 => \seed2_reg__0\(12),
      I2 => \sprite_y_reg[3]_i_134_n_5\,
      I3 => \sprite_y[3]_i_74_n_0\,
      O => \sprite_y[3]_i_78_n_0\
    );
\sprite_y[3]_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sprite_y_reg[3]_i_136_n_7\,
      I1 => \seed2_reg__0\(11),
      I2 => \sprite_y_reg[3]_i_134_n_6\,
      I3 => \sprite_y[3]_i_75_n_0\,
      O => \sprite_y[3]_i_79_n_0\
    );
\sprite_y[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => sprite_y_speed(0),
      O => \sprite_y[3]_i_8_n_0\
    );
\sprite_y[3]_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sprite_y_reg[3]_i_137_n_4\,
      I1 => \seed2_reg__0\(10),
      I2 => \sprite_y_reg[3]_i_134_n_7\,
      I3 => \sprite_y[3]_i_76_n_0\,
      O => \sprite_y[3]_i_80_n_0\
    );
\sprite_y[3]_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sprite_y_reg[3]_i_137_n_5\,
      I1 => \seed2_reg__0\(9),
      I2 => \sprite_y_reg[3]_i_138_n_4\,
      I3 => \sprite_y[3]_i_77_n_0\,
      O => \sprite_y[3]_i_81_n_0\
    );
\sprite_y[3]_i_82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \seed2_reg__0\(20),
      I1 => \seed2_reg__0\(22),
      I2 => \seed2_reg__0\(24),
      O => \sprite_y[3]_i_82_n_0\
    );
\sprite_y[3]_i_83\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \seed2_reg__0\(19),
      I1 => \seed2_reg__0\(21),
      I2 => \seed2_reg__0\(23),
      O => \sprite_y[3]_i_83_n_0\
    );
\sprite_y[3]_i_84\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \seed2_reg__0\(18),
      I1 => \seed2_reg__0\(20),
      I2 => \seed2_reg__0\(22),
      O => \sprite_y[3]_i_84_n_0\
    );
\sprite_y[3]_i_85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \seed2_reg__0\(17),
      I1 => \seed2_reg__0\(19),
      I2 => \seed2_reg__0\(21),
      O => \sprite_y[3]_i_85_n_0\
    );
\sprite_y[3]_i_86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed2_reg__0\(21),
      I1 => \seed2_reg__0\(23),
      I2 => \seed2_reg__0\(25),
      I3 => \sprite_y[3]_i_82_n_0\,
      O => \sprite_y[3]_i_86_n_0\
    );
\sprite_y[3]_i_87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed2_reg__0\(20),
      I1 => \seed2_reg__0\(22),
      I2 => \seed2_reg__0\(24),
      I3 => \sprite_y[3]_i_83_n_0\,
      O => \sprite_y[3]_i_87_n_0\
    );
\sprite_y[3]_i_88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed2_reg__0\(19),
      I1 => \seed2_reg__0\(21),
      I2 => \seed2_reg__0\(23),
      I3 => \sprite_y[3]_i_84_n_0\,
      O => \sprite_y[3]_i_88_n_0\
    );
\sprite_y[3]_i_89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \seed2_reg__0\(18),
      I1 => \seed2_reg__0\(20),
      I2 => \seed2_reg__0\(22),
      I3 => \sprite_y[3]_i_85_n_0\,
      O => \sprite_y[3]_i_89_n_0\
    );
\sprite_y[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed2_reg__0\(3),
      I1 => \^sprite_y[3]_i_22\(0),
      O => \sprite_y[3]_i_9_n_0\
    );
\sprite_y[3]_i_90\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed2_reg__0\(13),
      I1 => \seed2_reg__0\(18),
      I2 => \seed2_reg__0\(11),
      O => \sprite_y[3]_i_90_n_0\
    );
\sprite_y[3]_i_91\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed2_reg__0\(12),
      I1 => \seed2_reg__0\(17),
      I2 => \seed2_reg__0\(10),
      O => \sprite_y[3]_i_91_n_0\
    );
\sprite_y[3]_i_92\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed2_reg__0\(11),
      I1 => \seed2_reg__0\(16),
      I2 => \seed2_reg__0\(9),
      O => \sprite_y[3]_i_92_n_0\
    );
\sprite_y[3]_i_93\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed2_reg__0\(10),
      I1 => \seed2_reg__0\(15),
      I2 => \seed2_reg__0\(8),
      O => \sprite_y[3]_i_93_n_0\
    );
\sprite_y[3]_i_94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed2_reg__0\(14),
      I1 => \seed2_reg__0\(19),
      I2 => \seed2_reg__0\(12),
      I3 => \sprite_y[3]_i_90_n_0\,
      O => \sprite_y[3]_i_94_n_0\
    );
\sprite_y[3]_i_95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed2_reg__0\(13),
      I1 => \seed2_reg__0\(18),
      I2 => \seed2_reg__0\(11),
      I3 => \sprite_y[3]_i_91_n_0\,
      O => \sprite_y[3]_i_95_n_0\
    );
\sprite_y[3]_i_96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed2_reg__0\(12),
      I1 => \seed2_reg__0\(17),
      I2 => \seed2_reg__0\(10),
      I3 => \sprite_y[3]_i_92_n_0\,
      O => \sprite_y[3]_i_96_n_0\
    );
\sprite_y[3]_i_97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed2_reg__0\(11),
      I1 => \seed2_reg__0\(16),
      I2 => \seed2_reg__0\(9),
      I3 => \sprite_y[3]_i_93_n_0\,
      O => \sprite_y[3]_i_97_n_0\
    );
\sprite_y[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => sprite_y0(4),
      I1 => \^restart_0\,
      I2 => \sprite_y[4]_i_2_n_0\,
      I3 => \sprite_y[4]_i_3_n_0\,
      O => \sprite_y[4]_i_1_n_0\
    );
\sprite_y[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0041"
    )
        port map (
      I0 => \sprite_y_reg[3]_i_3_n_4\,
      I1 => \sprite_y_reg[3]_i_3_n_5\,
      I2 => \sprite_y[3]_i_4_n_0\,
      I3 => sprite_y1(1),
      O => \sprite_y[4]_i_2_n_0\
    );
\sprite_y[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56AA"
    )
        port map (
      I0 => \sprite_y_reg[7]_i_3_n_7\,
      I1 => \sprite_y_reg[3]_i_3_n_4\,
      I2 => \sprite_y_reg[3]_i_3_n_5\,
      I3 => \sprite_y[3]_i_4_n_0\,
      O => \sprite_y[4]_i_3_n_0\
    );
\sprite_y[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => sprite_y0(5),
      I1 => \^restart_0\,
      I2 => \sprite_y[5]_i_2_n_0\,
      I3 => \sprite_y[5]_i_3_n_0\,
      O => \sprite_y[5]_i_1_n_0\
    );
\sprite_y[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDFFE"
    )
        port map (
      I0 => \sprite_y_reg[7]_i_3_n_7\,
      I1 => sprite_y1(1),
      I2 => \sprite_y[3]_i_4_n_0\,
      I3 => \sprite_y_reg[3]_i_3_n_5\,
      I4 => \sprite_y_reg[3]_i_3_n_4\,
      O => \sprite_y[5]_i_2_n_0\
    );
\sprite_y[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99955555"
    )
        port map (
      I0 => \sprite_y_reg[7]_i_3_n_6\,
      I1 => \sprite_y[3]_i_4_n_0\,
      I2 => \sprite_y_reg[3]_i_3_n_5\,
      I3 => \sprite_y_reg[3]_i_3_n_4\,
      I4 => \sprite_y_reg[7]_i_3_n_7\,
      O => \sprite_y[5]_i_3_n_0\
    );
\sprite_y[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B88B8B8B"
    )
        port map (
      I0 => sprite_y0(6),
      I1 => \^restart_0\,
      I2 => \sprite_y[7]_i_4_n_0\,
      I3 => \sprite_y[6]_i_2_n_0\,
      I4 => \sprite_y_reg[7]_i_3_n_6\,
      I5 => \sprite_y_reg[7]_i_3_n_5\,
      O => \sprite_y[6]_i_1_n_0\
    );
\sprite_y[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => \sprite_y_reg[7]_i_3_n_7\,
      I1 => \sprite_y_reg[3]_i_3_n_4\,
      I2 => \sprite_y_reg[3]_i_3_n_5\,
      I3 => \sprite_y[3]_i_4_n_0\,
      O => \sprite_y[6]_i_2_n_0\
    );
\sprite_y[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88B8BB8B"
    )
        port map (
      I0 => sprite_y0(7),
      I1 => \^restart_0\,
      I2 => \sprite_y_reg[7]_i_3_n_5\,
      I3 => \sprite_y[7]_i_4_n_0\,
      I4 => \sprite_y[7]_i_5_n_0\,
      O => \sprite_y[7]_i_1_n_0\
    );
\sprite_y[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed2_reg__0\(7),
      I1 => \sprite_y_reg[10]_i_4_0\(2),
      O => \sprite_y[7]_i_10_n_0\
    );
\sprite_y[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed2_reg__0\(6),
      I1 => \sprite_y_reg[10]_i_4_0\(1),
      O => \sprite_y[7]_i_11_n_0\
    );
\sprite_y[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed2_reg__0\(5),
      I1 => \sprite_y_reg[10]_i_4_0\(0),
      O => \sprite_y[7]_i_12_n_0\
    );
\sprite_y[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \seed2_reg__0\(4),
      I1 => \sprite_y_reg[7]_i_14_n_7\,
      O => \sprite_y[7]_i_13_n_0\
    );
\sprite_y[7]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^sprite_y[3]_i_22\(1),
      I1 => \^sprite_y[3]_i_31\(0),
      O => \sprite_y[7]_i_17_n_0\
    );
\sprite_y[7]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed2_reg__0\(17),
      I1 => \seed2_reg__0\(24),
      I2 => \seed2_reg__0\(19),
      O => \sprite_y[7]_i_33_n_0\
    );
\sprite_y[7]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \seed2_reg__0\(18),
      I1 => \seed2_reg__0\(23),
      I2 => \seed2_reg__0\(16),
      O => \sprite_y[7]_i_34_n_0\
    );
\sprite_y[7]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \seed2_reg__0\(20),
      I1 => \seed2_reg__0\(25),
      I2 => \seed2_reg__0\(18),
      I3 => \seed2_reg__0\(19),
      I4 => \seed2_reg__0\(21),
      I5 => \seed2_reg__0\(26),
      O => \sprite_y[7]_i_35_n_0\
    );
\sprite_y[7]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sprite_y[7]_i_33_n_0\,
      I1 => \seed2_reg__0\(18),
      I2 => \seed2_reg__0\(20),
      I3 => \seed2_reg__0\(25),
      O => \sprite_y[7]_i_36_n_0\
    );
\sprite_y[7]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \seed2_reg__0\(17),
      I1 => \seed2_reg__0\(24),
      I2 => \seed2_reg__0\(19),
      I3 => \sprite_y[7]_i_34_n_0\,
      O => \sprite_y[7]_i_37_n_0\
    );
\sprite_y[7]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \sprite_y_reg[3]_i_134_n_0\,
      I1 => \sprite_y_reg[3]_i_135_n_6\,
      I2 => \seed2_reg__0\(16),
      O => \sprite_y[7]_i_38_n_0\
    );
\sprite_y[7]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"871E78E1"
    )
        port map (
      I0 => \seed2_reg__0\(17),
      I1 => \sprite_y_reg[3]_i_135_n_5\,
      I2 => \sprite_y_reg[3]_i_135_n_0\,
      I3 => \sprite_y_reg[3]_i_134_n_0\,
      I4 => \seed2_reg__0\(18),
      O => \sprite_y[7]_i_39_n_0\
    );
\sprite_y[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A955B95555555557"
    )
        port map (
      I0 => \sprite_y_reg[7]_i_3_n_6\,
      I1 => \sprite_y_reg[3]_i_3_n_4\,
      I2 => \sprite_y_reg[3]_i_3_n_5\,
      I3 => \sprite_y[3]_i_4_n_0\,
      I4 => sprite_y1(1),
      I5 => \sprite_y_reg[7]_i_3_n_7\,
      O => \sprite_y[7]_i_4_n_0\
    );
\sprite_y[7]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \sprite_y[7]_i_38_n_0\,
      I1 => \sprite_y_reg[3]_i_135_n_5\,
      I2 => \sprite_y_reg[3]_i_134_n_0\,
      I3 => \seed2_reg__0\(17),
      O => \sprite_y[7]_i_40_n_0\
    );
\sprite_y[7]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \seed2_reg__0\(25),
      I1 => \seed2_reg__0\(27),
      I2 => \seed2_reg__0\(29),
      O => \sprite_y[7]_i_41_n_0\
    );
\sprite_y[7]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \seed2_reg__0\(30),
      I1 => \seed2_reg__0\(28),
      I2 => \seed2_reg__0\(26),
      I3 => \seed2_reg__0\(27),
      I4 => \seed2_reg__0\(29),
      I5 => \seed2_reg__0\(31),
      O => \sprite_y[7]_i_42_n_0\
    );
\sprite_y[7]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \sprite_y[7]_i_41_n_0\,
      I1 => \seed2_reg__0\(26),
      I2 => \seed2_reg__0\(28),
      I3 => \seed2_reg__0\(30),
      O => \sprite_y[7]_i_43_n_0\
    );
\sprite_y[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC378877"
    )
        port map (
      I0 => \sprite_y_reg[10]_i_4_n_5\,
      I1 => \sprite_y[10]_i_6_n_0\,
      I2 => \sprite_y_reg[10]_i_4_n_7\,
      I3 => \sprite_y_reg[7]_i_3_n_4\,
      I4 => \sprite_y_reg[10]_i_4_n_6\,
      O => \sprite_y[7]_i_5_n_0\
    );
\sprite_y[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \sprite_y_reg[15]_i_7_n_4\,
      O => \sprite_y[7]_i_6_n_0\
    );
\sprite_y[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \sprite_y_reg[15]_i_7_n_4\,
      O => \sprite_y[7]_i_7_n_0\
    );
\sprite_y[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \sprite_y_reg[15]_i_7_n_4\,
      O => \sprite_y[7]_i_8_n_0\
    );
\sprite_y[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \sprite_y_reg[15]_i_7_n_4\,
      O => \sprite_y[7]_i_9_n_0\
    );
\sprite_y[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => sprite_y0(8),
      I1 => \^restart_0\,
      I2 => \sprite_y[8]_i_2_n_0\,
      I3 => \sprite_y[8]_i_3_n_0\,
      O => \sprite_y[8]_i_1_n_0\
    );
\sprite_y[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAAFAFEBEFAFAF"
    )
        port map (
      I0 => \sprite_y[10]_i_5_n_0\,
      I1 => \sprite_y_reg[10]_i_4_n_6\,
      I2 => \sprite_y_reg[7]_i_3_n_4\,
      I3 => \sprite_y_reg[10]_i_4_n_7\,
      I4 => \sprite_y[10]_i_6_n_0\,
      I5 => \sprite_y_reg[10]_i_4_n_5\,
      O => \sprite_y[8]_i_2_n_0\
    );
\sprite_y[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65756555"
    )
        port map (
      I0 => \sprite_y_reg[10]_i_4_n_7\,
      I1 => \sprite_y_reg[7]_i_3_n_4\,
      I2 => \sprite_y[10]_i_6_n_0\,
      I3 => \sprite_y_reg[10]_i_4_n_5\,
      I4 => \sprite_y_reg[10]_i_4_n_6\,
      O => \sprite_y[8]_i_3_n_0\
    );
\sprite_y[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB88BB8B88BB8B8"
    )
        port map (
      I0 => sprite_y0(9),
      I1 => \^restart_0\,
      I2 => \sprite_y[10]_i_2_n_0\,
      I3 => \sprite_y[10]_i_3_n_0\,
      I4 => \sprite_y_reg[10]_i_4_n_5\,
      I5 => \sprite_y_reg[10]_i_4_n_6\,
      O => \sprite_y[9]_i_1_n_0\
    );
sprite_y_direction_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFFFFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => sprite_y_direction_i_4_n_0,
      O => \^sprite_y_reg[2]_0\
    );
sprite_y_direction_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0017001700000017"
    )
        port map (
      I0 => \o_state[2]_i_6_n_0\,
      I1 => \^o_state_reg[0]_0\,
      I2 => \^o_state_reg[1]_0\,
      I3 => \^o_state_reg[2]_0\,
      I4 => prev_restart,
      I5 => restart,
      O => \o_state_reg[0]_1\
    );
sprite_y_direction_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(6),
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      I5 => \o_state[2]_i_13_n_0\,
      O => sprite_y_direction_i_4_n_0
    );
sprite_y_direction_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => sprite_y_direction_reg_0,
      Q => \^sprite_y_direction__0\,
      R => '0'
    );
\sprite_y_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y_0,
      D => \sprite_y[0]_i_1_n_0\,
      Q => \^q\(0),
      R => '0'
    );
\sprite_y_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y_0,
      D => \sprite_y[10]_i_1_n_0\,
      Q => \^q\(10),
      R => '0'
    );
\sprite_y_reg[10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y[10]_i_8_0\(0),
      CO(3 downto 1) => \NLW_sprite_y_reg[10]_i_10_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sprite_y_reg[10]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^sprite_y[3]_i_22\(2),
      O(3 downto 2) => \NLW_sprite_y_reg[10]_i_10_O_UNCONNECTED\(3 downto 2),
      O(1) => \sprite_y_reg[10]_i_10_n_6\,
      O(0) => \sprite_y_reg[10]_i_10_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \sprite_y[10]_i_12_n_0\,
      S(0) => \sprite_y[10]_i_8_1\(0)
    );
\sprite_y_reg[10]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[7]_i_14_n_0\,
      CO(3 downto 2) => \NLW_sprite_y_reg[10]_i_17_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sprite_y_reg[10]_i_17_n_2\,
      CO(0) => \sprite_y_reg[10]_i_17_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \sprite_y[10]_i_18_n_0\,
      DI(0) => \sprite_y[10]_i_19_n_0\,
      O(3) => \NLW_sprite_y_reg[10]_i_17_O_UNCONNECTED\(3),
      O(2) => \sprite_y_reg[10]_i_17_n_5\,
      O(1 downto 0) => \^sprite_y[10]_i_22\(1 downto 0),
      S(3) => '0',
      S(2) => \sprite_y[10]_i_20_n_0\,
      S(1) => \sprite_y[10]_i_21_n_0\,
      S(0) => \sprite_y[10]_i_14\(0)
    );
\sprite_y_reg[10]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[7]_i_3_n_0\,
      CO(3 downto 2) => \NLW_sprite_y_reg[10]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sprite_y_reg[10]_i_4_n_2\,
      CO(0) => \sprite_y_reg[10]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \seed2_reg__0\(9 downto 8),
      O(3) => \NLW_sprite_y_reg[10]_i_4_O_UNCONNECTED\(3),
      O(2) => \sprite_y_reg[10]_i_4_n_5\,
      O(1) => \sprite_y_reg[10]_i_4_n_6\,
      O(0) => \sprite_y_reg[10]_i_4_n_7\,
      S(3) => '0',
      S(2) => \sprite_y[10]_i_7_n_0\,
      S(1) => \sprite_y[10]_i_8_n_0\,
      S(0) => \sprite_y[10]_i_9_n_0\
    );
\sprite_y_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y_0,
      D => \sprite_y[11]_i_1_n_0\,
      Q => \^q\(11),
      R => \^e\(0)
    );
\sprite_y_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[7]_i_2_n_0\,
      CO(3) => \sprite_y_reg[11]_i_2_n_0\,
      CO(2) => \sprite_y_reg[11]_i_2_n_1\,
      CO(1) => \sprite_y_reg[11]_i_2_n_2\,
      CO(0) => \sprite_y_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(11 downto 8),
      O(3 downto 0) => sprite_y0(11 downto 8),
      S(3) => \sprite_y[11]_i_3_n_0\,
      S(2) => \sprite_y[11]_i_4_n_0\,
      S(1) => \sprite_y[11]_i_5_n_0\,
      S(0) => \sprite_y[11]_i_6_n_0\
    );
\sprite_y_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y_0,
      D => \sprite_y[12]_i_1_n_0\,
      Q => \^q\(12),
      R => \^e\(0)
    );
\sprite_y_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y_0,
      D => \sprite_y[13]_i_1_n_0\,
      Q => \^q\(13),
      R => \^e\(0)
    );
\sprite_y_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y_0,
      D => \sprite_y[14]_i_1_n_0\,
      Q => \^q\(14),
      R => \^e\(0)
    );
\sprite_y_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y_0,
      D => \sprite_y[15]_i_1_n_0\,
      Q => \^q\(15),
      R => \^e\(0)
    );
\sprite_y_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[11]_i_2_n_0\,
      CO(3) => \NLW_sprite_y_reg[15]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \sprite_y_reg[15]_i_2_n_1\,
      CO(1) => \sprite_y_reg[15]_i_2_n_2\,
      CO(0) => \sprite_y_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^q\(14 downto 12),
      O(3 downto 0) => sprite_y0(15 downto 12),
      S(3) => \sprite_y[15]_i_3_n_0\,
      S(2) => \sprite_y[15]_i_4_n_0\,
      S(1) => \sprite_y[15]_i_5_n_0\,
      S(0) => \sprite_y[15]_i_6_n_0\
    );
\sprite_y_reg[15]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_sprite_y_reg[15]_i_7_CO_UNCONNECTED\(3),
      CO(2) => \sprite_y_reg[15]_i_7_n_1\,
      CO(1) => \sprite_y_reg[15]_i_7_n_2\,
      CO(0) => \sprite_y_reg[15]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sprite_y[15]_i_8_n_0\,
      DI(1) => \sprite_y[15]_i_9_n_0\,
      DI(0) => '0',
      O(3) => \sprite_y_reg[15]_i_7_n_4\,
      O(2) => \sprite_y_reg[15]_i_7_n_5\,
      O(1) => \sprite_y_reg[15]_i_7_n_6\,
      O(0) => \sprite_y_reg[15]_i_7_n_7\,
      S(3) => '1',
      S(2) => \sprite_y[15]_i_10_n_0\,
      S(1) => \sprite_y[15]_i_11_n_0\,
      S(0) => \sprite_y[15]_i_12_n_0\
    );
\sprite_y_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y_0,
      D => \sprite_y[1]_i_1_n_0\,
      Q => \^q\(1),
      R => '0'
    );
\sprite_y_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => sprite_y_0,
      D => \sprite_y[2]_i_1_n_0\,
      Q => \^q\(2),
      R => '0'
    );
\sprite_y_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => sprite_y_0,
      D => \sprite_y[3]_i_1_n_0\,
      Q => \^q\(3),
      R => '0'
    );
\sprite_y_reg[3]_i_107\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_148_n_0\,
      CO(3) => \sprite_y_reg[3]_i_107_n_0\,
      CO(2) => \sprite_y_reg[3]_i_107_n_1\,
      CO(1) => \sprite_y_reg[3]_i_107_n_2\,
      CO(0) => \sprite_y_reg[3]_i_107_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_y[3]_i_151_n_0\,
      DI(2) => \sprite_y[3]_i_152_n_0\,
      DI(1) => \sprite_y[3]_i_153_n_0\,
      DI(0) => \sprite_y[3]_i_154_n_0\,
      O(3 downto 0) => \seed2_reg[0]_1\(3 downto 0),
      S(3) => \sprite_y[3]_i_155_n_0\,
      S(2) => \sprite_y[3]_i_156_n_0\,
      S(1) => \sprite_y[3]_i_157_n_0\,
      S(0) => \sprite_y[3]_i_158_n_0\
    );
\sprite_y_reg[3]_i_108\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_149_n_0\,
      CO(3) => \sprite_y_reg[3]_i_108_n_0\,
      CO(2) => \sprite_y_reg[3]_i_108_n_1\,
      CO(1) => \sprite_y_reg[3]_i_108_n_2\,
      CO(0) => \sprite_y_reg[3]_i_108_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_y[3]_i_159_n_0\,
      DI(2) => \sprite_y[3]_i_160_n_0\,
      DI(1) => \sprite_y[3]_i_161_n_0\,
      DI(0) => \sprite_y[3]_i_162_n_0\,
      O(3 downto 0) => \seed2_reg[12]_2\(3 downto 0),
      S(3) => \sprite_y[3]_i_163_n_0\,
      S(2) => \sprite_y[3]_i_164_n_0\,
      S(1) => \sprite_y[3]_i_165_n_0\,
      S(0) => \sprite_y[3]_i_166_n_0\
    );
\sprite_y_reg[3]_i_109\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_150_n_0\,
      CO(3) => \sprite_y_reg[3]_i_109_n_0\,
      CO(2) => \sprite_y_reg[3]_i_109_n_1\,
      CO(1) => \sprite_y_reg[3]_i_109_n_2\,
      CO(0) => \sprite_y_reg[3]_i_109_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_y[3]_i_167_n_0\,
      DI(2) => \sprite_y[3]_i_168_n_0\,
      DI(1) => \sprite_y[3]_i_169_n_0\,
      DI(0) => \sprite_y[3]_i_170_n_0\,
      O(3 downto 0) => \seed2_reg[7]_2\(3 downto 0),
      S(3) => \sprite_y[3]_i_171_n_0\,
      S(2) => \sprite_y[3]_i_172_n_0\,
      S(1) => \sprite_y[3]_i_173_n_0\,
      S(0) => \sprite_y[3]_i_174_n_0\
    );
\sprite_y_reg[3]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_14_n_0\,
      CO(3) => \sprite_y_reg[3]_i_13_n_0\,
      CO(2) => \sprite_y_reg[3]_i_13_n_1\,
      CO(1) => \sprite_y_reg[3]_i_13_n_2\,
      CO(0) => \sprite_y_reg[3]_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sprite_y_reg[10]_i_11_1\(3 downto 0),
      O(3 downto 0) => \^sprite_y[3]_i_22\(3 downto 0),
      S(3 downto 0) => \sprite_y_reg[10]_i_11_2\(3 downto 0)
    );
\sprite_y_reg[3]_i_134\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_138_n_0\,
      CO(3) => \sprite_y_reg[3]_i_134_n_0\,
      CO(2) => \NLW_sprite_y_reg[3]_i_134_CO_UNCONNECTED\(2),
      CO(1) => \sprite_y_reg[3]_i_134_n_2\,
      CO(0) => \sprite_y_reg[3]_i_134_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \seed2_reg__0\(31 downto 29),
      O(3) => \NLW_sprite_y_reg[3]_i_134_O_UNCONNECTED\(3),
      O(2) => \sprite_y_reg[3]_i_134_n_5\,
      O(1) => \sprite_y_reg[3]_i_134_n_6\,
      O(0) => \sprite_y_reg[3]_i_134_n_7\,
      S(3) => '1',
      S(2) => \sprite_y[3]_i_177_n_0\,
      S(1) => \sprite_y[3]_i_178_n_0\,
      S(0) => \sprite_y[3]_i_179_n_0\
    );
\sprite_y_reg[3]_i_135\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_136_n_0\,
      CO(3) => \sprite_y_reg[3]_i_135_n_0\,
      CO(2) => \NLW_sprite_y_reg[3]_i_135_CO_UNCONNECTED\(2),
      CO(1) => \sprite_y_reg[3]_i_135_n_2\,
      CO(0) => \sprite_y_reg[3]_i_135_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \seed2_reg__0\(30),
      DI(0) => \sprite_y[3]_i_180_n_0\,
      O(3) => \NLW_sprite_y_reg[3]_i_135_O_UNCONNECTED\(3),
      O(2) => \sprite_y_reg[3]_i_135_n_5\,
      O(1) => \sprite_y_reg[3]_i_135_n_6\,
      O(0) => \sprite_y_reg[3]_i_135_n_7\,
      S(3) => '1',
      S(2) => \seed2_reg__0\(31),
      S(1) => \sprite_y[3]_i_181_n_0\,
      S(0) => \sprite_y[3]_i_182_n_0\
    );
\sprite_y_reg[3]_i_136\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_137_n_0\,
      CO(3) => \sprite_y_reg[3]_i_136_n_0\,
      CO(2) => \sprite_y_reg[3]_i_136_n_1\,
      CO(1) => \sprite_y_reg[3]_i_136_n_2\,
      CO(0) => \sprite_y_reg[3]_i_136_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_y[3]_i_183_n_0\,
      DI(2) => \sprite_y[3]_i_184_n_0\,
      DI(1) => \sprite_y[3]_i_185_n_0\,
      DI(0) => \sprite_y[3]_i_186_n_0\,
      O(3) => \sprite_y_reg[3]_i_136_n_4\,
      O(2) => \sprite_y_reg[3]_i_136_n_5\,
      O(1) => \sprite_y_reg[3]_i_136_n_6\,
      O(0) => \sprite_y_reg[3]_i_136_n_7\,
      S(3) => \sprite_y[3]_i_187_n_0\,
      S(2) => \sprite_y[3]_i_188_n_0\,
      S(1) => \sprite_y[3]_i_189_n_0\,
      S(0) => \sprite_y[3]_i_190_n_0\
    );
\sprite_y_reg[3]_i_137\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_175_n_0\,
      CO(3) => \sprite_y_reg[3]_i_137_n_0\,
      CO(2) => \sprite_y_reg[3]_i_137_n_1\,
      CO(1) => \sprite_y_reg[3]_i_137_n_2\,
      CO(0) => \sprite_y_reg[3]_i_137_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_y[3]_i_191_n_0\,
      DI(2) => \sprite_y[3]_i_192_n_0\,
      DI(1) => \sprite_y[3]_i_193_n_0\,
      DI(0) => \sprite_y[3]_i_194_n_0\,
      O(3) => \sprite_y_reg[3]_i_137_n_4\,
      O(2) => \sprite_y_reg[3]_i_137_n_5\,
      O(1) => \sprite_y_reg[3]_i_137_n_6\,
      O(0) => \sprite_y_reg[3]_i_137_n_7\,
      S(3) => \sprite_y[3]_i_195_n_0\,
      S(2) => \sprite_y[3]_i_196_n_0\,
      S(1) => \sprite_y[3]_i_197_n_0\,
      S(0) => \sprite_y[3]_i_198_n_0\
    );
\sprite_y_reg[3]_i_138\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_176_n_0\,
      CO(3) => \sprite_y_reg[3]_i_138_n_0\,
      CO(2) => \sprite_y_reg[3]_i_138_n_1\,
      CO(1) => \sprite_y_reg[3]_i_138_n_2\,
      CO(0) => \sprite_y_reg[3]_i_138_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \seed2_reg__0\(28 downto 25),
      O(3) => \sprite_y_reg[3]_i_138_n_4\,
      O(2) => \sprite_y_reg[3]_i_138_n_5\,
      O(1) => \sprite_y_reg[3]_i_138_n_6\,
      O(0) => \sprite_y_reg[3]_i_138_n_7\,
      S(3) => \sprite_y[3]_i_199_n_0\,
      S(2) => \sprite_y[3]_i_200_n_0\,
      S(1) => \sprite_y[3]_i_201_n_0\,
      S(0) => \sprite_y[3]_i_202_n_0\
    );
\sprite_y_reg[3]_i_139\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_203_n_0\,
      CO(3) => \sprite_y_reg[3]_i_139_n_0\,
      CO(2) => \sprite_y_reg[3]_i_139_n_1\,
      CO(1) => \sprite_y_reg[3]_i_139_n_2\,
      CO(0) => \sprite_y_reg[3]_i_139_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_y[3]_i_204_n_0\,
      DI(2) => \sprite_y[3]_i_205_n_0\,
      DI(1) => \sprite_y_reg[3]_i_139_1\(0),
      DI(0) => \sprite_y[3]_i_207_n_0\,
      O(3 downto 0) => \NLW_sprite_y_reg[3]_i_139_O_UNCONNECTED\(3 downto 0),
      S(3) => \sprite_y[3]_i_208_n_0\,
      S(2) => \sprite_y[3]_i_209_n_0\,
      S(1) => \sprite_y[3]_i_210_n_0\,
      S(0) => \sprite_y_reg[3]_i_98_0\(0)
    );
\sprite_y_reg[3]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_23_n_0\,
      CO(3) => \sprite_y_reg[3]_i_14_n_0\,
      CO(2) => \sprite_y_reg[3]_i_14_n_1\,
      CO(1) => \sprite_y_reg[3]_i_14_n_2\,
      CO(0) => \sprite_y_reg[3]_i_14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sprite_y_reg[10]_i_11\(3 downto 0),
      O(3) => \^sprite_y[3]_i_31\(0),
      O(2 downto 0) => \NLW_sprite_y_reg[3]_i_14_O_UNCONNECTED\(2 downto 0),
      S(3 downto 0) => \sprite_y_reg[10]_i_11_0\(3 downto 0)
    );
\sprite_y_reg[3]_i_148\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_212_n_0\,
      CO(3) => \sprite_y_reg[3]_i_148_n_0\,
      CO(2) => \sprite_y_reg[3]_i_148_n_1\,
      CO(1) => \sprite_y_reg[3]_i_148_n_2\,
      CO(0) => \sprite_y_reg[3]_i_148_n_3\,
      CYINIT => '0',
      DI(3) => \seed2_reg__0\(0),
      DI(2 downto 0) => \^seed2_reg_0\(2 downto 0),
      O(3 downto 0) => \seed2_reg[0]_0\(3 downto 0),
      S(3) => \sprite_y[3]_i_216_n_0\,
      S(2 downto 0) => \sprite_y[3]_i_140\(2 downto 0)
    );
\sprite_y_reg[3]_i_149\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_213_n_0\,
      CO(3) => \sprite_y_reg[3]_i_149_n_0\,
      CO(2) => \sprite_y_reg[3]_i_149_n_1\,
      CO(1) => \sprite_y_reg[3]_i_149_n_2\,
      CO(0) => \sprite_y_reg[3]_i_149_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_y[3]_i_220_n_0\,
      DI(2) => \sprite_y[3]_i_221_n_0\,
      DI(1) => \sprite_y[3]_i_222_n_0\,
      DI(0) => \sprite_y[3]_i_223_n_0\,
      O(3 downto 0) => \seed2_reg[8]_1\(3 downto 0),
      S(3) => \sprite_y[3]_i_224_n_0\,
      S(2) => \sprite_y[3]_i_225_n_0\,
      S(1) => \sprite_y[3]_i_226_n_0\,
      S(0) => \sprite_y[3]_i_227_n_0\
    );
\sprite_y_reg[3]_i_150\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_y_reg[3]_i_150_n_0\,
      CO(2) => \sprite_y_reg[3]_i_150_n_1\,
      CO(1) => \sprite_y_reg[3]_i_150_n_2\,
      CO(0) => \sprite_y_reg[3]_i_150_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \seed2_reg__0\(7 downto 5),
      DI(0) => '0',
      O(3 downto 0) => \^seed2_reg[7]_1\(3 downto 0),
      S(3) => \sprite_y[3]_i_228_n_0\,
      S(2) => \sprite_y[3]_i_229_n_0\,
      S(1) => \sprite_y[3]_i_230_n_0\,
      S(0) => \seed2_reg__0\(4)
    );
\sprite_y_reg[3]_i_175\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_231_n_0\,
      CO(3) => \sprite_y_reg[3]_i_175_n_0\,
      CO(2) => \sprite_y_reg[3]_i_175_n_1\,
      CO(1) => \sprite_y_reg[3]_i_175_n_2\,
      CO(0) => \sprite_y_reg[3]_i_175_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_y[3]_i_232_n_0\,
      DI(2) => \sprite_y[3]_i_233_n_0\,
      DI(1) => \sprite_y[3]_i_234_n_0\,
      DI(0) => \sprite_y[3]_i_235_n_0\,
      O(3) => \sprite_y_reg[3]_i_175_n_4\,
      O(2) => \sprite_y_reg[3]_i_175_n_5\,
      O(1) => \sprite_y_reg[3]_i_175_n_6\,
      O(0) => \sprite_y_reg[3]_i_175_n_7\,
      S(3) => \sprite_y[3]_i_236_n_0\,
      S(2) => \sprite_y[3]_i_237_n_0\,
      S(1) => \sprite_y[3]_i_238_n_0\,
      S(0) => \sprite_y[3]_i_239_n_0\
    );
\sprite_y_reg[3]_i_176\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_214_n_0\,
      CO(3) => \sprite_y_reg[3]_i_176_n_0\,
      CO(2) => \sprite_y_reg[3]_i_176_n_1\,
      CO(1) => \sprite_y_reg[3]_i_176_n_2\,
      CO(0) => \sprite_y_reg[3]_i_176_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \seed2_reg__0\(24 downto 21),
      O(3) => \sprite_y_reg[3]_i_176_n_4\,
      O(2) => \sprite_y_reg[3]_i_176_n_5\,
      O(1) => \sprite_y_reg[3]_i_176_n_6\,
      O(0) => \sprite_y_reg[3]_i_176_n_7\,
      S(3) => \sprite_y[3]_i_240_n_0\,
      S(2) => \sprite_y[3]_i_241_n_0\,
      S(1) => \sprite_y[3]_i_242_n_0\,
      S(0) => \sprite_y[3]_i_243_n_0\
    );
\sprite_y_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_y_reg[3]_i_2_n_0\,
      CO(2) => \sprite_y_reg[3]_i_2_n_1\,
      CO(1) => \sprite_y_reg[3]_i_2_n_2\,
      CO(0) => \sprite_y_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 0) => sprite_y0(3 downto 0),
      S(3) => \sprite_y[3]_i_5_n_0\,
      S(2) => \sprite_y[3]_i_6_n_0\,
      S(1) => \sprite_y[3]_i_7_n_0\,
      S(0) => \sprite_y[3]_i_8_n_0\
    );
\sprite_y_reg[3]_i_203\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_y_reg[3]_i_203_n_0\,
      CO(2) => \sprite_y_reg[3]_i_203_n_1\,
      CO(1) => \sprite_y_reg[3]_i_203_n_2\,
      CO(0) => \sprite_y_reg[3]_i_203_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_y[3]_i_244_n_0\,
      DI(2) => \sprite_y[3]_i_245_n_0\,
      DI(1) => \sprite_y[3]_i_246_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_sprite_y_reg[3]_i_203_O_UNCONNECTED\(3 downto 0),
      S(3) => \sprite_y_reg[3]_i_139_0\(0),
      S(2) => \sprite_y[3]_i_248_n_0\,
      S(1) => \sprite_y[3]_i_249_n_0\,
      S(0) => \sprite_y[3]_i_250_n_0\
    );
\sprite_y_reg[3]_i_212\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_251_n_0\,
      CO(3) => \sprite_y_reg[3]_i_212_n_0\,
      CO(2) => \sprite_y_reg[3]_i_212_n_1\,
      CO(1) => \sprite_y_reg[3]_i_212_n_2\,
      CO(0) => \sprite_y_reg[3]_i_212_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^seed2_reg[16]_0\(3 downto 0),
      O(3) => \^seed2_reg[16]_2\(0),
      O(2) => \sprite_y_reg[3]_i_212_n_5\,
      O(1) => \sprite_y_reg[3]_i_212_n_6\,
      O(0) => \sprite_y_reg[3]_i_212_n_7\,
      S(3 downto 0) => \sprite_y[3]_i_204_0\(3 downto 0)
    );
\sprite_y_reg[3]_i_213\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_252_n_0\,
      CO(3) => \sprite_y_reg[3]_i_213_n_0\,
      CO(2) => \sprite_y_reg[3]_i_213_n_1\,
      CO(1) => \sprite_y_reg[3]_i_213_n_2\,
      CO(0) => \sprite_y_reg[3]_i_213_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_y[3]_i_258_n_0\,
      DI(2) => \sprite_y[3]_i_259_n_0\,
      DI(1) => \sprite_y[3]_i_260_n_0\,
      DI(0) => \sprite_y[3]_i_261_n_0\,
      O(3) => \^seed2_reg[4]_1\(0),
      O(2) => \sprite_y_reg[3]_i_213_n_5\,
      O(1) => \sprite_y_reg[3]_i_213_n_6\,
      O(0) => \sprite_y_reg[3]_i_213_n_7\,
      S(3) => \sprite_y[3]_i_262_n_0\,
      S(2) => \sprite_y[3]_i_263_n_0\,
      S(1) => \sprite_y[3]_i_264_n_0\,
      S(0) => \sprite_y[3]_i_265_n_0\
    );
\sprite_y_reg[3]_i_214\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_215_n_0\,
      CO(3) => \sprite_y_reg[3]_i_214_n_0\,
      CO(2) => \sprite_y_reg[3]_i_214_n_1\,
      CO(1) => \sprite_y_reg[3]_i_214_n_2\,
      CO(0) => \sprite_y_reg[3]_i_214_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \seed2_reg__0\(20 downto 17),
      O(3) => \sprite_y_reg[3]_i_214_n_4\,
      O(2) => \sprite_y_reg[3]_i_214_n_5\,
      O(1 downto 0) => \^seed2_reg_0\(2 downto 1),
      S(3) => \sprite_y[3]_i_266_n_0\,
      S(2) => \sprite_y[3]_i_267_n_0\,
      S(1) => \sprite_y[3]_i_268_n_0\,
      S(0) => \sprite_y[3]_i_269_n_0\
    );
\sprite_y_reg[3]_i_215\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_253_n_0\,
      CO(3) => \sprite_y_reg[3]_i_215_n_0\,
      CO(2) => \sprite_y_reg[3]_i_215_n_1\,
      CO(1) => \sprite_y_reg[3]_i_215_n_2\,
      CO(0) => \sprite_y_reg[3]_i_215_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \seed2_reg__0\(16 downto 13),
      O(3) => \^seed2_reg_0\(0),
      O(2 downto 0) => \^seed2_reg[16]_0\(3 downto 1),
      S(3) => \sprite_y[3]_i_270_n_0\,
      S(2) => \sprite_y[3]_i_271_n_0\,
      S(1) => \sprite_y[3]_i_272_n_0\,
      S(0) => \sprite_y[3]_i_273_n_0\
    );
\sprite_y_reg[3]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_38_n_0\,
      CO(3) => \sprite_y_reg[3]_i_23_n_0\,
      CO(2) => \sprite_y_reg[3]_i_23_n_1\,
      CO(1) => \sprite_y_reg[3]_i_23_n_2\,
      CO(0) => \sprite_y_reg[3]_i_23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sprite_y_reg[3]_i_14_0\(3 downto 0),
      O(3 downto 0) => \NLW_sprite_y_reg[3]_i_23_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \sprite_y_reg[3]_i_14_1\(3 downto 0)
    );
\sprite_y_reg[3]_i_231\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_274_n_0\,
      CO(3) => \sprite_y_reg[3]_i_231_n_0\,
      CO(2) => \sprite_y_reg[3]_i_231_n_1\,
      CO(1) => \sprite_y_reg[3]_i_231_n_2\,
      CO(0) => \sprite_y_reg[3]_i_231_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_y[3]_i_275_n_0\,
      DI(2) => \sprite_y[3]_i_276_n_0\,
      DI(1) => \sprite_y[3]_i_277_n_0\,
      DI(0) => \sprite_y[3]_i_278_n_0\,
      O(3) => \sprite_y_reg[3]_i_231_n_4\,
      O(2) => \sprite_y_reg[3]_i_231_n_5\,
      O(1) => \sprite_y_reg[3]_i_231_n_6\,
      O(0) => \seed2_reg[15]_0\(0),
      S(3) => \sprite_y[3]_i_279_n_0\,
      S(2) => \sprite_y[3]_i_280_n_0\,
      S(1) => \sprite_y[3]_i_281_n_0\,
      S(0) => \sprite_y[3]_i_282_n_0\
    );
\sprite_y_reg[3]_i_251\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_283_n_0\,
      CO(3) => \sprite_y_reg[3]_i_251_n_0\,
      CO(2) => \sprite_y_reg[3]_i_251_n_1\,
      CO(1) => \sprite_y_reg[3]_i_251_n_2\,
      CO(0) => \sprite_y_reg[3]_i_251_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^seed2_reg[12]_1\(3 downto 0),
      O(3) => \sprite_y_reg[3]_i_251_n_4\,
      O(2 downto 0) => \^seed2_reg[12]_0\(2 downto 0),
      S(3 downto 0) => \sprite_y[3]_i_247\(3 downto 0)
    );
\sprite_y_reg[3]_i_252\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_y_reg[3]_i_252_n_0\,
      CO(2) => \sprite_y_reg[3]_i_252_n_1\,
      CO(1) => \sprite_y_reg[3]_i_252_n_2\,
      CO(0) => \sprite_y_reg[3]_i_252_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_y[3]_i_289_n_0\,
      DI(2) => \sprite_y[3]_i_290_n_0\,
      DI(1) => \sprite_y[3]_i_291_n_0\,
      DI(0) => '0',
      O(3) => \sprite_y_reg[3]_i_252_n_4\,
      O(2 downto 0) => \^seed2_reg[2]_0\(2 downto 0),
      S(3) => \sprite_y[3]_i_292_n_0\,
      S(2) => \sprite_y[3]_i_293_n_0\,
      S(1) => \sprite_y[3]_i_294_n_0\,
      S(0) => \sprite_y[3]_i_295_n_0\
    );
\sprite_y_reg[3]_i_253\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_284_n_0\,
      CO(3) => \sprite_y_reg[3]_i_253_n_0\,
      CO(2) => \sprite_y_reg[3]_i_253_n_1\,
      CO(1) => \sprite_y_reg[3]_i_253_n_2\,
      CO(0) => \sprite_y_reg[3]_i_253_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \seed2_reg__0\(12 downto 9),
      O(3) => \^seed2_reg[16]_0\(0),
      O(2 downto 0) => \^seed2_reg[12]_1\(3 downto 1),
      S(3) => \sprite_y[3]_i_296_n_0\,
      S(2) => \sprite_y[3]_i_297_n_0\,
      S(1) => \sprite_y[3]_i_298_n_0\,
      S(0) => \sprite_y[3]_i_299_n_0\
    );
\sprite_y_reg[3]_i_274\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_300_n_0\,
      CO(3) => \sprite_y_reg[3]_i_274_n_0\,
      CO(2) => \sprite_y_reg[3]_i_274_n_1\,
      CO(1) => \sprite_y_reg[3]_i_274_n_2\,
      CO(0) => \sprite_y_reg[3]_i_274_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_y[3]_i_301_n_0\,
      DI(2) => \sprite_y[3]_i_302_n_0\,
      DI(1) => \sprite_y[3]_i_303_n_0\,
      DI(0) => \sprite_y[3]_i_304_n_0\,
      O(3 downto 0) => \seed2_reg[11]_0\(3 downto 0),
      S(3) => \sprite_y[3]_i_305_n_0\,
      S(2) => \sprite_y[3]_i_306_n_0\,
      S(1) => \sprite_y[3]_i_307_n_0\,
      S(0) => \sprite_y[3]_i_308_n_0\
    );
\sprite_y_reg[3]_i_283\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_309_n_0\,
      CO(3) => \sprite_y_reg[3]_i_283_n_0\,
      CO(2) => \sprite_y_reg[3]_i_283_n_1\,
      CO(1) => \sprite_y_reg[3]_i_283_n_2\,
      CO(0) => \sprite_y_reg[3]_i_283_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^seed2_reg[8]_0\(3 downto 0),
      O(3) => \sprite_y_reg[3]_i_283_n_4\,
      O(2) => \sprite_y_reg[3]_i_283_n_5\,
      O(1 downto 0) => \NLW_sprite_y_reg[3]_i_283_O_UNCONNECTED\(1 downto 0),
      S(3 downto 0) => \sprite_y[3]_i_250_0\(3 downto 0)
    );
\sprite_y_reg[3]_i_284\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_310_n_0\,
      CO(3) => \sprite_y_reg[3]_i_284_n_0\,
      CO(2) => \sprite_y_reg[3]_i_284_n_1\,
      CO(1) => \sprite_y_reg[3]_i_284_n_2\,
      CO(0) => \sprite_y_reg[3]_i_284_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \seed2_reg__0\(8 downto 5),
      O(3) => \^seed2_reg[12]_1\(0),
      O(2 downto 0) => \^seed2_reg[8]_0\(3 downto 1),
      S(3) => \sprite_y[3]_i_315_n_0\,
      S(2) => \sprite_y[3]_i_316_n_0\,
      S(1) => \sprite_y[3]_i_317_n_0\,
      S(0) => \sprite_y[3]_i_318_n_0\
    );
\sprite_y_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_y_reg[3]_i_3_n_0\,
      CO(2) => \sprite_y_reg[3]_i_3_n_1\,
      CO(1) => \sprite_y_reg[3]_i_3_n_2\,
      CO(0) => \sprite_y_reg[3]_i_3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \seed2_reg__0\(3 downto 0),
      O(3) => \sprite_y_reg[3]_i_3_n_4\,
      O(2) => \sprite_y_reg[3]_i_3_n_5\,
      O(1 downto 0) => sprite_y1(1 downto 0),
      S(3) => \sprite_y[3]_i_9_n_0\,
      S(2) => \sprite_y[3]_i_10_n_0\,
      S(1) => \sprite_y[3]_i_11_n_0\,
      S(0) => \sprite_y[3]_i_12_n_0\
    );
\sprite_y_reg[3]_i_300\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_319_n_0\,
      CO(3) => \sprite_y_reg[3]_i_300_n_0\,
      CO(2) => \sprite_y_reg[3]_i_300_n_1\,
      CO(1) => \sprite_y_reg[3]_i_300_n_2\,
      CO(0) => \sprite_y_reg[3]_i_300_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_y[3]_i_320_n_0\,
      DI(2) => \sprite_y[3]_i_321_n_0\,
      DI(1) => \sprite_y[3]_i_322_n_0\,
      DI(0) => \sprite_y[3]_i_323_n_0\,
      O(3 downto 0) => \seed2_reg[7]_0\(3 downto 0),
      S(3) => \sprite_y[3]_i_324_n_0\,
      S(2) => \sprite_y[3]_i_325_n_0\,
      S(1) => \sprite_y[3]_i_326_n_0\,
      S(0) => \sprite_y[3]_i_327_n_0\
    );
\sprite_y_reg[3]_i_309\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_y_reg[3]_i_309_n_0\,
      CO(2) => \sprite_y_reg[3]_i_309_n_1\,
      CO(1) => \sprite_y_reg[3]_i_309_n_2\,
      CO(0) => \sprite_y_reg[3]_i_309_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \^seed2_reg[4]_0\(1 downto 0),
      DI(1) => \sprite_y_reg[3]_i_310_n_7\,
      DI(0) => \sprite_y_reg[3]_i_328_n_4\,
      O(3 downto 0) => \NLW_sprite_y_reg[3]_i_309_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \sprite_y_reg[3]_i_283_0\(1 downto 0),
      S(1) => \sprite_y[3]_i_331_n_0\,
      S(0) => \sprite_y[3]_i_332_n_0\
    );
\sprite_y_reg[3]_i_310\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_328_n_0\,
      CO(3) => \sprite_y_reg[3]_i_310_n_0\,
      CO(2) => \sprite_y_reg[3]_i_310_n_1\,
      CO(1) => \sprite_y_reg[3]_i_310_n_2\,
      CO(0) => \sprite_y_reg[3]_i_310_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \seed2_reg__0\(4 downto 1),
      O(3) => \^seed2_reg[8]_0\(0),
      O(2 downto 1) => \^seed2_reg[4]_0\(1 downto 0),
      O(0) => \sprite_y_reg[3]_i_310_n_7\,
      S(3) => \sprite_y[3]_i_333_n_0\,
      S(2) => \sprite_y[3]_i_334_n_0\,
      S(1) => \sprite_y[3]_i_335_n_0\,
      S(0) => \sprite_y[3]_i_336_n_0\
    );
\sprite_y_reg[3]_i_319\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_337_n_0\,
      CO(3) => \sprite_y_reg[3]_i_319_n_0\,
      CO(2) => \sprite_y_reg[3]_i_319_n_1\,
      CO(1) => \sprite_y_reg[3]_i_319_n_2\,
      CO(0) => \sprite_y_reg[3]_i_319_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_y[3]_i_338_n_0\,
      DI(2) => \sprite_y[3]_i_339_n_0\,
      DI(1) => \sprite_y[3]_i_340_n_0\,
      DI(0) => \sprite_y[3]_i_341_n_0\,
      O(3 downto 0) => \seed2_reg[5]_1\(3 downto 0),
      S(3) => \sprite_y[3]_i_342_n_0\,
      S(2) => \sprite_y[3]_i_343_n_0\,
      S(1) => \sprite_y[3]_i_344_n_0\,
      S(0) => \sprite_y[3]_i_345_n_0\
    );
\sprite_y_reg[3]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_35_n_0\,
      CO(3) => \sprite_y_reg[3]_i_32_n_0\,
      CO(2) => \sprite_y_reg[3]_i_32_n_1\,
      CO(1) => \sprite_y_reg[3]_i_32_n_2\,
      CO(0) => \sprite_y_reg[3]_i_32_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_y[3]_i_50_n_0\,
      DI(2) => \sprite_y[3]_i_51_n_0\,
      DI(1) => \sprite_y[3]_i_52_n_0\,
      DI(0) => \sprite_y[3]_i_53_n_0\,
      O(3 downto 0) => \seed2_reg[15]_1\(3 downto 0),
      S(3) => \sprite_y[3]_i_54_n_0\,
      S(2) => \sprite_y[3]_i_55_n_0\,
      S(1) => \sprite_y[3]_i_56_n_0\,
      S(0) => \sprite_y[3]_i_57_n_0\
    );
\sprite_y_reg[3]_i_328\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_y_reg[3]_i_328_n_0\,
      CO(2) => \sprite_y_reg[3]_i_328_n_1\,
      CO(1) => \sprite_y_reg[3]_i_328_n_2\,
      CO(0) => \sprite_y_reg[3]_i_328_n_3\,
      CYINIT => '0',
      DI(3) => \seed2_reg__0\(0),
      DI(2 downto 0) => B"001",
      O(3) => \sprite_y_reg[3]_i_328_n_4\,
      O(2 downto 0) => \NLW_sprite_y_reg[3]_i_328_O_UNCONNECTED\(2 downto 0),
      S(3) => \sprite_y[3]_i_346_n_0\,
      S(2) => \sprite_y[3]_i_347_n_0\,
      S(1) => \sprite_y[3]_i_348_n_0\,
      S(0) => \seed2_reg__0\(0)
    );
\sprite_y_reg[3]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_36_n_0\,
      CO(3) => \sprite_y_reg[3]_i_33_n_0\,
      CO(2) => \sprite_y_reg[3]_i_33_n_1\,
      CO(1) => \sprite_y_reg[3]_i_33_n_2\,
      CO(0) => \sprite_y_reg[3]_i_33_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_y[3]_i_58_n_0\,
      DI(2) => \sprite_y[3]_i_59_n_0\,
      DI(1) => \sprite_y[3]_i_60_n_0\,
      DI(0) => \sprite_y[3]_i_61_n_0\,
      O(3 downto 0) => seed2_reg_2(3 downto 0),
      S(3) => \sprite_y[3]_i_62_n_0\,
      S(2) => \sprite_y[3]_i_63_n_0\,
      S(1) => \sprite_y[3]_i_64_n_0\,
      S(0) => \sprite_y[3]_i_65_n_0\
    );
\sprite_y_reg[3]_i_337\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_y_reg[3]_i_337_n_0\,
      CO(2) => \sprite_y_reg[3]_i_337_n_1\,
      CO(1) => \sprite_y_reg[3]_i_337_n_2\,
      CO(0) => \sprite_y_reg[3]_i_337_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \seed2_reg__0\(5 downto 3),
      DI(0) => '0',
      O(3 downto 0) => \seed2_reg[5]_0\(3 downto 0),
      S(3) => \sprite_y[3]_i_349_n_0\,
      S(2) => \sprite_y[3]_i_350_n_0\,
      S(1) => \sprite_y[3]_i_351_n_0\,
      S(0) => \seed2_reg__0\(2)
    );
\sprite_y_reg[3]_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_37_n_0\,
      CO(3) => \sprite_y_reg[3]_i_34_n_0\,
      CO(2) => \sprite_y_reg[3]_i_34_n_1\,
      CO(1) => \sprite_y_reg[3]_i_34_n_2\,
      CO(0) => \sprite_y_reg[3]_i_34_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_y[3]_i_66_n_0\,
      DI(2) => \sprite_y[3]_i_67_n_0\,
      DI(1) => \sprite_y[3]_i_68_n_0\,
      DI(0) => \sprite_y[3]_i_69_n_0\,
      O(3 downto 0) => seed2_reg_4(3 downto 0),
      S(3) => \sprite_y[3]_i_70_n_0\,
      S(2) => \sprite_y[3]_i_71_n_0\,
      S(1) => \sprite_y[3]_i_72_n_0\,
      S(0) => \sprite_y[3]_i_73_n_0\
    );
\sprite_y_reg[3]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_47_n_0\,
      CO(3) => \sprite_y_reg[3]_i_35_n_0\,
      CO(2) => \sprite_y_reg[3]_i_35_n_1\,
      CO(1) => \sprite_y_reg[3]_i_35_n_2\,
      CO(0) => \sprite_y_reg[3]_i_35_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_y[3]_i_74_n_0\,
      DI(2) => \sprite_y[3]_i_75_n_0\,
      DI(1) => \sprite_y[3]_i_76_n_0\,
      DI(0) => \sprite_y[3]_i_77_n_0\,
      O(3 downto 0) => \seed2_reg[11]_1\(3 downto 0),
      S(3) => \sprite_y[3]_i_78_n_0\,
      S(2) => \sprite_y[3]_i_79_n_0\,
      S(1) => \sprite_y[3]_i_80_n_0\,
      S(0) => \sprite_y[3]_i_81_n_0\
    );
\sprite_y_reg[3]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_48_n_0\,
      CO(3) => \sprite_y_reg[3]_i_36_n_0\,
      CO(2) => \sprite_y_reg[3]_i_36_n_1\,
      CO(1) => \sprite_y_reg[3]_i_36_n_2\,
      CO(0) => \sprite_y_reg[3]_i_36_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_y[3]_i_82_n_0\,
      DI(2) => \sprite_y[3]_i_83_n_0\,
      DI(1) => \sprite_y[3]_i_84_n_0\,
      DI(0) => \sprite_y[3]_i_85_n_0\,
      O(3 downto 0) => seed2_reg_1(3 downto 0),
      S(3) => \sprite_y[3]_i_86_n_0\,
      S(2) => \sprite_y[3]_i_87_n_0\,
      S(1) => \sprite_y[3]_i_88_n_0\,
      S(0) => \sprite_y[3]_i_89_n_0\
    );
\sprite_y_reg[3]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_49_n_0\,
      CO(3) => \sprite_y_reg[3]_i_37_n_0\,
      CO(2) => \sprite_y_reg[3]_i_37_n_1\,
      CO(1) => \sprite_y_reg[3]_i_37_n_2\,
      CO(0) => \sprite_y_reg[3]_i_37_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_y[3]_i_90_n_0\,
      DI(2) => \sprite_y[3]_i_91_n_0\,
      DI(1) => \sprite_y[3]_i_92_n_0\,
      DI(0) => \sprite_y[3]_i_93_n_0\,
      O(3 downto 0) => \seed2_reg[13]_0\(3 downto 0),
      S(3) => \sprite_y[3]_i_94_n_0\,
      S(2) => \sprite_y[3]_i_95_n_0\,
      S(1) => \sprite_y[3]_i_96_n_0\,
      S(0) => \sprite_y[3]_i_97_n_0\
    );
\sprite_y_reg[3]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_98_n_0\,
      CO(3) => \sprite_y_reg[3]_i_38_n_0\,
      CO(2) => \sprite_y_reg[3]_i_38_n_1\,
      CO(1) => \sprite_y_reg[3]_i_38_n_2\,
      CO(0) => \sprite_y_reg[3]_i_38_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sprite_y_reg[3]_i_23_0\(3 downto 0),
      O(3 downto 0) => \NLW_sprite_y_reg[3]_i_38_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \sprite_y_reg[3]_i_23_1\(3 downto 0)
    );
\sprite_y_reg[3]_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_107_n_0\,
      CO(3) => \sprite_y_reg[3]_i_47_n_0\,
      CO(2) => \sprite_y_reg[3]_i_47_n_1\,
      CO(1) => \sprite_y_reg[3]_i_47_n_2\,
      CO(0) => \sprite_y_reg[3]_i_47_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_y[3]_i_110_n_0\,
      DI(2) => \sprite_y[3]_i_111_n_0\,
      DI(1) => \sprite_y[3]_i_112_n_0\,
      DI(0) => \sprite_y[3]_i_113_n_0\,
      O(3 downto 0) => \seed2_reg[7]_3\(3 downto 0),
      S(3) => \sprite_y[3]_i_114_n_0\,
      S(2) => \sprite_y[3]_i_115_n_0\,
      S(1) => \sprite_y[3]_i_116_n_0\,
      S(0) => \sprite_y[3]_i_117_n_0\
    );
\sprite_y_reg[3]_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_108_n_0\,
      CO(3) => \sprite_y_reg[3]_i_48_n_0\,
      CO(2) => \sprite_y_reg[3]_i_48_n_1\,
      CO(1) => \sprite_y_reg[3]_i_48_n_2\,
      CO(0) => \sprite_y_reg[3]_i_48_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_y[3]_i_118_n_0\,
      DI(2) => \sprite_y[3]_i_119_n_0\,
      DI(1) => \sprite_y[3]_i_120_n_0\,
      DI(0) => \sprite_y[3]_i_121_n_0\,
      O(3 downto 0) => \seed2_reg[16]_1\(3 downto 0),
      S(3) => \sprite_y[3]_i_122_n_0\,
      S(2) => \sprite_y[3]_i_123_n_0\,
      S(1) => \sprite_y[3]_i_124_n_0\,
      S(0) => \sprite_y[3]_i_125_n_0\
    );
\sprite_y_reg[3]_i_49\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_109_n_0\,
      CO(3) => \sprite_y_reg[3]_i_49_n_0\,
      CO(2) => \sprite_y_reg[3]_i_49_n_1\,
      CO(1) => \sprite_y_reg[3]_i_49_n_2\,
      CO(0) => \sprite_y_reg[3]_i_49_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_y[3]_i_126_n_0\,
      DI(2) => \sprite_y[3]_i_127_n_0\,
      DI(1) => \sprite_y[3]_i_128_n_0\,
      DI(0) => \sprite_y[3]_i_129_n_0\,
      O(3 downto 0) => \seed2_reg[9]_0\(3 downto 0),
      S(3) => \sprite_y[3]_i_130_n_0\,
      S(2) => \sprite_y[3]_i_131_n_0\,
      S(1) => \sprite_y[3]_i_132_n_0\,
      S(0) => \sprite_y[3]_i_133_n_0\
    );
\sprite_y_reg[3]_i_98\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_139_n_0\,
      CO(3) => \sprite_y_reg[3]_i_98_n_0\,
      CO(2) => \sprite_y_reg[3]_i_98_n_1\,
      CO(1) => \sprite_y_reg[3]_i_98_n_2\,
      CO(0) => \sprite_y_reg[3]_i_98_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \sprite_y_reg[3]_i_38_0\(1 downto 0),
      DI(1) => \sprite_y[3]_i_142_n_0\,
      DI(0) => \sprite_y[3]_i_143_n_0\,
      O(3 downto 0) => \NLW_sprite_y_reg[3]_i_98_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \sprite_y_reg[3]_i_38_1\(1 downto 0),
      S(1) => \sprite_y[3]_i_146_n_0\,
      S(0) => \sprite_y[3]_i_147_n_0\
    );
\sprite_y_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => sprite_y_0,
      D => \sprite_y[4]_i_1_n_0\,
      Q => \^q\(4),
      R => '0'
    );
\sprite_y_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y_0,
      D => \sprite_y[5]_i_1_n_0\,
      Q => \^q\(5),
      R => '0'
    );
\sprite_y_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y_0,
      D => \sprite_y[6]_i_1_n_0\,
      Q => \^q\(6),
      R => '0'
    );
\sprite_y_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y_0,
      D => \sprite_y[7]_i_1_n_0\,
      Q => \^q\(7),
      R => '0'
    );
\sprite_y_reg[7]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_y_reg[7]_i_14_n_0\,
      CO(2) => \sprite_y_reg[7]_i_14_n_1\,
      CO(1) => \sprite_y_reg[7]_i_14_n_2\,
      CO(0) => \sprite_y_reg[7]_i_14_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \sprite_y[7]_i_13_0\(1 downto 0),
      DI(1) => \sprite_y[7]_i_17_n_0\,
      DI(0) => '0',
      O(3 downto 1) => \sprite_y[7]_i_21\(2 downto 0),
      O(0) => \sprite_y_reg[7]_i_14_n_7\,
      S(3 downto 0) => \sprite_y[7]_i_13_1\(3 downto 0)
    );
\sprite_y_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_2_n_0\,
      CO(3) => \sprite_y_reg[7]_i_2_n_0\,
      CO(2) => \sprite_y_reg[7]_i_2_n_1\,
      CO(1) => \sprite_y_reg[7]_i_2_n_2\,
      CO(0) => \sprite_y_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(7 downto 4),
      O(3 downto 0) => sprite_y0(7 downto 4),
      S(3) => \sprite_y[7]_i_6_n_0\,
      S(2) => \sprite_y[7]_i_7_n_0\,
      S(1) => \sprite_y[7]_i_8_n_0\,
      S(0) => \sprite_y[7]_i_9_n_0\
    );
\sprite_y_reg[7]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_13_n_0\,
      CO(3) => \NLW_sprite_y_reg[7]_i_22_CO_UNCONNECTED\(3),
      CO(2) => \sprite_y_reg[7]_i_22_n_1\,
      CO(1) => \sprite_y_reg[7]_i_22_n_2\,
      CO(0) => \sprite_y_reg[7]_i_22_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \sprite_y[7]_i_18\(2 downto 0),
      O(3) => \sprite_y_reg[7]_i_22_n_4\,
      O(2) => \sprite_y_reg[7]_i_22_n_5\,
      O(1 downto 0) => \^sprite_y[7]_i_29\(1 downto 0),
      S(3 downto 0) => \sprite_y[7]_i_18_0\(3 downto 0)
    );
\sprite_y_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_3_n_0\,
      CO(3) => \sprite_y_reg[7]_i_3_n_0\,
      CO(2) => \sprite_y_reg[7]_i_3_n_1\,
      CO(1) => \sprite_y_reg[7]_i_3_n_2\,
      CO(0) => \sprite_y_reg[7]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \seed2_reg__0\(7 downto 4),
      O(3) => \sprite_y_reg[7]_i_3_n_4\,
      O(2) => \sprite_y_reg[7]_i_3_n_5\,
      O(1) => \sprite_y_reg[7]_i_3_n_6\,
      O(0) => \sprite_y_reg[7]_i_3_n_7\,
      S(3) => \sprite_y[7]_i_10_n_0\,
      S(2) => \sprite_y[7]_i_11_n_0\,
      S(1) => \sprite_y[7]_i_12_n_0\,
      S(0) => \sprite_y[7]_i_13_n_0\
    );
\sprite_y_reg[7]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_34_n_0\,
      CO(3 downto 2) => \NLW_sprite_y_reg[7]_i_30_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sprite_y_reg[7]_i_30_n_2\,
      CO(0) => \sprite_y_reg[7]_i_30_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \sprite_y[7]_i_33_n_0\,
      DI(0) => \sprite_y[7]_i_34_n_0\,
      O(3) => \NLW_sprite_y_reg[7]_i_30_O_UNCONNECTED\(3),
      O(2 downto 0) => seed2_reg_5(2 downto 0),
      S(3) => '0',
      S(2) => \sprite_y[7]_i_35_n_0\,
      S(1) => \sprite_y[7]_i_36_n_0\,
      S(0) => \sprite_y[7]_i_37_n_0\
    );
\sprite_y_reg[7]_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_32_n_0\,
      CO(3 downto 1) => \NLW_sprite_y_reg[7]_i_31_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sprite_y_reg[7]_i_31_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sprite_y[7]_i_38_n_0\,
      O(3 downto 2) => \NLW_sprite_y_reg[7]_i_31_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \seed2_reg[16]_3\(1 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \sprite_y[7]_i_39_n_0\,
      S(0) => \sprite_y[7]_i_40_n_0\
    );
\sprite_y_reg[7]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_33_n_0\,
      CO(3 downto 1) => \NLW_sprite_y_reg[7]_i_32_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sprite_y_reg[7]_i_32_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sprite_y[7]_i_41_n_0\,
      O(3 downto 2) => \NLW_sprite_y_reg[7]_i_32_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => seed2_reg_3(1 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \sprite_y[7]_i_42_n_0\,
      S(0) => \sprite_y[7]_i_43_n_0\
    );
\sprite_y_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y_0,
      D => \sprite_y[8]_i_1_n_0\,
      Q => \^q\(8),
      R => '0'
    );
\sprite_y_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y_0,
      D => \sprite_y[9]_i_1_n_0\,
      Q => \^q\(9),
      R => '0'
    );
\sprite_y_speed[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CD1"
    )
        port map (
      I0 => \sprite_y_speed_reg[2]_i_3_n_7\,
      I1 => \sprite_y_speed_reg[2]_i_4_n_4\,
      I2 => \sprite_y_speed_reg[2]_i_4_n_7\,
      I3 => \sprite_y_speed_reg[2]_i_4_n_6\,
      O => \sprite_y_speed[0]_i_1_n_0\
    );
\sprite_y_speed[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7C007C5B"
    )
        port map (
      I0 => \sprite_y_speed_reg[2]_i_4_n_6\,
      I1 => \sprite_y_speed_reg[2]_i_4_n_7\,
      I2 => \sprite_y_speed_reg[2]_i_4_n_5\,
      I3 => \sprite_y_speed_reg[2]_i_4_n_4\,
      I4 => \sprite_y_speed_reg[2]_i_3_n_7\,
      O => \sprite_y_speed[1]_i_1_n_0\
    );
\sprite_y_speed[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000101"
    )
        port map (
      I0 => \^o_state_reg[2]_0\,
      I1 => \^o_state_reg[1]_0\,
      I2 => \^o_state_reg[0]_0\,
      I3 => restart,
      I4 => prev_restart,
      O => \^e\(0)
    );
\sprite_y_speed[2]_i_103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_101,
      I1 => seed3_reg_n_98,
      O => \sprite_y_speed[2]_i_103_n_0\
    );
\sprite_y_speed[2]_i_104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_102,
      I1 => seed3_reg_n_99,
      O => \sprite_y_speed[2]_i_104_n_0\
    );
\sprite_y_speed[2]_i_105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_103,
      I1 => seed3_reg_n_100,
      O => \sprite_y_speed[2]_i_105_n_0\
    );
\sprite_y_speed[2]_i_106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_104,
      I1 => seed3_reg_n_101,
      O => \sprite_y_speed[2]_i_106_n_0\
    );
\sprite_y_speed[2]_i_116\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_92,
      I1 => seed3_reg_n_89,
      O => \sprite_y_speed[2]_i_116_n_0\
    );
\sprite_y_speed[2]_i_126\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_105,
      I1 => seed3_reg_n_102,
      O => \sprite_y_speed[2]_i_126_n_0\
    );
\sprite_y_speed[2]_i_127\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => seed3_reg_n_103,
      O => \sprite_y_speed[2]_i_127_n_0\
    );
\sprite_y_speed[2]_i_128\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => seed3_reg_n_104,
      O => \sprite_y_speed[2]_i_128_n_0\
    );
\sprite_y_speed[2]_i_132\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_86,
      I1 => seed3_reg_n_83,
      O => \sprite_y_speed[2]_i_132_n_0\
    );
\sprite_y_speed[2]_i_133\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_87,
      I1 => seed3_reg_n_84,
      O => \sprite_y_speed[2]_i_133_n_0\
    );
\sprite_y_speed[2]_i_134\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_88,
      I1 => seed3_reg_n_85,
      O => \sprite_y_speed[2]_i_134_n_0\
    );
\sprite_y_speed[2]_i_135\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_81,
      I1 => seed3_reg_n_78,
      O => \sprite_y_speed[2]_i_135_n_0\
    );
\sprite_y_speed[2]_i_136\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_82,
      I1 => seed3_reg_n_79,
      O => \sprite_y_speed[2]_i_136_n_0\
    );
\sprite_y_speed[2]_i_137\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_83,
      I1 => seed3_reg_n_80,
      O => \sprite_y_speed[2]_i_137_n_0\
    );
\sprite_y_speed[2]_i_138\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_84,
      I1 => seed3_reg_n_81,
      O => \sprite_y_speed[2]_i_138_n_0\
    );
\sprite_y_speed[2]_i_139\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => seed3_reg_n_74,
      O => \sprite_y_speed[2]_i_139_n_0\
    );
\sprite_y_speed[2]_i_140\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => seed3_reg_n_75,
      O => \sprite_y_speed[2]_i_140_n_0\
    );
\sprite_y_speed[2]_i_141\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => seed3_reg_n_76,
      O => \sprite_y_speed[2]_i_141_n_0\
    );
\sprite_y_speed[2]_i_142\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_89,
      I1 => seed3_reg_n_86,
      O => \sprite_y_speed[2]_i_142_n_0\
    );
\sprite_y_speed[2]_i_143\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_90,
      I1 => seed3_reg_n_87,
      O => \sprite_y_speed[2]_i_143_n_0\
    );
\sprite_y_speed[2]_i_144\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_91,
      I1 => seed3_reg_n_88,
      O => \sprite_y_speed[2]_i_144_n_0\
    );
\sprite_y_speed[2]_i_145\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_92,
      I1 => seed3_reg_n_89,
      O => \sprite_y_speed[2]_i_145_n_0\
    );
\sprite_y_speed[2]_i_146\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_77,
      I1 => seed3_reg_n_74,
      O => \sprite_y_speed[2]_i_146_n_0\
    );
\sprite_y_speed[2]_i_147\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_78,
      I1 => seed3_reg_n_75,
      O => \sprite_y_speed[2]_i_147_n_0\
    );
\sprite_y_speed[2]_i_148\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_79,
      I1 => seed3_reg_n_76,
      O => \sprite_y_speed[2]_i_148_n_0\
    );
\sprite_y_speed[2]_i_149\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_80,
      I1 => seed3_reg_n_77,
      O => \sprite_y_speed[2]_i_149_n_0\
    );
\sprite_y_speed[2]_i_150\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_80,
      I1 => seed3_reg_n_77,
      O => \sprite_y_speed[2]_i_150_n_0\
    );
\sprite_y_speed[2]_i_151\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_85,
      I1 => seed3_reg_n_82,
      O => \sprite_y_speed[2]_i_151_n_0\
    );
\sprite_y_speed[2]_i_152\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_86,
      I1 => seed3_reg_n_83,
      O => \sprite_y_speed[2]_i_152_n_0\
    );
\sprite_y_speed[2]_i_153\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_87,
      I1 => seed3_reg_n_84,
      O => \sprite_y_speed[2]_i_153_n_0\
    );
\sprite_y_speed[2]_i_154\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_88,
      I1 => seed3_reg_n_85,
      O => \sprite_y_speed[2]_i_154_n_0\
    );
\sprite_y_speed[2]_i_155\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_93,
      I1 => seed3_reg_n_90,
      O => \sprite_y_speed[2]_i_155_n_0\
    );
\sprite_y_speed[2]_i_156\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_94,
      I1 => seed3_reg_n_91,
      O => \sprite_y_speed[2]_i_156_n_0\
    );
\sprite_y_speed[2]_i_157\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_95,
      I1 => seed3_reg_n_92,
      O => \sprite_y_speed[2]_i_157_n_0\
    );
\sprite_y_speed[2]_i_158\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_96,
      I1 => seed3_reg_n_93,
      O => \sprite_y_speed[2]_i_158_n_0\
    );
\sprite_y_speed[2]_i_159\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_81,
      I1 => seed3_reg_n_78,
      O => \sprite_y_speed[2]_i_159_n_0\
    );
\sprite_y_speed[2]_i_160\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_82,
      I1 => seed3_reg_n_79,
      O => \sprite_y_speed[2]_i_160_n_0\
    );
\sprite_y_speed[2]_i_161\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_83,
      I1 => seed3_reg_n_80,
      O => \sprite_y_speed[2]_i_161_n_0\
    );
\sprite_y_speed[2]_i_162\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_84,
      I1 => seed3_reg_n_81,
      O => \sprite_y_speed[2]_i_162_n_0\
    );
\sprite_y_speed[2]_i_175\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_89,
      I1 => seed3_reg_n_86,
      O => \sprite_y_speed[2]_i_175_n_0\
    );
\sprite_y_speed[2]_i_176\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_90,
      I1 => seed3_reg_n_87,
      O => \sprite_y_speed[2]_i_176_n_0\
    );
\sprite_y_speed[2]_i_177\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_91,
      I1 => seed3_reg_n_88,
      O => \sprite_y_speed[2]_i_177_n_0\
    );
\sprite_y_speed[2]_i_178\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_92,
      I1 => seed3_reg_n_89,
      O => \sprite_y_speed[2]_i_178_n_0\
    );
\sprite_y_speed[2]_i_179\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_97,
      I1 => seed3_reg_n_94,
      O => \sprite_y_speed[2]_i_179_n_0\
    );
\sprite_y_speed[2]_i_180\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_98,
      I1 => seed3_reg_n_95,
      O => \sprite_y_speed[2]_i_180_n_0\
    );
\sprite_y_speed[2]_i_181\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_99,
      I1 => seed3_reg_n_96,
      O => \sprite_y_speed[2]_i_181_n_0\
    );
\sprite_y_speed[2]_i_182\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_100,
      I1 => seed3_reg_n_97,
      O => \sprite_y_speed[2]_i_182_n_0\
    );
\sprite_y_speed[2]_i_183\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_85,
      I1 => seed3_reg_n_82,
      O => \sprite_y_speed[2]_i_183_n_0\
    );
\sprite_y_speed[2]_i_184\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_86,
      I1 => seed3_reg_n_83,
      O => \sprite_y_speed[2]_i_184_n_0\
    );
\sprite_y_speed[2]_i_185\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_87,
      I1 => seed3_reg_n_84,
      O => \sprite_y_speed[2]_i_185_n_0\
    );
\sprite_y_speed[2]_i_186\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_88,
      I1 => seed3_reg_n_85,
      O => \sprite_y_speed[2]_i_186_n_0\
    );
\sprite_y_speed[2]_i_199\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_93,
      I1 => seed3_reg_n_90,
      O => \sprite_y_speed[2]_i_199_n_0\
    );
\sprite_y_speed[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0100206"
    )
        port map (
      I0 => \sprite_y_speed_reg[2]_i_3_n_7\,
      I1 => \sprite_y_speed_reg[2]_i_4_n_4\,
      I2 => \sprite_y_speed_reg[2]_i_4_n_5\,
      I3 => \sprite_y_speed_reg[2]_i_4_n_7\,
      I4 => \sprite_y_speed_reg[2]_i_4_n_6\,
      O => \sprite_y_speed[2]_i_2_n_0\
    );
\sprite_y_speed[2]_i_200\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_94,
      I1 => seed3_reg_n_91,
      O => \sprite_y_speed[2]_i_200_n_0\
    );
\sprite_y_speed[2]_i_201\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_95,
      I1 => seed3_reg_n_92,
      O => \sprite_y_speed[2]_i_201_n_0\
    );
\sprite_y_speed[2]_i_202\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_96,
      I1 => seed3_reg_n_93,
      O => \sprite_y_speed[2]_i_202_n_0\
    );
\sprite_y_speed[2]_i_203\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_101,
      I1 => seed3_reg_n_98,
      O => \sprite_y_speed[2]_i_203_n_0\
    );
\sprite_y_speed[2]_i_204\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_102,
      I1 => seed3_reg_n_99,
      O => \sprite_y_speed[2]_i_204_n_0\
    );
\sprite_y_speed[2]_i_205\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_103,
      I1 => seed3_reg_n_100,
      O => \sprite_y_speed[2]_i_205_n_0\
    );
\sprite_y_speed[2]_i_206\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_104,
      I1 => seed3_reg_n_101,
      O => \sprite_y_speed[2]_i_206_n_0\
    );
\sprite_y_speed[2]_i_207\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_89,
      I1 => seed3_reg_n_86,
      O => \sprite_y_speed[2]_i_207_n_0\
    );
\sprite_y_speed[2]_i_208\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_90,
      I1 => seed3_reg_n_87,
      O => \sprite_y_speed[2]_i_208_n_0\
    );
\sprite_y_speed[2]_i_209\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_91,
      I1 => seed3_reg_n_88,
      O => \sprite_y_speed[2]_i_209_n_0\
    );
\sprite_y_speed[2]_i_210\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_92,
      I1 => seed3_reg_n_89,
      O => \sprite_y_speed[2]_i_210_n_0\
    );
\sprite_y_speed[2]_i_214\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sprite_y_speed_reg[2]_i_234_n_5\,
      I1 => seed3_reg_n_105,
      O => \sprite_y_speed[2]_i_214_n_0\
    );
\sprite_y_speed[2]_i_218\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \sprite_y_speed_reg[2]_i_234_n_5\,
      I1 => seed3_reg_n_105,
      I2 => \^seed3_reg_9\(0),
      I3 => \^seed3_reg_1\(0),
      O => \sprite_y_speed[2]_i_218_n_0\
    );
\sprite_y_speed[2]_i_222\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_97,
      I1 => seed3_reg_n_94,
      O => \sprite_y_speed[2]_i_222_n_0\
    );
\sprite_y_speed[2]_i_223\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_98,
      I1 => seed3_reg_n_95,
      O => \sprite_y_speed[2]_i_223_n_0\
    );
\sprite_y_speed[2]_i_224\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_99,
      I1 => seed3_reg_n_96,
      O => \sprite_y_speed[2]_i_224_n_0\
    );
\sprite_y_speed[2]_i_225\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_100,
      I1 => seed3_reg_n_97,
      O => \sprite_y_speed[2]_i_225_n_0\
    );
\sprite_y_speed[2]_i_226\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_105,
      I1 => seed3_reg_n_102,
      O => \sprite_y_speed[2]_i_226_n_0\
    );
\sprite_y_speed[2]_i_227\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => seed3_reg_n_103,
      O => \sprite_y_speed[2]_i_227_n_0\
    );
\sprite_y_speed[2]_i_228\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => seed3_reg_n_104,
      O => \sprite_y_speed[2]_i_228_n_0\
    );
\sprite_y_speed[2]_i_229\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_93,
      I1 => seed3_reg_n_90,
      O => \sprite_y_speed[2]_i_229_n_0\
    );
\sprite_y_speed[2]_i_230\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_94,
      I1 => seed3_reg_n_91,
      O => \sprite_y_speed[2]_i_230_n_0\
    );
\sprite_y_speed[2]_i_231\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_95,
      I1 => seed3_reg_n_92,
      O => \sprite_y_speed[2]_i_231_n_0\
    );
\sprite_y_speed[2]_i_232\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_96,
      I1 => seed3_reg_n_93,
      O => \sprite_y_speed[2]_i_232_n_0\
    );
\sprite_y_speed[2]_i_235\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_101,
      I1 => seed3_reg_n_98,
      O => \sprite_y_speed[2]_i_235_n_0\
    );
\sprite_y_speed[2]_i_236\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_102,
      I1 => seed3_reg_n_99,
      O => \sprite_y_speed[2]_i_236_n_0\
    );
\sprite_y_speed[2]_i_237\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_103,
      I1 => seed3_reg_n_100,
      O => \sprite_y_speed[2]_i_237_n_0\
    );
\sprite_y_speed[2]_i_238\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_104,
      I1 => seed3_reg_n_101,
      O => \sprite_y_speed[2]_i_238_n_0\
    );
\sprite_y_speed[2]_i_239\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_105,
      I1 => seed3_reg_n_102,
      O => \sprite_y_speed[2]_i_239_n_0\
    );
\sprite_y_speed[2]_i_240\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => seed3_reg_n_103,
      O => \sprite_y_speed[2]_i_240_n_0\
    );
\sprite_y_speed[2]_i_241\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => seed3_reg_n_104,
      O => \sprite_y_speed[2]_i_241_n_0\
    );
\sprite_y_speed[2]_i_242\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_97,
      I1 => seed3_reg_n_94,
      O => \sprite_y_speed[2]_i_242_n_0\
    );
\sprite_y_speed[2]_i_243\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_98,
      I1 => seed3_reg_n_95,
      O => \sprite_y_speed[2]_i_243_n_0\
    );
\sprite_y_speed[2]_i_244\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_99,
      I1 => seed3_reg_n_96,
      O => \sprite_y_speed[2]_i_244_n_0\
    );
\sprite_y_speed[2]_i_245\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_100,
      I1 => seed3_reg_n_97,
      O => \sprite_y_speed[2]_i_245_n_0\
    );
\sprite_y_speed[2]_i_246\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_105,
      I1 => seed3_reg_n_102,
      O => \sprite_y_speed[2]_i_246_n_0\
    );
\sprite_y_speed[2]_i_247\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => seed3_reg_n_103,
      O => \sprite_y_speed[2]_i_247_n_0\
    );
\sprite_y_speed[2]_i_248\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => seed3_reg_n_104,
      O => \sprite_y_speed[2]_i_248_n_0\
    );
\sprite_y_speed[2]_i_249\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_101,
      I1 => seed3_reg_n_98,
      O => \sprite_y_speed[2]_i_249_n_0\
    );
\sprite_y_speed[2]_i_250\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_102,
      I1 => seed3_reg_n_99,
      O => \sprite_y_speed[2]_i_250_n_0\
    );
\sprite_y_speed[2]_i_251\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_103,
      I1 => seed3_reg_n_100,
      O => \sprite_y_speed[2]_i_251_n_0\
    );
\sprite_y_speed[2]_i_252\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_104,
      I1 => seed3_reg_n_101,
      O => \sprite_y_speed[2]_i_252_n_0\
    );
\sprite_y_speed[2]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \sprite_y_speed_reg[2]_i_50_n_6\,
      I1 => seed3_reg_n_105,
      I2 => \sprite_y_speed_reg[2]_i_51_n_5\,
      O => \sprite_y_speed[2]_i_41_n_0\
    );
\sprite_y_speed[2]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^sprite_y_speed[2]_i_102\(1),
      I1 => \^seed3_reg_28\(0),
      I2 => \^seed3_reg_24\(2),
      I3 => \sprite_y_speed[2]_i_41_n_0\,
      O => \sprite_y_speed[2]_i_45_n_0\
    );
\sprite_y_speed[2]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sprite_y_speed_reg[2]_i_50_n_6\,
      I1 => seed3_reg_n_105,
      I2 => \sprite_y_speed_reg[2]_i_51_n_5\,
      I3 => \sprite_y_speed_reg[2]_i_24_2\(2),
      O => \sprite_y_speed[2]_i_46_n_0\
    );
\sprite_y_speed[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_101,
      I1 => \sprite_y_speed_reg[2]_i_3_0\(2),
      O => \sprite_y_speed[2]_i_5_n_0\
    );
\sprite_y_speed[2]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_98,
      I1 => seed3_reg_n_95,
      O => \sprite_y_speed[2]_i_59_n_0\
    );
\sprite_y_speed[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_102,
      I1 => \sprite_y_speed_reg[2]_i_3_0\(1),
      O => \sprite_y_speed[2]_i_6_n_0\
    );
\sprite_y_speed[2]_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_99,
      I1 => seed3_reg_n_96,
      O => \sprite_y_speed[2]_i_60_n_0\
    );
\sprite_y_speed[2]_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_100,
      I1 => seed3_reg_n_97,
      O => \sprite_y_speed[2]_i_61_n_0\
    );
\sprite_y_speed[2]_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_93,
      I1 => seed3_reg_n_90,
      O => \sprite_y_speed[2]_i_62_n_0\
    );
\sprite_y_speed[2]_i_63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_94,
      I1 => seed3_reg_n_91,
      O => \sprite_y_speed[2]_i_63_n_0\
    );
\sprite_y_speed[2]_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_95,
      I1 => seed3_reg_n_92,
      O => \sprite_y_speed[2]_i_64_n_0\
    );
\sprite_y_speed[2]_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_96,
      I1 => seed3_reg_n_93,
      O => \sprite_y_speed[2]_i_65_n_0\
    );
\sprite_y_speed[2]_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_101,
      I1 => seed3_reg_n_98,
      O => \sprite_y_speed[2]_i_66_n_0\
    );
\sprite_y_speed[2]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_102,
      I1 => seed3_reg_n_99,
      O => \sprite_y_speed[2]_i_67_n_0\
    );
\sprite_y_speed[2]_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_103,
      I1 => seed3_reg_n_100,
      O => \sprite_y_speed[2]_i_68_n_0\
    );
\sprite_y_speed[2]_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_104,
      I1 => seed3_reg_n_101,
      O => \sprite_y_speed[2]_i_69_n_0\
    );
\sprite_y_speed[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_103,
      I1 => \sprite_y_speed_reg[2]_i_3_0\(0),
      O => \sprite_y_speed[2]_i_7_n_0\
    );
\sprite_y_speed[2]_i_78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_97,
      I1 => seed3_reg_n_94,
      O => \sprite_y_speed[2]_i_78_n_0\
    );
\sprite_y_speed[2]_i_79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_98,
      I1 => seed3_reg_n_95,
      O => \sprite_y_speed[2]_i_79_n_0\
    );
\sprite_y_speed[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_104,
      I1 => \^sprite_y_speed[2]_i_22\(1),
      O => \sprite_y_speed[2]_i_8_n_0\
    );
\sprite_y_speed[2]_i_80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_99,
      I1 => seed3_reg_n_96,
      O => \sprite_y_speed[2]_i_80_n_0\
    );
\sprite_y_speed[2]_i_81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_100,
      I1 => seed3_reg_n_97,
      O => \sprite_y_speed[2]_i_81_n_0\
    );
\sprite_y_speed[2]_i_85\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => seed3_reg_n_105,
      I1 => \sprite_y_speed_reg[2]_i_117_n_4\,
      O => \sprite_y_speed[2]_i_85_n_0\
    );
\sprite_y_speed[2]_i_88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => seed3_reg_n_105,
      I1 => \sprite_y_speed_reg[2]_i_117_n_4\,
      I2 => \^sprite_y_speed[2]_i_125\(0),
      I3 => \^seed3_reg_23\(0),
      O => \sprite_y_speed[2]_i_88_n_0\
    );
\sprite_y_speed[2]_i_89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => seed3_reg_n_105,
      I1 => \sprite_y_speed_reg[2]_i_117_n_4\,
      O => \sprite_y_speed[2]_i_89_n_0\
    );
\sprite_y_speed[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_105,
      I1 => \^sprite_y_speed[2]_i_22\(0),
      O => \sprite_y_speed[2]_i_9_n_0\
    );
\sprite_y_speed[2]_i_92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => seed3_reg_n_105,
      I1 => seed3_reg_n_102,
      O => \sprite_y_speed[2]_i_92_n_0\
    );
\sprite_y_speed[2]_i_93\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => seed3_reg_n_103,
      O => \sprite_y_speed[2]_i_93_n_0\
    );
\sprite_y_speed[2]_i_94\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => seed3_reg_n_104,
      O => \sprite_y_speed[2]_i_94_n_0\
    );
\sprite_y_speed_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => \^e\(0),
      D => \sprite_y_speed[0]_i_1_n_0\,
      Q => sprite_y_speed(0),
      R => '0'
    );
\sprite_y_speed_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => \^e\(0),
      D => \sprite_y_speed[1]_i_1_n_0\,
      Q => sprite_y_speed(1),
      R => '0'
    );
\sprite_y_speed_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => \^e\(0),
      D => \sprite_y_speed[2]_i_2_n_0\,
      Q => sprite_y_speed(2),
      R => '0'
    );
\sprite_y_speed_reg[2]_i_107\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_speed_reg[2]_i_110_n_0\,
      CO(3 downto 2) => \NLW_sprite_y_speed_reg[2]_i_107_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sprite_y_speed_reg[2]_i_107_n_2\,
      CO(0) => \sprite_y_speed_reg[2]_i_107_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => seed3_reg_n_87,
      DI(0) => seed3_reg_n_88,
      O(3) => \NLW_sprite_y_speed_reg[2]_i_107_O_UNCONNECTED\(3),
      O(2 downto 0) => seed3_reg_22(2 downto 0),
      S(3) => '0',
      S(2) => \sprite_y_speed[2]_i_132_n_0\,
      S(1) => \sprite_y_speed[2]_i_133_n_0\,
      S(0) => \sprite_y_speed[2]_i_134_n_0\
    );
\sprite_y_speed_reg[2]_i_108\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_speed_reg[2]_i_113_n_0\,
      CO(3) => \sprite_y_speed_reg[2]_i_108_n_0\,
      CO(2) => \sprite_y_speed_reg[2]_i_108_n_1\,
      CO(1) => \sprite_y_speed_reg[2]_i_108_n_2\,
      CO(0) => \sprite_y_speed_reg[2]_i_108_n_3\,
      CYINIT => '0',
      DI(3) => seed3_reg_n_81,
      DI(2) => seed3_reg_n_82,
      DI(1) => seed3_reg_n_83,
      DI(0) => seed3_reg_n_84,
      O(3 downto 0) => seed3_reg_15(3 downto 0),
      S(3) => \sprite_y_speed[2]_i_135_n_0\,
      S(2) => \sprite_y_speed[2]_i_136_n_0\,
      S(1) => \sprite_y_speed[2]_i_137_n_0\,
      S(0) => \sprite_y_speed[2]_i_138_n_0\
    );
\sprite_y_speed_reg[2]_i_109\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_speed_reg[2]_i_111_n_0\,
      CO(3 downto 2) => \NLW_sprite_y_speed_reg[2]_i_109_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sprite_y_speed_reg[2]_i_109_n_2\,
      CO(0) => \sprite_y_speed_reg[2]_i_109_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => seed3_reg_n_75,
      DI(0) => seed3_reg_n_76,
      O(3) => \NLW_sprite_y_speed_reg[2]_i_109_O_UNCONNECTED\(3),
      O(2 downto 0) => seed3_reg_8(2 downto 0),
      S(3) => '0',
      S(2) => \sprite_y_speed[2]_i_139_n_0\,
      S(1) => \sprite_y_speed[2]_i_140_n_0\,
      S(0) => \sprite_y_speed[2]_i_141_n_0\
    );
\sprite_y_speed_reg[2]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_speed_reg[2]_i_14_n_0\,
      CO(3) => \sprite_y_speed_reg[2]_i_11_n_0\,
      CO(2) => \sprite_y_speed_reg[2]_i_11_n_1\,
      CO(1) => \sprite_y_speed_reg[2]_i_11_n_2\,
      CO(0) => \sprite_y_speed_reg[2]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sprite_y_speed[2]_i_13\(3 downto 0),
      O(3 downto 0) => \^sprite_y_speed[2]_i_22\(3 downto 0),
      S(3 downto 0) => \sprite_y_speed[2]_i_13_0\(3 downto 0)
    );
\sprite_y_speed_reg[2]_i_110\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_speed_reg[2]_i_114_n_0\,
      CO(3) => \sprite_y_speed_reg[2]_i_110_n_0\,
      CO(2) => \sprite_y_speed_reg[2]_i_110_n_1\,
      CO(1) => \sprite_y_speed_reg[2]_i_110_n_2\,
      CO(0) => \sprite_y_speed_reg[2]_i_110_n_3\,
      CYINIT => '0',
      DI(3) => seed3_reg_n_89,
      DI(2) => seed3_reg_n_90,
      DI(1) => seed3_reg_n_91,
      DI(0) => seed3_reg_n_92,
      O(3 downto 0) => seed3_reg_21(3 downto 0),
      S(3) => \sprite_y_speed[2]_i_142_n_0\,
      S(2) => \sprite_y_speed[2]_i_143_n_0\,
      S(1) => \sprite_y_speed[2]_i_144_n_0\,
      S(0) => \sprite_y_speed[2]_i_145_n_0\
    );
\sprite_y_speed_reg[2]_i_111\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_speed_reg[2]_i_115_n_0\,
      CO(3) => \sprite_y_speed_reg[2]_i_111_n_0\,
      CO(2) => \sprite_y_speed_reg[2]_i_111_n_1\,
      CO(1) => \sprite_y_speed_reg[2]_i_111_n_2\,
      CO(0) => \sprite_y_speed_reg[2]_i_111_n_3\,
      CYINIT => '0',
      DI(3) => seed3_reg_n_77,
      DI(2) => seed3_reg_n_78,
      DI(1) => seed3_reg_n_79,
      DI(0) => seed3_reg_n_80,
      O(3 downto 0) => seed3_reg_7(3 downto 0),
      S(3) => \sprite_y_speed[2]_i_146_n_0\,
      S(2) => \sprite_y_speed[2]_i_147_n_0\,
      S(1) => \sprite_y_speed[2]_i_148_n_0\,
      S(0) => \sprite_y_speed[2]_i_149_n_0\
    );
\sprite_y_speed_reg[2]_i_112\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_speed_reg[2]_i_108_n_0\,
      CO(3 downto 0) => \NLW_sprite_y_speed_reg[2]_i_112_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_sprite_y_speed_reg[2]_i_112_O_UNCONNECTED\(3 downto 1),
      O(0) => seed3_reg_16(0),
      S(3 downto 1) => B"000",
      S(0) => \sprite_y_speed[2]_i_150_n_0\
    );
\sprite_y_speed_reg[2]_i_113\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_speed_reg[2]_i_129_n_0\,
      CO(3) => \sprite_y_speed_reg[2]_i_113_n_0\,
      CO(2) => \sprite_y_speed_reg[2]_i_113_n_1\,
      CO(1) => \sprite_y_speed_reg[2]_i_113_n_2\,
      CO(0) => \sprite_y_speed_reg[2]_i_113_n_3\,
      CYINIT => '0',
      DI(3) => seed3_reg_n_85,
      DI(2) => seed3_reg_n_86,
      DI(1) => seed3_reg_n_87,
      DI(0) => seed3_reg_n_88,
      O(3 downto 0) => seed3_reg_14(3 downto 0),
      S(3) => \sprite_y_speed[2]_i_151_n_0\,
      S(2) => \sprite_y_speed[2]_i_152_n_0\,
      S(1) => \sprite_y_speed[2]_i_153_n_0\,
      S(0) => \sprite_y_speed[2]_i_154_n_0\
    );
\sprite_y_speed_reg[2]_i_114\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_speed_reg[2]_i_130_n_0\,
      CO(3) => \sprite_y_speed_reg[2]_i_114_n_0\,
      CO(2) => \sprite_y_speed_reg[2]_i_114_n_1\,
      CO(1) => \sprite_y_speed_reg[2]_i_114_n_2\,
      CO(0) => \sprite_y_speed_reg[2]_i_114_n_3\,
      CYINIT => '0',
      DI(3) => seed3_reg_n_93,
      DI(2) => seed3_reg_n_94,
      DI(1) => seed3_reg_n_95,
      DI(0) => seed3_reg_n_96,
      O(3 downto 0) => seed3_reg_20(3 downto 0),
      S(3) => \sprite_y_speed[2]_i_155_n_0\,
      S(2) => \sprite_y_speed[2]_i_156_n_0\,
      S(1) => \sprite_y_speed[2]_i_157_n_0\,
      S(0) => \sprite_y_speed[2]_i_158_n_0\
    );
\sprite_y_speed_reg[2]_i_115\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_speed_reg[2]_i_131_n_0\,
      CO(3) => \sprite_y_speed_reg[2]_i_115_n_0\,
      CO(2) => \sprite_y_speed_reg[2]_i_115_n_1\,
      CO(1) => \sprite_y_speed_reg[2]_i_115_n_2\,
      CO(0) => \sprite_y_speed_reg[2]_i_115_n_3\,
      CYINIT => '0',
      DI(3) => seed3_reg_n_81,
      DI(2) => seed3_reg_n_82,
      DI(1) => seed3_reg_n_83,
      DI(0) => seed3_reg_n_84,
      O(3 downto 0) => seed3_reg_6(3 downto 0),
      S(3) => \sprite_y_speed[2]_i_159_n_0\,
      S(2) => \sprite_y_speed[2]_i_160_n_0\,
      S(1) => \sprite_y_speed[2]_i_161_n_0\,
      S(0) => \sprite_y_speed[2]_i_162_n_0\
    );
\sprite_y_speed_reg[2]_i_117\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_speed_reg[2]_i_163_n_0\,
      CO(3) => \sprite_y_speed_reg[2]_i_117_n_0\,
      CO(2) => \sprite_y_speed_reg[2]_i_117_n_1\,
      CO(1) => \sprite_y_speed_reg[2]_i_117_n_2\,
      CO(0) => \sprite_y_speed_reg[2]_i_117_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sprite_y_speed[2]_i_89_0\(3 downto 0),
      O(3) => \sprite_y_speed_reg[2]_i_117_n_4\,
      O(2 downto 0) => \NLW_sprite_y_speed_reg[2]_i_117_O_UNCONNECTED\(2 downto 0),
      S(3 downto 0) => \sprite_y_speed[2]_i_89_1\(3 downto 0)
    );
\sprite_y_speed_reg[2]_i_129\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_speed_reg[2]_i_172_n_0\,
      CO(3) => \sprite_y_speed_reg[2]_i_129_n_0\,
      CO(2) => \sprite_y_speed_reg[2]_i_129_n_1\,
      CO(1) => \sprite_y_speed_reg[2]_i_129_n_2\,
      CO(0) => \sprite_y_speed_reg[2]_i_129_n_3\,
      CYINIT => '0',
      DI(3) => seed3_reg_n_89,
      DI(2) => seed3_reg_n_90,
      DI(1) => seed3_reg_n_91,
      DI(0) => seed3_reg_n_92,
      O(3 downto 0) => seed3_reg_13(3 downto 0),
      S(3) => \sprite_y_speed[2]_i_175_n_0\,
      S(2) => \sprite_y_speed[2]_i_176_n_0\,
      S(1) => \sprite_y_speed[2]_i_177_n_0\,
      S(0) => \sprite_y_speed[2]_i_178_n_0\
    );
\sprite_y_speed_reg[2]_i_130\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_speed_reg[2]_i_173_n_0\,
      CO(3) => \sprite_y_speed_reg[2]_i_130_n_0\,
      CO(2) => \sprite_y_speed_reg[2]_i_130_n_1\,
      CO(1) => \sprite_y_speed_reg[2]_i_130_n_2\,
      CO(0) => \sprite_y_speed_reg[2]_i_130_n_3\,
      CYINIT => '0',
      DI(3) => seed3_reg_n_97,
      DI(2) => seed3_reg_n_98,
      DI(1) => seed3_reg_n_99,
      DI(0) => seed3_reg_n_100,
      O(3 downto 0) => seed3_reg_19(3 downto 0),
      S(3) => \sprite_y_speed[2]_i_179_n_0\,
      S(2) => \sprite_y_speed[2]_i_180_n_0\,
      S(1) => \sprite_y_speed[2]_i_181_n_0\,
      S(0) => \sprite_y_speed[2]_i_182_n_0\
    );
\sprite_y_speed_reg[2]_i_131\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_speed_reg[2]_i_174_n_0\,
      CO(3) => \sprite_y_speed_reg[2]_i_131_n_0\,
      CO(2) => \sprite_y_speed_reg[2]_i_131_n_1\,
      CO(1) => \sprite_y_speed_reg[2]_i_131_n_2\,
      CO(0) => \sprite_y_speed_reg[2]_i_131_n_3\,
      CYINIT => '0',
      DI(3) => seed3_reg_n_85,
      DI(2) => seed3_reg_n_86,
      DI(1) => seed3_reg_n_87,
      DI(0) => seed3_reg_n_88,
      O(3 downto 0) => seed3_reg_5(3 downto 0),
      S(3) => \sprite_y_speed[2]_i_183_n_0\,
      S(2) => \sprite_y_speed[2]_i_184_n_0\,
      S(1) => \sprite_y_speed[2]_i_185_n_0\,
      S(0) => \sprite_y_speed[2]_i_186_n_0\
    );
\sprite_y_speed_reg[2]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_speed_reg[2]_i_24_n_0\,
      CO(3) => \sprite_y_speed_reg[2]_i_14_n_0\,
      CO(2) => \sprite_y_speed_reg[2]_i_14_n_1\,
      CO(1) => \sprite_y_speed_reg[2]_i_14_n_2\,
      CO(0) => \sprite_y_speed_reg[2]_i_14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sprite_y_speed_reg[2]_i_11_0\(3 downto 0),
      O(3 downto 0) => \NLW_sprite_y_speed_reg[2]_i_14_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \sprite_y_speed_reg[2]_i_11_1\(3 downto 0)
    );
\sprite_y_speed_reg[2]_i_163\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_speed_reg[2]_i_187_n_0\,
      CO(3) => \sprite_y_speed_reg[2]_i_163_n_0\,
      CO(2) => \sprite_y_speed_reg[2]_i_163_n_1\,
      CO(1) => \sprite_y_speed_reg[2]_i_163_n_2\,
      CO(0) => \sprite_y_speed_reg[2]_i_163_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sprite_y_speed_reg[2]_i_117_0\(3 downto 0),
      O(3 downto 0) => \NLW_sprite_y_speed_reg[2]_i_163_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \sprite_y_speed_reg[2]_i_117_1\(3 downto 0)
    );
\sprite_y_speed_reg[2]_i_172\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_speed_reg[2]_i_196_n_0\,
      CO(3) => \sprite_y_speed_reg[2]_i_172_n_0\,
      CO(2) => \sprite_y_speed_reg[2]_i_172_n_1\,
      CO(1) => \sprite_y_speed_reg[2]_i_172_n_2\,
      CO(0) => \sprite_y_speed_reg[2]_i_172_n_3\,
      CYINIT => '0',
      DI(3) => seed3_reg_n_93,
      DI(2) => seed3_reg_n_94,
      DI(1) => seed3_reg_n_95,
      DI(0) => seed3_reg_n_96,
      O(3 downto 0) => seed3_reg_12(3 downto 0),
      S(3) => \sprite_y_speed[2]_i_199_n_0\,
      S(2) => \sprite_y_speed[2]_i_200_n_0\,
      S(1) => \sprite_y_speed[2]_i_201_n_0\,
      S(0) => \sprite_y_speed[2]_i_202_n_0\
    );
\sprite_y_speed_reg[2]_i_173\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_speed_reg[2]_i_197_n_0\,
      CO(3) => \sprite_y_speed_reg[2]_i_173_n_0\,
      CO(2) => \sprite_y_speed_reg[2]_i_173_n_1\,
      CO(1) => \sprite_y_speed_reg[2]_i_173_n_2\,
      CO(0) => \sprite_y_speed_reg[2]_i_173_n_3\,
      CYINIT => '0',
      DI(3) => seed3_reg_n_101,
      DI(2) => seed3_reg_n_102,
      DI(1) => seed3_reg_n_103,
      DI(0) => seed3_reg_n_104,
      O(3 downto 0) => seed3_reg_18(3 downto 0),
      S(3) => \sprite_y_speed[2]_i_203_n_0\,
      S(2) => \sprite_y_speed[2]_i_204_n_0\,
      S(1) => \sprite_y_speed[2]_i_205_n_0\,
      S(0) => \sprite_y_speed[2]_i_206_n_0\
    );
\sprite_y_speed_reg[2]_i_174\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_speed_reg[2]_i_198_n_0\,
      CO(3) => \sprite_y_speed_reg[2]_i_174_n_0\,
      CO(2) => \sprite_y_speed_reg[2]_i_174_n_1\,
      CO(1) => \sprite_y_speed_reg[2]_i_174_n_2\,
      CO(0) => \sprite_y_speed_reg[2]_i_174_n_3\,
      CYINIT => '0',
      DI(3) => seed3_reg_n_89,
      DI(2) => seed3_reg_n_90,
      DI(1) => seed3_reg_n_91,
      DI(0) => seed3_reg_n_92,
      O(3 downto 0) => seed3_reg_4(3 downto 0),
      S(3) => \sprite_y_speed[2]_i_207_n_0\,
      S(2) => \sprite_y_speed[2]_i_208_n_0\,
      S(1) => \sprite_y_speed[2]_i_209_n_0\,
      S(0) => \sprite_y_speed[2]_i_210_n_0\
    );
\sprite_y_speed_reg[2]_i_187\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_y_speed_reg[2]_i_187_n_0\,
      CO(2) => \sprite_y_speed_reg[2]_i_187_n_1\,
      CO(1) => \sprite_y_speed_reg[2]_i_187_n_2\,
      CO(0) => \sprite_y_speed_reg[2]_i_187_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \sprite_y_speed_reg[2]_i_163_0\(2 downto 0),
      DI(0) => \sprite_y_speed[2]_i_214_n_0\,
      O(3 downto 0) => \NLW_sprite_y_speed_reg[2]_i_187_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \sprite_y_speed_reg[2]_i_163_1\(2 downto 0),
      S(0) => \sprite_y_speed[2]_i_218_n_0\
    );
\sprite_y_speed_reg[2]_i_196\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_speed_reg[2]_i_219_n_0\,
      CO(3) => \sprite_y_speed_reg[2]_i_196_n_0\,
      CO(2) => \sprite_y_speed_reg[2]_i_196_n_1\,
      CO(1) => \sprite_y_speed_reg[2]_i_196_n_2\,
      CO(0) => \sprite_y_speed_reg[2]_i_196_n_3\,
      CYINIT => '0',
      DI(3) => seed3_reg_n_97,
      DI(2) => seed3_reg_n_98,
      DI(1) => seed3_reg_n_99,
      DI(0) => seed3_reg_n_100,
      O(3 downto 0) => seed3_reg_11(3 downto 0),
      S(3) => \sprite_y_speed[2]_i_222_n_0\,
      S(2) => \sprite_y_speed[2]_i_223_n_0\,
      S(1) => \sprite_y_speed[2]_i_224_n_0\,
      S(0) => \sprite_y_speed[2]_i_225_n_0\
    );
\sprite_y_speed_reg[2]_i_197\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_y_speed_reg[2]_i_197_n_0\,
      CO(2) => \sprite_y_speed_reg[2]_i_197_n_1\,
      CO(1) => \sprite_y_speed_reg[2]_i_197_n_2\,
      CO(0) => \sprite_y_speed_reg[2]_i_197_n_3\,
      CYINIT => '0',
      DI(3) => seed3_reg_n_105,
      DI(2 downto 0) => B"001",
      O(3 downto 1) => seed3_reg_17(2 downto 0),
      O(0) => \NLW_sprite_y_speed_reg[2]_i_197_O_UNCONNECTED\(0),
      S(3) => \sprite_y_speed[2]_i_226_n_0\,
      S(2) => \sprite_y_speed[2]_i_227_n_0\,
      S(1) => \sprite_y_speed[2]_i_228_n_0\,
      S(0) => seed3_reg_n_105
    );
\sprite_y_speed_reg[2]_i_198\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_speed_reg[2]_i_221_n_0\,
      CO(3) => \sprite_y_speed_reg[2]_i_198_n_0\,
      CO(2) => \sprite_y_speed_reg[2]_i_198_n_1\,
      CO(1) => \sprite_y_speed_reg[2]_i_198_n_2\,
      CO(0) => \sprite_y_speed_reg[2]_i_198_n_3\,
      CYINIT => '0',
      DI(3) => seed3_reg_n_93,
      DI(2) => seed3_reg_n_94,
      DI(1) => seed3_reg_n_95,
      DI(0) => seed3_reg_n_96,
      O(3 downto 0) => seed3_reg_3(3 downto 0),
      S(3) => \sprite_y_speed[2]_i_229_n_0\,
      S(2) => \sprite_y_speed[2]_i_230_n_0\,
      S(1) => \sprite_y_speed[2]_i_231_n_0\,
      S(0) => \sprite_y_speed[2]_i_232_n_0\
    );
\sprite_y_speed_reg[2]_i_219\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_speed_reg[2]_i_233_n_0\,
      CO(3) => \sprite_y_speed_reg[2]_i_219_n_0\,
      CO(2) => \sprite_y_speed_reg[2]_i_219_n_1\,
      CO(1) => \sprite_y_speed_reg[2]_i_219_n_2\,
      CO(0) => \sprite_y_speed_reg[2]_i_219_n_3\,
      CYINIT => '0',
      DI(3) => seed3_reg_n_101,
      DI(2) => seed3_reg_n_102,
      DI(1) => seed3_reg_n_103,
      DI(0) => seed3_reg_n_104,
      O(3 downto 0) => seed3_reg_10(3 downto 0),
      S(3) => \sprite_y_speed[2]_i_235_n_0\,
      S(2) => \sprite_y_speed[2]_i_236_n_0\,
      S(1) => \sprite_y_speed[2]_i_237_n_0\,
      S(0) => \sprite_y_speed[2]_i_238_n_0\
    );
\sprite_y_speed_reg[2]_i_220\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_y_speed_reg[2]_i_220_n_0\,
      CO(2) => \sprite_y_speed_reg[2]_i_220_n_1\,
      CO(1) => \sprite_y_speed_reg[2]_i_220_n_2\,
      CO(0) => \sprite_y_speed_reg[2]_i_220_n_3\,
      CYINIT => '0',
      DI(3) => seed3_reg_n_105,
      DI(2 downto 0) => B"001",
      O(3 downto 1) => \NLW_sprite_y_speed_reg[2]_i_220_O_UNCONNECTED\(3 downto 1),
      O(0) => seed3_reg_0(0),
      S(3) => \sprite_y_speed[2]_i_239_n_0\,
      S(2) => \sprite_y_speed[2]_i_240_n_0\,
      S(1) => \sprite_y_speed[2]_i_241_n_0\,
      S(0) => seed3_reg_n_105
    );
\sprite_y_speed_reg[2]_i_221\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_speed_reg[2]_i_234_n_0\,
      CO(3) => \sprite_y_speed_reg[2]_i_221_n_0\,
      CO(2) => \sprite_y_speed_reg[2]_i_221_n_1\,
      CO(1) => \sprite_y_speed_reg[2]_i_221_n_2\,
      CO(0) => \sprite_y_speed_reg[2]_i_221_n_3\,
      CYINIT => '0',
      DI(3) => seed3_reg_n_97,
      DI(2) => seed3_reg_n_98,
      DI(1) => seed3_reg_n_99,
      DI(0) => seed3_reg_n_100,
      O(3 downto 0) => seed3_reg_2(3 downto 0),
      S(3) => \sprite_y_speed[2]_i_242_n_0\,
      S(2) => \sprite_y_speed[2]_i_243_n_0\,
      S(1) => \sprite_y_speed[2]_i_244_n_0\,
      S(0) => \sprite_y_speed[2]_i_245_n_0\
    );
\sprite_y_speed_reg[2]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_speed_reg[2]_i_11_n_0\,
      CO(3 downto 0) => \NLW_sprite_y_speed_reg[2]_i_23_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_sprite_y_speed_reg[2]_i_23_O_UNCONNECTED\(3 downto 1),
      O(0) => \sprite_y_speed[2]_i_39\(0),
      S(3 downto 1) => B"000",
      S(0) => \sprite_y_speed[2]_i_12\(0)
    );
\sprite_y_speed_reg[2]_i_233\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_y_speed_reg[2]_i_233_n_0\,
      CO(2) => \sprite_y_speed_reg[2]_i_233_n_1\,
      CO(1) => \sprite_y_speed_reg[2]_i_233_n_2\,
      CO(0) => \sprite_y_speed_reg[2]_i_233_n_3\,
      CYINIT => '0',
      DI(3) => seed3_reg_n_105,
      DI(2 downto 0) => B"001",
      O(3 downto 1) => \^seed3_reg_9\(2 downto 0),
      O(0) => \NLW_sprite_y_speed_reg[2]_i_233_O_UNCONNECTED\(0),
      S(3) => \sprite_y_speed[2]_i_246_n_0\,
      S(2) => \sprite_y_speed[2]_i_247_n_0\,
      S(1) => \sprite_y_speed[2]_i_248_n_0\,
      S(0) => seed3_reg_n_105
    );
\sprite_y_speed_reg[2]_i_234\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_speed_reg[2]_i_220_n_0\,
      CO(3) => \sprite_y_speed_reg[2]_i_234_n_0\,
      CO(2) => \sprite_y_speed_reg[2]_i_234_n_1\,
      CO(1) => \sprite_y_speed_reg[2]_i_234_n_2\,
      CO(0) => \sprite_y_speed_reg[2]_i_234_n_3\,
      CYINIT => '0',
      DI(3) => seed3_reg_n_101,
      DI(2) => seed3_reg_n_102,
      DI(1) => seed3_reg_n_103,
      DI(0) => seed3_reg_n_104,
      O(3) => \^seed3_reg_1\(0),
      O(2) => \sprite_y_speed_reg[2]_i_234_n_5\,
      O(1 downto 0) => \NLW_sprite_y_speed_reg[2]_i_234_O_UNCONNECTED\(1 downto 0),
      S(3) => \sprite_y_speed[2]_i_249_n_0\,
      S(2) => \sprite_y_speed[2]_i_250_n_0\,
      S(1) => \sprite_y_speed[2]_i_251_n_0\,
      S(0) => \sprite_y_speed[2]_i_252_n_0\
    );
\sprite_y_speed_reg[2]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_speed_reg[2]_i_40_n_0\,
      CO(3) => \sprite_y_speed_reg[2]_i_24_n_0\,
      CO(2) => \sprite_y_speed_reg[2]_i_24_n_1\,
      CO(1) => \sprite_y_speed_reg[2]_i_24_n_2\,
      CO(0) => \sprite_y_speed_reg[2]_i_24_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_y_speed[2]_i_41_n_0\,
      DI(2 downto 0) => \sprite_y_speed_reg[2]_i_24_2\(2 downto 0),
      O(3 downto 0) => \NLW_sprite_y_speed_reg[2]_i_24_O_UNCONNECTED\(3 downto 0),
      S(3) => \sprite_y_speed[2]_i_45_n_0\,
      S(2) => \sprite_y_speed[2]_i_46_n_0\,
      S(1 downto 0) => \sprite_y_speed_reg[2]_i_14_0\(1 downto 0)
    );
\sprite_y_speed_reg[2]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_speed_reg[2]_i_4_n_0\,
      CO(3 downto 0) => \NLW_sprite_y_speed_reg[2]_i_3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_sprite_y_speed_reg[2]_i_3_O_UNCONNECTED\(3 downto 1),
      O(0) => \sprite_y_speed_reg[2]_i_3_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \sprite_y_speed[2]_i_5_n_0\
    );
\sprite_y_speed_reg[2]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_speed_reg[2]_i_37_n_0\,
      CO(3) => \NLW_sprite_y_speed_reg[2]_i_33_CO_UNCONNECTED\(3),
      CO(2) => \sprite_y_speed_reg[2]_i_33_n_1\,
      CO(1) => \sprite_y_speed_reg[2]_i_33_n_2\,
      CO(0) => \sprite_y_speed_reg[2]_i_33_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \sprite_y_speed[2]_i_16\(2 downto 0),
      O(3 downto 0) => \sprite_y_speed[2]_i_58\(3 downto 0),
      S(3 downto 0) => \sprite_y_speed[2]_i_16_0\(3 downto 0)
    );
\sprite_y_speed_reg[2]_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_speed_reg[2]_i_36_n_0\,
      CO(3 downto 2) => \NLW_sprite_y_speed_reg[2]_i_34_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sprite_y_speed_reg[2]_i_34_n_2\,
      CO(0) => \sprite_y_speed_reg[2]_i_34_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => seed3_reg_n_99,
      DI(0) => seed3_reg_n_100,
      O(3) => \NLW_sprite_y_speed_reg[2]_i_34_O_UNCONNECTED\(3),
      O(2 downto 0) => seed3_reg_30(2 downto 0),
      S(3) => '0',
      S(2) => \sprite_y_speed[2]_i_59_n_0\,
      S(1) => \sprite_y_speed[2]_i_60_n_0\,
      S(0) => \sprite_y_speed[2]_i_61_n_0\
    );
\sprite_y_speed_reg[2]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_speed_reg[2]_i_38_n_0\,
      CO(3) => \sprite_y_speed_reg[2]_i_35_n_0\,
      CO(2) => \sprite_y_speed_reg[2]_i_35_n_1\,
      CO(1) => \sprite_y_speed_reg[2]_i_35_n_2\,
      CO(0) => \sprite_y_speed_reg[2]_i_35_n_3\,
      CYINIT => '0',
      DI(3) => seed3_reg_n_93,
      DI(2) => seed3_reg_n_94,
      DI(1) => seed3_reg_n_95,
      DI(0) => seed3_reg_n_96,
      O(3 downto 0) => seed3_reg_26(3 downto 0),
      S(3) => \sprite_y_speed[2]_i_62_n_0\,
      S(2) => \sprite_y_speed[2]_i_63_n_0\,
      S(1) => \sprite_y_speed[2]_i_64_n_0\,
      S(0) => \sprite_y_speed[2]_i_65_n_0\
    );
\sprite_y_speed_reg[2]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_speed_reg[2]_i_49_n_0\,
      CO(3) => \sprite_y_speed_reg[2]_i_36_n_0\,
      CO(2) => \sprite_y_speed_reg[2]_i_36_n_1\,
      CO(1) => \sprite_y_speed_reg[2]_i_36_n_2\,
      CO(0) => \sprite_y_speed_reg[2]_i_36_n_3\,
      CYINIT => '0',
      DI(3) => seed3_reg_n_101,
      DI(2) => seed3_reg_n_102,
      DI(1) => seed3_reg_n_103,
      DI(0) => seed3_reg_n_104,
      O(3 downto 0) => seed3_reg_29(3 downto 0),
      S(3) => \sprite_y_speed[2]_i_66_n_0\,
      S(2) => \sprite_y_speed[2]_i_67_n_0\,
      S(1) => \sprite_y_speed[2]_i_68_n_0\,
      S(0) => \sprite_y_speed[2]_i_69_n_0\
    );
\sprite_y_speed_reg[2]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_speed_reg[2]_i_50_n_0\,
      CO(3) => \sprite_y_speed_reg[2]_i_37_n_0\,
      CO(2) => \sprite_y_speed_reg[2]_i_37_n_1\,
      CO(1) => \sprite_y_speed_reg[2]_i_37_n_2\,
      CO(0) => \sprite_y_speed_reg[2]_i_37_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sprite_y_speed[2]_i_26\(3 downto 0),
      O(3 downto 0) => \sprite_y_speed[2]_i_77\(3 downto 0),
      S(3 downto 0) => \sprite_y_speed[2]_i_26_0\(3 downto 0)
    );
\sprite_y_speed_reg[2]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_speed_reg[2]_i_51_n_0\,
      CO(3) => \sprite_y_speed_reg[2]_i_38_n_0\,
      CO(2) => \sprite_y_speed_reg[2]_i_38_n_1\,
      CO(1) => \sprite_y_speed_reg[2]_i_38_n_2\,
      CO(0) => \sprite_y_speed_reg[2]_i_38_n_3\,
      CYINIT => '0',
      DI(3) => seed3_reg_n_97,
      DI(2) => seed3_reg_n_98,
      DI(1) => seed3_reg_n_99,
      DI(0) => seed3_reg_n_100,
      O(3 downto 0) => seed3_reg_25(3 downto 0),
      S(3) => \sprite_y_speed[2]_i_78_n_0\,
      S(2) => \sprite_y_speed[2]_i_79_n_0\,
      S(1) => \sprite_y_speed[2]_i_80_n_0\,
      S(0) => \sprite_y_speed[2]_i_81_n_0\
    );
\sprite_y_speed_reg[2]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_y_speed_reg[2]_i_4_n_0\,
      CO(2) => \sprite_y_speed_reg[2]_i_4_n_1\,
      CO(1) => \sprite_y_speed_reg[2]_i_4_n_2\,
      CO(0) => \sprite_y_speed_reg[2]_i_4_n_3\,
      CYINIT => '1',
      DI(3) => seed3_reg_n_102,
      DI(2) => seed3_reg_n_103,
      DI(1) => seed3_reg_n_104,
      DI(0) => seed3_reg_n_105,
      O(3) => \sprite_y_speed_reg[2]_i_4_n_4\,
      O(2) => \sprite_y_speed_reg[2]_i_4_n_5\,
      O(1) => \sprite_y_speed_reg[2]_i_4_n_6\,
      O(0) => \sprite_y_speed_reg[2]_i_4_n_7\,
      S(3) => \sprite_y_speed[2]_i_6_n_0\,
      S(2) => \sprite_y_speed[2]_i_7_n_0\,
      S(1) => \sprite_y_speed[2]_i_8_n_0\,
      S(0) => \sprite_y_speed[2]_i_9_n_0\
    );
\sprite_y_speed_reg[2]_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_y_speed_reg[2]_i_40_n_0\,
      CO(2) => \sprite_y_speed_reg[2]_i_40_n_1\,
      CO(1) => \sprite_y_speed_reg[2]_i_40_n_2\,
      CO(0) => \sprite_y_speed_reg[2]_i_40_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \sprite_y_speed_reg[2]_i_24_0\(1 downto 0),
      DI(1) => \sprite_y_speed[2]_i_85_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_sprite_y_speed_reg[2]_i_40_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \sprite_y_speed_reg[2]_i_24_1\(1 downto 0),
      S(1) => \sprite_y_speed[2]_i_88_n_0\,
      S(0) => \sprite_y_speed[2]_i_89_n_0\
    );
\sprite_y_speed_reg[2]_i_49\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_y_speed_reg[2]_i_49_n_0\,
      CO(2) => \sprite_y_speed_reg[2]_i_49_n_1\,
      CO(1) => \sprite_y_speed_reg[2]_i_49_n_2\,
      CO(0) => \sprite_y_speed_reg[2]_i_49_n_3\,
      CYINIT => '0',
      DI(3) => seed3_reg_n_105,
      DI(2 downto 0) => B"001",
      O(3 downto 1) => \^seed3_reg_28\(2 downto 0),
      O(0) => \NLW_sprite_y_speed_reg[2]_i_49_O_UNCONNECTED\(0),
      S(3) => \sprite_y_speed[2]_i_92_n_0\,
      S(2) => \sprite_y_speed[2]_i_93_n_0\,
      S(1) => \sprite_y_speed[2]_i_94_n_0\,
      S(0) => seed3_reg_n_105
    );
\sprite_y_speed_reg[2]_i_50\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_speed_reg[2]_i_90_n_0\,
      CO(3) => \sprite_y_speed_reg[2]_i_50_n_0\,
      CO(2) => \sprite_y_speed_reg[2]_i_50_n_1\,
      CO(1) => \sprite_y_speed_reg[2]_i_50_n_2\,
      CO(0) => \sprite_y_speed_reg[2]_i_50_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sprite_y_speed[2]_i_42\(3 downto 0),
      O(3 downto 2) => \^sprite_y_speed[2]_i_102\(2 downto 1),
      O(1) => \sprite_y_speed_reg[2]_i_50_n_6\,
      O(0) => \^sprite_y_speed[2]_i_102\(0),
      S(3 downto 0) => \sprite_y_speed[2]_i_42_0\(3 downto 0)
    );
\sprite_y_speed_reg[2]_i_51\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_speed_reg[2]_i_91_n_0\,
      CO(3) => \sprite_y_speed_reg[2]_i_51_n_0\,
      CO(2) => \sprite_y_speed_reg[2]_i_51_n_1\,
      CO(1) => \sprite_y_speed_reg[2]_i_51_n_2\,
      CO(0) => \sprite_y_speed_reg[2]_i_51_n_3\,
      CYINIT => '0',
      DI(3) => seed3_reg_n_101,
      DI(2) => seed3_reg_n_102,
      DI(1) => seed3_reg_n_103,
      DI(0) => seed3_reg_n_104,
      O(3) => \^seed3_reg_24\(2),
      O(2) => \sprite_y_speed_reg[2]_i_51_n_5\,
      O(1 downto 0) => \^seed3_reg_24\(1 downto 0),
      S(3) => \sprite_y_speed[2]_i_103_n_0\,
      S(2) => \sprite_y_speed[2]_i_104_n_0\,
      S(1) => \sprite_y_speed[2]_i_105_n_0\,
      S(0) => \sprite_y_speed[2]_i_106_n_0\
    );
\sprite_y_speed_reg[2]_i_82\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_speed_reg[2]_i_35_n_0\,
      CO(3 downto 0) => \NLW_sprite_y_speed_reg[2]_i_82_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_sprite_y_speed_reg[2]_i_82_O_UNCONNECTED\(3 downto 1),
      O(0) => seed3_reg_27(0),
      S(3 downto 1) => B"000",
      S(0) => \sprite_y_speed[2]_i_116_n_0\
    );
\sprite_y_speed_reg[2]_i_90\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_speed_reg[2]_i_117_n_0\,
      CO(3) => \sprite_y_speed_reg[2]_i_90_n_0\,
      CO(2) => \sprite_y_speed_reg[2]_i_90_n_1\,
      CO(1) => \sprite_y_speed_reg[2]_i_90_n_2\,
      CO(0) => \sprite_y_speed_reg[2]_i_90_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sprite_y_speed[2]_i_87\(3 downto 0),
      O(3 downto 0) => \^sprite_y_speed[2]_i_125\(3 downto 0),
      S(3 downto 0) => \sprite_y_speed[2]_i_87_0\(3 downto 0)
    );
\sprite_y_speed_reg[2]_i_91\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_y_speed_reg[2]_i_91_n_0\,
      CO(2) => \sprite_y_speed_reg[2]_i_91_n_1\,
      CO(1) => \sprite_y_speed_reg[2]_i_91_n_2\,
      CO(0) => \sprite_y_speed_reg[2]_i_91_n_3\,
      CYINIT => '0',
      DI(3) => seed3_reg_n_105,
      DI(2 downto 0) => B"001",
      O(3 downto 1) => \^seed3_reg_23\(2 downto 0),
      O(0) => \NLW_sprite_y_speed_reg[2]_i_91_O_UNCONNECTED\(0),
      S(3) => \sprite_y_speed[2]_i_126_n_0\,
      S(2) => \sprite_y_speed[2]_i_127_n_0\,
      S(1) => \sprite_y_speed[2]_i_128_n_0\,
      S(0) => seed3_reg_n_105
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_3_display_clocks is
  port (
    clk_lock : out STD_LOGIC;
    o_clk_1x : out STD_LOGIC;
    o_clk_5x : out STD_LOGIC;
    CLK : in STD_LOGIC;
    RST_BTN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_3_display_clocks : entity is "display_clocks";
end design_1_HDMI_TOP_0_3_display_clocks;

architecture STRUCTURE of design_1_HDMI_TOP_0_3_display_clocks is
  signal clk_1x_pre : STD_LOGIC;
  signal clk_5x_pre : STD_LOGIC;
  signal clk_fb : STD_LOGIC;
  signal NLW_MMCME2_BASE_inst_CLKFBOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_MMCME2_BASE_inst_CLKFBSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_MMCME2_BASE_inst_CLKINSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_MMCME2_BASE_inst_CLKOUT0B_UNCONNECTED : STD_LOGIC;
  signal NLW_MMCME2_BASE_inst_CLKOUT1B_UNCONNECTED : STD_LOGIC;
  signal NLW_MMCME2_BASE_inst_CLKOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_MMCME2_BASE_inst_CLKOUT2B_UNCONNECTED : STD_LOGIC;
  signal NLW_MMCME2_BASE_inst_CLKOUT3_UNCONNECTED : STD_LOGIC;
  signal NLW_MMCME2_BASE_inst_CLKOUT3B_UNCONNECTED : STD_LOGIC;
  signal NLW_MMCME2_BASE_inst_CLKOUT4_UNCONNECTED : STD_LOGIC;
  signal NLW_MMCME2_BASE_inst_CLKOUT5_UNCONNECTED : STD_LOGIC;
  signal NLW_MMCME2_BASE_inst_CLKOUT6_UNCONNECTED : STD_LOGIC;
  signal NLW_MMCME2_BASE_inst_DRDY_UNCONNECTED : STD_LOGIC;
  signal NLW_MMCME2_BASE_inst_PSDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_MMCME2_BASE_inst_DO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MMCME2_BASE_inst : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of MMCME2_BASE_inst : label is "MMCME2_BASE";
  attribute BOX_TYPE of bufg_clk_pix : label is "PRIMITIVE";
  attribute BOX_TYPE of bufg_clk_pix_5x : label is "PRIMITIVE";
begin
MMCME2_BASE_inst: unisim.vcomponents.MMCME2_ADV
    generic map(
      BANDWIDTH => "OPTIMIZED",
      CLKFBOUT_MULT_F => 37.125000,
      CLKFBOUT_PHASE => 0.000000,
      CLKIN1_PERIOD => 10.000000,
      CLKIN2_PERIOD => 10.000000,
      CLKOUT0_DIVIDE_F => 2.000000,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 0.000000,
      CLKOUT1_DIVIDE => 10,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 0.000000,
      CLKOUT2_DIVIDE => 1,
      CLKOUT2_DUTY_CYCLE => 0.500000,
      CLKOUT2_PHASE => 0.000000,
      CLKOUT3_DIVIDE => 1,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT4_CASCADE => false,
      CLKOUT4_DIVIDE => 1,
      CLKOUT4_DUTY_CYCLE => 0.500000,
      CLKOUT4_PHASE => 0.000000,
      CLKOUT5_DIVIDE => 1,
      CLKOUT5_DUTY_CYCLE => 0.500000,
      CLKOUT5_PHASE => 0.000000,
      CLKOUT6_DIVIDE => 1,
      CLKOUT6_DUTY_CYCLE => 0.500000,
      CLKOUT6_PHASE => 0.000000,
      COMPENSATION => "INTERNAL",
      DIVCLK_DIVIDE => 5,
      REF_JITTER1 => 0.010000,
      STARTUP_WAIT => false
    )
        port map (
      CLKFBIN => clk_fb,
      CLKFBOUT => clk_fb,
      CLKFBOUTB => NLW_MMCME2_BASE_inst_CLKFBOUTB_UNCONNECTED,
      CLKFBSTOPPED => NLW_MMCME2_BASE_inst_CLKFBSTOPPED_UNCONNECTED,
      CLKIN1 => CLK,
      CLKIN2 => '0',
      CLKINSEL => '1',
      CLKINSTOPPED => NLW_MMCME2_BASE_inst_CLKINSTOPPED_UNCONNECTED,
      CLKOUT0 => clk_5x_pre,
      CLKOUT0B => NLW_MMCME2_BASE_inst_CLKOUT0B_UNCONNECTED,
      CLKOUT1 => clk_1x_pre,
      CLKOUT1B => NLW_MMCME2_BASE_inst_CLKOUT1B_UNCONNECTED,
      CLKOUT2 => NLW_MMCME2_BASE_inst_CLKOUT2_UNCONNECTED,
      CLKOUT2B => NLW_MMCME2_BASE_inst_CLKOUT2B_UNCONNECTED,
      CLKOUT3 => NLW_MMCME2_BASE_inst_CLKOUT3_UNCONNECTED,
      CLKOUT3B => NLW_MMCME2_BASE_inst_CLKOUT3B_UNCONNECTED,
      CLKOUT4 => NLW_MMCME2_BASE_inst_CLKOUT4_UNCONNECTED,
      CLKOUT5 => NLW_MMCME2_BASE_inst_CLKOUT5_UNCONNECTED,
      CLKOUT6 => NLW_MMCME2_BASE_inst_CLKOUT6_UNCONNECTED,
      DADDR(6 downto 0) => B"0000000",
      DCLK => '0',
      DEN => '0',
      DI(15 downto 0) => B"0000000000000000",
      DO(15 downto 0) => NLW_MMCME2_BASE_inst_DO_UNCONNECTED(15 downto 0),
      DRDY => NLW_MMCME2_BASE_inst_DRDY_UNCONNECTED,
      DWE => '0',
      LOCKED => clk_lock,
      PSCLK => '0',
      PSDONE => NLW_MMCME2_BASE_inst_PSDONE_UNCONNECTED,
      PSEN => '0',
      PSINCDEC => '0',
      PWRDWN => '0',
      RST => RST_BTN
    );
bufg_clk_pix: unisim.vcomponents.BUFG
     port map (
      I => clk_1x_pre,
      O => o_clk_1x
    );
bufg_clk_pix_5x: unisim.vcomponents.BUFG
     port map (
      I => clk_5x_pre,
      O => o_clk_5x
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_3_display_timings is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \o_sy_reg[13]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sx_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \o_sx_reg[13]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \o_sx_reg[15]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sx_reg[2]_0\ : out STD_LOGIC;
    \o_sy_reg[2]_0\ : out STD_LOGIC;
    \o_sx_reg[2]_1\ : out STD_LOGIC;
    \o_sy_reg[4]_0\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sy_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sx_reg[15]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bias[2]_i_12_0\ : out STD_LOGIC;
    \o_sy_reg[15]_1\ : out STD_LOGIC;
    \bias[1]_i_5_0\ : out STD_LOGIC;
    \bias_reg[2]\ : out STD_LOGIC;
    \o_tmds[4]_i_2__0_0\ : out STD_LOGIC;
    \o_tmds[7]_i_3_0\ : out STD_LOGIC;
    \o_tmds[6]_i_2__0_0\ : out STD_LOGIC;
    \o_sy_reg[15]_2\ : out STD_LOGIC;
    \bias_reg[4]\ : out STD_LOGIC;
    \o_sx_reg[15]_3\ : out STD_LOGIC;
    \bias_reg[2]_0\ : out STD_LOGIC;
    \bias[1]_i_2__1_0\ : out STD_LOGIC;
    \o_sy_reg[15]_3\ : out STD_LOGIC;
    \o_tmds[4]_i_2__0_1\ : out STD_LOGIC;
    \o_sx_reg[7]_0\ : out STD_LOGIC;
    \bias[1]_i_3__1_0\ : out STD_LOGIC;
    \o_sy_reg[15]_4\ : out STD_LOGIC;
    hit_reg : out STD_LOGIC;
    \bias_reg[2]_1\ : out STD_LOGIC;
    \o_sy_reg[15]_5\ : out STD_LOGIC;
    \o_sy_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sy_reg[5]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \o_sx_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sx_reg[5]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \o_sy_reg[4]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_tmds[7]_i_5_0\ : out STD_LOGIC;
    \o_tmds[7]_i_2__0_0\ : out STD_LOGIC;
    \bias_reg[3]\ : out STD_LOGIC;
    \o_sy_reg[15]_6\ : out STD_LOGIC;
    \o_sx_reg[5]_1\ : out STD_LOGIC;
    \bias_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[1]_0\ : out STD_LOGIC;
    \bias_reg[1]_1\ : out STD_LOGIC;
    \bias_reg[3]_0\ : out STD_LOGIC;
    \o_sx_reg[15]_4\ : out STD_LOGIC;
    \o_sy_reg[15]_7\ : out STD_LOGIC;
    \o_sy_reg[15]_8\ : out STD_LOGIC;
    \o_sx_reg[15]_5\ : out STD_LOGIC;
    \bias_reg[3]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    o_tmds0_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias_reg[2]_2\ : out STD_LOGIC;
    \o_sy_reg[15]_9\ : out STD_LOGIC;
    \o_sx_reg[15]_6\ : out STD_LOGIC;
    \o_tmds[7]_i_6_0\ : out STD_LOGIC;
    \o_sx_reg[15]_7\ : out STD_LOGIC;
    \o_sx_reg[15]_8\ : out STD_LOGIC;
    \o_sy_reg[15]_10\ : out STD_LOGIC;
    \o_sy_reg[15]_11\ : out STD_LOGIC;
    \o_sy_reg[15]_12\ : out STD_LOGIC;
    \o_sx_reg[15]_9\ : out STD_LOGIC;
    \o_tmds[4]_i_2_0\ : out STD_LOGIC;
    \o_sy_reg[15]_13\ : out STD_LOGIC;
    v_sync : out STD_LOGIC;
    \o_sx_reg[5]_2\ : out STD_LOGIC;
    \o_sy_reg[15]_14\ : out STD_LOGIC;
    \o_sy_reg[5]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \o_sy_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sx_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sx_reg[14]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sx_reg[15]_10\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sy_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sy_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sy_reg[15]_15\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sy_reg[7]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \o_sy_reg[4]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \o_sy_reg[6]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sx_reg[15]_11\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sx_reg[7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sx_reg[5]_3\ : out STD_LOGIC;
    \o_sx_reg[7]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sx_reg[6]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \o_sx_reg[7]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sx_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sx_reg[15]_12\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sy_reg[6]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \o_sy_reg[14]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sy_reg[7]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sy_reg[6]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sy_reg[7]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \o_sy_reg[14]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sy_reg[11]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \o_sy_reg[15]_16\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sy_reg[15]_17\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sy_reg[15]_18\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sy_reg[7]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sy_reg[11]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sy_reg[15]_19\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sy_reg[15]_20\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sy_reg[15]_21\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sx_reg[7]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sx_reg[11]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sx_reg[15]_13\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sx_reg[15]_14\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sx_reg[15]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sy_reg[9]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \o_sy_reg[15]_22\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sy_reg[14]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \o_sy_reg[11]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sy_reg[15]_23\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \o_sx_reg[11]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \o_sy_reg[15]_24\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sy_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_tmds_reg[0]_i_23\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \o_tmds_reg[0]_i_22\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bias[2]_i_18\ : in STD_LOGIC;
    \bias[2]_i_18_0\ : in STD_LOGIC;
    \o_tmds[0]_i_7_0\ : in STD_LOGIC;
    \o_tmds[0]_i_7_1\ : in STD_LOGIC;
    \o_tmds_reg[0]_i_54_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \o_tmds_reg[0]_i_32\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_tmds_reg[0]_i_25_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \o_tmds_reg[0]_i_25_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \o_tmds_reg[0]_i_24_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \o_tmds_reg[0]_i_24_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \o_tmds[0]_i_11\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[2]_3\ : in STD_LOGIC;
    \bias_reg[2]_4\ : in STD_LOGIC;
    \o_tmds_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_tmds_reg[3]_0\ : in STD_LOGIC;
    \bias_reg[2]_5\ : in STD_LOGIC;
    \bias_reg[4]_0\ : in STD_LOGIC;
    \bias_reg[4]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \_inferred__1/i__carry__3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \_inferred__1/i__carry__3_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \_inferred__2/i__carry__3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bias_reg[4]_2\ : in STD_LOGIC;
    \bias_reg[4]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_tmds_reg[0]\ : in STD_LOGIC;
    \bias_reg[2]_6\ : in STD_LOGIC;
    \bias_reg[4]_4\ : in STD_LOGIC;
    \o_tmds_reg[3]_1\ : in STD_LOGIC;
    \bias_reg[2]_7\ : in STD_LOGIC;
    RST_BTN : in STD_LOGIC;
    \bias_reg[2]_8\ : in STD_LOGIC;
    \bias_reg[2]_9\ : in STD_LOGIC;
    \bias_reg[3]_2\ : in STD_LOGIC;
    \bias_reg[3]_3\ : in STD_LOGIC;
    \bias_reg[4]_5\ : in STD_LOGIC;
    \o_tmds_reg[1]\ : in STD_LOGIC;
    \bias_reg[2]_10\ : in STD_LOGIC;
    \bias_reg[2]_11\ : in STD_LOGIC;
    \bias_reg[3]_4\ : in STD_LOGIC;
    \bias[4]_i_5__0_0\ : in STD_LOGIC;
    \o_tmds_reg[3]_2\ : in STD_LOGIC;
    \bias[1]_i_3_0\ : in STD_LOGIC;
    \bias[2]_i_21_0\ : in STD_LOGIC;
    \o_tmds[0]_i_3_0\ : in STD_LOGIC;
    \o_tmds[0]_i_3_1\ : in STD_LOGIC;
    \o_tmds[0]_i_3_2\ : in STD_LOGIC;
    \o_tmds[0]_i_3_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \o_tmds[0]_i_3_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \o_tmds[0]_i_3_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \o_tmds[3]_i_2_0\ : in STD_LOGIC;
    \o_tmds[3]_i_2_1\ : in STD_LOGIC;
    \o_tmds[3]_i_2_2\ : in STD_LOGIC;
    \bias[1]_i_17_0\ : in STD_LOGIC;
    \bias[1]_i_5__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias[1]_i_5__0_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \o_tmds[3]_i_2_3\ : in STD_LOGIC;
    \o_tmds[1]_i_4_0\ : in STD_LOGIC;
    life : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \o_tmds[3]_i_12_0\ : in STD_LOGIC;
    \bias[1]_i_23__0_0\ : in STD_LOGIC;
    \bias_reg[1]_2\ : in STD_LOGIC;
    \bias[1]_i_2__1_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias[1]_i_2__1_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \o_tmds[1]_i_5_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \o_tmds[1]_i_5_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    g0_b0_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    g0_b0_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_3_display_timings : entity is "display_timings";
end design_1_HDMI_TOP_0_3_display_timings;

architecture STRUCTURE of design_1_HDMI_TOP_0_3_display_timings is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bias[1]_i_10__0_n_0\ : STD_LOGIC;
  signal \bias[1]_i_10_n_0\ : STD_LOGIC;
  signal \bias[1]_i_11__0_n_0\ : STD_LOGIC;
  signal \bias[1]_i_11_n_0\ : STD_LOGIC;
  signal \bias[1]_i_12__0_n_0\ : STD_LOGIC;
  signal \bias[1]_i_12_n_0\ : STD_LOGIC;
  signal \bias[1]_i_14__0_n_0\ : STD_LOGIC;
  signal \bias[1]_i_14_n_0\ : STD_LOGIC;
  signal \bias[1]_i_15__0_n_0\ : STD_LOGIC;
  signal \bias[1]_i_15_n_0\ : STD_LOGIC;
  signal \bias[1]_i_16__0_n_0\ : STD_LOGIC;
  signal \bias[1]_i_16_n_0\ : STD_LOGIC;
  signal \bias[1]_i_17__0_n_0\ : STD_LOGIC;
  signal \bias[1]_i_17_n_0\ : STD_LOGIC;
  signal \bias[1]_i_18__0_n_0\ : STD_LOGIC;
  signal \bias[1]_i_18_n_0\ : STD_LOGIC;
  signal \bias[1]_i_19__0_n_0\ : STD_LOGIC;
  signal \bias[1]_i_19_n_0\ : STD_LOGIC;
  signal \bias[1]_i_20__0_n_0\ : STD_LOGIC;
  signal \bias[1]_i_20_n_0\ : STD_LOGIC;
  signal \bias[1]_i_21__0_n_0\ : STD_LOGIC;
  signal \bias[1]_i_21_n_0\ : STD_LOGIC;
  signal \bias[1]_i_22__0_n_0\ : STD_LOGIC;
  signal \bias[1]_i_22_n_0\ : STD_LOGIC;
  signal \bias[1]_i_23__0_n_0\ : STD_LOGIC;
  signal \bias[1]_i_23_n_0\ : STD_LOGIC;
  signal \bias[1]_i_24_n_0\ : STD_LOGIC;
  signal \bias[1]_i_25_n_0\ : STD_LOGIC;
  signal \bias[1]_i_26_n_0\ : STD_LOGIC;
  signal \bias[1]_i_27_n_0\ : STD_LOGIC;
  signal \bias[1]_i_28__0_n_0\ : STD_LOGIC;
  signal \bias[1]_i_28_n_0\ : STD_LOGIC;
  signal \bias[1]_i_29_n_0\ : STD_LOGIC;
  signal \^bias[1]_i_2__1_0\ : STD_LOGIC;
  signal \bias[1]_i_30_n_0\ : STD_LOGIC;
  signal \bias[1]_i_31_n_0\ : STD_LOGIC;
  signal \bias[1]_i_32_n_0\ : STD_LOGIC;
  signal \bias[1]_i_33_n_0\ : STD_LOGIC;
  signal \bias[1]_i_34_n_0\ : STD_LOGIC;
  signal \bias[1]_i_35_n_0\ : STD_LOGIC;
  signal \bias[1]_i_36_n_0\ : STD_LOGIC;
  signal \bias[1]_i_37_n_0\ : STD_LOGIC;
  signal \bias[1]_i_38_n_0\ : STD_LOGIC;
  signal \bias[1]_i_39_n_0\ : STD_LOGIC;
  signal \^bias[1]_i_3__1_0\ : STD_LOGIC;
  signal \bias[1]_i_3_n_0\ : STD_LOGIC;
  signal \bias[1]_i_40_n_0\ : STD_LOGIC;
  signal \bias[1]_i_41_n_0\ : STD_LOGIC;
  signal \bias[1]_i_43_n_0\ : STD_LOGIC;
  signal \bias[1]_i_44_n_0\ : STD_LOGIC;
  signal \bias[1]_i_45_n_0\ : STD_LOGIC;
  signal \bias[1]_i_46_n_0\ : STD_LOGIC;
  signal \bias[1]_i_47_n_0\ : STD_LOGIC;
  signal \bias[1]_i_48_n_0\ : STD_LOGIC;
  signal \bias[1]_i_49_n_0\ : STD_LOGIC;
  signal \bias[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \bias[1]_i_4_n_0\ : STD_LOGIC;
  signal \bias[1]_i_50_n_0\ : STD_LOGIC;
  signal \bias[1]_i_51_n_0\ : STD_LOGIC;
  signal \bias[1]_i_52_n_0\ : STD_LOGIC;
  signal \bias[1]_i_53_n_0\ : STD_LOGIC;
  signal \bias[1]_i_54_n_0\ : STD_LOGIC;
  signal \bias[1]_i_55_n_0\ : STD_LOGIC;
  signal \bias[1]_i_56_n_0\ : STD_LOGIC;
  signal \bias[1]_i_57_n_0\ : STD_LOGIC;
  signal \bias[1]_i_58_n_0\ : STD_LOGIC;
  signal \bias[1]_i_59_n_0\ : STD_LOGIC;
  signal \^bias[1]_i_5_0\ : STD_LOGIC;
  signal \bias[1]_i_5__0_n_0\ : STD_LOGIC;
  signal \bias[1]_i_5_n_0\ : STD_LOGIC;
  signal \bias[1]_i_60_n_0\ : STD_LOGIC;
  signal \bias[1]_i_62_n_0\ : STD_LOGIC;
  signal \bias[1]_i_63_n_0\ : STD_LOGIC;
  signal \bias[1]_i_64_n_0\ : STD_LOGIC;
  signal \bias[1]_i_65_n_0\ : STD_LOGIC;
  signal \bias[1]_i_66_n_0\ : STD_LOGIC;
  signal \bias[1]_i_67_n_0\ : STD_LOGIC;
  signal \bias[1]_i_68_n_0\ : STD_LOGIC;
  signal \bias[1]_i_69_n_0\ : STD_LOGIC;
  signal \bias[1]_i_6__0_n_0\ : STD_LOGIC;
  signal \bias[1]_i_6_n_0\ : STD_LOGIC;
  signal \bias[1]_i_70_n_0\ : STD_LOGIC;
  signal \bias[1]_i_71_n_0\ : STD_LOGIC;
  signal \bias[1]_i_73_n_0\ : STD_LOGIC;
  signal \bias[1]_i_75_n_0\ : STD_LOGIC;
  signal \bias[1]_i_76_n_0\ : STD_LOGIC;
  signal \bias[1]_i_77_n_0\ : STD_LOGIC;
  signal \bias[1]_i_78_n_0\ : STD_LOGIC;
  signal \bias[1]_i_7_n_0\ : STD_LOGIC;
  signal \bias[1]_i_8_n_0\ : STD_LOGIC;
  signal \bias[2]_i_10__0_n_0\ : STD_LOGIC;
  signal \bias[2]_i_10_n_0\ : STD_LOGIC;
  signal \bias[2]_i_11__0_n_0\ : STD_LOGIC;
  signal \bias[2]_i_11_n_0\ : STD_LOGIC;
  signal \^bias[2]_i_12_0\ : STD_LOGIC;
  signal \bias[2]_i_12_n_0\ : STD_LOGIC;
  signal \bias[2]_i_13_n_0\ : STD_LOGIC;
  signal \bias[2]_i_16_n_0\ : STD_LOGIC;
  signal \bias[2]_i_17_n_0\ : STD_LOGIC;
  signal \bias[2]_i_19_n_0\ : STD_LOGIC;
  signal \bias[2]_i_20_n_0\ : STD_LOGIC;
  signal \bias[2]_i_21_n_0\ : STD_LOGIC;
  signal \bias[2]_i_22_n_0\ : STD_LOGIC;
  signal \bias[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \bias[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \bias[2]_i_2_n_0\ : STD_LOGIC;
  signal \bias[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \bias[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \bias[2]_i_3_n_0\ : STD_LOGIC;
  signal \bias[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \bias[2]_i_4__1_n_0\ : STD_LOGIC;
  signal \bias[2]_i_4_n_0\ : STD_LOGIC;
  signal \bias[2]_i_7_n_0\ : STD_LOGIC;
  signal \bias[2]_i_8__0_n_0\ : STD_LOGIC;
  signal \bias[2]_i_8_n_0\ : STD_LOGIC;
  signal \bias[2]_i_9__0_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3_n_0\ : STD_LOGIC;
  signal \bias[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \bias[3]_i_4_n_0\ : STD_LOGIC;
  signal \bias[3]_i_5__1_n_0\ : STD_LOGIC;
  signal \bias[3]_i_7__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_10__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_10_n_0\ : STD_LOGIC;
  signal \bias[4]_i_11__1_n_0\ : STD_LOGIC;
  signal \bias[4]_i_11_n_0\ : STD_LOGIC;
  signal \bias[4]_i_12__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_12_n_0\ : STD_LOGIC;
  signal \bias[4]_i_13__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_13__1_n_0\ : STD_LOGIC;
  signal \bias[4]_i_13_n_0\ : STD_LOGIC;
  signal \bias[4]_i_14__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_14_n_0\ : STD_LOGIC;
  signal \bias[4]_i_15_n_0\ : STD_LOGIC;
  signal \bias[4]_i_16_n_0\ : STD_LOGIC;
  signal \bias[4]_i_17__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_18__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_20__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_22_n_0\ : STD_LOGIC;
  signal \bias[4]_i_23_n_0\ : STD_LOGIC;
  signal \bias[4]_i_24_n_0\ : STD_LOGIC;
  signal \bias[4]_i_25_n_0\ : STD_LOGIC;
  signal \bias[4]_i_26_n_0\ : STD_LOGIC;
  signal \bias[4]_i_27_n_0\ : STD_LOGIC;
  signal \bias[4]_i_28_n_0\ : STD_LOGIC;
  signal \bias[4]_i_29_n_0\ : STD_LOGIC;
  signal \bias[4]_i_2_n_0\ : STD_LOGIC;
  signal \bias[4]_i_30_n_0\ : STD_LOGIC;
  signal \bias[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \bias[4]_i_3_n_0\ : STD_LOGIC;
  signal \bias[4]_i_4_n_0\ : STD_LOGIC;
  signal \bias[4]_i_7__1_n_0\ : STD_LOGIC;
  signal \bias[4]_i_8__1_n_0\ : STD_LOGIC;
  signal \bias[4]_i_9__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_9_n_0\ : STD_LOGIC;
  signal \^bias_reg[1]_0\ : STD_LOGIC;
  signal \^bias_reg[1]_1\ : STD_LOGIC;
  signal \bias_reg[1]_i_13_n_0\ : STD_LOGIC;
  signal \bias_reg[1]_i_13_n_1\ : STD_LOGIC;
  signal \bias_reg[1]_i_13_n_2\ : STD_LOGIC;
  signal \bias_reg[1]_i_13_n_3\ : STD_LOGIC;
  signal \bias_reg[1]_i_24_n_3\ : STD_LOGIC;
  signal \bias_reg[1]_i_25_n_0\ : STD_LOGIC;
  signal \bias_reg[1]_i_25_n_1\ : STD_LOGIC;
  signal \bias_reg[1]_i_25_n_2\ : STD_LOGIC;
  signal \bias_reg[1]_i_25_n_3\ : STD_LOGIC;
  signal \bias_reg[1]_i_26_n_0\ : STD_LOGIC;
  signal \bias_reg[1]_i_26_n_1\ : STD_LOGIC;
  signal \bias_reg[1]_i_26_n_2\ : STD_LOGIC;
  signal \bias_reg[1]_i_26_n_3\ : STD_LOGIC;
  signal \bias_reg[1]_i_27_n_3\ : STD_LOGIC;
  signal \bias_reg[1]_i_7_n_2\ : STD_LOGIC;
  signal \bias_reg[1]_i_7_n_3\ : STD_LOGIC;
  signal \bias_reg[1]_i_9_n_0\ : STD_LOGIC;
  signal \bias_reg[1]_i_9_n_1\ : STD_LOGIC;
  signal \bias_reg[1]_i_9_n_2\ : STD_LOGIC;
  signal \bias_reg[1]_i_9_n_3\ : STD_LOGIC;
  signal \^bias_reg[2]\ : STD_LOGIC;
  signal \^bias_reg[2]_0\ : STD_LOGIC;
  signal \^bias_reg[3]_0\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \g0_b0__0_n_0\ : STD_LOGIC;
  signal \g0_b0__1_n_0\ : STD_LOGIC;
  signal \g0_b0__2_n_0\ : STD_LOGIC;
  signal \g0_b0__3_n_0\ : STD_LOGIC;
  signal g0_b0_i_10_n_0 : STD_LOGIC;
  signal g0_b0_i_1_n_0 : STD_LOGIC;
  signal g0_b0_i_1_n_1 : STD_LOGIC;
  signal g0_b0_i_1_n_2 : STD_LOGIC;
  signal g0_b0_i_1_n_3 : STD_LOGIC;
  signal g0_b0_i_2_n_1 : STD_LOGIC;
  signal g0_b0_i_2_n_2 : STD_LOGIC;
  signal g0_b0_i_2_n_3 : STD_LOGIC;
  signal g0_b0_i_3_n_0 : STD_LOGIC;
  signal g0_b0_i_4_n_0 : STD_LOGIC;
  signal g0_b0_i_8_n_0 : STD_LOGIC;
  signal g0_b0_i_9_n_0 : STD_LOGIC;
  signal g0_b0_n_0 : STD_LOGIC;
  signal \gfx_inst/sel\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \gfx_inst/sprite_render_x01_out\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \gfx_inst/star/sprite_render_y00_out\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \gfx_inst/test_card_simple_1/color25_in\ : STD_LOGIC;
  signal \gfx_inst/test_card_simple_1/color4\ : STD_LOGIC;
  signal \^hit_reg\ : STD_LOGIC;
  signal \i__carry__0_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__4_n_0\ : STD_LOGIC;
  signal o_de0 : STD_LOGIC;
  signal o_de01_in : STD_LOGIC;
  signal o_hs0 : STD_LOGIC;
  signal o_hs03_in : STD_LOGIC;
  signal \o_hs0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \o_hs0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \o_hs0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \o_hs0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \o_hs0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \o_hs0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \o_hs0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \o_hs0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \o_hs0_carry__0_n_1\ : STD_LOGIC;
  signal \o_hs0_carry__0_n_2\ : STD_LOGIC;
  signal \o_hs0_carry__0_n_3\ : STD_LOGIC;
  signal o_hs0_carry_i_1_n_0 : STD_LOGIC;
  signal o_hs0_carry_i_2_n_0 : STD_LOGIC;
  signal o_hs0_carry_i_3_n_0 : STD_LOGIC;
  signal o_hs0_carry_i_4_n_0 : STD_LOGIC;
  signal o_hs0_carry_i_5_n_0 : STD_LOGIC;
  signal o_hs0_carry_i_6_n_0 : STD_LOGIC;
  signal o_hs0_carry_n_0 : STD_LOGIC;
  signal o_hs0_carry_n_1 : STD_LOGIC;
  signal o_hs0_carry_n_2 : STD_LOGIC;
  signal o_hs0_carry_n_3 : STD_LOGIC;
  signal \o_hs0_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \o_hs0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \o_hs0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \o_hs0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \o_hs0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \o_hs0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \o_hs0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \o_sx[0]_i_1_n_0\ : STD_LOGIC;
  signal \o_sx[10]_i_1_n_0\ : STD_LOGIC;
  signal \o_sx[11]_i_1_n_0\ : STD_LOGIC;
  signal \o_sx[12]_i_1_n_0\ : STD_LOGIC;
  signal \o_sx[13]_i_1_n_0\ : STD_LOGIC;
  signal \o_sx[14]_i_1_n_0\ : STD_LOGIC;
  signal \o_sx[15]_i_1_n_0\ : STD_LOGIC;
  signal \o_sx[1]_i_1_n_0\ : STD_LOGIC;
  signal \o_sx[2]_i_1_n_0\ : STD_LOGIC;
  signal \o_sx[3]_i_1_n_0\ : STD_LOGIC;
  signal \o_sx[4]_i_1_n_0\ : STD_LOGIC;
  signal \o_sx[5]_i_1_n_0\ : STD_LOGIC;
  signal \o_sx[6]_i_1_n_0\ : STD_LOGIC;
  signal \o_sx[7]_i_1_n_0\ : STD_LOGIC;
  signal \o_sx[8]_i_1_n_0\ : STD_LOGIC;
  signal \o_sx[9]_i_1_n_0\ : STD_LOGIC;
  signal \o_sx_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \o_sx_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \o_sx_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \o_sx_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \^o_sx_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^o_sx_reg[15]_3\ : STD_LOGIC;
  signal \o_sx_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \o_sx_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \^o_sx_reg[2]_0\ : STD_LOGIC;
  signal \^o_sx_reg[2]_1\ : STD_LOGIC;
  signal \o_sx_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \o_sx_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \o_sx_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \o_sx_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \^o_sx_reg[5]_1\ : STD_LOGIC;
  signal \^o_sx_reg[5]_2\ : STD_LOGIC;
  signal \^o_sx_reg[5]_3\ : STD_LOGIC;
  signal \^o_sx_reg[7]_0\ : STD_LOGIC;
  signal \o_sx_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \o_sx_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \o_sx_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \o_sx_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \o_sy[0]_i_1_n_0\ : STD_LOGIC;
  signal \o_sy[10]_i_1_n_0\ : STD_LOGIC;
  signal \o_sy[11]_i_1_n_0\ : STD_LOGIC;
  signal \o_sy[12]_i_1_n_0\ : STD_LOGIC;
  signal \o_sy[13]_i_1_n_0\ : STD_LOGIC;
  signal \o_sy[14]_i_1_n_0\ : STD_LOGIC;
  signal \o_sy[15]_i_10_n_0\ : STD_LOGIC;
  signal \o_sy[15]_i_11_n_0\ : STD_LOGIC;
  signal \o_sy[15]_i_12_n_0\ : STD_LOGIC;
  signal \o_sy[15]_i_13_n_0\ : STD_LOGIC;
  signal \o_sy[15]_i_14_n_0\ : STD_LOGIC;
  signal \o_sy[15]_i_1_n_0\ : STD_LOGIC;
  signal \o_sy[15]_i_2_n_0\ : STD_LOGIC;
  signal \o_sy[15]_i_3_n_0\ : STD_LOGIC;
  signal \o_sy[15]_i_4_n_0\ : STD_LOGIC;
  signal \o_sy[15]_i_6_n_0\ : STD_LOGIC;
  signal \o_sy[15]_i_7_n_0\ : STD_LOGIC;
  signal \o_sy[15]_i_8_n_0\ : STD_LOGIC;
  signal \o_sy[15]_i_9_n_0\ : STD_LOGIC;
  signal \o_sy[1]_i_1_n_0\ : STD_LOGIC;
  signal \o_sy[2]_i_1_n_0\ : STD_LOGIC;
  signal \o_sy[3]_i_1_n_0\ : STD_LOGIC;
  signal \o_sy[4]_i_1_n_0\ : STD_LOGIC;
  signal \o_sy[5]_i_1_n_0\ : STD_LOGIC;
  signal \o_sy[6]_i_1_n_0\ : STD_LOGIC;
  signal \o_sy[7]_i_1_n_0\ : STD_LOGIC;
  signal \o_sy[8]_i_1_n_0\ : STD_LOGIC;
  signal \o_sy[9]_i_1_n_0\ : STD_LOGIC;
  signal \o_sy_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \o_sy_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \o_sy_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \o_sy_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \o_sy_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \o_sy_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \o_sy_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \o_sy_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \^o_sy_reg[15]_13\ : STD_LOGIC;
  signal \^o_sy_reg[15]_3\ : STD_LOGIC;
  signal \^o_sy_reg[15]_6\ : STD_LOGIC;
  signal \o_sy_reg[15]_i_5_n_2\ : STD_LOGIC;
  signal \o_sy_reg[15]_i_5_n_3\ : STD_LOGIC;
  signal \o_sy_reg[15]_i_5_n_5\ : STD_LOGIC;
  signal \o_sy_reg[15]_i_5_n_6\ : STD_LOGIC;
  signal \o_sy_reg[15]_i_5_n_7\ : STD_LOGIC;
  signal \^o_sy_reg[2]_0\ : STD_LOGIC;
  signal \^o_sy_reg[4]_0\ : STD_LOGIC;
  signal \o_sy_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \o_sy_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \o_sy_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \o_sy_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \o_sy_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \o_sy_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \o_sy_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \o_sy_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \o_sy_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \o_sy_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \o_sy_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \o_sy_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \o_sy_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \o_sy_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \o_sy_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \o_sy_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \o_tmds[0]_i_107_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_108_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_112_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_120_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_121_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_122_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_123_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_124_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_125_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_126_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_127_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_13_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_14_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_26_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_27_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_28_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_2_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_37_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_38_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_39_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_3_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_40_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_46_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_47_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_48_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_49_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_4_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_50_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_51_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_52_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_53_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_5_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_6_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_72_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_74_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_75_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_77_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_80_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_82_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_83_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_84_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_85_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_86_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_89_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_90_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_91_n_0\ : STD_LOGIC;
  signal \o_tmds[0]_i_92_n_0\ : STD_LOGIC;
  signal \o_tmds[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \o_tmds[1]_i_2_n_0\ : STD_LOGIC;
  signal \o_tmds[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \o_tmds[1]_i_3_n_0\ : STD_LOGIC;
  signal \o_tmds[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \o_tmds[1]_i_4_n_0\ : STD_LOGIC;
  signal \o_tmds[1]_i_5_n_0\ : STD_LOGIC;
  signal \o_tmds[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \o_tmds[2]_i_2_n_0\ : STD_LOGIC;
  signal \o_tmds[3]_i_10_n_0\ : STD_LOGIC;
  signal \o_tmds[3]_i_12_n_0\ : STD_LOGIC;
  signal \o_tmds[3]_i_13_n_0\ : STD_LOGIC;
  signal \o_tmds[3]_i_14_n_0\ : STD_LOGIC;
  signal \o_tmds[3]_i_15_n_0\ : STD_LOGIC;
  signal \o_tmds[3]_i_18_n_0\ : STD_LOGIC;
  signal \o_tmds[3]_i_19_n_0\ : STD_LOGIC;
  signal \o_tmds[3]_i_20_n_0\ : STD_LOGIC;
  signal \o_tmds[3]_i_21_n_0\ : STD_LOGIC;
  signal \o_tmds[3]_i_22_n_0\ : STD_LOGIC;
  signal \o_tmds[3]_i_23_n_0\ : STD_LOGIC;
  signal \o_tmds[3]_i_24_n_0\ : STD_LOGIC;
  signal \o_tmds[3]_i_25_n_0\ : STD_LOGIC;
  signal \o_tmds[3]_i_26_n_0\ : STD_LOGIC;
  signal \o_tmds[3]_i_27_n_0\ : STD_LOGIC;
  signal \o_tmds[3]_i_28_n_0\ : STD_LOGIC;
  signal \o_tmds[3]_i_29_n_0\ : STD_LOGIC;
  signal \o_tmds[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \o_tmds[3]_i_2_n_0\ : STD_LOGIC;
  signal \o_tmds[3]_i_30_n_0\ : STD_LOGIC;
  signal \o_tmds[3]_i_31_n_0\ : STD_LOGIC;
  signal \o_tmds[3]_i_32_n_0\ : STD_LOGIC;
  signal \o_tmds[3]_i_33_n_0\ : STD_LOGIC;
  signal \o_tmds[3]_i_34_n_0\ : STD_LOGIC;
  signal \o_tmds[3]_i_35_n_0\ : STD_LOGIC;
  signal \o_tmds[3]_i_36_n_0\ : STD_LOGIC;
  signal \o_tmds[3]_i_37_n_0\ : STD_LOGIC;
  signal \o_tmds[3]_i_38_n_0\ : STD_LOGIC;
  signal \o_tmds[3]_i_39_n_0\ : STD_LOGIC;
  signal \o_tmds[3]_i_3_n_0\ : STD_LOGIC;
  signal \o_tmds[3]_i_40_n_0\ : STD_LOGIC;
  signal \o_tmds[3]_i_41_n_0\ : STD_LOGIC;
  signal \o_tmds[3]_i_42_n_0\ : STD_LOGIC;
  signal \o_tmds[3]_i_43_n_0\ : STD_LOGIC;
  signal \o_tmds[3]_i_44_n_0\ : STD_LOGIC;
  signal \o_tmds[3]_i_45_n_0\ : STD_LOGIC;
  signal \o_tmds[3]_i_4_n_0\ : STD_LOGIC;
  signal \o_tmds[3]_i_5_n_0\ : STD_LOGIC;
  signal \o_tmds[3]_i_6_n_0\ : STD_LOGIC;
  signal \o_tmds[3]_i_7_n_0\ : STD_LOGIC;
  signal \o_tmds[3]_i_8_n_0\ : STD_LOGIC;
  signal \o_tmds[3]_i_9_n_0\ : STD_LOGIC;
  signal \^o_tmds[4]_i_2_0\ : STD_LOGIC;
  signal \^o_tmds[4]_i_2__0_0\ : STD_LOGIC;
  signal \o_tmds[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \o_tmds[4]_i_2_n_0\ : STD_LOGIC;
  signal \o_tmds[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \o_tmds[4]_i_3_n_0\ : STD_LOGIC;
  signal \o_tmds[4]_i_4_n_0\ : STD_LOGIC;
  signal \o_tmds[4]_i_5_n_0\ : STD_LOGIC;
  signal \o_tmds[4]_i_6_n_0\ : STD_LOGIC;
  signal \o_tmds[4]_i_7_n_0\ : STD_LOGIC;
  signal \o_tmds[5]_i_2_n_0\ : STD_LOGIC;
  signal \^o_tmds[6]_i_2__0_0\ : STD_LOGIC;
  signal \o_tmds[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \o_tmds[6]_i_2_n_0\ : STD_LOGIC;
  signal \^o_tmds[7]_i_2__0_0\ : STD_LOGIC;
  signal \o_tmds[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \o_tmds[7]_i_2_n_0\ : STD_LOGIC;
  signal \^o_tmds[7]_i_3_0\ : STD_LOGIC;
  signal \o_tmds[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \o_tmds[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \o_tmds[7]_i_4_n_0\ : STD_LOGIC;
  signal \^o_tmds[7]_i_5_0\ : STD_LOGIC;
  signal \o_tmds[7]_i_5_n_0\ : STD_LOGIC;
  signal \^o_tmds[7]_i_6_0\ : STD_LOGIC;
  signal \o_tmds[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \o_tmds[8]_i_2_n_0\ : STD_LOGIC;
  signal \o_tmds[8]_i_3_n_0\ : STD_LOGIC;
  signal \o_tmds[8]_i_4_n_0\ : STD_LOGIC;
  signal \o_tmds[8]_i_5_n_0\ : STD_LOGIC;
  signal \o_tmds[8]_i_6_n_0\ : STD_LOGIC;
  signal \o_tmds[8]_i_7_n_0\ : STD_LOGIC;
  signal \o_tmds[8]_i_8_n_0\ : STD_LOGIC;
  signal \o_tmds[9]_i_2_n_0\ : STD_LOGIC;
  signal \o_tmds_reg[0]_i_106_n_0\ : STD_LOGIC;
  signal \o_tmds_reg[0]_i_106_n_1\ : STD_LOGIC;
  signal \o_tmds_reg[0]_i_106_n_2\ : STD_LOGIC;
  signal \o_tmds_reg[0]_i_106_n_3\ : STD_LOGIC;
  signal \o_tmds_reg[0]_i_113_n_1\ : STD_LOGIC;
  signal \o_tmds_reg[0]_i_113_n_2\ : STD_LOGIC;
  signal \o_tmds_reg[0]_i_113_n_3\ : STD_LOGIC;
  signal \o_tmds_reg[0]_i_24_n_1\ : STD_LOGIC;
  signal \o_tmds_reg[0]_i_24_n_2\ : STD_LOGIC;
  signal \o_tmds_reg[0]_i_24_n_3\ : STD_LOGIC;
  signal \o_tmds_reg[0]_i_25_n_1\ : STD_LOGIC;
  signal \o_tmds_reg[0]_i_25_n_2\ : STD_LOGIC;
  signal \o_tmds_reg[0]_i_25_n_3\ : STD_LOGIC;
  signal \o_tmds_reg[0]_i_36_n_0\ : STD_LOGIC;
  signal \o_tmds_reg[0]_i_36_n_1\ : STD_LOGIC;
  signal \o_tmds_reg[0]_i_36_n_2\ : STD_LOGIC;
  signal \o_tmds_reg[0]_i_36_n_3\ : STD_LOGIC;
  signal \o_tmds_reg[0]_i_45_n_0\ : STD_LOGIC;
  signal \o_tmds_reg[0]_i_45_n_1\ : STD_LOGIC;
  signal \o_tmds_reg[0]_i_45_n_2\ : STD_LOGIC;
  signal \o_tmds_reg[0]_i_45_n_3\ : STD_LOGIC;
  signal \o_tmds_reg[0]_i_54_n_1\ : STD_LOGIC;
  signal \o_tmds_reg[0]_i_54_n_2\ : STD_LOGIC;
  signal \o_tmds_reg[0]_i_54_n_3\ : STD_LOGIC;
  signal \o_tmds_reg[0]_i_88_n_0\ : STD_LOGIC;
  signal \o_tmds_reg[0]_i_88_n_1\ : STD_LOGIC;
  signal \o_tmds_reg[0]_i_88_n_2\ : STD_LOGIC;
  signal \o_tmds_reg[0]_i_88_n_3\ : STD_LOGIC;
  signal \o_tmds_reg[3]_i_17_n_0\ : STD_LOGIC;
  signal o_vs0 : STD_LOGIC;
  signal o_vs02_in : STD_LOGIC;
  signal \o_vs0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \o_vs0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \o_vs0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \o_vs0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \o_vs0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \o_vs0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \o_vs0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \o_vs0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \o_vs0_carry__0_n_1\ : STD_LOGIC;
  signal \o_vs0_carry__0_n_2\ : STD_LOGIC;
  signal \o_vs0_carry__0_n_3\ : STD_LOGIC;
  signal o_vs0_carry_i_1_n_0 : STD_LOGIC;
  signal o_vs0_carry_i_2_n_0 : STD_LOGIC;
  signal o_vs0_carry_i_3_n_0 : STD_LOGIC;
  signal o_vs0_carry_i_4_n_0 : STD_LOGIC;
  signal o_vs0_carry_i_5_n_0 : STD_LOGIC;
  signal o_vs0_carry_i_6_n_0 : STD_LOGIC;
  signal o_vs0_carry_i_7_n_0 : STD_LOGIC;
  signal o_vs0_carry_n_0 : STD_LOGIC;
  signal o_vs0_carry_n_1 : STD_LOGIC;
  signal o_vs0_carry_n_2 : STD_LOGIC;
  signal o_vs0_carry_n_3 : STD_LOGIC;
  signal \o_vs0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \o_vs0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \o_vs0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \o_vs0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \o_vs0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \o_vs0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \^v_sync\ : STD_LOGIC;
  signal \NLW_bias_reg[1]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[1]_i_24_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[1]_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bias_reg[1]_i_25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_bias_reg[1]_i_26_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_bias_reg[1]_i_27_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[1]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bias_reg[1]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_bias_reg[1]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[1]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[1]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[1]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_g0_b0_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_g0_b0_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_o_hs0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_o_hs0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_o_hs0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_o_hs0_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_o_sx_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_o_sx_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_o_sy_reg[15]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_o_sy_reg[15]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_o_tmds_reg[0]_i_106_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_o_tmds_reg[0]_i_113_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_o_tmds_reg[0]_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_o_tmds_reg[0]_i_25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_o_tmds_reg[0]_i_36_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_o_tmds_reg[0]_i_45_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_o_tmds_reg[0]_i_54_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_o_tmds_reg[0]_i_88_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_o_vs0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_o_vs0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_o_vs0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_o_vs0_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_o_vs0_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bias[1]_i_12\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \bias[1]_i_14\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \bias[1]_i_18__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \bias[1]_i_1__0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \bias[1]_i_21__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \bias[1]_i_2__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \bias[1]_i_36\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \bias[1]_i_37\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \bias[1]_i_39\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \bias[1]_i_4\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \bias[1]_i_42\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \bias[1]_i_4__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \bias[1]_i_5\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \bias[1]_i_67\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \bias[1]_i_71\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \bias[1]_i_75\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \bias[1]_i_77\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \bias[1]_i_78\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \bias[1]_i_8\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \bias[2]_i_11\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \bias[2]_i_11__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \bias[2]_i_12\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \bias[2]_i_16\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \bias[2]_i_19\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \bias[2]_i_2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \bias[2]_i_20\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \bias[2]_i_22\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \bias[2]_i_2__1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \bias[2]_i_3\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \bias[2]_i_7\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \bias[2]_i_8__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \bias[2]_i_9\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \bias[3]_i_4\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \bias[3]_i_4__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \bias[3]_i_6__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \bias[3]_i_7__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \bias[4]_i_10__1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \bias[4]_i_11__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \bias[4]_i_11__1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \bias[4]_i_12\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \bias[4]_i_12__1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \bias[4]_i_13__1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \bias[4]_i_14\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \bias[4]_i_17__0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \bias[4]_i_18__0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \bias[4]_i_19__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \bias[4]_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \bias[4]_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \bias[4]_i_22\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \bias[4]_i_24\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \bias[4]_i_26\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \bias[4]_i_27\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \bias[4]_i_29\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \bias[4]_i_30\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \bias[4]_i_6\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \bias[4]_i_6__1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \bias[4]_i_8\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \bias[4]_i_9\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \bias[4]_i_9__1\ : label is "soft_lutpair15";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \bias_reg[1]_i_13\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \bias_reg[1]_i_24\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \bias_reg[1]_i_24\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \bias_reg[1]_i_25\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \bias_reg[1]_i_25\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \bias_reg[1]_i_26\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \bias_reg[1]_i_26\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \bias_reg[1]_i_27\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \bias_reg[1]_i_27\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \bias_reg[1]_i_7\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[1]_i_8\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[1]_i_9\ : label is 11;
  attribute SOFT_HLUTNM of de_INST_0 : label is "soft_lutpair14";
  attribute ADDER_THRESHOLD of g0_b0_i_1 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of g0_b0_i_1 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of g0_b0_i_2 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of g0_b0_i_2 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of o_hs0_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \o_hs0_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \o_hs0_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \o_hs0_inferred__0/i__carry__0\ : label is 11;
  attribute SOFT_HLUTNM of \o_sx[10]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \o_sx[11]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \o_sx[12]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \o_sx[13]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \o_sx[14]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \o_sx[15]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \o_sx[2]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \o_sx[3]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \o_sx[4]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \o_sx[5]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \o_sx[6]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \o_sx[7]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \o_sx[8]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \o_sx[9]_i_1\ : label is "soft_lutpair67";
  attribute ADDER_THRESHOLD of \o_sx_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \o_sx_reg[15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \o_sx_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \o_sx_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \o_sy[10]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \o_sy[11]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \o_sy[12]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \o_sy[13]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \o_sy[14]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \o_sy[15]_i_10\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \o_sy[15]_i_11\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \o_sy[15]_i_14\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \o_sy[15]_i_2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \o_sy[15]_i_4\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \o_sy[15]_i_7\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \o_sy[15]_i_8\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \o_sy[15]_i_9\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \o_sy[1]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \o_sy[2]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \o_sy[3]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \o_sy[5]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \o_sy[6]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \o_sy[7]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \o_sy[8]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \o_sy[9]_i_1\ : label is "soft_lutpair74";
  attribute ADDER_THRESHOLD of \o_sy_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \o_sy_reg[15]_i_5\ : label is 35;
  attribute ADDER_THRESHOLD of \o_sy_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \o_sy_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \o_tmds[0]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \o_tmds[0]_i_26\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \o_tmds[0]_i_27\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \o_tmds[0]_i_28\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \o_tmds[0]_i_3\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \o_tmds[0]_i_30\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \o_tmds[0]_i_3__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \o_tmds[0]_i_4\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \o_tmds[0]_i_5\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \o_tmds[0]_i_7\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \o_tmds[0]_i_9\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \o_tmds[1]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \o_tmds[1]_i_2__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \o_tmds[1]_i_3\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \o_tmds[1]_i_4__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \o_tmds[2]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \o_tmds[2]_i_2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \o_tmds[2]_i_2__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \o_tmds[3]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \o_tmds[3]_i_1__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \o_tmds[3]_i_21\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \o_tmds[3]_i_22\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \o_tmds[3]_i_23\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \o_tmds[3]_i_24\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \o_tmds[3]_i_26\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \o_tmds[3]_i_28\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \o_tmds[3]_i_29\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \o_tmds[3]_i_2__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \o_tmds[3]_i_31\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \o_tmds[3]_i_34\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \o_tmds[3]_i_35\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \o_tmds[3]_i_37\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \o_tmds[3]_i_38\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \o_tmds[3]_i_42\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \o_tmds[3]_i_43\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \o_tmds[3]_i_7\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \o_tmds[4]_i_2__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \o_tmds[4]_i_3\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \o_tmds[4]_i_5\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \o_tmds[4]_i_7\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \o_tmds[5]_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \o_tmds[6]_i_2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \o_tmds[7]_i_2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \o_tmds[7]_i_2__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \o_tmds[7]_i_3\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \o_tmds[7]_i_3__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \o_tmds[7]_i_4\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \o_tmds[7]_i_4__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \o_tmds[7]_i_6\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \o_tmds[8]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \o_tmds[8]_i_1__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \o_tmds[8]_i_1__1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \o_tmds[8]_i_2\ : label is "soft_lutpair19";
  attribute COMPARATOR_THRESHOLD of \o_tmds_reg[0]_i_24\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \o_tmds_reg[0]_i_25\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \o_tmds_reg[0]_i_36\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \o_tmds_reg[0]_i_45\ : label is 11;
  attribute COMPARATOR_THRESHOLD of o_vs0_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \o_vs0_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \o_vs0_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \o_vs0_inferred__0/i__carry__0\ : label is 11;
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  \bias[1]_i_2__1_0\ <= \^bias[1]_i_2__1_0\;
  \bias[1]_i_3__1_0\ <= \^bias[1]_i_3__1_0\;
  \bias[1]_i_5_0\ <= \^bias[1]_i_5_0\;
  \bias[2]_i_12_0\ <= \^bias[2]_i_12_0\;
  \bias_reg[1]_0\ <= \^bias_reg[1]_0\;
  \bias_reg[1]_1\ <= \^bias_reg[1]_1\;
  \bias_reg[2]\ <= \^bias_reg[2]\;
  \bias_reg[2]_0\ <= \^bias_reg[2]_0\;
  \bias_reg[3]_0\ <= \^bias_reg[3]_0\;
  hit_reg <= \^hit_reg\;
  \o_sx_reg[15]_0\(15 downto 0) <= \^o_sx_reg[15]_0\(15 downto 0);
  \o_sx_reg[15]_3\ <= \^o_sx_reg[15]_3\;
  \o_sx_reg[2]_0\ <= \^o_sx_reg[2]_0\;
  \o_sx_reg[2]_1\ <= \^o_sx_reg[2]_1\;
  \o_sx_reg[5]_1\ <= \^o_sx_reg[5]_1\;
  \o_sx_reg[5]_2\ <= \^o_sx_reg[5]_2\;
  \o_sx_reg[5]_3\ <= \^o_sx_reg[5]_3\;
  \o_sx_reg[7]_0\ <= \^o_sx_reg[7]_0\;
  \o_sy_reg[15]_13\ <= \^o_sy_reg[15]_13\;
  \o_sy_reg[15]_3\ <= \^o_sy_reg[15]_3\;
  \o_sy_reg[15]_6\ <= \^o_sy_reg[15]_6\;
  \o_sy_reg[2]_0\ <= \^o_sy_reg[2]_0\;
  \o_sy_reg[4]_0\ <= \^o_sy_reg[4]_0\;
  \o_tmds[4]_i_2_0\ <= \^o_tmds[4]_i_2_0\;
  \o_tmds[4]_i_2__0_0\ <= \^o_tmds[4]_i_2__0_0\;
  \o_tmds[6]_i_2__0_0\ <= \^o_tmds[6]_i_2__0_0\;
  \o_tmds[7]_i_2__0_0\ <= \^o_tmds[7]_i_2__0_0\;
  \o_tmds[7]_i_3_0\ <= \^o_tmds[7]_i_3_0\;
  \o_tmds[7]_i_5_0\ <= \^o_tmds[7]_i_5_0\;
  \o_tmds[7]_i_6_0\ <= \^o_tmds[7]_i_6_0\;
  v_sync <= \^v_sync\;
\bias[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAAAAAAAAAAAA"
    )
        port map (
      I0 => \gfx_inst/sprite_render_x01_out\(4),
      I1 => \gfx_inst/star/sprite_render_y00_out\(3),
      I2 => \gfx_inst/sprite_render_x01_out\(2),
      I3 => \gfx_inst/star/sprite_render_y00_out\(5),
      I4 => \gfx_inst/star/sprite_render_y00_out\(2),
      I5 => \gfx_inst/sprite_render_x01_out\(5),
      O => \bias[1]_i_10_n_0\
    );
\bias[1]_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^q\(14),
      O => \bias[1]_i_10__0_n_0\
    );
\bias[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000080AAAAAAAA"
    )
        port map (
      I0 => \gfx_inst/sprite_render_x01_out\(3),
      I1 => \gfx_inst/star/sprite_render_y00_out\(2),
      I2 => \gfx_inst/star/sprite_render_y00_out\(3),
      I3 => \gfx_inst/sprite_render_x01_out\(5),
      I4 => \gfx_inst/star/sprite_render_y00_out\(5),
      I5 => \gfx_inst/sprite_render_x01_out\(2),
      O => \bias[1]_i_11_n_0\
    );
\bias[1]_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(12),
      O => \bias[1]_i_11__0_n_0\
    );
\bias[1]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0057"
    )
        port map (
      I0 => \gfx_inst/star/sprite_render_y00_out\(4),
      I1 => \gfx_inst/star/sprite_render_y00_out\(3),
      I2 => \gfx_inst/star/sprite_render_y00_out\(2),
      I3 => \gfx_inst/star/sprite_render_y00_out\(5),
      O => \bias[1]_i_12_n_0\
    );
\bias[1]_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(10),
      O => \bias[1]_i_12__0_n_0\
    );
\bias[1]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \gfx_inst/star/sprite_render_y00_out\(5),
      I1 => \gfx_inst/star/sprite_render_y00_out\(4),
      I2 => \gfx_inst/star/sprite_render_y00_out\(3),
      O => \bias[1]_i_14_n_0\
    );
\bias[1]_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \^o_sx_reg[15]_0\(14),
      O => \bias[1]_i_14__0_n_0\
    );
\bias[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFF02BF00000000"
    )
        port map (
      I0 => \gfx_inst/sprite_render_x01_out\(5),
      I1 => \gfx_inst/star/sprite_render_y00_out\(2),
      I2 => \gfx_inst/star/sprite_render_y00_out\(3),
      I3 => \gfx_inst/sprite_render_x01_out\(2),
      I4 => \gfx_inst/sprite_render_x01_out\(3),
      I5 => \gfx_inst/sprite_render_x01_out\(4),
      O => \bias[1]_i_15_n_0\
    );
\bias[1]_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(8),
      O => \bias[1]_i_15__0_n_0\
    );
\bias[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F70000"
    )
        port map (
      I0 => \bias[1]_i_28_n_0\,
      I1 => \bias[1]_i_29_n_0\,
      I2 => \bias[1]_i_30_n_0\,
      I3 => \o_tmds[1]_i_4_0\,
      I4 => \bias[1]_i_23__0_n_0\,
      I5 => \bias[1]_i_31_n_0\,
      O => \bias[1]_i_16_n_0\
    );
\bias[1]_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      O => \bias[1]_i_16__0_n_0\
    );
\bias[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222220222222222"
    )
        port map (
      I0 => \bias[1]_i_32_n_0\,
      I1 => \bias[1]_i_33_n_0\,
      I2 => \bias[1]_i_34_n_0\,
      I3 => \bias[1]_i_35_n_0\,
      I4 => \bias[1]_i_36_n_0\,
      I5 => \bias[1]_i_37_n_0\,
      O => \bias[1]_i_17_n_0\
    );
\bias[1]_i_17__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(5),
      O => \bias[1]_i_17__0_n_0\
    );
\bias[1]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      O => \bias[1]_i_18_n_0\
    );
\bias[1]_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \g0_b0__0_n_0\,
      I1 => \^o_sx_reg[15]_0\(3),
      I2 => \^o_sx_reg[15]_0\(2),
      I3 => g0_b0_n_0,
      I4 => \^o_sx_reg[15]_0\(4),
      O => \bias[1]_i_18__0_n_0\
    );
\bias[1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFBFFFB"
    )
        port map (
      I0 => \bias[1]_i_38_n_0\,
      I1 => \bias[1]_i_5__0_1\(0),
      I2 => \bias[1]_i_5__0_0\(0),
      I3 => \^o_sx_reg[15]_0\(5),
      I4 => \bias[1]_i_39_n_0\,
      I5 => \^o_sx_reg[15]_0\(4),
      O => \bias[1]_i_19_n_0\
    );
\bias[1]_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(9),
      O => \bias[1]_i_19__0_n_0\
    );
\bias[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6F9F6F90"
    )
        port map (
      I0 => \bias[2]_i_4__1_n_0\,
      I1 => \^o_sx_reg[7]_0\,
      I2 => \o_tmds_reg[1]\,
      I3 => \o_tmds_reg[3]\(0),
      I4 => \^hit_reg\,
      O => D(0)
    );
\bias[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA30FF30AA30FF"
    )
        port map (
      I0 => \o_tmds[4]_i_3__0_n_0\,
      I1 => \^o_sy_reg[15]_13\,
      I2 => \bias[1]_i_4_n_0\,
      I3 => \o_tmds[8]_i_5_n_0\,
      I4 => \o_tmds[8]_i_3_n_0\,
      I5 => \o_tmds[8]_i_4_n_0\,
      O => \^o_sy_reg[15]_3\
    );
\bias[1]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => \bias[1]_i_20_n_0\
    );
\bias[1]_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5450540004500400"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(4),
      I1 => \g0_b0__3_n_0\,
      I2 => \^o_sx_reg[15]_0\(3),
      I3 => \^o_sx_reg[15]_0\(2),
      I4 => \g0_b0__2_n_0\,
      I5 => \g0_b0__1_n_0\,
      O => \bias[1]_i_20__0_n_0\
    );
\bias[1]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      O => \bias[1]_i_21_n_0\
    );
\bias[1]_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gfx_inst/test_card_simple_1/color25_in\,
      I1 => \^q\(15),
      O => \bias[1]_i_21__0_n_0\
    );
\bias[1]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \bias[1]_i_22_n_0\
    );
\bias[1]_i_22__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gfx_inst/test_card_simple_1/color4\,
      I1 => \^o_sx_reg[15]_0\(15),
      O => \bias[1]_i_22__0_n_0\
    );
\bias[1]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      O => \bias[1]_i_23_n_0\
    );
\bias[1]_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0006060006060000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \bias[1]_i_40_n_0\,
      I2 => \bias[1]_i_41_n_0\,
      I3 => \^o_sx_reg[5]_3\,
      I4 => \^o_sx_reg[15]_0\(7),
      I5 => \^o_sx_reg[15]_0\(6),
      O => \bias[1]_i_23__0_n_0\
    );
\bias[1]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      O => \bias[1]_i_24_n_0\
    );
\bias[1]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \^o_sx_reg[15]_0\(12),
      O => \bias[1]_i_25_n_0\
    );
\bias[1]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \^o_sx_reg[15]_0\(10),
      O => \bias[1]_i_26_n_0\
    );
\bias[1]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \^o_sx_reg[15]_0\(8),
      O => \bias[1]_i_27_n_0\
    );
\bias[1]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => \^o_sx_reg[15]_0\(1),
      O => \bias[1]_i_28_n_0\
    );
\bias[1]_i_28__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => \^o_sx_reg[15]_0\(6),
      O => \bias[1]_i_28__0_n_0\
    );
\bias[1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAEAEFAFEFEA"
    )
        port map (
      I0 => \bias[1]_i_55_n_0\,
      I1 => \bias[1]_i_56_n_0\,
      I2 => \o_tmds[3]_i_26_n_0\,
      I3 => \bias[1]_i_57_n_0\,
      I4 => \o_tmds[3]_i_29_n_0\,
      I5 => \bias[1]_i_58_n_0\,
      O => \bias[1]_i_29_n_0\
    );
\bias[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A8A0A8A"
    )
        port map (
      I0 => \o_tmds[4]_i_3__0_n_0\,
      I1 => \bias[1]_i_3_n_0\,
      I2 => \o_tmds[8]_i_5_n_0\,
      I3 => \bias[1]_i_4_n_0\,
      I4 => \^o_sy_reg[15]_13\,
      O => \o_sy_reg[15]_14\
    );
\bias[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFFBAAAA"
    )
        port map (
      I0 => \bias[1]_i_4__0_n_0\,
      I1 => \bias[1]_i_5__0_n_0\,
      I2 => \bias[1]_i_6__0_n_0\,
      I3 => \bias[1]_i_7_n_0\,
      I4 => \bias[1]_i_8_n_0\,
      I5 => \o_tmds_reg[0]\,
      O => \^o_sx_reg[7]_0\
    );
\bias[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \bias[1]_i_6_n_0\,
      I1 => \o_tmds[0]_i_4_n_0\,
      I2 => \bias[1]_i_4__0_n_0\,
      O => \bias[1]_i_3_n_0\
    );
\bias[1]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEA0000"
    )
        port map (
      I0 => \bias[1]_i_59_n_0\,
      I1 => \bias[1]_i_58_n_0\,
      I2 => \bias[1]_i_60_n_0\,
      I3 => \o_tmds[3]_i_29_n_0\,
      I4 => \o_tmds[3]_i_12_0\,
      I5 => \bias[1]_i_62_n_0\,
      O => \bias[1]_i_30_n_0\
    );
\bias[1]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFBBB8"
    )
        port map (
      I0 => \bias[1]_i_63_n_0\,
      I1 => \o_tmds[3]_i_28_n_0\,
      I2 => \o_tmds[3]_i_29_n_0\,
      I3 => \bias[1]_i_64_n_0\,
      I4 => \o_tmds[3]_i_26_n_0\,
      I5 => \bias[1]_i_65_n_0\,
      O => \bias[1]_i_31_n_0\
    );
\bias[1]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF40FFFFFFFFFF"
    )
        port map (
      I0 => \bias[1]_i_66_n_0\,
      I1 => \bias[1]_i_67_n_0\,
      I2 => \bias[1]_i_68_n_0\,
      I3 => \bias[1]_i_35_n_0\,
      I4 => \bias[1]_i_69_n_0\,
      I5 => \bias[1]_i_70_n_0\,
      O => \bias[1]_i_32_n_0\
    );
\bias[1]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFEFFFF"
    )
        port map (
      I0 => \bias[1]_i_71_n_0\,
      I1 => \o_tmds[3]_i_20_n_0\,
      I2 => \bias[1]_i_17_0\,
      I3 => \bias[1]_i_38_n_0\,
      I4 => \^o_sx_reg[15]_0\(9),
      I5 => \o_tmds[3]_i_43_n_0\,
      O => \bias[1]_i_33_n_0\
    );
\bias[1]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFFFDFFDDFFDFDD"
    )
        port map (
      I0 => \bias[1]_i_73_n_0\,
      I1 => \bias[1]_i_66_n_0\,
      I2 => \bias[1]_i_68_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(5),
      I5 => \^q\(4),
      O => \bias[1]_i_34_n_0\
    );
\bias[1]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5217A80000510000"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(6),
      I1 => \^o_sx_reg[15]_0\(5),
      I2 => \^o_sx_reg[15]_0\(4),
      I3 => \^o_sx_reg[15]_0\(7),
      I4 => \^o_sx_reg[15]_0\(9),
      I5 => \^o_sx_reg[15]_0\(8),
      O => \bias[1]_i_35_n_0\
    );
\bias[1]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \bias[1]_i_66_n_0\,
      I1 => \^q\(4),
      I2 => \^q\(6),
      I3 => \bias[1]_i_68_n_0\,
      O => \bias[1]_i_36_n_0\
    );
\bias[1]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBFEE"
    )
        port map (
      I0 => \bias[1]_i_73_n_0\,
      I1 => \bias[1]_i_68_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(5),
      I4 => \^q\(4),
      O => \bias[1]_i_37_n_0\
    );
\bias[1]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \^o_sx_reg[15]_0\(14),
      I2 => \^o_sx_reg[15]_0\(13),
      I3 => \^o_sx_reg[15]_0\(12),
      I4 => \^o_sx_reg[15]_0\(10),
      I5 => \^o_sx_reg[15]_0\(11),
      O => \bias[1]_i_38_n_0\
    );
\bias[1]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(3),
      I1 => \^o_sx_reg[15]_0\(2),
      O => \bias[1]_i_39_n_0\
    );
\bias[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000E"
    )
        port map (
      I0 => \bias[1]_i_10_n_0\,
      I1 => \bias[1]_i_11_n_0\,
      I2 => \bias[1]_i_12_n_0\,
      I3 => \bias_reg[1]_2\,
      I4 => \bias[1]_i_14_n_0\,
      I5 => \bias[1]_i_15_n_0\,
      O => \^hit_reg\
    );
\bias[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000075757577"
    )
        port map (
      I0 => \bias[1]_i_8_n_0\,
      I1 => \o_tmds[0]_i_6_n_0\,
      I2 => \o_tmds_reg[0]\,
      I3 => \bias[1]_i_6__0_n_0\,
      I4 => \^o_sx_reg[5]_1\,
      I5 => \bias[1]_i_5_n_0\,
      O => \^bias[1]_i_5_0\
    );
\bias[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bias[1]_i_8_n_0\,
      I1 => \o_tmds_reg[0]\,
      O => \bias[1]_i_4_n_0\
    );
\bias[1]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAA8AAA8"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \bias[1]_i_40_n_0\
    );
\bias[1]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEFFFFF"
    )
        port map (
      I0 => \bias[1]_i_23__0_0\,
      I1 => \bias[1]_i_75_n_0\,
      I2 => \o_tmds[3]_i_24_n_0\,
      I3 => \o_tmds[3]_i_21_n_0\,
      I4 => \o_tmds[3]_i_22_n_0\,
      I5 => \^q\(9),
      O => \bias[1]_i_41_n_0\
    );
\bias[1]_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      I1 => \^o_sx_reg[15]_0\(4),
      I2 => \^o_sx_reg[15]_0\(2),
      I3 => \^o_sx_reg[15]_0\(3),
      I4 => \^o_sx_reg[15]_0\(1),
      O => \^o_sx_reg[5]_3\
    );
\bias[1]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      I1 => \_inferred__2/i__carry__3\(5),
      O => \bias[1]_i_43_n_0\
    );
\bias[1]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(4),
      I1 => \_inferred__2/i__carry__3\(4),
      O => \bias[1]_i_44_n_0\
    );
\bias[1]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \_inferred__1/i__carry__3_0\(3),
      O => \bias[1]_i_45_n_0\
    );
\bias[1]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \_inferred__1/i__carry__3_0\(2),
      O => \bias[1]_i_46_n_0\
    );
\bias[1]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \_inferred__1/i__carry__3_0\(1),
      O => \bias[1]_i_47_n_0\
    );
\bias[1]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \_inferred__1/i__carry__3_0\(0),
      O => \bias[1]_i_48_n_0\
    );
\bias[1]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(3),
      I1 => \_inferred__2/i__carry__3\(3),
      O => \bias[1]_i_49_n_0\
    );
\bias[1]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => \^hit_reg\,
      I1 => \bias[1]_i_16_n_0\,
      I2 => \o_tmds[3]_i_5_n_0\,
      I3 => \bias[1]_i_17_n_0\,
      O => \bias[1]_i_4__0_n_0\
    );
\bias[1]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^o_sx_reg[5]_2\,
      I1 => \bias[1]_i_20__0_n_0\,
      I2 => \bias[1]_i_18__0_n_0\,
      O => \^o_sx_reg[5]_1\
    );
\bias[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \bias[1]_i_17_n_0\,
      I1 => \bias[1]_i_16_n_0\,
      I2 => \^hit_reg\,
      O => \bias[1]_i_5_n_0\
    );
\bias[1]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => \_inferred__2/i__carry__3\(2),
      O => \bias[1]_i_50_n_0\
    );
\bias[1]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(1),
      I1 => \_inferred__2/i__carry__3\(1),
      O => \bias[1]_i_51_n_0\
    );
\bias[1]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(0),
      I1 => \_inferred__2/i__carry__3\(0),
      O => \bias[1]_i_52_n_0\
    );
\bias[1]_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \_inferred__1/i__carry__3_0\(5),
      O => \bias[1]_i_53_n_0\
    );
\bias[1]_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \_inferred__1/i__carry__3_0\(4),
      O => \bias[1]_i_54_n_0\
    );
\bias[1]_i_55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444FF4"
    )
        port map (
      I0 => life(0),
      I1 => life(1),
      I2 => \o_tmds[3]_i_29_n_0\,
      I3 => \o_tmds[3]_i_28_n_0\,
      I4 => \bias[1]_i_60_n_0\,
      O => \bias[1]_i_55_n_0\
    );
\bias[1]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4F4F4F4FF1"
    )
        port map (
      I0 => \bias[1]_i_76_n_0\,
      I1 => \^o_sx_reg[15]_0\(5),
      I2 => \^o_sx_reg[15]_0\(4),
      I3 => \^o_sx_reg[15]_0\(2),
      I4 => \^o_sx_reg[15]_0\(3),
      I5 => \^o_sx_reg[15]_0\(1),
      O => \bias[1]_i_56_n_0\
    );
\bias[1]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666A666A666A"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \bias[1]_i_57_n_0\
    );
\bias[1]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FE01FE01FE0000"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => \^o_sx_reg[15]_0\(3),
      I2 => \^o_sx_reg[15]_0\(1),
      I3 => \^o_sx_reg[15]_0\(4),
      I4 => \bias[1]_i_76_n_0\,
      I5 => \^o_sx_reg[15]_0\(5),
      O => \bias[1]_i_58_n_0\
    );
\bias[1]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2F2FF00F0F0FF1"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      I1 => \bias[1]_i_57_n_0\,
      I2 => \^o_sx_reg[15]_0\(3),
      I3 => \^o_sx_reg[15]_0\(1),
      I4 => \^o_sx_reg[15]_0\(2),
      I5 => \^o_sx_reg[15]_0\(4),
      O => \bias[1]_i_59_n_0\
    );
\bias[1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \bias[1]_i_18__0_n_0\,
      I1 => \o_sy[15]_i_8_n_0\,
      I2 => \^o_sx_reg[15]_0\(7),
      I3 => \^o_sx_reg[15]_0\(6),
      I4 => \bias[1]_i_19_n_0\,
      I5 => \bias[1]_i_20__0_n_0\,
      O => \bias[1]_i_5__0_n_0\
    );
\bias[1]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2220000"
    )
        port map (
      I0 => \gfx_inst/test_card_simple_1/color25_in\,
      I1 => \^q\(15),
      I2 => \bias[1]_i_2__1_2\(0),
      I3 => \bias[1]_i_2__1_1\(0),
      I4 => \gfx_inst/test_card_simple_1/color4\,
      I5 => \^o_sx_reg[15]_0\(15),
      O => \^o_sy_reg[15]_13\
    );
\bias[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFAAAAAAAA"
    )
        port map (
      I0 => \^o_sx_reg[5]_1\,
      I1 => \o_tmds[4]_i_6_n_0\,
      I2 => \o_tmds[0]_i_3_3\(0),
      I3 => \o_tmds[0]_i_3_4\(0),
      I4 => \o_tmds[0]_i_3_5\(0),
      I5 => \bias[1]_i_3_0\,
      O => \bias[1]_i_6_n_0\
    );
\bias[1]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888188818881"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \bias[1]_i_60_n_0\
    );
\bias[1]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C00CCCCCC0CC4444"
    )
        port map (
      I0 => \bias[1]_i_76_n_0\,
      I1 => \o_tmds[3]_i_26_n_0\,
      I2 => \o_tmds[3]_i_37_n_0\,
      I3 => \o_tmds[3]_i_36_n_0\,
      I4 => \o_tmds[3]_i_29_n_0\,
      I5 => \o_tmds[3]_i_28_n_0\,
      O => \bias[1]_i_62_n_0\
    );
\bias[1]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFFFFFFEAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \bias[1]_i_63_n_0\
    );
\bias[1]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555EAAAFFFF0000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(5),
      I5 => \^q\(4),
      O => \bias[1]_i_64_n_0\
    );
\bias[1]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C3C3EBC3EBC3C3C"
    )
        port map (
      I0 => \bias[1]_i_77_n_0\,
      I1 => \^o_sx_reg[15]_0\(2),
      I2 => \^o_sx_reg[15]_0\(1),
      I3 => \^o_sx_reg[15]_0\(3),
      I4 => \o_tmds[3]_i_36_n_0\,
      I5 => \bias[1]_i_78_n_0\,
      O => \bias[1]_i_65_n_0\
    );
\bias[1]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D566DA8CF00F500"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(4),
      I1 => \^o_sx_reg[15]_0\(5),
      I2 => \^o_sx_reg[15]_0\(6),
      I3 => \^o_sx_reg[15]_0\(9),
      I4 => \^o_sx_reg[15]_0\(7),
      I5 => \^o_sx_reg[15]_0\(8),
      O => \bias[1]_i_66_n_0\
    );
\bias[1]_i_67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(6),
      O => \bias[1]_i_67_n_0\
    );
\bias[1]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D7F3B139DF57DFD7"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(8),
      I1 => \^o_sx_reg[15]_0\(9),
      I2 => \^o_sx_reg[15]_0\(7),
      I3 => \^o_sx_reg[15]_0\(4),
      I4 => \^o_sx_reg[15]_0\(5),
      I5 => \^o_sx_reg[15]_0\(6),
      O => \bias[1]_i_68_n_0\
    );
\bias[1]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800C80800000000C"
    )
        port map (
      I0 => \bias[1]_i_66_n_0\,
      I1 => \bias[1]_i_73_n_0\,
      I2 => \bias[1]_i_68_n_0\,
      I3 => \^q\(5),
      I4 => \^q\(4),
      I5 => \^q\(6),
      O => \bias[1]_i_69_n_0\
    );
\bias[1]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \o_tmds[0]_i_3_5\(0),
      I1 => \o_tmds[0]_i_3_4\(0),
      I2 => \o_tmds[0]_i_3_3\(0),
      O => \bias[1]_i_6__0_n_0\
    );
\bias[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F80008000800080"
    )
        port map (
      I0 => \o_tmds[1]_i_5_1\(0),
      I1 => \o_tmds[1]_i_5_0\(0),
      I2 => \bias[1]_i_21__0_n_0\,
      I3 => \bias[1]_i_22__0_n_0\,
      I4 => \bias[1]_i_2__1_1\(0),
      I5 => \bias[1]_i_2__1_2\(0),
      O => \bias[1]_i_7_n_0\
    );
\bias[1]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFAAAAAAFFFBFF"
    )
        port map (
      I0 => \bias[1]_i_73_n_0\,
      I1 => \^q\(5),
      I2 => \^q\(4),
      I3 => \^q\(6),
      I4 => \bias[1]_i_66_n_0\,
      I5 => \bias[1]_i_68_n_0\,
      O => \bias[1]_i_70_n_0\
    );
\bias[1]_i_71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEAAAA"
    )
        port map (
      I0 => \o_tmds[3]_i_44_n_0\,
      I1 => \^q\(5),
      I2 => \^q\(4),
      I3 => \^q\(6),
      I4 => \^q\(7),
      O => \bias[1]_i_71_n_0\
    );
\bias[1]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4757508895008400"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(6),
      I1 => \^o_sx_reg[15]_0\(5),
      I2 => \^o_sx_reg[15]_0\(4),
      I3 => \^o_sx_reg[15]_0\(9),
      I4 => \^o_sx_reg[15]_0\(7),
      I5 => \^o_sx_reg[15]_0\(8),
      O => \bias[1]_i_73_n_0\
    );
\bias[1]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(10),
      I1 => \^q\(8),
      I2 => \o_tmds[3]_i_2_2\,
      I3 => \^q\(7),
      O => \bias[1]_i_75_n_0\
    );
\bias[1]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A889898999999999"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \^q\(3),
      O => \bias[1]_i_76_n_0\
    );
\bias[1]_i_77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(4),
      I1 => \^o_sx_reg[15]_0\(5),
      O => \bias[1]_i_77_n_0\
    );
\bias[1]_i_78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15555444"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      O => \bias[1]_i_78_n_0\
    );
\bias[1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000045"
    )
        port map (
      I0 => \bias[1]_i_16_n_0\,
      I1 => \o_tmds[3]_i_5_n_0\,
      I2 => \bias[1]_i_23__0_n_0\,
      I3 => \bias[1]_i_17_n_0\,
      I4 => \^hit_reg\,
      O => \bias[1]_i_8_n_0\
    );
\bias[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF960096"
    )
        port map (
      I0 => \bias[2]_i_2_n_0\,
      I1 => \bias[2]_i_3_n_0\,
      I2 => \bias[2]_i_4_n_0\,
      I3 => \bias_reg[2]_3\,
      I4 => \bias_reg[2]_6\,
      I5 => \bias_reg[2]_4\,
      O => \bias_reg[1]\(0)
    );
\bias[2]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^bias[1]_i_3__1_0\,
      I1 => \bias_reg[4]_3\(0),
      O => \bias[2]_i_10_n_0\
    );
\bias[2]_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \o_tmds[6]_i_2_n_0\,
      I1 => \o_tmds[8]_i_2_n_0\,
      O => \bias[2]_i_10__0_n_0\
    );
\bias[2]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \o_tmds_reg[3]\(0),
      I1 => \^o_tmds[6]_i_2__0_0\,
      I2 => \o_tmds[8]_i_2_n_0\,
      O => \bias[2]_i_11_n_0\
    );
\bias[2]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FB00"
    )
        port map (
      I0 => \bias[1]_i_5_n_0\,
      I1 => \o_tmds[1]_i_3__0_n_0\,
      I2 => \o_tmds[1]_i_4_n_0\,
      I3 => \^bias[1]_i_5_0\,
      I4 => \o_tmds[0]_i_2_n_0\,
      O => \bias[2]_i_11__0_n_0\
    );
\bias[2]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \bias[1]_i_8_n_0\,
      I1 => \bias[1]_i_3_0\,
      I2 => \bias[2]_i_19_n_0\,
      I3 => \^o_sy_reg[15]_13\,
      O => \bias[2]_i_12_n_0\
    );
\bias[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAFEAAAAAAAA"
    )
        port map (
      I0 => \bias[2]_i_20_n_0\,
      I1 => \^o_sx_reg[5]_1\,
      I2 => \bias[1]_i_6__0_n_0\,
      I3 => \o_tmds_reg[0]\,
      I4 => \o_tmds[0]_i_6_n_0\,
      I5 => \bias[1]_i_8_n_0\,
      O => \bias[2]_i_13_n_0\
    );
\bias[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4554544554454554"
    )
        port map (
      I0 => \o_tmds[1]_i_4_n_0\,
      I1 => \bias[2]_i_21_n_0\,
      I2 => \o_tmds[0]_i_2__0_n_0\,
      I3 => \^o_sy_reg[15]_3\,
      I4 => \o_tmds[7]_i_4_n_0\,
      I5 => \o_tmds[4]_i_2__0_n_0\,
      O => \^o_tmds[4]_i_2__0_0\
    );
\bias[2]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^bias[1]_i_2__1_0\,
      I1 => \o_tmds[8]_i_2__0_n_0\,
      I2 => \bias[2]_i_22_n_0\,
      O => \bias[2]_i_16_n_0\
    );
\bias[2]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111F0001"
    )
        port map (
      I0 => \o_tmds[4]_i_3_n_0\,
      I1 => \o_tmds[3]_i_2_n_0\,
      I2 => \^o_sy_reg[15]_3\,
      I3 => \^hit_reg\,
      I4 => \o_tmds[0]_i_2__0_n_0\,
      O => \bias[2]_i_17_n_0\
    );
\bias[2]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^q\(15),
      I1 => \gfx_inst/test_card_simple_1/color25_in\,
      I2 => \o_tmds[1]_i_5_1\(0),
      I3 => \o_tmds[1]_i_5_0\(0),
      O => \bias[2]_i_19_n_0\
    );
\bias[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F30303FAAAAFFFF"
    )
        port map (
      I0 => \bias[2]_i_2__1_n_0\,
      I1 => \bias[2]_i_3__1_n_0\,
      I2 => \bias[2]_i_4__1_n_0\,
      I3 => \bias_reg[2]_10\,
      I4 => \bias_reg[2]_11\,
      I5 => \o_tmds_reg[1]\,
      O => D(1)
    );
\bias[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \bias_reg[2]_7\,
      I1 => \bias[2]_i_8__0_n_0\,
      I2 => \^bias[2]_i_12_0\,
      O => \bias[2]_i_2_n_0\
    );
\bias[2]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5504"
    )
        port map (
      I0 => \^hit_reg\,
      I1 => \bias[1]_i_16_n_0\,
      I2 => \o_tmds[3]_i_5_n_0\,
      I3 => \bias[1]_i_17_n_0\,
      O => \bias[2]_i_20_n_0\
    );
\bias[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101414155555541"
    )
        port map (
      I0 => \o_tmds[3]_i_2_n_0\,
      I1 => \o_tmds[0]_i_2__0_n_0\,
      I2 => \o_tmds[4]_i_4_n_0\,
      I3 => \o_tmds[1]_i_3_n_0\,
      I4 => \^o_sx_reg[7]_0\,
      I5 => \o_tmds[1]_i_4__0_n_0\,
      O => \bias[2]_i_21_n_0\
    );
\bias[2]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88ABAB00"
    )
        port map (
      I0 => \o_tmds[1]_i_4__0_n_0\,
      I1 => \^o_sx_reg[7]_0\,
      I2 => \o_tmds[1]_i_3_n_0\,
      I3 => \o_tmds[4]_i_4_n_0\,
      I4 => \o_tmds[0]_i_2__0_n_0\,
      O => \bias[2]_i_22_n_0\
    );
\bias[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => \bias[2]_i_4__0_n_0\,
      I1 => \bias_reg[4]_1\(0),
      I2 => \^hit_reg\,
      O => \bias[2]_i_2__0_n_0\
    );
\bias[2]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^hit_reg\,
      I1 => \o_tmds_reg[3]\(0),
      O => \bias[2]_i_2__1_n_0\
    );
\bias[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^bias[2]_i_12_0\,
      I1 => \bias[2]_i_10_n_0\,
      O => \bias[2]_i_3_n_0\
    );
\bias[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"960096FF96FF9600"
    )
        port map (
      I0 => \bias[4]_i_11_n_0\,
      I1 => \bias[4]_i_9__0_n_0\,
      I2 => \bias[4]_i_10_n_0\,
      I3 => \bias_reg[4]_0\,
      I4 => \bias_reg[2]_8\,
      I5 => \bias_reg[2]_9\,
      O => \bias[2]_i_3__0_n_0\
    );
\bias[2]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \bias[2]_i_7_n_0\,
      I1 => \bias[2]_i_8_n_0\,
      I2 => \bias[2]_i_9__0_n_0\,
      I3 => \o_tmds_reg[3]\(1),
      I4 => \bias[2]_i_10__0_n_0\,
      I5 => \bias[2]_i_11_n_0\,
      O => \bias[2]_i_3__1_n_0\
    );
\bias[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D7C3D7C3C300"
    )
        port map (
      I0 => \^o_sy_reg[15]_6\,
      I1 => \^bias[2]_i_12_0\,
      I2 => \bias[2]_i_10_n_0\,
      I3 => \bias[2]_i_11__0_n_0\,
      I4 => \o_tmds[0]_i_2_n_0\,
      I5 => \^o_sy_reg[15]_3\,
      O => \bias[2]_i_4_n_0\
    );
\bias[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E01FE01F1FE01F"
    )
        port map (
      I0 => \bias[2]_i_13_n_0\,
      I1 => \o_tmds[8]_i_3_n_0\,
      I2 => \o_tmds[4]_i_3__0_n_0\,
      I3 => \^o_sx_reg[7]_0\,
      I4 => \o_tmds[4]_i_4_n_0\,
      I5 => \bias_reg[4]_1\(1),
      O => \bias[2]_i_4__0_n_0\
    );
\bias[2]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF0F000FFF0F11"
    )
        port map (
      I0 => \bias[2]_i_12_n_0\,
      I1 => \bias[2]_i_13_n_0\,
      I2 => \o_tmds[3]_i_2_n_0\,
      I3 => \o_tmds_reg[3]\(3),
      I4 => \o_tmds_reg[3]_0\,
      I5 => \o_tmds[6]_i_2__0_n_0\,
      O => \bias[2]_i_4__1_n_0\
    );
\bias[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF56"
    )
        port map (
      I0 => \o_tmds_reg[3]\(0),
      I1 => \o_tmds[8]_i_2_n_0\,
      I2 => \^o_tmds[6]_i_2__0_0\,
      I3 => \bias[2]_i_16_n_0\,
      O => \bias[2]_i_7_n_0\
    );
\bias[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A956FFFF0000A956"
    )
        port map (
      I0 => \o_tmds_reg[3]\(0),
      I1 => \o_tmds[8]_i_2_n_0\,
      I2 => \^o_tmds[6]_i_2__0_0\,
      I3 => \bias[2]_i_16_n_0\,
      I4 => \^hit_reg\,
      I5 => \bias[2]_i_17_n_0\,
      O => \bias[2]_i_8_n_0\
    );
\bias[2]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0004FF"
    )
        port map (
      I0 => \bias[1]_i_5_n_0\,
      I1 => \o_tmds[1]_i_3__0_n_0\,
      I2 => \o_tmds[1]_i_4_n_0\,
      I3 => \^bias[1]_i_5_0\,
      I4 => \bias_reg[4]_3\(1),
      O => \bias[2]_i_8__0_n_0\
    );
\bias[2]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \o_tmds[1]_i_2__0_n_0\,
      I1 => \^bias[1]_i_5_0\,
      I2 => \bias[2]_i_12_n_0\,
      O => \^bias[2]_i_12_0\
    );
\bias[2]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545555555454444"
    )
        port map (
      I0 => \^hit_reg\,
      I1 => \^o_tmds[6]_i_2__0_0\,
      I2 => \o_tmds[8]_i_3_n_0\,
      I3 => \o_tmds[7]_i_5_n_0\,
      I4 => \o_tmds[7]_i_4__0_n_0\,
      I5 => \^o_tmds[7]_i_6_0\,
      O => \bias[2]_i_9__0_n_0\
    );
\bias[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5D5D5D5D5D7DFD7"
    )
        port map (
      I0 => \bias[3]_i_4__0_n_0\,
      I1 => \o_tmds_reg[3]\(1),
      I2 => \^o_tmds[6]_i_2__0_0\,
      I3 => \^hit_reg\,
      I4 => \o_tmds_reg[3]\(0),
      I5 => \bias_reg[2]_11\,
      O => \bias[3]_i_2__0_n_0\
    );
\bias[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696969"
    )
        port map (
      I0 => \^o_tmds[7]_i_5_0\,
      I1 => \^o_tmds[7]_i_2__0_0\,
      I2 => \bias_reg[4]_1\(2),
      I3 => \bias[4]_i_20__0_n_0\,
      I4 => \bias_reg[4]_2\,
      O => \bias[3]_i_2__1_n_0\
    );
\bias[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"606F6F606F60606F"
    )
        port map (
      I0 => \bias[3]_i_4_n_0\,
      I1 => \bias[3]_i_5__1_n_0\,
      I2 => \bias_reg[4]_0\,
      I3 => \bias_reg[3]_2\,
      I4 => \bias_reg[3]_3\,
      I5 => \^bias_reg[2]_0\,
      O => \bias[3]_i_3_n_0\
    );
\bias[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69FF6900"
    )
        port map (
      I0 => \bias[4]_i_13_n_0\,
      I1 => \bias[4]_i_12_n_0\,
      I2 => \bias[4]_i_14__0_n_0\,
      I3 => \bias[2]_i_4__1_n_0\,
      I4 => \bias_reg[3]_4\,
      O => \bias[3]_i_3__0_n_0\
    );
\bias[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF22F2FF2F2DFDF"
    )
        port map (
      I0 => \^o_sy_reg[15]_6\,
      I1 => \bias[3]_i_7__0_n_0\,
      I2 => \bias_reg[4]_3\(2),
      I3 => \bias_reg[4]_3\(0),
      I4 => \^o_sy_reg[15]_3\,
      I5 => \bias_reg[4]_3\(1),
      O => \bias_reg[3]\
    );
\bias[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \bias[4]_i_11_n_0\,
      I1 => \bias[4]_i_10_n_0\,
      I2 => \bias[4]_i_9__0_n_0\,
      O => \bias[3]_i_4_n_0\
    );
\bias[3]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A659"
    )
        port map (
      I0 => \^o_tmds[7]_i_5_0\,
      I1 => \o_tmds[8]_i_2__0_n_0\,
      I2 => \o_tmds[7]_i_2__0_n_0\,
      I3 => \o_tmds_reg[3]\(2),
      O => \bias[3]_i_4__0_n_0\
    );
\bias[3]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FEFE01FE0101FE"
    )
        port map (
      I0 => \o_tmds[0]_i_2__0_n_0\,
      I1 => \o_tmds[4]_i_4_n_0\,
      I2 => \o_tmds[2]_i_2_n_0\,
      I3 => \bias[4]_i_8__1_n_0\,
      I4 => \bias[4]_i_13__0_n_0\,
      I5 => \bias_reg[4]_1\(2),
      O => \bias[3]_i_5__1_n_0\
    );
\bias[3]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFC8CFC"
    )
        port map (
      I0 => \o_tmds[8]_i_4_n_0\,
      I1 => \o_tmds[8]_i_3_n_0\,
      I2 => \o_tmds[8]_i_5_n_0\,
      I3 => \bias[1]_i_4_n_0\,
      I4 => \^o_sy_reg[15]_13\,
      O => \^o_sy_reg[15]_6\
    );
\bias[3]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0400FF00"
    )
        port map (
      I0 => \bias[1]_i_5_n_0\,
      I1 => \o_tmds[1]_i_3__0_n_0\,
      I2 => \o_tmds[1]_i_4_n_0\,
      I3 => \bias_reg[4]_3\(1),
      I4 => \^bias[1]_i_5_0\,
      O => \bias[3]_i_7__0_n_0\
    );
\bias[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F60FFFF6F600000"
    )
        port map (
      I0 => \bias[4]_i_2_n_0\,
      I1 => \bias[4]_i_3__1_n_0\,
      I2 => \bias_reg[4]_0\,
      I3 => \bias_reg[4]_5\,
      I4 => \bias_reg[2]_5\,
      I5 => \bias[4]_i_7__1_n_0\,
      O => \bias_reg[3]_1\(2)
    );
\bias[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996699669969669"
    )
        port map (
      I0 => \bias_reg[4]_1\(1),
      I1 => \bias[4]_i_23_n_0\,
      I2 => \bias[4]_i_22_n_0\,
      I3 => \bias[4]_i_24_n_0\,
      I4 => \^o_tmds[7]_i_6_0\,
      I5 => \o_tmds[2]_i_2__0_n_0\,
      O => \bias[4]_i_10_n_0\
    );
\bias[4]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202FF202F22FF202"
    )
        port map (
      I0 => \^o_sy_reg[15]_6\,
      I1 => \bias[3]_i_7__0_n_0\,
      I2 => \bias_reg[4]_3\(2),
      I3 => \^o_sy_reg[15]_3\,
      I4 => \bias_reg[4]_3\(1),
      I5 => \bias_reg[4]_3\(0),
      O => \bias[4]_i_10__0_n_0\
    );
\bias[4]_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF01"
    )
        port map (
      I0 => \o_tmds[0]_i_2__0_n_0\,
      I1 => \o_tmds[4]_i_4_n_0\,
      I2 => \o_tmds[2]_i_2_n_0\,
      I3 => \o_tmds[7]_i_5_n_0\,
      O => \^o_tmds[7]_i_5_0\
    );
\bias[4]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \bias[4]_i_25_n_0\,
      I1 => \bias[4]_i_26_n_0\,
      O => \bias[4]_i_11_n_0\
    );
\bias[4]_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \o_tmds[8]_i_2__0_n_0\,
      I1 => \o_tmds[7]_i_2__0_n_0\,
      O => \^o_tmds[7]_i_2__0_0\
    );
\bias[4]_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bias[2]_i_12_0\,
      I1 => \o_tmds[0]_i_2_n_0\,
      O => \bias[4]_i_11__1_n_0\
    );
\bias[4]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4500BAFF"
    )
        port map (
      I0 => \^hit_reg\,
      I1 => \^o_tmds[6]_i_2__0_0\,
      I2 => \^o_tmds[7]_i_3_0\,
      I3 => \o_tmds_reg[3]\(1),
      I4 => \bias[4]_i_17__0_n_0\,
      O => \bias[4]_i_12_n_0\
    );
\bias[4]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA666AAAAAAAAA"
    )
        port map (
      I0 => \bias[4]_i_29_n_0\,
      I1 => \bias_reg[4]_1\(1),
      I2 => \^o_tmds[7]_i_6_0\,
      I3 => \^o_tmds[4]_i_2_0\,
      I4 => \o_tmds[1]_i_4_n_0\,
      I5 => \bias[4]_i_22_n_0\,
      O => \bias[4]_i_12__0_n_0\
    );
\bias[4]_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sy_reg[15]_3\,
      I1 => \^bias[1]_i_5_0\,
      O => \^bias[1]_i_3__1_0\
    );
\bias[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BB2B22BB22B2BB2"
    )
        port map (
      I0 => \bias[2]_i_7_n_0\,
      I1 => \bias[2]_i_8_n_0\,
      I2 => \bias[2]_i_9__0_n_0\,
      I3 => \o_tmds_reg[3]\(1),
      I4 => \bias[2]_i_10__0_n_0\,
      I5 => \bias[2]_i_11_n_0\,
      O => \bias[4]_i_13_n_0\
    );
\bias[4]_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200000"
    )
        port map (
      I0 => \bias[4]_i_22_n_0\,
      I1 => \o_tmds[1]_i_4_n_0\,
      I2 => \^o_tmds[4]_i_2_0\,
      I3 => \^o_tmds[7]_i_6_0\,
      I4 => \bias_reg[4]_1\(1),
      O => \bias[4]_i_13__0_n_0\
    );
\bias[4]_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F6"
    )
        port map (
      I0 => \^o_sy_reg[15]_3\,
      I1 => \o_tmds[0]_i_2_n_0\,
      I2 => \bias[2]_i_11__0_n_0\,
      O => \bias[4]_i_13__1_n_0\
    );
\bias[4]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C440"
    )
        port map (
      I0 => \^o_sy_reg[15]_6\,
      I1 => \bias[2]_i_11__0_n_0\,
      I2 => \o_tmds[0]_i_2_n_0\,
      I3 => \^o_sy_reg[15]_3\,
      O => \bias[4]_i_14_n_0\
    );
\bias[4]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55A60000FFFF55A6"
    )
        port map (
      I0 => \o_tmds_reg[3]\(1),
      I1 => \^o_tmds[7]_i_3_0\,
      I2 => \^o_tmds[6]_i_2__0_0\,
      I3 => \^hit_reg\,
      I4 => \bias[2]_i_10__0_n_0\,
      I5 => \bias[2]_i_11_n_0\,
      O => \bias[4]_i_14__0_n_0\
    );
\bias[4]_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \o_tmds[8]_i_2__0_n_0\,
      I1 => \o_tmds[4]_i_2_n_0\,
      O => \^o_tmds[4]_i_2_0\
    );
\bias[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555DD5DAAAA22A2"
    )
        port map (
      I0 => \bias[4]_i_17__0_n_0\,
      I1 => \o_tmds_reg[3]\(1),
      I2 => \^o_tmds[7]_i_3_0\,
      I3 => \^o_tmds[6]_i_2__0_0\,
      I4 => \^hit_reg\,
      I5 => \bias[4]_i_18__0_n_0\,
      O => \bias[4]_i_15_n_0\
    );
\bias[4]_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bias[1]_i_2__1_0\,
      I1 => \bias_reg[4]_1\(1),
      O => \^bias_reg[2]_0\
    );
\bias[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2DD24BB44BB4D22D"
    )
        port map (
      I0 => \^bias_reg[2]\,
      I1 => \bias[4]_i_5__0_0\,
      I2 => \o_tmds_reg[3]\(3),
      I3 => \o_tmds[3]_i_2_n_0\,
      I4 => \o_tmds_reg[3]\(2),
      I5 => \^o_tmds[7]_i_3_0\,
      O => \bias[4]_i_16_n_0\
    );
\bias[4]_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \o_tmds[0]_i_2__0_n_0\,
      I1 => \o_tmds[4]_i_4_n_0\,
      I2 => \o_tmds[2]_i_2_n_0\,
      I3 => \o_tmds_reg[3]\(2),
      O => \bias[4]_i_17__0_n_0\
    );
\bias[4]_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE01"
    )
        port map (
      I0 => \o_tmds[0]_i_2__0_n_0\,
      I1 => \o_tmds[4]_i_4_n_0\,
      I2 => \o_tmds[2]_i_2_n_0\,
      I3 => \o_tmds_reg[3]\(3),
      I4 => \o_tmds_reg[3]\(2),
      O => \bias[4]_i_18__0_n_0\
    );
\bias[4]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o_tmds[4]_i_2__0_0\,
      I1 => \o_tmds_reg[3]\(1),
      O => \^bias_reg[2]\
    );
\bias[4]_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \o_tmds[0]_i_2__0_n_0\,
      I1 => \^o_sy_reg[15]_3\,
      I2 => \o_tmds[7]_i_4_n_0\,
      I3 => \o_tmds[4]_i_2__0_n_0\,
      O => \o_tmds[4]_i_2__0_1\
    );
\bias[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => RST_BTN,
      I1 => \^q\(15),
      I2 => \^o_sx_reg[15]_0\(15),
      O => SR(0)
    );
\bias[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0115577F"
    )
        port map (
      I0 => \bias[4]_i_8__1_n_0\,
      I1 => \bias[4]_i_9__0_n_0\,
      I2 => \bias[4]_i_10_n_0\,
      I3 => \bias[4]_i_11_n_0\,
      I4 => \bias[4]_i_12__0_n_0\,
      O => \bias[4]_i_2_n_0\
    );
\bias[4]_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DFF"
    )
        port map (
      I0 => \^bias_reg[2]_0\,
      I1 => \^hit_reg\,
      I2 => \bias_reg[4]_1\(0),
      I3 => \bias[2]_i_4__0_n_0\,
      O => \bias[4]_i_20__0_n_0\
    );
\bias[4]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \o_tmds[8]_i_2__0_n_0\,
      I1 => \^bias[1]_i_2__1_0\,
      O => \bias[4]_i_22_n_0\
    );
\bias[4]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555044455551555"
    )
        port map (
      I0 => \o_tmds[1]_i_4_n_0\,
      I1 => \o_tmds[8]_i_2__0_n_0\,
      I2 => \o_tmds[4]_i_2_n_0\,
      I3 => \o_tmds[3]_i_2__0_n_0\,
      I4 => \o_tmds[7]_i_5_n_0\,
      I5 => \^bias[1]_i_2__1_0\,
      O => \bias[4]_i_23_n_0\
    );
\bias[4]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"222A"
    )
        port map (
      I0 => \bias_reg[4]_1\(0),
      I1 => \bias[4]_i_30_n_0\,
      I2 => \o_tmds[8]_i_2__0_n_0\,
      I3 => \^bias[1]_i_2__1_0\,
      O => \bias[4]_i_24_n_0\
    );
\bias[4]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^o_sy_reg[15]_3\,
      I1 => \o_tmds[4]_i_3_n_0\,
      I2 => \o_tmds[4]_i_2__0_n_0\,
      O => \bias[4]_i_25_n_0\
    );
\bias[4]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A857"
    )
        port map (
      I0 => \bias[4]_i_30_n_0\,
      I1 => \o_tmds[8]_i_2__0_n_0\,
      I2 => \^bias[1]_i_2__1_0\,
      I3 => \bias_reg[4]_1\(0),
      O => \bias[4]_i_26_n_0\
    );
\bias[4]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \^o_sx_reg[7]_0\,
      I1 => \o_tmds[4]_i_4_n_0\,
      I2 => \o_tmds[0]_i_2__0_n_0\,
      O => \bias[4]_i_27_n_0\
    );
\bias[4]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2A2A200"
    )
        port map (
      I0 => \o_tmds[8]_i_5_n_0\,
      I1 => \bias[1]_i_4_n_0\,
      I2 => \^o_sy_reg[15]_13\,
      I3 => \^o_sx_reg[7]_0\,
      I4 => \o_tmds[1]_i_3_n_0\,
      O => \bias[4]_i_28_n_0\
    );
\bias[4]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F1E"
    )
        port map (
      I0 => \o_tmds[0]_i_2__0_n_0\,
      I1 => \o_tmds[4]_i_4_n_0\,
      I2 => \bias_reg[4]_1\(2),
      I3 => \o_tmds[2]_i_2_n_0\,
      O => \bias[4]_i_29_n_0\
    );
\bias[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88BB8BB8BB88B8"
    )
        port map (
      I0 => \bias_reg[4]_4\,
      I1 => \bias_reg[2]_3\,
      I2 => \^bias_reg[1]_0\,
      I3 => \^bias_reg[1]_1\,
      I4 => \^bias_reg[3]_0\,
      I5 => \bias[4]_i_9_n_0\,
      O => \bias[4]_i_3_n_0\
    );
\bias[4]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44C4"
    )
        port map (
      I0 => \bias[1]_i_3_n_0\,
      I1 => \o_tmds[8]_i_5_n_0\,
      I2 => \bias[1]_i_4_n_0\,
      I3 => \^o_sy_reg[15]_13\,
      I4 => \o_tmds[4]_i_4_n_0\,
      O => \bias[4]_i_30_n_0\
    );
\bias[4]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000101FFFFFEFE00"
    )
        port map (
      I0 => \o_tmds[0]_i_2__0_n_0\,
      I1 => \o_tmds[4]_i_4_n_0\,
      I2 => \o_tmds[2]_i_2_n_0\,
      I3 => \bias[4]_i_13__0_n_0\,
      I4 => \bias_reg[4]_1\(2),
      I5 => \bias_reg[4]_1\(3),
      O => \bias[4]_i_3__1_n_0\
    );
\bias[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656565559A9A9AAA"
    )
        port map (
      I0 => \bias[4]_i_10__0_n_0\,
      I1 => \bias[4]_i_11__1_n_0\,
      I2 => \^bias[1]_i_5_0\,
      I3 => \o_tmds[1]_i_2__0_n_0\,
      I4 => \bias_reg[4]_3\(2),
      I5 => \bias_reg[4]_3\(3),
      O => \bias[4]_i_4_n_0\
    );
\bias[4]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E817FFFFE8170000"
    )
        port map (
      I0 => \bias[4]_i_12_n_0\,
      I1 => \bias[4]_i_13_n_0\,
      I2 => \bias[4]_i_14__0_n_0\,
      I3 => \bias[4]_i_15_n_0\,
      I4 => \bias[2]_i_4__1_n_0\,
      I5 => \bias[4]_i_16_n_0\,
      O => \bias_reg[2]_2\
    );
\bias[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \^bias[2]_i_12_0\,
      I1 => \bias_reg[2]_7\,
      I2 => \bias[2]_i_8__0_n_0\,
      O => \^bias_reg[1]_0\
    );
\bias[4]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bias[2]_i_12_n_0\,
      I1 => \bias[2]_i_13_n_0\,
      I2 => \o_tmds[6]_i_2__0_n_0\,
      O => \^o_tmds[6]_i_2__0_0\
    );
\bias[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004100418651E759"
    )
        port map (
      I0 => \^bias[2]_i_12_0\,
      I1 => \bias_reg[4]_3\(0),
      I2 => \^bias[1]_i_3__1_0\,
      I3 => \bias[2]_i_8__0_n_0\,
      I4 => \bias[4]_i_13__1_n_0\,
      I5 => \bias[4]_i_14_n_0\,
      O => \^bias_reg[1]_1\
    );
\bias[4]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20222F22"
    )
        port map (
      I0 => \o_tmds[8]_i_3_n_0\,
      I1 => \o_tmds[7]_i_5_n_0\,
      I2 => \o_tmds[7]_i_2_n_0\,
      I3 => \o_tmds[0]_i_2__0_n_0\,
      I4 => \^o_tmds[7]_i_6_0\,
      O => \^o_tmds[7]_i_3_0\
    );
\bias[4]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B33BC4BC4CC43B43"
    )
        port map (
      I0 => \bias[4]_i_20__0_n_0\,
      I1 => \bias_reg[4]_2\,
      I2 => \bias_reg[4]_1\(2),
      I3 => \^o_tmds[7]_i_5_0\,
      I4 => \^o_tmds[7]_i_2__0_0\,
      I5 => \bias_reg[4]_1\(3),
      O => \bias[4]_i_7__1_n_0\
    );
\bias[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => \bias[3]_i_7__0_n_0\,
      I1 => \^bias[2]_i_12_0\,
      I2 => \o_tmds[0]_i_2_n_0\,
      I3 => \bias_reg[4]_3\(2),
      O => \^bias_reg[3]_0\
    );
\bias[4]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF69FF69FF696900"
    )
        port map (
      I0 => \bias[4]_i_22_n_0\,
      I1 => \bias[4]_i_23_n_0\,
      I2 => \bias_reg[4]_1\(1),
      I3 => \bias[4]_i_24_n_0\,
      I4 => \^o_tmds[7]_i_6_0\,
      I5 => \o_tmds[2]_i_2__0_n_0\,
      O => \bias[4]_i_8__1_n_0\
    );
\bias[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40D5BF2A"
    )
        port map (
      I0 => \bias[3]_i_7__0_n_0\,
      I1 => \o_tmds[0]_i_2_n_0\,
      I2 => \^bias[2]_i_12_0\,
      I3 => \bias_reg[4]_3\(2),
      I4 => \bias_reg[4]_3\(3),
      O => \bias[4]_i_9_n_0\
    );
\bias[4]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000606660666666F"
    )
        port map (
      I0 => \bias[4]_i_25_n_0\,
      I1 => \bias[4]_i_26_n_0\,
      I2 => \bias[4]_i_27_n_0\,
      I3 => \o_tmds[3]_i_2_n_0\,
      I4 => \bias[4]_i_28_n_0\,
      I5 => \o_tmds[2]_i_2__0_n_0\,
      O => \bias[4]_i_9__0_n_0\
    );
\bias[4]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o_tmds[6]_i_2__0_0\,
      I1 => \o_tmds_reg[3]\(1),
      O => \bias_reg[2]_1\
    );
\bias_reg[1]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[1]_i_13_n_0\,
      CO(2) => \bias_reg[1]_i_13_n_1\,
      CO(1) => \bias_reg[1]_i_13_n_2\,
      CO(0) => \bias_reg[1]_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \bias[1]_i_23_n_0\,
      DI(0) => \bias[1]_i_24_n_0\,
      O(3 downto 0) => \NLW_bias_reg[1]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[1]_i_25_n_0\,
      S(2) => \bias[1]_i_26_n_0\,
      S(1) => \bias[1]_i_27_n_0\,
      S(0) => \bias[1]_i_28__0_n_0\
    );
\bias_reg[1]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[1]_i_26_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[1]_i_24_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[1]_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^o_sx_reg[15]_0\(4),
      O(3 downto 2) => \NLW_bias_reg[1]_i_24_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \gfx_inst/sprite_render_x01_out\(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \bias[1]_i_43_n_0\,
      S(0) => \bias[1]_i_44_n_0\
    );
\bias_reg[1]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[1]_i_25_n_0\,
      CO(2) => \bias_reg[1]_i_25_n_1\,
      CO(1) => \bias_reg[1]_i_25_n_2\,
      CO(0) => \bias_reg[1]_i_25_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 2) => \gfx_inst/star/sprite_render_y00_out\(3 downto 2),
      O(1 downto 0) => \NLW_bias_reg[1]_i_25_O_UNCONNECTED\(1 downto 0),
      S(3) => \bias[1]_i_45_n_0\,
      S(2) => \bias[1]_i_46_n_0\,
      S(1) => \bias[1]_i_47_n_0\,
      S(0) => \bias[1]_i_48_n_0\
    );
\bias_reg[1]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[1]_i_26_n_0\,
      CO(2) => \bias_reg[1]_i_26_n_1\,
      CO(1) => \bias_reg[1]_i_26_n_2\,
      CO(0) => \bias_reg[1]_i_26_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^o_sx_reg[15]_0\(3 downto 0),
      O(3 downto 2) => \gfx_inst/sprite_render_x01_out\(3 downto 2),
      O(1 downto 0) => \NLW_bias_reg[1]_i_26_O_UNCONNECTED\(1 downto 0),
      S(3) => \bias[1]_i_49_n_0\,
      S(2) => \bias[1]_i_50_n_0\,
      S(1) => \bias[1]_i_51_n_0\,
      S(0) => \bias[1]_i_52_n_0\
    );
\bias_reg[1]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[1]_i_25_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[1]_i_27_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[1]_i_27_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(4),
      O(3 downto 2) => \NLW_bias_reg[1]_i_27_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \gfx_inst/star/sprite_render_y00_out\(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \bias[1]_i_53_n_0\,
      S(0) => \bias[1]_i_54_n_0\
    );
\bias_reg[1]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[1]_i_9_n_0\,
      CO(3) => \NLW_bias_reg[1]_i_7_CO_UNCONNECTED\(3),
      CO(2) => \gfx_inst/test_card_simple_1/color25_in\,
      CO(1) => \bias_reg[1]_i_7_n_2\,
      CO(0) => \bias_reg[1]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \^q\(15),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_bias_reg[1]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \bias[1]_i_10__0_n_0\,
      S(1) => \bias[1]_i_11__0_n_0\,
      S(0) => \bias[1]_i_12__0_n_0\
    );
\bias_reg[1]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[1]_i_13_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[1]_i_8_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gfx_inst/test_card_simple_1/color4\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^o_sx_reg[15]_0\(15),
      O(3 downto 0) => \NLW_bias_reg[1]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \bias[1]_i_14__0_n_0\
    );
\bias_reg[1]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[1]_i_9_n_0\,
      CO(2) => \bias_reg[1]_i_9_n_1\,
      CO(1) => \bias_reg[1]_i_9_n_2\,
      CO(0) => \bias_reg[1]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \bias[1]_i_15__0_n_0\,
      DI(2) => \bias[1]_i_16__0_n_0\,
      DI(1) => \bias[1]_i_17__0_n_0\,
      DI(0) => \bias[1]_i_18_n_0\,
      O(3 downto 0) => \NLW_bias_reg[1]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[1]_i_19__0_n_0\,
      S(2) => \bias[1]_i_20_n_0\,
      S(1) => \bias[1]_i_21_n_0\,
      S(0) => \bias[1]_i_22_n_0\
    );
\bias_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bias[2]_i_2__0_n_0\,
      I1 => \bias[2]_i_3__0_n_0\,
      O => \bias_reg[3]_1\(0),
      S => \bias_reg[2]_5\
    );
\bias_reg[3]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bias[3]_i_2__1_n_0\,
      I1 => \bias[3]_i_3_n_0\,
      O => \bias_reg[3]_1\(1),
      S => \bias_reg[2]_5\
    );
\bias_reg[3]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bias[3]_i_2__0_n_0\,
      I1 => \bias[3]_i_3__0_n_0\,
      O => D(2),
      S => \o_tmds_reg[1]\
    );
\bias_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bias[4]_i_3_n_0\,
      I1 => \bias[4]_i_4_n_0\,
      O => \bias_reg[1]\(1),
      S => \bias_reg[2]_4\
    );
\color2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^q\(14),
      O => \o_sy_reg[15]_23\(1)
    );
\color2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(12),
      O => \o_sy_reg[15]_23\(0)
    );
color2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(9),
      O => \o_sy_reg[9]_1\(2)
    );
color2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => \o_sy_reg[9]_1\(1)
    );
color2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \o_sy_reg[9]_1\(0)
    );
color2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(10),
      O => \o_sy_reg[11]_2\(3)
    );
color2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(8),
      O => \o_sy_reg[11]_2\(2)
    );
color2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      O => \o_sy_reg[11]_2\(1)
    );
color2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \o_sy_reg[11]_2\(0)
    );
\color3_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(15),
      O => \o_sy_reg[14]_2\(2)
    );
\color3_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(13),
      O => \o_sy_reg[14]_2\(1)
    );
\color3_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(11),
      O => \o_sy_reg[14]_2\(0)
    );
\color3_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^q\(14),
      O => \o_sy_reg[15]_22\(3)
    );
\color3_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(12),
      O => \o_sy_reg[15]_22\(2)
    );
\color3_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(10),
      O => \o_sy_reg[15]_22\(1)
    );
\color3_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(9),
      O => \o_sy_reg[15]_22\(0)
    );
color3_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \o_sy_reg[4]_2\(2)
    );
color3_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \o_sy_reg[4]_2\(1)
    );
color3_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \o_sy_reg[4]_2\(0)
    );
color3_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => \o_sy_reg[6]_1\(3)
    );
color3_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      O => \o_sy_reg[6]_1\(2)
    );
color3_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \o_sy_reg[6]_1\(1)
    );
color3_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \o_sy_reg[6]_1\(0)
    );
de_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \^q\(15),
      O => \^o_sx_reg[15]_3\
    );
g0_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C6318C462318"
    )
        port map (
      I0 => \gfx_inst/sel\(0),
      I1 => \gfx_inst/sel\(1),
      I2 => \gfx_inst/sel\(2),
      I3 => \gfx_inst/sel\(3),
      I4 => \gfx_inst/sel\(4),
      I5 => \gfx_inst/sel\(5),
      O => g0_b0_n_0
    );
\g0_b0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001294A4A6934A4"
    )
        port map (
      I0 => \gfx_inst/sel\(0),
      I1 => \gfx_inst/sel\(1),
      I2 => \gfx_inst/sel\(2),
      I3 => \gfx_inst/sel\(3),
      I4 => \gfx_inst/sel\(4),
      I5 => \gfx_inst/sel\(5),
      O => \g0_b0__0_n_0\
    );
\g0_b0__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000089491E4E2490"
    )
        port map (
      I0 => \gfx_inst/sel\(0),
      I1 => \gfx_inst/sel\(1),
      I2 => \gfx_inst/sel\(2),
      I3 => \gfx_inst/sel\(3),
      I4 => \gfx_inst/sel\(4),
      I5 => \gfx_inst/sel\(5),
      O => \g0_b0__1_n_0\
    );
\g0_b0__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000494888482488"
    )
        port map (
      I0 => \gfx_inst/sel\(0),
      I1 => \gfx_inst/sel\(1),
      I2 => \gfx_inst/sel\(2),
      I3 => \gfx_inst/sel\(3),
      I4 => \gfx_inst/sel\(4),
      I5 => \gfx_inst/sel\(5),
      O => \g0_b0__2_n_0\
    );
\g0_b0__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001E633C8E6733C"
    )
        port map (
      I0 => \gfx_inst/sel\(0),
      I1 => \gfx_inst/sel\(1),
      I2 => \gfx_inst/sel\(2),
      I3 => \gfx_inst/sel\(3),
      I4 => \gfx_inst/sel\(4),
      I5 => \gfx_inst/sel\(5),
      O => \g0_b0__3_n_0\
    );
g0_b0_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => g0_b0_i_1_n_0,
      CO(2) => g0_b0_i_1_n_1,
      CO(1) => g0_b0_i_1_n_2,
      CO(0) => g0_b0_i_1_n_3,
      CYINIT => '1',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 2) => \gfx_inst/sel\(1 downto 0),
      O(1 downto 0) => NLW_g0_b0_i_1_O_UNCONNECTED(1 downto 0),
      S(3) => g0_b0_i_3_n_0,
      S(2) => g0_b0_i_4_n_0,
      S(1 downto 0) => g0_b0_0(1 downto 0)
    );
g0_b0_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \_inferred__1/i__carry__3\(4),
      O => g0_b0_i_10_n_0
    );
g0_b0_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => g0_b0_i_1_n_0,
      CO(3) => NLW_g0_b0_i_2_CO_UNCONNECTED(3),
      CO(2) => g0_b0_i_2_n_1,
      CO(1) => g0_b0_i_2_n_2,
      CO(0) => g0_b0_i_2_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^q\(6 downto 4),
      O(3 downto 0) => \gfx_inst/sel\(5 downto 2),
      S(3) => g0_b0_1(0),
      S(2) => g0_b0_i_8_n_0,
      S(1) => g0_b0_i_9_n_0,
      S(0) => g0_b0_i_10_n_0
    );
g0_b0_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \_inferred__1/i__carry__3\(3),
      O => g0_b0_i_3_n_0
    );
g0_b0_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \_inferred__1/i__carry__3\(2),
      O => g0_b0_i_4_n_0
    );
g0_b0_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \_inferred__1/i__carry__3\(6),
      O => g0_b0_i_8_n_0
    );
g0_b0_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \_inferred__1/i__carry__3\(5),
      O => g0_b0_i_9_n_0
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(15),
      O => o_de0
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      O => o_de01_in
    );
\i__carry__0_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(9),
      O => \o_sy_reg[9]_0\(0)
    );
\i__carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \^o_sx_reg[15]_0\(10),
      O => \o_sx_reg[11]_0\(0)
    );
\i__carry__0_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(14),
      I1 => \^o_sx_reg[15]_0\(15),
      O => \o_sx_reg[14]_0\(3)
    );
\i__carry__0_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \_inferred__1/i__carry__3\(6),
      O => \o_sy_reg[6]_3\(3)
    );
\i__carry__0_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \_inferred__1/i__carry__3_0\(7),
      O => \o_sy_reg[7]_4\(0)
    );
\i__carry__0_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => \_inferred__2/i__carry__3\(7),
      O => \o_sx_reg[7]_4\(0)
    );
\i__carry__0_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(15),
      O => \o_sy_reg[14]_0\(3)
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(12),
      I1 => \^o_sx_reg[15]_0\(13),
      O => \o_sx_reg[14]_0\(2)
    );
\i__carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \_inferred__1/i__carry__3\(5),
      O => \o_sy_reg[6]_3\(2)
    );
\i__carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \^o_sx_reg[15]_0\(14),
      O => \o_sx_reg[15]_12\(3)
    );
\i__carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(13),
      O => \o_sy_reg[14]_0\(2)
    );
\i__carry__0_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^q\(14),
      O => \i__carry__0_i_2__3_n_0\
    );
\i__carry__0_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(8),
      I1 => \^o_sx_reg[15]_0\(9),
      O => \i__carry__0_i_2__4_n_0\
    );
\i__carry__0_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^q\(14),
      O => \o_sy_reg[15]_15\(3)
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(12),
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(10),
      I1 => \^o_sx_reg[15]_0\(11),
      O => \o_sx_reg[14]_0\(1)
    );
\i__carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \^o_sx_reg[15]_0\(12),
      O => \o_sx_reg[15]_12\(2)
    );
\i__carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \_inferred__1/i__carry__3\(4),
      O => \o_sy_reg[6]_3\(1)
    );
\i__carry__0_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(11),
      O => \o_sy_reg[14]_0\(1)
    );
\i__carry__0_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \^o_sx_reg[15]_0\(14),
      O => \i__carry__0_i_3__4_n_0\
    );
\i__carry__0_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(12),
      O => \o_sy_reg[15]_15\(2)
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(8),
      I1 => \^o_sx_reg[15]_0\(9),
      O => \o_sx_reg[14]_0\(0)
    );
\i__carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \^o_sx_reg[15]_0\(12),
      O => \i__carry__0_i_4__0_n_0\
    );
\i__carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(10),
      O => \i__carry__0_i_4__1_n_0\
    );
\i__carry__0_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(10),
      I1 => \^o_sx_reg[15]_0\(11),
      O => \o_sx_reg[15]_12\(1)
    );
\i__carry__0_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(9),
      O => \o_sy_reg[14]_0\(0)
    );
\i__carry__0_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \_inferred__1/i__carry__3\(3),
      O => \o_sy_reg[6]_3\(0)
    );
\i__carry__0_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(10),
      O => \o_sy_reg[15]_15\(1)
    );
\i__carry__0_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \_inferred__1/i__carry__3_0\(5),
      O => \o_sy_reg[5]_0\(1)
    );
\i__carry__0_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      I1 => \_inferred__2/i__carry__3\(5),
      O => \o_sx_reg[5]_0\(1)
    );
\i__carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \^o_sx_reg[15]_0\(10),
      O => \i__carry__0_i_5_n_0\
    );
\i__carry__0_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(8),
      O => \o_sy_reg[15]_15\(0)
    );
\i__carry__0_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \^o_sx_reg[15]_0\(14),
      O => \o_sx_reg[15]_10\(3)
    );
\i__carry__0_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^q\(14),
      O => \o_sy_reg[15]_24\(3)
    );
\i__carry__0_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(8),
      I1 => \^o_sx_reg[15]_0\(9),
      O => \o_sx_reg[15]_12\(0)
    );
\i__carry__0_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \_inferred__1/i__carry__3_0\(4),
      O => \o_sy_reg[5]_0\(0)
    );
\i__carry__0_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(4),
      I1 => \_inferred__2/i__carry__3\(4),
      O => \o_sx_reg[5]_0\(0)
    );
\i__carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \^o_sx_reg[15]_0\(8),
      O => \i__carry__0_i_6_n_0\
    );
\i__carry__0_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \^o_sx_reg[15]_0\(12),
      O => \o_sx_reg[15]_10\(2)
    );
\i__carry__0_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(12),
      O => \o_sy_reg[15]_24\(2)
    );
\i__carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \^o_sx_reg[15]_0\(10),
      O => \o_sx_reg[15]_10\(1)
    );
\i__carry__0_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(10),
      O => \o_sy_reg[15]_24\(1)
    );
\i__carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \^o_sx_reg[15]_0\(8),
      O => \o_sx_reg[15]_10\(0)
    );
\i__carry__0_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(8),
      O => \o_sy_reg[15]_24\(0)
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(11),
      I1 => \_inferred__1/i__carry__3\(11),
      O => \o_sy_reg[11]_0\(2)
    );
\i__carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(11),
      I1 => \_inferred__1/i__carry__3_0\(11),
      O => \o_sy_reg[11]_1\(3)
    );
\i__carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \_inferred__2/i__carry__3\(11),
      O => \o_sx_reg[11]_1\(3)
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(9),
      I1 => \_inferred__1/i__carry__3\(9),
      O => \o_sy_reg[11]_0\(1)
    );
\i__carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(9),
      I1 => \_inferred__1/i__carry__3_0\(9),
      O => \o_sy_reg[11]_1\(2)
    );
\i__carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \_inferred__2/i__carry__3\(9),
      O => \o_sx_reg[11]_1\(2)
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \_inferred__1/i__carry__3\(9),
      O => \o_sy_reg[11]_0\(0)
    );
\i__carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \_inferred__1/i__carry__3_0\(9),
      O => \o_sy_reg[11]_1\(1)
    );
\i__carry__1_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \_inferred__2/i__carry__3\(9),
      O => \o_sx_reg[11]_1\(1)
    );
\i__carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \_inferred__1/i__carry__3_0\(7),
      O => \o_sy_reg[11]_1\(0)
    );
\i__carry__1_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => \_inferred__2/i__carry__3\(7),
      O => \o_sx_reg[11]_1\(0)
    );
\i__carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^q\(8),
      I1 => \_inferred__1/i__carry__3\(8),
      I2 => \_inferred__1/i__carry__3\(7),
      I3 => \^q\(7),
      O => \o_sy_reg[8]_0\(0)
    );
\i__carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(15),
      I1 => \_inferred__1/i__carry__3\(15),
      O => \o_sy_reg[15]_17\(3)
    );
\i__carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(15),
      I1 => \_inferred__1/i__carry__3_0\(15),
      O => \o_sy_reg[15]_20\(3)
    );
\i__carry__2_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \_inferred__2/i__carry__3\(15),
      O => \o_sx_reg[15]_14\(3)
    );
\i__carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(13),
      I1 => \_inferred__1/i__carry__3\(13),
      O => \o_sy_reg[15]_17\(2)
    );
\i__carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(13),
      I1 => \_inferred__1/i__carry__3_0\(13),
      O => \o_sy_reg[15]_20\(2)
    );
\i__carry__2_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \_inferred__2/i__carry__3\(13),
      O => \o_sx_reg[15]_14\(2)
    );
\i__carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(13),
      I1 => \_inferred__1/i__carry__3\(13),
      O => \o_sy_reg[15]_17\(1)
    );
\i__carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(13),
      I1 => \_inferred__1/i__carry__3_0\(13),
      O => \o_sy_reg[15]_20\(1)
    );
\i__carry__2_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \_inferred__2/i__carry__3\(13),
      O => \o_sx_reg[15]_14\(1)
    );
\i__carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(11),
      I1 => \_inferred__1/i__carry__3\(11),
      O => \o_sy_reg[15]_17\(0)
    );
\i__carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(11),
      I1 => \_inferred__1/i__carry__3_0\(11),
      O => \o_sy_reg[15]_20\(0)
    );
\i__carry__2_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \_inferred__2/i__carry__3\(11),
      O => \o_sx_reg[15]_14\(0)
    );
\i__carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(15),
      I1 => \_inferred__1/i__carry__3\(15),
      O => \o_sy_reg[15]_18\(0)
    );
\i__carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(15),
      I1 => \_inferred__1/i__carry__3_0\(15),
      O => \o_sy_reg[15]_21\(0)
    );
\i__carry__3_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \_inferred__2/i__carry__3\(15),
      O => \o_sx_reg[15]_15\(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => \o_sy_reg[6]_2\(1)
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(6),
      I1 => \^o_sx_reg[15]_0\(7),
      O => \o_sx_reg[6]_1\(2)
    );
\i__carry_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(7),
      O => \o_sy_reg[7]_1\(2)
    );
\i__carry_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(0),
      I1 => \^o_sx_reg[15]_0\(1),
      O => \i__carry_i_1__3_n_0\
    );
\i__carry_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \i__carry_i_1__4_n_0\
    );
\i__carry_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \^o_sx_reg[15]_0\(10),
      O => \o_sx_reg[11]_2\(1)
    );
\i__carry_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => \^o_sx_reg[15]_0\(6),
      O => \o_sx_reg[7]_1\(3)
    );
\i__carry_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \_inferred__1/i__carry__3_0\(3),
      O => \o_sy_reg[3]_0\(3)
    );
\i__carry_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(3),
      I1 => \_inferred__2/i__carry__3\(3),
      O => \o_sx_reg[3]_0\(3)
    );
\i__carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(8),
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      O => \o_sx_reg[6]_1\(1)
    );
\i__carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(4),
      I1 => \^o_sx_reg[15]_0\(5),
      O => \o_sx_reg[7]_1\(2)
    );
\i__carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      O => \o_sy_reg[7]_1\(1)
    );
\i__carry_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => \^o_sx_reg[15]_0\(6),
      O => \i__carry_i_2__3_n_0\
    );
\i__carry_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(8),
      I1 => \^o_sx_reg[15]_0\(9),
      O => \o_sx_reg[11]_2\(0)
    );
\i__carry_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \o_sy_reg[6]_2\(0)
    );
\i__carry_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \_inferred__1/i__carry__3_0\(2),
      O => \o_sy_reg[3]_0\(2)
    );
\i__carry_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => \_inferred__2/i__carry__3\(2),
      O => \o_sx_reg[3]_0\(2)
    );
\i__carry_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \o_sy_reg[7]_1\(0)
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => \^o_sx_reg[15]_0\(3),
      O => \o_sx_reg[7]_1\(1)
    );
\i__carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      O => \o_sy_reg[7]_0\(3)
    );
\i__carry_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(1),
      O => \o_sx_reg[6]_1\(0)
    );
\i__carry_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(4),
      I1 => \^o_sx_reg[15]_0\(5),
      O => \i__carry_i_3__3_n_0\
    );
\i__carry_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      O => \i__carry_i_3__4_n_0\
    );
\i__carry_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \^o_sx_reg[15]_0\(14),
      O => \o_sx_reg[15]_11\(3)
    );
\i__carry_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \_inferred__1/i__carry__3_0\(1),
      O => \o_sy_reg[3]_0\(1)
    );
\i__carry_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(1),
      I1 => \_inferred__2/i__carry__3\(1),
      O => \o_sx_reg[3]_0\(1)
    );
\i__carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => \^o_sx_reg[15]_0\(6),
      O => \o_sx_reg[7]_2\(3)
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \o_sy_reg[7]_0\(2)
    );
\i__carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      O => \o_sy_reg[7]_2\(3)
    );
\i__carry_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(0),
      I1 => \^o_sx_reg[15]_0\(1),
      O => \o_sx_reg[7]_1\(0)
    );
\i__carry_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(3),
      I1 => \^o_sx_reg[15]_0\(2),
      O => \i__carry_i_4__3_n_0\
    );
\i__carry_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      O => \i__carry_i_4__4_n_0\
    );
\i__carry_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \^o_sx_reg[15]_0\(12),
      O => \o_sx_reg[15]_11\(2)
    );
\i__carry_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \_inferred__1/i__carry__3_0\(0),
      O => \o_sy_reg[3]_0\(0)
    );
\i__carry_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(0),
      I1 => \_inferred__2/i__carry__3\(0),
      O => \o_sx_reg[3]_0\(0)
    );
\i__carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \o_sy_reg[7]_0\(1)
    );
\i__carry_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \i__carry_i_5__0_n_0\
    );
\i__carry_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \o_sy_reg[7]_2\(2)
    );
\i__carry_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => \^o_sx_reg[15]_0\(6),
      O => \o_sx_reg[7]_3\(3)
    );
\i__carry_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      I1 => \^o_sx_reg[15]_0\(4),
      O => \o_sx_reg[7]_2\(2)
    );
\i__carry_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(1),
      I1 => \^o_sx_reg[15]_0\(0),
      O => \i__carry_i_5__4_n_0\
    );
\i__carry_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(10),
      I1 => \^o_sx_reg[15]_0\(11),
      O => \o_sx_reg[15]_11\(1)
    );
\i__carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(8),
      I1 => \^o_sx_reg[15]_0\(9),
      O => \o_sx_reg[15]_11\(0)
    );
\i__carry_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(3),
      I1 => \^o_sx_reg[15]_0\(2),
      O => \o_sx_reg[7]_2\(1)
    );
\i__carry_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      I1 => \^o_sx_reg[15]_0\(4),
      O => \o_sx_reg[7]_3\(2)
    );
\i__carry_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \o_sy_reg[7]_2\(1)
    );
\i__carry_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \o_sy_reg[7]_0\(0)
    );
\i__carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(1),
      I1 => \^o_sx_reg[15]_0\(0),
      O => \o_sx_reg[7]_2\(0)
    );
\i__carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \o_sy_reg[7]_2\(0)
    );
\i__carry_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(3),
      I1 => \^o_sx_reg[15]_0\(2),
      O => \o_sx_reg[7]_3\(1)
    );
\i__carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(1),
      I1 => \^o_sx_reg[15]_0\(0),
      O => \o_sx_reg[7]_3\(0)
    );
o_hs0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => o_hs0_carry_n_0,
      CO(2) => o_hs0_carry_n_1,
      CO(1) => o_hs0_carry_n_2,
      CO(0) => o_hs0_carry_n_3,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => o_hs0_carry_i_1_n_0,
      DI(1) => o_hs0_carry_i_2_n_0,
      DI(0) => '0',
      O(3 downto 0) => NLW_o_hs0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => o_hs0_carry_i_3_n_0,
      S(2) => o_hs0_carry_i_4_n_0,
      S(1) => o_hs0_carry_i_5_n_0,
      S(0) => o_hs0_carry_i_6_n_0
    );
\o_hs0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => o_hs0_carry_n_0,
      CO(3) => o_hs0,
      CO(2) => \o_hs0_carry__0_n_1\,
      CO(1) => \o_hs0_carry__0_n_2\,
      CO(0) => \o_hs0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \o_hs0_carry__0_i_1_n_0\,
      DI(2) => \o_hs0_carry__0_i_2_n_0\,
      DI(1) => \o_hs0_carry__0_i_3_n_0\,
      DI(0) => \o_hs0_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_o_hs0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \o_hs0_carry__0_i_5_n_0\,
      S(2) => \o_hs0_carry__0_i_6_n_0\,
      S(1) => \o_hs0_carry__0_i_7_n_0\,
      S(0) => \o_hs0_carry__0_i_8_n_0\
    );
\o_hs0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \^o_sx_reg[15]_0\(14),
      O => \o_hs0_carry__0_i_1_n_0\
    );
\o_hs0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(12),
      I1 => \^o_sx_reg[15]_0\(13),
      O => \o_hs0_carry__0_i_2_n_0\
    );
\o_hs0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(10),
      I1 => \^o_sx_reg[15]_0\(11),
      O => \o_hs0_carry__0_i_3_n_0\
    );
\o_hs0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \^o_sx_reg[15]_0\(8),
      O => \o_hs0_carry__0_i_4_n_0\
    );
\o_hs0_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \^o_sx_reg[15]_0\(14),
      O => \o_hs0_carry__0_i_5_n_0\
    );
\o_hs0_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \^o_sx_reg[15]_0\(12),
      O => \o_hs0_carry__0_i_6_n_0\
    );
\o_hs0_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \^o_sx_reg[15]_0\(10),
      O => \o_hs0_carry__0_i_7_n_0\
    );
\o_hs0_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(8),
      I1 => \^o_sx_reg[15]_0\(9),
      O => \o_hs0_carry__0_i_8_n_0\
    );
o_hs0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      O => o_hs0_carry_i_1_n_0
    );
o_hs0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(3),
      I1 => \^o_sx_reg[15]_0\(2),
      O => o_hs0_carry_i_2_n_0
    );
o_hs0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => \^o_sx_reg[15]_0\(6),
      O => o_hs0_carry_i_3_n_0
    );
o_hs0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      I1 => \^o_sx_reg[15]_0\(4),
      O => o_hs0_carry_i_4_n_0
    );
o_hs0_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => \^o_sx_reg[15]_0\(3),
      O => o_hs0_carry_i_5_n_0
    );
o_hs0_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(1),
      I1 => \^o_sx_reg[15]_0\(0),
      O => o_hs0_carry_i_6_n_0
    );
\o_hs0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_hs0_inferred__0/i__carry_n_0\,
      CO(2) => \o_hs0_inferred__0/i__carry_n_1\,
      CO(1) => \o_hs0_inferred__0/i__carry_n_2\,
      CO(0) => \o_hs0_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i__carry_i_1__3_n_0\,
      O(3 downto 0) => \NLW_o_hs0_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_2__3_n_0\,
      S(2) => \i__carry_i_3__3_n_0\,
      S(1) => \i__carry_i_4__3_n_0\,
      S(0) => \i__carry_i_5__4_n_0\
    );
\o_hs0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_hs0_inferred__0/i__carry_n_0\,
      CO(3) => o_hs03_in,
      CO(2) => \o_hs0_inferred__0/i__carry__0_n_1\,
      CO(1) => \o_hs0_inferred__0/i__carry__0_n_2\,
      CO(0) => \o_hs0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => o_de01_in,
      DI(2 downto 1) => B"00",
      DI(0) => \i__carry__0_i_2__4_n_0\,
      O(3 downto 0) => \NLW_o_hs0_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_3__4_n_0\,
      S(2) => \i__carry__0_i_4__0_n_0\,
      S(1) => \i__carry__0_i_5_n_0\,
      S(0) => \i__carry__0_i_6_n_0\
    );
\o_state[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => o_vs0,
      I1 => o_vs02_in,
      O => \^v_sync\
    );
\o_sx[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(0),
      O => \o_sx[0]_i_1_n_0\
    );
\o_sx[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data0(10),
      I1 => \o_sy[15]_i_1_n_0\,
      O => \o_sx[10]_i_1_n_0\
    );
\o_sx[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data0(11),
      I1 => \o_sy[15]_i_1_n_0\,
      O => \o_sx[11]_i_1_n_0\
    );
\o_sx[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data0(12),
      I1 => \o_sy[15]_i_1_n_0\,
      O => \o_sx[12]_i_1_n_0\
    );
\o_sx[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data0(13),
      I1 => \o_sy[15]_i_1_n_0\,
      O => \o_sx[13]_i_1_n_0\
    );
\o_sx[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data0(14),
      I1 => \o_sy[15]_i_1_n_0\,
      O => \o_sx[14]_i_1_n_0\
    );
\o_sx[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data0(15),
      I1 => \o_sy[15]_i_1_n_0\,
      O => \o_sx[15]_i_1_n_0\
    );
\o_sx[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data0(1),
      I1 => \o_sy[15]_i_1_n_0\,
      O => \o_sx[1]_i_1_n_0\
    );
\o_sx[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data0(2),
      I1 => \o_sy[15]_i_1_n_0\,
      O => \o_sx[2]_i_1_n_0\
    );
\o_sx[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data0(3),
      I1 => \o_sy[15]_i_1_n_0\,
      O => \o_sx[3]_i_1_n_0\
    );
\o_sx[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(4),
      I1 => \o_sy[15]_i_1_n_0\,
      O => \o_sx[4]_i_1_n_0\
    );
\o_sx[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(5),
      I1 => \o_sy[15]_i_1_n_0\,
      O => \o_sx[5]_i_1_n_0\
    );
\o_sx[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(6),
      I1 => \o_sy[15]_i_1_n_0\,
      O => \o_sx[6]_i_1_n_0\
    );
\o_sx[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data0(7),
      I1 => \o_sy[15]_i_1_n_0\,
      O => \o_sx[7]_i_1_n_0\
    );
\o_sx[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(8),
      I1 => \o_sy[15]_i_1_n_0\,
      O => \o_sx[8]_i_1_n_0\
    );
\o_sx[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data0(9),
      I1 => \o_sy[15]_i_1_n_0\,
      O => \o_sx[9]_i_1_n_0\
    );
\o_sx_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \o_sx[0]_i_1_n_0\,
      Q => \^o_sx_reg[15]_0\(0),
      R => RST_BTN
    );
\o_sx_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \o_sx[10]_i_1_n_0\,
      Q => \^o_sx_reg[15]_0\(10),
      S => RST_BTN
    );
\o_sx_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \o_sx[11]_i_1_n_0\,
      Q => \^o_sx_reg[15]_0\(11),
      S => RST_BTN
    );
\o_sx_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \o_sx[12]_i_1_n_0\,
      Q => \^o_sx_reg[15]_0\(12),
      S => RST_BTN
    );
\o_sx_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_sx_reg[8]_i_2_n_0\,
      CO(3) => \o_sx_reg[12]_i_2_n_0\,
      CO(2) => \o_sx_reg[12]_i_2_n_1\,
      CO(1) => \o_sx_reg[12]_i_2_n_2\,
      CO(0) => \o_sx_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(12 downto 9),
      S(3 downto 0) => \^o_sx_reg[15]_0\(12 downto 9)
    );
\o_sx_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \o_sx[13]_i_1_n_0\,
      Q => \^o_sx_reg[15]_0\(13),
      S => RST_BTN
    );
\o_sx_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \o_sx[14]_i_1_n_0\,
      Q => \^o_sx_reg[15]_0\(14),
      S => RST_BTN
    );
\o_sx_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \o_sx[15]_i_1_n_0\,
      Q => \^o_sx_reg[15]_0\(15),
      S => RST_BTN
    );
\o_sx_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_sx_reg[12]_i_2_n_0\,
      CO(3 downto 2) => \NLW_o_sx_reg[15]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \o_sx_reg[15]_i_2_n_2\,
      CO(0) => \o_sx_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_o_sx_reg[15]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => data0(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => \^o_sx_reg[15]_0\(15 downto 13)
    );
\o_sx_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \o_sx[1]_i_1_n_0\,
      Q => \^o_sx_reg[15]_0\(1),
      S => RST_BTN
    );
\o_sx_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \o_sx[2]_i_1_n_0\,
      Q => \^o_sx_reg[15]_0\(2),
      S => RST_BTN
    );
\o_sx_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \o_sx[3]_i_1_n_0\,
      Q => \^o_sx_reg[15]_0\(3),
      S => RST_BTN
    );
\o_sx_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \o_sx[4]_i_1_n_0\,
      Q => \^o_sx_reg[15]_0\(4),
      R => RST_BTN
    );
\o_sx_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_sx_reg[4]_i_2_n_0\,
      CO(2) => \o_sx_reg[4]_i_2_n_1\,
      CO(1) => \o_sx_reg[4]_i_2_n_2\,
      CO(0) => \o_sx_reg[4]_i_2_n_3\,
      CYINIT => \^o_sx_reg[15]_0\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(4 downto 1),
      S(3 downto 0) => \^o_sx_reg[15]_0\(4 downto 1)
    );
\o_sx_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \o_sx[5]_i_1_n_0\,
      Q => \^o_sx_reg[15]_0\(5),
      R => RST_BTN
    );
\o_sx_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \o_sx[6]_i_1_n_0\,
      Q => \^o_sx_reg[15]_0\(6),
      R => RST_BTN
    );
\o_sx_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \o_sx[7]_i_1_n_0\,
      Q => \^o_sx_reg[15]_0\(7),
      S => RST_BTN
    );
\o_sx_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \o_sx[8]_i_1_n_0\,
      Q => \^o_sx_reg[15]_0\(8),
      R => RST_BTN
    );
\o_sx_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_sx_reg[4]_i_2_n_0\,
      CO(3) => \o_sx_reg[8]_i_2_n_0\,
      CO(2) => \o_sx_reg[8]_i_2_n_1\,
      CO(1) => \o_sx_reg[8]_i_2_n_2\,
      CO(0) => \o_sx_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(8 downto 5),
      S(3 downto 0) => \^o_sx_reg[15]_0\(8 downto 5)
    );
\o_sx_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \o_sx[9]_i_1_n_0\,
      Q => \^o_sx_reg[15]_0\(9),
      S => RST_BTN
    );
\o_sy[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \o_sy[0]_i_1_n_0\
    );
\o_sy[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \o_sy_reg[12]_i_2_n_6\,
      I1 => \o_sy[15]_i_6_n_0\,
      O => \o_sy[10]_i_1_n_0\
    );
\o_sy[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \o_sy_reg[12]_i_2_n_5\,
      I1 => \o_sy[15]_i_6_n_0\,
      O => \o_sy[11]_i_1_n_0\
    );
\o_sy[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \o_sy_reg[12]_i_2_n_4\,
      I1 => \o_sy[15]_i_6_n_0\,
      O => \o_sy[12]_i_1_n_0\
    );
\o_sy[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \o_sy_reg[15]_i_5_n_7\,
      I1 => \o_sy[15]_i_6_n_0\,
      O => \o_sy[13]_i_1_n_0\
    );
\o_sy[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \o_sy_reg[15]_i_5_n_6\,
      I1 => \o_sy[15]_i_6_n_0\,
      O => \o_sy[14]_i_1_n_0\
    );
\o_sy[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \o_sy[15]_i_3_n_0\,
      I1 => \^o_sx_reg[15]_0\(6),
      I2 => \^o_sx_reg[15]_0\(7),
      I3 => \^o_sx_reg[15]_0\(0),
      I4 => \^o_sx_reg[15]_0\(1),
      I5 => \o_sy[15]_i_4_n_0\,
      O => \o_sy[15]_i_1_n_0\
    );
\o_sy[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \o_sy[15]_i_10_n_0\
    );
\o_sy[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^q\(14),
      O => \o_sy[15]_i_11_n_0\
    );
\o_sy[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDFFFFFFFFF"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(8),
      I2 => \o_sy[15]_i_13_n_0\,
      I3 => \^q\(10),
      I4 => \^q\(11),
      I5 => \o_sy[15]_i_14_n_0\,
      O => \o_sy[15]_i_12_n_0\
    );
\o_sy[15]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      O => \o_sy[15]_i_13_n_0\
    );
\o_sy[15]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(12),
      O => \o_sy[15]_i_14_n_0\
    );
\o_sy[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \o_sy_reg[15]_i_5_n_5\,
      I1 => \o_sy[15]_i_6_n_0\,
      O => \o_sy[15]_i_2_n_0\
    );
\o_sy[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \o_sy[15]_i_7_n_0\,
      I1 => \^o_sx_reg[15]_0\(10),
      I2 => \^o_sx_reg[15]_0\(11),
      I3 => \o_sy[15]_i_8_n_0\,
      I4 => \^o_sx_reg[15]_0\(3),
      I5 => \^o_sx_reg[15]_0\(2),
      O => \o_sy[15]_i_3_n_0\
    );
\o_sy[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(12),
      I1 => \^o_sx_reg[15]_0\(13),
      I2 => \^o_sx_reg[15]_0\(14),
      I3 => \^o_sx_reg[15]_0\(15),
      O => \o_sy[15]_i_4_n_0\
    );
\o_sy[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \o_sy[15]_i_9_n_0\,
      I3 => \o_sy[15]_i_10_n_0\,
      I4 => \o_sy[15]_i_11_n_0\,
      I5 => \o_sy[15]_i_12_n_0\,
      O => \o_sy[15]_i_6_n_0\
    );
\o_sy[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(4),
      I1 => \^o_sx_reg[15]_0\(5),
      O => \o_sy[15]_i_7_n_0\
    );
\o_sy[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(8),
      I1 => \^o_sx_reg[15]_0\(9),
      O => \o_sy[15]_i_8_n_0\
    );
\o_sy[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \o_sy[15]_i_9_n_0\
    );
\o_sy[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \o_sy_reg[4]_i_2_n_7\,
      I1 => \o_sy[15]_i_6_n_0\,
      O => \o_sy[1]_i_1_n_0\
    );
\o_sy[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \o_sy_reg[4]_i_2_n_6\,
      I1 => \o_sy[15]_i_6_n_0\,
      O => \o_sy[2]_i_1_n_0\
    );
\o_sy[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \o_sy_reg[4]_i_2_n_5\,
      I1 => \o_sy[15]_i_6_n_0\,
      O => \o_sy[3]_i_1_n_0\
    );
\o_sy[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \o_sy_reg[4]_i_2_n_4\,
      I1 => \o_sy[15]_i_6_n_0\,
      O => \o_sy[4]_i_1_n_0\
    );
\o_sy[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \o_sy_reg[8]_i_2_n_7\,
      I1 => \o_sy[15]_i_6_n_0\,
      O => \o_sy[5]_i_1_n_0\
    );
\o_sy[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \o_sy_reg[8]_i_2_n_6\,
      I1 => \o_sy[15]_i_6_n_0\,
      O => \o_sy[6]_i_1_n_0\
    );
\o_sy[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \o_sy_reg[8]_i_2_n_5\,
      I1 => \o_sy[15]_i_6_n_0\,
      O => \o_sy[7]_i_1_n_0\
    );
\o_sy[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \o_sy_reg[8]_i_2_n_4\,
      I1 => \o_sy[15]_i_6_n_0\,
      O => \o_sy[8]_i_1_n_0\
    );
\o_sy[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \o_sy_reg[12]_i_2_n_7\,
      I1 => \o_sy[15]_i_6_n_0\,
      O => \o_sy[9]_i_1_n_0\
    );
\o_sy_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \o_sy[15]_i_1_n_0\,
      D => \o_sy[0]_i_1_n_0\,
      Q => \^q\(0),
      R => RST_BTN
    );
\o_sy_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => \o_sy[15]_i_1_n_0\,
      D => \o_sy[10]_i_1_n_0\,
      Q => \^q\(10),
      S => RST_BTN
    );
\o_sy_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => \o_sy[15]_i_1_n_0\,
      D => \o_sy[11]_i_1_n_0\,
      Q => \^q\(11),
      S => RST_BTN
    );
\o_sy_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => \o_sy[15]_i_1_n_0\,
      D => \o_sy[12]_i_1_n_0\,
      Q => \^q\(12),
      S => RST_BTN
    );
\o_sy_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_sy_reg[8]_i_2_n_0\,
      CO(3) => \o_sy_reg[12]_i_2_n_0\,
      CO(2) => \o_sy_reg[12]_i_2_n_1\,
      CO(1) => \o_sy_reg[12]_i_2_n_2\,
      CO(0) => \o_sy_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \o_sy_reg[12]_i_2_n_4\,
      O(2) => \o_sy_reg[12]_i_2_n_5\,
      O(1) => \o_sy_reg[12]_i_2_n_6\,
      O(0) => \o_sy_reg[12]_i_2_n_7\,
      S(3 downto 0) => \^q\(12 downto 9)
    );
\o_sy_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => \o_sy[15]_i_1_n_0\,
      D => \o_sy[13]_i_1_n_0\,
      Q => \^q\(13),
      S => RST_BTN
    );
\o_sy_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => \o_sy[15]_i_1_n_0\,
      D => \o_sy[14]_i_1_n_0\,
      Q => \^q\(14),
      S => RST_BTN
    );
\o_sy_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => \o_sy[15]_i_1_n_0\,
      D => \o_sy[15]_i_2_n_0\,
      Q => \^q\(15),
      S => RST_BTN
    );
\o_sy_reg[15]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_sy_reg[12]_i_2_n_0\,
      CO(3 downto 2) => \NLW_o_sy_reg[15]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \o_sy_reg[15]_i_5_n_2\,
      CO(0) => \o_sy_reg[15]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_o_sy_reg[15]_i_5_O_UNCONNECTED\(3),
      O(2) => \o_sy_reg[15]_i_5_n_5\,
      O(1) => \o_sy_reg[15]_i_5_n_6\,
      O(0) => \o_sy_reg[15]_i_5_n_7\,
      S(3) => '0',
      S(2 downto 0) => \^q\(15 downto 13)
    );
\o_sy_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => \o_sy[15]_i_1_n_0\,
      D => \o_sy[1]_i_1_n_0\,
      Q => \^q\(1),
      S => RST_BTN
    );
\o_sy_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \o_sy[15]_i_1_n_0\,
      D => \o_sy[2]_i_1_n_0\,
      Q => \^q\(2),
      R => RST_BTN
    );
\o_sy_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \o_sy[15]_i_1_n_0\,
      D => \o_sy[3]_i_1_n_0\,
      Q => \^q\(3),
      R => RST_BTN
    );
\o_sy_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \o_sy[15]_i_1_n_0\,
      D => \o_sy[4]_i_1_n_0\,
      Q => \^q\(4),
      R => RST_BTN
    );
\o_sy_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_sy_reg[4]_i_2_n_0\,
      CO(2) => \o_sy_reg[4]_i_2_n_1\,
      CO(1) => \o_sy_reg[4]_i_2_n_2\,
      CO(0) => \o_sy_reg[4]_i_2_n_3\,
      CYINIT => \^q\(0),
      DI(3 downto 0) => B"0000",
      O(3) => \o_sy_reg[4]_i_2_n_4\,
      O(2) => \o_sy_reg[4]_i_2_n_5\,
      O(1) => \o_sy_reg[4]_i_2_n_6\,
      O(0) => \o_sy_reg[4]_i_2_n_7\,
      S(3 downto 0) => \^q\(4 downto 1)
    );
\o_sy_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => \o_sy[15]_i_1_n_0\,
      D => \o_sy[5]_i_1_n_0\,
      Q => \^q\(5),
      S => RST_BTN
    );
\o_sy_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => \o_sy[15]_i_1_n_0\,
      D => \o_sy[6]_i_1_n_0\,
      Q => \^q\(6),
      S => RST_BTN
    );
\o_sy_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => \o_sy[15]_i_1_n_0\,
      D => \o_sy[7]_i_1_n_0\,
      Q => \^q\(7),
      S => RST_BTN
    );
\o_sy_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => \o_sy[15]_i_1_n_0\,
      D => \o_sy[8]_i_1_n_0\,
      Q => \^q\(8),
      S => RST_BTN
    );
\o_sy_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_sy_reg[4]_i_2_n_0\,
      CO(3) => \o_sy_reg[8]_i_2_n_0\,
      CO(2) => \o_sy_reg[8]_i_2_n_1\,
      CO(1) => \o_sy_reg[8]_i_2_n_2\,
      CO(0) => \o_sy_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \o_sy_reg[8]_i_2_n_4\,
      O(2) => \o_sy_reg[8]_i_2_n_5\,
      O(1) => \o_sy_reg[8]_i_2_n_6\,
      O(0) => \o_sy_reg[8]_i_2_n_7\,
      S(3 downto 0) => \^q\(8 downto 5)
    );
\o_sy_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => \o_sy[15]_i_1_n_0\,
      D => \o_sy[9]_i_1_n_0\,
      Q => \^q\(9),
      S => RST_BTN
    );
\o_tmds[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101100110101001"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \^q\(15),
      I2 => \o_tmds[0]_i_2_n_0\,
      I3 => \bias_reg[2]_3\,
      I4 => \bias_reg[2]_4\,
      I5 => \^bias[1]_i_5_0\,
      O => \o_sx_reg[15]_4\
    );
\o_tmds[0]_i_101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \o_tmds_reg[0]_i_23\(7),
      O => DI(0)
    );
\o_tmds[0]_i_107\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => \o_tmds_reg[0]_i_22\(7),
      O => \o_tmds[0]_i_107_n_0\
    );
\o_tmds[0]_i_108\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(6),
      I1 => \o_tmds_reg[0]_i_22\(6),
      O => \o_tmds[0]_i_108_n_0\
    );
\o_tmds[0]_i_112\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(4),
      I1 => \o_tmds_reg[0]_i_22\(4),
      O => \o_tmds[0]_i_112_n_0\
    );
\o_tmds[0]_i_119\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \o_tmds_reg[0]_i_23\(4),
      O => \o_sy_reg[4]_1\(0)
    );
\o_tmds[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \bias[1]_i_38_n_0\,
      I1 => \o_tmds[0]_i_26_n_0\,
      I2 => \^o_sx_reg[15]_0\(5),
      I3 => \bias[1]_i_5__0_0\(0),
      I4 => \bias[1]_i_5__0_1\(0),
      I5 => \o_tmds[0]_i_27_n_0\,
      O => \^o_sx_reg[5]_2\
    );
\o_tmds[0]_i_120\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(3),
      I1 => \o_tmds_reg[0]_i_22\(3),
      O => \o_tmds[0]_i_120_n_0\
    );
\o_tmds[0]_i_121\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => \o_tmds_reg[0]_i_22\(2),
      O => \o_tmds[0]_i_121_n_0\
    );
\o_tmds[0]_i_122\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(1),
      I1 => \o_tmds_reg[0]_i_22\(1),
      O => \o_tmds[0]_i_122_n_0\
    );
\o_tmds[0]_i_123\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(0),
      I1 => \o_tmds_reg[0]_i_22\(0),
      O => \o_tmds[0]_i_123_n_0\
    );
\o_tmds[0]_i_124\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \o_tmds_reg[0]_i_23\(3),
      O => \o_tmds[0]_i_124_n_0\
    );
\o_tmds[0]_i_125\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \o_tmds_reg[0]_i_23\(2),
      O => \o_tmds[0]_i_125_n_0\
    );
\o_tmds[0]_i_126\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \o_tmds_reg[0]_i_23\(1),
      O => \o_tmds[0]_i_126_n_0\
    );
\o_tmds[0]_i_127\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \o_tmds_reg[0]_i_23\(0),
      O => \o_tmds[0]_i_127_n_0\
    );
\o_tmds[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59AA55599AAA559A"
    )
        port map (
      I0 => \o_tmds[0]_i_28_n_0\,
      I1 => \^o_sx_reg[15]_0\(2),
      I2 => \o_tmds_reg[0]_i_22\(2),
      I3 => \o_tmds_reg[0]_i_22\(3),
      I4 => \^o_sx_reg[15]_0\(3),
      I5 => \o_tmds[0]_i_7_1\,
      O => \o_tmds[0]_i_13_n_0\
    );
\o_tmds[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A20804A28A10208A"
    )
        port map (
      I0 => \^o_sy_reg[4]_0\,
      I1 => \^q\(2),
      I2 => \o_tmds_reg[0]_i_23\(2),
      I3 => \^q\(3),
      I4 => \o_tmds_reg[0]_i_23\(3),
      I5 => \o_tmds[0]_i_7_0\,
      O => \o_tmds[0]_i_14_n_0\
    );
\o_tmds[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666669699696666"
    )
        port map (
      I0 => \^q\(2),
      I1 => \o_tmds_reg[0]_i_23\(2),
      I2 => \o_tmds_reg[0]_i_23\(0),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \o_tmds_reg[0]_i_23\(1),
      O => \^o_sy_reg[2]_0\
    );
\o_tmds[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A55FFFF9A550000"
    )
        port map (
      I0 => \o_tmds[0]_i_2__0_n_0\,
      I1 => \o_tmds_reg[1]\,
      I2 => \o_tmds[8]_i_2_n_0\,
      I3 => \bias[2]_i_4__1_n_0\,
      I4 => \^o_sx_reg[15]_3\,
      I5 => \o_tmds[7]_i_3__0_n_0\,
      O => o_tmds0_in(0)
    );
\o_tmds[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F4F40400000000"
    )
        port map (
      I0 => \o_tmds[3]_i_2_n_0\,
      I1 => \o_tmds[8]_i_2__0_n_0\,
      I2 => \bias_reg[2]_5\,
      I3 => \bias_reg[4]_0\,
      I4 => \o_tmds[4]_i_2__0_n_0\,
      I5 => \^o_sx_reg[15]_3\,
      O => \bias_reg[4]\
    );
\o_tmds[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \bias[1]_i_8_n_0\,
      I1 => \o_tmds[0]_i_3_n_0\,
      O => \o_tmds[0]_i_2_n_0\
    );
\o_tmds[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(6),
      I1 => \^o_sx_reg[15]_0\(7),
      I2 => \^o_sx_reg[15]_0\(9),
      I3 => \^o_sx_reg[15]_0\(8),
      O => \o_tmds[0]_i_26_n_0\
    );
\o_tmds[0]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => \^o_sx_reg[15]_0\(3),
      I2 => \^o_sx_reg[15]_0\(4),
      O => \o_tmds[0]_i_27_n_0\
    );
\o_tmds[0]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(4),
      I1 => \o_tmds_reg[0]_i_22\(4),
      O => \o_tmds[0]_i_28_n_0\
    );
\o_tmds[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000FF0010001F"
    )
        port map (
      I0 => \o_tmds[0]_i_3__0_n_0\,
      I1 => \o_tmds_reg[0]\,
      I2 => \o_tmds[0]_i_4_n_0\,
      I3 => \^hit_reg\,
      I4 => \o_tmds[0]_i_5_n_0\,
      I5 => \o_tmds[0]_i_6_n_0\,
      O => \o_tmds[0]_i_2__0_n_0\
    );
\o_tmds[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001511"
    )
        port map (
      I0 => \o_tmds[0]_i_6_n_0\,
      I1 => \bias[1]_i_3_0\,
      I2 => \bias[1]_i_6__0_n_0\,
      I3 => \o_tmds[4]_i_6_n_0\,
      I4 => \^o_sx_reg[5]_1\,
      O => \o_tmds[0]_i_3_n_0\
    );
\o_tmds[0]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \o_tmds_reg[0]_i_23\(4),
      O => \^o_sy_reg[4]_0\
    );
\o_tmds[0]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \o_tmds_reg[0]_i_22\(15),
      O => \o_sx_reg[15]_1\(0)
    );
\o_tmds[0]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(15),
      I1 => \o_tmds_reg[0]_i_23\(15),
      O => S(0)
    );
\o_tmds[0]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \o_tmds_reg[0]_i_22\(15),
      I2 => \o_tmds_reg[0]_i_22\(14),
      I3 => \^o_sx_reg[15]_0\(14),
      O => \o_tmds[0]_i_37_n_0\
    );
\o_tmds[0]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \o_tmds_reg[0]_i_22\(13),
      I2 => \o_tmds_reg[0]_i_22\(12),
      I3 => \^o_sx_reg[15]_0\(12),
      O => \o_tmds[0]_i_38_n_0\
    );
\o_tmds[0]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \o_tmds_reg[0]_i_22\(11),
      I2 => \o_tmds_reg[0]_i_22\(10),
      I3 => \^o_sx_reg[15]_0\(10),
      O => \o_tmds[0]_i_39_n_0\
    );
\o_tmds[0]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \bias[1]_i_7_n_0\,
      I1 => \o_tmds[0]_i_3_5\(0),
      I2 => \o_tmds[0]_i_3_4\(0),
      I3 => \o_tmds[0]_i_3_3\(0),
      I4 => \^o_sx_reg[5]_1\,
      O => \o_tmds[0]_i_3__0_n_0\
    );
\o_tmds[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0051"
    )
        port map (
      I0 => \bias[1]_i_17_n_0\,
      I1 => \bias[1]_i_23__0_n_0\,
      I2 => \o_tmds[3]_i_5_n_0\,
      I3 => \bias[1]_i_16_n_0\,
      O => \o_tmds[0]_i_4_n_0\
    );
\o_tmds[0]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \o_tmds_reg[0]_i_22\(9),
      I2 => \o_tmds_reg[0]_i_22\(8),
      I3 => \^o_sx_reg[15]_0\(8),
      O => \o_tmds[0]_i_40_n_0\
    );
\o_tmds[0]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(15),
      I1 => \o_tmds_reg[0]_i_23\(15),
      I2 => \o_tmds_reg[0]_i_23\(14),
      I3 => \^q\(14),
      O => \o_tmds[0]_i_46_n_0\
    );
\o_tmds[0]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(13),
      I1 => \o_tmds_reg[0]_i_23\(13),
      I2 => \o_tmds_reg[0]_i_23\(12),
      I3 => \^q\(12),
      O => \o_tmds[0]_i_47_n_0\
    );
\o_tmds[0]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(11),
      I1 => \o_tmds_reg[0]_i_23\(11),
      I2 => \o_tmds_reg[0]_i_23\(10),
      I3 => \^q\(10),
      O => \o_tmds[0]_i_48_n_0\
    );
\o_tmds[0]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(9),
      I1 => \o_tmds_reg[0]_i_23\(9),
      I2 => \o_tmds_reg[0]_i_23\(8),
      I3 => \^q\(8),
      O => \o_tmds[0]_i_49_n_0\
    );
\o_tmds[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \bias[1]_i_16_n_0\,
      I1 => \o_tmds[3]_i_5_n_0\,
      O => \o_tmds[0]_i_5_n_0\
    );
\o_tmds[0]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(14),
      I1 => \o_tmds_reg[0]_i_23\(14),
      I2 => \^q\(15),
      I3 => \o_tmds_reg[0]_i_23\(15),
      O => \o_tmds[0]_i_50_n_0\
    );
\o_tmds[0]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(12),
      I1 => \o_tmds_reg[0]_i_23\(12),
      I2 => \^q\(13),
      I3 => \o_tmds_reg[0]_i_23\(13),
      O => \o_tmds[0]_i_51_n_0\
    );
\o_tmds[0]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(10),
      I1 => \o_tmds_reg[0]_i_23\(10),
      I2 => \^q\(11),
      I3 => \o_tmds_reg[0]_i_23\(11),
      O => \o_tmds[0]_i_52_n_0\
    );
\o_tmds[0]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \o_tmds_reg[0]_i_23\(8),
      I2 => \^q\(9),
      I3 => \o_tmds_reg[0]_i_23\(9),
      O => \o_tmds[0]_i_53_n_0\
    );
\o_tmds[0]_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \o_tmds_reg[0]_i_22\(13),
      O => \o_sx_reg[13]_0\(2)
    );
\o_tmds[0]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \o_tmds_reg[0]_i_22\(13),
      O => \o_sx_reg[13]_0\(1)
    );
\o_tmds[0]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \o_tmds_reg[0]_i_22\(11),
      O => \o_sx_reg[13]_0\(0)
    );
\o_tmds[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004F44"
    )
        port map (
      I0 => \^o_sx_reg[2]_0\,
      I1 => \o_tmds[0]_i_3_0\,
      I2 => \^o_sx_reg[2]_1\,
      I3 => \o_tmds[0]_i_3_1\,
      I4 => \o_tmds[0]_i_3_2\,
      I5 => \^o_sx_reg[5]_2\,
      O => \o_tmds[0]_i_6_n_0\
    );
\o_tmds[0]_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(13),
      I1 => \o_tmds_reg[0]_i_23\(13),
      O => \o_sy_reg[13]_0\(1)
    );
\o_tmds[0]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(11),
      I1 => \o_tmds_reg[0]_i_23\(11),
      O => \o_sy_reg[13]_0\(0)
    );
\o_tmds[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"555D5555"
    )
        port map (
      I0 => \o_tmds[0]_i_13_n_0\,
      I1 => \o_tmds[0]_i_14_n_0\,
      I2 => \^o_sy_reg[2]_0\,
      I3 => \bias[2]_i_18\,
      I4 => \bias[2]_i_18_0\,
      O => \^o_sx_reg[2]_0\
    );
\o_tmds[0]_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => \o_tmds_reg[0]_i_22\(7),
      I2 => \o_tmds_reg[0]_i_22\(6),
      I3 => \^o_sx_reg[15]_0\(6),
      O => \o_tmds[0]_i_72_n_0\
    );
\o_tmds[0]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => \o_tmds_reg[0]_i_22\(2),
      I2 => \o_tmds_reg[0]_i_22\(3),
      I3 => \^o_sx_reg[15]_0\(3),
      O => \o_tmds[0]_i_74_n_0\
    );
\o_tmds[0]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(0),
      I1 => \o_tmds_reg[0]_i_22\(0),
      I2 => \o_tmds_reg[0]_i_22\(1),
      I3 => \^o_sx_reg[15]_0\(1),
      O => \o_tmds[0]_i_75_n_0\
    );
\o_tmds[0]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      I1 => \o_tmds_reg[0]_i_22\(5),
      I2 => \^o_sx_reg[15]_0\(4),
      I3 => \o_tmds_reg[0]_i_22\(4),
      O => \o_tmds[0]_i_77_n_0\
    );
\o_tmds[0]_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(7),
      I1 => \o_tmds_reg[0]_i_23\(7),
      I2 => \o_tmds_reg[0]_i_23\(6),
      I3 => \^q\(6),
      O => \o_tmds[0]_i_80_n_0\
    );
\o_tmds[0]_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \o_tmds_reg[0]_i_23\(3),
      I2 => \^q\(2),
      I3 => \o_tmds_reg[0]_i_23\(2),
      O => \o_tmds[0]_i_82_n_0\
    );
\o_tmds[0]_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(0),
      I1 => \o_tmds_reg[0]_i_23\(0),
      I2 => \o_tmds_reg[0]_i_23\(1),
      I3 => \^q\(1),
      O => \o_tmds[0]_i_83_n_0\
    );
\o_tmds[0]_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \o_tmds_reg[0]_i_23\(6),
      I2 => \^q\(7),
      I3 => \o_tmds_reg[0]_i_23\(7),
      O => \o_tmds[0]_i_84_n_0\
    );
\o_tmds[0]_i_85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(5),
      I1 => \o_tmds_reg[0]_i_23\(5),
      I2 => \^q\(4),
      I3 => \o_tmds_reg[0]_i_23\(4),
      O => \o_tmds[0]_i_85_n_0\
    );
\o_tmds[0]_i_86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \o_tmds_reg[0]_i_23\(2),
      I2 => \^q\(3),
      I3 => \o_tmds_reg[0]_i_23\(3),
      O => \o_tmds[0]_i_86_n_0\
    );
\o_tmds[0]_i_89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \o_tmds_reg[0]_i_22\(11),
      O => \o_tmds[0]_i_89_n_0\
    );
\o_tmds[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABBBAAAA"
    )
        port map (
      I0 => \o_tmds[0]_i_13_n_0\,
      I1 => \bias[2]_i_18\,
      I2 => \bias[2]_i_18_0\,
      I3 => \^o_sy_reg[2]_0\,
      I4 => \o_tmds[0]_i_14_n_0\,
      O => \^o_sx_reg[2]_1\
    );
\o_tmds[0]_i_90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \o_tmds_reg[0]_i_22\(9),
      O => \o_tmds[0]_i_90_n_0\
    );
\o_tmds[0]_i_91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \o_tmds_reg[0]_i_22\(9),
      O => \o_tmds[0]_i_91_n_0\
    );
\o_tmds[0]_i_92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => \o_tmds_reg[0]_i_22\(7),
      O => \o_tmds[0]_i_92_n_0\
    );
\o_tmds[0]_i_99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(9),
      I1 => \o_tmds_reg[0]_i_23\(9),
      O => DI(1)
    );
\o_tmds[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65AAFFFF65AA0000"
    )
        port map (
      I0 => \o_tmds[1]_i_2_n_0\,
      I1 => \o_tmds_reg[1]\,
      I2 => \o_tmds[8]_i_2_n_0\,
      I3 => \bias[2]_i_4__1_n_0\,
      I4 => \^o_sx_reg[15]_3\,
      I5 => \o_tmds[7]_i_3__0_n_0\,
      O => o_tmds0_in(1)
    );
\o_tmds[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00101110"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^o_sx_reg[15]_0\(15),
      I2 => \o_tmds[4]_i_2_n_0\,
      I3 => \bias_reg[2]_5\,
      I4 => \o_tmds_reg[3]_2\,
      O => \o_sy_reg[15]_10\
    );
\o_tmds[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000CC2D"
    )
        port map (
      I0 => \^bias[1]_i_5_0\,
      I1 => \o_tmds[1]_i_2__0_n_0\,
      I2 => \bias_reg[2]_3\,
      I3 => \bias_reg[2]_4\,
      I4 => \^q\(15),
      I5 => \^o_sx_reg[15]_0\(15),
      O => \o_sy_reg[15]_1\
    );
\o_tmds[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0099FFF9"
    )
        port map (
      I0 => \o_tmds[0]_i_2__0_n_0\,
      I1 => \o_tmds[4]_i_4_n_0\,
      I2 => \o_tmds[1]_i_3_n_0\,
      I3 => \^o_sx_reg[7]_0\,
      I4 => \o_tmds[1]_i_4__0_n_0\,
      O => \o_tmds[1]_i_2_n_0\
    );
\o_tmds[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \bias[1]_i_5_n_0\,
      I1 => \o_tmds[1]_i_3__0_n_0\,
      I2 => \o_tmds[1]_i_4_n_0\,
      I3 => \o_tmds[0]_i_2_n_0\,
      O => \o_tmds[1]_i_2__0_n_0\
    );
\o_tmds[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \o_tmds[0]_i_4_n_0\,
      I1 => \o_tmds[0]_i_3_n_0\,
      O => \o_tmds[1]_i_3_n_0\
    );
\o_tmds[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5700FFFF"
    )
        port map (
      I0 => \bias[1]_i_3_0\,
      I1 => \bias[1]_i_6__0_n_0\,
      I2 => \o_tmds[8]_i_8_n_0\,
      I3 => \bias[1]_i_5__0_n_0\,
      I4 => \bias[1]_i_8_n_0\,
      O => \o_tmds[1]_i_3__0_n_0\
    );
\o_tmds[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000110100000000"
    )
        port map (
      I0 => \^hit_reg\,
      I1 => \bias[1]_i_17_n_0\,
      I2 => \bias[1]_i_23__0_n_0\,
      I3 => \o_tmds[3]_i_5_n_0\,
      I4 => \bias[1]_i_16_n_0\,
      I5 => \o_tmds[0]_i_6_n_0\,
      O => \o_tmds[1]_i_4_n_0\
    );
\o_tmds[1]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FFF0F0"
    )
        port map (
      I0 => \^o_sy_reg[15]_13\,
      I1 => \o_tmds_reg[0]\,
      I2 => \bias[2]_i_20_n_0\,
      I3 => \o_tmds[1]_i_5_n_0\,
      I4 => \bias[1]_i_8_n_0\,
      O => \o_tmds[1]_i_4__0_n_0\
    );
\o_tmds[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000008AAAAAAAAAA"
    )
        port map (
      I0 => \bias[1]_i_5__0_n_0\,
      I1 => \gfx_inst/test_card_simple_1/color4\,
      I2 => \^o_sx_reg[15]_0\(15),
      I3 => \bias[2]_i_19_n_0\,
      I4 => \bias[1]_i_6__0_n_0\,
      I5 => \bias[1]_i_3_0\,
      O => \o_tmds[1]_i_5_n_0\
    );
\o_tmds[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^o_sx_reg[15]_0\(15),
      I2 => \o_tmds_reg[3]_1\,
      O => \o_sy_reg[15]_8\
    );
\o_tmds[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A5500009A55FFFF"
    )
        port map (
      I0 => \o_tmds[2]_i_2_n_0\,
      I1 => \o_tmds_reg[1]\,
      I2 => \o_tmds[8]_i_2_n_0\,
      I3 => \bias[2]_i_4__1_n_0\,
      I4 => \^o_sx_reg[15]_3\,
      I5 => \o_tmds[7]_i_3__0_n_0\,
      O => o_tmds0_in(2)
    );
\o_tmds[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFFFEFFFFFFFE"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^o_sx_reg[15]_0\(15),
      I2 => \o_tmds[4]_i_2_n_0\,
      I3 => \o_tmds[2]_i_2__0_n_0\,
      I4 => \bias_reg[2]_5\,
      I5 => \o_tmds_reg[3]_2\,
      O => \o_sy_reg[15]_11\
    );
\o_tmds[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^o_sx_reg[7]_0\,
      I1 => \o_tmds[4]_i_4_n_0\,
      I2 => \o_tmds[0]_i_2__0_n_0\,
      O => \o_tmds[2]_i_2_n_0\
    );
\o_tmds[2]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \o_tmds[4]_i_3__0_n_0\,
      I1 => \o_tmds[0]_i_2__0_n_0\,
      O => \o_tmds[2]_i_2__0_n_0\
    );
\o_tmds[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^o_sx_reg[15]_0\(15),
      I2 => \o_tmds_reg[3]_1\,
      O => \o_sy_reg[15]_7\
    );
\o_tmds[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5555555DDDDDDDD"
    )
        port map (
      I0 => \o_tmds[3]_i_24_n_0\,
      I1 => \^o_sx_reg[15]_0\(10),
      I2 => \^o_sx_reg[5]_3\,
      I3 => \^o_sx_reg[15]_0\(7),
      I4 => \^o_sx_reg[15]_0\(6),
      I5 => \o_sy[15]_i_8_n_0\,
      O => \o_tmds[3]_i_10_n_0\
    );
\o_tmds[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEFFEEEEE"
    )
        port map (
      I0 => \o_tmds[1]_i_4_0\,
      I1 => \bias[1]_i_31_n_0\,
      I2 => \^o_sx_reg[15]_0\(1),
      I3 => \^o_sx_reg[15]_0\(2),
      I4 => \bias[1]_i_29_n_0\,
      I5 => \bias[1]_i_30_n_0\,
      O => \o_tmds[3]_i_12_n_0\
    );
\o_tmds[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30883088FC8830BB"
    )
        port map (
      I0 => \o_tmds[3]_i_25_n_0\,
      I1 => \o_tmds[3]_i_26_n_0\,
      I2 => \o_tmds[3]_i_27_n_0\,
      I3 => \o_tmds[3]_i_28_n_0\,
      I4 => \o_tmds[3]_i_29_n_0\,
      I5 => \o_tmds[3]_i_30_n_0\,
      O => \o_tmds[3]_i_13_n_0\
    );
\o_tmds[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAFFAAFE"
    )
        port map (
      I0 => \o_tmds[3]_i_26_n_0\,
      I1 => \o_tmds[3]_i_31_n_0\,
      I2 => \o_tmds[3]_i_29_n_0\,
      I3 => \o_tmds[3]_i_28_n_0\,
      I4 => \o_tmds[3]_i_32_n_0\,
      I5 => \o_tmds[3]_i_33_n_0\,
      O => \o_tmds[3]_i_14_n_0\
    );
\o_tmds[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"401000000000F000"
    )
        port map (
      I0 => \o_tmds[3]_i_34_n_0\,
      I1 => \o_tmds[3]_i_35_n_0\,
      I2 => \o_tmds[3]_i_26_n_0\,
      I3 => \o_tmds[3]_i_36_n_0\,
      I4 => \o_tmds[3]_i_37_n_0\,
      I5 => \o_tmds[3]_i_38_n_0\,
      O => \o_tmds[3]_i_15_n_0\
    );
\o_tmds[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEFEEEE"
    )
        port map (
      I0 => \o_tmds[3]_i_41_n_0\,
      I1 => \o_tmds[3]_i_42_n_0\,
      I2 => \o_tmds[3]_i_43_n_0\,
      I3 => \^o_sx_reg[15]_0\(10),
      I4 => \o_tmds[3]_i_24_n_0\,
      I5 => \^o_sx_reg[15]_0\(9),
      O => \o_tmds[3]_i_18_n_0\
    );
\o_tmds[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00202020AAAAAAAA"
    )
        port map (
      I0 => \o_tmds[3]_i_24_n_0\,
      I1 => \^o_sx_reg[15]_0\(7),
      I2 => \o_sy[15]_i_8_n_0\,
      I3 => \^o_sx_reg[15]_0\(6),
      I4 => \^o_sx_reg[5]_3\,
      I5 => \^o_sx_reg[15]_0\(10),
      O => \o_tmds[3]_i_19_n_0\
    );
\o_tmds[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00011101"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^o_sx_reg[15]_0\(15),
      I2 => \o_tmds[3]_i_2__0_n_0\,
      I3 => \bias_reg[2]_5\,
      I4 => \o_tmds_reg[3]_2\,
      O => \o_sy_reg[15]_9\
    );
\o_tmds[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \o_tmds_reg[3]\(3),
      I1 => \o_tmds[3]_i_2_n_0\,
      I2 => \bias[2]_i_4__1_n_0\,
      I3 => \o_tmds[3]_i_3_n_0\,
      I4 => \^o_sx_reg[15]_3\,
      I5 => \o_tmds[7]_i_3__0_n_0\,
      O => o_tmds0_in(3)
    );
\o_tmds[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FE000000FE00FE"
    )
        port map (
      I0 => \^hit_reg\,
      I1 => \o_tmds[3]_i_4_n_0\,
      I2 => \o_tmds[3]_i_5_n_0\,
      I3 => \o_tmds[3]_i_6_n_0\,
      I4 => \o_tmds[3]_i_7_n_0\,
      I5 => \bias[1]_i_8_n_0\,
      O => \o_tmds[3]_i_2_n_0\
    );
\o_tmds[3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^q\(14),
      I2 => \^q\(13),
      I3 => \^q\(12),
      I4 => \o_tmds[3]_i_22_n_0\,
      I5 => \^q\(9),
      O => \o_tmds[3]_i_20_n_0\
    );
\o_tmds[3]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(13),
      I2 => \^q\(14),
      I3 => \^q\(15),
      O => \o_tmds[3]_i_21_n_0\
    );
\o_tmds[3]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(10),
      O => \o_tmds[3]_i_22_n_0\
    );
\o_tmds[3]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(8),
      O => \o_tmds[3]_i_23_n_0\
    );
\o_tmds[3]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \^o_sx_reg[15]_0\(15),
      I2 => \^o_sx_reg[15]_0\(14),
      I3 => \^o_sx_reg[15]_0\(13),
      I4 => \^o_sx_reg[15]_0\(12),
      O => \o_tmds[3]_i_24_n_0\
    );
\o_tmds[3]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000141214120800"
    )
        port map (
      I0 => \o_tmds[3]_i_29_n_0\,
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(5),
      I4 => \o_sy[15]_i_9_n_0\,
      I5 => \^q\(2),
      O => \o_tmds[3]_i_25_n_0\
    );
\o_tmds[3]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(3),
      I1 => \^o_sx_reg[15]_0\(1),
      I2 => \^o_sx_reg[15]_0\(2),
      O => \o_tmds[3]_i_26_n_0\
    );
\o_tmds[3]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001488000000990"
    )
        port map (
      I0 => \o_tmds[3]_i_29_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \o_sy[15]_i_9_n_0\,
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \o_tmds[3]_i_27_n_0\
    );
\o_tmds[3]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(4),
      I1 => \^o_sx_reg[15]_0\(1),
      I2 => \^o_sx_reg[15]_0\(3),
      I3 => \^o_sx_reg[15]_0\(2),
      O => \o_tmds[3]_i_28_n_0\
    );
\o_tmds[3]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      I1 => \^o_sx_reg[15]_0\(4),
      I2 => \^o_sx_reg[15]_0\(2),
      I3 => \^o_sx_reg[15]_0\(3),
      I4 => \^o_sx_reg[15]_0\(1),
      O => \o_tmds[3]_i_29_n_0\
    );
\o_tmds[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD0D"
    )
        port map (
      I0 => \o_tmds[0]_i_2__0_n_0\,
      I1 => \o_tmds[4]_i_4_n_0\,
      I2 => \^o_sx_reg[7]_0\,
      I3 => \o_tmds[1]_i_4__0_n_0\,
      O => \o_tmds[3]_i_2__0_n_0\
    );
\o_tmds[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD0DFFFF"
    )
        port map (
      I0 => \o_tmds_reg[3]_0\,
      I1 => \o_tmds_reg[3]\(3),
      I2 => \^o_tmds[7]_i_3_0\,
      I3 => \^o_tmds[6]_i_2__0_0\,
      I4 => \o_tmds[8]_i_2_n_0\,
      O => \o_tmds[3]_i_3_n_0\
    );
\o_tmds[3]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF87FFFFF87FFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \o_tmds[3]_i_30_n_0\
    );
\o_tmds[3]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDDD5777"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => \o_tmds[3]_i_31_n_0\
    );
\o_tmds[3]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00F0F0F0FE1E1E1"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => \o_tmds[3]_i_32_n_0\
    );
\o_tmds[3]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEABFFFFC3FFFC3E"
    )
        port map (
      I0 => \o_tmds[3]_i_29_n_0\,
      I1 => \^q\(2),
      I2 => \o_sy[15]_i_9_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(4),
      O => \o_tmds[3]_i_33_n_0\
    );
\o_tmds[3]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"556A"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \o_tmds[3]_i_34_n_0\
    );
\o_tmds[3]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \o_tmds[3]_i_35_n_0\
    );
\o_tmds[3]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA9AAA9AAA9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \o_tmds[3]_i_36_n_0\
    );
\o_tmds[3]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555556A"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => \o_tmds[3]_i_37_n_0\
    );
\o_tmds[3]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95555"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      I1 => \^o_sx_reg[15]_0\(2),
      I2 => \^o_sx_reg[15]_0\(3),
      I3 => \^o_sx_reg[15]_0\(1),
      I4 => \^o_sx_reg[15]_0\(4),
      O => \o_tmds[3]_i_38_n_0\
    );
\o_tmds[3]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8DFFADFF81FFD2D8"
    )
        port map (
      I0 => \bias[1]_i_73_n_0\,
      I1 => \bias[1]_i_66_n_0\,
      I2 => \bias[1]_i_68_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(5),
      I5 => \^q\(4),
      O => \o_tmds[3]_i_39_n_0\
    );
\o_tmds[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFFFE"
    )
        port map (
      I0 => \o_tmds[3]_i_8_n_0\,
      I1 => \o_tmds[3]_i_9_n_0\,
      I2 => \o_tmds[3]_i_10_n_0\,
      I3 => \o_tmds[3]_i_2_3\,
      I4 => \o_tmds[3]_i_5_n_0\,
      I5 => \o_tmds[3]_i_12_n_0\,
      O => \o_tmds[3]_i_4_n_0\
    );
\o_tmds[3]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65FEEFFC8AFF5155"
    )
        port map (
      I0 => \bias[1]_i_68_n_0\,
      I1 => \^q\(5),
      I2 => \^q\(4),
      I3 => \^q\(6),
      I4 => \bias[1]_i_66_n_0\,
      I5 => \bias[1]_i_73_n_0\,
      O => \o_tmds[3]_i_40_n_0\
    );
\o_tmds[3]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF20"
    )
        port map (
      I0 => \^q\(8),
      I1 => \bias[1]_i_67_n_0\,
      I2 => \^q\(7),
      I3 => \o_tmds[3]_i_20_n_0\,
      I4 => \bias[1]_i_38_n_0\,
      I5 => \o_tmds[3]_i_44_n_0\,
      O => \o_tmds[3]_i_41_n_0\
    );
\o_tmds[3]_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(12),
      I2 => \^q\(11),
      I3 => \^q\(10),
      I4 => \o_tmds[3]_i_45_n_0\,
      O => \o_tmds[3]_i_42_n_0\
    );
\o_tmds[3]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA80"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(8),
      I1 => \^o_sx_reg[15]_0\(4),
      I2 => \^o_sx_reg[15]_0\(5),
      I3 => \^o_sx_reg[15]_0\(7),
      I4 => \^o_sx_reg[15]_0\(6),
      O => \o_tmds[3]_i_43_n_0\
    );
\o_tmds[3]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080000000"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \^o_sx_reg[15]_0\(8),
      I2 => \^o_sx_reg[15]_0\(7),
      I3 => \^o_sx_reg[15]_0\(6),
      I4 => \^o_sx_reg[15]_0\(4),
      I5 => \^o_sx_reg[15]_0\(5),
      O => \o_tmds[3]_i_44_n_0\
    );
\o_tmds[3]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFEEE"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(13),
      I2 => \^q\(8),
      I3 => \^q\(6),
      I4 => \^q\(7),
      I5 => \^q\(15),
      O => \o_tmds[3]_i_45_n_0\
    );
\o_tmds[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C55550C"
    )
        port map (
      I0 => \o_tmds[3]_i_13_n_0\,
      I1 => \o_tmds[3]_i_14_n_0\,
      I2 => \o_tmds[3]_i_15_n_0\,
      I3 => \^o_sx_reg[15]_0\(2),
      I4 => \^o_sx_reg[15]_0\(1),
      I5 => \o_tmds[1]_i_4_0\,
      O => \o_tmds[3]_i_5_n_0\
    );
\o_tmds[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \^hit_reg\,
      I1 => \o_tmds[3]_i_2_0\,
      I2 => \o_tmds[3]_i_2_1\,
      I3 => \o_tmds[3]_i_2_2\,
      I4 => \o_tmds_reg[3]_i_17_n_0\,
      I5 => \o_tmds[3]_i_18_n_0\,
      O => \o_tmds[3]_i_6_n_0\
    );
\o_tmds[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^o_sx_reg[5]_1\,
      I1 => \bias[1]_i_3_0\,
      I2 => \o_tmds[0]_i_6_n_0\,
      O => \o_tmds[3]_i_7_n_0\
    );
\o_tmds[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
        port map (
      I0 => \o_tmds[3]_i_19_n_0\,
      I1 => \bias[1]_i_40_n_0\,
      I2 => \o_tmds[3]_i_20_n_0\,
      I3 => \^q\(7),
      I4 => \^q\(6),
      I5 => \^q\(8),
      O => \o_tmds[3]_i_8_n_0\
    );
\o_tmds[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8FFFFFF"
    )
        port map (
      I0 => \^q\(6),
      I1 => \bias[1]_i_40_n_0\,
      I2 => \o_tmds[3]_i_21_n_0\,
      I3 => \o_tmds[3]_i_22_n_0\,
      I4 => \o_tmds[3]_i_23_n_0\,
      I5 => \^q\(7),
      O => \o_tmds[3]_i_9_n_0\
    );
\o_tmds[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65AA000065AAFFFF"
    )
        port map (
      I0 => \o_tmds[4]_i_2__0_n_0\,
      I1 => \o_tmds_reg[1]\,
      I2 => \o_tmds[8]_i_2_n_0\,
      I3 => \bias[2]_i_4__1_n_0\,
      I4 => \^o_sx_reg[15]_3\,
      I5 => \o_tmds[7]_i_3__0_n_0\,
      O => o_tmds0_in(4)
    );
\o_tmds[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFFFEFFFFFFFE"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^o_sx_reg[15]_0\(15),
      I2 => \o_tmds[4]_i_2_n_0\,
      I3 => \o_tmds[4]_i_3_n_0\,
      I4 => \bias_reg[2]_5\,
      I5 => \o_tmds_reg[3]_2\,
      O => \o_sy_reg[15]_12\
    );
\o_tmds[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAEFF"
    )
        port map (
      I0 => \^hit_reg\,
      I1 => \bias[1]_i_3_n_0\,
      I2 => \o_tmds[1]_i_4__0_n_0\,
      I3 => \o_tmds[8]_i_5_n_0\,
      I4 => \o_tmds[4]_i_4_n_0\,
      I5 => \o_tmds[3]_i_2_n_0\,
      O => \o_tmds[4]_i_2_n_0\
    );
\o_tmds[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \o_tmds[4]_i_3__0_n_0\,
      I1 => \^o_sx_reg[7]_0\,
      I2 => \o_tmds[4]_i_4_n_0\,
      I3 => \o_tmds[0]_i_2__0_n_0\,
      I4 => \o_tmds[4]_i_5_n_0\,
      O => \o_tmds[4]_i_2__0_n_0\
    );
\o_tmds[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \o_tmds[8]_i_5_n_0\,
      I1 => \o_tmds[4]_i_3__0_n_0\,
      O => \o_tmds[4]_i_3_n_0\
    );
\o_tmds[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500015555"
    )
        port map (
      I0 => \bias[2]_i_20_n_0\,
      I1 => \bias[1]_i_6__0_n_0\,
      I2 => \o_tmds[4]_i_6_n_0\,
      I3 => \^o_sx_reg[5]_1\,
      I4 => \bias[1]_i_8_n_0\,
      I5 => \o_tmds_reg[0]\,
      O => \o_tmds[4]_i_3__0_n_0\
    );
\o_tmds[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBAFFFFFF00FF00"
    )
        port map (
      I0 => \o_tmds[0]_i_6_n_0\,
      I1 => \o_tmds_reg[0]\,
      I2 => \o_tmds[4]_i_7_n_0\,
      I3 => \bias[2]_i_20_n_0\,
      I4 => \bias[2]_i_21_0\,
      I5 => \bias[1]_i_8_n_0\,
      O => \o_tmds[4]_i_4_n_0\
    );
\o_tmds[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \bias[1]_i_4__0_n_0\,
      I1 => \o_tmds[0]_i_3_n_0\,
      I2 => \o_tmds[0]_i_4_n_0\,
      O => \o_tmds[4]_i_5_n_0\
    );
\o_tmds[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFF7FFF0FFF7F"
    )
        port map (
      I0 => \o_tmds[1]_i_5_0\(0),
      I1 => \o_tmds[1]_i_5_1\(0),
      I2 => \gfx_inst/test_card_simple_1/color25_in\,
      I3 => \^q\(15),
      I4 => \gfx_inst/test_card_simple_1/color4\,
      I5 => \^o_sx_reg[15]_0\(15),
      O => \o_tmds[4]_i_6_n_0\
    );
\o_tmds[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => \^o_sx_reg[5]_1\,
      I1 => \o_tmds[0]_i_3_3\(0),
      I2 => \o_tmds[0]_i_3_4\(0),
      I3 => \o_tmds[0]_i_3_5\(0),
      O => \o_tmds[4]_i_7_n_0\
    );
\o_tmds[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000011101"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \^q\(15),
      I2 => \o_tmds[8]_i_2__0_n_0\,
      I3 => \bias_reg[2]_5\,
      I4 => \bias_reg[4]_0\,
      I5 => \o_tmds[5]_i_2_n_0\,
      O => \o_sx_reg[15]_6\
    );
\o_tmds[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => \o_tmds[8]_i_2__0_n_0\,
      I1 => \o_tmds[3]_i_2__0_n_0\,
      I2 => \o_tmds[4]_i_3__0_n_0\,
      O => \o_tmds[5]_i_2_n_0\
    );
\o_tmds[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65AA000065AAFFFF"
    )
        port map (
      I0 => \o_tmds[6]_i_2_n_0\,
      I1 => \o_tmds_reg[1]\,
      I2 => \o_tmds[8]_i_2_n_0\,
      I3 => \bias[2]_i_4__1_n_0\,
      I4 => \^o_sx_reg[15]_3\,
      I5 => \o_tmds[7]_i_3__0_n_0\,
      O => o_tmds0_in(5)
    );
\o_tmds[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF2EE2"
    )
        port map (
      I0 => \o_tmds[6]_i_2__0_n_0\,
      I1 => \bias_reg[2]_5\,
      I2 => \bias_reg[4]_0\,
      I3 => \o_tmds[4]_i_2__0_n_0\,
      I4 => \^q\(15),
      I5 => \^o_sx_reg[15]_0\(15),
      O => \o_sy_reg[15]_2\
    );
\o_tmds[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \o_tmds[7]_i_4_n_0\,
      I1 => \o_tmds[4]_i_2__0_n_0\,
      O => \o_tmds[6]_i_2_n_0\
    );
\o_tmds[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \bias[1]_i_3_n_0\,
      I1 => \o_tmds[0]_i_2__0_n_0\,
      O => \o_tmds[6]_i_2__0_n_0\
    );
\o_tmds[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65AAFFFF65AA0000"
    )
        port map (
      I0 => \o_tmds[7]_i_2_n_0\,
      I1 => \o_tmds_reg[1]\,
      I2 => \o_tmds[8]_i_2_n_0\,
      I3 => \bias[2]_i_4__1_n_0\,
      I4 => \^o_sx_reg[15]_3\,
      I5 => \o_tmds[7]_i_3__0_n_0\,
      O => o_tmds0_in(6)
    );
\o_tmds[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A202A2A20202A2"
    )
        port map (
      I0 => \^o_sx_reg[15]_3\,
      I1 => \o_tmds[7]_i_2__0_n_0\,
      I2 => \bias_reg[2]_5\,
      I3 => \bias_reg[4]_0\,
      I4 => \^o_tmds[7]_i_6_0\,
      I5 => \o_tmds[7]_i_4__0_n_0\,
      O => \o_sx_reg[15]_8\
    );
\o_tmds[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \o_tmds[4]_i_2__0_n_0\,
      I1 => \o_tmds[7]_i_4_n_0\,
      I2 => \^o_sy_reg[15]_3\,
      O => \o_tmds[7]_i_2_n_0\
    );
\o_tmds[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0EE"
    )
        port map (
      I0 => \bias[2]_i_12_n_0\,
      I1 => \bias[2]_i_13_n_0\,
      I2 => \o_tmds[8]_i_2__0_n_0\,
      I3 => \o_tmds[4]_i_2__0_n_0\,
      O => \o_tmds[7]_i_2__0_n_0\
    );
\o_tmds[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCDF"
    )
        port map (
      I0 => \o_tmds[3]_i_2__0_n_0\,
      I1 => \o_tmds[7]_i_5_n_0\,
      I2 => \o_tmds[8]_i_2__0_n_0\,
      I3 => \^bias[1]_i_2__1_0\,
      O => \^o_tmds[7]_i_6_0\
    );
\o_tmds[7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => o_hs0,
      I1 => o_hs03_in,
      O => \o_tmds[7]_i_3__0_n_0\
    );
\o_tmds[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F0"
    )
        port map (
      I0 => \^o_sy_reg[15]_13\,
      I1 => \bias[1]_i_4_n_0\,
      I2 => \o_tmds[8]_i_5_n_0\,
      I3 => \bias[1]_i_3_n_0\,
      O => \o_tmds[7]_i_4_n_0\
    );
\o_tmds[7]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"96FF"
    )
        port map (
      I0 => \^o_sy_reg[15]_3\,
      I1 => \o_tmds[7]_i_4_n_0\,
      I2 => \o_tmds[4]_i_2__0_n_0\,
      I3 => \o_tmds[0]_i_2__0_n_0\,
      O => \o_tmds[7]_i_4__0_n_0\
    );
\o_tmds[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \o_tmds[8]_i_4_n_0\,
      I1 => \o_tmds[8]_i_5_n_0\,
      O => \o_tmds[7]_i_5_n_0\
    );
\o_tmds[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBBE"
    )
        port map (
      I0 => \o_tmds[4]_i_5_n_0\,
      I1 => \o_tmds[0]_i_2__0_n_0\,
      I2 => \o_tmds[4]_i_4_n_0\,
      I3 => \^o_sx_reg[7]_0\,
      O => \^bias[1]_i_2__1_0\
    );
\o_tmds[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FDFDFD"
    )
        port map (
      I0 => \o_tmds[8]_i_2_n_0\,
      I1 => \^o_sx_reg[15]_0\(15),
      I2 => \^q\(15),
      I3 => o_hs03_in,
      I4 => o_hs0,
      O => o_tmds0_in(7)
    );
\o_tmds[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^bias[1]_i_5_0\,
      I1 => \^q\(15),
      I2 => \^o_sx_reg[15]_0\(15),
      O => \o_sy_reg[15]_4\
    );
\o_tmds[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \o_tmds[8]_i_2__0_n_0\,
      I1 => \^q\(15),
      I2 => \^o_sx_reg[15]_0\(15),
      O => \o_sy_reg[15]_5\
    );
\o_tmds[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \o_tmds[8]_i_3_n_0\,
      I1 => \o_tmds[8]_i_4_n_0\,
      I2 => \o_tmds[8]_i_5_n_0\,
      O => \o_tmds[8]_i_2_n_0\
    );
\o_tmds[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFAAFFAAAAAAAA"
    )
        port map (
      I0 => \^hit_reg\,
      I1 => \^o_sy_reg[15]_13\,
      I2 => \bias[1]_i_4_n_0\,
      I3 => \o_tmds[8]_i_5_n_0\,
      I4 => \bias[1]_i_3_n_0\,
      I5 => \o_tmds[4]_i_3__0_n_0\,
      O => \o_tmds[8]_i_2__0_n_0\
    );
\o_tmds[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF444F"
    )
        port map (
      I0 => \o_tmds_reg[0]\,
      I1 => \bias[1]_i_8_n_0\,
      I2 => \^hit_reg\,
      I3 => \o_tmds[8]_i_6_n_0\,
      I4 => \o_tmds[3]_i_6_n_0\,
      O => \o_tmds[8]_i_3_n_0\
    );
\o_tmds[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFEAAAAAAAA"
    )
        port map (
      I0 => \bias[1]_i_4__0_n_0\,
      I1 => \o_tmds[0]_i_6_n_0\,
      I2 => \^o_sx_reg[5]_1\,
      I3 => \o_tmds[8]_i_7_n_0\,
      I4 => \bias[1]_i_3_0\,
      I5 => \bias[1]_i_8_n_0\,
      O => \o_tmds[8]_i_4_n_0\
    );
\o_tmds[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000555DDDDD"
    )
        port map (
      I0 => \bias[1]_i_8_n_0\,
      I1 => \bias[1]_i_5__0_n_0\,
      I2 => \o_tmds[8]_i_8_n_0\,
      I3 => \bias[1]_i_6__0_n_0\,
      I4 => \bias[1]_i_3_0\,
      I5 => \bias[2]_i_20_n_0\,
      O => \o_tmds[8]_i_5_n_0\
    );
\o_tmds[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \o_tmds[3]_i_2_3\,
      I1 => \o_tmds[3]_i_10_n_0\,
      I2 => \o_tmds[3]_i_9_n_0\,
      I3 => \o_tmds[3]_i_8_n_0\,
      I4 => \o_tmds[3]_i_12_n_0\,
      I5 => \o_tmds[3]_i_5_n_0\,
      O => \o_tmds[8]_i_6_n_0\
    );
\o_tmds[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFFFFFFF"
    )
        port map (
      I0 => \bias[1]_i_21__0_n_0\,
      I1 => \^o_sx_reg[15]_0\(15),
      I2 => \gfx_inst/test_card_simple_1/color4\,
      I3 => \bias[1]_i_2__1_1\(0),
      I4 => \bias[1]_i_2__1_2\(0),
      I5 => \bias[1]_i_6__0_n_0\,
      O => \o_tmds[8]_i_7_n_0\
    );
\o_tmds[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000800080"
    )
        port map (
      I0 => \o_tmds[1]_i_5_0\(0),
      I1 => \o_tmds[1]_i_5_1\(0),
      I2 => \gfx_inst/test_card_simple_1/color25_in\,
      I3 => \^q\(15),
      I4 => \^o_sx_reg[15]_0\(15),
      I5 => \gfx_inst/test_card_simple_1/color4\,
      O => \o_tmds[8]_i_8_n_0\
    );
\o_tmds[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFFFEFFFFFFFE"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \^q\(15),
      I2 => RST_BTN,
      I3 => \bias_reg[2]_3\,
      I4 => \bias_reg[2]_4\,
      I5 => \^bias[1]_i_5_0\,
      O => \o_sx_reg[15]_5\
    );
\o_tmds[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0004FFFF"
    )
        port map (
      I0 => \o_tmds_reg[1]\,
      I1 => \o_tmds[8]_i_2_n_0\,
      I2 => \^o_sx_reg[15]_0\(15),
      I3 => \^q\(15),
      I4 => \o_tmds[9]_i_2_n_0\,
      I5 => RST_BTN,
      O => \o_sx_reg[15]_7\
    );
\o_tmds[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFFFFFFFEFF"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \^q\(15),
      I2 => RST_BTN,
      I3 => \o_tmds[8]_i_2__0_n_0\,
      I4 => \bias_reg[2]_5\,
      I5 => \bias_reg[4]_0\,
      O => \o_sx_reg[15]_9\
    );
\o_tmds[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02FEFE02FE02FE02"
    )
        port map (
      I0 => \bias[2]_i_4__1_n_0\,
      I1 => \^o_sx_reg[15]_0\(15),
      I2 => \^q\(15),
      I3 => \^v_sync\,
      I4 => o_hs03_in,
      I5 => o_hs0,
      O => \o_tmds[9]_i_2_n_0\
    );
\o_tmds_reg[0]_i_106\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_tmds_reg[0]_i_106_n_0\,
      CO(2) => \o_tmds_reg[0]_i_106_n_1\,
      CO(1) => \o_tmds_reg[0]_i_106_n_2\,
      CO(0) => \o_tmds_reg[0]_i_106_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^o_sx_reg[15]_0\(3 downto 0),
      O(3 downto 0) => \NLW_o_tmds_reg[0]_i_106_O_UNCONNECTED\(3 downto 0),
      S(3) => \o_tmds[0]_i_120_n_0\,
      S(2) => \o_tmds[0]_i_121_n_0\,
      S(1) => \o_tmds[0]_i_122_n_0\,
      S(0) => \o_tmds[0]_i_123_n_0\
    );
\o_tmds_reg[0]_i_113\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \o_tmds_reg[0]_i_113_n_1\,
      CO(1) => \o_tmds_reg[0]_i_113_n_2\,
      CO(0) => \o_tmds_reg[0]_i_113_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 0) => \NLW_o_tmds_reg[0]_i_113_O_UNCONNECTED\(3 downto 0),
      S(3) => \o_tmds[0]_i_124_n_0\,
      S(2) => \o_tmds[0]_i_125_n_0\,
      S(1) => \o_tmds[0]_i_126_n_0\,
      S(0) => \o_tmds[0]_i_127_n_0\
    );
\o_tmds_reg[0]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_tmds_reg[0]_i_36_n_0\,
      CO(3) => \o_sx_reg[15]_2\(0),
      CO(2) => \o_tmds_reg[0]_i_24_n_1\,
      CO(1) => \o_tmds_reg[0]_i_24_n_2\,
      CO(0) => \o_tmds_reg[0]_i_24_n_3\,
      CYINIT => '0',
      DI(3) => \o_tmds[0]_i_37_n_0\,
      DI(2) => \o_tmds[0]_i_38_n_0\,
      DI(1) => \o_tmds[0]_i_39_n_0\,
      DI(0) => \o_tmds[0]_i_40_n_0\,
      O(3 downto 0) => \NLW_o_tmds_reg[0]_i_24_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \o_tmds[0]_i_11\(3 downto 0)
    );
\o_tmds_reg[0]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_tmds_reg[0]_i_45_n_0\,
      CO(3) => \o_sy_reg[15]_0\(0),
      CO(2) => \o_tmds_reg[0]_i_25_n_1\,
      CO(1) => \o_tmds_reg[0]_i_25_n_2\,
      CO(0) => \o_tmds_reg[0]_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \o_tmds[0]_i_46_n_0\,
      DI(2) => \o_tmds[0]_i_47_n_0\,
      DI(1) => \o_tmds[0]_i_48_n_0\,
      DI(0) => \o_tmds[0]_i_49_n_0\,
      O(3 downto 0) => \NLW_o_tmds_reg[0]_i_25_O_UNCONNECTED\(3 downto 0),
      S(3) => \o_tmds[0]_i_50_n_0\,
      S(2) => \o_tmds[0]_i_51_n_0\,
      S(1) => \o_tmds[0]_i_52_n_0\,
      S(0) => \o_tmds[0]_i_53_n_0\
    );
\o_tmds_reg[0]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_tmds_reg[0]_i_36_n_0\,
      CO(2) => \o_tmds_reg[0]_i_36_n_1\,
      CO(1) => \o_tmds_reg[0]_i_36_n_2\,
      CO(0) => \o_tmds_reg[0]_i_36_n_3\,
      CYINIT => '1',
      DI(3) => \o_tmds[0]_i_72_n_0\,
      DI(2) => \o_tmds_reg[0]_i_24_0\(0),
      DI(1) => \o_tmds[0]_i_74_n_0\,
      DI(0) => \o_tmds[0]_i_75_n_0\,
      O(3 downto 0) => \NLW_o_tmds_reg[0]_i_36_O_UNCONNECTED\(3 downto 0),
      S(3) => \o_tmds_reg[0]_i_24_1\(2),
      S(2) => \o_tmds[0]_i_77_n_0\,
      S(1 downto 0) => \o_tmds_reg[0]_i_24_1\(1 downto 0)
    );
\o_tmds_reg[0]_i_45\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_tmds_reg[0]_i_45_n_0\,
      CO(2) => \o_tmds_reg[0]_i_45_n_1\,
      CO(1) => \o_tmds_reg[0]_i_45_n_2\,
      CO(0) => \o_tmds_reg[0]_i_45_n_3\,
      CYINIT => '1',
      DI(3) => \o_tmds[0]_i_80_n_0\,
      DI(2) => \o_tmds_reg[0]_i_25_0\(0),
      DI(1) => \o_tmds[0]_i_82_n_0\,
      DI(0) => \o_tmds[0]_i_83_n_0\,
      O(3 downto 0) => \NLW_o_tmds_reg[0]_i_45_O_UNCONNECTED\(3 downto 0),
      S(3) => \o_tmds[0]_i_84_n_0\,
      S(2) => \o_tmds[0]_i_85_n_0\,
      S(1) => \o_tmds[0]_i_86_n_0\,
      S(0) => \o_tmds_reg[0]_i_25_1\(0)
    );
\o_tmds_reg[0]_i_54\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_tmds_reg[0]_i_88_n_0\,
      CO(3) => \sprite_x_reg[5]\(0),
      CO(2) => \o_tmds_reg[0]_i_54_n_1\,
      CO(1) => \o_tmds_reg[0]_i_54_n_2\,
      CO(0) => \o_tmds_reg[0]_i_54_n_3\,
      CYINIT => '0',
      DI(3) => \o_tmds[0]_i_89_n_0\,
      DI(2) => \o_tmds[0]_i_90_n_0\,
      DI(1) => \o_tmds[0]_i_91_n_0\,
      DI(0) => \o_tmds[0]_i_92_n_0\,
      O(3 downto 0) => \NLW_o_tmds_reg[0]_i_54_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \o_tmds_reg[0]_i_32\(3 downto 0)
    );
\o_tmds_reg[0]_i_88\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_tmds_reg[0]_i_106_n_0\,
      CO(3) => \o_tmds_reg[0]_i_88_n_0\,
      CO(2) => \o_tmds_reg[0]_i_88_n_1\,
      CO(1) => \o_tmds_reg[0]_i_88_n_2\,
      CO(0) => \o_tmds_reg[0]_i_88_n_3\,
      CYINIT => '0',
      DI(3) => \o_tmds[0]_i_107_n_0\,
      DI(2) => \o_tmds[0]_i_108_n_0\,
      DI(1) => \o_tmds_reg[0]_i_22\(5),
      DI(0) => \^o_sx_reg[15]_0\(4),
      O(3 downto 0) => \NLW_o_tmds_reg[0]_i_88_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \o_tmds_reg[0]_i_54_0\(2 downto 0),
      S(0) => \o_tmds[0]_i_112_n_0\
    );
\o_tmds_reg[3]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \o_tmds[3]_i_39_n_0\,
      I1 => \o_tmds[3]_i_40_n_0\,
      O => \o_tmds_reg[3]_i_17_n_0\,
      S => \bias[1]_i_35_n_0\
    );
o_vs0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => o_vs0_carry_n_0,
      CO(2) => o_vs0_carry_n_1,
      CO(1) => o_vs0_carry_n_2,
      CO(0) => o_vs0_carry_n_3,
      CYINIT => '1',
      DI(3) => o_vs0_carry_i_1_n_0,
      DI(2) => o_vs0_carry_i_2_n_0,
      DI(1) => o_vs0_carry_i_3_n_0,
      DI(0) => '0',
      O(3 downto 0) => NLW_o_vs0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => o_vs0_carry_i_4_n_0,
      S(2) => o_vs0_carry_i_5_n_0,
      S(1) => o_vs0_carry_i_6_n_0,
      S(0) => o_vs0_carry_i_7_n_0
    );
\o_vs0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => o_vs0_carry_n_0,
      CO(3) => o_vs0,
      CO(2) => \o_vs0_carry__0_n_1\,
      CO(1) => \o_vs0_carry__0_n_2\,
      CO(0) => \o_vs0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \o_vs0_carry__0_i_1_n_0\,
      DI(2) => \o_vs0_carry__0_i_2_n_0\,
      DI(1) => \o_vs0_carry__0_i_3_n_0\,
      DI(0) => \o_vs0_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_o_vs0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \o_vs0_carry__0_i_5_n_0\,
      S(2) => \o_vs0_carry__0_i_6_n_0\,
      S(1) => \o_vs0_carry__0_i_7_n_0\,
      S(0) => \o_vs0_carry__0_i_8_n_0\
    );
\o_vs0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^q\(14),
      O => \o_vs0_carry__0_i_1_n_0\
    );
\o_vs0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(13),
      O => \o_vs0_carry__0_i_2_n_0\
    );
\o_vs0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(11),
      O => \o_vs0_carry__0_i_3_n_0\
    );
\o_vs0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(9),
      O => \o_vs0_carry__0_i_4_n_0\
    );
\o_vs0_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^q\(14),
      O => \o_vs0_carry__0_i_5_n_0\
    );
\o_vs0_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(12),
      O => \o_vs0_carry__0_i_6_n_0\
    );
\o_vs0_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(10),
      O => \o_vs0_carry__0_i_7_n_0\
    );
\o_vs0_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(8),
      O => \o_vs0_carry__0_i_8_n_0\
    );
o_vs0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => o_vs0_carry_i_1_n_0
    );
o_vs0_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(5),
      O => o_vs0_carry_i_2_n_0
    );
o_vs0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => o_vs0_carry_i_3_n_0
    );
o_vs0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      O => o_vs0_carry_i_4_n_0
    );
o_vs0_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      O => o_vs0_carry_i_5_n_0
    );
o_vs0_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => o_vs0_carry_i_6_n_0
    );
o_vs0_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => o_vs0_carry_i_7_n_0
    );
\o_vs0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_vs0_inferred__0/i__carry_n_0\,
      CO(2) => \o_vs0_inferred__0/i__carry_n_1\,
      CO(1) => \o_vs0_inferred__0/i__carry_n_2\,
      CO(0) => \o_vs0_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \i__carry_i_1__4_n_0\,
      DI(0) => \^q\(3),
      O(3 downto 0) => \NLW_o_vs0_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_2_n_0\,
      S(2) => \i__carry_i_3__4_n_0\,
      S(1) => \i__carry_i_4__4_n_0\,
      S(0) => \i__carry_i_5__0_n_0\
    );
\o_vs0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_vs0_inferred__0/i__carry_n_0\,
      CO(3) => \NLW_o_vs0_inferred__0/i__carry__0_CO_UNCONNECTED\(3),
      CO(2) => o_vs02_in,
      CO(1) => \o_vs0_inferred__0/i__carry__0_n_2\,
      CO(0) => \o_vs0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => o_de0,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_o_vs0_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \i__carry__0_i_2__3_n_0\,
      S(1) => \i__carry__0_i_3_n_0\,
      S(0) => \i__carry__0_i_4__1_n_0\
    );
\sprite_hit_x0_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \_inferred__2/i__carry__3\(15),
      I2 => \_inferred__2/i__carry__3\(14),
      I3 => \^o_sx_reg[15]_0\(14),
      O => \o_sx_reg[15]_13\(3)
    );
\sprite_hit_x0_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \_inferred__2/i__carry__3\(13),
      I2 => \_inferred__2/i__carry__3\(12),
      I3 => \^o_sx_reg[15]_0\(12),
      O => \o_sx_reg[15]_13\(2)
    );
\sprite_hit_x0_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \_inferred__2/i__carry__3\(11),
      I2 => \_inferred__2/i__carry__3\(10),
      I3 => \^o_sx_reg[15]_0\(10),
      O => \o_sx_reg[15]_13\(1)
    );
\sprite_hit_x0_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \_inferred__2/i__carry__3\(9),
      I2 => \_inferred__2/i__carry__3\(8),
      I3 => \^o_sx_reg[15]_0\(8),
      O => \o_sx_reg[15]_13\(0)
    );
sprite_hit_x0_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(6),
      I1 => \_inferred__2/i__carry__3\(6),
      I2 => \_inferred__2/i__carry__3\(7),
      I3 => \^o_sx_reg[15]_0\(7),
      O => \o_sx_reg[6]_0\(3)
    );
sprite_hit_x0_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      I1 => \_inferred__2/i__carry__3\(5),
      I2 => \^o_sx_reg[15]_0\(4),
      I3 => \_inferred__2/i__carry__3\(4),
      O => \o_sx_reg[6]_0\(2)
    );
sprite_hit_x0_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(3),
      I1 => \_inferred__2/i__carry__3\(3),
      I2 => \^o_sx_reg[15]_0\(2),
      I3 => \_inferred__2/i__carry__3\(2),
      O => \o_sx_reg[6]_0\(1)
    );
sprite_hit_x0_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(1),
      I1 => \_inferred__2/i__carry__3\(1),
      I2 => \^o_sx_reg[15]_0\(0),
      I3 => \_inferred__2/i__carry__3\(0),
      O => \o_sx_reg[6]_0\(0)
    );
\sprite_hit_y0_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(15),
      I1 => \_inferred__1/i__carry__3\(15),
      I2 => \_inferred__1/i__carry__3\(14),
      I3 => \^q\(14),
      O => \o_sy_reg[15]_16\(3)
    );
\sprite_hit_y0_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(15),
      I1 => \_inferred__1/i__carry__3_0\(15),
      I2 => \_inferred__1/i__carry__3_0\(14),
      I3 => \^q\(14),
      O => \o_sy_reg[15]_19\(3)
    );
\sprite_hit_y0_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(13),
      I1 => \_inferred__1/i__carry__3\(13),
      I2 => \_inferred__1/i__carry__3\(12),
      I3 => \^q\(12),
      O => \o_sy_reg[15]_16\(2)
    );
\sprite_hit_y0_carry__0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(13),
      I1 => \_inferred__1/i__carry__3_0\(13),
      I2 => \_inferred__1/i__carry__3_0\(12),
      I3 => \^q\(12),
      O => \o_sy_reg[15]_19\(2)
    );
\sprite_hit_y0_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(11),
      I1 => \_inferred__1/i__carry__3\(11),
      I2 => \_inferred__1/i__carry__3\(10),
      I3 => \^q\(10),
      O => \o_sy_reg[15]_16\(1)
    );
\sprite_hit_y0_carry__0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(11),
      I1 => \_inferred__1/i__carry__3_0\(11),
      I2 => \_inferred__1/i__carry__3_0\(10),
      I3 => \^q\(10),
      O => \o_sy_reg[15]_19\(1)
    );
\sprite_hit_y0_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(9),
      I1 => \_inferred__1/i__carry__3\(9),
      I2 => \_inferred__1/i__carry__3\(8),
      I3 => \^q\(8),
      O => \o_sy_reg[15]_16\(0)
    );
\sprite_hit_y0_carry__0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(9),
      I1 => \_inferred__1/i__carry__3_0\(9),
      I2 => \_inferred__1/i__carry__3_0\(8),
      I3 => \^q\(8),
      O => \o_sy_reg[15]_19\(0)
    );
\sprite_hit_y0_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(14),
      I1 => \_inferred__1/i__carry__3\(14),
      I2 => \_inferred__1/i__carry__3\(15),
      I3 => \^q\(15),
      O => \o_sy_reg[14]_1\(3)
    );
\sprite_hit_y0_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(12),
      I1 => \_inferred__1/i__carry__3\(12),
      I2 => \_inferred__1/i__carry__3\(13),
      I3 => \^q\(13),
      O => \o_sy_reg[14]_1\(2)
    );
\sprite_hit_y0_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(10),
      I1 => \_inferred__1/i__carry__3\(10),
      I2 => \_inferred__1/i__carry__3\(11),
      I3 => \^q\(11),
      O => \o_sy_reg[14]_1\(1)
    );
\sprite_hit_y0_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \_inferred__1/i__carry__3\(8),
      I2 => \_inferred__1/i__carry__3\(9),
      I3 => \^q\(9),
      O => \o_sy_reg[14]_1\(0)
    );
sprite_hit_y0_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \_inferred__1/i__carry__3\(7),
      I2 => \^q\(6),
      I3 => \_inferred__1/i__carry__3\(6),
      O => \o_sy_reg[7]_3\(2)
    );
sprite_hit_y0_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(4),
      I1 => \_inferred__1/i__carry__3\(4),
      I2 => \_inferred__1/i__carry__3\(5),
      I3 => \^q\(5),
      O => \o_sy_reg[7]_3\(1)
    );
sprite_hit_y0_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \_inferred__1/i__carry__3\(1),
      I2 => \^q\(0),
      I3 => \_inferred__1/i__carry__3\(0),
      O => \o_sy_reg[7]_3\(0)
    );
sprite_hit_y0_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \_inferred__1/i__carry__3_0\(6),
      I2 => \_inferred__1/i__carry__3_0\(7),
      I3 => \^q\(7),
      O => \o_sy_reg[6]_0\(3)
    );
sprite_hit_y0_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(5),
      I1 => \_inferred__1/i__carry__3\(5),
      I2 => \^q\(4),
      I3 => \_inferred__1/i__carry__3\(4),
      O => \o_sy_reg[5]_1\(1)
    );
\sprite_hit_y0_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(5),
      I1 => \_inferred__1/i__carry__3_0\(5),
      I2 => \^q\(4),
      I3 => \_inferred__1/i__carry__3_0\(4),
      O => \o_sy_reg[6]_0\(2)
    );
sprite_hit_y0_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \_inferred__1/i__carry__3\(2),
      I2 => \^q\(3),
      I3 => \_inferred__1/i__carry__3\(3),
      O => \o_sy_reg[5]_1\(0)
    );
\sprite_hit_y0_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \_inferred__1/i__carry__3_0\(3),
      I2 => \^q\(2),
      I3 => \_inferred__1/i__carry__3_0\(2),
      O => \o_sy_reg[6]_0\(1)
    );
\sprite_hit_y0_carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(1),
      I1 => \_inferred__1/i__carry__3_0\(1),
      I2 => \^q\(0),
      I3 => \_inferred__1/i__carry__3_0\(0),
      O => \o_sy_reg[6]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_3_racket_compositor is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \o_sy_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sy_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_racket_position_reg[15]_0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \sprite_y_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_state3 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \sprite_y_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_y_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \_inferred__1/i__carry__2_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \_inferred__1/i__carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \_inferred__1/i__carry__2_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \_inferred__1/i__carry__2_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \_inferred__1/i__carry__3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[1]_i_19\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_hit_y0_carry__0_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_hit_y0_carry__0_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias[1]_i_19_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[1]_i_19_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_state_reg[2]_i_14_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \o_state_reg[2]_i_33_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_state_reg[2]_i_14_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_state_reg[2]_i_7_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \o_state_reg[2]_i_8_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    btn1 : in STD_LOGIC;
    btn2 : in STD_LOGIC;
    v_sync : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_3_racket_compositor : entity is "racket_compositor";
end design_1_HDMI_TOP_0_3_racket_compositor;

architecture STRUCTURE of design_1_HDMI_TOP_0_3_racket_compositor is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \_inferred__0/i___1_carry__0_n_0\ : STD_LOGIC;
  signal \_inferred__0/i___1_carry__0_n_1\ : STD_LOGIC;
  signal \_inferred__0/i___1_carry__0_n_2\ : STD_LOGIC;
  signal \_inferred__0/i___1_carry__0_n_3\ : STD_LOGIC;
  signal \_inferred__0/i___1_carry__1_n_0\ : STD_LOGIC;
  signal \_inferred__0/i___1_carry__1_n_1\ : STD_LOGIC;
  signal \_inferred__0/i___1_carry__1_n_2\ : STD_LOGIC;
  signal \_inferred__0/i___1_carry__1_n_3\ : STD_LOGIC;
  signal \_inferred__0/i___1_carry__2_n_1\ : STD_LOGIC;
  signal \_inferred__0/i___1_carry__2_n_2\ : STD_LOGIC;
  signal \_inferred__0/i___1_carry__2_n_3\ : STD_LOGIC;
  signal \_inferred__0/i___1_carry_n_0\ : STD_LOGIC;
  signal \_inferred__0/i___1_carry_n_1\ : STD_LOGIC;
  signal \_inferred__0/i___1_carry_n_2\ : STD_LOGIC;
  signal \_inferred__0/i___1_carry_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \i___1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i___1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i___1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i___1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i___1_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i___1_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i___1_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \i___1_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \i___1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i___1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i___1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i___1_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \i___1_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \i___1_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \i___1_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \i___1_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \i___1_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \i___1_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \i___1_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \i___1_carry_i_10_n_0\ : STD_LOGIC;
  signal \i___1_carry_i_11_n_0\ : STD_LOGIC;
  signal \i___1_carry_i_12_n_0\ : STD_LOGIC;
  signal \i___1_carry_i_13_n_0\ : STD_LOGIC;
  signal \i___1_carry_i_14_n_0\ : STD_LOGIC;
  signal \i___1_carry_i_15_n_0\ : STD_LOGIC;
  signal \i___1_carry_i_16_n_0\ : STD_LOGIC;
  signal \i___1_carry_i_17_n_0\ : STD_LOGIC;
  signal \i___1_carry_i_1_n_0\ : STD_LOGIC;
  signal \i___1_carry_i_2_n_0\ : STD_LOGIC;
  signal \i___1_carry_i_3_n_0\ : STD_LOGIC;
  signal \i___1_carry_i_5_n_0\ : STD_LOGIC;
  signal \i___1_carry_i_6_n_0\ : STD_LOGIC;
  signal \i___1_carry_i_7_n_0\ : STD_LOGIC;
  signal \i___1_carry_i_8_n_0\ : STD_LOGIC;
  signal \i___1_carry_i_9_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_8__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_8_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__6_n_0\ : STD_LOGIC;
  signal \^o_racket_position_reg[15]_0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^o_state3\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \o_state[2]_i_24_n_0\ : STD_LOGIC;
  signal \o_state[2]_i_25_n_0\ : STD_LOGIC;
  signal \o_state[2]_i_26_n_0\ : STD_LOGIC;
  signal \o_state[2]_i_27_n_0\ : STD_LOGIC;
  signal \o_state[2]_i_30_n_0\ : STD_LOGIC;
  signal \o_state[2]_i_31_n_0\ : STD_LOGIC;
  signal \o_state[2]_i_32_n_0\ : STD_LOGIC;
  signal \o_state[2]_i_38_n_0\ : STD_LOGIC;
  signal \o_state[2]_i_39_n_0\ : STD_LOGIC;
  signal \o_state[2]_i_40_n_0\ : STD_LOGIC;
  signal \o_state[2]_i_41_n_0\ : STD_LOGIC;
  signal \o_state[2]_i_52_n_0\ : STD_LOGIC;
  signal \o_state[2]_i_53_n_0\ : STD_LOGIC;
  signal \o_state[2]_i_54_n_0\ : STD_LOGIC;
  signal \o_state[2]_i_55_n_0\ : STD_LOGIC;
  signal \o_state[2]_i_61_n_0\ : STD_LOGIC;
  signal \o_state[2]_i_62_n_0\ : STD_LOGIC;
  signal \o_state[2]_i_63_n_0\ : STD_LOGIC;
  signal \o_state[2]_i_64_n_0\ : STD_LOGIC;
  signal \o_state[2]_i_74_n_0\ : STD_LOGIC;
  signal \o_state[2]_i_75_n_0\ : STD_LOGIC;
  signal \o_state[2]_i_76_n_0\ : STD_LOGIC;
  signal \o_state[2]_i_77_n_0\ : STD_LOGIC;
  signal \o_state[2]_i_78_n_0\ : STD_LOGIC;
  signal \o_state[2]_i_79_n_0\ : STD_LOGIC;
  signal \o_state[2]_i_80_n_0\ : STD_LOGIC;
  signal \o_state_reg[2]_i_14_n_0\ : STD_LOGIC;
  signal \o_state_reg[2]_i_14_n_1\ : STD_LOGIC;
  signal \o_state_reg[2]_i_14_n_2\ : STD_LOGIC;
  signal \o_state_reg[2]_i_14_n_3\ : STD_LOGIC;
  signal \o_state_reg[2]_i_16_n_0\ : STD_LOGIC;
  signal \o_state_reg[2]_i_16_n_1\ : STD_LOGIC;
  signal \o_state_reg[2]_i_16_n_2\ : STD_LOGIC;
  signal \o_state_reg[2]_i_16_n_3\ : STD_LOGIC;
  signal \o_state_reg[2]_i_17_n_0\ : STD_LOGIC;
  signal \o_state_reg[2]_i_17_n_2\ : STD_LOGIC;
  signal \o_state_reg[2]_i_17_n_3\ : STD_LOGIC;
  signal \o_state_reg[2]_i_19_n_0\ : STD_LOGIC;
  signal \o_state_reg[2]_i_19_n_1\ : STD_LOGIC;
  signal \o_state_reg[2]_i_19_n_2\ : STD_LOGIC;
  signal \o_state_reg[2]_i_19_n_3\ : STD_LOGIC;
  signal \o_state_reg[2]_i_29_n_0\ : STD_LOGIC;
  signal \o_state_reg[2]_i_29_n_1\ : STD_LOGIC;
  signal \o_state_reg[2]_i_29_n_2\ : STD_LOGIC;
  signal \o_state_reg[2]_i_29_n_3\ : STD_LOGIC;
  signal \o_state_reg[2]_i_33_n_0\ : STD_LOGIC;
  signal \o_state_reg[2]_i_33_n_1\ : STD_LOGIC;
  signal \o_state_reg[2]_i_33_n_2\ : STD_LOGIC;
  signal \o_state_reg[2]_i_33_n_3\ : STD_LOGIC;
  signal \o_state_reg[2]_i_51_n_0\ : STD_LOGIC;
  signal \o_state_reg[2]_i_51_n_1\ : STD_LOGIC;
  signal \o_state_reg[2]_i_51_n_2\ : STD_LOGIC;
  signal \o_state_reg[2]_i_51_n_3\ : STD_LOGIC;
  signal \o_state_reg[2]_i_56_n_0\ : STD_LOGIC;
  signal \o_state_reg[2]_i_56_n_1\ : STD_LOGIC;
  signal \o_state_reg[2]_i_56_n_2\ : STD_LOGIC;
  signal \o_state_reg[2]_i_56_n_3\ : STD_LOGIC;
  signal \o_state_reg[2]_i_73_n_0\ : STD_LOGIC;
  signal \o_state_reg[2]_i_73_n_1\ : STD_LOGIC;
  signal \o_state_reg[2]_i_73_n_2\ : STD_LOGIC;
  signal \o_state_reg[2]_i_73_n_3\ : STD_LOGIC;
  signal \o_state_reg[2]_i_8_n_1\ : STD_LOGIC;
  signal \o_state_reg[2]_i_8_n_2\ : STD_LOGIC;
  signal \o_state_reg[2]_i_8_n_3\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 2 to 2 );
  signal racket_position : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \sprite_hit_y0_carry__0_n_1\ : STD_LOGIC;
  signal \sprite_hit_y0_carry__0_n_2\ : STD_LOGIC;
  signal \sprite_hit_y0_carry__0_n_3\ : STD_LOGIC;
  signal sprite_hit_y0_carry_i_3_n_0 : STD_LOGIC;
  signal \sprite_hit_y0_carry_i_5__0_n_0\ : STD_LOGIC;
  signal sprite_hit_y0_carry_i_8_n_0 : STD_LOGIC;
  signal sprite_hit_y0_carry_n_0 : STD_LOGIC;
  signal sprite_hit_y0_carry_n_1 : STD_LOGIC;
  signal sprite_hit_y0_carry_n_2 : STD_LOGIC;
  signal sprite_hit_y0_carry_n_3 : STD_LOGIC;
  signal sprite_y : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sprite_y1 : STD_LOGIC;
  signal \sprite_y[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \NLW__inferred__0/i___1_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__inferred__1/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__inferred__1/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__inferred__1/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__inferred__1/i__carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__inferred__1/i__carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_o_state_reg[2]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_o_state_reg[2]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_o_state_reg[2]_i_17_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_o_state_reg[2]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_o_state_reg[2]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_o_state_reg[2]_i_33_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_o_state_reg[2]_i_56_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_o_state_reg[2]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_o_state_reg[2]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_o_state_reg[2]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sprite_hit_y0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_hit_y0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \_inferred__0/i___1_carry\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__0/i___1_carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__0/i___1_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__0/i___1_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__0/i___1_carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__0/i___1_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__0/i___1_carry__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__0/i___1_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute HLUTNM : string;
  attribute HLUTNM of \i___1_carry__0_i_1\ : label is "lutpair197";
  attribute HLUTNM of \i___1_carry__0_i_2\ : label is "lutpair196";
  attribute HLUTNM of \i___1_carry__0_i_3\ : label is "lutpair195";
  attribute HLUTNM of \i___1_carry__0_i_4\ : label is "lutpair202";
  attribute HLUTNM of \i___1_carry__0_i_5\ : label is "lutpair198";
  attribute HLUTNM of \i___1_carry__0_i_6\ : label is "lutpair197";
  attribute HLUTNM of \i___1_carry__0_i_7\ : label is "lutpair196";
  attribute HLUTNM of \i___1_carry__0_i_8\ : label is "lutpair195";
  attribute HLUTNM of \i___1_carry__1_i_3\ : label is "lutpair198";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i___1_carry_i_10\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \i___1_carry_i_13\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \i___1_carry_i_15\ : label is "soft_lutpair110";
  attribute HLUTNM of \i___1_carry_i_5\ : label is "lutpair202";
  attribute SOFT_HLUTNM of \i___1_carry_i_9\ : label is "soft_lutpair111";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \o_state_reg[2]_i_16\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \o_state_reg[2]_i_8\ : label is 11;
  attribute COMPARATOR_THRESHOLD of sprite_hit_y0_carry : label is 11;
  attribute METHODOLOGY_DRC_VIOS of sprite_hit_y0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \sprite_hit_y0_carry__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sprite_hit_y0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  \o_racket_position_reg[15]_0\(12 downto 0) <= \^o_racket_position_reg[15]_0\(12 downto 0);
  o_state3(14 downto 0) <= \^o_state3\(14 downto 0);
\_inferred__0/i___1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__0/i___1_carry_n_0\,
      CO(2) => \_inferred__0/i___1_carry_n_1\,
      CO(1) => \_inferred__0/i___1_carry_n_2\,
      CO(0) => \_inferred__0/i___1_carry_n_3\,
      CYINIT => '0',
      DI(3) => \i___1_carry_i_1_n_0\,
      DI(2) => \i___1_carry_i_2_n_0\,
      DI(1) => \i___1_carry_i_3_n_0\,
      DI(0) => sprite_y1,
      O(3 downto 0) => sprite_y(3 downto 0),
      S(3) => \i___1_carry_i_5_n_0\,
      S(2) => \i___1_carry_i_6_n_0\,
      S(1) => \i___1_carry_i_7_n_0\,
      S(0) => \i___1_carry_i_8_n_0\
    );
\_inferred__0/i___1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i___1_carry_n_0\,
      CO(3) => \_inferred__0/i___1_carry__0_n_0\,
      CO(2) => \_inferred__0/i___1_carry__0_n_1\,
      CO(1) => \_inferred__0/i___1_carry__0_n_2\,
      CO(0) => \_inferred__0/i___1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i___1_carry__0_i_1_n_0\,
      DI(2) => \i___1_carry__0_i_2_n_0\,
      DI(1) => \i___1_carry__0_i_3_n_0\,
      DI(0) => \i___1_carry__0_i_4_n_0\,
      O(3 downto 0) => sprite_y(7 downto 4),
      S(3) => \i___1_carry__0_i_5_n_0\,
      S(2) => \i___1_carry__0_i_6_n_0\,
      S(1) => \i___1_carry__0_i_7_n_0\,
      S(0) => \i___1_carry__0_i_8_n_0\
    );
\_inferred__0/i___1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i___1_carry__0_n_0\,
      CO(3) => \_inferred__0/i___1_carry__1_n_0\,
      CO(2) => \_inferred__0/i___1_carry__1_n_1\,
      CO(1) => \_inferred__0/i___1_carry__1_n_2\,
      CO(0) => \_inferred__0/i___1_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \^q\(10),
      DI(2) => \i___1_carry__1_i_1_n_0\,
      DI(1) => \i___1_carry__1_i_2_n_0\,
      DI(0) => \i___1_carry__1_i_3_n_0\,
      O(3 downto 0) => sprite_y(11 downto 8),
      S(3) => \i___1_carry__1_i_4_n_0\,
      S(2) => \i___1_carry__1_i_5_n_0\,
      S(1) => \i___1_carry__1_i_6_n_0\,
      S(0) => \i___1_carry__1_i_7_n_0\
    );
\_inferred__0/i___1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i___1_carry__1_n_0\,
      CO(3) => \NLW__inferred__0/i___1_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \_inferred__0/i___1_carry__2_n_1\,
      CO(1) => \_inferred__0/i___1_carry__2_n_2\,
      CO(0) => \_inferred__0/i___1_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^q\(13 downto 11),
      O(3 downto 0) => sprite_y(15 downto 12),
      S(3) => \i___1_carry__2_i_1_n_0\,
      S(2) => \i___1_carry__2_i_2_n_0\,
      S(1) => \i___1_carry__2_i_3_n_0\,
      S(0) => \i___1_carry__2_i_4_n_0\
    );
\_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__1/i__carry_n_0\,
      CO(2) => \_inferred__1/i__carry_n_1\,
      CO(1) => \_inferred__1/i__carry_n_2\,
      CO(0) => \_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => p_0_in(2),
      DI(2) => \^q\(2),
      DI(1 downto 0) => \_inferred__1/i__carry__2_0\(1 downto 0),
      O(3 downto 0) => \NLW__inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_2__6_n_0\,
      S(2) => \i__carry_i_3__6_n_0\,
      S(1) => \i__carry_i_4__8_n_0\,
      S(0) => \i__carry_i_5__6_n_0\
    );
\_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry_n_0\,
      CO(3) => \_inferred__1/i__carry__0_n_0\,
      CO(2) => \_inferred__1/i__carry__0_n_1\,
      CO(1) => \_inferred__1/i__carry__0_n_2\,
      CO(0) => \_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \_inferred__1/i__carry__1_0\(3 downto 0),
      O(3 downto 0) => \NLW__inferred__1/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_5__4_n_0\,
      S(2) => \i__carry__0_i_6__2_n_0\,
      S(1) => \i__carry__0_i_7__1_n_0\,
      S(0) => \i__carry__0_i_8__1_n_0\
    );
\_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__0_n_0\,
      CO(3) => \_inferred__1/i__carry__1_n_0\,
      CO(2) => \_inferred__1/i__carry__1_n_1\,
      CO(1) => \_inferred__1/i__carry__1_n_2\,
      CO(0) => \_inferred__1/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \_inferred__1/i__carry__2_1\(2 downto 0),
      DI(0) => \i__carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW__inferred__1/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__1_i_5_n_0\,
      S(2) => \i__carry__1_i_6_n_0\,
      S(1) => \i__carry__1_i_7_n_0\,
      S(0) => \_inferred__1/i__carry__2_2\(0)
    );
\_inferred__1/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__1_n_0\,
      CO(3) => \_inferred__1/i__carry__2_n_0\,
      CO(2) => \_inferred__1/i__carry__2_n_1\,
      CO(1) => \_inferred__1/i__carry__2_n_2\,
      CO(0) => \_inferred__1/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \_inferred__1/i__carry__3_0\(3 downto 0),
      O(3 downto 0) => \NLW__inferred__1/i__carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__2_i_5_n_0\,
      S(2) => \i__carry__2_i_6_n_0\,
      S(1) => \i__carry__2_i_7_n_0\,
      S(0) => \i__carry__2_i_8_n_0\
    );
\_inferred__1/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__2_n_0\,
      CO(3 downto 1) => \NLW__inferred__1/i__carry__3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \o_sy_reg[15]\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW__inferred__1/i__carry__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \bias[1]_i_19\(0)
    );
g0_b0_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \_inferred__1/i__carry__2_0\(1),
      O => \sprite_y_reg[1]_0\(1)
    );
g0_b0_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \_inferred__1/i__carry__2_0\(0),
      O => \sprite_y_reg[1]_0\(0)
    );
g0_b0_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \_inferred__1/i__carry__2_0\(7),
      O => \sprite_y_reg[7]_0\(0)
    );
\i___1_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \i___1_carry_i_9_n_0\,
      I2 => \^q\(6),
      O => \i___1_carry__0_i_1_n_0\
    );
\i___1_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \i___1_carry_i_9_n_0\,
      I2 => \^q\(5),
      O => \i___1_carry__0_i_2_n_0\
    );
\i___1_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \i___1_carry_i_9_n_0\,
      I2 => \^q\(4),
      O => \i___1_carry__0_i_3_n_0\
    );
\i___1_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8008"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \i___1_carry_i_9_n_0\,
      I3 => \^q\(3),
      O => \i___1_carry__0_i_4_n_0\
    );
\i___1_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(6),
      I1 => \i___1_carry_i_9_n_0\,
      I2 => \^q\(7),
      I3 => \i___1_carry__0_i_1_n_0\,
      O => \i___1_carry__0_i_5_n_0\
    );
\i___1_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(5),
      I1 => \i___1_carry_i_9_n_0\,
      I2 => \^q\(6),
      I3 => \i___1_carry__0_i_2_n_0\,
      O => \i___1_carry__0_i_6_n_0\
    );
\i___1_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(4),
      I1 => \i___1_carry_i_9_n_0\,
      I2 => \^q\(5),
      I3 => \i___1_carry__0_i_3_n_0\,
      O => \i___1_carry__0_i_7_n_0\
    );
\i___1_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(3),
      I1 => \i___1_carry_i_9_n_0\,
      I2 => \^q\(4),
      I3 => \i___1_carry__0_i_4_n_0\,
      O => \i___1_carry__0_i_8_n_0\
    );
\i___1_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(9),
      I2 => \i___1_carry_i_9_n_0\,
      O => \i___1_carry__1_i_1_n_0\
    );
\i___1_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \i___1_carry_i_9_n_0\,
      I2 => \^q\(8),
      O => \i___1_carry__1_i_2_n_0\
    );
\i___1_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \i___1_carry_i_9_n_0\,
      I2 => \^q\(7),
      O => \i___1_carry__1_i_3_n_0\
    );
\i___1_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(11),
      O => \i___1_carry__1_i_4_n_0\
    );
\i___1_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D827"
    )
        port map (
      I0 => \i___1_carry_i_9_n_0\,
      I1 => \^q\(9),
      I2 => \^q\(8),
      I3 => \^q\(10),
      O => \i___1_carry__1_i_5_n_0\
    );
\i___1_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C01D"
    )
        port map (
      I0 => \^q\(7),
      I1 => \i___1_carry_i_9_n_0\,
      I2 => \^q\(9),
      I3 => \^q\(8),
      O => \i___1_carry__1_i_6_n_0\
    );
\i___1_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9699"
    )
        port map (
      I0 => \i___1_carry__1_i_3_n_0\,
      I1 => \^q\(8),
      I2 => \i___1_carry_i_9_n_0\,
      I3 => \^q\(7),
      O => \i___1_carry__1_i_7_n_0\
    );
\i___1_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(15),
      O => \i___1_carry__2_i_1_n_0\
    );
\i___1_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(14),
      O => \i___1_carry__2_i_2_n_0\
    );
\i___1_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(13),
      O => \i___1_carry__2_i_3_n_0\
    );
\i___1_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(12),
      O => \i___1_carry__2_i_4_n_0\
    );
\i___1_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \i___1_carry_i_9_n_0\,
      I3 => \^q\(3),
      O => \i___1_carry_i_1_n_0\
    );
\i___1_carry_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \i___1_carry_i_9_n_0\,
      I1 => \i___1_carry_i_12_n_0\,
      I2 => btn1,
      O => \i___1_carry_i_10_n_0\
    );
\i___1_carry_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAABF"
    )
        port map (
      I0 => \i___1_carry_i_13_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(3),
      I5 => \i___1_carry_i_14_n_0\,
      O => \i___1_carry_i_11_n_0\
    );
\i___1_carry_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888888888888888"
    )
        port map (
      I0 => btn2,
      I1 => \i___1_carry_i_15_n_0\,
      I2 => \^q\(4),
      I3 => \^q\(3),
      I4 => \^q\(0),
      I5 => \i___1_carry_i_16_n_0\,
      O => \i___1_carry_i_12_n_0\
    );
\i___1_carry_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      I2 => \^q\(6),
      I3 => \^q\(5),
      O => \i___1_carry_i_13_n_0\
    );
\i___1_carry_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(13),
      I2 => \^q\(15),
      I3 => \i___1_carry_i_17_n_0\,
      O => \i___1_carry_i_14_n_0\
    );
\i___1_carry_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \i___1_carry_i_14_n_0\,
      I1 => \^q\(5),
      I2 => \^q\(8),
      I3 => \^q\(6),
      I4 => \^q\(7),
      O => \i___1_carry_i_15_n_0\
    );
\i___1_carry_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \i___1_carry_i_16_n_0\
    );
\i___1_carry_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(9),
      I2 => \^q\(14),
      I3 => \^q\(11),
      O => \i___1_carry_i_17_n_0\
    );
\i___1_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \i___1_carry_i_10_n_0\,
      I1 => \i___1_carry_i_11_n_0\,
      I2 => btn2,
      O => \i___1_carry_i_2_n_0\
    );
\i___1_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \i___1_carry_i_11_n_0\,
      O => \i___1_carry_i_3_n_0\
    );
\i___1_carry_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i___1_carry_i_11_n_0\,
      O => sprite_y1
    );
\i___1_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \i___1_carry_i_9_n_0\,
      I3 => \^q\(3),
      I4 => \i___1_carry_i_10_n_0\,
      O => \i___1_carry_i_5_n_0\
    );
\i___1_carry_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AB5454AB"
    )
        port map (
      I0 => \i___1_carry_i_10_n_0\,
      I1 => \i___1_carry_i_11_n_0\,
      I2 => btn2,
      I3 => \^q\(1),
      I4 => \^q\(2),
      O => \i___1_carry_i_6_n_0\
    );
\i___1_carry_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \i___1_carry_i_11_n_0\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \i___1_carry_i_7_n_0\
    );
\i___1_carry_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      O => \i___1_carry_i_8_n_0\
    );
\i___1_carry_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => btn1,
      I1 => \i___1_carry_i_12_n_0\,
      I2 => \i___1_carry_i_11_n_0\,
      O => \i___1_carry_i_9_n_0\
    );
\i__carry__0_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(6),
      I1 => \_inferred__1/i__carry__2_0\(6),
      I2 => \^q\(7),
      I3 => \_inferred__1/i__carry__2_0\(7),
      O => \i__carry__0_i_5__4_n_0\
    );
\i__carry__0_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \_inferred__1/i__carry__2_0\(5),
      I2 => \^q\(6),
      I3 => \_inferred__1/i__carry__2_0\(6),
      O => \i__carry__0_i_6__2_n_0\
    );
\i__carry__0_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(4),
      I1 => \_inferred__1/i__carry__2_0\(4),
      I2 => \^q\(5),
      I3 => \_inferred__1/i__carry__2_0\(5),
      O => \i__carry__0_i_7__1_n_0\
    );
\i__carry__0_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^q\(4),
      I1 => \_inferred__1/i__carry__2_0\(4),
      I2 => \^q\(3),
      I3 => \_inferred__1/i__carry__2_0\(3),
      O => \i__carry__0_i_8__1_n_0\
    );
\i__carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(8),
      I1 => \_inferred__1/i__carry__2_0\(8),
      O => \i__carry__1_i_4_n_0\
    );
\i__carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(10),
      I1 => \_inferred__1/i__carry__2_0\(10),
      I2 => \^q\(11),
      I3 => \_inferred__1/i__carry__2_0\(11),
      O => \i__carry__1_i_5_n_0\
    );
\i__carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(9),
      I1 => \_inferred__1/i__carry__2_0\(9),
      I2 => \_inferred__1/i__carry__2_0\(10),
      I3 => \^q\(10),
      O => \i__carry__1_i_6_n_0\
    );
\i__carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(8),
      I1 => \_inferred__1/i__carry__2_0\(8),
      I2 => \^q\(9),
      I3 => \_inferred__1/i__carry__2_0\(9),
      O => \i__carry__1_i_7_n_0\
    );
\i__carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(14),
      I1 => \_inferred__1/i__carry__2_0\(14),
      I2 => \^q\(15),
      I3 => \_inferred__1/i__carry__2_0\(15),
      O => \i__carry__2_i_5_n_0\
    );
\i__carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(13),
      I1 => \_inferred__1/i__carry__2_0\(13),
      I2 => \_inferred__1/i__carry__2_0\(14),
      I3 => \^q\(14),
      O => \i__carry__2_i_6_n_0\
    );
\i__carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(12),
      I1 => \_inferred__1/i__carry__2_0\(12),
      I2 => \^q\(13),
      I3 => \_inferred__1/i__carry__2_0\(13),
      O => \i__carry__2_i_7_n_0\
    );
\i__carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(11),
      I1 => \_inferred__1/i__carry__2_0\(11),
      I2 => \_inferred__1/i__carry__2_0\(12),
      I3 => \^q\(12),
      O => \i__carry__2_i_8_n_0\
    );
\i__carry_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => p_0_in(2)
    );
\i__carry_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \_inferred__1/i__carry__2_0\(3),
      O => \i__carry_i_2__6_n_0\
    );
\i__carry_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \_inferred__1/i__carry__2_0\(2),
      O => \i__carry_i_3__6_n_0\
    );
\i__carry_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \_inferred__1/i__carry__2_0\(1),
      O => \i__carry_i_4__8_n_0\
    );
\i__carry_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \_inferred__1/i__carry__2_0\(0),
      O => \i__carry_i_5__6_n_0\
    );
\o_racket_position_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \^q\(0),
      Q => \^o_racket_position_reg[15]_0\(0),
      R => '0'
    );
\o_racket_position_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \^q\(10),
      Q => \^o_racket_position_reg[15]_0\(7),
      R => '0'
    );
\o_racket_position_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \^q\(11),
      Q => \^o_racket_position_reg[15]_0\(8),
      R => '0'
    );
\o_racket_position_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \^q\(12),
      Q => \^o_racket_position_reg[15]_0\(9),
      R => '0'
    );
\o_racket_position_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \^q\(13),
      Q => \^o_racket_position_reg[15]_0\(10),
      R => '0'
    );
\o_racket_position_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \^q\(14),
      Q => \^o_racket_position_reg[15]_0\(11),
      R => '0'
    );
\o_racket_position_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \^q\(15),
      Q => \^o_racket_position_reg[15]_0\(12),
      R => '0'
    );
\o_racket_position_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \^q\(1),
      Q => \^o_racket_position_reg[15]_0\(1),
      R => '0'
    );
\o_racket_position_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \^q\(2),
      Q => racket_position(2),
      R => '0'
    );
\o_racket_position_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \^q\(3),
      Q => racket_position(3),
      R => '0'
    );
\o_racket_position_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \^q\(4),
      Q => \^o_racket_position_reg[15]_0\(2),
      R => '0'
    );
\o_racket_position_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \^q\(5),
      Q => \^o_racket_position_reg[15]_0\(3),
      R => '0'
    );
\o_racket_position_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \^q\(6),
      Q => \^o_racket_position_reg[15]_0\(4),
      R => '0'
    );
\o_racket_position_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \^q\(7),
      Q => racket_position(7),
      R => '0'
    );
\o_racket_position_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \^q\(8),
      Q => \^o_racket_position_reg[15]_0\(5),
      R => '0'
    );
\o_racket_position_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \^q\(9),
      Q => \^o_racket_position_reg[15]_0\(6),
      R => '0'
    );
\o_state[2]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^o_racket_position_reg[15]_0\(11),
      I1 => \o_state_reg[2]_i_14_0\(14),
      I2 => \^o_racket_position_reg[15]_0\(12),
      I3 => \o_state_reg[2]_i_14_0\(15),
      O => \o_state[2]_i_24_n_0\
    );
\o_state[2]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^o_racket_position_reg[15]_0\(10),
      I1 => \o_state_reg[2]_i_14_0\(13),
      I2 => \^o_racket_position_reg[15]_0\(11),
      I3 => \o_state_reg[2]_i_14_0\(14),
      O => \o_state[2]_i_25_n_0\
    );
\o_state[2]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^o_racket_position_reg[15]_0\(9),
      I1 => \o_state_reg[2]_i_14_0\(12),
      I2 => \^o_racket_position_reg[15]_0\(10),
      I3 => \o_state_reg[2]_i_14_0\(13),
      O => \o_state[2]_i_26_n_0\
    );
\o_state[2]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^o_racket_position_reg[15]_0\(8),
      I1 => \o_state_reg[2]_i_14_0\(11),
      I2 => \^o_racket_position_reg[15]_0\(9),
      I3 => \o_state_reg[2]_i_14_0\(12),
      O => \o_state[2]_i_27_n_0\
    );
\o_state[2]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_racket_position_reg[15]_0\(12),
      O => \o_state[2]_i_30_n_0\
    );
\o_state[2]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_racket_position_reg[15]_0\(11),
      O => \o_state[2]_i_31_n_0\
    );
\o_state[2]_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_racket_position_reg[15]_0\(10),
      O => \o_state[2]_i_32_n_0\
    );
\o_state[2]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^o_racket_position_reg[15]_0\(7),
      I1 => \o_state_reg[2]_i_14_0\(10),
      I2 => \^o_racket_position_reg[15]_0\(8),
      I3 => \o_state_reg[2]_i_14_0\(11),
      O => \o_state[2]_i_38_n_0\
    );
\o_state[2]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^o_racket_position_reg[15]_0\(6),
      I1 => \o_state_reg[2]_i_14_0\(9),
      I2 => \^o_racket_position_reg[15]_0\(7),
      I3 => \o_state_reg[2]_i_14_0\(10),
      O => \o_state[2]_i_39_n_0\
    );
\o_state[2]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^o_racket_position_reg[15]_0\(5),
      I1 => \o_state_reg[2]_i_14_0\(8),
      I2 => \^o_racket_position_reg[15]_0\(6),
      I3 => \o_state_reg[2]_i_14_0\(9),
      O => \o_state[2]_i_40_n_0\
    );
\o_state[2]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^o_racket_position_reg[15]_0\(5),
      I1 => \o_state_reg[2]_i_14_0\(8),
      I2 => racket_position(7),
      I3 => \o_state_reg[2]_i_14_0\(7),
      O => \o_state[2]_i_41_n_0\
    );
\o_state[2]_i_52\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_racket_position_reg[15]_0\(9),
      O => \o_state[2]_i_52_n_0\
    );
\o_state[2]_i_53\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_racket_position_reg[15]_0\(8),
      O => \o_state[2]_i_53_n_0\
    );
\o_state[2]_i_54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_racket_position_reg[15]_0\(7),
      O => \o_state[2]_i_54_n_0\
    );
\o_state[2]_i_55\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_racket_position_reg[15]_0\(6),
      O => \o_state[2]_i_55_n_0\
    );
\o_state[2]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^o_racket_position_reg[15]_0\(4),
      I1 => \o_state_reg[2]_i_14_0\(6),
      I2 => racket_position(7),
      I3 => \o_state_reg[2]_i_14_0\(7),
      O => \o_state[2]_i_61_n_0\
    );
\o_state[2]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^o_racket_position_reg[15]_0\(3),
      I1 => \o_state_reg[2]_i_14_0\(5),
      I2 => \^o_racket_position_reg[15]_0\(4),
      I3 => \o_state_reg[2]_i_14_0\(6),
      O => \o_state[2]_i_62_n_0\
    );
\o_state[2]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^o_racket_position_reg[15]_0\(2),
      I1 => \o_state_reg[2]_i_14_0\(4),
      I2 => \^o_racket_position_reg[15]_0\(3),
      I3 => \o_state_reg[2]_i_14_0\(5),
      O => \o_state[2]_i_63_n_0\
    );
\o_state[2]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^o_racket_position_reg[15]_0\(2),
      I1 => \o_state_reg[2]_i_14_0\(4),
      I2 => racket_position(3),
      I3 => \o_state_reg[2]_i_14_0\(3),
      O => \o_state[2]_i_64_n_0\
    );
\o_state[2]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_state3\(2),
      I1 => \o_state_reg[2]_i_14_0\(3),
      I2 => \^o_state3\(1),
      I3 => \o_state_reg[2]_i_14_0\(2),
      O => \sprite_y_reg[3]_0\(1)
    );
\o_state[2]_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \^o_racket_position_reg[15]_0\(0),
      I1 => \o_state_reg[2]_i_14_0\(0),
      I2 => \^o_state3\(0),
      I3 => \o_state_reg[2]_i_14_0\(1),
      O => \sprite_y_reg[3]_0\(0)
    );
\o_state[2]_i_74\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_racket_position_reg[15]_0\(5),
      O => \o_state[2]_i_74_n_0\
    );
\o_state[2]_i_75\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => racket_position(7),
      O => \o_state[2]_i_75_n_0\
    );
\o_state[2]_i_76\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_racket_position_reg[15]_0\(4),
      O => \o_state[2]_i_76_n_0\
    );
\o_state[2]_i_77\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_racket_position_reg[15]_0\(3),
      O => \o_state[2]_i_77_n_0\
    );
\o_state[2]_i_78\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => racket_position(2),
      O => \o_state[2]_i_78_n_0\
    );
\o_state[2]_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => racket_position(2),
      I1 => racket_position(3),
      I2 => \o_state_reg[2]_i_14_0\(3),
      O => \o_state[2]_i_79_n_0\
    );
\o_state[2]_i_80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => racket_position(2),
      I1 => \o_state_reg[2]_i_14_0\(2),
      O => \o_state[2]_i_80_n_0\
    );
\o_state_reg[2]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_state_reg[2]_i_19_n_0\,
      CO(3) => \o_state_reg[2]_i_14_n_0\,
      CO(2) => \o_state_reg[2]_i_14_n_1\,
      CO(1) => \o_state_reg[2]_i_14_n_2\,
      CO(0) => \o_state_reg[2]_i_14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \o_state_reg[2]_i_7_0\(3 downto 0),
      O(3 downto 0) => \NLW_o_state_reg[2]_i_14_O_UNCONNECTED\(3 downto 0),
      S(3) => \o_state[2]_i_24_n_0\,
      S(2) => \o_state[2]_i_25_n_0\,
      S(1) => \o_state[2]_i_26_n_0\,
      S(0) => \o_state[2]_i_27_n_0\
    );
\o_state_reg[2]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_state_reg[2]_i_8_0\(0),
      CO(3) => \o_state_reg[2]_i_16_n_0\,
      CO(2) => \o_state_reg[2]_i_16_n_1\,
      CO(1) => \o_state_reg[2]_i_16_n_2\,
      CO(0) => \o_state_reg[2]_i_16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_o_state_reg[2]_i_16_O_UNCONNECTED\(3 downto 0),
      S(3) => \o_state_reg[2]_i_17_n_0\,
      S(2) => \o_state_reg[2]_i_17_n_0\,
      S(1) => \o_state_reg[2]_i_17_n_0\,
      S(0) => \o_state_reg[2]_i_17_n_0\
    );
\o_state_reg[2]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_state_reg[2]_i_29_n_0\,
      CO(3) => \o_state_reg[2]_i_17_n_0\,
      CO(2) => \NLW_o_state_reg[2]_i_17_CO_UNCONNECTED\(2),
      CO(1) => \o_state_reg[2]_i_17_n_2\,
      CO(0) => \o_state_reg[2]_i_17_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^o_racket_position_reg[15]_0\(12 downto 10),
      O(3) => \NLW_o_state_reg[2]_i_17_O_UNCONNECTED\(3),
      O(2 downto 0) => \^o_state3\(14 downto 12),
      S(3) => '1',
      S(2) => \o_state[2]_i_30_n_0\,
      S(1) => \o_state[2]_i_31_n_0\,
      S(0) => \o_state[2]_i_32_n_0\
    );
\o_state_reg[2]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_state_reg[2]_i_33_n_0\,
      CO(3) => \o_state_reg[2]_i_19_n_0\,
      CO(2) => \o_state_reg[2]_i_19_n_1\,
      CO(1) => \o_state_reg[2]_i_19_n_2\,
      CO(0) => \o_state_reg[2]_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \o_state_reg[2]_i_14_1\(3 downto 0),
      O(3 downto 0) => \NLW_o_state_reg[2]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3) => \o_state[2]_i_38_n_0\,
      S(2) => \o_state[2]_i_39_n_0\,
      S(1) => \o_state[2]_i_40_n_0\,
      S(0) => \o_state[2]_i_41_n_0\
    );
\o_state_reg[2]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_state_reg[2]_i_51_n_0\,
      CO(3) => \o_state_reg[2]_i_29_n_0\,
      CO(2) => \o_state_reg[2]_i_29_n_1\,
      CO(1) => \o_state_reg[2]_i_29_n_2\,
      CO(0) => \o_state_reg[2]_i_29_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^o_racket_position_reg[15]_0\(9 downto 6),
      O(3 downto 0) => \^o_state3\(11 downto 8),
      S(3) => \o_state[2]_i_52_n_0\,
      S(2) => \o_state[2]_i_53_n_0\,
      S(1) => \o_state[2]_i_54_n_0\,
      S(0) => \o_state[2]_i_55_n_0\
    );
\o_state_reg[2]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_state_reg[2]_i_56_n_0\,
      CO(3) => \o_state_reg[2]_i_33_n_0\,
      CO(2) => \o_state_reg[2]_i_33_n_1\,
      CO(1) => \o_state_reg[2]_i_33_n_2\,
      CO(0) => \o_state_reg[2]_i_33_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => \NLW_o_state_reg[2]_i_33_O_UNCONNECTED\(3 downto 0),
      S(3) => \o_state[2]_i_61_n_0\,
      S(2) => \o_state[2]_i_62_n_0\,
      S(1) => \o_state[2]_i_63_n_0\,
      S(0) => \o_state[2]_i_64_n_0\
    );
\o_state_reg[2]_i_51\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_state_reg[2]_i_73_n_0\,
      CO(3) => \o_state_reg[2]_i_51_n_0\,
      CO(2) => \o_state_reg[2]_i_51_n_1\,
      CO(1) => \o_state_reg[2]_i_51_n_2\,
      CO(0) => \o_state_reg[2]_i_51_n_3\,
      CYINIT => '0',
      DI(3) => \^o_racket_position_reg[15]_0\(5),
      DI(2) => racket_position(7),
      DI(1 downto 0) => \^o_racket_position_reg[15]_0\(4 downto 3),
      O(3 downto 0) => \^o_state3\(7 downto 4),
      S(3) => \o_state[2]_i_74_n_0\,
      S(2) => \o_state[2]_i_75_n_0\,
      S(1) => \o_state[2]_i_76_n_0\,
      S(0) => \o_state[2]_i_77_n_0\
    );
\o_state_reg[2]_i_56\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_state_reg[2]_i_56_n_0\,
      CO(2) => \o_state_reg[2]_i_56_n_1\,
      CO(1) => \o_state_reg[2]_i_56_n_2\,
      CO(0) => \o_state_reg[2]_i_56_n_3\,
      CYINIT => '1',
      DI(3) => \o_state[2]_i_78_n_0\,
      DI(2) => racket_position(2),
      DI(1 downto 0) => \o_state_reg[2]_i_14_0\(1 downto 0),
      O(3 downto 0) => \NLW_o_state_reg[2]_i_56_O_UNCONNECTED\(3 downto 0),
      S(3) => \o_state[2]_i_79_n_0\,
      S(2) => \o_state[2]_i_80_n_0\,
      S(1 downto 0) => \o_state_reg[2]_i_33_0\(1 downto 0)
    );
\o_state_reg[2]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_state_reg[2]_i_14_n_0\,
      CO(3 downto 1) => \NLW_o_state_reg[2]_i_7_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sprite_y_reg[15]_0\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_o_state_reg[2]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => S(0)
    );
\o_state_reg[2]_i_73\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_state_reg[2]_i_73_n_0\,
      CO(2) => \o_state_reg[2]_i_73_n_1\,
      CO(1) => \o_state_reg[2]_i_73_n_2\,
      CO(0) => \o_state_reg[2]_i_73_n_3\,
      CYINIT => \^o_racket_position_reg[15]_0\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^o_state3\(3 downto 0),
      S(3) => \^o_racket_position_reg[15]_0\(2),
      S(2 downto 1) => racket_position(3 downto 2),
      S(0) => \^o_racket_position_reg[15]_0\(1)
    );
\o_state_reg[2]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_state_reg[2]_i_16_n_0\,
      CO(3) => CO(0),
      CO(2) => \o_state_reg[2]_i_8_n_1\,
      CO(1) => \o_state_reg[2]_i_8_n_2\,
      CO(0) => \o_state_reg[2]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_o_state_reg[2]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \o_state_reg[2]_i_17_n_0\,
      S(2) => \o_state_reg[2]_i_17_n_0\,
      S(1) => \o_state_reg[2]_i_17_n_0\,
      S(0) => \o_state_reg[2]_i_17_n_0\
    );
sprite_hit_y0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sprite_hit_y0_carry_n_0,
      CO(2) => sprite_hit_y0_carry_n_1,
      CO(1) => sprite_hit_y0_carry_n_2,
      CO(0) => sprite_hit_y0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 2) => \sprite_hit_y0_carry__0_0\(2 downto 1),
      DI(1) => sprite_hit_y0_carry_i_3_n_0,
      DI(0) => \sprite_hit_y0_carry__0_0\(0),
      O(3 downto 0) => NLW_sprite_hit_y0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \sprite_hit_y0_carry_i_5__0_n_0\,
      S(2 downto 1) => \sprite_hit_y0_carry__0_1\(1 downto 0),
      S(0) => sprite_hit_y0_carry_i_8_n_0
    );
\sprite_hit_y0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sprite_hit_y0_carry_n_0,
      CO(3) => \o_sy_reg[15]_0\(0),
      CO(2) => \sprite_hit_y0_carry__0_n_1\,
      CO(1) => \sprite_hit_y0_carry__0_n_2\,
      CO(0) => \sprite_hit_y0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \bias[1]_i_19_0\(3 downto 0),
      O(3 downto 0) => \NLW_sprite_hit_y0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias[1]_i_19_1\(3 downto 0)
    );
sprite_hit_y0_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^q\(3),
      I1 => \_inferred__1/i__carry__2_0\(3),
      I2 => \_inferred__1/i__carry__2_0\(2),
      I3 => \^q\(2),
      O => sprite_hit_y0_carry_i_3_n_0
    );
\sprite_hit_y0_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(7),
      I1 => \_inferred__1/i__carry__2_0\(7),
      I2 => \_inferred__1/i__carry__2_0\(6),
      I3 => \^q\(6),
      O => \sprite_hit_y0_carry_i_5__0_n_0\
    );
sprite_hit_y0_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(1),
      I1 => \_inferred__1/i__carry__2_0\(1),
      I2 => \^q\(0),
      I3 => \_inferred__1/i__carry__2_0\(0),
      O => sprite_hit_y0_carry_i_8_n_0
    );
\sprite_y[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => btn2,
      I1 => btn1,
      O => \sprite_y[15]_i_1__0_n_0\
    );
\sprite_y_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__0_n_0\,
      D => sprite_y(0),
      Q => \^q\(0),
      R => '0'
    );
\sprite_y_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__0_n_0\,
      D => sprite_y(10),
      Q => \^q\(10),
      R => '0'
    );
\sprite_y_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__0_n_0\,
      D => sprite_y(11),
      Q => \^q\(11),
      R => '0'
    );
\sprite_y_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__0_n_0\,
      D => sprite_y(12),
      Q => \^q\(12),
      R => '0'
    );
\sprite_y_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__0_n_0\,
      D => sprite_y(13),
      Q => \^q\(13),
      R => '0'
    );
\sprite_y_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__0_n_0\,
      D => sprite_y(14),
      Q => \^q\(14),
      R => '0'
    );
\sprite_y_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__0_n_0\,
      D => sprite_y(15),
      Q => \^q\(15),
      R => '0'
    );
\sprite_y_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__0_n_0\,
      D => sprite_y(1),
      Q => \^q\(1),
      R => '0'
    );
\sprite_y_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__0_n_0\,
      D => sprite_y(2),
      Q => \^q\(2),
      R => '0'
    );
\sprite_y_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__0_n_0\,
      D => sprite_y(3),
      Q => \^q\(3),
      R => '0'
    );
\sprite_y_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__0_n_0\,
      D => sprite_y(4),
      Q => \^q\(4),
      R => '0'
    );
\sprite_y_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__0_n_0\,
      D => sprite_y(5),
      Q => \^q\(5),
      R => '0'
    );
\sprite_y_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__0_n_0\,
      D => sprite_y(6),
      Q => \^q\(6),
      R => '0'
    );
\sprite_y_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__0_n_0\,
      D => sprite_y(7),
      Q => \^q\(7),
      R => '0'
    );
\sprite_y_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__0_n_0\,
      D => sprite_y(8),
      Q => \^q\(8),
      R => '0'
    );
\sprite_y_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__0_n_0\,
      D => sprite_y(9),
      Q => \^q\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_3_serializer_10to1 is
  port (
    o_data : out STD_LOGIC;
    o_clk_5x : in STD_LOGIC;
    o_clk_1x : in STD_LOGIC;
    i_data : in STD_LOGIC_VECTOR ( 8 downto 0 );
    i_rst_oserdes : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_3_serializer_10to1 : entity is "serializer_10to1";
end design_1_HDMI_TOP_0_3_serializer_10to1;

architecture STRUCTURE of design_1_HDMI_TOP_0_3_serializer_10to1 is
  signal shift1 : STD_LOGIC;
  signal shift2 : STD_LOGIC;
  signal NLW_master10_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_master10_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_master10_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_master10_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_master10_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_master10_TQ_UNCONNECTED : STD_LOGIC;
  signal NLW_slave10_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_slave10_OQ_UNCONNECTED : STD_LOGIC;
  signal NLW_slave10_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_slave10_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_slave10_TQ_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of master10 : label is "PRIMITIVE";
  attribute BOX_TYPE of slave10 : label is "PRIMITIVE";
begin
master10: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => o_clk_5x,
      CLKDIV => o_clk_1x,
      D1 => i_data(4),
      D2 => i_data(0),
      D3 => i_data(1),
      D4 => i_data(2),
      D5 => i_data(3),
      D6 => i_data(4),
      D7 => i_data(5),
      D8 => i_data(6),
      OCE => '1',
      OFB => NLW_master10_OFB_UNCONNECTED,
      OQ => o_data,
      RST => i_rst_oserdes,
      SHIFTIN1 => shift1,
      SHIFTIN2 => shift2,
      SHIFTOUT1 => NLW_master10_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_master10_SHIFTOUT2_UNCONNECTED,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_master10_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_master10_TFB_UNCONNECTED,
      TQ => NLW_master10_TQ_UNCONNECTED
    );
slave10: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "SLAVE",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => o_clk_5x,
      CLKDIV => o_clk_1x,
      D1 => '0',
      D2 => '0',
      D3 => i_data(7),
      D4 => i_data(8),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => NLW_slave10_OFB_UNCONNECTED,
      OQ => NLW_slave10_OQ_UNCONNECTED,
      RST => i_rst_oserdes,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => shift1,
      SHIFTOUT2 => shift2,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_slave10_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_slave10_TFB_UNCONNECTED,
      TQ => NLW_slave10_TQ_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_3_serializer_10to1_2 is
  port (
    \o_tmds_reg[0]\ : out STD_LOGIC;
    o_clk_5x : in STD_LOGIC;
    o_clk_1x : in STD_LOGIC;
    i_data : in STD_LOGIC_VECTOR ( 9 downto 0 );
    i_rst_oserdes : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_3_serializer_10to1_2 : entity is "serializer_10to1";
end design_1_HDMI_TOP_0_3_serializer_10to1_2;

architecture STRUCTURE of design_1_HDMI_TOP_0_3_serializer_10to1_2 is
  signal shift1 : STD_LOGIC;
  signal shift2 : STD_LOGIC;
  signal NLW_master10_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_master10_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_master10_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_master10_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_master10_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_master10_TQ_UNCONNECTED : STD_LOGIC;
  signal NLW_slave10_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_slave10_OQ_UNCONNECTED : STD_LOGIC;
  signal NLW_slave10_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_slave10_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_slave10_TQ_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of master10 : label is "PRIMITIVE";
  attribute BOX_TYPE of slave10 : label is "PRIMITIVE";
begin
master10: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => o_clk_5x,
      CLKDIV => o_clk_1x,
      D1 => i_data(0),
      D2 => i_data(1),
      D3 => i_data(2),
      D4 => i_data(3),
      D5 => i_data(4),
      D6 => i_data(5),
      D7 => i_data(6),
      D8 => i_data(7),
      OCE => '1',
      OFB => NLW_master10_OFB_UNCONNECTED,
      OQ => \o_tmds_reg[0]\,
      RST => i_rst_oserdes,
      SHIFTIN1 => shift1,
      SHIFTIN2 => shift2,
      SHIFTOUT1 => NLW_master10_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_master10_SHIFTOUT2_UNCONNECTED,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_master10_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_master10_TFB_UNCONNECTED,
      TQ => NLW_master10_TQ_UNCONNECTED
    );
slave10: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "SLAVE",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => o_clk_5x,
      CLKDIV => o_clk_1x,
      D1 => '0',
      D2 => '0',
      D3 => i_data(8),
      D4 => i_data(9),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => NLW_slave10_OFB_UNCONNECTED,
      OQ => NLW_slave10_OQ_UNCONNECTED,
      RST => i_rst_oserdes,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => shift1,
      SHIFTOUT2 => shift2,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_slave10_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_slave10_TFB_UNCONNECTED,
      TQ => NLW_slave10_TQ_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_3_serializer_10to1_3 is
  port (
    \o_tmds_reg[0]\ : out STD_LOGIC;
    o_clk_5x : in STD_LOGIC;
    o_clk_1x : in STD_LOGIC;
    i_data : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_rst_oserdes : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_3_serializer_10to1_3 : entity is "serializer_10to1";
end design_1_HDMI_TOP_0_3_serializer_10to1_3;

architecture STRUCTURE of design_1_HDMI_TOP_0_3_serializer_10to1_3 is
  signal shift1 : STD_LOGIC;
  signal shift2 : STD_LOGIC;
  signal NLW_master10_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_master10_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_master10_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_master10_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_master10_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_master10_TQ_UNCONNECTED : STD_LOGIC;
  signal NLW_slave10_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_slave10_OQ_UNCONNECTED : STD_LOGIC;
  signal NLW_slave10_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_slave10_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_slave10_TQ_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of master10 : label is "PRIMITIVE";
  attribute BOX_TYPE of slave10 : label is "PRIMITIVE";
begin
master10: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => o_clk_5x,
      CLKDIV => o_clk_1x,
      D1 => i_data(0),
      D2 => i_data(1),
      D3 => i_data(2),
      D4 => i_data(3),
      D5 => i_data(2),
      D6 => i_data(1),
      D7 => i_data(2),
      D8 => i_data(3),
      OCE => '1',
      OFB => NLW_master10_OFB_UNCONNECTED,
      OQ => \o_tmds_reg[0]\,
      RST => i_rst_oserdes,
      SHIFTIN1 => shift1,
      SHIFTIN2 => shift2,
      SHIFTOUT1 => NLW_master10_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_master10_SHIFTOUT2_UNCONNECTED,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_master10_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_master10_TFB_UNCONNECTED,
      TQ => NLW_master10_TQ_UNCONNECTED
    );
slave10: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "SLAVE",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => o_clk_5x,
      CLKDIV => o_clk_1x,
      D1 => '0',
      D2 => '0',
      D3 => i_data(4),
      D4 => i_data(5),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => NLW_slave10_OFB_UNCONNECTED,
      OQ => NLW_slave10_OQ_UNCONNECTED,
      RST => i_rst_oserdes,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => shift1,
      SHIFTOUT2 => shift2,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_slave10_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_slave10_TFB_UNCONNECTED,
      TQ => NLW_slave10_TQ_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_3_serializer_10to1_4 is
  port (
    o_rst_reg : out STD_LOGIC;
    o_clk_5x : in STD_LOGIC;
    o_clk_1x : in STD_LOGIC;
    i_rst_oserdes : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_3_serializer_10to1_4 : entity is "serializer_10to1";
end design_1_HDMI_TOP_0_3_serializer_10to1_4;

architecture STRUCTURE of design_1_HDMI_TOP_0_3_serializer_10to1_4 is
  signal shift1 : STD_LOGIC;
  signal shift2 : STD_LOGIC;
  signal NLW_master10_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_master10_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_master10_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_master10_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_master10_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_master10_TQ_UNCONNECTED : STD_LOGIC;
  signal NLW_slave10_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_slave10_OQ_UNCONNECTED : STD_LOGIC;
  signal NLW_slave10_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_slave10_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_slave10_TQ_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of master10 : label is "PRIMITIVE";
  attribute BOX_TYPE of slave10 : label is "PRIMITIVE";
begin
master10: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => o_clk_5x,
      CLKDIV => o_clk_1x,
      D1 => '1',
      D2 => '1',
      D3 => '1',
      D4 => '1',
      D5 => '1',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => NLW_master10_OFB_UNCONNECTED,
      OQ => o_rst_reg,
      RST => i_rst_oserdes,
      SHIFTIN1 => shift1,
      SHIFTIN2 => shift2,
      SHIFTOUT1 => NLW_master10_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_master10_SHIFTOUT2_UNCONNECTED,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_master10_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_master10_TFB_UNCONNECTED,
      TQ => NLW_master10_TQ_UNCONNECTED
    );
slave10: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "SLAVE",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => o_clk_5x,
      CLKDIV => o_clk_1x,
      D1 => '0',
      D2 => '0',
      D3 => '0',
      D4 => '0',
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => NLW_slave10_OFB_UNCONNECTED,
      OQ => NLW_slave10_OQ_UNCONNECTED,
      RST => i_rst_oserdes,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => shift1,
      SHIFTOUT2 => shift2,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_slave10_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_slave10_TFB_UNCONNECTED,
      TQ => NLW_slave10_TQ_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_3_star_compositor is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \sprite_x_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    hit_reg_0 : out STD_LOGIC;
    v_sync : in STD_LOGIC;
    sprite_y : in STD_LOGIC;
    \_inferred__1/i__carry__2_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \_inferred__1/i__carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \_inferred__1/i__carry__1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \_inferred__1/i__carry__1_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \_inferred__1/i__carry__2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \_inferred__1/i__carry__3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[1]_i_13_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \_inferred__2/i__carry__2_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \_inferred__2/i__carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \_inferred__2/i__carry__1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \_inferred__2/i__carry__1_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \_inferred__2/i__carry__2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \_inferred__2/i__carry__3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[1]_i_13_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_hit_y0_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[1]_i_13_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_hit_x0_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[1]_i_13_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \sprite_x_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_3_star_compositor : entity is "star_compositor";
end design_1_HDMI_TOP_0_3_star_compositor;

architecture STRUCTURE of design_1_HDMI_TOP_0_3_star_compositor is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \_inferred__2/i__carry__0_n_0\ : STD_LOGIC;
  signal \_inferred__2/i__carry__0_n_1\ : STD_LOGIC;
  signal \_inferred__2/i__carry__0_n_2\ : STD_LOGIC;
  signal \_inferred__2/i__carry__0_n_3\ : STD_LOGIC;
  signal \_inferred__2/i__carry__1_n_0\ : STD_LOGIC;
  signal \_inferred__2/i__carry__1_n_1\ : STD_LOGIC;
  signal \_inferred__2/i__carry__1_n_2\ : STD_LOGIC;
  signal \_inferred__2/i__carry__1_n_3\ : STD_LOGIC;
  signal \_inferred__2/i__carry__2_n_0\ : STD_LOGIC;
  signal \_inferred__2/i__carry__2_n_1\ : STD_LOGIC;
  signal \_inferred__2/i__carry__2_n_2\ : STD_LOGIC;
  signal \_inferred__2/i__carry__2_n_3\ : STD_LOGIC;
  signal \_inferred__2/i__carry__3_n_3\ : STD_LOGIC;
  signal \_inferred__2/i__carry_n_0\ : STD_LOGIC;
  signal \_inferred__2/i__carry_n_1\ : STD_LOGIC;
  signal \_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal \cnt[0]_i_2__0_n_0\ : STD_LOGIC;
  signal cnt_reg : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \cnt_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \cnt_reg[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \cnt_reg[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \cnt_reg[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \cnt_reg[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \cnt_reg[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \cnt_reg[0]_i_1__0_n_6\ : STD_LOGIC;
  signal \cnt_reg[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \cnt_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \cnt_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \cnt_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \cnt_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \cnt_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \cnt_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \cnt_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \cnt_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \cnt_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \cnt_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \cnt_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \cnt_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \cnt_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \cnt_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \cnt_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \cnt_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \cnt_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \cnt_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \cnt_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \cnt_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \cnt_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \cnt_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \cnt_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \cnt_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \cnt_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \cnt_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \cnt_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \cnt_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \cnt_reg[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \cnt_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \cnt_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \cnt_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \cnt_reg[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \cnt_reg[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \cnt_reg[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \cnt_reg[28]_i_1__0_n_4\ : STD_LOGIC;
  signal \cnt_reg[28]_i_1__0_n_5\ : STD_LOGIC;
  signal \cnt_reg[28]_i_1__0_n_6\ : STD_LOGIC;
  signal \cnt_reg[28]_i_1__0_n_7\ : STD_LOGIC;
  signal \cnt_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \cnt_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \cnt_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \cnt_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \cnt_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \cnt_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \cnt_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \cnt_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \cnt_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \cnt_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \cnt_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \cnt_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \cnt_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \cnt_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \cnt_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \cnt_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal hit : STD_LOGIC;
  signal hit_i_1_n_0 : STD_LOGIC;
  signal hit_i_2_n_0 : STD_LOGIC;
  signal hit_i_3_n_0 : STD_LOGIC;
  signal hit_i_4_n_0 : STD_LOGIC;
  signal hit_i_5_n_0 : STD_LOGIC;
  signal hit_i_6_n_0 : STD_LOGIC;
  signal hit_i_7_n_0 : STD_LOGIC;
  signal \i__carry__0_i_2__6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__7_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_5__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_6__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_6__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_7__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_7__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_8__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_8__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_5__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_6__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_6__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_7__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_7__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_8__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_8__1_n_0\ : STD_LOGIC;
  signal \sprite_hit_x0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \sprite_hit_x0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \sprite_hit_x0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \sprite_hit_x0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \sprite_hit_x0_carry__0_n_0\ : STD_LOGIC;
  signal \sprite_hit_x0_carry__0_n_1\ : STD_LOGIC;
  signal \sprite_hit_x0_carry__0_n_2\ : STD_LOGIC;
  signal \sprite_hit_x0_carry__0_n_3\ : STD_LOGIC;
  signal sprite_hit_x0_carry_i_1_n_0 : STD_LOGIC;
  signal sprite_hit_x0_carry_i_2_n_0 : STD_LOGIC;
  signal sprite_hit_x0_carry_i_3_n_0 : STD_LOGIC;
  signal sprite_hit_x0_carry_i_4_n_0 : STD_LOGIC;
  signal sprite_hit_x0_carry_n_0 : STD_LOGIC;
  signal sprite_hit_x0_carry_n_1 : STD_LOGIC;
  signal sprite_hit_x0_carry_n_2 : STD_LOGIC;
  signal sprite_hit_x0_carry_n_3 : STD_LOGIC;
  signal \sprite_hit_y0_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \sprite_hit_y0_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \sprite_hit_y0_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \sprite_hit_y0_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \sprite_hit_y0_carry__0_n_0\ : STD_LOGIC;
  signal \sprite_hit_y0_carry__0_n_1\ : STD_LOGIC;
  signal \sprite_hit_y0_carry__0_n_2\ : STD_LOGIC;
  signal \sprite_hit_y0_carry__0_n_3\ : STD_LOGIC;
  signal \sprite_hit_y0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \sprite_hit_y0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \sprite_hit_y0_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \sprite_hit_y0_carry_i_4__0_n_0\ : STD_LOGIC;
  signal sprite_hit_y0_carry_n_0 : STD_LOGIC;
  signal sprite_hit_y0_carry_n_1 : STD_LOGIC;
  signal sprite_hit_y0_carry_n_2 : STD_LOGIC;
  signal sprite_hit_y0_carry_n_3 : STD_LOGIC;
  signal \^sprite_x_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW__inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__inferred__1/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__inferred__1/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__inferred__1/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__inferred__1/i__carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__inferred__1/i__carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__inferred__2/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__inferred__2/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__inferred__2/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__inferred__2/i__carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__inferred__2/i__carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cnt_reg[28]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sprite_hit_x0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_hit_x0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sprite_hit_y0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_hit_y0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__2/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__2/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__2/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__2/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__2/i__carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \cnt_reg[0]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \cnt_reg[0]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \cnt_reg[12]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \cnt_reg[12]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \cnt_reg[16]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \cnt_reg[16]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \cnt_reg[20]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \cnt_reg[20]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \cnt_reg[24]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \cnt_reg[24]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \cnt_reg[28]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \cnt_reg[28]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \cnt_reg[4]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \cnt_reg[4]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \cnt_reg[8]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \cnt_reg[8]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of sprite_hit_x0_carry : label is 11;
  attribute METHODOLOGY_DRC_VIOS of sprite_hit_x0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \sprite_hit_x0_carry__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sprite_hit_x0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of sprite_hit_y0_carry : label is 11;
  attribute METHODOLOGY_DRC_VIOS of sprite_hit_y0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \sprite_hit_y0_carry__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sprite_hit_y0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  \sprite_x_reg[15]_0\(15 downto 0) <= \^sprite_x_reg[15]_0\(15 downto 0);
\_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__1/i__carry_n_0\,
      CO(2) => \_inferred__1/i__carry_n_1\,
      CO(1) => \_inferred__1/i__carry_n_2\,
      CO(0) => \_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \_inferred__1/i__carry__2_0\(3 downto 0),
      O(3 downto 0) => \NLW__inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \_inferred__1/i__carry__0_0\(3 downto 0)
    );
\_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry_n_0\,
      CO(3) => \_inferred__1/i__carry__0_n_0\,
      CO(2) => \_inferred__1/i__carry__0_n_1\,
      CO(1) => \_inferred__1/i__carry__0_n_2\,
      CO(0) => \_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \_inferred__1/i__carry__1_0\(0),
      DI(2) => \^q\(6),
      DI(1 downto 0) => \_inferred__1/i__carry__2_0\(5 downto 4),
      O(3 downto 0) => \NLW__inferred__1/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_2__6_n_0\,
      S(2) => \i__carry__0_i_3__6_n_0\,
      S(1 downto 0) => \_inferred__1/i__carry__1_1\(1 downto 0)
    );
\_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__0_n_0\,
      CO(3) => \_inferred__1/i__carry__1_n_0\,
      CO(2) => \_inferred__1/i__carry__1_n_1\,
      CO(1) => \_inferred__1/i__carry__1_n_2\,
      CO(0) => \_inferred__1/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \_inferred__1/i__carry__2_1\(3 downto 0),
      O(3 downto 0) => \NLW__inferred__1/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__1_i_5__0_n_0\,
      S(2) => \i__carry__1_i_6__0_n_0\,
      S(1) => \i__carry__1_i_7__0_n_0\,
      S(0) => \i__carry__1_i_8__0_n_0\
    );
\_inferred__1/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__1_n_0\,
      CO(3) => \_inferred__1/i__carry__2_n_0\,
      CO(2) => \_inferred__1/i__carry__2_n_1\,
      CO(1) => \_inferred__1/i__carry__2_n_2\,
      CO(0) => \_inferred__1/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \_inferred__1/i__carry__3_0\(3 downto 0),
      O(3 downto 0) => \NLW__inferred__1/i__carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__2_i_5__0_n_0\,
      S(2) => \i__carry__2_i_6__0_n_0\,
      S(1) => \i__carry__2_i_7__0_n_0\,
      S(0) => \i__carry__2_i_8__0_n_0\
    );
\_inferred__1/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__2_n_0\,
      CO(3 downto 1) => \NLW__inferred__1/i__carry__3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \_inferred__1/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW__inferred__1/i__carry__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \bias[1]_i_13_0\(0)
    );
\_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__2/i__carry_n_0\,
      CO(2) => \_inferred__2/i__carry_n_1\,
      CO(1) => \_inferred__2/i__carry_n_2\,
      CO(0) => \_inferred__2/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \_inferred__2/i__carry__2_0\(3 downto 0),
      O(3 downto 0) => \NLW__inferred__2/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \_inferred__2/i__carry__0_0\(3 downto 0)
    );
\_inferred__2/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__2/i__carry_n_0\,
      CO(3) => \_inferred__2/i__carry__0_n_0\,
      CO(2) => \_inferred__2/i__carry__0_n_1\,
      CO(1) => \_inferred__2/i__carry__0_n_2\,
      CO(0) => \_inferred__2/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \_inferred__2/i__carry__1_0\(0),
      DI(2) => \^sprite_x_reg[15]_0\(6),
      DI(1 downto 0) => \_inferred__2/i__carry__2_0\(5 downto 4),
      O(3 downto 0) => \NLW__inferred__2/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_2__7_n_0\,
      S(2) => \i__carry__0_i_3__7_n_0\,
      S(1 downto 0) => \_inferred__2/i__carry__1_1\(1 downto 0)
    );
\_inferred__2/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__2/i__carry__0_n_0\,
      CO(3) => \_inferred__2/i__carry__1_n_0\,
      CO(2) => \_inferred__2/i__carry__1_n_1\,
      CO(1) => \_inferred__2/i__carry__1_n_2\,
      CO(0) => \_inferred__2/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \_inferred__2/i__carry__2_1\(3 downto 0),
      O(3 downto 0) => \NLW__inferred__2/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__1_i_5__1_n_0\,
      S(2) => \i__carry__1_i_6__1_n_0\,
      S(1) => \i__carry__1_i_7__1_n_0\,
      S(0) => \i__carry__1_i_8__1_n_0\
    );
\_inferred__2/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__2/i__carry__1_n_0\,
      CO(3) => \_inferred__2/i__carry__2_n_0\,
      CO(2) => \_inferred__2/i__carry__2_n_1\,
      CO(1) => \_inferred__2/i__carry__2_n_2\,
      CO(0) => \_inferred__2/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \_inferred__2/i__carry__3_0\(3 downto 0),
      O(3 downto 0) => \NLW__inferred__2/i__carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__2_i_5__1_n_0\,
      S(2) => \i__carry__2_i_6__1_n_0\,
      S(1) => \i__carry__2_i_7__1_n_0\,
      S(0) => \i__carry__2_i_8__1_n_0\
    );
\_inferred__2/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__2/i__carry__2_n_0\,
      CO(3 downto 1) => \NLW__inferred__2/i__carry__3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \_inferred__2/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW__inferred__2/i__carry__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \bias[1]_i_13_1\(0)
    );
\bias[1]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => hit,
      I1 => \_inferred__2/i__carry__3_n_3\,
      I2 => \sprite_hit_x0_carry__0_n_0\,
      I3 => \_inferred__1/i__carry__3_n_3\,
      I4 => \sprite_hit_y0_carry__0_n_0\,
      O => hit_reg_0
    );
\cnt[0]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cnt_reg_n_0_[0]\,
      O => \cnt[0]_i_2__0_n_0\
    );
\cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[0]_i_1__0_n_7\,
      Q => \cnt_reg_n_0_[0]\,
      R => sprite_y
    );
\cnt_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cnt_reg[0]_i_1__0_n_0\,
      CO(2) => \cnt_reg[0]_i_1__0_n_1\,
      CO(1) => \cnt_reg[0]_i_1__0_n_2\,
      CO(0) => \cnt_reg[0]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \cnt_reg[0]_i_1__0_n_4\,
      O(2) => \cnt_reg[0]_i_1__0_n_5\,
      O(1) => \cnt_reg[0]_i_1__0_n_6\,
      O(0) => \cnt_reg[0]_i_1__0_n_7\,
      S(3) => \cnt_reg_n_0_[3]\,
      S(2) => \cnt_reg_n_0_[2]\,
      S(1) => \cnt_reg_n_0_[1]\,
      S(0) => \cnt[0]_i_2__0_n_0\
    );
\cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[8]_i_1__0_n_5\,
      Q => cnt_reg(10),
      R => sprite_y
    );
\cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[8]_i_1__0_n_4\,
      Q => cnt_reg(11),
      R => sprite_y
    );
\cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[12]_i_1__0_n_7\,
      Q => cnt_reg(12),
      R => sprite_y
    );
\cnt_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_reg[8]_i_1__0_n_0\,
      CO(3) => \cnt_reg[12]_i_1__0_n_0\,
      CO(2) => \cnt_reg[12]_i_1__0_n_1\,
      CO(1) => \cnt_reg[12]_i_1__0_n_2\,
      CO(0) => \cnt_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_reg[12]_i_1__0_n_4\,
      O(2) => \cnt_reg[12]_i_1__0_n_5\,
      O(1) => \cnt_reg[12]_i_1__0_n_6\,
      O(0) => \cnt_reg[12]_i_1__0_n_7\,
      S(3 downto 0) => cnt_reg(15 downto 12)
    );
\cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[12]_i_1__0_n_6\,
      Q => cnt_reg(13),
      R => sprite_y
    );
\cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[12]_i_1__0_n_5\,
      Q => cnt_reg(14),
      R => sprite_y
    );
\cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[12]_i_1__0_n_4\,
      Q => cnt_reg(15),
      R => sprite_y
    );
\cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[16]_i_1__0_n_7\,
      Q => cnt_reg(16),
      R => sprite_y
    );
\cnt_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_reg[12]_i_1__0_n_0\,
      CO(3) => \cnt_reg[16]_i_1__0_n_0\,
      CO(2) => \cnt_reg[16]_i_1__0_n_1\,
      CO(1) => \cnt_reg[16]_i_1__0_n_2\,
      CO(0) => \cnt_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_reg[16]_i_1__0_n_4\,
      O(2) => \cnt_reg[16]_i_1__0_n_5\,
      O(1) => \cnt_reg[16]_i_1__0_n_6\,
      O(0) => \cnt_reg[16]_i_1__0_n_7\,
      S(3 downto 0) => cnt_reg(19 downto 16)
    );
\cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[16]_i_1__0_n_6\,
      Q => cnt_reg(17),
      R => sprite_y
    );
\cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[16]_i_1__0_n_5\,
      Q => cnt_reg(18),
      R => sprite_y
    );
\cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[16]_i_1__0_n_4\,
      Q => cnt_reg(19),
      R => sprite_y
    );
\cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[0]_i_1__0_n_6\,
      Q => \cnt_reg_n_0_[1]\,
      R => sprite_y
    );
\cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[20]_i_1__0_n_7\,
      Q => cnt_reg(20),
      R => sprite_y
    );
\cnt_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_reg[16]_i_1__0_n_0\,
      CO(3) => \cnt_reg[20]_i_1__0_n_0\,
      CO(2) => \cnt_reg[20]_i_1__0_n_1\,
      CO(1) => \cnt_reg[20]_i_1__0_n_2\,
      CO(0) => \cnt_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_reg[20]_i_1__0_n_4\,
      O(2) => \cnt_reg[20]_i_1__0_n_5\,
      O(1) => \cnt_reg[20]_i_1__0_n_6\,
      O(0) => \cnt_reg[20]_i_1__0_n_7\,
      S(3 downto 0) => cnt_reg(23 downto 20)
    );
\cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[20]_i_1__0_n_6\,
      Q => cnt_reg(21),
      R => sprite_y
    );
\cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[20]_i_1__0_n_5\,
      Q => cnt_reg(22),
      R => sprite_y
    );
\cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[20]_i_1__0_n_4\,
      Q => cnt_reg(23),
      R => sprite_y
    );
\cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[24]_i_1__0_n_7\,
      Q => cnt_reg(24),
      R => sprite_y
    );
\cnt_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_reg[20]_i_1__0_n_0\,
      CO(3) => \cnt_reg[24]_i_1__0_n_0\,
      CO(2) => \cnt_reg[24]_i_1__0_n_1\,
      CO(1) => \cnt_reg[24]_i_1__0_n_2\,
      CO(0) => \cnt_reg[24]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_reg[24]_i_1__0_n_4\,
      O(2) => \cnt_reg[24]_i_1__0_n_5\,
      O(1) => \cnt_reg[24]_i_1__0_n_6\,
      O(0) => \cnt_reg[24]_i_1__0_n_7\,
      S(3 downto 0) => cnt_reg(27 downto 24)
    );
\cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[24]_i_1__0_n_6\,
      Q => cnt_reg(25),
      R => sprite_y
    );
\cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[24]_i_1__0_n_5\,
      Q => cnt_reg(26),
      R => sprite_y
    );
\cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[24]_i_1__0_n_4\,
      Q => cnt_reg(27),
      R => sprite_y
    );
\cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[28]_i_1__0_n_7\,
      Q => cnt_reg(28),
      R => sprite_y
    );
\cnt_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_reg[24]_i_1__0_n_0\,
      CO(3) => \NLW_cnt_reg[28]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \cnt_reg[28]_i_1__0_n_1\,
      CO(1) => \cnt_reg[28]_i_1__0_n_2\,
      CO(0) => \cnt_reg[28]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_reg[28]_i_1__0_n_4\,
      O(2) => \cnt_reg[28]_i_1__0_n_5\,
      O(1) => \cnt_reg[28]_i_1__0_n_6\,
      O(0) => \cnt_reg[28]_i_1__0_n_7\,
      S(3 downto 0) => cnt_reg(31 downto 28)
    );
\cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[28]_i_1__0_n_6\,
      Q => cnt_reg(29),
      R => sprite_y
    );
\cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[0]_i_1__0_n_5\,
      Q => \cnt_reg_n_0_[2]\,
      R => sprite_y
    );
\cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[28]_i_1__0_n_5\,
      Q => cnt_reg(30),
      R => sprite_y
    );
\cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[28]_i_1__0_n_4\,
      Q => cnt_reg(31),
      R => sprite_y
    );
\cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[0]_i_1__0_n_4\,
      Q => \cnt_reg_n_0_[3]\,
      R => sprite_y
    );
\cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[4]_i_1__0_n_7\,
      Q => cnt_reg(4),
      R => sprite_y
    );
\cnt_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_reg[0]_i_1__0_n_0\,
      CO(3) => \cnt_reg[4]_i_1__0_n_0\,
      CO(2) => \cnt_reg[4]_i_1__0_n_1\,
      CO(1) => \cnt_reg[4]_i_1__0_n_2\,
      CO(0) => \cnt_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_reg[4]_i_1__0_n_4\,
      O(2) => \cnt_reg[4]_i_1__0_n_5\,
      O(1) => \cnt_reg[4]_i_1__0_n_6\,
      O(0) => \cnt_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => cnt_reg(7 downto 4)
    );
\cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[4]_i_1__0_n_6\,
      Q => cnt_reg(5),
      R => sprite_y
    );
\cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[4]_i_1__0_n_5\,
      Q => cnt_reg(6),
      R => sprite_y
    );
\cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[4]_i_1__0_n_4\,
      Q => cnt_reg(7),
      R => sprite_y
    );
\cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[8]_i_1__0_n_7\,
      Q => cnt_reg(8),
      R => sprite_y
    );
\cnt_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_reg[4]_i_1__0_n_0\,
      CO(3) => \cnt_reg[8]_i_1__0_n_0\,
      CO(2) => \cnt_reg[8]_i_1__0_n_1\,
      CO(1) => \cnt_reg[8]_i_1__0_n_2\,
      CO(0) => \cnt_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_reg[8]_i_1__0_n_4\,
      O(2) => \cnt_reg[8]_i_1__0_n_5\,
      O(1) => \cnt_reg[8]_i_1__0_n_6\,
      O(0) => \cnt_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => cnt_reg(11 downto 8)
    );
\cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \cnt_reg[8]_i_1__0_n_6\,
      Q => cnt_reg(9),
      R => sprite_y
    );
hit_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => cnt_reg(30),
      I1 => cnt_reg(13),
      I2 => cnt_reg(27),
      I3 => hit_i_2_n_0,
      I4 => hit_i_3_n_0,
      I5 => hit_i_4_n_0,
      O => hit_i_1_n_0
    );
hit_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF1"
    )
        port map (
      I0 => sprite_y,
      I1 => hit,
      I2 => cnt_reg(8),
      I3 => cnt_reg(15),
      I4 => cnt_reg(17),
      O => hit_i_2_n_0
    );
hit_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => cnt_reg(25),
      I1 => cnt_reg(6),
      I2 => cnt_reg(20),
      I3 => cnt_reg(12),
      I4 => hit_i_5_n_0,
      O => hit_i_3_n_0
    );
hit_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => hit_i_6_n_0,
      I1 => hit_i_7_n_0,
      I2 => cnt_reg(29),
      I3 => cnt_reg(31),
      I4 => cnt_reg(23),
      I5 => cnt_reg(24),
      O => hit_i_4_n_0
    );
hit_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => cnt_reg(4),
      I1 => cnt_reg(7),
      I2 => cnt_reg(5),
      I3 => cnt_reg(18),
      O => hit_i_5_n_0
    );
hit_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => cnt_reg(22),
      I1 => cnt_reg(28),
      I2 => cnt_reg(16),
      I3 => cnt_reg(10),
      I4 => cnt_reg(26),
      I5 => cnt_reg(9),
      O => hit_i_6_n_0
    );
hit_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => cnt_reg(14),
      I1 => cnt_reg(19),
      I2 => cnt_reg(11),
      I3 => cnt_reg(21),
      O => hit_i_7_n_0
    );
hit_reg: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => hit_i_1_n_0,
      Q => hit,
      R => '0'
    );
\i__carry__0_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^q\(7),
      I1 => \_inferred__1/i__carry__2_0\(7),
      I2 => \^q\(6),
      O => \i__carry__0_i_2__6_n_0\
    );
\i__carry__0_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(7),
      I1 => \_inferred__2/i__carry__2_0\(7),
      I2 => \^sprite_x_reg[15]_0\(6),
      O => \i__carry__0_i_2__7_n_0\
    );
\i__carry__0_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \_inferred__1/i__carry__2_0\(6),
      O => \i__carry__0_i_3__6_n_0\
    );
\i__carry__0_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \_inferred__2/i__carry__2_0\(6),
      O => \i__carry__0_i_3__7_n_0\
    );
\i__carry__1_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(10),
      I1 => \_inferred__1/i__carry__2_0\(10),
      I2 => \^q\(11),
      I3 => \_inferred__1/i__carry__2_0\(11),
      O => \i__carry__1_i_5__0_n_0\
    );
\i__carry__1_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \_inferred__2/i__carry__2_0\(10),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => \_inferred__2/i__carry__2_0\(11),
      O => \i__carry__1_i_5__1_n_0\
    );
\i__carry__1_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(9),
      I1 => \_inferred__1/i__carry__2_0\(9),
      I2 => \^q\(10),
      I3 => \_inferred__1/i__carry__2_0\(10),
      O => \i__carry__1_i_6__0_n_0\
    );
\i__carry__1_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(9),
      I1 => \_inferred__2/i__carry__2_0\(9),
      I2 => \^sprite_x_reg[15]_0\(10),
      I3 => \_inferred__2/i__carry__2_0\(10),
      O => \i__carry__1_i_6__1_n_0\
    );
\i__carry__1_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(8),
      I1 => \_inferred__1/i__carry__2_0\(8),
      I2 => \^q\(9),
      I3 => \_inferred__1/i__carry__2_0\(9),
      O => \i__carry__1_i_7__0_n_0\
    );
\i__carry__1_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \_inferred__2/i__carry__2_0\(8),
      I2 => \^sprite_x_reg[15]_0\(9),
      I3 => \_inferred__2/i__carry__2_0\(9),
      O => \i__carry__1_i_7__1_n_0\
    );
\i__carry__1_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(7),
      I1 => \_inferred__1/i__carry__2_0\(7),
      I2 => \^q\(8),
      I3 => \_inferred__1/i__carry__2_0\(8),
      O => \i__carry__1_i_8__0_n_0\
    );
\i__carry__1_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(7),
      I1 => \_inferred__2/i__carry__2_0\(7),
      I2 => \^sprite_x_reg[15]_0\(8),
      I3 => \_inferred__2/i__carry__2_0\(8),
      O => \i__carry__1_i_8__1_n_0\
    );
\i__carry__2_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(14),
      I1 => \_inferred__1/i__carry__2_0\(14),
      I2 => \^q\(15),
      I3 => \_inferred__1/i__carry__2_0\(15),
      O => \i__carry__2_i_5__0_n_0\
    );
\i__carry__2_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => \_inferred__2/i__carry__2_0\(14),
      I2 => \^sprite_x_reg[15]_0\(15),
      I3 => \_inferred__2/i__carry__2_0\(15),
      O => \i__carry__2_i_5__1_n_0\
    );
\i__carry__2_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(13),
      I1 => \_inferred__1/i__carry__2_0\(13),
      I2 => \^q\(14),
      I3 => \_inferred__1/i__carry__2_0\(14),
      O => \i__carry__2_i_6__0_n_0\
    );
\i__carry__2_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(13),
      I1 => \_inferred__2/i__carry__2_0\(13),
      I2 => \^sprite_x_reg[15]_0\(14),
      I3 => \_inferred__2/i__carry__2_0\(14),
      O => \i__carry__2_i_6__1_n_0\
    );
\i__carry__2_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(12),
      I1 => \_inferred__1/i__carry__2_0\(12),
      I2 => \^q\(13),
      I3 => \_inferred__1/i__carry__2_0\(13),
      O => \i__carry__2_i_7__0_n_0\
    );
\i__carry__2_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => \_inferred__2/i__carry__2_0\(12),
      I2 => \^sprite_x_reg[15]_0\(13),
      I3 => \_inferred__2/i__carry__2_0\(13),
      O => \i__carry__2_i_7__1_n_0\
    );
\i__carry__2_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(11),
      I1 => \_inferred__1/i__carry__2_0\(11),
      I2 => \^q\(12),
      I3 => \_inferred__1/i__carry__2_0\(12),
      O => \i__carry__2_i_8__0_n_0\
    );
\i__carry__2_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(11),
      I1 => \_inferred__2/i__carry__2_0\(11),
      I2 => \^sprite_x_reg[15]_0\(12),
      I3 => \_inferred__2/i__carry__2_0\(12),
      O => \i__carry__2_i_8__1_n_0\
    );
sprite_hit_x0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sprite_hit_x0_carry_n_0,
      CO(2) => sprite_hit_x0_carry_n_1,
      CO(1) => sprite_hit_x0_carry_n_2,
      CO(0) => sprite_hit_x0_carry_n_3,
      CYINIT => '1',
      DI(3) => sprite_hit_x0_carry_i_1_n_0,
      DI(2) => sprite_hit_x0_carry_i_2_n_0,
      DI(1) => sprite_hit_x0_carry_i_3_n_0,
      DI(0) => sprite_hit_x0_carry_i_4_n_0,
      O(3 downto 0) => NLW_sprite_hit_x0_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \sprite_hit_x0_carry__0_0\(3 downto 0)
    );
\sprite_hit_x0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sprite_hit_x0_carry_n_0,
      CO(3) => \sprite_hit_x0_carry__0_n_0\,
      CO(2) => \sprite_hit_x0_carry__0_n_1\,
      CO(1) => \sprite_hit_x0_carry__0_n_2\,
      CO(0) => \sprite_hit_x0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \bias[1]_i_13_3\(3 downto 0),
      O(3 downto 0) => \NLW_sprite_hit_x0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \sprite_hit_x0_carry__0_i_5_n_0\,
      S(2) => \sprite_hit_x0_carry__0_i_6_n_0\,
      S(1) => \sprite_hit_x0_carry__0_i_7_n_0\,
      S(0) => \sprite_hit_x0_carry__0_i_8_n_0\
    );
\sprite_hit_x0_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => \_inferred__2/i__carry__2_0\(14),
      I2 => \^sprite_x_reg[15]_0\(15),
      I3 => \_inferred__2/i__carry__2_0\(15),
      O => \sprite_hit_x0_carry__0_i_5_n_0\
    );
\sprite_hit_x0_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => \_inferred__2/i__carry__2_0\(12),
      I2 => \^sprite_x_reg[15]_0\(13),
      I3 => \_inferred__2/i__carry__2_0\(13),
      O => \sprite_hit_x0_carry__0_i_6_n_0\
    );
\sprite_hit_x0_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \_inferred__2/i__carry__2_0\(10),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => \_inferred__2/i__carry__2_0\(11),
      O => \sprite_hit_x0_carry__0_i_7_n_0\
    );
\sprite_hit_x0_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \_inferred__2/i__carry__2_0\(8),
      I2 => \^sprite_x_reg[15]_0\(9),
      I3 => \_inferred__2/i__carry__2_0\(9),
      O => \sprite_hit_x0_carry__0_i_8_n_0\
    );
sprite_hit_x0_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \_inferred__2/i__carry__2_0\(6),
      I2 => \_inferred__2/i__carry__2_0\(7),
      I3 => \^sprite_x_reg[15]_0\(7),
      O => sprite_hit_x0_carry_i_1_n_0
    );
sprite_hit_x0_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(5),
      I1 => \_inferred__2/i__carry__2_0\(5),
      I2 => \_inferred__2/i__carry__2_0\(4),
      I3 => \^sprite_x_reg[15]_0\(4),
      O => sprite_hit_x0_carry_i_2_n_0
    );
sprite_hit_x0_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(3),
      I1 => \_inferred__2/i__carry__2_0\(3),
      I2 => \_inferred__2/i__carry__2_0\(2),
      I3 => \^sprite_x_reg[15]_0\(2),
      O => sprite_hit_x0_carry_i_3_n_0
    );
sprite_hit_x0_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => \_inferred__2/i__carry__2_0\(1),
      I2 => \_inferred__2/i__carry__2_0\(0),
      I3 => \^sprite_x_reg[15]_0\(0),
      O => sprite_hit_x0_carry_i_4_n_0
    );
sprite_hit_y0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sprite_hit_y0_carry_n_0,
      CO(2) => sprite_hit_y0_carry_n_1,
      CO(1) => sprite_hit_y0_carry_n_2,
      CO(0) => sprite_hit_y0_carry_n_3,
      CYINIT => '1',
      DI(3) => \sprite_hit_y0_carry_i_1__0_n_0\,
      DI(2) => \sprite_hit_y0_carry_i_2__0_n_0\,
      DI(1) => \sprite_hit_y0_carry_i_3__0_n_0\,
      DI(0) => \sprite_hit_y0_carry_i_4__0_n_0\,
      O(3 downto 0) => NLW_sprite_hit_y0_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \sprite_hit_y0_carry__0_0\(3 downto 0)
    );
\sprite_hit_y0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sprite_hit_y0_carry_n_0,
      CO(3) => \sprite_hit_y0_carry__0_n_0\,
      CO(2) => \sprite_hit_y0_carry__0_n_1\,
      CO(1) => \sprite_hit_y0_carry__0_n_2\,
      CO(0) => \sprite_hit_y0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \bias[1]_i_13_2\(3 downto 0),
      O(3 downto 0) => \NLW_sprite_hit_y0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \sprite_hit_y0_carry__0_i_5__0_n_0\,
      S(2) => \sprite_hit_y0_carry__0_i_6__0_n_0\,
      S(1) => \sprite_hit_y0_carry__0_i_7__0_n_0\,
      S(0) => \sprite_hit_y0_carry__0_i_8__0_n_0\
    );
\sprite_hit_y0_carry__0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(14),
      I1 => \_inferred__1/i__carry__2_0\(14),
      I2 => \^q\(15),
      I3 => \_inferred__1/i__carry__2_0\(15),
      O => \sprite_hit_y0_carry__0_i_5__0_n_0\
    );
\sprite_hit_y0_carry__0_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(12),
      I1 => \_inferred__1/i__carry__2_0\(12),
      I2 => \^q\(13),
      I3 => \_inferred__1/i__carry__2_0\(13),
      O => \sprite_hit_y0_carry__0_i_6__0_n_0\
    );
\sprite_hit_y0_carry__0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(10),
      I1 => \_inferred__1/i__carry__2_0\(10),
      I2 => \^q\(11),
      I3 => \_inferred__1/i__carry__2_0\(11),
      O => \sprite_hit_y0_carry__0_i_7__0_n_0\
    );
\sprite_hit_y0_carry__0_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \_inferred__1/i__carry__2_0\(8),
      I2 => \^q\(9),
      I3 => \_inferred__1/i__carry__2_0\(9),
      O => \sprite_hit_y0_carry__0_i_8__0_n_0\
    );
\sprite_hit_y0_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^q\(6),
      I1 => \_inferred__1/i__carry__2_0\(6),
      I2 => \_inferred__1/i__carry__2_0\(7),
      I3 => \^q\(7),
      O => \sprite_hit_y0_carry_i_1__0_n_0\
    );
\sprite_hit_y0_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^q\(5),
      I1 => \_inferred__1/i__carry__2_0\(5),
      I2 => \_inferred__1/i__carry__2_0\(4),
      I3 => \^q\(4),
      O => \sprite_hit_y0_carry_i_2__0_n_0\
    );
\sprite_hit_y0_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^q\(3),
      I1 => \_inferred__1/i__carry__2_0\(3),
      I2 => \_inferred__1/i__carry__2_0\(2),
      I3 => \^q\(2),
      O => \sprite_hit_y0_carry_i_3__0_n_0\
    );
\sprite_hit_y0_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^q\(1),
      I1 => \_inferred__1/i__carry__2_0\(1),
      I2 => \_inferred__1/i__carry__2_0\(0),
      I3 => \^q\(0),
      O => \sprite_hit_y0_carry_i_4__0_n_0\
    );
\sprite_x_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y,
      D => \sprite_x_reg[15]_1\(0),
      Q => \^sprite_x_reg[15]_0\(0),
      R => '0'
    );
\sprite_x_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y,
      D => \sprite_x_reg[15]_1\(10),
      Q => \^sprite_x_reg[15]_0\(10),
      R => '0'
    );
\sprite_x_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y,
      D => \sprite_x_reg[15]_1\(11),
      Q => \^sprite_x_reg[15]_0\(11),
      R => '0'
    );
\sprite_x_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y,
      D => \sprite_x_reg[15]_1\(12),
      Q => \^sprite_x_reg[15]_0\(12),
      R => '0'
    );
\sprite_x_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y,
      D => \sprite_x_reg[15]_1\(13),
      Q => \^sprite_x_reg[15]_0\(13),
      R => '0'
    );
\sprite_x_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y,
      D => \sprite_x_reg[15]_1\(14),
      Q => \^sprite_x_reg[15]_0\(14),
      R => '0'
    );
\sprite_x_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y,
      D => \sprite_x_reg[15]_1\(15),
      Q => \^sprite_x_reg[15]_0\(15),
      R => '0'
    );
\sprite_x_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y,
      D => \sprite_x_reg[15]_1\(1),
      Q => \^sprite_x_reg[15]_0\(1),
      R => '0'
    );
\sprite_x_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y,
      D => \sprite_x_reg[15]_1\(2),
      Q => \^sprite_x_reg[15]_0\(2),
      R => '0'
    );
\sprite_x_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y,
      D => \sprite_x_reg[15]_1\(3),
      Q => \^sprite_x_reg[15]_0\(3),
      R => '0'
    );
\sprite_x_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y,
      D => \sprite_x_reg[15]_1\(4),
      Q => \^sprite_x_reg[15]_0\(4),
      R => '0'
    );
\sprite_x_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y,
      D => \sprite_x_reg[15]_1\(5),
      Q => \^sprite_x_reg[15]_0\(5),
      R => '0'
    );
\sprite_x_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y,
      D => \sprite_x_reg[15]_1\(6),
      Q => \^sprite_x_reg[15]_0\(6),
      R => '0'
    );
\sprite_x_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y,
      D => \sprite_x_reg[15]_1\(7),
      Q => \^sprite_x_reg[15]_0\(7),
      R => '0'
    );
\sprite_x_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y,
      D => \sprite_x_reg[15]_1\(8),
      Q => \^sprite_x_reg[15]_0\(8),
      R => '0'
    );
\sprite_x_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y,
      D => \sprite_x_reg[15]_1\(9),
      Q => \^sprite_x_reg[15]_0\(9),
      R => '0'
    );
\sprite_y_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y,
      D => D(0),
      Q => \^q\(0),
      R => '0'
    );
\sprite_y_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y,
      D => D(10),
      Q => \^q\(10),
      R => '0'
    );
\sprite_y_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y,
      D => D(11),
      Q => \^q\(11),
      R => '0'
    );
\sprite_y_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y,
      D => D(12),
      Q => \^q\(12),
      R => '0'
    );
\sprite_y_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y,
      D => D(13),
      Q => \^q\(13),
      R => '0'
    );
\sprite_y_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y,
      D => D(14),
      Q => \^q\(14),
      R => '0'
    );
\sprite_y_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y,
      D => D(15),
      Q => \^q\(15),
      R => '0'
    );
\sprite_y_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y,
      D => D(1),
      Q => \^q\(1),
      R => '0'
    );
\sprite_y_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y,
      D => D(2),
      Q => \^q\(2),
      R => '0'
    );
\sprite_y_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y,
      D => D(3),
      Q => \^q\(3),
      R => '0'
    );
\sprite_y_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y,
      D => D(4),
      Q => \^q\(4),
      R => '0'
    );
\sprite_y_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y,
      D => D(5),
      Q => \^q\(5),
      R => '0'
    );
\sprite_y_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y,
      D => D(6),
      Q => \^q\(6),
      R => '0'
    );
\sprite_y_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y,
      D => D(7),
      Q => \^q\(7),
      R => '0'
    );
\sprite_y_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y,
      D => D(8),
      Q => \^q\(8),
      R => '0'
    );
\sprite_y_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => sprite_y,
      D => D(9),
      Q => \^q\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_3_test_card_simple is
  port (
    \o_sy_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sy_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sx_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sx_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sy_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sy_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sx_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bias[1]_i_6__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \color3_carry__0_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \color3_carry__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[1]_i_7\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias[1]_i_7_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \color2_carry__0_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \color2_carry__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[1]_i_7_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias[2]_i_19\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias[2]_i_19_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \color4_inferred__2/i__carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \color4_inferred__2/i__carry__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[2]_i_19_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[2]_i_19_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \color3_inferred__2/i__carry__0_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \color3_inferred__2/i__carry__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[1]_i_6__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[1]_i_6__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \color2_inferred__1/i__carry__0_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \color2_inferred__1/i__carry__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[1]_i_6__0_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias[1]_i_6__0_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \color3_inferred__3/i__carry__0_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \color3_inferred__3/i__carry__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[1]_i_6__0_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_3_test_card_simple : entity is "test_card_simple";
end design_1_HDMI_TOP_0_3_test_card_simple;

architecture STRUCTURE of design_1_HDMI_TOP_0_3_test_card_simple is
  signal \color2_carry__0_n_3\ : STD_LOGIC;
  signal color2_carry_n_0 : STD_LOGIC;
  signal color2_carry_n_1 : STD_LOGIC;
  signal color2_carry_n_2 : STD_LOGIC;
  signal color2_carry_n_3 : STD_LOGIC;
  signal \color2_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \color2_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \color2_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \color2_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \color2_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \color2_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \color2_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \color3_carry__0_n_1\ : STD_LOGIC;
  signal \color3_carry__0_n_2\ : STD_LOGIC;
  signal \color3_carry__0_n_3\ : STD_LOGIC;
  signal color3_carry_n_0 : STD_LOGIC;
  signal color3_carry_n_1 : STD_LOGIC;
  signal color3_carry_n_2 : STD_LOGIC;
  signal color3_carry_n_3 : STD_LOGIC;
  signal \color3_inferred__2/i__carry__0_n_1\ : STD_LOGIC;
  signal \color3_inferred__2/i__carry__0_n_2\ : STD_LOGIC;
  signal \color3_inferred__2/i__carry__0_n_3\ : STD_LOGIC;
  signal \color3_inferred__2/i__carry_n_0\ : STD_LOGIC;
  signal \color3_inferred__2/i__carry_n_1\ : STD_LOGIC;
  signal \color3_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \color3_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal \color3_inferred__3/i__carry__0_n_1\ : STD_LOGIC;
  signal \color3_inferred__3/i__carry__0_n_2\ : STD_LOGIC;
  signal \color3_inferred__3/i__carry__0_n_3\ : STD_LOGIC;
  signal \color3_inferred__3/i__carry_n_0\ : STD_LOGIC;
  signal \color3_inferred__3/i__carry_n_1\ : STD_LOGIC;
  signal \color3_inferred__3/i__carry_n_2\ : STD_LOGIC;
  signal \color3_inferred__3/i__carry_n_3\ : STD_LOGIC;
  signal \color4_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \color4_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \color4_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \color4_inferred__2/i__carry__0_n_1\ : STD_LOGIC;
  signal \color4_inferred__2/i__carry__0_n_2\ : STD_LOGIC;
  signal \color4_inferred__2/i__carry__0_n_3\ : STD_LOGIC;
  signal \color4_inferred__2/i__carry_n_0\ : STD_LOGIC;
  signal \color4_inferred__2/i__carry_n_1\ : STD_LOGIC;
  signal \color4_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \color4_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal NLW_color2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_color2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_color2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_color2_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_color2_inferred__1/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_color3_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_color3_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_color3_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_color3_inferred__2/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_color3_inferred__3/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_color3_inferred__3/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_color4_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_color4_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_color4_inferred__2/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of color2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \color2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \color2_inferred__1/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \color2_inferred__1/i__carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of color3_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \color3_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \color3_inferred__2/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \color3_inferred__2/i__carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \color3_inferred__3/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \color3_inferred__3/i__carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \color4_inferred__1/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \color4_inferred__2/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \color4_inferred__2/i__carry__0\ : label is 11;
begin
color2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => color2_carry_n_0,
      CO(2) => color2_carry_n_1,
      CO(1) => color2_carry_n_2,
      CO(0) => color2_carry_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \color2_carry__0_0\(2 downto 0),
      O(3 downto 0) => NLW_color2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \color2_carry__0_1\(3 downto 0)
    );
\color2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => color2_carry_n_0,
      CO(3 downto 2) => \NLW_color2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \o_sy_reg[15]\(0),
      CO(0) => \color2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \bias[1]_i_6__0\(3),
      DI(0) => '0',
      O(3 downto 0) => \NLW_color2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \bias[1]_i_7_1\(1 downto 0)
    );
\color2_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \color2_inferred__1/i__carry_n_0\,
      CO(2) => \color2_inferred__1/i__carry_n_1\,
      CO(1) => \color2_inferred__1/i__carry_n_2\,
      CO(0) => \color2_inferred__1/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \color2_inferred__1/i__carry__0_0\(2 downto 1),
      DI(1) => '0',
      DI(0) => \color2_inferred__1/i__carry__0_0\(0),
      O(3 downto 0) => \NLW_color2_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \color2_inferred__1/i__carry__0_1\(3 downto 0)
    );
\color2_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \color2_inferred__1/i__carry_n_0\,
      CO(3) => \o_sy_reg[15]_0\(0),
      CO(2) => \color2_inferred__1/i__carry__0_n_1\,
      CO(1) => \color2_inferred__1/i__carry__0_n_2\,
      CO(0) => \color2_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \bias[1]_i_6__0\(3),
      DI(2 downto 1) => B"00",
      DI(0) => \bias[1]_i_6__0_2\(0),
      O(3 downto 0) => \NLW_color2_inferred__1/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias[1]_i_6__0_3\(3 downto 0)
    );
color3_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => color3_carry_n_0,
      CO(2) => color3_carry_n_1,
      CO(1) => color3_carry_n_2,
      CO(0) => color3_carry_n_3,
      CYINIT => '1',
      DI(3) => \bias[1]_i_6__0\(1),
      DI(2 downto 0) => \color3_carry__0_0\(2 downto 0),
      O(3 downto 0) => NLW_color3_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \color3_carry__0_1\(3 downto 0)
    );
\color3_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => color3_carry_n_0,
      CO(3) => \o_sy_reg[9]\(0),
      CO(2) => \color3_carry__0_n_1\,
      CO(1) => \color3_carry__0_n_2\,
      CO(0) => \color3_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \bias[1]_i_7\(2 downto 0),
      DI(0) => \bias[1]_i_6__0\(2),
      O(3 downto 0) => \NLW_color3_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias[1]_i_7_0\(3 downto 0)
    );
\color3_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \color3_inferred__2/i__carry_n_0\,
      CO(2) => \color3_inferred__2/i__carry_n_1\,
      CO(1) => \color3_inferred__2/i__carry_n_2\,
      CO(0) => \color3_inferred__2/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \color3_inferred__2/i__carry__0_0\(1),
      DI(2) => \bias[1]_i_6__0\(0),
      DI(1) => '0',
      DI(0) => \color3_inferred__2/i__carry__0_0\(0),
      O(3 downto 0) => \NLW_color3_inferred__2/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \color3_inferred__2/i__carry__0_1\(3 downto 0)
    );
\color3_inferred__2/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \color3_inferred__2/i__carry_n_0\,
      CO(3) => \o_sy_reg[5]\(0),
      CO(2) => \color3_inferred__2/i__carry__0_n_1\,
      CO(1) => \color3_inferred__2/i__carry__0_n_2\,
      CO(0) => \color3_inferred__2/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \bias[1]_i_6__0_0\(3 downto 0),
      O(3 downto 0) => \NLW_color3_inferred__2/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias[1]_i_6__0_1\(3 downto 0)
    );
\color3_inferred__3/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \color3_inferred__3/i__carry_n_0\,
      CO(2) => \color3_inferred__3/i__carry_n_1\,
      CO(1) => \color3_inferred__3/i__carry_n_2\,
      CO(0) => \color3_inferred__3/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \color3_inferred__3/i__carry__0_0\(2 downto 1),
      DI(1) => '0',
      DI(0) => \color3_inferred__3/i__carry__0_0\(0),
      O(3 downto 0) => \NLW_color3_inferred__3/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \color3_inferred__3/i__carry__0_1\(3 downto 0)
    );
\color3_inferred__3/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \color3_inferred__3/i__carry_n_0\,
      CO(3) => \o_sx_reg[15]_0\(0),
      CO(2) => \color3_inferred__3/i__carry__0_n_1\,
      CO(1) => \color3_inferred__3/i__carry__0_n_2\,
      CO(0) => \color3_inferred__3/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => DI(1),
      DI(2) => '0',
      DI(1) => DI(0),
      DI(0) => '0',
      O(3 downto 0) => \NLW_color3_inferred__3/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias[1]_i_6__0_4\(3 downto 0)
    );
\color4_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_sx_reg[15]\(0),
      CO(2) => \color4_inferred__1/i__carry_n_1\,
      CO(1) => \color4_inferred__1/i__carry_n_2\,
      CO(0) => \color4_inferred__1/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => DI(1),
      DI(2) => '0',
      DI(1 downto 0) => \bias[2]_i_19\(1 downto 0),
      O(3 downto 0) => \NLW_color4_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias[2]_i_19_0\(3 downto 0)
    );
\color4_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \color4_inferred__2/i__carry_n_0\,
      CO(2) => \color4_inferred__2/i__carry_n_1\,
      CO(1) => \color4_inferred__2/i__carry_n_2\,
      CO(0) => \color4_inferred__2/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \color4_inferred__2/i__carry__0_0\(3 downto 0),
      O(3 downto 0) => \NLW_color4_inferred__2/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \color4_inferred__2/i__carry__0_1\(3 downto 0)
    );
\color4_inferred__2/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \color4_inferred__2/i__carry_n_0\,
      CO(3) => \o_sx_reg[14]\(0),
      CO(2) => \color4_inferred__2/i__carry__0_n_1\,
      CO(1) => \color4_inferred__2/i__carry__0_n_2\,
      CO(0) => \color4_inferred__2/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \bias[2]_i_19_1\(3 downto 0),
      O(3 downto 0) => \NLW_color4_inferred__2/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias[2]_i_19_2\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_3_tmds_encoder_HDMI is
  port (
    i_data : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \bias_reg[2]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[4]_0\ : out STD_LOGIC;
    \bias_reg[3]_0\ : out STD_LOGIC;
    \bias_reg[2]_1\ : out STD_LOGIC;
    \bias_reg[1]_0\ : out STD_LOGIC;
    \bias_reg[2]_2\ : out STD_LOGIC;
    RST_BTN : in STD_LOGIC;
    o_tmds0_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    o_clk_1x : in STD_LOGIC;
    \o_tmds_reg[9]_0\ : in STD_LOGIC;
    \bias_reg[4]_1\ : in STD_LOGIC;
    \bias_reg[4]_2\ : in STD_LOGIC;
    \bias[3]_i_3__0\ : in STD_LOGIC;
    \bias_reg[2]_3\ : in STD_LOGIC;
    \bias_reg[4]_3\ : in STD_LOGIC;
    \bias_reg[4]_4\ : in STD_LOGIC;
    \bias_reg[4]_5\ : in STD_LOGIC;
    \bias_reg[4]_6\ : in STD_LOGIC;
    \bias[4]_i_4__0_0\ : in STD_LOGIC;
    \bias_reg[2]_4\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_3_tmds_encoder_HDMI : entity is "tmds_encoder_HDMI";
end design_1_HDMI_TOP_0_3_tmds_encoder_HDMI;

architecture STRUCTURE of design_1_HDMI_TOP_0_3_tmds_encoder_HDMI is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \bias[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_8__0_n_0\ : STD_LOGIC;
  signal \^bias_reg[1]_0\ : STD_LOGIC;
  signal \^bias_reg[2]_1\ : STD_LOGIC;
  signal \^bias_reg[4]_0\ : STD_LOGIC;
  signal \bias_reg[4]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bias[2]_i_14\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \bias[4]_i_20\ : label is "soft_lutpair0";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \bias_reg[1]_0\ <= \^bias_reg[1]_0\;
  \bias_reg[2]_1\ <= \^bias_reg[2]_1\;
  \bias_reg[4]_0\ <= \^bias_reg[4]_0\;
\bias[2]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(0),
      O => \bias_reg[2]_0\
    );
\bias[2]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \bias_reg[2]_4\,
      O => \^bias_reg[1]_0\
    );
\bias[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \bias_reg[2]_3\,
      O => \^bias_reg[2]_1\
    );
\bias[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1E11E"
    )
        port map (
      I0 => \^bias_reg[2]_1\,
      I1 => \^bias_reg[1]_0\,
      I2 => \^q\(2),
      I3 => \bias_reg[4]_2\,
      I4 => \bias[3]_i_3__0\,
      O => \bias_reg[3]_0\
    );
\bias[4]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \^bias_reg[1]_0\,
      I1 => \bias_reg[2]_3\,
      I2 => \^q\(1),
      O => \bias_reg[2]_2\
    );
\bias[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBB0"
    )
        port map (
      I0 => \bias_reg[4]_6\,
      I1 => \bias_reg[4]_2\,
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => \^bias_reg[4]_0\
    );
\bias[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAB54B54554AB4A"
    )
        port map (
      I0 => \bias[4]_i_8__0_n_0\,
      I1 => \bias_reg[4]_3\,
      I2 => \^q\(2),
      I3 => \bias_reg[4]_4\,
      I4 => \bias_reg[4]_5\,
      I5 => \^q\(3),
      O => \bias[4]_i_4__0_n_0\
    );
\bias[4]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000131"
    )
        port map (
      I0 => \^q\(1),
      I1 => \bias_reg[4]_6\,
      I2 => \bias[4]_i_4__0_0\,
      I3 => \^q\(0),
      I4 => \^bias_reg[2]_1\,
      O => \bias[4]_i_8__0_n_0\
    );
\bias_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => SR(0)
    );
\bias_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => SR(0)
    );
\bias_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => SR(0)
    );
\bias_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \bias_reg[4]_i_2_n_0\,
      Q => \^q\(3),
      R => SR(0)
    );
\bias_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bias[4]_i_4__0_n_0\,
      I1 => \bias_reg[4]_1\,
      O => \bias_reg[4]_i_2_n_0\,
      S => \^bias_reg[4]_0\
    );
\o_tmds_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => o_tmds0_in(0),
      Q => i_data(4),
      R => RST_BTN
    );
\o_tmds_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => o_tmds0_in(1),
      Q => i_data(0),
      R => RST_BTN
    );
\o_tmds_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => o_tmds0_in(2),
      Q => i_data(1),
      S => RST_BTN
    );
\o_tmds_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => o_tmds0_in(3),
      Q => i_data(2),
      R => RST_BTN
    );
\o_tmds_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => o_tmds0_in(4),
      Q => i_data(3),
      S => RST_BTN
    );
\o_tmds_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => o_tmds0_in(5),
      Q => i_data(5),
      S => RST_BTN
    );
\o_tmds_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => o_tmds0_in(6),
      Q => i_data(6),
      R => RST_BTN
    );
\o_tmds_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => o_tmds0_in(7),
      Q => i_data(7),
      S => RST_BTN
    );
\o_tmds_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_tmds_reg[9]_0\,
      Q => i_data(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_3_tmds_encoder_HDMI_0 is
  port (
    i_data : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \bias_reg[2]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[2]_1\ : out STD_LOGIC;
    \bias_reg[4]_0\ : out STD_LOGIC;
    \bias_reg[3]_0\ : out STD_LOGIC;
    \bias_reg[1]_0\ : out STD_LOGIC;
    \bias_reg[2]_2\ : out STD_LOGIC;
    \bias_reg[1]_1\ : out STD_LOGIC;
    \bias_reg[2]_3\ : out STD_LOGIC;
    \bias_reg[3]_1\ : out STD_LOGIC;
    RST_BTN : in STD_LOGIC;
    \o_tmds_reg[8]_0\ : in STD_LOGIC;
    o_clk_1x : in STD_LOGIC;
    \o_tmds_reg[7]_0\ : in STD_LOGIC;
    \o_tmds_reg[6]_0\ : in STD_LOGIC;
    \o_tmds_reg[5]_0\ : in STD_LOGIC;
    \o_tmds_reg[4]_0\ : in STD_LOGIC;
    \o_tmds_reg[3]_0\ : in STD_LOGIC;
    \o_tmds_reg[2]_0\ : in STD_LOGIC;
    \o_tmds_reg[1]_0\ : in STD_LOGIC;
    \o_tmds_reg[0]_0\ : in STD_LOGIC;
    \o_tmds_reg[9]_0\ : in STD_LOGIC;
    \o_tmds_reg[3]_1\ : in STD_LOGIC;
    \o_tmds_reg[3]_2\ : in STD_LOGIC;
    \bias_reg[1]_2\ : in STD_LOGIC;
    \bias_reg[1]_3\ : in STD_LOGIC;
    \bias_reg[4]_1\ : in STD_LOGIC;
    \bias_reg[4]_2\ : in STD_LOGIC;
    \bias[2]_i_3__0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[4]_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_3_tmds_encoder_HDMI_0 : entity is "tmds_encoder_HDMI";
end design_1_HDMI_TOP_0_3_tmds_encoder_HDMI_0;

architecture STRUCTURE of design_1_HDMI_TOP_0_3_tmds_encoder_HDMI_0 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \bias[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \bias[4]_i_18_n_0\ : STD_LOGIC;
  signal \^bias_reg[1]_0\ : STD_LOGIC;
  signal \^bias_reg[2]_0\ : STD_LOGIC;
  signal \^bias_reg[2]_2\ : STD_LOGIC;
  signal \^bias_reg[4]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bias[1]_i_1__1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \bias[4]_i_16__0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \bias[4]_i_17\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \bias[4]_i_21\ : label is "soft_lutpair2";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \bias_reg[1]_0\ <= \^bias_reg[1]_0\;
  \bias_reg[2]_0\ <= \^bias_reg[2]_0\;
  \bias_reg[2]_2\ <= \^bias_reg[2]_2\;
  \bias_reg[4]_0\ <= \^bias_reg[4]_0\;
\bias[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"906F9F60"
    )
        port map (
      I0 => \^bias_reg[2]_0\,
      I1 => \bias_reg[1]_2\,
      I2 => \^bias_reg[4]_0\,
      I3 => \^q\(0),
      I4 => \bias_reg[1]_3\,
      O => \bias[1]_i_1__1_n_0\
    );
\bias[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^bias_reg[1]_0\,
      I1 => \^bias_reg[2]_2\,
      O => \bias_reg[1]_1\
    );
\bias[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \bias_reg[4]_2\,
      O => \bias_reg[3]_1\
    );
\bias[4]_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(0),
      I1 => \bias_reg[1]_2\,
      O => \^bias_reg[1]_0\
    );
\bias[4]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \bias[2]_i_3__0\,
      O => \^bias_reg[2]_2\
    );
\bias[4]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \o_tmds_reg[3]_2\,
      O => \bias[4]_i_18_n_0\
    );
\bias[4]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \bias[2]_i_3__0\,
      O => \bias_reg[2]_3\
    );
\bias[4]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005557FFFF5557"
    )
        port map (
      I0 => \o_tmds_reg[3]_1\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(3),
      I5 => \o_tmds_reg[3]_2\,
      O => \^bias_reg[2]_0\
    );
\bias[4]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD22FB04FB0422DD"
    )
        port map (
      I0 => \bias_reg[4]_1\,
      I1 => \^bias_reg[1]_0\,
      I2 => \^bias_reg[2]_2\,
      I3 => \bias[4]_i_18_n_0\,
      I4 => \bias_reg[4]_2\,
      I5 => \^q\(2),
      O => \bias_reg[3]_0\
    );
\bias[4]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEEE0"
    )
        port map (
      I0 => \o_tmds_reg[3]_2\,
      I1 => \o_tmds_reg[3]_1\,
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => \^bias_reg[4]_0\
    );
\bias_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \bias[1]_i_1__1_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\bias_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \bias_reg[4]_3\(0),
      Q => \^q\(1),
      R => SR(0)
    );
\bias_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \bias_reg[4]_3\(1),
      Q => \^q\(2),
      R => SR(0)
    );
\bias_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \bias_reg[4]_3\(2),
      Q => \^q\(3),
      R => SR(0)
    );
\o_tmds[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0000AAA8"
    )
        port map (
      I0 => \o_tmds_reg[3]_1\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(3),
      I5 => \o_tmds_reg[3]_2\,
      O => \bias_reg[2]_1\
    );
\o_tmds_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_tmds_reg[0]_0\,
      Q => i_data(0),
      R => RST_BTN
    );
\o_tmds_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_tmds_reg[1]_0\,
      Q => i_data(1),
      R => RST_BTN
    );
\o_tmds_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_tmds_reg[2]_0\,
      Q => i_data(2),
      S => RST_BTN
    );
\o_tmds_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_tmds_reg[3]_0\,
      Q => i_data(3),
      R => RST_BTN
    );
\o_tmds_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_tmds_reg[4]_0\,
      Q => i_data(4),
      S => RST_BTN
    );
\o_tmds_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_tmds_reg[5]_0\,
      Q => i_data(5),
      R => RST_BTN
    );
\o_tmds_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_tmds_reg[6]_0\,
      Q => i_data(6),
      S => RST_BTN
    );
\o_tmds_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_tmds_reg[7]_0\,
      Q => i_data(7),
      R => RST_BTN
    );
\o_tmds_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_tmds_reg[8]_0\,
      Q => i_data(8),
      S => RST_BTN
    );
\o_tmds_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_tmds_reg[9]_0\,
      Q => i_data(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_3_tmds_encoder_HDMI_1 is
  port (
    i_data : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \bias_reg[1]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[1]_1\ : out STD_LOGIC;
    \bias_reg[1]_2\ : out STD_LOGIC;
    \bias_reg[4]_0\ : out STD_LOGIC;
    \bias_reg[2]_0\ : out STD_LOGIC;
    \bias_reg[2]_1\ : out STD_LOGIC;
    RST_BTN : in STD_LOGIC;
    \o_tmds_reg[8]_0\ : in STD_LOGIC;
    o_clk_1x : in STD_LOGIC;
    \o_tmds_reg[3]_0\ : in STD_LOGIC;
    \o_tmds_reg[2]_0\ : in STD_LOGIC;
    \o_tmds_reg[1]_0\ : in STD_LOGIC;
    \o_tmds_reg[0]_0\ : in STD_LOGIC;
    \o_tmds_reg[9]_0\ : in STD_LOGIC;
    \bias_reg[1]_3\ : in STD_LOGIC;
    \bias_reg[1]_4\ : in STD_LOGIC;
    \bias[4]_i_3\ : in STD_LOGIC;
    \bias[2]_i_2\ : in STD_LOGIC;
    \bias_reg[3]_0\ : in STD_LOGIC;
    \bias_reg[3]_1\ : in STD_LOGIC;
    \bias_reg[3]_2\ : in STD_LOGIC;
    \bias_reg[3]_3\ : in STD_LOGIC;
    \bias_reg[1]_5\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[4]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_3_tmds_encoder_HDMI_1 : entity is "tmds_encoder_HDMI";
end design_1_HDMI_TOP_0_3_tmds_encoder_HDMI_1;

architecture STRUCTURE of design_1_HDMI_TOP_0_3_tmds_encoder_HDMI_1 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \bias[1]_i_1_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2_n_0\ : STD_LOGIC;
  signal \bias[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \bias[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \^bias_reg[1]_1\ : STD_LOGIC;
  signal \^bias_reg[1]_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \^bias_reg[4]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bias[2]_i_6__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \bias[3]_i_4__1\ : label is "soft_lutpair3";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \bias_reg[1]_1\ <= \^bias_reg[1]_1\;
  \bias_reg[1]_2\ <= \^bias_reg[1]_2\;
  \bias_reg[4]_0\ <= \^bias_reg[4]_0\;
\bias[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBB4BEE1"
    )
        port map (
      I0 => \^bias_reg[1]_2\,
      I1 => \^bias_reg[4]_0\,
      I2 => \^q\(0),
      I3 => \bias_reg[1]_5\,
      I4 => \bias_reg[1]_4\,
      O => \bias[1]_i_1_n_0\
    );
\bias[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99999998"
    )
        port map (
      I0 => \bias_reg[1]_3\,
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(1),
      O => \^bias_reg[4]_0\
    );
\bias[2]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^bias_reg[1]_1\,
      O => \bias_reg[2]_1\
    );
\bias[2]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \bias[2]_i_2\,
      O => \^bias_reg[1]_1\
    );
\bias[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F90909F909F9F90"
    )
        port map (
      I0 => \bias[3]_i_4__1_n_0\,
      I1 => \bias[3]_i_5__0_n_0\,
      I2 => \^bias_reg[4]_0\,
      I3 => \bias_reg[3]_1\,
      I4 => \bias_reg[3]_2\,
      I5 => \bias_reg[3]_3\,
      O => \bias[3]_i_2_n_0\
    );
\bias[3]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bias_reg[1]_1\,
      I1 => \^q\(1),
      O => \bias[3]_i_4__1_n_0\
    );
\bias[3]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \bias[4]_i_3\,
      O => \bias[3]_i_5__0_n_0\
    );
\bias[4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => \^bias_reg[1]_2\
    );
\bias[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF0877878870FF0"
    )
        port map (
      I0 => \^bias_reg[1]_1\,
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \bias_reg[1]_3\,
      I4 => \bias[4]_i_3\,
      I5 => \^q\(2),
      O => \bias_reg[2]_0\
    );
\bias_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \bias[1]_i_1_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\bias_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \bias_reg[4]_1\(0),
      Q => \^q\(1),
      R => SR(0)
    );
\bias_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \bias_reg[3]_i_1_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\bias_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bias[3]_i_2_n_0\,
      I1 => \bias_reg[3]_0\,
      O => \bias_reg[3]_i_1_n_0\,
      S => \^bias_reg[1]_2\
    );
\bias_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \bias_reg[4]_1\(1),
      Q => \^q\(3),
      R => SR(0)
    );
\o_tmds[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFB"
    )
        port map (
      I0 => \bias_reg[1]_3\,
      I1 => \bias_reg[1]_4\,
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \bias_reg[1]_0\
    );
\o_tmds_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_tmds_reg[0]_0\,
      Q => i_data(0),
      R => RST_BTN
    );
\o_tmds_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_tmds_reg[1]_0\,
      Q => i_data(1),
      R => RST_BTN
    );
\o_tmds_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_tmds_reg[2]_0\,
      Q => i_data(2),
      S => RST_BTN
    );
\o_tmds_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_tmds_reg[3]_0\,
      Q => i_data(3),
      R => RST_BTN
    );
\o_tmds_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_tmds_reg[8]_0\,
      Q => i_data(4),
      S => RST_BTN
    );
\o_tmds_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_tmds_reg[9]_0\,
      Q => i_data(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_3_HDMI_generator is
  port (
    i_rst_oserdes : out STD_LOGIC;
    \bias_reg[1]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[1]_0\ : out STD_LOGIC;
    \bias_reg[2]\ : out STD_LOGIC;
    \bias_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[2]_0\ : out STD_LOGIC;
    \bias_reg[4]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[2]_1\ : out STD_LOGIC;
    \bias_reg[1]_1\ : out STD_LOGIC;
    \bias_reg[4]_1\ : out STD_LOGIC;
    \bias_reg[2]_2\ : out STD_LOGIC;
    \bias_reg[4]_2\ : out STD_LOGIC;
    \bias_reg[3]\ : out STD_LOGIC;
    \bias_reg[2]_3\ : out STD_LOGIC;
    \bias_reg[1]_2\ : out STD_LOGIC;
    \bias_reg[2]_4\ : out STD_LOGIC;
    \bias_reg[4]_3\ : out STD_LOGIC;
    \bias_reg[3]_0\ : out STD_LOGIC;
    \bias_reg[1]_3\ : out STD_LOGIC;
    \bias_reg[2]_5\ : out STD_LOGIC;
    \bias_reg[1]_4\ : out STD_LOGIC;
    \bias_reg[2]_6\ : out STD_LOGIC;
    \bias_reg[3]_1\ : out STD_LOGIC;
    \bias_reg[2]_7\ : out STD_LOGIC;
    o_data : out STD_LOGIC;
    \o_tmds_reg[0]\ : out STD_LOGIC;
    \o_tmds_reg[0]_0\ : out STD_LOGIC;
    o_rst_reg : out STD_LOGIC;
    RST_BTN : in STD_LOGIC;
    o_tmds0_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    o_clk_1x : in STD_LOGIC;
    \o_tmds_reg[8]\ : in STD_LOGIC;
    \o_tmds_reg[7]\ : in STD_LOGIC;
    \o_tmds_reg[6]\ : in STD_LOGIC;
    \o_tmds_reg[5]\ : in STD_LOGIC;
    \o_tmds_reg[4]\ : in STD_LOGIC;
    \o_tmds_reg[3]\ : in STD_LOGIC;
    \o_tmds_reg[2]\ : in STD_LOGIC;
    \o_tmds_reg[1]\ : in STD_LOGIC;
    \o_tmds_reg[0]_1\ : in STD_LOGIC;
    \o_tmds_reg[8]_0\ : in STD_LOGIC;
    \o_tmds_reg[3]_0\ : in STD_LOGIC;
    \o_tmds_reg[2]_0\ : in STD_LOGIC;
    \o_tmds_reg[1]_0\ : in STD_LOGIC;
    \o_tmds_reg[0]_2\ : in STD_LOGIC;
    \o_tmds_reg[9]\ : in STD_LOGIC;
    \o_tmds_reg[9]_0\ : in STD_LOGIC;
    \o_tmds_reg[9]_1\ : in STD_LOGIC;
    \bias_reg[1]_5\ : in STD_LOGIC;
    \bias_reg[1]_6\ : in STD_LOGIC;
    \bias[4]_i_3\ : in STD_LOGIC;
    \bias[2]_i_2\ : in STD_LOGIC;
    \o_tmds_reg[3]_1\ : in STD_LOGIC;
    \o_tmds_reg[3]_2\ : in STD_LOGIC;
    \bias_reg[3]_2\ : in STD_LOGIC;
    \bias_reg[3]_3\ : in STD_LOGIC;
    \bias_reg[3]_4\ : in STD_LOGIC;
    \bias_reg[3]_5\ : in STD_LOGIC;
    \bias_reg[1]_7\ : in STD_LOGIC;
    \bias_reg[4]_4\ : in STD_LOGIC;
    \bias_reg[4]_5\ : in STD_LOGIC;
    \bias[3]_i_3__0\ : in STD_LOGIC;
    \bias_reg[2]_8\ : in STD_LOGIC;
    \bias_reg[4]_6\ : in STD_LOGIC;
    \bias_reg[4]_7\ : in STD_LOGIC;
    \bias_reg[4]_8\ : in STD_LOGIC;
    \bias_reg[4]_9\ : in STD_LOGIC;
    \bias_reg[1]_8\ : in STD_LOGIC;
    \bias_reg[1]_9\ : in STD_LOGIC;
    \bias_reg[4]_10\ : in STD_LOGIC;
    \bias_reg[4]_11\ : in STD_LOGIC;
    \bias[2]_i_3__0\ : in STD_LOGIC;
    \bias_reg[2]_9\ : in STD_LOGIC;
    o_clk_5x : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias_reg[4]_12\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias_reg[4]_13\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_3_HDMI_generator : entity is "HDMI_generator";
end design_1_HDMI_TOP_0_3_HDMI_generator;

architecture STRUCTURE of design_1_HDMI_TOP_0_3_HDMI_generator is
  signal \^i_rst_oserdes\ : STD_LOGIC;
  signal tmds_ch0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tmds_ch1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tmds_ch2 : STD_LOGIC_VECTOR ( 9 downto 0 );
begin
  i_rst_oserdes <= \^i_rst_oserdes\;
async_reset_instance: entity work.design_1_HDMI_TOP_0_3_async_reset
     port map (
      RST_BTN => RST_BTN,
      i_rst_oserdes => \^i_rst_oserdes\,
      o_clk_1x => o_clk_1x
    );
encode_ch0: entity work.design_1_HDMI_TOP_0_3_tmds_encoder_HDMI
     port map (
      D(2 downto 0) => D(2 downto 0),
      Q(3 downto 0) => \bias_reg[4]\(3 downto 0),
      RST_BTN => RST_BTN,
      SR(0) => SR(0),
      \bias[3]_i_3__0\ => \bias[3]_i_3__0\,
      \bias[4]_i_4__0_0\ => \bias_reg[1]_8\,
      \bias_reg[1]_0\ => \bias_reg[1]_2\,
      \bias_reg[2]_0\ => \bias_reg[2]\,
      \bias_reg[2]_1\ => \bias_reg[2]_3\,
      \bias_reg[2]_2\ => \bias_reg[2]_4\,
      \bias_reg[2]_3\ => \bias_reg[2]_8\,
      \bias_reg[2]_4\ => \bias_reg[2]_9\,
      \bias_reg[3]_0\ => \bias_reg[3]\,
      \bias_reg[4]_0\ => \bias_reg[4]_2\,
      \bias_reg[4]_1\ => \bias_reg[4]_4\,
      \bias_reg[4]_2\ => \bias_reg[4]_5\,
      \bias_reg[4]_3\ => \bias_reg[4]_6\,
      \bias_reg[4]_4\ => \bias_reg[4]_7\,
      \bias_reg[4]_5\ => \bias_reg[4]_8\,
      \bias_reg[4]_6\ => \bias_reg[4]_9\,
      i_data(8 downto 5) => tmds_ch0(9 downto 6),
      i_data(4) => tmds_ch0(0),
      i_data(3 downto 0) => tmds_ch0(4 downto 1),
      o_clk_1x => o_clk_1x,
      o_tmds0_in(7 downto 0) => o_tmds0_in(7 downto 0),
      \o_tmds_reg[9]_0\ => \o_tmds_reg[9]\
    );
encode_ch1: entity work.design_1_HDMI_TOP_0_3_tmds_encoder_HDMI_0
     port map (
      Q(3 downto 0) => \bias_reg[4]_0\(3 downto 0),
      RST_BTN => RST_BTN,
      SR(0) => SR(0),
      \bias[2]_i_3__0\ => \bias[2]_i_3__0\,
      \bias_reg[1]_0\ => \bias_reg[1]_3\,
      \bias_reg[1]_1\ => \bias_reg[1]_4\,
      \bias_reg[1]_2\ => \bias_reg[1]_9\,
      \bias_reg[1]_3\ => \bias_reg[1]_8\,
      \bias_reg[2]_0\ => \bias_reg[2]_0\,
      \bias_reg[2]_1\ => \bias_reg[2]_1\,
      \bias_reg[2]_2\ => \bias_reg[2]_5\,
      \bias_reg[2]_3\ => \bias_reg[2]_6\,
      \bias_reg[3]_0\ => \bias_reg[3]_0\,
      \bias_reg[3]_1\ => \bias_reg[3]_1\,
      \bias_reg[4]_0\ => \bias_reg[4]_3\,
      \bias_reg[4]_1\ => \bias_reg[4]_10\,
      \bias_reg[4]_2\ => \bias_reg[4]_11\,
      \bias_reg[4]_3\(2 downto 0) => \bias_reg[4]_12\(2 downto 0),
      i_data(9 downto 0) => tmds_ch1(9 downto 0),
      o_clk_1x => o_clk_1x,
      \o_tmds_reg[0]_0\ => \o_tmds_reg[0]_1\,
      \o_tmds_reg[1]_0\ => \o_tmds_reg[1]\,
      \o_tmds_reg[2]_0\ => \o_tmds_reg[2]\,
      \o_tmds_reg[3]_0\ => \o_tmds_reg[3]\,
      \o_tmds_reg[3]_1\ => \o_tmds_reg[3]_1\,
      \o_tmds_reg[3]_2\ => \o_tmds_reg[3]_2\,
      \o_tmds_reg[4]_0\ => \o_tmds_reg[4]\,
      \o_tmds_reg[5]_0\ => \o_tmds_reg[5]\,
      \o_tmds_reg[6]_0\ => \o_tmds_reg[6]\,
      \o_tmds_reg[7]_0\ => \o_tmds_reg[7]\,
      \o_tmds_reg[8]_0\ => \o_tmds_reg[8]\,
      \o_tmds_reg[9]_0\ => \o_tmds_reg[9]_0\
    );
encode_ch2: entity work.design_1_HDMI_TOP_0_3_tmds_encoder_HDMI_1
     port map (
      Q(3 downto 0) => Q(3 downto 0),
      RST_BTN => RST_BTN,
      SR(0) => SR(0),
      \bias[2]_i_2\ => \bias[2]_i_2\,
      \bias[4]_i_3\ => \bias[4]_i_3\,
      \bias_reg[1]_0\ => \bias_reg[1]\,
      \bias_reg[1]_1\ => \bias_reg[1]_0\,
      \bias_reg[1]_2\ => \bias_reg[1]_1\,
      \bias_reg[1]_3\ => \bias_reg[1]_5\,
      \bias_reg[1]_4\ => \bias_reg[1]_6\,
      \bias_reg[1]_5\ => \bias_reg[1]_7\,
      \bias_reg[2]_0\ => \bias_reg[2]_2\,
      \bias_reg[2]_1\ => \bias_reg[2]_7\,
      \bias_reg[3]_0\ => \bias_reg[3]_2\,
      \bias_reg[3]_1\ => \bias_reg[3]_3\,
      \bias_reg[3]_2\ => \bias_reg[3]_4\,
      \bias_reg[3]_3\ => \bias_reg[3]_5\,
      \bias_reg[4]_0\ => \bias_reg[4]_1\,
      \bias_reg[4]_1\(1 downto 0) => \bias_reg[4]_13\(1 downto 0),
      i_data(5 downto 4) => tmds_ch2(9 downto 8),
      i_data(3 downto 0) => tmds_ch2(3 downto 0),
      o_clk_1x => o_clk_1x,
      \o_tmds_reg[0]_0\ => \o_tmds_reg[0]_2\,
      \o_tmds_reg[1]_0\ => \o_tmds_reg[1]_0\,
      \o_tmds_reg[2]_0\ => \o_tmds_reg[2]_0\,
      \o_tmds_reg[3]_0\ => \o_tmds_reg[3]_0\,
      \o_tmds_reg[8]_0\ => \o_tmds_reg[8]_0\,
      \o_tmds_reg[9]_0\ => \o_tmds_reg[9]_1\
    );
serialize_ch0: entity work.design_1_HDMI_TOP_0_3_serializer_10to1
     port map (
      i_data(8 downto 5) => tmds_ch0(9 downto 6),
      i_data(4) => tmds_ch0(0),
      i_data(3 downto 0) => tmds_ch0(4 downto 1),
      i_rst_oserdes => \^i_rst_oserdes\,
      o_clk_1x => o_clk_1x,
      o_clk_5x => o_clk_5x,
      o_data => o_data
    );
serialize_ch1: entity work.design_1_HDMI_TOP_0_3_serializer_10to1_2
     port map (
      i_data(9 downto 0) => tmds_ch1(9 downto 0),
      i_rst_oserdes => \^i_rst_oserdes\,
      o_clk_1x => o_clk_1x,
      o_clk_5x => o_clk_5x,
      \o_tmds_reg[0]\ => \o_tmds_reg[0]\
    );
serialize_ch2: entity work.design_1_HDMI_TOP_0_3_serializer_10to1_3
     port map (
      i_data(5 downto 4) => tmds_ch2(9 downto 8),
      i_data(3 downto 0) => tmds_ch2(3 downto 0),
      i_rst_oserdes => \^i_rst_oserdes\,
      o_clk_1x => o_clk_1x,
      o_clk_5x => o_clk_5x,
      \o_tmds_reg[0]\ => \o_tmds_reg[0]_0\
    );
serialize_chc: entity work.design_1_HDMI_TOP_0_3_serializer_10to1_4
     port map (
      i_rst_oserdes => \^i_rst_oserdes\,
      o_clk_1x => o_clk_1x,
      o_clk_5x => o_clk_5x,
      o_rst_reg => o_rst_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_3_gfx is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \sprite_x_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \o_state_reg[2]\ : out STD_LOGIC;
    \o_state_reg[1]\ : out STD_LOGIC;
    \o_state_reg[0]\ : out STD_LOGIC;
    \o_sy_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sy_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sx_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sx_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sy_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sy_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sx_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \o_sy_reg[15]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sy_reg[15]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \sprite_x_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x[3]_i_22\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x[7]_i_25\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    life : out STD_LOGIC_VECTOR ( 1 downto 0 );
    seed1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    seed1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    seed1_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \seed1_reg[8]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \seed1_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \seed1_reg[4]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_y[7]_i_29\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_y[3]_i_22\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y[3]_i_31\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y[10]_i_22\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \seed2_reg[12]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \seed2_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[6]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[14]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[2]\ : out STD_LOGIC;
    \sprite_x_reg[1]\ : out STD_LOGIC;
    \sprite_x_reg[3]\ : out STD_LOGIC;
    \sprite_y_reg[0]_0\ : out STD_LOGIC;
    \o_sx_reg[3]\ : out STD_LOGIC;
    \sprite_x_reg[0]\ : out STD_LOGIC;
    \o_tmds_reg[0]_i_25\ : out STD_LOGIC;
    \seed1_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \seed2_reg[8]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \seed2_reg[4]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \seed2_reg[12]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \seed2_reg[16]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed2_reg : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \seed2_reg[5]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \seed2_reg[5]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \seed2_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \seed2_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \seed2_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \seed2_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \seed2_reg[8]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \seed2_reg[12]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \seed2_reg[16]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed2_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed2_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed2_reg_2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \seed2_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \seed2_reg[7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \seed2_reg[9]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \seed2_reg[13]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed2_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed2_reg_4 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \seed2_reg[16]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \seed2_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \seed2_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \seed2_reg[7]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \seed2_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \seed2_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \seed2_reg[16]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_y[7]_i_21\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[10]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    seed3_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    seed3_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_7 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    seed3_reg_8 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    seed3_reg_9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_10 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_11 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_12 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_13 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_14 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    seed3_reg_16 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    seed3_reg_17 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_18 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_19 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_20 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_21 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    seed3_reg_22 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    seed3_reg_23 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    seed3_reg_24 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_25 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    seed3_reg_27 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    seed3_reg_28 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_29 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_y_speed[2]_i_125\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed[2]_i_102\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_y_speed[2]_i_77\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed[2]_i_58\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed[2]_i_22\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed[2]_i_39\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_life_reg[0]\ : out STD_LOGIC;
    \sprite_y_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \o_sy_reg[15]_3\ : out STD_LOGIC;
    \o_sx_reg[5]\ : out STD_LOGIC;
    \bias[1]_i_4__1\ : out STD_LOGIC;
    \o_state_reg[0]_0\ : out STD_LOGIC;
    \sprite_y_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_life_reg[1]\ : out STD_LOGIC;
    \o_life_reg[1]_0\ : out STD_LOGIC;
    \o_sx_reg[8]\ : out STD_LOGIC;
    hit_reg : out STD_LOGIC;
    restart : in STD_LOGIC;
    v_sync : in STD_LOGIC;
    \o_tmds_reg[0]_i_34\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \color3_carry__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \color3_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[1]_i_7\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias[1]_i_7_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \color2_carry__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \color2_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[1]_i_7_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \o_tmds_reg[0]_i_32\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bias[2]_i_19\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias[2]_i_19_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \color4_inferred__2/i__carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \color4_inferred__2/i__carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[2]_i_19_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[2]_i_19_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \color3_inferred__2/i__carry__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \color3_inferred__2/i__carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[1]_i_6__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[1]_i_6__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \color2_inferred__1/i__carry__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \color2_inferred__1/i__carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[1]_i_6__0_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias[1]_i_6__0_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \color3_inferred__3/i__carry__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \color3_inferred__3/i__carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[1]_i_6__0_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias[1]_i_6__0_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \_inferred__1/i__carry__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \_inferred__1/i__carry__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \_inferred__1/i__carry__2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \_inferred__1/i__carry__3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[1]_i_19\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_hit_y0_carry__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_hit_y0_carry__0_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias[1]_i_19_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[1]_i_19_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \_inferred__1/i__carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \_inferred__1/i__carry__1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \_inferred__1/i__carry__1_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \_inferred__1/i__carry__2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \_inferred__1/i__carry__3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[1]_i_13\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \_inferred__2/i__carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \_inferred__2/i__carry__1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \_inferred__2/i__carry__1_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \_inferred__2/i__carry__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \_inferred__2/i__carry__3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[1]_i_13_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_hit_y0_carry__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[1]_i_13_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_hit_x0_carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[1]_i_13_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_tmds[0]_i_6\ : in STD_LOGIC;
    \o_tmds[0]_i_10\ : in STD_LOGIC;
    \o_tmds[0]_i_6_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \o_tmds[0]_i_6_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[3]_i_122\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x[11]_i_14\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x[11]_i_14_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_y_reg[3]_i_283\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_y[3]_i_250\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y[3]_i_247\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y[3]_i_204\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y[3]_i_140\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_y_reg[3]_i_139\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[3]_i_139_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[3]_i_98\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[3]_i_38\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_y_reg[3]_i_38_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_y_reg[3]_i_23\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[3]_i_23_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[3]_i_14\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[3]_i_14_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[10]_i_11\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[10]_i_11_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[10]_i_11_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[10]_i_11_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y[7]_i_18\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_y[7]_i_18_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y[7]_i_13\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_y[7]_i_13_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y[10]_i_14\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y[10]_i_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y[10]_i_8_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \o_tmds_reg[0]_i_63\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \o_tmds_reg[0]_i_63_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \o_tmds_reg[0]_i_34_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \o_tmds_reg[0]_i_23\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \o_tmds[0]_i_11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \o_tmds_reg[0]_i_22\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \o_tmds_reg[0]_i_22_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \o_tmds[0]_i_11_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[11]_i_24\ : in STD_LOGIC;
    \sprite_y_speed_reg[2]_i_163\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_y_speed_reg[2]_i_163_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_y_speed_reg[2]_i_117\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed_reg[2]_i_117_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed[2]_i_89\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed[2]_i_89_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed[2]_i_87\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed[2]_i_87_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed[2]_i_42\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed[2]_i_42_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed[2]_i_26\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed[2]_i_26_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed[2]_i_16\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_y_speed[2]_i_16_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed_reg[2]_i_24\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_y_speed_reg[2]_i_24_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_y_speed_reg[2]_i_24_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_y_speed_reg[2]_i_14\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_y_speed_reg[2]_i_11\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed_reg[2]_i_11_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed[2]_i_13\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed[2]_i_13_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed[2]_i_12\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias[1]_i_16\ : in STD_LOGIC;
    btn1 : in STD_LOGIC;
    \sprite_x_reg[7]_i_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[10]_i_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed_reg[2]_i_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    btn2 : in STD_LOGIC;
    \o_tmds[4]_i_4\ : in STD_LOGIC;
    \bias[1]_i_3__1\ : in STD_LOGIC;
    \bias[1]_i_6\ : in STD_LOGIC;
    \bias[1]_i_6_0\ : in STD_LOGIC;
    \bias[1]_i_6_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_3_gfx : entity is "gfx";
end design_1_HDMI_TOP_0_3_gfx;

architecture STRUCTURE of design_1_HDMI_TOP_0_3_gfx is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ball_n_100 : STD_LOGIC;
  signal ball_n_101 : STD_LOGIC;
  signal ball_n_102 : STD_LOGIC;
  signal ball_n_225 : STD_LOGIC;
  signal ball_n_358 : STD_LOGIC;
  signal ball_n_359 : STD_LOGIC;
  signal ball_n_37 : STD_LOGIC;
  signal ball_n_38 : STD_LOGIC;
  signal ball_n_39 : STD_LOGIC;
  signal ball_n_51 : STD_LOGIC;
  signal ball_n_52 : STD_LOGIC;
  signal ball_n_53 : STD_LOGIC;
  signal ball_n_56 : STD_LOGIC;
  signal ball_n_57 : STD_LOGIC;
  signal ball_n_61 : STD_LOGIC;
  signal ball_n_62 : STD_LOGIC;
  signal ball_n_90 : STD_LOGIC;
  signal ball_n_91 : STD_LOGIC;
  signal ball_n_92 : STD_LOGIC;
  signal ball_n_93 : STD_LOGIC;
  signal ball_n_94 : STD_LOGIC;
  signal ball_n_95 : STD_LOGIC;
  signal ball_n_96 : STD_LOGIC;
  signal ball_n_97 : STD_LOGIC;
  signal ball_n_98 : STD_LOGIC;
  signal ball_n_99 : STD_LOGIC;
  signal ball_position_x : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ball_position_y : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal o_state210_in : STD_LOGIC;
  signal o_state3 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \o_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \^o_state_reg[0]\ : STD_LOGIC;
  signal \^o_state_reg[1]\ : STD_LOGIC;
  signal \^o_state_reg[2]\ : STD_LOGIC;
  signal racket_n_31 : STD_LOGIC;
  signal racket_n_32 : STD_LOGIC;
  signal racket_n_48 : STD_LOGIC;
  signal racket_position : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal seed4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sprite_x : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \sprite_x_direction__0\ : STD_LOGIC;
  signal sprite_x_direction_i_1_n_0 : STD_LOGIC;
  signal sprite_y : STD_LOGIC;
  signal \sprite_y_direction__0\ : STD_LOGIC;
  signal sprite_y_direction_i_1_n_0 : STD_LOGIC;
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  \o_state_reg[0]\ <= \^o_state_reg[0]\;
  \o_state_reg[1]\ <= \^o_state_reg[1]\;
  \o_state_reg[2]\ <= \^o_state_reg[2]\;
ball: entity work.design_1_HDMI_TOP_0_3_ball_compositor
     port map (
      CO(0) => o_state210_in,
      DI(3) => ball_n_90,
      DI(2) => ball_n_91,
      DI(1) => ball_n_92,
      DI(0) => ball_n_93,
      E(0) => sprite_x(15),
      O(2 downto 0) => O(2 downto 0),
      Q(15 downto 0) => \^q\(15 downto 0),
      S(0) => ball_n_102,
      \bias[1]_i_16\ => \bias[1]_i_16\,
      \bias[1]_i_3__1\ => \bias[1]_i_3__1\,
      \bias[1]_i_4__1\ => \bias[1]_i_4__1\,
      \bias[1]_i_6\ => \bias[1]_i_6\,
      \bias[1]_i_6_0\ => \bias[1]_i_6_0\,
      \bias[1]_i_6_1\ => \bias[1]_i_6_1\,
      \o_ball_position_x_reg[15]_0\(15 downto 0) => ball_position_x(15 downto 0),
      \o_ball_position_y_reg[15]_0\(15 downto 0) => ball_position_y(15 downto 0),
      \o_life_reg[0]_0\ => life(0),
      \o_life_reg[0]_1\ => ball_n_61,
      \o_life_reg[0]_2\ => \o_life_reg[0]\,
      \o_life_reg[1]_0\ => life(1),
      \o_life_reg[1]_1\ => \o_life_reg[1]\,
      \o_life_reg[1]_2\ => \o_life_reg[1]_0\,
      o_state3(14 downto 0) => o_state3(15 downto 1),
      \o_state_reg[0]_0\ => \^o_state_reg[0]\,
      \o_state_reg[0]_1\ => ball_n_51,
      \o_state_reg[0]_2\ => ball_n_52,
      \o_state_reg[0]_3\ => \o_state_reg[0]_0\,
      \o_state_reg[1]_0\ => \^o_state_reg[1]\,
      \o_state_reg[1]_1\ => \o_state[1]_i_1_n_0\,
      \o_state_reg[2]_0\ => \^o_state_reg[2]\,
      \o_state_reg[2]_i_28_0\(1) => racket_n_31,
      \o_state_reg[2]_i_28_0\(0) => racket_n_32,
      \o_state_reg[2]_i_7\(12 downto 5) => racket_position(15 downto 8),
      \o_state_reg[2]_i_7\(4 downto 2) => racket_position(6 downto 4),
      \o_state_reg[2]_i_7\(1 downto 0) => racket_position(1 downto 0),
      \o_sx_reg[3]\ => \o_sx_reg[3]\,
      \o_sx_reg[5]\ => \o_sx_reg[5]\,
      \o_sx_reg[8]\ => \o_sx_reg[8]\,
      \o_sy_reg[15]\ => \o_sy_reg[15]_3\,
      \o_tmds[0]_i_10_0\ => \o_tmds[0]_i_10\,
      \o_tmds[0]_i_11_0\(0) => \o_tmds[0]_i_11\(0),
      \o_tmds[0]_i_11_1\(0) => \o_tmds[0]_i_11_0\(0),
      \o_tmds[0]_i_6\ => \o_tmds[0]_i_6\,
      \o_tmds[0]_i_6_0\(0) => \o_tmds[0]_i_6_0\(0),
      \o_tmds[0]_i_6_1\(0) => \o_tmds[0]_i_6_1\(0),
      \o_tmds[4]_i_4\ => \o_tmds[4]_i_4\,
      \o_tmds_reg[0]_i_22_0\(0) => \o_tmds_reg[0]_i_22\(0),
      \o_tmds_reg[0]_i_22_1\(2 downto 0) => \o_tmds_reg[0]_i_22_0\(2 downto 0),
      \o_tmds_reg[0]_i_23_0\(1 downto 0) => \o_tmds_reg[0]_i_23\(1 downto 0),
      \o_tmds_reg[0]_i_25\ => \o_tmds_reg[0]_i_25\,
      \o_tmds_reg[0]_i_32_0\(15 downto 0) => \o_tmds_reg[0]_i_32\(15 downto 0),
      \o_tmds_reg[0]_i_34_0\(15 downto 0) => \o_tmds_reg[0]_i_34\(15 downto 0),
      \o_tmds_reg[0]_i_34_1\(1 downto 0) => \o_tmds_reg[0]_i_34_0\(1 downto 0),
      \o_tmds_reg[0]_i_63_0\(0) => \o_tmds_reg[0]_i_63\(0),
      \o_tmds_reg[0]_i_63_1\(0) => \o_tmds_reg[0]_i_63_0\(0),
      prev_restart_reg_0 => ball_n_38,
      restart => restart,
      restart_0 => ball_n_56,
      \seed1_reg[4]_0\(1 downto 0) => \seed1_reg[4]\(1 downto 0),
      \seed1_reg[6]_0\(3 downto 0) => \seed1_reg[6]\(3 downto 0),
      \seed1_reg[6]_1\(0) => \seed1_reg[6]_0\(0),
      \seed1_reg[8]_0\(2 downto 0) => \seed1_reg[8]\(2 downto 0),
      seed1_reg_0(0) => seed1_reg(0),
      seed1_reg_1(0) => seed1_reg_0(0),
      seed1_reg_2(0) => seed1_reg_1(0),
      \seed2_reg[0]_0\(3 downto 0) => \seed2_reg[0]\(3 downto 0),
      \seed2_reg[0]_1\(3 downto 0) => \seed2_reg[0]_0\(3 downto 0),
      \seed2_reg[11]_0\(3 downto 0) => \seed2_reg[11]\(3 downto 0),
      \seed2_reg[11]_1\(3 downto 0) => \seed2_reg[11]_0\(3 downto 0),
      \seed2_reg[12]_0\(2 downto 0) => \seed2_reg[12]\(2 downto 0),
      \seed2_reg[12]_1\(3 downto 0) => \seed2_reg[12]_0\(3 downto 0),
      \seed2_reg[12]_2\(3 downto 0) => \seed2_reg[12]_1\(3 downto 0),
      \seed2_reg[13]_0\(3 downto 0) => \seed2_reg[13]\(3 downto 0),
      \seed2_reg[15]_0\(0) => \seed2_reg[15]\(0),
      \seed2_reg[15]_1\(3 downto 0) => \seed2_reg[15]_0\(3 downto 0),
      \seed2_reg[16]_0\(3 downto 0) => \seed2_reg[16]\(3 downto 0),
      \seed2_reg[16]_1\(3 downto 0) => \seed2_reg[16]_0\(3 downto 0),
      \seed2_reg[16]_2\(0) => \seed2_reg[16]_1\(0),
      \seed2_reg[16]_3\(1 downto 0) => \seed2_reg[16]_2\(1 downto 0),
      \seed2_reg[2]_0\(2 downto 0) => \seed2_reg[2]\(2 downto 0),
      \seed2_reg[4]_0\(1 downto 0) => \seed2_reg[4]\(1 downto 0),
      \seed2_reg[4]_1\(0) => \seed2_reg[4]_0\(0),
      \seed2_reg[5]_0\(3 downto 0) => \seed2_reg[5]\(3 downto 0),
      \seed2_reg[5]_1\(3 downto 0) => \seed2_reg[5]_0\(3 downto 0),
      \seed2_reg[7]_0\(3 downto 0) => \seed2_reg[7]\(3 downto 0),
      \seed2_reg[7]_1\(3 downto 0) => \seed2_reg[7]_0\(3 downto 0),
      \seed2_reg[7]_2\(3 downto 0) => \seed2_reg[7]_1\(3 downto 0),
      \seed2_reg[7]_3\(3 downto 0) => \seed2_reg[7]_2\(3 downto 0),
      \seed2_reg[8]_0\(3 downto 0) => \seed2_reg[8]\(3 downto 0),
      \seed2_reg[8]_1\(3 downto 0) => \seed2_reg[8]_0\(3 downto 0),
      \seed2_reg[9]_0\(3 downto 0) => \seed2_reg[9]\(3 downto 0),
      seed2_reg_0(2 downto 0) => seed2_reg(2 downto 0),
      seed2_reg_1(3 downto 0) => seed2_reg_0(3 downto 0),
      seed2_reg_2(3 downto 0) => seed2_reg_1(3 downto 0),
      seed2_reg_3(1 downto 0) => seed2_reg_2(1 downto 0),
      seed2_reg_4(3 downto 0) => seed2_reg_3(3 downto 0),
      seed2_reg_5(2 downto 0) => seed2_reg_4(2 downto 0),
      seed3_reg_0(0) => seed3_reg(0),
      seed3_reg_1(0) => seed3_reg_0(0),
      seed3_reg_10(3 downto 0) => seed3_reg_9(3 downto 0),
      seed3_reg_11(3 downto 0) => seed3_reg_10(3 downto 0),
      seed3_reg_12(3 downto 0) => seed3_reg_11(3 downto 0),
      seed3_reg_13(3 downto 0) => seed3_reg_12(3 downto 0),
      seed3_reg_14(3 downto 0) => seed3_reg_13(3 downto 0),
      seed3_reg_15(3 downto 0) => seed3_reg_14(3 downto 0),
      seed3_reg_16(0) => seed3_reg_15(0),
      seed3_reg_17(2 downto 0) => seed3_reg_16(2 downto 0),
      seed3_reg_18(3 downto 0) => seed3_reg_17(3 downto 0),
      seed3_reg_19(3 downto 0) => seed3_reg_18(3 downto 0),
      seed3_reg_2(3 downto 0) => seed3_reg_1(3 downto 0),
      seed3_reg_20(3 downto 0) => seed3_reg_19(3 downto 0),
      seed3_reg_21(3 downto 0) => seed3_reg_20(3 downto 0),
      seed3_reg_22(2 downto 0) => seed3_reg_21(2 downto 0),
      seed3_reg_23(2 downto 0) => seed3_reg_22(2 downto 0),
      seed3_reg_24(2 downto 0) => seed3_reg_23(2 downto 0),
      seed3_reg_25(3 downto 0) => seed3_reg_24(3 downto 0),
      seed3_reg_26(3 downto 0) => seed3_reg_25(3 downto 0),
      seed3_reg_27(0) => seed3_reg_26(0),
      seed3_reg_28(2 downto 0) => seed3_reg_27(2 downto 0),
      seed3_reg_29(3 downto 0) => seed3_reg_28(3 downto 0),
      seed3_reg_3(3 downto 0) => seed3_reg_2(3 downto 0),
      seed3_reg_30(2 downto 0) => seed3_reg_29(2 downto 0),
      seed3_reg_4(3 downto 0) => seed3_reg_3(3 downto 0),
      seed3_reg_5(3 downto 0) => seed3_reg_4(3 downto 0),
      seed3_reg_6(3 downto 0) => seed3_reg_5(3 downto 0),
      seed3_reg_7(3 downto 0) => seed3_reg_6(3 downto 0),
      seed3_reg_8(2 downto 0) => seed3_reg_7(2 downto 0),
      seed3_reg_9(2 downto 0) => seed3_reg_8(2 downto 0),
      \seed4_reg[1]_0\ => ball_n_53,
      \seed4_reg[1]_1\(1 downto 0) => seed4(1 downto 0),
      \sprite_x[11]_i_14_0\(0) => CO(0),
      \sprite_x[11]_i_14_1\(2 downto 0) => \sprite_x[11]_i_14\(2 downto 0),
      \sprite_x[11]_i_14_2\(2 downto 0) => \sprite_x[11]_i_14_0\(2 downto 0),
      \sprite_x[3]_i_22_0\(1 downto 0) => \sprite_x[3]_i_22\(1 downto 0),
      \sprite_x[7]_i_25_0\(3 downto 0) => \sprite_x[7]_i_25\(3 downto 0),
      \sprite_x_direction__0\ => \sprite_x_direction__0\,
      sprite_x_direction_reg_0 => sprite_x_direction_i_1_n_0,
      sprite_x_direction_reg_1(0) => racket_n_48,
      \sprite_x_reg[0]_0\ => \sprite_x_reg[0]\,
      \sprite_x_reg[10]_0\(3 downto 0) => \sprite_x_reg[10]\(3 downto 0),
      \sprite_x_reg[11]_i_24_0\ => \sprite_x_reg[11]_i_24\,
      \sprite_x_reg[12]_0\ => ball_n_37,
      \sprite_x_reg[12]_1\ => ball_n_57,
      \sprite_x_reg[14]_0\(3 downto 0) => \sprite_x_reg[14]\(3 downto 0),
      \sprite_x_reg[15]_0\(15 downto 0) => \sprite_x_reg[15]\(15 downto 0),
      \sprite_x_reg[1]_0\ => \sprite_x_reg[1]\,
      \sprite_x_reg[2]_0\ => \sprite_x_reg[2]\,
      \sprite_x_reg[3]_0\ => \sprite_x_reg[3]\,
      \sprite_x_reg[3]_i_122_0\(2 downto 0) => \sprite_x_reg[3]_i_122\(2 downto 0),
      \sprite_x_reg[3]_i_171_0\(0) => S(0),
      \sprite_x_reg[3]_i_171_1\(0) => DI(0),
      \sprite_x_reg[4]_0\(0) => \sprite_x_reg[4]\(0),
      \sprite_x_reg[6]_0\ => ball_n_39,
      \sprite_x_reg[6]_1\(2 downto 0) => \sprite_x_reg[6]\(2 downto 0),
      \sprite_x_reg[6]_2\(2 downto 0) => \sprite_x_reg[6]_0\(2 downto 0),
      \sprite_x_reg[7]_i_4_0\(3 downto 0) => \sprite_x_reg[7]_i_4\(3 downto 0),
      sprite_y => sprite_y,
      \sprite_y[10]_i_14\(0) => \sprite_y[10]_i_14\(0),
      \sprite_y[10]_i_22\(1 downto 0) => \sprite_y[10]_i_22\(1 downto 0),
      \sprite_y[10]_i_8_0\(0) => \sprite_y[10]_i_8\(0),
      \sprite_y[10]_i_8_1\(0) => \sprite_y[10]_i_8_0\(0),
      \sprite_y[3]_i_140\(2 downto 0) => \sprite_y[3]_i_140\(2 downto 0),
      \sprite_y[3]_i_204_0\(3 downto 0) => \sprite_y[3]_i_204\(3 downto 0),
      \sprite_y[3]_i_22\(3 downto 0) => \sprite_y[3]_i_22\(3 downto 0),
      \sprite_y[3]_i_247\(3 downto 0) => \sprite_y[3]_i_247\(3 downto 0),
      \sprite_y[3]_i_250_0\(3 downto 0) => \sprite_y[3]_i_250\(3 downto 0),
      \sprite_y[3]_i_31\(0) => \sprite_y[3]_i_31\(0),
      \sprite_y[7]_i_13_0\(1 downto 0) => \sprite_y[7]_i_13\(1 downto 0),
      \sprite_y[7]_i_13_1\(3 downto 0) => \sprite_y[7]_i_13_0\(3 downto 0),
      \sprite_y[7]_i_18\(2 downto 0) => \sprite_y[7]_i_18\(2 downto 0),
      \sprite_y[7]_i_18_0\(3 downto 0) => \sprite_y[7]_i_18_0\(3 downto 0),
      \sprite_y[7]_i_21\(2 downto 0) => \sprite_y[7]_i_21\(2 downto 0),
      \sprite_y[7]_i_29\(1 downto 0) => \sprite_y[7]_i_29\(1 downto 0),
      \sprite_y_direction__0\ => \sprite_y_direction__0\,
      sprite_y_direction_reg_0 => sprite_y_direction_i_1_n_0,
      \sprite_y_reg[0]_0\(0) => \sprite_y_reg[0]\(0),
      \sprite_y_reg[0]_1\ => \sprite_y_reg[0]_0\,
      \sprite_y_reg[10]_0\(3) => ball_n_94,
      \sprite_y_reg[10]_0\(2) => ball_n_95,
      \sprite_y_reg[10]_0\(1) => ball_n_96,
      \sprite_y_reg[10]_0\(0) => ball_n_97,
      \sprite_y_reg[10]_i_11\(3 downto 0) => \sprite_y_reg[10]_i_11\(3 downto 0),
      \sprite_y_reg[10]_i_11_0\(3 downto 0) => \sprite_y_reg[10]_i_11_0\(3 downto 0),
      \sprite_y_reg[10]_i_11_1\(3 downto 0) => \sprite_y_reg[10]_i_11_1\(3 downto 0),
      \sprite_y_reg[10]_i_11_2\(3 downto 0) => \sprite_y_reg[10]_i_11_2\(3 downto 0),
      \sprite_y_reg[10]_i_4_0\(3 downto 0) => \sprite_y_reg[10]_i_4\(3 downto 0),
      \sprite_y_reg[14]_0\(3) => ball_n_98,
      \sprite_y_reg[14]_0\(2) => ball_n_99,
      \sprite_y_reg[14]_0\(1) => ball_n_100,
      \sprite_y_reg[14]_0\(0) => ball_n_101,
      \sprite_y_reg[15]_0\(0) => ball_n_225,
      \sprite_y_reg[1]_0\(1) => ball_n_358,
      \sprite_y_reg[1]_0\(0) => ball_n_359,
      \sprite_y_reg[2]_0\ => ball_n_62,
      \sprite_y_reg[3]_i_139_0\(0) => \sprite_y_reg[3]_i_139\(0),
      \sprite_y_reg[3]_i_139_1\(0) => \sprite_y_reg[3]_i_139_0\(0),
      \sprite_y_reg[3]_i_14_0\(3 downto 0) => \sprite_y_reg[3]_i_14\(3 downto 0),
      \sprite_y_reg[3]_i_14_1\(3 downto 0) => \sprite_y_reg[3]_i_14_0\(3 downto 0),
      \sprite_y_reg[3]_i_23_0\(3 downto 0) => \sprite_y_reg[3]_i_23\(3 downto 0),
      \sprite_y_reg[3]_i_23_1\(3 downto 0) => \sprite_y_reg[3]_i_23_0\(3 downto 0),
      \sprite_y_reg[3]_i_283_0\(1 downto 0) => \sprite_y_reg[3]_i_283\(1 downto 0),
      \sprite_y_reg[3]_i_38_0\(1 downto 0) => \sprite_y_reg[3]_i_38\(1 downto 0),
      \sprite_y_reg[3]_i_38_1\(1 downto 0) => \sprite_y_reg[3]_i_38_0\(1 downto 0),
      \sprite_y_reg[3]_i_98_0\(0) => \sprite_y_reg[3]_i_98\(0),
      \sprite_y_reg[4]_0\(0) => \sprite_y_reg[4]\(0),
      \sprite_y_speed[2]_i_102\(2 downto 0) => \sprite_y_speed[2]_i_102\(2 downto 0),
      \sprite_y_speed[2]_i_12\(0) => \sprite_y_speed[2]_i_12\(0),
      \sprite_y_speed[2]_i_125\(3 downto 0) => \sprite_y_speed[2]_i_125\(3 downto 0),
      \sprite_y_speed[2]_i_13\(3 downto 0) => \sprite_y_speed[2]_i_13\(3 downto 0),
      \sprite_y_speed[2]_i_13_0\(3 downto 0) => \sprite_y_speed[2]_i_13_0\(3 downto 0),
      \sprite_y_speed[2]_i_16\(2 downto 0) => \sprite_y_speed[2]_i_16\(2 downto 0),
      \sprite_y_speed[2]_i_16_0\(3 downto 0) => \sprite_y_speed[2]_i_16_0\(3 downto 0),
      \sprite_y_speed[2]_i_22\(3 downto 0) => \sprite_y_speed[2]_i_22\(3 downto 0),
      \sprite_y_speed[2]_i_26\(3 downto 0) => \sprite_y_speed[2]_i_26\(3 downto 0),
      \sprite_y_speed[2]_i_26_0\(3 downto 0) => \sprite_y_speed[2]_i_26_0\(3 downto 0),
      \sprite_y_speed[2]_i_39\(0) => \sprite_y_speed[2]_i_39\(0),
      \sprite_y_speed[2]_i_42\(3 downto 0) => \sprite_y_speed[2]_i_42\(3 downto 0),
      \sprite_y_speed[2]_i_42_0\(3 downto 0) => \sprite_y_speed[2]_i_42_0\(3 downto 0),
      \sprite_y_speed[2]_i_58\(3 downto 0) => \sprite_y_speed[2]_i_58\(3 downto 0),
      \sprite_y_speed[2]_i_77\(3 downto 0) => \sprite_y_speed[2]_i_77\(3 downto 0),
      \sprite_y_speed[2]_i_87\(3 downto 0) => \sprite_y_speed[2]_i_87\(3 downto 0),
      \sprite_y_speed[2]_i_87_0\(3 downto 0) => \sprite_y_speed[2]_i_87_0\(3 downto 0),
      \sprite_y_speed[2]_i_89_0\(3 downto 0) => \sprite_y_speed[2]_i_89\(3 downto 0),
      \sprite_y_speed[2]_i_89_1\(3 downto 0) => \sprite_y_speed[2]_i_89_0\(3 downto 0),
      \sprite_y_speed_reg[2]_i_117_0\(3 downto 0) => \sprite_y_speed_reg[2]_i_117\(3 downto 0),
      \sprite_y_speed_reg[2]_i_117_1\(3 downto 0) => \sprite_y_speed_reg[2]_i_117_0\(3 downto 0),
      \sprite_y_speed_reg[2]_i_11_0\(3 downto 0) => \sprite_y_speed_reg[2]_i_11\(3 downto 0),
      \sprite_y_speed_reg[2]_i_11_1\(3 downto 0) => \sprite_y_speed_reg[2]_i_11_0\(3 downto 0),
      \sprite_y_speed_reg[2]_i_14_0\(1 downto 0) => \sprite_y_speed_reg[2]_i_14\(1 downto 0),
      \sprite_y_speed_reg[2]_i_163_0\(2 downto 0) => \sprite_y_speed_reg[2]_i_163\(2 downto 0),
      \sprite_y_speed_reg[2]_i_163_1\(2 downto 0) => \sprite_y_speed_reg[2]_i_163_0\(2 downto 0),
      \sprite_y_speed_reg[2]_i_24_0\(1 downto 0) => \sprite_y_speed_reg[2]_i_24\(1 downto 0),
      \sprite_y_speed_reg[2]_i_24_1\(1 downto 0) => \sprite_y_speed_reg[2]_i_24_0\(1 downto 0),
      \sprite_y_speed_reg[2]_i_24_2\(2 downto 0) => \sprite_y_speed_reg[2]_i_24_1\(2 downto 0),
      \sprite_y_speed_reg[2]_i_3_0\(2 downto 0) => \sprite_y_speed_reg[2]_i_3\(2 downto 0),
      v_sync => v_sync
    );
\o_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0300050F050300"
    )
        port map (
      I0 => ball_n_37,
      I1 => ball_n_61,
      I2 => ball_n_38,
      I3 => \^o_state_reg[2]\,
      I4 => \^o_state_reg[1]\,
      I5 => \^o_state_reg[0]\,
      O => \o_state[1]_i_1_n_0\
    );
racket: entity work.design_1_HDMI_TOP_0_3_racket_compositor
     port map (
      CO(0) => o_state210_in,
      DI(3) => ball_n_90,
      DI(2) => ball_n_91,
      DI(1) => ball_n_92,
      DI(0) => ball_n_93,
      Q(15 downto 0) => \sprite_y_reg[15]\(15 downto 0),
      S(0) => ball_n_102,
      \_inferred__1/i__carry__1_0\(3 downto 0) => \_inferred__1/i__carry__1\(3 downto 0),
      \_inferred__1/i__carry__2_0\(15 downto 0) => \o_tmds_reg[0]_i_34\(15 downto 0),
      \_inferred__1/i__carry__2_1\(2 downto 0) => \_inferred__1/i__carry__2\(2 downto 0),
      \_inferred__1/i__carry__2_2\(0) => \_inferred__1/i__carry__2_0\(0),
      \_inferred__1/i__carry__3_0\(3 downto 0) => \_inferred__1/i__carry__3\(3 downto 0),
      \bias[1]_i_19\(0) => \bias[1]_i_19\(0),
      \bias[1]_i_19_0\(3 downto 0) => \bias[1]_i_19_0\(3 downto 0),
      \bias[1]_i_19_1\(3 downto 0) => \bias[1]_i_19_1\(3 downto 0),
      btn1 => btn1,
      btn2 => btn2,
      \o_racket_position_reg[15]_0\(12 downto 5) => racket_position(15 downto 8),
      \o_racket_position_reg[15]_0\(4 downto 2) => racket_position(6 downto 4),
      \o_racket_position_reg[15]_0\(1 downto 0) => racket_position(1 downto 0),
      o_state3(14 downto 0) => o_state3(15 downto 1),
      \o_state_reg[2]_i_14_0\(15 downto 0) => \^q\(15 downto 0),
      \o_state_reg[2]_i_14_1\(3) => ball_n_94,
      \o_state_reg[2]_i_14_1\(2) => ball_n_95,
      \o_state_reg[2]_i_14_1\(1) => ball_n_96,
      \o_state_reg[2]_i_14_1\(0) => ball_n_97,
      \o_state_reg[2]_i_33_0\(1) => ball_n_358,
      \o_state_reg[2]_i_33_0\(0) => ball_n_359,
      \o_state_reg[2]_i_7_0\(3) => ball_n_98,
      \o_state_reg[2]_i_7_0\(2) => ball_n_99,
      \o_state_reg[2]_i_7_0\(1) => ball_n_100,
      \o_state_reg[2]_i_7_0\(0) => ball_n_101,
      \o_state_reg[2]_i_8_0\(0) => ball_n_225,
      \o_sy_reg[15]\(0) => \o_sy_reg[15]_1\(0),
      \o_sy_reg[15]_0\(0) => \o_sy_reg[15]_2\(0),
      \sprite_hit_y0_carry__0_0\(2 downto 0) => \sprite_hit_y0_carry__0\(2 downto 0),
      \sprite_hit_y0_carry__0_1\(1 downto 0) => \sprite_hit_y0_carry__0_0\(1 downto 0),
      \sprite_y_reg[15]_0\(0) => racket_n_48,
      \sprite_y_reg[1]_0\(1 downto 0) => \sprite_y_reg[1]\(1 downto 0),
      \sprite_y_reg[3]_0\(1) => racket_n_31,
      \sprite_y_reg[3]_0\(0) => racket_n_32,
      \sprite_y_reg[7]_0\(0) => \sprite_y_reg[7]\(0),
      v_sync => v_sync
    );
sprite_x_direction_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABBBB8AAA8888"
    )
        port map (
      I0 => ball_n_53,
      I1 => sprite_x(15),
      I2 => ball_n_39,
      I3 => ball_n_57,
      I4 => ball_n_52,
      I5 => \sprite_x_direction__0\,
      O => sprite_x_direction_i_1_n_0
    );
sprite_y_direction_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BFFFFB88B0000"
    )
        port map (
      I0 => ball_n_62,
      I1 => ball_n_56,
      I2 => seed4(0),
      I3 => seed4(1),
      I4 => ball_n_51,
      I5 => \sprite_y_direction__0\,
      O => sprite_y_direction_i_1_n_0
    );
star: entity work.design_1_HDMI_TOP_0_3_star_compositor
     port map (
      D(15 downto 0) => ball_position_y(15 downto 0),
      Q(15 downto 0) => \sprite_y_reg[15]_0\(15 downto 0),
      \_inferred__1/i__carry__0_0\(3 downto 0) => \_inferred__1/i__carry__0\(3 downto 0),
      \_inferred__1/i__carry__1_0\(0) => \_inferred__1/i__carry__1_0\(0),
      \_inferred__1/i__carry__1_1\(1 downto 0) => \_inferred__1/i__carry__1_1\(1 downto 0),
      \_inferred__1/i__carry__2_0\(15 downto 0) => \o_tmds_reg[0]_i_34\(15 downto 0),
      \_inferred__1/i__carry__2_1\(3 downto 0) => \_inferred__1/i__carry__2_1\(3 downto 0),
      \_inferred__1/i__carry__3_0\(3 downto 0) => \_inferred__1/i__carry__3_0\(3 downto 0),
      \_inferred__2/i__carry__0_0\(3 downto 0) => \_inferred__2/i__carry__0\(3 downto 0),
      \_inferred__2/i__carry__1_0\(0) => \_inferred__2/i__carry__1\(0),
      \_inferred__2/i__carry__1_1\(1 downto 0) => \_inferred__2/i__carry__1_0\(1 downto 0),
      \_inferred__2/i__carry__2_0\(15 downto 0) => \o_tmds_reg[0]_i_32\(15 downto 0),
      \_inferred__2/i__carry__2_1\(3 downto 0) => \_inferred__2/i__carry__2\(3 downto 0),
      \_inferred__2/i__carry__3_0\(3 downto 0) => \_inferred__2/i__carry__3\(3 downto 0),
      \bias[1]_i_13_0\(0) => \bias[1]_i_13\(0),
      \bias[1]_i_13_1\(0) => \bias[1]_i_13_0\(0),
      \bias[1]_i_13_2\(3 downto 0) => \bias[1]_i_13_1\(3 downto 0),
      \bias[1]_i_13_3\(3 downto 0) => \bias[1]_i_13_2\(3 downto 0),
      hit_reg_0 => hit_reg,
      \sprite_hit_x0_carry__0_0\(3 downto 0) => \sprite_hit_x0_carry__0\(3 downto 0),
      \sprite_hit_y0_carry__0_0\(3 downto 0) => \sprite_hit_y0_carry__0_1\(3 downto 0),
      \sprite_x_reg[15]_0\(15 downto 0) => \sprite_x_reg[15]_0\(15 downto 0),
      \sprite_x_reg[15]_1\(15 downto 0) => ball_position_x(15 downto 0),
      sprite_y => sprite_y,
      v_sync => v_sync
    );
test_card_simple_1: entity work.design_1_HDMI_TOP_0_3_test_card_simple
     port map (
      DI(1) => \o_tmds_reg[0]_i_32\(15),
      DI(0) => \bias[1]_i_6__0_3\(0),
      \bias[1]_i_6__0\(3) => \o_tmds_reg[0]_i_34\(15),
      \bias[1]_i_6__0\(2) => \o_tmds_reg[0]_i_34\(9),
      \bias[1]_i_6__0\(1) => \o_tmds_reg[0]_i_34\(7),
      \bias[1]_i_6__0\(0) => \o_tmds_reg[0]_i_34\(5),
      \bias[1]_i_6__0_0\(3 downto 0) => \bias[1]_i_6__0\(3 downto 0),
      \bias[1]_i_6__0_1\(3 downto 0) => \bias[1]_i_6__0_0\(3 downto 0),
      \bias[1]_i_6__0_2\(0) => \bias[1]_i_6__0_1\(0),
      \bias[1]_i_6__0_3\(3 downto 0) => \bias[1]_i_6__0_2\(3 downto 0),
      \bias[1]_i_6__0_4\(3 downto 0) => \bias[1]_i_6__0_4\(3 downto 0),
      \bias[1]_i_7\(2 downto 0) => \bias[1]_i_7\(2 downto 0),
      \bias[1]_i_7_0\(3 downto 0) => \bias[1]_i_7_0\(3 downto 0),
      \bias[1]_i_7_1\(1 downto 0) => \bias[1]_i_7_1\(1 downto 0),
      \bias[2]_i_19\(1 downto 0) => \bias[2]_i_19\(1 downto 0),
      \bias[2]_i_19_0\(3 downto 0) => \bias[2]_i_19_0\(3 downto 0),
      \bias[2]_i_19_1\(3 downto 0) => \bias[2]_i_19_1\(3 downto 0),
      \bias[2]_i_19_2\(3 downto 0) => \bias[2]_i_19_2\(3 downto 0),
      \color2_carry__0_0\(2 downto 0) => \color2_carry__0\(2 downto 0),
      \color2_carry__0_1\(3 downto 0) => \color2_carry__0_0\(3 downto 0),
      \color2_inferred__1/i__carry__0_0\(2 downto 0) => \color2_inferred__1/i__carry__0\(2 downto 0),
      \color2_inferred__1/i__carry__0_1\(3 downto 0) => \color2_inferred__1/i__carry__0_0\(3 downto 0),
      \color3_carry__0_0\(2 downto 0) => \color3_carry__0\(2 downto 0),
      \color3_carry__0_1\(3 downto 0) => \color3_carry__0_0\(3 downto 0),
      \color3_inferred__2/i__carry__0_0\(1 downto 0) => \color3_inferred__2/i__carry__0\(1 downto 0),
      \color3_inferred__2/i__carry__0_1\(3 downto 0) => \color3_inferred__2/i__carry__0_0\(3 downto 0),
      \color3_inferred__3/i__carry__0_0\(2 downto 0) => \color3_inferred__3/i__carry__0\(2 downto 0),
      \color3_inferred__3/i__carry__0_1\(3 downto 0) => \color3_inferred__3/i__carry__0_0\(3 downto 0),
      \color4_inferred__2/i__carry__0_0\(3 downto 0) => \color4_inferred__2/i__carry__0\(3 downto 0),
      \color4_inferred__2/i__carry__0_1\(3 downto 0) => \color4_inferred__2/i__carry__0_0\(3 downto 0),
      \o_sx_reg[14]\(0) => \o_sx_reg[14]\(0),
      \o_sx_reg[15]\(0) => \o_sx_reg[15]\(0),
      \o_sx_reg[15]_0\(0) => \o_sx_reg[15]_0\(0),
      \o_sy_reg[15]\(0) => \o_sy_reg[15]\(0),
      \o_sy_reg[15]_0\(0) => \o_sy_reg[15]_0\(0),
      \o_sy_reg[5]\(0) => \o_sy_reg[5]\(0),
      \o_sy_reg[9]\(0) => \o_sy_reg[9]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_3_HDMI_TOP is
  port (
    \o_state_reg[2]\ : out STD_LOGIC;
    \o_state_reg[1]\ : out STD_LOGIC;
    \o_state_reg[0]\ : out STD_LOGIC;
    i_rst_oserdes : out STD_LOGIC;
    hdmi_tx_p : out STD_LOGIC_VECTOR ( 2 downto 0 );
    hdmi_tx_n : out STD_LOGIC_VECTOR ( 2 downto 0 );
    hdmi_tx_clk_p : out STD_LOGIC;
    hdmi_tx_clk_n : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x[3]_i_22\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x[7]_i_25\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    seed1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    seed1_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \seed1_reg[8]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \seed1_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \seed1_reg[4]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_y[7]_i_29\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_y[3]_i_22\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y[3]_i_31\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y[10]_i_22\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \seed2_reg[12]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \seed2_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \seed1_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \seed2_reg[8]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \seed2_reg[4]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \seed2_reg[12]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \seed2_reg[16]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed2_reg : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \seed2_reg[5]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \seed2_reg[5]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \seed2_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \seed2_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \seed2_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \seed2_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \seed2_reg[8]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \seed2_reg[12]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \seed2_reg[16]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed2_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed2_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed2_reg_2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \seed2_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \seed2_reg[7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \seed2_reg[9]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \seed2_reg[13]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed2_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed2_reg_4 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \seed2_reg[16]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \seed2_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \seed2_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \seed2_reg[7]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \seed2_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \seed2_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \seed2_reg[16]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_y[7]_i_21\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    seed3_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    seed3_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    seed3_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_7 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    seed3_reg_8 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    seed3_reg_9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_10 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_11 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_12 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_13 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_14 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    seed3_reg_16 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    seed3_reg_17 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_18 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_19 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_20 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_21 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    seed3_reg_22 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    seed3_reg_23 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    seed3_reg_24 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_25 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    seed3_reg_27 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    seed3_reg_28 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    seed3_reg_29 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_y_speed[2]_i_125\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed[2]_i_102\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_y_speed[2]_i_77\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed[2]_i_58\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed[2]_i_22\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed[2]_i_39\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sx_reg[15]\ : out STD_LOGIC;
    clk_lock : out STD_LOGIC;
    restart : in STD_LOGIC;
    RST_BTN : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[3]_i_122\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x[11]_i_14\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x[11]_i_14_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_y_reg[3]_i_283\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_y[3]_i_250\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y[3]_i_247\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y[3]_i_204\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y[3]_i_140\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_y_reg[3]_i_139\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[3]_i_139_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[3]_i_98\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[3]_i_38\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_y_reg[3]_i_38_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_y_reg[3]_i_23\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[3]_i_23_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[3]_i_14\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[3]_i_14_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[10]_i_11\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[10]_i_11_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[10]_i_11_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[10]_i_11_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y[7]_i_18\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_y[7]_i_18_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y[7]_i_13\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_y[7]_i_13_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y[10]_i_14\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y[10]_i_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y[10]_i_8_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[11]_i_24\ : in STD_LOGIC;
    \sprite_y_speed_reg[2]_i_163\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_y_speed_reg[2]_i_163_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_y_speed_reg[2]_i_117\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed_reg[2]_i_117_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed[2]_i_89\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed[2]_i_89_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed[2]_i_87\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed[2]_i_87_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed[2]_i_42\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed[2]_i_42_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed[2]_i_26\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed[2]_i_26_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed[2]_i_16\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_y_speed[2]_i_16_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed_reg[2]_i_24\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_y_speed_reg[2]_i_24_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_y_speed_reg[2]_i_24_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_y_speed_reg[2]_i_14\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_y_speed_reg[2]_i_11\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed_reg[2]_i_11_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed[2]_i_13\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed[2]_i_13_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed[2]_i_12\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    btn1 : in STD_LOGIC;
    \sprite_x_reg[7]_i_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[10]_i_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_speed_reg[2]_i_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    btn2 : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_3_HDMI_TOP : entity is "HDMI_TOP";
end design_1_HDMI_TOP_0_3_HDMI_TOP;

architecture STRUCTURE of design_1_HDMI_TOP_0_3_HDMI_TOP is
  signal HDMI_out_n_1 : STD_LOGIC;
  signal HDMI_out_n_12 : STD_LOGIC;
  signal HDMI_out_n_13 : STD_LOGIC;
  signal HDMI_out_n_14 : STD_LOGIC;
  signal HDMI_out_n_15 : STD_LOGIC;
  signal HDMI_out_n_16 : STD_LOGIC;
  signal HDMI_out_n_17 : STD_LOGIC;
  signal HDMI_out_n_18 : STD_LOGIC;
  signal HDMI_out_n_19 : STD_LOGIC;
  signal HDMI_out_n_2 : STD_LOGIC;
  signal HDMI_out_n_20 : STD_LOGIC;
  signal HDMI_out_n_21 : STD_LOGIC;
  signal HDMI_out_n_22 : STD_LOGIC;
  signal HDMI_out_n_23 : STD_LOGIC;
  signal HDMI_out_n_24 : STD_LOGIC;
  signal HDMI_out_n_25 : STD_LOGIC;
  signal HDMI_out_n_26 : STD_LOGIC;
  signal HDMI_out_n_27 : STD_LOGIC;
  signal HDMI_out_n_28 : STD_LOGIC;
  signal HDMI_out_n_29 : STD_LOGIC;
  signal HDMI_out_n_3 : STD_LOGIC;
  signal HDMI_out_n_30 : STD_LOGIC;
  signal HDMI_out_n_31 : STD_LOGIC;
  signal HDMI_out_n_32 : STD_LOGIC;
  signal HDMI_out_n_33 : STD_LOGIC;
  signal HDMI_out_n_4 : STD_LOGIC;
  signal HDMI_out_n_5 : STD_LOGIC;
  signal HDMI_out_n_6 : STD_LOGIC;
  signal HDMI_out_n_7 : STD_LOGIC;
  signal \ball/sprite_hit_x014_in\ : STD_LOGIC;
  signal \ball/sprite_hit_y013_in\ : STD_LOGIC;
  signal bias : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal display_timings_inst_n_107 : STD_LOGIC;
  signal display_timings_inst_n_108 : STD_LOGIC;
  signal display_timings_inst_n_109 : STD_LOGIC;
  signal display_timings_inst_n_110 : STD_LOGIC;
  signal display_timings_inst_n_111 : STD_LOGIC;
  signal display_timings_inst_n_112 : STD_LOGIC;
  signal display_timings_inst_n_113 : STD_LOGIC;
  signal display_timings_inst_n_114 : STD_LOGIC;
  signal display_timings_inst_n_115 : STD_LOGIC;
  signal display_timings_inst_n_116 : STD_LOGIC;
  signal display_timings_inst_n_117 : STD_LOGIC;
  signal display_timings_inst_n_118 : STD_LOGIC;
  signal display_timings_inst_n_119 : STD_LOGIC;
  signal display_timings_inst_n_120 : STD_LOGIC;
  signal display_timings_inst_n_121 : STD_LOGIC;
  signal display_timings_inst_n_123 : STD_LOGIC;
  signal display_timings_inst_n_124 : STD_LOGIC;
  signal display_timings_inst_n_125 : STD_LOGIC;
  signal display_timings_inst_n_126 : STD_LOGIC;
  signal display_timings_inst_n_127 : STD_LOGIC;
  signal display_timings_inst_n_128 : STD_LOGIC;
  signal display_timings_inst_n_129 : STD_LOGIC;
  signal display_timings_inst_n_130 : STD_LOGIC;
  signal display_timings_inst_n_131 : STD_LOGIC;
  signal display_timings_inst_n_132 : STD_LOGIC;
  signal display_timings_inst_n_133 : STD_LOGIC;
  signal display_timings_inst_n_134 : STD_LOGIC;
  signal display_timings_inst_n_135 : STD_LOGIC;
  signal display_timings_inst_n_136 : STD_LOGIC;
  signal display_timings_inst_n_137 : STD_LOGIC;
  signal display_timings_inst_n_138 : STD_LOGIC;
  signal display_timings_inst_n_139 : STD_LOGIC;
  signal display_timings_inst_n_140 : STD_LOGIC;
  signal display_timings_inst_n_141 : STD_LOGIC;
  signal display_timings_inst_n_142 : STD_LOGIC;
  signal display_timings_inst_n_143 : STD_LOGIC;
  signal display_timings_inst_n_144 : STD_LOGIC;
  signal display_timings_inst_n_145 : STD_LOGIC;
  signal display_timings_inst_n_146 : STD_LOGIC;
  signal display_timings_inst_n_147 : STD_LOGIC;
  signal display_timings_inst_n_148 : STD_LOGIC;
  signal display_timings_inst_n_149 : STD_LOGIC;
  signal display_timings_inst_n_150 : STD_LOGIC;
  signal display_timings_inst_n_151 : STD_LOGIC;
  signal display_timings_inst_n_152 : STD_LOGIC;
  signal display_timings_inst_n_153 : STD_LOGIC;
  signal display_timings_inst_n_154 : STD_LOGIC;
  signal display_timings_inst_n_155 : STD_LOGIC;
  signal display_timings_inst_n_156 : STD_LOGIC;
  signal display_timings_inst_n_157 : STD_LOGIC;
  signal display_timings_inst_n_158 : STD_LOGIC;
  signal display_timings_inst_n_159 : STD_LOGIC;
  signal display_timings_inst_n_16 : STD_LOGIC;
  signal display_timings_inst_n_160 : STD_LOGIC;
  signal display_timings_inst_n_161 : STD_LOGIC;
  signal display_timings_inst_n_162 : STD_LOGIC;
  signal display_timings_inst_n_163 : STD_LOGIC;
  signal display_timings_inst_n_164 : STD_LOGIC;
  signal display_timings_inst_n_165 : STD_LOGIC;
  signal display_timings_inst_n_166 : STD_LOGIC;
  signal display_timings_inst_n_167 : STD_LOGIC;
  signal display_timings_inst_n_168 : STD_LOGIC;
  signal display_timings_inst_n_169 : STD_LOGIC;
  signal display_timings_inst_n_17 : STD_LOGIC;
  signal display_timings_inst_n_170 : STD_LOGIC;
  signal display_timings_inst_n_171 : STD_LOGIC;
  signal display_timings_inst_n_172 : STD_LOGIC;
  signal display_timings_inst_n_173 : STD_LOGIC;
  signal display_timings_inst_n_174 : STD_LOGIC;
  signal display_timings_inst_n_175 : STD_LOGIC;
  signal display_timings_inst_n_176 : STD_LOGIC;
  signal display_timings_inst_n_177 : STD_LOGIC;
  signal display_timings_inst_n_178 : STD_LOGIC;
  signal display_timings_inst_n_179 : STD_LOGIC;
  signal display_timings_inst_n_18 : STD_LOGIC;
  signal display_timings_inst_n_180 : STD_LOGIC;
  signal display_timings_inst_n_181 : STD_LOGIC;
  signal display_timings_inst_n_182 : STD_LOGIC;
  signal display_timings_inst_n_183 : STD_LOGIC;
  signal display_timings_inst_n_184 : STD_LOGIC;
  signal display_timings_inst_n_185 : STD_LOGIC;
  signal display_timings_inst_n_186 : STD_LOGIC;
  signal display_timings_inst_n_187 : STD_LOGIC;
  signal display_timings_inst_n_188 : STD_LOGIC;
  signal display_timings_inst_n_189 : STD_LOGIC;
  signal display_timings_inst_n_19 : STD_LOGIC;
  signal display_timings_inst_n_190 : STD_LOGIC;
  signal display_timings_inst_n_191 : STD_LOGIC;
  signal display_timings_inst_n_192 : STD_LOGIC;
  signal display_timings_inst_n_193 : STD_LOGIC;
  signal display_timings_inst_n_194 : STD_LOGIC;
  signal display_timings_inst_n_195 : STD_LOGIC;
  signal display_timings_inst_n_196 : STD_LOGIC;
  signal display_timings_inst_n_197 : STD_LOGIC;
  signal display_timings_inst_n_198 : STD_LOGIC;
  signal display_timings_inst_n_199 : STD_LOGIC;
  signal display_timings_inst_n_20 : STD_LOGIC;
  signal display_timings_inst_n_200 : STD_LOGIC;
  signal display_timings_inst_n_201 : STD_LOGIC;
  signal display_timings_inst_n_202 : STD_LOGIC;
  signal display_timings_inst_n_203 : STD_LOGIC;
  signal display_timings_inst_n_204 : STD_LOGIC;
  signal display_timings_inst_n_205 : STD_LOGIC;
  signal display_timings_inst_n_206 : STD_LOGIC;
  signal display_timings_inst_n_207 : STD_LOGIC;
  signal display_timings_inst_n_208 : STD_LOGIC;
  signal display_timings_inst_n_209 : STD_LOGIC;
  signal display_timings_inst_n_210 : STD_LOGIC;
  signal display_timings_inst_n_211 : STD_LOGIC;
  signal display_timings_inst_n_212 : STD_LOGIC;
  signal display_timings_inst_n_213 : STD_LOGIC;
  signal display_timings_inst_n_214 : STD_LOGIC;
  signal display_timings_inst_n_215 : STD_LOGIC;
  signal display_timings_inst_n_216 : STD_LOGIC;
  signal display_timings_inst_n_217 : STD_LOGIC;
  signal display_timings_inst_n_218 : STD_LOGIC;
  signal display_timings_inst_n_219 : STD_LOGIC;
  signal display_timings_inst_n_220 : STD_LOGIC;
  signal display_timings_inst_n_221 : STD_LOGIC;
  signal display_timings_inst_n_222 : STD_LOGIC;
  signal display_timings_inst_n_223 : STD_LOGIC;
  signal display_timings_inst_n_224 : STD_LOGIC;
  signal display_timings_inst_n_225 : STD_LOGIC;
  signal display_timings_inst_n_226 : STD_LOGIC;
  signal display_timings_inst_n_227 : STD_LOGIC;
  signal display_timings_inst_n_228 : STD_LOGIC;
  signal display_timings_inst_n_229 : STD_LOGIC;
  signal display_timings_inst_n_230 : STD_LOGIC;
  signal display_timings_inst_n_231 : STD_LOGIC;
  signal display_timings_inst_n_232 : STD_LOGIC;
  signal display_timings_inst_n_233 : STD_LOGIC;
  signal display_timings_inst_n_234 : STD_LOGIC;
  signal display_timings_inst_n_235 : STD_LOGIC;
  signal display_timings_inst_n_236 : STD_LOGIC;
  signal display_timings_inst_n_237 : STD_LOGIC;
  signal display_timings_inst_n_238 : STD_LOGIC;
  signal display_timings_inst_n_239 : STD_LOGIC;
  signal display_timings_inst_n_240 : STD_LOGIC;
  signal display_timings_inst_n_241 : STD_LOGIC;
  signal display_timings_inst_n_242 : STD_LOGIC;
  signal display_timings_inst_n_243 : STD_LOGIC;
  signal display_timings_inst_n_244 : STD_LOGIC;
  signal display_timings_inst_n_245 : STD_LOGIC;
  signal display_timings_inst_n_246 : STD_LOGIC;
  signal display_timings_inst_n_247 : STD_LOGIC;
  signal display_timings_inst_n_248 : STD_LOGIC;
  signal display_timings_inst_n_249 : STD_LOGIC;
  signal display_timings_inst_n_250 : STD_LOGIC;
  signal display_timings_inst_n_251 : STD_LOGIC;
  signal display_timings_inst_n_252 : STD_LOGIC;
  signal display_timings_inst_n_253 : STD_LOGIC;
  signal display_timings_inst_n_254 : STD_LOGIC;
  signal display_timings_inst_n_255 : STD_LOGIC;
  signal display_timings_inst_n_256 : STD_LOGIC;
  signal display_timings_inst_n_257 : STD_LOGIC;
  signal display_timings_inst_n_258 : STD_LOGIC;
  signal display_timings_inst_n_259 : STD_LOGIC;
  signal display_timings_inst_n_260 : STD_LOGIC;
  signal display_timings_inst_n_261 : STD_LOGIC;
  signal display_timings_inst_n_262 : STD_LOGIC;
  signal display_timings_inst_n_263 : STD_LOGIC;
  signal display_timings_inst_n_264 : STD_LOGIC;
  signal display_timings_inst_n_265 : STD_LOGIC;
  signal display_timings_inst_n_266 : STD_LOGIC;
  signal display_timings_inst_n_267 : STD_LOGIC;
  signal display_timings_inst_n_268 : STD_LOGIC;
  signal display_timings_inst_n_269 : STD_LOGIC;
  signal display_timings_inst_n_270 : STD_LOGIC;
  signal display_timings_inst_n_271 : STD_LOGIC;
  signal display_timings_inst_n_37 : STD_LOGIC;
  signal display_timings_inst_n_38 : STD_LOGIC;
  signal display_timings_inst_n_39 : STD_LOGIC;
  signal display_timings_inst_n_40 : STD_LOGIC;
  signal display_timings_inst_n_41 : STD_LOGIC;
  signal display_timings_inst_n_42 : STD_LOGIC;
  signal display_timings_inst_n_43 : STD_LOGIC;
  signal display_timings_inst_n_44 : STD_LOGIC;
  signal display_timings_inst_n_45 : STD_LOGIC;
  signal display_timings_inst_n_46 : STD_LOGIC;
  signal display_timings_inst_n_49 : STD_LOGIC;
  signal display_timings_inst_n_50 : STD_LOGIC;
  signal display_timings_inst_n_51 : STD_LOGIC;
  signal display_timings_inst_n_52 : STD_LOGIC;
  signal display_timings_inst_n_53 : STD_LOGIC;
  signal display_timings_inst_n_54 : STD_LOGIC;
  signal display_timings_inst_n_55 : STD_LOGIC;
  signal display_timings_inst_n_56 : STD_LOGIC;
  signal display_timings_inst_n_57 : STD_LOGIC;
  signal display_timings_inst_n_59 : STD_LOGIC;
  signal display_timings_inst_n_60 : STD_LOGIC;
  signal display_timings_inst_n_61 : STD_LOGIC;
  signal display_timings_inst_n_62 : STD_LOGIC;
  signal display_timings_inst_n_63 : STD_LOGIC;
  signal display_timings_inst_n_64 : STD_LOGIC;
  signal display_timings_inst_n_65 : STD_LOGIC;
  signal display_timings_inst_n_66 : STD_LOGIC;
  signal display_timings_inst_n_67 : STD_LOGIC;
  signal display_timings_inst_n_68 : STD_LOGIC;
  signal display_timings_inst_n_69 : STD_LOGIC;
  signal display_timings_inst_n_70 : STD_LOGIC;
  signal display_timings_inst_n_71 : STD_LOGIC;
  signal display_timings_inst_n_72 : STD_LOGIC;
  signal display_timings_inst_n_73 : STD_LOGIC;
  signal display_timings_inst_n_74 : STD_LOGIC;
  signal display_timings_inst_n_75 : STD_LOGIC;
  signal display_timings_inst_n_76 : STD_LOGIC;
  signal display_timings_inst_n_77 : STD_LOGIC;
  signal display_timings_inst_n_78 : STD_LOGIC;
  signal display_timings_inst_n_79 : STD_LOGIC;
  signal display_timings_inst_n_80 : STD_LOGIC;
  signal display_timings_inst_n_81 : STD_LOGIC;
  signal display_timings_inst_n_82 : STD_LOGIC;
  signal display_timings_inst_n_83 : STD_LOGIC;
  signal display_timings_inst_n_84 : STD_LOGIC;
  signal display_timings_inst_n_85 : STD_LOGIC;
  signal display_timings_inst_n_86 : STD_LOGIC;
  signal display_timings_inst_n_87 : STD_LOGIC;
  signal display_timings_inst_n_88 : STD_LOGIC;
  signal display_timings_inst_n_89 : STD_LOGIC;
  signal display_timings_inst_n_90 : STD_LOGIC;
  signal display_timings_inst_n_91 : STD_LOGIC;
  signal display_timings_inst_n_92 : STD_LOGIC;
  signal display_timings_inst_n_93 : STD_LOGIC;
  signal display_timings_inst_n_94 : STD_LOGIC;
  signal display_timings_inst_n_95 : STD_LOGIC;
  signal display_timings_inst_n_96 : STD_LOGIC;
  signal display_timings_inst_n_97 : STD_LOGIC;
  signal display_timings_inst_n_98 : STD_LOGIC;
  signal gfx_inst_n_0 : STD_LOGIC;
  signal gfx_inst_n_1 : STD_LOGIC;
  signal gfx_inst_n_10 : STD_LOGIC;
  signal gfx_inst_n_101 : STD_LOGIC;
  signal gfx_inst_n_102 : STD_LOGIC;
  signal gfx_inst_n_11 : STD_LOGIC;
  signal gfx_inst_n_12 : STD_LOGIC;
  signal gfx_inst_n_13 : STD_LOGIC;
  signal gfx_inst_n_132 : STD_LOGIC;
  signal gfx_inst_n_133 : STD_LOGIC;
  signal gfx_inst_n_134 : STD_LOGIC;
  signal gfx_inst_n_135 : STD_LOGIC;
  signal gfx_inst_n_136 : STD_LOGIC;
  signal gfx_inst_n_137 : STD_LOGIC;
  signal gfx_inst_n_138 : STD_LOGIC;
  signal gfx_inst_n_139 : STD_LOGIC;
  signal gfx_inst_n_14 : STD_LOGIC;
  signal gfx_inst_n_140 : STD_LOGIC;
  signal gfx_inst_n_141 : STD_LOGIC;
  signal gfx_inst_n_142 : STD_LOGIC;
  signal gfx_inst_n_143 : STD_LOGIC;
  signal gfx_inst_n_144 : STD_LOGIC;
  signal gfx_inst_n_145 : STD_LOGIC;
  signal gfx_inst_n_146 : STD_LOGIC;
  signal gfx_inst_n_15 : STD_LOGIC;
  signal gfx_inst_n_16 : STD_LOGIC;
  signal gfx_inst_n_17 : STD_LOGIC;
  signal gfx_inst_n_18 : STD_LOGIC;
  signal gfx_inst_n_19 : STD_LOGIC;
  signal gfx_inst_n_2 : STD_LOGIC;
  signal gfx_inst_n_20 : STD_LOGIC;
  signal gfx_inst_n_21 : STD_LOGIC;
  signal gfx_inst_n_22 : STD_LOGIC;
  signal gfx_inst_n_23 : STD_LOGIC;
  signal gfx_inst_n_24 : STD_LOGIC;
  signal gfx_inst_n_25 : STD_LOGIC;
  signal gfx_inst_n_254 : STD_LOGIC;
  signal gfx_inst_n_255 : STD_LOGIC;
  signal gfx_inst_n_256 : STD_LOGIC;
  signal gfx_inst_n_257 : STD_LOGIC;
  signal gfx_inst_n_258 : STD_LOGIC;
  signal gfx_inst_n_259 : STD_LOGIC;
  signal gfx_inst_n_26 : STD_LOGIC;
  signal gfx_inst_n_260 : STD_LOGIC;
  signal gfx_inst_n_27 : STD_LOGIC;
  signal gfx_inst_n_28 : STD_LOGIC;
  signal gfx_inst_n_29 : STD_LOGIC;
  signal gfx_inst_n_3 : STD_LOGIC;
  signal gfx_inst_n_30 : STD_LOGIC;
  signal gfx_inst_n_31 : STD_LOGIC;
  signal gfx_inst_n_385 : STD_LOGIC;
  signal gfx_inst_n_386 : STD_LOGIC;
  signal gfx_inst_n_387 : STD_LOGIC;
  signal gfx_inst_n_388 : STD_LOGIC;
  signal gfx_inst_n_389 : STD_LOGIC;
  signal gfx_inst_n_390 : STD_LOGIC;
  signal gfx_inst_n_391 : STD_LOGIC;
  signal gfx_inst_n_392 : STD_LOGIC;
  signal gfx_inst_n_393 : STD_LOGIC;
  signal gfx_inst_n_394 : STD_LOGIC;
  signal gfx_inst_n_395 : STD_LOGIC;
  signal gfx_inst_n_396 : STD_LOGIC;
  signal gfx_inst_n_4 : STD_LOGIC;
  signal gfx_inst_n_42 : STD_LOGIC;
  signal gfx_inst_n_43 : STD_LOGIC;
  signal gfx_inst_n_44 : STD_LOGIC;
  signal gfx_inst_n_45 : STD_LOGIC;
  signal gfx_inst_n_46 : STD_LOGIC;
  signal gfx_inst_n_47 : STD_LOGIC;
  signal gfx_inst_n_48 : STD_LOGIC;
  signal gfx_inst_n_49 : STD_LOGIC;
  signal gfx_inst_n_5 : STD_LOGIC;
  signal gfx_inst_n_50 : STD_LOGIC;
  signal gfx_inst_n_51 : STD_LOGIC;
  signal gfx_inst_n_52 : STD_LOGIC;
  signal gfx_inst_n_53 : STD_LOGIC;
  signal gfx_inst_n_54 : STD_LOGIC;
  signal gfx_inst_n_55 : STD_LOGIC;
  signal gfx_inst_n_56 : STD_LOGIC;
  signal gfx_inst_n_57 : STD_LOGIC;
  signal gfx_inst_n_58 : STD_LOGIC;
  signal gfx_inst_n_59 : STD_LOGIC;
  signal gfx_inst_n_6 : STD_LOGIC;
  signal gfx_inst_n_60 : STD_LOGIC;
  signal gfx_inst_n_61 : STD_LOGIC;
  signal gfx_inst_n_62 : STD_LOGIC;
  signal gfx_inst_n_63 : STD_LOGIC;
  signal gfx_inst_n_64 : STD_LOGIC;
  signal gfx_inst_n_65 : STD_LOGIC;
  signal gfx_inst_n_66 : STD_LOGIC;
  signal gfx_inst_n_67 : STD_LOGIC;
  signal gfx_inst_n_68 : STD_LOGIC;
  signal gfx_inst_n_69 : STD_LOGIC;
  signal gfx_inst_n_7 : STD_LOGIC;
  signal gfx_inst_n_70 : STD_LOGIC;
  signal gfx_inst_n_71 : STD_LOGIC;
  signal gfx_inst_n_72 : STD_LOGIC;
  signal gfx_inst_n_73 : STD_LOGIC;
  signal gfx_inst_n_74 : STD_LOGIC;
  signal gfx_inst_n_75 : STD_LOGIC;
  signal gfx_inst_n_8 : STD_LOGIC;
  signal gfx_inst_n_9 : STD_LOGIC;
  signal life : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o_state_reg[0]\ : STD_LOGIC;
  signal \^o_state_reg[1]\ : STD_LOGIC;
  signal \^o_state_reg[2]\ : STD_LOGIC;
  signal o_tmds0_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal pix_clk : STD_LOGIC;
  signal pix_clk_5x : STD_LOGIC;
  signal sprite_x : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sx : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sy : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \test_card_simple_1/color2\ : STD_LOGIC;
  signal \test_card_simple_1/color211_in\ : STD_LOGIC;
  signal \test_card_simple_1/color310_in\ : STD_LOGIC;
  signal \test_card_simple_1/color31_in\ : STD_LOGIC;
  signal \test_card_simple_1/color32_in\ : STD_LOGIC;
  signal \test_card_simple_1/color43_in\ : STD_LOGIC;
  signal \test_card_simple_1/color46_in\ : STD_LOGIC;
  signal tmds_ch0_serial : STD_LOGIC;
  signal tmds_ch1_serial : STD_LOGIC;
  signal tmds_ch2_serial : STD_LOGIC;
  signal tmds_chc_serial : STD_LOGIC;
  signal v_sync : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of tmds_buf_ch0 : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of tmds_buf_ch0 : label is "DONT_CARE";
  attribute BOX_TYPE of tmds_buf_ch1 : label is "PRIMITIVE";
  attribute CAPACITANCE of tmds_buf_ch1 : label is "DONT_CARE";
  attribute BOX_TYPE of tmds_buf_ch2 : label is "PRIMITIVE";
  attribute CAPACITANCE of tmds_buf_ch2 : label is "DONT_CARE";
  attribute BOX_TYPE of tmds_buf_chc : label is "PRIMITIVE";
  attribute CAPACITANCE of tmds_buf_chc : label is "DONT_CARE";
begin
  \o_state_reg[0]\ <= \^o_state_reg[0]\;
  \o_state_reg[1]\ <= \^o_state_reg[1]\;
  \o_state_reg[2]\ <= \^o_state_reg[2]\;
HDMI_out: entity work.design_1_HDMI_TOP_0_3_HDMI_generator
     port map (
      D(2) => display_timings_inst_n_107,
      D(1) => display_timings_inst_n_108,
      D(0) => display_timings_inst_n_109,
      Q(3) => HDMI_out_n_2,
      Q(2) => HDMI_out_n_3,
      Q(1) => HDMI_out_n_4,
      Q(0) => HDMI_out_n_5,
      RST_BTN => RST_BTN,
      SR(0) => display_timings_inst_n_135,
      \bias[2]_i_2\ => display_timings_inst_n_64,
      \bias[2]_i_3__0\ => display_timings_inst_n_60,
      \bias[3]_i_3__0\ => display_timings_inst_n_52,
      \bias[4]_i_3\ => display_timings_inst_n_85,
      \bias_reg[1]\ => HDMI_out_n_1,
      \bias_reg[1]_0\ => HDMI_out_n_6,
      \bias_reg[1]_1\ => HDMI_out_n_18,
      \bias_reg[1]_2\ => HDMI_out_n_24,
      \bias_reg[1]_3\ => HDMI_out_n_28,
      \bias_reg[1]_4\ => HDMI_out_n_30,
      \bias_reg[1]_5\ => display_timings_inst_n_49,
      \bias_reg[1]_6\ => display_timings_inst_n_51,
      \bias_reg[1]_7\ => display_timings_inst_n_61,
      \bias_reg[1]_8\ => display_timings_inst_n_66,
      \bias_reg[1]_9\ => display_timings_inst_n_124,
      \bias_reg[2]\ => HDMI_out_n_7,
      \bias_reg[2]_0\ => HDMI_out_n_12,
      \bias_reg[2]_1\ => HDMI_out_n_17,
      \bias_reg[2]_2\ => HDMI_out_n_20,
      \bias_reg[2]_3\ => HDMI_out_n_23,
      \bias_reg[2]_4\ => HDMI_out_n_25,
      \bias_reg[2]_5\ => HDMI_out_n_29,
      \bias_reg[2]_6\ => HDMI_out_n_31,
      \bias_reg[2]_7\ => HDMI_out_n_33,
      \bias_reg[2]_8\ => display_timings_inst_n_53,
      \bias_reg[2]_9\ => display_timings_inst_n_63,
      \bias_reg[3]\ => HDMI_out_n_22,
      \bias_reg[3]_0\ => HDMI_out_n_27,
      \bias_reg[3]_1\ => HDMI_out_n_32,
      \bias_reg[3]_2\ => display_timings_inst_n_84,
      \bias_reg[3]_3\ => display_timings_inst_n_90,
      \bias_reg[3]_4\ => display_timings_inst_n_91,
      \bias_reg[3]_5\ => display_timings_inst_n_89,
      \bias_reg[4]\(3 downto 0) => bias(4 downto 1),
      \bias_reg[4]_0\(3) => HDMI_out_n_13,
      \bias_reg[4]_0\(2) => HDMI_out_n_14,
      \bias_reg[4]_0\(1) => HDMI_out_n_15,
      \bias_reg[4]_0\(0) => HDMI_out_n_16,
      \bias_reg[4]_1\ => HDMI_out_n_19,
      \bias_reg[4]_10\ => display_timings_inst_n_59,
      \bias_reg[4]_11\ => display_timings_inst_n_62,
      \bias_reg[4]_12\(2) => display_timings_inst_n_96,
      \bias_reg[4]_12\(1) => display_timings_inst_n_97,
      \bias_reg[4]_12\(0) => display_timings_inst_n_98,
      \bias_reg[4]_13\(1) => display_timings_inst_n_87,
      \bias_reg[4]_13\(0) => display_timings_inst_n_88,
      \bias_reg[4]_2\ => HDMI_out_n_21,
      \bias_reg[4]_3\ => HDMI_out_n_26,
      \bias_reg[4]_4\ => display_timings_inst_n_110,
      \bias_reg[4]_5\ => display_timings_inst_n_54,
      \bias_reg[4]_6\ => display_timings_inst_n_67,
      \bias_reg[4]_7\ => display_timings_inst_n_82,
      \bias_reg[4]_8\ => display_timings_inst_n_83,
      \bias_reg[4]_9\ => display_timings_inst_n_55,
      i_rst_oserdes => i_rst_oserdes,
      o_clk_1x => pix_clk,
      o_clk_5x => pix_clk_5x,
      o_data => tmds_ch0_serial,
      o_rst_reg => tmds_chc_serial,
      o_tmds0_in(7 downto 5) => o_tmds0_in(8 downto 6),
      o_tmds0_in(4 downto 0) => o_tmds0_in(4 downto 0),
      \o_tmds_reg[0]\ => tmds_ch1_serial,
      \o_tmds_reg[0]_0\ => tmds_ch2_serial,
      \o_tmds_reg[0]_1\ => display_timings_inst_n_57,
      \o_tmds_reg[0]_2\ => display_timings_inst_n_92,
      \o_tmds_reg[1]\ => display_timings_inst_n_116,
      \o_tmds_reg[1]_0\ => display_timings_inst_n_50,
      \o_tmds_reg[2]\ => display_timings_inst_n_117,
      \o_tmds_reg[2]_0\ => display_timings_inst_n_94,
      \o_tmds_reg[3]\ => display_timings_inst_n_111,
      \o_tmds_reg[3]_0\ => display_timings_inst_n_93,
      \o_tmds_reg[3]_1\ => display_timings_inst_n_113,
      \o_tmds_reg[3]_2\ => display_timings_inst_n_120,
      \o_tmds_reg[4]\ => display_timings_inst_n_118,
      \o_tmds_reg[5]\ => display_timings_inst_n_112,
      \o_tmds_reg[6]\ => display_timings_inst_n_56,
      \o_tmds_reg[7]\ => display_timings_inst_n_115,
      \o_tmds_reg[8]\ => display_timings_inst_n_68,
      \o_tmds_reg[8]_0\ => display_timings_inst_n_65,
      \o_tmds_reg[9]\ => display_timings_inst_n_114,
      \o_tmds_reg[9]_0\ => display_timings_inst_n_119,
      \o_tmds_reg[9]_1\ => display_timings_inst_n_95
    );
display_clocks_inst: entity work.design_1_HDMI_TOP_0_3_display_clocks
     port map (
      CLK => CLK,
      RST_BTN => RST_BTN,
      clk_lock => clk_lock,
      o_clk_1x => pix_clk,
      o_clk_5x => pix_clk_5x
    );
display_timings_inst: entity work.design_1_HDMI_TOP_0_3_display_timings
     port map (
      CLK => pix_clk,
      CO(0) => display_timings_inst_n_45,
      D(2) => display_timings_inst_n_107,
      D(1) => display_timings_inst_n_108,
      D(0) => display_timings_inst_n_109,
      DI(1) => display_timings_inst_n_16,
      DI(0) => display_timings_inst_n_17,
      Q(15 downto 0) => sy(15 downto 0),
      RST_BTN => RST_BTN,
      S(0) => display_timings_inst_n_20,
      SR(0) => display_timings_inst_n_135,
      \_inferred__1/i__carry__3\(15) => gfx_inst_n_42,
      \_inferred__1/i__carry__3\(14) => gfx_inst_n_43,
      \_inferred__1/i__carry__3\(13) => gfx_inst_n_44,
      \_inferred__1/i__carry__3\(12) => gfx_inst_n_45,
      \_inferred__1/i__carry__3\(11) => gfx_inst_n_46,
      \_inferred__1/i__carry__3\(10) => gfx_inst_n_47,
      \_inferred__1/i__carry__3\(9) => gfx_inst_n_48,
      \_inferred__1/i__carry__3\(8) => gfx_inst_n_49,
      \_inferred__1/i__carry__3\(7) => gfx_inst_n_50,
      \_inferred__1/i__carry__3\(6) => gfx_inst_n_51,
      \_inferred__1/i__carry__3\(5) => gfx_inst_n_52,
      \_inferred__1/i__carry__3\(4) => gfx_inst_n_53,
      \_inferred__1/i__carry__3\(3) => gfx_inst_n_54,
      \_inferred__1/i__carry__3\(2) => gfx_inst_n_55,
      \_inferred__1/i__carry__3\(1) => gfx_inst_n_56,
      \_inferred__1/i__carry__3\(0) => gfx_inst_n_57,
      \_inferred__1/i__carry__3_0\(15) => gfx_inst_n_60,
      \_inferred__1/i__carry__3_0\(14) => gfx_inst_n_61,
      \_inferred__1/i__carry__3_0\(13) => gfx_inst_n_62,
      \_inferred__1/i__carry__3_0\(12) => gfx_inst_n_63,
      \_inferred__1/i__carry__3_0\(11) => gfx_inst_n_64,
      \_inferred__1/i__carry__3_0\(10) => gfx_inst_n_65,
      \_inferred__1/i__carry__3_0\(9) => gfx_inst_n_66,
      \_inferred__1/i__carry__3_0\(8) => gfx_inst_n_67,
      \_inferred__1/i__carry__3_0\(7) => gfx_inst_n_68,
      \_inferred__1/i__carry__3_0\(6) => gfx_inst_n_69,
      \_inferred__1/i__carry__3_0\(5) => gfx_inst_n_70,
      \_inferred__1/i__carry__3_0\(4) => gfx_inst_n_71,
      \_inferred__1/i__carry__3_0\(3) => gfx_inst_n_72,
      \_inferred__1/i__carry__3_0\(2) => gfx_inst_n_73,
      \_inferred__1/i__carry__3_0\(1) => gfx_inst_n_74,
      \_inferred__1/i__carry__3_0\(0) => gfx_inst_n_75,
      \_inferred__2/i__carry__3\(15 downto 0) => sprite_x(15 downto 0),
      \bias[1]_i_17_0\ => gfx_inst_n_391,
      \bias[1]_i_23__0_0\ => gfx_inst_n_395,
      \bias[1]_i_2__1_0\ => display_timings_inst_n_60,
      \bias[1]_i_2__1_1\(0) => \test_card_simple_1/color211_in\,
      \bias[1]_i_2__1_2\(0) => \test_card_simple_1/color310_in\,
      \bias[1]_i_3_0\ => gfx_inst_n_389,
      \bias[1]_i_3__1_0\ => display_timings_inst_n_64,
      \bias[1]_i_5_0\ => display_timings_inst_n_51,
      \bias[1]_i_5__0_0\(0) => gfx_inst_n_58,
      \bias[1]_i_5__0_1\(0) => gfx_inst_n_59,
      \bias[2]_i_12_0\ => display_timings_inst_n_49,
      \bias[2]_i_18\ => gfx_inst_n_144,
      \bias[2]_i_18_0\ => gfx_inst_n_141,
      \bias[2]_i_21_0\ => gfx_inst_n_388,
      \bias[4]_i_5__0_0\ => HDMI_out_n_25,
      \bias_reg[1]\(1) => display_timings_inst_n_87,
      \bias_reg[1]\(0) => display_timings_inst_n_88,
      \bias_reg[1]_0\ => display_timings_inst_n_89,
      \bias_reg[1]_1\ => display_timings_inst_n_90,
      \bias_reg[1]_2\ => gfx_inst_n_396,
      \bias_reg[2]\ => display_timings_inst_n_52,
      \bias_reg[2]_0\ => display_timings_inst_n_59,
      \bias_reg[2]_1\ => display_timings_inst_n_67,
      \bias_reg[2]_10\ => HDMI_out_n_24,
      \bias_reg[2]_11\ => HDMI_out_n_23,
      \bias_reg[2]_2\ => display_timings_inst_n_110,
      \bias_reg[2]_3\ => HDMI_out_n_19,
      \bias_reg[2]_4\ => HDMI_out_n_18,
      \bias_reg[2]_5\ => HDMI_out_n_26,
      \bias_reg[2]_6\ => HDMI_out_n_33,
      \bias_reg[2]_7\ => HDMI_out_n_6,
      \bias_reg[2]_8\ => HDMI_out_n_28,
      \bias_reg[2]_9\ => HDMI_out_n_29,
      \bias_reg[3]\ => display_timings_inst_n_84,
      \bias_reg[3]_0\ => display_timings_inst_n_91,
      \bias_reg[3]_1\(2) => display_timings_inst_n_96,
      \bias_reg[3]_1\(1) => display_timings_inst_n_97,
      \bias_reg[3]_1\(0) => display_timings_inst_n_98,
      \bias_reg[3]_2\ => HDMI_out_n_30,
      \bias_reg[3]_3\ => HDMI_out_n_32,
      \bias_reg[3]_4\ => HDMI_out_n_22,
      \bias_reg[4]\ => display_timings_inst_n_57,
      \bias_reg[4]_0\ => HDMI_out_n_12,
      \bias_reg[4]_1\(3) => HDMI_out_n_13,
      \bias_reg[4]_1\(2) => HDMI_out_n_14,
      \bias_reg[4]_1\(1) => HDMI_out_n_15,
      \bias_reg[4]_1\(0) => HDMI_out_n_16,
      \bias_reg[4]_2\ => HDMI_out_n_31,
      \bias_reg[4]_3\(3) => HDMI_out_n_2,
      \bias_reg[4]_3\(2) => HDMI_out_n_3,
      \bias_reg[4]_3\(1) => HDMI_out_n_4,
      \bias_reg[4]_3\(0) => HDMI_out_n_5,
      \bias_reg[4]_4\ => HDMI_out_n_20,
      \bias_reg[4]_5\ => HDMI_out_n_27,
      g0_b0_0(1) => gfx_inst_n_386,
      g0_b0_0(0) => gfx_inst_n_387,
      g0_b0_1(0) => gfx_inst_n_392,
      hit_reg => display_timings_inst_n_66,
      life(1 downto 0) => life(1 downto 0),
      \o_sx_reg[11]_0\(0) => display_timings_inst_n_183,
      \o_sx_reg[11]_1\(3) => display_timings_inst_n_236,
      \o_sx_reg[11]_1\(2) => display_timings_inst_n_237,
      \o_sx_reg[11]_1\(1) => display_timings_inst_n_238,
      \o_sx_reg[11]_1\(0) => display_timings_inst_n_239,
      \o_sx_reg[11]_2\(1) => display_timings_inst_n_265,
      \o_sx_reg[11]_2\(0) => display_timings_inst_n_266,
      \o_sx_reg[13]_0\(2) => display_timings_inst_n_37,
      \o_sx_reg[13]_0\(1) => display_timings_inst_n_38,
      \o_sx_reg[13]_0\(0) => display_timings_inst_n_39,
      \o_sx_reg[14]_0\(3) => display_timings_inst_n_136,
      \o_sx_reg[14]_0\(2) => display_timings_inst_n_137,
      \o_sx_reg[14]_0\(1) => display_timings_inst_n_138,
      \o_sx_reg[14]_0\(0) => display_timings_inst_n_139,
      \o_sx_reg[15]_0\(15 downto 0) => sx(15 downto 0),
      \o_sx_reg[15]_1\(0) => display_timings_inst_n_40,
      \o_sx_reg[15]_10\(3) => display_timings_inst_n_140,
      \o_sx_reg[15]_10\(2) => display_timings_inst_n_141,
      \o_sx_reg[15]_10\(1) => display_timings_inst_n_142,
      \o_sx_reg[15]_10\(0) => display_timings_inst_n_143,
      \o_sx_reg[15]_11\(3) => display_timings_inst_n_163,
      \o_sx_reg[15]_11\(2) => display_timings_inst_n_164,
      \o_sx_reg[15]_11\(1) => display_timings_inst_n_165,
      \o_sx_reg[15]_11\(0) => display_timings_inst_n_166,
      \o_sx_reg[15]_12\(3) => display_timings_inst_n_184,
      \o_sx_reg[15]_12\(2) => display_timings_inst_n_185,
      \o_sx_reg[15]_12\(1) => display_timings_inst_n_186,
      \o_sx_reg[15]_12\(0) => display_timings_inst_n_187,
      \o_sx_reg[15]_13\(3) => display_timings_inst_n_240,
      \o_sx_reg[15]_13\(2) => display_timings_inst_n_241,
      \o_sx_reg[15]_13\(1) => display_timings_inst_n_242,
      \o_sx_reg[15]_13\(0) => display_timings_inst_n_243,
      \o_sx_reg[15]_14\(3) => display_timings_inst_n_244,
      \o_sx_reg[15]_14\(2) => display_timings_inst_n_245,
      \o_sx_reg[15]_14\(1) => display_timings_inst_n_246,
      \o_sx_reg[15]_14\(0) => display_timings_inst_n_247,
      \o_sx_reg[15]_15\(0) => display_timings_inst_n_248,
      \o_sx_reg[15]_2\(0) => \ball/sprite_hit_x014_in\,
      \o_sx_reg[15]_3\ => \o_sx_reg[15]\,
      \o_sx_reg[15]_4\ => display_timings_inst_n_92,
      \o_sx_reg[15]_5\ => display_timings_inst_n_95,
      \o_sx_reg[15]_6\ => display_timings_inst_n_112,
      \o_sx_reg[15]_7\ => display_timings_inst_n_114,
      \o_sx_reg[15]_8\ => display_timings_inst_n_115,
      \o_sx_reg[15]_9\ => display_timings_inst_n_119,
      \o_sx_reg[2]_0\ => display_timings_inst_n_41,
      \o_sx_reg[2]_1\ => display_timings_inst_n_43,
      \o_sx_reg[3]_0\(3) => display_timings_inst_n_75,
      \o_sx_reg[3]_0\(2) => display_timings_inst_n_76,
      \o_sx_reg[3]_0\(1) => display_timings_inst_n_77,
      \o_sx_reg[3]_0\(0) => display_timings_inst_n_78,
      \o_sx_reg[5]_0\(1) => display_timings_inst_n_79,
      \o_sx_reg[5]_0\(0) => display_timings_inst_n_80,
      \o_sx_reg[5]_1\ => display_timings_inst_n_86,
      \o_sx_reg[5]_2\ => display_timings_inst_n_123,
      \o_sx_reg[5]_3\ => display_timings_inst_n_171,
      \o_sx_reg[6]_0\(3) => display_timings_inst_n_131,
      \o_sx_reg[6]_0\(2) => display_timings_inst_n_132,
      \o_sx_reg[6]_0\(1) => display_timings_inst_n_133,
      \o_sx_reg[6]_0\(0) => display_timings_inst_n_134,
      \o_sx_reg[6]_1\(2) => display_timings_inst_n_176,
      \o_sx_reg[6]_1\(1) => display_timings_inst_n_177,
      \o_sx_reg[6]_1\(0) => display_timings_inst_n_178,
      \o_sx_reg[7]_0\ => display_timings_inst_n_63,
      \o_sx_reg[7]_1\(3) => display_timings_inst_n_167,
      \o_sx_reg[7]_1\(2) => display_timings_inst_n_168,
      \o_sx_reg[7]_1\(1) => display_timings_inst_n_169,
      \o_sx_reg[7]_1\(0) => display_timings_inst_n_170,
      \o_sx_reg[7]_2\(3) => display_timings_inst_n_172,
      \o_sx_reg[7]_2\(2) => display_timings_inst_n_173,
      \o_sx_reg[7]_2\(1) => display_timings_inst_n_174,
      \o_sx_reg[7]_2\(0) => display_timings_inst_n_175,
      \o_sx_reg[7]_3\(3) => display_timings_inst_n_179,
      \o_sx_reg[7]_3\(2) => display_timings_inst_n_180,
      \o_sx_reg[7]_3\(1) => display_timings_inst_n_181,
      \o_sx_reg[7]_3\(0) => display_timings_inst_n_182,
      \o_sx_reg[7]_4\(0) => display_timings_inst_n_235,
      \o_sy_reg[11]_0\(2) => display_timings_inst_n_209,
      \o_sy_reg[11]_0\(1) => display_timings_inst_n_210,
      \o_sy_reg[11]_0\(0) => display_timings_inst_n_211,
      \o_sy_reg[11]_1\(3) => display_timings_inst_n_222,
      \o_sy_reg[11]_1\(2) => display_timings_inst_n_223,
      \o_sy_reg[11]_1\(1) => display_timings_inst_n_224,
      \o_sy_reg[11]_1\(0) => display_timings_inst_n_225,
      \o_sy_reg[11]_2\(3) => display_timings_inst_n_259,
      \o_sy_reg[11]_2\(2) => display_timings_inst_n_260,
      \o_sy_reg[11]_2\(1) => display_timings_inst_n_261,
      \o_sy_reg[11]_2\(0) => display_timings_inst_n_262,
      \o_sy_reg[13]_0\(1) => display_timings_inst_n_18,
      \o_sy_reg[13]_0\(0) => display_timings_inst_n_19,
      \o_sy_reg[14]_0\(3) => display_timings_inst_n_190,
      \o_sy_reg[14]_0\(2) => display_timings_inst_n_191,
      \o_sy_reg[14]_0\(1) => display_timings_inst_n_192,
      \o_sy_reg[14]_0\(0) => display_timings_inst_n_193,
      \o_sy_reg[14]_1\(3) => display_timings_inst_n_205,
      \o_sy_reg[14]_1\(2) => display_timings_inst_n_206,
      \o_sy_reg[14]_1\(1) => display_timings_inst_n_207,
      \o_sy_reg[14]_1\(0) => display_timings_inst_n_208,
      \o_sy_reg[14]_2\(2) => display_timings_inst_n_256,
      \o_sy_reg[14]_2\(1) => display_timings_inst_n_257,
      \o_sy_reg[14]_2\(0) => display_timings_inst_n_258,
      \o_sy_reg[15]_0\(0) => \ball/sprite_hit_y013_in\,
      \o_sy_reg[15]_1\ => display_timings_inst_n_50,
      \o_sy_reg[15]_10\ => display_timings_inst_n_116,
      \o_sy_reg[15]_11\ => display_timings_inst_n_117,
      \o_sy_reg[15]_12\ => display_timings_inst_n_118,
      \o_sy_reg[15]_13\ => display_timings_inst_n_121,
      \o_sy_reg[15]_14\ => display_timings_inst_n_124,
      \o_sy_reg[15]_15\(3) => display_timings_inst_n_149,
      \o_sy_reg[15]_15\(2) => display_timings_inst_n_150,
      \o_sy_reg[15]_15\(1) => display_timings_inst_n_151,
      \o_sy_reg[15]_15\(0) => display_timings_inst_n_152,
      \o_sy_reg[15]_16\(3) => display_timings_inst_n_212,
      \o_sy_reg[15]_16\(2) => display_timings_inst_n_213,
      \o_sy_reg[15]_16\(1) => display_timings_inst_n_214,
      \o_sy_reg[15]_16\(0) => display_timings_inst_n_215,
      \o_sy_reg[15]_17\(3) => display_timings_inst_n_216,
      \o_sy_reg[15]_17\(2) => display_timings_inst_n_217,
      \o_sy_reg[15]_17\(1) => display_timings_inst_n_218,
      \o_sy_reg[15]_17\(0) => display_timings_inst_n_219,
      \o_sy_reg[15]_18\(0) => display_timings_inst_n_220,
      \o_sy_reg[15]_19\(3) => display_timings_inst_n_226,
      \o_sy_reg[15]_19\(2) => display_timings_inst_n_227,
      \o_sy_reg[15]_19\(1) => display_timings_inst_n_228,
      \o_sy_reg[15]_19\(0) => display_timings_inst_n_229,
      \o_sy_reg[15]_2\ => display_timings_inst_n_56,
      \o_sy_reg[15]_20\(3) => display_timings_inst_n_230,
      \o_sy_reg[15]_20\(2) => display_timings_inst_n_231,
      \o_sy_reg[15]_20\(1) => display_timings_inst_n_232,
      \o_sy_reg[15]_20\(0) => display_timings_inst_n_233,
      \o_sy_reg[15]_21\(0) => display_timings_inst_n_234,
      \o_sy_reg[15]_22\(3) => display_timings_inst_n_252,
      \o_sy_reg[15]_22\(2) => display_timings_inst_n_253,
      \o_sy_reg[15]_22\(1) => display_timings_inst_n_254,
      \o_sy_reg[15]_22\(0) => display_timings_inst_n_255,
      \o_sy_reg[15]_23\(1) => display_timings_inst_n_263,
      \o_sy_reg[15]_23\(0) => display_timings_inst_n_264,
      \o_sy_reg[15]_24\(3) => display_timings_inst_n_267,
      \o_sy_reg[15]_24\(2) => display_timings_inst_n_268,
      \o_sy_reg[15]_24\(1) => display_timings_inst_n_269,
      \o_sy_reg[15]_24\(0) => display_timings_inst_n_270,
      \o_sy_reg[15]_3\ => display_timings_inst_n_61,
      \o_sy_reg[15]_4\ => display_timings_inst_n_65,
      \o_sy_reg[15]_5\ => display_timings_inst_n_68,
      \o_sy_reg[15]_6\ => display_timings_inst_n_85,
      \o_sy_reg[15]_7\ => display_timings_inst_n_93,
      \o_sy_reg[15]_8\ => display_timings_inst_n_94,
      \o_sy_reg[15]_9\ => display_timings_inst_n_111,
      \o_sy_reg[2]_0\ => display_timings_inst_n_42,
      \o_sy_reg[3]_0\(3) => display_timings_inst_n_69,
      \o_sy_reg[3]_0\(2) => display_timings_inst_n_70,
      \o_sy_reg[3]_0\(1) => display_timings_inst_n_71,
      \o_sy_reg[3]_0\(0) => display_timings_inst_n_72,
      \o_sy_reg[4]_0\ => display_timings_inst_n_44,
      \o_sy_reg[4]_1\(0) => display_timings_inst_n_81,
      \o_sy_reg[4]_2\(2) => display_timings_inst_n_156,
      \o_sy_reg[4]_2\(1) => display_timings_inst_n_157,
      \o_sy_reg[4]_2\(0) => display_timings_inst_n_158,
      \o_sy_reg[5]_0\(1) => display_timings_inst_n_73,
      \o_sy_reg[5]_0\(0) => display_timings_inst_n_74,
      \o_sy_reg[5]_1\(1) => display_timings_inst_n_125,
      \o_sy_reg[5]_1\(0) => display_timings_inst_n_126,
      \o_sy_reg[6]_0\(3) => display_timings_inst_n_127,
      \o_sy_reg[6]_0\(2) => display_timings_inst_n_128,
      \o_sy_reg[6]_0\(1) => display_timings_inst_n_129,
      \o_sy_reg[6]_0\(0) => display_timings_inst_n_130,
      \o_sy_reg[6]_1\(3) => display_timings_inst_n_159,
      \o_sy_reg[6]_1\(2) => display_timings_inst_n_160,
      \o_sy_reg[6]_1\(1) => display_timings_inst_n_161,
      \o_sy_reg[6]_1\(0) => display_timings_inst_n_162,
      \o_sy_reg[6]_2\(1) => display_timings_inst_n_188,
      \o_sy_reg[6]_2\(0) => display_timings_inst_n_189,
      \o_sy_reg[6]_3\(3) => display_timings_inst_n_198,
      \o_sy_reg[6]_3\(2) => display_timings_inst_n_199,
      \o_sy_reg[6]_3\(1) => display_timings_inst_n_200,
      \o_sy_reg[6]_3\(0) => display_timings_inst_n_201,
      \o_sy_reg[7]_0\(3) => display_timings_inst_n_144,
      \o_sy_reg[7]_0\(2) => display_timings_inst_n_145,
      \o_sy_reg[7]_0\(1) => display_timings_inst_n_146,
      \o_sy_reg[7]_0\(0) => display_timings_inst_n_147,
      \o_sy_reg[7]_1\(2) => display_timings_inst_n_153,
      \o_sy_reg[7]_1\(1) => display_timings_inst_n_154,
      \o_sy_reg[7]_1\(0) => display_timings_inst_n_155,
      \o_sy_reg[7]_2\(3) => display_timings_inst_n_194,
      \o_sy_reg[7]_2\(2) => display_timings_inst_n_195,
      \o_sy_reg[7]_2\(1) => display_timings_inst_n_196,
      \o_sy_reg[7]_2\(0) => display_timings_inst_n_197,
      \o_sy_reg[7]_3\(2) => display_timings_inst_n_202,
      \o_sy_reg[7]_3\(1) => display_timings_inst_n_203,
      \o_sy_reg[7]_3\(0) => display_timings_inst_n_204,
      \o_sy_reg[7]_4\(0) => display_timings_inst_n_221,
      \o_sy_reg[8]_0\(0) => display_timings_inst_n_271,
      \o_sy_reg[9]_0\(0) => display_timings_inst_n_148,
      \o_sy_reg[9]_1\(2) => display_timings_inst_n_249,
      \o_sy_reg[9]_1\(1) => display_timings_inst_n_250,
      \o_sy_reg[9]_1\(0) => display_timings_inst_n_251,
      o_tmds0_in(7 downto 5) => o_tmds0_in(8 downto 6),
      o_tmds0_in(4 downto 0) => o_tmds0_in(4 downto 0),
      \o_tmds[0]_i_11\(3) => gfx_inst_n_135,
      \o_tmds[0]_i_11\(2) => gfx_inst_n_136,
      \o_tmds[0]_i_11\(1) => gfx_inst_n_137,
      \o_tmds[0]_i_11\(0) => gfx_inst_n_138,
      \o_tmds[0]_i_3_0\ => gfx_inst_n_142,
      \o_tmds[0]_i_3_1\ => gfx_inst_n_140,
      \o_tmds[0]_i_3_2\ => gfx_inst_n_146,
      \o_tmds[0]_i_3_3\(0) => \test_card_simple_1/color31_in\,
      \o_tmds[0]_i_3_4\(0) => \test_card_simple_1/color2\,
      \o_tmds[0]_i_3_5\(0) => \test_card_simple_1/color32_in\,
      \o_tmds[0]_i_7_0\ => gfx_inst_n_143,
      \o_tmds[0]_i_7_1\ => gfx_inst_n_145,
      \o_tmds[1]_i_4_0\ => gfx_inst_n_385,
      \o_tmds[1]_i_5_0\(0) => \test_card_simple_1/color43_in\,
      \o_tmds[1]_i_5_1\(0) => \test_card_simple_1/color46_in\,
      \o_tmds[3]_i_12_0\ => gfx_inst_n_393,
      \o_tmds[3]_i_2_0\ => \^o_state_reg[0]\,
      \o_tmds[3]_i_2_1\ => \^o_state_reg[1]\,
      \o_tmds[3]_i_2_2\ => \^o_state_reg[2]\,
      \o_tmds[3]_i_2_3\ => gfx_inst_n_394,
      \o_tmds[4]_i_2_0\ => display_timings_inst_n_120,
      \o_tmds[4]_i_2__0_0\ => display_timings_inst_n_53,
      \o_tmds[4]_i_2__0_1\ => display_timings_inst_n_62,
      \o_tmds[6]_i_2__0_0\ => display_timings_inst_n_55,
      \o_tmds[7]_i_2__0_0\ => display_timings_inst_n_83,
      \o_tmds[7]_i_3_0\ => display_timings_inst_n_54,
      \o_tmds[7]_i_5_0\ => display_timings_inst_n_82,
      \o_tmds[7]_i_6_0\ => display_timings_inst_n_113,
      \o_tmds_reg[0]\ => gfx_inst_n_390,
      \o_tmds_reg[0]_i_22\(15) => gfx_inst_n_16,
      \o_tmds_reg[0]_i_22\(14) => gfx_inst_n_17,
      \o_tmds_reg[0]_i_22\(13) => gfx_inst_n_18,
      \o_tmds_reg[0]_i_22\(12) => gfx_inst_n_19,
      \o_tmds_reg[0]_i_22\(11) => gfx_inst_n_20,
      \o_tmds_reg[0]_i_22\(10) => gfx_inst_n_21,
      \o_tmds_reg[0]_i_22\(9) => gfx_inst_n_22,
      \o_tmds_reg[0]_i_22\(8) => gfx_inst_n_23,
      \o_tmds_reg[0]_i_22\(7) => gfx_inst_n_24,
      \o_tmds_reg[0]_i_22\(6) => gfx_inst_n_25,
      \o_tmds_reg[0]_i_22\(5) => gfx_inst_n_26,
      \o_tmds_reg[0]_i_22\(4) => gfx_inst_n_27,
      \o_tmds_reg[0]_i_22\(3) => gfx_inst_n_28,
      \o_tmds_reg[0]_i_22\(2) => gfx_inst_n_29,
      \o_tmds_reg[0]_i_22\(1) => gfx_inst_n_30,
      \o_tmds_reg[0]_i_22\(0) => gfx_inst_n_31,
      \o_tmds_reg[0]_i_23\(15) => gfx_inst_n_0,
      \o_tmds_reg[0]_i_23\(14) => gfx_inst_n_1,
      \o_tmds_reg[0]_i_23\(13) => gfx_inst_n_2,
      \o_tmds_reg[0]_i_23\(12) => gfx_inst_n_3,
      \o_tmds_reg[0]_i_23\(11) => gfx_inst_n_4,
      \o_tmds_reg[0]_i_23\(10) => gfx_inst_n_5,
      \o_tmds_reg[0]_i_23\(9) => gfx_inst_n_6,
      \o_tmds_reg[0]_i_23\(8) => gfx_inst_n_7,
      \o_tmds_reg[0]_i_23\(7) => gfx_inst_n_8,
      \o_tmds_reg[0]_i_23\(6) => gfx_inst_n_9,
      \o_tmds_reg[0]_i_23\(5) => gfx_inst_n_10,
      \o_tmds_reg[0]_i_23\(4) => gfx_inst_n_11,
      \o_tmds_reg[0]_i_23\(3) => gfx_inst_n_12,
      \o_tmds_reg[0]_i_23\(2) => gfx_inst_n_13,
      \o_tmds_reg[0]_i_23\(1) => gfx_inst_n_14,
      \o_tmds_reg[0]_i_23\(0) => gfx_inst_n_15,
      \o_tmds_reg[0]_i_24_0\(0) => gfx_inst_n_102,
      \o_tmds_reg[0]_i_24_1\(2) => gfx_inst_n_132,
      \o_tmds_reg[0]_i_24_1\(1) => gfx_inst_n_133,
      \o_tmds_reg[0]_i_24_1\(0) => gfx_inst_n_134,
      \o_tmds_reg[0]_i_25_0\(0) => gfx_inst_n_101,
      \o_tmds_reg[0]_i_25_1\(0) => gfx_inst_n_139,
      \o_tmds_reg[0]_i_32\(3) => gfx_inst_n_257,
      \o_tmds_reg[0]_i_32\(2) => gfx_inst_n_258,
      \o_tmds_reg[0]_i_32\(1) => gfx_inst_n_259,
      \o_tmds_reg[0]_i_32\(0) => gfx_inst_n_260,
      \o_tmds_reg[0]_i_54_0\(2) => gfx_inst_n_254,
      \o_tmds_reg[0]_i_54_0\(1) => gfx_inst_n_255,
      \o_tmds_reg[0]_i_54_0\(0) => gfx_inst_n_256,
      \o_tmds_reg[1]\ => HDMI_out_n_21,
      \o_tmds_reg[3]\(3 downto 0) => bias(4 downto 1),
      \o_tmds_reg[3]_0\ => HDMI_out_n_7,
      \o_tmds_reg[3]_1\ => HDMI_out_n_1,
      \o_tmds_reg[3]_2\ => HDMI_out_n_17,
      \sprite_x_reg[5]\(0) => display_timings_inst_n_46,
      v_sync => v_sync
    );
gfx_inst: entity work.design_1_HDMI_TOP_0_3_gfx
     port map (
      CO(0) => CO(0),
      DI(0) => DI(0),
      O(2 downto 0) => O(2 downto 0),
      Q(15) => gfx_inst_n_0,
      Q(14) => gfx_inst_n_1,
      Q(13) => gfx_inst_n_2,
      Q(12) => gfx_inst_n_3,
      Q(11) => gfx_inst_n_4,
      Q(10) => gfx_inst_n_5,
      Q(9) => gfx_inst_n_6,
      Q(8) => gfx_inst_n_7,
      Q(7) => gfx_inst_n_8,
      Q(6) => gfx_inst_n_9,
      Q(5) => gfx_inst_n_10,
      Q(4) => gfx_inst_n_11,
      Q(3) => gfx_inst_n_12,
      Q(2) => gfx_inst_n_13,
      Q(1) => gfx_inst_n_14,
      Q(0) => gfx_inst_n_15,
      S(0) => S(0),
      \_inferred__1/i__carry__0\(3) => display_timings_inst_n_69,
      \_inferred__1/i__carry__0\(2) => display_timings_inst_n_70,
      \_inferred__1/i__carry__0\(1) => display_timings_inst_n_71,
      \_inferred__1/i__carry__0\(0) => display_timings_inst_n_72,
      \_inferred__1/i__carry__1\(3) => display_timings_inst_n_198,
      \_inferred__1/i__carry__1\(2) => display_timings_inst_n_199,
      \_inferred__1/i__carry__1\(1) => display_timings_inst_n_200,
      \_inferred__1/i__carry__1\(0) => display_timings_inst_n_201,
      \_inferred__1/i__carry__1_0\(0) => display_timings_inst_n_221,
      \_inferred__1/i__carry__1_1\(1) => display_timings_inst_n_73,
      \_inferred__1/i__carry__1_1\(0) => display_timings_inst_n_74,
      \_inferred__1/i__carry__2\(2) => display_timings_inst_n_209,
      \_inferred__1/i__carry__2\(1) => display_timings_inst_n_210,
      \_inferred__1/i__carry__2\(0) => display_timings_inst_n_211,
      \_inferred__1/i__carry__2_0\(0) => display_timings_inst_n_271,
      \_inferred__1/i__carry__2_1\(3) => display_timings_inst_n_222,
      \_inferred__1/i__carry__2_1\(2) => display_timings_inst_n_223,
      \_inferred__1/i__carry__2_1\(1) => display_timings_inst_n_224,
      \_inferred__1/i__carry__2_1\(0) => display_timings_inst_n_225,
      \_inferred__1/i__carry__3\(3) => display_timings_inst_n_216,
      \_inferred__1/i__carry__3\(2) => display_timings_inst_n_217,
      \_inferred__1/i__carry__3\(1) => display_timings_inst_n_218,
      \_inferred__1/i__carry__3\(0) => display_timings_inst_n_219,
      \_inferred__1/i__carry__3_0\(3) => display_timings_inst_n_230,
      \_inferred__1/i__carry__3_0\(2) => display_timings_inst_n_231,
      \_inferred__1/i__carry__3_0\(1) => display_timings_inst_n_232,
      \_inferred__1/i__carry__3_0\(0) => display_timings_inst_n_233,
      \_inferred__2/i__carry__0\(3) => display_timings_inst_n_75,
      \_inferred__2/i__carry__0\(2) => display_timings_inst_n_76,
      \_inferred__2/i__carry__0\(1) => display_timings_inst_n_77,
      \_inferred__2/i__carry__0\(0) => display_timings_inst_n_78,
      \_inferred__2/i__carry__1\(0) => display_timings_inst_n_235,
      \_inferred__2/i__carry__1_0\(1) => display_timings_inst_n_79,
      \_inferred__2/i__carry__1_0\(0) => display_timings_inst_n_80,
      \_inferred__2/i__carry__2\(3) => display_timings_inst_n_236,
      \_inferred__2/i__carry__2\(2) => display_timings_inst_n_237,
      \_inferred__2/i__carry__2\(1) => display_timings_inst_n_238,
      \_inferred__2/i__carry__2\(0) => display_timings_inst_n_239,
      \_inferred__2/i__carry__3\(3) => display_timings_inst_n_244,
      \_inferred__2/i__carry__3\(2) => display_timings_inst_n_245,
      \_inferred__2/i__carry__3\(1) => display_timings_inst_n_246,
      \_inferred__2/i__carry__3\(0) => display_timings_inst_n_247,
      \bias[1]_i_13\(0) => display_timings_inst_n_234,
      \bias[1]_i_13_0\(0) => display_timings_inst_n_248,
      \bias[1]_i_13_1\(3) => display_timings_inst_n_226,
      \bias[1]_i_13_1\(2) => display_timings_inst_n_227,
      \bias[1]_i_13_1\(1) => display_timings_inst_n_228,
      \bias[1]_i_13_1\(0) => display_timings_inst_n_229,
      \bias[1]_i_13_2\(3) => display_timings_inst_n_240,
      \bias[1]_i_13_2\(2) => display_timings_inst_n_241,
      \bias[1]_i_13_2\(1) => display_timings_inst_n_242,
      \bias[1]_i_13_2\(0) => display_timings_inst_n_243,
      \bias[1]_i_16\ => display_timings_inst_n_171,
      \bias[1]_i_19\(0) => display_timings_inst_n_220,
      \bias[1]_i_19_0\(3) => display_timings_inst_n_212,
      \bias[1]_i_19_0\(2) => display_timings_inst_n_213,
      \bias[1]_i_19_0\(1) => display_timings_inst_n_214,
      \bias[1]_i_19_0\(0) => display_timings_inst_n_215,
      \bias[1]_i_19_1\(3) => display_timings_inst_n_205,
      \bias[1]_i_19_1\(2) => display_timings_inst_n_206,
      \bias[1]_i_19_1\(1) => display_timings_inst_n_207,
      \bias[1]_i_19_1\(0) => display_timings_inst_n_208,
      \bias[1]_i_3__1\ => display_timings_inst_n_86,
      \bias[1]_i_4__1\ => gfx_inst_n_390,
      \bias[1]_i_6\ => display_timings_inst_n_41,
      \bias[1]_i_6_0\ => display_timings_inst_n_43,
      \bias[1]_i_6_1\ => display_timings_inst_n_123,
      \bias[1]_i_6__0\(3) => display_timings_inst_n_190,
      \bias[1]_i_6__0\(2) => display_timings_inst_n_191,
      \bias[1]_i_6__0\(1) => display_timings_inst_n_192,
      \bias[1]_i_6__0\(0) => display_timings_inst_n_193,
      \bias[1]_i_6__0_0\(3) => display_timings_inst_n_267,
      \bias[1]_i_6__0_0\(2) => display_timings_inst_n_268,
      \bias[1]_i_6__0_0\(1) => display_timings_inst_n_269,
      \bias[1]_i_6__0_0\(0) => display_timings_inst_n_270,
      \bias[1]_i_6__0_1\(0) => display_timings_inst_n_148,
      \bias[1]_i_6__0_2\(3) => display_timings_inst_n_149,
      \bias[1]_i_6__0_2\(2) => display_timings_inst_n_150,
      \bias[1]_i_6__0_2\(1) => display_timings_inst_n_151,
      \bias[1]_i_6__0_2\(0) => display_timings_inst_n_152,
      \bias[1]_i_6__0_3\(0) => display_timings_inst_n_183,
      \bias[1]_i_6__0_4\(3) => display_timings_inst_n_184,
      \bias[1]_i_6__0_4\(2) => display_timings_inst_n_185,
      \bias[1]_i_6__0_4\(1) => display_timings_inst_n_186,
      \bias[1]_i_6__0_4\(0) => display_timings_inst_n_187,
      \bias[1]_i_7\(2) => display_timings_inst_n_256,
      \bias[1]_i_7\(1) => display_timings_inst_n_257,
      \bias[1]_i_7\(0) => display_timings_inst_n_258,
      \bias[1]_i_7_0\(3) => display_timings_inst_n_252,
      \bias[1]_i_7_0\(2) => display_timings_inst_n_253,
      \bias[1]_i_7_0\(1) => display_timings_inst_n_254,
      \bias[1]_i_7_0\(0) => display_timings_inst_n_255,
      \bias[1]_i_7_1\(1) => display_timings_inst_n_263,
      \bias[1]_i_7_1\(0) => display_timings_inst_n_264,
      \bias[2]_i_19\(1) => display_timings_inst_n_265,
      \bias[2]_i_19\(0) => display_timings_inst_n_266,
      \bias[2]_i_19_0\(3) => display_timings_inst_n_163,
      \bias[2]_i_19_0\(2) => display_timings_inst_n_164,
      \bias[2]_i_19_0\(1) => display_timings_inst_n_165,
      \bias[2]_i_19_0\(0) => display_timings_inst_n_166,
      \bias[2]_i_19_1\(3) => display_timings_inst_n_136,
      \bias[2]_i_19_1\(2) => display_timings_inst_n_137,
      \bias[2]_i_19_1\(1) => display_timings_inst_n_138,
      \bias[2]_i_19_1\(0) => display_timings_inst_n_139,
      \bias[2]_i_19_2\(3) => display_timings_inst_n_140,
      \bias[2]_i_19_2\(2) => display_timings_inst_n_141,
      \bias[2]_i_19_2\(1) => display_timings_inst_n_142,
      \bias[2]_i_19_2\(0) => display_timings_inst_n_143,
      btn1 => btn1,
      btn2 => btn2,
      \color2_carry__0\(2) => display_timings_inst_n_249,
      \color2_carry__0\(1) => display_timings_inst_n_250,
      \color2_carry__0\(0) => display_timings_inst_n_251,
      \color2_carry__0_0\(3) => display_timings_inst_n_259,
      \color2_carry__0_0\(2) => display_timings_inst_n_260,
      \color2_carry__0_0\(1) => display_timings_inst_n_261,
      \color2_carry__0_0\(0) => display_timings_inst_n_262,
      \color2_inferred__1/i__carry__0\(2) => display_timings_inst_n_153,
      \color2_inferred__1/i__carry__0\(1) => display_timings_inst_n_154,
      \color2_inferred__1/i__carry__0\(0) => display_timings_inst_n_155,
      \color2_inferred__1/i__carry__0_0\(3) => display_timings_inst_n_194,
      \color2_inferred__1/i__carry__0_0\(2) => display_timings_inst_n_195,
      \color2_inferred__1/i__carry__0_0\(1) => display_timings_inst_n_196,
      \color2_inferred__1/i__carry__0_0\(0) => display_timings_inst_n_197,
      \color3_carry__0\(2) => display_timings_inst_n_156,
      \color3_carry__0\(1) => display_timings_inst_n_157,
      \color3_carry__0\(0) => display_timings_inst_n_158,
      \color3_carry__0_0\(3) => display_timings_inst_n_159,
      \color3_carry__0_0\(2) => display_timings_inst_n_160,
      \color3_carry__0_0\(1) => display_timings_inst_n_161,
      \color3_carry__0_0\(0) => display_timings_inst_n_162,
      \color3_inferred__2/i__carry__0\(1) => display_timings_inst_n_188,
      \color3_inferred__2/i__carry__0\(0) => display_timings_inst_n_189,
      \color3_inferred__2/i__carry__0_0\(3) => display_timings_inst_n_144,
      \color3_inferred__2/i__carry__0_0\(2) => display_timings_inst_n_145,
      \color3_inferred__2/i__carry__0_0\(1) => display_timings_inst_n_146,
      \color3_inferred__2/i__carry__0_0\(0) => display_timings_inst_n_147,
      \color3_inferred__3/i__carry__0\(2) => display_timings_inst_n_176,
      \color3_inferred__3/i__carry__0\(1) => display_timings_inst_n_177,
      \color3_inferred__3/i__carry__0\(0) => display_timings_inst_n_178,
      \color3_inferred__3/i__carry__0_0\(3) => display_timings_inst_n_172,
      \color3_inferred__3/i__carry__0_0\(2) => display_timings_inst_n_173,
      \color3_inferred__3/i__carry__0_0\(1) => display_timings_inst_n_174,
      \color3_inferred__3/i__carry__0_0\(0) => display_timings_inst_n_175,
      \color4_inferred__2/i__carry__0\(3) => display_timings_inst_n_167,
      \color4_inferred__2/i__carry__0\(2) => display_timings_inst_n_168,
      \color4_inferred__2/i__carry__0\(1) => display_timings_inst_n_169,
      \color4_inferred__2/i__carry__0\(0) => display_timings_inst_n_170,
      \color4_inferred__2/i__carry__0_0\(3) => display_timings_inst_n_179,
      \color4_inferred__2/i__carry__0_0\(2) => display_timings_inst_n_180,
      \color4_inferred__2/i__carry__0_0\(1) => display_timings_inst_n_181,
      \color4_inferred__2/i__carry__0_0\(0) => display_timings_inst_n_182,
      hit_reg => gfx_inst_n_396,
      life(1 downto 0) => life(1 downto 0),
      \o_life_reg[0]\ => gfx_inst_n_385,
      \o_life_reg[1]\ => gfx_inst_n_393,
      \o_life_reg[1]_0\ => gfx_inst_n_394,
      \o_state_reg[0]\ => \^o_state_reg[0]\,
      \o_state_reg[0]_0\ => gfx_inst_n_391,
      \o_state_reg[1]\ => \^o_state_reg[1]\,
      \o_state_reg[2]\ => \^o_state_reg[2]\,
      \o_sx_reg[14]\(0) => \test_card_simple_1/color46_in\,
      \o_sx_reg[15]\(0) => \test_card_simple_1/color43_in\,
      \o_sx_reg[15]_0\(0) => \test_card_simple_1/color32_in\,
      \o_sx_reg[3]\ => gfx_inst_n_144,
      \o_sx_reg[5]\ => gfx_inst_n_389,
      \o_sx_reg[8]\ => gfx_inst_n_395,
      \o_sy_reg[15]\(0) => \test_card_simple_1/color211_in\,
      \o_sy_reg[15]_0\(0) => \test_card_simple_1/color2\,
      \o_sy_reg[15]_1\(0) => gfx_inst_n_58,
      \o_sy_reg[15]_2\(0) => gfx_inst_n_59,
      \o_sy_reg[15]_3\ => gfx_inst_n_388,
      \o_sy_reg[5]\(0) => \test_card_simple_1/color31_in\,
      \o_sy_reg[9]\(0) => \test_card_simple_1/color310_in\,
      \o_tmds[0]_i_10\ => display_timings_inst_n_44,
      \o_tmds[0]_i_11\(0) => display_timings_inst_n_20,
      \o_tmds[0]_i_11_0\(0) => display_timings_inst_n_40,
      \o_tmds[0]_i_6\ => display_timings_inst_n_42,
      \o_tmds[0]_i_6_0\(0) => \ball/sprite_hit_x014_in\,
      \o_tmds[0]_i_6_1\(0) => \ball/sprite_hit_y013_in\,
      \o_tmds[4]_i_4\ => display_timings_inst_n_121,
      \o_tmds_reg[0]_i_22\(0) => display_timings_inst_n_46,
      \o_tmds_reg[0]_i_22_0\(2) => display_timings_inst_n_37,
      \o_tmds_reg[0]_i_22_0\(1) => display_timings_inst_n_38,
      \o_tmds_reg[0]_i_22_0\(0) => display_timings_inst_n_39,
      \o_tmds_reg[0]_i_23\(1) => display_timings_inst_n_18,
      \o_tmds_reg[0]_i_23\(0) => display_timings_inst_n_19,
      \o_tmds_reg[0]_i_25\ => gfx_inst_n_146,
      \o_tmds_reg[0]_i_32\(15 downto 0) => sx(15 downto 0),
      \o_tmds_reg[0]_i_34\(15 downto 0) => sy(15 downto 0),
      \o_tmds_reg[0]_i_34_0\(1) => display_timings_inst_n_16,
      \o_tmds_reg[0]_i_34_0\(0) => display_timings_inst_n_17,
      \o_tmds_reg[0]_i_63\(0) => display_timings_inst_n_45,
      \o_tmds_reg[0]_i_63_0\(0) => display_timings_inst_n_81,
      restart => restart,
      seed1_reg(0) => seed1_reg(0),
      \seed1_reg[4]\(1 downto 0) => \seed1_reg[4]\(1 downto 0),
      \seed1_reg[6]\(3 downto 0) => \seed1_reg[6]\(3 downto 0),
      \seed1_reg[6]_0\(0) => \seed1_reg[6]_0\(0),
      \seed1_reg[8]\(2 downto 0) => \seed1_reg[8]\(2 downto 0),
      seed1_reg_0(0) => seed1_reg_0(0),
      seed1_reg_1(0) => seed1_reg_1(0),
      seed2_reg(2 downto 0) => seed2_reg(2 downto 0),
      \seed2_reg[0]\(3 downto 0) => \seed2_reg[0]\(3 downto 0),
      \seed2_reg[0]_0\(3 downto 0) => \seed2_reg[0]_0\(3 downto 0),
      \seed2_reg[11]\(3 downto 0) => \seed2_reg[11]\(3 downto 0),
      \seed2_reg[11]_0\(3 downto 0) => \seed2_reg[11]_0\(3 downto 0),
      \seed2_reg[12]\(2 downto 0) => \seed2_reg[12]\(2 downto 0),
      \seed2_reg[12]_0\(3 downto 0) => \seed2_reg[12]_0\(3 downto 0),
      \seed2_reg[12]_1\(3 downto 0) => \seed2_reg[12]_1\(3 downto 0),
      \seed2_reg[13]\(3 downto 0) => \seed2_reg[13]\(3 downto 0),
      \seed2_reg[15]\(0) => \seed2_reg[15]\(0),
      \seed2_reg[15]_0\(3 downto 0) => \seed2_reg[15]_0\(3 downto 0),
      \seed2_reg[16]\(3 downto 0) => \seed2_reg[16]\(3 downto 0),
      \seed2_reg[16]_0\(3 downto 0) => \seed2_reg[16]_0\(3 downto 0),
      \seed2_reg[16]_1\(0) => \seed2_reg[16]_1\(0),
      \seed2_reg[16]_2\(1 downto 0) => \seed2_reg[16]_2\(1 downto 0),
      \seed2_reg[2]\(2 downto 0) => \seed2_reg[2]\(2 downto 0),
      \seed2_reg[4]\(1 downto 0) => \seed2_reg[4]\(1 downto 0),
      \seed2_reg[4]_0\(0) => \seed2_reg[4]_0\(0),
      \seed2_reg[5]\(3 downto 0) => \seed2_reg[5]\(3 downto 0),
      \seed2_reg[5]_0\(3 downto 0) => \seed2_reg[5]_0\(3 downto 0),
      \seed2_reg[7]\(3 downto 0) => \seed2_reg[7]\(3 downto 0),
      \seed2_reg[7]_0\(3 downto 0) => \seed2_reg[7]_0\(3 downto 0),
      \seed2_reg[7]_1\(3 downto 0) => \seed2_reg[7]_1\(3 downto 0),
      \seed2_reg[7]_2\(3 downto 0) => \seed2_reg[7]_2\(3 downto 0),
      \seed2_reg[8]\(3 downto 0) => \seed2_reg[8]\(3 downto 0),
      \seed2_reg[8]_0\(3 downto 0) => \seed2_reg[8]_0\(3 downto 0),
      \seed2_reg[9]\(3 downto 0) => \seed2_reg[9]\(3 downto 0),
      seed2_reg_0(3 downto 0) => seed2_reg_0(3 downto 0),
      seed2_reg_1(3 downto 0) => seed2_reg_1(3 downto 0),
      seed2_reg_2(1 downto 0) => seed2_reg_2(1 downto 0),
      seed2_reg_3(3 downto 0) => seed2_reg_3(3 downto 0),
      seed2_reg_4(2 downto 0) => seed2_reg_4(2 downto 0),
      seed3_reg(0) => seed3_reg(0),
      seed3_reg_0(0) => seed3_reg_0(0),
      seed3_reg_1(3 downto 0) => seed3_reg_1(3 downto 0),
      seed3_reg_10(3 downto 0) => seed3_reg_10(3 downto 0),
      seed3_reg_11(3 downto 0) => seed3_reg_11(3 downto 0),
      seed3_reg_12(3 downto 0) => seed3_reg_12(3 downto 0),
      seed3_reg_13(3 downto 0) => seed3_reg_13(3 downto 0),
      seed3_reg_14(3 downto 0) => seed3_reg_14(3 downto 0),
      seed3_reg_15(0) => seed3_reg_15(0),
      seed3_reg_16(2 downto 0) => seed3_reg_16(2 downto 0),
      seed3_reg_17(3 downto 0) => seed3_reg_17(3 downto 0),
      seed3_reg_18(3 downto 0) => seed3_reg_18(3 downto 0),
      seed3_reg_19(3 downto 0) => seed3_reg_19(3 downto 0),
      seed3_reg_2(3 downto 0) => seed3_reg_2(3 downto 0),
      seed3_reg_20(3 downto 0) => seed3_reg_20(3 downto 0),
      seed3_reg_21(2 downto 0) => seed3_reg_21(2 downto 0),
      seed3_reg_22(2 downto 0) => seed3_reg_22(2 downto 0),
      seed3_reg_23(2 downto 0) => seed3_reg_23(2 downto 0),
      seed3_reg_24(3 downto 0) => seed3_reg_24(3 downto 0),
      seed3_reg_25(3 downto 0) => seed3_reg_25(3 downto 0),
      seed3_reg_26(0) => seed3_reg_26(0),
      seed3_reg_27(2 downto 0) => seed3_reg_27(2 downto 0),
      seed3_reg_28(3 downto 0) => seed3_reg_28(3 downto 0),
      seed3_reg_29(2 downto 0) => seed3_reg_29(2 downto 0),
      seed3_reg_3(3 downto 0) => seed3_reg_3(3 downto 0),
      seed3_reg_4(3 downto 0) => seed3_reg_4(3 downto 0),
      seed3_reg_5(3 downto 0) => seed3_reg_5(3 downto 0),
      seed3_reg_6(3 downto 0) => seed3_reg_6(3 downto 0),
      seed3_reg_7(2 downto 0) => seed3_reg_7(2 downto 0),
      seed3_reg_8(2 downto 0) => seed3_reg_8(2 downto 0),
      seed3_reg_9(3 downto 0) => seed3_reg_9(3 downto 0),
      \sprite_hit_x0_carry__0\(3) => display_timings_inst_n_131,
      \sprite_hit_x0_carry__0\(2) => display_timings_inst_n_132,
      \sprite_hit_x0_carry__0\(1) => display_timings_inst_n_133,
      \sprite_hit_x0_carry__0\(0) => display_timings_inst_n_134,
      \sprite_hit_y0_carry__0\(2) => display_timings_inst_n_202,
      \sprite_hit_y0_carry__0\(1) => display_timings_inst_n_203,
      \sprite_hit_y0_carry__0\(0) => display_timings_inst_n_204,
      \sprite_hit_y0_carry__0_0\(1) => display_timings_inst_n_125,
      \sprite_hit_y0_carry__0_0\(0) => display_timings_inst_n_126,
      \sprite_hit_y0_carry__0_1\(3) => display_timings_inst_n_127,
      \sprite_hit_y0_carry__0_1\(2) => display_timings_inst_n_128,
      \sprite_hit_y0_carry__0_1\(1) => display_timings_inst_n_129,
      \sprite_hit_y0_carry__0_1\(0) => display_timings_inst_n_130,
      \sprite_x[11]_i_14\(2 downto 0) => \sprite_x[11]_i_14\(2 downto 0),
      \sprite_x[11]_i_14_0\(2 downto 0) => \sprite_x[11]_i_14_0\(2 downto 0),
      \sprite_x[3]_i_22\(1 downto 0) => \sprite_x[3]_i_22\(1 downto 0),
      \sprite_x[7]_i_25\(3 downto 0) => \sprite_x[7]_i_25\(3 downto 0),
      \sprite_x_reg[0]\ => gfx_inst_n_145,
      \sprite_x_reg[10]\(3) => gfx_inst_n_257,
      \sprite_x_reg[10]\(2) => gfx_inst_n_258,
      \sprite_x_reg[10]\(1) => gfx_inst_n_259,
      \sprite_x_reg[10]\(0) => gfx_inst_n_260,
      \sprite_x_reg[11]_i_24\ => \sprite_x_reg[11]_i_24\,
      \sprite_x_reg[14]\(3) => gfx_inst_n_135,
      \sprite_x_reg[14]\(2) => gfx_inst_n_136,
      \sprite_x_reg[14]\(1) => gfx_inst_n_137,
      \sprite_x_reg[14]\(0) => gfx_inst_n_138,
      \sprite_x_reg[15]\(15) => gfx_inst_n_16,
      \sprite_x_reg[15]\(14) => gfx_inst_n_17,
      \sprite_x_reg[15]\(13) => gfx_inst_n_18,
      \sprite_x_reg[15]\(12) => gfx_inst_n_19,
      \sprite_x_reg[15]\(11) => gfx_inst_n_20,
      \sprite_x_reg[15]\(10) => gfx_inst_n_21,
      \sprite_x_reg[15]\(9) => gfx_inst_n_22,
      \sprite_x_reg[15]\(8) => gfx_inst_n_23,
      \sprite_x_reg[15]\(7) => gfx_inst_n_24,
      \sprite_x_reg[15]\(6) => gfx_inst_n_25,
      \sprite_x_reg[15]\(5) => gfx_inst_n_26,
      \sprite_x_reg[15]\(4) => gfx_inst_n_27,
      \sprite_x_reg[15]\(3) => gfx_inst_n_28,
      \sprite_x_reg[15]\(2) => gfx_inst_n_29,
      \sprite_x_reg[15]\(1) => gfx_inst_n_30,
      \sprite_x_reg[15]\(0) => gfx_inst_n_31,
      \sprite_x_reg[15]_0\(15 downto 0) => sprite_x(15 downto 0),
      \sprite_x_reg[1]\ => gfx_inst_n_141,
      \sprite_x_reg[2]\ => gfx_inst_n_140,
      \sprite_x_reg[3]\ => gfx_inst_n_142,
      \sprite_x_reg[3]_i_122\(2 downto 0) => \sprite_x_reg[3]_i_122\(2 downto 0),
      \sprite_x_reg[4]\(0) => gfx_inst_n_102,
      \sprite_x_reg[6]\(2) => gfx_inst_n_132,
      \sprite_x_reg[6]\(1) => gfx_inst_n_133,
      \sprite_x_reg[6]\(0) => gfx_inst_n_134,
      \sprite_x_reg[6]_0\(2) => gfx_inst_n_254,
      \sprite_x_reg[6]_0\(1) => gfx_inst_n_255,
      \sprite_x_reg[6]_0\(0) => gfx_inst_n_256,
      \sprite_x_reg[7]_i_4\(3 downto 0) => \sprite_x_reg[7]_i_4\(3 downto 0),
      \sprite_y[10]_i_14\(0) => \sprite_y[10]_i_14\(0),
      \sprite_y[10]_i_22\(1 downto 0) => \sprite_y[10]_i_22\(1 downto 0),
      \sprite_y[10]_i_8\(0) => \sprite_y[10]_i_8\(0),
      \sprite_y[10]_i_8_0\(0) => \sprite_y[10]_i_8_0\(0),
      \sprite_y[3]_i_140\(2 downto 0) => \sprite_y[3]_i_140\(2 downto 0),
      \sprite_y[3]_i_204\(3 downto 0) => \sprite_y[3]_i_204\(3 downto 0),
      \sprite_y[3]_i_22\(3 downto 0) => \sprite_y[3]_i_22\(3 downto 0),
      \sprite_y[3]_i_247\(3 downto 0) => \sprite_y[3]_i_247\(3 downto 0),
      \sprite_y[3]_i_250\(3 downto 0) => \sprite_y[3]_i_250\(3 downto 0),
      \sprite_y[3]_i_31\(0) => \sprite_y[3]_i_31\(0),
      \sprite_y[7]_i_13\(1 downto 0) => \sprite_y[7]_i_13\(1 downto 0),
      \sprite_y[7]_i_13_0\(3 downto 0) => \sprite_y[7]_i_13_0\(3 downto 0),
      \sprite_y[7]_i_18\(2 downto 0) => \sprite_y[7]_i_18\(2 downto 0),
      \sprite_y[7]_i_18_0\(3 downto 0) => \sprite_y[7]_i_18_0\(3 downto 0),
      \sprite_y[7]_i_21\(2 downto 0) => \sprite_y[7]_i_21\(2 downto 0),
      \sprite_y[7]_i_29\(1 downto 0) => \sprite_y[7]_i_29\(1 downto 0),
      \sprite_y_reg[0]\(0) => gfx_inst_n_139,
      \sprite_y_reg[0]_0\ => gfx_inst_n_143,
      \sprite_y_reg[10]_i_11\(3 downto 0) => \sprite_y_reg[10]_i_11\(3 downto 0),
      \sprite_y_reg[10]_i_11_0\(3 downto 0) => \sprite_y_reg[10]_i_11_0\(3 downto 0),
      \sprite_y_reg[10]_i_11_1\(3 downto 0) => \sprite_y_reg[10]_i_11_1\(3 downto 0),
      \sprite_y_reg[10]_i_11_2\(3 downto 0) => \sprite_y_reg[10]_i_11_2\(3 downto 0),
      \sprite_y_reg[10]_i_4\(3 downto 0) => \sprite_y_reg[10]_i_4\(3 downto 0),
      \sprite_y_reg[15]\(15) => gfx_inst_n_42,
      \sprite_y_reg[15]\(14) => gfx_inst_n_43,
      \sprite_y_reg[15]\(13) => gfx_inst_n_44,
      \sprite_y_reg[15]\(12) => gfx_inst_n_45,
      \sprite_y_reg[15]\(11) => gfx_inst_n_46,
      \sprite_y_reg[15]\(10) => gfx_inst_n_47,
      \sprite_y_reg[15]\(9) => gfx_inst_n_48,
      \sprite_y_reg[15]\(8) => gfx_inst_n_49,
      \sprite_y_reg[15]\(7) => gfx_inst_n_50,
      \sprite_y_reg[15]\(6) => gfx_inst_n_51,
      \sprite_y_reg[15]\(5) => gfx_inst_n_52,
      \sprite_y_reg[15]\(4) => gfx_inst_n_53,
      \sprite_y_reg[15]\(3) => gfx_inst_n_54,
      \sprite_y_reg[15]\(2) => gfx_inst_n_55,
      \sprite_y_reg[15]\(1) => gfx_inst_n_56,
      \sprite_y_reg[15]\(0) => gfx_inst_n_57,
      \sprite_y_reg[15]_0\(15) => gfx_inst_n_60,
      \sprite_y_reg[15]_0\(14) => gfx_inst_n_61,
      \sprite_y_reg[15]_0\(13) => gfx_inst_n_62,
      \sprite_y_reg[15]_0\(12) => gfx_inst_n_63,
      \sprite_y_reg[15]_0\(11) => gfx_inst_n_64,
      \sprite_y_reg[15]_0\(10) => gfx_inst_n_65,
      \sprite_y_reg[15]_0\(9) => gfx_inst_n_66,
      \sprite_y_reg[15]_0\(8) => gfx_inst_n_67,
      \sprite_y_reg[15]_0\(7) => gfx_inst_n_68,
      \sprite_y_reg[15]_0\(6) => gfx_inst_n_69,
      \sprite_y_reg[15]_0\(5) => gfx_inst_n_70,
      \sprite_y_reg[15]_0\(4) => gfx_inst_n_71,
      \sprite_y_reg[15]_0\(3) => gfx_inst_n_72,
      \sprite_y_reg[15]_0\(2) => gfx_inst_n_73,
      \sprite_y_reg[15]_0\(1) => gfx_inst_n_74,
      \sprite_y_reg[15]_0\(0) => gfx_inst_n_75,
      \sprite_y_reg[1]\(1) => gfx_inst_n_386,
      \sprite_y_reg[1]\(0) => gfx_inst_n_387,
      \sprite_y_reg[3]_i_139\(0) => \sprite_y_reg[3]_i_139\(0),
      \sprite_y_reg[3]_i_139_0\(0) => \sprite_y_reg[3]_i_139_0\(0),
      \sprite_y_reg[3]_i_14\(3 downto 0) => \sprite_y_reg[3]_i_14\(3 downto 0),
      \sprite_y_reg[3]_i_14_0\(3 downto 0) => \sprite_y_reg[3]_i_14_0\(3 downto 0),
      \sprite_y_reg[3]_i_23\(3 downto 0) => \sprite_y_reg[3]_i_23\(3 downto 0),
      \sprite_y_reg[3]_i_23_0\(3 downto 0) => \sprite_y_reg[3]_i_23_0\(3 downto 0),
      \sprite_y_reg[3]_i_283\(1 downto 0) => \sprite_y_reg[3]_i_283\(1 downto 0),
      \sprite_y_reg[3]_i_38\(1 downto 0) => \sprite_y_reg[3]_i_38\(1 downto 0),
      \sprite_y_reg[3]_i_38_0\(1 downto 0) => \sprite_y_reg[3]_i_38_0\(1 downto 0),
      \sprite_y_reg[3]_i_98\(0) => \sprite_y_reg[3]_i_98\(0),
      \sprite_y_reg[4]\(0) => gfx_inst_n_101,
      \sprite_y_reg[7]\(0) => gfx_inst_n_392,
      \sprite_y_speed[2]_i_102\(2 downto 0) => \sprite_y_speed[2]_i_102\(2 downto 0),
      \sprite_y_speed[2]_i_12\(0) => \sprite_y_speed[2]_i_12\(0),
      \sprite_y_speed[2]_i_125\(3 downto 0) => \sprite_y_speed[2]_i_125\(3 downto 0),
      \sprite_y_speed[2]_i_13\(3 downto 0) => \sprite_y_speed[2]_i_13\(3 downto 0),
      \sprite_y_speed[2]_i_13_0\(3 downto 0) => \sprite_y_speed[2]_i_13_0\(3 downto 0),
      \sprite_y_speed[2]_i_16\(2 downto 0) => \sprite_y_speed[2]_i_16\(2 downto 0),
      \sprite_y_speed[2]_i_16_0\(3 downto 0) => \sprite_y_speed[2]_i_16_0\(3 downto 0),
      \sprite_y_speed[2]_i_22\(3 downto 0) => \sprite_y_speed[2]_i_22\(3 downto 0),
      \sprite_y_speed[2]_i_26\(3 downto 0) => \sprite_y_speed[2]_i_26\(3 downto 0),
      \sprite_y_speed[2]_i_26_0\(3 downto 0) => \sprite_y_speed[2]_i_26_0\(3 downto 0),
      \sprite_y_speed[2]_i_39\(0) => \sprite_y_speed[2]_i_39\(0),
      \sprite_y_speed[2]_i_42\(3 downto 0) => \sprite_y_speed[2]_i_42\(3 downto 0),
      \sprite_y_speed[2]_i_42_0\(3 downto 0) => \sprite_y_speed[2]_i_42_0\(3 downto 0),
      \sprite_y_speed[2]_i_58\(3 downto 0) => \sprite_y_speed[2]_i_58\(3 downto 0),
      \sprite_y_speed[2]_i_77\(3 downto 0) => \sprite_y_speed[2]_i_77\(3 downto 0),
      \sprite_y_speed[2]_i_87\(3 downto 0) => \sprite_y_speed[2]_i_87\(3 downto 0),
      \sprite_y_speed[2]_i_87_0\(3 downto 0) => \sprite_y_speed[2]_i_87_0\(3 downto 0),
      \sprite_y_speed[2]_i_89\(3 downto 0) => \sprite_y_speed[2]_i_89\(3 downto 0),
      \sprite_y_speed[2]_i_89_0\(3 downto 0) => \sprite_y_speed[2]_i_89_0\(3 downto 0),
      \sprite_y_speed_reg[2]_i_11\(3 downto 0) => \sprite_y_speed_reg[2]_i_11\(3 downto 0),
      \sprite_y_speed_reg[2]_i_117\(3 downto 0) => \sprite_y_speed_reg[2]_i_117\(3 downto 0),
      \sprite_y_speed_reg[2]_i_117_0\(3 downto 0) => \sprite_y_speed_reg[2]_i_117_0\(3 downto 0),
      \sprite_y_speed_reg[2]_i_11_0\(3 downto 0) => \sprite_y_speed_reg[2]_i_11_0\(3 downto 0),
      \sprite_y_speed_reg[2]_i_14\(1 downto 0) => \sprite_y_speed_reg[2]_i_14\(1 downto 0),
      \sprite_y_speed_reg[2]_i_163\(2 downto 0) => \sprite_y_speed_reg[2]_i_163\(2 downto 0),
      \sprite_y_speed_reg[2]_i_163_0\(2 downto 0) => \sprite_y_speed_reg[2]_i_163_0\(2 downto 0),
      \sprite_y_speed_reg[2]_i_24\(1 downto 0) => \sprite_y_speed_reg[2]_i_24\(1 downto 0),
      \sprite_y_speed_reg[2]_i_24_0\(1 downto 0) => \sprite_y_speed_reg[2]_i_24_0\(1 downto 0),
      \sprite_y_speed_reg[2]_i_24_1\(2 downto 0) => \sprite_y_speed_reg[2]_i_24_1\(2 downto 0),
      \sprite_y_speed_reg[2]_i_3\(2 downto 0) => \sprite_y_speed_reg[2]_i_3\(2 downto 0),
      v_sync => v_sync
    );
tmds_buf_ch0: unisim.vcomponents.OBUFDS
     port map (
      I => tmds_ch0_serial,
      O => hdmi_tx_p(0),
      OB => hdmi_tx_n(0)
    );
tmds_buf_ch1: unisim.vcomponents.OBUFDS
     port map (
      I => tmds_ch1_serial,
      O => hdmi_tx_p(1),
      OB => hdmi_tx_n(1)
    );
tmds_buf_ch2: unisim.vcomponents.OBUFDS
     port map (
      I => tmds_ch2_serial,
      O => hdmi_tx_p(2),
      OB => hdmi_tx_n(2)
    );
tmds_buf_chc: unisim.vcomponents.OBUFDS
     port map (
      I => tmds_chc_serial,
      O => hdmi_tx_clk_p,
      OB => hdmi_tx_clk_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_3 is
  port (
    CLK : in STD_LOGIC;
    RST_BTN : in STD_LOGIC;
    btn1 : in STD_LOGIC;
    btn2 : in STD_LOGIC;
    restart : in STD_LOGIC;
    hdmi_tx_cec : inout STD_LOGIC;
    hdmi_tx_hpd : in STD_LOGIC;
    hdmi_tx_rscl : inout STD_LOGIC;
    hdmi_tx_rsda : inout STD_LOGIC;
    hdmi_tx_clk_n : out STD_LOGIC;
    hdmi_tx_clk_p : out STD_LOGIC;
    hdmi_tx_n : out STD_LOGIC_VECTOR ( 2 downto 0 );
    hdmi_tx_p : out STD_LOGIC_VECTOR ( 2 downto 0 );
    clk_lock : out STD_LOGIC;
    de : out STD_LOGIC;
    led : out STD_LOGIC;
    state_led : out STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_HDMI_TOP_0_3 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_HDMI_TOP_0_3 : entity is "design_1_HDMI_TOP_0_3,HDMI_TOP,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_HDMI_TOP_0_3 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of design_1_HDMI_TOP_0_3 : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_HDMI_TOP_0_3 : entity is "HDMI_TOP,Vivado 2020.2.2";
end design_1_HDMI_TOP_0_3;

architecture STRUCTURE of design_1_HDMI_TOP_0_3 is
  signal \<const1>\ : STD_LOGIC;
  signal inst_n_100 : STD_LOGIC;
  signal inst_n_101 : STD_LOGIC;
  signal inst_n_102 : STD_LOGIC;
  signal inst_n_103 : STD_LOGIC;
  signal inst_n_104 : STD_LOGIC;
  signal inst_n_105 : STD_LOGIC;
  signal inst_n_106 : STD_LOGIC;
  signal inst_n_107 : STD_LOGIC;
  signal inst_n_108 : STD_LOGIC;
  signal inst_n_109 : STD_LOGIC;
  signal inst_n_110 : STD_LOGIC;
  signal inst_n_111 : STD_LOGIC;
  signal inst_n_112 : STD_LOGIC;
  signal inst_n_113 : STD_LOGIC;
  signal inst_n_114 : STD_LOGIC;
  signal inst_n_115 : STD_LOGIC;
  signal inst_n_116 : STD_LOGIC;
  signal inst_n_117 : STD_LOGIC;
  signal inst_n_118 : STD_LOGIC;
  signal inst_n_119 : STD_LOGIC;
  signal inst_n_12 : STD_LOGIC;
  signal inst_n_120 : STD_LOGIC;
  signal inst_n_121 : STD_LOGIC;
  signal inst_n_122 : STD_LOGIC;
  signal inst_n_123 : STD_LOGIC;
  signal inst_n_124 : STD_LOGIC;
  signal inst_n_125 : STD_LOGIC;
  signal inst_n_126 : STD_LOGIC;
  signal inst_n_127 : STD_LOGIC;
  signal inst_n_128 : STD_LOGIC;
  signal inst_n_129 : STD_LOGIC;
  signal inst_n_13 : STD_LOGIC;
  signal inst_n_130 : STD_LOGIC;
  signal inst_n_131 : STD_LOGIC;
  signal inst_n_132 : STD_LOGIC;
  signal inst_n_133 : STD_LOGIC;
  signal inst_n_134 : STD_LOGIC;
  signal inst_n_135 : STD_LOGIC;
  signal inst_n_136 : STD_LOGIC;
  signal inst_n_137 : STD_LOGIC;
  signal inst_n_138 : STD_LOGIC;
  signal inst_n_139 : STD_LOGIC;
  signal inst_n_14 : STD_LOGIC;
  signal inst_n_140 : STD_LOGIC;
  signal inst_n_141 : STD_LOGIC;
  signal inst_n_142 : STD_LOGIC;
  signal inst_n_143 : STD_LOGIC;
  signal inst_n_144 : STD_LOGIC;
  signal inst_n_145 : STD_LOGIC;
  signal inst_n_146 : STD_LOGIC;
  signal inst_n_147 : STD_LOGIC;
  signal inst_n_148 : STD_LOGIC;
  signal inst_n_149 : STD_LOGIC;
  signal inst_n_15 : STD_LOGIC;
  signal inst_n_150 : STD_LOGIC;
  signal inst_n_151 : STD_LOGIC;
  signal inst_n_152 : STD_LOGIC;
  signal inst_n_153 : STD_LOGIC;
  signal inst_n_154 : STD_LOGIC;
  signal inst_n_155 : STD_LOGIC;
  signal inst_n_156 : STD_LOGIC;
  signal inst_n_157 : STD_LOGIC;
  signal inst_n_158 : STD_LOGIC;
  signal inst_n_159 : STD_LOGIC;
  signal inst_n_16 : STD_LOGIC;
  signal inst_n_160 : STD_LOGIC;
  signal inst_n_161 : STD_LOGIC;
  signal inst_n_162 : STD_LOGIC;
  signal inst_n_163 : STD_LOGIC;
  signal inst_n_164 : STD_LOGIC;
  signal inst_n_165 : STD_LOGIC;
  signal inst_n_166 : STD_LOGIC;
  signal inst_n_167 : STD_LOGIC;
  signal inst_n_168 : STD_LOGIC;
  signal inst_n_169 : STD_LOGIC;
  signal inst_n_17 : STD_LOGIC;
  signal inst_n_170 : STD_LOGIC;
  signal inst_n_171 : STD_LOGIC;
  signal inst_n_172 : STD_LOGIC;
  signal inst_n_173 : STD_LOGIC;
  signal inst_n_174 : STD_LOGIC;
  signal inst_n_175 : STD_LOGIC;
  signal inst_n_176 : STD_LOGIC;
  signal inst_n_177 : STD_LOGIC;
  signal inst_n_178 : STD_LOGIC;
  signal inst_n_179 : STD_LOGIC;
  signal inst_n_18 : STD_LOGIC;
  signal inst_n_180 : STD_LOGIC;
  signal inst_n_181 : STD_LOGIC;
  signal inst_n_182 : STD_LOGIC;
  signal inst_n_183 : STD_LOGIC;
  signal inst_n_184 : STD_LOGIC;
  signal inst_n_185 : STD_LOGIC;
  signal inst_n_186 : STD_LOGIC;
  signal inst_n_187 : STD_LOGIC;
  signal inst_n_188 : STD_LOGIC;
  signal inst_n_189 : STD_LOGIC;
  signal inst_n_19 : STD_LOGIC;
  signal inst_n_190 : STD_LOGIC;
  signal inst_n_191 : STD_LOGIC;
  signal inst_n_192 : STD_LOGIC;
  signal inst_n_193 : STD_LOGIC;
  signal inst_n_194 : STD_LOGIC;
  signal inst_n_195 : STD_LOGIC;
  signal inst_n_196 : STD_LOGIC;
  signal inst_n_197 : STD_LOGIC;
  signal inst_n_198 : STD_LOGIC;
  signal inst_n_199 : STD_LOGIC;
  signal inst_n_20 : STD_LOGIC;
  signal inst_n_200 : STD_LOGIC;
  signal inst_n_201 : STD_LOGIC;
  signal inst_n_202 : STD_LOGIC;
  signal inst_n_203 : STD_LOGIC;
  signal inst_n_204 : STD_LOGIC;
  signal inst_n_205 : STD_LOGIC;
  signal inst_n_206 : STD_LOGIC;
  signal inst_n_207 : STD_LOGIC;
  signal inst_n_208 : STD_LOGIC;
  signal inst_n_209 : STD_LOGIC;
  signal inst_n_21 : STD_LOGIC;
  signal inst_n_210 : STD_LOGIC;
  signal inst_n_211 : STD_LOGIC;
  signal inst_n_212 : STD_LOGIC;
  signal inst_n_213 : STD_LOGIC;
  signal inst_n_214 : STD_LOGIC;
  signal inst_n_215 : STD_LOGIC;
  signal inst_n_216 : STD_LOGIC;
  signal inst_n_217 : STD_LOGIC;
  signal inst_n_218 : STD_LOGIC;
  signal inst_n_219 : STD_LOGIC;
  signal inst_n_22 : STD_LOGIC;
  signal inst_n_220 : STD_LOGIC;
  signal inst_n_221 : STD_LOGIC;
  signal inst_n_222 : STD_LOGIC;
  signal inst_n_223 : STD_LOGIC;
  signal inst_n_224 : STD_LOGIC;
  signal inst_n_225 : STD_LOGIC;
  signal inst_n_226 : STD_LOGIC;
  signal inst_n_227 : STD_LOGIC;
  signal inst_n_228 : STD_LOGIC;
  signal inst_n_229 : STD_LOGIC;
  signal inst_n_23 : STD_LOGIC;
  signal inst_n_230 : STD_LOGIC;
  signal inst_n_231 : STD_LOGIC;
  signal inst_n_232 : STD_LOGIC;
  signal inst_n_233 : STD_LOGIC;
  signal inst_n_234 : STD_LOGIC;
  signal inst_n_235 : STD_LOGIC;
  signal inst_n_236 : STD_LOGIC;
  signal inst_n_237 : STD_LOGIC;
  signal inst_n_238 : STD_LOGIC;
  signal inst_n_239 : STD_LOGIC;
  signal inst_n_24 : STD_LOGIC;
  signal inst_n_240 : STD_LOGIC;
  signal inst_n_241 : STD_LOGIC;
  signal inst_n_242 : STD_LOGIC;
  signal inst_n_243 : STD_LOGIC;
  signal inst_n_244 : STD_LOGIC;
  signal inst_n_245 : STD_LOGIC;
  signal inst_n_246 : STD_LOGIC;
  signal inst_n_247 : STD_LOGIC;
  signal inst_n_248 : STD_LOGIC;
  signal inst_n_249 : STD_LOGIC;
  signal inst_n_25 : STD_LOGIC;
  signal inst_n_250 : STD_LOGIC;
  signal inst_n_251 : STD_LOGIC;
  signal inst_n_252 : STD_LOGIC;
  signal inst_n_253 : STD_LOGIC;
  signal inst_n_254 : STD_LOGIC;
  signal inst_n_255 : STD_LOGIC;
  signal inst_n_256 : STD_LOGIC;
  signal inst_n_257 : STD_LOGIC;
  signal inst_n_258 : STD_LOGIC;
  signal inst_n_259 : STD_LOGIC;
  signal inst_n_26 : STD_LOGIC;
  signal inst_n_260 : STD_LOGIC;
  signal inst_n_261 : STD_LOGIC;
  signal inst_n_262 : STD_LOGIC;
  signal inst_n_263 : STD_LOGIC;
  signal inst_n_264 : STD_LOGIC;
  signal inst_n_265 : STD_LOGIC;
  signal inst_n_266 : STD_LOGIC;
  signal inst_n_267 : STD_LOGIC;
  signal inst_n_268 : STD_LOGIC;
  signal inst_n_269 : STD_LOGIC;
  signal inst_n_27 : STD_LOGIC;
  signal inst_n_270 : STD_LOGIC;
  signal inst_n_271 : STD_LOGIC;
  signal inst_n_272 : STD_LOGIC;
  signal inst_n_273 : STD_LOGIC;
  signal inst_n_274 : STD_LOGIC;
  signal inst_n_275 : STD_LOGIC;
  signal inst_n_276 : STD_LOGIC;
  signal inst_n_277 : STD_LOGIC;
  signal inst_n_278 : STD_LOGIC;
  signal inst_n_28 : STD_LOGIC;
  signal inst_n_29 : STD_LOGIC;
  signal inst_n_30 : STD_LOGIC;
  signal inst_n_31 : STD_LOGIC;
  signal inst_n_32 : STD_LOGIC;
  signal inst_n_33 : STD_LOGIC;
  signal inst_n_34 : STD_LOGIC;
  signal inst_n_35 : STD_LOGIC;
  signal inst_n_36 : STD_LOGIC;
  signal inst_n_37 : STD_LOGIC;
  signal inst_n_38 : STD_LOGIC;
  signal inst_n_39 : STD_LOGIC;
  signal inst_n_40 : STD_LOGIC;
  signal inst_n_41 : STD_LOGIC;
  signal inst_n_42 : STD_LOGIC;
  signal inst_n_43 : STD_LOGIC;
  signal inst_n_44 : STD_LOGIC;
  signal inst_n_45 : STD_LOGIC;
  signal inst_n_46 : STD_LOGIC;
  signal inst_n_47 : STD_LOGIC;
  signal inst_n_48 : STD_LOGIC;
  signal inst_n_49 : STD_LOGIC;
  signal inst_n_50 : STD_LOGIC;
  signal inst_n_51 : STD_LOGIC;
  signal inst_n_52 : STD_LOGIC;
  signal inst_n_53 : STD_LOGIC;
  signal inst_n_54 : STD_LOGIC;
  signal inst_n_55 : STD_LOGIC;
  signal inst_n_56 : STD_LOGIC;
  signal inst_n_57 : STD_LOGIC;
  signal inst_n_58 : STD_LOGIC;
  signal inst_n_59 : STD_LOGIC;
  signal inst_n_60 : STD_LOGIC;
  signal inst_n_61 : STD_LOGIC;
  signal inst_n_62 : STD_LOGIC;
  signal inst_n_63 : STD_LOGIC;
  signal inst_n_64 : STD_LOGIC;
  signal inst_n_65 : STD_LOGIC;
  signal inst_n_66 : STD_LOGIC;
  signal inst_n_67 : STD_LOGIC;
  signal inst_n_68 : STD_LOGIC;
  signal inst_n_69 : STD_LOGIC;
  signal inst_n_70 : STD_LOGIC;
  signal inst_n_71 : STD_LOGIC;
  signal inst_n_72 : STD_LOGIC;
  signal inst_n_73 : STD_LOGIC;
  signal inst_n_74 : STD_LOGIC;
  signal inst_n_75 : STD_LOGIC;
  signal inst_n_76 : STD_LOGIC;
  signal inst_n_77 : STD_LOGIC;
  signal inst_n_78 : STD_LOGIC;
  signal inst_n_79 : STD_LOGIC;
  signal inst_n_80 : STD_LOGIC;
  signal inst_n_81 : STD_LOGIC;
  signal inst_n_82 : STD_LOGIC;
  signal inst_n_83 : STD_LOGIC;
  signal inst_n_84 : STD_LOGIC;
  signal inst_n_85 : STD_LOGIC;
  signal inst_n_86 : STD_LOGIC;
  signal inst_n_87 : STD_LOGIC;
  signal inst_n_88 : STD_LOGIC;
  signal inst_n_89 : STD_LOGIC;
  signal inst_n_90 : STD_LOGIC;
  signal inst_n_91 : STD_LOGIC;
  signal inst_n_92 : STD_LOGIC;
  signal inst_n_93 : STD_LOGIC;
  signal inst_n_94 : STD_LOGIC;
  signal inst_n_95 : STD_LOGIC;
  signal inst_n_96 : STD_LOGIC;
  signal inst_n_97 : STD_LOGIC;
  signal inst_n_98 : STD_LOGIC;
  signal inst_n_99 : STD_LOGIC;
  signal \sprite_x[11]_i_17_n_0\ : STD_LOGIC;
  signal \sprite_x[11]_i_18_n_0\ : STD_LOGIC;
  signal \sprite_x[11]_i_19_n_0\ : STD_LOGIC;
  signal \sprite_x[11]_i_21_n_0\ : STD_LOGIC;
  signal \sprite_x[11]_i_22_n_0\ : STD_LOGIC;
  signal \sprite_x[11]_i_23_n_0\ : STD_LOGIC;
  signal \sprite_x[11]_i_40_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_217_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_222_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_223_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_224_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_250_n_0\ : STD_LOGIC;
  signal \sprite_x[7]_i_15_n_0\ : STD_LOGIC;
  signal \sprite_x[7]_i_16_n_0\ : STD_LOGIC;
  signal \sprite_x[7]_i_17_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[7]_i_13_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[7]_i_13_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[7]_i_13_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[7]_i_13_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[7]_i_13_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[7]_i_13_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[7]_i_13_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[7]_i_13_n_7\ : STD_LOGIC;
  signal \sprite_y[10]_i_13_n_0\ : STD_LOGIC;
  signal \sprite_y[10]_i_14_n_0\ : STD_LOGIC;
  signal \sprite_y[10]_i_15_n_0\ : STD_LOGIC;
  signal \sprite_y[10]_i_16_n_0\ : STD_LOGIC;
  signal \sprite_y[10]_i_22_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_100_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_101_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_102_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_103_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_104_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_105_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_106_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_140_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_141_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_144_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_145_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_15_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_16_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_17_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_18_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_19_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_206_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_20_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_211_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_217_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_218_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_219_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_21_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_22_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_247_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_24_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_254_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_255_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_256_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_257_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_25_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_26_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_27_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_285_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_286_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_287_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_288_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_28_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_29_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_30_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_311_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_312_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_313_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_314_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_31_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_329_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_330_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_39_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_40_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_41_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_42_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_43_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_44_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_45_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_46_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_99_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_15_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_16_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_18_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_19_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_20_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_21_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_23_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_24_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_25_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_26_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_27_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_28_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_29_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[10]_i_11_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[10]_i_11_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[10]_i_11_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[10]_i_11_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[10]_i_11_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[10]_i_11_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[10]_i_11_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[10]_i_11_n_7\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_100_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_101_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_102_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_118_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_119_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_120_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_121_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_122_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_123_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_124_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_125_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_12_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_13_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_15_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_164_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_165_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_166_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_167_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_168_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_169_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_16_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_170_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_171_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_17_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_188_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_189_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_18_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_190_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_191_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_192_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_193_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_194_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_195_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_19_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_20_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_211_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_212_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_213_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_215_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_216_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_217_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_21_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_22_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_25_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_26_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_27_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_28_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_29_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_30_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_31_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_32_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_39_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_42_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_43_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_44_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_47_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_48_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_52_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_53_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_54_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_55_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_56_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_57_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_58_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_70_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_71_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_72_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_73_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_74_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_75_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_76_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_77_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_83_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_84_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_86_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_87_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_95_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_96_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_97_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_98_n_0\ : STD_LOGIC;
  signal \sprite_y_speed[2]_i_99_n_0\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_10_n_2\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_10_n_3\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_10_n_5\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_10_n_6\ : STD_LOGIC;
  signal \sprite_y_speed_reg[2]_i_10_n_7\ : STD_LOGIC;
  signal \NLW_sprite_y_speed_reg[2]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sprite_y_speed_reg[2]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute HLUTNM : string;
  attribute HLUTNM of \sprite_x[11]_i_18\ : label is "lutpair66";
  attribute HLUTNM of \sprite_x[11]_i_23\ : label is "lutpair66";
  attribute HLUTNM of \sprite_x[3]_i_217\ : label is "lutpair64";
  attribute HLUTNM of \sprite_x[3]_i_222\ : label is "lutpair64";
  attribute HLUTNM of \sprite_y[3]_i_100\ : label is "lutpair154";
  attribute HLUTNM of \sprite_y[3]_i_101\ : label is "lutpair153";
  attribute HLUTNM of \sprite_y[3]_i_102\ : label is "lutpair152";
  attribute HLUTNM of \sprite_y[3]_i_103\ : label is "lutpair156";
  attribute HLUTNM of \sprite_y[3]_i_104\ : label is "lutpair155";
  attribute HLUTNM of \sprite_y[3]_i_105\ : label is "lutpair154";
  attribute HLUTNM of \sprite_y[3]_i_106\ : label is "lutpair153";
  attribute HLUTNM of \sprite_y[3]_i_140\ : label is "lutpair151";
  attribute HLUTNM of \sprite_y[3]_i_141\ : label is "lutpair150";
  attribute HLUTNM of \sprite_y[3]_i_144\ : label is "lutpair152";
  attribute HLUTNM of \sprite_y[3]_i_145\ : label is "lutpair151";
  attribute HLUTNM of \sprite_y[3]_i_15\ : label is "lutpair161";
  attribute HLUTNM of \sprite_y[3]_i_16\ : label is "lutpair160";
  attribute HLUTNM of \sprite_y[3]_i_19\ : label is "lutpair162";
  attribute HLUTNM of \sprite_y[3]_i_20\ : label is "lutpair161";
  attribute HLUTNM of \sprite_y[3]_i_206\ : label is "lutpair145";
  attribute HLUTNM of \sprite_y[3]_i_21\ : label is "lutpair160";
  attribute HLUTNM of \sprite_y[3]_i_211\ : label is "lutpair145";
  attribute HLUTNM of \sprite_y[3]_i_39\ : label is "lutpair159";
  attribute HLUTNM of \sprite_y[3]_i_40\ : label is "lutpair158";
  attribute HLUTNM of \sprite_y[3]_i_41\ : label is "lutpair157";
  attribute HLUTNM of \sprite_y[3]_i_42\ : label is "lutpair156";
  attribute HLUTNM of \sprite_y[3]_i_44\ : label is "lutpair159";
  attribute HLUTNM of \sprite_y[3]_i_45\ : label is "lutpair158";
  attribute HLUTNM of \sprite_y[3]_i_46\ : label is "lutpair157";
  attribute HLUTNM of \sprite_y[3]_i_99\ : label is "lutpair155";
  attribute HLUTNM of \sprite_y[7]_i_23\ : label is "lutpair164";
  attribute HLUTNM of \sprite_y[7]_i_24\ : label is "lutpair163";
  attribute HLUTNM of \sprite_y[7]_i_25\ : label is "lutpair162";
  attribute HLUTNM of \sprite_y[7]_i_28\ : label is "lutpair164";
  attribute HLUTNM of \sprite_y[7]_i_29\ : label is "lutpair163";
  attribute HLUTNM of \sprite_y_speed[2]_i_100\ : label is "lutpair178";
  attribute HLUTNM of \sprite_y_speed[2]_i_101\ : label is "lutpair177";
  attribute HLUTNM of \sprite_y_speed[2]_i_102\ : label is "lutpair176";
  attribute HLUTNM of \sprite_y_speed[2]_i_118\ : label is "lutpair174";
  attribute HLUTNM of \sprite_y_speed[2]_i_119\ : label is "lutpair173";
  attribute HLUTNM of \sprite_y_speed[2]_i_120\ : label is "lutpair172";
  attribute HLUTNM of \sprite_y_speed[2]_i_121\ : label is "lutpair171";
  attribute HLUTNM of \sprite_y_speed[2]_i_122\ : label is "lutpair175";
  attribute HLUTNM of \sprite_y_speed[2]_i_123\ : label is "lutpair174";
  attribute HLUTNM of \sprite_y_speed[2]_i_124\ : label is "lutpair173";
  attribute HLUTNM of \sprite_y_speed[2]_i_125\ : label is "lutpair172";
  attribute HLUTNM of \sprite_y_speed[2]_i_15\ : label is "lutpair194";
  attribute HLUTNM of \sprite_y_speed[2]_i_16\ : label is "lutpair193";
  attribute HLUTNM of \sprite_y_speed[2]_i_164\ : label is "lutpair170";
  attribute HLUTNM of \sprite_y_speed[2]_i_165\ : label is "lutpair169";
  attribute HLUTNM of \sprite_y_speed[2]_i_166\ : label is "lutpair168";
  attribute HLUTNM of \sprite_y_speed[2]_i_167\ : label is "lutpair167";
  attribute HLUTNM of \sprite_y_speed[2]_i_168\ : label is "lutpair171";
  attribute HLUTNM of \sprite_y_speed[2]_i_169\ : label is "lutpair170";
  attribute HLUTNM of \sprite_y_speed[2]_i_17\ : label is "lutpair192";
  attribute HLUTNM of \sprite_y_speed[2]_i_170\ : label is "lutpair169";
  attribute HLUTNM of \sprite_y_speed[2]_i_171\ : label is "lutpair168";
  attribute HLUTNM of \sprite_y_speed[2]_i_18\ : label is "lutpair191";
  attribute HLUTNM of \sprite_y_speed[2]_i_188\ : label is "lutpair166";
  attribute HLUTNM of \sprite_y_speed[2]_i_189\ : label is "lutpair165";
  attribute HLUTNM of \sprite_y_speed[2]_i_190\ : label is "lutpair200";
  attribute HLUTNM of \sprite_y_speed[2]_i_192\ : label is "lutpair167";
  attribute HLUTNM of \sprite_y_speed[2]_i_193\ : label is "lutpair166";
  attribute HLUTNM of \sprite_y_speed[2]_i_194\ : label is "lutpair165";
  attribute HLUTNM of \sprite_y_speed[2]_i_195\ : label is "lutpair200";
  attribute HLUTNM of \sprite_y_speed[2]_i_20\ : label is "lutpair194";
  attribute HLUTNM of \sprite_y_speed[2]_i_21\ : label is "lutpair193";
  attribute HLUTNM of \sprite_y_speed[2]_i_22\ : label is "lutpair192";
  attribute HLUTNM of \sprite_y_speed[2]_i_25\ : label is "lutpair190";
  attribute HLUTNM of \sprite_y_speed[2]_i_26\ : label is "lutpair189";
  attribute HLUTNM of \sprite_y_speed[2]_i_27\ : label is "lutpair188";
  attribute HLUTNM of \sprite_y_speed[2]_i_28\ : label is "lutpair187";
  attribute HLUTNM of \sprite_y_speed[2]_i_29\ : label is "lutpair191";
  attribute HLUTNM of \sprite_y_speed[2]_i_30\ : label is "lutpair190";
  attribute HLUTNM of \sprite_y_speed[2]_i_31\ : label is "lutpair189";
  attribute HLUTNM of \sprite_y_speed[2]_i_32\ : label is "lutpair188";
  attribute HLUTNM of \sprite_y_speed[2]_i_42\ : label is "lutpair201";
  attribute HLUTNM of \sprite_y_speed[2]_i_47\ : label is "lutpair201";
  attribute HLUTNM of \sprite_y_speed[2]_i_52\ : label is "lutpair185";
  attribute HLUTNM of \sprite_y_speed[2]_i_53\ : label is "lutpair184";
  attribute HLUTNM of \sprite_y_speed[2]_i_54\ : label is "lutpair183";
  attribute HLUTNM of \sprite_y_speed[2]_i_57\ : label is "lutpair185";
  attribute HLUTNM of \sprite_y_speed[2]_i_58\ : label is "lutpair184";
  attribute HLUTNM of \sprite_y_speed[2]_i_70\ : label is "lutpair182";
  attribute HLUTNM of \sprite_y_speed[2]_i_71\ : label is "lutpair181";
  attribute HLUTNM of \sprite_y_speed[2]_i_72\ : label is "lutpair180";
  attribute HLUTNM of \sprite_y_speed[2]_i_73\ : label is "lutpair179";
  attribute HLUTNM of \sprite_y_speed[2]_i_74\ : label is "lutpair183";
  attribute HLUTNM of \sprite_y_speed[2]_i_75\ : label is "lutpair182";
  attribute HLUTNM of \sprite_y_speed[2]_i_76\ : label is "lutpair181";
  attribute HLUTNM of \sprite_y_speed[2]_i_77\ : label is "lutpair180";
  attribute HLUTNM of \sprite_y_speed[2]_i_95\ : label is "lutpair178";
  attribute HLUTNM of \sprite_y_speed[2]_i_96\ : label is "lutpair177";
  attribute HLUTNM of \sprite_y_speed[2]_i_97\ : label is "lutpair176";
  attribute HLUTNM of \sprite_y_speed[2]_i_98\ : label is "lutpair175";
  attribute HLUTNM of \sprite_y_speed[2]_i_99\ : label is "lutpair179";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of CLK : signal is "xilinx.com:signal:clock:1.0 CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of CLK : signal is "XIL_INTERFACENAME CLK, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN design_1_CLK_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of hdmi_tx_clk_n : signal is "xilinx.com:signal:clock:1.0 hdmi_tx_clk_n CLK";
  attribute X_INTERFACE_PARAMETER of hdmi_tx_clk_n : signal is "XIL_INTERFACENAME hdmi_tx_clk_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN design_1_HDMI_TOP_0_3_hdmi_tx_clk_n, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of hdmi_tx_clk_p : signal is "xilinx.com:signal:clock:1.0 hdmi_tx_clk_p CLK";
  attribute X_INTERFACE_PARAMETER of hdmi_tx_clk_p : signal is "XIL_INTERFACENAME hdmi_tx_clk_p, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN design_1_HDMI_TOP_0_3_hdmi_tx_clk_p, INSERT_VIP 0";
begin
VCC: unisim.vcomponents.VCC
     port map (
      P => hdmi_tx_rscl
    );
inst: entity work.design_1_HDMI_TOP_0_3_HDMI_TOP
     port map (
      CLK => CLK,
      CO(0) => \sprite_x_reg[7]_i_13_n_0\,
      DI(0) => \sprite_x[3]_i_217_n_0\,
      O(2) => inst_n_12,
      O(1) => inst_n_13,
      O(0) => inst_n_14,
      RST_BTN => RST_BTN,
      S(0) => \sprite_x[3]_i_250_n_0\,
      btn1 => btn1,
      btn2 => btn2,
      clk_lock => clk_lock,
      hdmi_tx_clk_n => hdmi_tx_clk_n,
      hdmi_tx_clk_p => hdmi_tx_clk_p,
      hdmi_tx_n(2 downto 0) => hdmi_tx_n(2 downto 0),
      hdmi_tx_p(2 downto 0) => hdmi_tx_p(2 downto 0),
      i_rst_oserdes => led,
      \o_state_reg[0]\ => state_led(0),
      \o_state_reg[1]\ => state_led(1),
      \o_state_reg[2]\ => state_led(2),
      \o_sx_reg[15]\ => de,
      restart => restart,
      seed1_reg(0) => inst_n_21,
      \seed1_reg[4]\(1) => inst_n_31,
      \seed1_reg[4]\(0) => inst_n_32,
      \seed1_reg[6]\(3) => inst_n_27,
      \seed1_reg[6]\(2) => inst_n_28,
      \seed1_reg[6]\(1) => inst_n_29,
      \seed1_reg[6]\(0) => inst_n_30,
      \seed1_reg[6]_0\(0) => inst_n_48,
      \seed1_reg[8]\(2) => inst_n_24,
      \seed1_reg[8]\(1) => inst_n_25,
      \seed1_reg[8]\(0) => inst_n_26,
      seed1_reg_0(0) => inst_n_22,
      seed1_reg_1(0) => inst_n_23,
      seed2_reg(2) => inst_n_63,
      seed2_reg(1) => inst_n_64,
      seed2_reg(0) => inst_n_65,
      \seed2_reg[0]\(3) => inst_n_130,
      \seed2_reg[0]\(2) => inst_n_131,
      \seed2_reg[0]\(1) => inst_n_132,
      \seed2_reg[0]\(0) => inst_n_133,
      \seed2_reg[0]_0\(3) => inst_n_134,
      \seed2_reg[0]_0\(2) => inst_n_135,
      \seed2_reg[0]_0\(1) => inst_n_136,
      \seed2_reg[0]_0\(0) => inst_n_137,
      \seed2_reg[11]\(3) => inst_n_78,
      \seed2_reg[11]\(2) => inst_n_79,
      \seed2_reg[11]\(1) => inst_n_80,
      \seed2_reg[11]\(0) => inst_n_81,
      \seed2_reg[11]_0\(3) => inst_n_142,
      \seed2_reg[11]_0\(2) => inst_n_143,
      \seed2_reg[11]_0\(1) => inst_n_144,
      \seed2_reg[11]_0\(0) => inst_n_145,
      \seed2_reg[12]\(2) => inst_n_42,
      \seed2_reg[12]\(1) => inst_n_43,
      \seed2_reg[12]\(0) => inst_n_44,
      \seed2_reg[12]_0\(3) => inst_n_55,
      \seed2_reg[12]_0\(2) => inst_n_56,
      \seed2_reg[12]_0\(1) => inst_n_57,
      \seed2_reg[12]_0\(0) => inst_n_58,
      \seed2_reg[12]_1\(3) => inst_n_88,
      \seed2_reg[12]_1\(2) => inst_n_89,
      \seed2_reg[12]_1\(1) => inst_n_90,
      \seed2_reg[12]_1\(0) => inst_n_91,
      \seed2_reg[13]\(3) => inst_n_118,
      \seed2_reg[13]\(2) => inst_n_119,
      \seed2_reg[13]\(1) => inst_n_120,
      \seed2_reg[13]\(0) => inst_n_121,
      \seed2_reg[15]\(0) => inst_n_82,
      \seed2_reg[15]_0\(3) => inst_n_146,
      \seed2_reg[15]_0\(2) => inst_n_147,
      \seed2_reg[15]_0\(1) => inst_n_148,
      \seed2_reg[15]_0\(0) => inst_n_149,
      \seed2_reg[16]\(3) => inst_n_59,
      \seed2_reg[16]\(2) => inst_n_60,
      \seed2_reg[16]\(1) => inst_n_61,
      \seed2_reg[16]\(0) => inst_n_62,
      \seed2_reg[16]_0\(3) => inst_n_92,
      \seed2_reg[16]_0\(2) => inst_n_93,
      \seed2_reg[16]_0\(1) => inst_n_94,
      \seed2_reg[16]_0\(0) => inst_n_95,
      \seed2_reg[16]_1\(0) => inst_n_129,
      \seed2_reg[16]_2\(1) => inst_n_150,
      \seed2_reg[16]_2\(0) => inst_n_151,
      \seed2_reg[2]\(2) => inst_n_45,
      \seed2_reg[2]\(1) => inst_n_46,
      \seed2_reg[2]\(0) => inst_n_47,
      \seed2_reg[4]\(1) => inst_n_53,
      \seed2_reg[4]\(0) => inst_n_54,
      \seed2_reg[4]_0\(0) => inst_n_83,
      \seed2_reg[5]\(3) => inst_n_66,
      \seed2_reg[5]\(2) => inst_n_67,
      \seed2_reg[5]\(1) => inst_n_68,
      \seed2_reg[5]\(0) => inst_n_69,
      \seed2_reg[5]_0\(3) => inst_n_70,
      \seed2_reg[5]_0\(2) => inst_n_71,
      \seed2_reg[5]_0\(1) => inst_n_72,
      \seed2_reg[5]_0\(0) => inst_n_73,
      \seed2_reg[7]\(3) => inst_n_74,
      \seed2_reg[7]\(2) => inst_n_75,
      \seed2_reg[7]\(1) => inst_n_76,
      \seed2_reg[7]\(0) => inst_n_77,
      \seed2_reg[7]_0\(3) => inst_n_106,
      \seed2_reg[7]_0\(2) => inst_n_107,
      \seed2_reg[7]_0\(1) => inst_n_108,
      \seed2_reg[7]_0\(0) => inst_n_109,
      \seed2_reg[7]_1\(3) => inst_n_110,
      \seed2_reg[7]_1\(2) => inst_n_111,
      \seed2_reg[7]_1\(1) => inst_n_112,
      \seed2_reg[7]_1\(0) => inst_n_113,
      \seed2_reg[7]_2\(3) => inst_n_138,
      \seed2_reg[7]_2\(2) => inst_n_139,
      \seed2_reg[7]_2\(1) => inst_n_140,
      \seed2_reg[7]_2\(0) => inst_n_141,
      \seed2_reg[8]\(3) => inst_n_49,
      \seed2_reg[8]\(2) => inst_n_50,
      \seed2_reg[8]\(1) => inst_n_51,
      \seed2_reg[8]\(0) => inst_n_52,
      \seed2_reg[8]_0\(3) => inst_n_84,
      \seed2_reg[8]_0\(2) => inst_n_85,
      \seed2_reg[8]_0\(1) => inst_n_86,
      \seed2_reg[8]_0\(0) => inst_n_87,
      \seed2_reg[9]\(3) => inst_n_114,
      \seed2_reg[9]\(2) => inst_n_115,
      \seed2_reg[9]\(1) => inst_n_116,
      \seed2_reg[9]\(0) => inst_n_117,
      seed2_reg_0(3) => inst_n_96,
      seed2_reg_0(2) => inst_n_97,
      seed2_reg_0(1) => inst_n_98,
      seed2_reg_0(0) => inst_n_99,
      seed2_reg_1(3) => inst_n_100,
      seed2_reg_1(2) => inst_n_101,
      seed2_reg_1(1) => inst_n_102,
      seed2_reg_1(0) => inst_n_103,
      seed2_reg_2(1) => inst_n_104,
      seed2_reg_2(0) => inst_n_105,
      seed2_reg_3(3) => inst_n_122,
      seed2_reg_3(2) => inst_n_123,
      seed2_reg_3(1) => inst_n_124,
      seed2_reg_3(0) => inst_n_125,
      seed2_reg_4(2) => inst_n_126,
      seed2_reg_4(1) => inst_n_127,
      seed2_reg_4(0) => inst_n_128,
      seed3_reg(0) => inst_n_155,
      seed3_reg_0(0) => inst_n_156,
      seed3_reg_1(3) => inst_n_157,
      seed3_reg_1(2) => inst_n_158,
      seed3_reg_1(1) => inst_n_159,
      seed3_reg_1(0) => inst_n_160,
      seed3_reg_10(3) => inst_n_191,
      seed3_reg_10(2) => inst_n_192,
      seed3_reg_10(1) => inst_n_193,
      seed3_reg_10(0) => inst_n_194,
      seed3_reg_11(3) => inst_n_195,
      seed3_reg_11(2) => inst_n_196,
      seed3_reg_11(1) => inst_n_197,
      seed3_reg_11(0) => inst_n_198,
      seed3_reg_12(3) => inst_n_199,
      seed3_reg_12(2) => inst_n_200,
      seed3_reg_12(1) => inst_n_201,
      seed3_reg_12(0) => inst_n_202,
      seed3_reg_13(3) => inst_n_203,
      seed3_reg_13(2) => inst_n_204,
      seed3_reg_13(1) => inst_n_205,
      seed3_reg_13(0) => inst_n_206,
      seed3_reg_14(3) => inst_n_207,
      seed3_reg_14(2) => inst_n_208,
      seed3_reg_14(1) => inst_n_209,
      seed3_reg_14(0) => inst_n_210,
      seed3_reg_15(0) => inst_n_211,
      seed3_reg_16(2) => inst_n_212,
      seed3_reg_16(1) => inst_n_213,
      seed3_reg_16(0) => inst_n_214,
      seed3_reg_17(3) => inst_n_215,
      seed3_reg_17(2) => inst_n_216,
      seed3_reg_17(1) => inst_n_217,
      seed3_reg_17(0) => inst_n_218,
      seed3_reg_18(3) => inst_n_219,
      seed3_reg_18(2) => inst_n_220,
      seed3_reg_18(1) => inst_n_221,
      seed3_reg_18(0) => inst_n_222,
      seed3_reg_19(3) => inst_n_223,
      seed3_reg_19(2) => inst_n_224,
      seed3_reg_19(1) => inst_n_225,
      seed3_reg_19(0) => inst_n_226,
      seed3_reg_2(3) => inst_n_161,
      seed3_reg_2(2) => inst_n_162,
      seed3_reg_2(1) => inst_n_163,
      seed3_reg_2(0) => inst_n_164,
      seed3_reg_20(3) => inst_n_227,
      seed3_reg_20(2) => inst_n_228,
      seed3_reg_20(1) => inst_n_229,
      seed3_reg_20(0) => inst_n_230,
      seed3_reg_21(2) => inst_n_231,
      seed3_reg_21(1) => inst_n_232,
      seed3_reg_21(0) => inst_n_233,
      seed3_reg_22(2) => inst_n_234,
      seed3_reg_22(1) => inst_n_235,
      seed3_reg_22(0) => inst_n_236,
      seed3_reg_23(2) => inst_n_237,
      seed3_reg_23(1) => inst_n_238,
      seed3_reg_23(0) => inst_n_239,
      seed3_reg_24(3) => inst_n_240,
      seed3_reg_24(2) => inst_n_241,
      seed3_reg_24(1) => inst_n_242,
      seed3_reg_24(0) => inst_n_243,
      seed3_reg_25(3) => inst_n_244,
      seed3_reg_25(2) => inst_n_245,
      seed3_reg_25(1) => inst_n_246,
      seed3_reg_25(0) => inst_n_247,
      seed3_reg_26(0) => inst_n_248,
      seed3_reg_27(2) => inst_n_249,
      seed3_reg_27(1) => inst_n_250,
      seed3_reg_27(0) => inst_n_251,
      seed3_reg_28(3) => inst_n_252,
      seed3_reg_28(2) => inst_n_253,
      seed3_reg_28(1) => inst_n_254,
      seed3_reg_28(0) => inst_n_255,
      seed3_reg_29(2) => inst_n_256,
      seed3_reg_29(1) => inst_n_257,
      seed3_reg_29(0) => inst_n_258,
      seed3_reg_3(3) => inst_n_165,
      seed3_reg_3(2) => inst_n_166,
      seed3_reg_3(1) => inst_n_167,
      seed3_reg_3(0) => inst_n_168,
      seed3_reg_4(3) => inst_n_169,
      seed3_reg_4(2) => inst_n_170,
      seed3_reg_4(1) => inst_n_171,
      seed3_reg_4(0) => inst_n_172,
      seed3_reg_5(3) => inst_n_173,
      seed3_reg_5(2) => inst_n_174,
      seed3_reg_5(1) => inst_n_175,
      seed3_reg_5(0) => inst_n_176,
      seed3_reg_6(3) => inst_n_177,
      seed3_reg_6(2) => inst_n_178,
      seed3_reg_6(1) => inst_n_179,
      seed3_reg_6(0) => inst_n_180,
      seed3_reg_7(2) => inst_n_181,
      seed3_reg_7(1) => inst_n_182,
      seed3_reg_7(0) => inst_n_183,
      seed3_reg_8(2) => inst_n_184,
      seed3_reg_8(1) => inst_n_185,
      seed3_reg_8(0) => inst_n_186,
      seed3_reg_9(3) => inst_n_187,
      seed3_reg_9(2) => inst_n_188,
      seed3_reg_9(1) => inst_n_189,
      seed3_reg_9(0) => inst_n_190,
      \sprite_x[11]_i_14\(2) => \sprite_x[11]_i_17_n_0\,
      \sprite_x[11]_i_14\(1) => \sprite_x[11]_i_18_n_0\,
      \sprite_x[11]_i_14\(0) => \sprite_x[11]_i_19_n_0\,
      \sprite_x[11]_i_14_0\(2) => \sprite_x[11]_i_21_n_0\,
      \sprite_x[11]_i_14_0\(1) => \sprite_x[11]_i_22_n_0\,
      \sprite_x[11]_i_14_0\(0) => \sprite_x[11]_i_23_n_0\,
      \sprite_x[3]_i_22\(1) => inst_n_15,
      \sprite_x[3]_i_22\(0) => inst_n_16,
      \sprite_x[7]_i_25\(3) => inst_n_17,
      \sprite_x[7]_i_25\(2) => inst_n_18,
      \sprite_x[7]_i_25\(1) => inst_n_19,
      \sprite_x[7]_i_25\(0) => inst_n_20,
      \sprite_x_reg[11]_i_24\ => \sprite_x[11]_i_40_n_0\,
      \sprite_x_reg[3]_i_122\(2) => \sprite_x[3]_i_222_n_0\,
      \sprite_x_reg[3]_i_122\(1) => \sprite_x[3]_i_223_n_0\,
      \sprite_x_reg[3]_i_122\(0) => \sprite_x[3]_i_224_n_0\,
      \sprite_x_reg[7]_i_4\(3) => \sprite_x_reg[7]_i_13_n_4\,
      \sprite_x_reg[7]_i_4\(2) => \sprite_x_reg[7]_i_13_n_5\,
      \sprite_x_reg[7]_i_4\(1) => \sprite_x_reg[7]_i_13_n_6\,
      \sprite_x_reg[7]_i_4\(0) => \sprite_x_reg[7]_i_13_n_7\,
      \sprite_y[10]_i_14\(0) => \sprite_y[10]_i_22_n_0\,
      \sprite_y[10]_i_22\(1) => inst_n_40,
      \sprite_y[10]_i_22\(0) => inst_n_41,
      \sprite_y[10]_i_8\(0) => \sprite_y_reg[10]_i_11_n_0\,
      \sprite_y[10]_i_8_0\(0) => \sprite_y[10]_i_13_n_0\,
      \sprite_y[3]_i_140\(2) => \sprite_y[3]_i_217_n_0\,
      \sprite_y[3]_i_140\(1) => \sprite_y[3]_i_218_n_0\,
      \sprite_y[3]_i_140\(0) => \sprite_y[3]_i_219_n_0\,
      \sprite_y[3]_i_204\(3) => \sprite_y[3]_i_254_n_0\,
      \sprite_y[3]_i_204\(2) => \sprite_y[3]_i_255_n_0\,
      \sprite_y[3]_i_204\(1) => \sprite_y[3]_i_256_n_0\,
      \sprite_y[3]_i_204\(0) => \sprite_y[3]_i_257_n_0\,
      \sprite_y[3]_i_22\(3) => inst_n_35,
      \sprite_y[3]_i_22\(2) => inst_n_36,
      \sprite_y[3]_i_22\(1) => inst_n_37,
      \sprite_y[3]_i_22\(0) => inst_n_38,
      \sprite_y[3]_i_247\(3) => \sprite_y[3]_i_285_n_0\,
      \sprite_y[3]_i_247\(2) => \sprite_y[3]_i_286_n_0\,
      \sprite_y[3]_i_247\(1) => \sprite_y[3]_i_287_n_0\,
      \sprite_y[3]_i_247\(0) => \sprite_y[3]_i_288_n_0\,
      \sprite_y[3]_i_250\(3) => \sprite_y[3]_i_311_n_0\,
      \sprite_y[3]_i_250\(2) => \sprite_y[3]_i_312_n_0\,
      \sprite_y[3]_i_250\(1) => \sprite_y[3]_i_313_n_0\,
      \sprite_y[3]_i_250\(0) => \sprite_y[3]_i_314_n_0\,
      \sprite_y[3]_i_31\(0) => inst_n_39,
      \sprite_y[7]_i_13\(1) => \sprite_y[7]_i_15_n_0\,
      \sprite_y[7]_i_13\(0) => \sprite_y[7]_i_16_n_0\,
      \sprite_y[7]_i_13_0\(3) => \sprite_y[7]_i_18_n_0\,
      \sprite_y[7]_i_13_0\(2) => \sprite_y[7]_i_19_n_0\,
      \sprite_y[7]_i_13_0\(1) => \sprite_y[7]_i_20_n_0\,
      \sprite_y[7]_i_13_0\(0) => \sprite_y[7]_i_21_n_0\,
      \sprite_y[7]_i_18\(2) => \sprite_y[7]_i_23_n_0\,
      \sprite_y[7]_i_18\(1) => \sprite_y[7]_i_24_n_0\,
      \sprite_y[7]_i_18\(0) => \sprite_y[7]_i_25_n_0\,
      \sprite_y[7]_i_18_0\(3) => \sprite_y[7]_i_26_n_0\,
      \sprite_y[7]_i_18_0\(2) => \sprite_y[7]_i_27_n_0\,
      \sprite_y[7]_i_18_0\(1) => \sprite_y[7]_i_28_n_0\,
      \sprite_y[7]_i_18_0\(0) => \sprite_y[7]_i_29_n_0\,
      \sprite_y[7]_i_21\(2) => inst_n_152,
      \sprite_y[7]_i_21\(1) => inst_n_153,
      \sprite_y[7]_i_21\(0) => inst_n_154,
      \sprite_y[7]_i_29\(1) => inst_n_33,
      \sprite_y[7]_i_29\(0) => inst_n_34,
      \sprite_y_reg[10]_i_11\(3) => \sprite_y[3]_i_24_n_0\,
      \sprite_y_reg[10]_i_11\(2) => \sprite_y[3]_i_25_n_0\,
      \sprite_y_reg[10]_i_11\(1) => \sprite_y[3]_i_26_n_0\,
      \sprite_y_reg[10]_i_11\(0) => \sprite_y[3]_i_27_n_0\,
      \sprite_y_reg[10]_i_11_0\(3) => \sprite_y[3]_i_28_n_0\,
      \sprite_y_reg[10]_i_11_0\(2) => \sprite_y[3]_i_29_n_0\,
      \sprite_y_reg[10]_i_11_0\(1) => \sprite_y[3]_i_30_n_0\,
      \sprite_y_reg[10]_i_11_0\(0) => \sprite_y[3]_i_31_n_0\,
      \sprite_y_reg[10]_i_11_1\(3) => \sprite_y[3]_i_15_n_0\,
      \sprite_y_reg[10]_i_11_1\(2) => \sprite_y[3]_i_16_n_0\,
      \sprite_y_reg[10]_i_11_1\(1) => \sprite_y[3]_i_17_n_0\,
      \sprite_y_reg[10]_i_11_1\(0) => \sprite_y[3]_i_18_n_0\,
      \sprite_y_reg[10]_i_11_2\(3) => \sprite_y[3]_i_19_n_0\,
      \sprite_y_reg[10]_i_11_2\(2) => \sprite_y[3]_i_20_n_0\,
      \sprite_y_reg[10]_i_11_2\(1) => \sprite_y[3]_i_21_n_0\,
      \sprite_y_reg[10]_i_11_2\(0) => \sprite_y[3]_i_22_n_0\,
      \sprite_y_reg[10]_i_4\(3) => \sprite_y_reg[10]_i_11_n_4\,
      \sprite_y_reg[10]_i_4\(2) => \sprite_y_reg[10]_i_11_n_5\,
      \sprite_y_reg[10]_i_4\(1) => \sprite_y_reg[10]_i_11_n_6\,
      \sprite_y_reg[10]_i_4\(0) => \sprite_y_reg[10]_i_11_n_7\,
      \sprite_y_reg[3]_i_139\(0) => \sprite_y[3]_i_247_n_0\,
      \sprite_y_reg[3]_i_139_0\(0) => \sprite_y[3]_i_206_n_0\,
      \sprite_y_reg[3]_i_14\(3) => \sprite_y[3]_i_39_n_0\,
      \sprite_y_reg[3]_i_14\(2) => \sprite_y[3]_i_40_n_0\,
      \sprite_y_reg[3]_i_14\(1) => \sprite_y[3]_i_41_n_0\,
      \sprite_y_reg[3]_i_14\(0) => \sprite_y[3]_i_42_n_0\,
      \sprite_y_reg[3]_i_14_0\(3) => \sprite_y[3]_i_43_n_0\,
      \sprite_y_reg[3]_i_14_0\(2) => \sprite_y[3]_i_44_n_0\,
      \sprite_y_reg[3]_i_14_0\(1) => \sprite_y[3]_i_45_n_0\,
      \sprite_y_reg[3]_i_14_0\(0) => \sprite_y[3]_i_46_n_0\,
      \sprite_y_reg[3]_i_23\(3) => \sprite_y[3]_i_99_n_0\,
      \sprite_y_reg[3]_i_23\(2) => \sprite_y[3]_i_100_n_0\,
      \sprite_y_reg[3]_i_23\(1) => \sprite_y[3]_i_101_n_0\,
      \sprite_y_reg[3]_i_23\(0) => \sprite_y[3]_i_102_n_0\,
      \sprite_y_reg[3]_i_23_0\(3) => \sprite_y[3]_i_103_n_0\,
      \sprite_y_reg[3]_i_23_0\(2) => \sprite_y[3]_i_104_n_0\,
      \sprite_y_reg[3]_i_23_0\(1) => \sprite_y[3]_i_105_n_0\,
      \sprite_y_reg[3]_i_23_0\(0) => \sprite_y[3]_i_106_n_0\,
      \sprite_y_reg[3]_i_283\(1) => \sprite_y[3]_i_329_n_0\,
      \sprite_y_reg[3]_i_283\(0) => \sprite_y[3]_i_330_n_0\,
      \sprite_y_reg[3]_i_38\(1) => \sprite_y[3]_i_140_n_0\,
      \sprite_y_reg[3]_i_38\(0) => \sprite_y[3]_i_141_n_0\,
      \sprite_y_reg[3]_i_38_0\(1) => \sprite_y[3]_i_144_n_0\,
      \sprite_y_reg[3]_i_38_0\(0) => \sprite_y[3]_i_145_n_0\,
      \sprite_y_reg[3]_i_98\(0) => \sprite_y[3]_i_211_n_0\,
      \sprite_y_speed[2]_i_102\(2) => inst_n_263,
      \sprite_y_speed[2]_i_102\(1) => inst_n_264,
      \sprite_y_speed[2]_i_102\(0) => inst_n_265,
      \sprite_y_speed[2]_i_12\(0) => \sprite_y_speed[2]_i_39_n_0\,
      \sprite_y_speed[2]_i_125\(3) => inst_n_259,
      \sprite_y_speed[2]_i_125\(2) => inst_n_260,
      \sprite_y_speed[2]_i_125\(1) => inst_n_261,
      \sprite_y_speed[2]_i_125\(0) => inst_n_262,
      \sprite_y_speed[2]_i_13\(3) => \sprite_y_speed[2]_i_15_n_0\,
      \sprite_y_speed[2]_i_13\(2) => \sprite_y_speed[2]_i_16_n_0\,
      \sprite_y_speed[2]_i_13\(1) => \sprite_y_speed[2]_i_17_n_0\,
      \sprite_y_speed[2]_i_13\(0) => \sprite_y_speed[2]_i_18_n_0\,
      \sprite_y_speed[2]_i_13_0\(3) => \sprite_y_speed[2]_i_19_n_0\,
      \sprite_y_speed[2]_i_13_0\(2) => \sprite_y_speed[2]_i_20_n_0\,
      \sprite_y_speed[2]_i_13_0\(1) => \sprite_y_speed[2]_i_21_n_0\,
      \sprite_y_speed[2]_i_13_0\(0) => \sprite_y_speed[2]_i_22_n_0\,
      \sprite_y_speed[2]_i_16\(2) => \sprite_y_speed[2]_i_52_n_0\,
      \sprite_y_speed[2]_i_16\(1) => \sprite_y_speed[2]_i_53_n_0\,
      \sprite_y_speed[2]_i_16\(0) => \sprite_y_speed[2]_i_54_n_0\,
      \sprite_y_speed[2]_i_16_0\(3) => \sprite_y_speed[2]_i_55_n_0\,
      \sprite_y_speed[2]_i_16_0\(2) => \sprite_y_speed[2]_i_56_n_0\,
      \sprite_y_speed[2]_i_16_0\(1) => \sprite_y_speed[2]_i_57_n_0\,
      \sprite_y_speed[2]_i_16_0\(0) => \sprite_y_speed[2]_i_58_n_0\,
      \sprite_y_speed[2]_i_22\(3) => inst_n_274,
      \sprite_y_speed[2]_i_22\(2) => inst_n_275,
      \sprite_y_speed[2]_i_22\(1) => inst_n_276,
      \sprite_y_speed[2]_i_22\(0) => inst_n_277,
      \sprite_y_speed[2]_i_26\(3) => \sprite_y_speed[2]_i_70_n_0\,
      \sprite_y_speed[2]_i_26\(2) => \sprite_y_speed[2]_i_71_n_0\,
      \sprite_y_speed[2]_i_26\(1) => \sprite_y_speed[2]_i_72_n_0\,
      \sprite_y_speed[2]_i_26\(0) => \sprite_y_speed[2]_i_73_n_0\,
      \sprite_y_speed[2]_i_26_0\(3) => \sprite_y_speed[2]_i_74_n_0\,
      \sprite_y_speed[2]_i_26_0\(2) => \sprite_y_speed[2]_i_75_n_0\,
      \sprite_y_speed[2]_i_26_0\(1) => \sprite_y_speed[2]_i_76_n_0\,
      \sprite_y_speed[2]_i_26_0\(0) => \sprite_y_speed[2]_i_77_n_0\,
      \sprite_y_speed[2]_i_39\(0) => inst_n_278,
      \sprite_y_speed[2]_i_42\(3) => \sprite_y_speed[2]_i_95_n_0\,
      \sprite_y_speed[2]_i_42\(2) => \sprite_y_speed[2]_i_96_n_0\,
      \sprite_y_speed[2]_i_42\(1) => \sprite_y_speed[2]_i_97_n_0\,
      \sprite_y_speed[2]_i_42\(0) => \sprite_y_speed[2]_i_98_n_0\,
      \sprite_y_speed[2]_i_42_0\(3) => \sprite_y_speed[2]_i_99_n_0\,
      \sprite_y_speed[2]_i_42_0\(2) => \sprite_y_speed[2]_i_100_n_0\,
      \sprite_y_speed[2]_i_42_0\(1) => \sprite_y_speed[2]_i_101_n_0\,
      \sprite_y_speed[2]_i_42_0\(0) => \sprite_y_speed[2]_i_102_n_0\,
      \sprite_y_speed[2]_i_58\(3) => inst_n_270,
      \sprite_y_speed[2]_i_58\(2) => inst_n_271,
      \sprite_y_speed[2]_i_58\(1) => inst_n_272,
      \sprite_y_speed[2]_i_58\(0) => inst_n_273,
      \sprite_y_speed[2]_i_77\(3) => inst_n_266,
      \sprite_y_speed[2]_i_77\(2) => inst_n_267,
      \sprite_y_speed[2]_i_77\(1) => inst_n_268,
      \sprite_y_speed[2]_i_77\(0) => inst_n_269,
      \sprite_y_speed[2]_i_87\(3) => \sprite_y_speed[2]_i_118_n_0\,
      \sprite_y_speed[2]_i_87\(2) => \sprite_y_speed[2]_i_119_n_0\,
      \sprite_y_speed[2]_i_87\(1) => \sprite_y_speed[2]_i_120_n_0\,
      \sprite_y_speed[2]_i_87\(0) => \sprite_y_speed[2]_i_121_n_0\,
      \sprite_y_speed[2]_i_87_0\(3) => \sprite_y_speed[2]_i_122_n_0\,
      \sprite_y_speed[2]_i_87_0\(2) => \sprite_y_speed[2]_i_123_n_0\,
      \sprite_y_speed[2]_i_87_0\(1) => \sprite_y_speed[2]_i_124_n_0\,
      \sprite_y_speed[2]_i_87_0\(0) => \sprite_y_speed[2]_i_125_n_0\,
      \sprite_y_speed[2]_i_89\(3) => \sprite_y_speed[2]_i_164_n_0\,
      \sprite_y_speed[2]_i_89\(2) => \sprite_y_speed[2]_i_165_n_0\,
      \sprite_y_speed[2]_i_89\(1) => \sprite_y_speed[2]_i_166_n_0\,
      \sprite_y_speed[2]_i_89\(0) => \sprite_y_speed[2]_i_167_n_0\,
      \sprite_y_speed[2]_i_89_0\(3) => \sprite_y_speed[2]_i_168_n_0\,
      \sprite_y_speed[2]_i_89_0\(2) => \sprite_y_speed[2]_i_169_n_0\,
      \sprite_y_speed[2]_i_89_0\(1) => \sprite_y_speed[2]_i_170_n_0\,
      \sprite_y_speed[2]_i_89_0\(0) => \sprite_y_speed[2]_i_171_n_0\,
      \sprite_y_speed_reg[2]_i_11\(3) => \sprite_y_speed[2]_i_25_n_0\,
      \sprite_y_speed_reg[2]_i_11\(2) => \sprite_y_speed[2]_i_26_n_0\,
      \sprite_y_speed_reg[2]_i_11\(1) => \sprite_y_speed[2]_i_27_n_0\,
      \sprite_y_speed_reg[2]_i_11\(0) => \sprite_y_speed[2]_i_28_n_0\,
      \sprite_y_speed_reg[2]_i_117\(3) => \sprite_y_speed[2]_i_188_n_0\,
      \sprite_y_speed_reg[2]_i_117\(2) => \sprite_y_speed[2]_i_189_n_0\,
      \sprite_y_speed_reg[2]_i_117\(1) => \sprite_y_speed[2]_i_190_n_0\,
      \sprite_y_speed_reg[2]_i_117\(0) => \sprite_y_speed[2]_i_191_n_0\,
      \sprite_y_speed_reg[2]_i_117_0\(3) => \sprite_y_speed[2]_i_192_n_0\,
      \sprite_y_speed_reg[2]_i_117_0\(2) => \sprite_y_speed[2]_i_193_n_0\,
      \sprite_y_speed_reg[2]_i_117_0\(1) => \sprite_y_speed[2]_i_194_n_0\,
      \sprite_y_speed_reg[2]_i_117_0\(0) => \sprite_y_speed[2]_i_195_n_0\,
      \sprite_y_speed_reg[2]_i_11_0\(3) => \sprite_y_speed[2]_i_29_n_0\,
      \sprite_y_speed_reg[2]_i_11_0\(2) => \sprite_y_speed[2]_i_30_n_0\,
      \sprite_y_speed_reg[2]_i_11_0\(1) => \sprite_y_speed[2]_i_31_n_0\,
      \sprite_y_speed_reg[2]_i_11_0\(0) => \sprite_y_speed[2]_i_32_n_0\,
      \sprite_y_speed_reg[2]_i_14\(1) => \sprite_y_speed[2]_i_47_n_0\,
      \sprite_y_speed_reg[2]_i_14\(0) => \sprite_y_speed[2]_i_48_n_0\,
      \sprite_y_speed_reg[2]_i_163\(2) => \sprite_y_speed[2]_i_211_n_0\,
      \sprite_y_speed_reg[2]_i_163\(1) => \sprite_y_speed[2]_i_212_n_0\,
      \sprite_y_speed_reg[2]_i_163\(0) => \sprite_y_speed[2]_i_213_n_0\,
      \sprite_y_speed_reg[2]_i_163_0\(2) => \sprite_y_speed[2]_i_215_n_0\,
      \sprite_y_speed_reg[2]_i_163_0\(1) => \sprite_y_speed[2]_i_216_n_0\,
      \sprite_y_speed_reg[2]_i_163_0\(0) => \sprite_y_speed[2]_i_217_n_0\,
      \sprite_y_speed_reg[2]_i_24\(1) => \sprite_y_speed[2]_i_83_n_0\,
      \sprite_y_speed_reg[2]_i_24\(0) => \sprite_y_speed[2]_i_84_n_0\,
      \sprite_y_speed_reg[2]_i_24_0\(1) => \sprite_y_speed[2]_i_86_n_0\,
      \sprite_y_speed_reg[2]_i_24_0\(0) => \sprite_y_speed[2]_i_87_n_0\,
      \sprite_y_speed_reg[2]_i_24_1\(2) => \sprite_y_speed[2]_i_42_n_0\,
      \sprite_y_speed_reg[2]_i_24_1\(1) => \sprite_y_speed[2]_i_43_n_0\,
      \sprite_y_speed_reg[2]_i_24_1\(0) => \sprite_y_speed[2]_i_44_n_0\,
      \sprite_y_speed_reg[2]_i_3\(2) => \sprite_y_speed_reg[2]_i_10_n_5\,
      \sprite_y_speed_reg[2]_i_3\(1) => \sprite_y_speed_reg[2]_i_10_n_6\,
      \sprite_y_speed_reg[2]_i_3\(0) => \sprite_y_speed_reg[2]_i_10_n_7\
    );
\sprite_x[11]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_17,
      I1 => inst_n_19,
      I2 => inst_n_16,
      I3 => inst_n_12,
      O => \sprite_x[11]_i_17_n_0\
    );
\sprite_x[11]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_14,
      I1 => inst_n_15,
      I2 => inst_n_19,
      O => \sprite_x[11]_i_18_n_0\
    );
\sprite_x[11]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inst_n_14,
      I1 => inst_n_19,
      I2 => inst_n_15,
      O => \sprite_x[11]_i_19_n_0\
    );
\sprite_x[11]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \sprite_x[11]_i_17_n_0\,
      I1 => inst_n_18,
      I2 => inst_n_13,
      I3 => inst_n_20,
      O => \sprite_x[11]_i_21_n_0\
    );
\sprite_x[11]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sprite_x[11]_i_18_n_0\,
      I1 => inst_n_20,
      I2 => inst_n_13,
      I3 => inst_n_18,
      O => \sprite_x[11]_i_22_n_0\
    );
\sprite_x[11]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => inst_n_14,
      I1 => inst_n_15,
      I2 => inst_n_19,
      I3 => inst_n_16,
      I4 => inst_n_20,
      O => \sprite_x[11]_i_23_n_0\
    );
\sprite_x[11]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inst_n_23,
      I1 => inst_n_22,
      I2 => inst_n_21,
      O => \sprite_x[11]_i_40_n_0\
    );
\sprite_x[3]_i_217\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_24,
      I1 => inst_n_48,
      O => \sprite_x[3]_i_217_n_0\
    );
\sprite_x[3]_i_222\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => inst_n_24,
      I1 => inst_n_48,
      I2 => inst_n_27,
      I3 => inst_n_25,
      O => \sprite_x[3]_i_222_n_0\
    );
\sprite_x[3]_i_223\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => inst_n_28,
      I1 => inst_n_26,
      I2 => inst_n_27,
      I3 => inst_n_25,
      O => \sprite_x[3]_i_223_n_0\
    );
\sprite_x[3]_i_224\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => inst_n_29,
      I1 => inst_n_31,
      I2 => inst_n_28,
      I3 => inst_n_26,
      O => \sprite_x[3]_i_224_n_0\
    );
\sprite_x[3]_i_250\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => inst_n_30,
      I1 => inst_n_32,
      I2 => inst_n_29,
      I3 => inst_n_31,
      O => \sprite_x[3]_i_250_n_0\
    );
\sprite_x[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inst_n_16,
      I1 => inst_n_20,
      I2 => inst_n_17,
      O => \sprite_x[7]_i_15_n_0\
    );
\sprite_x[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_18,
      I1 => inst_n_15,
      O => \sprite_x[7]_i_16_n_0\
    );
\sprite_x[7]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_19,
      I1 => inst_n_16,
      O => \sprite_x[7]_i_17_n_0\
    );
\sprite_x_reg[7]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_x_reg[7]_i_13_n_0\,
      CO(2) => \sprite_x_reg[7]_i_13_n_1\,
      CO(1) => \sprite_x_reg[7]_i_13_n_2\,
      CO(0) => \sprite_x_reg[7]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => inst_n_17,
      DI(2) => inst_n_18,
      DI(1) => inst_n_19,
      DI(0) => '0',
      O(3) => \sprite_x_reg[7]_i_13_n_4\,
      O(2) => \sprite_x_reg[7]_i_13_n_5\,
      O(1) => \sprite_x_reg[7]_i_13_n_6\,
      O(0) => \sprite_x_reg[7]_i_13_n_7\,
      S(3) => \sprite_x[7]_i_15_n_0\,
      S(2) => \sprite_x[7]_i_16_n_0\,
      S(1) => \sprite_x[7]_i_17_n_0\,
      S(0) => inst_n_20
    );
\sprite_y[10]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inst_n_40,
      I1 => inst_n_39,
      I2 => inst_n_36,
      O => \sprite_y[10]_i_13_n_0\
    );
\sprite_y[10]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_37,
      I1 => inst_n_41,
      O => \sprite_y[10]_i_14_n_0\
    );
\sprite_y[10]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_38,
      I1 => inst_n_152,
      O => \sprite_y[10]_i_15_n_0\
    );
\sprite_y[10]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_39,
      I1 => inst_n_153,
      O => \sprite_y[10]_i_16_n_0\
    );
\sprite_y[10]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => inst_n_36,
      I1 => inst_n_38,
      I2 => inst_n_34,
      I3 => inst_n_37,
      I4 => inst_n_35,
      I5 => inst_n_33,
      O => \sprite_y[10]_i_22_n_0\
    );
\sprite_y[3]_i_100\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_130,
      I1 => inst_n_84,
      I2 => inst_n_113,
      O => \sprite_y[3]_i_100_n_0\
    );
\sprite_y[3]_i_101\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_131,
      I1 => inst_n_85,
      I2 => inst_n_106,
      O => \sprite_y[3]_i_101_n_0\
    );
\sprite_y[3]_i_102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_132,
      I1 => inst_n_86,
      I2 => inst_n_107,
      O => \sprite_y[3]_i_102_n_0\
    );
\sprite_y[3]_i_103\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_136,
      I1 => inst_n_90,
      I2 => inst_n_111,
      I3 => \sprite_y[3]_i_99_n_0\,
      O => \sprite_y[3]_i_103_n_0\
    );
\sprite_y[3]_i_104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_137,
      I1 => inst_n_91,
      I2 => inst_n_112,
      I3 => \sprite_y[3]_i_100_n_0\,
      O => \sprite_y[3]_i_104_n_0\
    );
\sprite_y[3]_i_105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_130,
      I1 => inst_n_84,
      I2 => inst_n_113,
      I3 => \sprite_y[3]_i_101_n_0\,
      O => \sprite_y[3]_i_105_n_0\
    );
\sprite_y[3]_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_131,
      I1 => inst_n_85,
      I2 => inst_n_106,
      I3 => \sprite_y[3]_i_102_n_0\,
      O => \sprite_y[3]_i_106_n_0\
    );
\sprite_y[3]_i_140\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_133,
      I1 => inst_n_87,
      I2 => inst_n_108,
      O => \sprite_y[3]_i_140_n_0\
    );
\sprite_y[3]_i_141\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_129,
      I1 => inst_n_83,
      I2 => inst_n_109,
      O => \sprite_y[3]_i_141_n_0\
    );
\sprite_y[3]_i_144\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_132,
      I1 => inst_n_86,
      I2 => inst_n_107,
      I3 => \sprite_y[3]_i_140_n_0\,
      O => \sprite_y[3]_i_144_n_0\
    );
\sprite_y[3]_i_145\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_133,
      I1 => inst_n_87,
      I2 => inst_n_108,
      I3 => \sprite_y[3]_i_141_n_0\,
      O => \sprite_y[3]_i_145_n_0\
    );
\sprite_y[3]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_149,
      I1 => inst_n_103,
      I2 => inst_n_124,
      O => \sprite_y[3]_i_15_n_0\
    );
\sprite_y[3]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_142,
      I1 => inst_n_96,
      I2 => inst_n_125,
      O => \sprite_y[3]_i_16_n_0\
    );
\sprite_y[3]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_143,
      I1 => inst_n_97,
      I2 => inst_n_118,
      O => \sprite_y[3]_i_17_n_0\
    );
\sprite_y[3]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_144,
      I1 => inst_n_98,
      I2 => inst_n_119,
      O => \sprite_y[3]_i_18_n_0\
    );
\sprite_y[3]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_148,
      I1 => inst_n_102,
      I2 => inst_n_123,
      I3 => \sprite_y[3]_i_15_n_0\,
      O => \sprite_y[3]_i_19_n_0\
    );
\sprite_y[3]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_149,
      I1 => inst_n_103,
      I2 => inst_n_124,
      I3 => \sprite_y[3]_i_16_n_0\,
      O => \sprite_y[3]_i_20_n_0\
    );
\sprite_y[3]_i_206\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_42,
      I1 => inst_n_45,
      O => \sprite_y[3]_i_206_n_0\
    );
\sprite_y[3]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_142,
      I1 => inst_n_96,
      I2 => inst_n_125,
      I3 => \sprite_y[3]_i_17_n_0\,
      O => \sprite_y[3]_i_21_n_0\
    );
\sprite_y[3]_i_211\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => inst_n_42,
      I1 => inst_n_45,
      I2 => inst_n_46,
      I3 => inst_n_43,
      O => \sprite_y[3]_i_211_n_0\
    );
\sprite_y[3]_i_217\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_63,
      I1 => inst_n_82,
      O => \sprite_y[3]_i_217_n_0\
    );
\sprite_y[3]_i_218\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_64,
      I1 => inst_n_78,
      O => \sprite_y[3]_i_218_n_0\
    );
\sprite_y[3]_i_219\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_65,
      I1 => inst_n_79,
      O => \sprite_y[3]_i_219_n_0\
    );
\sprite_y[3]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_143,
      I1 => inst_n_97,
      I2 => inst_n_118,
      I3 => \sprite_y[3]_i_18_n_0\,
      O => \sprite_y[3]_i_22_n_0\
    );
\sprite_y[3]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_145,
      I1 => inst_n_99,
      I2 => inst_n_120,
      O => \sprite_y[3]_i_24_n_0\
    );
\sprite_y[3]_i_247\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => inst_n_47,
      I1 => inst_n_44,
      I2 => inst_n_46,
      I3 => inst_n_43,
      O => \sprite_y[3]_i_247_n_0\
    );
\sprite_y[3]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_138,
      I1 => inst_n_92,
      I2 => inst_n_121,
      O => \sprite_y[3]_i_25_n_0\
    );
\sprite_y[3]_i_254\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_59,
      I1 => inst_n_80,
      O => \sprite_y[3]_i_254_n_0\
    );
\sprite_y[3]_i_255\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_60,
      I1 => inst_n_81,
      O => \sprite_y[3]_i_255_n_0\
    );
\sprite_y[3]_i_256\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_61,
      I1 => inst_n_74,
      O => \sprite_y[3]_i_256_n_0\
    );
\sprite_y[3]_i_257\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_62,
      I1 => inst_n_75,
      O => \sprite_y[3]_i_257_n_0\
    );
\sprite_y[3]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_139,
      I1 => inst_n_93,
      I2 => inst_n_114,
      O => \sprite_y[3]_i_26_n_0\
    );
\sprite_y[3]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_140,
      I1 => inst_n_94,
      I2 => inst_n_115,
      O => \sprite_y[3]_i_27_n_0\
    );
\sprite_y[3]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_144,
      I1 => inst_n_98,
      I2 => inst_n_119,
      I3 => \sprite_y[3]_i_24_n_0\,
      O => \sprite_y[3]_i_28_n_0\
    );
\sprite_y[3]_i_285\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_55,
      I1 => inst_n_76,
      O => \sprite_y[3]_i_285_n_0\
    );
\sprite_y[3]_i_286\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_56,
      I1 => inst_n_77,
      O => \sprite_y[3]_i_286_n_0\
    );
\sprite_y[3]_i_287\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_57,
      I1 => inst_n_70,
      O => \sprite_y[3]_i_287_n_0\
    );
\sprite_y[3]_i_288\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_58,
      I1 => inst_n_71,
      O => \sprite_y[3]_i_288_n_0\
    );
\sprite_y[3]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_145,
      I1 => inst_n_99,
      I2 => inst_n_120,
      I3 => \sprite_y[3]_i_25_n_0\,
      O => \sprite_y[3]_i_29_n_0\
    );
\sprite_y[3]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_138,
      I1 => inst_n_92,
      I2 => inst_n_121,
      I3 => \sprite_y[3]_i_26_n_0\,
      O => \sprite_y[3]_i_30_n_0\
    );
\sprite_y[3]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_139,
      I1 => inst_n_93,
      I2 => inst_n_114,
      I3 => \sprite_y[3]_i_27_n_0\,
      O => \sprite_y[3]_i_31_n_0\
    );
\sprite_y[3]_i_311\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_49,
      I1 => inst_n_72,
      O => \sprite_y[3]_i_311_n_0\
    );
\sprite_y[3]_i_312\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_50,
      I1 => inst_n_73,
      O => \sprite_y[3]_i_312_n_0\
    );
\sprite_y[3]_i_313\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_51,
      I1 => inst_n_66,
      O => \sprite_y[3]_i_313_n_0\
    );
\sprite_y[3]_i_314\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_52,
      I1 => inst_n_67,
      O => \sprite_y[3]_i_314_n_0\
    );
\sprite_y[3]_i_329\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_53,
      I1 => inst_n_68,
      O => \sprite_y[3]_i_329_n_0\
    );
\sprite_y[3]_i_330\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_54,
      I1 => inst_n_69,
      O => \sprite_y[3]_i_330_n_0\
    );
\sprite_y[3]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_141,
      I1 => inst_n_95,
      I2 => inst_n_116,
      O => \sprite_y[3]_i_39_n_0\
    );
\sprite_y[3]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_134,
      I1 => inst_n_88,
      I2 => inst_n_117,
      O => \sprite_y[3]_i_40_n_0\
    );
\sprite_y[3]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_135,
      I1 => inst_n_89,
      I2 => inst_n_110,
      O => \sprite_y[3]_i_41_n_0\
    );
\sprite_y[3]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_136,
      I1 => inst_n_90,
      I2 => inst_n_111,
      O => \sprite_y[3]_i_42_n_0\
    );
\sprite_y[3]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_140,
      I1 => inst_n_94,
      I2 => inst_n_115,
      I3 => \sprite_y[3]_i_39_n_0\,
      O => \sprite_y[3]_i_43_n_0\
    );
\sprite_y[3]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_141,
      I1 => inst_n_95,
      I2 => inst_n_116,
      I3 => \sprite_y[3]_i_40_n_0\,
      O => \sprite_y[3]_i_44_n_0\
    );
\sprite_y[3]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_134,
      I1 => inst_n_88,
      I2 => inst_n_117,
      I3 => \sprite_y[3]_i_41_n_0\,
      O => \sprite_y[3]_i_45_n_0\
    );
\sprite_y[3]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_135,
      I1 => inst_n_89,
      I2 => inst_n_110,
      I3 => \sprite_y[3]_i_42_n_0\,
      O => \sprite_y[3]_i_46_n_0\
    );
\sprite_y[3]_i_99\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_137,
      I1 => inst_n_91,
      I2 => inst_n_112,
      O => \sprite_y[3]_i_99_n_0\
    );
\sprite_y[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => inst_n_37,
      I1 => inst_n_35,
      I2 => inst_n_39,
      O => \sprite_y[7]_i_15_n_0\
    );
\sprite_y[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_36,
      I1 => inst_n_38,
      O => \sprite_y[7]_i_16_n_0\
    );
\sprite_y[7]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \sprite_y[7]_i_15_n_0\,
      I1 => inst_n_36,
      I2 => inst_n_34,
      I3 => inst_n_38,
      O => \sprite_y[7]_i_18_n_0\
    );
\sprite_y[7]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => inst_n_37,
      I1 => inst_n_35,
      I2 => inst_n_39,
      I3 => \sprite_y[7]_i_16_n_0\,
      O => \sprite_y[7]_i_19_n_0\
    );
\sprite_y[7]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => inst_n_36,
      I1 => inst_n_38,
      I2 => inst_n_39,
      I3 => inst_n_37,
      O => \sprite_y[7]_i_20_n_0\
    );
\sprite_y[7]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_37,
      I1 => inst_n_39,
      O => \sprite_y[7]_i_21_n_0\
    );
\sprite_y[7]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_146,
      I1 => inst_n_100,
      I2 => inst_n_128,
      O => \sprite_y[7]_i_23_n_0\
    );
\sprite_y[7]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_147,
      I1 => inst_n_101,
      I2 => inst_n_122,
      O => \sprite_y[7]_i_24_n_0\
    );
\sprite_y[7]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_148,
      I1 => inst_n_102,
      I2 => inst_n_123,
      O => \sprite_y[7]_i_25_n_0\
    );
\sprite_y[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => inst_n_151,
      I1 => inst_n_105,
      I2 => inst_n_127,
      I3 => inst_n_150,
      I4 => inst_n_126,
      I5 => inst_n_104,
      O => \sprite_y[7]_i_26_n_0\
    );
\sprite_y[7]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sprite_y[7]_i_23_n_0\,
      I1 => inst_n_151,
      I2 => inst_n_105,
      I3 => inst_n_127,
      O => \sprite_y[7]_i_27_n_0\
    );
\sprite_y[7]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_146,
      I1 => inst_n_100,
      I2 => inst_n_128,
      I3 => \sprite_y[7]_i_24_n_0\,
      O => \sprite_y[7]_i_28_n_0\
    );
\sprite_y[7]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_147,
      I1 => inst_n_101,
      I2 => inst_n_122,
      I3 => \sprite_y[7]_i_25_n_0\,
      O => \sprite_y[7]_i_29_n_0\
    );
\sprite_y_reg[10]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_y_reg[10]_i_11_n_0\,
      CO(2) => \sprite_y_reg[10]_i_11_n_1\,
      CO(1) => \sprite_y_reg[10]_i_11_n_2\,
      CO(0) => \sprite_y_reg[10]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => inst_n_37,
      DI(2) => inst_n_38,
      DI(1) => inst_n_39,
      DI(0) => '0',
      O(3) => \sprite_y_reg[10]_i_11_n_4\,
      O(2) => \sprite_y_reg[10]_i_11_n_5\,
      O(1) => \sprite_y_reg[10]_i_11_n_6\,
      O(0) => \sprite_y_reg[10]_i_11_n_7\,
      S(3) => \sprite_y[10]_i_14_n_0\,
      S(2) => \sprite_y[10]_i_15_n_0\,
      S(1) => \sprite_y[10]_i_16_n_0\,
      S(0) => inst_n_154
    );
\sprite_y_speed[2]_i_100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_225,
      I1 => inst_n_199,
      I2 => inst_n_175,
      I3 => \sprite_y_speed[2]_i_96_n_0\,
      O => \sprite_y_speed[2]_i_100_n_0\
    );
\sprite_y_speed[2]_i_101\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_226,
      I1 => inst_n_200,
      I2 => inst_n_176,
      I3 => \sprite_y_speed[2]_i_97_n_0\,
      O => \sprite_y_speed[2]_i_101_n_0\
    );
\sprite_y_speed[2]_i_102\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_219,
      I1 => inst_n_201,
      I2 => inst_n_169,
      I3 => \sprite_y_speed[2]_i_98_n_0\,
      O => \sprite_y_speed[2]_i_102_n_0\
    );
\sprite_y_speed[2]_i_118\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_221,
      I1 => inst_n_195,
      I2 => inst_n_171,
      O => \sprite_y_speed[2]_i_118_n_0\
    );
\sprite_y_speed[2]_i_119\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_222,
      I1 => inst_n_196,
      I2 => inst_n_172,
      O => \sprite_y_speed[2]_i_119_n_0\
    );
\sprite_y_speed[2]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_278,
      I1 => inst_n_276,
      O => \sprite_y_speed[2]_i_12_n_0\
    );
\sprite_y_speed[2]_i_120\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_215,
      I1 => inst_n_197,
      I2 => inst_n_165,
      O => \sprite_y_speed[2]_i_120_n_0\
    );
\sprite_y_speed[2]_i_121\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_216,
      I1 => inst_n_198,
      I2 => inst_n_166,
      O => \sprite_y_speed[2]_i_121_n_0\
    );
\sprite_y_speed[2]_i_122\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_220,
      I1 => inst_n_202,
      I2 => inst_n_170,
      I3 => \sprite_y_speed[2]_i_118_n_0\,
      O => \sprite_y_speed[2]_i_122_n_0\
    );
\sprite_y_speed[2]_i_123\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_221,
      I1 => inst_n_195,
      I2 => inst_n_171,
      I3 => \sprite_y_speed[2]_i_119_n_0\,
      O => \sprite_y_speed[2]_i_123_n_0\
    );
\sprite_y_speed[2]_i_124\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_222,
      I1 => inst_n_196,
      I2 => inst_n_172,
      I3 => \sprite_y_speed[2]_i_120_n_0\,
      O => \sprite_y_speed[2]_i_124_n_0\
    );
\sprite_y_speed[2]_i_125\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_215,
      I1 => inst_n_197,
      I2 => inst_n_165,
      I3 => \sprite_y_speed[2]_i_121_n_0\,
      O => \sprite_y_speed[2]_i_125_n_0\
    );
\sprite_y_speed[2]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_274,
      I1 => inst_n_277,
      O => \sprite_y_speed[2]_i_13_n_0\
    );
\sprite_y_speed[2]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_272,
      I1 => inst_n_258,
      I2 => inst_n_245,
      O => \sprite_y_speed[2]_i_15_n_0\
    );
\sprite_y_speed[2]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_273,
      I1 => inst_n_252,
      I2 => inst_n_246,
      O => \sprite_y_speed[2]_i_16_n_0\
    );
\sprite_y_speed[2]_i_164\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_217,
      I1 => inst_n_191,
      I2 => inst_n_167,
      O => \sprite_y_speed[2]_i_164_n_0\
    );
\sprite_y_speed[2]_i_165\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_218,
      I1 => inst_n_192,
      I2 => inst_n_168,
      O => \sprite_y_speed[2]_i_165_n_0\
    );
\sprite_y_speed[2]_i_166\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_212,
      I1 => inst_n_193,
      I2 => inst_n_161,
      O => \sprite_y_speed[2]_i_166_n_0\
    );
\sprite_y_speed[2]_i_167\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_213,
      I1 => inst_n_194,
      I2 => inst_n_162,
      O => \sprite_y_speed[2]_i_167_n_0\
    );
\sprite_y_speed[2]_i_168\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_216,
      I1 => inst_n_198,
      I2 => inst_n_166,
      I3 => \sprite_y_speed[2]_i_164_n_0\,
      O => \sprite_y_speed[2]_i_168_n_0\
    );
\sprite_y_speed[2]_i_169\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_217,
      I1 => inst_n_191,
      I2 => inst_n_167,
      I3 => \sprite_y_speed[2]_i_165_n_0\,
      O => \sprite_y_speed[2]_i_169_n_0\
    );
\sprite_y_speed[2]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_266,
      I1 => inst_n_253,
      I2 => inst_n_247,
      O => \sprite_y_speed[2]_i_17_n_0\
    );
\sprite_y_speed[2]_i_170\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_218,
      I1 => inst_n_192,
      I2 => inst_n_168,
      I3 => \sprite_y_speed[2]_i_166_n_0\,
      O => \sprite_y_speed[2]_i_170_n_0\
    );
\sprite_y_speed[2]_i_171\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_212,
      I1 => inst_n_193,
      I2 => inst_n_161,
      I3 => \sprite_y_speed[2]_i_167_n_0\,
      O => \sprite_y_speed[2]_i_171_n_0\
    );
\sprite_y_speed[2]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_267,
      I1 => inst_n_254,
      I2 => inst_n_240,
      O => \sprite_y_speed[2]_i_18_n_0\
    );
\sprite_y_speed[2]_i_188\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_214,
      I1 => inst_n_187,
      I2 => inst_n_163,
      O => \sprite_y_speed[2]_i_188_n_0\
    );
\sprite_y_speed[2]_i_189\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_155,
      I1 => inst_n_188,
      I2 => inst_n_164,
      O => \sprite_y_speed[2]_i_189_n_0\
    );
\sprite_y_speed[2]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sprite_y_speed[2]_i_15_n_0\,
      I1 => inst_n_257,
      I2 => inst_n_271,
      I3 => inst_n_244,
      O => \sprite_y_speed[2]_i_19_n_0\
    );
\sprite_y_speed[2]_i_190\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_189,
      I1 => inst_n_157,
      O => \sprite_y_speed[2]_i_190_n_0\
    );
\sprite_y_speed[2]_i_191\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_158,
      I1 => inst_n_190,
      O => \sprite_y_speed[2]_i_191_n_0\
    );
\sprite_y_speed[2]_i_192\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_213,
      I1 => inst_n_194,
      I2 => inst_n_162,
      I3 => \sprite_y_speed[2]_i_188_n_0\,
      O => \sprite_y_speed[2]_i_192_n_0\
    );
\sprite_y_speed[2]_i_193\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_214,
      I1 => inst_n_187,
      I2 => inst_n_163,
      I3 => \sprite_y_speed[2]_i_189_n_0\,
      O => \sprite_y_speed[2]_i_193_n_0\
    );
\sprite_y_speed[2]_i_194\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_155,
      I1 => inst_n_188,
      I2 => inst_n_164,
      I3 => \sprite_y_speed[2]_i_190_n_0\,
      O => \sprite_y_speed[2]_i_194_n_0\
    );
\sprite_y_speed[2]_i_195\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => inst_n_189,
      I1 => inst_n_157,
      I2 => inst_n_158,
      I3 => inst_n_190,
      O => \sprite_y_speed[2]_i_195_n_0\
    );
\sprite_y_speed[2]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_272,
      I1 => inst_n_258,
      I2 => inst_n_245,
      I3 => \sprite_y_speed[2]_i_16_n_0\,
      O => \sprite_y_speed[2]_i_20_n_0\
    );
\sprite_y_speed[2]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_273,
      I1 => inst_n_252,
      I2 => inst_n_246,
      I3 => \sprite_y_speed[2]_i_17_n_0\,
      O => \sprite_y_speed[2]_i_21_n_0\
    );
\sprite_y_speed[2]_i_211\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_159,
      I1 => inst_n_184,
      O => \sprite_y_speed[2]_i_211_n_0\
    );
\sprite_y_speed[2]_i_212\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_160,
      I1 => inst_n_185,
      O => \sprite_y_speed[2]_i_212_n_0\
    );
\sprite_y_speed[2]_i_213\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_156,
      I1 => inst_n_186,
      O => \sprite_y_speed[2]_i_213_n_0\
    );
\sprite_y_speed[2]_i_215\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => inst_n_159,
      I1 => inst_n_184,
      I2 => inst_n_190,
      I3 => inst_n_158,
      O => \sprite_y_speed[2]_i_215_n_0\
    );
\sprite_y_speed[2]_i_216\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => inst_n_160,
      I1 => inst_n_185,
      I2 => inst_n_184,
      I3 => inst_n_159,
      O => \sprite_y_speed[2]_i_216_n_0\
    );
\sprite_y_speed[2]_i_217\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => inst_n_156,
      I1 => inst_n_186,
      I2 => inst_n_185,
      I3 => inst_n_160,
      O => \sprite_y_speed[2]_i_217_n_0\
    );
\sprite_y_speed[2]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_266,
      I1 => inst_n_253,
      I2 => inst_n_247,
      I3 => \sprite_y_speed[2]_i_18_n_0\,
      O => \sprite_y_speed[2]_i_22_n_0\
    );
\sprite_y_speed[2]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_268,
      I1 => inst_n_255,
      I2 => inst_n_241,
      O => \sprite_y_speed[2]_i_25_n_0\
    );
\sprite_y_speed[2]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_269,
      I1 => inst_n_249,
      I2 => inst_n_242,
      O => \sprite_y_speed[2]_i_26_n_0\
    );
\sprite_y_speed[2]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_263,
      I1 => inst_n_250,
      I2 => inst_n_243,
      O => \sprite_y_speed[2]_i_27_n_0\
    );
\sprite_y_speed[2]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_264,
      I1 => inst_n_251,
      I2 => inst_n_237,
      O => \sprite_y_speed[2]_i_28_n_0\
    );
\sprite_y_speed[2]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_267,
      I1 => inst_n_254,
      I2 => inst_n_240,
      I3 => \sprite_y_speed[2]_i_25_n_0\,
      O => \sprite_y_speed[2]_i_29_n_0\
    );
\sprite_y_speed[2]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_268,
      I1 => inst_n_255,
      I2 => inst_n_241,
      I3 => \sprite_y_speed[2]_i_26_n_0\,
      O => \sprite_y_speed[2]_i_30_n_0\
    );
\sprite_y_speed[2]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_269,
      I1 => inst_n_249,
      I2 => inst_n_242,
      I3 => \sprite_y_speed[2]_i_27_n_0\,
      O => \sprite_y_speed[2]_i_31_n_0\
    );
\sprite_y_speed[2]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_263,
      I1 => inst_n_250,
      I2 => inst_n_243,
      I3 => \sprite_y_speed[2]_i_28_n_0\,
      O => \sprite_y_speed[2]_i_32_n_0\
    );
\sprite_y_speed[2]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => inst_n_244,
      I1 => inst_n_257,
      I2 => inst_n_271,
      I3 => inst_n_256,
      I4 => inst_n_270,
      I5 => inst_n_248,
      O => \sprite_y_speed[2]_i_39_n_0\
    );
\sprite_y_speed[2]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_265,
      I1 => inst_n_238,
      O => \sprite_y_speed[2]_i_42_n_0\
    );
\sprite_y_speed[2]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_239,
      I1 => inst_n_259,
      O => \sprite_y_speed[2]_i_43_n_0\
    );
\sprite_y_speed[2]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_234,
      I1 => inst_n_260,
      O => \sprite_y_speed[2]_i_44_n_0\
    );
\sprite_y_speed[2]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => inst_n_265,
      I1 => inst_n_238,
      I2 => inst_n_239,
      I3 => inst_n_259,
      O => \sprite_y_speed[2]_i_47_n_0\
    );
\sprite_y_speed[2]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => inst_n_234,
      I1 => inst_n_260,
      I2 => inst_n_259,
      I3 => inst_n_239,
      O => \sprite_y_speed[2]_i_48_n_0\
    );
\sprite_y_speed[2]_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_233,
      I1 => inst_n_208,
      I2 => inst_n_183,
      O => \sprite_y_speed[2]_i_52_n_0\
    );
\sprite_y_speed[2]_i_53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_227,
      I1 => inst_n_209,
      I2 => inst_n_177,
      O => \sprite_y_speed[2]_i_53_n_0\
    );
\sprite_y_speed[2]_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_228,
      I1 => inst_n_210,
      I2 => inst_n_178,
      O => \sprite_y_speed[2]_i_54_n_0\
    );
\sprite_y_speed[2]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => inst_n_182,
      I1 => inst_n_207,
      I2 => inst_n_232,
      I3 => inst_n_211,
      I4 => inst_n_231,
      I5 => inst_n_181,
      O => \sprite_y_speed[2]_i_55_n_0\
    );
\sprite_y_speed[2]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sprite_y_speed[2]_i_52_n_0\,
      I1 => inst_n_207,
      I2 => inst_n_232,
      I3 => inst_n_182,
      O => \sprite_y_speed[2]_i_56_n_0\
    );
\sprite_y_speed[2]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_233,
      I1 => inst_n_208,
      I2 => inst_n_183,
      I3 => \sprite_y_speed[2]_i_53_n_0\,
      O => \sprite_y_speed[2]_i_57_n_0\
    );
\sprite_y_speed[2]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_227,
      I1 => inst_n_209,
      I2 => inst_n_177,
      I3 => \sprite_y_speed[2]_i_54_n_0\,
      O => \sprite_y_speed[2]_i_58_n_0\
    );
\sprite_y_speed[2]_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_229,
      I1 => inst_n_203,
      I2 => inst_n_179,
      O => \sprite_y_speed[2]_i_70_n_0\
    );
\sprite_y_speed[2]_i_71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_230,
      I1 => inst_n_204,
      I2 => inst_n_180,
      O => \sprite_y_speed[2]_i_71_n_0\
    );
\sprite_y_speed[2]_i_72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_223,
      I1 => inst_n_205,
      I2 => inst_n_173,
      O => \sprite_y_speed[2]_i_72_n_0\
    );
\sprite_y_speed[2]_i_73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_224,
      I1 => inst_n_206,
      I2 => inst_n_174,
      O => \sprite_y_speed[2]_i_73_n_0\
    );
\sprite_y_speed[2]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_228,
      I1 => inst_n_210,
      I2 => inst_n_178,
      I3 => \sprite_y_speed[2]_i_70_n_0\,
      O => \sprite_y_speed[2]_i_74_n_0\
    );
\sprite_y_speed[2]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_229,
      I1 => inst_n_203,
      I2 => inst_n_179,
      I3 => \sprite_y_speed[2]_i_71_n_0\,
      O => \sprite_y_speed[2]_i_75_n_0\
    );
\sprite_y_speed[2]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_230,
      I1 => inst_n_204,
      I2 => inst_n_180,
      I3 => \sprite_y_speed[2]_i_72_n_0\,
      O => \sprite_y_speed[2]_i_76_n_0\
    );
\sprite_y_speed[2]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_223,
      I1 => inst_n_205,
      I2 => inst_n_173,
      I3 => \sprite_y_speed[2]_i_73_n_0\,
      O => \sprite_y_speed[2]_i_77_n_0\
    );
\sprite_y_speed[2]_i_83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_235,
      I1 => inst_n_261,
      O => \sprite_y_speed[2]_i_83_n_0\
    );
\sprite_y_speed[2]_i_84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inst_n_236,
      I1 => inst_n_262,
      O => \sprite_y_speed[2]_i_84_n_0\
    );
\sprite_y_speed[2]_i_86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => inst_n_235,
      I1 => inst_n_261,
      I2 => inst_n_260,
      I3 => inst_n_234,
      O => \sprite_y_speed[2]_i_86_n_0\
    );
\sprite_y_speed[2]_i_87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => inst_n_236,
      I1 => inst_n_262,
      I2 => inst_n_261,
      I3 => inst_n_235,
      O => \sprite_y_speed[2]_i_87_n_0\
    );
\sprite_y_speed[2]_i_95\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_225,
      I1 => inst_n_199,
      I2 => inst_n_175,
      O => \sprite_y_speed[2]_i_95_n_0\
    );
\sprite_y_speed[2]_i_96\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_226,
      I1 => inst_n_200,
      I2 => inst_n_176,
      O => \sprite_y_speed[2]_i_96_n_0\
    );
\sprite_y_speed[2]_i_97\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_219,
      I1 => inst_n_201,
      I2 => inst_n_169,
      O => \sprite_y_speed[2]_i_97_n_0\
    );
\sprite_y_speed[2]_i_98\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_220,
      I1 => inst_n_202,
      I2 => inst_n_170,
      O => \sprite_y_speed[2]_i_98_n_0\
    );
\sprite_y_speed[2]_i_99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_224,
      I1 => inst_n_206,
      I2 => inst_n_174,
      I3 => \sprite_y_speed[2]_i_95_n_0\,
      O => \sprite_y_speed[2]_i_99_n_0\
    );
\sprite_y_speed_reg[2]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_sprite_y_speed_reg[2]_i_10_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sprite_y_speed_reg[2]_i_10_n_2\,
      CO(0) => \sprite_y_speed_reg[2]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => inst_n_274,
      DI(0) => '0',
      O(3) => \NLW_sprite_y_speed_reg[2]_i_10_O_UNCONNECTED\(3),
      O(2) => \sprite_y_speed_reg[2]_i_10_n_5\,
      O(1) => \sprite_y_speed_reg[2]_i_10_n_6\,
      O(0) => \sprite_y_speed_reg[2]_i_10_n_7\,
      S(3) => '0',
      S(2) => \sprite_y_speed[2]_i_12_n_0\,
      S(1) => \sprite_y_speed[2]_i_13_n_0\,
      S(0) => inst_n_275
    );
end STRUCTURE;
