# //  Questa Sim-64
# //  Version 2025.1_2 linux_x86_64 Apr  7 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
vcom -reportprogress 300 -work work {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/andg2.vhd} {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/invg.vhd} {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/mux2t1.vhd} {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/mux2t1_DATA.vhd} {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/mux2t1_N.vhd} {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/mux2t1_STR.vhd} {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/xorg2.vhd} {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/tb_mux2t1_STR.vhd} {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/tb_mux2t1_DATA.vhd} {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/org2.vhd} {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/tb_mux2t1_N.vhd}
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:34:40 on Sep 15,2025
# vcom -reportprogress 300 -work work /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/andg2.vhd /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/invg.vhd /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/mux2t1.vhd /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/mux2t1_DATA.vhd /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/mux2t1_N.vhd /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/mux2t1_STR.vhd /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/xorg2.vhd /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/tb_mux2t1_STR.vhd /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/tb_mux2t1_DATA.vhd /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/org2.vhd /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/tb_mux2t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mux2t1
# -- Compiling architecture Dataflow of mux2t1
# -- Compiling entity mux2t1_DATA
# -- Compiling architecture Dataflow of mux2t1_DATA
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux2t1_STR
# -- Compiling architecture Structural of mux2t1_STR
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# -- Loading package std_logic_textio
# -- Compiling entity tb_mux2t1_STR
# -- Compiling architecture mixed of tb_mux2t1_STR
# -- Compiling entity tb_mux2t1_DATA
# -- Compiling architecture mixed of tb_mux2t1_DATA
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity tb_mux2t1_N
# -- Compiling architecture mixed of tb_mux2t1_N
# End time: 15:34:40 on Sep 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/andg2.vhd} {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/invg.vhd} {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/mux2t1.vhd} {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/mux2t1_DATA.vhd} {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/mux2t1_N.vhd} {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/mux2t1_STR.vhd} {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/xorg2.vhd} {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/tb_mux2t1_STR.vhd} {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/tb_mux2t1_DATA.vhd} {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/org2.vhd} {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/tb_mux2t1_N.vhd}
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:34:41 on Sep 15,2025
# vcom -reportprogress 300 -work work /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/andg2.vhd /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/invg.vhd /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/mux2t1.vhd /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/mux2t1_DATA.vhd /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/mux2t1_N.vhd /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/mux2t1_STR.vhd /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/xorg2.vhd /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/tb_mux2t1_STR.vhd /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/tb_mux2t1_DATA.vhd /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/org2.vhd /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/tb_mux2t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mux2t1
# -- Compiling architecture Dataflow of mux2t1
# -- Compiling entity mux2t1_DATA
# -- Compiling architecture Dataflow of mux2t1_DATA
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux2t1_STR
# -- Compiling architecture Structural of mux2t1_STR
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# -- Loading package std_logic_textio
# -- Compiling entity tb_mux2t1_STR
# -- Compiling architecture mixed of tb_mux2t1_STR
# -- Compiling entity tb_mux2t1_DATA
# -- Compiling architecture mixed of tb_mux2t1_DATA
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity tb_mux2t1_N
# -- Compiling architecture mixed of tb_mux2t1_N
# End time: 15:34:41 on Sep 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_mux2t1_n -voptargs=+acc
# vsim work.tb_mux2t1_n -voptargs="+acc" 
# Start time: 15:35:10 on Sep 15,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.tb_mux2t1_n(mixed)#1
# ** Warning: (vsim-3473) Component instance "DUT0 : mux2t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_mux2t1_n File: /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/tb_mux2t1_N.vhd
add wave -position insertpoint  \
sim:/tb_mux2t1_n/s_i_D0 \
sim:/tb_mux2t1_n/s_i_D1 \
sim:/tb_mux2t1_n/s_i_S \
sim:/tb_mux2t1_n/s_o_O
run 500
quit -sim
# End time: 15:36:15 on Sep 15,2025, Elapsed time: 0:01:05
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/andg2.vhd} {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/invg.vhd} {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/mux2t1.vhd} {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/mux2t1_DATA.vhd} {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/mux2t1_N.vhd} {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/mux2t1_STR.vhd} {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/org2.vhd} {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/tb_mux2t1_DATA.vhd} {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/tb_mux2t1_N.vhd} {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/tb_mux2t1_STR.vhd} {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/xorg2.vhd}
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:39:27 on Sep 15,2025
# vcom -reportprogress 300 -work work /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/andg2.vhd /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/invg.vhd /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/mux2t1.vhd /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/mux2t1_DATA.vhd /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/mux2t1_N.vhd /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/mux2t1_STR.vhd /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/org2.vhd /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/tb_mux2t1_DATA.vhd /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/tb_mux2t1_N.vhd /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/tb_mux2t1_STR.vhd /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mux2t1
# -- Compiling architecture Dataflow of mux2t1
# -- Compiling entity mux2t1_DATA
# -- Compiling architecture Dataflow of mux2t1_DATA
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux2t1_STR
# -- Compiling architecture Structural of mux2t1_STR
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Loading package std_logic_textio
# -- Compiling entity tb_mux2t1_DATA
# -- Compiling architecture mixed of tb_mux2t1_DATA
# -- Compiling entity tb_mux2t1_N
# -- Compiling architecture mixed of tb_mux2t1_N
# -- Compiling entity tb_mux2t1_STR
# -- Compiling architecture mixed of tb_mux2t1_STR
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 15:39:27 on Sep 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/andg2.vhd} {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/invg.vhd} {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/mux2t1.vhd} {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/mux2t1_DATA.vhd} {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/mux2t1_N.vhd} {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/mux2t1_STR.vhd} {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/org2.vhd} {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/tb_mux2t1_N.vhd} {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/tb_mux2t1_DATA.vhd} {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/tb_mux2t1_STR.vhd} {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/xorg2.vhd}
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:44:36 on Sep 15,2025
# vcom -reportprogress 300 -work work /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/andg2.vhd /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/invg.vhd /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/mux2t1.vhd /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/mux2t1_DATA.vhd /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/mux2t1_N.vhd /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/mux2t1_STR.vhd /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/org2.vhd /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/tb_mux2t1_N.vhd /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/tb_mux2t1_DATA.vhd /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/tb_mux2t1_STR.vhd /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mux2t1
# -- Compiling architecture Dataflow of mux2t1
# -- Compiling entity mux2t1_DATA
# -- Compiling architecture Dataflow of mux2t1_DATA
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux2t1_STR
# -- Compiling architecture Structural of mux2t1_STR
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Loading package std_logic_textio
# -- Compiling entity tb_mux2t1_N
# -- Compiling architecture mixed of tb_mux2t1_N
# -- Compiling entity tb_mux2t1_DATA
# -- Compiling architecture mixed of tb_mux2t1_DATA
# -- Compiling entity tb_mux2t1_STR
# -- Compiling architecture mixed of tb_mux2t1_STR
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 15:44:36 on Sep 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/andg2.vhd} {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/invg.vhd} {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/mux2t1.vhd} {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/mux2t1_DATA.vhd} {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/mux2t1_N.vhd} {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/mux2t1_STR.vhd} {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/org2.vhd} {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/tb_mux2t1_N.vhd} {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/tb_mux2t1_DATA.vhd} {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/tb_mux2t1_STR.vhd} {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/xorg2.vhd}
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:44:37 on Sep 15,2025
# vcom -reportprogress 300 -work work /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/andg2.vhd /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/invg.vhd /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/mux2t1.vhd /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/mux2t1_DATA.vhd /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/mux2t1_N.vhd /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/mux2t1_STR.vhd /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/org2.vhd /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/tb_mux2t1_N.vhd /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/tb_mux2t1_DATA.vhd /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/tb_mux2t1_STR.vhd /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity mux2t1
# -- Compiling architecture Dataflow of mux2t1
# -- Compiling entity mux2t1_DATA
# -- Compiling architecture Dataflow of mux2t1_DATA
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux2t1_STR
# -- Compiling architecture Structural of mux2t1_STR
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Loading package std_logic_textio
# -- Compiling entity tb_mux2t1_N
# -- Compiling architecture mixed of tb_mux2t1_N
# -- Compiling entity tb_mux2t1_DATA
# -- Compiling architecture mixed of tb_mux2t1_DATA
# -- Compiling entity tb_mux2t1_STR
# -- Compiling architecture mixed of tb_mux2t1_STR
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 15:44:37 on Sep 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_mux2t1_n
# vsim -voptargs="+acc" work.tb_mux2t1_n 
# Start time: 15:44:54 on Sep 15,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.tb_mux2t1_n(mixed)#1
# ** Warning: (vsim-3473) Component instance "DUT0 : mux2t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_mux2t1_n File: /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/tb_mux2t1_N.vhd
add wave -position insertpoint  \
sim:/tb_mux2t1_n/s_i_D0 \
sim:/tb_mux2t1_n/s_i_D1 \
sim:/tb_mux2t1_n/s_i_S \
sim:/tb_mux2t1_n/s_o_O
run 500
quit -sim
# End time: 15:45:05 on Sep 15,2025, Elapsed time: 0:00:11
# Errors: 0, Warnings: 1
vsim -voptargs=+acc work.tb_mux2t1_data
# vsim -voptargs="+acc" work.tb_mux2t1_data 
# Start time: 15:45:28 on Sep 15,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.tb_mux2t1_data(mixed)#1
# Loading work.mux2t1_data(dataflow)#1
add wave -position insertpoint  \
sim:/tb_mux2t1_data/s_i_D0 \
sim:/tb_mux2t1_data/s_i_D1 \
sim:/tb_mux2t1_data/s_i_S \
sim:/tb_mux2t1_data/s_o_O
run 500
vcom -reportprogress 300 -work work {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/mux2t1_DATA.vhd}
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:47:27 on Sep 15,2025
# vcom -reportprogress 300 -work work /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/mux2t1_DATA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_DATA
# -- Compiling architecture Dataflow of mux2t1_DATA
# End time: 15:47:28 on Sep 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/mux2t1_N.vhd}
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:47:36 on Sep 15,2025
# vcom -reportprogress 300 -work work /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/mux2t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 15:47:36 on Sep 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/org2.vhd} {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/tb_mux2t1_DATA.vhd} {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/tb_mux2t1_N.vhd} {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/tb_mux2t1_STR.vhd} {/home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/xorg2.vhd}
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 15:47:39 on Sep 15,2025
# vcom -reportprogress 300 -work work /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/org2.vhd /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/tb_mux2t1_DATA.vhd /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/tb_mux2t1_N.vhd /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/tb_mux2t1_STR.vhd /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Loading package std_logic_textio
# -- Compiling entity tb_mux2t1_DATA
# -- Compiling architecture mixed of tb_mux2t1_DATA
# -- Compiling entity tb_mux2t1_N
# -- Compiling architecture mixed of tb_mux2t1_N
# -- Compiling entity tb_mux2t1_STR
# -- Compiling architecture mixed of tb_mux2t1_STR
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 15:47:40 on Sep 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
quit -sim
# End time: 15:47:46 on Sep 15,2025, Elapsed time: 0:02:18
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_mux2t1_n
# vsim -voptargs="+acc" work.tb_mux2t1_n 
# Start time: 15:47:59 on Sep 15,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.tb_mux2t1_n(mixed)#1
# ** Warning: (vsim-3473) Component instance "DUT0 : mux2t1_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_mux2t1_n File: /home/pgask26/cpre381/CPRE381 NEW/lab1_contents/Lab1/Mux/tb_mux2t1_N.vhd
add wave -position insertpoint  \
sim:/tb_mux2t1_n/s_i_D0 \
sim:/tb_mux2t1_n/s_i_D1 \
sim:/tb_mux2t1_n/s_i_S \
sim:/tb_mux2t1_n/s_o_O
run 500
quit -sim
# End time: 15:48:34 on Sep 15,2025, Elapsed time: 0:00:35
# Errors: 0, Warnings: 1
