>
>
> vc+wm=400111c0,0  ----------------> Note: reset CR1 register
400111C0 | 00000000 
+WM:OK
> 
> vc+dm=400111c0
Addr=400111C0, len=16

400111C0 | 00000000 00000000 - 00000000 08800000
400111D0 | 00000000 00000000 - 00000000 00000000
400111E0 | 00000000 00000000 - 00000000 00000000
400111F0 | 00000000 00000000 - 00000000 00000000
+DM:OK
> 
> vc+wm=400111c0,1003  -------------> Note: set CR1 to (1003) prepare for dsp load
400111C0 | 00001003 
+WM:OK
> 
> ----------------------------------> Note: at this time we load dsp using jtag & xt-gdb
> 
> vc+wm=400111c0,0 -----------------> Note: reset CR1 register
400111C0 | 00000000 
+WM:OK
> 
> vc+dm=400111c0
Addr=400111C0, len=16

400111C0 | 00000000 00000000 - 00000000 08800000
400111D0 | 00000000 00000000 - 00000000 00000000
400111E0 | 00000000 00000000 - 00000000 00000000
400111F0 | 00000000 00000000 - 00000000 00000000
+DM:OK
> 
> vc+bbp=init ----------------------> Note: run bbp init command
Wait for DSP ready...1
PHY_INIT: OK
PHY_IR1=4000007
PHY_IR3=0
DMA ISR=808
DmaTxUpdate
DmaRxUpdate
+BBP:OK
> 
> ----------------------------------> Note: at this time we quit xt-gdb
>
> vc+dm=400111c0 -------------------> Note: dump CR1 register expected IR1 & (0x7) for idle
Addr=400111C0, len=16

400111C0 | 0010C003 80000000 - 0000000C 08800000
400111D0 | 04000007 00000000 - 00000000 00000000
400111E0 | 00000000 00000000 - 00000000 00000000
400111F0 | 00000000 00000000 - 00000000 00000000
+DM:OK
> 
> vc+dm=40011000 -------------------> Note: MAC CR register
Addr=40011000, len=16

40011000 | 00040001 00000000 - 00000000 00000000
40011010 | 00000057 00030045 - 00000000 00000000
40011020 | 7FFFF3FF 00000000 - 00000000 00000000
40011030 | 00112233 00000FEF - 00000000 00000000
+DM:OK
> 
> vc+dm=40011100 -------------------> Note: CNTXP debug register
Addr=40011100, len=16

40011100 | 00000000 00000000 - 00000000 00000000
40011110 | 00000000 00000000 - 00000000 00000000
40011120 | 00000000 00000000 - 00000000 00000000
40011130 | 00000000 00000000 - 00000000 00000000
+DM:OK
> 
> vc+dm=400113b0 -------------------> Note: DSPIF MIB counters
Addr=400113B0, len=16

400113B0 | 00000000 00000000 - 00000000 00000000
400113C0 | 0A000000 00000000 - 00000000 00000000
400113D0 | 00200000 00000000 - 00000000 00000000
400113E0 | 00000000 00000000 - 00000001 00000000
+DM:OK
> 
> vc+bbp=1001 ---------------------> Note: issue bbp raw command (no dma rxcmp?)
input: [ 1001 ]
DMA ISR=8
DmaTxUpdate
LMAC KICK TX DMA - ntb_count: d79aebfa, addr: 400111a0
DMA ISR=3
DmaTxcmp
DmaTxunavail
+BBP:OK
> 
> vc+dm=400111c0 ------------------> Note: CR1 register after bbp (1001) raw command
Addr=400111C0, len=16

400111C0 | 0010C003 80000000 - 0000000C 08800000
400111D0 | 04000007 00000000 - 00000000 00000000
400111E0 | 00000000 00000000 - 00000000 00000000
400111F0 | 00000000 00000000 - 00000000 00000000
+DM:OK
> 
> vc+dm=40011000 ------------------> Note: MAC CR register after bbp (1001) raw command
Addr=40011000, len=16

40011000 | 00040001 00000000 - 00000000 00000000
40011010 | 00000057 00030045 - 00000000 00000000
40011020 | 7FFFF3FF 00000000 - 00000000 00000000
40011030 | 00112233 00000FEF - 00000000 00000000
+DM:OK
> 
> vc+dm=40011100 ------------------> Note: CNTXP debug register after bbp (1001) raw command
Addr=40011100, len=16

40011100 | 00005102 00040000 - 00000000 00000000
40011110 | 00000000 00000000 - 00000000 00000000
40011120 | 00000000 00000000 - 00000000 00000000
40011130 | 00000000 00000000 - 00000000 00000000
+DM:OK
> 
> vc+dm=400113b0 ------------------> Note: DSPIF MIB counters after bbp (1001) raw command
Addr=400113B0, len=16

400113B0 | 00000001 00000000 - 00000000 00000000
400113C0 | 08000000 10000051 - 00000000 00000000
400113D0 | 00200000 00000000 - 00000000 00000000
400113E0 | 00000002 01000004 - 00000001 00000000
+DM:OK
> 
> 
> 
> 
