# Single-Cycle RISC-V Processor

This repository contains the complete implementation of a single-cycle RISC-V processor supporting the RV32IM instruction set.

## Features

- Full support for **RV32I** and **RV32M** instruction sets.
- Single-cycle architecture for straightforward design and understanding.
- Open-source project with **no license required** for usage.

## Feature Status

| Feature      | Completion Status | Testing Status |
|--------------|-------------------|----------------|
| R-type       | ✅               | ❌             |
| I-type       | ✅               | ❌             |
| S-type       | ✅               | ❌             |
| B-type       | ✅               | ❌             |
| J-type       | ✅               | ❌             |
| U-type       | ✅               | ❌             |
| M-type       | ✅               | ❌             |
| Pipeline     | ❌               | ❌             |

## Usage

Feel free to use, modify, and integrate this code into your projects without restrictions. Contributions and feedback are always welcome!

---

### Contributions

We encourage contributions to improve and expand this project. If you have suggestions, issues, or code enhancements, feel free to open a pull request or issue.

---

### License

This project is open source and provided without any specific licensing requirements.

---
