read -sv run_verilog_mid/adder_32b_9_86_8afa8d32aca7bcf1785e954e71da3fde.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_86_8afa8d32aca7bcf1785e954e71da3fde_yosys.v
