---------------------left_shitft start------------------------------------------------
----shifter-----------------------------------------
library  std ;
use  std.standard.all; library ieee;
use ieee.std_logic_1164.all;
entity shifter is
     port(
      ip : in std_logic_vector(7 downto 0);
      op: out std_logic_vector(7 downto 0)
    );

end entity;
architecture behave of shifter is
Begin
  op(7) <= ip(6);
	op(6) <= ip(5);
	op(5) <= ip(4);
	op(4) <= ip(3);
	op(3) <= ip(2);
	op(2) <= ip(1);
	op(1) <= ip(0);
	op(0) <= '0';
end architecture behave;
-------------------mux_bit---------------
use  std.standard.all; library ieee;
use ieee.std_logic_1164.all;
entity MUX_bit is
     port(
      c,d,Y : in std_logic;
		c0 : out std_logic	
    );
	 	 end entity;
architecture behave of  MUX_bit is
signal y0: std_logic;
begin
y0 <= NOT(Y);
c0 <= ((c AND Y) OR ( d AND y0));
end architecture behave;
--------------mux---------------------
use  std.standard.all; library ieee;
use ieee.std_logic_1164.all;

entity MUX is
     port(
      a,b : in std_logic_vector(7 downto 0);
		y1 : in std_logic;
      z : out std_logic_vector(7 downto 0)
    );
	 end entity;
architecture behave of  MUX is
component  MUX_bit is 
port(
      c,d,y : in std_logic;
		c0 : out std_logic	
    );
	 end component MUX_bit;
 
begin
X1: MUX_bit port map(c=>a(0),d=>b(0),y=>y1,c0=>z(0));
X2: MUX_bit port map(c=>a(1),d=>b(1),y=>y1,c0=>z(1));
X3: MUX_bit port map(c=>a(2),d=>b(2),y=>y1,c0=>z(2));
X4: MUX_bit port map(c=>a(3),d=>b(3),y=>y1,c0=>z(3));
X5: MUX_bit port map(c=>a(4),d=>b(4),y=>y1,c0=>z(4));
X6: MUX_bit port map(c=>a(5),d=>b(5),y=>y1,c0=>z(5));
X7: MUX_bit port map(c=>a(6),d=>b(6),y=>y1,c0=>z(6));
X8: MUX_bit port map(c=>a(7),d=>b(7),y=>y1,c0=>z(7));
end architecture behave;
use  std.standard.all; library ieee;
use ieee.std_logic_1164.all;
------------------main_shift left--------------------------
entity shift_left is
    port(
      x,y : in std_logic_vector(7 downto 0);
      q : out std_logic_vector(7 downto 0)
    );
end entity;
architecture behave of  shift_left is
    component shifter is
    port(
      ip : in std_logic_vector(7 downto 0);	 
      op : out std_logic_vector(7 downto 0)
    );
    end component shifter;
    component mux is
      port(
      a,b : in std_logic_vector(7 downto 0);
		y1 : in std_logic;
      z : out std_logic_vector(7 downto 0)
    );
    end component mux;
	 signal dum0,dum1,dum2,dum3,dum4,dum5,dum6,set,out1,out11,out2,out3,out4,out5,out6,out7,out8,out9,out10 :std_logic_vector(7 downto 0);
 begin
set(0)<='0';
set(1)<='0';
set(2)<='0';
set(3)<='0';
set(4)<='0';
set(5)<='0';
set(6)<='0'; 
set(7)<='0';

 shift_1: shifter port map ( ip=>x, op=>dum0 ); 
 mux_1:  mux port map(a=> dum0, b=> x, y1=> y(0),z=> out1); 
 
 shift_2: shifter port map ( ip=>out1, op=>dum1 ); 
mux_2:  mux port map(a=> dum1, b=> out1, y1=> y(1),z=> out2);
         
 shift_3: shifter port map ( ip=>out2, op=>dum2 );  
 mux_3:  mux port map(a=> dum2, b=> out2, y1=> y(1),z=> out3);  
 
 shift_4: shifter port map ( ip=>out3, op=>dum3 );  
 mux_4:  mux port map(a=> dum3, b=> out3, y1=> y(2),z=> out4) ; 
 
 shift_5: shifter port map ( ip=>out4, op=>dum4 );  
 mux_5:  mux port map(a=> dum4, b=> out4, y1=> y(2),z=> out5);
 
 shift_6: shifter port map ( ip=>out5, op=>dum5 );  
 mux_6:  mux port map(a=> dum5, b=> out5, y1=> y(2),z=> out6);
 
  shift_7: shifter port map ( ip=>out6, op=>dum6 );  
 mux_12:  mux port map(a=> dum6, b=> out6, y1=> y(2),z=> out11);
mux_7:  mux port map(a=> SET, b=> out11 , y1=> y(3),z=> OUT7) ;
 
  
 mux_8:  mux port map(a=> SET, b=> out11, y1=> y(4),z=> OUT8) ;
 
 
 mux_9:  mux port map(a=> SET, b=> out11, y1=> y(5),z=> out9) ;
 

 mux_10:  mux port map(a=> SET, b=> out11, y1=> y(6),z=> out10); 
 mux_11:  mux port map(a=> SET, b=> out11, y1=> y(7),z=> q);
end architecture behave;

------------------------shift_right----------------------------------------------

--------------shifter_R------------------------
library  std ;
use  std.standard.all; library ieee;
use ieee.std_logic_1164.all;
entity shifter_R is
     port(
      ip : in std_logic_vector(7 downto 0);
      op: out std_logic_vector(7 downto 0)
    );

end entity;
architecture behave of shifter_R is
Begin
        op(7) <= '0';
	op(6) <= ip(7);
	op(5) <= ip(6);
	op(4) <= ip(5);
	op(3) <= ip(4);
	op(2) <= ip(3);
	op(1) <= ip(2);
	op(0) <= ip(1);
end architecture behave;
----------------------------main_shifter_R----------------------------------------

use  std.standard.all; library ieee;
use ieee.std_logic_1164.all;

entity shift_right is
    port(
      x,y : in std_logic_vector(7 downto 0);
      q : out std_logic_vector(7 downto 0)
    );
end entity;
architecture behave of  shift_right is
    component shifter_R is
    port(
      ip : in std_logic_vector(7 downto 0);	 
      op : out std_logic_vector(7 downto 0)
    );
    end component shifter_R;
    component mux is
      port(
      a,b : in std_logic_vector(7 downto 0);
		y1 : in std_logic;
      z : out std_logic_vector(7 downto 0)
    );
    end component mux;
	 signal dum0,dum1,dum2,dum3,dum4,dum5,dum6,set,out1,out11,out2,out3,out4,out5,out6,out7,out8,out9,out10 :std_logic_vector(7 downto 0);
 begin
set(0)<='0';
set(1)<='0';
set(2)<='0';
set(3)<='0';
set(4)<='0';
set(5)<='0';
set(6)<='0'; 
set(7)<='0';

 shift_1: shifter_R port map ( ip=>x, op=>dum0 ); 
 mux_1:  mux port map(a=> dum0, b=> x, y1=> y(0),z=> out1); 
 
 shift_2: shifter_R port map ( ip=>out1, op=>dum1 ); 
mux_2:  mux port map(a=> dum1, b=> out1, y1=> y(1),z=> out2);
         
 shift_3: shifter_R port map ( ip=>out2, op=>dum2 );  
 mux_3:  mux port map(a=> dum2, b=> out2, y1=> y(1),z=> out3);  
 
 shift_4: shifter_R port map ( ip=>out3, op=>dum3 );  
 mux_4:  mux port map(a=> dum3, b=> out3, y1=> y(2),z=> out4) ; 
 
 shift_5: shifter_R port map ( ip=>out4, op=>dum4 );  
 mux_5:  mux port map(a=> dum4, b=> out4, y1=> y(2),z=> out5);
 
 shift_6: shifter_R port map ( ip=>out5, op=>dum5 );  
 mux_6:  mux port map(a=> dum5, b=> out5, y1=> y(2),z=> out6);
 
  shift_7: shifter_R port map ( ip=>out6, op=>dum6 );  
 mux_12:  mux port map(a=> dum6, b=> out6, y1=> y(2),z=> out11);
mux_7:  mux port map(a=> SET, b=> out11 , y1=> y(3),z=> OUT7) ;
 
  
 mux_8:  mux port map(a=> SET, b=> out11, y1=> y(4),z=> OUT8) ;
 
 
 mux_9:  mux port map(a=> SET, b=> out11, y1=> y(5),z=> out9) ;
 

 mux_10:  mux port map(a=> SET, b=> out11, y1=> y(6),z=> out10); 
 mux_11:  mux port map(a=> SET, b=> out11, y1=> y(7),z=> q);
end architecture behave;


-------------------------------------------subs---------------------------------
 ---------------onebitfull adder--------------
use  std.standard.all; 

library ieee;
use ieee.std_logic_1164.all;

entity onebit_fulladder is
   port (
	  a,b,cin :in std_logic;
	  s,co : out std_logic
   );
end entity onebit_fulladder;
architecture behave of onebit_fulladder is 
begin
 s <= ((a XOR b) XOR cin);
 co<= ((a AND b) OR (a AND cin)) OR  (b AND cin);
 end architecture behave;

 ----------------inverter--------------------
library ieee;
use ieee.std_logic_1164.all;

entity inverter is
	port (
		ip: in std_logic_vector (7 downto 0);
		op: out std_logic_vector (7 downto 0)
	);
end entity inverter;
architecture behave of inverter is
begin
	op(0) <= NOT ip(0);
	op(1) <= NOT ip(1);
	op(2) <= NOT ip(2);
	op(3) <= NOT ip(3);
	op(4) <= NOT ip(4);
	op(5) <= NOT ip(5);
	op(6) <= NOT ip(6);
	op(7) <= NOT ip(7);
end architecture behave;

--------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
 entity eightbit is
   port ( 
	 x,y: in std_logic_vector(7 downto 0);
	 cin: in std_logic;
	 sum: out std_logic_vector(7 downto 0);
	 cout: out std_logic
   );
end entity eightbit;
architecture behave of eightbit is
     signal w : std_logic_vector(7 downto 0);
	  component onebit_fulladder is 
	  port(
	  a,b,cin : in std_logic;
	  s,co : out std_logic
	  );
	  end component onebit_fulladder;
begin
	x1: onebit_fulladder port map (a=>x(0), b=>y(0), cin=>cin , s=>sum(0), co=>w(0));
	x2: onebit_fulladder port map (a=>x(1), b=>y(1), cin=>w(0) , s=>sum(1), co=>w(1));
	x3: onebit_fulladder port map (a=>x(2), b=>y(2), cin=>w(1) , s=>sum(2), co=>w(2));
	x4: onebit_fulladder port map (a=>x(3), b=>y(3), cin=>w(2) , s=>sum(3), co=>w(3));
	x5: onebit_fulladder port map (a=>x(4), b=>y(4), cin=>w(3) , s=>sum(4), co=>w(4));
	x6: onebit_fulladder port map (a=>x(5), b=>y(5), cin=>w(4) , s=>sum(5), co=>w(5));
	x7: onebit_fulladder port map (a=>x(6), b=>y(6), cin=>w(5) , s=>sum(6), co=>w(6));
	x8: onebit_fulladder port map (a=>x(7), b=>y(7), cin=>w(6) , s=>sum(7), co=>cout);
end architecture behave;


library ieee;
use ieee.std_logic_1164.all;

entity Subtractor is
	port (
		x,y: in std_logic_vector (7 downto 0);
		sum: out std_logic_vector (7 downto 0);
		cout: out std_logic
	);
end entity Subtractor;
architecture behave of Subtractor is
	component eightbit is
		port (
		x,y: in std_logic_vector (7 downto 0);
		cin: in std_logic;
		sum: out std_logic_vector (7 downto 0);
		cout: out std_logic
	);
	end component eightBit;
	component inverter is
		port (
		ip: in std_logic_vector (7 downto 0);
		op: out std_logic_vector (7 downto 0)
	);
	end component inverter;
	signal w: std_logic_vector (7 downto 0);
begin
	inv: inverter port map ( ip=>y, op=>w );
	add1: eightBit port map ( x=>x, y=>w, cin=>'1', sum=>sum, cout=>cout);
end architecture behave;


--------------------adder-
-------------------------------------------------------
---------one_bit--------------------
 
-------------------adder------------------------------------------------------ 
-------------------------------------------------------------------------------------------
-------------------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
-----------------------------------------------
entity alu is 
	port( m,n: in std_logic_vector(7 downto 0); x0,x1 : in std_logic ; p : out std_logic_vector(7 downto 0));
end entity;

architecture behave of alu is 
	signal sig1,sig2,sig3,sig4,sig5,sig6 : std_logic_vector(7 downto 0);
	 signal        q,w : std_logic;  

	component eightbit is
		port (
		x,y: in std_logic_vector (7 downto 0);
		cin: in std_logic;
		sum: out std_logic_vector (7 downto 0);
		cout: out std_logic
	);
	end component eightBit;
	--- Add component of eightbitsubtractor 
--------------------------------

	component shift_left is 
		port(
      x,y : in std_logic_vector(7 downto 0);
      q : out std_logic_vector(7 downto 0)
    );
	end component;	
	--- Add component shift_left
	
	component shift_right is 
		port(
      x,y : in std_logic_vector(7 downto 0);
      q : out std_logic_vector(7 downto 0)
    );
	end component;
	--- Add component shift_right
	component subtractor is
	port (
		x,y: in std_logic_vector (7 downto 0);
		sum: out std_logic_vector (7 downto 0);
		cout: out std_logic
	);
	end component;
	component mux is
      port(
      a,b : in std_logic_vector(7 downto 0);
		y1 : in std_logic;
      z : out std_logic_vector(7 downto 0)
    );
	 end component;
-----------------------------------------------			
begin 


a: eightbit       port map(x => m,  y=> n, cin=>'0', sum => sig1, cout => q);
b: shift_left	       port map(x => m, y => n, q => sig4);
c: shift_right         port map(x => m, y => n, q => sig3);
d: subtractor  port map(x => m, y => n,sum  => sig2 ,cout => w);

 mux_1:  mux port map(a=> sig2, b=> sig1, y1=> x0,z=> sig5); 
  mux_2:  mux port map(a=> sig4, b=> sig3, y1=> x0,z=> sig6); 
   mux_3:  mux port map(a=> sig6, b=> sig5, y1=> x1,z=> p); 
--I3:
--if x0 = '0' and x1 = '0' 
--then p <= sig1 ;
--I4:
 --if x0 = '1' and x1 = '0' 
--then p <= sig2;
---I-5:
--if x0 = '0' and x1 = '1' 
---then p <= sig3;
---I6:
---if x0 = '1' and x1 = '1' 
--then  p <=  sig4;
  -- end if I6;
	end architecture behave;
