{"Source Block": ["hdl/library/axi_ad7616/axi_ad7616_pif.v@144:164@HdlStmProcess", "\n  // counters to control the RD_N and WR_N lines\n\n  assign start_transfer = end_of_conv | rd_req | wr_req;\n\n  always @(posedge clk) begin\n    if (rstn == 1'b0) begin\n      counter <= 2'h0;\n    end else begin\n      if((transfer_state == CNTRL0_LOW) || (transfer_state == CNTRL0_HIGH) ||\n         (transfer_state == CNTRL1_LOW) || (transfer_state == CNTRL1_HIGH))\n        counter <= counter + 1;\n      else\n        counter <= 2'h0;\n    end\n  end\n\n  always @(posedge clk) begin\n    if (rstn == 1'b0) begin\n      burst_counter <= 2'h0;\n    end else begin\n"], "Clone Blocks": [["hdl/library/axi_ad7616/axi_ad7616_pif.v@156:175", "      else\n        counter <= 2'h0;\n    end\n  end\n\n  always @(posedge clk) begin\n    if (rstn == 1'b0) begin\n      burst_counter <= 2'h0;\n    end else begin\n      if((transfer_state == CS_HIGH) && (rd_conv_d == 1'b1))\n        burst_counter <= burst_counter + 1;\n      else if (transfer_state == IDLE)\n        burst_counter <= 5'h0;\n    end\n  end\n\n  always @(negedge clk) begin\n    if (transfer_state == IDLE) begin\n      wr_req_d <= wr_req;\n      rd_req_d <= rd_req;\n"]], "Diff Content": {"Delete": [[151, "      counter <= 2'h0;\n"], [155, "        counter <= counter + 1;\n"], [157, "        counter <= 2'h0;\n"]], "Add": [[151, "      width_counter <= 2'h0;\n"], [155, "        width_counter <= width_counter + 1;\n"], [157, "        width_counter <= 2'h0;\n"]]}}