
---------- Begin Simulation Statistics ----------
host_inst_rate                                 219820                       # Simulator instruction rate (inst/s)
host_mem_usage                                 400864                       # Number of bytes of host memory used
host_seconds                                    90.98                       # Real time elapsed on the host
host_tick_rate                              683101793                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000008                       # Number of instructions simulated
sim_seconds                                  0.062152                       # Number of seconds simulated
sim_ticks                                 62152092500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            7238883                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 69932.270020                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 69981.741788                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                6158298                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    75567762000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.149275                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              1080585                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            486769                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  41556208000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.082031                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          593815                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1244859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 71964.062276                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 69248.520535                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                840563                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   29094782522                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.324773                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              404296                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           155892                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  17201609495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.199544                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         248404                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 52578.433798                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  12.601000                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           91568                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   4814502026                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             8483742                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 70485.476292                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 69765.485574                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6998861                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency    104662544522                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.175027                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               1484881                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             642661                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  58757817495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.099274                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           842219                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997666                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.610482                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            8483742                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 70485.476292                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 69765.485574                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6998861                       # number of overall hits
system.cpu.dcache.overall_miss_latency   104662544522                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.175027                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              1484881                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            642661                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  58757817495                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.099274                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          842219                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 592803                       # number of replacements
system.cpu.dcache.sampled_refs                 593827                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.610482                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7482814                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501376915000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   248402                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13250319                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 69873.707533                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 67465.818760                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13249642                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       47304500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  677                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                46                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     42436000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000047                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             629                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        61750                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               20997.847861                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       370500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13250319                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 69873.707533                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 67465.818760                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13249642                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        47304500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000051                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   677                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 46                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     42436000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000047                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              629                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.708570                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            362.787993                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13250319                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 69873.707533                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 67465.818760                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13249642                       # number of overall hits
system.cpu.icache.overall_miss_latency       47304500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000051                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  677                       # number of overall misses
system.cpu.icache.overall_mshr_hits                46                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     42436000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000047                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             629                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                    119                       # number of replacements
system.cpu.icache.sampled_refs                    631                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                362.787993                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13249642                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle           560004755000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 68399.627910                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     19060855910                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                278669                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                       11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency            71500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency        56150                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                            1                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency               715000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.909091                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                         10                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          561500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.909091                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                    10                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     594447                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       72674.681978                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  57654.696411                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          36702                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            40533940500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.938259                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       557745                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                     12070                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency       31460553500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.917949                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  545672                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  248393                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    68220.904824                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 52555.839794                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         16945595212                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    248393                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    13054502714                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               248393                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   248402                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       248402                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.837420                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      594458                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        72674.660917                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   57654.668836                       # average overall mshr miss latency
system.l2.demand_hits                           36703                       # number of demand (read+write) hits
system.l2.demand_miss_latency             40534655500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.938258                       # miss rate for demand accesses
system.l2.demand_misses                        557755                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      12070                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        31461115000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.917949                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   545682                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.648874                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.035233                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                  10631.146742                       # Average occupied blocks per context
system.l2.occ_blocks::1                    577.264774                       # Average occupied blocks per context
system.l2.overall_accesses                     594458                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       72674.660917                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  61286.965031                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          36703                       # number of overall hits
system.l2.overall_miss_latency            40534655500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.938258                       # miss rate for overall accesses
system.l2.overall_misses                       557755                       # number of overall misses
system.l2.overall_mshr_hits                     12070                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       50521970910                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.386727                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  824351                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.922435                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        257054                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher       141480                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       452426                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           278669                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        32277                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         587423                       # number of replacements
system.l2.sampled_refs                         603807                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      11208.411516                       # Cycle average of tags in use
system.l2.total_refs                           505640                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   561185065000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           248402                       # number of writebacks
system.switch_cpus.dtb.data_accesses          4326978                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              4306851                       # DTB hits
system.switch_cpus.dtb.data_misses              20127                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          3637064                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              3616995                       # DTB read hits
system.switch_cpus.dtb.read_misses              20069                       # DTB read misses
system.switch_cpus.dtb.write_accesses          689914                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              689856                       # DTB write hits
system.switch_cpus.dtb.write_misses                58                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10020134                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10020129                       # ITB hits
system.switch_cpus.itb.fetch_misses                 5                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 99480269                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4821338                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         111087                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       153761                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        15198                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       197078                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         210074                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS             10                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       149702                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       728606                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     20283407                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.494976                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.712313                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     18262573     90.04%     90.04% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       253744      1.25%     91.29% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       256090      1.26%     92.55% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       258477      1.27%     93.82% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       206751      1.02%     94.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       132437      0.65%     95.50% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       112699      0.56%     96.05% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        72030      0.36%     96.41% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       728606      3.59%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     20283407                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10039796                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3597948                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4152951                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        15195                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10039796                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      9295570                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000005                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000005                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.482390                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.482390                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      9515044                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            3                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        12983                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     31920681                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      6375355                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4324110                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1547695                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           12                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        68897                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        6859383                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            6827635                       # DTB hits
system.switch_cpus_1.dtb.data_misses            31748                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        6202572                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            6170847                       # DTB read hits
system.switch_cpus_1.dtb.read_misses            31725                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        656811                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            656788                       # DTB write hits
system.switch_cpus_1.dtb.write_misses              23                       # DTB write misses
system.switch_cpus_1.fetch.Branches            210074                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3230188                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7666666                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       365492                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             32252074                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        874537                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.008463                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3230188                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       111097                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.299234                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     21831102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.477345                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.021905                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       17394637     79.68%     79.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          61770      0.28%     79.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         127137      0.58%     80.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         113071      0.52%     81.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         166438      0.76%     81.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         107230      0.49%     82.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         178726      0.82%     83.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         134185      0.61%     83.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        3547908     16.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     21831102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               2992813                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         158451                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               43898                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.563902                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6970022                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           656811                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6374776                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11392784                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.843516                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5377228                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.458944                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11426346                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        18556                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       5917397                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      7673772                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2724081                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       960045                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     19408196                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      6313211                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      1860968                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     13998249                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        59597                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         2594                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1547695                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       139015                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      2565625                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1996                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         1667                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      4075800                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       405041                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         1667                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         8771                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect         9785                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.402838                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.402838                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu       865175      5.46%      5.46% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         8187      0.05%      5.51% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%      5.51% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      4468674     28.18%     33.68% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     33.68% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     33.68% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      3159373     19.92%     53.61% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     53.61% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     53.61% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      6656122     41.97%     95.58% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       701688      4.42%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15859219                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       157431                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.009927                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           10      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         2083      1.32%      1.33% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      1.33% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      1.33% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        71003     45.10%     46.43% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     46.43% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     46.43% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        81895     52.02%     98.45% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         2440      1.55%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     21831102                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.726451                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.356834                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     14876408     68.14%     68.14% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2687685     12.31%     80.45% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1928663      8.83%     89.29% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1212792      5.56%     94.84% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       539383      2.47%     97.31% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       249949      1.14%     98.46% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       157886      0.72%     99.18% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       105449      0.48%     99.67% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        72887      0.33%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     21831102                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.638869                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         19364298                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15859219                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      9363653                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      1730138                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      8957462                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3230205                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3230188                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              17                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       427373                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores        91539                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      7673772                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       960045                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               24823915                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      8283053                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      9193394                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       135467                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      6985096                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      1154045                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        28473                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     44130012                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     28142630                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     26468572                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3771710                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1547695                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      1243547                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     17275098                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      3267492                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 60702                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
