#🚀 RISC-V Single-Cycle Processor

A Verilog implementation of a RISC-V single-cycle processor supporting the RV32I instruction set, designed and verified using VS Code, Icarus Verilog, and GTKWave. This project demonstrates a modular, extendable architecture with comprehensive testbenches for functional verification. 📡


  <img width="600" alt="GTKWave Screenshot" src="https://github.com/user-attachments/assets/219bd5ef-1932-4be5-99e4-1ed83628a141">

#🎯 Features

RV32I Instruction Set: Implements the complete RV32I base instruction set for robust functionality. ✅
Modular Architecture: Designed for scalability and ease of extension, including:
🔢 ALU: Handles arithmetic and logical operations.
📚 Register File: Manages 32 registers for data storage.
🕹️ Control Unit: Orchestrates instruction execution.
⏱️ Program Counter: Tracks instruction addresses.
🔄 Extend Unit: Handles immediate value extensions.
➕ Adders: Supports address calculations.
🔀 Multiplexers: Routes data paths efficiently.
💾 Instruction Memory: Stores program instructions.
📦 Data Memory: Manages data read/write operations.
Top-Level Integration: Seamlessly connects all modules in a cohesive top module. 🛠️
Verification: Comprehensive testbenches ensure functional correctness, validated via Icarus Verilog and GTKWave. 🧪

