\hypertarget{struct_r_t_c___mem_map}{}\section{R\+T\+C\+\_\+\+Mem\+Map Struct Reference}
\label{struct_r_t_c___mem_map}\index{R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_r_t_c___mem_map_a4ca4d2878d99736cbff0e8b107a275f2}{T\+SR}
\item 
uint32\+\_\+t \hyperlink{struct_r_t_c___mem_map_a32641b62d548255bdf2164b457a2aaeb}{T\+PR}
\item 
uint32\+\_\+t \hyperlink{struct_r_t_c___mem_map_a500ab794376810b97e2b2e01658f330c}{T\+AR}
\item 
uint32\+\_\+t \hyperlink{struct_r_t_c___mem_map_ab816b0540497796070202cd2f5bc10ed}{T\+CR}
\item 
uint32\+\_\+t \hyperlink{struct_r_t_c___mem_map_a05c71be888cd40a4d91c631260d684d7}{CR}
\item 
uint32\+\_\+t \hyperlink{struct_r_t_c___mem_map_a82faed2f609de35e3b27d5fd27ba82e2}{SR}
\item 
uint32\+\_\+t \hyperlink{struct_r_t_c___mem_map_a6d1b4fe68ed53926b57392e7ad582469}{LR}
\item 
uint32\+\_\+t \hyperlink{struct_r_t_c___mem_map_a1db69b589f5bfc5faa12b9c54e7c8061}{I\+ER}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
R\+TC -\/ Peripheral register structure 

Definition at line 4580 of file M\+K\+L25\+Z4.\+h.



\subsection{Field Documentation}
\index{R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}!CR@{CR}}
\index{CR@{CR}!R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{CR}{CR}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+T\+C\+\_\+\+Mem\+Map\+::\+CR}\hypertarget{struct_r_t_c___mem_map_a05c71be888cd40a4d91c631260d684d7}{}\label{struct_r_t_c___mem_map_a05c71be888cd40a4d91c631260d684d7}
R\+TC Control Register, offset\+: 0x10 

Definition at line 4585 of file M\+K\+L25\+Z4.\+h.

\index{R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}!I\+ER@{I\+ER}}
\index{I\+ER@{I\+ER}!R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{I\+ER}{IER}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+T\+C\+\_\+\+Mem\+Map\+::\+I\+ER}\hypertarget{struct_r_t_c___mem_map_a1db69b589f5bfc5faa12b9c54e7c8061}{}\label{struct_r_t_c___mem_map_a1db69b589f5bfc5faa12b9c54e7c8061}
R\+TC Interrupt Enable Register, offset\+: 0x1C 

Definition at line 4588 of file M\+K\+L25\+Z4.\+h.

\index{R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}!LR@{LR}}
\index{LR@{LR}!R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{LR}{LR}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+T\+C\+\_\+\+Mem\+Map\+::\+LR}\hypertarget{struct_r_t_c___mem_map_a6d1b4fe68ed53926b57392e7ad582469}{}\label{struct_r_t_c___mem_map_a6d1b4fe68ed53926b57392e7ad582469}
R\+TC Lock Register, offset\+: 0x18 

Definition at line 4587 of file M\+K\+L25\+Z4.\+h.

\index{R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}!SR@{SR}}
\index{SR@{SR}!R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{SR}{SR}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+T\+C\+\_\+\+Mem\+Map\+::\+SR}\hypertarget{struct_r_t_c___mem_map_a82faed2f609de35e3b27d5fd27ba82e2}{}\label{struct_r_t_c___mem_map_a82faed2f609de35e3b27d5fd27ba82e2}
R\+TC Status Register, offset\+: 0x14 

Definition at line 4586 of file M\+K\+L25\+Z4.\+h.

\index{R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}!T\+AR@{T\+AR}}
\index{T\+AR@{T\+AR}!R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{T\+AR}{TAR}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+T\+C\+\_\+\+Mem\+Map\+::\+T\+AR}\hypertarget{struct_r_t_c___mem_map_a500ab794376810b97e2b2e01658f330c}{}\label{struct_r_t_c___mem_map_a500ab794376810b97e2b2e01658f330c}
R\+TC Time Alarm Register, offset\+: 0x8 

Definition at line 4583 of file M\+K\+L25\+Z4.\+h.

\index{R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}!T\+CR@{T\+CR}}
\index{T\+CR@{T\+CR}!R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{T\+CR}{TCR}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+T\+C\+\_\+\+Mem\+Map\+::\+T\+CR}\hypertarget{struct_r_t_c___mem_map_ab816b0540497796070202cd2f5bc10ed}{}\label{struct_r_t_c___mem_map_ab816b0540497796070202cd2f5bc10ed}
R\+TC Time Compensation Register, offset\+: 0xC 

Definition at line 4584 of file M\+K\+L25\+Z4.\+h.

\index{R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}!T\+PR@{T\+PR}}
\index{T\+PR@{T\+PR}!R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{T\+PR}{TPR}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+T\+C\+\_\+\+Mem\+Map\+::\+T\+PR}\hypertarget{struct_r_t_c___mem_map_a32641b62d548255bdf2164b457a2aaeb}{}\label{struct_r_t_c___mem_map_a32641b62d548255bdf2164b457a2aaeb}
R\+TC Time Prescaler Register, offset\+: 0x4 

Definition at line 4582 of file M\+K\+L25\+Z4.\+h.

\index{R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}!T\+SR@{T\+SR}}
\index{T\+SR@{T\+SR}!R\+T\+C\+\_\+\+Mem\+Map@{R\+T\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{T\+SR}{TSR}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+T\+C\+\_\+\+Mem\+Map\+::\+T\+SR}\hypertarget{struct_r_t_c___mem_map_a4ca4d2878d99736cbff0e8b107a275f2}{}\label{struct_r_t_c___mem_map_a4ca4d2878d99736cbff0e8b107a275f2}
R\+TC Time Seconds Register, offset\+: 0x0 

Definition at line 4581 of file M\+K\+L25\+Z4.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Project\+\_\+\+Headers/\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}\end{DoxyCompactItemize}
