{
    "code": "module TopModule (\n    input logic clk,       // Clock signal, positive edge-triggered\n    input logic reset,     // Active-high synchronous reset\n    input logic j,         // Input signal 'j', 1-bit\n    input logic k,         // Input signal 'k', 1-bit\n    output logic out       // Output signal 'out', 1-bit\n);\n\n    typedef enum logic {\n        OFF = 1'b0,\n        ON  = 1'b1\n    } state_t;\n\n    state_t current_state, next_state;\n\n    // State transition logic\n    always @(posedge clk) begin\n        if (reset) begin\n            current_state <= OFF;\n        end else begin\n            current_state <= next_state;\n        end\n    end\n\n    // Next state logic\n    always @(*) begin\n        case (current_state)\n            OFF: begin\n                if (j == 1'b1) begin\n                    next_state = ON;\n                end else begin\n                    next_state = OFF;\n                end\n            end\n            ON: begin\n                if (k == 1'b1) begin\n                    next_state = OFF;\n                end else begin\n                    next_state = ON;\n                end\n            end\n            default: begin\n                next_state = OFF;\n            end\n        endcase\n    end\n\n    // Output logic\n    always @(posedge clk) begin\n        if (reset) begin\n            out <= 1'b0;\n        end else begin\n            case (current_state)\n                OFF: out <= 1'b0;\n                ON:  out <= 1'b1;\n                default: out <= 1'b0;\n            endcase\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 94,
        "passfail": "R"
    }
}