

================================================================
== Vitis HLS Report for 'p_find_left_and_right_boundaries9'
================================================================
* Date:           Tue Jul  9 11:00:29 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PartitionAcceleratorHLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_find_left_and_right_boundaries  |        ?|        ?|        16|          8|          1|     ?|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 8, D = 16, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 19 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 3 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.83>
ST_1 : Operation 20 [1/1] (2.10ns)   --->   "%i_17 = read i3 @_ssdm_op_Read.ap_fifo.i3P0A, i3 %i" [PartitionAcceleratorHLS/include/types.h:82]   --->   Operation 20 'read' 'i_17' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 3> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%idxprom_i = zext i3 %i_17" [PartitionAcceleratorHLS/include/types.h:82]   --->   Operation 21 'zext' 'idxprom_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%num_points_addr = getelementptr i32 %num_points, i64 0, i64 %idxprom_i" [PartitionAcceleratorHLS/include/types.h:82]   --->   Operation 22 'getelementptr' 'num_points_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (0.73ns)   --->   "%num_points_load = load i3 %num_points_addr" [PartitionAcceleratorHLS/include/types.h:82]   --->   Operation 23 'load' 'num_points_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%get_trapezoid_edgestrapezoid_edges_addr = getelementptr i32 %get_trapezoid_edgestrapezoid_edges, i64 0, i64 %idxprom_i" [PartitionAcceleratorHLS/include/types.h:86]   --->   Operation 24 'getelementptr' 'get_trapezoid_edgestrapezoid_edges_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (0.73ns)   --->   "%get_trapezoid_edgestrapezoid_edges_load = load i3 %get_trapezoid_edgestrapezoid_edges_addr" [PartitionAcceleratorHLS/include/types.h:86]   --->   Operation 25 'load' 'get_trapezoid_edgestrapezoid_edges_load' <Predicate = true> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 5> <ROM>

State 2 <SV = 1> <Delay = 0.73>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %num_points, void @p_str"   --->   Operation 26 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i128 %points, void @p_str"   --->   Operation 27 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i128 %points, i32 0, void @p_str"   --->   Operation 28 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %num_points, i32 0, void @p_str"   --->   Operation 29 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_points, void @empty_16, i32 0, i32 0, void @empty_15, i32 4294967295, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %points, void @empty_16, i32 0, i32 0, void @empty_15, i32 4294967295, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %points, void @empty_16, i32 0, i32 0, void @empty_15, i32 4294967295, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_points, void @empty_16, i32 0, i32 0, void @empty_15, i32 4294967295, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/2] (0.73ns)   --->   "%num_points_load = load i3 %num_points_addr" [PartitionAcceleratorHLS/include/types.h:82]   --->   Operation 35 'load' 'num_points_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 36 [1/2] (0.73ns)   --->   "%get_trapezoid_edgestrapezoid_edges_load = load i3 %get_trapezoid_edgestrapezoid_edges_addr" [PartitionAcceleratorHLS/include/types.h:86]   --->   Operation 36 'load' 'get_trapezoid_edgestrapezoid_edges_load' <Predicate = true> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 5> <ROM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i3.i13, i3 %i_17, i13 0" [PartitionAcceleratorHLS/src/system.cpp:314->PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 37 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.46ns)   --->   "%br_ln313 = br void" [PartitionAcceleratorHLS/src/system.cpp:313->PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 38 'br' 'br_ln313' <Predicate = true> <Delay = 0.46>

State 3 <SV = 2> <Delay = 2.41>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%j = phi i32 0, void %entry, i32 %add_ln313, void %_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit._crit_edge.i" [PartitionAcceleratorHLS/src/system.cpp:331->PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 39 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.80ns)   --->   "%icmp_ln313 = icmp_eq  i32 %j, i32 %num_points_load" [PartitionAcceleratorHLS/src/system.cpp:313->PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 40 'icmp' 'icmp_ln313' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln313 = br i1 %icmp_ln313, void %.split.i_ifconv, void %.exit" [PartitionAcceleratorHLS/src/system.cpp:313->PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 41 'br' 'br_ln313' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln314 = trunc i32 %j" [PartitionAcceleratorHLS/src/system.cpp:314->PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 42 'trunc' 'trunc_ln314' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln314_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %trunc_ln314, i4 0" [PartitionAcceleratorHLS/src/system.cpp:314->PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 43 'bitconcatenate' 'shl_ln314_1' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.12ns)   --->   "%add_ln314 = add i16 %shl_ln314_1, i16 %shl_ln" [PartitionAcceleratorHLS/src/system.cpp:314->PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 44 'add' 'add_ln314' <Predicate = (!icmp_ln313)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln314, i32 13, i32 15" [PartitionAcceleratorHLS/src/system.cpp:314->PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 45 'partselect' 'lshr_ln' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln314_1 = trunc i32 %j" [PartitionAcceleratorHLS/src/system.cpp:314->PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 46 'trunc' 'trunc_ln314_1' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln, i9 %trunc_ln314_1" [PartitionAcceleratorHLS/src/system.cpp:314->PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 47 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln314 = zext i12 %tmp_s" [PartitionAcceleratorHLS/src/system.cpp:314->PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 48 'zext' 'zext_ln314' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%points_addr = getelementptr i128 %points, i64 0, i64 %zext_ln314" [PartitionAcceleratorHLS/src/system.cpp:314->PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 49 'getelementptr' 'points_addr' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_3 : Operation 50 [2/2] (1.29ns)   --->   "%points_load = load i12 %points_addr" [PartitionAcceleratorHLS/src/system.cpp:314->PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 50 'load' 'points_load' <Predicate = (!icmp_ln313)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2560> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 51 'br' 'br_ln0' <Predicate = (!icmp_ln313)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.63>
ST_4 : Operation 52 [1/2] (1.29ns)   --->   "%points_load = load i12 %points_addr" [PartitionAcceleratorHLS/src/system.cpp:314->PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 52 'load' 'points_load' <Predicate = (!icmp_ln313)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2560> <RAM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%z_bits = trunc i128 %points_load"   --->   Operation 53 'trunc' 'z_bits' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.80ns)   --->   "%icmp_ln935 = icmp_ne  i32 %z_bits, i32 0"   --->   Operation 54 'icmp' 'icmp_ln935' <Predicate = (!icmp_ln313)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%p_Result_226 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %points_load, i32 31"   --->   Operation 55 'bitselect' 'p_Result_226' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.14ns)   --->   "%tmp_V = sub i32 0, i32 %z_bits"   --->   Operation 56 'sub' 'tmp_V' <Predicate = (!icmp_ln313)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.28ns)   --->   "%m_118 = select i1 %p_Result_226, i32 %tmp_V, i32 %z_bits"   --->   Operation 57 'select' 'm_118' <Predicate = (!icmp_ln313)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_227 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %m_118, i32 31, i32 0"   --->   Operation 58 'partselect' 'p_Result_227' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %p_Result_227, i1 1"   --->   Operation 59 'cttz' 'l' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (1.14ns)   --->   "%sub_ln944 = sub i32 32, i32 %l"   --->   Operation 60 'sub' 'sub_ln944' <Predicate = (!icmp_ln313)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (1.14ns)   --->   "%lsb_index = add i32 %sub_ln944, i32 4294967272"   --->   Operation 61 'add' 'lsb_index' <Predicate = (!icmp_ln313)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 62 'partselect' 'tmp' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.81ns)   --->   "%icmp_ln946 = icmp_sgt  i31 %tmp, i31 0"   --->   Operation 63 'icmp' 'icmp_ln946' <Predicate = (!icmp_ln313)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944"   --->   Operation 64 'trunc' 'trunc_ln947' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.84ns)   --->   "%sub_ln947 = sub i6 57, i6 %trunc_ln947"   --->   Operation 65 'sub' 'sub_ln947' <Predicate = (!icmp_ln313)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%zext_ln947 = zext i6 %sub_ln947"   --->   Operation 66 'zext' 'zext_ln947' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%lshr_ln947 = lshr i32 4294967295, i32 %zext_ln947"   --->   Operation 67 'lshr' 'lshr_ln947' <Predicate = (!icmp_ln313)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%shl_ln949 = shl i32 1, i32 %lsb_index"   --->   Operation 68 'shl' 'shl_ln949' <Predicate = (!icmp_ln313)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%or_ln949_19 = or i32 %lshr_ln947, i32 %shl_ln949"   --->   Operation 69 'or' 'or_ln949_19' <Predicate = (!icmp_ln313)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%and_ln949 = and i32 %m_118, i32 %or_ln949_19"   --->   Operation 70 'and' 'and_ln949' <Predicate = (!icmp_ln313)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (1.27ns) (out node of the LUT)   --->   "%icmp_ln949 = icmp_ne  i32 %and_ln949, i32 0"   --->   Operation 71 'icmp' 'icmp_ln949' <Predicate = (!icmp_ln313)> <Delay = 1.27> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln958)   --->   "%tmp_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 72 'bitselect' 'tmp_119' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln958)   --->   "%xor_ln949 = xor i1 %tmp_119, i1 1"   --->   Operation 73 'xor' 'xor_ln949' <Predicate = (!icmp_ln313)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_228 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %m_118, i32 %lsb_index"   --->   Operation 74 'bitselect' 'p_Result_228' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.80ns)   --->   "%icmp_ln958 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 75 'icmp' 'icmp_ln958' <Predicate = (!icmp_ln313)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln958)   --->   "%and_ln949_25 = and i1 %p_Result_228, i1 %xor_ln949"   --->   Operation 76 'and' 'and_ln949_25' <Predicate = (!icmp_ln313)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln958)   --->   "%select_ln946 = select i1 %icmp_ln946, i1 %icmp_ln949, i1 %p_Result_228"   --->   Operation 77 'select' 'select_ln946' <Predicate = (!icmp_ln313)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln958 = select i1 %icmp_ln958, i1 %select_ln946, i1 %and_ln949_25"   --->   Operation 78 'select' 'select_ln958' <Predicate = (!icmp_ln313)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l"   --->   Operation 79 'trunc' 'trunc_ln943' <Predicate = (!icmp_ln313)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.21>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln959 = zext i32 %m_118"   --->   Operation 80 'zext' 'zext_ln959' <Predicate = (!icmp_ln313 & icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (1.14ns)   --->   "%sub_ln959 = sub i32 25, i32 %sub_ln944"   --->   Operation 81 'sub' 'sub_ln959' <Predicate = (!icmp_ln313 & !icmp_ln958 & icmp_ln935)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node m_99)   --->   "%zext_ln959_19 = zext i32 %sub_ln959"   --->   Operation 82 'zext' 'zext_ln959_19' <Predicate = (!icmp_ln313 & !icmp_ln958 & icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node m_99)   --->   "%shl_ln959 = shl i64 %zext_ln959, i64 %zext_ln959_19"   --->   Operation 83 'shl' 'shl_ln959' <Predicate = (!icmp_ln313 & !icmp_ln958 & icmp_ln935)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (1.14ns)   --->   "%add_ln958 = add i32 %sub_ln944, i32 4294967271"   --->   Operation 84 'add' 'add_ln958' <Predicate = (!icmp_ln313 & icmp_ln958 & icmp_ln935)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node m_99)   --->   "%zext_ln958 = zext i32 %add_ln958"   --->   Operation 85 'zext' 'zext_ln958' <Predicate = (!icmp_ln313 & icmp_ln958 & icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node m_99)   --->   "%lshr_ln958 = lshr i64 %zext_ln959, i64 %zext_ln958"   --->   Operation 86 'lshr' 'lshr_ln958' <Predicate = (!icmp_ln313 & icmp_ln958 & icmp_ln935)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node m_99)   --->   "%m = select i1 %icmp_ln958, i64 %lshr_ln958, i64 %shl_ln959"   --->   Operation 87 'select' 'm' <Predicate = (!icmp_ln313 & icmp_ln935)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node m_99)   --->   "%zext_ln961 = zext i1 %select_ln958"   --->   Operation 88 'zext' 'zext_ln961' <Predicate = (!icmp_ln313 & icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (1.36ns) (out node of the LUT)   --->   "%m_99 = add i64 %m, i64 %zext_ln961"   --->   Operation 89 'add' 'm_99' <Predicate = (!icmp_ln313 & icmp_ln935)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%m_119 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_99, i32 1, i32 63"   --->   Operation 90 'partselect' 'm_119' <Predicate = (!icmp_ln313 & icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln962 = zext i63 %m_119"   --->   Operation 91 'zext' 'zext_ln962' <Predicate = (!icmp_ln313 & icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_99, i32 25"   --->   Operation 92 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln313 & icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.40ns)   --->   "%select_ln943 = select i1 %p_Result_s, i8 127, i8 126"   --->   Operation 93 'select' 'select_ln943' <Predicate = (!icmp_ln313 & icmp_ln935)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 12, i8 %trunc_ln943"   --->   Operation 94 'sub' 'sub_ln964' <Predicate = (!icmp_ln313 & icmp_ln935)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 95 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %sub_ln964, i8 %select_ln943"   --->   Operation 95 'add' 'add_ln964' <Predicate = (!icmp_ln313 & icmp_ln935)> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_41_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_226, i8 %add_ln964"   --->   Operation 96 'bitconcatenate' 'tmp_41_i' <Predicate = (!icmp_ln313 & icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%p_Result_229 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962, i9 %tmp_41_i, i32 23, i32 31"   --->   Operation 97 'partset' 'p_Result_229' <Predicate = (!icmp_ln313 & icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%LD = trunc i64 %p_Result_229"   --->   Operation 98 'trunc' 'LD' <Predicate = (!icmp_ln313 & icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%bitcast_ln744 = bitcast i32 %LD"   --->   Operation 99 'bitcast' 'bitcast_ln744' <Predicate = (!icmp_ln313 & icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.28ns)   --->   "%select_ln935 = select i1 %icmp_ln935, i32 %bitcast_ln744, i32 0"   --->   Operation 100 'select' 'select_ln935' <Predicate = (!icmp_ln313)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.29>
ST_6 : Operation 101 [3/3] (7.29ns)   --->   "%add_i = fadd i32 %select_ln935, i32 %get_trapezoid_edgestrapezoid_edges_load" [PartitionAcceleratorHLS/src/system.cpp:316->PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 101 'fadd' 'add_i' <Predicate = (!icmp_ln313)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.29>
ST_7 : Operation 102 [2/3] (7.29ns)   --->   "%add_i = fadd i32 %select_ln935, i32 %get_trapezoid_edgestrapezoid_edges_load" [PartitionAcceleratorHLS/src/system.cpp:316->PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 102 'fadd' 'add_i' <Predicate = (!icmp_ln313)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [3/3] (7.29ns)   --->   "%dc_5 = fsub i32 %select_ln935, i32 %get_trapezoid_edgestrapezoid_edges_load" [PartitionAcceleratorHLS/src/system.cpp:320->PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 103 'fsub' 'dc_5' <Predicate = (!icmp_ln313)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.29>
ST_8 : Operation 104 [1/3] (7.29ns)   --->   "%add_i = fadd i32 %select_ln935, i32 %get_trapezoid_edgestrapezoid_edges_load" [PartitionAcceleratorHLS/src/system.cpp:316->PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 104 'fadd' 'add_i' <Predicate = (!icmp_ln313)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [2/3] (7.29ns)   --->   "%dc_5 = fsub i32 %select_ln935, i32 %get_trapezoid_edgestrapezoid_edges_load" [PartitionAcceleratorHLS/src/system.cpp:320->PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 105 'fsub' 'dc_5' <Predicate = (!icmp_ln313)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%p_Val2_88 = load i32 %rbVal_constprop"   --->   Operation 106 'load' 'p_Val2_88' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.80ns)   --->   "%icmp_ln935_11 = icmp_eq  i32 %p_Val2_88, i32 0"   --->   Operation 107 'icmp' 'icmp_ln935_11' <Predicate = (!icmp_ln313)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%p_Result_238 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_88, i32 31"   --->   Operation 108 'bitselect' 'p_Result_238' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (1.14ns)   --->   "%tmp_V_40 = sub i32 0, i32 %p_Val2_88"   --->   Operation 109 'sub' 'tmp_V_40' <Predicate = (!icmp_ln313)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.28ns)   --->   "%m_122 = select i1 %p_Result_238, i32 %tmp_V_40, i32 %p_Val2_88"   --->   Operation 110 'select' 'm_122' <Predicate = (!icmp_ln313)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%p_Result_239 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %m_122, i32 31, i32 0"   --->   Operation 111 'partselect' 'p_Result_239' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%l_15 = cttz i32 @llvm.cttz.i32, i32 %p_Result_239, i1 1"   --->   Operation 112 'cttz' 'l_15' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (1.14ns)   --->   "%sub_ln944_14 = sub i32 32, i32 %l_15"   --->   Operation 113 'sub' 'sub_ln944_14' <Predicate = (!icmp_ln313)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (1.14ns)   --->   "%lsb_index_15 = add i32 %sub_ln944_14, i32 4294967272"   --->   Operation 114 'add' 'lsb_index_15' <Predicate = (!icmp_ln313)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_129 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_15, i32 1, i32 31"   --->   Operation 115 'partselect' 'tmp_129' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.81ns)   --->   "%icmp_ln946_14 = icmp_sgt  i31 %tmp_129, i31 0"   --->   Operation 116 'icmp' 'icmp_ln946_14' <Predicate = (!icmp_ln313)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln947_14 = trunc i32 %sub_ln944_14"   --->   Operation 117 'trunc' 'trunc_ln947_14' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.84ns)   --->   "%sub_ln947_14 = sub i6 57, i6 %trunc_ln947_14"   --->   Operation 118 'sub' 'sub_ln947_14' <Predicate = (!icmp_ln313)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_14)   --->   "%zext_ln947_14 = zext i6 %sub_ln947_14"   --->   Operation 119 'zext' 'zext_ln947_14' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_14)   --->   "%lshr_ln947_14 = lshr i32 4294967295, i32 %zext_ln947_14"   --->   Operation 120 'lshr' 'lshr_ln947_14' <Predicate = (!icmp_ln313)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_14)   --->   "%shl_ln949_14 = shl i32 1, i32 %lsb_index_15"   --->   Operation 121 'shl' 'shl_ln949_14' <Predicate = (!icmp_ln313)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_14)   --->   "%or_ln949_20 = or i32 %lshr_ln947_14, i32 %shl_ln949_14"   --->   Operation 122 'or' 'or_ln949_20' <Predicate = (!icmp_ln313)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_14)   --->   "%and_ln949_29 = and i32 %m_122, i32 %or_ln949_20"   --->   Operation 123 'and' 'and_ln949_29' <Predicate = (!icmp_ln313)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (1.27ns) (out node of the LUT)   --->   "%icmp_ln949_14 = icmp_ne  i32 %and_ln949_29, i32 0"   --->   Operation 124 'icmp' 'icmp_ln949_14' <Predicate = (!icmp_ln313)> <Delay = 1.27> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_25)   --->   "%tmp_130 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_15, i32 31"   --->   Operation 125 'bitselect' 'tmp_130' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_25)   --->   "%xor_ln949_14 = xor i1 %tmp_130, i1 1"   --->   Operation 126 'xor' 'xor_ln949_14' <Predicate = (!icmp_ln313)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%p_Result_240 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %m_122, i32 %lsb_index_15"   --->   Operation 127 'bitselect' 'p_Result_240' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.80ns)   --->   "%icmp_ln958_11 = icmp_sgt  i32 %lsb_index_15, i32 0"   --->   Operation 128 'icmp' 'icmp_ln958_11' <Predicate = (!icmp_ln313)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_25)   --->   "%and_ln949_27 = and i1 %p_Result_240, i1 %xor_ln949_14"   --->   Operation 129 'and' 'and_ln949_27' <Predicate = (!icmp_ln313)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln959_22 = zext i32 %m_122"   --->   Operation 130 'zext' 'zext_ln959_22' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (1.14ns)   --->   "%sub_ln959_11 = sub i32 25, i32 %sub_ln944_14"   --->   Operation 131 'sub' 'sub_ln959_11' <Predicate = (!icmp_ln313)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node m_109)   --->   "%zext_ln959_23 = zext i32 %sub_ln959_11"   --->   Operation 132 'zext' 'zext_ln959_23' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node m_109)   --->   "%shl_ln959_11 = shl i64 %zext_ln959_22, i64 %zext_ln959_23"   --->   Operation 133 'shl' 'shl_ln959_11' <Predicate = (!icmp_ln313)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_25)   --->   "%select_ln946_14 = select i1 %icmp_ln946_14, i1 %icmp_ln949_14, i1 %p_Result_240"   --->   Operation 134 'select' 'select_ln946_14' <Predicate = (!icmp_ln313)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 135 [1/1] (1.14ns)   --->   "%add_ln958_11 = add i32 %sub_ln944_14, i32 4294967271"   --->   Operation 135 'add' 'add_ln958_11' <Predicate = (!icmp_ln313)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node m_109)   --->   "%zext_ln958_11 = zext i32 %add_ln958_11"   --->   Operation 136 'zext' 'zext_ln958_11' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node m_109)   --->   "%lshr_ln958_11 = lshr i64 %zext_ln959_22, i64 %zext_ln958_11"   --->   Operation 137 'lshr' 'lshr_ln958_11' <Predicate = (!icmp_ln313)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 138 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln958_25 = select i1 %icmp_ln958_11, i1 %select_ln946_14, i1 %and_ln949_27"   --->   Operation 138 'select' 'select_ln958_25' <Predicate = (!icmp_ln313)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node m_109)   --->   "%m_108 = select i1 %icmp_ln958_11, i64 %lshr_ln958_11, i64 %shl_ln959_11"   --->   Operation 139 'select' 'm_108' <Predicate = (!icmp_ln313)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node m_109)   --->   "%zext_ln961_14 = zext i1 %select_ln958_25"   --->   Operation 140 'zext' 'zext_ln961_14' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (1.36ns) (out node of the LUT)   --->   "%m_109 = add i64 %m_108, i64 %zext_ln961_14"   --->   Operation 141 'add' 'm_109' <Predicate = (!icmp_ln313)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%m_123 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_109, i32 1, i32 63"   --->   Operation 142 'partselect' 'm_123' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%p_Result_208 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_109, i32 25"   --->   Operation 143 'bitselect' 'p_Result_208' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln943_14 = trunc i32 %l_15"   --->   Operation 144 'trunc' 'trunc_ln943_14' <Predicate = (!icmp_ln313)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.29>
ST_9 : Operation 145 [3/3] (7.29ns)   --->   "%dc = fadd i32 %add_i, i32 0" [PartitionAcceleratorHLS/src/system.cpp:316->PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 145 'fadd' 'dc' <Predicate = (!icmp_ln313)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [1/3] (7.29ns)   --->   "%dc_5 = fsub i32 %select_ln935, i32 %get_trapezoid_edgestrapezoid_edges_load" [PartitionAcceleratorHLS/src/system.cpp:320->PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 146 'fsub' 'dc_5' <Predicate = (!icmp_ln313)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%data_V_6 = bitcast i32 %dc_5" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312->PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 147 'bitcast' 'data_V_6' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%p_Result_237 = trunc i32 %data_V_6" [PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 148 'trunc' 'p_Result_237' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln962_11 = zext i63 %m_123"   --->   Operation 149 'zext' 'zext_ln962_11' <Predicate = (!icmp_ln313 & !icmp_ln935_11)> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (0.40ns)   --->   "%select_ln943_14 = select i1 %p_Result_208, i8 127, i8 126"   --->   Operation 150 'select' 'select_ln943_14' <Predicate = (!icmp_ln313 & !icmp_ln935_11)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 151 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_14 = sub i8 12, i8 %trunc_ln943_14"   --->   Operation 151 'sub' 'sub_ln964_14' <Predicate = (!icmp_ln313 & !icmp_ln935_11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 152 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln964_14 = add i8 %sub_ln964_14, i8 %select_ln943_14"   --->   Operation 152 'add' 'add_ln964_14' <Predicate = (!icmp_ln313 & !icmp_ln935_11)> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_45_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_238, i8 %add_ln964_14"   --->   Operation 153 'bitconcatenate' 'tmp_45_i' <Predicate = (!icmp_ln313 & !icmp_ln935_11)> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%p_Result_241 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962_11, i9 %tmp_45_i, i32 23, i32 31"   --->   Operation 154 'partset' 'p_Result_241' <Predicate = (!icmp_ln313 & !icmp_ln935_11)> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%LD_19 = trunc i64 %p_Result_241"   --->   Operation 155 'trunc' 'LD_19' <Predicate = (!icmp_ln313 & !icmp_ln935_11)> <Delay = 0.00>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%bitcast_ln744_12 = bitcast i32 %LD_19"   --->   Operation 156 'bitcast' 'bitcast_ln744_12' <Predicate = (!icmp_ln313 & !icmp_ln935_11)> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (0.28ns)   --->   "%select_ln935_6 = select i1 %icmp_ln935_11, i32 0, i32 %bitcast_ln744_12"   --->   Operation 157 'select' 'select_ln935_6' <Predicate = (!icmp_ln313)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.29>
ST_10 : Operation 158 [1/1] (1.14ns)   --->   "%add_ln313 = add i32 %j, i32 1" [PartitionAcceleratorHLS/src/system.cpp:313->PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 158 'add' 'add_ln313' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 159 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 160 [2/3] (7.29ns)   --->   "%dc = fadd i32 %add_i, i32 0" [PartitionAcceleratorHLS/src/system.cpp:316->PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 160 'fadd' 'dc' <Predicate = (!icmp_ln313)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%p_Val2_s = load i32 %lbVal_constprop"   --->   Operation 161 'load' 'p_Val2_s' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (0.80ns)   --->   "%icmp_ln935_10 = icmp_eq  i32 %p_Val2_s, i32 0"   --->   Operation 162 'icmp' 'icmp_ln935_10' <Predicate = (!icmp_ln313)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%p_Result_231 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_s, i32 31"   --->   Operation 163 'bitselect' 'p_Result_231' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (1.14ns)   --->   "%tmp_V_37 = sub i32 0, i32 %p_Val2_s"   --->   Operation 164 'sub' 'tmp_V_37' <Predicate = (!icmp_ln313)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 165 [1/1] (0.28ns)   --->   "%m_120 = select i1 %p_Result_231, i32 %tmp_V_37, i32 %p_Val2_s"   --->   Operation 165 'select' 'm_120' <Predicate = (!icmp_ln313)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%p_Result_232 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %m_120, i32 31, i32 0"   --->   Operation 166 'partselect' 'p_Result_232' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%l_14 = cttz i32 @llvm.cttz.i32, i32 %p_Result_232, i1 1"   --->   Operation 167 'cttz' 'l_14' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (1.14ns)   --->   "%sub_ln944_13 = sub i32 32, i32 %l_14"   --->   Operation 168 'sub' 'sub_ln944_13' <Predicate = (!icmp_ln313)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 169 [1/1] (1.14ns)   --->   "%lsb_index_14 = add i32 %sub_ln944_13, i32 4294967272"   --->   Operation 169 'add' 'lsb_index_14' <Predicate = (!icmp_ln313)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_122 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_14, i32 1, i32 31"   --->   Operation 170 'partselect' 'tmp_122' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (0.81ns)   --->   "%icmp_ln946_13 = icmp_sgt  i31 %tmp_122, i31 0"   --->   Operation 171 'icmp' 'icmp_ln946_13' <Predicate = (!icmp_ln313)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln947_13 = trunc i32 %sub_ln944_13"   --->   Operation 172 'trunc' 'trunc_ln947_13' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_10 : Operation 173 [1/1] (0.84ns)   --->   "%sub_ln947_13 = sub i6 57, i6 %trunc_ln947_13"   --->   Operation 173 'sub' 'sub_ln947_13' <Predicate = (!icmp_ln313)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_13)   --->   "%zext_ln947_13 = zext i6 %sub_ln947_13"   --->   Operation 174 'zext' 'zext_ln947_13' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_13)   --->   "%lshr_ln947_13 = lshr i32 4294967295, i32 %zext_ln947_13"   --->   Operation 175 'lshr' 'lshr_ln947_13' <Predicate = (!icmp_ln313)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_13)   --->   "%shl_ln949_13 = shl i32 1, i32 %lsb_index_14"   --->   Operation 176 'shl' 'shl_ln949_13' <Predicate = (!icmp_ln313)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_13)   --->   "%or_ln949 = or i32 %lshr_ln947_13, i32 %shl_ln949_13"   --->   Operation 177 'or' 'or_ln949' <Predicate = (!icmp_ln313)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_13)   --->   "%and_ln949_28 = and i32 %m_120, i32 %or_ln949"   --->   Operation 178 'and' 'and_ln949_28' <Predicate = (!icmp_ln313)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 179 [1/1] (1.27ns) (out node of the LUT)   --->   "%icmp_ln949_13 = icmp_ne  i32 %and_ln949_28, i32 0"   --->   Operation 179 'icmp' 'icmp_ln949_13' <Predicate = (!icmp_ln313)> <Delay = 1.27> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_23)   --->   "%tmp_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_14, i32 31"   --->   Operation 180 'bitselect' 'tmp_123' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_10 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_23)   --->   "%xor_ln949_13 = xor i1 %tmp_123, i1 1"   --->   Operation 181 'xor' 'xor_ln949_13' <Predicate = (!icmp_ln313)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%p_Result_233 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %m_120, i32 %lsb_index_14"   --->   Operation 182 'bitselect' 'p_Result_233' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_10 : Operation 183 [1/1] (0.80ns)   --->   "%icmp_ln958_10 = icmp_sgt  i32 %lsb_index_14, i32 0"   --->   Operation 183 'icmp' 'icmp_ln958_10' <Predicate = (!icmp_ln313)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_23)   --->   "%and_ln949_26 = and i1 %p_Result_233, i1 %xor_ln949_13"   --->   Operation 184 'and' 'and_ln949_26' <Predicate = (!icmp_ln313)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln959_20 = zext i32 %m_120"   --->   Operation 185 'zext' 'zext_ln959_20' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (1.14ns)   --->   "%sub_ln959_10 = sub i32 25, i32 %sub_ln944_13"   --->   Operation 186 'sub' 'sub_ln959_10' <Predicate = (!icmp_ln313)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node m_104)   --->   "%zext_ln959_21 = zext i32 %sub_ln959_10"   --->   Operation 187 'zext' 'zext_ln959_21' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_10 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node m_104)   --->   "%shl_ln959_10 = shl i64 %zext_ln959_20, i64 %zext_ln959_21"   --->   Operation 188 'shl' 'shl_ln959_10' <Predicate = (!icmp_ln313)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_23)   --->   "%select_ln946_13 = select i1 %icmp_ln946_13, i1 %icmp_ln949_13, i1 %p_Result_233"   --->   Operation 189 'select' 'select_ln946_13' <Predicate = (!icmp_ln313)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 190 [1/1] (1.14ns)   --->   "%add_ln958_10 = add i32 %sub_ln944_13, i32 4294967271"   --->   Operation 190 'add' 'add_ln958_10' <Predicate = (!icmp_ln313)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node m_104)   --->   "%zext_ln958_10 = zext i32 %add_ln958_10"   --->   Operation 191 'zext' 'zext_ln958_10' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_10 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node m_104)   --->   "%lshr_ln958_10 = lshr i64 %zext_ln959_20, i64 %zext_ln958_10"   --->   Operation 192 'lshr' 'lshr_ln958_10' <Predicate = (!icmp_ln313)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 193 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln958_23 = select i1 %icmp_ln958_10, i1 %select_ln946_13, i1 %and_ln949_26"   --->   Operation 193 'select' 'select_ln958_23' <Predicate = (!icmp_ln313)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node m_104)   --->   "%m_103 = select i1 %icmp_ln958_10, i64 %lshr_ln958_10, i64 %shl_ln959_10"   --->   Operation 194 'select' 'm_103' <Predicate = (!icmp_ln313)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node m_104)   --->   "%zext_ln961_13 = zext i1 %select_ln958_23"   --->   Operation 195 'zext' 'zext_ln961_13' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_10 : Operation 196 [1/1] (1.36ns) (out node of the LUT)   --->   "%m_104 = add i64 %m_103, i64 %zext_ln961_13"   --->   Operation 196 'add' 'm_104' <Predicate = (!icmp_ln313)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%m_121 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_104, i32 1, i32 63"   --->   Operation 197 'partselect' 'm_121' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_10 : Operation 198 [1/1] (0.00ns)   --->   "%p_Result_200 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_104, i32 25"   --->   Operation 198 'bitselect' 'p_Result_200' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln943_13 = trunc i32 %l_14"   --->   Operation 199 'trunc' 'trunc_ln943_13' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_10 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln368_5 = zext i31 %p_Result_237" [PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 200 'zext' 'zext_ln368_5' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "%bitcast_ln351_6 = bitcast i32 %zext_ln368_5" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:351->PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 201 'bitcast' 'bitcast_ln351_6' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_10 : Operation 202 [3/3] (7.29ns)   --->   "%v_assign_s = fsub i32 %bitcast_ln351_6, i32 %select_ln935_6" [PartitionAcceleratorHLS/src/system.cpp:321->PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 202 'fsub' 'v_assign_s' <Predicate = (!icmp_ln313)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.29>
ST_11 : Operation 203 [1/3] (7.29ns)   --->   "%dc = fadd i32 %add_i, i32 0" [PartitionAcceleratorHLS/src/system.cpp:316->PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 203 'fadd' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 204 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312->PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 204 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 205 [1/1] (0.00ns)   --->   "%p_Result_230 = trunc i32 %data_V" [PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 205 'trunc' 'p_Result_230' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln962_10 = zext i63 %m_121"   --->   Operation 206 'zext' 'zext_ln962_10' <Predicate = (!icmp_ln935_10)> <Delay = 0.00>
ST_11 : Operation 207 [1/1] (0.40ns)   --->   "%select_ln943_13 = select i1 %p_Result_200, i8 127, i8 126"   --->   Operation 207 'select' 'select_ln943_13' <Predicate = (!icmp_ln935_10)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_13 = sub i8 12, i8 %trunc_ln943_13"   --->   Operation 208 'sub' 'sub_ln964_13' <Predicate = (!icmp_ln935_10)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_11 : Operation 209 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln964_13 = add i8 %sub_ln964_13, i8 %select_ln943_13"   --->   Operation 209 'add' 'add_ln964_13' <Predicate = (!icmp_ln935_10)> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_11 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_42_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_231, i8 %add_ln964_13"   --->   Operation 210 'bitconcatenate' 'tmp_42_i' <Predicate = (!icmp_ln935_10)> <Delay = 0.00>
ST_11 : Operation 211 [1/1] (0.00ns)   --->   "%p_Result_234 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962_10, i9 %tmp_42_i, i32 23, i32 31"   --->   Operation 211 'partset' 'p_Result_234' <Predicate = (!icmp_ln935_10)> <Delay = 0.00>
ST_11 : Operation 212 [1/1] (0.00ns)   --->   "%LD_17 = trunc i64 %p_Result_234"   --->   Operation 212 'trunc' 'LD_17' <Predicate = (!icmp_ln935_10)> <Delay = 0.00>
ST_11 : Operation 213 [1/1] (0.00ns)   --->   "%bitcast_ln744_11 = bitcast i32 %LD_17"   --->   Operation 213 'bitcast' 'bitcast_ln744_11' <Predicate = (!icmp_ln935_10)> <Delay = 0.00>
ST_11 : Operation 214 [1/1] (0.28ns)   --->   "%select_ln935_5 = select i1 %icmp_ln935_10, i32 0, i32 %bitcast_ln744_11"   --->   Operation 214 'select' 'select_ln935_5' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 215 [2/3] (7.29ns)   --->   "%v_assign_s = fsub i32 %bitcast_ln351_6, i32 %select_ln935_6" [PartitionAcceleratorHLS/src/system.cpp:321->PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 215 'fsub' 'v_assign_s' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.29>
ST_12 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln368 = zext i31 %p_Result_230" [PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 216 'zext' 'zext_ln368' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 217 [1/1] (0.00ns)   --->   "%bitcast_ln351 = bitcast i32 %zext_ln368" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:351->PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 217 'bitcast' 'bitcast_ln351' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 218 [3/3] (7.29ns)   --->   "%v_assign = fsub i32 %bitcast_ln351, i32 %select_ln935_5" [PartitionAcceleratorHLS/src/system.cpp:317->PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 218 'fsub' 'v_assign' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 219 [1/3] (7.29ns)   --->   "%v_assign_s = fsub i32 %bitcast_ln351_6, i32 %select_ln935_6" [PartitionAcceleratorHLS/src/system.cpp:321->PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 219 'fsub' 'v_assign_s' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.29>
ST_13 : Operation 220 [2/3] (7.29ns)   --->   "%v_assign = fsub i32 %bitcast_ln351, i32 %select_ln935_5" [PartitionAcceleratorHLS/src/system.cpp:317->PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 220 'fsub' 'v_assign' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 221 [2/2] (1.67ns)   --->   "%d_2 = fpext i32 %v_assign_s"   --->   Operation 221 'fpext' 'd_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.29>
ST_14 : Operation 222 [1/3] (7.29ns)   --->   "%v_assign = fsub i32 %bitcast_ln351, i32 %select_ln935_5" [PartitionAcceleratorHLS/src/system.cpp:317->PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 222 'fsub' 'v_assign' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 223 [1/2] (1.67ns)   --->   "%d_2 = fpext i32 %v_assign_s"   --->   Operation 223 'fpext' 'd_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 224 [1/1] (0.00ns)   --->   "%ireg_4 = bitcast i64 %d_2" [PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 224 'bitcast' 'ireg_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln555_4 = trunc i64 %ireg_4"   --->   Operation 225 'trunc' 'trunc_ln555_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 226 [1/1] (0.00ns)   --->   "%p_Result_242 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_4, i32 63"   --->   Operation 226 'bitselect' 'p_Result_242' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 227 [1/1] (0.00ns)   --->   "%exp_tmp_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_4, i32 52, i32 62"   --->   Operation 227 'partselect' 'exp_tmp_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln455_4 = zext i11 %exp_tmp_4" [PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 228 'zext' 'zext_ln455_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln565_4 = trunc i64 %ireg_4"   --->   Operation 229 'trunc' 'trunc_ln565_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 230 [1/1] (0.00ns)   --->   "%p_Result_243 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_4"   --->   Operation 230 'bitconcatenate' 'p_Result_243' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln569_4 = zext i53 %p_Result_243"   --->   Operation 231 'zext' 'zext_ln569_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 232 [1/1] (1.31ns)   --->   "%man_V_19 = sub i54 0, i54 %zext_ln569_4" [PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 232 'sub' 'man_V_19' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 233 [1/1] (0.33ns)   --->   "%man_V_20 = select i1 %p_Result_242, i54 %man_V_19, i54 %zext_ln569_4"   --->   Operation 233 'select' 'man_V_20' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 234 [1/1] (1.14ns)   --->   "%icmp_ln571_4 = icmp_eq  i63 %trunc_ln555_4, i63 0"   --->   Operation 234 'icmp' 'icmp_ln571_4' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 235 [1/1] (0.99ns)   --->   "%F2_4 = sub i12 1075, i12 %zext_ln455_4"   --->   Operation 235 'sub' 'F2_4' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 236 [1/1] (0.82ns)   --->   "%icmp_ln581_4 = icmp_sgt  i12 %F2_4, i12 20"   --->   Operation 236 'icmp' 'icmp_ln581_4' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 237 [1/1] (0.99ns)   --->   "%add_ln581_4 = add i12 %F2_4, i12 4076"   --->   Operation 237 'add' 'add_ln581_4' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 238 [1/1] (0.99ns)   --->   "%sub_ln581_4 = sub i12 20, i12 %F2_4"   --->   Operation 238 'sub' 'sub_ln581_4' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 239 [1/1] (0.36ns)   --->   "%sh_amt_4 = select i1 %icmp_ln581_4, i12 %add_ln581_4, i12 %sub_ln581_4"   --->   Operation 239 'select' 'sh_amt_4' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 240 [1/1] (0.82ns)   --->   "%icmp_ln582_4 = icmp_eq  i12 %F2_4, i12 20"   --->   Operation 240 'icmp' 'icmp_ln582_4' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln583_4 = trunc i54 %man_V_20"   --->   Operation 241 'trunc' 'trunc_ln583_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 242 [1/1] (0.82ns)   --->   "%icmp_ln585_4 = icmp_ult  i12 %sh_amt_4, i12 54"   --->   Operation 242 'icmp' 'icmp_ln585_4' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_133 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_4, i32 5, i32 11"   --->   Operation 243 'partselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 244 [1/1] (0.71ns)   --->   "%icmp_ln603_4 = icmp_eq  i7 %tmp_133, i7 0"   --->   Operation 244 'icmp' 'icmp_ln603_4' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%trunc_ln586_10 = trunc i12 %sh_amt_4"   --->   Operation 245 'trunc' 'trunc_ln586_10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%zext_ln586_4 = zext i6 %trunc_ln586_10"   --->   Operation 246 'zext' 'zext_ln586_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%ashr_ln586_4 = ashr i54 %man_V_20, i54 %zext_ln586_4"   --->   Operation 247 'ashr' 'ashr_ln586_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%trunc_ln586_11 = trunc i54 %ashr_ln586_4"   --->   Operation 248 'trunc' 'trunc_ln586_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 249 [1/1] (0.14ns)   --->   "%xor_ln571_3 = xor i1 %icmp_ln571_4, i1 1"   --->   Operation 249 'xor' 'xor_ln571_3' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_5)   --->   "%and_ln582_4 = and i1 %icmp_ln582_4, i1 %xor_ln571_3"   --->   Operation 250 'and' 'and_ln582_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 251 [1/1] (0.14ns)   --->   "%or_ln582_3 = or i1 %icmp_ln571_4, i1 %icmp_ln582_4"   --->   Operation 251 'or' 'or_ln582_3' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_3)   --->   "%xor_ln582_3 = xor i1 %or_ln582_3, i1 1"   --->   Operation 252 'xor' 'xor_ln582_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 253 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln581_3 = and i1 %icmp_ln581_4, i1 %xor_ln582_3"   --->   Operation 253 'and' 'and_ln581_3' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 254 [1/1] (0.14ns)   --->   "%and_ln585_6 = and i1 %and_ln581_3, i1 %icmp_ln585_4"   --->   Operation 254 'and' 'and_ln585_6' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_3)   --->   "%xor_ln585_1 = xor i1 %icmp_ln585_4, i1 1"   --->   Operation 255 'xor' 'xor_ln585_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_3)   --->   "%and_ln585_7 = and i1 %and_ln581_3, i1 %xor_ln585_1"   --->   Operation 256 'and' 'and_ln585_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_4)   --->   "%or_ln581_3 = or i1 %or_ln582_3, i1 %icmp_ln581_4"   --->   Operation 257 'or' 'or_ln581_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_4)   --->   "%xor_ln581_3 = xor i1 %or_ln581_3, i1 1"   --->   Operation 258 'xor' 'xor_ln581_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 259 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln603_4 = and i1 %icmp_ln603_4, i1 %xor_ln581_3"   --->   Operation 259 'and' 'and_ln603_4' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 260 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln603_3 = or i1 %and_ln603_4, i1 %and_ln585_7"   --->   Operation 260 'or' 'or_ln603_3' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 261 [1/1] (1.35ns) (out node of the LUT)   --->   "%select_ln603_1 = select i1 %and_ln585_6, i32 %trunc_ln586_11, i32 %trunc_ln583_4"   --->   Operation 261 'select' 'select_ln603_1' <Predicate = true> <Delay = 1.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_5)   --->   "%or_ln603_4 = or i1 %and_ln585_6, i1 %and_ln582_4"   --->   Operation 262 'or' 'or_ln603_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 263 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln603_5 = or i1 %or_ln603_3, i1 %or_ln603_4"   --->   Operation 263 'or' 'or_ln603_5' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.67>
ST_15 : Operation 264 [2/2] (1.67ns)   --->   "%d = fpext i32 %v_assign"   --->   Operation 264 'fpext' 'd' <Predicate = true> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%sext_ln581_4 = sext i12 %sh_amt_4"   --->   Operation 265 'sext' 'sext_ln581_4' <Predicate = (and_ln603_4 & or_ln603_3)> <Delay = 0.00>
ST_15 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%bitcast_ln702_8 = bitcast i32 %v_assign_s" [PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 266 'bitcast' 'bitcast_ln702_8' <Predicate = (!and_ln603_4 & or_ln603_3)> <Delay = 0.00>
ST_15 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%tmp_134 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln702_8, i32 31"   --->   Operation 267 'bitselect' 'tmp_134' <Predicate = (!and_ln603_4 & or_ln603_3)> <Delay = 0.00>
ST_15 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%select_ln588 = select i1 %tmp_134, i32 4294967295, i32 0"   --->   Operation 268 'select' 'select_ln588' <Predicate = (!and_ln603_4 & or_ln603_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%shl_ln604_4 = shl i32 %trunc_ln583_4, i32 %sext_ln581_4"   --->   Operation 269 'shl' 'shl_ln604_4' <Predicate = (and_ln603_4 & or_ln603_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%select_ln603 = select i1 %and_ln603_4, i32 %shl_ln604_4, i32 %select_ln588"   --->   Operation 270 'select' 'select_ln603' <Predicate = (or_ln603_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 271 [1/1] (1.27ns) (out node of the LUT)   --->   "%select_ln603_2 = select i1 %or_ln603_3, i32 %select_ln603, i32 %select_ln603_1"   --->   Operation 271 'select' 'select_ln603_2' <Predicate = true> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node and_ln1495_3)   --->   "%tmp_140 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln603_2, i32 31"   --->   Operation 272 'bitselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node and_ln1495_3)   --->   "%and_ln1495_2 = and i1 %or_ln603_5, i1 %tmp_140"   --->   Operation 273 'and' 'and_ln1495_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 274 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln1495_3 = and i1 %and_ln1495_2, i1 %xor_ln571_3"   --->   Operation 274 'and' 'and_ln1495_3' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 275 [1/1] (0.00ns)   --->   "%br_ln330 = br i1 %and_ln1495_3, void %_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit._crit_edge.i, void %_ifconv123" [PartitionAcceleratorHLS/src/system.cpp:330->PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 275 'br' 'br_ln330' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 276 [1/1] (0.00ns)   --->   "%write_ln331 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_bound, i32 %j" [PartitionAcceleratorHLS/src/system.cpp:331->PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 276 'write' 'write_ln331' <Predicate = (and_ln1495_3)> <Delay = 0.00>
ST_15 : Operation 277 [2/2] (1.67ns)   --->   "%d_4 = fpext i32 %bitcast_ln351_6"   --->   Operation 277 'fpext' 'd_4' <Predicate = (and_ln1495_3)> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.65>
ST_16 : Operation 278 [1/2] (1.67ns)   --->   "%d = fpext i32 %v_assign"   --->   Operation 278 'fpext' 'd' <Predicate = true> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 279 [1/1] (0.00ns)   --->   "%ireg = bitcast i64 %d" [PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 279 'bitcast' 'ireg' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln555 = trunc i64 %ireg"   --->   Operation 280 'trunc' 'trunc_ln555' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 281 [1/1] (0.00ns)   --->   "%p_Result_235 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 281 'bitselect' 'p_Result_235' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 282 [1/1] (0.00ns)   --->   "%exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62"   --->   Operation 282 'partselect' 'exp_tmp' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln455 = zext i11 %exp_tmp" [PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 283 'zext' 'zext_ln455' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg"   --->   Operation 284 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 285 [1/1] (0.00ns)   --->   "%p_Result_236 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565"   --->   Operation 285 'bitconcatenate' 'p_Result_236' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln569 = zext i53 %p_Result_236"   --->   Operation 286 'zext' 'zext_ln569' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 287 [1/1] (1.31ns)   --->   "%man_V_16 = sub i54 0, i54 %zext_ln569" [PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 287 'sub' 'man_V_16' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 288 [1/1] (0.33ns)   --->   "%man_V_17 = select i1 %p_Result_235, i54 %man_V_16, i54 %zext_ln569"   --->   Operation 288 'select' 'man_V_17' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 289 [1/1] (1.14ns)   --->   "%icmp_ln571 = icmp_eq  i63 %trunc_ln555, i63 0"   --->   Operation 289 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 290 [1/1] (0.99ns)   --->   "%F2 = sub i12 1075, i12 %zext_ln455"   --->   Operation 290 'sub' 'F2' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 291 [1/1] (0.82ns)   --->   "%icmp_ln581 = icmp_sgt  i12 %F2, i12 20"   --->   Operation 291 'icmp' 'icmp_ln581' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 292 [1/1] (0.99ns)   --->   "%add_ln581 = add i12 %F2, i12 4076"   --->   Operation 292 'add' 'add_ln581' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 293 [1/1] (0.99ns)   --->   "%sub_ln581 = sub i12 20, i12 %F2"   --->   Operation 293 'sub' 'sub_ln581' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 294 [1/1] (0.36ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581"   --->   Operation 294 'select' 'sh_amt' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 295 [1/1] (0.82ns)   --->   "%icmp_ln582 = icmp_eq  i12 %F2, i12 20"   --->   Operation 295 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 296 [1/1] (0.82ns)   --->   "%icmp_ln585 = icmp_ult  i12 %sh_amt, i12 54"   --->   Operation 296 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_126 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt, i32 5, i32 11"   --->   Operation 297 'partselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 298 [1/1] (0.71ns)   --->   "%icmp_ln603 = icmp_eq  i7 %tmp_126, i7 0"   --->   Operation 298 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_4)   --->   "%trunc_ln586 = trunc i12 %sh_amt"   --->   Operation 299 'trunc' 'trunc_ln586' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_4)   --->   "%zext_ln586 = zext i6 %trunc_ln586"   --->   Operation 300 'zext' 'zext_ln586' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_4)   --->   "%ashr_ln586 = ashr i54 %man_V_17, i54 %zext_ln586"   --->   Operation 301 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 302 [1/1] (0.14ns)   --->   "%or_ln582 = or i1 %icmp_ln571, i1 %icmp_ln582"   --->   Operation 302 'or' 'or_ln582' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, i1 1"   --->   Operation 303 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 304 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, i1 %xor_ln582"   --->   Operation 304 'and' 'and_ln581' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 305 [1/1] (0.14ns)   --->   "%and_ln585 = and i1 %and_ln581, i1 %icmp_ln585"   --->   Operation 305 'and' 'and_ln585' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%xor_ln585 = xor i1 %icmp_ln585, i1 1"   --->   Operation 306 'xor' 'xor_ln585' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%and_ln585_5 = and i1 %and_ln581, i1 %xor_ln585"   --->   Operation 307 'and' 'and_ln585_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, i1 %icmp_ln581"   --->   Operation 308 'or' 'or_ln581' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, i1 1"   --->   Operation 309 'xor' 'xor_ln581' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 310 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603, i1 %xor_ln581"   --->   Operation 310 'and' 'and_ln603' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 311 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln603 = or i1 %and_ln603, i1 %and_ln585_5"   --->   Operation 311 'or' 'or_ln603' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_4)   --->   "%tmp_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %ashr_ln586, i32 31"   --->   Operation 312 'bitselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_4)   --->   "%tmp_137 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %man_V_17, i32 31"   --->   Operation 313 'bitselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 314 [1/1] (1.35ns) (out node of the LUT)   --->   "%select_ln603_4 = select i1 %and_ln585, i1 %tmp_136, i1 %tmp_137"   --->   Operation 314 'select' 'select_ln603_4' <Predicate = true> <Delay = 1.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 315 [1/2] (1.67ns)   --->   "%d_4 = fpext i32 %bitcast_ln351_6"   --->   Operation 315 'fpext' 'd_4' <Predicate = (and_ln1495_3)> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 316 [1/1] (0.00ns)   --->   "%ireg_6 = bitcast i64 %d_4" [PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 316 'bitcast' 'ireg_6' <Predicate = (and_ln1495_3)> <Delay = 0.00>
ST_16 : Operation 317 [1/1] (0.00ns)   --->   "%trunc_ln555_6 = trunc i64 %ireg_6"   --->   Operation 317 'trunc' 'trunc_ln555_6' <Predicate = (and_ln1495_3)> <Delay = 0.00>
ST_16 : Operation 318 [1/1] (0.00ns)   --->   "%p_Result_246 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_6, i32 63"   --->   Operation 318 'bitselect' 'p_Result_246' <Predicate = (and_ln1495_3)> <Delay = 0.00>
ST_16 : Operation 319 [1/1] (0.00ns)   --->   "%exp_tmp_6 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_6, i32 52, i32 62"   --->   Operation 319 'partselect' 'exp_tmp_6' <Predicate = (and_ln1495_3)> <Delay = 0.00>
ST_16 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln455_6 = zext i11 %exp_tmp_6" [PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 320 'zext' 'zext_ln455_6' <Predicate = (and_ln1495_3)> <Delay = 0.00>
ST_16 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln565_6 = trunc i64 %ireg_6"   --->   Operation 321 'trunc' 'trunc_ln565_6' <Predicate = (and_ln1495_3)> <Delay = 0.00>
ST_16 : Operation 322 [1/1] (0.00ns)   --->   "%p_Result_247 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_6"   --->   Operation 322 'bitconcatenate' 'p_Result_247' <Predicate = (and_ln1495_3)> <Delay = 0.00>
ST_16 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln569_6 = zext i53 %p_Result_247"   --->   Operation 323 'zext' 'zext_ln569_6' <Predicate = (and_ln1495_3)> <Delay = 0.00>
ST_16 : Operation 324 [1/1] (1.31ns)   --->   "%man_V_25 = sub i54 0, i54 %zext_ln569_6" [PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 324 'sub' 'man_V_25' <Predicate = (and_ln1495_3)> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 325 [1/1] (0.33ns)   --->   "%man_V_26 = select i1 %p_Result_246, i54 %man_V_25, i54 %zext_ln569_6"   --->   Operation 325 'select' 'man_V_26' <Predicate = (and_ln1495_3)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 326 [1/1] (1.14ns)   --->   "%icmp_ln571_6 = icmp_eq  i63 %trunc_ln555_6, i63 0"   --->   Operation 326 'icmp' 'icmp_ln571_6' <Predicate = (and_ln1495_3)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 327 [1/1] (0.99ns)   --->   "%F2_6 = sub i12 1075, i12 %zext_ln455_6"   --->   Operation 327 'sub' 'F2_6' <Predicate = (and_ln1495_3)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 328 [1/1] (0.82ns)   --->   "%icmp_ln581_6 = icmp_sgt  i12 %F2_6, i12 20"   --->   Operation 328 'icmp' 'icmp_ln581_6' <Predicate = (and_ln1495_3)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 329 [1/1] (0.99ns)   --->   "%add_ln581_6 = add i12 %F2_6, i12 4076"   --->   Operation 329 'add' 'add_ln581_6' <Predicate = (and_ln1495_3)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 330 [1/1] (0.99ns)   --->   "%sub_ln581_6 = sub i12 20, i12 %F2_6"   --->   Operation 330 'sub' 'sub_ln581_6' <Predicate = (and_ln1495_3)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 331 [1/1] (0.36ns)   --->   "%sh_amt_6 = select i1 %icmp_ln581_6, i12 %add_ln581_6, i12 %sub_ln581_6"   --->   Operation 331 'select' 'sh_amt_6' <Predicate = (and_ln1495_3)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_10)   --->   "%sext_ln581_6 = sext i12 %sh_amt_6"   --->   Operation 332 'sext' 'sext_ln581_6' <Predicate = (and_ln1495_3)> <Delay = 0.00>
ST_16 : Operation 333 [1/1] (0.82ns)   --->   "%icmp_ln582_6 = icmp_eq  i12 %F2_6, i12 20"   --->   Operation 333 'icmp' 'icmp_ln582_6' <Predicate = (and_ln1495_3)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln583_6 = trunc i54 %man_V_26"   --->   Operation 334 'trunc' 'trunc_ln583_6' <Predicate = (and_ln1495_3)> <Delay = 0.00>
ST_16 : Operation 335 [1/1] (0.82ns)   --->   "%icmp_ln585_6 = icmp_ult  i12 %sh_amt_6, i12 54"   --->   Operation 335 'icmp' 'icmp_ln585_6' <Predicate = (and_ln1495_3)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_142 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_6, i32 5, i32 11"   --->   Operation 336 'partselect' 'tmp_142' <Predicate = (and_ln1495_3)> <Delay = 0.00>
ST_16 : Operation 337 [1/1] (0.71ns)   --->   "%icmp_ln603_6 = icmp_eq  i7 %tmp_142, i7 0"   --->   Operation 337 'icmp' 'icmp_ln603_6' <Predicate = (and_ln1495_3)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_10)   --->   "%trunc_ln586_14 = trunc i12 %sh_amt_6"   --->   Operation 338 'trunc' 'trunc_ln586_14' <Predicate = (and_ln1495_3)> <Delay = 0.00>
ST_16 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_10)   --->   "%zext_ln586_6 = zext i6 %trunc_ln586_14"   --->   Operation 339 'zext' 'zext_ln586_6' <Predicate = (and_ln1495_3)> <Delay = 0.00>
ST_16 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_10)   --->   "%ashr_ln586_6 = ashr i54 %man_V_26, i54 %zext_ln586_6"   --->   Operation 340 'ashr' 'ashr_ln586_6' <Predicate = (and_ln1495_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_10)   --->   "%trunc_ln586_15 = trunc i54 %ashr_ln586_6"   --->   Operation 341 'trunc' 'trunc_ln586_15' <Predicate = (and_ln1495_3)> <Delay = 0.00>
ST_16 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_10)   --->   "%shl_ln604_6 = shl i32 %trunc_ln583_6, i32 %sext_ln581_6"   --->   Operation 342 'shl' 'shl_ln604_6' <Predicate = (and_ln1495_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_9)   --->   "%xor_ln571_5 = xor i1 %icmp_ln571_6, i1 1"   --->   Operation 343 'xor' 'xor_ln571_5' <Predicate = (and_ln1495_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_9)   --->   "%and_ln582_6 = and i1 %icmp_ln582_6, i1 %xor_ln571_5"   --->   Operation 344 'and' 'and_ln582_6' <Predicate = (and_ln1495_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 345 [1/1] (0.14ns)   --->   "%or_ln582_5 = or i1 %icmp_ln571_6, i1 %icmp_ln582_6"   --->   Operation 345 'or' 'or_ln582_5' <Predicate = (and_ln1495_3)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_5)   --->   "%xor_ln582_5 = xor i1 %or_ln582_5, i1 1"   --->   Operation 346 'xor' 'xor_ln582_5' <Predicate = (and_ln1495_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 347 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln581_5 = and i1 %icmp_ln581_6, i1 %xor_ln582_5"   --->   Operation 347 'and' 'and_ln581_5' <Predicate = (and_ln1495_3)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_11)   --->   "%and_ln585_10 = and i1 %and_ln581_5, i1 %icmp_ln585_6"   --->   Operation 348 'and' 'and_ln585_10' <Predicate = (and_ln1495_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_6)   --->   "%or_ln581_5 = or i1 %or_ln582_5, i1 %icmp_ln581_6"   --->   Operation 349 'or' 'or_ln581_5' <Predicate = (and_ln1495_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_6)   --->   "%xor_ln581_5 = xor i1 %or_ln581_5, i1 1"   --->   Operation 350 'xor' 'xor_ln581_5' <Predicate = (and_ln1495_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 351 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln603_6 = and i1 %icmp_ln603_6, i1 %xor_ln581_5"   --->   Operation 351 'and' 'and_ln603_6' <Predicate = (and_ln1495_3)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node or_ln585_3)   --->   "%xor_ln585_3 = xor i1 %icmp_ln585_6, i1 1"   --->   Operation 352 'xor' 'xor_ln585_3' <Predicate = (and_ln1495_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node or_ln585_3)   --->   "%and_ln585_11 = and i1 %and_ln581_5, i1 %xor_ln585_3"   --->   Operation 353 'and' 'and_ln585_11' <Predicate = (and_ln1495_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 354 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln585_3 = or i1 %and_ln585_11, i1 %icmp_ln571_6"   --->   Operation 354 'or' 'or_ln585_3' <Predicate = (and_ln1495_3)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_10)   --->   "%select_ln585_8 = select i1 %and_ln603_6, i32 %shl_ln604_6, i32 %trunc_ln586_15"   --->   Operation 355 'select' 'select_ln585_8' <Predicate = (and_ln1495_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_11)   --->   "%or_ln585_4 = or i1 %and_ln603_6, i1 %and_ln585_10"   --->   Operation 356 'or' 'or_ln585_4' <Predicate = (and_ln1495_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 357 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln585_9 = select i1 %and_ln582_6, i32 %trunc_ln583_6, i32 0"   --->   Operation 357 'select' 'select_ln585_9' <Predicate = (and_ln1495_3)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 358 [1/1] (1.35ns) (out node of the LUT)   --->   "%select_ln585_10 = select i1 %or_ln585_3, i32 0, i32 %select_ln585_8"   --->   Operation 358 'select' 'select_ln585_10' <Predicate = (and_ln1495_3)> <Delay = 1.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_11)   --->   "%or_ln585_5 = or i1 %or_ln585_3, i1 %or_ln585_4"   --->   Operation 359 'or' 'or_ln585_5' <Predicate = (and_ln1495_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 360 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln585_11 = select i1 %or_ln585_5, i32 %select_ln585_10, i32 %select_ln585_9"   --->   Operation 360 'select' 'select_ln585_11' <Predicate = (and_ln1495_3)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 361 [1/1] (0.00ns)   --->   "%store_ln332 = store i32 %select_ln585_11, i32 %rbVal_constprop" [PartitionAcceleratorHLS/src/system.cpp:332->PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 361 'store' 'store_ln332' <Predicate = (and_ln1495_3)> <Delay = 0.00>
ST_16 : Operation 362 [1/1] (0.00ns)   --->   "%br_ln334 = br void %_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit._crit_edge.i" [PartitionAcceleratorHLS/src/system.cpp:334->PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 362 'br' 'br_ln334' <Predicate = (and_ln1495_3)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 1.67>
ST_17 : Operation 363 [1/1] (0.00ns)   --->   "%specloopname_ln314 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [PartitionAcceleratorHLS/src/system.cpp:314->PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 363 'specloopname' 'specloopname_ln314' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_5)   --->   "%sext_ln581 = sext i12 %sh_amt"   --->   Operation 364 'sext' 'sext_ln581' <Predicate = (and_ln603 & or_ln603)> <Delay = 0.00>
ST_17 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_5)   --->   "%trunc_ln583 = trunc i54 %man_V_17"   --->   Operation 365 'trunc' 'trunc_ln583' <Predicate = (and_ln603 & or_ln603)> <Delay = 0.00>
ST_17 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_5)   --->   "%bitcast_ln702 = bitcast i32 %v_assign" [PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 366 'bitcast' 'bitcast_ln702' <Predicate = (!and_ln603 & or_ln603)> <Delay = 0.00>
ST_17 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_5)   --->   "%tmp_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln702, i32 31"   --->   Operation 367 'bitselect' 'tmp_127' <Predicate = (!and_ln603 & or_ln603)> <Delay = 0.00>
ST_17 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_5)   --->   "%shl_ln604 = shl i32 %trunc_ln583, i32 %sext_ln581"   --->   Operation 368 'shl' 'shl_ln604' <Predicate = (and_ln603 & or_ln603)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 369 [1/1] (0.14ns)   --->   "%xor_ln571 = xor i1 %icmp_ln571, i1 1"   --->   Operation 369 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node and_ln1495_1)   --->   "%and_ln582 = and i1 %icmp_ln582, i1 %xor_ln571"   --->   Operation 370 'and' 'and_ln582' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node and_ln1495_1)   --->   "%or_ln603_1 = or i1 %and_ln585, i1 %and_ln582"   --->   Operation 371 'or' 'or_ln603_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node and_ln1495_1)   --->   "%or_ln603_2 = or i1 %or_ln603, i1 %or_ln603_1"   --->   Operation 372 'or' 'or_ln603_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_5)   --->   "%tmp_135 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln604, i32 31"   --->   Operation 373 'bitselect' 'tmp_135' <Predicate = (and_ln603 & or_ln603)> <Delay = 0.00>
ST_17 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_5)   --->   "%select_ln588_3 = select i1 %tmp_127, i1 1, i1 0"   --->   Operation 374 'select' 'select_ln588_3' <Predicate = (!and_ln603 & or_ln603)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_5)   --->   "%select_ln603_3 = select i1 %and_ln603, i1 %tmp_135, i1 %select_ln588_3"   --->   Operation 375 'select' 'select_ln603_3' <Predicate = (or_ln603)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 376 [1/1] (1.27ns) (out node of the LUT)   --->   "%select_ln603_5 = select i1 %or_ln603, i1 %select_ln603_3, i1 %select_ln603_4"   --->   Operation 376 'select' 'select_ln603_5' <Predicate = true> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node and_ln1495_1)   --->   "%and_ln1495 = and i1 %or_ln603_2, i1 %select_ln603_5"   --->   Operation 377 'and' 'and_ln1495' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 378 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln1495_1 = and i1 %and_ln1495, i1 %xor_ln571"   --->   Operation 378 'and' 'and_ln1495_1' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 379 [1/1] (0.00ns)   --->   "%br_ln324 = br i1 %and_ln1495_1, void %_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i, void %_ifconv" [PartitionAcceleratorHLS/src/system.cpp:324->PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 379 'br' 'br_ln324' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 380 [1/1] (0.00ns)   --->   "%write_ln325 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %left_bound, i32 %j" [PartitionAcceleratorHLS/src/system.cpp:325->PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 380 'write' 'write_ln325' <Predicate = (and_ln1495_1)> <Delay = 0.00>
ST_17 : Operation 381 [2/2] (1.67ns)   --->   "%d_3 = fpext i32 %bitcast_ln351"   --->   Operation 381 'fpext' 'd_3' <Predicate = (and_ln1495_1)> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.65>
ST_18 : Operation 382 [1/2] (1.67ns)   --->   "%d_3 = fpext i32 %bitcast_ln351"   --->   Operation 382 'fpext' 'd_3' <Predicate = (and_ln1495_1)> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 383 [1/1] (0.00ns)   --->   "%ireg_5 = bitcast i64 %d_3" [PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 383 'bitcast' 'ireg_5' <Predicate = (and_ln1495_1)> <Delay = 0.00>
ST_18 : Operation 384 [1/1] (0.00ns)   --->   "%trunc_ln555_5 = trunc i64 %ireg_5"   --->   Operation 384 'trunc' 'trunc_ln555_5' <Predicate = (and_ln1495_1)> <Delay = 0.00>
ST_18 : Operation 385 [1/1] (0.00ns)   --->   "%p_Result_244 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_5, i32 63"   --->   Operation 385 'bitselect' 'p_Result_244' <Predicate = (and_ln1495_1)> <Delay = 0.00>
ST_18 : Operation 386 [1/1] (0.00ns)   --->   "%exp_tmp_5 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_5, i32 52, i32 62"   --->   Operation 386 'partselect' 'exp_tmp_5' <Predicate = (and_ln1495_1)> <Delay = 0.00>
ST_18 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln455_5 = zext i11 %exp_tmp_5" [PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 387 'zext' 'zext_ln455_5' <Predicate = (and_ln1495_1)> <Delay = 0.00>
ST_18 : Operation 388 [1/1] (0.00ns)   --->   "%trunc_ln565_5 = trunc i64 %ireg_5"   --->   Operation 388 'trunc' 'trunc_ln565_5' <Predicate = (and_ln1495_1)> <Delay = 0.00>
ST_18 : Operation 389 [1/1] (0.00ns)   --->   "%p_Result_245 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_5"   --->   Operation 389 'bitconcatenate' 'p_Result_245' <Predicate = (and_ln1495_1)> <Delay = 0.00>
ST_18 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln569_5 = zext i53 %p_Result_245"   --->   Operation 390 'zext' 'zext_ln569_5' <Predicate = (and_ln1495_1)> <Delay = 0.00>
ST_18 : Operation 391 [1/1] (1.31ns)   --->   "%man_V_22 = sub i54 0, i54 %zext_ln569_5" [PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 391 'sub' 'man_V_22' <Predicate = (and_ln1495_1)> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 392 [1/1] (0.33ns)   --->   "%man_V_23 = select i1 %p_Result_244, i54 %man_V_22, i54 %zext_ln569_5"   --->   Operation 392 'select' 'man_V_23' <Predicate = (and_ln1495_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 393 [1/1] (1.14ns)   --->   "%icmp_ln571_5 = icmp_eq  i63 %trunc_ln555_5, i63 0"   --->   Operation 393 'icmp' 'icmp_ln571_5' <Predicate = (and_ln1495_1)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 394 [1/1] (0.99ns)   --->   "%F2_5 = sub i12 1075, i12 %zext_ln455_5"   --->   Operation 394 'sub' 'F2_5' <Predicate = (and_ln1495_1)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 395 [1/1] (0.82ns)   --->   "%icmp_ln581_5 = icmp_sgt  i12 %F2_5, i12 20"   --->   Operation 395 'icmp' 'icmp_ln581_5' <Predicate = (and_ln1495_1)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 396 [1/1] (0.99ns)   --->   "%add_ln581_5 = add i12 %F2_5, i12 4076"   --->   Operation 396 'add' 'add_ln581_5' <Predicate = (and_ln1495_1)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 397 [1/1] (0.99ns)   --->   "%sub_ln581_5 = sub i12 20, i12 %F2_5"   --->   Operation 397 'sub' 'sub_ln581_5' <Predicate = (and_ln1495_1)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 398 [1/1] (0.36ns)   --->   "%sh_amt_5 = select i1 %icmp_ln581_5, i12 %add_ln581_5, i12 %sub_ln581_5"   --->   Operation 398 'select' 'sh_amt_5' <Predicate = (and_ln1495_1)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_6)   --->   "%sext_ln581_5 = sext i12 %sh_amt_5"   --->   Operation 399 'sext' 'sext_ln581_5' <Predicate = (and_ln1495_1)> <Delay = 0.00>
ST_18 : Operation 400 [1/1] (0.82ns)   --->   "%icmp_ln582_5 = icmp_eq  i12 %F2_5, i12 20"   --->   Operation 400 'icmp' 'icmp_ln582_5' <Predicate = (and_ln1495_1)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 401 [1/1] (0.00ns)   --->   "%trunc_ln583_5 = trunc i54 %man_V_23"   --->   Operation 401 'trunc' 'trunc_ln583_5' <Predicate = (and_ln1495_1)> <Delay = 0.00>
ST_18 : Operation 402 [1/1] (0.82ns)   --->   "%icmp_ln585_5 = icmp_ult  i12 %sh_amt_5, i12 54"   --->   Operation 402 'icmp' 'icmp_ln585_5' <Predicate = (and_ln1495_1)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_139 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_5, i32 5, i32 11"   --->   Operation 403 'partselect' 'tmp_139' <Predicate = (and_ln1495_1)> <Delay = 0.00>
ST_18 : Operation 404 [1/1] (0.71ns)   --->   "%icmp_ln603_5 = icmp_eq  i7 %tmp_139, i7 0"   --->   Operation 404 'icmp' 'icmp_ln603_5' <Predicate = (and_ln1495_1)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_6)   --->   "%trunc_ln586_12 = trunc i12 %sh_amt_5"   --->   Operation 405 'trunc' 'trunc_ln586_12' <Predicate = (and_ln1495_1)> <Delay = 0.00>
ST_18 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_6)   --->   "%zext_ln586_5 = zext i6 %trunc_ln586_12"   --->   Operation 406 'zext' 'zext_ln586_5' <Predicate = (and_ln1495_1)> <Delay = 0.00>
ST_18 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_6)   --->   "%ashr_ln586_5 = ashr i54 %man_V_23, i54 %zext_ln586_5"   --->   Operation 407 'ashr' 'ashr_ln586_5' <Predicate = (and_ln1495_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_6)   --->   "%trunc_ln586_13 = trunc i54 %ashr_ln586_5"   --->   Operation 408 'trunc' 'trunc_ln586_13' <Predicate = (and_ln1495_1)> <Delay = 0.00>
ST_18 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_6)   --->   "%shl_ln604_5 = shl i32 %trunc_ln583_5, i32 %sext_ln581_5"   --->   Operation 409 'shl' 'shl_ln604_5' <Predicate = (and_ln1495_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_5)   --->   "%xor_ln571_4 = xor i1 %icmp_ln571_5, i1 1"   --->   Operation 410 'xor' 'xor_ln571_4' <Predicate = (and_ln1495_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_5)   --->   "%and_ln582_5 = and i1 %icmp_ln582_5, i1 %xor_ln571_4"   --->   Operation 411 'and' 'and_ln582_5' <Predicate = (and_ln1495_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 412 [1/1] (0.14ns)   --->   "%or_ln582_4 = or i1 %icmp_ln571_5, i1 %icmp_ln582_5"   --->   Operation 412 'or' 'or_ln582_4' <Predicate = (and_ln1495_1)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_4)   --->   "%xor_ln582_4 = xor i1 %or_ln582_4, i1 1"   --->   Operation 413 'xor' 'xor_ln582_4' <Predicate = (and_ln1495_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 414 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln581_4 = and i1 %icmp_ln581_5, i1 %xor_ln582_4"   --->   Operation 414 'and' 'and_ln581_4' <Predicate = (and_ln1495_1)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_7)   --->   "%and_ln585_8 = and i1 %and_ln581_4, i1 %icmp_ln585_5"   --->   Operation 415 'and' 'and_ln585_8' <Predicate = (and_ln1495_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_5)   --->   "%or_ln581_4 = or i1 %or_ln582_4, i1 %icmp_ln581_5"   --->   Operation 416 'or' 'or_ln581_4' <Predicate = (and_ln1495_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_5)   --->   "%xor_ln581_4 = xor i1 %or_ln581_4, i1 1"   --->   Operation 417 'xor' 'xor_ln581_4' <Predicate = (and_ln1495_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 418 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln603_5 = and i1 %icmp_ln603_5, i1 %xor_ln581_4"   --->   Operation 418 'and' 'and_ln603_5' <Predicate = (and_ln1495_1)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node or_ln585)   --->   "%xor_ln585_2 = xor i1 %icmp_ln585_5, i1 1"   --->   Operation 419 'xor' 'xor_ln585_2' <Predicate = (and_ln1495_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node or_ln585)   --->   "%and_ln585_9 = and i1 %and_ln581_4, i1 %xor_ln585_2"   --->   Operation 420 'and' 'and_ln585_9' <Predicate = (and_ln1495_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 421 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln585 = or i1 %and_ln585_9, i1 %icmp_ln571_5"   --->   Operation 421 'or' 'or_ln585' <Predicate = (and_ln1495_1)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_6)   --->   "%select_ln585 = select i1 %and_ln603_5, i32 %shl_ln604_5, i32 %trunc_ln586_13"   --->   Operation 422 'select' 'select_ln585' <Predicate = (and_ln1495_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_7)   --->   "%or_ln585_1 = or i1 %and_ln603_5, i1 %and_ln585_8"   --->   Operation 423 'or' 'or_ln585_1' <Predicate = (and_ln1495_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 424 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln585_5 = select i1 %and_ln582_5, i32 %trunc_ln583_5, i32 0"   --->   Operation 424 'select' 'select_ln585_5' <Predicate = (and_ln1495_1)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 425 [1/1] (1.35ns) (out node of the LUT)   --->   "%select_ln585_6 = select i1 %or_ln585, i32 0, i32 %select_ln585"   --->   Operation 425 'select' 'select_ln585_6' <Predicate = (and_ln1495_1)> <Delay = 1.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_7)   --->   "%or_ln585_2 = or i1 %or_ln585, i1 %or_ln585_1"   --->   Operation 426 'or' 'or_ln585_2' <Predicate = (and_ln1495_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 427 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln585_7 = select i1 %or_ln585_2, i32 %select_ln585_6, i32 %select_ln585_5"   --->   Operation 427 'select' 'select_ln585_7' <Predicate = (and_ln1495_1)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 428 [1/1] (0.00ns)   --->   "%store_ln326 = store i32 %select_ln585_7, i32 %lbVal_constprop" [PartitionAcceleratorHLS/src/system.cpp:326->PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 428 'store' 'store_ln326' <Predicate = (and_ln1495_1)> <Delay = 0.00>
ST_18 : Operation 429 [1/1] (0.00ns)   --->   "%br_ln328 = br void %_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i" [PartitionAcceleratorHLS/src/system.cpp:328->PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 429 'br' 'br_ln328' <Predicate = (and_ln1495_1)> <Delay = 0.00>

State 19 <SV = 10> <Delay = 0.00>
ST_19 : Operation 430 [1/1] (0.00ns)   --->   "%ret_ln342 = ret" [PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 430 'ret' 'ret_ln342' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.83ns
The critical path consists of the following:
	fifo read on port 'i' (PartitionAcceleratorHLS/include/types.h:82) [18]  (2.1 ns)
	'getelementptr' operation ('num_points_addr', PartitionAcceleratorHLS/include/types.h:82) [22]  (0 ns)
	'load' operation ('num_points_load', PartitionAcceleratorHLS/include/types.h:82) on array 'num_points' [23]  (0.73 ns)

 <State 2>: 0.73ns
The critical path consists of the following:
	'load' operation ('num_points_load', PartitionAcceleratorHLS/include/types.h:82) on array 'num_points' [23]  (0.73 ns)

 <State 3>: 2.42ns
The critical path consists of the following:
	'phi' operation ('j', PartitionAcceleratorHLS/src/system.cpp:331->PartitionAcceleratorHLS/src/system.cpp:342) with incoming values : ('add_ln313', PartitionAcceleratorHLS/src/system.cpp:313->PartitionAcceleratorHLS/src/system.cpp:342) [29]  (0 ns)
	'add' operation ('add_ln314', PartitionAcceleratorHLS/src/system.cpp:314->PartitionAcceleratorHLS/src/system.cpp:342) [38]  (1.12 ns)
	'getelementptr' operation ('points_addr', PartitionAcceleratorHLS/src/system.cpp:314->PartitionAcceleratorHLS/src/system.cpp:342) [43]  (0 ns)
	'load' operation ('points_load', PartitionAcceleratorHLS/src/system.cpp:314->PartitionAcceleratorHLS/src/system.cpp:342) on array 'points' [44]  (1.3 ns)

 <State 4>: 6.63ns
The critical path consists of the following:
	'load' operation ('points_load', PartitionAcceleratorHLS/src/system.cpp:314->PartitionAcceleratorHLS/src/system.cpp:342) on array 'points' [44]  (1.3 ns)
	'sub' operation ('tmp.V') [48]  (1.14 ns)
	'select' operation ('m') [49]  (0.286 ns)
	'cttz' operation ('l') [51]  (0 ns)
	'sub' operation ('sub_ln944') [52]  (1.14 ns)
	'add' operation ('lsb_index') [53]  (1.14 ns)
	'shl' operation ('shl_ln949') [60]  (0 ns)
	'or' operation ('or_ln949_19') [61]  (0 ns)
	'and' operation ('and_ln949') [62]  (0 ns)
	'icmp' operation ('icmp_ln949') [63]  (1.28 ns)
	'select' operation ('select_ln946') [73]  (0 ns)
	'select' operation ('select_ln958') [77]  (0.345 ns)

 <State 5>: 4.22ns
The critical path consists of the following:
	'sub' operation ('sub_ln959') [70]  (1.14 ns)
	'shl' operation ('shl_ln959') [72]  (0 ns)
	'select' operation ('m') [78]  (0 ns)
	'add' operation ('m') [80]  (1.36 ns)
	'select' operation ('select_ln943') [84]  (0.4 ns)
	'add' operation ('add_ln964') [87]  (1.03 ns)
	'select' operation ('select_ln935') [92]  (0.286 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('add_i', PartitionAcceleratorHLS/src/system.cpp:316->PartitionAcceleratorHLS/src/system.cpp:342) [93]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('add_i', PartitionAcceleratorHLS/src/system.cpp:316->PartitionAcceleratorHLS/src/system.cpp:342) [93]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('add_i', PartitionAcceleratorHLS/src/system.cpp:316->PartitionAcceleratorHLS/src/system.cpp:342) [93]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('__x', PartitionAcceleratorHLS/src/system.cpp:316->PartitionAcceleratorHLS/src/system.cpp:342) [94]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('__x', PartitionAcceleratorHLS/src/system.cpp:316->PartitionAcceleratorHLS/src/system.cpp:342) [94]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('__x', PartitionAcceleratorHLS/src/system.cpp:316->PartitionAcceleratorHLS/src/system.cpp:342) [94]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	'fsub' operation ('v', PartitionAcceleratorHLS/src/system.cpp:317->PartitionAcceleratorHLS/src/system.cpp:342) [147]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	'fsub' operation ('v', PartitionAcceleratorHLS/src/system.cpp:317->PartitionAcceleratorHLS/src/system.cpp:342) [147]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	'fsub' operation ('v', PartitionAcceleratorHLS/src/system.cpp:317->PartitionAcceleratorHLS/src/system.cpp:342) [147]  (7.3 ns)

 <State 15>: 1.67ns
The critical path consists of the following:
	'fpext' operation ('d') [360]  (1.67 ns)

 <State 16>: 6.65ns
The critical path consists of the following:
	'fpext' operation ('d') [360]  (1.67 ns)
	'sub' operation ('F2') [372]  (0.996 ns)
	'add' operation ('add_ln581_6') [374]  (0.996 ns)
	'select' operation ('sh_amt') [376]  (0.369 ns)
	'icmp' operation ('icmp_ln585_6') [380]  (0.829 ns)
	'xor' operation ('xor_ln585_3') [397]  (0 ns)
	'and' operation ('and_ln585_11') [398]  (0 ns)
	'or' operation ('or_ln585_3') [399]  (0.148 ns)
	'select' operation ('select_ln585_10') [403]  (1.35 ns)
	'select' operation ('select_ln585_11') [405]  (0.286 ns)

 <State 17>: 1.67ns
The critical path consists of the following:
	'fpext' operation ('d') [305]  (1.67 ns)

 <State 18>: 6.65ns
The critical path consists of the following:
	'fpext' operation ('d') [305]  (1.67 ns)
	'sub' operation ('F2') [317]  (0.996 ns)
	'add' operation ('add_ln581_5') [319]  (0.996 ns)
	'select' operation ('sh_amt') [321]  (0.369 ns)
	'icmp' operation ('icmp_ln585_5') [325]  (0.829 ns)
	'xor' operation ('xor_ln585_2') [342]  (0 ns)
	'and' operation ('and_ln585_9') [343]  (0 ns)
	'or' operation ('or_ln585') [344]  (0.148 ns)
	'select' operation ('select_ln585_6') [348]  (1.35 ns)
	'select' operation ('select_ln585_7') [350]  (0.286 ns)

 <State 19>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
