Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Xilinx/EstructuracionP1/Divisor17_isim_beh.exe -prj C:/Xilinx/EstructuracionP1/Divisor17_beh.prj work.Divisor17 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Xilinx/EstructuracionP1/Divisor17.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling architecture behavioral of entity divisor17
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 VHDL Units
Built simulation executable C:/Xilinx/EstructuracionP1/Divisor17_isim_beh.exe
Fuse Memory Usage: 34108 KB
Fuse CPU Usage: 530 ms
