module fsm_module ( 
  input wire clk,
  input wire reset,
  input wire arm,
  input wire trigger,
  output reg alarm
);

  parameter [2:0] ARMED = 3'b001;
  parameter [2:0] TRIGGERED = 3'b010;
  parameter [2:0] DEADLOCK = 3'b100;

  reg [2:0] current_state;
  reg [2:0] next_state;

  always @(posedge clk or posedge reset) begin
    if (reset) begin
      current_state <= ARMED;
    end else begin
      current_state <= next_state;
    end
  end

  always @(current_state, arm, trigger) begin
    case (current_state)
      ARMED:
        begin
          alarm = 1'b0;
          if (arm) begin
            next_state = ARMED;
          end
          else if (trigger) begin
            next_state = TRIGGERED;
            alarm = 1'b1;
          end
          else begin
            next_state = DEADLOCK;
          end
        end
      TRIGGERED:
        begin
          alarm = 1'b1;
          if (arm) begin
            next_state = ARMED;
            alarm = 1'b0;
          end
          else if (!trigger) begin
            next_state = ARMED;
            alarm = 1'b0;
          end
          else begin
            next_state = TRIGGERED;
          end
        end
      default:
        begin
          alarm = 1'b0;
          next_state = ARMED;
        end
      DEADLOCK:
        begin
          next_state = DEADLOCK;
        end
    endcase
  end
endmodule