#-----------------------------------------------------------
# PlanAhead v14.6
# Build 269223 by xbuild on Wed Jun  5 11:17:50 MDT 2013
# Start of session at: Wed Apr 22 23:36:23 2015
# Process ID: 8104
# Log file: C:/Users/ulab/Desktop/project_6/planAhead.log
# Journal file: C:/Users/ulab/Desktop/project_6\planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
INFO: [Common 17-81] Feature available: PartialReconfiguration
open_project {C:\Users\ulab\Desktop\project_6\project_6.ppr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user repositories specified
INFO: [IP_Flow 19-816] Loaded Xilinx IP repository 'C:/Xilinx/14.6/ISE_DS/ISE/'
open_project: Time (s): elapsed = 00:00:13 . Memory (MB): peak = 413.063 ; gain = 63.340
reset_run impl_1
reset_run: Time (s): elapsed = 00:00:08 . Memory (MB): peak = 478.594 ; gain = 1.520
reset_run synth_1
reset_run: Time (s): elapsed = 00:00:08 . Memory (MB): peak = 507.578 ; gain = 28.605
launch_runs synth_1
[Wed Apr 22 23:56:50 2015] Launched synth_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/synth_1/runme.log
launch_runs impl_1
Release 14.6 - ngc2edif P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.6 - ngc2edif P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_level.ngc ...
WARNING:NetListWriters:298 - No output is written to top_level.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:304 - Port bus Write_Length[17 : 0] on block PSRAM is not
   reconstructed, because there are some missing bus pins.
WARNING:NetListWriters:306 - Signal bus counter<8 : 0> on block PSRAM is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus registerPointer[2]_Decoder_17_OUT<5 : 0>
   on block color_change is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus vBlankUpper<7 : 0> on block top_level is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus coorData<33 : 17> on block top_level is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus PSRAM_write_length<10 : 0> on block
   top_level is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top_level.edif ...
ngc2edif: Total memory usage is 62084 kilobytes

Parsing EDIF File [./project_6.data/cache/top_level_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/top_level_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_1/keyboardROM.ngc' for (cell view 'keyboardROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/keyboardROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/keyboardROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_2/LCDinitROM.ngc' for (cell view 'LCDinitROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/LCDinitROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/LCDinitROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_4/reconnROM.ngc' for (cell view 'reconnROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/reconnROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/reconnROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_3/connLostROM.ngc' for (cell view 'connLostROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/connLostROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/connLostROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_5/PSRAM_Buffer.ngc' for (cell view 'PSRAM_Buffer', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/PSRAM_Buffer_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/PSRAM_Buffer_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_0/CGROM.ngc' for (cell view 'CGROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/CGROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/CGROM_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 696 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/artix7/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/drc.xml
Parsing UCF File [C:/Users/ulab/Desktop/project_6/project_6.srcs/constrs_1/imports/import VHDL/Nexys4_Master.ucf]
Finished Parsing UCF File [C:/Users/ulab/Desktop/project_6/project_6.srcs/constrs_1/imports/import VHDL/Nexys4_Master.ucf]
[Wed Apr 22 23:57:54 2015] Launched impl_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/impl_1/runme.log
launch_runs: Time (s): elapsed = 00:00:28 . Memory (MB): peak = 676.320 ; gain = 168.742
launch_runs impl_1 -to_step Bitgen
[Thu Apr 23 00:01:45 2015] Launched impl_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/impl_1/runme.log
launch_impact 
INFO: [Chipscope 16-8] Launching iMPACT with command: impact.exe -intstyle pa -mode bscan -port auto -autoassign -b C:/Users/ulab/Desktop/project_6/project_6.runs/impl_1/top_level.bit
import_files -norecurse {{C:/Users/ulab/Desktop/import VHDL/SPI_Controller.vhd}}
reset_run synth_1
launch_runs synth_1
[Thu Apr 23 00:43:34 2015] Launched synth_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Thu Apr 23 00:44:32 2015] Launched synth_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Thu Apr 23 00:47:14 2015] Launched synth_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Thu Apr 23 00:48:04 2015] Launched synth_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Thu Apr 23 00:49:19 2015] Launched synth_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/synth_1/runme.log
launch_runs impl_1
Release 14.6 - ngc2edif P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.6 - ngc2edif P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_level.ngc ...
WARNING:NetListWriters:298 - No output is written to top_level.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:304 - Port bus Write_Length[17 : 0] on block PSRAM is not
   reconstructed, because there are some missing bus pins.
WARNING:NetListWriters:306 - Signal bus counter<8 : 0> on block PSRAM is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus registerPointer[2]_Decoder_17_OUT<5 : 0>
   on block color_change is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus vBlankUpper<7 : 0> on block top_level is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus coorData<33 : 17> on block top_level is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus PSRAM_write_length<10 : 0> on block
   top_level is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top_level.edif ...
ngc2edif: Total memory usage is 61828 kilobytes

Parsing EDIF File [./project_6.data/cache/top_level_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/top_level_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_1/keyboardROM.ngc' for (cell view 'keyboardROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/keyboardROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/keyboardROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_2/LCDinitROM.ngc' for (cell view 'LCDinitROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/LCDinitROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/LCDinitROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_4/reconnROM.ngc' for (cell view 'reconnROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/reconnROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/reconnROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_3/connLostROM.ngc' for (cell view 'connLostROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/connLostROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/connLostROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_5/PSRAM_Buffer.ngc' for (cell view 'PSRAM_Buffer', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/PSRAM_Buffer_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/PSRAM_Buffer_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_0/CGROM.ngc' for (cell view 'CGROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/CGROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/CGROM_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 731 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Parsing UCF File [C:/Users/ulab/Desktop/project_6/project_6.srcs/constrs_1/imports/import VHDL/Nexys4_Master.ucf]
Finished Parsing UCF File [C:/Users/ulab/Desktop/project_6/project_6.srcs/constrs_1/imports/import VHDL/Nexys4_Master.ucf]
[Thu Apr 23 00:50:11 2015] Launched impl_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/impl_1/runme.log
launch_runs: Time (s): elapsed = 00:00:12 . Memory (MB): peak = 682.137 ; gain = 5.816
launch_runs impl_1 -to_step Bitgen
[Thu Apr 23 00:54:07 2015] Launched impl_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/impl_1/runme.log
launch_impact 
INFO: [Chipscope 16-8] Launching iMPACT with command: impact.exe -intstyle pa -mode bscan -port auto -autoassign -b C:/Users/ulab/Desktop/project_6/project_6.runs/impl_1/top_level.bit
reset_run synth_1
launch_runs synth_1
[Thu Apr 23 01:17:07 2015] Launched synth_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Thu Apr 23 01:17:41 2015] Launched synth_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Thu Apr 23 01:18:57 2015] Launched synth_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Thu Apr 23 01:19:47 2015] Launched synth_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Thu Apr 23 01:20:11 2015] Launched synth_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/synth_1/runme.log
launch_runs impl_1
Release 14.6 - ngc2edif P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.6 - ngc2edif P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_level.ngc ...
WARNING:NetListWriters:298 - No output is written to top_level.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:304 - Port bus Write_Length[17 : 0] on block PSRAM is not
   reconstructed, because there are some missing bus pins.
WARNING:NetListWriters:306 - Signal bus counter<8 : 0> on block PSRAM is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus registerPointer[2]_Decoder_17_OUT<5 : 0>
   on block color_change is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus vBlankUpper<7 : 0> on block top_level is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus coorData<33 : 17> on block top_level is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus PSRAM_write_length<10 : 0> on block
   top_level is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top_level.edif ...
ngc2edif: Total memory usage is 61764 kilobytes

Parsing EDIF File [./project_6.data/cache/top_level_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/top_level_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_1/keyboardROM.ngc' for (cell view 'keyboardROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/keyboardROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/keyboardROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_2/LCDinitROM.ngc' for (cell view 'LCDinitROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/LCDinitROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/LCDinitROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_4/reconnROM.ngc' for (cell view 'reconnROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/reconnROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/reconnROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_3/connLostROM.ngc' for (cell view 'connLostROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/connLostROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/connLostROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_5/PSRAM_Buffer.ngc' for (cell view 'PSRAM_Buffer', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/PSRAM_Buffer_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/PSRAM_Buffer_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_0/CGROM.ngc' for (cell view 'CGROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/CGROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/CGROM_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 797 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Parsing UCF File [C:/Users/ulab/Desktop/project_6/project_6.srcs/constrs_1/imports/import VHDL/Nexys4_Master.ucf]
Finished Parsing UCF File [C:/Users/ulab/Desktop/project_6/project_6.srcs/constrs_1/imports/import VHDL/Nexys4_Master.ucf]
[Thu Apr 23 01:20:47 2015] Launched impl_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/impl_1/runme.log
launch_runs: Time (s): elapsed = 00:00:09 . Memory (MB): peak = 682.137 ; gain = 0.000
launch_runs impl_1 -to_step Bitgen
[Thu Apr 23 01:23:24 2015] Launched impl_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/impl_1/runme.log
launch_impact 
INFO: [Chipscope 16-8] Launching iMPACT with command: impact.exe -intstyle pa -mode bscan -port auto -autoassign -b C:/Users/ulab/Desktop/project_6/project_6.runs/impl_1/top_level.bit
reset_run impl_1
reset_run synth_1
launch_runs synth_1
[Thu Apr 23 02:15:06 2015] Launched synth_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/synth_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs synth_1
[Thu Apr 23 02:16:35 2015] Launched synth_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/synth_1/runme.log
launch_runs impl_1
Release 14.6 - ngc2edif P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.6 - ngc2edif P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_level.ngc ...
WARNING:NetListWriters:298 - No output is written to top_level.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:304 - Port bus Write_Length[17 : 0] on block PSRAM is not
   reconstructed, because there are some missing bus pins.
WARNING:NetListWriters:306 - Signal bus counter<8 : 0> on block PSRAM is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus registerPointer[2]_Decoder_17_OUT<5 : 0>
   on block color_change is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus vBlankUpper<7 : 0> on block top_level is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus coorData<33 : 17> on block top_level is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus PSRAM_write_length<10 : 0> on block
   top_level is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top_level.edif ...
ngc2edif: Total memory usage is 62084 kilobytes

Parsing EDIF File [./project_6.data/cache/top_level_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/top_level_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_1/keyboardROM.ngc' for (cell view 'keyboardROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/keyboardROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/keyboardROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_2/LCDinitROM.ngc' for (cell view 'LCDinitROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/LCDinitROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/LCDinitROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_4/reconnROM.ngc' for (cell view 'reconnROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/reconnROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/reconnROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_3/connLostROM.ngc' for (cell view 'connLostROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/connLostROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/connLostROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_5/PSRAM_Buffer.ngc' for (cell view 'PSRAM_Buffer', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/PSRAM_Buffer_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/PSRAM_Buffer_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_0/CGROM.ngc' for (cell view 'CGROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/CGROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/CGROM_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 801 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Parsing UCF File [C:/Users/ulab/Desktop/project_6/project_6.srcs/constrs_1/imports/import VHDL/Nexys4_Master.ucf]
Finished Parsing UCF File [C:/Users/ulab/Desktop/project_6/project_6.srcs/constrs_1/imports/import VHDL/Nexys4_Master.ucf]
[Thu Apr 23 02:17:09 2015] Launched impl_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/impl_1/runme.log
launch_runs: Time (s): elapsed = 00:00:09 . Memory (MB): peak = 682.137 ; gain = 0.000
launch_runs impl_1 -to_step Bitgen
[Thu Apr 23 02:19:49 2015] Launched impl_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/impl_1/runme.log
launch_impact 
INFO: [Chipscope 16-8] Launching iMPACT with command: impact.exe -intstyle pa -mode bscan -port auto -autoassign -b C:/Users/ulab/Desktop/project_6/project_6.runs/impl_1/top_level.bit
reset_run impl_1
reset_run synth_1
launch_runs synth_1
[Thu Apr 23 02:27:05 2015] Launched synth_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/synth_1/runme.log
launch_runs impl_1
Release 14.6 - ngc2edif P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.6 - ngc2edif P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_level.ngc ...
WARNING:NetListWriters:298 - No output is written to top_level.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:304 - Port bus Write_Length[17 : 0] on block PSRAM is not
   reconstructed, because there are some missing bus pins.
WARNING:NetListWriters:306 - Signal bus counter<8 : 0> on block PSRAM is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus registerPointer[2]_Decoder_17_OUT<5 : 0>
   on block color_change is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus vBlankUpper<7 : 0> on block top_level is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus coorData<33 : 17> on block top_level is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus PSRAM_write_length<10 : 0> on block
   top_level is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top_level.edif ...
ngc2edif: Total memory usage is 62084 kilobytes

Parsing EDIF File [./project_6.data/cache/top_level_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/top_level_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_1/keyboardROM.ngc' for (cell view 'keyboardROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/keyboardROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/keyboardROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_2/LCDinitROM.ngc' for (cell view 'LCDinitROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/LCDinitROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/LCDinitROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_4/reconnROM.ngc' for (cell view 'reconnROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/reconnROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/reconnROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_3/connLostROM.ngc' for (cell view 'connLostROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/connLostROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/connLostROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_5/PSRAM_Buffer.ngc' for (cell view 'PSRAM_Buffer', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/PSRAM_Buffer_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/PSRAM_Buffer_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_0/CGROM.ngc' for (cell view 'CGROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/CGROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/CGROM_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 801 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Parsing UCF File [C:/Users/ulab/Desktop/project_6/project_6.srcs/constrs_1/imports/import VHDL/Nexys4_Master.ucf]
Finished Parsing UCF File [C:/Users/ulab/Desktop/project_6/project_6.srcs/constrs_1/imports/import VHDL/Nexys4_Master.ucf]
[Thu Apr 23 02:27:57 2015] Launched impl_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/impl_1/runme.log
launch_runs: Time (s): elapsed = 00:00:13 . Memory (MB): peak = 682.137 ; gain = 0.000
launch_runs impl_1 -to_step Bitgen
WARNING: [PlanAhead 12-872] Run step 'NGDBuild' is out-of-date.
[Thu Apr 23 02:34:48 2015] Launched impl_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/impl_1/runme.log
launch_runs impl_1 -to_step Bitgen
WARNING: [PlanAhead 12-872] Run step 'NGDBuild' is out-of-date.
[Thu Apr 23 02:36:15 2015] Launched impl_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/impl_1/runme.log
launch_runs impl_1 -to_step Bitgen
WARNING: [PlanAhead 12-872] Run step 'NGDBuild' is out-of-date.
[Thu Apr 23 02:36:35 2015] Launched impl_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
[Thu Apr 23 02:36:45 2015] Launched synth_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/synth_1/runme.log
launch_runs impl_1
Release 14.6 - ngc2edif P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.6 - ngc2edif P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_level.ngc ...
WARNING:NetListWriters:298 - No output is written to top_level.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:304 - Port bus Write_Length[17 : 0] on block PSRAM is not
   reconstructed, because there are some missing bus pins.
WARNING:NetListWriters:306 - Signal bus counter<8 : 0> on block PSRAM is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus registerPointer[2]_Decoder_17_OUT<5 : 0>
   on block color_change is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus vBlankUpper<7 : 0> on block top_level is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus coorData<33 : 17> on block top_level is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus PSRAM_write_length<10 : 0> on block
   top_level is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top_level.edif ...
ngc2edif: Total memory usage is 62148 kilobytes

Parsing EDIF File [./project_6.data/cache/top_level_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/top_level_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_1/keyboardROM.ngc' for (cell view 'keyboardROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/keyboardROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/keyboardROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_2/LCDinitROM.ngc' for (cell view 'LCDinitROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/LCDinitROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/LCDinitROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_4/reconnROM.ngc' for (cell view 'reconnROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/reconnROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/reconnROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_3/connLostROM.ngc' for (cell view 'connLostROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/connLostROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/connLostROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_5/PSRAM_Buffer.ngc' for (cell view 'PSRAM_Buffer', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/PSRAM_Buffer_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/PSRAM_Buffer_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_0/CGROM.ngc' for (cell view 'CGROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/CGROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/CGROM_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 801 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Parsing UCF File [C:/Users/ulab/Desktop/project_6/project_6.srcs/constrs_1/imports/import VHDL/Nexys4_Master.ucf]
Finished Parsing UCF File [C:/Users/ulab/Desktop/project_6/project_6.srcs/constrs_1/imports/import VHDL/Nexys4_Master.ucf]
[Thu Apr 23 02:37:50 2015] Launched impl_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/impl_1/runme.log
launch_runs: Time (s): elapsed = 00:00:11 . Memory (MB): peak = 682.137 ; gain = 0.000
launch_runs impl_1 -to_step Bitgen
[Thu Apr 23 02:42:24 2015] Launched impl_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
[Thu Apr 23 02:44:18 2015] Launched synth_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/synth_1/runme.log
launch_runs impl_1
Release 14.6 - ngc2edif P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.6 - ngc2edif P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_level.ngc ...
WARNING:NetListWriters:298 - No output is written to top_level.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:304 - Port bus Write_Length[17 : 0] on block PSRAM is not
   reconstructed, because there are some missing bus pins.
WARNING:NetListWriters:306 - Signal bus counter<8 : 0> on block PSRAM is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus registerPointer[2]_Decoder_17_OUT<5 : 0>
   on block color_change is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus vBlankUpper<7 : 0> on block top_level is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus coorData<33 : 17> on block top_level is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus PSRAM_write_length<10 : 0> on block
   top_level is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top_level.edif ...
ngc2edif: Total memory usage is 61892 kilobytes

Parsing EDIF File [./project_6.data/cache/top_level_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/top_level_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_1/keyboardROM.ngc' for (cell view 'keyboardROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/keyboardROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/keyboardROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_2/LCDinitROM.ngc' for (cell view 'LCDinitROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/LCDinitROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/LCDinitROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_4/reconnROM.ngc' for (cell view 'reconnROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/reconnROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/reconnROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_3/connLostROM.ngc' for (cell view 'connLostROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/connLostROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/connLostROM_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_5/PSRAM_Buffer.ngc' for (cell view 'PSRAM_Buffer', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/PSRAM_Buffer_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/PSRAM_Buffer_ngc_zx.edif]
Reading core file 'c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_0/CGROM.ngc' for (cell view 'CGROM', library 'top_level_lib', file 'top_level.ngc')
Parsing EDIF File [./project_6.data/cache/CGROM_ngc_zx.edif]
Finished Parsing EDIF File [./project_6.data/cache/CGROM_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 712 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Parsing UCF File [C:/Users/ulab/Desktop/project_6/project_6.srcs/constrs_1/imports/import VHDL/Nexys4_Master.ucf]
Finished Parsing UCF File [C:/Users/ulab/Desktop/project_6/project_6.srcs/constrs_1/imports/import VHDL/Nexys4_Master.ucf]
[Thu Apr 23 02:45:28 2015] Launched impl_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/impl_1/runme.log
launch_runs: Time (s): elapsed = 00:00:12 . Memory (MB): peak = 682.137 ; gain = 0.000
launch_runs impl_1 -to_step Bitgen
[Thu Apr 23 02:49:06 2015] Launched impl_1...
Run output will be captured here: C:/Users/ulab/Desktop/project_6/project_6.runs/impl_1/runme.log
launch_impact 
INFO: [Chipscope 16-8] Launching iMPACT with command: impact.exe -intstyle pa -mode bscan -port auto -autoassign -b C:/Users/ulab/Desktop/project_6/project_6.runs/impl_1/top_level.bit
exit
INFO: [Common 17-206] Exiting PlanAhead at Thu Apr 23 02:52:56 2015...
INFO: [Common 17-83] Releasing license: PlanAhead
