
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.18    0.18    2.19 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.18    0.00    2.19 ^ _295_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.14    0.27    2.46 ^ _295_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _118_ (net)
                  0.14    0.00    2.46 ^ _326_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    2.81 v _326_/X (sky130_fd_sc_hd__mux2_1)
                                         _144_ (net)
                  0.06    0.00    2.81 v _327_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.06    0.31    3.13 v _327_/X (sky130_fd_sc_hd__a221o_1)
                                         _145_ (net)
                  0.06    0.00    3.13 v _328_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.11    3.24 v _328_/X (sky130_fd_sc_hd__o21a_1)
                                         net24 (net)
                  0.04    0.00    3.24 v output24/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.19    3.43 v output24/X (sky130_fd_sc_hd__clkbuf_4)
                                         readData1[5] (net)
                  0.08    0.00    3.43 v readData1[5] (out)
                                  3.43   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.43   data arrival time
-----------------------------------------------------------------------------
                                  4.32   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clk
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
