#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x14370e780 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x143704410 .scope module, "tb_lenet5_full" "tb_lenet5_full" 3 17;
 .timescale -9 -12;
P_0x14402bc00 .param/l "CLK_PERIOD" 0 3 19, +C4<00000000000000000000000000001010>;
P_0x14402bc40 .param/l "C_CONV1" 0 3 28, +C4<00000000000000000000000000000110>;
P_0x14402bc80 .param/l "C_CONV2" 0 3 30, +C4<00000000000000000000000000010000>;
P_0x14402bcc0 .param/l "FC1_OUT" 0 3 33, +C4<00000000000000000000000001111000>;
P_0x14402bd00 .param/l "FC2_OUT" 0 3 33, +C4<00000000000000000000000001010100>;
P_0x14402bd40 .param/l "FC3_OUT" 0 3 33, +C4<00000000000000000000000000001010>;
P_0x14402bd80 .param/l "FLATTEN" 0 3 32, +C4<00000000000000000000000100000000>;
P_0x14402bdc0 .param/l "H_CONV1" 0 3 28, +C4<00000000000000000000000000011000>;
P_0x14402be00 .param/l "H_CONV2" 0 3 30, +C4<00000000000000000000000000001000>;
P_0x14402be40 .param/l "H_IN" 0 3 27, +C4<00000000000000000000000000011100>;
P_0x14402be80 .param/l "H_POOL1" 0 3 29, +C4<00000000000000000000000000001100>;
P_0x14402bec0 .param/l "H_POOL2" 0 3 31, +C4<00000000000000000000000000000100>;
P_0x14402bf00 .param/l "TILE" 0 3 21, +C4<00000000000000000000000000001000>;
P_0x14402bf40 .param/l "TIMEOUT" 0 3 20, +C4<00000000000111101000010010000000>;
P_0x14402bf80 .param/l "W_CONV1" 0 3 28, +C4<00000000000000000000000000011000>;
P_0x14402bfc0 .param/l "W_CONV2" 0 3 30, +C4<00000000000000000000000000001000>;
P_0x14402c000 .param/l "W_IN" 0 3 27, +C4<00000000000000000000000000011100>;
P_0x14402c040 .param/l "W_POOL1" 0 3 29, +C4<00000000000000000000000000001100>;
P_0x14402c080 .param/l "W_POOL2" 0 3 31, +C4<00000000000000000000000000000100>;
v0x600000530480_0 .var/s "acc", 31 0;
v0x600000530510_0 .var/i "c_in", 31 0;
v0x6000005305a0_0 .var/i "c_out", 31 0;
v0x600000530630_0 .var "clk", 0 0;
v0x6000005306c0 .array/s "conv1_bias", 5 0, 31 0;
v0x600000530750_0 .var/i "conv1_errors", 31 0;
v0x6000005307e0 .array/s "conv1_expected", 3455 0, 7 0;
v0x600000530870 .array/s "conv1_out", 3455 0, 7 0;
v0x600000530900 .array/s "conv1_weight", 149 0, 7 0;
v0x600000530990 .array/s "conv2_bias", 15 0, 31 0;
v0x600000530a20_0 .var/i "conv2_errors", 31 0;
v0x600000530ab0 .array/s "conv2_expected", 1023 0, 7 0;
v0x600000530b40 .array/s "conv2_out", 1023 0, 7 0;
v0x600000530bd0 .array/s "conv2_weight", 2399 0, 7 0;
v0x600000530c60 .array/s "fc1_bias", 119 0, 31 0;
v0x600000530cf0_0 .var/i "fc1_errors", 31 0;
v0x600000530d80 .array/s "fc1_expected", 119 0, 7 0;
v0x600000530e10 .array/s "fc1_out", 119 0, 7 0;
v0x600000530ea0 .array/s "fc1_weight", 30719 0, 7 0;
v0x600000530f30 .array/s "fc2_bias", 83 0, 31 0;
v0x600000530fc0_0 .var/i "fc2_errors", 31 0;
v0x600000531050 .array/s "fc2_expected", 83 0, 7 0;
v0x6000005310e0 .array/s "fc2_out", 83 0, 7 0;
v0x600000531170 .array/s "fc2_weight", 10079 0, 7 0;
v0x600000531200 .array/s "fc3_bias", 9 0, 31 0;
v0x600000531290_0 .var/i "fc3_errors", 31 0;
v0x600000531320 .array/s "fc3_weight", 839 0, 7 0;
v0x6000005313b0_0 .var/i "h", 31 0;
v0x600000531440_0 .var/i "i", 31 0;
v0x6000005314d0_0 .var/i "idx", 31 0;
v0x600000531560 .array/s "input_mem", 783 0, 7 0;
v0x6000005315f0_0 .var/s "input_val", 7 0;
v0x600000531680_0 .var/i "j", 31 0;
v0x600000531710_0 .var/i "kh", 31 0;
v0x6000005317a0_0 .var/i "kw", 31 0;
v0x600000531830 .array/s "logits_expected", 9 0, 7 0;
v0x6000005318c0 .array/s "logits_out", 9 0, 7 0;
v0x600000531950_0 .var/s "max_val", 7 0;
v0x6000005319e0_0 .var/i "pool1_errors", 31 0;
v0x600000531a70 .array/s "pool1_expected", 863 0, 7 0;
v0x600000531b00 .array/s "pool1_out", 863 0, 7 0;
v0x600000531b90_0 .var/i "pool2_errors", 31 0;
v0x600000531c20 .array/s "pool2_expected", 255 0, 7 0;
v0x600000531cb0 .array/s "pool2_out", 255 0, 7 0;
v0x600000531d40_0 .var/i "predicted_class", 31 0;
v0x600000531dd0_0 .var/i "total_cycles", 31 0;
v0x600000531e60_0 .var/i "w", 31 0;
v0x600000531ef0_0 .var/i "w_idx", 31 0;
v0x600000531f80_0 .var/s "weight_val", 7 0;
S_0x143704580 .scope function.vec4.u8, "get_input" "get_input" 3 81, 3 81 0, S_0x143704410;
 .timescale -9 -12;
v0x600000530000_0 .var/i "col", 31 0;
; Variable get_input is vec4 return value of scope S_0x143704580
v0x600000530120_0 .var/i "row", 31 0;
TD_tb_lenet5_full.get_input ;
    %load/vec4 v0x600000530120_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_0.4, 5;
    %load/vec4 v0x600000530120_0;
    %cmpi/s 28, 0, 32;
    %flag_get/vec4 5;
    %and;
T_0.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.3, 10;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600000530000_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_0.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v0x600000530000_0;
    %cmpi/s 28, 0, 32;
    %flag_get/vec4 5;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x600000530120_0;
    %muli 28, 0, 32;
    %load/vec4 v0x600000530000_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000531560, 4;
    %ret/vec4 0, 0, 8;  Assign to get_input (store_vec4_to_lval)
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to get_input (store_vec4_to_lval)
T_0.1 ;
    %end;
S_0x14370eee0 .scope function.vec4.u8, "requant_relu" "requant_relu" 3 92, 3 92 0, S_0x143704410;
 .timescale -9 -12;
v0x6000005301b0_0 .var/i "apply_relu", 31 0;
; Variable requant_relu is vec4 return value of scope S_0x14370eee0
v0x6000005302d0_0 .var/i "shift", 31 0;
v0x600000530360_0 .var/s "shifted", 31 0;
v0x6000005303f0_0 .var/s "val", 31 0;
TD_tb_lenet5_full.requant_relu ;
    %load/vec4 v0x6000005303f0_0;
    %load/vec4 v0x6000005302d0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x600000530360_0, 0, 32;
    %load/vec4 v0x600000530360_0;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.5, 5;
    %pushi/vec4 127, 0, 32;
    %store/vec4 v0x600000530360_0, 0, 32;
T_1.5 ;
    %load/vec4 v0x600000530360_0;
    %cmpi/s 4294967168, 0, 32;
    %jmp/0xz  T_1.7, 5;
    %pushi/vec4 4294967168, 0, 32;
    %store/vec4 v0x600000530360_0, 0, 32;
T_1.7 ;
    %load/vec4 v0x6000005301b0_0;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_1.11, 4;
    %load/vec4 v0x600000530360_0;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %and;
T_1.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.9, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000530360_0, 0, 32;
T_1.9 ;
    %load/vec4 v0x600000530360_0;
    %parti/s 8, 0, 2;
    %ret/vec4 0, 0, 8;  Assign to requant_relu (store_vec4_to_lval)
    %end;
    .scope S_0x143704410;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000530630_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x143704410;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v0x600000530630_0;
    %inv;
    %store/vec4 v0x600000530630_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x143704410;
T_4 ;
    %vpi_call/w 3 107 "$display", "\000" {0 0 0};
    %vpi_call/w 3 108 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 109 "$display", "\342\225\221      Phase F Test 1: LeNet-5 Full Inference                     \342\225\221" {0 0 0};
    %vpi_call/w 3 110 "$display", "\342\225\221      8 layers: Conv1\342\206\222Pool1\342\206\222Conv2\342\206\222Pool2\342\206\222FC1\342\206\222FC2\342\206\222FC3              \342\225\221" {0 0 0};
    %vpi_call/w 3 111 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 112 "$display", "\000" {0 0 0};
    %vpi_call/w 3 115 "$display", "[LOAD] Loading weights and expected outputs..." {0 0 0};
    %vpi_call/w 3 116 "$readmemh", "tests/realistic/phase_f/test_vectors/test1_input.hex", v0x600000531560 {0 0 0};
    %vpi_call/w 3 117 "$readmemh", "tests/realistic/phase_f/test_vectors/test1_conv1_weight.hex", v0x600000530900 {0 0 0};
    %vpi_call/w 3 118 "$readmemh", "tests/realistic/phase_f/test_vectors/test1_conv1_bias.hex", v0x6000005306c0 {0 0 0};
    %vpi_call/w 3 119 "$readmemh", "tests/realistic/phase_f/test_vectors/test1_conv2_weight.hex", v0x600000530bd0 {0 0 0};
    %vpi_call/w 3 120 "$readmemh", "tests/realistic/phase_f/test_vectors/test1_conv2_bias.hex", v0x600000530990 {0 0 0};
    %vpi_call/w 3 121 "$readmemh", "tests/realistic/phase_f/test_vectors/test1_fc1_weight.hex", v0x600000530ea0 {0 0 0};
    %vpi_call/w 3 122 "$readmemh", "tests/realistic/phase_f/test_vectors/test1_fc1_bias.hex", v0x600000530c60 {0 0 0};
    %vpi_call/w 3 123 "$readmemh", "tests/realistic/phase_f/test_vectors/test1_fc2_weight.hex", v0x600000531170 {0 0 0};
    %vpi_call/w 3 124 "$readmemh", "tests/realistic/phase_f/test_vectors/test1_fc2_bias.hex", v0x600000530f30 {0 0 0};
    %vpi_call/w 3 125 "$readmemh", "tests/realistic/phase_f/test_vectors/test1_fc3_weight.hex", v0x600000531320 {0 0 0};
    %vpi_call/w 3 126 "$readmemh", "tests/realistic/phase_f/test_vectors/test1_fc3_bias.hex", v0x600000531200 {0 0 0};
    %vpi_call/w 3 128 "$readmemh", "tests/realistic/phase_f/test_vectors/test1_conv1_out.hex", v0x6000005307e0 {0 0 0};
    %vpi_call/w 3 129 "$readmemh", "tests/realistic/phase_f/test_vectors/test1_pool1_out.hex", v0x600000531a70 {0 0 0};
    %vpi_call/w 3 130 "$readmemh", "tests/realistic/phase_f/test_vectors/test1_conv2_out.hex", v0x600000530ab0 {0 0 0};
    %vpi_call/w 3 131 "$readmemh", "tests/realistic/phase_f/test_vectors/test1_pool2_out.hex", v0x600000531c20 {0 0 0};
    %vpi_call/w 3 132 "$readmemh", "tests/realistic/phase_f/test_vectors/test1_fc1_out.hex", v0x600000530d80 {0 0 0};
    %vpi_call/w 3 133 "$readmemh", "tests/realistic/phase_f/test_vectors/test1_fc2_out.hex", v0x600000531050 {0 0 0};
    %vpi_call/w 3 134 "$readmemh", "tests/realistic/phase_f/test_vectors/test1_logits.hex", v0x600000531830 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000531dd0_0, 0, 32;
    %vpi_call/w 3 141 "$display", "\000" {0 0 0};
    %vpi_call/w 3 142 "$display", "[LAYER 1] Conv1: (1,1,28,28) \342\206\222 (1,6,24,24) + ReLU" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000005305a0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x6000005305a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000005313b0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x6000005313b0_0;
    %cmpi/s 24, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000531e60_0, 0, 32;
T_4.4 ;
    %load/vec4 v0x600000531e60_0;
    %cmpi/s 24, 0, 32;
    %jmp/0xz T_4.5, 5;
    %ix/getv/s 4, v0x6000005305a0_0;
    %load/vec4a v0x6000005306c0, 4;
    %store/vec4 v0x600000530480_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000531710_0, 0, 32;
T_4.6 ;
    %load/vec4 v0x600000531710_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_4.7, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000005317a0_0, 0, 32;
T_4.8 ;
    %load/vec4 v0x6000005317a0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_4.9, 5;
    %load/vec4 v0x6000005313b0_0;
    %load/vec4 v0x600000531710_0;
    %add;
    %load/vec4 v0x600000531e60_0;
    %load/vec4 v0x6000005317a0_0;
    %add;
    %store/vec4 v0x600000530000_0, 0, 32;
    %store/vec4 v0x600000530120_0, 0, 32;
    %callf/vec4 TD_tb_lenet5_full.get_input, S_0x143704580;
    %store/vec4 v0x6000005315f0_0, 0, 8;
    %load/vec4 v0x6000005305a0_0;
    %muli 25, 0, 32;
    %load/vec4 v0x600000531710_0;
    %muli 5, 0, 32;
    %add;
    %load/vec4 v0x6000005317a0_0;
    %add;
    %store/vec4 v0x600000531ef0_0, 0, 32;
    %ix/getv/s 4, v0x600000531ef0_0;
    %load/vec4a v0x600000530900, 4;
    %store/vec4 v0x600000531f80_0, 0, 8;
    %load/vec4 v0x600000530480_0;
    %load/vec4 v0x6000005315f0_0;
    %pad/s 32;
    %load/vec4 v0x600000531f80_0;
    %pad/s 32;
    %mul;
    %add;
    %store/vec4 v0x600000530480_0, 0, 32;
    %load/vec4 v0x6000005317a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000005317a0_0, 0, 32;
    %jmp T_4.8;
T_4.9 ;
    %load/vec4 v0x600000531710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000531710_0, 0, 32;
    %jmp T_4.6;
T_4.7 ;
    %load/vec4 v0x6000005305a0_0;
    %muli 24, 0, 32;
    %muli 24, 0, 32;
    %load/vec4 v0x6000005313b0_0;
    %muli 24, 0, 32;
    %add;
    %load/vec4 v0x600000531e60_0;
    %add;
    %store/vec4 v0x6000005314d0_0, 0, 32;
    %load/vec4 v0x600000530480_0;
    %pushi/vec4 8, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000005301b0_0, 0, 32;
    %store/vec4 v0x6000005302d0_0, 0, 32;
    %store/vec4 v0x6000005303f0_0, 0, 32;
    %callf/vec4 TD_tb_lenet5_full.requant_relu, S_0x14370eee0;
    %ix/getv/s 4, v0x6000005314d0_0;
    %store/vec4a v0x600000530870, 4, 0;
    %load/vec4 v0x600000531dd0_0;
    %addi 25, 0, 32;
    %store/vec4 v0x600000531dd0_0, 0, 32;
    %load/vec4 v0x600000531e60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000531e60_0, 0, 32;
    %jmp T_4.4;
T_4.5 ;
    %load/vec4 v0x6000005313b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000005313b0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %load/vec4 v0x6000005305a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000005305a0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000530750_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000531440_0, 0, 32;
T_4.10 ;
    %load/vec4 v0x600000531440_0;
    %cmpi/s 3456, 0, 32;
    %jmp/0xz T_4.11, 5;
    %ix/getv/s 4, v0x600000531440_0;
    %load/vec4a v0x600000530870, 4;
    %ix/getv/s 4, v0x600000531440_0;
    %load/vec4a v0x6000005307e0, 4;
    %cmp/ne;
    %jmp/0xz  T_4.12, 6;
    %load/vec4 v0x600000530750_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000530750_0, 0, 32;
T_4.12 ;
    %load/vec4 v0x600000531440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000531440_0, 0, 32;
    %jmp T_4.10;
T_4.11 ;
    %vpi_call/w 3 167 "$display", "  Output: (1, 6, 24, 24), Errors: %0d", v0x600000530750_0 {0 0 0};
    %vpi_call/w 3 172 "$display", "[LAYER 2] Pool1: MaxPool 2\303\2272 \342\206\222 (1,6,12,12)" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000005305a0_0, 0, 32;
T_4.14 ;
    %load/vec4 v0x6000005305a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_4.15, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000005313b0_0, 0, 32;
T_4.16 ;
    %load/vec4 v0x6000005313b0_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_4.17, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000531e60_0, 0, 32;
T_4.18 ;
    %load/vec4 v0x600000531e60_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_4.19, 5;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600000531950_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000531710_0, 0, 32;
T_4.20 ;
    %load/vec4 v0x600000531710_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_4.21, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000005317a0_0, 0, 32;
T_4.22 ;
    %load/vec4 v0x6000005317a0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_4.23, 5;
    %load/vec4 v0x6000005305a0_0;
    %muli 24, 0, 32;
    %muli 24, 0, 32;
    %load/vec4 v0x6000005313b0_0;
    %muli 2, 0, 32;
    %load/vec4 v0x600000531710_0;
    %add;
    %muli 24, 0, 32;
    %add;
    %load/vec4 v0x600000531e60_0;
    %muli 2, 0, 32;
    %load/vec4 v0x6000005317a0_0;
    %add;
    %add;
    %store/vec4 v0x6000005314d0_0, 0, 32;
    %load/vec4 v0x600000531950_0;
    %ix/getv/s 4, v0x6000005314d0_0;
    %load/vec4a v0x600000530870, 4;
    %cmp/s;
    %jmp/0xz  T_4.24, 5;
    %ix/getv/s 4, v0x6000005314d0_0;
    %load/vec4a v0x600000530870, 4;
    %store/vec4 v0x600000531950_0, 0, 8;
T_4.24 ;
    %load/vec4 v0x6000005317a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000005317a0_0, 0, 32;
    %jmp T_4.22;
T_4.23 ;
    %load/vec4 v0x600000531710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000531710_0, 0, 32;
    %jmp T_4.20;
T_4.21 ;
    %load/vec4 v0x6000005305a0_0;
    %muli 12, 0, 32;
    %muli 12, 0, 32;
    %load/vec4 v0x6000005313b0_0;
    %muli 12, 0, 32;
    %add;
    %load/vec4 v0x600000531e60_0;
    %add;
    %store/vec4 v0x6000005314d0_0, 0, 32;
    %load/vec4 v0x600000531950_0;
    %ix/getv/s 4, v0x6000005314d0_0;
    %store/vec4a v0x600000531b00, 4, 0;
    %load/vec4 v0x600000531dd0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x600000531dd0_0, 0, 32;
    %load/vec4 v0x600000531e60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000531e60_0, 0, 32;
    %jmp T_4.18;
T_4.19 ;
    %load/vec4 v0x6000005313b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000005313b0_0, 0, 32;
    %jmp T_4.16;
T_4.17 ;
    %load/vec4 v0x6000005305a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000005305a0_0, 0, 32;
    %jmp T_4.14;
T_4.15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000005319e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000531440_0, 0, 32;
T_4.26 ;
    %load/vec4 v0x600000531440_0;
    %cmpi/s 864, 0, 32;
    %jmp/0xz T_4.27, 5;
    %ix/getv/s 4, v0x600000531440_0;
    %load/vec4a v0x600000531b00, 4;
    %ix/getv/s 4, v0x600000531440_0;
    %load/vec4a v0x600000531a70, 4;
    %cmp/ne;
    %jmp/0xz  T_4.28, 6;
    %load/vec4 v0x6000005319e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000005319e0_0, 0, 32;
T_4.28 ;
    %load/vec4 v0x600000531440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000531440_0, 0, 32;
    %jmp T_4.26;
T_4.27 ;
    %vpi_call/w 3 195 "$display", "  Output: (1, 6, 12, 12), Errors: %0d", v0x6000005319e0_0 {0 0 0};
    %vpi_call/w 3 200 "$display", "[LAYER 3] Conv2: (1,6,12,12) \342\206\222 (1,16,8,8) + ReLU" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000005305a0_0, 0, 32;
T_4.30 ;
    %load/vec4 v0x6000005305a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.31, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000005313b0_0, 0, 32;
T_4.32 ;
    %load/vec4 v0x6000005313b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.33, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000531e60_0, 0, 32;
T_4.34 ;
    %load/vec4 v0x600000531e60_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.35, 5;
    %ix/getv/s 4, v0x6000005305a0_0;
    %load/vec4a v0x600000530990, 4;
    %store/vec4 v0x600000530480_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000530510_0, 0, 32;
T_4.36 ;
    %load/vec4 v0x600000530510_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_4.37, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000531710_0, 0, 32;
T_4.38 ;
    %load/vec4 v0x600000531710_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_4.39, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000005317a0_0, 0, 32;
T_4.40 ;
    %load/vec4 v0x6000005317a0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_4.41, 5;
    %load/vec4 v0x600000530510_0;
    %muli 12, 0, 32;
    %muli 12, 0, 32;
    %load/vec4 v0x6000005313b0_0;
    %load/vec4 v0x600000531710_0;
    %add;
    %muli 12, 0, 32;
    %add;
    %load/vec4 v0x600000531e60_0;
    %load/vec4 v0x6000005317a0_0;
    %add;
    %add;
    %store/vec4 v0x6000005314d0_0, 0, 32;
    %load/vec4 v0x6000005313b0_0;
    %load/vec4 v0x600000531710_0;
    %add;
    %cmpi/s 12, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_4.44, 5;
    %load/vec4 v0x600000531e60_0;
    %load/vec4 v0x6000005317a0_0;
    %add;
    %cmpi/s 12, 0, 32;
    %flag_get/vec4 5;
    %and;
T_4.44;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.42, 8;
    %ix/getv/s 4, v0x6000005314d0_0;
    %load/vec4a v0x600000531b00, 4;
    %store/vec4 v0x6000005315f0_0, 0, 8;
    %jmp T_4.43;
T_4.42 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000005315f0_0, 0, 8;
T_4.43 ;
    %load/vec4 v0x6000005305a0_0;
    %muli 6, 0, 32;
    %muli 25, 0, 32;
    %load/vec4 v0x600000530510_0;
    %muli 25, 0, 32;
    %add;
    %load/vec4 v0x600000531710_0;
    %muli 5, 0, 32;
    %add;
    %load/vec4 v0x6000005317a0_0;
    %add;
    %store/vec4 v0x600000531ef0_0, 0, 32;
    %ix/getv/s 4, v0x600000531ef0_0;
    %load/vec4a v0x600000530bd0, 4;
    %store/vec4 v0x600000531f80_0, 0, 8;
    %load/vec4 v0x600000530480_0;
    %load/vec4 v0x6000005315f0_0;
    %pad/s 32;
    %load/vec4 v0x600000531f80_0;
    %pad/s 32;
    %mul;
    %add;
    %store/vec4 v0x600000530480_0, 0, 32;
    %load/vec4 v0x6000005317a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000005317a0_0, 0, 32;
    %jmp T_4.40;
T_4.41 ;
    %load/vec4 v0x600000531710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000531710_0, 0, 32;
    %jmp T_4.38;
T_4.39 ;
    %load/vec4 v0x600000530510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000530510_0, 0, 32;
    %jmp T_4.36;
T_4.37 ;
    %load/vec4 v0x6000005305a0_0;
    %muli 8, 0, 32;
    %muli 8, 0, 32;
    %load/vec4 v0x6000005313b0_0;
    %muli 8, 0, 32;
    %add;
    %load/vec4 v0x600000531e60_0;
    %add;
    %store/vec4 v0x6000005314d0_0, 0, 32;
    %load/vec4 v0x600000530480_0;
    %pushi/vec4 8, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000005301b0_0, 0, 32;
    %store/vec4 v0x6000005302d0_0, 0, 32;
    %store/vec4 v0x6000005303f0_0, 0, 32;
    %callf/vec4 TD_tb_lenet5_full.requant_relu, S_0x14370eee0;
    %ix/getv/s 4, v0x6000005314d0_0;
    %store/vec4a v0x600000530b40, 4, 0;
    %load/vec4 v0x600000531dd0_0;
    %addi 150, 0, 32;
    %store/vec4 v0x600000531dd0_0, 0, 32;
    %load/vec4 v0x600000531e60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000531e60_0, 0, 32;
    %jmp T_4.34;
T_4.35 ;
    %load/vec4 v0x6000005313b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000005313b0_0, 0, 32;
    %jmp T_4.32;
T_4.33 ;
    %load/vec4 v0x6000005305a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000005305a0_0, 0, 32;
    %jmp T_4.30;
T_4.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000530a20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000531440_0, 0, 32;
T_4.45 ;
    %load/vec4 v0x600000531440_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_4.46, 5;
    %ix/getv/s 4, v0x600000531440_0;
    %load/vec4a v0x600000530b40, 4;
    %ix/getv/s 4, v0x600000531440_0;
    %load/vec4a v0x600000530ab0, 4;
    %cmp/ne;
    %jmp/0xz  T_4.47, 6;
    %load/vec4 v0x600000530a20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000530a20_0, 0, 32;
T_4.47 ;
    %load/vec4 v0x600000531440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000531440_0, 0, 32;
    %jmp T_4.45;
T_4.46 ;
    %vpi_call/w 3 231 "$display", "  Output: (1, 16, 8, 8), Errors: %0d", v0x600000530a20_0 {0 0 0};
    %vpi_call/w 3 236 "$display", "[LAYER 4] Pool2: MaxPool 2\303\2272 \342\206\222 (1,16,4,4)" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000005305a0_0, 0, 32;
T_4.49 ;
    %load/vec4 v0x6000005305a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.50, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000005313b0_0, 0, 32;
T_4.51 ;
    %load/vec4 v0x6000005313b0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.52, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000531e60_0, 0, 32;
T_4.53 ;
    %load/vec4 v0x600000531e60_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.54, 5;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600000531950_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000531710_0, 0, 32;
T_4.55 ;
    %load/vec4 v0x600000531710_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_4.56, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000005317a0_0, 0, 32;
T_4.57 ;
    %load/vec4 v0x6000005317a0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_4.58, 5;
    %load/vec4 v0x6000005305a0_0;
    %muli 8, 0, 32;
    %muli 8, 0, 32;
    %load/vec4 v0x6000005313b0_0;
    %muli 2, 0, 32;
    %load/vec4 v0x600000531710_0;
    %add;
    %muli 8, 0, 32;
    %add;
    %load/vec4 v0x600000531e60_0;
    %muli 2, 0, 32;
    %load/vec4 v0x6000005317a0_0;
    %add;
    %add;
    %store/vec4 v0x6000005314d0_0, 0, 32;
    %load/vec4 v0x600000531950_0;
    %ix/getv/s 4, v0x6000005314d0_0;
    %load/vec4a v0x600000530b40, 4;
    %cmp/s;
    %jmp/0xz  T_4.59, 5;
    %ix/getv/s 4, v0x6000005314d0_0;
    %load/vec4a v0x600000530b40, 4;
    %store/vec4 v0x600000531950_0, 0, 8;
T_4.59 ;
    %load/vec4 v0x6000005317a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000005317a0_0, 0, 32;
    %jmp T_4.57;
T_4.58 ;
    %load/vec4 v0x600000531710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000531710_0, 0, 32;
    %jmp T_4.55;
T_4.56 ;
    %load/vec4 v0x6000005305a0_0;
    %muli 4, 0, 32;
    %muli 4, 0, 32;
    %load/vec4 v0x6000005313b0_0;
    %muli 4, 0, 32;
    %add;
    %load/vec4 v0x600000531e60_0;
    %add;
    %store/vec4 v0x6000005314d0_0, 0, 32;
    %load/vec4 v0x600000531950_0;
    %ix/getv/s 4, v0x6000005314d0_0;
    %store/vec4a v0x600000531cb0, 4, 0;
    %load/vec4 v0x600000531dd0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x600000531dd0_0, 0, 32;
    %load/vec4 v0x600000531e60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000531e60_0, 0, 32;
    %jmp T_4.53;
T_4.54 ;
    %load/vec4 v0x6000005313b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000005313b0_0, 0, 32;
    %jmp T_4.51;
T_4.52 ;
    %load/vec4 v0x6000005305a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000005305a0_0, 0, 32;
    %jmp T_4.49;
T_4.50 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000531b90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000531440_0, 0, 32;
T_4.61 ;
    %load/vec4 v0x600000531440_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_4.62, 5;
    %ix/getv/s 4, v0x600000531440_0;
    %load/vec4a v0x600000531cb0, 4;
    %ix/getv/s 4, v0x600000531440_0;
    %load/vec4a v0x600000531c20, 4;
    %cmp/ne;
    %jmp/0xz  T_4.63, 6;
    %load/vec4 v0x600000531b90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000531b90_0, 0, 32;
T_4.63 ;
    %load/vec4 v0x600000531440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000531440_0, 0, 32;
    %jmp T_4.61;
T_4.62 ;
    %vpi_call/w 3 259 "$display", "  Output: (1, 16, 4, 4) = 256 features, Errors: %0d", v0x600000531b90_0 {0 0 0};
    %vpi_call/w 3 264 "$display", "[LAYER 5-6] FC1: 256 \342\206\222 120 + ReLU" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000531440_0, 0, 32;
T_4.65 ;
    %load/vec4 v0x600000531440_0;
    %cmpi/s 120, 0, 32;
    %jmp/0xz T_4.66, 5;
    %ix/getv/s 4, v0x600000531440_0;
    %load/vec4a v0x600000530c60, 4;
    %store/vec4 v0x600000530480_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000531680_0, 0, 32;
T_4.67 ;
    %load/vec4 v0x600000531680_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_4.68, 5;
    %load/vec4 v0x600000530480_0;
    %ix/getv/s 4, v0x600000531680_0;
    %load/vec4a v0x600000531cb0, 4;
    %pad/s 32;
    %load/vec4 v0x600000531440_0;
    %muli 256, 0, 32;
    %load/vec4 v0x600000531680_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000530ea0, 4;
    %pad/s 32;
    %mul;
    %add;
    %store/vec4 v0x600000530480_0, 0, 32;
    %load/vec4 v0x600000531680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000531680_0, 0, 32;
    %jmp T_4.67;
T_4.68 ;
    %load/vec4 v0x600000530480_0;
    %pushi/vec4 8, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000005301b0_0, 0, 32;
    %store/vec4 v0x6000005302d0_0, 0, 32;
    %store/vec4 v0x6000005303f0_0, 0, 32;
    %callf/vec4 TD_tb_lenet5_full.requant_relu, S_0x14370eee0;
    %ix/getv/s 4, v0x600000531440_0;
    %store/vec4a v0x600000530e10, 4, 0;
    %load/vec4 v0x600000531dd0_0;
    %addi 256, 0, 32;
    %store/vec4 v0x600000531dd0_0, 0, 32;
    %load/vec4 v0x600000531440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000531440_0, 0, 32;
    %jmp T_4.65;
T_4.66 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000530cf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000531440_0, 0, 32;
T_4.69 ;
    %load/vec4 v0x600000531440_0;
    %cmpi/s 120, 0, 32;
    %jmp/0xz T_4.70, 5;
    %ix/getv/s 4, v0x600000531440_0;
    %load/vec4a v0x600000530e10, 4;
    %ix/getv/s 4, v0x600000531440_0;
    %load/vec4a v0x600000530d80, 4;
    %cmp/ne;
    %jmp/0xz  T_4.71, 6;
    %load/vec4 v0x600000530cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000530cf0_0, 0, 32;
T_4.71 ;
    %load/vec4 v0x600000531440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000531440_0, 0, 32;
    %jmp T_4.69;
T_4.70 ;
    %vpi_call/w 3 279 "$display", "  Output: 120 features, Errors: %0d", v0x600000530cf0_0 {0 0 0};
    %vpi_call/w 3 284 "$display", "[LAYER 7] FC2: 120 \342\206\222 84 + ReLU" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000531440_0, 0, 32;
T_4.73 ;
    %load/vec4 v0x600000531440_0;
    %cmpi/s 84, 0, 32;
    %jmp/0xz T_4.74, 5;
    %ix/getv/s 4, v0x600000531440_0;
    %load/vec4a v0x600000530f30, 4;
    %store/vec4 v0x600000530480_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000531680_0, 0, 32;
T_4.75 ;
    %load/vec4 v0x600000531680_0;
    %cmpi/s 120, 0, 32;
    %jmp/0xz T_4.76, 5;
    %load/vec4 v0x600000530480_0;
    %ix/getv/s 4, v0x600000531680_0;
    %load/vec4a v0x600000530e10, 4;
    %pad/s 32;
    %load/vec4 v0x600000531440_0;
    %muli 120, 0, 32;
    %load/vec4 v0x600000531680_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000531170, 4;
    %pad/s 32;
    %mul;
    %add;
    %store/vec4 v0x600000530480_0, 0, 32;
    %load/vec4 v0x600000531680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000531680_0, 0, 32;
    %jmp T_4.75;
T_4.76 ;
    %load/vec4 v0x600000530480_0;
    %pushi/vec4 8, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000005301b0_0, 0, 32;
    %store/vec4 v0x6000005302d0_0, 0, 32;
    %store/vec4 v0x6000005303f0_0, 0, 32;
    %callf/vec4 TD_tb_lenet5_full.requant_relu, S_0x14370eee0;
    %ix/getv/s 4, v0x600000531440_0;
    %store/vec4a v0x6000005310e0, 4, 0;
    %load/vec4 v0x600000531dd0_0;
    %addi 120, 0, 32;
    %store/vec4 v0x600000531dd0_0, 0, 32;
    %load/vec4 v0x600000531440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000531440_0, 0, 32;
    %jmp T_4.73;
T_4.74 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000530fc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000531440_0, 0, 32;
T_4.77 ;
    %load/vec4 v0x600000531440_0;
    %cmpi/s 84, 0, 32;
    %jmp/0xz T_4.78, 5;
    %ix/getv/s 4, v0x600000531440_0;
    %load/vec4a v0x6000005310e0, 4;
    %ix/getv/s 4, v0x600000531440_0;
    %load/vec4a v0x600000531050, 4;
    %cmp/ne;
    %jmp/0xz  T_4.79, 6;
    %load/vec4 v0x600000530fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000530fc0_0, 0, 32;
T_4.79 ;
    %load/vec4 v0x600000531440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000531440_0, 0, 32;
    %jmp T_4.77;
T_4.78 ;
    %vpi_call/w 3 299 "$display", "  Output: 84 features, Errors: %0d", v0x600000530fc0_0 {0 0 0};
    %vpi_call/w 3 304 "$display", "[LAYER 8] FC3: 84 \342\206\222 10 (logits)" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000531440_0, 0, 32;
T_4.81 ;
    %load/vec4 v0x600000531440_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_4.82, 5;
    %ix/getv/s 4, v0x600000531440_0;
    %load/vec4a v0x600000531200, 4;
    %store/vec4 v0x600000530480_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000531680_0, 0, 32;
T_4.83 ;
    %load/vec4 v0x600000531680_0;
    %cmpi/s 84, 0, 32;
    %jmp/0xz T_4.84, 5;
    %load/vec4 v0x600000530480_0;
    %ix/getv/s 4, v0x600000531680_0;
    %load/vec4a v0x6000005310e0, 4;
    %pad/s 32;
    %load/vec4 v0x600000531440_0;
    %muli 84, 0, 32;
    %load/vec4 v0x600000531680_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000531320, 4;
    %pad/s 32;
    %mul;
    %add;
    %store/vec4 v0x600000530480_0, 0, 32;
    %load/vec4 v0x600000531680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000531680_0, 0, 32;
    %jmp T_4.83;
T_4.84 ;
    %load/vec4 v0x600000530480_0;
    %pushi/vec4 8, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000005301b0_0, 0, 32;
    %store/vec4 v0x6000005302d0_0, 0, 32;
    %store/vec4 v0x6000005303f0_0, 0, 32;
    %callf/vec4 TD_tb_lenet5_full.requant_relu, S_0x14370eee0;
    %ix/getv/s 4, v0x600000531440_0;
    %store/vec4a v0x6000005318c0, 4, 0;
    %load/vec4 v0x600000531dd0_0;
    %addi 84, 0, 32;
    %store/vec4 v0x600000531dd0_0, 0, 32;
    %load/vec4 v0x600000531440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000531440_0, 0, 32;
    %jmp T_4.81;
T_4.82 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000531290_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000531440_0, 0, 32;
T_4.85 ;
    %load/vec4 v0x600000531440_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_4.86, 5;
    %ix/getv/s 4, v0x600000531440_0;
    %load/vec4a v0x6000005318c0, 4;
    %ix/getv/s 4, v0x600000531440_0;
    %load/vec4a v0x600000531830, 4;
    %cmp/ne;
    %jmp/0xz  T_4.87, 6;
    %load/vec4 v0x600000531290_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000531290_0, 0, 32;
T_4.87 ;
    %load/vec4 v0x600000531440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000531440_0, 0, 32;
    %jmp T_4.85;
T_4.86 ;
    %vpi_call/w 3 319 "$display", "  Output: 10 logits, Errors: %0d", v0x600000531290_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000531d40_0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000005318c0, 4;
    %store/vec4 v0x600000531950_0, 0, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600000531440_0, 0, 32;
T_4.89 ;
    %load/vec4 v0x600000531440_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_4.90, 5;
    %load/vec4 v0x600000531950_0;
    %ix/getv/s 4, v0x600000531440_0;
    %load/vec4a v0x6000005318c0, 4;
    %cmp/s;
    %jmp/0xz  T_4.91, 5;
    %ix/getv/s 4, v0x600000531440_0;
    %load/vec4a v0x6000005318c0, 4;
    %store/vec4 v0x600000531950_0, 0, 8;
    %load/vec4 v0x600000531440_0;
    %store/vec4 v0x600000531d40_0, 0, 32;
T_4.91 ;
    %load/vec4 v0x600000531440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000531440_0, 0, 32;
    %jmp T_4.89;
T_4.90 ;
    %vpi_call/w 3 331 "$display", "\000" {0 0 0};
    %vpi_call/w 3 332 "$display", "  Logits: %0d %0d %0d %0d %0d %0d %0d %0d %0d %0d", &A<v0x6000005318c0, 0>, &A<v0x6000005318c0, 1>, &A<v0x6000005318c0, 2>, &A<v0x6000005318c0, 3>, &A<v0x6000005318c0, 4>, &A<v0x6000005318c0, 5>, &A<v0x6000005318c0, 6>, &A<v0x6000005318c0, 7>, &A<v0x6000005318c0, 8>, &A<v0x6000005318c0, 9> {0 0 0};
    %vpi_call/w 3 335 "$display", "  Predicted class: %0d", v0x600000531d40_0 {0 0 0};
    %vpi_call/w 3 338 "$display", "\000" {0 0 0};
    %vpi_call/w 3 339 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 340 "$display", "\342\225\221                      TEST SUMMARY                                \342\225\221" {0 0 0};
    %vpi_call/w 3 341 "$display", "\342\225\240\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\243" {0 0 0};
    %vpi_call/w 3 342 "$display", "\342\225\221  Conv1 errors:  %0d                                               \342\225\221", v0x600000530750_0 {0 0 0};
    %vpi_call/w 3 343 "$display", "\342\225\221  Pool1 errors:  %0d                                               \342\225\221", v0x6000005319e0_0 {0 0 0};
    %vpi_call/w 3 344 "$display", "\342\225\221  Conv2 errors:  %0d                                               \342\225\221", v0x600000530a20_0 {0 0 0};
    %vpi_call/w 3 345 "$display", "\342\225\221  Pool2 errors:  %0d                                               \342\225\221", v0x600000531b90_0 {0 0 0};
    %vpi_call/w 3 346 "$display", "\342\225\221  FC1 errors:    %0d                                               \342\225\221", v0x600000530cf0_0 {0 0 0};
    %vpi_call/w 3 347 "$display", "\342\225\221  FC2 errors:    %0d                                               \342\225\221", v0x600000530fc0_0 {0 0 0};
    %vpi_call/w 3 348 "$display", "\342\225\221  FC3 errors:    %0d                                               \342\225\221", v0x600000531290_0 {0 0 0};
    %vpi_call/w 3 349 "$display", "\342\225\221  Total cycles:  %0d                                          \342\225\221", v0x600000531dd0_0 {0 0 0};
    %vpi_call/w 3 350 "$display", "\342\225\221  Predicted:     class %0d                                         \342\225\221", v0x600000531d40_0 {0 0 0};
    %vpi_call/w 3 351 "$display", "\342\225\240\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\243" {0 0 0};
    %load/vec4 v0x600000530750_0;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.100, 4;
    %load/vec4 v0x6000005319e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.100;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_4.99, 13;
    %load/vec4 v0x600000530a20_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.99;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_4.98, 12;
    %load/vec4 v0x600000531b90_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.98;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_4.97, 11;
    %load/vec4 v0x600000530cf0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.97;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.96, 10;
    %load/vec4 v0x600000530fc0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.96;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.95, 9;
    %load/vec4 v0x600000531290_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.95;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.93, 8;
    %vpi_call/w 3 355 "$display", "\342\225\221  \342\234\223 PASSED: LeNet-5 full inference verified                     \342\225\221" {0 0 0};
    %vpi_call/w 3 356 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 357 "$display", "\000" {0 0 0};
    %vpi_call/w 3 358 "$display", ">>> PHASE_F_LENET5 TEST PASSED! <<<" {0 0 0};
    %jmp T_4.94;
T_4.93 ;
    %vpi_call/w 3 360 "$display", "\342\225\221  \342\234\227 FAILED                                                       \342\225\221" {0 0 0};
    %vpi_call/w 3 361 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 362 "$display", "\000" {0 0 0};
    %vpi_call/w 3 363 "$display", ">>> PHASE_F_LENET5 TEST FAILED! <<<" {0 0 0};
T_4.94 ;
    %vpi_call/w 3 366 "$display", "\000" {0 0 0};
    %vpi_call/w 3 367 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x143704410;
T_5 ;
    %delay 2820130816, 4;
    %vpi_call/w 3 372 "$display", "ERROR: Timeout!" {0 0 0};
    %vpi_call/w 3 373 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "tests/realistic/phase_f/tb_lenet5_full.v";
