INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 12:11:40 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 mem_controller3/read_arbiter/data/sel_prev_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.655ns period=5.310ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.655ns period=5.310ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.310ns  (clk rise@5.310ns - clk rise@0.000ns)
  Data Path Delay:        5.274ns  (logic 1.717ns (32.559%)  route 3.557ns (67.441%))
  Logic Levels:           17  (CARRY4=6 LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.793 - 5.310 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=853, unset)          0.508     0.508    mem_controller3/read_arbiter/data/clk
    SLICE_X10Y93         FDRE                                         r  mem_controller3/read_arbiter/data/sel_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  mem_controller3/read_arbiter/data/sel_prev_reg[0]/Q
                         net (fo=99, routed)          0.383     1.145    mem_controller3/read_arbiter/data/sel_prev_reg[0]_0
    SLICE_X10Y92         LUT5 (Prop_lut5_I0_O)        0.043     1.188 r  mem_controller3/read_arbiter/data/ltOp_carry__2_i_12/O
                         net (fo=7, routed)           0.333     1.521    mem_controller3/read_arbiter/data/sel_prev_reg[0]_23
    SLICE_X9Y93          LUT4 (Prop_lut4_I2_O)        0.043     1.564 f  mem_controller3/read_arbiter/data/ltOp_carry__1_i_20/O
                         net (fo=1, routed)           0.305     1.870    mem_controller3/read_arbiter/data/ltOp_carry__1_i_20_n_0
    SLICE_X8Y92          LUT5 (Prop_lut5_I4_O)        0.043     1.913 f  mem_controller3/read_arbiter/data/ltOp_carry__1_i_9/O
                         net (fo=9, routed)           0.102     2.014    mem_controller3/read_arbiter/data/ltOp_carry__1_i_9_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I0_O)        0.043     2.057 f  mem_controller3/read_arbiter/data/level5_c1[15]_i_3/O
                         net (fo=57, routed)          0.255     2.312    mem_controller3/read_arbiter/data/level5_c1[15]_i_3_n_0
    SLICE_X9Y92          LUT6 (Prop_lut6_I0_O)        0.043     2.355 f  mem_controller3/read_arbiter/data/level5_c1[2]_i_2/O
                         net (fo=5, routed)           0.333     2.688    mem_controller3/read_arbiter/data/dataReg_reg[0]
    SLICE_X7Y91          LUT6 (Prop_lut6_I4_O)        0.043     2.731 r  mem_controller3/read_arbiter/data/ltOp_carry_i_4/O
                         net (fo=1, routed)           0.292     3.024    addf0/operator/DI[0]
    SLICE_X6Y92          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     3.300 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.300    addf0/operator/ltOp_carry_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.350 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.350    addf0/operator/ltOp_carry__0_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.400 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.400    addf0/operator/ltOp_carry__1_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.450 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.450    addf0/operator/ltOp_carry__2_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     3.572 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=78, routed)          0.309     3.880    load5/data_tehb/control/CO[0]
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.127     4.007 r  load5/data_tehb/control/i__carry_i_3/O
                         net (fo=1, routed)           0.168     4.175    addf0/operator/p_1_in[1]
    SLICE_X5Y97          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.281     4.456 f  addf0/operator/_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.405     4.861    addf0/operator/RightShifterComponent/O[2]
    SLICE_X2Y97          LUT4 (Prop_lut4_I1_O)        0.120     4.981 f  addf0/operator/RightShifterComponent/level4_c1[24]_i_2/O
                         net (fo=7, routed)           0.185     5.166    load5/data_tehb/control/ps_c1_reg[3]_0
    SLICE_X4Y97          LUT5 (Prop_lut5_I3_O)        0.043     5.209 r  load5/data_tehb/control/level4_c1[25]_i_6/O
                         net (fo=37, routed)          0.312     5.522    mem_controller3/read_arbiter/data/level4_c1_reg[9]
    SLICE_X2Y98          LUT5 (Prop_lut5_I2_O)        0.043     5.565 r  mem_controller3/read_arbiter/data/level4_c1[7]_i_4/O
                         net (fo=1, routed)           0.174     5.739    mem_controller2/read_arbiter/data/level4_c1_reg[7]_0
    SLICE_X4Y98          LUT6 (Prop_lut6_I5_O)        0.043     5.782 r  mem_controller2/read_arbiter/data/level4_c1[7]_i_1/O
                         net (fo=1, routed)           0.000     5.782    addf0/operator/RightShifterComponent/level4_c1_reg[25]_0[7]
    SLICE_X4Y98          FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.310     5.310 r  
                                                      0.000     5.310 r  clk (IN)
                         net (fo=853, unset)          0.483     5.793    addf0/operator/RightShifterComponent/clk
    SLICE_X4Y98          FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[7]/C
                         clock pessimism              0.000     5.793    
                         clock uncertainty           -0.035     5.757    
    SLICE_X4Y98          FDRE (Setup_fdre_C_D)        0.032     5.789    addf0/operator/RightShifterComponent/level4_c1_reg[7]
  -------------------------------------------------------------------
                         required time                          5.789    
                         arrival time                          -5.782    
  -------------------------------------------------------------------
                         slack                                  0.008    




