$date
	Tue Aug 19 22:15:49 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_vending_mealy $end
$var wire 1 ! dispense $end
$var wire 1 " chg5 $end
$var reg 1 # clk $end
$var reg 2 $ coin [1:0] $end
$var reg 1 % rst $end
$scope module dut $end
$var wire 1 " chg5 $end
$var wire 1 # clk $end
$var wire 2 & coin [1:0] $end
$var wire 1 ! dispense $end
$var wire 1 % rst $end
$var parameter 3 ' S0 $end
$var parameter 3 ( S10 $end
$var parameter 3 ) S15 $end
$var parameter 3 * S20 $end
$var parameter 3 + S5 $end
$var reg 3 , current_state [2:0] $end
$var reg 3 - next_state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 +
b100 *
b11 )
b10 (
b0 '
$end
#0
$dumpvars
b0 -
bx ,
b0 &
1%
b0 $
0#
0"
0!
$end
#5
b0 ,
1#
#10
0#
0%
#15
1#
#20
b1 -
0#
b1 $
b1 &
#25
b10 -
b1 ,
1#
#30
0#
#35
b11 -
b10 ,
1#
#40
b100 -
0#
b10 $
b10 &
#45
1!
b0 -
b100 ,
1#
#50
0!
b100 -
0#
b0 $
b0 &
#55
1#
#60
1!
1"
b0 -
0#
b1 $
b1 &
#65
0!
0"
b1 -
b0 ,
1#
#70
b10 -
0#
b10 $
b10 &
#75
b100 -
b10 ,
1#
#80
0#
#85
1!
b0 -
b100 ,
1#
#90
0!
b100 -
0#
b0 $
b0 &
#95
1#
#100
1!
b0 -
0#
b10 $
b10 &
#105
0!
b10 -
b0 ,
1#
#110
0#
#115
b100 -
b10 ,
1#
#120
b10 -
0#
b0 $
b0 &
#125
1#
#130
0#
#135
1#
#140
0#
#145
1#
#150
0#
#155
1#
#160
0#
#165
1#
#170
0#
