============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     32863
   Run Date =   Thu Jul 11 18:05:58 2024

   Run on =     SUPERIOR-LEGION
============================================================
RUN-1002 : start command "open_project led_4s.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/PLL_150M.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL_150M.v(85)
HDL-1007 : analyze verilog file ../../al_ip/hasyncfifo_ahead12to12.v
HDL-1007 : analyze verilog file ../../../../src/rtl/FPGA/fpga_eg4s.sv
HDL-1007 : undeclared symbol 'en', assumed default net type 'wire' in ../../../../src/rtl/FPGA/fpga_eg4s.sv(78)
HDL-1007 : undeclared symbol 'start', assumed default net type 'wire' in ../../../../src/rtl/FPGA/fpga_eg4s.sv(79)
HDL-1007 : analyze verilog file ../../../../src/rtl/LED_CTRL_top/led_ctrl_top.sv
HDL-1007 : analyze verilog file ../../../../src/rtl/led_phy/LED_send.sv
HDL-1007 : analyze verilog file ../../../../src/rtl/led_phy/cdc_sbit_handshake.sv
HDL-1007 : analyze verilog file ../../../../src/rtl/led_phy/fifo_fsm.sv
HDL-1007 : analyze verilog file ../../../../src/rtl/led_phy/hasyncfifo_ahead12to12.v
RUN-1001 : Project manager successfully analyzed 8 source files.
RUN-1003 : finish command "open_project led_4s.prj" in  1.399767s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (1.1%)

RUN-1004 : used memory is 53 MB, reserved memory is 20 MB, peak memory is 53 MB
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/led_4s_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "config_chipwatcher ../../cwc001.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_ed4g
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 6 view nodes, 30 trigger nets, 30 data nets.
KIT-1004 : Chipwatcher code = 1100111110010010
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/TD/cw/ -file led_4s_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/TD/cw\bus_det.v
HDL-1007 : analyze verilog file D:/TD/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/TD/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/TD/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/TD/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/TD/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/TD/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/TD/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/TD/cw\register.v
HDL-1007 : analyze verilog file D:/TD/cw\tap.v
HDL-1007 : analyze verilog file D:/TD/cw\trigger.sv
HDL-1007 : analyze verilog file led_4s_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in led_4s_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=6,BUS_DIN_NUM=30,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01011,32'sb01,32'sb0100,32'sb01100,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01011,32'sb01100,32'sb010000,32'sb011100,32'sb011101},BUS_CTRL_POS='{32'sb0,32'sb011010,32'sb0100000,32'sb0101100,32'sb01001000,32'sb01001110}) in D:/TD/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=106) in D:/TD/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=106) in D:/TD/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/TD/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=6,BUS_DIN_NUM=30,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01011,32'sb01,32'sb0100,32'sb01100,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01011,32'sb01100,32'sb010000,32'sb011100,32'sb011101},BUS_CTRL_POS='{32'sb0,32'sb011010,32'sb0100000,32'sb0101100,32'sb01001000,32'sb01001110}) in D:/TD/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=6,BUS_DIN_NUM=30,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01011,32'sb01,32'sb0100,32'sb01100,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01011,32'sb01100,32'sb010000,32'sb011100,32'sb011101},BUS_CTRL_POS='{32'sb0,32'sb011010,32'sb0100000,32'sb0101100,32'sb01001000,32'sb01001110}) in D:/TD/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01011) in D:/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in D:/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01100) in D:/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/TD/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "fpga_ed4g"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=6,BUS_DIN_NUM=30,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01011,32'sb01,32'sb0100,32'sb01100,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01011,32'sb01100,32'sb010000,32'sb011100,32'sb011101},BUS_CTRL_POS='{32'sb0,32'sb011010,32'sb0100000,32'sb0101100,32'sb01001000,32'sb01001110})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=106)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=106)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=6,BUS_DIN_NUM=30,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01011,32'sb01,32'sb0100,32'sb01100,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01011,32'sb01100,32'sb010000,32'sb011100,32'sb011101},BUS_CTRL_POS='{32'sb0,32'sb011010,32'sb0100000,32'sb0101100,32'sb01001000,32'sb01001110})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=6,BUS_DIN_NUM=30,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01011,32'sb01,32'sb0100,32'sb01100,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01011,32'sb01100,32'sb010000,32'sb011100,32'sb011101},BUS_CTRL_POS='{32'sb0,32'sb011010,32'sb0100000,32'sb0101100,32'sb01001000,32'sb01001110})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01011)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01100)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model fpga_ed4g
SYN-1032 : 2419/26 useful/useless nets, 1528/15 useful/useless insts
SYN-1016 : Merged 32 instances.
SYN-1032 : 2140/6 useful/useless nets, 1911/6 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 2124/16 useful/useless nets, 1899/12 useful/useless insts
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 1, 375 better
SYN-1014 : Optimize round 2
SYN-1032 : 1845/45 useful/useless nets, 1620/48 useful/useless insts
SYN-1015 : Optimize round 2, 96 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 3 IOs to PADs
RUN-1002 : start command "update_pll_param -module fpga_ed4g"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1881/224 useful/useless nets, 1682/35 useful/useless insts
SYN-1016 : Merged 33 instances.
SYN-2571 : Optimize after map_dsp, round 1, 292 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 4 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 27 instances.
SYN-2501 : Optimize round 1, 56 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1019 : Optimized 13 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1032 : 2283/5 useful/useless nets, 2084/4 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 205 (3.63), #lev = 5 (1.91)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 205 (3.63), #lev = 5 (1.91)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 495 instances into 205 LUTs, name keeping = 72%.
SYN-1001 : Packing model "fpga_ed4g" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 341 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 118 adder to BLE ...
SYN-4008 : Packed 118 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_ed4g
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.227445s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (10.2%)

RUN-1004 : used memory is 122 MB, reserved memory is 86 MB, peak memory is 127 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_ed4g
SYN-5055 WARNING: The kept net u_PLL_150M/clk1_out will be merged to another kept net clk_10m
SYN-5055 WARNING: The kept net u_ctrl_top/u_LED_send/clk will be merged to another kept net clk_10m
SYN-5055 WARNING: The kept net u_PLL_150M/clk2_out will be merged to another kept net clk_3m
SYN-5055 WARNING: The kept net _al_n0 will be merged to another kept net color_pattern[191]
SYN-5055 WARNING: The kept net _al_n1 will be merged to another kept net color_pattern[190]
SYN-5055 WARNING: The kept net color_pattern[190] will be merged to another kept net color_pattern[189]
SYN-5055 WARNING: The kept net color_pattern[189] will be merged to another kept net color_pattern[188]
SYN-5055 WARNING: The kept net color_pattern[191] will be merged to another kept net color_pattern[187]
SYN-5055 WARNING: The kept net color_pattern[188] will be merged to another kept net color_pattern[186]
SYN-5055 WARNING: The kept net color_pattern[187] will be merged to another kept net color_pattern[185]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 1377/11 useful/useless nets, 1176/2 useful/useless insts
SYN-4016 : Net clk_150m driven by BUFG (60 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (230 clock/control pins, 0 other pins).
SYN-4027 : Net clk_10m is clkc1 of pll u_PLL_150M/pll_inst.
SYN-4027 : Net clk_3m is clkc2 of pll u_PLL_150M/pll_inst.
SYN-4019 : Net sysclk_i_dup_1 is refclk of pll u_PLL_150M/pll_inst.
SYN-4020 : Net sysclk_i_dup_1 is fbclk of pll u_PLL_150M/pll_inst.
SYN-4025 : Tag rtl::Net clk_10m as clock net
SYN-4025 : Tag rtl::Net clk_150m as clock net
SYN-4025 : Tag rtl::Net clk_3m as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sysclk_i_dup_1 as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
PHY-1001 : Populate physical database on model fpga_ed4g.
RUN-1001 : There are total 1176 instances
RUN-0007 : 511 luts, 475 seqs, 96 mslices, 57 lslices, 3 pads, 28 brams, 0 dsps
RUN-1001 : There are total 1377 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 849 nets have 2 pins
RUN-1001 : 416 nets have [3 - 5] pins
RUN-1001 : 31 nets have [6 - 10] pins
RUN-1001 : 46 nets have [11 - 20] pins
RUN-1001 : 24 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      2      
RUN-1001 :   No   |  No   |  Yes  |     199     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     26      
RUN-1001 :   Yes  |  No   |  Yes  |     248     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    4    |   6   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 11
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1174 instances, 511 luts, 475 seqs, 153 slices, 26 macros(153 instances: 96 mslices 57 lslices)
PHY-0007 : Cell area utilization is 4%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 312301
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1174.
PHY-3001 : End clustering;  0.001339s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 196582, overlap = 63
PHY-3002 : Step(2): len = 144422, overlap = 63
PHY-3002 : Step(3): len = 100265, overlap = 63
PHY-3002 : Step(4): len = 79772.9, overlap = 60.75
PHY-3002 : Step(5): len = 64664.5, overlap = 63
PHY-3002 : Step(6): len = 54851.7, overlap = 63
PHY-3002 : Step(7): len = 51795.6, overlap = 58.5
PHY-3002 : Step(8): len = 44809.3, overlap = 63.3125
PHY-3002 : Step(9): len = 44792.1, overlap = 63.25
PHY-3002 : Step(10): len = 38033.8, overlap = 66.0312
PHY-3002 : Step(11): len = 37587.4, overlap = 66.75
PHY-3002 : Step(12): len = 37280.1, overlap = 66.875
PHY-3002 : Step(13): len = 32622.2, overlap = 67.25
PHY-3002 : Step(14): len = 33260.6, overlap = 66.875
PHY-3002 : Step(15): len = 30748.6, overlap = 66.0625
PHY-3002 : Step(16): len = 30921.3, overlap = 66.125
PHY-3002 : Step(17): len = 29295.8, overlap = 65.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.57712e-07
PHY-3002 : Step(18): len = 30693.8, overlap = 56.5312
PHY-3002 : Step(19): len = 31202.4, overlap = 56.1562
PHY-3002 : Step(20): len = 29133.6, overlap = 51.875
PHY-3002 : Step(21): len = 29212, overlap = 51.6875
PHY-3002 : Step(22): len = 29486.2, overlap = 51.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.71542e-06
PHY-3002 : Step(23): len = 29674.5, overlap = 56.4062
PHY-3002 : Step(24): len = 29764.2, overlap = 56.4062
PHY-3002 : Step(25): len = 29403.8, overlap = 58.8125
PHY-3002 : Step(26): len = 28718.9, overlap = 63.2812
PHY-3002 : Step(27): len = 28571, overlap = 63.0312
PHY-3002 : Step(28): len = 28193.5, overlap = 63.0938
PHY-3002 : Step(29): len = 27812.5, overlap = 63.4375
PHY-3002 : Step(30): len = 27526.1, overlap = 64.1562
PHY-3002 : Step(31): len = 26721.6, overlap = 61.6562
PHY-3002 : Step(32): len = 26092.4, overlap = 59.5
PHY-3002 : Step(33): len = 25943.1, overlap = 57
PHY-3002 : Step(34): len = 25617.5, overlap = 59.1562
PHY-3002 : Step(35): len = 25558.2, overlap = 62.5312
PHY-3002 : Step(36): len = 24850.1, overlap = 65.1875
PHY-3002 : Step(37): len = 24002.3, overlap = 64.5
PHY-3002 : Step(38): len = 23517.9, overlap = 70.6875
PHY-3002 : Step(39): len = 23322.1, overlap = 73.5625
PHY-3002 : Step(40): len = 23144.4, overlap = 72.9062
PHY-3002 : Step(41): len = 22505.7, overlap = 72.6875
PHY-3002 : Step(42): len = 22389.5, overlap = 72.5938
PHY-3002 : Step(43): len = 22363.2, overlap = 68.9375
PHY-3002 : Step(44): len = 22155.5, overlap = 68.9375
PHY-3002 : Step(45): len = 22182.9, overlap = 69.0625
PHY-3002 : Step(46): len = 21999.1, overlap = 64.8438
PHY-3002 : Step(47): len = 21688, overlap = 64.0938
PHY-3002 : Step(48): len = 21450, overlap = 63.5625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.43085e-06
PHY-3002 : Step(49): len = 21659.8, overlap = 63.6562
PHY-3002 : Step(50): len = 21692.8, overlap = 61.4062
PHY-3002 : Step(51): len = 21748.4, overlap = 61.3125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.8617e-06
PHY-3002 : Step(52): len = 21797.2, overlap = 59.0625
PHY-3002 : Step(53): len = 21809.5, overlap = 59.0625
PHY-3002 : Step(54): len = 21872.5, overlap = 59.0625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.37234e-05
PHY-3002 : Step(55): len = 22055.7, overlap = 59.0625
PHY-3002 : Step(56): len = 22050.9, overlap = 59.0625
PHY-3002 : Step(57): len = 22129.5, overlap = 59.0625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.74468e-05
PHY-3002 : Step(58): len = 22169.9, overlap = 58.9688
PHY-3002 : Step(59): len = 22169.9, overlap = 58.9688
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.48936e-05
PHY-3002 : Step(60): len = 22445.5, overlap = 58.9688
PHY-3002 : Step(61): len = 22484.6, overlap = 58.7812
PHY-3002 : Step(62): len = 22564.5, overlap = 58.7812
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000109787
PHY-3002 : Step(63): len = 22713, overlap = 58.7812
PHY-3002 : Step(64): len = 22713, overlap = 58.7812
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000177636
PHY-3002 : Step(65): len = 22880.6, overlap = 58.7812
PHY-3002 : Step(66): len = 22880.6, overlap = 58.7812
PHY-3002 : Step(67): len = 22928, overlap = 58.6562
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000355271
PHY-3002 : Step(68): len = 23385.4, overlap = 58.6562
PHY-3002 : Step(69): len = 23519, overlap = 58.5938
PHY-3002 : Step(70): len = 23587.6, overlap = 58.75
PHY-3002 : Step(71): len = 23608.7, overlap = 59
PHY-3002 : Step(72): len = 23608.7, overlap = 59
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009458s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.57532e-06
PHY-3002 : Step(73): len = 29253, overlap = 27.9062
PHY-3002 : Step(74): len = 29342.7, overlap = 27.875
PHY-3002 : Step(75): len = 29246.5, overlap = 27.6562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.71506e-05
PHY-3002 : Step(76): len = 28603.7, overlap = 21.5
PHY-3002 : Step(77): len = 28716.2, overlap = 20.75
PHY-3002 : Step(78): len = 28777.9, overlap = 20.6562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.43013e-05
PHY-3002 : Step(79): len = 28800.1, overlap = 20.875
PHY-3002 : Step(80): len = 28800.1, overlap = 20.875
PHY-3002 : Step(81): len = 28448.2, overlap = 19.2188
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.24728e-06
PHY-3002 : Step(82): len = 29083.4, overlap = 41.9062
PHY-3002 : Step(83): len = 29275.9, overlap = 41.6562
PHY-3002 : Step(84): len = 29812.5, overlap = 39.25
PHY-3002 : Step(85): len = 30111, overlap = 41.1562
PHY-3002 : Step(86): len = 29411, overlap = 40.5312
PHY-3002 : Step(87): len = 28888.8, overlap = 36.6875
PHY-3002 : Step(88): len = 29016.5, overlap = 36.0312
PHY-3002 : Step(89): len = 28650.5, overlap = 37.7812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.84946e-05
PHY-3002 : Step(90): len = 28147.2, overlap = 37.25
PHY-3002 : Step(91): len = 28217.6, overlap = 37.4688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.69891e-05
PHY-3002 : Step(92): len = 28248.3, overlap = 34.1562
PHY-3002 : Step(93): len = 28486.7, overlap = 33.8125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.39783e-05
PHY-3002 : Step(94): len = 29011.7, overlap = 28.9375
PHY-3002 : Step(95): len = 29241.5, overlap = 28.4375
PHY-3002 : Step(96): len = 29684.4, overlap = 27.6875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000147957
PHY-3002 : Step(97): len = 29172.7, overlap = 27.1562
PHY-3002 : Step(98): len = 29172.7, overlap = 27.1562
PHY-3002 : Step(99): len = 29241.7, overlap = 27.0938
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000295913
PHY-3002 : Step(100): len = 29438.2, overlap = 26.3438
PHY-3002 : Step(101): len = 29438.2, overlap = 26.3438
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000591826
PHY-3002 : Step(102): len = 29509.2, overlap = 25.5
PHY-3002 : Step(103): len = 29568.7, overlap = 21.9062
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 60.34 peak overflow 2.59
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1377.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 39880, over cnt = 167(0%), over = 549, worst = 14
PHY-1001 : End global iterations;  0.079015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 27.72, top5 = 17.45, top10 = 11.77, top15 = 8.40.
PHY-1001 : End incremental global routing;  0.178367s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 6039, tnet num: 1375, tinst num: 1174, tnode num: 7888, tedge num: 10031.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.082484s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (56.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.282933s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (16.6%)

OPT-1001 : Current memory(MB): used = 178, reserve = 141, peak = 178.
OPT-1001 : End physical optimization;  0.301446s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (15.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 511 LUT to BLE ...
SYN-4008 : Packed 511 LUT and 161 SEQ to BLE.
SYN-4003 : Packing 314 remaining SEQ's ...
SYN-4005 : Packed 158 SEQ with LUT/SLICE
SYN-4006 : 210 single LUT's are left
SYN-4006 : 156 single SEQ's are left
SYN-4011 : Packing model "fpga_ed4g" (AL_USER_NORMAL) with 667/933 primitive instances ...
PHY-3001 : End packing;  0.050988s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Populate physical database on model fpga_ed4g.
RUN-1001 : There are total 552 instances
RUN-1001 : 257 mslices, 258 lslices, 3 pads, 28 brams, 0 dsps
RUN-1001 : There are total 1219 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 672 nets have 2 pins
RUN-1001 : 431 nets have [3 - 5] pins
RUN-1001 : 35 nets have [6 - 10] pins
RUN-1001 : 47 nets have [11 - 20] pins
RUN-1001 : 27 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 550 instances, 515 slices, 26 macros(153 instances: 96 mslices 57 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 30419.4, Over = 35
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.56048e-05
PHY-3002 : Step(104): len = 29654.5, overlap = 38.25
PHY-3002 : Step(105): len = 29805.6, overlap = 39.5
PHY-3002 : Step(106): len = 29861.4, overlap = 39
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.12095e-05
PHY-3002 : Step(107): len = 29642.3, overlap = 37
PHY-3002 : Step(108): len = 29843.1, overlap = 37.25
PHY-3002 : Step(109): len = 30021, overlap = 35.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000102419
PHY-3002 : Step(110): len = 30585.1, overlap = 35
PHY-3002 : Step(111): len = 30735.3, overlap = 34.25
PHY-3002 : Step(112): len = 31089.1, overlap = 34.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.135215s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Trial Legalized: Len = 43101.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00656537
PHY-3002 : Step(113): len = 41480.8, overlap = 0.75
PHY-3002 : Step(114): len = 40650.3, overlap = 2.5
PHY-3002 : Step(115): len = 39106.4, overlap = 3.25
PHY-3002 : Step(116): len = 38056.4, overlap = 5.5
PHY-3002 : Step(117): len = 36589, overlap = 7.75
PHY-3002 : Step(118): len = 35921.6, overlap = 9
PHY-3002 : Step(119): len = 35335.7, overlap = 9
PHY-3002 : Step(120): len = 35038.9, overlap = 10.5
PHY-3002 : Step(121): len = 34540.6, overlap = 13
PHY-3002 : Step(122): len = 34012.8, overlap = 14.25
PHY-3002 : Step(123): len = 33787.8, overlap = 14.25
PHY-3002 : Step(124): len = 33448.3, overlap = 14.5
PHY-3002 : Step(125): len = 33317.7, overlap = 14.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0106947
PHY-3002 : Step(126): len = 33318.7, overlap = 14.5
PHY-3002 : Step(127): len = 33118.4, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0213895
PHY-3002 : Step(128): len = 33062.7, overlap = 14
PHY-3002 : Step(129): len = 32893.8, overlap = 15
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004577s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 37847.4, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.004606s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 6 instances has been re-located, deltaX = 0, deltaY = 6, maxDist = 1.
PHY-3001 : Final: Len = 37919.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 76/1219.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 49576, over cnt = 152(0%), over = 260, worst = 5
PHY-1002 : len = 50808, over cnt = 78(0%), over = 98, worst = 3
PHY-1002 : len = 51488, over cnt = 34(0%), over = 44, worst = 3
PHY-1002 : len = 51576, over cnt = 17(0%), over = 19, worst = 2
PHY-1002 : len = 51928, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.159667s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (19.6%)

PHY-1001 : Congestion index: top1 = 25.93, top5 = 19.09, top10 = 14.52, top15 = 10.96.
PHY-1001 : End incremental global routing;  0.218875s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (21.4%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 5266, tnet num: 1217, tinst num: 550, tnode num: 6601, tedge num: 9009.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.096765s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (32.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.339509s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (23.0%)

OPT-1001 : Current memory(MB): used = 183, reserve = 145, peak = 183.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001843s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1025/1219.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 51928, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004834s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 25.93, top5 = 19.09, top10 = 14.52, top15 = 10.96.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.002086s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 25.413793
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.426333s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (18.3%)

RUN-1003 : finish command "place" in  4.779460s wall, 0.640625s user + 0.312500s system = 0.953125s CPU (19.9%)

RUN-1004 : used memory is 164 MB, reserved memory is 127 MB, peak memory is 184 MB
RUN-1002 : start command "export_db led_4s_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 552 instances
RUN-1001 : 257 mslices, 258 lslices, 3 pads, 28 brams, 0 dsps
RUN-1001 : There are total 1219 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 672 nets have 2 pins
RUN-1001 : 431 nets have [3 - 5] pins
RUN-1001 : 35 nets have [6 - 10] pins
RUN-1001 : 47 nets have [11 - 20] pins
RUN-1001 : 27 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 5266, tnet num: 1217, tinst num: 550, tnode num: 6601, tedge num: 9009.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 257 mslices, 258 lslices, 3 pads, 28 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1217 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 614 clock pins, and constraint 1335 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 49080, over cnt = 154(0%), over = 256, worst = 5
PHY-1002 : len = 50272, over cnt = 74(0%), over = 90, worst = 3
PHY-1002 : len = 50800, over cnt = 32(0%), over = 40, worst = 3
PHY-1002 : len = 51232, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.171485s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (9.1%)

PHY-1001 : Congestion index: top1 = 25.56, top5 = 18.80, top10 = 14.33, top15 = 10.82.
PHY-1001 : End global routing;  0.242488s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (12.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 213, reserve = 176, peak = 225.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_10m will be routed on clock mesh
PHY-1001 : clock net clk_150m will be merged with clock u_PLL_150M/clk0_buf
PHY-5010 WARNING: Net clk_3m is skipped due to 0 input or output
PHY-1001 : net sysclk_i_dup_1 will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net clk_3m is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 478, reserve = 445, peak = 478.
PHY-1001 : End build detailed router design. 3.099964s wall, 0.906250s user + 0.031250s system = 0.937500s CPU (30.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 25128, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.966268s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (25.9%)

PHY-1001 : Current memory(MB): used = 509, reserve = 478, peak = 509.
PHY-1001 : End phase 1; 0.971094s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (25.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 88% nets.
PHY-1022 : len = 234616, over cnt = 36(0%), over = 36, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 510, reserve = 479, peak = 510.
PHY-1001 : End initial routed; 2.731298s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (21.7%)

PHY-1001 : Current memory(MB): used = 510, reserve = 479, peak = 510.
PHY-1001 : End phase 2; 2.732773s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (21.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 233920, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.092927s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (33.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 233968, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.019397s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (80.6%)

PHY-1001 : Commit to database.....
PHY-1001 : 3 feed throughs used by 3 nets
PHY-1001 : End commit to database; 0.151192s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (10.3%)

PHY-1001 : Current memory(MB): used = 524, reserve = 492, peak = 524.
PHY-1001 : End phase 3; 0.400257s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (27.3%)

PHY-1003 : Routed, final wirelength = 233968
PHY-1001 : Current memory(MB): used = 524, reserve = 492, peak = 524.
PHY-1001 : End export database. 0.008626s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  7.434539s wall, 1.875000s user + 0.031250s system = 1.906250s CPU (25.6%)

RUN-1003 : finish command "route" in  7.889500s wall, 1.890625s user + 0.046875s system = 1.937500s CPU (24.6%)

RUN-1004 : used memory is 458 MB, reserved memory is 426 MB, peak memory is 524 MB
RUN-1002 : start command "report_area -io_info -file led_4s_phy.area"
RUN-1001 : standard
***Report Model: fpga_ed4g Device: EG4S20BG256***

IO Statistics
#IO                         3
  #input                    1
  #output                   2
  #inout                    0

Utilization Statistics
#lut                      832   out of  19600    4.24%
#reg                      478   out of  19600    2.44%
#le                       988
  #lut only               510   out of    988   51.62%
  #reg only               156   out of    988   15.79%
  #lut&reg                322   out of    988   32.59%
#dsp                        0   out of     29    0.00%
#bram                      28   out of     64   43.75%
  #bram9k                  27
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                        3   out of    188    1.60%
  #ireg                     0
  #oreg                     1
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet               Type               DriverType         Driver                       Fanout
#1        clk_10m                GCLK               pll                u_PLL_150M/pll_inst.clkc1    133
#2        config_inst_syn_9      GCLK               config             config_inst.jtck             126
#3        u_PLL_150M/clk0_buf    GCLK               pll                u_PLL_150M/pll_inst.clkc0    35
#4        sysclk_i_dup_1         GCLK               io                 sysclk_i_syn_2.di            14
#5        clk_3m                 GeneralRouting     pll                u_PLL_150M/pll_inst.clkc2    0


Detailed IO Report

    Name      Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  sysclk_i      INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    cko        OUTPUT        F15        LVCMOS33           8           PULLUP      NONE    
    sdo        OUTPUT        D16        LVCMOS33           8           PULLUP      OREG    

Report Hierarchy Area:
+-----------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                 |le     |lut     |ripple  |seq     |bram    |dsp     |
+-----------------------------------------------------------------------------------------------------------------+
|top                                 |fpga_ed4g              |988    |679     |153     |479     |28      |0       |
|  u_PLL_150M                        |PLL_150M               |1      |1       |0       |0       |0       |0       |
|  u_ctrl_top                        |led_ctrl_top           |317    |297     |20      |73      |1       |0       |
|    u_LED_send                      |LED_send               |119    |107     |12      |48      |0       |0       |
|    u_cdc_sbit_handshake            |cdc_sbit_handshake     |5      |5       |0       |4       |0       |0       |
|    u_fifo_fsm                      |fifo_fsm               |63     |55      |8       |20      |0       |0       |
|    u_hasyncfifo_ahead12to12        |hasyncfifo_ahead12to12 |130    |130     |0       |1       |1       |0       |
|      u_hasyncfifo_12to12           |hasyncfifo_12to12      |2      |2       |0       |0       |1       |0       |
|  cw_top                            |CW_TOP_WRAPPER         |529    |302     |95      |340     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                |529    |302     |95      |340     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int            |220    |116     |0       |220     |0       |0       |
|        reg_inst                    |register               |217    |113     |0       |217     |0       |0       |
|        tap_inst                    |tap                    |3      |3       |0       |3       |0       |0       |
|      trigger_inst                  |trigger                |309    |186     |95      |120     |0       |0       |
|        bus_inst                    |bus_top                |103    |53      |34      |35      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det                |41     |20      |14      |12      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                |16     |6       |6       |4       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                |40     |21      |14      |13      |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det                |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes |bus_det                |2      |2       |0       |2       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl               |111    |82      |29      |55      |0       |0       |
+-----------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       669   
    #2          2       290   
    #3          3       103   
    #4          4        38   
    #5        5-10       53   
    #6        11-50      49   
    #7       51-100      5    
    #8       101-500     2    
  Average     3.09            

RUN-1002 : start command "export_db led_4s_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid led_4s_inst.bid"
PRG-1000 : <!-- HMAC is: 489d4debaadd24d1ecbf3d9e92da4bfde99d0429ae4f23d64cba83f689075432 -->
RUN-1002 : start command "bitgen -bit led_4s.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 550
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1219, pip num: 13855
BIT-1002 : Init feedthrough completely, num: 3
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1356 valid insts, and 36798 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110001001100111110010010
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file led_4s.bit.
RUN-1003 : finish command "bitgen -bit led_4s.bit" in  1.930281s wall, 7.625000s user + 0.062500s system = 7.687500s CPU (398.3%)

RUN-1004 : used memory is 463 MB, reserved memory is 442 MB, peak memory is 658 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240711_180557.log"
