/dts-v1/;

/ {
    #address-cells = <1>;
    #size-cells = <1>;
    
    compatible = "xlnx,microblaze";
    model = "Xilinx MicroBlaze";
    
    chosen {
        bootargs = "console=ttyUL0,115200";
        stdout-path = "serial0:115200n8";
    };
    
    aliases {
        ethernet0 = &axi_ethernetlite_0;
        serial0 = &axi_uartlite_0;
        spi0 = &axi_quad_spi_flash;
    };
    
    config {
        u-boot,dm-spl;
        u-boot,spl-payload-offset = <0x00300000>; /* 3MiB */
        bootdelay=<0x2>;
        bootcmd="run tftpload";
            //kernaddr=<0x0>;
            //kernel-offset=<0x0>;
            //rootaddr=<0x0>;
            //rootdisk-offset=<0x0>;
        bootsecure=<0x0>;
    };
    
    memory {
        u-boot,dm-spl;
        device_type = "memory";
        reg = <0x80000000 0x10000000>;
    };
    
    cpus {
        #address-cells = <1>;
        #cpus = <1>;
        #size-cells = <0>;
        microblaze_0: cpu@0 {
            bus-handle = <&amba_pl>;
            clock-frequency = <115000000>;
            clocks = <&clk_cpu>;
            compatible = "xlnx,microblaze-10.0";
            d-cache-baseaddr = <0x0000000080000000>;
            d-cache-highaddr = <0x000000008fffffff>;
            d-cache-line-size = <0x20>;
            d-cache-size = <0x4000>;
            device_type = "cpu";
            i-cache-baseaddr = <0x0000000080000000>;
            i-cache-highaddr = <0x000000008fffffff>;
            i-cache-line-size = <0x20>;
            i-cache-size = <0x4000>;
            interrupt-handle = <&axi_intc>;
            model = "microblaze,10.0";
            timebase-frequency = <115000000>;
            xlnx,addr-size = <0x20>;
            xlnx,addr-tag-bits = <0xe>;
            xlnx,allow-dcache-wr = <0x1>;
            xlnx,allow-icache-wr = <0x1>;
            xlnx,area-optimized = <0x2>;
            xlnx,async-interrupt = <0x1>;
            xlnx,async-wakeup = <0x3>;
            xlnx,avoid-primitives = <0x0>;
            xlnx,base-vectors = <0x0000000000000000>;
            xlnx,branch-target-cache-size = <0x5>;
            xlnx,cache-byte-size = <0x4000>;
            xlnx,d-axi = <0x1>;
            xlnx,d-lmb = <0x1>;
            xlnx,d-lmb-mon = <0x0>;
            xlnx,daddr-size = <0x20>;
            xlnx,data-size = <0x20>;
            xlnx,dc-axi-mon = <0x0>;
            xlnx,dcache-addr-tag = <0xe>;
            xlnx,dcache-always-used = <0x1>;
            xlnx,dcache-byte-size = <0x4000>;
            xlnx,dcache-data-width = <0x0>;
            xlnx,dcache-force-tag-lutram = <0x1>;
            xlnx,dcache-line-len = <0x8>;
            xlnx,dcache-use-writeback = <0x0>;
            xlnx,dcache-victims = <0x0>;
            xlnx,debug-counter-width = <0x20>;
            xlnx,debug-enabled = <0x1>;
            xlnx,debug-event-counters = <0x5>;
            xlnx,debug-external-trace = <0x0>;
            xlnx,debug-interface = <0x0>;
            xlnx,debug-latency-counters = <0x1>;
            xlnx,debug-profile-size = <0x0>;
            xlnx,debug-trace-async-reset = <0x0>;
            xlnx,debug-trace-size = <0x2000>;
            xlnx,div-zero-exception = <0x0>;
            xlnx,dp-axi-mon = <0x0>;
            xlnx,dynamic-bus-sizing = <0x0>;
            xlnx,ecc-use-ce-exception = <0x0>;
            xlnx,edge-is-positive = <0x1>;
            xlnx,enable-discrete-ports = <0x0>;
            xlnx,endianness = <0x1>;
            xlnx,fault-tolerant = <0x0>;
            xlnx,fpu-exception = <0x0>;
            xlnx,freq = <0x6dac2c0>;
            xlnx,fsl-exception = <0x0>;
            xlnx,fsl-links = <0x0>;
            xlnx,i-axi = <0x0>;
            xlnx,i-lmb = <0x1>;
            xlnx,i-lmb-mon = <0x0>;
            xlnx,iaddr-size = <0x20>;
            xlnx,ic-axi-mon = <0x0>;
            xlnx,icache-always-used = <0x1>;
            xlnx,icache-data-width = <0x0>;
            xlnx,icache-force-tag-lutram = <0x1>;
            xlnx,icache-line-len = <0x8>;
            xlnx,icache-streams = <0x0>;
            xlnx,icache-victims = <0x0>;
            xlnx,ill-opcode-exception = <0x1>;
            xlnx,imprecise-exceptions = <0x0>;
            xlnx,instr-size = <0x20>;
            xlnx,interconnect = <0x2>;
            xlnx,interrupt-is-edge = <0x1>;
            xlnx,interrupt-mon = <0x0>;
            xlnx,ip-axi-mon = <0x0>;
            xlnx,lockstep-master = <0x0>;
            xlnx,lockstep-select = <0x0>;
            xlnx,lockstep-slave = <0x0>;
            xlnx,mmu-dtlb-size = <0x4>;
            xlnx,mmu-itlb-size = <0x2>;
            xlnx,mmu-privileged-instr = <0x0>;
            xlnx,mmu-tlb-access = <0x3>;
            xlnx,mmu-zones = <0x2>;
            xlnx,num-sync-ff-clk = <0x2>;
            xlnx,num-sync-ff-clk-debug = <0x2>;
            xlnx,num-sync-ff-clk-irq = <0x1>;
            xlnx,num-sync-ff-dbg-clk = <0x1>;
            xlnx,num-sync-ff-dbg-trace-clk = <0x2>;
            xlnx,number-of-pc-brk = <0x1>;
            xlnx,number-of-rd-addr-brk = <0x0>;
            xlnx,number-of-wr-addr-brk = <0x0>;
            xlnx,opcode-0x0-illegal = <0x1>;
            xlnx,optimization = <0x0>;
            xlnx,pc-width = <0x20>;
            xlnx,piaddr-size = <0x20>;
            xlnx,pvr = <0x0>;
            xlnx,pvr-user1 = <0x00>;
            xlnx,pvr-user2 = <0x00000000>;
            xlnx,reset-msr = <0x00000000>;
            xlnx,reset-msr-bip = <0x0>;
            xlnx,reset-msr-dce = <0x0>;
            xlnx,reset-msr-ee = <0x0>;
            xlnx,reset-msr-eip = <0x0>;
            xlnx,reset-msr-ice = <0x0>;
            xlnx,reset-msr-ie = <0x0>;
            xlnx,sco = <0x0>;
            xlnx,trace = <0x0>;
            xlnx,unaligned-exceptions = <0x1>;
            xlnx,use-barrel = <0x1>;
            xlnx,use-branch-target-cache = <0x1>;
            xlnx,use-config-reset = <0x0>;
            xlnx,use-dcache = <0x1>;
            xlnx,use-div = <0x0>;
            xlnx,use-ext-brk = <0x0>;
            xlnx,use-ext-nm-brk = <0x0>;
            xlnx,use-extended-fsl-instr = <0x0>;
            xlnx,use-fpu = <0x0>;
            xlnx,use-hw-mul = <0x1>;
            xlnx,use-icache = <0x1>;
            xlnx,use-interrupt = <0x2>;
            xlnx,use-mmu = <0x3>;
            xlnx,use-msr-instr = <0x1>;
            xlnx,use-non-secure = <0x0>;
            xlnx,use-pcmp-instr = <0x1>;
            xlnx,use-reorder-instr = <0x1>;
            xlnx,use-stack-protection = <0x0>;
        };
    }; /* cpus */  

    clocks {
        #address-cells = <1>;
        #size-cells = <0>;
        clk_cpu: clk_cpu@0 {
            #clock-cells = <0>;
            clock-frequency = <115000000>;
            clock-output-names = "clk_cpu";
            compatible = "fixed-clock";
            reg = <0>;
        };
        clk_bus_0: clk_bus_0@1 {
            #clock-cells = <0>;
            clock-frequency = <115000000>;
            clock-output-names = "clk_bus_0";
            compatible = "fixed-clock";
            reg = <1>;
        };
    }; /* clocks */
    
    amba_pl: amba_pl {
        u-boot,dm-spl;
        #address-cells = <1>;
        #size-cells = <1>;
        
        compatible = "simple-bus";
        ranges ;
        
        axi_ethernetlite_0: ethernet@40e00000 {
            compatible = "xlnx,xps-ethernetlite-1.00.a";
            device_type = "network";
            interrupt-names = "ip2intc_irpt";
            interrupt-parent = <&axi_intc>;
            interrupts = <1 0>;
            reg = <0x40e00000 0x10000>;
            
            local-mac-address = [00 18 3e 02 4e dd];
            
            xlnx,duplex = <0x1>;
            xlnx,include-global-buffers = <0x1>;
            xlnx,include-internal-loopback = <0x0>;

            xlnx,rx-ping-pong = <0x1>;
            xlnx,s-axi-id-width = <0x1>;
            xlnx,select-xpm = <0x1>;
            xlnx,tx-ping-pong = <0x1>;
            xlnx,use-internal = <0x0>;          

            //#address-cells = <1>;
            //#size-cells = <0>;  
                      
            phy-handle=<&phy1>;
            xlnx,has-mdio = <0x1>;
            xlnx,include-mdio = <0x1>;            
            //phy-mode = "mii";                   
            mdio {
                #address-cells = <1>;
                #size-cells = <0>; 
                phy1: phy@1 {
                    compatible = "TI,DP83848C", "NatSemi,DP83848";
                    device_type = "ethernet-phy";
                    reg = <1>;
                };
            };
        }; /* axi_ethernetlite_0 */
        
        axi_gpio_output: gpio@40010000 {
            #gpio-cells = <3>;
            clock-frequency = <115000000>;
            clock-names = "s_axi_aclk";
            clocks = <&clk_bus_0>;
            compatible = "xlnx,xps-gpio-1.00.a";
            gpio-controller ;
            reg = <0x40010000 0x10000>;
            xlnx,all-inputs = <0x0>;
            xlnx,all-inputs-2 = <0x0>;
            xlnx,all-outputs = <0x0>;
            xlnx,all-outputs-2 = <0x0>;
            xlnx,dout-default = <0x00000000>;
            xlnx,dout-default-2 = <0x00000000>;
            xlnx,gpio-width = <0x4>;
            xlnx,gpio2-width = <0xc>;
            xlnx,interrupt-present = <0x0>;
            xlnx,is-dual = <0x1>;
            xlnx,tri-default = <0xFFFFFFFF>;
            xlnx,tri-default-2 = <0xFFFFFFFF>;           	
        }; /* axi_gpio_output */
        
		gpio-leds {
	        	#address-cells = <1>;
                #size-cells = <2>;
	        compatible = "gpio-leds";        

	        LED0 {
	            label = "LED0";
	            gpios = <&axi_gpio_output 0 0 1>;
	            default-state = "on";
	            linux,default-trigger = "cpu-activity";
	        }; /* LED0 */

	        LED1 {
	            label = "LED1";
	            gpios = <&axi_gpio_output 3 0 1>;
	            default-state = "on";
	            linux,default-trigger = "heartbeat";
	        }; /* LED1 */

	    	LED2 {
	            label = "LED2";
	            gpios = <&axi_gpio_output 2 0 1>;
	            default-state = "keep";
	            linux,default-trigger = "panic-indicator";
	        }; /* LED2 */
	        
	    }; /* gpio-leds */
	    
	    
        axi_quad_spi_flash: axi_quad_spi@44a10000 {
                #address-cells = <1>;
                #size-cells = <0>;  
            u-boot,dm-spl;
            bits-per-word = <16>;
            compatible = "xlnx,xps-spi-2.00.a";
            fifo-size = <256>;
            interrupt-names = "ip2intc_irpt";
            interrupt-parent = <&axi_intc>;
            interrupts = <4 0>;
            num-cs = <0x1>;
            reg = <0x44a10000 0x10000>;
            xlnx,num-ss-bits = <0x1>;
            xlnx,spi-mode = <0>;
                //spi-max-frequency = <30000000>;
                
            spi_flash: spi_flash@0 { /* bus_num@cs_num */                                                 
                u-boot,dm-spl;
                compatible = "n25q128a", "jedec,spi-nor";
                spi-max-frequency = <30000000>;
                reg = <0x0>; /* chip select 0 */
                spi-tx-bus-width = <1>;
                spi-rx-bus-width = <4>;
            }; /* spi_flash */    
            
        }; /* axi_quad_spi_flash */
        
        axi_timer_0: timer@41c00000 {
            clock-frequency = <115000000>;
            clocks = <&clk_bus_0>;
            compatible = "xlnx,xps-timer-1.00.a";
            interrupt-names = "interrupt";
            interrupt-parent = <&axi_intc>;
            interrupts = <2 2>;
            reg = <0x41c00000 0x10000>;
            xlnx,count-width = <0x20>;
            xlnx,gen0-assert = <0x1>;
            xlnx,gen1-assert = <0x1>;
            xlnx,one-timer-only = <0x0>;
            xlnx,trig0-assert = <0x1>;
            xlnx,trig1-assert = <0x1>;
        }; /* axi_timer_0 */
        
        axi_uartlite_0: serial@40600000 {
            u-boot,dm-spl;
            clock-frequency = <115000000>;
            clocks = <&clk_bus_0>;
            compatible = "xlnx,xps-uartlite-1.00.a";
            current-speed = <115200>;
            device_type = "serial";
            interrupt-names = "interrupt";
            interrupt-parent = <&axi_intc>;
            interrupts = <3 0>;
            port-number = <0>;
            reg = <0x40600000 0x10000>;
            xlnx,baudrate = <0x1c200>;
            xlnx,data-bits = <0x8>;
            xlnx,odd-parity = <0x0>;
            xlnx,s-axi-aclk-freq-hz-d = "115.0";
            xlnx,use-parity = <0x0>;
        }; /* axi_uartlite_0 */
        
        axi_intc: interrupt-controller@41200000 {            
            #interrupt-cells = <2>;
            compatible = "xlnx,xps-intc-1.00.a";
            interrupt-controller ;
            reg = <0x41200000 0x10000>;
            xlnx,kind-of-intr = <0x1a>;
            xlnx,num-intr-inputs = <0x5>;
        }; /* axi_intc */
                
        xadc_wiz_0: xadc_wiz@44a20000 {
			clock-frequency = <115000000>;
			clocks = <&clk_bus_0>;
			compatible = "xlnx,axi-xadc-1.00.a";
			interrupt-names = "ip2intc_irpt";
			interrupt-parent = <&axi_intc>;
			interrupts = <0 2>;
			reg = <0x44a20000 0x10000>;
			xlnx,alarm-limit-r0 = <0xb5ed>;
			xlnx,alarm-limit-r1 = <0x53a0>;
			xlnx,alarm-limit-r10 = <0x5555>;
			xlnx,alarm-limit-r11 = <0x5111>;
			xlnx,alarm-limit-r12 = <0x9999>;
			xlnx,alarm-limit-r13 = <0x91eb>;
			xlnx,alarm-limit-r14 = <0x6aaa>;
			xlnx,alarm-limit-r15 = <0x6222>;
			xlnx,alarm-limit-r2 = <0xa147>;
			xlnx,alarm-limit-r3 = <0xca33>;
			xlnx,alarm-limit-r4 = <0xa93a>;
			xlnx,alarm-limit-r5 = <0x5111>;
			xlnx,alarm-limit-r6 = <0x9555>;
			xlnx,alarm-limit-r7 = <0xae4e>;
			xlnx,alarm-limit-r8 = <0x5999>;
			xlnx,alarm-limit-r9 = <0x5111>;
			xlnx,configuration-r0 = <0x0>;
			xlnx,configuration-r1 = <0x21a1>;
			xlnx,configuration-r2 = <0x400>;
			xlnx,dclk-frequency = <0x64>;
			xlnx,external-mux = "none";
			xlnx,external-mux-channel = "VP_VN";
			xlnx,external-muxaddr-enable = <0x0>;
			xlnx,fifo-depth = <0x7>;
			xlnx,has-axi = <0x1>;
			xlnx,has-axi4stream = <0x0>;
			xlnx,has-busy = <0x1>;
			xlnx,has-channel = <0x1>;
			xlnx,has-convst = <0x0>;
			xlnx,has-convstclk = <0x0>;
			xlnx,has-dclk = <0x1>;
			xlnx,has-drp = <0x0>;
			xlnx,has-eoc = <0x1>;
			xlnx,has-eos = <0x1>;
			xlnx,has-external-mux = <0x0>;
			xlnx,has-jtagbusy = <0x0>;
			xlnx,has-jtaglocked = <0x0>;
			xlnx,has-jtagmodified = <0x0>;
			xlnx,has-ot-alarm = <0x0>;
			xlnx,has-reset = <0x0>;
			xlnx,has-temp-bus = <0x1>;
			xlnx,has-user-temp-alarm = <0x1>;
			xlnx,has-vbram-alarm = <0x0>;
			xlnx,has-vccaux-alarm = <0x1>;
			xlnx,has-vccddro-alarm = <0x0>;
			xlnx,has-vccint-alarm = <0x1>;
			xlnx,has-vccpaux-alarm = <0x0>;
			xlnx,has-vccpint-alarm = <0x0>;
			xlnx,has-vn = <0x1>;
			xlnx,has-vp = <0x1>;
			xlnx,include-intr = <0x1>;
			xlnx,sampling-rate = "961538.4615384615";
			xlnx,sequence-r0 = <0x900>;
			xlnx,sequence-r1 = <0xf6f7>;
			xlnx,sequence-r2 = <0x0>;
			xlnx,sequence-r3 = <0x0>;
			xlnx,sequence-r4 = <0x0>;
			xlnx,sequence-r5 = <0x0>;
			xlnx,sequence-r6 = <0x0>;
			xlnx,sequence-r7 = <0x0>;
			xlnx,sim-file-name = "design";
			xlnx,sim-file-rel-path = "./";
			xlnx,sim-file-sel = "Default";
			xlnx,vaux0 = <0x1>;
			xlnx,vaux1 = <0x1>;
			xlnx,vaux10 = <0x1>;
			xlnx,vaux11 = <0x0>;
			xlnx,vaux12 = <0x1>;
			xlnx,vaux13 = <0x1>;
			xlnx,vaux14 = <0x1>;
			xlnx,vaux15 = <0x1>;
			xlnx,vaux2 = <0x1>;
			xlnx,vaux3 = <0x0>;
			xlnx,vaux4 = <0x1>;
			xlnx,vaux5 = <0x1>;
			xlnx,vaux6 = <0x1>;
			xlnx,vaux7 = <0x1>;
			xlnx,vaux8 = <0x0>;
			xlnx,vaux9 = <0x1>;
		};		
    };
};
