Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Jun 27 15:16:20 2022
| Host         : DESKTOP-MM296OU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7k325t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.891        0.000                      0                20015        0.068        0.000                      0                20015        5.156        0.000                       0                 10084  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
i_clk_50              {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 5.556}      11.111          90.000          
  clkfbout_clk_wiz_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk_50                                                                                                                                                                7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        1.891        0.000                      0                20015        0.068        0.000                      0                20015        5.156        0.000                       0                 10080  
  clkfbout_clk_wiz_0                                                                                                                                                   18.591        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk_50
  To Clock:  i_clk_50

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk_50
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { i_clk_50 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.071         20.000      18.929     PLLE2_ADV_X0Y2  clk_wiz_0_/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y2  clk_wiz_0_/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y2  clk_wiz_0_/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y2  clk_wiz_0_/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y2  clk_wiz_0_/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y2  clk_wiz_0_/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.891ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.891ns  (required time - arrival time)
  Source:                 system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/cnt_S2_reg[1]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_clk_wiz_0 rise@11.111ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.060ns  (logic 2.497ns (27.561%)  route 6.563ns (72.439%))
  Logic Levels:           20  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.610ns = ( 9.501 - 11.111 ) 
    Source Clock Delay      (SCD):    -1.896ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  i_clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     2.666    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.696    -5.030 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -3.228    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.135 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       1.239    -1.896    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/clk_out1
    SLICE_X111Y185       FDCE                                         r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/cnt_S2_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y185       FDCE (Prop_fdce_C_Q)         0.223    -1.673 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/cnt_S2_reg[1]_rep__3/Q
                         net (fo=125, routed)         1.343    -0.330    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/cnt_S2_reg[1]_rep__3_n_0
    SLICE_X101Y154       LUT6 (Prop_lut6_I2_O)        0.043    -0.287 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][31]_i_735__0/O
                         net (fo=1, routed)           0.000    -0.287    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][31]_i_735__0_n_0
    SLICE_X101Y154       MUXF7 (Prop_muxf7_I0_O)      0.107    -0.180 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[63][31]_i_407__0/O
                         net (fo=2, routed)           0.880     0.700    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[63][31]_i_407__0_n_0
    SLICE_X118Y157       LUT6 (Prop_lut6_I0_O)        0.124     0.824 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][31]_i_169__0/O
                         net (fo=1, routed)           0.000     0.824    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][31]_i_169__0_n_0
    SLICE_X118Y157       MUXF7 (Prop_muxf7_I0_O)      0.115     0.939 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[63][31]_i_71__0/O
                         net (fo=5, routed)           1.106     2.045    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/p_21_in[31]
    SLICE_X101Y166       LUT5 (Prop_lut5_I1_O)        0.122     2.167 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][7]_i_16__0/O
                         net (fo=2, routed)           0.321     2.488    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][7]_i_16__0_n_0
    SLICE_X101Y167       LUT5 (Prop_lut5_I4_O)        0.043     2.531 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][7]_i_5__0/O
                         net (fo=2, routed)           0.245     2.776    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][7]_i_5__0_n_0
    SLICE_X100Y168       LUT6 (Prop_lut6_I3_O)        0.043     2.819 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][7]_i_9__0/O
                         net (fo=1, routed)           0.000     2.819    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][7]_i_9__0_n_0
    SLICE_X100Y168       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.086 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[63][7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.086    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[63][7]_i_2__0_n_0
    SLICE_X100Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.139 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[63][11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.139    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[63][11]_i_2__0_n_0
    SLICE_X100Y170       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     3.250 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[63][15]_i_2__0/O[0]
                         net (fo=17, routed)          0.925     4.175    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/in31[12]
    SLICE_X67Y159        LUT2 (Prop_lut2_I1_O)        0.124     4.299 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/e[19]_i_41__0/O
                         net (fo=1, routed)           0.000     4.299    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/e[19]_i_41__0_n_0
    SLICE_X67Y159        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.558 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/e_reg[19]_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.558    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/e_reg[19]_i_24_n_0
    SLICE_X67Y160        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     4.707 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/e_reg[23]_i_24/O[3]
                         net (fo=2, routed)           0.347     5.055    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/in9[19]
    SLICE_X65Y163        LUT6 (Prop_lut6_I3_O)        0.120     5.175 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a[23]_i_22__0/O
                         net (fo=2, routed)           0.500     5.675    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/p_3_in[19]
    SLICE_X51Y164        LUT6 (Prop_lut6_I1_O)        0.043     5.718 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a[23]_i_16__0/O
                         net (fo=2, routed)           0.437     6.155    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a[23]_i_16__0_n_0
    SLICE_X55Y163        LUT6 (Prop_lut6_I4_O)        0.043     6.198 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a[23]_i_5__0/O
                         net (fo=2, routed)           0.458     6.656    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a[23]_i_5__0_n_0
    SLICE_X56Y162        LUT4 (Prop_lut4_I0_O)        0.043     6.699 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a[23]_i_9__0/O
                         net (fo=1, routed)           0.000     6.699    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a[23]_i_9__0_n_0
    SLICE_X56Y162        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.945 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.945    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a_reg[23]_i_1__0_n_0
    SLICE_X56Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.999 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.999    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a_reg[27]_i_1__0_n_0
    SLICE_X56Y164        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     7.164 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a_reg[31]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.164    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a0_in[29]
    SLICE_X56Y164        FDCE                                         r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.111    11.111 r  
    F22                                               0.000    11.111 r  i_clk_50 (IN)
                         net (fo=0)                   0.000    11.111    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         1.436    12.547 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001    13.548    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.900     6.648 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     8.332    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.415 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       1.086     9.501    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/clk_out1
    SLICE_X56Y164        FDCE                                         r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a_reg[29]/C
                         clock pessimism             -0.425     9.075    
                         clock uncertainty           -0.097     8.979    
    SLICE_X56Y164        FDCE (Setup_fdce_C_D)        0.076     9.055    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a_reg[29]
  -------------------------------------------------------------------
                         required time                          9.055    
                         arrival time                          -7.164    
  -------------------------------------------------------------------
                         slack                                  1.891    

Slack (MET) :             1.902ns  (required time - arrival time)
  Source:                 system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/cnt_S2_reg[2]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_clk_wiz_0 rise@11.111ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.020ns  (logic 2.455ns (27.217%)  route 6.565ns (72.783%))
  Logic Levels:           19  (CARRY4=10 LUT2=1 LUT3=1 LUT5=2 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 9.673 - 11.111 ) 
    Source Clock Delay      (SCD):    -1.720ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  i_clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     2.666    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.696    -5.030 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -3.228    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.135 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       1.415    -1.720    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/clk_out1
    SLICE_X119Y113       FDCE                                         r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/cnt_S2_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y113       FDCE (Prop_fdce_C_Q)         0.223    -1.497 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/cnt_S2_reg[2]_rep__1/Q
                         net (fo=120, routed)         1.545     0.048    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/cnt_S2_reg[2]_rep__1_n_0
    SLICE_X79Y114        MUXF7 (Prop_muxf7_S_O)       0.147     0.195 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W_reg[63][31]_i_255/O
                         net (fo=2, routed)           0.908     1.103    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W_reg[63][31]_i_255_n_0
    SLICE_X98Y108        LUT6 (Prop_lut6_I0_O)        0.124     1.227 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W[63][31]_i_107/O
                         net (fo=1, routed)           0.000     1.227    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W[63][31]_i_107_n_0
    SLICE_X98Y108        MUXF7 (Prop_muxf7_I0_O)      0.101     1.328 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W_reg[63][31]_i_43/O
                         net (fo=7, routed)           0.878     2.206    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/p_21_in[29]
    SLICE_X96Y119        LUT5 (Prop_lut5_I1_O)        0.123     2.329 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W[63][3]_i_13/O
                         net (fo=2, routed)           0.269     2.599    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W[63][3]_i_13_n_0
    SLICE_X96Y119        LUT3 (Prop_lut3_I0_O)        0.048     2.647 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W[63][3]_i_4/O
                         net (fo=1, routed)           0.367     3.014    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W[63][3]_i_4_n_0
    SLICE_X97Y119        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.286     3.300 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W_reg[63][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.300    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W_reg[63][3]_i_2_n_0
    SLICE_X97Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.353 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W_reg[63][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.353    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W_reg[63][7]_i_2_n_0
    SLICE_X97Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.406 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W_reg[63][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.406    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W_reg[63][11]_i_2_n_0
    SLICE_X97Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.459 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W_reg[63][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.459    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W_reg[63][15]_i_2_n_0
    SLICE_X97Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.512 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W_reg[63][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.512    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W_reg[63][19]_i_2_n_0
    SLICE_X97Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.678 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W_reg[63][23]_i_2/O[1]
                         net (fo=18, routed)          0.991     4.668    tg_1/mcore_1r_1/sha256_1r_1/in22[21]
    SLICE_X70Y140        LUT2 (Prop_lut2_I1_O)        0.123     4.791 r  e[27]_i_36/O
                         net (fo=1, routed)           0.000     4.791    e[27]_i_36_n_0
    SLICE_X70Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.047 r  e_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.047    e_reg[27]_i_20_n_0
    SLICE_X70Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.101 r  e_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.101    e_reg[31]_i_22_n_0
    SLICE_X70Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     5.266 r  e_reg[31]_i_19/O[1]
                         net (fo=2, routed)           0.509     5.775    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/in8[29]
    SLICE_X65Y150        LUT6 (Prop_lut6_I3_O)        0.125     5.900 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a[31]_i_23/O
                         net (fo=2, routed)           0.335     6.235    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/p_3_in[29]
    SLICE_X67Y149        LUT6 (Prop_lut6_I1_O)        0.043     6.278 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a[31]_i_9/O
                         net (fo=2, routed)           0.445     6.723    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a[31]_i_9_n_0
    SLICE_X70Y146        LUT5 (Prop_lut5_I3_O)        0.043     6.766 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a[31]_i_2/O
                         net (fo=2, routed)           0.318     7.084    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a[31]_i_2_n_0
    SLICE_X75Y146        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.216     7.300 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.300    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a0_in[31]
    SLICE_X75Y146        FDCE                                         r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.111    11.111 r  
    F22                                               0.000    11.111 r  i_clk_50 (IN)
                         net (fo=0)                   0.000    11.111    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         1.436    12.547 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001    13.548    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.900     6.648 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     8.332    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.415 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       1.258     9.673    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/clk_out1
    SLICE_X75Y146        FDCE                                         r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a_reg[31]/C
                         clock pessimism             -0.423     9.249    
                         clock uncertainty           -0.097     9.153    
    SLICE_X75Y146        FDCE (Setup_fdce_C_D)        0.049     9.202    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a_reg[31]
  -------------------------------------------------------------------
                         required time                          9.202    
                         arrival time                          -7.300    
  -------------------------------------------------------------------
                         slack                                  1.902    

Slack (MET) :             1.905ns  (required time - arrival time)
  Source:                 system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/cnt_S2_reg[1]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_clk_wiz_0 rise@11.111ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.046ns  (logic 2.483ns (27.449%)  route 6.563ns (72.551%))
  Logic Levels:           20  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.610ns = ( 9.501 - 11.111 ) 
    Source Clock Delay      (SCD):    -1.896ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  i_clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     2.666    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.696    -5.030 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -3.228    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.135 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       1.239    -1.896    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/clk_out1
    SLICE_X111Y185       FDCE                                         r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/cnt_S2_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y185       FDCE (Prop_fdce_C_Q)         0.223    -1.673 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/cnt_S2_reg[1]_rep__3/Q
                         net (fo=125, routed)         1.343    -0.330    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/cnt_S2_reg[1]_rep__3_n_0
    SLICE_X101Y154       LUT6 (Prop_lut6_I2_O)        0.043    -0.287 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][31]_i_735__0/O
                         net (fo=1, routed)           0.000    -0.287    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][31]_i_735__0_n_0
    SLICE_X101Y154       MUXF7 (Prop_muxf7_I0_O)      0.107    -0.180 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[63][31]_i_407__0/O
                         net (fo=2, routed)           0.880     0.700    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[63][31]_i_407__0_n_0
    SLICE_X118Y157       LUT6 (Prop_lut6_I0_O)        0.124     0.824 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][31]_i_169__0/O
                         net (fo=1, routed)           0.000     0.824    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][31]_i_169__0_n_0
    SLICE_X118Y157       MUXF7 (Prop_muxf7_I0_O)      0.115     0.939 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[63][31]_i_71__0/O
                         net (fo=5, routed)           1.106     2.045    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/p_21_in[31]
    SLICE_X101Y166       LUT5 (Prop_lut5_I1_O)        0.122     2.167 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][7]_i_16__0/O
                         net (fo=2, routed)           0.321     2.488    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][7]_i_16__0_n_0
    SLICE_X101Y167       LUT5 (Prop_lut5_I4_O)        0.043     2.531 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][7]_i_5__0/O
                         net (fo=2, routed)           0.245     2.776    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][7]_i_5__0_n_0
    SLICE_X100Y168       LUT6 (Prop_lut6_I3_O)        0.043     2.819 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][7]_i_9__0/O
                         net (fo=1, routed)           0.000     2.819    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][7]_i_9__0_n_0
    SLICE_X100Y168       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.086 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[63][7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.086    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[63][7]_i_2__0_n_0
    SLICE_X100Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.139 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[63][11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.139    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[63][11]_i_2__0_n_0
    SLICE_X100Y170       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     3.250 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[63][15]_i_2__0/O[0]
                         net (fo=17, routed)          0.925     4.175    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/in31[12]
    SLICE_X67Y159        LUT2 (Prop_lut2_I1_O)        0.124     4.299 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/e[19]_i_41__0/O
                         net (fo=1, routed)           0.000     4.299    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/e[19]_i_41__0_n_0
    SLICE_X67Y159        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.558 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/e_reg[19]_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.558    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/e_reg[19]_i_24_n_0
    SLICE_X67Y160        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     4.707 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/e_reg[23]_i_24/O[3]
                         net (fo=2, routed)           0.347     5.055    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/in9[19]
    SLICE_X65Y163        LUT6 (Prop_lut6_I3_O)        0.120     5.175 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a[23]_i_22__0/O
                         net (fo=2, routed)           0.500     5.675    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/p_3_in[19]
    SLICE_X51Y164        LUT6 (Prop_lut6_I1_O)        0.043     5.718 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a[23]_i_16__0/O
                         net (fo=2, routed)           0.437     6.155    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a[23]_i_16__0_n_0
    SLICE_X55Y163        LUT6 (Prop_lut6_I4_O)        0.043     6.198 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a[23]_i_5__0/O
                         net (fo=2, routed)           0.458     6.656    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a[23]_i_5__0_n_0
    SLICE_X56Y162        LUT4 (Prop_lut4_I0_O)        0.043     6.699 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a[23]_i_9__0/O
                         net (fo=1, routed)           0.000     6.699    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a[23]_i_9__0_n_0
    SLICE_X56Y162        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.945 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.945    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a_reg[23]_i_1__0_n_0
    SLICE_X56Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.999 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.999    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a_reg[27]_i_1__0_n_0
    SLICE_X56Y164        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     7.150 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a_reg[31]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.150    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a0_in[31]
    SLICE_X56Y164        FDCE                                         r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.111    11.111 r  
    F22                                               0.000    11.111 r  i_clk_50 (IN)
                         net (fo=0)                   0.000    11.111    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         1.436    12.547 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001    13.548    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.900     6.648 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     8.332    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.415 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       1.086     9.501    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/clk_out1
    SLICE_X56Y164        FDCE                                         r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a_reg[31]/C
                         clock pessimism             -0.425     9.075    
                         clock uncertainty           -0.097     8.979    
    SLICE_X56Y164        FDCE (Setup_fdce_C_D)        0.076     9.055    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a_reg[31]
  -------------------------------------------------------------------
                         required time                          9.055    
                         arrival time                          -7.150    
  -------------------------------------------------------------------
                         slack                                  1.905    

Slack (MET) :             1.912ns  (required time - arrival time)
  Source:                 system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/cnt_S2_reg[2]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_clk_wiz_0 rise@11.111ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.010ns  (logic 2.473ns (27.447%)  route 6.537ns (72.553%))
  Logic Levels:           20  (CARRY4=10 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 9.673 - 11.111 ) 
    Source Clock Delay      (SCD):    -1.720ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  i_clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     2.666    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.696    -5.030 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -3.228    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.135 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       1.415    -1.720    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/clk_out1
    SLICE_X119Y113       FDCE                                         r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/cnt_S2_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y113       FDCE (Prop_fdce_C_Q)         0.223    -1.497 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/cnt_S2_reg[2]_rep__1/Q
                         net (fo=120, routed)         1.545     0.048    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/cnt_S2_reg[2]_rep__1_n_0
    SLICE_X79Y114        MUXF7 (Prop_muxf7_S_O)       0.147     0.195 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W_reg[63][31]_i_255/O
                         net (fo=2, routed)           0.908     1.103    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W_reg[63][31]_i_255_n_0
    SLICE_X98Y108        LUT6 (Prop_lut6_I0_O)        0.124     1.227 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W[63][31]_i_107/O
                         net (fo=1, routed)           0.000     1.227    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W[63][31]_i_107_n_0
    SLICE_X98Y108        MUXF7 (Prop_muxf7_I0_O)      0.101     1.328 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W_reg[63][31]_i_43/O
                         net (fo=7, routed)           0.878     2.206    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/p_21_in[29]
    SLICE_X96Y119        LUT5 (Prop_lut5_I1_O)        0.123     2.329 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W[63][3]_i_13/O
                         net (fo=2, routed)           0.269     2.599    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W[63][3]_i_13_n_0
    SLICE_X96Y119        LUT3 (Prop_lut3_I0_O)        0.048     2.647 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W[63][3]_i_4/O
                         net (fo=1, routed)           0.367     3.014    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W[63][3]_i_4_n_0
    SLICE_X97Y119        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.286     3.300 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W_reg[63][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.300    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W_reg[63][3]_i_2_n_0
    SLICE_X97Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     3.411 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W_reg[63][7]_i_2/O[0]
                         net (fo=18, routed)          0.987     4.398    tg_1/mcore_1r_1/sha256_1r_1/in22[4]
    SLICE_X70Y136        LUT2 (Prop_lut2_I1_O)        0.124     4.522 r  e[11]_i_37/O
                         net (fo=1, routed)           0.000     4.522    e[11]_i_37_n_0
    SLICE_X70Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     4.768 r  e_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.768    e_reg[11]_i_20_n_0
    SLICE_X70Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.822 r  e_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.822    e_reg[15]_i_20_n_0
    SLICE_X70Y138        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     4.934 r  e_reg[19]_i_20/O[2]
                         net (fo=2, routed)           0.461     5.394    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/in8[14]
    SLICE_X71Y142        LUT6 (Prop_lut6_I3_O)        0.127     5.521 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a[19]_i_25/O
                         net (fo=2, routed)           0.420     5.941    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/p_3_in[14]
    SLICE_X79Y142        LUT6 (Prop_lut6_I1_O)        0.043     5.984 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a[15]_i_10/O
                         net (fo=2, routed)           0.333     6.317    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a[15]_i_10_n_0
    SLICE_X81Y143        LUT5 (Prop_lut5_I3_O)        0.043     6.360 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a[15]_i_2/O
                         net (fo=2, routed)           0.369     6.729    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a[15]_i_2_n_0
    SLICE_X75Y142        LUT6 (Prop_lut6_I0_O)        0.043     6.772 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a[15]_i_6/O
                         net (fo=1, routed)           0.000     6.772    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a[15]_i_6_n_0
    SLICE_X75Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.965 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.965    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a_reg[15]_i_1_n_0
    SLICE_X75Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.018 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a_reg[19]_i_1_n_0
    SLICE_X75Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.071 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a_reg[23]_i_1_n_0
    SLICE_X75Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.124 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a_reg[27]_i_1_n_0
    SLICE_X75Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.290 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.290    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a0_in[29]
    SLICE_X75Y146        FDCE                                         r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.111    11.111 r  
    F22                                               0.000    11.111 r  i_clk_50 (IN)
                         net (fo=0)                   0.000    11.111    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         1.436    12.547 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001    13.548    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.900     6.648 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     8.332    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.415 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       1.258     9.673    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/clk_out1
    SLICE_X75Y146        FDCE                                         r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a_reg[29]/C
                         clock pessimism             -0.423     9.249    
                         clock uncertainty           -0.097     9.153    
    SLICE_X75Y146        FDCE (Setup_fdce_C_D)        0.049     9.202    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a_reg[29]
  -------------------------------------------------------------------
                         required time                          9.202    
                         arrival time                          -7.290    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             1.944ns  (required time - arrival time)
  Source:                 system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/cnt_S2_reg[1]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_clk_wiz_0 rise@11.111ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.007ns  (logic 2.444ns (27.135%)  route 6.563ns (72.865%))
  Logic Levels:           20  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.610ns = ( 9.501 - 11.111 ) 
    Source Clock Delay      (SCD):    -1.896ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  i_clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     2.666    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.696    -5.030 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -3.228    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.135 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       1.239    -1.896    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/clk_out1
    SLICE_X111Y185       FDCE                                         r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/cnt_S2_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y185       FDCE (Prop_fdce_C_Q)         0.223    -1.673 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/cnt_S2_reg[1]_rep__3/Q
                         net (fo=125, routed)         1.343    -0.330    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/cnt_S2_reg[1]_rep__3_n_0
    SLICE_X101Y154       LUT6 (Prop_lut6_I2_O)        0.043    -0.287 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][31]_i_735__0/O
                         net (fo=1, routed)           0.000    -0.287    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][31]_i_735__0_n_0
    SLICE_X101Y154       MUXF7 (Prop_muxf7_I0_O)      0.107    -0.180 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[63][31]_i_407__0/O
                         net (fo=2, routed)           0.880     0.700    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[63][31]_i_407__0_n_0
    SLICE_X118Y157       LUT6 (Prop_lut6_I0_O)        0.124     0.824 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][31]_i_169__0/O
                         net (fo=1, routed)           0.000     0.824    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][31]_i_169__0_n_0
    SLICE_X118Y157       MUXF7 (Prop_muxf7_I0_O)      0.115     0.939 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[63][31]_i_71__0/O
                         net (fo=5, routed)           1.106     2.045    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/p_21_in[31]
    SLICE_X101Y166       LUT5 (Prop_lut5_I1_O)        0.122     2.167 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][7]_i_16__0/O
                         net (fo=2, routed)           0.321     2.488    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][7]_i_16__0_n_0
    SLICE_X101Y167       LUT5 (Prop_lut5_I4_O)        0.043     2.531 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][7]_i_5__0/O
                         net (fo=2, routed)           0.245     2.776    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][7]_i_5__0_n_0
    SLICE_X100Y168       LUT6 (Prop_lut6_I3_O)        0.043     2.819 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][7]_i_9__0/O
                         net (fo=1, routed)           0.000     2.819    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][7]_i_9__0_n_0
    SLICE_X100Y168       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.086 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[63][7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.086    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[63][7]_i_2__0_n_0
    SLICE_X100Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.139 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[63][11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.139    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[63][11]_i_2__0_n_0
    SLICE_X100Y170       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     3.250 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[63][15]_i_2__0/O[0]
                         net (fo=17, routed)          0.925     4.175    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/in31[12]
    SLICE_X67Y159        LUT2 (Prop_lut2_I1_O)        0.124     4.299 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/e[19]_i_41__0/O
                         net (fo=1, routed)           0.000     4.299    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/e[19]_i_41__0_n_0
    SLICE_X67Y159        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.558 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/e_reg[19]_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.558    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/e_reg[19]_i_24_n_0
    SLICE_X67Y160        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     4.707 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/e_reg[23]_i_24/O[3]
                         net (fo=2, routed)           0.347     5.055    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/in9[19]
    SLICE_X65Y163        LUT6 (Prop_lut6_I3_O)        0.120     5.175 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a[23]_i_22__0/O
                         net (fo=2, routed)           0.500     5.675    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/p_3_in[19]
    SLICE_X51Y164        LUT6 (Prop_lut6_I1_O)        0.043     5.718 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a[23]_i_16__0/O
                         net (fo=2, routed)           0.437     6.155    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a[23]_i_16__0_n_0
    SLICE_X55Y163        LUT6 (Prop_lut6_I4_O)        0.043     6.198 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a[23]_i_5__0/O
                         net (fo=2, routed)           0.458     6.656    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a[23]_i_5__0_n_0
    SLICE_X56Y162        LUT4 (Prop_lut4_I0_O)        0.043     6.699 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a[23]_i_9__0/O
                         net (fo=1, routed)           0.000     6.699    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a[23]_i_9__0_n_0
    SLICE_X56Y162        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.945 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.945    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a_reg[23]_i_1__0_n_0
    SLICE_X56Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.999 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.999    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a_reg[27]_i_1__0_n_0
    SLICE_X56Y164        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     7.111 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a_reg[31]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     7.111    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a0_in[30]
    SLICE_X56Y164        FDCE                                         r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.111    11.111 r  
    F22                                               0.000    11.111 r  i_clk_50 (IN)
                         net (fo=0)                   0.000    11.111    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         1.436    12.547 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001    13.548    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.900     6.648 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     8.332    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.415 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       1.086     9.501    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/clk_out1
    SLICE_X56Y164        FDCE                                         r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a_reg[30]/C
                         clock pessimism             -0.425     9.075    
                         clock uncertainty           -0.097     8.979    
    SLICE_X56Y164        FDCE (Setup_fdce_C_D)        0.076     9.055    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a_reg[30]
  -------------------------------------------------------------------
                         required time                          9.055    
                         arrival time                          -7.111    
  -------------------------------------------------------------------
                         slack                                  1.944    

Slack (MET) :             1.946ns  (required time - arrival time)
  Source:                 system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/cnt_S2_reg[1]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_clk_wiz_0 rise@11.111ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.006ns  (logic 2.443ns (27.127%)  route 6.563ns (72.873%))
  Logic Levels:           19  (CARRY4=7 LUT2=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 9.502 - 11.111 ) 
    Source Clock Delay      (SCD):    -1.896ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  i_clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     2.666    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.696    -5.030 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -3.228    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.135 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       1.239    -1.896    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/clk_out1
    SLICE_X111Y185       FDCE                                         r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/cnt_S2_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y185       FDCE (Prop_fdce_C_Q)         0.223    -1.673 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/cnt_S2_reg[1]_rep__3/Q
                         net (fo=125, routed)         1.343    -0.330    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/cnt_S2_reg[1]_rep__3_n_0
    SLICE_X101Y154       LUT6 (Prop_lut6_I2_O)        0.043    -0.287 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][31]_i_735__0/O
                         net (fo=1, routed)           0.000    -0.287    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][31]_i_735__0_n_0
    SLICE_X101Y154       MUXF7 (Prop_muxf7_I0_O)      0.107    -0.180 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[63][31]_i_407__0/O
                         net (fo=2, routed)           0.880     0.700    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[63][31]_i_407__0_n_0
    SLICE_X118Y157       LUT6 (Prop_lut6_I0_O)        0.124     0.824 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][31]_i_169__0/O
                         net (fo=1, routed)           0.000     0.824    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][31]_i_169__0_n_0
    SLICE_X118Y157       MUXF7 (Prop_muxf7_I0_O)      0.115     0.939 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[63][31]_i_71__0/O
                         net (fo=5, routed)           1.106     2.045    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/p_21_in[31]
    SLICE_X101Y166       LUT5 (Prop_lut5_I1_O)        0.122     2.167 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][7]_i_16__0/O
                         net (fo=2, routed)           0.321     2.488    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][7]_i_16__0_n_0
    SLICE_X101Y167       LUT5 (Prop_lut5_I4_O)        0.043     2.531 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][7]_i_5__0/O
                         net (fo=2, routed)           0.245     2.776    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][7]_i_5__0_n_0
    SLICE_X100Y168       LUT6 (Prop_lut6_I3_O)        0.043     2.819 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][7]_i_9__0/O
                         net (fo=1, routed)           0.000     2.819    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][7]_i_9__0_n_0
    SLICE_X100Y168       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.086 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[63][7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.086    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[63][7]_i_2__0_n_0
    SLICE_X100Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.139 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[63][11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.139    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[63][11]_i_2__0_n_0
    SLICE_X100Y170       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     3.250 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[63][15]_i_2__0/O[0]
                         net (fo=17, routed)          0.925     4.175    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/in31[12]
    SLICE_X67Y159        LUT2 (Prop_lut2_I1_O)        0.124     4.299 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/e[19]_i_41__0/O
                         net (fo=1, routed)           0.000     4.299    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/e[19]_i_41__0_n_0
    SLICE_X67Y159        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.558 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/e_reg[19]_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.558    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/e_reg[19]_i_24_n_0
    SLICE_X67Y160        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     4.707 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/e_reg[23]_i_24/O[3]
                         net (fo=2, routed)           0.347     5.055    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/in9[19]
    SLICE_X65Y163        LUT6 (Prop_lut6_I3_O)        0.120     5.175 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a[23]_i_22__0/O
                         net (fo=2, routed)           0.500     5.675    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/p_3_in[19]
    SLICE_X51Y164        LUT6 (Prop_lut6_I1_O)        0.043     5.718 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a[23]_i_16__0/O
                         net (fo=2, routed)           0.437     6.155    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a[23]_i_16__0_n_0
    SLICE_X55Y163        LUT6 (Prop_lut6_I4_O)        0.043     6.198 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a[23]_i_5__0/O
                         net (fo=2, routed)           0.458     6.656    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a[23]_i_5__0_n_0
    SLICE_X56Y162        LUT4 (Prop_lut4_I0_O)        0.043     6.699 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a[23]_i_9__0/O
                         net (fo=1, routed)           0.000     6.699    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a[23]_i_9__0_n_0
    SLICE_X56Y162        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.945 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.945    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a_reg[23]_i_1__0_n_0
    SLICE_X56Y163        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     7.110 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a_reg[27]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.110    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a0_in[25]
    SLICE_X56Y163        FDCE                                         r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.111    11.111 r  
    F22                                               0.000    11.111 r  i_clk_50 (IN)
                         net (fo=0)                   0.000    11.111    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         1.436    12.547 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001    13.548    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.900     6.648 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     8.332    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.415 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       1.087     9.502    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/clk_out1
    SLICE_X56Y163        FDCE                                         r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a_reg[25]/C
                         clock pessimism             -0.425     9.076    
                         clock uncertainty           -0.097     8.980    
    SLICE_X56Y163        FDCE (Setup_fdce_C_D)        0.076     9.056    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a_reg[25]
  -------------------------------------------------------------------
                         required time                          9.056    
                         arrival time                          -7.110    
  -------------------------------------------------------------------
                         slack                                  1.946    

Slack (MET) :             1.948ns  (required time - arrival time)
  Source:                 system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/cnt_S2_reg[1]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_clk_wiz_0 rise@11.111ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.003ns  (logic 2.440ns (27.103%)  route 6.563ns (72.897%))
  Logic Levels:           20  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.610ns = ( 9.501 - 11.111 ) 
    Source Clock Delay      (SCD):    -1.896ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  i_clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     2.666    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.696    -5.030 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -3.228    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.135 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       1.239    -1.896    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/clk_out1
    SLICE_X111Y185       FDCE                                         r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/cnt_S2_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y185       FDCE (Prop_fdce_C_Q)         0.223    -1.673 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/cnt_S2_reg[1]_rep__3/Q
                         net (fo=125, routed)         1.343    -0.330    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/cnt_S2_reg[1]_rep__3_n_0
    SLICE_X101Y154       LUT6 (Prop_lut6_I2_O)        0.043    -0.287 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][31]_i_735__0/O
                         net (fo=1, routed)           0.000    -0.287    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][31]_i_735__0_n_0
    SLICE_X101Y154       MUXF7 (Prop_muxf7_I0_O)      0.107    -0.180 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[63][31]_i_407__0/O
                         net (fo=2, routed)           0.880     0.700    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[63][31]_i_407__0_n_0
    SLICE_X118Y157       LUT6 (Prop_lut6_I0_O)        0.124     0.824 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][31]_i_169__0/O
                         net (fo=1, routed)           0.000     0.824    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][31]_i_169__0_n_0
    SLICE_X118Y157       MUXF7 (Prop_muxf7_I0_O)      0.115     0.939 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[63][31]_i_71__0/O
                         net (fo=5, routed)           1.106     2.045    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/p_21_in[31]
    SLICE_X101Y166       LUT5 (Prop_lut5_I1_O)        0.122     2.167 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][7]_i_16__0/O
                         net (fo=2, routed)           0.321     2.488    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][7]_i_16__0_n_0
    SLICE_X101Y167       LUT5 (Prop_lut5_I4_O)        0.043     2.531 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][7]_i_5__0/O
                         net (fo=2, routed)           0.245     2.776    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][7]_i_5__0_n_0
    SLICE_X100Y168       LUT6 (Prop_lut6_I3_O)        0.043     2.819 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][7]_i_9__0/O
                         net (fo=1, routed)           0.000     2.819    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][7]_i_9__0_n_0
    SLICE_X100Y168       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.086 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[63][7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.086    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[63][7]_i_2__0_n_0
    SLICE_X100Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.139 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[63][11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.139    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[63][11]_i_2__0_n_0
    SLICE_X100Y170       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     3.250 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[63][15]_i_2__0/O[0]
                         net (fo=17, routed)          0.925     4.175    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/in31[12]
    SLICE_X67Y159        LUT2 (Prop_lut2_I1_O)        0.124     4.299 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/e[19]_i_41__0/O
                         net (fo=1, routed)           0.000     4.299    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/e[19]_i_41__0_n_0
    SLICE_X67Y159        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.558 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/e_reg[19]_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.558    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/e_reg[19]_i_24_n_0
    SLICE_X67Y160        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     4.707 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/e_reg[23]_i_24/O[3]
                         net (fo=2, routed)           0.347     5.055    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/in9[19]
    SLICE_X65Y163        LUT6 (Prop_lut6_I3_O)        0.120     5.175 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a[23]_i_22__0/O
                         net (fo=2, routed)           0.500     5.675    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/p_3_in[19]
    SLICE_X51Y164        LUT6 (Prop_lut6_I1_O)        0.043     5.718 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a[23]_i_16__0/O
                         net (fo=2, routed)           0.437     6.155    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a[23]_i_16__0_n_0
    SLICE_X55Y163        LUT6 (Prop_lut6_I4_O)        0.043     6.198 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a[23]_i_5__0/O
                         net (fo=2, routed)           0.458     6.656    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a[23]_i_5__0_n_0
    SLICE_X56Y162        LUT4 (Prop_lut4_I0_O)        0.043     6.699 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a[23]_i_9__0/O
                         net (fo=1, routed)           0.000     6.699    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a[23]_i_9__0_n_0
    SLICE_X56Y162        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.945 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.945    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a_reg[23]_i_1__0_n_0
    SLICE_X56Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.999 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.999    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a_reg[27]_i_1__0_n_0
    SLICE_X56Y164        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     7.107 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a_reg[31]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     7.107    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a0_in[28]
    SLICE_X56Y164        FDCE                                         r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.111    11.111 r  
    F22                                               0.000    11.111 r  i_clk_50 (IN)
                         net (fo=0)                   0.000    11.111    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         1.436    12.547 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001    13.548    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.900     6.648 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     8.332    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.415 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       1.086     9.501    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/clk_out1
    SLICE_X56Y164        FDCE                                         r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a_reg[28]/C
                         clock pessimism             -0.425     9.075    
                         clock uncertainty           -0.097     8.979    
    SLICE_X56Y164        FDCE (Setup_fdce_C_D)        0.076     9.055    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a_reg[28]
  -------------------------------------------------------------------
                         required time                          9.055    
                         arrival time                          -7.107    
  -------------------------------------------------------------------
                         slack                                  1.948    

Slack (MET) :             1.960ns  (required time - arrival time)
  Source:                 system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/cnt_S2_reg[1]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_clk_wiz_0 rise@11.111ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.992ns  (logic 2.429ns (27.013%)  route 6.563ns (72.987%))
  Logic Levels:           19  (CARRY4=7 LUT2=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 9.502 - 11.111 ) 
    Source Clock Delay      (SCD):    -1.896ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  i_clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     2.666    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.696    -5.030 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -3.228    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.135 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       1.239    -1.896    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/clk_out1
    SLICE_X111Y185       FDCE                                         r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/cnt_S2_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y185       FDCE (Prop_fdce_C_Q)         0.223    -1.673 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/cnt_S2_reg[1]_rep__3/Q
                         net (fo=125, routed)         1.343    -0.330    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/cnt_S2_reg[1]_rep__3_n_0
    SLICE_X101Y154       LUT6 (Prop_lut6_I2_O)        0.043    -0.287 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][31]_i_735__0/O
                         net (fo=1, routed)           0.000    -0.287    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][31]_i_735__0_n_0
    SLICE_X101Y154       MUXF7 (Prop_muxf7_I0_O)      0.107    -0.180 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[63][31]_i_407__0/O
                         net (fo=2, routed)           0.880     0.700    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[63][31]_i_407__0_n_0
    SLICE_X118Y157       LUT6 (Prop_lut6_I0_O)        0.124     0.824 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][31]_i_169__0/O
                         net (fo=1, routed)           0.000     0.824    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][31]_i_169__0_n_0
    SLICE_X118Y157       MUXF7 (Prop_muxf7_I0_O)      0.115     0.939 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[63][31]_i_71__0/O
                         net (fo=5, routed)           1.106     2.045    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/p_21_in[31]
    SLICE_X101Y166       LUT5 (Prop_lut5_I1_O)        0.122     2.167 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][7]_i_16__0/O
                         net (fo=2, routed)           0.321     2.488    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][7]_i_16__0_n_0
    SLICE_X101Y167       LUT5 (Prop_lut5_I4_O)        0.043     2.531 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][7]_i_5__0/O
                         net (fo=2, routed)           0.245     2.776    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][7]_i_5__0_n_0
    SLICE_X100Y168       LUT6 (Prop_lut6_I3_O)        0.043     2.819 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][7]_i_9__0/O
                         net (fo=1, routed)           0.000     2.819    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[63][7]_i_9__0_n_0
    SLICE_X100Y168       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.086 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[63][7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.086    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[63][7]_i_2__0_n_0
    SLICE_X100Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.139 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[63][11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.139    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[63][11]_i_2__0_n_0
    SLICE_X100Y170       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     3.250 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[63][15]_i_2__0/O[0]
                         net (fo=17, routed)          0.925     4.175    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/in31[12]
    SLICE_X67Y159        LUT2 (Prop_lut2_I1_O)        0.124     4.299 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/e[19]_i_41__0/O
                         net (fo=1, routed)           0.000     4.299    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/e[19]_i_41__0_n_0
    SLICE_X67Y159        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.558 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/e_reg[19]_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.558    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/e_reg[19]_i_24_n_0
    SLICE_X67Y160        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     4.707 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/e_reg[23]_i_24/O[3]
                         net (fo=2, routed)           0.347     5.055    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/in9[19]
    SLICE_X65Y163        LUT6 (Prop_lut6_I3_O)        0.120     5.175 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a[23]_i_22__0/O
                         net (fo=2, routed)           0.500     5.675    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/p_3_in[19]
    SLICE_X51Y164        LUT6 (Prop_lut6_I1_O)        0.043     5.718 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a[23]_i_16__0/O
                         net (fo=2, routed)           0.437     6.155    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a[23]_i_16__0_n_0
    SLICE_X55Y163        LUT6 (Prop_lut6_I4_O)        0.043     6.198 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a[23]_i_5__0/O
                         net (fo=2, routed)           0.458     6.656    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a[23]_i_5__0_n_0
    SLICE_X56Y162        LUT4 (Prop_lut4_I0_O)        0.043     6.699 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a[23]_i_9__0/O
                         net (fo=1, routed)           0.000     6.699    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a[23]_i_9__0_n_0
    SLICE_X56Y162        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.945 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.945    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a_reg[23]_i_1__0_n_0
    SLICE_X56Y163        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     7.096 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a_reg[27]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.096    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a0_in[27]
    SLICE_X56Y163        FDCE                                         r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.111    11.111 r  
    F22                                               0.000    11.111 r  i_clk_50 (IN)
                         net (fo=0)                   0.000    11.111    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         1.436    12.547 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001    13.548    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.900     6.648 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     8.332    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.415 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       1.087     9.502    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/clk_out1
    SLICE_X56Y163        FDCE                                         r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a_reg[27]/C
                         clock pessimism             -0.425     9.076    
                         clock uncertainty           -0.097     8.980    
    SLICE_X56Y163        FDCE (Setup_fdce_C_D)        0.076     9.056    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/a_reg[27]
  -------------------------------------------------------------------
                         required time                          9.056    
                         arrival time                          -7.096    
  -------------------------------------------------------------------
                         slack                                  1.960    

Slack (MET) :             1.965ns  (required time - arrival time)
  Source:                 system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/cnt_S2_reg[2]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_clk_wiz_0 rise@11.111ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.957ns  (logic 2.420ns (27.018%)  route 6.537ns (72.982%))
  Logic Levels:           19  (CARRY4=9 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 9.673 - 11.111 ) 
    Source Clock Delay      (SCD):    -1.720ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  i_clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     2.666    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.696    -5.030 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -3.228    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.135 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       1.415    -1.720    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/clk_out1
    SLICE_X119Y113       FDCE                                         r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/cnt_S2_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y113       FDCE (Prop_fdce_C_Q)         0.223    -1.497 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/cnt_S2_reg[2]_rep__1/Q
                         net (fo=120, routed)         1.545     0.048    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/cnt_S2_reg[2]_rep__1_n_0
    SLICE_X79Y114        MUXF7 (Prop_muxf7_S_O)       0.147     0.195 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W_reg[63][31]_i_255/O
                         net (fo=2, routed)           0.908     1.103    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W_reg[63][31]_i_255_n_0
    SLICE_X98Y108        LUT6 (Prop_lut6_I0_O)        0.124     1.227 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W[63][31]_i_107/O
                         net (fo=1, routed)           0.000     1.227    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W[63][31]_i_107_n_0
    SLICE_X98Y108        MUXF7 (Prop_muxf7_I0_O)      0.101     1.328 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W_reg[63][31]_i_43/O
                         net (fo=7, routed)           0.878     2.206    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/p_21_in[29]
    SLICE_X96Y119        LUT5 (Prop_lut5_I1_O)        0.123     2.329 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W[63][3]_i_13/O
                         net (fo=2, routed)           0.269     2.599    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W[63][3]_i_13_n_0
    SLICE_X96Y119        LUT3 (Prop_lut3_I0_O)        0.048     2.647 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W[63][3]_i_4/O
                         net (fo=1, routed)           0.367     3.014    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W[63][3]_i_4_n_0
    SLICE_X97Y119        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.286     3.300 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W_reg[63][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.300    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W_reg[63][3]_i_2_n_0
    SLICE_X97Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     3.411 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W_reg[63][7]_i_2/O[0]
                         net (fo=18, routed)          0.987     4.398    tg_1/mcore_1r_1/sha256_1r_1/in22[4]
    SLICE_X70Y136        LUT2 (Prop_lut2_I1_O)        0.124     4.522 r  e[11]_i_37/O
                         net (fo=1, routed)           0.000     4.522    e[11]_i_37_n_0
    SLICE_X70Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     4.768 r  e_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.768    e_reg[11]_i_20_n_0
    SLICE_X70Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.822 r  e_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.822    e_reg[15]_i_20_n_0
    SLICE_X70Y138        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     4.934 r  e_reg[19]_i_20/O[2]
                         net (fo=2, routed)           0.461     5.394    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/in8[14]
    SLICE_X71Y142        LUT6 (Prop_lut6_I3_O)        0.127     5.521 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a[19]_i_25/O
                         net (fo=2, routed)           0.420     5.941    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/p_3_in[14]
    SLICE_X79Y142        LUT6 (Prop_lut6_I1_O)        0.043     5.984 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a[15]_i_10/O
                         net (fo=2, routed)           0.333     6.317    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a[15]_i_10_n_0
    SLICE_X81Y143        LUT5 (Prop_lut5_I3_O)        0.043     6.360 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a[15]_i_2/O
                         net (fo=2, routed)           0.369     6.729    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a[15]_i_2_n_0
    SLICE_X75Y142        LUT6 (Prop_lut6_I0_O)        0.043     6.772 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a[15]_i_6/O
                         net (fo=1, routed)           0.000     6.772    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a[15]_i_6_n_0
    SLICE_X75Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.965 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.965    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a_reg[15]_i_1_n_0
    SLICE_X75Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.018 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a_reg[19]_i_1_n_0
    SLICE_X75Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.071 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a_reg[23]_i_1_n_0
    SLICE_X75Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.237 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.237    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a0_in[25]
    SLICE_X75Y145        FDCE                                         r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.111    11.111 r  
    F22                                               0.000    11.111 r  i_clk_50 (IN)
                         net (fo=0)                   0.000    11.111    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         1.436    12.547 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001    13.548    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.900     6.648 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     8.332    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.415 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       1.258     9.673    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/clk_out1
    SLICE_X75Y145        FDCE                                         r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a_reg[25]/C
                         clock pessimism             -0.423     9.249    
                         clock uncertainty           -0.097     9.153    
    SLICE_X75Y145        FDCE (Setup_fdce_C_D)        0.049     9.202    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a_reg[25]
  -------------------------------------------------------------------
                         required time                          9.202    
                         arrival time                          -7.237    
  -------------------------------------------------------------------
                         slack                                  1.965    

Slack (MET) :             1.967ns  (required time - arrival time)
  Source:                 system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/cnt_S2_reg[2]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_clk_wiz_0 rise@11.111ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.955ns  (logic 2.418ns (27.002%)  route 6.537ns (72.998%))
  Logic Levels:           20  (CARRY4=10 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 9.673 - 11.111 ) 
    Source Clock Delay      (SCD):    -1.720ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  i_clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     2.666    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.696    -5.030 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -3.228    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.135 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       1.415    -1.720    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/clk_out1
    SLICE_X119Y113       FDCE                                         r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/cnt_S2_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y113       FDCE (Prop_fdce_C_Q)         0.223    -1.497 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/cnt_S2_reg[2]_rep__1/Q
                         net (fo=120, routed)         1.545     0.048    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/cnt_S2_reg[2]_rep__1_n_0
    SLICE_X79Y114        MUXF7 (Prop_muxf7_S_O)       0.147     0.195 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W_reg[63][31]_i_255/O
                         net (fo=2, routed)           0.908     1.103    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W_reg[63][31]_i_255_n_0
    SLICE_X98Y108        LUT6 (Prop_lut6_I0_O)        0.124     1.227 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W[63][31]_i_107/O
                         net (fo=1, routed)           0.000     1.227    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W[63][31]_i_107_n_0
    SLICE_X98Y108        MUXF7 (Prop_muxf7_I0_O)      0.101     1.328 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W_reg[63][31]_i_43/O
                         net (fo=7, routed)           0.878     2.206    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/p_21_in[29]
    SLICE_X96Y119        LUT5 (Prop_lut5_I1_O)        0.123     2.329 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W[63][3]_i_13/O
                         net (fo=2, routed)           0.269     2.599    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W[63][3]_i_13_n_0
    SLICE_X96Y119        LUT3 (Prop_lut3_I0_O)        0.048     2.647 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W[63][3]_i_4/O
                         net (fo=1, routed)           0.367     3.014    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W[63][3]_i_4_n_0
    SLICE_X97Y119        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.286     3.300 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W_reg[63][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.300    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W_reg[63][3]_i_2_n_0
    SLICE_X97Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     3.411 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/W_reg[63][7]_i_2/O[0]
                         net (fo=18, routed)          0.987     4.398    tg_1/mcore_1r_1/sha256_1r_1/in22[4]
    SLICE_X70Y136        LUT2 (Prop_lut2_I1_O)        0.124     4.522 r  e[11]_i_37/O
                         net (fo=1, routed)           0.000     4.522    e[11]_i_37_n_0
    SLICE_X70Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     4.768 r  e_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.768    e_reg[11]_i_20_n_0
    SLICE_X70Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.822 r  e_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.822    e_reg[15]_i_20_n_0
    SLICE_X70Y138        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     4.934 r  e_reg[19]_i_20/O[2]
                         net (fo=2, routed)           0.461     5.394    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/in8[14]
    SLICE_X71Y142        LUT6 (Prop_lut6_I3_O)        0.127     5.521 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a[19]_i_25/O
                         net (fo=2, routed)           0.420     5.941    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/p_3_in[14]
    SLICE_X79Y142        LUT6 (Prop_lut6_I1_O)        0.043     5.984 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a[15]_i_10/O
                         net (fo=2, routed)           0.333     6.317    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a[15]_i_10_n_0
    SLICE_X81Y143        LUT5 (Prop_lut5_I3_O)        0.043     6.360 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a[15]_i_2/O
                         net (fo=2, routed)           0.369     6.729    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a[15]_i_2_n_0
    SLICE_X75Y142        LUT6 (Prop_lut6_I0_O)        0.043     6.772 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a[15]_i_6/O
                         net (fo=1, routed)           0.000     6.772    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a[15]_i_6_n_0
    SLICE_X75Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.965 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.965    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a_reg[15]_i_1_n_0
    SLICE_X75Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.018 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a_reg[19]_i_1_n_0
    SLICE_X75Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.071 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a_reg[23]_i_1_n_0
    SLICE_X75Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.124 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a_reg[27]_i_1_n_0
    SLICE_X75Y146        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.235 r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.235    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a0_in[28]
    SLICE_X75Y146        FDCE                                         r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.111    11.111 r  
    F22                                               0.000    11.111 r  i_clk_50 (IN)
                         net (fo=0)                   0.000    11.111    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         1.436    12.547 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001    13.548    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.900     6.648 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     8.332    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.415 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       1.258     9.673    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/clk_out1
    SLICE_X75Y146        FDCE                                         r  system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a_reg[28]/C
                         clock pessimism             -0.423     9.249    
                         clock uncertainty           -0.097     9.153    
    SLICE_X75Y146        FDCE (Setup_fdce_C_D)        0.049     9.202    system_mcores_1/tg_1/mcore_1r_1/sha256_1r_1/a_reg[28]
  -------------------------------------------------------------------
                         required time                          9.202    
                         arrival time                          -7.235    
  -------------------------------------------------------------------
                         slack                                  1.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 r_task_rdata_2_reg[23][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            packet_tx_reg[24][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.581%)  route 0.187ns (59.419%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.445ns
    Source Clock Delay      (SCD):    -0.357ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  i_clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.996    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.701    -1.705 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.779    -0.926    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.900 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       0.543    -0.357    i_clk
    SLICE_X81Y156        FDCE                                         r  r_task_rdata_2_reg[23][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y156        FDCE (Prop_fdce_C_Q)         0.100    -0.257 r  r_task_rdata_2_reg[23][1]/Q
                         net (fo=1, routed)           0.187    -0.070    cmd_packets_ctrl_0/packet_tx_reg[24][7]_0[1]
    SLICE_X75Y157        LUT5 (Prop_lut5_I4_O)        0.028    -0.042 r  cmd_packets_ctrl_0/packet_tx[24][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.042    cmd_packets_ctrl_0_n_70
    SLICE_X75Y157        FDCE                                         r  packet_tx_reg[24][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  i_clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     1.243    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.302    -2.059 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.846    -1.213    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.183 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       0.738    -0.445    i_clk
    SLICE_X75Y157        FDCE                                         r  packet_tx_reg[24][1]/C
                         clock pessimism              0.274    -0.170    
    SLICE_X75Y157        FDCE (Hold_fdce_C_D)         0.060    -0.110    packet_tx_reg[24][1]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 system_mcores_1/genblk1[0].mcore_2r_x/genblk1[29].r_rdata_1_reg[29][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[2][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.436%)  route 0.197ns (60.564%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  i_clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.996    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.701    -1.705 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.779    -0.926    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.900 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       0.532    -0.368    system_mcores_1/genblk1[0].mcore_2r_x/clk_out1
    SLICE_X71Y180        FDCE                                         r  system_mcores_1/genblk1[0].mcore_2r_x/genblk1[29].r_rdata_1_reg[29][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y180        FDCE (Prop_fdce_C_Q)         0.100    -0.268 r  system_mcores_1/genblk1[0].mcore_2r_x/genblk1[29].r_rdata_1_reg[29][5]/Q
                         net (fo=1, routed)           0.197    -0.072    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[2][31]_0[5]
    SLICE_X83Y180        LUT4 (Prop_lut4_I1_O)        0.028    -0.044 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[2][29]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.044    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[2][29]_i_1__0_n_0
    SLICE_X83Y180        FDCE                                         r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[2][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  i_clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     1.243    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.302    -2.059 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.846    -1.213    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.183 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       0.732    -0.451    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/clk_out1
    SLICE_X83Y180        FDCE                                         r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[2][29]/C
                         clock pessimism              0.274    -0.176    
    SLICE_X83Y180        FDCE (Hold_fdce_C_D)         0.061    -0.115    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[2][29]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 system_mcores_1/tg_1/r_mc1r_sha256_reg[146]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/H_reg[4][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.803%)  route 0.178ns (58.197%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.440ns
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  i_clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.996    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.701    -1.705 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.779    -0.926    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.900 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       0.595    -0.305    system_mcores_1/tg_1/clk_out1
    SLICE_X55Y146        FDCE                                         r  system_mcores_1/tg_1/r_mc1r_sha256_reg[146]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y146        FDCE (Prop_fdce_C_Q)         0.100    -0.205 r  system_mcores_1/tg_1/r_mc1r_sha256_reg[146]/Q
                         net (fo=1, routed)           0.178    -0.027    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/H_reg[7][7]_0[146]
    SLICE_X54Y150        LUT3 (Prop_lut3_I1_O)        0.028     0.001 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/H[4][10]_i_1__0/O
                         net (fo=1, routed)           0.000     0.001    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/H[4][10]_i_1__0_n_0
    SLICE_X54Y150        FDCE                                         r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/H_reg[4][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  i_clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     1.243    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.302    -2.059 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.846    -1.213    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.183 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       0.743    -0.440    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/clk_out1
    SLICE_X54Y150        FDCE                                         r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/H_reg[4][10]/C
                         clock pessimism              0.274    -0.165    
    SLICE_X54Y150        FDCE (Hold_fdce_C_D)         0.087    -0.078    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/H_reg[4][10]
  -------------------------------------------------------------------
                         required time                          0.078    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 system_mcores_1/genblk1[0].mcore_2r_x/genblk1[30].r_rdata_1_reg[30][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[2][19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.982%)  route 0.209ns (62.018%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns
    Source Clock Delay      (SCD):    -0.372ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  i_clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.996    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.701    -1.705 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.779    -0.926    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.900 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       0.528    -0.372    system_mcores_1/genblk1[0].mcore_2r_x/clk_out1
    SLICE_X75Y172        FDCE                                         r  system_mcores_1/genblk1[0].mcore_2r_x/genblk1[30].r_rdata_1_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y172        FDCE (Prop_fdce_C_Q)         0.100    -0.272 r  system_mcores_1/genblk1[0].mcore_2r_x/genblk1[30].r_rdata_1_reg[30][3]/Q
                         net (fo=1, routed)           0.209    -0.063    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[2][23]_0[3]
    SLICE_X91Y172        LUT4 (Prop_lut4_I1_O)        0.028    -0.035 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[2][19]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.035    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[2][19]_i_1__0_n_0
    SLICE_X91Y172        FDCE                                         r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[2][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  i_clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     1.243    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.302    -2.059 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.846    -1.213    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.183 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       0.733    -0.450    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/clk_out1
    SLICE_X91Y172        FDCE                                         r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[2][19]/C
                         clock pessimism              0.274    -0.175    
    SLICE_X91Y172        FDCE (Hold_fdce_C_D)         0.060    -0.115    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[2][19]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 system_mcores_1/genblk1[0].mcore_2r_x/genblk1[27].r_rdata_1_reg[27][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[1][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.128ns (35.118%)  route 0.236ns (64.882%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.448ns
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  i_clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.996    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.701    -1.705 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.779    -0.926    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.900 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       0.530    -0.370    system_mcores_1/genblk1[0].mcore_2r_x/clk_out1
    SLICE_X76Y170        FDCE                                         r  system_mcores_1/genblk1[0].mcore_2r_x/genblk1[27].r_rdata_1_reg[27][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y170        FDCE (Prop_fdce_C_Q)         0.100    -0.270 r  system_mcores_1/genblk1[0].mcore_2r_x/genblk1[27].r_rdata_1_reg[27][5]/Q
                         net (fo=1, routed)           0.236    -0.034    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[1][15]_0[5]
    SLICE_X90Y170        LUT4 (Prop_lut4_I1_O)        0.028    -0.006 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[1][13]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.006    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[1][13]_i_1__0_n_0
    SLICE_X90Y170        FDCE                                         r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  i_clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     1.243    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.302    -2.059 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.846    -1.213    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.183 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       0.735    -0.448    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/clk_out1
    SLICE_X90Y170        FDCE                                         r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[1][13]/C
                         clock pessimism              0.274    -0.173    
    SLICE_X90Y170        FDCE (Hold_fdce_C_D)         0.087    -0.086    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[1][13]
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 system_mcores_1/genblk1[0].mcore_2r_x/genblk1[26].r_rdata_2_reg[26][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[13][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.146ns (43.204%)  route 0.192ns (56.796%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.447ns
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  i_clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.996    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.701    -1.705 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.779    -0.926    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.900 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       0.531    -0.369    system_mcores_1/genblk1[0].mcore_2r_x/clk_out1
    SLICE_X78Y181        FDCE                                         r  system_mcores_1/genblk1[0].mcore_2r_x/genblk1[26].r_rdata_2_reg[26][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y181        FDCE (Prop_fdce_C_Q)         0.118    -0.251 r  system_mcores_1/genblk1[0].mcore_2r_x/genblk1[26].r_rdata_2_reg[26][4]/Q
                         net (fo=1, routed)           0.192    -0.059    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[13][23]_0[4]
    SLICE_X83Y184        LUT4 (Prop_lut4_I1_O)        0.028    -0.031 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[13][20]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.031    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[13][20]_i_1__0_n_0
    SLICE_X83Y184        FDCE                                         r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[13][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  i_clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     1.243    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.302    -2.059 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.846    -1.213    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.183 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       0.736    -0.447    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/clk_out1
    SLICE_X83Y184        FDCE                                         r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[13][20]/C
                         clock pessimism              0.274    -0.172    
    SLICE_X83Y184        FDCE (Hold_fdce_C_D)         0.060    -0.112    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[13][20]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 r_task_rdata_1_reg[27][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            packet_tx_reg[28][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    -0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  i_clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.996    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.701    -1.705 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.779    -0.926    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.900 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       0.535    -0.365    i_clk
    SLICE_X57Y169        FDCE                                         r  r_task_rdata_1_reg[27][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y169        FDCE (Prop_fdce_C_Q)         0.100    -0.265 r  r_task_rdata_1_reg[27][3]/Q
                         net (fo=1, routed)           0.055    -0.211    cmd_packets_ctrl_0/packet_tx_reg[28][7][3]
    SLICE_X56Y169        LUT5 (Prop_lut5_I0_O)        0.028    -0.183 r  cmd_packets_ctrl_0/packet_tx[28][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    cmd_packets_ctrl_0_n_36
    SLICE_X56Y169        FDCE                                         r  packet_tx_reg[28][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  i_clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     1.243    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.302    -2.059 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.846    -1.213    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.183 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       0.732    -0.451    i_clk
    SLICE_X56Y169        FDCE                                         r  packet_tx_reg[28][3]/C
                         clock pessimism              0.096    -0.354    
    SLICE_X56Y169        FDCE (Hold_fdce_C_D)         0.087    -0.267    packet_tx_reg[28][3]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 system_mcores_1/genblk1[0].mcore_2r_x/genblk1[5].r_rdata_2_reg[5][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[8][27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    -0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  i_clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.996    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.701    -1.705 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.779    -0.926    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.900 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       0.536    -0.364    system_mcores_1/genblk1[0].mcore_2r_x/clk_out1
    SLICE_X91Y177        FDCE                                         r  system_mcores_1/genblk1[0].mcore_2r_x/genblk1[5].r_rdata_2_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y177        FDCE (Prop_fdce_C_Q)         0.100    -0.264 r  system_mcores_1/genblk1[0].mcore_2r_x/genblk1[5].r_rdata_2_reg[5][3]/Q
                         net (fo=1, routed)           0.055    -0.210    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[8][31]_0[3]
    SLICE_X90Y177        LUT4 (Prop_lut4_I1_O)        0.028    -0.182 r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[8][27]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.182    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W[8][27]_i_1__0_n_0
    SLICE_X90Y177        FDCE                                         r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[8][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  i_clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     1.243    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.302    -2.059 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.846    -1.213    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.183 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       0.733    -0.450    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/clk_out1
    SLICE_X90Y177        FDCE                                         r  system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[8][27]/C
                         clock pessimism              0.096    -0.353    
    SLICE_X90Y177        FDCE (Hold_fdce_C_D)         0.087    -0.266    system_mcores_1/genblk1[0].mcore_2r_x/sha256_2r_1/W_reg[8][27]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 r_sha256_reg[77]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            packet_tx_reg[10][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    -0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  i_clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.996    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.701    -1.705 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.779    -0.926    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.900 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       0.535    -0.365    i_clk
    SLICE_X53Y170        FDCE                                         r  r_sha256_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y170        FDCE (Prop_fdce_C_Q)         0.100    -0.265 r  r_sha256_reg[77]/Q
                         net (fo=1, routed)           0.056    -0.210    cmd_packets_ctrl_0/packet_tx_reg[32][7][77]
    SLICE_X52Y170        LUT6 (Prop_lut6_I1_O)        0.028    -0.182 r  cmd_packets_ctrl_0/packet_tx[10][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    cmd_packets_ctrl_0_n_189
    SLICE_X52Y170        FDCE                                         r  packet_tx_reg[10][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  i_clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     1.243    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.302    -2.059 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.846    -1.213    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.183 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       0.732    -0.451    i_clk
    SLICE_X52Y170        FDCE                                         r  packet_tx_reg[10][5]/C
                         clock pessimism              0.096    -0.354    
    SLICE_X52Y170        FDCE (Hold_fdce_C_D)         0.087    -0.267    packet_tx_reg[10][5]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 r_task_rdata_1_reg[21][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            packet_tx_reg[22][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    -0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  i_clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.996    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.701    -1.705 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.779    -0.926    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.900 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       0.536    -0.364    i_clk
    SLICE_X57Y168        FDCE                                         r  r_task_rdata_1_reg[21][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y168        FDCE (Prop_fdce_C_Q)         0.100    -0.264 r  r_task_rdata_1_reg[21][3]/Q
                         net (fo=1, routed)           0.056    -0.209    cmd_packets_ctrl_0/packet_tx_reg[22][7][3]
    SLICE_X56Y168        LUT5 (Prop_lut5_I0_O)        0.028    -0.181 r  cmd_packets_ctrl_0/packet_tx[22][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    cmd_packets_ctrl_0_n_84
    SLICE_X56Y168        FDCE                                         r  packet_tx_reg[22][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  i_clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     1.243    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.302    -2.059 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.846    -1.213    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.183 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       0.733    -0.450    i_clk
    SLICE_X56Y168        FDCE                                         r  packet_tx_reg[22][3]/C
                         clock pessimism              0.096    -0.353    
    SLICE_X56Y168        FDCE (Hold_fdce_C_D)         0.087    -0.266    packet_tx_reg[22][3]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.556 }
Period(ns):         11.111
Sources:            { clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.408         11.111      9.703      BUFGCTRL_X0Y0   clk_wiz_0_/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.071         11.111      10.040     PLLE2_ADV_X0Y2  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            0.750         11.111      10.361     SLICE_X7Y102    r_led_reg[13]/C
Min Period        n/a     FDCE/C             n/a            0.750         11.111      10.361     SLICE_X7Y102    r_led_reg[15]/C
Min Period        n/a     FDCE/C             n/a            0.750         11.111      10.361     SLICE_X7Y103    r_led_reg[17]/C
Min Period        n/a     FDCE/C             n/a            0.750         11.111      10.361     SLICE_X7Y102    r_led_reg[19]/C
Min Period        n/a     FDCE/C             n/a            0.750         11.111      10.361     SLICE_X7Y104    r_led_reg[21]/C
Min Period        n/a     FDCE/C             n/a            0.750         11.111      10.361     SLICE_X5Y104    r_led_reg[23]/C
Min Period        n/a     FDCE/C             n/a            0.750         11.111      10.361     SLICE_X5Y104    r_led_reg[25]/C
Min Period        n/a     FDCE/C             n/a            0.750         11.111      10.361     SLICE_X7Y104    r_led_reg[27]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       11.111      148.889    PLLE2_ADV_X0Y2  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.400         5.556       5.156      SLICE_X7Y102    r_led_reg[13]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.556       5.156      SLICE_X7Y102    r_led_reg[13]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         5.556       5.156      SLICE_X7Y102    r_led_reg[15]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.556       5.156      SLICE_X7Y102    r_led_reg[15]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         5.556       5.156      SLICE_X7Y103    r_led_reg[17]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.556       5.156      SLICE_X7Y103    r_led_reg[17]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         5.556       5.156      SLICE_X7Y102    r_led_reg[19]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.556       5.156      SLICE_X7Y102    r_led_reg[19]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         5.556       5.156      SLICE_X7Y104    r_led_reg[21]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.556       5.156      SLICE_X7Y104    r_led_reg[21]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.556       5.206      SLICE_X47Y167   found_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.556       5.206      SLICE_X47Y167   found_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.556       5.206      SLICE_X47Y169   len_tx_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.556       5.206      SLICE_X47Y169   len_tx_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.556       5.206      SLICE_X48Y177   len_tx_reg[4]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.556       5.206      SLICE_X48Y177   len_tx_reg[4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.556       5.206      SLICE_X47Y174   len_tx_reg[5]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.556       5.206      SLICE_X47Y174   len_tx_reg[5]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.556       5.206      SLICE_X46Y166   new_tx_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         5.556       5.206      SLICE_X46Y166   new_tx_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0_/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.408         20.000      18.591     BUFGCTRL_X0Y1   clk_wiz_0_/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         20.000      18.929     PLLE2_ADV_X0Y2  clk_wiz_0_/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         20.000      18.929     PLLE2_ADV_X0Y2  clk_wiz_0_/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y2  clk_wiz_0_/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y2  clk_wiz_0_/inst/plle2_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_led_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            o_led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.307ns  (logic 3.903ns (53.410%)  route 3.405ns (46.590%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  i_clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     2.666    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.696    -5.030 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -3.228    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.135 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       1.527    -1.608    i_clk
    SLICE_X7Y104         FDCE                                         r  r_led_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDCE (Prop_fdce_C_Q)         0.204    -1.404 r  r_led_reg[21]/Q
                         net (fo=3, routed)           0.561    -0.843    r_led[21]
    SLICE_X7Y104         LUT4 (Prop_lut4_I0_O)        0.126    -0.717 f  o_led_OBUF_inst_i_8/O
                         net (fo=2, routed)           0.357    -0.360    o_led_OBUF_inst_i_8_n_0
    SLICE_X7Y102         LUT4 (Prop_lut4_I3_O)        0.053    -0.307 f  o_led_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.438     0.132    o_led_OBUF_inst_i_7_n_0
    SLICE_X7Y101         LUT6 (Prop_lut6_I5_O)        0.135     0.267 r  o_led_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.521     0.788    o_led_OBUF_inst_i_4_n_0
    SLICE_X5Y103         LUT5 (Prop_lut5_I2_O)        0.043     0.831 r  o_led_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.527     2.358    o_led_OBUF
    E25                  OBUF (Prop_obuf_I_O)         3.342     5.700 r  o_led_OBUF_inst/O
                         net (fo=0)                   0.000     5.700    o_led
    E25                                                               r  o_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cmd_packets_ctrl_0/uart_tx_m_0/o_Tx_Serial_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            o_cmd_uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.115ns  (logic 3.585ns (58.626%)  route 2.530ns (41.374%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  i_clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     2.666    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.696    -5.030 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -3.228    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.135 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       1.214    -1.921    cmd_packets_ctrl_0/uart_tx_m_0/clk_out1
    SLICE_X63Y185        FDPE                                         r  cmd_packets_ctrl_0/uart_tx_m_0/o_Tx_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y185        FDPE (Prop_fdpe_C_Q)         0.223    -1.698 r  cmd_packets_ctrl_0/uart_tx_m_0/o_Tx_Serial_reg/Q
                         net (fo=1, routed)           2.530     0.832    o_cmd_uart_tx_OBUF
    A24                  OBUF (Prop_obuf_I_O)         3.362     4.194 r  o_cmd_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.194    o_cmd_uart_tx
    A24                                                               r  o_cmd_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_led_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            o_led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.214ns  (logic 1.577ns (71.249%)  route 0.636ns (28.751%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  i_clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.996    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.701    -1.705 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.779    -0.926    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.900 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       0.674    -0.226    i_clk
    SLICE_X5Y104         FDCE                                         r  r_led_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDCE (Prop_fdce_C_Q)         0.100    -0.126 r  r_led_reg[24]/Q
                         net (fo=3, routed)           0.109    -0.018    r_led[24]
    SLICE_X5Y103         LUT5 (Prop_lut5_I3_O)        0.028     0.010 r  o_led_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.528     0.538    o_led_OBUF
    E25                  OBUF (Prop_obuf_I_O)         1.449     1.987 r  o_led_OBUF_inst/O
                         net (fo=0)                   0.000     1.987    o_led
    E25                                                               r  o_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cmd_packets_ctrl_0/uart_tx_m_0/o_Tx_Serial_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            o_cmd_uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.673ns  (logic 1.569ns (58.701%)  route 1.104ns (41.299%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  i_clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.996    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.701    -1.705 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.779    -0.926    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.900 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       0.538    -0.362    cmd_packets_ctrl_0/uart_tx_m_0/clk_out1
    SLICE_X63Y185        FDPE                                         r  cmd_packets_ctrl_0/uart_tx_m_0/o_Tx_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y185        FDPE (Prop_fdpe_C_Q)         0.100    -0.262 r  cmd_packets_ctrl_0/uart_tx_m_0/o_Tx_Serial_reg/Q
                         net (fo=1, routed)           1.104     0.842    o_cmd_uart_tx_OBUF
    A24                  OBUF (Prop_obuf_I_O)         1.469     2.311 r  o_cmd_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     2.311    o_cmd_uart_tx
    A24                                                               r  o_cmd_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_wiz_0_/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.769ns  (logic 0.030ns (1.696%)  route 1.739ns (98.304%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    F22                                               0.000    10.000 f  i_clk_50 (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         0.689    10.689 f  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554    11.243    clk_wiz_0_/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.302     7.941 f  clk_wiz_0_/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.846     8.787    clk_wiz_0_/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     8.817 f  clk_wiz_0_/inst/clkf_buf/O
                         net (fo=1, routed)           0.893     9.710    clk_wiz_0_/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV                                    f  clk_wiz_0_/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_wiz_0_/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.222ns  (logic 0.083ns (2.576%)  route 3.139ns (97.424%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  i_clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     2.437    clk_wiz_0_/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -6.900    -4.463 r  clk_wiz_0_/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.684    -2.779    clk_wiz_0_/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.696 r  clk_wiz_0_/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.241    clk_wiz_0_/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV                                    r  clk_wiz_0_/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay         10079 Endpoints
Min Delay         10079 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_n_reset
                            (input port)
  Destination:            r_task_rdata_2_reg[18][7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        24.551ns  (logic 0.809ns (3.295%)  route 23.742ns (96.705%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB26                                              0.000     0.000 r  i_n_reset (IN)
                         net (fo=0)                   0.000     0.000    i_n_reset
    AB26                 IBUF (Prop_ibuf_I_O)         0.766     0.766 r  i_n_reset_IBUF_inst/O
                         net (fo=4, routed)           2.205     2.971    system_mcores_1/tg_1/mcore_1r_1/i_n_reset_IBUF
    SLICE_X5Y111         LUT1 (Prop_lut1_I0_O)        0.043     3.014 f  system_mcores_1/tg_1/mcore_1r_1/clk_wiz_0__i_1/O
                         net (fo=8838, routed)       21.537    24.551    system_mcores_1_n_0
    SLICE_X84Y161        FDCE                                         f  r_task_rdata_2_reg[18][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  i_clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     2.437    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.900    -4.463 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.779    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.696 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       1.096    -1.600    i_clk
    SLICE_X84Y161        FDCE                                         r  r_task_rdata_2_reg[18][7]/C

Slack:                    inf
  Source:                 i_n_reset
                            (input port)
  Destination:            r_task_rdata_2_reg[22][2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        24.551ns  (logic 0.809ns (3.295%)  route 23.742ns (96.705%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB26                                              0.000     0.000 r  i_n_reset (IN)
                         net (fo=0)                   0.000     0.000    i_n_reset
    AB26                 IBUF (Prop_ibuf_I_O)         0.766     0.766 r  i_n_reset_IBUF_inst/O
                         net (fo=4, routed)           2.205     2.971    system_mcores_1/tg_1/mcore_1r_1/i_n_reset_IBUF
    SLICE_X5Y111         LUT1 (Prop_lut1_I0_O)        0.043     3.014 f  system_mcores_1/tg_1/mcore_1r_1/clk_wiz_0__i_1/O
                         net (fo=8838, routed)       21.537    24.551    system_mcores_1_n_0
    SLICE_X84Y161        FDCE                                         f  r_task_rdata_2_reg[22][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  i_clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     2.437    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.900    -4.463 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.779    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.696 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       1.096    -1.600    i_clk
    SLICE_X84Y161        FDCE                                         r  r_task_rdata_2_reg[22][2]/C

Slack:                    inf
  Source:                 i_n_reset
                            (input port)
  Destination:            r_task_rdata_2_reg[7][1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        24.551ns  (logic 0.809ns (3.295%)  route 23.742ns (96.705%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB26                                              0.000     0.000 r  i_n_reset (IN)
                         net (fo=0)                   0.000     0.000    i_n_reset
    AB26                 IBUF (Prop_ibuf_I_O)         0.766     0.766 r  i_n_reset_IBUF_inst/O
                         net (fo=4, routed)           2.205     2.971    system_mcores_1/tg_1/mcore_1r_1/i_n_reset_IBUF
    SLICE_X5Y111         LUT1 (Prop_lut1_I0_O)        0.043     3.014 f  system_mcores_1/tg_1/mcore_1r_1/clk_wiz_0__i_1/O
                         net (fo=8838, routed)       21.537    24.551    system_mcores_1_n_0
    SLICE_X84Y161        FDCE                                         f  r_task_rdata_2_reg[7][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  i_clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     2.437    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.900    -4.463 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.779    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.696 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       1.096    -1.600    i_clk
    SLICE_X84Y161        FDCE                                         r  r_task_rdata_2_reg[7][1]/C

Slack:                    inf
  Source:                 i_n_reset
                            (input port)
  Destination:            r_task_rdata_2_reg[23][4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        24.372ns  (logic 0.809ns (3.319%)  route 23.563ns (96.681%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB26                                              0.000     0.000 r  i_n_reset (IN)
                         net (fo=0)                   0.000     0.000    i_n_reset
    AB26                 IBUF (Prop_ibuf_I_O)         0.766     0.766 r  i_n_reset_IBUF_inst/O
                         net (fo=4, routed)           2.205     2.971    system_mcores_1/tg_1/mcore_1r_1/i_n_reset_IBUF
    SLICE_X5Y111         LUT1 (Prop_lut1_I0_O)        0.043     3.014 f  system_mcores_1/tg_1/mcore_1r_1/clk_wiz_0__i_1/O
                         net (fo=8838, routed)       21.358    24.372    system_mcores_1_n_0
    SLICE_X84Y162        FDCE                                         f  r_task_rdata_2_reg[23][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  i_clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     2.437    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.900    -4.463 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.779    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.696 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       1.096    -1.600    i_clk
    SLICE_X84Y162        FDCE                                         r  r_task_rdata_2_reg[23][4]/C

Slack:                    inf
  Source:                 i_n_reset
                            (input port)
  Destination:            r_task_rdata_2_reg[4][4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        24.372ns  (logic 0.809ns (3.319%)  route 23.563ns (96.681%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB26                                              0.000     0.000 r  i_n_reset (IN)
                         net (fo=0)                   0.000     0.000    i_n_reset
    AB26                 IBUF (Prop_ibuf_I_O)         0.766     0.766 r  i_n_reset_IBUF_inst/O
                         net (fo=4, routed)           2.205     2.971    system_mcores_1/tg_1/mcore_1r_1/i_n_reset_IBUF
    SLICE_X5Y111         LUT1 (Prop_lut1_I0_O)        0.043     3.014 f  system_mcores_1/tg_1/mcore_1r_1/clk_wiz_0__i_1/O
                         net (fo=8838, routed)       21.358    24.372    system_mcores_1_n_0
    SLICE_X84Y162        FDCE                                         f  r_task_rdata_2_reg[4][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  i_clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     2.437    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.900    -4.463 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.779    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.696 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       1.096    -1.600    i_clk
    SLICE_X84Y162        FDCE                                         r  r_task_rdata_2_reg[4][4]/C

Slack:                    inf
  Source:                 i_n_reset
                            (input port)
  Destination:            r_task_rdata_2_reg[7][5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        24.372ns  (logic 0.809ns (3.319%)  route 23.563ns (96.681%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB26                                              0.000     0.000 r  i_n_reset (IN)
                         net (fo=0)                   0.000     0.000    i_n_reset
    AB26                 IBUF (Prop_ibuf_I_O)         0.766     0.766 r  i_n_reset_IBUF_inst/O
                         net (fo=4, routed)           2.205     2.971    system_mcores_1/tg_1/mcore_1r_1/i_n_reset_IBUF
    SLICE_X5Y111         LUT1 (Prop_lut1_I0_O)        0.043     3.014 f  system_mcores_1/tg_1/mcore_1r_1/clk_wiz_0__i_1/O
                         net (fo=8838, routed)       21.358    24.372    system_mcores_1_n_0
    SLICE_X84Y162        FDCE                                         f  r_task_rdata_2_reg[7][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  i_clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     2.437    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.900    -4.463 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.779    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.696 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       1.096    -1.600    i_clk
    SLICE_X84Y162        FDCE                                         r  r_task_rdata_2_reg[7][5]/C

Slack:                    inf
  Source:                 i_n_reset
                            (input port)
  Destination:            r_task_rdata_2_reg[8][0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        24.371ns  (logic 0.809ns (3.319%)  route 23.562ns (96.681%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB26                                              0.000     0.000 r  i_n_reset (IN)
                         net (fo=0)                   0.000     0.000    i_n_reset
    AB26                 IBUF (Prop_ibuf_I_O)         0.766     0.766 r  i_n_reset_IBUF_inst/O
                         net (fo=4, routed)           2.205     2.971    system_mcores_1/tg_1/mcore_1r_1/i_n_reset_IBUF
    SLICE_X5Y111         LUT1 (Prop_lut1_I0_O)        0.043     3.014 f  system_mcores_1/tg_1/mcore_1r_1/clk_wiz_0__i_1/O
                         net (fo=8838, routed)       21.357    24.371    system_mcores_1_n_0
    SLICE_X86Y163        FDCE                                         f  r_task_rdata_2_reg[8][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  i_clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     2.437    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.900    -4.463 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.779    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.696 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       1.096    -1.600    i_clk
    SLICE_X86Y163        FDCE                                         r  r_task_rdata_2_reg[8][0]/C

Slack:                    inf
  Source:                 i_n_reset
                            (input port)
  Destination:            system_mcores_1/tg_1/rdata_cnt_reg[172]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        24.371ns  (logic 0.809ns (3.319%)  route 23.562ns (96.681%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB26                                              0.000     0.000 r  i_n_reset (IN)
                         net (fo=0)                   0.000     0.000    i_n_reset
    AB26                 IBUF (Prop_ibuf_I_O)         0.766     0.766 r  i_n_reset_IBUF_inst/O
                         net (fo=4, routed)           2.205     2.971    system_mcores_1/tg_1/mcore_1r_1/i_n_reset_IBUF
    SLICE_X5Y111         LUT1 (Prop_lut1_I0_O)        0.043     3.014 f  system_mcores_1/tg_1/mcore_1r_1/clk_wiz_0__i_1/O
                         net (fo=8838, routed)       21.357    24.371    system_mcores_1/tg_1/i_n_reset
    SLICE_X87Y163        FDCE                                         f  system_mcores_1/tg_1/rdata_cnt_reg[172]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  i_clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     2.437    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.900    -4.463 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.779    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.696 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       1.096    -1.600    system_mcores_1/tg_1/clk_out1
    SLICE_X87Y163        FDCE                                         r  system_mcores_1/tg_1/rdata_cnt_reg[172]/C

Slack:                    inf
  Source:                 i_n_reset
                            (input port)
  Destination:            system_mcores_1/tg_1/rdata_cnt_reg[464]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        24.371ns  (logic 0.809ns (3.319%)  route 23.562ns (96.681%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB26                                              0.000     0.000 r  i_n_reset (IN)
                         net (fo=0)                   0.000     0.000    i_n_reset
    AB26                 IBUF (Prop_ibuf_I_O)         0.766     0.766 r  i_n_reset_IBUF_inst/O
                         net (fo=4, routed)           2.205     2.971    system_mcores_1/tg_1/mcore_1r_1/i_n_reset_IBUF
    SLICE_X5Y111         LUT1 (Prop_lut1_I0_O)        0.043     3.014 f  system_mcores_1/tg_1/mcore_1r_1/clk_wiz_0__i_1/O
                         net (fo=8838, routed)       21.357    24.371    system_mcores_1/tg_1/i_n_reset
    SLICE_X87Y163        FDCE                                         f  system_mcores_1/tg_1/rdata_cnt_reg[464]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  i_clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     2.437    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.900    -4.463 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.779    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.696 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       1.096    -1.600    system_mcores_1/tg_1/clk_out1
    SLICE_X87Y163        FDCE                                         r  system_mcores_1/tg_1/rdata_cnt_reg[464]/C

Slack:                    inf
  Source:                 i_n_reset
                            (input port)
  Destination:            system_mcores_1/tg_1/rdata_cnt_reg[65]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        24.371ns  (logic 0.809ns (3.319%)  route 23.562ns (96.681%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB26                                              0.000     0.000 r  i_n_reset (IN)
                         net (fo=0)                   0.000     0.000    i_n_reset
    AB26                 IBUF (Prop_ibuf_I_O)         0.766     0.766 r  i_n_reset_IBUF_inst/O
                         net (fo=4, routed)           2.205     2.971    system_mcores_1/tg_1/mcore_1r_1/i_n_reset_IBUF
    SLICE_X5Y111         LUT1 (Prop_lut1_I0_O)        0.043     3.014 f  system_mcores_1/tg_1/mcore_1r_1/clk_wiz_0__i_1/O
                         net (fo=8838, routed)       21.357    24.371    system_mcores_1/tg_1/i_n_reset
    SLICE_X87Y163        FDCE                                         f  system_mcores_1/tg_1/rdata_cnt_reg[65]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  i_clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     2.437    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.900    -4.463 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.779    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.696 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       1.096    -1.600    system_mcores_1/tg_1/clk_out1
    SLICE_X87Y163        FDCE                                         r  system_mcores_1/tg_1/rdata_cnt_reg[65]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_n_reset
                            (input port)
  Destination:            r_led_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.526ns  (logic 0.136ns (8.902%)  route 1.390ns (91.098%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB26                                              0.000     0.000 r  i_n_reset (IN)
                         net (fo=0)                   0.000     0.000    i_n_reset
    AB26                 IBUF (Prop_ibuf_I_O)         0.108     0.108 r  i_n_reset_IBUF_inst/O
                         net (fo=4, routed)           1.165     1.273    system_mcores_1/tg_1/mcore_1r_1/i_n_reset_IBUF
    SLICE_X5Y111         LUT1 (Prop_lut1_I0_O)        0.028     1.301 f  system_mcores_1/tg_1/mcore_1r_1/clk_wiz_0__i_1/O
                         net (fo=8838, routed)        0.225     1.526    system_mcores_1_n_0
    SLICE_X7Y104         FDCE                                         f  r_led_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  i_clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     1.243    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.302    -2.059 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.846    -1.213    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.183 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       0.895    -0.288    i_clk
    SLICE_X7Y104         FDCE                                         r  r_led_reg[20]/C

Slack:                    inf
  Source:                 i_n_reset
                            (input port)
  Destination:            r_led_reg[21]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.526ns  (logic 0.136ns (8.902%)  route 1.390ns (91.098%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB26                                              0.000     0.000 r  i_n_reset (IN)
                         net (fo=0)                   0.000     0.000    i_n_reset
    AB26                 IBUF (Prop_ibuf_I_O)         0.108     0.108 r  i_n_reset_IBUF_inst/O
                         net (fo=4, routed)           1.165     1.273    system_mcores_1/tg_1/mcore_1r_1/i_n_reset_IBUF
    SLICE_X5Y111         LUT1 (Prop_lut1_I0_O)        0.028     1.301 f  system_mcores_1/tg_1/mcore_1r_1/clk_wiz_0__i_1/O
                         net (fo=8838, routed)        0.225     1.526    system_mcores_1_n_0
    SLICE_X7Y104         FDCE                                         f  r_led_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  i_clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     1.243    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.302    -2.059 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.846    -1.213    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.183 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       0.895    -0.288    i_clk
    SLICE_X7Y104         FDCE                                         r  r_led_reg[21]/C

Slack:                    inf
  Source:                 i_n_reset
                            (input port)
  Destination:            r_led_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.526ns  (logic 0.136ns (8.902%)  route 1.390ns (91.098%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB26                                              0.000     0.000 r  i_n_reset (IN)
                         net (fo=0)                   0.000     0.000    i_n_reset
    AB26                 IBUF (Prop_ibuf_I_O)         0.108     0.108 r  i_n_reset_IBUF_inst/O
                         net (fo=4, routed)           1.165     1.273    system_mcores_1/tg_1/mcore_1r_1/i_n_reset_IBUF
    SLICE_X5Y111         LUT1 (Prop_lut1_I0_O)        0.028     1.301 f  system_mcores_1/tg_1/mcore_1r_1/clk_wiz_0__i_1/O
                         net (fo=8838, routed)        0.225     1.526    system_mcores_1_n_0
    SLICE_X7Y104         FDCE                                         f  r_led_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  i_clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     1.243    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.302    -2.059 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.846    -1.213    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.183 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       0.895    -0.288    i_clk
    SLICE_X7Y104         FDCE                                         r  r_led_reg[22]/C

Slack:                    inf
  Source:                 i_n_reset
                            (input port)
  Destination:            r_led_reg[27]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.526ns  (logic 0.136ns (8.902%)  route 1.390ns (91.098%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB26                                              0.000     0.000 r  i_n_reset (IN)
                         net (fo=0)                   0.000     0.000    i_n_reset
    AB26                 IBUF (Prop_ibuf_I_O)         0.108     0.108 r  i_n_reset_IBUF_inst/O
                         net (fo=4, routed)           1.165     1.273    system_mcores_1/tg_1/mcore_1r_1/i_n_reset_IBUF
    SLICE_X5Y111         LUT1 (Prop_lut1_I0_O)        0.028     1.301 f  system_mcores_1/tg_1/mcore_1r_1/clk_wiz_0__i_1/O
                         net (fo=8838, routed)        0.225     1.526    system_mcores_1_n_0
    SLICE_X7Y104         FDCE                                         f  r_led_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  i_clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     1.243    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.302    -2.059 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.846    -1.213    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.183 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       0.895    -0.288    i_clk
    SLICE_X7Y104         FDCE                                         r  r_led_reg[27]/C

Slack:                    inf
  Source:                 i_n_reset
                            (input port)
  Destination:            r_led_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.569ns  (logic 0.136ns (8.656%)  route 1.434ns (91.344%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB26                                              0.000     0.000 r  i_n_reset (IN)
                         net (fo=0)                   0.000     0.000    i_n_reset
    AB26                 IBUF (Prop_ibuf_I_O)         0.108     0.108 r  i_n_reset_IBUF_inst/O
                         net (fo=4, routed)           1.165     1.273    system_mcores_1/tg_1/mcore_1r_1/i_n_reset_IBUF
    SLICE_X5Y111         LUT1 (Prop_lut1_I0_O)        0.028     1.301 f  system_mcores_1/tg_1/mcore_1r_1/clk_wiz_0__i_1/O
                         net (fo=8838, routed)        0.268     1.569    system_mcores_1_n_0
    SLICE_X7Y105         FDCE                                         f  r_led_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  i_clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     1.243    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.302    -2.059 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.846    -1.213    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.183 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       0.895    -0.288    i_clk
    SLICE_X7Y105         FDCE                                         r  r_led_reg[26]/C

Slack:                    inf
  Source:                 i_n_reset
                            (input port)
  Destination:            r_led_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.569ns  (logic 0.136ns (8.656%)  route 1.434ns (91.344%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB26                                              0.000     0.000 r  i_n_reset (IN)
                         net (fo=0)                   0.000     0.000    i_n_reset
    AB26                 IBUF (Prop_ibuf_I_O)         0.108     0.108 r  i_n_reset_IBUF_inst/O
                         net (fo=4, routed)           1.165     1.273    system_mcores_1/tg_1/mcore_1r_1/i_n_reset_IBUF
    SLICE_X5Y111         LUT1 (Prop_lut1_I0_O)        0.028     1.301 f  system_mcores_1/tg_1/mcore_1r_1/clk_wiz_0__i_1/O
                         net (fo=8838, routed)        0.268     1.569    system_mcores_1_n_0
    SLICE_X7Y105         FDCE                                         f  r_led_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  i_clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     1.243    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.302    -2.059 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.846    -1.213    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.183 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       0.895    -0.288    i_clk
    SLICE_X7Y105         FDCE                                         r  r_led_reg[28]/C

Slack:                    inf
  Source:                 i_n_reset
                            (input port)
  Destination:            r_led_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.569ns  (logic 0.136ns (8.656%)  route 1.434ns (91.344%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB26                                              0.000     0.000 r  i_n_reset (IN)
                         net (fo=0)                   0.000     0.000    i_n_reset
    AB26                 IBUF (Prop_ibuf_I_O)         0.108     0.108 r  i_n_reset_IBUF_inst/O
                         net (fo=4, routed)           1.165     1.273    system_mcores_1/tg_1/mcore_1r_1/i_n_reset_IBUF
    SLICE_X5Y111         LUT1 (Prop_lut1_I0_O)        0.028     1.301 f  system_mcores_1/tg_1/mcore_1r_1/clk_wiz_0__i_1/O
                         net (fo=8838, routed)        0.268     1.569    system_mcores_1_n_0
    SLICE_X7Y105         FDCE                                         f  r_led_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  i_clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     1.243    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.302    -2.059 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.846    -1.213    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.183 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       0.895    -0.288    i_clk
    SLICE_X7Y105         FDCE                                         r  r_led_reg[29]/C

Slack:                    inf
  Source:                 i_n_reset
                            (input port)
  Destination:            r_led_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.569ns  (logic 0.136ns (8.656%)  route 1.434ns (91.344%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB26                                              0.000     0.000 r  i_n_reset (IN)
                         net (fo=0)                   0.000     0.000    i_n_reset
    AB26                 IBUF (Prop_ibuf_I_O)         0.108     0.108 r  i_n_reset_IBUF_inst/O
                         net (fo=4, routed)           1.165     1.273    system_mcores_1/tg_1/mcore_1r_1/i_n_reset_IBUF
    SLICE_X5Y111         LUT1 (Prop_lut1_I0_O)        0.028     1.301 f  system_mcores_1/tg_1/mcore_1r_1/clk_wiz_0__i_1/O
                         net (fo=8838, routed)        0.268     1.569    system_mcores_1_n_0
    SLICE_X7Y105         FDCE                                         f  r_led_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  i_clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     1.243    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.302    -2.059 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.846    -1.213    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.183 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       0.895    -0.288    i_clk
    SLICE_X7Y105         FDCE                                         r  r_led_reg[30]/C

Slack:                    inf
  Source:                 i_n_reset
                            (input port)
  Destination:            r_led_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.569ns  (logic 0.136ns (8.656%)  route 1.434ns (91.344%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB26                                              0.000     0.000 r  i_n_reset (IN)
                         net (fo=0)                   0.000     0.000    i_n_reset
    AB26                 IBUF (Prop_ibuf_I_O)         0.108     0.108 r  i_n_reset_IBUF_inst/O
                         net (fo=4, routed)           1.165     1.273    system_mcores_1/tg_1/mcore_1r_1/i_n_reset_IBUF
    SLICE_X5Y111         LUT1 (Prop_lut1_I0_O)        0.028     1.301 f  system_mcores_1/tg_1/mcore_1r_1/clk_wiz_0__i_1/O
                         net (fo=8838, routed)        0.268     1.569    system_mcores_1_n_0
    SLICE_X7Y105         FDCE                                         f  r_led_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  i_clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     1.243    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.302    -2.059 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.846    -1.213    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.183 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       0.895    -0.288    i_clk
    SLICE_X7Y105         FDCE                                         r  r_led_reg[31]/C

Slack:                    inf
  Source:                 i_n_reset
                            (input port)
  Destination:            r_led_reg[32]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.569ns  (logic 0.136ns (8.656%)  route 1.434ns (91.344%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB26                                              0.000     0.000 r  i_n_reset (IN)
                         net (fo=0)                   0.000     0.000    i_n_reset
    AB26                 IBUF (Prop_ibuf_I_O)         0.108     0.108 r  i_n_reset_IBUF_inst/O
                         net (fo=4, routed)           1.165     1.273    system_mcores_1/tg_1/mcore_1r_1/i_n_reset_IBUF
    SLICE_X5Y111         LUT1 (Prop_lut1_I0_O)        0.028     1.301 f  system_mcores_1/tg_1/mcore_1r_1/clk_wiz_0__i_1/O
                         net (fo=8838, routed)        0.268     1.569    system_mcores_1_n_0
    SLICE_X7Y105         FDCE                                         f  r_led_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  i_clk_50 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_/inst/clk_in1
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  clk_wiz_0_/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     1.243    clk_wiz_0_/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.302    -2.059 r  clk_wiz_0_/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.846    -1.213    clk_wiz_0_/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.183 r  clk_wiz_0_/inst/clkout1_buf/O
                         net (fo=10078, routed)       0.895    -0.288    i_clk
    SLICE_X7Y105         FDCE                                         r  r_led_reg[32]/C





