<dec f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.h' l='149' type='bool llvm::ARMBaseRegisterInfo::getRegAllocationHints(unsigned int VirtReg, ArrayRef&lt;MCPhysReg&gt; Order, SmallVectorImpl&lt;MCPhysReg&gt; &amp; Hints, const llvm::MachineFunction &amp; MF, const llvm::VirtRegMap * VRM, const llvm::LiveRegMatrix * Matrix) const'/>
<def f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp' l='289' ll='341' type='bool llvm::ARMBaseRegisterInfo::getRegAllocationHints(unsigned int VirtReg, ArrayRef&lt;MCPhysReg&gt; Order, SmallVectorImpl&lt;MCPhysReg&gt; &amp; Hints, const llvm::MachineFunction &amp; MF, const llvm::VirtRegMap * VRM, const llvm::LiveRegMatrix * Matrix) const'/>
<doc f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp' l='288'>// Resolve the RegPairEven / RegPairOdd register allocator hints.</doc>
