m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/simulation/modelsim
vaddr_dec
Z1 !s110 1612309922
!i10b 1
!s100 FN4?nl1gkY=mi9f^HF^jX2
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
I]_Yf3o?CX[aFFO=jTYz5I1
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
Z4 w1608304185
8C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/addr_dec.v
FC:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/addr_dec.v
!i122 14
Z5 L0 1 19
Z6 OV;L;2020.1;71
r1
!s85 0
31
Z7 !s108 1612309922.000000
!s107 C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/addr_dec.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP|C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/addr_dec.v|
!i113 1
Z8 o-vlog01compat -work work
Z9 !s92 -vlog01compat -work work +incdir+C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP
Z10 tCvgOpt 0
vcore_fl
R1
!i10b 1
!s100 A>57=TD7e6f>O_JGE^^N42
R2
I2D2gN8oRaFTd5FQKg9zJl2
R3
R0
R4
8C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v
FC:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v
!i122 13
L0 1 182
R6
r1
!s85 0
31
R7
!s107 C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP|C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v|
!i113 1
R8
R9
R10
vdenorm
Z11 !s110 1612309920
!i10b 1
!s100 B_E:^AQ:KJ1M0h`Fa4bPO1
R2
IoMdVjl4^M2W_eAY>U77OO1
R3
R0
R4
Z12 8C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v
Z13 FC:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v
!i122 1
L0 59 27
R6
r1
!s85 0
31
Z14 !s108 1612309920.000000
Z15 !s107 C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v|
Z16 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP|C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v|
!i113 1
R8
R9
R10
vfloat2index
R1
!i10b 1
!s100 ]j@Cm16TWWoC2=2RO<:Rk3
R2
I[5G73DMU:`g19FYz1Gm[X2
R3
R0
R4
8C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/float2index.v
FC:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/float2index.v
!i122 12
Z17 L0 1 17
R6
r1
!s85 0
31
R7
!s107 C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/float2index.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP|C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/float2index.v|
!i113 1
R8
R9
R10
vfloat2int
R1
!i10b 1
!s100 ZH>YPi3CMW12Xm2@7E;Yb0
R2
IUVC?kPLzPC9;?ZV@lVjig1
R3
R0
R4
8C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/float2int.v
FC:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/float2int.v
!i122 11
R5
R6
r1
!s85 0
31
R7
!s107 C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/float2int.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP|C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/float2int.v|
!i113 1
R8
R9
R10
vinstr_dec_fl
Z18 !s110 1612309921
!i10b 1
!s100 Uok=PUF2@e6hbn4<MocLI3
R2
I3kF:QKV_@?U2<nn4HD_2O2
R3
R0
R4
8C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/instr_dec_fl.v
FC:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/instr_dec_fl.v
!i122 10
L0 1 398
R6
r1
!s85 0
31
Z19 !s108 1612309921.000000
!s107 C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/instr_dec_fl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP|C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/instr_dec_fl.v|
!i113 1
R8
R9
R10
vint2float
R18
!i10b 1
!s100 76mm2N^08?j`Lfge_HRjn3
R2
IhCIaD>Vec5Lk:kD9gTIZf0
R3
R0
R4
8C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/int2float.v
FC:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/int2float.v
!i122 9
R17
R6
r1
!s85 0
31
R19
!s107 C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/int2float.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP|C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/int2float.v|
!i113 1
R8
R9
R10
vmem_data
R18
!i10b 1
!s100 75?g6k4S8HFR<=d3[TnQ21
R2
I]5_RIL71zE_1CYOnB;jic1
R3
R0
R4
8C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/mem_data.v
FC:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/mem_data.v
!i122 8
L0 1 27
R6
r1
!s85 0
31
R19
!s107 C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/mem_data.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP|C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/mem_data.v|
!i113 1
R8
R9
R10
vmem_instr
R18
!i10b 1
!s100 no3k5F``?K]I1=ebS4SD90
R2
I8?3bI@GX@G`BzB`9mM^mS3
R3
R0
R4
8C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/mem_instr.v
FC:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/mem_instr.v
!i122 7
Z20 L0 1 24
R6
r1
!s85 0
31
R19
!s107 C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/mem_instr.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP|C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/mem_instr.v|
!i113 1
R8
R9
R10
vmulticore
R1
!i10b 1
!s100 m;@V412f[i@UlIBYO3Tn02
R2
I:fK^Gd5ACnbg938JYNn<]0
R3
R0
Z21 w1608308990
8C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v
FC:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v
!i122 15
L0 1 135
R6
r1
!s85 0
31
R7
!s107 C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H|C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/multicore.v|
!i113 1
R8
Z22 !s92 -vlog01compat -work work +incdir+C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H
R10
vmulticore_tb
!s110 1612309923
!i10b 1
!s100 AVm;;fQ1Njm0=6gEOYioH0
R2
I@LY8H6`fml4T`ehDMY3Fa1
R3
R0
R21
8C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/../rede_float_H/multicore_tb.v
FC:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/../rede_float_H/multicore_tb.v
!i122 16
L0 1 54
R6
r1
!s85 0
31
!s108 1612309923.000000
!s107 C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/../rede_float_H/multicore_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/../rede_float_H|C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/../rede_float_H/multicore_tb.v|
!i113 1
R8
!s92 -vlog01compat -work work +incdir+C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/../rede_float_H
R10
vmydiv
R11
!i10b 1
!s100 a>Hi7:1U7Igk397:JA4LY2
R2
I^1eQ0X;ob3C^86Z6Tn`Kz3
R3
R0
R4
R12
R13
!i122 1
L0 173 22
R6
r1
!s85 0
31
R14
R15
R16
!i113 1
R8
R9
R10
vmymult
R11
!i10b 1
!s100 23>oB=SPmkHM_>h07gXK01
R2
I:mSkoH4g]bhM;X;VhKD>N0
R3
R0
R4
R12
R13
!i122 1
L0 147 23
R6
r1
!s85 0
31
R14
R15
R16
!i113 1
R8
R9
R10
vmymux
R11
!i10b 1
!s100 T9BWOYF[1;9dhC8M?Y]zg3
R2
IFgg<A@C=GWBHbdzJa5cS]1
R3
R0
R4
R12
R13
!i122 1
L0 7 14
R6
r1
!s85 0
31
R14
R15
R16
!i113 1
R8
R9
R10
vmysoma
R11
!i10b 1
!s100 z`XJ3jZiBJnBGNjj=XU@R3
R2
Io;Be:]jN:]=5IiK?bMZQj0
R3
R0
R4
R12
R13
!i122 1
L0 123 21
R6
r1
!s85 0
31
R14
R15
R16
!i113 1
R8
R9
R10
vnorm
R11
!i10b 1
!s100 NVk?nEVBonA59Gz:bMFM43
R2
Im4hF5h;:oRaa6U84JmNJ^0
R3
R0
R4
R12
R13
!i122 1
L0 24 32
R6
r1
!s85 0
31
R14
R15
R16
!i113 1
R8
R9
R10
voutmux
R11
!i10b 1
!s100 j`EXLUOYX_0U@R7`N3S^b2
R2
Ij6IFMR18ifFI5;<QFkTjg2
R3
R0
R4
R12
R13
!i122 1
L0 89 27
R6
r1
!s85 0
31
R14
R15
R16
!i113 1
R8
R9
R10
vpc
R18
!i10b 1
!s100 R3f5cKFaWFX032ehIlP:Y3
R2
I86]mco>>>:M`:cHWjD:Vf0
R3
R0
R4
8C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/pc.v
FC:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/pc.v
!i122 6
R20
R6
r1
!s85 0
31
R19
!s107 C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/pc.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP|C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/pc.v|
!i113 1
R8
R9
R10
vprefetch
R18
!i10b 1
!s100 A@kVOK9=jk22:WkSIWDnQ2
R2
I7:CM<z@2JJzJeSR:C:=SE1
R3
R0
R4
8C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/prefetch.v
FC:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/prefetch.v
!i122 5
L0 1 60
R6
r1
!s85 0
31
R14
!s107 C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/prefetch.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP|C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/prefetch.v|
!i113 1
R8
R9
R10
vproc_fl
R11
!i10b 1
!s100 FSaYIMlbDQnP4R8PX4Eb02
R2
IlD:L;GB:j0<nBUZT5J97S1
R3
R0
R4
8C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v
FC:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v
!i122 4
L0 1 141
R6
r1
!s85 0
31
R14
!s107 C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP|C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v|
!i113 1
R8
R9
R10
vrede_float
!s110 1612309919
!i10b 1
!s100 TAi<E0hjPV`ZHHBSU;G`m0
R2
I7Y^IUhMz9e5TSS]`KO2@S3
R3
R0
w1608304212
8C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v
FC:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v
!i122 0
L0 1 41
R6
r1
!s85 0
31
!s108 1612309919.000000
!s107 C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H|C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v|
!i113 1
R8
R22
R10
vreg_file
R11
!i10b 1
!s100 egj:Gea5K6MND5@39;baZ2
R2
I0C3aQKHUAeBcWHlCgjSne0
R3
R0
R4
8C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/reg_file.v
FC:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/reg_file.v
!i122 3
L0 1 29
R6
r1
!s85 0
31
R14
!s107 C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/reg_file.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP|C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/reg_file.v|
!i113 1
R8
R9
R10
vstack_pointer
R11
!i10b 1
!s100 b[Dd1UEHmCEzoz9iCj5n?3
R2
IGzIoR4H4CIHDfKQ<0MXc<0
R3
R0
R4
8C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/stack_pointer.v
FC:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/stack_pointer.v
!i122 2
L0 1 25
R6
r1
!s85 0
31
R14
!s107 C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/stack_pointer.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP|C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/stack_pointer.v|
!i113 1
R8
R9
R10
vula_fl
R11
!i10b 1
!s100 aOBeR;eOT=9`K8`JkJ_O53
R2
IAK2:nMeEI1zI08WR9]Ko10
R3
R0
R4
R12
R13
!i122 1
L0 200 167
R6
r1
!s85 0
31
R14
R15
R16
!i113 1
R8
R9
R10
