Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun May 10 11:23:53 2020
| Host         : ict-virtual-machine running 64-bit Ubuntu 18.04 LTS
| Command      : report_utilization -file ./Implement/Config_shift_left_count_down_import/reports/top_utilization_route_design.rpt
| Design       : top
| Device       : xczu2egsfva625-1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 1003 |   993 |     47232 |  2.12 |
|   LUT as Logic             |  910 |   900 |     47232 |  1.93 |
|   LUT as Memory            |   93 |    93 |     28800 |  0.32 |
|     LUT as Distributed RAM |   32 |    32 |           |       |
|     LUT as Shift Register  |   61 |    61 |           |       |
| CLB Registers              | 1613 |  1584 |     94464 |  1.71 |
|   Register as Flip Flop    | 1613 |  1584 |     94464 |  1.71 |
|   Register as Latch        |    0 |     0 |     94464 |  0.00 |
| CARRY8                     |   24 |    20 |      8820 |  0.27 |
| F7 Muxes                   |    3 |     3 |     35280 | <0.01 |
| F8 Muxes                   |    0 |     0 |     17640 |  0.00 |
| F9 Muxes                   |    0 |     0 |      8820 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 44    |          Yes |           - |          Set |
| 231   |          Yes |           - |        Reset |
| 19    |          Yes |         Set |            - |
| 1319  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        |  295 |     0 |      8820 |  3.34 |
|   CLBL                                     |  178 |     0 |           |       |
|   CLBM                                     |  117 |     0 |           |       |
| LUT as Logic                               |  910 |   900 |     47232 |  1.93 |
|   using O5 output only                     |   47 |       |           |       |
|   using O6 output only                     |  727 |       |           |       |
|   using O5 and O6                          |  136 |       |           |       |
| LUT as Memory                              |   93 |    93 |     28800 |  0.32 |
|   LUT as Distributed RAM                   |   32 |    32 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    0 |       |           |       |
|     using O5 and O6                        |   32 |       |           |       |
|   LUT as Shift Register                    |   61 |    61 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |   29 |       |           |       |
|     using O5 and O6                        |   32 |       |           |       |
| CLB Registers                              | 1613 |     0 |     94464 |  1.71 |
|   Register driven from within the CLB      |  701 |       |           |       |
|   Register driven from outside the CLB     |  912 |       |           |       |
|     LUT in front of the register is unused |  680 |       |           |       |
|     LUT in front of the register is used   |  232 |       |           |       |
| Unique Control Sets                        |  116 |       |     17640 |  0.66 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  1.5 |     0 |       150 |  1.00 |
|   RAMB36/FIFO*    |    1 |     0 |       150 |  0.67 |
|     RAMB36E2 only |    1 |       |           |       |
|   RAMB18          |    1 |     1 |       300 |  0.33 |
|     RAMB18E2 only |    1 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       240 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    8 |     8 |       180 |  4.44 |
| HPIOB_M          |    0 |     0 |        72 |  0.00 |
| HPIOB_S          |    0 |     0 |        72 |  0.00 |
| HDIOB_M          |    4 |     4 |        12 | 33.33 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    4 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_S          |    4 |     4 |        12 | 33.33 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    4 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_SNGL       |    0 |     0 |        12 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       156 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |        12 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     2 |       196 |  1.02 |
|   BUFGCE             |    1 |     1 |        88 |  1.14 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    1 |     1 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+-----------+--------+
| Site Type | Used | Fixed | Available |  Util% |
+-----------+------+-------+-----------+--------+
| PS8       |    1 |     1 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |         1 |   0.00 |
+-----------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     1 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 1319 |            Register |
| LUT6     |  340 |                 CLB |
| FDCE     |  231 |            Register |
| LUT4     |  190 |                 CLB |
| LUT5     |  169 |                 CLB |
| LUT3     |  167 |                 CLB |
| LUT2     |  147 |                 CLB |
| RAMD32   |   56 |                 CLB |
| SRLC32E  |   54 |                 CLB |
| FDPE     |   44 |            Register |
| SRL16E   |   37 |                 CLB |
| LUT1     |   33 |                 CLB |
| CARRY8   |   24 |                 CLB |
| FDSE     |   19 |            Register |
| RAMS32   |    8 |                 CLB |
| OBUF     |    8 |                 I/O |
| MUXF7    |    3 |                 CLB |
| SRLC16E  |    2 |                 CLB |
| RAMB36E2 |    1 |           Block Ram |
| RAMB18E2 |    1 |           Block Ram |
| PS8      |    1 |            Advanced |
| BUFG_PS  |    1 |               Clock |
| BUFGCE   |    1 |               Clock |
| BSCANE2  |    1 |       Configuration |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------------------------------+------+
|             Ref Name             | Used |
+----------------------------------+------+
| shift                            |    1 |
| ps_clock_led_zynq_ultra_ps_e_0_0 |    1 |
| ila_led                          |    1 |
| dbg_hub                          |    1 |
| count                            |    1 |
+----------------------------------+------+


