/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [14:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  reg [5:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire [15:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  reg [35:0] celloutsig_0_1z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [14:0] celloutsig_0_2z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [10:0] celloutsig_0_3z;
  reg [9:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  wire [10:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [11:0] celloutsig_1_14z;
  wire [8:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [27:0] celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[103] ? in_data[139] : in_data[167];
  assign celloutsig_1_7z = celloutsig_1_5z[1] ? celloutsig_1_0z : celloutsig_1_4z[14];
  assign celloutsig_0_13z = celloutsig_0_1z[16] ? celloutsig_0_3z[1] : celloutsig_0_1z[1];
  assign celloutsig_1_8z = ~(celloutsig_1_4z[1] | celloutsig_1_1z);
  assign celloutsig_1_10z = ~(celloutsig_1_1z | celloutsig_1_4z[27]);
  assign celloutsig_1_6z = celloutsig_1_4z[23] | celloutsig_1_5z[5];
  assign celloutsig_0_5z = celloutsig_0_2z[11] | celloutsig_0_3z[7];
  assign celloutsig_0_37z = ~(celloutsig_0_12z[0] ^ celloutsig_0_27z);
  assign celloutsig_1_3z = { in_data[140:139], celloutsig_1_0z, celloutsig_1_0z } + { in_data[158:157], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_3z = celloutsig_0_2z[11:1] / { 1'h1, in_data[89:80] };
  assign celloutsig_0_10z = celloutsig_0_1z[29:15] / { 1'h1, in_data[18:5] };
  assign celloutsig_0_38z = { celloutsig_0_12z, celloutsig_0_27z } == celloutsig_0_18z[14:5];
  assign celloutsig_1_9z = celloutsig_1_4z[21:12] > in_data[114:105];
  assign celloutsig_0_0z = in_data[84:70] <= in_data[42:28];
  assign celloutsig_1_2z = { in_data[121:115], celloutsig_1_1z, celloutsig_1_1z } <= in_data[160:152];
  assign celloutsig_0_25z = { celloutsig_0_18z[15:14], celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_6z } <= { celloutsig_0_7z[8], celloutsig_0_18z, celloutsig_0_11z };
  assign celloutsig_1_12z = ! { celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_1_13z = ! { celloutsig_1_3z, celloutsig_1_12z };
  assign celloutsig_1_5z = { in_data[159:153], celloutsig_1_0z } % { 1'h1, in_data[152:148], celloutsig_1_0z, in_data[96] };
  assign celloutsig_1_15z = - { celloutsig_1_14z[5:3], celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_6z };
  assign celloutsig_0_6z = - celloutsig_0_4z[9:7];
  assign celloutsig_0_7z = - { celloutsig_0_3z[6:0], celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_1_18z = { celloutsig_1_4z[11:2], celloutsig_1_5z, celloutsig_1_2z } !== { celloutsig_1_4z[22:21], celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_15z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_17z, celloutsig_1_13z };
  assign celloutsig_0_11z = celloutsig_0_4z !== celloutsig_0_1z[9:0];
  assign celloutsig_1_4z = { in_data[150:143], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z } | in_data[179:152];
  assign celloutsig_0_8z = celloutsig_0_1z[30:20] | { celloutsig_0_2z[14:6], celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_12z = celloutsig_0_2z[11:3] | celloutsig_0_1z[34:26];
  assign celloutsig_0_16z = celloutsig_0_6z | celloutsig_0_8z[2:0];
  assign celloutsig_0_18z = { celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_13z } | { celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_0_2z = { in_data[67:54], celloutsig_0_0z } | { in_data[34:21], celloutsig_0_0z };
  assign celloutsig_1_1z = | { celloutsig_1_0z, in_data[164:159] };
  assign celloutsig_0_14z = celloutsig_0_12z[8:1] >>> celloutsig_0_1z[16:9];
  assign celloutsig_1_14z = { celloutsig_1_4z[11:10], celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_1z } ~^ { in_data[115:106], celloutsig_1_13z, celloutsig_1_12z };
  assign celloutsig_1_11z = ~((celloutsig_1_10z & celloutsig_1_0z) | in_data[114]);
  assign celloutsig_1_19z = ~((celloutsig_1_6z & celloutsig_1_10z) | celloutsig_1_13z);
  assign celloutsig_0_19z = ~((celloutsig_0_5z & celloutsig_0_18z[0]) | celloutsig_0_14z[0]);
  always_latch
    if (!clkin_data[32]) celloutsig_0_4z = 10'h000;
    else if (clkin_data[0]) celloutsig_0_4z = in_data[40:31];
  always_latch
    if (clkin_data[32]) celloutsig_0_1z = 36'h000000000;
    else if (clkin_data[0]) celloutsig_0_1z = { in_data[72:39], celloutsig_0_0z, celloutsig_0_0z };
  always_latch
    if (clkin_data[32]) celloutsig_0_15z = 6'h00;
    else if (!celloutsig_1_19z) celloutsig_0_15z = { celloutsig_0_12z[6:2], celloutsig_0_11z };
  assign celloutsig_1_17z = ~((celloutsig_1_14z[10] & celloutsig_1_10z) | (celloutsig_1_13z & celloutsig_1_9z));
  assign celloutsig_0_27z = ~((celloutsig_0_25z & celloutsig_0_19z) | (celloutsig_0_2z[0] & celloutsig_0_15z[2]));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_37z, celloutsig_0_38z };
endmodule
