<profile>

<section name = "Vitis HLS Report for 'equalizer'" level="0">
<item name = "Date">Tue Apr 23 13:31:35 2024
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">equalizer</item>
<item name = "Solution">solution2 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Running_Loop">?, ?, 3 ~ 300, -, -, ?, no</column>
<column name=" + Coef_Read_Loop">256, 256, 8, -, -, 32, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1259, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 99, 6263, 3136, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 1184, -</column>
<column name="Register">-, -, 4159, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 45, 9, 10, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 100, 168, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 0, 0, 718, 1318, 0</column>
<column name="mul_32s_32s_32_2_1_U1">mul_32s_32s_32_2_1, 0, 3, 165, 50, 0</column>
<column name="mul_32s_32s_32_2_1_U2">mul_32s_32s_32_2_1, 0, 3, 165, 50, 0</column>
<column name="mul_32s_32s_32_2_1_U3">mul_32s_32s_32_2_1, 0, 3, 165, 50, 0</column>
<column name="mul_32s_32s_32_2_1_U4">mul_32s_32s_32_2_1, 0, 3, 165, 50, 0</column>
<column name="mul_32s_32s_32_2_1_U5">mul_32s_32s_32_2_1, 0, 3, 165, 50, 0</column>
<column name="mul_32s_32s_32_2_1_U6">mul_32s_32s_32_2_1, 0, 3, 165, 50, 0</column>
<column name="mul_32s_32s_32_2_1_U7">mul_32s_32s_32_2_1, 0, 3, 165, 50, 0</column>
<column name="mul_32s_32s_32_2_1_U8">mul_32s_32s_32_2_1, 0, 3, 165, 50, 0</column>
<column name="mul_32s_32s_32_2_1_U9">mul_32s_32s_32_2_1, 0, 3, 165, 50, 0</column>
<column name="mul_32s_32s_32_2_1_U10">mul_32s_32s_32_2_1, 0, 3, 165, 50, 0</column>
<column name="mul_32s_32s_32_2_1_U11">mul_32s_32s_32_2_1, 0, 3, 165, 50, 0</column>
<column name="mul_32s_32s_32_2_1_U12">mul_32s_32s_32_2_1, 0, 3, 165, 50, 0</column>
<column name="mul_32s_32s_32_2_1_U13">mul_32s_32s_32_2_1, 0, 3, 165, 50, 0</column>
<column name="mul_32s_32s_32_2_1_U14">mul_32s_32s_32_2_1, 0, 3, 165, 50, 0</column>
<column name="mul_32s_32s_32_2_1_U15">mul_32s_32s_32_2_1, 0, 3, 165, 50, 0</column>
<column name="mul_32s_32s_32_2_1_U16">mul_32s_32s_32_2_1, 0, 3, 165, 50, 0</column>
<column name="mul_32s_32s_32_2_1_U17">mul_32s_32s_32_2_1, 0, 3, 165, 50, 0</column>
<column name="mul_32s_32s_32_2_1_U18">mul_32s_32s_32_2_1, 0, 3, 165, 50, 0</column>
<column name="mul_32s_32s_32_2_1_U19">mul_32s_32s_32_2_1, 0, 3, 165, 50, 0</column>
<column name="mul_32s_32s_32_2_1_U20">mul_32s_32s_32_2_1, 0, 3, 165, 50, 0</column>
<column name="mul_32s_32s_32_2_1_U21">mul_32s_32s_32_2_1, 0, 3, 165, 50, 0</column>
<column name="mul_32s_32s_32_2_1_U22">mul_32s_32s_32_2_1, 0, 3, 165, 50, 0</column>
<column name="mul_32s_32s_32_2_1_U23">mul_32s_32s_32_2_1, 0, 3, 165, 50, 0</column>
<column name="mul_32s_32s_32_2_1_U24">mul_32s_32s_32_2_1, 0, 3, 165, 50, 0</column>
<column name="mul_32s_32s_32_2_1_U25">mul_32s_32s_32_2_1, 0, 3, 165, 50, 0</column>
<column name="mul_32s_32s_32_2_1_U26">mul_32s_32s_32_2_1, 0, 3, 165, 50, 0</column>
<column name="mul_32s_32s_32_2_1_U27">mul_32s_32s_32_2_1, 0, 3, 165, 50, 0</column>
<column name="mul_32s_32s_32_2_1_U28">mul_32s_32s_32_2_1, 0, 3, 165, 50, 0</column>
<column name="mul_32s_32s_32_2_1_U29">mul_32s_32s_32_2_1, 0, 3, 165, 50, 0</column>
<column name="mul_32s_32s_32_2_1_U30">mul_32s_32s_32_2_1, 0, 3, 165, 50, 0</column>
<column name="mul_32s_32s_32_2_1_U31">mul_32s_32s_32_2_1, 0, 3, 165, 50, 0</column>
<column name="mul_32s_32s_32_2_1_U32">mul_32s_32s_32_2_1, 0, 3, 165, 50, 0</column>
<column name="mul_32s_32s_32_2_1_U33">mul_32s_32s_32_2_1, 0, 3, 165, 50, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="accumulate_2_fu_1159_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln39_fu_1263_p2">+, 0, 0, 14, 6, 2</column>
<column name="add_ln40_fu_1238_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln72_10_fu_821_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln72_11_fu_789_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln72_12_fu_825_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln72_13_fu_901_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln72_14_fu_1155_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln72_15_fu_1137_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln72_16_fu_1133_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln72_17_fu_1141_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln72_18_fu_1109_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln72_19_fu_1086_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln72_1_fu_675_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln72_20_fu_1113_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln72_21_fu_1146_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln72_22_fu_1042_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln72_23_fu_1010_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln72_24_fu_1046_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln72_25_fu_973_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln72_26_fu_936_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln72_27_fu_940_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln72_28_fu_977_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln72_29_fu_1051_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln72_2_fu_766_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln72_30_fu_1150_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln72_3_fu_743_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln72_4_fu_698_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln72_5_fu_747_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln72_6_fu_770_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln72_7_fu_892_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln72_8_fu_858_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln72_9_fu_896_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln72_fu_641_p2">+, 0, 0, 39, 32, 32</column>
<column name="ap_block_state2_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state47">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_2364">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op387_write_state46">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln31_fu_1282_p2">icmp, 0, 0, 18, 32, 16</column>
<column name="icmp_ln39_fu_1220_p2">icmp, 0, 0, 10, 6, 1</column>
<column name="icmp_ln45_fu_1269_p2">icmp, 0, 0, 18, 32, 16</column>
<column name="ap_block_state130">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state46">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state55">or, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op416_write_state46">or, 0, 0, 2, 1, 1</column>
<column name="select_ln17_1_fu_1275_p3">select, 0, 0, 13, 1, 13</column>
<column name="select_ln17_fu_1287_p3">select, 0, 0, 5, 1, 5</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">694, 131, 1, 131</column>
<column name="ap_phi_mux_state_1_phi_fu_319_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_state_3239_phi_fu_414_p8">9, 2, 32, 64</column>
<column name="ap_phi_mux_tmp_data_V_4_phi_fu_401_p6">9, 2, 32, 64</column>
<column name="ap_phi_mux_tmp_dest_V_1_phi_fu_331_p6">9, 2, 1, 2</column>
<column name="ap_phi_mux_tmp_id_V_1_phi_fu_345_p6">9, 2, 1, 2</column>
<column name="ap_phi_mux_tmp_keep_V_1_phi_fu_387_p6">9, 2, 4, 8</column>
<column name="ap_phi_mux_tmp_last_V_1_phi_fu_308_p4">9, 2, 1, 2</column>
<column name="ap_phi_mux_tmp_strb_V_1_phi_fu_373_p6">9, 2, 4, 8</column>
<column name="ap_phi_mux_tmp_user_V_1_phi_fu_359_p6">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_tmp_out_data_V_4">9, 2, 32, 64</column>
<column name="ap_sig_allocacmp_tmp_out_dest_V_4">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_tmp_out_id_V_4">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_tmp_out_keep_V_4">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_tmp_out_strb_V_4">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_tmp_out_user_V_4">9, 2, 1, 2</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="grp_load_fu_460_p1">14, 3, 32, 96</column>
<column name="grp_load_fu_464_p1">14, 3, 4, 12</column>
<column name="grp_load_fu_468_p1">14, 3, 4, 12</column>
<column name="grp_load_fu_472_p1">14, 3, 1, 3</column>
<column name="grp_load_fu_476_p1">14, 3, 1, 3</column>
<column name="grp_load_fu_480_p1">14, 3, 1, 3</column>
<column name="input_r_TDATA_blk_n">9, 2, 1, 2</column>
<column name="j_reg_426">9, 2, 6, 12</column>
<column name="output_r_TDATA_blk_n">9, 2, 1, 2</column>
<column name="output_r_TDATA_int_regslice">14, 3, 32, 96</column>
<column name="output_r_TDEST_int_regslice">14, 3, 1, 3</column>
<column name="output_r_TID_int_regslice">14, 3, 1, 3</column>
<column name="output_r_TKEEP_int_regslice">14, 3, 4, 12</column>
<column name="output_r_TLAST_int_regslice">14, 3, 1, 3</column>
<column name="output_r_TSTRB_int_regslice">14, 3, 4, 12</column>
<column name="output_r_TUSER_int_regslice">14, 3, 1, 3</column>
<column name="state_1_reg_316">9, 2, 32, 64</column>
<column name="state_3239_reg_411">20, 4, 32, 128</column>
<column name="state_fu_222">9, 2, 32, 64</column>
<column name="tmp_data_V_4_reg_397">9, 2, 32, 64</column>
<column name="tmp_dest_V_1_reg_327">9, 2, 1, 2</column>
<column name="tmp_id_V_1_reg_341">9, 2, 1, 2</column>
<column name="tmp_keep_V_1_reg_383">9, 2, 4, 8</column>
<column name="tmp_last_V_1_reg_305">9, 2, 1, 2</column>
<column name="tmp_strb_V_1_reg_369">9, 2, 4, 8</column>
<column name="tmp_user_V_1_reg_355">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="accumulate_reg_1864">32, 0, 32, 0</column>
<column name="add_ln39_reg_1898">6, 0, 6, 0</column>
<column name="add_ln72_11_reg_1615">32, 0, 32, 0</column>
<column name="add_ln72_12_reg_1642">32, 0, 32, 0</column>
<column name="add_ln72_13_reg_1690">32, 0, 32, 0</column>
<column name="add_ln72_16_reg_1869">32, 0, 32, 0</column>
<column name="add_ln72_17_reg_1874">32, 0, 32, 0</column>
<column name="add_ln72_19_reg_1828">32, 0, 32, 0</column>
<column name="add_ln72_1_reg_1526">32, 0, 32, 0</column>
<column name="add_ln72_20_reg_1849">32, 0, 32, 0</column>
<column name="add_ln72_23_reg_1775">32, 0, 32, 0</column>
<column name="add_ln72_27_reg_1716">32, 0, 32, 0</column>
<column name="add_ln72_28_reg_1748">32, 0, 32, 0</column>
<column name="add_ln72_29_reg_1802">32, 0, 32, 0</column>
<column name="add_ln72_30_reg_1879">32, 0, 32, 0</column>
<column name="add_ln72_4_reg_1552">32, 0, 32, 0</column>
<column name="add_ln72_5_reg_1578">32, 0, 32, 0</column>
<column name="add_ln72_6_reg_1599">32, 0, 32, 0</column>
<column name="add_ln72_8_reg_1669">32, 0, 32, 0</column>
<column name="add_ln72_reg_1505">32, 0, 32, 0</column>
<column name="ap_CS_fsm">130, 0, 130, 0</column>
<column name="coefs_read_reg_1343">64, 0, 64, 0</column>
<column name="gmem_addr_1_reg_1892">64, 0, 64, 0</column>
<column name="gmem_addr_read_4_reg_1447">32, 0, 32, 0</column>
<column name="gmem_addr_reg_1348">64, 0, 64, 0</column>
<column name="icmp_ln31_reg_1923">1, 0, 1, 0</column>
<column name="icmp_ln45_reg_1913">1, 0, 1, 0</column>
<column name="j_reg_426">6, 0, 6, 0</column>
<column name="mul_ln69_10_reg_1727">32, 0, 32, 0</column>
<column name="mul_ln69_11_reg_1732">32, 0, 32, 0</column>
<column name="mul_ln69_12_reg_1695">32, 0, 32, 0</column>
<column name="mul_ln69_13_reg_1700">32, 0, 32, 0</column>
<column name="mul_ln69_14_reg_1674">32, 0, 32, 0</column>
<column name="mul_ln69_15_reg_1664">32, 0, 32, 0</column>
<column name="mul_ln69_16_reg_1653">32, 0, 32, 0</column>
<column name="mul_ln69_17_reg_1637">32, 0, 32, 0</column>
<column name="mul_ln69_18_reg_1626">32, 0, 32, 0</column>
<column name="mul_ln69_19_reg_1610">32, 0, 32, 0</column>
<column name="mul_ln69_1_reg_1844">32, 0, 32, 0</column>
<column name="mul_ln69_20_reg_1589">32, 0, 32, 0</column>
<column name="mul_ln69_21_reg_1594">32, 0, 32, 0</column>
<column name="mul_ln69_22_reg_1557">32, 0, 32, 0</column>
<column name="mul_ln69_23_reg_1547">32, 0, 32, 0</column>
<column name="mul_ln69_24_reg_1537">32, 0, 32, 0</column>
<column name="mul_ln69_25_reg_1542">32, 0, 32, 0</column>
<column name="mul_ln69_26_reg_1510">32, 0, 32, 0</column>
<column name="mul_ln69_27_reg_1500">32, 0, 32, 0</column>
<column name="mul_ln69_28_reg_1479">32, 0, 32, 0</column>
<column name="mul_ln69_29_reg_1484">32, 0, 32, 0</column>
<column name="mul_ln69_2_reg_1839">32, 0, 32, 0</column>
<column name="mul_ln69_30_reg_1489">32, 0, 32, 0</column>
<column name="mul_ln69_3_reg_1823">32, 0, 32, 0</column>
<column name="mul_ln69_4_reg_1807">32, 0, 32, 0</column>
<column name="mul_ln69_5_reg_1797">32, 0, 32, 0</column>
<column name="mul_ln69_6_reg_1786">32, 0, 32, 0</column>
<column name="mul_ln69_7_reg_1770">32, 0, 32, 0</column>
<column name="mul_ln69_8_reg_1759">32, 0, 32, 0</column>
<column name="mul_ln69_9_reg_1743">32, 0, 32, 0</column>
<column name="mul_ln69_reg_1859">32, 0, 32, 0</column>
<column name="mul_ln72_reg_1442">32, 0, 32, 0</column>
<column name="p_4_0_0_0112_phi_reg_448">1, 0, 1, 0</column>
<column name="reg_492">32, 0, 32, 0</column>
<column name="reg_496">32, 0, 32, 0</column>
<column name="reg_500">32, 0, 32, 0</column>
<column name="signal_shift_reg_0">32, 0, 32, 0</column>
<column name="signal_shift_reg_1">32, 0, 32, 0</column>
<column name="signal_shift_reg_10">32, 0, 32, 0</column>
<column name="signal_shift_reg_11">32, 0, 32, 0</column>
<column name="signal_shift_reg_11_load_reg_1562">32, 0, 32, 0</column>
<column name="signal_shift_reg_12">32, 0, 32, 0</column>
<column name="signal_shift_reg_12_load_reg_1583">32, 0, 32, 0</column>
<column name="signal_shift_reg_13">32, 0, 32, 0</column>
<column name="signal_shift_reg_13_load_reg_1604">32, 0, 32, 0</column>
<column name="signal_shift_reg_14">32, 0, 32, 0</column>
<column name="signal_shift_reg_14_load_reg_1620">32, 0, 32, 0</column>
<column name="signal_shift_reg_15">32, 0, 32, 0</column>
<column name="signal_shift_reg_15_load_reg_1631">32, 0, 32, 0</column>
<column name="signal_shift_reg_16">32, 0, 32, 0</column>
<column name="signal_shift_reg_16_load_reg_1647">32, 0, 32, 0</column>
<column name="signal_shift_reg_17">32, 0, 32, 0</column>
<column name="signal_shift_reg_17_load_reg_1658">32, 0, 32, 0</column>
<column name="signal_shift_reg_18">32, 0, 32, 0</column>
<column name="signal_shift_reg_19">32, 0, 32, 0</column>
<column name="signal_shift_reg_19_load_reg_1679">32, 0, 32, 0</column>
<column name="signal_shift_reg_2">32, 0, 32, 0</column>
<column name="signal_shift_reg_20">32, 0, 32, 0</column>
<column name="signal_shift_reg_21">32, 0, 32, 0</column>
<column name="signal_shift_reg_21_load_reg_1705">32, 0, 32, 0</column>
<column name="signal_shift_reg_22">32, 0, 32, 0</column>
<column name="signal_shift_reg_22_load_reg_1721">32, 0, 32, 0</column>
<column name="signal_shift_reg_23">32, 0, 32, 0</column>
<column name="signal_shift_reg_23_load_reg_1737">32, 0, 32, 0</column>
<column name="signal_shift_reg_24">32, 0, 32, 0</column>
<column name="signal_shift_reg_24_load_reg_1753">32, 0, 32, 0</column>
<column name="signal_shift_reg_25">32, 0, 32, 0</column>
<column name="signal_shift_reg_25_load_reg_1764">32, 0, 32, 0</column>
<column name="signal_shift_reg_26">32, 0, 32, 0</column>
<column name="signal_shift_reg_26_load_reg_1780">32, 0, 32, 0</column>
<column name="signal_shift_reg_27">32, 0, 32, 0</column>
<column name="signal_shift_reg_27_load_reg_1791">32, 0, 32, 0</column>
<column name="signal_shift_reg_28">32, 0, 32, 0</column>
<column name="signal_shift_reg_29">32, 0, 32, 0</column>
<column name="signal_shift_reg_29_load_reg_1812">32, 0, 32, 0</column>
<column name="signal_shift_reg_3">32, 0, 32, 0</column>
<column name="signal_shift_reg_30">32, 0, 32, 0</column>
<column name="signal_shift_reg_30_load_reg_1833">32, 0, 32, 0</column>
<column name="signal_shift_reg_31">32, 0, 32, 0</column>
<column name="signal_shift_reg_3_load_reg_1452">32, 0, 32, 0</column>
<column name="signal_shift_reg_4">32, 0, 32, 0</column>
<column name="signal_shift_reg_4_load_reg_1473">32, 0, 32, 0</column>
<column name="signal_shift_reg_5">32, 0, 32, 0</column>
<column name="signal_shift_reg_5_load_reg_1494">32, 0, 32, 0</column>
<column name="signal_shift_reg_6">32, 0, 32, 0</column>
<column name="signal_shift_reg_7">32, 0, 32, 0</column>
<column name="signal_shift_reg_7_load_reg_1515">32, 0, 32, 0</column>
<column name="signal_shift_reg_8">32, 0, 32, 0</column>
<column name="signal_shift_reg_8_load_reg_1531">32, 0, 32, 0</column>
<column name="signal_shift_reg_9">32, 0, 32, 0</column>
<column name="state_1_reg_316">32, 0, 32, 0</column>
<column name="state_2_reg_1390">32, 0, 32, 0</column>
<column name="state_3239_reg_411">32, 0, 32, 0</column>
<column name="state_fu_222">32, 0, 32, 0</column>
<column name="tmp_data_V_1_reg_437">32, 0, 32, 0</column>
<column name="tmp_data_V_4_reg_397">32, 0, 32, 0</column>
<column name="tmp_data_V_reg_1394">32, 0, 32, 0</column>
<column name="tmp_dest_V_1_reg_327">1, 0, 1, 0</column>
<column name="tmp_dest_V_reg_1435">1, 0, 1, 0</column>
<column name="tmp_id_V_1_reg_341">1, 0, 1, 0</column>
<column name="tmp_id_V_reg_1428">1, 0, 1, 0</column>
<column name="tmp_keep_V_1_reg_383">4, 0, 4, 0</column>
<column name="tmp_keep_V_reg_1402">4, 0, 4, 0</column>
<column name="tmp_last_V_1_reg_305">1, 0, 1, 0</column>
<column name="tmp_last_V_2_reg_1423">1, 0, 1, 0</column>
<column name="tmp_out_data_V_1_reg_1354">32, 0, 32, 0</column>
<column name="tmp_out_data_V_fu_198">32, 0, 32, 0</column>
<column name="tmp_out_dest_V_1_reg_1384">1, 0, 1, 0</column>
<column name="tmp_out_dest_V_fu_218">1, 0, 1, 0</column>
<column name="tmp_out_id_V_1_reg_1378">1, 0, 1, 0</column>
<column name="tmp_out_id_V_fu_214">1, 0, 1, 0</column>
<column name="tmp_out_keep_V_1_reg_1360">4, 0, 4, 0</column>
<column name="tmp_out_keep_V_fu_202">4, 0, 4, 0</column>
<column name="tmp_out_strb_V_1_reg_1366">4, 0, 4, 0</column>
<column name="tmp_out_strb_V_fu_206">4, 0, 4, 0</column>
<column name="tmp_out_user_V_1_reg_1372">1, 0, 1, 0</column>
<column name="tmp_out_user_V_fu_210">1, 0, 1, 0</column>
<column name="tmp_strb_V_1_reg_369">4, 0, 4, 0</column>
<column name="tmp_strb_V_reg_1409">4, 0, 4, 0</column>
<column name="tmp_user_V_1_reg_355">1, 0, 1, 0</column>
<column name="tmp_user_V_reg_1416">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 5, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 5, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_none, equalizer, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, equalizer, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="output_r_TDATA">out, 32, axis, output_r_V_data_V, pointer</column>
<column name="output_r_TVALID">out, 1, axis, output_r_V_dest_V, pointer</column>
<column name="output_r_TREADY">in, 1, axis, output_r_V_dest_V, pointer</column>
<column name="output_r_TDEST">out, 1, axis, output_r_V_dest_V, pointer</column>
<column name="output_r_TKEEP">out, 4, axis, output_r_V_keep_V, pointer</column>
<column name="output_r_TSTRB">out, 4, axis, output_r_V_strb_V, pointer</column>
<column name="output_r_TUSER">out, 1, axis, output_r_V_user_V, pointer</column>
<column name="output_r_TLAST">out, 1, axis, output_r_V_last_V, pointer</column>
<column name="output_r_TID">out, 1, axis, output_r_V_id_V, pointer</column>
<column name="input_r_TDATA">in, 32, axis, input_r_V_data_V, pointer</column>
<column name="input_r_TVALID">in, 1, axis, input_r_V_dest_V, pointer</column>
<column name="input_r_TREADY">out, 1, axis, input_r_V_dest_V, pointer</column>
<column name="input_r_TDEST">in, 1, axis, input_r_V_dest_V, pointer</column>
<column name="input_r_TKEEP">in, 4, axis, input_r_V_keep_V, pointer</column>
<column name="input_r_TSTRB">in, 4, axis, input_r_V_strb_V, pointer</column>
<column name="input_r_TUSER">in, 1, axis, input_r_V_user_V, pointer</column>
<column name="input_r_TLAST">in, 1, axis, input_r_V_last_V, pointer</column>
<column name="input_r_TID">in, 1, axis, input_r_V_id_V, pointer</column>
</table>
</item>
</section>
</profile>
