{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 22 09:43:05 2012 " "Info: Processing started: Mon Oct 22 09:43:05 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shoot_coin.v(19) " "Warning (10268): Verilog HDL information at shoot_coin.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "shoot_coin.v" "" { Text "C:/Users/niedzwiedz/Documents/Quartus/Ass2_copy/shoot_coin.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shoot_coin.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file shoot_coin.v" { { "Info" "ISGN_ENTITY_NAME" "1 shoot_coin " "Info (12023): Found entity 1: shoot_coin" {  } { { "shoot_coin.v" "" { Text "C:/Users/niedzwiedz/Documents/Quartus/Ass2_copy/shoot_coin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \";\" lab2.v(29) " "Error (10170): Verilog HDL syntax error at lab2.v(29) near text \"<=\";  expecting \";\"" {  } { { "lab2.v" "" { Text "C:/Users/niedzwiedz/Documents/Quartus/Ass2_copy/lab2.v" 29 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "lab2 lab2.v(15) " "Error (10112): Ignored design unit \"lab2\" at lab2.v(15) due to previous errors" {  } { { "lab2.v" "" { Text "C:/Users/niedzwiedz/Documents/Quartus/Ass2_copy/lab2.v" 15 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2.v 0 0 " "Info (12021): Found 0 design units, including 0 entities, in source file lab2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 32-bit " "Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "279 " "Error: Peak virtual memory: 279 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 22 09:43:06 2012 " "Error: Processing ended: Mon Oct 22 09:43:06 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
