<?xml version="1.0" ?>
<Presentation>
  <div class="page">
    <p>DREAM: Data Representation Aware of Damage to Extend the Lifetime of MLC NAND Flash Memory</p>
    <p>Ting Ye, Shenggang Wan,</p>
    <p>Changsheng Xie</p>
    <p>Xubin He Weijun Xiao</p>
  </div>
  <div class="page">
    <p>Outline</p>
    <p>Motivation</p>
    <p>Background and related work</p>
    <p>DREAM design</p>
    <p>Evaluation</p>
    <p>Conclusions</p>
  </div>
  <div class="page">
    <p>NAND Flash Memory</p>
    <p>$/GB:</p>
    <p>lifetime:</p>
    <p>Source: http://www.techinsights.com</p>
    <p>Source: www.tuicool.com</p>
  </div>
  <div class="page">
    <p>MLC NAND flash memory cell</p>
    <p>The P/E operations can significantly damage the oxide layer.</p>
    <p>MLC NAND Flash memory cells suffer content-dependent memory damage.</p>
  </div>
  <div class="page">
    <p>Damage of different voltages</p>
    <p>The damage increases exponentially with the growth of voltage</p>
    <p>Damage of different voltages: V11&lt;&lt;V10&lt;&lt;V00&lt;&lt;V01</p>
    <p>Data source: Jiangpeng Li, et al.(FAST15)</p>
    <p>Average damage: (1.728x10-5+ 5.272x10-5+ 1.085x10-4+2.021x10-4)/4 =9.515x10-5</p>
    <p>V01 contributes: 25%2.021x104</p>
  </div>
  <div class="page">
    <p>Compression</p>
    <p>compress</p>
    <p>store</p>
    <p>Flash page</p>
    <p>I/O Unit</p>
    <p>Original Memory Page</p>
    <p>Compressed Data</p>
    <p>Free space</p>
    <p>Data compression ratio: r =&gt; Lifetime extends 1/r?</p>
  </div>
  <div class="page">
    <p>Data layouts</p>
    <p>A wordline</p>
    <p>Free space</p>
    <p>ECC</p>
    <p>Compressed data</p>
    <p>One bit of the free space is only used to eliminate the usage of high voltages in one single cell.</p>
    <p>A wordline</p>
    <p>TP0 TP2 TP1 TP0:V11 TP1:V11 or V00 TP2:V11 , V10, V00 or V01</p>
    <p>TP0:V11 TP1:V11 or V10 TP2:V11 , V10, V00 or V01</p>
    <p>TP0 TP2 TP1</p>
    <p>Bits must be represented by the voltage of one single cell?</p>
    <p>Data exchange</p>
    <p>V11&lt;&lt;V10&lt;&lt;V00&lt;&lt;V01</p>
  </div>
  <div class="page">
    <p>Our solution</p>
    <p>Most of the damage is caused by high voltages.  If the usage of high voltages can be reduced, the average</p>
    <p>damage will be significantly reduced.  Free space can be used to reduced the usage of high voltages.</p>
    <p>Free space can be get by data compression or found in OOB space.  Bits can be represented by voltage combinations of multiple cells.</p>
  </div>
  <div class="page">
    <p>Data Representation Aware of Damage (DREAM)</p>
    <p>Data representation  Using the voltage combinations of multiple cells instead of the</p>
    <p>voltage of one single cell to represent bits</p>
    <p>Low-damage voltage combinations are used first.</p>
    <p>Data layout  Data is partitioned into zones  Additional metadata is stored in OOB space</p>
  </div>
  <div class="page">
    <p>DREAM</p>
    <p>Every m cells in a wordline form a group:(C1;C2; ;Cj; ;Cm)</p>
    <p>C1 C2 Cm</p>
    <p>Choosing the 2i lowest damage voltage combinations to represent i bits. (0i  2m)</p>
    <p>DREAM-m: m cells form a group</p>
    <p>V1 V2 Vm</p>
    <p>Vj:V11, V10, V00, V01 (4 voltages) m-tuple: 4m voltage combinations</p>
    <p>All the m voltages of a group denoted by an m-tuple (V1;V2; ;Vj; ;Vm)</p>
  </div>
  <div class="page">
    <p>DREAM-2</p>
    <p>Lowest-damage voltage combinations are used.</p>
    <p>#Bits V1 V2 1 2 3</p>
    <p>#Bits V1 V2 1 2 3</p>
    <p>V11 V11 1 11 111 V10 V00 - - 000</p>
    <p>V11 V10 0 10 110 V10 V01 - - 001</p>
    <p>V11 V01 - 01 101 V10 V10 - - 010</p>
    <p>V11 V00 - 00 100 V10 V11 - - 011</p>
    <p>#Bits V1 V2 1 2 3</p>
    <p>#Bits V1 V2 1 2 3</p>
    <p>V11 V11 1 11 011 V11 V00 - - 111</p>
    <p>V11 V10 0 10 010 V00 V11 - - 101</p>
    <p>V10 V11 - 01 001 V10 V00 - - 110</p>
    <p>V10 V10 - 00 000 V00 V10 - - 100</p>
    <p>C1 C2</p>
    <p>b1LSB</p>
    <p>MSB b2 b3</p>
    <p>Mapping table</p>
    <p>V01 is used, but there is free</p>
    <p>space left</p>
    <p>V11&lt;&lt;V10&lt;&lt;V00&lt;&lt;V01</p>
  </div>
  <div class="page">
    <p>Voltage state transitions</p>
    <p>To limit the amplification of bit errors</p>
    <p>12 flipped bits after using DREAM v.s. 10 flipped bits under traditional representation</p>
    <p>:adding additional electrons :electron leakage</p>
    <p>:transition with one-bit data flip</p>
    <p>: transition with two-bit data flip</p>
  </div>
  <div class="page">
    <p>Additional metadata A group can store i bits of data (0i  2m)</p>
    <p>Ti group: to store i bits in the cell group. One certain voltage combination might represent different bits for different types of groups.</p>
    <p>(V11 ;V10)</p>
    <p>Additional metadata: to record the type and size of zones</p>
    <p>G1 G2 G</p>
    <p>Zi</p>
    <p>Ti group</p>
    <p>C1 C2 Cm</p>
    <p>Zone: all the Ti groups are placed together to form zone Zi</p>
  </div>
  <div class="page">
    <p>Additional metadata</p>
    <p>Two constraints  The total capacity of all the zones should be large enough to store all the data.</p>
    <p>The total cells in all the zones should not exceed the cells of user space in a wordline.</p>
    <p>A target  to minimize the total damage of a page</p>
    <p>simplex method</p>
  </div>
  <div class="page">
    <p>Data layout in a wordline</p>
    <p>DREAM is applicable to both the data and the metadata.  Zone types and zone size depend on page size and data size</p>
    <p>Data Zones Metadata Zones Additional Metadata</p>
    <p>A wordline</p>
    <p>Cells of User Space Cells of OOB Space</p>
    <p>User space</p>
    <p>The First Zone The Last Zone</p>
    <p>A zone</p>
    <p>The First Group The Last Group</p>
    <p>Additional metadata Data Zone Sizes Data Zone Types Metadata Zone Sizes Metadata Zone Types Reserved Bits</p>
  </div>
  <div class="page">
    <p>Write</p>
    <p>compress</p>
    <p>buffered</p>
    <p>A wordline</p>
    <p>I/O Unit</p>
    <p>Original Memory Page</p>
    <p>Compressed Data</p>
    <p>Free Space Buffer</p>
    <p>re-encode DREAM-encoded Data</p>
  </div>
  <div class="page">
    <p>Read</p>
    <p>Decompress</p>
    <p>Decode</p>
    <p>A wordline</p>
    <p>Required page</p>
    <p>Original Memory Page</p>
    <p>Compressed Data</p>
    <p>Free Space Buffer</p>
    <p>Fetch DREAM-encoded Data</p>
  </div>
  <div class="page">
    <p>Evaluation</p>
    <p>Theoretical Analysis  Improvement of lifetime</p>
    <p>Simulation</p>
    <p>Overall response time and throughput</p>
  </div>
  <div class="page">
    <p>Theoretical Analysis</p>
    <p>Lifetime: P/E cycles</p>
    <p>OOB space: 20% of the page size</p>
    <p>Compression ratio: ranges from 0.1 to 0.9</p>
    <p>Metadata size: ranges from 5% to 15% of the page size</p>
  </div>
  <div class="page">
    <p>Lifetime</p>
  </div>
  <div class="page">
    <p>Simulations  Purpose</p>
    <p>To evaluate the efficiency of DREAM</p>
    <p>Simulator</p>
    <p>disksim-4.0 with ssdmodel</p>
    <p>R: Reads W: Writes WR: Write ratios ARS:Average Request Sizes B: Blocks per Plane</p>
  </div>
  <div class="page">
    <p>Simulation Results: Response time &amp;Throughput</p>
  </div>
  <div class="page">
    <p>Conclusions</p>
    <p>We propose DREAM to extend the lifetime of MLC NAND Flash memory  Using the low-damage voltage combinations of multiple MLC cells instead of</p>
    <p>the voltage of one single MLC cell to represent bits</p>
    <p>We develop a theoretical model.</p>
    <p>Extension of lifetime: over 25.8%</p>
    <p>Overhead is trivial and acceptable</p>
    <p>Overall response time and throughput are affected by 1.5%</p>
  </div>
  <div class="page">
    <p>Thanks!</p>
    <p>Questions</p>
  </div>
</Presentation>
