(window.webpackJsonp=window.webpackJsonp||[]).push([[44],{323:function(r,t,e){"use strict";e.r(t);var o=e(14),a=Object(o.a)({},(function(){var r=this,t=r._self._c;return t("ContentSlotsDistributor",{attrs:{"slot-key":r.$parent.slotKey}},[t("h2",{attrs:{id:"开发人员"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#开发人员"}},[r._v("#")]),r._v(" 开发人员")]),r._v(" "),t("ul",[t("li",[t("p",[r._v("夜云(Nitcloud)：产品优化与需求工程")])]),r._v(" "),t("li",[t("p",[r._v("启示(Kylin)：HDL语法解析器与Wasm构建")])]),r._v(" "),t("li",[t("p",[r._v("锦恢(LSTM-Kirigaya)：Digital-IDE内核实现与UI设计")])])]),r._v(" "),t("blockquote",[t("p",[r._v("括号内为Github用户名")])]),r._v(" "),t("hr"),r._v(" "),t("h2",{attrs:{id:"鸣谢"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#鸣谢"}},[r._v("#")]),r._v(" 鸣谢")]),r._v(" "),t("ul",[t("li",[t("a",{attrs:{href:"https://github.com/puorc/awesome-vhdl",target:"_blank",rel:"noopener noreferrer"}},[r._v("VHDL"),t("OutboundLink")],1)]),r._v(" "),t("li",[t("a",{attrs:{href:"http://www.clifford.at/yosys",target:"_blank",rel:"noopener noreferrer"}},[r._v("yosys"),t("OutboundLink")],1)]),r._v(" "),t("li",[t("a",{attrs:{href:"https://github.com/TerosTechnology/vscode-terosHDL",target:"_blank",rel:"noopener noreferrer"}},[r._v("TerosHDL"),t("OutboundLink")],1)]),r._v(" "),t("li",[t("a",{attrs:{href:"https://github.com/go2sh/tcl-language-support",target:"_blank",rel:"noopener noreferrer"}},[r._v("TCL Language Support"),t("OutboundLink")],1)]),r._v(" "),t("li",[t("a",{attrs:{href:"https://github.com/mshr-h/vscode-verilog-hdl-support",target:"_blank",rel:"noopener noreferrer"}},[r._v("Verilog HDL/SystemVerilog"),t("OutboundLink")],1)]),r._v(" "),t("li",[t("a",{attrs:{href:"https://github.com/eirikpre/VSCode-SystemVerilog",target:"_blank",rel:"noopener noreferrer"}},[r._v("SystemVerilog - Language Support"),t("OutboundLink")],1)])])])}),[],!1,null,null,null);t.default=a.exports}}]);