{:input (genetic.mutation/change-names-remove-clause 1245169907 (genetic.mutation/change-names-remove-clause 227841895 (genetic.mutation/change-constant-value 1702295277 (genetic.mutation/change-constant-value 1788091439 (genetic.representation/genetic-representation "examples/57033.1E425876.blif"))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_11_16, wire1_10_11_12, wire2_10_12, wire3_16, wire4_15, wire5_14);\n  wire \\:missing_edge ;\n  input wire0_11_16;\n  wire wire0_11_16;\n  wire wire10_14;\n  wire wire11_13;\n  wire wire13_15;\n  input wire1_10_11_12;\n  wire wire1_10_11_12;\n  input wire2_10_12;\n  wire wire2_10_12;\n  output wire3_16;\n  wire wire3_16;\n  output wire4_15;\n  wire wire4_15;\n  output wire5_14;\n  wire wire5_14;\n  wire wire6;\n  wire wire7;\n  wire wire8;\n  wire wire9_12;\n  wire wire9_13;\n  assign wire9_13 = 2'h1 >> wire9_12;\n  assign wire10_14 = 4'h4 >> { wire2_10_12, wire1_10_11_12 };\n  assign wire11_13 = 4'h6 >> { wire1_10_11_12, wire0_11_16 };\n  assign wire9_12 = 4'h6 >> { wire2_10_12, wire1_10_11_12 };\n  assign wire13_15 = 4'hx >> { wire9_13, wire11_13 };\n  assign wire6 = 1'h0;\n  assign wire7 = 1'h0;\n  assign wire8 = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign wire3_16 = wire0_11_16;\n  assign wire4_15 = wire13_15;\n  assign wire5_14 = wire10_14;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount731121EF/5EEAD9DB.v:3.1-37.10\" *)\nmodule postsynth(wire0_11_16, wire1_10_11_12, wire2_10_12, wire3_16, wire4_15, wire5_14);\n  (* src = \"/tmp/fuzzmount731121EF/5EEAD9DB.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount731121EF/5EEAD9DB.v:5.9-5.20\" *)\n  input wire0_11_16;\n  wire wire0_11_16;\n  (* src = \"/tmp/fuzzmount731121EF/5EEAD9DB.v:7.8-7.17\" *)\n  wire wire10_14;\n  (* src = \"/tmp/fuzzmount731121EF/5EEAD9DB.v:9.8-9.17\" *)\n  wire wire13_15;\n  (* src = \"/tmp/fuzzmount731121EF/5EEAD9DB.v:10.9-10.23\" *)\n  input wire1_10_11_12;\n  wire wire1_10_11_12;\n  (* src = \"/tmp/fuzzmount731121EF/5EEAD9DB.v:12.9-12.20\" *)\n  input wire2_10_12;\n  wire wire2_10_12;\n  (* src = \"/tmp/fuzzmount731121EF/5EEAD9DB.v:14.10-14.18\" *)\n  output wire3_16;\n  wire wire3_16;\n  (* src = \"/tmp/fuzzmount731121EF/5EEAD9DB.v:16.10-16.18\" *)\n  output wire4_15;\n  wire wire4_15;\n  (* src = \"/tmp/fuzzmount731121EF/5EEAD9DB.v:18.10-18.18\" *)\n  output wire5_14;\n  wire wire5_14;\n  (* src = \"/tmp/fuzzmount731121EF/5EEAD9DB.v:20.8-20.13\" *)\n  wire wire6;\n  (* src = \"/tmp/fuzzmount731121EF/5EEAD9DB.v:21.8-21.13\" *)\n  wire wire7;\n  (* src = \"/tmp/fuzzmount731121EF/5EEAD9DB.v:22.8-22.13\" *)\n  wire wire8;\n  assign wire5_14 = wire2_10_12 & ~(wire1_10_11_12);\n  assign \\:missing_edge  = 1'h0;\n  assign wire10_14 = wire5_14;\n  assign wire13_15 = 1'hx;\n  assign wire3_16 = wire0_11_16;\n  assign wire4_15 = 1'hx;\n  assign wire6 = 1'h0;\n  assign wire7 = 1'h0;\n  assign wire8 = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY 14:59:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjtwubolc] Copy '/tmp/fuzzmount731121EF/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjtwubolc/src/top.v'.\nSBY 14:59:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjtwubolc] Copy '/tmp/fuzzmount731121EF/5EEAD9DB.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjtwubolc/src/5EEAD9DB.v'.\nSBY 14:59:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjtwubolc] Copy '/tmp/fuzzmount731121EF/5EEAD9DB.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjtwubolc/src/5EEAD9DB.post.v'.\nSBY 14:59:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjtwubolc] engine_0: abc pdr\nSBY 14:59:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjtwubolc] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjtwubolc/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 14:59:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjtwubolc] base: finished (returncode=0)\nSBY 14:59:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjtwubolc] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjtwubolc/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 14:59:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjtwubolc] aig: finished (returncode=0)\nSBY 14:59:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjtwubolc] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjtwubolc; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 14:59:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjtwubolc] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 14:59:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjtwubolc] engine_0: Warning: The network has no constraints.\nSBY 14:59:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjtwubolc] engine_0: Output 1 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 14:59:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjtwubolc] engine_0: finished (returncode=0)\nSBY 14:59:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjtwubolc] engine_0: Status returned by engine: FAIL\nSBY 14:59:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjtwubolc] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY 14:59:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjtwubolc] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 14:59:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjtwubolc] summary: engine_0 (abc pdr) returned FAIL\nSBY 14:59:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjtwubolc] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjtwubolc'.\nSBY 14:59:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjtwubolc] DONE (FAIL, rc=2)\n", :err ""}}}