

================================================================
== Vitis HLS Report for 'node17'
================================================================
* Date:           Wed Sep 25 12:56:33 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_Autoencoder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.629 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  6422545|  6422545|  21.387 ms|  21.387 ms|  6422545|  6422545|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop39_loop40_loop41  |  6422543|  6422543|        17|          1|          1|  6422528|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      377|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     5|      461|      276|    -|
|Memory               |      408|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      126|    -|
|Register             |        -|     -|      759|      192|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      408|     6|     1220|      971|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       30|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       10|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U5  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U6   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   5|  461|  276|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +------------------------------------+---------------------------------+--------------+
    |              Instance              |              Module             |  Expression  |
    +------------------------------------+---------------------------------+--------------+
    |mac_muladd_6ns_10ns_10ns_15_4_1_U7  |mac_muladd_6ns_10ns_10ns_15_4_1  |  i0 * i1 + i2|
    +------------------------------------+---------------------------------+--------------+

    * Memory: 
    +--------+---------------------------+---------+---+----+-----+--------+-----+------+-------------+
    | Memory |           Module          | BRAM_18K| FF| LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +--------+---------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |v189_U  |node17_v189_RAM_AUTO_1R1W  |       16|  0|   0|    0|    8192|   32|     1|       262144|
    |v190_U  |node17_v190_RAM_AUTO_1R1W  |      392|  0|   0|    0|  200704|   32|     1|      6422528|
    +--------+---------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |Total   |                           |      408|  0|   0|    0|  208896|   64|     2|      6684672|
    +--------+---------------------------+---------+---+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln445_1_fu_227_p2               |         +|   0|  0|  30|          23|           1|
    |add_ln445_fu_236_p2                 |         +|   0|  0|  13|           6|           1|
    |add_ln446_1_fu_270_p2               |         +|   0|  0|  26|          19|           1|
    |add_ln446_fu_334_p2                 |         +|   0|  0|  17|          10|           1|
    |add_ln447_fu_367_p2                 |         +|   0|  0|  16|           9|           1|
    |add_ln453_fu_422_p2                 |         +|   0|  0|  25|          18|          18|
    |add_ln459_fu_416_p2                 |         +|   0|  0|  20|          13|          13|
    |and_ln445_fu_328_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state17_pp0_stage0_iter16  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1    |       and|   0|  0|   2|           1|           1|
    |ap_condition_339                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_360                    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op72_read_state2       |       and|   0|  0|   2|           1|           1|
    |cmp11_fu_264_p2                     |      icmp|   0|  0|  13|           6|           1|
    |cmp20_fu_400_p2                     |      icmp|   0|  0|  17|          10|           1|
    |cmp35_fu_405_p2                     |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln445_fu_221_p2                |      icmp|   0|  0|  30|          23|          22|
    |icmp_ln446_fu_242_p2                |      icmp|   0|  0|  26|          19|          18|
    |icmp_ln447_fu_322_p2                |      icmp|   0|  0|  17|           9|          10|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |or_ln445_fu_312_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln446_1_fu_346_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln446_fu_340_p2                  |        or|   0|  0|   2|           1|           1|
    |select_ln445_1_fu_248_p3            |    select|   0|  0|   6|           1|           6|
    |select_ln445_fu_305_p3              |    select|   0|  0|  10|           1|           1|
    |select_ln446_1_fu_359_p3            |    select|   0|  0|  10|           1|          10|
    |select_ln446_2_fu_276_p3            |    select|   0|  0|  19|           1|           1|
    |select_ln446_fu_351_p3              |    select|   0|  0|   9|           1|           1|
    |v197_fu_458_p3                      |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln445_fu_317_p2                 |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 377|         193|         131|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten15_load  |   9|          2|   23|         46|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   19|         38|
    |ap_sig_allocacmp_v191_load              |   9|          2|    6|         12|
    |ap_sig_allocacmp_v192_load              |   9|          2|   10|         20|
    |ap_sig_allocacmp_v193_load              |   9|          2|    9|         18|
    |indvar_flatten15_fu_96                  |   9|          2|   23|         46|
    |indvar_flatten_fu_88                    |   9|          2|   19|         38|
    |v191_fu_92                              |   9|          2|    6|         12|
    |v192_fu_84                              |   9|          2|   10|         20|
    |v193_fu_80                              |   9|          2|    9|         18|
    |v236_blk_n                              |   9|          2|    1|          2|
    |v237_blk_n                              |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 126|         28|  138|        276|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |add_ln459_reg_582                                 |  13|   0|   13|          0|
    |ap_CS_fsm                                         |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                  |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg                        |   1|   0|    1|          0|
    |cmp11_reg_541                                     |   1|   0|    1|          0|
    |cmp11_reg_541_pp0_iter1_reg                       |   1|   0|    1|          0|
    |cmp20_reg_573                                     |   1|   0|    1|          0|
    |cmp35_reg_578                                     |   1|   0|    1|          0|
    |icmp_ln445_reg_519                                |   1|   0|    1|          0|
    |icmp_ln446_reg_523                                |   1|   0|    1|          0|
    |indvar_flatten15_fu_96                            |  23|   0|   23|          0|
    |indvar_flatten_fu_88                              |  19|   0|   19|          0|
    |or_ln446_reg_545                                  |   1|   0|    1|          0|
    |select_ln446_1_reg_555                            |  10|   0|   10|          0|
    |select_ln446_reg_549                              |   9|   0|    9|          0|
    |trunc_ln446_reg_531                               |   5|   0|    5|          0|
    |trunc_ln446_reg_531_pp0_iter1_reg                 |   5|   0|    5|          0|
    |v189_addr_reg_607                                 |  13|   0|   13|          0|
    |v190_addr_reg_587                                 |  18|   0|   18|          0|
    |v191_fu_92                                        |   6|   0|    6|          0|
    |v192_fu_84                                        |  10|   0|   10|          0|
    |v193_fu_80                                        |   9|   0|    9|          0|
    |v196_reg_597                                      |  32|   0|   32|          0|
    |v197_reg_613                                      |  32|   0|   32|          0|
    |v198_reg_618                                      |  32|   0|   32|          0|
    |v199_reg_623                                      |  32|   0|   32|          0|
    |v206_load1_fu_100                                 |  32|   0|   32|          0|
    |v237_read_reg_563                                 |  32|   0|   32|          0|
    |add_ln459_reg_582                                 |  64|  32|   13|          0|
    |cmp20_reg_573                                     |  64|  32|    1|          0|
    |cmp35_reg_578                                     |  64|  32|    1|          0|
    |icmp_ln445_reg_519                                |  64|  32|    1|          0|
    |or_ln446_reg_545                                  |  64|  32|    1|          0|
    |v189_addr_reg_607                                 |  64|  32|   13|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             | 759| 192|  405|          0|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|        node17|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|        node17|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|        node17|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|        node17|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|        node17|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|        node17|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|        node17|  return value|
|v237_dout            |   in|   32|     ap_fifo|          v237|       pointer|
|v237_num_data_valid  |   in|   19|     ap_fifo|          v237|       pointer|
|v237_fifo_cap        |   in|   19|     ap_fifo|          v237|       pointer|
|v237_empty_n         |   in|    1|     ap_fifo|          v237|       pointer|
|v237_read            |  out|    1|     ap_fifo|          v237|       pointer|
|v236_din             |  out|   32|     ap_fifo|          v236|       pointer|
|v236_num_data_valid  |   in|   14|     ap_fifo|          v236|       pointer|
|v236_fifo_cap        |   in|   14|     ap_fifo|          v236|       pointer|
|v236_full_n          |   in|    1|     ap_fifo|          v236|       pointer|
|v236_write           |  out|    1|     ap_fifo|          v236|       pointer|
|v206_address0        |  out|   15|   ap_memory|          v206|         array|
|v206_ce0             |  out|    1|   ap_memory|          v206|         array|
|v206_q0              |   in|   32|   ap_memory|          v206|         array|
+---------------------+-----+-----+------------+--------------+--------------+

