 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SYSTEM_TOP
Version: O-2018.06-SP1
Date   : Thu Aug 28 01:19:55 2025
****************************************

Operating Conditions: WORST   Library: saed90nm_max
Wire Load Model Mode: enclosed

  Startpoint: U0_SYS_CTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  ALU                ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock FUN_REF_CLK (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_SYS_CTRL/cs_reg[3]/CLK (DFFARX1)      0.00       0.00 r
  U0_SYS_CTRL/cs_reg[3]/QN (DFFARX1)       0.51       0.51 r
  U0_SYS_CTRL/U95/Q (OR2X1)                0.65       1.16 r
  U0_SYS_CTRL/U148/Q (OR3X1)               0.41       1.56 r
  U0_SYS_CTRL/U149/ZN (INVX0)              0.33       1.90 f
  U0_SYS_CTRL/U5/Z (NBUFFX2)               0.42       2.32 f
  U0_SYS_CTRL/U139/Q (AND2X2)              0.36       2.67 f
  U0_SYS_CTRL/ALU_FUN[1] (SYS_CTRL)        0.00       2.67 f
  U0_ALU/ALU_FUN[1] (ALU)                  0.00       2.67 f
  U0_ALU/U162/QN (NOR2X0)                  0.41       3.08 r
  U0_ALU/U161/Q (AND2X2)                   0.97       4.05 r
  U0_ALU/U56/Q (AO22X1)                    4.82       8.87 r
  U0_ALU/U55/Q (AO221X1)                   0.27       9.13 r
  U0_ALU/U207/Q (OA21X2)                   0.30       9.44 r
  U0_ALU/ALU_OUT_reg[7]/D (DFFARX1)        0.03       9.46 r
  data arrival time                                   9.46

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  U0_ALU/ALU_OUT_reg[7]/CLK (DFFARX1)      0.00       9.80 r
  library setup time                      -0.33       9.47
  data required time                                  9.47
  -----------------------------------------------------------
  data required time                                  9.47
  data arrival time                                  -9.46
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: U0_SYS_CTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[10][7]
            (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Path Group: FUN_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  SYS_CTRL           ForQA                 saed90nm_max
  REG_FILE           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cs_reg[3]/CLK (DFFARX1)                     0.00       0.00 r
  U0_SYS_CTRL/cs_reg[3]/QN (DFFARX1)                      0.47       0.47 f
  U0_SYS_CTRL/U133/ZN (INVX0)                             0.52       0.98 r
  U0_SYS_CTRL/U16/ZN (INVX1)                              0.16       1.15 f
  U0_SYS_CTRL/U147/QN (NOR3X0)                            0.71       1.85 r
  U0_SYS_CTRL/U121/ZN (INVX0)                             0.52       2.38 f
  U0_SYS_CTRL/U29/Q (AND2X4)                              0.50       2.87 f
  U0_SYS_CTRL/Address[3] (SYS_CTRL)                       0.00       2.87 f
  U0_REG_FILE/Address[3] (REG_FILE)                       0.00       2.87 f
  U0_REG_FILE/U40/Q (AND2X1)                              0.96       3.83 f
  U0_REG_FILE/U46/Q (AND2X1)                              0.40       4.23 f
  U0_REG_FILE/U189/QN (NAND2X2)                           1.65       5.89 r
  U0_REG_FILE/U55/Z (NBUFFX2)                             1.53       7.42 r
  U0_REG_FILE/U130/Q (AO22X1)                             2.02       9.43 r
  U0_REG_FILE/regfile_reg[10][7]/D (DFFARX1)              0.03       9.46 r
  data arrival time                                                  9.46

  clock FUN_REF_CLK (rise edge)                          10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REG_FILE/regfile_reg[10][7]/CLK (DFFARX1)            0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: RX_IN (input port clocked by FUN_TX_CLK)
  Endpoint: U0_UART/U0_RX/samp_inst/samples_reg[0]
            (rising edge-triggered flip-flop clocked by FUN_RX_CLK)
  Path Group: FUN_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  data_sampling      ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.00      54.26 r
  U0_UART/RX_IN_S (UART)                                  0.00      54.26 r
  U0_UART/U0_RX/RX_IN (UART_RX)                           0.00      54.26 r
  U0_UART/U0_RX/samp_inst/RX_IN (data_sampling)           0.00      54.26 r
  U0_UART/U0_RX/samp_inst/U44/Q (AND2X1)                  0.36      54.62 r
  U0_UART/U0_RX/samp_inst/U36/Q (MUX21X1)                 0.73      55.35 r
  U0_UART/U0_RX/samp_inst/samples_reg[0]/D (DFFARX1)      0.03      55.38 r
  data arrival time                                                 55.38

  clock FUN_RX_CLK (rise edge)                          271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_RX/samp_inst/samples_reg[0]/CLK (DFFARX1)
                                                          0.00     271.07 r
  library setup time                                     -0.33     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                -55.38
  --------------------------------------------------------------------------
  slack (MET)                                                      215.36


  Startpoint: U0_UART/U0_TX/U0_MUX/TX_OUT_reg
              (rising edge-triggered flip-flop clocked by FUN_TX_CLK)
  Endpoint: TX_OUT (output port clocked by FUN_TX_CLK)
  Path Group: FUN_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_TX_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_TX/U0_MUX/TX_OUT_reg/CLK (DFFASX1)           0.00       0.00 r
  U0_UART/U0_TX/U0_MUX/TX_OUT_reg/Q (DFFASX1)             0.72       0.72 f
  U0_UART/U0_TX/U0_MUX/TX_OUT (mux4x1)                    0.00       0.72 f
  U0_UART/U0_TX/TX_OUT (UART_TX)                          0.00       0.72 f
  U0_UART/TX_OUT_S (UART)                                 0.00       0.72 f
  TX_OUT (out)                                            0.01       0.74 f
  data arrival time                                                  0.74

  clock FUN_TX_CLK (rise edge)                         8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  output external delay                                 -54.25    8626.09
  data required time                                              8626.09
  --------------------------------------------------------------------------
  data required time                                              8626.09
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                     8625.35


  Startpoint: RX_CLK_DIV/counter_reg[6]
              (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Endpoint: RX_CLK_DIV/counter_reg[0]
            (rising edge-triggered flip-flop clocked by FUN_UART_CLK)
  Path Group: FUN_UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYSTEM_TOP         ForQA                 saed90nm_max
  ClkDiv_1           ForQA                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock FUN_UART_CLK (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_CLK_DIV/counter_reg[6]/CLK (DFFARX1)                 0.00       0.00 r
  RX_CLK_DIV/counter_reg[6]/QN (DFFARX1)                  0.51       0.51 r
  RX_CLK_DIV/U3/Q (XOR3X1)                                0.94       1.45 f
  RX_CLK_DIV/U45/QN (NAND4X0)                             0.18       1.63 r
  RX_CLK_DIV/U44/QN (NOR4X1)                              0.37       2.00 f
  RX_CLK_DIV/U43/Q (MUX21X1)                              0.36       2.35 f
  RX_CLK_DIV/U42/ZN (INVX1)                               0.79       3.14 r
  RX_CLK_DIV/U41/Q (AND2X1)                               2.61       5.76 r
  RX_CLK_DIV/counter_reg[0]/D (DFFARX1)                   0.03       5.78 r
  data arrival time                                                  5.78

  clock FUN_UART_CLK (rise edge)                        271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RX_CLK_DIV/counter_reg[0]/CLK (DFFARX1)                 0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -5.78
  --------------------------------------------------------------------------
  slack (MET)                                                      264.96


1
