<h1 align="center">ğŸ“¡ UART Verification using SystemVerilog</h1>

<p align="center">
  <img src="https://img.shields.io/badge/Language-SystemVerilog-blue?style=for-the-badge&logo=verilog" />
  <img src="https://img.shields.io/badge/Methodology-TLM%20&%20CRV-green?style=for-the-badge&logo=checkmarx" />
  <img src="https://img.shields.io/badge/Domain-VLSI%20Verification-orange?style=for-the-badge&logo=semanticscholar" />
</p>

---

## ğŸ“– Project Overview
This project focuses on **functional verification** of a **UART (Universal Asynchronous Receiver/Transmitter)** using **SystemVerilog** with **Transaction-Level Modeling (TLM)** and **Constrained-Random Verification (CRV)**.  
The testbench architecture is modular and reusable, with a **custom generator, driver, monitor, scoreboard, and environment** to ensure protocol correctness, timing compliance, and data integrity.

---

## ğŸ› ï¸ Key Components Implemented

- **ğŸ“„ Transaction Class** â€“ Defines UART frame fields (start bit, data bits, parity, stop bit) with randomization constraints for CRV.
- **ğŸš— Driver** â€“ Sends UART transactions to the DUT at the specified baud rate.
- **ğŸ•µï¸â€â™‚ï¸ Monitor** â€“ Observes TX/RX activity and sends captured frames to the scoreboard.
- **ğŸ“Š Scoreboard** â€“ Compares DUT output against expected data for integrity checks.
- **ğŸ² Constrained-Random Stimulus** â€“ Generates a variety of valid and error scenarios (framing error, parity error, baud mismatch).
- **ğŸ” UART DUT** â€“ Implements transmitter and receiver modules with configurable parameters.

---


---

## ğŸ“ˆ Verification Flow
1. **Transaction Generation** â€“ Constrained-random UART frames are created.
2. **Driver** â€“ Sends frames to DUT TX/RX through interface.
3. **DUT Execution** â€“ UART transmitter/receiver processes serial data.
4. **Monitor** â€“ Captures serial output and converts back to parallel data.
5. **Scoreboard** â€“ Compares DUT output with expected data to detect mismatches.
6. **Coverage** â€“ Ensures all protocol conditions, error types, and baud rate scenarios are tested.

---

## âœ… Achievements in This Project
- Designed a **reusable and modular UART verification environment**.
- Implemented **Transaction-Level Modeling (TLM)** for better maintainability.
- Used **Constrained-Random Verification** to cover all corner cases.
- Verified UART **protocol correctness**, **baud rate timing**, and **error handling**.
- Implemented **self-checking testbench** for automated pass/fail detection.
- Achieved high coverage across **normal**, **framing error**, **parity error**, and **baud mismatch** cases.

