<center>

<h1>CSCI 305 Homework 6</h1>

<h3>Due Date: April 27, 2018 @ Beginning of Class</h3>
<br />
<br />

<h4>Name:<u>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</u></h4>

</center>
<br />
<br />
<br />

#### Cost Models
1. For each of the following, give a formula for computing the address to use for the array reference. Assume that the array `A` is allocated as single block at address `base`, and let `size` be the size of an individual array element.

* The element `A[i]`, where `0 ≤ i ≤ n`
<br />
<br />
<br />
<br />
<br />
* The element `A[i][j][k]`, where `0 ≤ i ≤ m`, `0 ≤ j < n`, and `0 ≤ k < p`, and where the array is allocated in column-major order.
<br />
<br />
<br />
<br />
<br />

#### Concurrency
1. What are the three possible levels of concurrency in programs?
<br />
<br />
<br />
<br />
<br />

2. Describe the logical architecture of an MIMD computer.
<br />
<br />
<br />
<br />
<br />

3. Define the following terms:
  * synchronization:
  <br />
  <br />
  <br />
  * deadlock:
  <br />
  <br />
  <br />
  * race condition:
  <br />
  <br />
  <br />

4. What is the best action a system can take when deadlock is detected?
<br />
<br />
<br />
<br />
<br />

5. How are explicit locks supported in Java?
<br />
<br />
<br />
