
*** Running vivado
    with args -log design_1_wireless_mgr_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wireless_mgr_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Xilinx/Vivado/2016.4/scripts/init.tcl'
source design_1_wireless_mgr_0_0.tcl -notrace
Command: synth_design -top design_1_wireless_mgr_0_0 -part xc7z007sclg225-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14296 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 377.293 ; gain = 166.891
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wireless_mgr_0_0' [c:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/ip/design_1_wireless_mgr_0_0/synth/design_1_wireless_mgr_0_0.vhd:89]
INFO: [Synth 8-3491] module 'wireless_mgr' declared at 'C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/imports/Lab3_hw_full/wireless_mgr.vhd:43' bound to instance 'U0' of component 'wireless_mgr' [c:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/ip/design_1_wireless_mgr_0_0/synth/design_1_wireless_mgr_0_0.vhd:134]
INFO: [Synth 8-638] synthesizing module 'wireless_mgr' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/imports/Lab3_hw_full/wireless_mgr.vhd:81]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333' bound to instance 'sdio_cmd_iobuf' of component 'IOBUF' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/imports/Lab3_hw_full/wireless_mgr.vhd:95]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333' bound to instance 'sdio_dat0_iobuf' of component 'IOBUF' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/imports/Lab3_hw_full/wireless_mgr.vhd:103]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333' bound to instance 'sdio_dat1_iobuf' of component 'IOBUF' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/imports/Lab3_hw_full/wireless_mgr.vhd:111]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333' bound to instance 'sdio_dat2_iobuf' of component 'IOBUF' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/imports/Lab3_hw_full/wireless_mgr.vhd:119]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333' bound to instance 'sdio_dat3_iobuf' of component 'IOBUF' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/imports/Lab3_hw_full/wireless_mgr.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'wireless_mgr' (2#1) [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/imports/Lab3_hw_full/wireless_mgr.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'design_1_wireless_mgr_0_0' (3#1) [c:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/ip/design_1_wireless_mgr_0_0/synth/design_1_wireless_mgr_0_0.vhd:89]
WARNING: [Synth 8-3331] design wireless_mgr has unconnected port GPIO_to_Zynq[2]
WARNING: [Synth 8-3331] design wireless_mgr has unconnected port GPIO_to_Zynq[0]
WARNING: [Synth 8-3331] design wireless_mgr has unconnected port GPIO_from_Zynq[3]
WARNING: [Synth 8-3331] design wireless_mgr has unconnected port GPIO_from_Zynq[1]
WARNING: [Synth 8-3331] design wireless_mgr has unconnected port GPIO_dir[3]
WARNING: [Synth 8-3331] design wireless_mgr has unconnected port GPIO_dir[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 414.910 ; gain = 204.508
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 414.910 ; gain = 204.508
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z007sclg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 662.500 ; gain = 0.004
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 662.500 ; gain = 452.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 662.500 ; gain = 452.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 662.500 ; gain = 452.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 662.500 ; gain = 452.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3917] design design_1_wireless_mgr_0_0 has port SDIO_CDN driven by constant 0
INFO: [Synth 8-3917] design design_1_wireless_mgr_0_0 has port SDIO_WP driven by constant 0
WARNING: [Synth 8-3331] design design_1_wireless_mgr_0_0 has unconnected port GPIO_to_Zynq[2]
WARNING: [Synth 8-3331] design design_1_wireless_mgr_0_0 has unconnected port GPIO_to_Zynq[0]
WARNING: [Synth 8-3331] design design_1_wireless_mgr_0_0 has unconnected port GPIO_from_Zynq[3]
WARNING: [Synth 8-3331] design design_1_wireless_mgr_0_0 has unconnected port GPIO_from_Zynq[1]
WARNING: [Synth 8-3331] design design_1_wireless_mgr_0_0 has unconnected port GPIO_dir[3]
WARNING: [Synth 8-3331] design design_1_wireless_mgr_0_0 has unconnected port GPIO_dir[1]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 662.500 ; gain = 452.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 667.527 ; gain = 457.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 667.527 ; gain = 457.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 677.102 ; gain = 466.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_0' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_1' to logic
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 677.102 ; gain = 466.699
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 677.102 ; gain = 466.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 677.102 ; gain = 466.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 677.102 ; gain = 466.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 677.102 ; gain = 466.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 677.102 ; gain = 466.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     2|
|2     |LUT2  |     2|
|3     |IOBUF |     5|
+------+------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |     9|
|2     |  U0     |wireless_mgr |     5|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 677.102 ; gain = 466.699
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 677.102 ; gain = 132.645
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 677.102 ; gain = 466.699
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 12 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 689.969 ; gain = 395.566
INFO: [Common 17-1381] The checkpoint 'C:/hdl_projects/MiniZed_full/MiniZed_full.runs/design_1_wireless_mgr_0_0_synth_1/design_1_wireless_mgr_0_0.dcp' has been generated.
INFO: [Common 17-1381] The checkpoint 'C:/hdl_projects/MiniZed_full/MiniZed_full.runs/design_1_wireless_mgr_0_0_synth_1/design_1_wireless_mgr_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 689.969 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Nov 04 15:01:55 2017...
