--------------------
Cycle:1

Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers:
R00: 	0	0	0	0	0	0	0	0
R08: 	0	0	0	0	0	0	0	0
R16: 	0	0	0	0	0	0	0	0
R24: 	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]
Set 1: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]
Set 2: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]
Set 3: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]
Data
144:2	1	3	4	5
--------------------
Cycle:2

Pre-Issue Buffer:
	Entry 0:	[ADDI	R4, R0, #2]
	Entry 1:	[ADDI	R5, R0, #1]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers:
R00: 	0	0	0	0	0	0	0	0
R08: 	0	0	0	0	0	0	0	0
R16: 	0	0	0	0	0	0	0	0
R24: 	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10100000000001000000000000000010,10100000000001010000000000000001>]
	Entry 1:[(0,0,0)<0,0>]
Set 1: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]
Set 2: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]
Set 3: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]
Data
144:2	1	3	4	5
--------------------
Cycle:3

Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:	[ADDI	R4, R0, #2]
	Entry 1:	[ADDI	R5, R0, #1]
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers:
R00: 	0	0	0	0	0	0	0	0
R08: 	0	0	0	0	0	0	0	0
R16: 	0	0	0	0	0	0	0	0
R24: 	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10100000000001000000000000000010,10100000000001010000000000000001>]
	Entry 1:[(0,0,0)<0,0>]
Set 1: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]
Set 2: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]
Set 3: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]
Data
144:2	1	3	4	5
--------------------
Cycle:4

Pre-Issue Buffer:
	Entry 0:	[SW	R4, 144(R0)]
	Entry 1:	[SW	R5, 148(R0)]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:	[ADDI	R5, R0, #1]
	Entry 1:
Post_ALU Queue:
	Entry 0:	[ADDI	R4, R0, #2]
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers:
R00: 	0	0	0	0	0	0	0	0
R08: 	0	0	0	0	0	0	0	0
R16: 	0	0	0	0	0	0	0	0
R24: 	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10100000000001000000000000000010,10100000000001010000000000000001>]
	Entry 1:[(0,0,0)<0,0>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10101100000001000000000010010000,10101100000001010000000010010100>]
	Entry 1:[(0,0,0)<0,0>]
Set 2: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]
Set 3: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]
Data
144:2	1	3	4	5
--------------------
Cycle:5

Pre-Issue Buffer:
	Entry 0:	[SW	R5, 148(R0)]
	Entry 1:
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:	[ADDI	R5, R0, #1]
Pre_MEM Queue:
	Entry 0:	[SW	R4, 144(R0)]
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers:
R00: 	0	0	0	0	2	0	0	0
R08: 	0	0	0	0	0	0	0	0
R16: 	0	0	0	0	0	0	0	0
R24: 	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10100000000001000000000000000010,10100000000001010000000000000001>]
	Entry 1:[(0,0,0)<0,0>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10101100000001000000000010010000,10101100000001010000000010010100>]
	Entry 1:[(0,0,0)<0,0>]
Set 2: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]
Set 3: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]
Data
144:2	1	3	4	5
--------------------
Cycle:6

Pre-Issue Buffer:
	Entry 0:	[SW	R5, 148(R0)]
	Entry 1:	[LW	R1, 144(R0)]
	Entry 2:	[LW	R2, 148(R0)]
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:	[SW	R4, 144(R0)]
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers:
R00: 	0	0	0	0	2	1	0	0
R08: 	0	0	0	0	0	0	0	0
R16: 	0	0	0	0	0	0	0	0
R24: 	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10100000000001000000000000000010,10100000000001010000000000000001>]
	Entry 1:[(0,0,0)<0,0>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10101100000001000000000010010000,10101100000001010000000010010100>]
	Entry 1:[(0,0,0)<0,0>]
Set 2: LRU=1
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(0,0,0)<0,0>]
Set 3: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]
Data
144:2	1	3	4	5
--------------------
Cycle:7

Pre-Issue Buffer:
	Entry 0:	[LW	R2, 148(R0)]
	Entry 1:
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:	[SW	R5, 148(R0)]
	Entry 1:	[LW	R1, 144(R0)]
Post_MEM Queue:
	Entry 0:

Registers:
R00: 	0	0	0	0	2	1	0	0
R08: 	0	0	0	0	0	0	0	0
R16: 	0	0	0	0	0	0	0	0
R24: 	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10100000000001000000000000000010,10100000000001010000000000000001>]
	Entry 1:[(0,0,0)<0,0>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10101100000001000000000010010000,10101100000001010000000010010100>]
	Entry 1:[(0,0,0)<0,0>]
Set 2: LRU=0
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(1,1,4)<2,1>]
Set 3: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]
Data
144:2	1	3	4	5
--------------------
Cycle:8

Pre-Issue Buffer:
	Entry 0:	[ADDI	R3, R0, #-1]
	Entry 1:	[ADDI	R6, R0, #132]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:	[LW	R1, 144(R0)]
	Entry 1:	[LW	R2, 148(R0)]
Post_MEM Queue:
	Entry 0:

Registers:
R00: 	0	0	0	0	2	1	0	0
R08: 	0	0	0	0	0	0	0	0
R16: 	0	0	0	0	0	0	0	0
R24: 	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10100000000001000000000000000010,10100000000001010000000000000001>]
	Entry 1:[(0,0,0)<0,0>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10101100000001000000000010010000,10101100000001010000000010010100>]
	Entry 1:[(0,0,0)<0,0>]
Set 2: LRU=0
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(1,1,4)<2,1>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10100000000000111111111111111111,10100000000001100000000010000100>]
	Entry 1:[(0,0,0)<0,0>]
Data
144:2	1	3	4	5
--------------------
Cycle:9

Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:	[ADDI	R3, R0, #-1]
	Entry 1:	[ADDI	R6, R0, #132]
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:	[LW	R2, 148(R0)]
	Entry 1:
Post_MEM Queue:
	Entry 0:	[LW	R1, 144(R0)]

Registers:
R00: 	0	0	0	0	2	1	0	0
R08: 	0	0	0	0	0	0	0	0
R16: 	0	0	0	0	0	0	0	0
R24: 	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10100000000001000000000000000010,10100000000001010000000000000001>]
	Entry 1:[(0,0,0)<0,0>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10101100000001000000000010010000,10101100000001010000000010010100>]
	Entry 1:[(0,0,0)<0,0>]
Set 2: LRU=0
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(1,1,4)<2,1>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10100000000000111111111111111111,10100000000001100000000010000100>]
	Entry 1:[(0,0,0)<0,0>]
Data
144:2	1	3	4	5
--------------------
Cycle:10

Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:	[ADDI	R6, R0, #132]
	Entry 1:
Post_ALU Queue:
	Entry 0:	[ADDI	R3, R0, #-1]
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:	[LW	R2, 148(R0)]

Registers:
R00: 	0	2	0	0	2	1	0	0
R08: 	0	0	0	0	0	0	0	0
R16: 	0	0	0	0	0	0	0	0
R24: 	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(1,0,3)<10100000000001000000000000000010,10100000000001010000000000000001>]
	Entry 1:[(1,0,4)<10010100001000100000000000000001,10010100001000100000000000000001>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10101100000001000000000010010000,10101100000001010000000010010100>]
	Entry 1:[(0,0,0)<0,0>]
Set 2: LRU=0
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(1,1,4)<2,1>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10100000000000111111111111111111,10100000000001100000000010000100>]
	Entry 1:[(0,0,0)<0,0>]
Data
144:2	1	3	4	5
--------------------
Cycle:11

Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:	[ADDI	R6, R0, #132]
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers:
R00: 	0	2	1	-1	2	1	0	0
R08: 	0	0	0	0	0	0	0	0
R16: 	0	0	0	0	0	0	0	0
R24: 	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(1,0,3)<10100000000001000000000000000010,10100000000001010000000000000001>]
	Entry 1:[(1,0,4)<10010100001000100000000000000001,10010100001000100000000000000001>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10101100000001000000000010010000,10101100000001010000000010010100>]
	Entry 1:[(0,0,0)<0,0>]
Set 2: LRU=0
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(1,1,4)<2,1>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10100000000000111111111111111111,10100000000001100000000010000100>]
	Entry 1:[(0,0,0)<0,0>]
Data
144:2	1	3	4	5
--------------------
Cycle:12

Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers:
R00: 	0	2	1	-1	2	1	132	0
R08: 	0	0	0	0	0	0	0	0
R16: 	0	0	0	0	0	0	0	0
R24: 	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(1,0,3)<10100000000001000000000000000010,10100000000001010000000000000001>]
	Entry 1:[(1,0,4)<10010100001000100000000000000001,10010100001000100000000000000001>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10101100000001000000000010010000,10101100000001010000000010010100>]
	Entry 1:[(0,0,0)<0,0>]
Set 2: LRU=0
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(1,1,4)<2,1>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10100000000000111111111111111111,10100000000001100000000010000100>]
	Entry 1:[(0,0,0)<0,0>]
Data
144:2	1	3	4	5
--------------------
Cycle:13

Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers:
R00: 	0	2	1	-1	2	1	132	0
R08: 	0	0	0	0	0	0	0	0
R16: 	0	0	0	0	0	0	0	0
R24: 	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(1,0,3)<10100000000001000000000000000010,10100000000001010000000000000001>]
	Entry 1:[(1,0,4)<10010100001000100000000000000001,10010100001000100000000000000001>]
Set 1: LRU=0
	Entry 0:[(1,0,3)<10101100000001000000000010010000,10101100000001010000000010010100>]
	Entry 1:[(1,0,4)<10000000110000000000000000001000,10011000011000000000000000000001>]
Set 2: LRU=0
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(1,1,4)<2,1>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10100000000000111111111111111111,10100000000001100000000010000100>]
	Entry 1:[(0,0,0)<0,0>]
Data
144:2	1	3	4	5
--------------------
Cycle:14

Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers:
R00: 	0	2	1	-1	2	1	132	0
R08: 	0	0	0	0	0	0	0	0
R16: 	0	0	0	0	0	0	0	0
R24: 	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(1,0,3)<10100000000001000000000000000010,10100000000001010000000000000001>]
	Entry 1:[(1,0,4)<10010100001000100000000000000001,10010100001000100000000000000001>]
Set 1: LRU=0
	Entry 0:[(1,0,3)<10101100000001000000000010010000,10101100000001010000000010010100>]
	Entry 1:[(1,0,4)<10000000110000000000000000001000,10011000011000000000000000000001>]
Set 2: LRU=0
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(1,1,4)<2,1>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10100000000000111111111111111111,10100000000001100000000010000100>]
	Entry 1:[(0,0,0)<0,0>]
Data
144:2	1	3	4	5
--------------------
Cycle:15

Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers:
R00: 	0	2	1	-1	2	1	132	0
R08: 	0	0	0	0	0	0	0	0
R16: 	0	0	0	0	0	0	0	0
R24: 	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(1,0,3)<10100000000001000000000000000010,10100000000001010000000000000001>]
	Entry 1:[(1,0,4)<10010100001000100000000000000001,10010100001000100000000000000001>]
Set 1: LRU=0
	Entry 0:[(1,0,3)<10101100000001000000000010010000,10101100000001010000000010010100>]
	Entry 1:[(1,0,4)<10000000110000000000000000001000,10011000011000000000000000000001>]
Set 2: LRU=0
	Entry 0:[(1,0,3)<10001100000000010000000010010000,10001100000000100000000010010100>]
	Entry 1:[(1,1,4)<2,1>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10100000000000111111111111111111,10100000000001100000000010000100>]
	Entry 1:[(0,0,0)<0,0>]
Data
144:2	1	3	4	5
