<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p78" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_78{left:86px;bottom:1140px;letter-spacing:-0.13px;word-spacing:-0.06px;}
#t2_78{left:83px;bottom:81px;letter-spacing:-0.15px;}
#t3_78{left:133px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_78{left:193px;bottom:1085px;letter-spacing:-0.15px;}
#t5_78{left:248px;bottom:1085px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t6_78{left:412px;bottom:1085px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t7_78{left:193px;bottom:1068px;letter-spacing:-0.18px;}
#t8_78{left:248px;bottom:1068px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t9_78{left:412px;bottom:1068px;letter-spacing:-0.16px;word-spacing:0.01px;}
#ta_78{left:192px;bottom:1051px;letter-spacing:-0.15px;}
#tb_78{left:248px;bottom:1051px;letter-spacing:-0.17px;word-spacing:0.02px;}
#tc_78{left:192px;bottom:1034px;letter-spacing:-0.15px;}
#td_78{left:248px;bottom:1034px;letter-spacing:-0.16px;word-spacing:0.01px;}
#te_78{left:412px;bottom:1034px;letter-spacing:-0.16px;word-spacing:0.01px;}
#tf_78{left:413px;bottom:1017px;letter-spacing:-0.1px;}
#tg_78{left:454px;bottom:1017px;letter-spacing:-0.16px;word-spacing:0.01px;}
#th_78{left:413px;bottom:1001px;letter-spacing:-0.1px;}
#ti_78{left:454px;bottom:1001px;letter-spacing:-0.16px;word-spacing:0.01px;}
#tj_78{left:413px;bottom:984px;letter-spacing:-0.1px;}
#tk_78{left:454px;bottom:984px;letter-spacing:-0.15px;word-spacing:-0.1px;}
#tl_78{left:193px;bottom:967px;letter-spacing:-0.15px;}
#tm_78{left:247px;bottom:967px;letter-spacing:-0.16px;word-spacing:0.01px;}
#tn_78{left:440px;bottom:967px;letter-spacing:-0.16px;word-spacing:0.01px;}
#to_78{left:193px;bottom:950px;letter-spacing:-0.16px;}
#tp_78{left:637px;bottom:948px;}
#tq_78{left:665px;bottom:950px;letter-spacing:-0.17px;word-spacing:0.02px;}
#tr_78{left:193px;bottom:933px;letter-spacing:-0.15px;}
#ts_78{left:248px;bottom:933px;letter-spacing:-0.16px;word-spacing:0.01px;}
#tt_78{left:440px;bottom:917px;letter-spacing:-0.16px;word-spacing:0.01px;}
#tu_78{left:193px;bottom:900px;letter-spacing:-0.18px;}
#tv_78{left:248px;bottom:900px;letter-spacing:-0.17px;word-spacing:0.02px;}
#tw_78{left:440px;bottom:900px;letter-spacing:-0.16px;word-spacing:0.01px;}
#tx_78{left:440px;bottom:883px;letter-spacing:-0.1px;}
#ty_78{left:481px;bottom:883px;letter-spacing:-0.16px;word-spacing:0.01px;}
#tz_78{left:193px;bottom:866px;letter-spacing:-0.15px;}
#t10_78{left:201px;bottom:849px;letter-spacing:-0.16px;word-spacing:-0.01px;}
#t11_78{left:201px;bottom:833px;letter-spacing:-0.16px;}
#t12_78{left:201px;bottom:816px;letter-spacing:-0.15px;word-spacing:-0.04px;}
#t13_78{left:201px;bottom:799px;letter-spacing:-0.15px;}
#t14_78{left:193px;bottom:765px;letter-spacing:-0.16px;word-spacing:-0.01px;}
#t15_78{left:165px;bottom:732px;letter-spacing:-0.15px;}
#t16_78{left:173px;bottom:715px;letter-spacing:-0.16px;}
#t17_78{left:173px;bottom:698px;letter-spacing:-0.16px;word-spacing:-0.04px;}
#t18_78{left:173px;bottom:681px;letter-spacing:-0.15px;}
#t19_78{left:193px;bottom:648px;letter-spacing:-0.15px;}
#t1a_78{left:413px;bottom:648px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t1b_78{left:193px;bottom:631px;letter-spacing:-0.15px;}
#t1c_78{left:248px;bottom:631px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t1d_78{left:412px;bottom:631px;letter-spacing:-0.16px;}
#t1e_78{left:193px;bottom:614px;letter-spacing:-0.15px;}
#t1f_78{left:248px;bottom:614px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1g_78{left:413px;bottom:614px;letter-spacing:-0.1px;}
#t1h_78{left:454px;bottom:614px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1i_78{left:193px;bottom:597px;letter-spacing:-0.18px;}
#t1j_78{left:248px;bottom:597px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t1k_78{left:412px;bottom:597px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1l_78{left:193px;bottom:580px;letter-spacing:-0.15px;}
#t1m_78{left:248px;bottom:580px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t1n_78{left:412px;bottom:580px;letter-spacing:-0.16px;word-spacing:-0.01px;}
#t1o_78{left:193px;bottom:564px;letter-spacing:-0.18px;}
#t1p_78{left:248px;bottom:564px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1q_78{left:413px;bottom:564px;letter-spacing:-0.1px;}
#t1r_78{left:445px;bottom:564px;letter-spacing:-0.15px;word-spacing:-0.05px;}
#t1s_78{left:193px;bottom:547px;letter-spacing:-0.18px;}
#t1t_78{left:248px;bottom:547px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t1u_78{left:412px;bottom:547px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1v_78{left:193px;bottom:530px;letter-spacing:-0.15px;}
#t1w_78{left:413px;bottom:530px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1x_78{left:193px;bottom:513px;letter-spacing:-0.18px;}
#t1y_78{left:413px;bottom:513px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1z_78{left:124px;bottom:480px;letter-spacing:0.13px;}
#t20_78{left:178px;bottom:480px;letter-spacing:0.12px;}
#t21_78{left:138px;bottom:443px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t22_78{left:138px;bottom:424px;letter-spacing:0.09px;word-spacing:-0.25px;}
#t23_78{left:138px;bottom:406px;letter-spacing:0.1px;}
#t24_78{left:138px;bottom:388px;letter-spacing:0.1px;word-spacing:-0.06px;}
#t25_78{left:137px;bottom:369px;letter-spacing:0.1px;}
#t26_78{left:137px;bottom:333px;}
#t27_78{left:165px;bottom:333px;letter-spacing:-0.13px;}
#t28_78{left:212px;bottom:331px;letter-spacing:-0.02px;}
#t29_78{left:241px;bottom:333px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t2a_78{left:138px;bottom:294px;}
#t2b_78{left:165px;bottom:295px;letter-spacing:-0.11px;}
#t2c_78{left:197px;bottom:293px;letter-spacing:0.07px;}
#t2d_78{left:213px;bottom:294px;}
#t2e_78{left:225px;bottom:294px;}
#t2f_78{left:137px;bottom:256px;}
#t2g_78{left:165px;bottom:256px;letter-spacing:-0.17px;}
#t2h_78{left:205px;bottom:254px;}
#t2i_78{left:219px;bottom:256px;letter-spacing:0.13px;word-spacing:0.01px;}
#t2j_78{left:138px;bottom:217px;}
#t2k_78{left:165px;bottom:217px;letter-spacing:-0.25px;}
#t2l_78{left:203px;bottom:215px;letter-spacing:-0.03px;}
#t2m_78{left:227px;bottom:217px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t2n_78{left:137px;bottom:178px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t2o_78{left:668px;bottom:179px;letter-spacing:-0.15px;}
#t2p_78{left:708px;bottom:177px;letter-spacing:-0.01px;}
#t2q_78{left:745px;bottom:178px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2r_78{left:137px;bottom:158px;letter-spacing:0.1px;word-spacing:0.03px;}
#t2s_78{left:219px;bottom:158px;letter-spacing:-0.15px;}
#t2t_78{left:259px;bottom:156px;letter-spacing:0.02px;}
#t2u_78{left:268px;bottom:158px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t2v_78{left:569px;bottom:158px;letter-spacing:-0.17px;}
#t2w_78{left:609px;bottom:155px;letter-spacing:0.11px;}
#t2x_78{left:629px;bottom:158px;letter-spacing:0.09px;}
#t2y_78{left:138px;bottom:137px;letter-spacing:0.11px;word-spacing:-0.03px;}

.s1_78{font-size:14px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s2_78{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s3_78{font-size:14px;font-family:Courier_mw;color:#000;}
.s4_78{font-size:11px;font-family:Courier_mw;color:#000;}
.s5_78{font-size:15px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s6_78{font-size:15px;font-family:sub_TimesNewRomanPSMT_lfr;color:#000;}
.s7_78{font-size:14px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
.s8_78{font-size:11px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#030;}
.s9_78{font-size:15px;font-family:SymbolMT_mx;color:#000;}
.sa_78{font-size:12px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#030;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts78" type="text/css" >

@font-face {
	font-family: Courier_mw;
	src: url("fonts/Courier_mw.woff") format("woff");
}

@font-face {
	font-family: SymbolMT_mx;
	src: url("fonts/SymbolMT_mx.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-BoldMT_lsb;
	src: url("fonts/sub_Arial-BoldMT_lsb.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-ItalicMT_lsi;
	src: url("fonts/sub_Arial-ItalicMT_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPSMT_lfr;
	src: url("fonts/sub_TimesNewRomanPSMT_lfr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg78Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg78" style="-webkit-user-select: none;"><object width="935" height="1210" data="78/78.svg" type="image/svg+xml" id="pdf78" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_78" class="t s1_78">Interrupts and Exceptions </span>
<span id="t2_78" class="t s2_78">78 </span><span id="t3_78" class="t s2_78">MIPS® Architecture For Programmers Vol. III: MIPS32® / microMIPS32™ Privileged Resource Architecture, Rev. 6.02 </span>
<span id="t4_78" class="t s3_78">sw </span><span id="t5_78" class="t s3_78">k0, StatusSave </span><span id="t6_78" class="t s3_78">/* Save in memory */ </span>
<span id="t7_78" class="t s3_78">mfc0 </span><span id="t8_78" class="t s3_78">k0, C0_SRSCtl </span><span id="t9_78" class="t s3_78">/* Save SRSCtl if changing shadow sets */ </span>
<span id="ta_78" class="t s3_78">sw </span><span id="tb_78" class="t s3_78">k0, SRSCtlSave </span>
<span id="tc_78" class="t s3_78">li </span><span id="td_78" class="t s3_78">k1, ~IMbitsToClear </span><span id="te_78" class="t s3_78">/* Get Im bits to clear for this interrupt */ </span>
<span id="tf_78" class="t s3_78">/* </span><span id="tg_78" class="t s3_78">this must include at least the IM bit */ </span>
<span id="th_78" class="t s3_78">/* </span><span id="ti_78" class="t s3_78">for the current interrupt, and may include */ </span>
<span id="tj_78" class="t s3_78">/* </span><span id="tk_78" class="t s3_78">others */ </span>
<span id="tl_78" class="t s3_78">and </span><span id="tm_78" class="t s3_78">k0, k0, k1 </span><span id="tn_78" class="t s3_78">/* Clear bits in copy of Status */ </span>
<span id="to_78" class="t s3_78">/* If switching shadow sets, write new value to SRSCtl </span>
<span id="tp_78" class="t s4_78">PSS </span>
<span id="tq_78" class="t s3_78">here */ </span>
<span id="tr_78" class="t s3_78">ins </span><span id="ts_78" class="t s3_78">k0, zero, S_StatusEXL, (W_StatusKSU+W_StatusERL+W_StatusEXL) </span>
<span id="tt_78" class="t s3_78">/* Clear KSU, ERL, EXL bits in k0 */ </span>
<span id="tu_78" class="t s3_78">mtc0 </span><span id="tv_78" class="t s3_78">k0, C0_Status </span><span id="tw_78" class="t s3_78">/* Modify mask, switch to kernel mode, */ </span>
<span id="tx_78" class="t s3_78">/* </span><span id="ty_78" class="t s3_78">re-enable interrupts */ </span>
<span id="tz_78" class="t s3_78">/* </span>
<span id="t10_78" class="t s3_78">* If switching shadow sets, clear only KSU above, write target </span>
<span id="t11_78" class="t s3_78">* address to EPC, and do execute an eret to clear EXL, switch </span>
<span id="t12_78" class="t s3_78">* shadow sets, and jump to routine </span>
<span id="t13_78" class="t s3_78">*/ </span>
<span id="t14_78" class="t s3_78">/* Process interrupt here, including clearing device interrupt */ </span>
<span id="t15_78" class="t s3_78">/* </span>
<span id="t16_78" class="t s3_78">* To complete interrupt processing, the saved values must be restored </span>
<span id="t17_78" class="t s3_78">* and the original interrupted code restarted. </span>
<span id="t18_78" class="t s3_78">*/ </span>
<span id="t19_78" class="t s3_78">di </span><span id="t1a_78" class="t s3_78">/* Disable interrupts - may not be required */ </span>
<span id="t1b_78" class="t s3_78">lw </span><span id="t1c_78" class="t s3_78">k0, StatusSave </span><span id="t1d_78" class="t s3_78">/* Get saved Status (including EXL set) */ </span>
<span id="t1e_78" class="t s3_78">lw </span><span id="t1f_78" class="t s3_78">k1, EPCSave </span><span id="t1g_78" class="t s3_78">/* </span><span id="t1h_78" class="t s3_78">and EPC */ </span>
<span id="t1i_78" class="t s3_78">mtc0 </span><span id="t1j_78" class="t s3_78">k0, C0_Status </span><span id="t1k_78" class="t s3_78">/* Restore the original value */ </span>
<span id="t1l_78" class="t s3_78">lw </span><span id="t1m_78" class="t s3_78">k0, SRSCtlSave </span><span id="t1n_78" class="t s3_78">/* Get saved SRSCtl */ </span>
<span id="t1o_78" class="t s3_78">mtc0 </span><span id="t1p_78" class="t s3_78">k1, C0_EPC </span><span id="t1q_78" class="t s3_78">/* </span><span id="t1r_78" class="t s3_78">and EPC */ </span>
<span id="t1s_78" class="t s3_78">mtc0 </span><span id="t1t_78" class="t s3_78">k0, C0_SRSCtl </span><span id="t1u_78" class="t s3_78">/* Restore shadow sets */ </span>
<span id="t1v_78" class="t s3_78">ehb </span><span id="t1w_78" class="t s3_78">/* Clear hazard */ </span>
<span id="t1x_78" class="t s3_78">eret </span><span id="t1y_78" class="t s3_78">/* Dismiss the interrupt */ </span>
<span id="t1z_78" class="t s5_78">6.1.1.3 </span><span id="t20_78" class="t s5_78">External Interrupt Controller Mode </span>
<span id="t21_78" class="t s6_78">External Interrupt Controller Mode redefines the way that the processor interrupt logic is configured to provide sup- </span>
<span id="t22_78" class="t s6_78">port for an external interrupt controller. The interrupt controller is responsible for prioritizing all interrupts, including </span>
<span id="t23_78" class="t s6_78">hardware, software, timer, and performance counter interrupts, and directly supplying to the processor the vector </span>
<span id="t24_78" class="t s6_78">number (and optionally the priority level) of the highest priority interrupt. EIC interrupt mode is in effect if all of the </span>
<span id="t25_78" class="t s6_78">following conditions are true: </span>
<span id="t26_78" class="t s6_78">• </span><span id="t27_78" class="t s7_78">Config3 </span>
<span id="t28_78" class="t s8_78">VEIC </span>
<span id="t29_78" class="t s6_78">= 1 </span>
<span id="t2a_78" class="t s6_78">• </span><span id="t2b_78" class="t s7_78">IntCtl </span>
<span id="t2c_78" class="t s8_78">VS </span>
<span id="t2d_78" class="t s9_78"> </span><span id="t2e_78" class="t s6_78">0 </span>
<span id="t2f_78" class="t s6_78">• </span><span id="t2g_78" class="t s7_78">Cause </span>
<span id="t2h_78" class="t s8_78">IV </span>
<span id="t2i_78" class="t s6_78">= 1 </span>
<span id="t2j_78" class="t s6_78">• </span><span id="t2k_78" class="t s7_78">Status </span>
<span id="t2l_78" class="t s8_78">BEV </span>
<span id="t2m_78" class="t s6_78">= 0 </span>
<span id="t2n_78" class="t s6_78">In EIC interrupt mode, the processor sends the state of the software interrupt requests (</span><span id="t2o_78" class="t s7_78">Cause </span>
<span id="t2p_78" class="t s8_78">IP1..IP0 </span>
<span id="t2q_78" class="t s6_78">), the timer inter- </span>
<span id="t2r_78" class="t s6_78">rupt request (</span><span id="t2s_78" class="t s7_78">Cause </span>
<span id="t2t_78" class="t s8_78">TI </span>
<span id="t2u_78" class="t s6_78">), and the performance counter interrupt request (</span><span id="t2v_78" class="t s7_78">Cause </span>
<span id="t2w_78" class="t sa_78">PCI </span>
<span id="t2x_78" class="t s6_78">) to the external interrupt controller, </span>
<span id="t2y_78" class="t s6_78">where it prioritizes these interrupts in a system-dependent way with other hardware interrupts. The interrupt control- </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
