# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:29:41 on Sep 18,2025
# vlog -reportprogress 300 rcsgb_tb.v 
# -- Compiling module fulladder
# -- Compiling module rcsgb
# -- Compiling module rcsgb_tb
# 
# Top level modules:
# 	rcsgb_tb
# End time: 19:29:41 on Sep 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim rcsgb_tb 
# Start time: 19:29:41 on Sep 18,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.rcsgb_tb(fast)
# End time: 19:29:44 on Sep 18,2025, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# vsim -debugDB rcsgb_tb 
# Start time: 19:29:44 on Sep 18,2025
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# Loading work.rcsgb_tb(fast)
# Loading work.rcsgb(fast)
# Loading work.fulladder(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# End time: 19:36:51 on Sep 18,2025, Elapsed time: 0:07:07
# Errors: 0, Warnings: 2
