
---------- Begin Simulation Statistics ----------
host_inst_rate                                 182826                       # Simulator instruction rate (inst/s)
host_mem_usage                                 406184                       # Number of bytes of host memory used
host_seconds                                   109.39                       # Real time elapsed on the host
host_tick_rate                              465887306                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000008                       # Number of instructions simulated
sim_seconds                                  0.050965                       # Number of seconds simulated
sim_ticks                                 50965220500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            7234470                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 47503.512126                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 44118.623360                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                6178272                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    50173114500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.145995                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              1056198                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            462389                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  26197991500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.082080                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          593808                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1244859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 71586.565777                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 67135.370167                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                841631                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   28865707745                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.323915                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              403228                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           154824                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  16676694491                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.199544                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         248404                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 51582.240049                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  12.633195                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           83079                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   4285400921                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             8479329                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 54157.471667                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 50907.237122                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7019903                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     79038822245                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.172116                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               1459426                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             617213                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  42874685991                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.099325                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           842212                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997272                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.206382                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            8479329                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 54157.471667                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 50907.237122                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7019903                       # number of overall hits
system.cpu.dcache.overall_miss_latency    79038822245                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.172116                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              1459426                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            617213                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  42874685991                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.099325                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          842212                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 592796                       # number of replacements
system.cpu.dcache.sampled_refs                 593820                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.206382                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7501844                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501351636000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   248402                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13050614                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 64567.010309                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 63272.655008                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13049935                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       43841000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  679                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                48                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     39798500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             629                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        37750                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               20681.354992                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       226500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13050614                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 64567.010309                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 63272.655008                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13049935                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        43841000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000052                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   679                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 48                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     39798500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              629                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.709627                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            363.328860                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13050614                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 64567.010309                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 63272.655008                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13049935                       # number of overall hits
system.cpu.icache.overall_miss_latency       43841000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000052                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  679                       # number of overall misses
system.cpu.icache.overall_mshr_hits                48                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     39798500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             629                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                    119                       # number of replacements
system.cpu.icache.sampled_refs                    631                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                363.328860                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13049935                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle           549174930000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 48534.513662                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     15659466695                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                322646                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                       11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     70045.454545                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 54681.818182                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency               770500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                       1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                         11                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          601500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate                  1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                    11                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     594440                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       75557.831499                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  61152.626620                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         295736                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            22569426500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.502496                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       298704                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                     15333                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency       17328697500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.476697                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  283368                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  248393                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    66096.983393                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 50530.850298                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         16418027996                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    248393                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    12551509498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               248393                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   248402                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       248402                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.897900                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      594451                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        75557.628509                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   61152.375441                       # average overall mshr miss latency
system.l2.demand_hits                          295736                       # number of demand (read+write) hits
system.l2.demand_miss_latency             22570197000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.502506                       # miss rate for demand accesses
system.l2.demand_misses                        298715                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      15333                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        17329299000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.476707                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   283379                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.367400                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.310691                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   6019.484485                       # Average occupied blocks per context
system.l2.occ_blocks::1                   5090.361738                       # Average occupied blocks per context
system.l2.overall_accesses                     594451                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       75557.628509                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  54434.661433                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         295736                       # number of overall hits
system.l2.overall_miss_latency            22570197000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.502506                       # miss rate for overall accesses
system.l2.overall_misses                       298715                       # number of overall misses
system.l2.overall_mshr_hits                     15333                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       32988765695                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.019470                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  606025                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.915877                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        295504                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        26665                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       366522                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           333164                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         6688                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         589629                       # number of replacements
system.l2.sampled_refs                         606013                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      11109.846223                       # Cycle average of tags in use
system.l2.total_refs                           544139                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   550228937500                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           248402                       # number of writebacks
system.switch_cpus.dtb.data_accesses          4326978                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              4306851                       # DTB hits
system.switch_cpus.dtb.data_misses              20127                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          3637064                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              3616995                       # DTB read hits
system.switch_cpus.dtb.read_misses              20069                       # DTB read misses
system.switch_cpus.dtb.write_accesses          689914                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              689856                       # DTB write hits
system.switch_cpus.dtb.write_misses                58                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10020134                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10020129                       # ITB hits
system.switch_cpus.itb.fetch_misses                 5                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 81259319                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4821338                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         107786                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       148824                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        12779                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       192657                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         205227                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              4                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       149702                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       704790                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     16990651                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.590901                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.838179                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     14899316     87.69%     87.69% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       297672      1.75%     89.44% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       267216      1.57%     91.02% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       280959      1.65%     92.67% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       219726      1.29%     93.96% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       143523      0.84%     94.81% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       112167      0.66%     95.47% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        65282      0.38%     95.85% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       704790      4.15%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     16990651                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10039796                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3597948                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4152951                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        12776                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10039796                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      8529506                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000005                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000005                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.067111                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.067111                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      6838993                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            3                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        12564                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     30325288                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      6030565                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4057503                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1384271                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           12                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        63589                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        6809382                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            6778984                       # DTB hits
system.switch_cpus_1.dtb.data_misses            30398                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        6156939                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            6126564                       # DTB read hits
system.switch_cpus_1.dtb.read_misses            30375                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        652443                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            652420                       # DTB write hits
system.switch_cpus_1.dtb.write_misses              23                       # DTB write misses
system.switch_cpus_1.fetch.Branches            205227                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3030483                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7186427                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       301360                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             30588794                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        804487                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.009928                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3030483                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       107790                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.479784                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     18374922                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.664703                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.169162                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       14218988     77.38%     77.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          55059      0.30%     77.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         106329      0.58%     78.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          61575      0.34%     78.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         160513      0.87%     79.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          61112      0.33%     79.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         172587      0.94%     80.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         156854      0.85%     81.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        3381905     18.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     18374922                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               2296199                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         157903                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               41792                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.681343                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6920761                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           652443                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6602428                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11515006                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.846661                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5590017                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.557058                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11548158                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        17286                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       3865206                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      7413804                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2904145                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       800076                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     18659140                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      6268318                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      1954669                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     14084114                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        39250                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         2331                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1384271                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       100536                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      2528687                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1973                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         2160                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3815832                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       245072                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         2160                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         8307                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect         8979                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.483767                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.483767                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu       910694      5.68%      5.68% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         8173      0.05%      5.73% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%      5.73% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      4523980     28.21%     33.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     33.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     33.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      3277877     20.44%     54.37% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     54.37% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     54.37% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      6645957     41.44%     95.81% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       672104      4.19%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     16038785                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       170879                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.010654                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           29      0.02%      0.02% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          896      0.52%      0.54% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.54% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.54% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        90801     53.14%     53.68% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     53.68% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     53.68% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        77550     45.38%     99.06% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         1603      0.94%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     18374922                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.872863                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.524635                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     11908625     64.81%     64.81% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2214173     12.05%     76.86% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1762864      9.59%     86.45% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1136853      6.19%     92.64% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       630019      3.43%     96.07% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       259754      1.41%     97.48% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       253116      1.38%     98.86% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       125361      0.68%     99.54% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        84157      0.46%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     18374922                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.775903                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         18617348                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        16038785                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      8616620                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      1240131                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      7323010                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3030495                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3030483                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              12                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       329887                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores        77150                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      7413804                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       800076                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               20671121                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      5764978                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      9193394                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       123383                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      6544599                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       972604                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        19204                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     42558444                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     27268939                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     25820505                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3584759                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1384271                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      1096314                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     16627031                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      2787628                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 47098                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
