v 20140308 2
N 48500 67000 51000 67000 4
C 47300 66800 1 0 0 input-1.sym
{
T 47300 66600 5 10 0 0 0 0 1
device=INPUT
T 48500 67100 5 16 1 1 0 0 1
refdes=VMON
}
C 51000 66800 1 0 0 resistor-2.sym
{
T 51000 66600 5 10 0 0 0 0 1
device=RESISTOR
T 51000 66800 5 10 0 0 0 0 1
devmap=generic/R/0805
T 51095 67100 5 16 1 1 0 6 1
refdes=R?
T 52300 67100 5 16 1 1 0 0 1
value=100
}
C 53600 66800 1 270 0 capacitor-1.sym
{
T 53400 66800 5 10 0 0 270 0 1
device=CAPACITOR
T 53600 66800 5 10 0 0 0 0 1
devmap=generic/C/0805
T 54195 66400 5 16 1 1 0 0 1
refdes=C?
T 54200 65800 5 16 1 1 0 2 1
value=10n
}
N 52400 67000 60500 67000 4
N 54000 67000 54000 66800 4
C 53600 64400 1 0 0 agnd-1.sym
N 54000 65300 54000 65400 4
C 60500 66800 1 0 0 output-1.sym
{
T 60700 66600 5 10 0 0 0 0 1
device=OUTPUT
T 60500 67100 5 16 1 1 0 6 1
refdes=ADC_IN1
}
N 48500 63500 51000 63500 4
C 47300 63300 1 0 0 input-1.sym
{
T 47300 63100 5 10 0 0 0 0 1
device=INPUT
T 48500 63600 5 16 1 1 0 0 1
refdes=IMON
}
C 51000 63300 1 0 0 resistor-2.sym
{
T 51000 63100 5 10 0 0 0 0 1
device=RESISTOR
T 51000 63300 5 10 0 0 0 0 1
devmap=generic/R/0805
T 51095 63600 5 16 1 1 0 6 1
refdes=R?
T 52300 63600 5 16 1 1 0 0 1
value=100
}
C 53600 63300 1 270 0 capacitor-1.sym
{
T 53400 63300 5 10 0 0 270 0 1
device=CAPACITOR
T 53600 63300 5 10 0 0 0 0 1
devmap=generic/C/0805
T 54195 62900 5 16 1 1 0 0 1
refdes=C?
T 54200 62300 5 16 1 1 0 2 1
value=10n
}
N 52400 63500 60500 63500 4
N 54000 63500 54000 63300 4
C 53600 60900 1 0 0 agnd-1.sym
N 54000 61800 54000 61900 4
C 60500 63300 1 0 0 output-1.sym
{
T 60700 63100 5 10 0 0 0 0 1
device=OUTPUT
T 60500 63600 5 16 1 1 0 6 1
refdes=ADC_IN2
}
C 57900 66000 1 90 1 capacitor-1.sym
{
T 58100 66000 5 10 0 0 270 2 1
device=CAPACITOR
T 57900 66000 5 10 0 0 0 6 1
devmap=generic/C/0805
T 57305 65600 5 16 1 1 0 6 1
refdes=C?
T 57300 65000 5 16 1 1 0 8 1
value=DNP
}
N 57500 66000 57500 67000 4
N 57500 64600 57500 63500 4
N 48500 60000 51000 60000 4
C 47300 59800 1 0 0 input-1.sym
{
T 47300 59600 5 10 0 0 0 0 1
device=INPUT
T 48500 60100 5 16 1 1 0 0 1
refdes=OVP_REF
}
C 51000 59800 1 0 0 resistor-2.sym
{
T 51000 59600 5 10 0 0 0 0 1
device=RESISTOR
T 51000 59800 5 10 0 0 0 0 1
devmap=generic/R/0805
T 51095 60100 5 16 1 1 0 6 1
refdes=R?
T 52300 60100 5 16 1 1 0 0 1
value=100
}
C 53600 59800 1 270 0 capacitor-1.sym
{
T 53400 59800 5 10 0 0 270 0 1
device=CAPACITOR
T 53600 59800 5 10 0 0 0 0 1
devmap=generic/C/0805
T 54195 59400 5 16 1 1 0 0 1
refdes=C?
T 54200 58800 5 16 1 1 0 2 1
value=10n
}
N 52400 60000 60500 60000 4
N 54000 60000 54000 59800 4
C 53600 57400 1 0 0 agnd-1.sym
N 54000 58300 54000 58400 4
C 60500 59800 1 0 0 output-1.sym
{
T 60700 59600 5 10 0 0 0 0 1
device=OUTPUT
T 60500 60100 5 16 1 1 0 6 1
refdes=ADC_IN3
}
N 48500 56500 51000 56500 4
C 51000 56300 1 0 0 resistor-2.sym
{
T 51000 56100 5 10 0 0 0 0 1
device=RESISTOR
T 51000 56300 5 10 0 0 0 0 1
devmap=generic/R/0805
T 51095 56600 5 16 1 1 0 6 1
refdes=R?
T 52300 56600 5 16 1 1 0 0 1
value=100
}
C 53600 56300 1 270 0 capacitor-1.sym
{
T 53400 56300 5 10 0 0 270 0 1
device=CAPACITOR
T 53600 56300 5 10 0 0 0 0 1
devmap=generic/C/0805
T 54195 55900 5 16 1 1 0 0 1
refdes=C?
T 54200 55300 5 16 1 1 0 2 1
value=10n
}
N 52400 56500 60500 56500 4
N 54000 56500 54000 56300 4
C 53600 53900 1 0 0 agnd-1.sym
N 54000 54800 54000 54900 4
C 60500 56300 1 0 0 output-1.sym
{
T 60700 56100 5 10 0 0 0 0 1
device=OUTPUT
T 60500 56600 5 16 1 1 0 6 1
refdes=ADC_IN4
}
C 57900 59000 1 90 1 capacitor-1.sym
{
T 58100 59000 5 10 0 0 270 2 1
device=CAPACITOR
T 57900 59000 5 10 0 0 0 6 1
devmap=generic/C/0805
T 57305 58600 5 16 1 1 0 6 1
refdes=C?
T 57300 58000 5 16 1 1 0 8 1
value=DNP
}
N 57500 59000 57500 60000 4
N 57500 57600 57500 56500 4
N 48500 53000 51000 53000 4
C 47300 52800 1 0 0 input-1.sym
{
T 47300 52600 5 10 0 0 0 0 1
device=INPUT
T 48500 53100 5 16 1 1 0 0 1
refdes=OCP_REF
}
C 51000 52800 1 0 0 resistor-2.sym
{
T 51000 52600 5 10 0 0 0 0 1
device=RESISTOR
T 51000 52800 5 10 0 0 0 0 1
devmap=generic/R/0805
T 51095 53100 5 16 1 1 0 6 1
refdes=R?
T 52300 53100 5 16 1 1 0 0 1
value=100
}
C 53600 52800 1 270 0 capacitor-1.sym
{
T 53400 52800 5 10 0 0 270 0 1
device=CAPACITOR
T 53600 52800 5 10 0 0 0 0 1
devmap=generic/C/0805
T 54195 52400 5 16 1 1 0 0 1
refdes=C?
T 54200 51800 5 16 1 1 0 2 1
value=10n
}
N 52400 53000 60500 53000 4
N 54000 53000 54000 52800 4
C 53600 50400 1 0 0 agnd-1.sym
N 54000 51300 54000 51400 4
C 60500 52800 1 0 0 output-1.sym
{
T 60700 52600 5 10 0 0 0 0 1
device=OUTPUT
T 60500 53100 5 16 1 1 0 6 1
refdes=ADC_IN5
}
N 48500 49500 51000 49500 4
C 51000 49300 1 0 0 resistor-2.sym
{
T 51000 49100 5 10 0 0 0 0 1
device=RESISTOR
T 51000 49300 5 10 0 0 0 0 1
devmap=generic/R/0805
T 51095 49600 5 16 1 1 0 6 1
refdes=R?
T 52300 49600 5 16 1 1 0 0 1
value=100
}
C 53600 49300 1 270 0 capacitor-1.sym
{
T 53400 49300 5 10 0 0 270 0 1
device=CAPACITOR
T 53600 49300 5 10 0 0 0 0 1
devmap=generic/C/0805
T 54195 48900 5 16 1 1 0 0 1
refdes=C?
T 54200 48300 5 16 1 1 0 2 1
value=10n
}
N 52400 49500 60500 49500 4
N 54000 49500 54000 49300 4
C 53600 46900 1 0 0 agnd-1.sym
N 54000 47800 54000 47900 4
C 60500 49300 1 0 0 output-1.sym
{
T 60700 49100 5 10 0 0 0 0 1
device=OUTPUT
T 60500 49600 5 16 1 1 0 6 1
refdes=ADC_IN6
}
C 57900 52000 1 90 1 capacitor-1.sym
{
T 58100 52000 5 10 0 0 270 2 1
device=CAPACITOR
T 57900 52000 5 10 0 0 0 6 1
devmap=generic/C/0805
T 57305 51600 5 16 1 1 0 6 1
refdes=C?
T 57300 51000 5 16 1 1 0 8 1
value=DNP
}
N 57500 52000 57500 53000 4
N 57500 50600 57500 49500 4
N 48500 46000 51000 46000 4
C 47300 45800 1 0 0 input-1.sym
{
T 47300 45600 5 10 0 0 0 0 1
device=INPUT
T 48500 46100 5 16 1 1 0 0 1
refdes=VREF
}
C 51000 45800 1 0 0 resistor-2.sym
{
T 51000 45600 5 10 0 0 0 0 1
device=RESISTOR
T 51000 45800 5 10 0 0 0 0 1
devmap=generic/R/0805
T 51095 46100 5 16 1 1 0 6 1
refdes=R?
T 52300 46100 5 16 1 1 0 0 1
value=100
}
C 53600 45800 1 270 0 capacitor-1.sym
{
T 53400 45800 5 10 0 0 270 0 1
device=CAPACITOR
T 53600 45800 5 10 0 0 0 0 1
devmap=generic/C/0805
T 54195 45400 5 16 1 1 0 0 1
refdes=C?
T 54200 44800 5 16 1 1 0 2 1
value=10n
}
N 52400 46000 60500 46000 4
N 54000 46000 54000 45800 4
C 53600 43400 1 0 0 agnd-1.sym
N 54000 44300 54000 44400 4
C 60500 45800 1 0 0 output-1.sym
{
T 60700 45600 5 10 0 0 0 0 1
device=OUTPUT
T 60500 46100 5 16 1 1 0 6 1
refdes=ADC_IN7
}
N 48500 42500 51000 42500 4
C 47300 42300 1 0 0 input-1.sym
{
T 47300 42100 5 10 0 0 0 0 1
device=INPUT
T 48500 42600 5 16 1 1 0 0 1
refdes=IREF
}
C 51000 42300 1 0 0 resistor-2.sym
{
T 51000 42100 5 10 0 0 0 0 1
device=RESISTOR
T 51000 42300 5 10 0 0 0 0 1
devmap=generic/R/0805
T 51095 42600 5 16 1 1 0 6 1
refdes=R?
T 52300 42600 5 16 1 1 0 0 1
value=100
}
C 53600 42300 1 270 0 capacitor-1.sym
{
T 53400 42300 5 10 0 0 270 0 1
device=CAPACITOR
T 53600 42300 5 10 0 0 0 0 1
devmap=generic/C/0805
T 54195 41900 5 16 1 1 0 0 1
refdes=C?
T 54200 41300 5 16 1 1 0 2 1
value=10n
}
N 52400 42500 60500 42500 4
N 54000 42500 54000 42300 4
C 53600 39900 1 0 0 agnd-1.sym
N 54000 40800 54000 40900 4
C 60500 42300 1 0 0 output-1.sym
{
T 60700 42100 5 10 0 0 0 0 1
device=OUTPUT
T 60500 42600 5 16 1 1 0 6 1
refdes=ADC_IN8
}
C 57900 45000 1 90 1 capacitor-1.sym
{
T 58100 45000 5 10 0 0 270 2 1
device=CAPACITOR
T 57900 45000 5 10 0 0 0 6 1
devmap=generic/C/0805
T 57305 44600 5 16 1 1 0 6 1
refdes=C?
T 57300 44000 5 16 1 1 0 8 1
value=DNP
}
N 57500 45000 57500 46000 4
N 57500 43600 57500 42500 4
C 48100 54900 1 0 0 agnd-1.sym
N 48500 55800 48500 56500 4
C 48100 47900 1 0 0 agnd-1.sym
N 48500 48800 48500 49500 4
