wb_dma_ch_pri_enc/wire_pri27_out -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 0.186336 -3.167068 -3.079298 0.249865 -1.450346 1.415445 0.102199 1.387391 -2.239305 0.078150 -1.551397 -1.453996 -3.571573 -1.143845 -2.588481 0.634607 2.123940 2.492811 0.353456 0.761609
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_ch_sel/always_5/stmt_1/expr_1 -3.207739 0.176605 -1.855279 0.935016 0.985687 0.024836 0.561482 1.573362 -1.603947 -4.698716 -2.826431 2.277689 -1.072479 0.161357 -1.632471 1.646038 -1.140127 0.652493 -1.867565 1.075136
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 -0.954854 -1.337532 0.128328 2.919420 0.675467 0.421262 0.740698 -0.301394 3.906684 0.053042 1.691695 2.062610 1.747439 -0.384377 2.778122 -1.333776 -1.177133 -3.115241 0.635553 2.512483
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 -0.073303 -1.023785 0.093328 3.102826 0.907304 1.687712 -1.205713 -3.870616 -3.013779 1.733230 1.011390 2.967308 -0.006522 -0.840350 1.482046 1.209342 1.384224 0.806113 2.680921 1.836463
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.563020 -2.257883 1.076242 3.091090 1.743307 1.314376 1.654897 -2.832541 -2.296927 2.092272 2.305410 0.754359 -2.039976 -1.349057 1.130357 1.108019 1.600419 2.986800 2.127994 0.639977
wb_dma_ch_rf/assign_1_ch_adr0 -1.210482 -1.913958 2.780284 3.053672 2.687157 -0.939275 3.860699 0.982820 0.201998 0.240507 3.652139 -0.789150 0.044804 1.538455 2.502698 -0.619345 -1.559587 1.517656 -0.489447 -0.501463
wb_dma_ch_rf/reg_ch_busy -2.976822 -0.477129 -0.571692 0.706771 -0.602922 0.544430 1.420483 0.045925 5.749376 -0.022903 1.482739 3.499626 2.060475 -1.110337 1.502173 -0.911799 -1.688319 -1.796038 -0.866183 2.427143
wb_dma_wb_slv/always_5 4.309539 -0.862281 -0.034688 1.872012 -1.168116 1.973357 1.801446 3.595374 0.882962 -2.985226 0.974012 -0.225249 -1.014244 -0.662594 3.057378 0.889311 -1.071964 0.333985 -2.087242 -2.078768
wb_dma_wb_slv/always_4 7.455451 -1.321592 -0.226211 1.780732 -0.361240 -0.952291 2.778883 4.851125 -3.489136 -2.313629 -0.710839 -3.763284 -1.103964 0.553722 1.819608 -1.706674 -0.075238 1.112077 -2.489365 0.631931
wb_dma_wb_slv/always_3 2.234479 -0.288934 3.562625 2.158107 -1.580127 1.494430 1.666648 -2.717535 -4.186338 1.105487 -1.263148 0.020101 3.022762 0.821208 1.499792 0.379384 4.868046 -0.227657 -0.841833 -0.299800
wb_dma_wb_slv/always_1 5.130306 -0.697364 -0.959033 2.149822 3.108787 0.022699 2.181817 4.087330 -5.227658 -0.411716 -2.012649 -0.932147 1.407450 2.144582 3.493824 -0.287601 -1.013034 -3.582419 -5.181823 1.721528
wb_dma_ch_sel/always_44/case_1/cond 1.737094 -2.481025 2.641247 3.522760 2.138831 -0.634247 3.636435 0.752115 -1.128325 0.413899 3.444981 -2.351384 -0.741810 0.857304 2.746634 -1.165670 -0.108887 1.122041 0.531968 0.122633
wb_dma_rf/wire_ch0_csr 0.107047 4.970003 -0.599007 -2.175968 1.791515 1.385467 5.246413 2.151355 2.343801 -0.854109 -3.504617 0.495168 3.270512 -0.474755 -1.931208 3.181674 0.152215 -1.571858 -4.156915 0.354453
wb_dma_de/wire_done 0.187027 1.251529 -3.265721 -0.354207 1.285706 1.113613 0.349694 -1.302284 0.578713 -1.069630 -2.941159 2.724337 -1.037125 -1.525335 -0.947374 2.658710 0.884962 1.503174 -0.113364 0.547516
wb_dma_ch_pri_enc/wire_pri11_out -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 -0.716980 2.097268 -3.948939 -2.076649 -0.879066 1.687589 -1.425576 -0.846377 3.039572 -0.895997 -1.264964 4.016349 2.302979 0.529947 -1.602108 3.197320 -0.198699 -0.019493 1.501869 0.749765
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 -0.206538 -0.813833 -1.977171 0.669527 -0.433730 2.194137 0.201087 -2.394425 0.955057 0.446165 2.130177 2.709464 0.692762 -0.489287 -0.992434 1.678337 1.838647 1.370426 4.406663 0.981519
wb_dma_de/always_13/stmt_1 -3.094892 0.346846 -0.095005 0.951508 1.809159 0.673681 1.999935 -1.228890 -1.910688 -1.959092 -3.051419 1.527241 -1.416947 -1.147120 -1.744054 1.526134 1.420642 1.526648 -1.833834 -0.263387
wb_dma_de/always_4/if_1 -0.000554 0.807819 -2.782805 1.395896 1.332911 1.240950 0.593712 -0.635017 1.112791 -2.301771 -2.291182 4.269949 -0.372946 -1.411430 0.812236 2.394027 -0.358096 0.995647 -0.937866 0.671185
wb_dma_ch_arb/input_req 3.599100 2.740404 1.931572 0.039844 0.419658 0.997140 1.359985 -5.136248 -1.498744 -0.658228 0.830412 1.394743 0.058973 -2.520514 0.845542 0.676074 3.613929 1.857577 2.914971 0.442856
wb_dma_ch_pri_enc/wire_pri20_out -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.352182 0.442773 1.035784 2.396914 2.006183 1.354625 3.867239 1.516766 2.030102 -3.007268 1.947255 1.573902 0.223405 0.195812 3.371742 2.546993 -1.540511 1.401554 -1.138460 -1.840642
wb_dma_ch_rf/always_26/if_1/if_1 -1.773649 -0.130782 0.800157 0.934089 -0.504851 2.053976 0.240054 -1.428569 -2.667104 -1.263877 -4.336808 1.935202 -1.406358 -2.536274 -0.505493 1.375747 2.932377 -0.152463 -3.782081 -2.645386
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 0.380040 -2.998127 -2.605489 0.990393 1.676189 -0.742051 -0.182931 2.855381 1.532525 2.055094 1.444497 -1.576094 -2.078463 0.231165 0.742069 -0.360504 -2.370481 -0.163819 0.391109 0.603940
wb_dma_ch_sel/assign_145_req_p0/expr_1 1.982749 0.514419 0.244141 0.942706 -0.912626 1.495439 3.077095 0.948294 0.343455 -4.117295 0.387454 2.144197 -0.717055 -1.530420 0.989515 1.006692 0.569732 2.918467 -1.575883 -1.591159
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.123571 -1.116183 -2.329396 1.795518 0.978986 2.374968 1.401649 -1.287801 1.842055 -0.383099 0.888203 2.432792 -1.239089 -1.583706 0.245286 2.599692 0.954543 1.833442 2.457649 0.276177
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 -0.206908 -1.675969 -2.099197 1.923076 1.156998 -0.412666 -0.029366 2.862951 1.616589 -2.674026 -0.547907 -1.332130 -2.058233 0.267710 -0.267371 -0.087866 -2.006214 -1.090291 0.762876 0.714912
wb_dma_ch_sel/wire_ch_sel -1.221677 3.171209 2.902776 -0.116630 1.154270 0.571499 3.742558 -3.441443 -1.557676 -2.451191 0.707602 4.296188 1.833270 -1.879165 0.921732 -0.687287 1.771866 0.713122 -2.147258 1.671443
wb_dma_rf/inst_u19 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_rf/inst_u18 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_rf/inst_u17 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_rf/inst_u16 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_rf/inst_u15 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_rf/inst_u14 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_rf/inst_u13 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_rf/inst_u12 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_rf/inst_u11 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_rf/inst_u10 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 1.797216 0.732905 -2.518505 1.579570 0.638395 -1.541757 0.333680 -0.796877 1.829500 0.103044 -0.802511 4.565599 4.291925 3.635292 0.208619 -0.970601 -2.604634 3.657802 -0.946064 -3.056482
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 2.286587 -1.505051 0.680380 4.008951 1.174361 -2.395698 2.739840 0.196501 1.039794 -1.676946 -1.403454 -4.005967 -2.682145 0.250760 -1.091882 -1.800850 0.918622 5.616942 3.283586 0.050310
wb_dma/input_wb1_ack_i 1.911421 1.367316 -0.197011 1.791281 1.758019 0.553723 -2.230922 -1.258577 0.648269 -0.138759 -1.973939 0.823321 -0.571012 0.225510 2.413915 1.310409 -0.747754 -0.885051 -0.284198 -1.099797
wb_dma/wire_slv0_we 1.766787 0.465975 2.821337 0.415264 -2.916400 1.054973 1.207485 -2.576194 -3.322309 0.103198 -1.091754 2.372564 3.553948 0.326543 1.416486 0.726276 4.208461 1.051196 -1.890664 -0.929444
wb_dma_ch_rf/reg_ch_sz_inf -1.943313 -0.986759 -2.784344 -0.486042 -0.403176 0.518961 0.116471 2.095933 3.571207 -0.035595 -0.132198 1.519932 -0.458780 -0.412273 -0.294536 1.075632 -2.060724 0.222885 -1.082552 0.125363
wb_dma_ch_rf -0.856523 0.596468 2.975043 0.184179 -1.973725 -0.358924 1.668467 0.140884 -3.290958 -2.313748 0.367223 1.662194 2.468564 1.099431 -0.271164 -0.583488 0.549789 1.856043 -2.462311 -0.390184
wb_dma_ch_sel/wire_gnt_p1_d -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 -0.699912 -0.728097 -3.885737 -2.593785 -2.663768 0.808516 0.809014 0.251931 0.357338 -1.161855 -0.239675 2.485027 -0.697608 -1.051239 -3.177830 0.558797 2.016019 3.760253 0.545034 1.631554
wb_dma_ch_sel/input_ch1_txsz 0.871781 -1.878745 -3.744380 1.295827 1.940782 1.215378 -1.276370 0.866744 -1.699051 2.106272 -3.397575 -1.902204 -2.308118 0.242151 -1.086166 1.885727 0.482697 -1.245436 0.166756 1.290900
wb_dma/wire_ch3_txsz 0.836287 -1.974133 -1.924713 2.312228 1.476867 1.667711 2.054177 -1.224742 -0.469066 -0.057569 -0.003447 0.901428 -2.497010 -1.816115 -0.216954 1.286625 2.071936 2.441641 1.657606 0.587727
wb_dma_ch_sel/assign_7_pri2 0.123571 -1.116183 -2.329396 1.795518 0.978986 2.374968 1.401649 -1.287801 1.842055 -0.383099 0.888203 2.432792 -1.239089 -1.583706 0.245286 2.599692 0.954543 1.833442 2.457649 0.276177
wb_dma_ch_pri_enc/inst_u30 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma/assign_3_dma_nd 2.134521 1.034735 -1.573528 1.001793 0.342508 3.046256 2.019110 -0.504011 2.009780 -2.421162 1.324899 3.413129 0.502923 -0.704560 1.276254 4.092045 0.332876 2.262449 1.742600 -1.287954
wb_dma_ch_rf/assign_6_pointer 2.956535 -2.299670 -4.416554 0.199648 3.001249 -2.982612 1.767529 -0.181074 -1.419284 1.489051 1.858492 1.844488 -0.159830 -0.023247 -1.022302 -3.980103 1.441741 2.021150 2.130041 3.248395
wb_dma_ch_rf/wire_ch_adr0_dewe 0.848500 -1.936230 1.242515 3.045556 1.236122 0.644269 2.674466 1.598047 0.569500 -1.304153 1.529593 -0.971312 -1.685686 -0.659885 2.290055 -0.228741 -0.544906 0.341627 -0.865918 -0.831237
wb_dma_ch_pri_enc/always_2/if_1/cond -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond -0.416367 -2.419766 -0.939701 2.414040 2.934182 -0.631828 2.557847 -1.887172 0.688040 1.129316 -0.169760 -0.875932 -2.583289 -1.754873 -0.848690 -1.543384 2.259869 1.318719 1.894426 1.155019
wb_dma_ch_sel/input_ch0_txsz -0.521900 -0.659085 -3.959297 -2.320938 -1.716459 0.862849 1.085086 1.519158 1.078996 -1.389382 -1.840954 0.942252 -1.977036 -1.295917 -3.100428 1.413780 1.222638 3.376354 -0.793226 0.089176
wb_dma_ch_sel/always_2 2.134521 1.034735 -1.573528 1.001793 0.342508 3.046256 2.019110 -0.504011 2.009780 -2.421162 1.324899 3.413129 0.502923 -0.704560 1.276254 4.092045 0.332876 2.262449 1.742600 -1.287954
wb_dma_ch_sel/always_3 1.809803 0.698668 -2.032507 -1.233565 -0.426630 2.324859 1.651178 -2.147731 -0.512867 -0.322276 1.038807 1.611183 -0.084795 -0.546080 -2.013563 2.972725 3.152066 3.777986 3.492826 -0.353955
wb_dma_rf/input_de_txsz_we 2.681539 0.173394 -4.756190 -2.771273 -0.850479 1.427877 1.067725 2.016425 2.556393 -0.233743 -1.331448 0.337757 -1.743980 -1.682226 -1.285114 1.939505 0.592216 1.472108 -0.751018 0.049017
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.563020 -2.257883 1.076242 3.091090 1.743307 1.314376 1.654897 -2.832541 -2.296927 2.092272 2.305410 0.754359 -2.039976 -1.349057 1.130357 1.108019 1.600419 2.986800 2.127994 0.639977
wb_dma_ch_sel/assign_145_req_p0 1.982749 0.514419 0.244141 0.942706 -0.912626 1.495439 3.077095 0.948294 0.343455 -4.117295 0.387454 2.144197 -0.717055 -1.530420 0.989515 1.006692 0.569732 2.918467 -1.575883 -1.591159
wb_dma_de/always_3/if_1/if_1/cond 2.485586 -1.708780 -0.396444 1.277301 -3.041441 2.287526 -0.713082 2.271897 1.108613 -1.394732 2.039625 -0.123768 -0.392189 -0.456490 1.163288 0.478789 -0.593454 -0.115452 0.953242 -1.548111
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.563020 -2.257883 1.076242 3.091090 1.743307 1.314376 1.654897 -2.832541 -2.296927 2.092272 2.305410 0.754359 -2.039976 -1.349057 1.130357 1.108019 1.600419 2.986800 2.127994 0.639977
wb_dma_rf/always_1/case_1 -1.522530 -2.321106 -2.966948 1.040822 1.129066 -1.930194 -1.506772 4.292670 2.521172 0.510556 0.760384 1.754363 2.405364 4.717457 2.938055 1.822920 -3.477376 -1.823416 -1.082951 -0.622090
wb_dma_rf/always_2/if_1/if_1/stmt_1 0.048899 -3.613477 -1.463271 3.971776 -0.241515 -0.641819 0.313429 2.692178 2.399914 -2.415008 -1.767649 -0.037152 -1.339616 -0.768436 1.837468 -1.390857 -1.009037 -1.774266 -1.562330 0.823064
wb_dma_ch_sel/assign_99_valid/expr_1 0.162042 0.223655 3.372252 1.202750 -2.669725 1.123573 2.685668 0.819684 -2.448658 -4.401039 2.902460 1.836527 1.177577 0.542176 0.459758 -0.173774 0.346062 3.727916 -0.775716 -1.733831
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.352182 0.442773 1.035784 2.396914 2.006183 1.354625 3.867239 1.516766 2.030102 -3.007268 1.947255 1.573902 0.223405 0.195812 3.371742 2.546993 -1.540511 1.401554 -1.138460 -1.840642
wb_dma_wb_slv/reg_slv_adr 5.130306 -0.697364 -0.959033 2.149822 3.108787 0.022699 2.181817 4.087330 -5.227658 -0.411716 -2.012649 -0.932147 1.407450 2.144582 3.493824 -0.287601 -1.013034 -3.582419 -5.181823 1.721528
wb_dma_ch_sel/assign_8_pri2 0.123571 -1.116183 -2.329396 1.795518 0.978986 2.374968 1.401649 -1.287801 1.842055 -0.383099 0.888203 2.432792 -1.239089 -1.583706 0.245286 2.599692 0.954543 1.833442 2.457649 0.276177
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond -1.943313 -0.986759 -2.784344 -0.486042 -0.403176 0.518961 0.116471 2.095933 3.571207 -0.035595 -0.132198 1.519932 -0.458780 -0.412273 -0.294536 1.075632 -2.060724 0.222885 -1.082552 0.125363
wb_dma_wb_mast/wire_wb_cyc_o -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 0.331622 -3.920218 -0.997728 1.951467 -0.996703 0.712677 -1.049758 0.233870 0.860877 3.366578 1.341256 -1.551667 -1.083157 -0.180816 0.447565 0.177245 0.289074 0.230109 2.058439 0.315449
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma/wire_paused -0.206908 -1.675969 -2.099197 1.923076 1.156998 -0.412666 -0.029366 2.862951 1.616589 -2.674026 -0.547907 -1.332130 -2.058233 0.267710 -0.267371 -0.087866 -2.006214 -1.090291 0.762876 0.714912
wb_dma_ch_rf/always_8/stmt_1/expr_1 -2.976822 -0.477129 -0.571692 0.706771 -0.602922 0.544430 1.420483 0.045925 5.749376 -0.022903 1.482739 3.499626 2.060475 -1.110337 1.502173 -0.911799 -1.688319 -1.796038 -0.866183 2.427143
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma/wire_ch1_adr1 0.339260 -1.216178 -1.886202 0.661613 -0.767434 1.512515 -1.035388 -0.600458 0.799814 0.874614 1.913421 1.274299 1.180911 0.670708 -0.401546 0.703970 0.512243 -0.561401 3.496525 1.018285
wb_dma_ch_rf/always_6/if_1/if_1/block_1 0.256772 3.969205 1.459664 -0.837657 1.041956 -0.227036 1.319781 -1.525352 -2.085361 -5.561816 0.623027 1.244259 1.173372 1.240644 -1.421856 0.678842 0.751791 0.814000 2.405264 0.838699
wb_dma_ch_arb/always_2/block_1/case_1/if_3 0.473289 -1.822327 0.137294 2.272197 0.004310 2.058237 0.917490 -3.137094 -2.566418 1.232469 2.763159 1.833171 -0.494169 -0.876015 0.053001 0.882289 2.664081 2.747783 3.685650 1.007782
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.028719 0.993854 1.172796 0.640312 -1.385028 2.619883 1.516466 1.629367 0.595140 -2.704349 2.350128 0.302753 0.837637 0.093278 2.124409 2.158397 -0.297491 0.613916 0.373659 -2.687816
wb_dma_ch_arb/always_2/block_1/case_1/if_1 4.720415 1.147538 1.411042 0.437431 -1.710422 2.723550 1.321406 -1.875726 -1.858842 -1.178543 2.664721 1.450145 0.348404 -1.487912 1.176318 1.214116 2.397840 2.798975 2.136440 -1.466514
wb_dma_ch_arb/always_2/block_1/case_1/if_4 -0.563020 -2.257883 1.076242 3.091090 1.743307 1.314376 1.654897 -2.832541 -2.296927 2.092272 2.305410 0.754359 -2.039976 -1.349057 1.130357 1.108019 1.600419 2.986800 2.127994 0.639977
wb_dma_ch_sel/always_39/case_1/stmt_4 0.123571 -1.116183 -2.329396 1.795518 0.978986 2.374968 1.401649 -1.287801 1.842055 -0.383099 0.888203 2.432792 -1.239089 -1.583706 0.245286 2.599692 0.954543 1.833442 2.457649 0.276177
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 4.028719 0.993854 1.172796 0.640312 -1.385028 2.619883 1.516466 1.629367 0.595140 -2.704349 2.350128 0.302753 0.837637 0.093278 2.124409 2.158397 -0.297491 0.613916 0.373659 -2.687816
wb_dma_ch_pri_enc/wire_pri14_out -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_sel/always_39/case_1/stmt_1 2.134521 1.034735 -1.573528 1.001793 0.342508 3.046256 2.019110 -0.504011 2.009780 -2.421162 1.324899 3.413129 0.502923 -0.704560 1.276254 4.092045 0.332876 2.262449 1.742600 -1.287954
wb_dma_rf/wire_ch6_csr -0.154357 2.540948 1.397290 -1.436386 0.628946 0.418311 2.382595 -1.496390 -2.517252 -1.288646 -0.238095 0.540842 0.438769 0.201932 -1.989765 1.492990 1.375465 3.486118 -0.195524 -1.435321
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 4.404344 0.431641 -2.602394 0.608841 0.815981 1.616858 1.280900 2.871012 1.882705 -1.498538 -0.145878 1.233936 0.082300 0.312196 2.999894 3.029557 -1.580890 0.320432 -1.484684 -1.010828
wb_dma_wb_if/input_wb_we_i 4.566747 0.535707 -0.819534 3.064387 1.717911 1.709531 -0.136069 2.213754 0.467728 -0.917050 -4.669170 -3.073803 -0.784588 1.280014 1.086868 2.968073 -1.731500 -0.431291 -1.704798 -5.458607
wb_dma_ch_sel/assign_141_req_p0 1.982749 0.514419 0.244141 0.942706 -0.912626 1.495439 3.077095 0.948294 0.343455 -4.117295 0.387454 2.144197 -0.717055 -1.530420 0.989515 1.006692 0.569732 2.918467 -1.575883 -1.591159
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.977958 2.748055 1.547833 -0.017113 3.615915 2.005695 3.900469 0.428404 1.831199 -1.084909 2.336358 -0.384346 0.989514 0.617462 2.307034 4.115687 -0.955628 -0.313911 0.483139 -2.022491
wb_dma_ch_sel_checker 1.602756 -3.166283 -1.392753 2.598460 1.194023 0.294577 0.673182 0.846115 -2.030401 1.274283 -0.570029 -1.575079 -2.582558 -0.527977 0.487311 -0.636103 0.871492 0.682357 -0.070999 0.827491
wb_dma_ch_rf/reg_ch_dis -1.227116 1.133661 0.687804 0.667944 0.241737 1.234000 2.375272 -1.223168 -2.076698 -3.656191 -3.418502 2.067374 -1.648370 -2.494075 -1.244024 0.989493 2.274868 2.026845 -3.010631 -1.430642
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 0.167098 -2.095910 -2.280831 2.154518 1.714002 -0.354886 1.825396 -2.795322 1.108828 0.345845 0.485067 1.276112 -0.085339 -0.807625 -1.872169 -2.188943 3.236256 0.945613 4.167113 2.041018
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.028719 0.993854 1.172796 0.640312 -1.385028 2.619883 1.516466 1.629367 0.595140 -2.704349 2.350128 0.302753 0.837637 0.093278 2.124409 2.158397 -0.297491 0.613916 0.373659 -2.687816
wb_dma_ch_rf/wire_pointer_we 0.331622 -3.920218 -0.997728 1.951467 -0.996703 0.712677 -1.049758 0.233870 0.860877 3.366578 1.341256 -1.551667 -1.083157 -0.180816 0.447565 0.177245 0.289074 0.230109 2.058439 0.315449
wb_dma_wb_slv/always_3/stmt_1 2.234479 -0.288934 3.562625 2.158107 -1.580127 1.494430 1.666648 -2.717535 -4.186338 1.105487 -1.263148 0.020101 3.022762 0.821208 1.499792 0.379384 4.868046 -0.227657 -0.841833 -0.299800
wb_dma_ch_rf/always_2/if_1/if_1 0.167098 -2.095910 -2.280831 2.154518 1.714002 -0.354886 1.825396 -2.795322 1.108828 0.345845 0.485067 1.276112 -0.085339 -0.807625 -1.872169 -2.188943 3.236256 0.945613 4.167113 2.041018
wb_dma_pri_enc_sub/assign_1_pri_out -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_sel/input_ch0_adr0 1.503155 -2.315807 1.134497 2.951207 2.684330 0.372160 4.816067 3.272529 -0.838026 -0.161017 1.782007 -3.357564 -0.805217 1.979196 1.126545 0.377920 -1.095399 1.653430 -1.045258 -1.341298
wb_dma_ch_sel/input_ch0_adr1 2.485586 -1.708780 -0.396444 1.277301 -3.041441 2.287526 -0.713082 2.271897 1.108613 -1.394732 2.039625 -0.123768 -0.392189 -0.456490 1.163288 0.478789 -0.593454 -0.115452 0.953242 -1.548111
wb_dma_wb_slv/assign_4 3.233255 -0.213002 -0.006432 1.941321 -0.137149 1.648976 -1.213726 1.704220 4.467070 0.881093 3.461792 -1.815647 0.229795 2.304915 3.214123 -0.213638 -1.083520 -2.299527 2.677483 0.820135
wb_dma_wb_mast/input_wb_data_i 3.574759 -0.709498 -0.886067 -0.235974 4.081292 -0.652514 4.154050 -0.801104 0.122971 1.587371 -1.051724 -4.137990 -2.704234 -0.831780 -0.671510 -0.335847 3.721732 0.530051 0.671808 -1.070510
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 0.473289 -1.822327 0.137294 2.272197 0.004310 2.058237 0.917490 -3.137094 -2.566418 1.232469 2.763159 1.833171 -0.494169 -0.876015 0.053001 0.882289 2.664081 2.747783 3.685650 1.007782
wb_dma_de/wire_adr1_cnt_next1 -0.708043 -0.517463 -1.941591 0.021369 -0.707828 3.708269 -0.808143 1.485378 -0.535306 -0.095577 1.999333 0.677959 2.835114 2.871016 -2.218868 3.510123 -0.286561 -1.881358 3.536330 -0.751789
wb_dma_ch_sel/inst_u2 -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_ch_sel/inst_u1 1.690869 1.106746 1.781364 -0.697675 0.345638 2.822622 3.773818 -3.053586 -2.590308 -0.885115 3.362123 0.727960 1.323020 -0.672599 -1.889865 1.182184 4.376044 1.173935 3.300038 -1.373170
wb_dma_ch_sel/inst_u0 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma/wire_adr0 1.737094 -2.481025 2.641247 3.522760 2.138831 -0.634247 3.636435 0.752115 -1.128325 0.413899 3.444981 -2.351384 -0.741810 0.857304 2.746634 -1.165670 -0.108887 1.122041 0.531968 0.122633
wb_dma/wire_adr1 2.314227 -1.752020 -1.323642 1.040005 -4.156501 2.367657 -1.856960 0.502854 0.249257 -1.422654 1.956640 1.467713 0.484268 -0.661339 0.013103 -0.427587 1.011077 -0.128540 2.712646 0.006509
wb_dma_ch_sel/assign_131_req_p0/expr_1 3.337147 2.215366 1.644819 -0.890934 -2.593269 1.830482 1.690318 -1.762731 0.336290 -2.119519 2.904725 3.521803 0.645115 -2.771744 1.607545 0.274838 1.189541 3.396132 0.158233 -1.186786
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.563020 -2.257883 1.076242 3.091090 1.743307 1.314376 1.654897 -2.832541 -2.296927 2.092272 2.305410 0.754359 -2.039976 -1.349057 1.130357 1.108019 1.600419 2.986800 2.127994 0.639977
wb_dma_ch_rf/assign_18_pointer_we 0.331622 -3.920218 -0.997728 1.951467 -0.996703 0.712677 -1.049758 0.233870 0.860877 3.366578 1.341256 -1.551667 -1.083157 -0.180816 0.447565 0.177245 0.289074 0.230109 2.058439 0.315449
wb_dma_ch_sel/wire_req_p0 2.910688 1.920217 1.834435 -1.344519 -0.462664 1.551020 2.721217 -4.309890 0.081435 -0.561977 2.784174 0.580474 -0.217098 -2.836658 -0.385092 0.221109 4.353456 1.868112 3.475309 -0.306715
wb_dma_ch_sel/wire_req_p1 -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma/wire_ndnr 1.809803 0.698668 -2.032507 -1.233565 -0.426630 2.324859 1.651178 -2.147731 -0.512867 -0.322276 1.038807 1.611183 -0.084795 -0.546080 -2.013563 2.972725 3.152066 3.777986 3.492826 -0.353955
wb_dma_de/reg_mast0_drdy_r 2.116267 -1.284394 -0.478230 0.078007 1.048302 2.079936 2.608281 0.535503 -2.147679 0.621812 -0.218160 -3.493829 -4.568703 -1.792433 -0.796651 2.343206 2.276352 2.666381 0.137582 -1.217151
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 -1.210482 -1.913958 2.780284 3.053672 2.687157 -0.939275 3.860699 0.982820 0.201998 0.240507 3.652139 -0.789150 0.044804 1.538455 2.502698 -0.619345 -1.559587 1.517656 -0.489447 -0.501463
wb_dma_ch_sel/assign_137_req_p0 1.982749 0.514419 0.244141 0.942706 -0.912626 1.495439 3.077095 0.948294 0.343455 -4.117295 0.387454 2.144197 -0.717055 -1.530420 0.989515 1.006692 0.569732 2.918467 -1.575883 -1.591159
wb_dma_rf/wire_pointer2 1.602756 -3.166283 -1.392753 2.598460 1.194023 0.294577 0.673182 0.846115 -2.030401 1.274283 -0.570029 -1.575079 -2.582558 -0.527977 0.487311 -0.636103 0.871492 0.682357 -0.070999 0.827491
wb_dma_rf/wire_pointer3 -0.416367 -2.419766 -0.939701 2.414040 2.934182 -0.631828 2.557847 -1.887172 0.688040 1.129316 -0.169760 -0.875932 -2.583289 -1.754873 -0.848690 -1.543384 2.259869 1.318719 1.894426 1.155019
wb_dma_rf/wire_pointer0 2.718721 -1.509549 -4.246897 -0.701199 1.712349 -2.795113 0.173583 0.267788 -2.222407 0.634121 2.916834 3.055698 -0.860449 -0.343534 -0.118801 -2.443140 -0.254824 3.265439 1.700086 3.500057
wb_dma_rf/wire_pointer1 0.836287 -1.974133 -1.924713 2.312228 1.476867 1.667711 2.054177 -1.224742 -0.469066 -0.057569 -0.003447 0.901428 -2.497010 -1.816115 -0.216954 1.286625 2.071936 2.441641 1.657606 0.587727
wb_dma_rf/wire_sw_pointer0 -1.882054 -3.636468 -0.639792 2.815657 -0.523638 2.029325 -1.412403 1.239661 -0.257035 1.182234 0.820252 1.077885 -0.162586 0.173527 1.662383 0.428432 -0.300253 -2.799229 -0.304484 -0.238400
wb_dma_de/always_21/stmt_1 2.116267 -1.284394 -0.478230 0.078007 1.048302 2.079936 2.608281 0.535503 -2.147679 0.621812 -0.218160 -3.493829 -4.568703 -1.792433 -0.796651 2.343206 2.276352 2.666381 0.137582 -1.217151
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 1.673686 -1.496472 -3.347543 -1.307956 -1.999576 2.109477 0.850060 -0.187951 -3.833885 -1.042396 -0.343315 0.265833 -1.768047 0.163126 -3.073407 2.508387 4.264887 4.964308 2.451036 1.191164
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 3.239494 -0.886576 -3.967672 0.301941 0.454399 0.742948 1.721923 3.124252 0.781945 -0.632318 -2.101271 0.982097 -1.383498 -0.738054 0.749356 0.840742 -0.835588 1.520650 -3.250302 -0.051207
wb_dma_ch_arb/input_advance 2.134521 1.034735 -1.573528 1.001793 0.342508 3.046256 2.019110 -0.504011 2.009780 -2.421162 1.324899 3.413129 0.502923 -0.704560 1.276254 4.092045 0.332876 2.262449 1.742600 -1.287954
wb_dma_de/always_7/stmt_1 -0.340374 1.526298 -3.160691 -3.067250 -0.737984 1.532091 1.171080 0.591377 3.845398 -1.186164 -0.250302 1.553384 -0.321766 -0.891544 -2.048387 3.216119 0.082491 2.098645 0.732629 -0.946522
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 -0.563020 -2.257883 1.076242 3.091090 1.743307 1.314376 1.654897 -2.832541 -2.296927 2.092272 2.305410 0.754359 -2.039976 -1.349057 1.130357 1.108019 1.600419 2.986800 2.127994 0.639977
wb_dma_de/always_3/if_1/cond 2.485586 -1.708780 -0.396444 1.277301 -3.041441 2.287526 -0.713082 2.271897 1.108613 -1.394732 2.039625 -0.123768 -0.392189 -0.456490 1.163288 0.478789 -0.593454 -0.115452 0.953242 -1.548111
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond 1.977958 2.748055 1.547833 -0.017113 3.615915 2.005695 3.900469 0.428404 1.831199 -1.084909 2.336358 -0.384346 0.989514 0.617462 2.307034 4.115687 -0.955628 -0.313911 0.483139 -2.022491
wb_dma_ch_sel/assign_101_valid 0.162042 0.223655 3.372252 1.202750 -2.669725 1.123573 2.685668 0.819684 -2.448658 -4.401039 2.902460 1.836527 1.177577 0.542176 0.459758 -0.173774 0.346062 3.727916 -0.775716 -1.733831
wb_dma_ch_sel/assign_98_valid 0.162042 0.223655 3.372252 1.202750 -2.669725 1.123573 2.685668 0.819684 -2.448658 -4.401039 2.902460 1.836527 1.177577 0.542176 0.459758 -0.173774 0.346062 3.727916 -0.775716 -1.733831
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.352182 0.442773 1.035784 2.396914 2.006183 1.354625 3.867239 1.516766 2.030102 -3.007268 1.947255 1.573902 0.223405 0.195812 3.371742 2.546993 -1.540511 1.401554 -1.138460 -1.840642
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.028719 0.993854 1.172796 0.640312 -1.385028 2.619883 1.516466 1.629367 0.595140 -2.704349 2.350128 0.302753 0.837637 0.093278 2.124409 2.158397 -0.297491 0.613916 0.373659 -2.687816
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_rf/wire_ch7_csr -0.154357 2.540948 1.397290 -1.436386 0.628946 0.418311 2.382595 -1.496390 -2.517252 -1.288646 -0.238095 0.540842 0.438769 0.201932 -1.989765 1.492990 1.375465 3.486118 -0.195524 -1.435321
wb_dma_ch_sel/reg_csr 1.289370 4.362205 -1.009192 -2.283987 5.654698 -0.307667 4.416288 -0.106884 0.672960 1.348297 -1.511944 -0.132497 1.065780 0.920262 -1.322381 3.055964 -1.495491 2.328630 -1.975960 -1.657059
wb_dma_de/reg_next_state 0.045211 4.344213 -0.547777 -1.495334 0.248689 -1.255993 1.854496 -1.410842 0.086255 -6.183451 -3.634452 3.342516 2.116622 0.240862 -1.779662 0.399547 1.619890 1.122680 -0.915619 0.983128
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 3.535792 0.204140 -3.232520 0.448156 4.672049 -3.294405 4.798880 -0.645536 1.176751 1.948377 0.364957 1.859170 3.938893 4.461271 -0.568007 -1.261185 1.017548 5.407602 1.378195 -0.169521
wb_dma_de/always_11/stmt_1/expr_1 2.485586 -1.708780 -0.396444 1.277301 -3.041441 2.287526 -0.713082 2.271897 1.108613 -1.394732 2.039625 -0.123768 -0.392189 -0.456490 1.163288 0.478789 -0.593454 -0.115452 0.953242 -1.548111
wb_dma_ch_rf/input_ptr_set 0.836287 -1.974133 -1.924713 2.312228 1.476867 1.667711 2.054177 -1.224742 -0.469066 -0.057569 -0.003447 0.901428 -2.497010 -1.816115 -0.216954 1.286625 2.071936 2.441641 1.657606 0.587727
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 2.314227 -1.752020 -1.323642 1.040005 -4.156501 2.367657 -1.856960 0.502854 0.249257 -1.422654 1.956640 1.467713 0.484268 -0.661339 0.013103 -0.427587 1.011077 -0.128540 2.712646 0.006509
wb_dma_ch_sel/assign_12_pri3 0.836287 -1.974133 -1.924713 2.312228 1.476867 1.667711 2.054177 -1.224742 -0.469066 -0.057569 -0.003447 0.901428 -2.497010 -1.816115 -0.216954 1.286625 2.071936 2.441641 1.657606 0.587727
wb_dma_de/assign_65_done/expr_1/expr_1 -0.000554 0.807819 -2.782805 1.395896 1.332911 1.240950 0.593712 -0.635017 1.112791 -2.301771 -2.291182 4.269949 -0.372946 -1.411430 0.812236 2.394027 -0.358096 0.995647 -0.937866 0.671185
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 0.836287 -1.974133 -1.924713 2.312228 1.476867 1.667711 2.054177 -1.224742 -0.469066 -0.057569 -0.003447 0.901428 -2.497010 -1.816115 -0.216954 1.286625 2.071936 2.441641 1.657606 0.587727
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.977958 2.748055 1.547833 -0.017113 3.615915 2.005695 3.900469 0.428404 1.831199 -1.084909 2.336358 -0.384346 0.989514 0.617462 2.307034 4.115687 -0.955628 -0.313911 0.483139 -2.022491
assert_wb_dma_ch_sel/input_valid 0.123571 -1.116183 -2.329396 1.795518 0.978986 2.374968 1.401649 -1.287801 1.842055 -0.383099 0.888203 2.432792 -1.239089 -1.583706 0.245286 2.599692 0.954543 1.833442 2.457649 0.276177
wb_dma/input_wb0_stb_i 4.309539 -0.862281 -0.034688 1.872012 -1.168116 1.973357 1.801446 3.595374 0.882962 -2.985226 0.974012 -0.225249 -1.014244 -0.662594 3.057378 0.889311 -1.071964 0.333985 -2.087242 -2.078768
wb_dma/wire_ch1_csr -0.688162 2.237413 0.404620 -1.727202 1.193656 0.710523 3.268384 1.061053 -2.119880 -0.720123 -2.798701 -0.890497 -1.111655 0.251025 -2.368537 2.875235 -0.035970 4.798630 -3.553723 -2.958940
wb_dma_rf/assign_5_pause_req -0.526530 1.145563 0.098960 2.478441 3.584835 -1.886276 2.081581 -1.689654 1.970418 -2.962916 -2.260280 2.591832 -0.324099 -2.195347 1.813541 -2.055516 -0.151275 -1.753938 -1.614076 2.297691
wb_dma_de/always_12/stmt_1 -0.000554 0.807819 -2.782805 1.395896 1.332911 1.240950 0.593712 -0.635017 1.112791 -2.301771 -2.291182 4.269949 -0.372946 -1.411430 0.812236 2.394027 -0.358096 0.995647 -0.937866 0.671185
wb_dma_wb_if/wire_wb_ack_o 1.783397 -1.215672 -2.402655 0.994253 0.098067 0.998526 -2.036735 0.614580 3.207931 1.216668 -0.237657 -0.412824 -2.017491 -1.253202 1.673692 0.127815 -0.803856 -1.797100 0.824398 0.605459
wb_dma_ch_rf/always_5/if_1/block_1 0.331622 -3.920218 -0.997728 1.951467 -0.996703 0.712677 -1.049758 0.233870 0.860877 3.366578 1.341256 -1.551667 -1.083157 -0.180816 0.447565 0.177245 0.289074 0.230109 2.058439 0.315449
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_ch_arb/assign_1_gnt 2.206372 2.033001 2.255483 0.759155 0.984889 2.237086 1.681354 -4.313412 -4.025765 -0.785931 1.370211 1.527389 1.292167 -0.669284 -0.350050 1.447126 3.599247 0.984230 2.858378 -0.672493
wb_dma_rf/input_dma_err 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma/wire_wb0_addr_o 2.485586 -1.708780 -0.396444 1.277301 -3.041441 2.287526 -0.713082 2.271897 1.108613 -1.394732 2.039625 -0.123768 -0.392189 -0.456490 1.163288 0.478789 -0.593454 -0.115452 0.953242 -1.548111
wb_dma_de/assign_73_dma_busy/expr_1 -3.251734 -1.180570 -0.786670 0.627393 -0.616790 -0.273307 2.107951 -1.375557 4.826054 -0.071302 0.793463 3.900423 0.015712 -3.035696 1.534860 -2.365918 0.505157 -0.708108 -1.268345 4.996177
wb_dma/input_dma_nd_i 2.134521 1.034735 -1.573528 1.001793 0.342508 3.046256 2.019110 -0.504011 2.009780 -2.421162 1.324899 3.413129 0.502923 -0.704560 1.276254 4.092045 0.332876 2.262449 1.742600 -1.287954
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 -3.046879 -2.480194 0.336068 1.466469 0.062509 0.438776 3.334438 2.821667 2.710466 -1.397324 0.971890 -0.018029 -2.638961 -1.907338 0.479461 -0.773612 -1.659074 1.255731 -3.294854 -0.947748
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 -3.046879 -2.480194 0.336068 1.466469 0.062509 0.438776 3.334438 2.821667 2.710466 -1.397324 0.971890 -0.018029 -2.638961 -1.907338 0.479461 -0.773612 -1.659074 1.255731 -3.294854 -0.947748
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_de/always_14/stmt_1/expr_1/expr_1 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_ch_sel/assign_3_pri0 2.134521 1.034735 -1.573528 1.001793 0.342508 3.046256 2.019110 -0.504011 2.009780 -2.421162 1.324899 3.413129 0.502923 -0.704560 1.276254 4.092045 0.332876 2.262449 1.742600 -1.287954
wb_dma_de/always_23/block_1/stmt_8 2.485586 -1.708780 -0.396444 1.277301 -3.041441 2.287526 -0.713082 2.271897 1.108613 -1.394732 2.039625 -0.123768 -0.392189 -0.456490 1.163288 0.478789 -0.593454 -0.115452 0.953242 -1.548111
wb_dma_ch_arb/always_2/block_1/stmt_1 2.206372 2.033001 2.255483 0.759155 0.984889 2.237086 1.681354 -4.313412 -4.025765 -0.785931 1.370211 1.527389 1.292167 -0.669284 -0.350050 1.447126 3.599247 0.984230 2.858378 -0.672493
wb_dma_de/always_23/block_1/stmt_1 0.045211 4.344213 -0.547777 -1.495334 0.248689 -1.255993 1.854496 -1.410842 0.086255 -6.183451 -3.634452 3.342516 2.116622 0.240862 -1.779662 0.399547 1.619890 1.122680 -0.915619 0.983128
wb_dma_de/always_23/block_1/stmt_2 0.603569 0.731024 -3.140991 -1.947582 0.051514 1.116414 2.040394 -0.060778 1.843961 -0.971933 -0.796200 1.390382 -1.244267 -1.318585 -2.087586 2.324104 1.262934 3.343384 0.508908 -0.475783
wb_dma_de/always_23/block_1/stmt_4 -0.907055 -0.801144 -1.046183 -0.913986 0.702995 -0.101229 4.118402 0.010125 0.622326 -1.605043 -0.700464 -0.102165 -2.569690 -2.408111 -2.253118 -0.892523 2.497321 2.619109 -1.287297 0.211859
wb_dma_de/always_23/block_1/stmt_5 5.509372 1.693850 -2.559832 -0.908887 3.577362 -1.672407 2.815978 -0.619610 1.647718 2.197146 -0.395153 0.377737 0.880757 1.594702 1.240350 1.943120 0.285727 4.738831 0.595866 -1.575966
wb_dma_de/always_23/block_1/stmt_6 4.404344 0.431641 -2.602394 0.608841 0.815981 1.616858 1.280900 2.871012 1.882705 -1.498538 -0.145878 1.233936 0.082300 0.312196 2.999894 3.029557 -1.580890 0.320432 -1.484684 -1.010828
wb_dma_rf/inst_u25 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_wb_mast/input_mast_go -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 0.403903 -0.149521 -2.313619 -0.550964 -0.527915 0.972435 0.512224 2.701962 3.147778 -0.795944 -0.034594 1.446574 -0.038073 -0.316140 1.013986 1.487815 -2.098070 -0.056542 -1.918804 -0.592067
wb_dma_ch_sel/assign_125_de_start/expr_1 -1.410738 0.830999 -1.328556 0.544655 -0.657557 0.698119 0.412374 1.597589 -1.539330 -5.846211 -2.871867 2.726157 -0.939078 -0.768337 -1.282235 1.243489 -0.504933 0.771504 -2.431162 -0.166274
wb_dma_de/always_23/block_1/case_1/block_2/if_1 -1.376981 -1.284678 -0.104210 3.095395 1.152114 -0.548151 0.659624 1.045236 3.515137 -2.591526 1.126705 0.964728 0.304173 -0.233658 1.788948 -1.821461 -2.027532 -3.139506 0.733055 2.390725
wb_dma_ch_sel/assign_151_req_p0 1.982749 0.514419 0.244141 0.942706 -0.912626 1.495439 3.077095 0.948294 0.343455 -4.117295 0.387454 2.144197 -0.717055 -1.530420 0.989515 1.006692 0.569732 2.918467 -1.575883 -1.591159
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 2.503736 0.793710 -0.841493 1.120720 1.625021 2.265339 1.541605 -1.618820 -3.055476 -1.197860 -1.988435 0.351403 -2.306234 -1.385900 -0.036035 3.393446 2.461287 2.685202 0.422461 -0.671103
wb_dma_wb_mast/reg_mast_dout 3.574759 -0.709498 -0.886067 -0.235974 4.081292 -0.652514 4.154050 -0.801104 0.122971 1.587371 -1.051724 -4.137990 -2.704234 -0.831780 -0.671510 -0.335847 3.721732 0.530051 0.671808 -1.070510
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 -1.210482 -1.913958 2.780284 3.053672 2.687157 -0.939275 3.860699 0.982820 0.201998 0.240507 3.652139 -0.789150 0.044804 1.538455 2.502698 -0.619345 -1.559587 1.517656 -0.489447 -0.501463
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_ch_sel/assign_100_valid 0.162042 0.223655 3.372252 1.202750 -2.669725 1.123573 2.685668 0.819684 -2.448658 -4.401039 2.902460 1.836527 1.177577 0.542176 0.459758 -0.173774 0.346062 3.727916 -0.775716 -1.733831
wb_dma_ch_sel/assign_131_req_p0 3.337147 2.215366 1.644819 -0.890934 -2.593269 1.830482 1.690318 -1.762731 0.336290 -2.119519 2.904725 3.521803 0.645115 -2.771744 1.607545 0.274838 1.189541 3.396132 0.158233 -1.186786
wb_dma_ch_sel/assign_135_req_p0/expr_1 1.982749 0.514419 0.244141 0.942706 -0.912626 1.495439 3.077095 0.948294 0.343455 -4.117295 0.387454 2.144197 -0.717055 -1.530420 0.989515 1.006692 0.569732 2.918467 -1.575883 -1.591159
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.352182 0.442773 1.035784 2.396914 2.006183 1.354625 3.867239 1.516766 2.030102 -3.007268 1.947255 1.573902 0.223405 0.195812 3.371742 2.546993 -1.540511 1.401554 -1.138460 -1.840642
wb_dma_ch_rf/input_dma_done_all 0.603569 0.731024 -3.140991 -1.947582 0.051514 1.116414 2.040394 -0.060778 1.843961 -0.971933 -0.796200 1.390382 -1.244267 -1.318585 -2.087586 2.324104 1.262934 3.343384 0.508908 -0.475783
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 3.316854 1.779921 -2.628248 -2.462238 3.336277 -0.051274 3.927872 -1.301064 1.592101 1.394145 -1.207669 -1.971270 -0.704865 0.078466 -2.362752 2.754292 2.935787 3.116001 2.306848 -0.990508
wb_dma_pri_enc_sub/wire_pri_out -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_rf/input_wb_rf_din 4.686856 -0.902311 -1.834272 -0.695478 -2.506906 1.349852 2.571113 4.419785 -3.386580 1.770581 1.252505 -0.599089 -0.166274 1.328753 0.533196 -0.787100 -0.705118 4.870484 -3.163277 0.856469
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 0.187027 1.251529 -3.265721 -0.354207 1.285706 1.113613 0.349694 -1.302284 0.578713 -1.069630 -2.941159 2.724337 -1.037125 -1.525335 -0.947374 2.658710 0.884962 1.503174 -0.113364 0.547516
wb_dma_ch_sel/assign_157_req_p0/expr_1 1.982749 0.514419 0.244141 0.942706 -0.912626 1.495439 3.077095 0.948294 0.343455 -4.117295 0.387454 2.144197 -0.717055 -1.530420 0.989515 1.006692 0.569732 2.918467 -1.575883 -1.591159
wb_dma_ch_sel/assign_139_req_p0 1.982749 0.514419 0.244141 0.942706 -0.912626 1.495439 3.077095 0.948294 0.343455 -4.117295 0.387454 2.144197 -0.717055 -1.530420 0.989515 1.006692 0.569732 2.918467 -1.575883 -1.591159
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_ch_sel/always_38/case_1 -1.410738 0.830999 -1.328556 0.544655 -0.657557 0.698119 0.412374 1.597589 -1.539330 -5.846211 -2.871867 2.726157 -0.939078 -0.768337 -1.282235 1.243489 -0.504933 0.771504 -2.431162 -0.166274
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 -0.858151 1.385172 2.866416 2.022266 1.292159 -0.077751 0.515025 -1.915204 -4.136882 -4.878490 1.603894 -0.763199 -1.035717 0.247018 -1.385933 -1.280148 1.184822 -0.237632 3.894290 2.282494
wb_dma/constraint_wb0_cyc_o -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma/input_wb0_addr_i 5.260312 0.707281 -0.489454 1.993232 3.381980 0.701716 -0.203654 3.015854 -4.506397 -0.447750 -2.147814 -0.908272 -0.308667 2.219678 4.494082 -0.853750 -1.239578 -4.357607 -5.614192 1.334821
wb_dma_de/input_mast1_drdy 0.814162 0.793654 -0.295442 2.115871 1.964632 0.429906 -1.251814 -0.480878 -0.860903 -0.225396 -1.610482 1.236486 0.671929 0.953056 1.951256 2.083543 -1.350439 -0.810741 -0.221430 -0.348861
wb_dma_ch_rf/always_19/if_1/block_1/if_1 -1.943313 -0.986759 -2.784344 -0.486042 -0.403176 0.518961 0.116471 2.095933 3.571207 -0.035595 -0.132198 1.519932 -0.458780 -0.412273 -0.294536 1.075632 -2.060724 0.222885 -1.082552 0.125363
wb_dma_wb_if/input_wb_ack_i 3.464323 1.646852 -0.309386 0.263942 2.090214 -1.311983 0.365624 -2.681560 0.153072 -0.375919 -4.659057 -4.082047 -4.548355 -0.878458 -0.694502 -0.204229 3.917518 3.598492 1.423396 0.228211
wb_dma_ch_sel/wire_pri_out -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_de/input_nd 2.134521 1.034735 -1.573528 1.001793 0.342508 3.046256 2.019110 -0.504011 2.009780 -2.421162 1.324899 3.413129 0.502923 -0.704560 1.276254 4.092045 0.332876 2.262449 1.742600 -1.287954
wb_dma_rf/input_ch_sel -1.694975 0.000942 0.077972 -0.648528 1.915400 0.908616 6.948097 -0.404702 3.570055 1.046355 -0.245273 -1.315043 -1.151465 -3.602503 -0.626752 -1.531621 2.657278 -2.061257 -1.974935 5.261436
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -4.137488 -1.589556 2.825082 2.569129 1.626643 -2.270750 2.189863 -0.131949 2.616410 -0.715667 2.352048 0.460471 -1.270755 0.541832 2.909643 -0.210242 -1.444103 2.342235 -0.652097 -0.432921
wb_dma_de/always_23/block_1/case_1 0.045211 4.344213 -0.547777 -1.495334 0.248689 -1.255993 1.854496 -1.410842 0.086255 -6.183451 -3.634452 3.342516 2.116622 0.240862 -1.779662 0.399547 1.619890 1.122680 -0.915619 0.983128
wb_dma/wire_pause_req -0.526530 1.145563 0.098960 2.478441 3.584835 -1.886276 2.081581 -1.689654 1.970418 -2.962916 -2.260280 2.591832 -0.324099 -2.195347 1.813541 -2.055516 -0.151275 -1.753938 -1.614076 2.297691
wb_dma_wb_if/input_mast_go -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_ch_rf/input_de_csr -0.403669 -1.448195 -1.655702 0.117695 2.026347 0.304753 2.365468 -1.455159 0.063116 1.587547 -0.422502 -1.715907 -2.731980 -1.462766 -2.500557 0.406672 2.566088 2.143112 2.174165 0.718603
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_de/input_mast0_din 3.516329 -0.488788 -1.061746 0.202400 3.984929 0.390272 4.739105 0.405848 -1.655656 1.520094 -0.975010 -4.550277 -2.254476 0.116414 -1.255803 1.360219 2.746761 1.205305 0.801706 -0.116635
wb_dma_pri_enc_sub/always_3 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_pri_enc_sub/always_1 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_sel/reg_adr0 1.737094 -2.481025 2.641247 3.522760 2.138831 -0.634247 3.636435 0.752115 -1.128325 0.413899 3.444981 -2.351384 -0.741810 0.857304 2.746634 -1.165670 -0.108887 1.122041 0.531968 0.122633
wb_dma_ch_sel/reg_adr1 2.314227 -1.752020 -1.323642 1.040005 -4.156501 2.367657 -1.856960 0.502854 0.249257 -1.422654 1.956640 1.467713 0.484268 -0.661339 0.013103 -0.427587 1.011077 -0.128540 2.712646 0.006509
wb_dma_ch_sel/assign_1_pri0 2.134521 1.034735 -1.573528 1.001793 0.342508 3.046256 2.019110 -0.504011 2.009780 -2.421162 1.324899 3.413129 0.502923 -0.704560 1.276254 4.092045 0.332876 2.262449 1.742600 -1.287954
wb_dma_ch_pri_enc/wire_pri26_out -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.352182 0.442773 1.035784 2.396914 2.006183 1.354625 3.867239 1.516766 2.030102 -3.007268 1.947255 1.573902 0.223405 0.195812 3.371742 2.546993 -1.540511 1.401554 -1.138460 -1.840642
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 -0.000554 0.807819 -2.782805 1.395896 1.332911 1.240950 0.593712 -0.635017 1.112791 -2.301771 -2.291182 4.269949 -0.372946 -1.411430 0.812236 2.394027 -0.358096 0.995647 -0.937866 0.671185
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 3.155305 -0.298056 -1.893880 1.319566 1.492904 2.270880 5.112597 2.128221 -0.628462 0.127579 0.008081 -0.412156 2.032856 1.050073 -2.534436 -1.339860 -1.082420 -0.288034 -1.794027 -1.183665
wb_dma/wire_ptr_set 0.836287 -1.974133 -1.924713 2.312228 1.476867 1.667711 2.054177 -1.224742 -0.469066 -0.057569 -0.003447 0.901428 -2.497010 -1.816115 -0.216954 1.286625 2.071936 2.441641 1.657606 0.587727
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 0.187027 1.251529 -3.265721 -0.354207 1.285706 1.113613 0.349694 -1.302284 0.578713 -1.069630 -2.941159 2.724337 -1.037125 -1.525335 -0.947374 2.658710 0.884962 1.503174 -0.113364 0.547516
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.352182 0.442773 1.035784 2.396914 2.006183 1.354625 3.867239 1.516766 2.030102 -3.007268 1.947255 1.573902 0.223405 0.195812 3.371742 2.546993 -1.540511 1.401554 -1.138460 -1.840642
wb_dma_ch_arb/inst_check_wb_dma_ch_arb 2.538598 1.191174 -1.219700 1.058122 0.588075 2.497925 1.671751 1.062161 2.554820 -2.441659 1.396096 2.792361 1.188804 0.395999 2.500517 4.116232 -1.270477 1.144921 0.563385 -1.743600
wb_dma_de/reg_ptr_set -4.875795 -3.954685 -1.033432 1.163546 -1.225886 2.310011 2.886305 2.817470 -3.071624 -2.241606 0.036115 -0.650563 -3.343553 -0.949853 -3.622703 0.332558 1.072545 1.590702 -1.791436 0.901831
wb_dma/wire_dma_nd 2.134521 1.034735 -1.573528 1.001793 0.342508 3.046256 2.019110 -0.504011 2.009780 -2.421162 1.324899 3.413129 0.502923 -0.704560 1.276254 4.092045 0.332876 2.262449 1.742600 -1.287954
wb_dma_rf/assign_3_csr -0.206908 -1.675969 -2.099197 1.923076 1.156998 -0.412666 -0.029366 2.862951 1.616589 -2.674026 -0.547907 -1.332130 -2.058233 0.267710 -0.267371 -0.087866 -2.006214 -1.090291 0.762876 0.714912
wb_dma_rf/assign_4_dma_abort 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_ch_sel/assign_123_valid 0.097530 0.231340 -0.661858 0.878187 1.027871 0.922189 4.014719 0.530280 1.171102 -3.136707 0.199857 2.312452 -1.041013 -1.327845 0.349757 1.418066 0.323178 3.206856 -1.357542 -0.663836
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond 1.712942 2.894094 0.009890 -0.867989 2.194332 2.130832 1.933559 0.086456 2.042352 -0.223394 2.466024 1.273016 2.469781 1.689636 1.547716 4.909827 -1.484607 0.401774 1.707327 -1.738306
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 -1.943313 -0.986759 -2.784344 -0.486042 -0.403176 0.518961 0.116471 2.095933 3.571207 -0.035595 -0.132198 1.519932 -0.458780 -0.412273 -0.294536 1.075632 -2.060724 0.222885 -1.082552 0.125363
wb_dma_rf/wire_ch4_csr -0.154357 2.540948 1.397290 -1.436386 0.628946 0.418311 2.382595 -1.496390 -2.517252 -1.288646 -0.238095 0.540842 0.438769 0.201932 -1.989765 1.492990 1.375465 3.486118 -0.195524 -1.435321
wb_dma_ch_rf/always_1/stmt_1/expr_1 -3.046879 -2.480194 0.336068 1.466469 0.062509 0.438776 3.334438 2.821667 2.710466 -1.397324 0.971890 -0.018029 -2.638961 -1.907338 0.479461 -0.773612 -1.659074 1.255731 -3.294854 -0.947748
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 -1.210482 -1.913958 2.780284 3.053672 2.687157 -0.939275 3.860699 0.982820 0.201998 0.240507 3.652139 -0.789150 0.044804 1.538455 2.502698 -0.619345 -1.559587 1.517656 -0.489447 -0.501463
wb_dma_ch_pri_enc/wire_pri0_out -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_rf/assign_10_ch_enable -0.858151 1.385172 2.866416 2.022266 1.292159 -0.077751 0.515025 -1.915204 -4.136882 -4.878490 1.603894 -0.763199 -1.035717 0.247018 -1.385933 -1.280148 1.184822 -0.237632 3.894290 2.282494
wb_dma_wb_slv/reg_slv_we 2.234479 -0.288934 3.562625 2.158107 -1.580127 1.494430 1.666648 -2.717535 -4.186338 1.105487 -1.263148 0.020101 3.022762 0.821208 1.499792 0.379384 4.868046 -0.227657 -0.841833 -0.299800
wb_dma_de/input_txsz 0.182084 0.390616 -3.932694 -1.360066 -1.782116 0.840976 -1.649447 -0.775292 -0.967577 -0.865898 -2.555916 3.037806 -0.537916 -1.027934 -1.799365 1.280441 1.244154 2.127906 0.190158 2.141836
wb_dma_wb_if/wire_mast_dout 3.574759 -0.709498 -0.886067 -0.235974 4.081292 -0.652514 4.154050 -0.801104 0.122971 1.587371 -1.051724 -4.137990 -2.704234 -0.831780 -0.671510 -0.335847 3.721732 0.530051 0.671808 -1.070510
wb_dma_ch_rf/wire_ch_enable -0.858151 1.385172 2.866416 2.022266 1.292159 -0.077751 0.515025 -1.915204 -4.136882 -4.878490 1.603894 -0.763199 -1.035717 0.247018 -1.385933 -1.280148 1.184822 -0.237632 3.894290 2.282494
wb_dma_rf/wire_csr_we 0.994713 -0.164486 0.358122 2.146269 2.679250 -1.641794 2.835458 -1.968126 1.020144 0.113893 -2.624523 2.400606 -0.516475 -2.541311 2.523483 -1.571291 1.505745 0.959011 -3.581783 -0.359155
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_ch_sel_checker/input_dma_busy 1.602756 -3.166283 -1.392753 2.598460 1.194023 0.294577 0.673182 0.846115 -2.030401 1.274283 -0.570029 -1.575079 -2.582558 -0.527977 0.487311 -0.636103 0.871492 0.682357 -0.070999 0.827491
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_ch_rf/assign_9_ch_txsz 2.134403 -0.627605 -4.588066 -1.076517 -2.620103 0.218441 -1.660300 -0.556316 -1.883643 0.680475 -3.295543 3.529085 0.556201 -0.262832 -0.226512 0.846237 1.735070 2.968905 -1.158877 3.298584
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.563020 -2.257883 1.076242 3.091090 1.743307 1.314376 1.654897 -2.832541 -2.296927 2.092272 2.305410 0.754359 -2.039976 -1.349057 1.130357 1.108019 1.600419 2.986800 2.127994 0.639977
wb_dma_de/assign_65_done 0.187027 1.251529 -3.265721 -0.354207 1.285706 1.113613 0.349694 -1.302284 0.578713 -1.069630 -2.941159 2.724337 -1.037125 -1.525335 -0.947374 2.658710 0.884962 1.503174 -0.113364 0.547516
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 0.979747 -1.191594 0.450441 3.097921 0.538902 2.439240 1.114872 -0.470961 -4.325522 -3.234566 -3.273197 -1.407714 -2.205439 -1.115329 -1.801444 0.719279 3.657015 -0.615754 0.104150 -1.781777
wb_dma_de/always_2/if_1/if_1 -4.467719 -2.351345 2.458404 3.398729 1.714143 2.220387 1.302487 0.265111 -1.195647 0.432499 3.590211 -0.721893 0.466503 1.821695 -0.414124 1.514636 -1.414014 -1.078973 2.309212 -0.803604
wb_dma_wb_mast/assign_2_mast_pt_out 1.783397 -1.215672 -2.402655 0.994253 0.098067 0.998526 -2.036735 0.614580 3.207931 1.216668 -0.237657 -0.412824 -2.017491 -1.253202 1.673692 0.127815 -0.803856 -1.797100 0.824398 0.605459
wb_dma_ch_sel/assign_156_req_p0/expr_1 1.982749 0.514419 0.244141 0.942706 -0.912626 1.495439 3.077095 0.948294 0.343455 -4.117295 0.387454 2.144197 -0.717055 -1.530420 0.989515 1.006692 0.569732 2.918467 -1.575883 -1.591159
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_rf/always_9/stmt_1/expr_1 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_ch_sel/assign_112_valid 0.097530 0.231340 -0.661858 0.878187 1.027871 0.922189 4.014719 0.530280 1.171102 -3.136707 0.199857 2.312452 -1.041013 -1.327845 0.349757 1.418066 0.323178 3.206856 -1.357542 -0.663836
wb_dma_de/always_23/block_1/case_1/block_8 0.377190 -3.170733 -1.358126 0.932327 -0.566315 1.803035 1.796213 2.033413 -3.182127 -0.735545 -1.283841 -2.604402 -4.733198 -1.751008 -1.534791 0.690269 2.120684 2.200582 -1.374480 -0.019091
wb_dma_de/always_23/block_1/case_1/block_9 0.377190 -3.170733 -1.358126 0.932327 -0.566315 1.803035 1.796213 2.033413 -3.182127 -0.735545 -1.283841 -2.604402 -4.733198 -1.751008 -1.534791 0.690269 2.120684 2.200582 -1.374480 -0.019091
wb_dma_ch_rf/assign_28_this_ptr_set -0.416367 -2.419766 -0.939701 2.414040 2.934182 -0.631828 2.557847 -1.887172 0.688040 1.129316 -0.169760 -0.875932 -2.583289 -1.754873 -0.848690 -1.543384 2.259869 1.318719 1.894426 1.155019
wb_dma_de/always_23/block_1/case_1/block_1 0.546601 3.912186 -0.784649 -1.871361 1.099538 -1.217382 1.874646 -0.952785 -2.210918 -6.144772 -2.624024 2.633767 1.328997 1.348281 -2.304715 2.297786 1.772796 2.564811 -0.044447 -1.155702
wb_dma_de/always_23/block_1/case_1/block_2 -1.376981 -1.284678 -0.104210 3.095395 1.152114 -0.548151 0.659624 1.045236 3.515137 -2.591526 1.126705 0.964728 0.304173 -0.233658 1.788948 -1.821461 -2.027532 -3.139506 0.733055 2.390725
wb_dma_de/always_23/block_1/case_1/block_3 0.860956 3.177965 -2.180945 -1.704645 1.146405 0.911149 0.706302 -0.800460 -1.428356 -0.840195 0.018015 4.219903 5.515197 4.438251 -1.329771 4.044075 -0.199233 1.268406 1.159502 -0.727866
wb_dma_de/always_23/block_1/case_1/block_4 -0.955728 2.365617 -2.211584 -1.291944 2.415868 -0.021363 1.123204 -0.625337 -1.776865 -0.101656 -0.339106 3.499923 4.520637 5.023585 -0.738627 4.656431 -0.450156 1.735305 0.796406 0.842433
wb_dma_ch_rf/always_27 -1.227116 1.133661 0.687804 0.667944 0.241737 1.234000 2.375272 -1.223168 -2.076698 -3.656191 -3.418502 2.067374 -1.648370 -2.494075 -1.244024 0.989493 2.274868 2.026845 -3.010631 -1.430642
wb_dma_de/always_23/block_1/case_1/block_7 0.167489 -2.872222 -0.495138 1.896272 -0.591692 -0.192572 2.294986 1.094986 -1.890333 -1.290934 -1.650328 -4.159821 -4.150724 -0.561024 -2.918913 -0.913118 2.549775 4.313684 1.493892 0.870337
wb_dma/assign_4_dma_rest -1.688622 -2.364644 -1.069586 2.268140 2.985875 -0.040971 2.275823 -0.100973 1.282328 1.088527 0.490533 -2.267326 -1.071620 0.140503 -1.750458 -0.982894 0.809757 -1.257369 2.850994 1.796955
wb_dma_ch_rf/always_23/if_1 2.314227 -1.752020 -1.323642 1.040005 -4.156501 2.367657 -1.856960 0.502854 0.249257 -1.422654 1.956640 1.467713 0.484268 -0.661339 0.013103 -0.427587 1.011077 -0.128540 2.712646 0.006509
wb_dma_ch_sel/reg_ndr_r 2.134521 1.034735 -1.573528 1.001793 0.342508 3.046256 2.019110 -0.504011 2.009780 -2.421162 1.324899 3.413129 0.502923 -0.704560 1.276254 4.092045 0.332876 2.262449 1.742600 -1.287954
wb_dma_de/assign_66_dma_done/expr_1 -3.094892 0.346846 -0.095005 0.951508 1.809159 0.673681 1.999935 -1.228890 -1.910688 -1.959092 -3.051419 1.527241 -1.416947 -1.147120 -1.744054 1.526134 1.420642 1.526648 -1.833834 -0.263387
wb_dma_ch_sel/reg_req_r -0.416205 -3.022804 -0.855604 1.125839 0.919645 0.623681 3.232389 0.580197 -2.087974 -0.380598 -0.928624 -2.504119 -3.928643 -2.033658 -2.209719 -1.169724 3.010418 1.437616 -0.507656 0.778180
wb_dma_ch_rf/reg_pointer_r -0.328576 -4.681265 -1.336756 2.163733 0.313825 -1.113424 -0.508471 1.996560 1.255903 3.350833 2.788187 -2.085838 -1.391735 0.415986 0.645051 -0.737335 -1.898342 0.261344 1.835852 1.540711
wb_dma_ch_sel/assign_105_valid 0.097530 0.231340 -0.661858 0.878187 1.027871 0.922189 4.014719 0.530280 1.171102 -3.136707 0.199857 2.312452 -1.041013 -1.327845 0.349757 1.418066 0.323178 3.206856 -1.357542 -0.663836
wb_dma_ch_pri_enc/wire_pri5_out -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_sel/always_39/case_1 2.134521 1.034735 -1.573528 1.001793 0.342508 3.046256 2.019110 -0.504011 2.009780 -2.421162 1.324899 3.413129 0.502923 -0.704560 1.276254 4.092045 0.332876 2.262449 1.742600 -1.287954
wb_dma_ch_sel/always_6 0.377190 -3.170733 -1.358126 0.932327 -0.566315 1.803035 1.796213 2.033413 -3.182127 -0.735545 -1.283841 -2.604402 -4.733198 -1.751008 -1.534791 0.690269 2.120684 2.200582 -1.374480 -0.019091
wb_dma_ch_sel/always_7 0.881666 -1.401379 -3.198766 -0.497865 0.313285 1.454478 0.821293 -0.483228 -0.323975 1.115116 -0.933771 -0.665780 -2.916430 -1.466389 -2.156406 1.873492 2.190866 2.778392 1.701469 0.263423
wb_dma_ch_sel/always_4 -1.640220 0.452914 0.003392 0.848423 -1.163802 1.821700 1.337206 0.372473 -1.958053 -4.057869 -2.333003 2.941097 -0.661019 -1.140688 -0.775649 1.930349 0.797517 2.077929 -2.825701 -1.265244
wb_dma_ch_sel/always_5 -3.207739 0.176605 -1.855279 0.935016 0.985687 0.024836 0.561482 1.573362 -1.603947 -4.698716 -2.826431 2.277689 -1.072479 0.161357 -1.632471 1.646038 -1.140127 0.652493 -1.867565 1.075136
wb_dma_ch_sel/assign_126_ch_sel/expr_1 -1.221677 3.171209 2.902776 -0.116630 1.154270 0.571499 3.742558 -3.441443 -1.557676 -2.451191 0.707602 4.296188 1.833270 -1.879165 0.921732 -0.687287 1.771866 0.713122 -2.147258 1.671443
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 4.028719 0.993854 1.172796 0.640312 -1.385028 2.619883 1.516466 1.629367 0.595140 -2.704349 2.350128 0.302753 0.837637 0.093278 2.124409 2.158397 -0.297491 0.613916 0.373659 -2.687816
wb_dma_ch_sel/always_1 -0.416205 -3.022804 -0.855604 1.125839 0.919645 0.623681 3.232389 0.580197 -2.087974 -0.380598 -0.928624 -2.504119 -3.928643 -2.033658 -2.209719 -1.169724 3.010418 1.437616 -0.507656 0.778180
wb_dma_ch_arb/always_2/block_1/case_1/cond 0.836287 -1.974133 -1.924713 2.312228 1.476867 1.667711 2.054177 -1.224742 -0.469066 -0.057569 -0.003447 0.901428 -2.497010 -1.816115 -0.216954 1.286625 2.071936 2.441641 1.657606 0.587727
wb_dma_ch_sel/always_8 -0.416367 -2.419766 -0.939701 2.414040 2.934182 -0.631828 2.557847 -1.887172 0.688040 1.129316 -0.169760 -0.875932 -2.583289 -1.754873 -0.848690 -1.543384 2.259869 1.318719 1.894426 1.155019
wb_dma_ch_sel/always_9 0.836287 -1.974133 -1.924713 2.312228 1.476867 1.667711 2.054177 -1.224742 -0.469066 -0.057569 -0.003447 0.901428 -2.497010 -1.816115 -0.216954 1.286625 2.071936 2.441641 1.657606 0.587727
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_de/assign_67_dma_done_all 0.603569 0.731024 -3.140991 -1.947582 0.051514 1.116414 2.040394 -0.060778 1.843961 -0.971933 -0.796200 1.390382 -1.244267 -1.318585 -2.087586 2.324104 1.262934 3.343384 0.508908 -0.475783
wb_dma_ch_rf/wire_ch_txsz 2.134403 -0.627605 -4.588066 -1.076517 -2.620103 0.218441 -1.660300 -0.556316 -1.883643 0.680475 -3.295543 3.529085 0.556201 -0.262832 -0.226512 0.846237 1.735070 2.968905 -1.158877 3.298584
wb_dma_ch_sel/assign_99_valid 0.162042 0.223655 3.372252 1.202750 -2.669725 1.123573 2.685668 0.819684 -2.448658 -4.401039 2.902460 1.836527 1.177577 0.542176 0.459758 -0.173774 0.346062 3.727916 -0.775716 -1.733831
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond 2.314227 -1.752020 -1.323642 1.040005 -4.156501 2.367657 -1.856960 0.502854 0.249257 -1.422654 1.956640 1.467713 0.484268 -0.661339 0.013103 -0.427587 1.011077 -0.128540 2.712646 0.006509
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 2.787260 4.423703 3.236520 -1.233056 -0.258489 1.352833 3.073779 -1.591729 -3.214749 -2.362331 1.293143 1.157903 3.128622 1.186173 0.736547 2.424988 2.663949 1.413092 0.437842 -0.307977
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 2.294825 0.168024 -0.531944 3.113587 -0.872154 3.224503 -0.265491 1.855958 -0.938462 -0.733080 -2.388478 0.543496 -1.863647 -2.756360 0.810825 0.096136 -2.712114 -0.485992 -3.486933 -1.533690
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 0.473289 -1.822327 0.137294 2.272197 0.004310 2.058237 0.917490 -3.137094 -2.566418 1.232469 2.763159 1.833171 -0.494169 -0.876015 0.053001 0.882289 2.664081 2.747783 3.685650 1.007782
wb_dma/wire_ch2_txsz 0.881666 -1.401379 -3.198766 -0.497865 0.313285 1.454478 0.821293 -0.483228 -0.323975 1.115116 -0.933771 -0.665780 -2.916430 -1.466389 -2.156406 1.873492 2.190866 2.778392 1.701469 0.263423
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 -0.955728 2.365617 -2.211584 -1.291944 2.415868 -0.021363 1.123204 -0.625337 -1.776865 -0.101656 -0.339106 3.499923 4.520637 5.023585 -0.738627 4.656431 -0.450156 1.735305 0.796406 0.842433
wb_dma_de/always_23/block_1 0.045211 4.344213 -0.547777 -1.495334 0.248689 -1.255993 1.854496 -1.410842 0.086255 -6.183451 -3.634452 3.342516 2.116622 0.240862 -1.779662 0.399547 1.619890 1.122680 -0.915619 0.983128
wb_dma_de/wire_mast1_dout 2.186379 -0.750331 -4.107397 -1.651267 0.648397 1.025432 0.739631 1.979144 1.057880 1.469557 -1.049799 -2.344093 -0.146622 2.003803 -2.253782 2.592014 0.960531 0.452490 1.664270 -0.272546
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 0.331622 -3.920218 -0.997728 1.951467 -0.996703 0.712677 -1.049758 0.233870 0.860877 3.366578 1.341256 -1.551667 -1.083157 -0.180816 0.447565 0.177245 0.289074 0.230109 2.058439 0.315449
wb_dma_de/always_8/stmt_1 -0.000554 0.807819 -2.782805 1.395896 1.332911 1.240950 0.593712 -0.635017 1.112791 -2.301771 -2.291182 4.269949 -0.372946 -1.411430 0.812236 2.394027 -0.358096 0.995647 -0.937866 0.671185
wb_dma_ch_rf/assign_18_pointer_we/expr_1 0.331622 -3.920218 -0.997728 1.951467 -0.996703 0.712677 -1.049758 0.233870 0.860877 3.366578 1.341256 -1.551667 -1.083157 -0.180816 0.447565 0.177245 0.289074 0.230109 2.058439 0.315449
wb_dma_ch_rf/wire_ch_done_we 0.895032 1.941165 -1.416477 0.151326 1.693584 1.356613 2.269271 -1.452500 -0.498932 -2.473263 -2.247610 2.631761 -1.133375 -1.681218 -0.243341 2.843904 1.359195 2.662383 -0.842717 -0.354937
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.352182 0.442773 1.035784 2.396914 2.006183 1.354625 3.867239 1.516766 2.030102 -3.007268 1.947255 1.573902 0.223405 0.195812 3.371742 2.546993 -1.540511 1.401554 -1.138460 -1.840642
wb_dma_wb_slv/wire_wb_ack_o 1.783397 -1.215672 -2.402655 0.994253 0.098067 0.998526 -2.036735 0.614580 3.207931 1.216668 -0.237657 -0.412824 -2.017491 -1.253202 1.673692 0.127815 -0.803856 -1.797100 0.824398 0.605459
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 0.473289 -1.822327 0.137294 2.272197 0.004310 2.058237 0.917490 -3.137094 -2.566418 1.232469 2.763159 1.833171 -0.494169 -0.876015 0.053001 0.882289 2.664081 2.747783 3.685650 1.007782
wb_dma_de/reg_ld_desc_sel -2.367888 0.921193 0.082264 -0.760084 0.133938 -2.754320 4.231938 -0.861861 5.469006 -3.188957 2.909341 4.438636 2.754417 1.362708 0.945824 -0.173242 0.007442 4.361982 0.427612 -0.324681
wb_dma_ch_sel/assign_154_req_p0/expr_1 1.982749 0.514419 0.244141 0.942706 -0.912626 1.495439 3.077095 0.948294 0.343455 -4.117295 0.387454 2.144197 -0.717055 -1.530420 0.989515 1.006692 0.569732 2.918467 -1.575883 -1.591159
wb_dma_de/assign_83_wr_ack 0.187027 1.251529 -3.265721 -0.354207 1.285706 1.113613 0.349694 -1.302284 0.578713 -1.069630 -2.941159 2.724337 -1.037125 -1.525335 -0.947374 2.658710 0.884962 1.503174 -0.113364 0.547516
wb_dma/wire_dma_done_all 0.603569 0.731024 -3.140991 -1.947582 0.051514 1.116414 2.040394 -0.060778 1.843961 -0.971933 -0.796200 1.390382 -1.244267 -1.318585 -2.087586 2.324104 1.262934 3.343384 0.508908 -0.475783
assert_wb_dma_rf/input_ch0_am1 -1.882054 -3.636468 -0.639792 2.815657 -0.523638 2.029325 -1.412403 1.239661 -0.257035 1.182234 0.820252 1.077885 -0.162586 0.173527 1.662383 0.428432 -0.300253 -2.799229 -0.304484 -0.238400
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 0.377190 -3.170733 -1.358126 0.932327 -0.566315 1.803035 1.796213 2.033413 -3.182127 -0.735545 -1.283841 -2.604402 -4.733198 -1.751008 -1.534791 0.690269 2.120684 2.200582 -1.374480 -0.019091
wb_dma_ch_sel/input_ch0_csr -0.539106 4.252450 -1.369124 -2.774323 4.317516 0.626821 3.055902 0.757015 -1.797194 -2.781789 -2.646859 1.797812 0.232141 -0.462636 -2.665238 2.906133 -1.241454 -0.250646 -3.868279 -2.874932
wb_dma_ch_arb/reg_state 2.206372 2.033001 2.255483 0.759155 0.984889 2.237086 1.681354 -4.313412 -4.025765 -0.785931 1.370211 1.527389 1.292167 -0.669284 -0.350050 1.447126 3.599247 0.984230 2.858378 -0.672493
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 0.860956 3.177965 -2.180945 -1.704645 1.146405 0.911149 0.706302 -0.800460 -1.428356 -0.840195 0.018015 4.219903 5.515197 4.438251 -1.329771 4.044075 -0.199233 1.268406 1.159502 -0.727866
wb_dma_ch_sel/assign_153_req_p0/expr_1 1.982749 0.514419 0.244141 0.942706 -0.912626 1.495439 3.077095 0.948294 0.343455 -4.117295 0.387454 2.144197 -0.717055 -1.530420 0.989515 1.006692 0.569732 2.918467 -1.575883 -1.591159
wb_dma_wb_mast 5.398278 2.159484 0.461615 0.365398 0.840980 1.086086 0.041119 -1.400381 -0.874731 -1.785085 -3.583065 -4.001294 -3.206363 -0.919386 -0.972517 0.549751 3.324761 1.592296 1.275795 -2.517905
wb_dma_ch_sel/assign_124_valid 0.097530 0.231340 -0.661858 0.878187 1.027871 0.922189 4.014719 0.530280 1.171102 -3.136707 0.199857 2.312452 -1.041013 -1.327845 0.349757 1.418066 0.323178 3.206856 -1.357542 -0.663836
wb_dma_de/always_18/stmt_1 2.316071 -2.064306 -0.298304 0.748685 -3.819341 1.186971 -0.448826 2.463258 1.698829 -1.409743 1.782155 -3.296381 -2.175179 0.078860 -1.252905 -0.070864 0.104430 3.213154 3.287009 -1.803536
wb_dma_ch_rf/wire_ch_csr_dewe 3.316854 1.779921 -2.628248 -2.462238 3.336277 -0.051274 3.927872 -1.301064 1.592101 1.394145 -1.207669 -1.971270 -0.704865 0.078466 -2.362752 2.754292 2.935787 3.116001 2.306848 -0.990508
wb_dma_ch_pri_enc/input_pri2 0.836287 -1.974133 -1.924713 2.312228 1.476867 1.667711 2.054177 -1.224742 -0.469066 -0.057569 -0.003447 0.901428 -2.497010 -1.816115 -0.216954 1.286625 2.071936 2.441641 1.657606 0.587727
wb_dma_ch_pri_enc/input_pri3 0.836287 -1.974133 -1.924713 2.312228 1.476867 1.667711 2.054177 -1.224742 -0.469066 -0.057569 -0.003447 0.901428 -2.497010 -1.816115 -0.216954 1.286625 2.071936 2.441641 1.657606 0.587727
wb_dma_ch_pri_enc/input_pri0 0.123571 -1.116183 -2.329396 1.795518 0.978986 2.374968 1.401649 -1.287801 1.842055 -0.383099 0.888203 2.432792 -1.239089 -1.583706 0.245286 2.599692 0.954543 1.833442 2.457649 0.276177
wb_dma_ch_pri_enc/input_pri1 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_wb_if/input_slv_pt_in 1.783397 -1.215672 -2.402655 0.994253 0.098067 0.998526 -2.036735 0.614580 3.207931 1.216668 -0.237657 -0.412824 -2.017491 -1.253202 1.673692 0.127815 -0.803856 -1.797100 0.824398 0.605459
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 0.848500 -1.936230 1.242515 3.045556 1.236122 0.644269 2.674466 1.598047 0.569500 -1.304153 1.529593 -0.971312 -1.685686 -0.659885 2.290055 -0.228741 -0.544906 0.341627 -0.865918 -0.831237
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma/wire_de_adr1_we 2.485586 -1.708780 -0.396444 1.277301 -3.041441 2.287526 -0.713082 2.271897 1.108613 -1.394732 2.039625 -0.123768 -0.392189 -0.456490 1.163288 0.478789 -0.593454 -0.115452 0.953242 -1.548111
wb_dma_ch_sel/assign_6_pri1 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 0.123571 -1.116183 -2.329396 1.795518 0.978986 2.374968 1.401649 -1.287801 1.842055 -0.383099 0.888203 2.432792 -1.239089 -1.583706 0.245286 2.599692 0.954543 1.833442 2.457649 0.276177
wb_dma_ch_sel/assign_129_req_p0/expr_1 3.337588 3.574915 -1.215635 -1.912585 -0.717948 2.992929 0.806065 0.300211 2.036247 -1.708091 0.966190 2.845258 1.881745 -0.233227 0.467474 4.679926 -0.958827 1.825922 0.856786 -2.583366
wb_dma_rf/wire_csr -0.206908 -1.675969 -2.099197 1.923076 1.156998 -0.412666 -0.029366 2.862951 1.616589 -2.674026 -0.547907 -1.332130 -2.058233 0.267710 -0.267371 -0.087866 -2.006214 -1.090291 0.762876 0.714912
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond 0.848500 -1.936230 1.242515 3.045556 1.236122 0.644269 2.674466 1.598047 0.569500 -1.304153 1.529593 -0.971312 -1.685686 -0.659885 2.290055 -0.228741 -0.544906 0.341627 -0.865918 -0.831237
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 0.382768 -2.276551 -0.982927 2.298812 0.305166 1.816145 -0.142155 1.157535 -4.611991 -0.539070 -3.025999 -2.256843 -4.658883 -1.425079 -0.503266 1.489149 1.140226 1.316087 -1.554351 0.476911
wb_dma_ch_sel/always_37/if_1 -2.848243 2.151724 2.316725 0.316321 2.832714 -0.216116 4.356457 -3.813245 -2.333445 -0.863200 0.676376 3.454844 1.761486 -0.823038 0.203554 -0.829185 2.137240 0.829500 -1.227331 3.970547
wb_dma_de/always_6/if_1/cond 2.055162 -1.356920 -4.779520 -1.601325 -1.307098 1.344667 1.205000 2.974411 0.115913 -0.882302 -2.600153 -0.335919 -2.947868 -1.576633 -2.032068 1.068055 1.105431 2.344726 -2.081358 0.340254
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 0.860956 3.177965 -2.180945 -1.704645 1.146405 0.911149 0.706302 -0.800460 -1.428356 -0.840195 0.018015 4.219903 5.515197 4.438251 -1.329771 4.044075 -0.199233 1.268406 1.159502 -0.727866
wb_dma_ch_rf/always_8/stmt_1 -2.976822 -0.477129 -0.571692 0.706771 -0.602922 0.544430 1.420483 0.045925 5.749376 -0.022903 1.482739 3.499626 2.060475 -1.110337 1.502173 -0.911799 -1.688319 -1.796038 -0.866183 2.427143
wb_dma_ch_sel/assign_108_valid 0.097530 0.231340 -0.661858 0.878187 1.027871 0.922189 4.014719 0.530280 1.171102 -3.136707 0.199857 2.312452 -1.041013 -1.327845 0.349757 1.418066 0.323178 3.206856 -1.357542 -0.663836
wb_dma_ch_pri_enc/wire_pri9_out -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.563020 -2.257883 1.076242 3.091090 1.743307 1.314376 1.654897 -2.832541 -2.296927 2.092272 2.305410 0.754359 -2.039976 -1.349057 1.130357 1.108019 1.600419 2.986800 2.127994 0.639977
wb_dma_ch_sel/wire_pri2 0.836287 -1.974133 -1.924713 2.312228 1.476867 1.667711 2.054177 -1.224742 -0.469066 -0.057569 -0.003447 0.901428 -2.497010 -1.816115 -0.216954 1.286625 2.071936 2.441641 1.657606 0.587727
wb_dma_ch_sel/wire_pri3 0.836287 -1.974133 -1.924713 2.312228 1.476867 1.667711 2.054177 -1.224742 -0.469066 -0.057569 -0.003447 0.901428 -2.497010 -1.816115 -0.216954 1.286625 2.071936 2.441641 1.657606 0.587727
wb_dma_ch_sel/wire_pri0 2.134521 1.034735 -1.573528 1.001793 0.342508 3.046256 2.019110 -0.504011 2.009780 -2.421162 1.324899 3.413129 0.502923 -0.704560 1.276254 4.092045 0.332876 2.262449 1.742600 -1.287954
wb_dma_ch_sel/wire_pri1 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_de/always_4/if_1/if_1/cond/expr_1 0.391055 -0.010806 -3.113829 0.337829 0.341407 1.431800 2.592408 0.137814 1.978779 -2.446057 -0.524029 3.667188 -1.038771 -1.748537 -0.371047 2.119491 0.509107 3.434726 -0.336800 0.043159
wb_dma_rf/input_ptr_set 0.836287 -1.974133 -1.924713 2.312228 1.476867 1.667711 2.054177 -1.224742 -0.469066 -0.057569 -0.003447 0.901428 -2.497010 -1.816115 -0.216954 1.286625 2.071936 2.441641 1.657606 0.587727
wb_dma_rf/always_2/if_1/if_1 1.548648 -0.080006 -0.475179 2.878987 4.247185 -3.352547 2.421000 -0.624093 0.720713 -2.620203 -3.292852 1.280056 -1.444061 -1.741428 1.771010 -1.718919 -0.017003 0.522467 -2.453703 -0.522971
wb_dma_de/assign_77_read_hold -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_pri_enc_sub/input_valid -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 1.966757 3.398489 0.180853 -1.278869 2.548523 2.746468 2.573848 -1.109666 1.051616 0.171191 2.170226 0.941135 1.588863 0.807871 0.443436 5.592301 -0.262585 1.728201 2.422210 -2.080295
wb_dma_ch_rf/always_27/stmt_1 -1.227116 1.133661 0.687804 0.667944 0.241737 1.234000 2.375272 -1.223168 -2.076698 -3.656191 -3.418502 2.067374 -1.648370 -2.494075 -1.244024 0.989493 2.274868 2.026845 -3.010631 -1.430642
wb_dma_wb_slv/assign_2_pt_sel/expr_1 2.925407 4.012352 -2.210034 -2.524166 1.882273 3.041676 -1.227752 0.697998 1.187317 2.002797 -1.388729 -2.599288 0.522741 0.903564 0.777266 5.588469 -0.383752 -4.701931 2.159673 2.302895
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 0.377190 -3.170733 -1.358126 0.932327 -0.566315 1.803035 1.796213 2.033413 -3.182127 -0.735545 -1.283841 -2.604402 -4.733198 -1.751008 -1.534791 0.690269 2.120684 2.200582 -1.374480 -0.019091
wb_dma_ch_sel/wire_valid -0.858151 1.385172 2.866416 2.022266 1.292159 -0.077751 0.515025 -1.915204 -4.136882 -4.878490 1.603894 -0.763199 -1.035717 0.247018 -1.385933 -1.280148 1.184822 -0.237632 3.894290 2.282494
wb_dma_ch_sel/assign_162_req_p1/expr_1 -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 0.123571 -1.116183 -2.329396 1.795518 0.978986 2.374968 1.401649 -1.287801 1.842055 -0.383099 0.888203 2.432792 -1.239089 -1.583706 0.245286 2.599692 0.954543 1.833442 2.457649 0.276177
wb_dma_de/wire_chunk_cnt_is_0_d -0.000554 0.807819 -2.782805 1.395896 1.332911 1.240950 0.593712 -0.635017 1.112791 -2.301771 -2.291182 4.269949 -0.372946 -1.411430 0.812236 2.394027 -0.358096 0.995647 -0.937866 0.671185
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 -0.563020 -2.257883 1.076242 3.091090 1.743307 1.314376 1.654897 -2.832541 -2.296927 2.092272 2.305410 0.754359 -2.039976 -1.349057 1.130357 1.108019 1.600419 2.986800 2.127994 0.639977
wb_dma_ch_sel/assign_109_valid 0.097530 0.231340 -0.661858 0.878187 1.027871 0.922189 4.014719 0.530280 1.171102 -3.136707 0.199857 2.312452 -1.041013 -1.327845 0.349757 1.418066 0.323178 3.206856 -1.357542 -0.663836
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 3.668224 -1.347109 1.394489 3.495470 -1.212684 1.399320 2.060531 1.914518 2.236662 -2.903723 0.928583 1.608305 0.443678 -1.769989 4.887851 -1.139980 -0.531458 -1.629907 -2.984762 -1.191551
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.028719 0.993854 1.172796 0.640312 -1.385028 2.619883 1.516466 1.629367 0.595140 -2.704349 2.350128 0.302753 0.837637 0.093278 2.124409 2.158397 -0.297491 0.613916 0.373659 -2.687816
wb_dma_de/assign_75_mast1_dout 2.186379 -0.750331 -4.107397 -1.651267 0.648397 1.025432 0.739631 1.979144 1.057880 1.469557 -1.049799 -2.344093 -0.146622 2.003803 -2.253782 2.592014 0.960531 0.452490 1.664270 -0.272546
wb_dma/constraint_csr -1.943313 -0.986759 -2.784344 -0.486042 -0.403176 0.518961 0.116471 2.095933 3.571207 -0.035595 -0.132198 1.519932 -0.458780 -0.412273 -0.294536 1.075632 -2.060724 0.222885 -1.082552 0.125363
wb_dma_ch_rf/always_5/if_1 0.331622 -3.920218 -0.997728 1.951467 -0.996703 0.712677 -1.049758 0.233870 0.860877 3.366578 1.341256 -1.551667 -1.083157 -0.180816 0.447565 0.177245 0.289074 0.230109 2.058439 0.315449
wb_dma_ch_pri_enc/wire_pri21_out -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_sel/assign_157_req_p0 1.982749 0.514419 0.244141 0.942706 -0.912626 1.495439 3.077095 0.948294 0.343455 -4.117295 0.387454 2.144197 -0.717055 -1.530420 0.989515 1.006692 0.569732 2.918467 -1.575883 -1.591159
wb_dma_wb_mast/assign_1/expr_1 5.039893 0.508309 -2.622115 1.510310 0.562747 4.090962 -1.807654 1.581412 -2.117684 -0.325072 -2.983662 -3.146566 0.592307 2.493090 -2.302228 3.637086 0.373109 -2.424816 2.339220 -2.568836
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.352182 0.442773 1.035784 2.396914 2.006183 1.354625 3.867239 1.516766 2.030102 -3.007268 1.947255 1.573902 0.223405 0.195812 3.371742 2.546993 -1.540511 1.401554 -1.138460 -1.840642
wb_dma_de/reg_mast1_adr -1.914998 -0.102648 2.585230 2.361958 2.402921 3.250369 2.810430 0.763053 0.734884 -3.473036 1.261853 -2.618179 0.255780 0.810828 -0.209889 3.135184 1.252268 -5.162069 2.377831 -1.977316
wb_dma_ch_pri_enc/wire_pri17_out -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_sel/assign_141_req_p0/expr_1 1.982749 0.514419 0.244141 0.942706 -0.912626 1.495439 3.077095 0.948294 0.343455 -4.117295 0.387454 2.144197 -0.717055 -1.530420 0.989515 1.006692 0.569732 2.918467 -1.575883 -1.591159
wb_dma_ch_sel/input_ch2_csr -0.688162 2.237413 0.404620 -1.727202 1.193656 0.710523 3.268384 1.061053 -2.119880 -0.720123 -2.798701 -0.890497 -1.111655 0.251025 -2.368537 2.875235 -0.035970 4.798630 -3.553723 -2.958940
wb_dma_ch_rf/assign_13_ch_txsz_we -0.699912 -0.728097 -3.885737 -2.593785 -2.663768 0.808516 0.809014 0.251931 0.357338 -1.161855 -0.239675 2.485027 -0.697608 -1.051239 -3.177830 0.558797 2.016019 3.760253 0.545034 1.631554
wb_dma_ch_sel/assign_130_req_p0 3.337588 3.574915 -1.215635 -1.912585 -0.717948 2.992929 0.806065 0.300211 2.036247 -1.708091 0.966190 2.845258 1.881745 -0.233227 0.467474 4.679926 -0.958827 1.825922 0.856786 -2.583366
wb_dma_ch_arb/always_1/if_1/stmt_2 2.206372 2.033001 2.255483 0.759155 0.984889 2.237086 1.681354 -4.313412 -4.025765 -0.785931 1.370211 1.527389 1.292167 -0.669284 -0.350050 1.447126 3.599247 0.984230 2.858378 -0.672493
wb_dma_ch_sel/assign_106_valid 0.097530 0.231340 -0.661858 0.878187 1.027871 0.922189 4.014719 0.530280 1.171102 -3.136707 0.199857 2.312452 -1.041013 -1.327845 0.349757 1.418066 0.323178 3.206856 -1.357542 -0.663836
wb_dma_ch_pri_enc/wire_pri28_out -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond 0.123571 -1.116183 -2.329396 1.795518 0.978986 2.374968 1.401649 -1.287801 1.842055 -0.383099 0.888203 2.432792 -1.239089 -1.583706 0.245286 2.599692 0.954543 1.833442 2.457649 0.276177
wb_dma_ch_rf/always_10/if_1/if_1/block_1 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_ch_rf/always_11/if_1/if_1 1.838385 2.249764 -1.143757 1.550911 1.239275 2.659656 -0.526711 -1.582377 1.299334 -1.736063 -0.401787 3.794558 1.505916 -0.131667 2.390511 4.429536 -0.590884 -0.376668 1.514331 -0.713056
wb_dma_wb_if/wire_slv_adr 5.130306 -0.697364 -0.959033 2.149822 3.108787 0.022699 2.181817 4.087330 -5.227658 -0.411716 -2.012649 -0.932147 1.407450 2.144582 3.493824 -0.287601 -1.013034 -3.582419 -5.181823 1.721528
wb_dma_ch_sel/input_ch1_csr -0.688162 2.237413 0.404620 -1.727202 1.193656 0.710523 3.268384 1.061053 -2.119880 -0.720123 -2.798701 -0.890497 -1.111655 0.251025 -2.368537 2.875235 -0.035970 4.798630 -3.553723 -2.958940
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma/wire_pt1_sel_i 2.997334 0.091075 -2.772678 -1.816150 1.568458 2.565065 2.100669 1.978147 -0.156124 1.220566 0.373902 -3.173002 0.749919 2.770791 -2.423281 3.821220 1.518269 -0.518618 2.292511 -1.118979
wb_dma_ch_sel/always_47/case_1/stmt_1 -3.410208 -2.163532 -0.297105 2.129405 -0.239371 2.374072 0.407574 1.694676 -0.494329 -1.636400 1.155602 0.181978 0.204266 1.322748 -1.630191 1.902570 -0.649295 -0.994925 1.458119 -0.789987
wb_dma/wire_pt1_sel_o -1.548398 -0.432940 -2.429104 0.845905 2.259193 0.529598 -2.278383 -0.565196 -0.183016 2.611460 -0.946785 0.553701 -0.115519 0.154693 0.451318 3.192835 -2.078290 -1.775061 2.064259 1.282190
wb_dma_ch_sel/assign_127_req_p0/expr_1 2.134521 1.034735 -1.573528 1.001793 0.342508 3.046256 2.019110 -0.504011 2.009780 -2.421162 1.324899 3.413129 0.502923 -0.704560 1.276254 4.092045 0.332876 2.262449 1.742600 -1.287954
wb_dma_ch_pri_enc/inst_u16 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 2.485586 -1.708780 -0.396444 1.277301 -3.041441 2.287526 -0.713082 2.271897 1.108613 -1.394732 2.039625 -0.123768 -0.392189 -0.456490 1.163288 0.478789 -0.593454 -0.115452 0.953242 -1.548111
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 2.314227 -1.752020 -1.323642 1.040005 -4.156501 2.367657 -1.856960 0.502854 0.249257 -1.422654 1.956640 1.467713 0.484268 -0.661339 0.013103 -0.427587 1.011077 -0.128540 2.712646 0.006509
wb_dma_ch_sel/always_48/case_1 2.206372 2.033001 2.255483 0.759155 0.984889 2.237086 1.681354 -4.313412 -4.025765 -0.785931 1.370211 1.527389 1.292167 -0.669284 -0.350050 1.447126 3.599247 0.984230 2.858378 -0.672493
wb_dma_ch_sel/input_ch7_csr -0.154357 2.540948 1.397290 -1.436386 0.628946 0.418311 2.382595 -1.496390 -2.517252 -1.288646 -0.238095 0.540842 0.438769 0.201932 -1.989765 1.492990 1.375465 3.486118 -0.195524 -1.435321
assert_wb_dma_rf/input_ch0_txsz 2.806741 -3.400270 -2.445034 1.622071 -2.723722 1.751302 -1.636022 1.822569 0.149956 1.508528 -0.632275 0.001021 -0.493656 0.133645 1.907284 0.415097 0.177260 0.151964 -0.493140 0.236065
assert_wb_dma_rf 0.286347 -4.205720 -1.584184 2.566456 -2.245757 2.315936 -1.896143 2.275004 -1.139910 0.953064 -0.291362 0.831353 -0.370048 0.322239 1.920848 0.353478 0.058313 -1.650161 -1.336474 -0.452651
wb_dma_ch_rf/always_4/if_1 -0.328576 -4.681265 -1.336756 2.163733 0.313825 -1.113424 -0.508471 1.996560 1.255903 3.350833 2.788187 -2.085838 -1.391735 0.415986 0.645051 -0.737335 -1.898342 0.261344 1.835852 1.540711
wb_dma_de/always_4/if_1/if_1/stmt_1 0.391055 -0.010806 -3.113829 0.337829 0.341407 1.431800 2.592408 0.137814 1.978779 -2.446057 -0.524029 3.667188 -1.038771 -1.748537 -0.371047 2.119491 0.509107 3.434726 -0.336800 0.043159
wb_dma_de/always_14/stmt_1/expr_1 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_de/wire_use_ed 2.824065 0.767114 -2.501719 -0.047928 6.159495 -3.658001 5.672003 -0.265050 1.884860 1.876656 -0.030859 0.528969 3.032557 4.468598 0.145313 0.552341 0.543932 4.700872 0.775699 -0.297360
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond -1.376981 -1.284678 -0.104210 3.095395 1.152114 -0.548151 0.659624 1.045236 3.515137 -2.591526 1.126705 0.964728 0.304173 -0.233658 1.788948 -1.821461 -2.027532 -3.139506 0.733055 2.390725
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.352182 0.442773 1.035784 2.396914 2.006183 1.354625 3.867239 1.516766 2.030102 -3.007268 1.947255 1.573902 0.223405 0.195812 3.371742 2.546993 -1.540511 1.401554 -1.138460 -1.840642
wb_dma_ch_sel/always_7/stmt_1/expr_1 0.881666 -1.401379 -3.198766 -0.497865 0.313285 1.454478 0.821293 -0.483228 -0.323975 1.115116 -0.933771 -0.665780 -2.916430 -1.466389 -2.156406 1.873492 2.190866 2.778392 1.701469 0.263423
wb_dma_ch_sel/input_nd_i 2.134521 1.034735 -1.573528 1.001793 0.342508 3.046256 2.019110 -0.504011 2.009780 -2.421162 1.324899 3.413129 0.502923 -0.704560 1.276254 4.092045 0.332876 2.262449 1.742600 -1.287954
assert_wb_dma_ch_sel/input_req_i 0.123571 -1.116183 -2.329396 1.795518 0.978986 2.374968 1.401649 -1.287801 1.842055 -0.383099 0.888203 2.432792 -1.239089 -1.583706 0.245286 2.599692 0.954543 1.833442 2.457649 0.276177
wb_dma_ch_rf/reg_ch_rl -3.046879 -2.480194 0.336068 1.466469 0.062509 0.438776 3.334438 2.821667 2.710466 -1.397324 0.971890 -0.018029 -2.638961 -1.907338 0.479461 -0.773612 -1.659074 1.255731 -3.294854 -0.947748
wb_dma_de/reg_paused -0.206908 -1.675969 -2.099197 1.923076 1.156998 -0.412666 -0.029366 2.862951 1.616589 -2.674026 -0.547907 -1.332130 -2.058233 0.267710 -0.267371 -0.087866 -2.006214 -1.090291 0.762876 0.714912
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 0.187027 1.251529 -3.265721 -0.354207 1.285706 1.113613 0.349694 -1.302284 0.578713 -1.069630 -2.941159 2.724337 -1.037125 -1.525335 -0.947374 2.658710 0.884962 1.503174 -0.113364 0.547516
wb_dma_wb_if/wire_mast_drdy 1.224332 1.521125 1.220183 2.008112 0.119149 -1.488468 -1.712903 -1.454220 -1.017777 -0.994684 -2.992116 -2.083992 -3.373525 0.591909 0.869263 3.486811 -0.827571 7.629236 2.234242 -0.639662
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 -0.129265 -1.724953 1.433932 2.886888 1.002742 1.681772 3.851408 -0.429085 1.058842 -1.816339 2.420166 0.049955 -2.261147 -1.977557 1.079431 0.465574 1.219814 2.076326 1.022343 -0.889058
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 0.881666 -1.401379 -3.198766 -0.497865 0.313285 1.454478 0.821293 -0.483228 -0.323975 1.115116 -0.933771 -0.665780 -2.916430 -1.466389 -2.156406 1.873492 2.190866 2.778392 1.701469 0.263423
wb_dma_ch_sel/assign_100_valid/expr_1 0.162042 0.223655 3.372252 1.202750 -2.669725 1.123573 2.685668 0.819684 -2.448658 -4.401039 2.902460 1.836527 1.177577 0.542176 0.459758 -0.173774 0.346062 3.727916 -0.775716 -1.733831
wb_dma_wb_if/inst_u1 2.881604 0.958146 1.721457 0.945662 -1.457127 1.061358 -1.492716 -1.252951 -5.509535 -0.922808 -0.193297 0.053957 1.800361 1.043484 1.085369 0.390566 1.942406 -1.735000 1.118661 2.166960
wb_dma_wb_if/inst_u0 5.398278 2.159484 0.461615 0.365398 0.840980 1.086086 0.041119 -1.400381 -0.874731 -1.785085 -3.583065 -4.001294 -3.206363 -0.919386 -0.972517 0.549751 3.324761 1.592296 1.275795 -2.517905
wb_dma_ch_sel -1.674425 3.484256 1.706886 -0.999450 1.375799 -1.065533 3.015639 -1.483822 -0.409912 -3.838007 -0.724398 2.264846 1.245042 -0.288781 -1.350950 -0.295959 0.133788 1.879720 -1.368276 0.225418
wb_dma_rf/input_de_csr_we 3.316854 1.779921 -2.628248 -2.462238 3.336277 -0.051274 3.927872 -1.301064 1.592101 1.394145 -1.207669 -1.971270 -0.704865 0.078466 -2.362752 2.754292 2.935787 3.116001 2.306848 -0.990508
wb_dma_rf/wire_ch0_adr0 -0.732023 -2.007194 0.820515 2.783159 2.716239 -0.218987 4.683525 3.991699 0.603089 -0.893527 1.997406 -1.476720 0.495239 3.355613 1.488993 0.814713 -2.534143 1.852045 -1.863575 -1.456441
wb_dma_rf/wire_ch0_adr1 3.302711 -3.176393 -1.704056 1.225819 -4.321925 2.282750 -1.873764 2.082673 -0.341011 -0.305671 0.482505 0.586672 -0.259225 -0.345116 1.179597 -0.019728 0.149190 0.591434 -0.195714 -1.339049
wb_dma_de/always_9/stmt_1/expr_1 -0.763290 1.163570 -3.512972 -3.451681 -1.468812 1.788920 0.519354 2.325702 4.282023 -1.479516 -0.402550 1.032803 -0.154350 -0.342755 -1.849537 3.576329 -0.946843 0.808683 -0.215983 -1.082779
wb_dma_ch_sel/always_42/case_1/cond -3.038496 0.243895 0.141965 0.901486 3.712633 -0.568485 3.160022 -2.148482 1.065564 0.147743 -1.594833 0.330102 -2.599183 -2.726052 -0.794976 -0.098851 0.746305 0.691675 -1.082139 1.120156
wb_dma_wb_slv/input_wb_cyc_i 4.189363 2.987846 0.721722 -3.137745 -0.184243 3.645111 1.191334 1.993636 -0.751814 -0.251969 0.845904 -4.469942 -2.216759 -2.353723 1.466196 4.695481 0.666589 -3.791380 0.494287 -0.707189
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 -0.563020 -2.257883 1.076242 3.091090 1.743307 1.314376 1.654897 -2.832541 -2.296927 2.092272 2.305410 0.754359 -2.039976 -1.349057 1.130357 1.108019 1.600419 2.986800 2.127994 0.639977
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 0.167098 -2.095910 -2.280831 2.154518 1.714002 -0.354886 1.825396 -2.795322 1.108828 0.345845 0.485067 1.276112 -0.085339 -0.807625 -1.872169 -2.188943 3.236256 0.945613 4.167113 2.041018
wb_dma_de/reg_tsz_cnt 0.182084 0.390616 -3.932694 -1.360066 -1.782116 0.840976 -1.649447 -0.775292 -0.967577 -0.865898 -2.555916 3.037806 -0.537916 -1.027934 -1.799365 1.280441 1.244154 2.127906 0.190158 2.141836
wb_dma_ch_sel/reg_ndr 2.134521 1.034735 -1.573528 1.001793 0.342508 3.046256 2.019110 -0.504011 2.009780 -2.421162 1.324899 3.413129 0.502923 -0.704560 1.276254 4.092045 0.332876 2.262449 1.742600 -1.287954
wb_dma_de/assign_83_wr_ack/expr_1 0.187027 1.251529 -3.265721 -0.354207 1.285706 1.113613 0.349694 -1.302284 0.578713 -1.069630 -2.941159 2.724337 -1.037125 -1.525335 -0.947374 2.658710 0.884962 1.503174 -0.113364 0.547516
wb_dma_de/reg_de_txsz_we 2.681539 0.173394 -4.756190 -2.771273 -0.850479 1.427877 1.067725 2.016425 2.556393 -0.233743 -1.331448 0.337757 -1.743980 -1.682226 -1.285114 1.939505 0.592216 1.472108 -0.751018 0.049017
wb_dma_ch_rf/reg_pointer_sr 0.331622 -3.920218 -0.997728 1.951467 -0.996703 0.712677 -1.049758 0.233870 0.860877 3.366578 1.341256 -1.551667 -1.083157 -0.180816 0.447565 0.177245 0.289074 0.230109 2.058439 0.315449
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 0.123571 -1.116183 -2.329396 1.795518 0.978986 2.374968 1.401649 -1.287801 1.842055 -0.383099 0.888203 2.432792 -1.239089 -1.583706 0.245286 2.599692 0.954543 1.833442 2.457649 0.276177
wb_dma_rf/input_de_adr1_we 2.485586 -1.708780 -0.396444 1.277301 -3.041441 2.287526 -0.713082 2.271897 1.108613 -1.394732 2.039625 -0.123768 -0.392189 -0.456490 1.163288 0.478789 -0.593454 -0.115452 0.953242 -1.548111
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 -0.955728 2.365617 -2.211584 -1.291944 2.415868 -0.021363 1.123204 -0.625337 -1.776865 -0.101656 -0.339106 3.499923 4.520637 5.023585 -0.738627 4.656431 -0.450156 1.735305 0.796406 0.842433
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_sel/always_43/case_1/cond 0.182084 0.390616 -3.932694 -1.360066 -1.782116 0.840976 -1.649447 -0.775292 -0.967577 -0.865898 -2.555916 3.037806 -0.537916 -1.027934 -1.799365 1.280441 1.244154 2.127906 0.190158 2.141836
wb_dma_ch_rf/reg_ch_adr0_r -1.210482 -1.913958 2.780284 3.053672 2.687157 -0.939275 3.860699 0.982820 0.201998 0.240507 3.652139 -0.789150 0.044804 1.538455 2.502698 -0.619345 -1.559587 1.517656 -0.489447 -0.501463
wb_dma_ch_pri_enc/input_valid -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_ch_pri_enc/reg_pri_out1 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 1.038860 -2.316640 -0.498702 1.369974 -1.488755 -0.059036 0.470649 1.999725 1.375807 -0.616572 1.193076 -4.154088 -2.408475 1.314511 -1.484768 0.008471 0.211016 3.752785 3.870827 -0.347015
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 0.848500 -1.936230 1.242515 3.045556 1.236122 0.644269 2.674466 1.598047 0.569500 -1.304153 1.529593 -0.971312 -1.685686 -0.659885 2.290055 -0.228741 -0.544906 0.341627 -0.865918 -0.831237
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 -1.688622 -2.364644 -1.069586 2.268140 2.985875 -0.040971 2.275823 -0.100973 1.282328 1.088527 0.490533 -2.267326 -1.071620 0.140503 -1.750458 -0.982894 0.809757 -1.257369 2.850994 1.796955
wb_dma_ch_arb/always_2/block_1/case_1/if_2 -0.073303 -1.023785 0.093328 3.102826 0.907304 1.687712 -1.205713 -3.870616 -3.013779 1.733230 1.011390 2.967308 -0.006522 -0.840350 1.482046 1.209342 1.384224 0.806113 2.680921 1.836463
wb_dma_ch_sel/input_req_i -0.416205 -3.022804 -0.855604 1.125839 0.919645 0.623681 3.232389 0.580197 -2.087974 -0.380598 -0.928624 -2.504119 -3.928643 -2.033658 -2.209719 -1.169724 3.010418 1.437616 -0.507656 0.778180
wb_dma_rf/assign_4_dma_abort/expr_1 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_rf/always_1/case_1/stmt_8 -1.861303 -1.079019 -1.772294 1.184724 2.721234 -1.519782 2.175067 2.580293 3.243556 0.355768 1.397258 0.677892 2.211679 4.293533 1.109608 1.738579 -2.918317 0.984237 0.196559 0.123005
wb_dma_ch_rf/wire_ptr_inv -0.206538 -0.813833 -1.977171 0.669527 -0.433730 2.194137 0.201087 -2.394425 0.955057 0.446165 2.130177 2.709464 0.692762 -0.489287 -0.992434 1.678337 1.838647 1.370426 4.406663 0.981519
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond 3.131922 0.222890 -1.917214 2.007751 1.804243 1.010750 -0.653416 1.096497 -1.465735 -0.128830 -2.435597 0.413063 -0.271091 0.654810 1.948153 2.150856 -1.070478 -0.558181 -1.224079 -0.187278
wb_dma_ch_sel/assign_138_req_p0 1.982749 0.514419 0.244141 0.942706 -0.912626 1.495439 3.077095 0.948294 0.343455 -4.117295 0.387454 2.144197 -0.717055 -1.530420 0.989515 1.006692 0.569732 2.918467 -1.575883 -1.591159
wb_dma_rf/always_1/case_1/stmt_1 -0.206908 -1.675969 -2.099197 1.923076 1.156998 -0.412666 -0.029366 2.862951 1.616589 -2.674026 -0.547907 -1.332130 -2.058233 0.267710 -0.267371 -0.087866 -2.006214 -1.090291 0.762876 0.714912
wb_dma_rf/always_1/case_1/stmt_6 1.616775 -0.672040 0.593927 2.259843 -0.382455 0.609650 1.050470 2.966280 3.998635 0.796272 2.827562 0.134633 2.482455 1.006237 4.995967 1.742301 -2.379124 -2.784546 0.147658 1.178527
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.028719 0.993854 1.172796 0.640312 -1.385028 2.619883 1.516466 1.629367 0.595140 -2.704349 2.350128 0.302753 0.837637 0.093278 2.124409 2.158397 -0.297491 0.613916 0.373659 -2.687816
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 0.123571 -1.116183 -2.329396 1.795518 0.978986 2.374968 1.401649 -1.287801 1.842055 -0.383099 0.888203 2.432792 -1.239089 -1.583706 0.245286 2.599692 0.954543 1.833442 2.457649 0.276177
wb_dma_ch_sel/always_43/case_1 0.182084 0.390616 -3.932694 -1.360066 -1.782116 0.840976 -1.649447 -0.775292 -0.967577 -0.865898 -2.555916 3.037806 -0.537916 -1.027934 -1.799365 1.280441 1.244154 2.127906 0.190158 2.141836
wb_dma_ch_sel/assign_9_pri2 0.836287 -1.974133 -1.924713 2.312228 1.476867 1.667711 2.054177 -1.224742 -0.469066 -0.057569 -0.003447 0.901428 -2.497010 -1.816115 -0.216954 1.286625 2.071936 2.441641 1.657606 0.587727
wb_dma_pri_enc_sub/always_1/case_1 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_rf/always_2/if_1 1.548648 -0.080006 -0.475179 2.878987 4.247185 -3.352547 2.421000 -0.624093 0.720713 -2.620203 -3.292852 1.280056 -1.444061 -1.741428 1.771010 -1.718919 -0.017003 0.522467 -2.453703 -0.522971
wb_dma/wire_dma_abort 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 0.377190 -3.170733 -1.358126 0.932327 -0.566315 1.803035 1.796213 2.033413 -3.182127 -0.735545 -1.283841 -2.604402 -4.733198 -1.751008 -1.534791 0.690269 2.120684 2.200582 -1.374480 -0.019091
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.563020 -2.257883 1.076242 3.091090 1.743307 1.314376 1.654897 -2.832541 -2.296927 2.092272 2.305410 0.754359 -2.039976 -1.349057 1.130357 1.108019 1.600419 2.986800 2.127994 0.639977
wb_dma_wb_if/input_wb_stb_i 4.309539 -0.862281 -0.034688 1.872012 -1.168116 1.973357 1.801446 3.595374 0.882962 -2.985226 0.974012 -0.225249 -1.014244 -0.662594 3.057378 0.889311 -1.071964 0.333985 -2.087242 -2.078768
wb_dma_rf/input_de_txsz -0.340374 1.526298 -3.160691 -3.067250 -0.737984 1.532091 1.171080 0.591377 3.845398 -1.186164 -0.250302 1.553384 -0.321766 -0.891544 -2.048387 3.216119 0.082491 2.098645 0.732629 -0.946522
wb_dma_ch_pri_enc/wire_pri3_out -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_sel/wire_gnt_p1 -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_ch_sel/wire_gnt_p0 1.690869 1.106746 1.781364 -0.697675 0.345638 2.822622 3.773818 -3.053586 -2.590308 -0.885115 3.362123 0.727960 1.323020 -0.672599 -1.889865 1.182184 4.376044 1.173935 3.300038 -1.373170
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.028719 0.993854 1.172796 0.640312 -1.385028 2.619883 1.516466 1.629367 0.595140 -2.704349 2.350128 0.302753 0.837637 0.093278 2.124409 2.158397 -0.297491 0.613916 0.373659 -2.687816
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 0.123571 -1.116183 -2.329396 1.795518 0.978986 2.374968 1.401649 -1.287801 1.842055 -0.383099 0.888203 2.432792 -1.239089 -1.583706 0.245286 2.599692 0.954543 1.833442 2.457649 0.276177
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 -0.206908 -1.675969 -2.099197 1.923076 1.156998 -0.412666 -0.029366 2.862951 1.616589 -2.674026 -0.547907 -1.332130 -2.058233 0.267710 -0.267371 -0.087866 -2.006214 -1.090291 0.762876 0.714912
wb_dma/input_wb0_err_i 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_ch_sel/always_44/case_1/stmt_4 -1.236606 -1.523027 2.200684 3.174180 2.299627 0.664987 1.329591 -1.745189 1.130628 1.216235 3.613420 -0.272601 0.218266 0.279540 2.103147 0.449923 -0.105393 -1.304757 3.070757 0.276223
wb_dma_ch_sel/always_44/case_1/stmt_1 1.503155 -2.315807 1.134497 2.951207 2.684330 0.372160 4.816067 3.272529 -0.838026 -0.161017 1.782007 -3.357564 -0.805217 1.979196 1.126545 0.377920 -1.095399 1.653430 -1.045258 -1.341298
wb_dma_wb_mast/wire_wb_data_o 2.186379 -0.750331 -4.107397 -1.651267 0.648397 1.025432 0.739631 1.979144 1.057880 1.469557 -1.049799 -2.344093 -0.146622 2.003803 -2.253782 2.592014 0.960531 0.452490 1.664270 -0.272546
wb_dma_de/always_6/if_1/if_1/stmt_1 -0.716980 2.097268 -3.948939 -2.076649 -0.879066 1.687589 -1.425576 -0.846377 3.039572 -0.895997 -1.264964 4.016349 2.302979 0.529947 -1.602108 3.197320 -0.198699 -0.019493 1.501869 0.749765
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 0.123571 -1.116183 -2.329396 1.795518 0.978986 2.374968 1.401649 -1.287801 1.842055 -0.383099 0.888203 2.432792 -1.239089 -1.583706 0.245286 2.599692 0.954543 1.833442 2.457649 0.276177
wb_dma_ch_sel/always_38/case_1/cond -1.640220 0.452914 0.003392 0.848423 -1.163802 1.821700 1.337206 0.372473 -1.958053 -4.057869 -2.333003 2.941097 -0.661019 -1.140688 -0.775649 1.930349 0.797517 2.077929 -2.825701 -1.265244
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 0.186336 -3.167068 -3.079298 0.249865 -1.450346 1.415445 0.102199 1.387391 -2.239305 0.078150 -1.551397 -1.453996 -3.571573 -1.143845 -2.588481 0.634607 2.123940 2.492811 0.353456 0.761609
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 -0.340374 1.526298 -3.160691 -3.067250 -0.737984 1.532091 1.171080 0.591377 3.845398 -1.186164 -0.250302 1.553384 -0.321766 -0.891544 -2.048387 3.216119 0.082491 2.098645 0.732629 -0.946522
wb_dma_de/assign_4_use_ed 2.824065 0.767114 -2.501719 -0.047928 6.159495 -3.658001 5.672003 -0.265050 1.884860 1.876656 -0.030859 0.528969 3.032557 4.468598 0.145313 0.552341 0.543932 4.700872 0.775699 -0.297360
assert_wb_dma_wb_if/assert_a_wb_stb -1.093747 -1.072541 -2.007943 0.132753 1.557277 0.983425 -1.329295 0.280470 0.591448 2.717429 1.349073 -0.735242 -0.515416 0.246612 0.103840 2.585567 -1.652801 -1.467493 3.166418 0.578937
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 0.016630 0.973499 -2.596869 -0.439613 -0.197144 1.831129 1.842025 0.550882 3.513012 -2.646470 0.262994 3.702405 0.162255 -1.089931 0.073778 2.953630 -0.576043 2.108868 0.046397 -0.598086
wb_dma_ch_sel/assign_132_req_p0 3.337147 2.215366 1.644819 -0.890934 -2.593269 1.830482 1.690318 -1.762731 0.336290 -2.119519 2.904725 3.521803 0.645115 -2.771744 1.607545 0.274838 1.189541 3.396132 0.158233 -1.186786
wb_dma_ch_rf/always_25/if_1 -3.656052 -3.529076 -0.418766 2.349133 -1.279279 2.647571 -0.955993 1.923165 -0.839253 -0.065653 0.806129 1.152610 0.749556 1.225550 -0.237355 1.431521 -0.299001 -2.457336 -0.133566 -1.135858
wb_dma_de/wire_rd_ack 0.187027 1.251529 -3.265721 -0.354207 1.285706 1.113613 0.349694 -1.302284 0.578713 -1.069630 -2.941159 2.724337 -1.037125 -1.525335 -0.947374 2.658710 0.884962 1.503174 -0.113364 0.547516
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.352182 0.442773 1.035784 2.396914 2.006183 1.354625 3.867239 1.516766 2.030102 -3.007268 1.947255 1.573902 0.223405 0.195812 3.371742 2.546993 -1.540511 1.401554 -1.138460 -1.840642
wb_dma/wire_slv0_adr 4.291561 -0.974435 -2.251426 0.747358 2.012849 -0.037565 2.624812 4.346157 -4.400478 0.395531 -1.309841 0.564315 2.041975 1.511057 2.302106 -1.013165 -1.460963 -3.003814 -5.783593 2.440883
wb_dma_wb_slv/input_wb_stb_i 4.309539 -0.862281 -0.034688 1.872012 -1.168116 1.973357 1.801446 3.595374 0.882962 -2.985226 0.974012 -0.225249 -1.014244 -0.662594 3.057378 0.889311 -1.071964 0.333985 -2.087242 -2.078768
wb_dma_ch_sel/assign_96_valid/expr_1 0.736925 0.639754 2.911215 5.058970 0.310467 0.759284 3.030492 0.799678 0.347702 -3.585814 -3.991239 0.485400 1.417482 0.646801 -0.210587 -1.371680 0.367502 3.730736 -2.502165 -5.063399
wb_dma_ch_sel/always_4/stmt_1 -1.640220 0.452914 0.003392 0.848423 -1.163802 1.821700 1.337206 0.372473 -1.958053 -4.057869 -2.333003 2.941097 -0.661019 -1.140688 -0.775649 1.930349 0.797517 2.077929 -2.825701 -1.265244
wb_dma_rf/wire_pointer2_s 0.331622 -3.920218 -0.997728 1.951467 -0.996703 0.712677 -1.049758 0.233870 0.860877 3.366578 1.341256 -1.551667 -1.083157 -0.180816 0.447565 0.177245 0.289074 0.230109 2.058439 0.315449
wb_dma_de/reg_chunk_dec -0.000554 0.807819 -2.782805 1.395896 1.332911 1.240950 0.593712 -0.635017 1.112791 -2.301771 -2.291182 4.269949 -0.372946 -1.411430 0.812236 2.394027 -0.358096 0.995647 -0.937866 0.671185
wb_dma_de/reg_chunk_cnt_is_0_r 0.391055 -0.010806 -3.113829 0.337829 0.341407 1.431800 2.592408 0.137814 1.978779 -2.446057 -0.524029 3.667188 -1.038771 -1.748537 -0.371047 2.119491 0.509107 3.434726 -0.336800 0.043159
wb_dma_ch_sel/assign_158_req_p1/expr_1 -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma/wire_wb0_cyc_o -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 -0.563020 -2.257883 1.076242 3.091090 1.743307 1.314376 1.654897 -2.832541 -2.296927 2.092272 2.305410 0.754359 -2.039976 -1.349057 1.130357 1.108019 1.600419 2.986800 2.127994 0.639977
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond 0.575464 2.854384 2.872023 0.597860 2.019141 1.390261 2.762433 -3.595983 -3.230575 -1.998842 1.540680 -0.505340 1.258841 1.030951 -1.432306 -0.893781 3.516221 -0.069791 3.459902 2.076790
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 1.403271 3.620826 1.765258 -1.317346 3.188123 0.451538 4.065784 -4.464530 -1.921592 0.466684 1.761303 2.301676 0.132008 -2.591789 0.295905 0.796021 1.532433 3.148368 0.485455 1.849270
wb_dma_ch_rf/always_23/if_1/block_1/if_1 2.314227 -1.752020 -1.323642 1.040005 -4.156501 2.367657 -1.856960 0.502854 0.249257 -1.422654 1.956640 1.467713 0.484268 -0.661339 0.013103 -0.427587 1.011077 -0.128540 2.712646 0.006509
wb_dma_ch_rf/reg_ch_adr1_r 2.314227 -1.752020 -1.323642 1.040005 -4.156501 2.367657 -1.856960 0.502854 0.249257 -1.422654 1.956640 1.467713 0.484268 -0.661339 0.013103 -0.427587 1.011077 -0.128540 2.712646 0.006509
wb_dma/input_wb0_cyc_i 5.188615 2.511195 -0.283973 -1.584155 -0.056659 4.081404 2.908497 2.396155 2.470002 -0.570974 0.107949 -4.177097 -1.065875 0.336528 0.181232 2.015952 3.414189 -3.091959 -0.717859 -0.002392
wb_dma_ch_sel/always_8/stmt_1 -0.416367 -2.419766 -0.939701 2.414040 2.934182 -0.631828 2.557847 -1.887172 0.688040 1.129316 -0.169760 -0.875932 -2.583289 -1.754873 -0.848690 -1.543384 2.259869 1.318719 1.894426 1.155019
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 -0.403669 -1.448195 -1.655702 0.117695 2.026347 0.304753 2.365468 -1.455159 0.063116 1.587547 -0.422502 -1.715907 -2.731980 -1.462766 -2.500557 0.406672 2.566088 2.143112 2.174165 0.718603
wb_dma_wb_slv 2.881604 0.958146 1.721457 0.945662 -1.457127 1.061358 -1.492716 -1.252951 -5.509535 -0.922808 -0.193297 0.053957 1.800361 1.043484 1.085369 0.390566 1.942406 -1.735000 1.118661 2.166960
wb_dma_de/inst_u0 -4.467719 -2.351345 2.458404 3.398729 1.714143 2.220387 1.302487 0.265111 -1.195647 0.432499 3.590211 -0.721893 0.466503 1.821695 -0.414124 1.514636 -1.414014 -1.078973 2.309212 -0.803604
wb_dma_de/inst_u1 -0.708043 -0.517463 -1.941591 0.021369 -0.707828 3.708269 -0.808143 1.485378 -0.535306 -0.095577 1.999333 0.677959 2.835114 2.871016 -2.218868 3.510123 -0.286561 -1.881358 3.536330 -0.751789
wb_dma_pri_enc_sub/input_pri_in -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond 2.681539 0.173394 -4.756190 -2.771273 -0.850479 1.427877 1.067725 2.016425 2.556393 -0.233743 -1.331448 0.337757 -1.743980 -1.682226 -1.285114 1.939505 0.592216 1.472108 -0.751018 0.049017
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 -0.563020 -2.257883 1.076242 3.091090 1.743307 1.314376 1.654897 -2.832541 -2.296927 2.092272 2.305410 0.754359 -2.039976 -1.349057 1.130357 1.108019 1.600419 2.986800 2.127994 0.639977
wb_dma_ch_sel/assign_146_req_p0/expr_1 1.982749 0.514419 0.244141 0.942706 -0.912626 1.495439 3.077095 0.948294 0.343455 -4.117295 0.387454 2.144197 -0.717055 -1.530420 0.989515 1.006692 0.569732 2.918467 -1.575883 -1.591159
wb_dma_ch_sel/assign_101_valid/expr_1 0.162042 0.223655 3.372252 1.202750 -2.669725 1.123573 2.685668 0.819684 -2.448658 -4.401039 2.902460 1.836527 1.177577 0.542176 0.459758 -0.173774 0.346062 3.727916 -0.775716 -1.733831
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 0.123571 -1.116183 -2.329396 1.795518 0.978986 2.374968 1.401649 -1.287801 1.842055 -0.383099 0.888203 2.432792 -1.239089 -1.583706 0.245286 2.599692 0.954543 1.833442 2.457649 0.276177
wb_dma_de/reg_de_adr1_we 2.485586 -1.708780 -0.396444 1.277301 -3.041441 2.287526 -0.713082 2.271897 1.108613 -1.394732 2.039625 -0.123768 -0.392189 -0.456490 1.163288 0.478789 -0.593454 -0.115452 0.953242 -1.548111
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 0.979747 -1.191594 0.450441 3.097921 0.538902 2.439240 1.114872 -0.470961 -4.325522 -3.234566 -3.273197 -1.407714 -2.205439 -1.115329 -1.801444 0.719279 3.657015 -0.615754 0.104150 -1.781777
wb_dma_ch_rf/assign_11_ch_csr_we 2.787260 4.423703 3.236520 -1.233056 -0.258489 1.352833 3.073779 -1.591729 -3.214749 -2.362331 1.293143 1.157903 3.128622 1.186173 0.736547 2.424988 2.663949 1.413092 0.437842 -0.307977
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 -2.441867 -0.732449 -4.577672 -2.224644 -0.176259 0.745715 0.546663 0.082704 3.784791 0.736085 -0.835249 1.336960 -1.636795 -1.513752 -3.121352 1.725472 0.407708 1.823230 1.218174 0.988487
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.563020 -2.257883 1.076242 3.091090 1.743307 1.314376 1.654897 -2.832541 -2.296927 2.092272 2.305410 0.754359 -2.039976 -1.349057 1.130357 1.108019 1.600419 2.986800 2.127994 0.639977
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 4.028719 0.993854 1.172796 0.640312 -1.385028 2.619883 1.516466 1.629367 0.595140 -2.704349 2.350128 0.302753 0.837637 0.093278 2.124409 2.158397 -0.297491 0.613916 0.373659 -2.687816
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.352182 0.442773 1.035784 2.396914 2.006183 1.354625 3.867239 1.516766 2.030102 -3.007268 1.947255 1.573902 0.223405 0.195812 3.371742 2.546993 -1.540511 1.401554 -1.138460 -1.840642
wb_dma/wire_de_adr0_we 0.848500 -1.936230 1.242515 3.045556 1.236122 0.644269 2.674466 1.598047 0.569500 -1.304153 1.529593 -0.971312 -1.685686 -0.659885 2.290055 -0.228741 -0.544906 0.341627 -0.865918 -0.831237
wb_dma_wb_slv/wire_rf_sel 4.406510 1.366486 1.480158 1.407579 -0.239613 1.272999 0.376365 0.150030 4.855073 -3.185076 1.732237 0.533377 -1.721040 -3.438668 4.576185 -1.944482 -1.188041 -2.454933 -0.847951 -1.486132
assert_wb_dma_wb_if -1.093747 -1.072541 -2.007943 0.132753 1.557277 0.983425 -1.329295 0.280470 0.591448 2.717429 1.349073 -0.735242 -0.515416 0.246612 0.103840 2.585567 -1.652801 -1.467493 3.166418 0.578937
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 0.123571 -1.116183 -2.329396 1.795518 0.978986 2.374968 1.401649 -1.287801 1.842055 -0.383099 0.888203 2.432792 -1.239089 -1.583706 0.245286 2.599692 0.954543 1.833442 2.457649 0.276177
wb_dma_ch_sel/assign_120_valid 0.097530 0.231340 -0.661858 0.878187 1.027871 0.922189 4.014719 0.530280 1.171102 -3.136707 0.199857 2.312452 -1.041013 -1.327845 0.349757 1.418066 0.323178 3.206856 -1.357542 -0.663836
wb_dma/wire_wb1s_data_o 2.186379 -0.750331 -4.107397 -1.651267 0.648397 1.025432 0.739631 1.979144 1.057880 1.469557 -1.049799 -2.344093 -0.146622 2.003803 -2.253782 2.592014 0.960531 0.452490 1.664270 -0.272546
wb_dma_de/wire_adr0_cnt_next1 -4.467719 -2.351345 2.458404 3.398729 1.714143 2.220387 1.302487 0.265111 -1.195647 0.432499 3.590211 -0.721893 0.466503 1.821695 -0.414124 1.514636 -1.414014 -1.078973 2.309212 -0.803604
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 0.123571 -1.116183 -2.329396 1.795518 0.978986 2.374968 1.401649 -1.287801 1.842055 -0.383099 0.888203 2.432792 -1.239089 -1.583706 0.245286 2.599692 0.954543 1.833442 2.457649 0.276177
wb_dma/wire_pt0_sel_o 2.997334 0.091075 -2.772678 -1.816150 1.568458 2.565065 2.100669 1.978147 -0.156124 1.220566 0.373902 -3.173002 0.749919 2.770791 -2.423281 3.821220 1.518269 -0.518618 2.292511 -1.118979
wb_dma/wire_pt0_sel_i -1.548398 -0.432940 -2.429104 0.845905 2.259193 0.529598 -2.278383 -0.565196 -0.183016 2.611460 -0.946785 0.553701 -0.115519 0.154693 0.451318 3.192835 -2.078290 -1.775061 2.064259 1.282190
wb_dma_ch_rf/always_11 1.838385 2.249764 -1.143757 1.550911 1.239275 2.659656 -0.526711 -1.582377 1.299334 -1.736063 -0.401787 3.794558 1.505916 -0.131667 2.390511 4.429536 -0.590884 -0.376668 1.514331 -0.713056
wb_dma_ch_rf/always_10 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_ch_rf/always_17 0.182084 0.390616 -3.932694 -1.360066 -1.782116 0.840976 -1.649447 -0.775292 -0.967577 -0.865898 -2.555916 3.037806 -0.537916 -1.027934 -1.799365 1.280441 1.244154 2.127906 0.190158 2.141836
wb_dma_ch_rf/always_19 -1.943313 -0.986759 -2.784344 -0.486042 -0.403176 0.518961 0.116471 2.095933 3.571207 -0.035595 -0.132198 1.519932 -0.458780 -0.412273 -0.294536 1.075632 -2.060724 0.222885 -1.082552 0.125363
wb_dma_ch_rf/input_de_csr_we 3.316854 1.779921 -2.628248 -2.462238 3.336277 -0.051274 3.927872 -1.301064 1.592101 1.394145 -1.207669 -1.971270 -0.704865 0.078466 -2.362752 2.754292 2.935787 3.116001 2.306848 -0.990508
wb_dma_ch_sel/assign_147_req_p0 1.982749 0.514419 0.244141 0.942706 -0.912626 1.495439 3.077095 0.948294 0.343455 -4.117295 0.387454 2.144197 -0.717055 -1.530420 0.989515 1.006692 0.569732 2.918467 -1.575883 -1.591159
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.028719 0.993854 1.172796 0.640312 -1.385028 2.619883 1.516466 1.629367 0.595140 -2.704349 2.350128 0.302753 0.837637 0.093278 2.124409 2.158397 -0.297491 0.613916 0.373659 -2.687816
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 2.486752 0.148848 -1.547841 0.643904 0.402137 1.369878 0.767048 1.713202 1.837992 -1.037327 0.494262 1.225024 0.209691 0.046051 2.203403 2.115772 -1.218805 -0.046268 -0.593820 -0.738430
wb_dma_wb_if/wire_slv_dout 7.455451 -1.321592 -0.226211 1.780732 -0.361240 -0.952291 2.778883 4.851125 -3.489136 -2.313629 -0.710839 -3.763284 -1.103964 0.553722 1.819608 -1.706674 -0.075238 1.112077 -2.489365 0.631931
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond -0.431403 0.698747 -2.797641 0.116173 1.332207 -0.611013 0.635145 1.740037 -0.101764 -3.935833 -3.940934 1.217533 -2.543673 -1.130789 -0.770130 1.132946 -0.949755 1.282197 -2.664445 0.697573
wb_dma/wire_pointer 0.167098 -2.095910 -2.280831 2.154518 1.714002 -0.354886 1.825396 -2.795322 1.108828 0.345845 0.485067 1.276112 -0.085339 -0.807625 -1.872169 -2.188943 3.236256 0.945613 4.167113 2.041018
wb_dma_de/assign_75_mast1_dout/expr_1 2.186379 -0.750331 -4.107397 -1.651267 0.648397 1.025432 0.739631 1.979144 1.057880 1.469557 -1.049799 -2.344093 -0.146622 2.003803 -2.253782 2.592014 0.960531 0.452490 1.664270 -0.272546
wb_dma/wire_ch3_csr -0.688162 2.237413 0.404620 -1.727202 1.193656 0.710523 3.268384 1.061053 -2.119880 -0.720123 -2.798701 -0.890497 -1.111655 0.251025 -2.368537 2.875235 -0.035970 4.798630 -3.553723 -2.958940
wb_dma_ch_rf/assign_27_ptr_inv -0.206538 -0.813833 -1.977171 0.669527 -0.433730 2.194137 0.201087 -2.394425 0.955057 0.446165 2.130177 2.709464 0.692762 -0.489287 -0.992434 1.678337 1.838647 1.370426 4.406663 0.981519
wb_dma_de/reg_adr1_inc 2.485586 -1.708780 -0.396444 1.277301 -3.041441 2.287526 -0.713082 2.271897 1.108613 -1.394732 2.039625 -0.123768 -0.392189 -0.456490 1.163288 0.478789 -0.593454 -0.115452 0.953242 -1.548111
wb_dma_ch_sel/input_ch6_csr -0.154357 2.540948 1.397290 -1.436386 0.628946 0.418311 2.382595 -1.496390 -2.517252 -1.288646 -0.238095 0.540842 0.438769 0.201932 -1.989765 1.492990 1.375465 3.486118 -0.195524 -1.435321
wb_dma_de/input_mast0_err 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_de/assign_68_de_txsz/expr_1 -2.339769 -0.270483 -3.792122 -3.065448 -2.742740 1.387683 0.586117 2.376348 3.088872 -2.027578 -1.209792 1.511906 -1.013233 -0.813779 -2.973450 2.234735 0.016536 2.358702 -0.993303 -0.138410
wb_dma/wire_ch2_csr -0.688162 2.237413 0.404620 -1.727202 1.193656 0.710523 3.268384 1.061053 -2.119880 -0.720123 -2.798701 -0.890497 -1.111655 0.251025 -2.368537 2.875235 -0.035970 4.798630 -3.553723 -2.958940
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 0.123571 -1.116183 -2.329396 1.795518 0.978986 2.374968 1.401649 -1.287801 1.842055 -0.383099 0.888203 2.432792 -1.239089 -1.583706 0.245286 2.599692 0.954543 1.833442 2.457649 0.276177
wb_dma_rf/input_ndnr 1.809803 0.698668 -2.032507 -1.233565 -0.426630 2.324859 1.651178 -2.147731 -0.512867 -0.322276 1.038807 1.611183 -0.084795 -0.546080 -2.013563 2.972725 3.152066 3.777986 3.492826 -0.353955
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 0.123571 -1.116183 -2.329396 1.795518 0.978986 2.374968 1.401649 -1.287801 1.842055 -0.383099 0.888203 2.432792 -1.239089 -1.583706 0.245286 2.599692 0.954543 1.833442 2.457649 0.276177
wb_dma_de/always_19/stmt_1 -1.914998 -0.102648 2.585230 2.361958 2.402921 3.250369 2.810430 0.763053 0.734884 -3.473036 1.261853 -2.618179 0.255780 0.810828 -0.209889 3.135184 1.252268 -5.162069 2.377831 -1.977316
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 1.498946 -1.281880 -3.043435 0.603100 0.548482 0.168877 1.627789 2.424344 0.703334 -0.047652 -1.584012 0.898454 -1.173677 -0.490627 0.331910 0.215085 -0.915525 1.719108 -2.775324 0.099220
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 1.247692 -0.960070 -3.240776 2.936384 0.966421 0.992713 1.782403 1.326243 -1.796966 0.831507 -1.547678 1.681060 3.830445 2.796525 -3.176476 -0.668048 -1.898256 0.916770 -0.144128 -0.584179
wb_dma_ch_sel/assign_139_req_p0/expr_1 1.982749 0.514419 0.244141 0.942706 -0.912626 1.495439 3.077095 0.948294 0.343455 -4.117295 0.387454 2.144197 -0.717055 -1.530420 0.989515 1.006692 0.569732 2.918467 -1.575883 -1.591159
wb_dma_de/assign_78_mast0_go/expr_1 -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma/assign_6_pt1_sel_i 2.997334 0.091075 -2.772678 -1.816150 1.568458 2.565065 2.100669 1.978147 -0.156124 1.220566 0.373902 -3.173002 0.749919 2.770791 -2.423281 3.821220 1.518269 -0.518618 2.292511 -1.118979
wb_dma/wire_mast1_adr -1.914998 -0.102648 2.585230 2.361958 2.402921 3.250369 2.810430 0.763053 0.734884 -3.473036 1.261853 -2.618179 0.255780 0.810828 -0.209889 3.135184 1.252268 -5.162069 2.377831 -1.977316
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_rf/input_dma_busy -2.976822 -0.477129 -0.571692 0.706771 -0.602922 0.544430 1.420483 0.045925 5.749376 -0.022903 1.482739 3.499626 2.060475 -1.110337 1.502173 -0.911799 -1.688319 -1.796038 -0.866183 2.427143
wb_dma_de/reg_adr1_cnt 0.527396 -1.067406 -1.179990 0.476808 -3.119982 3.870744 -1.542216 1.886401 -0.699019 -1.734787 2.290622 0.455280 1.902220 1.571090 -1.812730 1.963553 0.076331 -1.805407 3.337426 -1.225632
wb_dma_ch_sel/always_42/case_1/stmt_4 -0.403669 -1.448195 -1.655702 0.117695 2.026347 0.304753 2.365468 -1.455159 0.063116 1.587547 -0.422502 -1.715907 -2.731980 -1.462766 -2.500557 0.406672 2.566088 2.143112 2.174165 0.718603
wb_dma_ch_sel/always_42/case_1/stmt_2 0.239114 -0.753955 -3.831861 0.386729 1.288458 1.272420 -1.266279 -1.330165 -0.681379 1.364489 -2.949782 0.621868 -2.333732 -1.352725 -1.269330 2.289538 1.347545 0.633363 1.217085 1.297027
wb_dma_ch_sel/always_42/case_1/stmt_3 0.881666 -1.401379 -3.198766 -0.497865 0.313285 1.454478 0.821293 -0.483228 -0.323975 1.115116 -0.933771 -0.665780 -2.916430 -1.466389 -2.156406 1.873492 2.190866 2.778392 1.701469 0.263423
wb_dma_ch_sel/always_42/case_1/stmt_1 0.215960 3.789197 -1.159953 -4.095284 4.100903 0.233216 5.135983 1.013000 0.905496 1.094295 1.308593 0.694285 0.938431 1.305766 -1.365688 4.356645 -1.848570 4.186791 -2.018253 -2.298308
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -0.328576 -4.681265 -1.336756 2.163733 0.313825 -1.113424 -0.508471 1.996560 1.255903 3.350833 2.788187 -2.085838 -1.391735 0.415986 0.645051 -0.737335 -1.898342 0.261344 1.835852 1.540711
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 1.955004 -0.548589 -0.989130 -1.005401 -0.401938 3.326146 4.784654 2.918962 0.731118 -1.320434 3.396176 -0.024117 1.511773 -0.793257 -2.389498 -1.122589 -0.915675 -1.600294 -1.046491 -1.263854
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 1.727555 0.124791 -2.877894 2.273835 1.381031 2.311112 2.114531 1.631081 -2.502418 1.233537 -0.689100 1.534377 3.858973 1.736696 -3.527967 -0.387759 -2.672001 -0.188556 -0.135864 0.385500
wb_dma_ch_sel/always_3/stmt_1/expr_1 1.809803 0.698668 -2.032507 -1.233565 -0.426630 2.324859 1.651178 -2.147731 -0.512867 -0.322276 1.038807 1.611183 -0.084795 -0.546080 -2.013563 2.972725 3.152066 3.777986 3.492826 -0.353955
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.563020 -2.257883 1.076242 3.091090 1.743307 1.314376 1.654897 -2.832541 -2.296927 2.092272 2.305410 0.754359 -2.039976 -1.349057 1.130357 1.108019 1.600419 2.986800 2.127994 0.639977
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond 1.712942 2.894094 0.009890 -0.867989 2.194332 2.130832 1.933559 0.086456 2.042352 -0.223394 2.466024 1.273016 2.469781 1.689636 1.547716 4.909827 -1.484607 0.401774 1.707327 -1.738306
wb_dma/wire_txsz 0.182084 0.390616 -3.932694 -1.360066 -1.782116 0.840976 -1.649447 -0.775292 -0.967577 -0.865898 -2.555916 3.037806 -0.537916 -1.027934 -1.799365 1.280441 1.244154 2.127906 0.190158 2.141836
wb_dma_de/always_14/stmt_1 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_wb_slv/reg_rf_ack 4.309539 -0.862281 -0.034688 1.872012 -1.168116 1.973357 1.801446 3.595374 0.882962 -2.985226 0.974012 -0.225249 -1.014244 -0.662594 3.057378 0.889311 -1.071964 0.333985 -2.087242 -2.078768
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 -1.640220 0.452914 0.003392 0.848423 -1.163802 1.821700 1.337206 0.372473 -1.958053 -4.057869 -2.333003 2.941097 -0.661019 -1.140688 -0.775649 1.930349 0.797517 2.077929 -2.825701 -1.265244
wb_dma/wire_de_csr_we 3.316854 1.779921 -2.628248 -2.462238 3.336277 -0.051274 3.927872 -1.301064 1.592101 1.394145 -1.207669 -1.971270 -0.704865 0.078466 -2.362752 2.754292 2.935787 3.116001 2.306848 -0.990508
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.028719 0.993854 1.172796 0.640312 -1.385028 2.619883 1.516466 1.629367 0.595140 -2.704349 2.350128 0.302753 0.837637 0.093278 2.124409 2.158397 -0.297491 0.613916 0.373659 -2.687816
wb_dma_wb_slv/assign_1_rf_sel/expr_1 4.406510 1.366486 1.480158 1.407579 -0.239613 1.272999 0.376365 0.150030 4.855073 -3.185076 1.732237 0.533377 -1.721040 -3.438668 4.576185 -1.944482 -1.188041 -2.454933 -0.847951 -1.486132
wb_dma/wire_ch1_txsz 0.871781 -1.878745 -3.744380 1.295827 1.940782 1.215378 -1.276370 0.866744 -1.699051 2.106272 -3.397575 -1.902204 -2.308118 0.242151 -1.086166 1.885727 0.482697 -1.245436 0.166756 1.290900
wb_dma_rf/inst_u9 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_rf/inst_u8 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_rf/inst_u7 -0.154357 2.540948 1.397290 -1.436386 0.628946 0.418311 2.382595 -1.496390 -2.517252 -1.288646 -0.238095 0.540842 0.438769 0.201932 -1.989765 1.492990 1.375465 3.486118 -0.195524 -1.435321
wb_dma_rf/inst_u6 -0.154357 2.540948 1.397290 -1.436386 0.628946 0.418311 2.382595 -1.496390 -2.517252 -1.288646 -0.238095 0.540842 0.438769 0.201932 -1.989765 1.492990 1.375465 3.486118 -0.195524 -1.435321
wb_dma_rf/inst_u5 -0.154357 2.540948 1.397290 -1.436386 0.628946 0.418311 2.382595 -1.496390 -2.517252 -1.288646 -0.238095 0.540842 0.438769 0.201932 -1.989765 1.492990 1.375465 3.486118 -0.195524 -1.435321
wb_dma_rf/inst_u4 -0.154357 2.540948 1.397290 -1.436386 0.628946 0.418311 2.382595 -1.496390 -2.517252 -1.288646 -0.238095 0.540842 0.438769 0.201932 -1.989765 1.492990 1.375465 3.486118 -0.195524 -1.435321
wb_dma_rf/inst_u3 -0.154357 2.540948 1.397290 -1.436386 0.628946 0.418311 2.382595 -1.496390 -2.517252 -1.288646 -0.238095 0.540842 0.438769 0.201932 -1.989765 1.492990 1.375465 3.486118 -0.195524 -1.435321
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.352182 0.442773 1.035784 2.396914 2.006183 1.354625 3.867239 1.516766 2.030102 -3.007268 1.947255 1.573902 0.223405 0.195812 3.371742 2.546993 -1.540511 1.401554 -1.138460 -1.840642
wb_dma_rf/inst_u1 -0.154357 2.540948 1.397290 -1.436386 0.628946 0.418311 2.382595 -1.496390 -2.517252 -1.288646 -0.238095 0.540842 0.438769 0.201932 -1.989765 1.492990 1.375465 3.486118 -0.195524 -1.435321
wb_dma_rf/inst_u0 -0.672117 2.270947 1.568762 -0.918330 -0.102727 -0.754250 2.196653 1.119762 -2.080196 -3.916199 -0.416041 1.788942 1.734080 0.931417 -0.508212 -0.415584 -0.494497 1.141432 -2.897215 -0.439217
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 0.860956 3.177965 -2.180945 -1.704645 1.146405 0.911149 0.706302 -0.800460 -1.428356 -0.840195 0.018015 4.219903 5.515197 4.438251 -1.329771 4.044075 -0.199233 1.268406 1.159502 -0.727866
wb_dma_inc30r/assign_2_out -2.194847 -0.379816 -2.411648 -0.294752 -0.887079 2.770705 -1.071003 2.789769 1.465742 -0.180319 2.516008 1.739005 4.048161 4.455850 -1.922975 3.344017 -2.400357 -1.180752 2.735280 -1.109916
wb_dma/wire_mast1_din 2.186379 -0.750331 -4.107397 -1.651267 0.648397 1.025432 0.739631 1.979144 1.057880 1.469557 -1.049799 -2.344093 -0.146622 2.003803 -2.253782 2.592014 0.960531 0.452490 1.664270 -0.272546
wb_dma_ch_sel/assign_2_pri0 2.134521 1.034735 -1.573528 1.001793 0.342508 3.046256 2.019110 -0.504011 2.009780 -2.421162 1.324899 3.413129 0.502923 -0.704560 1.276254 4.092045 0.332876 2.262449 1.742600 -1.287954
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.028719 0.993854 1.172796 0.640312 -1.385028 2.619883 1.516466 1.629367 0.595140 -2.704349 2.350128 0.302753 0.837637 0.093278 2.124409 2.158397 -0.297491 0.613916 0.373659 -2.687816
wb_dma_rf/input_de_adr0_we 0.848500 -1.936230 1.242515 3.045556 1.236122 0.644269 2.674466 1.598047 0.569500 -1.304153 1.529593 -0.971312 -1.685686 -0.659885 2.290055 -0.228741 -0.544906 0.341627 -0.865918 -0.831237
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.563020 -2.257883 1.076242 3.091090 1.743307 1.314376 1.654897 -2.832541 -2.296927 2.092272 2.305410 0.754359 -2.039976 -1.349057 1.130357 1.108019 1.600419 2.986800 2.127994 0.639977
wb_dma_wb_mast/always_1/if_1/stmt_1 3.574759 -0.709498 -0.886067 -0.235974 4.081292 -0.652514 4.154050 -0.801104 0.122971 1.587371 -1.051724 -4.137990 -2.704234 -0.831780 -0.671510 -0.335847 3.721732 0.530051 0.671808 -1.070510
wb_dma_ch_sel/always_48/case_1/cond -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.028719 0.993854 1.172796 0.640312 -1.385028 2.619883 1.516466 1.629367 0.595140 -2.704349 2.350128 0.302753 0.837637 0.093278 2.124409 2.158397 -0.297491 0.613916 0.373659 -2.687816
wb_dma_rf/input_wb_rf_we 1.766787 0.465975 2.821337 0.415264 -2.916400 1.054973 1.207485 -2.576194 -3.322309 0.103198 -1.091754 2.372564 3.553948 0.326543 1.416486 0.726276 4.208461 1.051196 -1.890664 -0.929444
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma/assign_7_pt0_sel_i -1.548398 -0.432940 -2.429104 0.845905 2.259193 0.529598 -2.278383 -0.565196 -0.183016 2.611460 -0.946785 0.553701 -0.115519 0.154693 0.451318 3.192835 -2.078290 -1.775061 2.064259 1.282190
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 -0.206538 -0.813833 -1.977171 0.669527 -0.433730 2.194137 0.201087 -2.394425 0.955057 0.446165 2.130177 2.709464 0.692762 -0.489287 -0.992434 1.678337 1.838647 1.370426 4.406663 0.981519
wb_dma_wb_mast/wire_mast_pt_out 1.783397 -1.215672 -2.402655 0.994253 0.098067 0.998526 -2.036735 0.614580 3.207931 1.216668 -0.237657 -0.412824 -2.017491 -1.253202 1.673692 0.127815 -0.803856 -1.797100 0.824398 0.605459
assert_wb_dma_ch_arb/input_state 2.538598 1.191174 -1.219700 1.058122 0.588075 2.497925 1.671751 1.062161 2.554820 -2.441659 1.396096 2.792361 1.188804 0.395999 2.500517 4.116232 -1.270477 1.144921 0.563385 -1.743600
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 0.123571 -1.116183 -2.329396 1.795518 0.978986 2.374968 1.401649 -1.287801 1.842055 -0.383099 0.888203 2.432792 -1.239089 -1.583706 0.245286 2.599692 0.954543 1.833442 2.457649 0.276177
wb_dma/wire_ch0_csr -0.889515 3.289208 -0.505212 -1.023010 2.479827 3.131891 3.775742 0.270229 -0.952192 -1.955305 -4.494410 -0.271522 1.444914 -0.233535 -4.010339 2.645483 -0.622624 -1.474368 -3.197203 -0.570704
wb_dma_de/assign_69_de_adr0/expr_1 -1.210482 -1.913958 2.780284 3.053672 2.687157 -0.939275 3.860699 0.982820 0.201998 0.240507 3.652139 -0.789150 0.044804 1.538455 2.502698 -0.619345 -1.559587 1.517656 -0.489447 -0.501463
wb_dma_wb_slv/wire_pt_sel 2.925407 4.012352 -2.210034 -2.524166 1.882273 3.041676 -1.227752 0.697998 1.187317 2.002797 -1.388729 -2.599288 0.522741 0.903564 0.777266 5.588469 -0.383752 -4.701931 2.159673 2.302895
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond 0.066976 1.006403 -0.530273 2.631359 5.105566 -2.922774 2.141577 -0.406599 0.502934 -4.628965 -1.836259 0.743287 -2.125088 -0.906231 -0.205227 -1.121043 -1.383185 0.972497 0.260323 -0.385632
wb_dma_ch_sel/wire_de_start -1.410738 0.830999 -1.328556 0.544655 -0.657557 0.698119 0.412374 1.597589 -1.539330 -5.846211 -2.871867 2.726157 -0.939078 -0.768337 -1.282235 1.243489 -0.504933 0.771504 -2.431162 -0.166274
wb_dma_wb_mast/assign_3_mast_drdy 1.224332 1.521125 1.220183 2.008112 0.119149 -1.488468 -1.712903 -1.454220 -1.017777 -0.994684 -2.992116 -2.083992 -3.373525 0.591909 0.869263 3.486811 -0.827571 7.629236 2.234242 -0.639662
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 0.603569 0.731024 -3.140991 -1.947582 0.051514 1.116414 2.040394 -0.060778 1.843961 -0.971933 -0.796200 1.390382 -1.244267 -1.318585 -2.087586 2.324104 1.262934 3.343384 0.508908 -0.475783
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.352182 0.442773 1.035784 2.396914 2.006183 1.354625 3.867239 1.516766 2.030102 -3.007268 1.947255 1.573902 0.223405 0.195812 3.371742 2.546993 -1.540511 1.401554 -1.138460 -1.840642
wb_dma_de/always_5/stmt_1 0.391055 -0.010806 -3.113829 0.337829 0.341407 1.431800 2.592408 0.137814 1.978779 -2.446057 -0.524029 3.667188 -1.038771 -1.748537 -0.371047 2.119491 0.509107 3.434726 -0.336800 0.043159
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_de/input_mast1_err 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_de/reg_mast0_adr 2.316071 -2.064306 -0.298304 0.748685 -3.819341 1.186971 -0.448826 2.463258 1.698829 -1.409743 1.782155 -3.296381 -2.175179 0.078860 -1.252905 -0.070864 0.104430 3.213154 3.287009 -1.803536
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond 2.116267 -1.284394 -0.478230 0.078007 1.048302 2.079936 2.608281 0.535503 -2.147679 0.621812 -0.218160 -3.493829 -4.568703 -1.792433 -0.796651 2.343206 2.276352 2.666381 0.137582 -1.217151
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 0.836287 -1.974133 -1.924713 2.312228 1.476867 1.667711 2.054177 -1.224742 -0.469066 -0.057569 -0.003447 0.901428 -2.497010 -1.816115 -0.216954 1.286625 2.071936 2.441641 1.657606 0.587727
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 0.123571 -1.116183 -2.329396 1.795518 0.978986 2.374968 1.401649 -1.287801 1.842055 -0.383099 0.888203 2.432792 -1.239089 -1.583706 0.245286 2.599692 0.954543 1.833442 2.457649 0.276177
wb_dma_rf/inst_u2 -0.278244 1.155396 1.902452 -0.624323 -0.542282 -0.319819 1.975213 -2.887508 -3.375887 0.368490 0.302166 0.628775 0.921879 0.204784 -2.493890 0.995450 1.976556 5.275954 0.793555 -0.322383
wb_dma_ch_rf/wire_ch_adr1_dewe 2.485586 -1.708780 -0.396444 1.277301 -3.041441 2.287526 -0.713082 2.271897 1.108613 -1.394732 2.039625 -0.123768 -0.392189 -0.456490 1.163288 0.478789 -0.593454 -0.115452 0.953242 -1.548111
wb_dma_ch_rf/always_17/if_1 0.182084 0.390616 -3.932694 -1.360066 -1.782116 0.840976 -1.649447 -0.775292 -0.967577 -0.865898 -2.555916 3.037806 -0.537916 -1.027934 -1.799365 1.280441 1.244154 2.127906 0.190158 2.141836
wb_dma_de/assign_71_de_csr -0.403669 -1.448195 -1.655702 0.117695 2.026347 0.304753 2.365468 -1.455159 0.063116 1.587547 -0.422502 -1.715907 -2.731980 -1.462766 -2.500557 0.406672 2.566088 2.143112 2.174165 0.718603
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_ch_sel/always_42/case_1 1.289370 4.362205 -1.009192 -2.283987 5.654698 -0.307667 4.416288 -0.106884 0.672960 1.348297 -1.511944 -0.132497 1.065780 0.920262 -1.322381 3.055964 -1.495491 2.328630 -1.975960 -1.657059
wb_dma_ch_sel/always_1/stmt_1/expr_1 -0.416205 -3.022804 -0.855604 1.125839 0.919645 0.623681 3.232389 0.580197 -2.087974 -0.380598 -0.928624 -2.504119 -3.928643 -2.033658 -2.209719 -1.169724 3.010418 1.437616 -0.507656 0.778180
wb_dma_ch_sel/always_6/stmt_1 0.377190 -3.170733 -1.358126 0.932327 -0.566315 1.803035 1.796213 2.033413 -3.182127 -0.735545 -1.283841 -2.604402 -4.733198 -1.751008 -1.534791 0.690269 2.120684 2.200582 -1.374480 -0.019091
wb_dma_ch_rf/reg_ch_chk_sz_r -0.000554 0.807819 -2.782805 1.395896 1.332911 1.240950 0.593712 -0.635017 1.112791 -2.301771 -2.291182 4.269949 -0.372946 -1.411430 0.812236 2.394027 -0.358096 0.995647 -0.937866 0.671185
wb_dma_ch_sel/always_3/stmt_1 1.809803 0.698668 -2.032507 -1.233565 -0.426630 2.324859 1.651178 -2.147731 -0.512867 -0.322276 1.038807 1.611183 -0.084795 -0.546080 -2.013563 2.972725 3.152066 3.777986 3.492826 -0.353955
wb_dma/wire_pointer2_s 0.331622 -3.920218 -0.997728 1.951467 -0.996703 0.712677 -1.049758 0.233870 0.860877 3.366578 1.341256 -1.551667 -1.083157 -0.180816 0.447565 0.177245 0.289074 0.230109 2.058439 0.315449
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 1.206688 0.293468 -1.356180 1.351532 1.694954 0.640922 -1.407343 -0.341613 4.778853 -0.398173 1.760102 -0.099094 -1.304377 -0.357676 1.586360 -0.874000 -1.308632 -2.584382 2.888677 1.266062
wb_dma_ch_rf/input_de_txsz -0.340374 1.526298 -3.160691 -3.067250 -0.737984 1.532091 1.171080 0.591377 3.845398 -1.186164 -0.250302 1.553384 -0.321766 -0.891544 -2.048387 3.216119 0.082491 2.098645 0.732629 -0.946522
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.563020 -2.257883 1.076242 3.091090 1.743307 1.314376 1.654897 -2.832541 -2.296927 2.092272 2.305410 0.754359 -2.039976 -1.349057 1.130357 1.108019 1.600419 2.986800 2.127994 0.639977
wb_dma_wb_if/input_pt_sel_i 2.016549 1.102246 -2.308948 -1.120124 2.227699 2.020813 -1.229562 0.907651 -2.687615 1.532785 -1.496675 -2.533439 0.707502 1.972550 -0.848962 6.562173 -1.165186 -1.683159 3.124261 -1.220622
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.352182 0.442773 1.035784 2.396914 2.006183 1.354625 3.867239 1.516766 2.030102 -3.007268 1.947255 1.573902 0.223405 0.195812 3.371742 2.546993 -1.540511 1.401554 -1.138460 -1.840642
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 0.836287 -1.974133 -1.924713 2.312228 1.476867 1.667711 2.054177 -1.224742 -0.469066 -0.057569 -0.003447 0.901428 -2.497010 -1.816115 -0.216954 1.286625 2.071936 2.441641 1.657606 0.587727
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond 2.010178 -1.034879 -0.923715 0.623681 -1.420136 -0.621387 -0.515506 -0.109414 -0.490097 0.697973 -0.758872 -3.324178 -3.684880 0.396954 -1.635647 1.919613 0.815995 7.693423 3.813020 -0.399006
wb_dma/wire_mast0_go -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_ch_rf/always_1/stmt_1 -3.046879 -2.480194 0.336068 1.466469 0.062509 0.438776 3.334438 2.821667 2.710466 -1.397324 0.971890 -0.018029 -2.638961 -1.907338 0.479461 -0.773612 -1.659074 1.255731 -3.294854 -0.947748
wb_dma_ch_rf/always_10/if_1 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_ch_sel/assign_165_req_p1 -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond -0.000554 0.807819 -2.782805 1.395896 1.332911 1.240950 0.593712 -0.635017 1.112791 -2.301771 -2.291182 4.269949 -0.372946 -1.411430 0.812236 2.394027 -0.358096 0.995647 -0.937866 0.671185
wb_dma_de/always_23/block_1/case_1/block_8/if_2 -0.274031 -0.471719 -3.531973 -1.744108 -0.095591 1.880328 0.312023 -0.575596 2.195725 1.168365 -0.221447 -0.165296 -1.825651 -1.143994 -2.617616 2.920509 1.478823 1.921904 2.781977 -0.113998
wb_dma_de/always_23/block_1/case_1/block_8/if_3 0.377190 -3.170733 -1.358126 0.932327 -0.566315 1.803035 1.796213 2.033413 -3.182127 -0.735545 -1.283841 -2.604402 -4.733198 -1.751008 -1.534791 0.690269 2.120684 2.200582 -1.374480 -0.019091
wb_dma_de/always_23/block_1/case_1/block_8/if_1 0.881666 -1.401379 -3.198766 -0.497865 0.313285 1.454478 0.821293 -0.483228 -0.323975 1.115116 -0.933771 -0.665780 -2.916430 -1.466389 -2.156406 1.873492 2.190866 2.778392 1.701469 0.263423
wb_dma_ch_sel/always_2/stmt_1 2.134521 1.034735 -1.573528 1.001793 0.342508 3.046256 2.019110 -0.504011 2.009780 -2.421162 1.324899 3.413129 0.502923 -0.704560 1.276254 4.092045 0.332876 2.262449 1.742600 -1.287954
wb_dma_ch_sel/assign_115_valid 0.097530 0.231340 -0.661858 0.878187 1.027871 0.922189 4.014719 0.530280 1.171102 -3.136707 0.199857 2.312452 -1.041013 -1.327845 0.349757 1.418066 0.323178 3.206856 -1.357542 -0.663836
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 -3.197315 0.677685 -2.276820 -0.581412 2.957435 -3.175938 0.939729 -2.474820 1.076003 0.251925 -2.249285 2.942479 2.547330 3.967428 -0.497024 2.755584 1.747985 2.211122 1.142346 0.839492
wb_dma/wire_de_txsz -2.339769 -0.270483 -3.792122 -3.065448 -2.742740 1.387683 0.586117 2.376348 3.088872 -2.027578 -1.209792 1.511906 -1.013233 -0.813779 -2.973450 2.234735 0.016536 2.358702 -0.993303 -0.138410
wb_dma_wb_slv/input_slv_pt_in 1.783397 -1.215672 -2.402655 0.994253 0.098067 0.998526 -2.036735 0.614580 3.207931 1.216668 -0.237657 -0.412824 -2.017491 -1.253202 1.673692 0.127815 -0.803856 -1.797100 0.824398 0.605459
assert_wb_dma_ch_sel/input_ch0_csr 0.123571 -1.116183 -2.329396 1.795518 0.978986 2.374968 1.401649 -1.287801 1.842055 -0.383099 0.888203 2.432792 -1.239089 -1.583706 0.245286 2.599692 0.954543 1.833442 2.457649 0.276177
wb_dma_de/always_23/block_1/case_1/block_7/if_1 0.170448 -2.653261 -2.199686 0.753724 -2.547556 0.237676 -0.831463 1.647781 -1.914098 -0.659742 -1.798135 -3.040146 -3.905652 0.478251 -3.028743 1.032237 1.210903 5.684367 2.260063 0.692213
wb_dma_ch_sel/assign_149_req_p0 1.982749 0.514419 0.244141 0.942706 -0.912626 1.495439 3.077095 0.948294 0.343455 -4.117295 0.387454 2.144197 -0.717055 -1.530420 0.989515 1.006692 0.569732 2.918467 -1.575883 -1.591159
wb_dma_de/wire_adr0_cnt_next -4.467719 -2.351345 2.458404 3.398729 1.714143 2.220387 1.302487 0.265111 -1.195647 0.432499 3.590211 -0.721893 0.466503 1.821695 -0.414124 1.514636 -1.414014 -1.078973 2.309212 -0.803604
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 0.546601 3.912186 -0.784649 -1.871361 1.099538 -1.217382 1.874646 -0.952785 -2.210918 -6.144772 -2.624024 2.633767 1.328997 1.348281 -2.304715 2.297786 1.772796 2.564811 -0.044447 -1.155702
wb_dma_ch_rf/always_23/if_1/block_1 2.314227 -1.752020 -1.323642 1.040005 -4.156501 2.367657 -1.856960 0.502854 0.249257 -1.422654 1.956640 1.467713 0.484268 -0.661339 0.013103 -0.427587 1.011077 -0.128540 2.712646 0.006509
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.563020 -2.257883 1.076242 3.091090 1.743307 1.314376 1.654897 -2.832541 -2.296927 2.092272 2.305410 0.754359 -2.039976 -1.349057 1.130357 1.108019 1.600419 2.986800 2.127994 0.639977
wb_dma_rf/wire_ch0_txsz 1.012165 -2.216899 -4.472415 -2.891894 -3.619291 0.615348 0.778113 1.634344 1.084052 1.475881 -2.798339 2.322705 -0.700600 -1.160081 -0.342405 1.201181 2.320014 3.828496 -4.000455 0.389775
wb_dma_ch_sel/assign_134_req_p0/expr_1 3.337147 2.215366 1.644819 -0.890934 -2.593269 1.830482 1.690318 -1.762731 0.336290 -2.119519 2.904725 3.521803 0.645115 -2.771744 1.607545 0.274838 1.189541 3.396132 0.158233 -1.186786
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 -1.042177 -4.127215 0.132603 3.617145 0.728902 -0.169976 3.126641 0.744125 -1.205560 -1.135745 -1.144722 -1.536560 -3.451914 -1.976263 -0.871907 -3.157854 2.254105 1.469430 -1.375401 0.515683
wb_dma_de/always_6/if_1/if_1 0.182084 0.390616 -3.932694 -1.360066 -1.782116 0.840976 -1.649447 -0.775292 -0.967577 -0.865898 -2.555916 3.037806 -0.537916 -1.027934 -1.799365 1.280441 1.244154 2.127906 0.190158 2.141836
wb_dma_ch_sel/assign_128_req_p0 3.337588 3.574915 -1.215635 -1.912585 -0.717948 2.992929 0.806065 0.300211 2.036247 -1.708091 0.966190 2.845258 1.881745 -0.233227 0.467474 4.679926 -0.958827 1.825922 0.856786 -2.583366
wb_dma_de/assign_77_read_hold/expr_1 -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_de/wire_de_adr0 -1.210482 -1.913958 2.780284 3.053672 2.687157 -0.939275 3.860699 0.982820 0.201998 0.240507 3.652139 -0.789150 0.044804 1.538455 2.502698 -0.619345 -1.559587 1.517656 -0.489447 -0.501463
wb_dma_de/wire_de_adr1 0.339260 -1.216178 -1.886202 0.661613 -0.767434 1.512515 -1.035388 -0.600458 0.799814 0.874614 1.913421 1.274299 1.180911 0.670708 -0.401546 0.703970 0.512243 -0.561401 3.496525 1.018285
wb_dma_wb_mast/always_4 -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_wb_mast/always_1 3.574759 -0.709498 -0.886067 -0.235974 4.081292 -0.652514 4.154050 -0.801104 0.122971 1.587371 -1.051724 -4.137990 -2.704234 -0.831780 -0.671510 -0.335847 3.721732 0.530051 0.671808 -1.070510
wb_dma_rf/wire_ch3_csr -0.688162 2.237413 0.404620 -1.727202 1.193656 0.710523 3.268384 1.061053 -2.119880 -0.720123 -2.798701 -0.890497 -1.111655 0.251025 -2.368537 2.875235 -0.035970 4.798630 -3.553723 -2.958940
wb_dma_ch_rf/reg_ptr_valid 0.167098 -2.095910 -2.280831 2.154518 1.714002 -0.354886 1.825396 -2.795322 1.108828 0.345845 0.485067 1.276112 -0.085339 -0.807625 -1.872169 -2.188943 3.236256 0.945613 4.167113 2.041018
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.028719 0.993854 1.172796 0.640312 -1.385028 2.619883 1.516466 1.629367 0.595140 -2.704349 2.350128 0.302753 0.837637 0.093278 2.124409 2.158397 -0.297491 0.613916 0.373659 -2.687816
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 4.028719 0.993854 1.172796 0.640312 -1.385028 2.619883 1.516466 1.629367 0.595140 -2.704349 2.350128 0.302753 0.837637 0.093278 2.124409 2.158397 -0.297491 0.613916 0.373659 -2.687816
wb_dma_de/input_mast0_drdy -1.406903 0.872363 1.084316 1.851614 -0.305704 -2.086107 -0.328220 -0.597918 1.193148 -0.719438 -3.148133 -2.054421 -3.338086 -0.174700 0.794719 2.344122 -1.726298 5.704707 0.655732 1.836841
wb_dma_rf/assign_6_csr_we/expr_1 0.994713 -0.164486 0.358122 2.146269 2.679250 -1.641794 2.835458 -1.968126 1.020144 0.113893 -2.624523 2.400606 -0.516475 -2.541311 2.523483 -1.571291 1.505745 0.959011 -3.581783 -0.359155
wb_dma_wb_slv/always_5/stmt_1/expr_1 4.309539 -0.862281 -0.034688 1.872012 -1.168116 1.973357 1.801446 3.595374 0.882962 -2.985226 0.974012 -0.225249 -1.014244 -0.662594 3.057378 0.889311 -1.071964 0.333985 -2.087242 -2.078768
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 2.681539 0.173394 -4.756190 -2.771273 -0.850479 1.427877 1.067725 2.016425 2.556393 -0.233743 -1.331448 0.337757 -1.743980 -1.682226 -1.285114 1.939505 0.592216 1.472108 -0.751018 0.049017
wb_dma/wire_ch5_csr -0.154357 2.540948 1.397290 -1.436386 0.628946 0.418311 2.382595 -1.496390 -2.517252 -1.288646 -0.238095 0.540842 0.438769 0.201932 -1.989765 1.492990 1.375465 3.486118 -0.195524 -1.435321
wb_dma_ch_pri_enc/wire_pri10_out -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_rf/assign_20_ch_done_we 0.895032 1.941165 -1.416477 0.151326 1.693584 1.356613 2.269271 -1.452500 -0.498932 -2.473263 -2.247610 2.631761 -1.133375 -1.681218 -0.243341 2.843904 1.359195 2.662383 -0.842717 -0.354937
wb_dma_wb_mast/input_wb_ack_i 3.464323 1.646852 -0.309386 0.263942 2.090214 -1.311983 0.365624 -2.681560 0.153072 -0.375919 -4.659057 -4.082047 -4.548355 -0.878458 -0.694502 -0.204229 3.917518 3.598492 1.423396 0.228211
wb_dma_ch_rf/always_17/if_1/block_1/if_1 0.182084 0.390616 -3.932694 -1.360066 -1.782116 0.840976 -1.649447 -0.775292 -0.967577 -0.865898 -2.555916 3.037806 -0.537916 -1.027934 -1.799365 1.280441 1.244154 2.127906 0.190158 2.141836
wb_dma_rf/input_dma_rest -1.688622 -2.364644 -1.069586 2.268140 2.985875 -0.040971 2.275823 -0.100973 1.282328 1.088527 0.490533 -2.267326 -1.071620 0.140503 -1.750458 -0.982894 0.809757 -1.257369 2.850994 1.796955
wb_dma_ch_sel/always_5/stmt_1 -3.207739 0.176605 -1.855279 0.935016 0.985687 0.024836 0.561482 1.573362 -1.603947 -4.698716 -2.826431 2.277689 -1.072479 0.161357 -1.632471 1.646038 -1.140127 0.652493 -1.867565 1.075136
wb_dma_ch_sel/always_40/case_1 0.167098 -2.095910 -2.280831 2.154518 1.714002 -0.354886 1.825396 -2.795322 1.108828 0.345845 0.485067 1.276112 -0.085339 -0.807625 -1.872169 -2.188943 3.236256 0.945613 4.167113 2.041018
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 0.339260 -1.216178 -1.886202 0.661613 -0.767434 1.512515 -1.035388 -0.600458 0.799814 0.874614 1.913421 1.274299 1.180911 0.670708 -0.401546 0.703970 0.512243 -0.561401 3.496525 1.018285
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.352182 0.442773 1.035784 2.396914 2.006183 1.354625 3.867239 1.516766 2.030102 -3.007268 1.947255 1.573902 0.223405 0.195812 3.371742 2.546993 -1.540511 1.401554 -1.138460 -1.840642
wb_dma/wire_de_csr -0.403669 -1.448195 -1.655702 0.117695 2.026347 0.304753 2.365468 -1.455159 0.063116 1.587547 -0.422502 -1.715907 -2.731980 -1.462766 -2.500557 0.406672 2.566088 2.143112 2.174165 0.718603
wb_dma_de/always_23/block_1/case_1/block_1/if_1 0.546601 3.912186 -0.784649 -1.871361 1.099538 -1.217382 1.874646 -0.952785 -2.210918 -6.144772 -2.624024 2.633767 1.328997 1.348281 -2.304715 2.297786 1.772796 2.564811 -0.044447 -1.155702
wb_dma_ch_sel/always_37/if_1/if_1 -2.848243 2.151724 2.316725 0.316321 2.832714 -0.216116 4.356457 -3.813245 -2.333445 -0.863200 0.676376 3.454844 1.761486 -0.823038 0.203554 -0.829185 2.137240 0.829500 -1.227331 3.970547
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 0.836287 -1.974133 -1.924713 2.312228 1.476867 1.667711 2.054177 -1.224742 -0.469066 -0.057569 -0.003447 0.901428 -2.497010 -1.816115 -0.216954 1.286625 2.071936 2.441641 1.657606 0.587727
wb_dma_de/always_23/block_1/case_1/block_9/if_2 0.377190 -3.170733 -1.358126 0.932327 -0.566315 1.803035 1.796213 2.033413 -3.182127 -0.735545 -1.283841 -2.604402 -4.733198 -1.751008 -1.534791 0.690269 2.120684 2.200582 -1.374480 -0.019091
wb_dma_ch_rf/always_10/if_1/if_1 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_ch_pri_enc/assign_1_pri_out_tmp -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_sel/input_ch3_adr0 -1.236606 -1.523027 2.200684 3.174180 2.299627 0.664987 1.329591 -1.745189 1.130628 1.216235 3.613420 -0.272601 0.218266 0.279540 2.103147 0.449923 -0.105393 -1.304757 3.070757 0.276223
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 -0.416205 -3.022804 -0.855604 1.125839 0.919645 0.623681 3.232389 0.580197 -2.087974 -0.380598 -0.928624 -2.504119 -3.928643 -2.033658 -2.209719 -1.169724 3.010418 1.437616 -0.507656 0.778180
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 0.836287 -1.974133 -1.924713 2.312228 1.476867 1.667711 2.054177 -1.224742 -0.469066 -0.057569 -0.003447 0.901428 -2.497010 -1.816115 -0.216954 1.286625 2.071936 2.441641 1.657606 0.587727
wb_dma_de/wire_de_txsz -2.339769 -0.270483 -3.792122 -3.065448 -2.742740 1.387683 0.586117 2.376348 3.088872 -2.027578 -1.209792 1.511906 -1.013233 -0.813779 -2.973450 2.234735 0.016536 2.358702 -0.993303 -0.138410
wb_dma_rf/input_de_adr1 0.339260 -1.216178 -1.886202 0.661613 -0.767434 1.512515 -1.035388 -0.600458 0.799814 0.874614 1.913421 1.274299 1.180911 0.670708 -0.401546 0.703970 0.512243 -0.561401 3.496525 1.018285
wb_dma_rf/input_de_adr0 -4.137488 -1.589556 2.825082 2.569129 1.626643 -2.270750 2.189863 -0.131949 2.616410 -0.715667 2.352048 0.460471 -1.270755 0.541832 2.909643 -0.210242 -1.444103 2.342235 -0.652097 -0.432921
wb_dma_de/always_2/if_1 -3.796212 -2.724933 2.811548 3.711846 1.836250 0.150701 3.279721 1.211287 -1.275988 -0.922660 3.282028 0.028450 0.376266 1.898649 1.006130 -0.055652 -1.293264 0.730405 -0.362109 -0.575639
wb_dma_ch_sel/assign_102_valid 0.097530 0.231340 -0.661858 0.878187 1.027871 0.922189 4.014719 0.530280 1.171102 -3.136707 0.199857 2.312452 -1.041013 -1.327845 0.349757 1.418066 0.323178 3.206856 -1.357542 -0.663836
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 2.844476 3.405542 3.393506 0.257128 1.348541 1.758371 3.310871 -1.226734 -4.611270 -1.252256 1.280351 -1.432161 1.662262 1.524721 0.438702 1.723895 3.263216 0.191345 1.366479 0.856238
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.563020 -2.257883 1.076242 3.091090 1.743307 1.314376 1.654897 -2.832541 -2.296927 2.092272 2.305410 0.754359 -2.039976 -1.349057 1.130357 1.108019 1.600419 2.986800 2.127994 0.639977
wb_dma_wb_mast/assign_4_mast_err 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond 2.116267 -1.284394 -0.478230 0.078007 1.048302 2.079936 2.608281 0.535503 -2.147679 0.621812 -0.218160 -3.493829 -4.568703 -1.792433 -0.796651 2.343206 2.276352 2.666381 0.137582 -1.217151
wb_dma_ch_rf/always_2/if_1 0.167098 -2.095910 -2.280831 2.154518 1.714002 -0.354886 1.825396 -2.795322 1.108828 0.345845 0.485067 1.276112 -0.085339 -0.807625 -1.872169 -2.188943 3.236256 0.945613 4.167113 2.041018
wb_dma/input_wb1_err_i 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_ch_sel/assign_133_req_p0/expr_1 3.337147 2.215366 1.644819 -0.890934 -2.593269 1.830482 1.690318 -1.762731 0.336290 -2.119519 2.904725 3.521803 0.645115 -2.771744 1.607545 0.274838 1.189541 3.396132 0.158233 -1.186786
wb_dma_ch_sel/assign_136_req_p0/expr_1 1.982749 0.514419 0.244141 0.942706 -0.912626 1.495439 3.077095 0.948294 0.343455 -4.117295 0.387454 2.144197 -0.717055 -1.530420 0.989515 1.006692 0.569732 2.918467 -1.575883 -1.591159
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.352182 0.442773 1.035784 2.396914 2.006183 1.354625 3.867239 1.516766 2.030102 -3.007268 1.947255 1.573902 0.223405 0.195812 3.371742 2.546993 -1.540511 1.401554 -1.138460 -1.840642
wb_dma_ch_sel/assign_121_valid 0.097530 0.231340 -0.661858 0.878187 1.027871 0.922189 4.014719 0.530280 1.171102 -3.136707 0.199857 2.312452 -1.041013 -1.327845 0.349757 1.418066 0.323178 3.206856 -1.357542 -0.663836
wb_dma_ch_sel/assign_4_pri1 -1.026201 0.056309 -2.830937 1.520418 1.534274 1.612639 -1.338160 -2.019815 1.912494 0.353050 -1.253966 3.219966 -0.272296 -1.126733 0.588562 2.719048 -0.238789 -0.641292 1.871562 1.233949
wb_dma_de/always_2/if_1/cond -3.312404 -2.957417 1.399499 4.127703 0.411826 2.627985 2.275450 2.120250 -1.116531 -3.564983 1.038757 -0.194645 -0.619735 0.493368 -0.484348 0.950647 0.096824 -1.710793 -0.015045 -1.515089
wb_dma_ch_rf/reg_ch_csr_r 0.813991 2.009659 1.588310 1.343678 2.464973 -0.346481 1.232026 -1.658423 -3.350998 -4.073503 0.552293 -1.516028 0.240933 1.734740 -1.823963 -0.606434 1.414072 -0.541768 4.087301 1.814364
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.028719 0.993854 1.172796 0.640312 -1.385028 2.619883 1.516466 1.629367 0.595140 -2.704349 2.350128 0.302753 0.837637 0.093278 2.124409 2.158397 -0.297491 0.613916 0.373659 -2.687816
wb_dma_wb_if/wire_slv_we 2.234479 -0.288934 3.562625 2.158107 -1.580127 1.494430 1.666648 -2.717535 -4.186338 1.105487 -1.263148 0.020101 3.022762 0.821208 1.499792 0.379384 4.868046 -0.227657 -0.841833 -0.299800
wb_dma_de/assign_70_de_adr1 0.339260 -1.216178 -1.886202 0.661613 -0.767434 1.512515 -1.035388 -0.600458 0.799814 0.874614 1.913421 1.274299 1.180911 0.670708 -0.401546 0.703970 0.512243 -0.561401 3.496525 1.018285
wb_dma_ch_sel/always_38/case_1/stmt_4 0.881666 -1.401379 -3.198766 -0.497865 0.313285 1.454478 0.821293 -0.483228 -0.323975 1.115116 -0.933771 -0.665780 -2.916430 -1.466389 -2.156406 1.873492 2.190866 2.778392 1.701469 0.263423
wb_dma_ch_sel/reg_ch_sel_r -2.848243 2.151724 2.316725 0.316321 2.832714 -0.216116 4.356457 -3.813245 -2.333445 -0.863200 0.676376 3.454844 1.761486 -0.823038 0.203554 -0.829185 2.137240 0.829500 -1.227331 3.970547
wb_dma_ch_sel/always_38/case_1/stmt_1 -1.956816 -1.093386 -1.701513 -0.769882 -1.616183 1.195392 2.471532 2.945907 -0.334579 -6.000738 -0.123848 1.703287 -1.260650 -1.415761 -2.743750 -0.326266 0.906607 -0.398386 -1.828842 -0.132806
wb_dma_ch_sel/always_38/case_1/stmt_3 0.881666 -1.401379 -3.198766 -0.497865 0.313285 1.454478 0.821293 -0.483228 -0.323975 1.115116 -0.933771 -0.665780 -2.916430 -1.466389 -2.156406 1.873492 2.190866 2.778392 1.701469 0.263423
wb_dma_ch_sel/always_38/case_1/stmt_2 0.239114 -0.753955 -3.831861 0.386729 1.288458 1.272420 -1.266279 -1.330165 -0.681379 1.364489 -2.949782 0.621868 -2.333732 -1.352725 -1.269330 2.289538 1.347545 0.633363 1.217085 1.297027
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_ch_pri_enc/wire_pri30_out -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_sel/reg_ch_sel_d 2.206372 2.033001 2.255483 0.759155 0.984889 2.237086 1.681354 -4.313412 -4.025765 -0.785931 1.370211 1.527389 1.292167 -0.669284 -0.350050 1.447126 3.599247 0.984230 2.858378 -0.672493
wb_dma_ch_rf/assign_14_ch_adr0_we -1.210482 -1.913958 2.780284 3.053672 2.687157 -0.939275 3.860699 0.982820 0.201998 0.240507 3.652139 -0.789150 0.044804 1.538455 2.502698 -0.619345 -1.559587 1.517656 -0.489447 -0.501463
wb_dma_rf/wire_ch1_csr -0.688162 2.237413 0.404620 -1.727202 1.193656 0.710523 3.268384 1.061053 -2.119880 -0.720123 -2.798701 -0.890497 -1.111655 0.251025 -2.368537 2.875235 -0.035970 4.798630 -3.553723 -2.958940
wb_dma_inc30r/always_1/stmt_1/expr_1 -0.598177 -4.465591 -2.562534 2.387728 -0.795196 2.753683 1.174125 3.669109 -4.371025 0.823112 3.277792 -0.098078 1.907541 3.803929 -2.989362 -0.193721 -1.000660 1.320912 1.972661 0.727758
wb_dma_rf/wire_pause_req -0.526530 1.145563 0.098960 2.478441 3.584835 -1.886276 2.081581 -1.689654 1.970418 -2.962916 -2.260280 2.591832 -0.324099 -2.195347 1.813541 -2.055516 -0.151275 -1.753938 -1.614076 2.297691
wb_dma_ch_sel/assign_95_valid -0.919538 1.464267 1.802768 0.886636 -2.152542 0.833567 2.084240 1.744285 -2.062032 -4.487952 -2.049969 2.196332 0.175317 1.095976 0.433903 2.516191 -0.723114 6.124356 -3.935860 -2.282310
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond -0.206538 -0.813833 -1.977171 0.669527 -0.433730 2.194137 0.201087 -2.394425 0.955057 0.446165 2.130177 2.709464 0.692762 -0.489287 -0.992434 1.678337 1.838647 1.370426 4.406663 0.981519
wb_dma_ch_rf/reg_ch_stop 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_ch_sel/assign_146_req_p0 1.982749 0.514419 0.244141 0.942706 -0.912626 1.495439 3.077095 0.948294 0.343455 -4.117295 0.387454 2.144197 -0.717055 -1.530420 0.989515 1.006692 0.569732 2.918467 -1.575883 -1.591159
wb_dma_ch_sel/always_45/case_1/stmt_1 2.485586 -1.708780 -0.396444 1.277301 -3.041441 2.287526 -0.713082 2.271897 1.108613 -1.394732 2.039625 -0.123768 -0.392189 -0.456490 1.163288 0.478789 -0.593454 -0.115452 0.953242 -1.548111
wb_dma_de/input_dma_abort 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_de/input_adr1 2.485586 -1.708780 -0.396444 1.277301 -3.041441 2.287526 -0.713082 2.271897 1.108613 -1.394732 2.039625 -0.123768 -0.392189 -0.456490 1.163288 0.478789 -0.593454 -0.115452 0.953242 -1.548111
wb_dma_de/input_adr0 1.737094 -2.481025 2.641247 3.522760 2.138831 -0.634247 3.636435 0.752115 -1.128325 0.413899 3.444981 -2.351384 -0.741810 0.857304 2.746634 -1.165670 -0.108887 1.122041 0.531968 0.122633
wb_dma_ch_arb/reg_next_state 2.206372 2.033001 2.255483 0.759155 0.984889 2.237086 1.681354 -4.313412 -4.025765 -0.785931 1.370211 1.527389 1.292167 -0.669284 -0.350050 1.447126 3.599247 0.984230 2.858378 -0.672493
wb_dma_wb_mast/input_wb_err_i 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_wb_if/wire_wbs_data_o 2.186379 -0.750331 -4.107397 -1.651267 0.648397 1.025432 0.739631 1.979144 1.057880 1.469557 -1.049799 -2.344093 -0.146622 2.003803 -2.253782 2.592014 0.960531 0.452490 1.664270 -0.272546
wb_dma_de/assign_73_dma_busy -3.251734 -1.180570 -0.786670 0.627393 -0.616790 -0.273307 2.107951 -1.375557 4.826054 -0.071302 0.793463 3.900423 0.015712 -3.035696 1.534860 -2.365918 0.505157 -0.708108 -1.268345 4.996177
wb_dma_de/always_22/if_1 0.045211 4.344213 -0.547777 -1.495334 0.248689 -1.255993 1.854496 -1.410842 0.086255 -6.183451 -3.634452 3.342516 2.116622 0.240862 -1.779662 0.399547 1.619890 1.122680 -0.915619 0.983128
wb_dma_rf/wire_ch2_csr -0.688162 2.237413 0.404620 -1.727202 1.193656 0.710523 3.268384 1.061053 -2.119880 -0.720123 -2.798701 -0.890497 -1.111655 0.251025 -2.368537 2.875235 -0.035970 4.798630 -3.553723 -2.958940
wb_dma_de/input_de_start -1.410738 0.830999 -1.328556 0.544655 -0.657557 0.698119 0.412374 1.597589 -1.539330 -5.846211 -2.871867 2.726157 -0.939078 -0.768337 -1.282235 1.243489 -0.504933 0.771504 -2.431162 -0.166274
wb_dma_pri_enc_sub/always_3/if_1 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 0.403903 -0.149521 -2.313619 -0.550964 -0.527915 0.972435 0.512224 2.701962 3.147778 -0.795944 -0.034594 1.446574 -0.038073 -0.316140 1.013986 1.487815 -2.098070 -0.056542 -1.918804 -0.592067
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.028719 0.993854 1.172796 0.640312 -1.385028 2.619883 1.516466 1.629367 0.595140 -2.704349 2.350128 0.302753 0.837637 0.093278 2.124409 2.158397 -0.297491 0.613916 0.373659 -2.687816
wb_dma_ch_sel/assign_132_req_p0/expr_1 3.337147 2.215366 1.644819 -0.890934 -2.593269 1.830482 1.690318 -1.762731 0.336290 -2.119519 2.904725 3.521803 0.645115 -2.771744 1.607545 0.274838 1.189541 3.396132 0.158233 -1.186786
wb_dma_ch_rf/always_25/if_1/if_1 -3.656052 -3.529076 -0.418766 2.349133 -1.279279 2.647571 -0.955993 1.923165 -0.839253 -0.065653 0.806129 1.152610 0.749556 1.225550 -0.237355 1.431521 -0.299001 -2.457336 -0.133566 -1.135858
wb_dma_ch_sel/assign_98_valid/expr_1 0.162042 0.223655 3.372252 1.202750 -2.669725 1.123573 2.685668 0.819684 -2.448658 -4.401039 2.902460 1.836527 1.177577 0.542176 0.459758 -0.173774 0.346062 3.727916 -0.775716 -1.733831
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 0.256772 3.969205 1.459664 -0.837657 1.041956 -0.227036 1.319781 -1.525352 -2.085361 -5.561816 0.623027 1.244259 1.173372 1.240644 -1.421856 0.678842 0.751791 0.814000 2.405264 0.838699
wb_dma_ch_sel/reg_pointer 0.167098 -2.095910 -2.280831 2.154518 1.714002 -0.354886 1.825396 -2.795322 1.108828 0.345845 0.485067 1.276112 -0.085339 -0.807625 -1.872169 -2.188943 3.236256 0.945613 4.167113 2.041018
wb_dma_wb_if/input_wb_err_i 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_rf/input_de_csr -0.403669 -1.448195 -1.655702 0.117695 2.026347 0.304753 2.365468 -1.455159 0.063116 1.587547 -0.422502 -1.715907 -2.731980 -1.462766 -2.500557 0.406672 2.566088 2.143112 2.174165 0.718603
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_ch_rf/always_5/if_1/block_1/if_1 0.331622 -3.920218 -0.997728 1.951467 -0.996703 0.712677 -1.049758 0.233870 0.860877 3.366578 1.341256 -1.551667 -1.083157 -0.180816 0.447565 0.177245 0.289074 0.230109 2.058439 0.315449
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_sel/assign_165_req_p1/expr_1 -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_ch_rf/input_de_adr0_we 0.848500 -1.936230 1.242515 3.045556 1.236122 0.644269 2.674466 1.598047 0.569500 -1.304153 1.529593 -0.971312 -1.685686 -0.659885 2.290055 -0.228741 -0.544906 0.341627 -0.865918 -0.831237
wb_dma_ch_sel/assign_161_req_p1 -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 0.813991 2.009659 1.588310 1.343678 2.464973 -0.346481 1.232026 -1.658423 -3.350998 -4.073503 0.552293 -1.516028 0.240933 1.734740 -1.823963 -0.606434 1.414072 -0.541768 4.087301 1.814364
wb_dma_ch_sel/assign_129_req_p0 3.337588 3.574915 -1.215635 -1.912585 -0.717948 2.992929 0.806065 0.300211 2.036247 -1.708091 0.966190 2.845258 1.881745 -0.233227 0.467474 4.679926 -0.958827 1.825922 0.856786 -2.583366
wb_dma_de/wire_de_ack -0.416205 -3.022804 -0.855604 1.125839 0.919645 0.623681 3.232389 0.580197 -2.087974 -0.380598 -0.928624 -2.504119 -3.928643 -2.033658 -2.209719 -1.169724 3.010418 1.437616 -0.507656 0.778180
wb_dma_ch_arb 2.079426 3.378248 2.512911 -0.065510 0.739417 1.915800 2.786856 -4.173707 -2.537733 -2.198715 1.213350 3.028244 1.555147 -1.654521 -0.056651 1.363216 2.868864 1.963555 1.288666 -1.130130
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 -0.563020 -2.257883 1.076242 3.091090 1.743307 1.314376 1.654897 -2.832541 -2.296927 2.092272 2.305410 0.754359 -2.039976 -1.349057 1.130357 1.108019 1.600419 2.986800 2.127994 0.639977
wb_dma_pri_enc_sub/always_3/if_1/cond -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 -0.206538 -0.813833 -1.977171 0.669527 -0.433730 2.194137 0.201087 -2.394425 0.955057 0.446165 2.130177 2.709464 0.692762 -0.489287 -0.992434 1.678337 1.838647 1.370426 4.406663 0.981519
wb_dma/wire_de_txsz_we 2.681539 0.173394 -4.756190 -2.771273 -0.850479 1.427877 1.067725 2.016425 2.556393 -0.233743 -1.331448 0.337757 -1.743980 -1.682226 -1.285114 1.939505 0.592216 1.472108 -0.751018 0.049017
wb_dma_ch_pri_enc/wire_pri16_out -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_pri_enc -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 0.123571 -1.116183 -2.329396 1.795518 0.978986 2.374968 1.401649 -1.287801 1.842055 -0.383099 0.888203 2.432792 -1.239089 -1.583706 0.245286 2.599692 0.954543 1.833442 2.457649 0.276177
wb_dma_ch_rf/always_11/if_1/if_1/cond 1.838385 2.249764 -1.143757 1.550911 1.239275 2.659656 -0.526711 -1.582377 1.299334 -1.736063 -0.401787 3.794558 1.505916 -0.131667 2.390511 4.429536 -0.590884 -0.376668 1.514331 -0.713056
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.028719 0.993854 1.172796 0.640312 -1.385028 2.619883 1.516466 1.629367 0.595140 -2.704349 2.350128 0.302753 0.837637 0.093278 2.124409 2.158397 -0.297491 0.613916 0.373659 -2.687816
wb_dma_ch_pri_enc/wire_pri7_out -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_sel/always_6/stmt_1/expr_1 0.377190 -3.170733 -1.358126 0.932327 -0.566315 1.803035 1.796213 2.033413 -3.182127 -0.735545 -1.283841 -2.604402 -4.733198 -1.751008 -1.534791 0.690269 2.120684 2.200582 -1.374480 -0.019091
wb_dma_wb_if/wire_mast_err 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond -0.699912 -0.728097 -3.885737 -2.593785 -2.663768 0.808516 0.809014 0.251931 0.357338 -1.161855 -0.239675 2.485027 -0.697608 -1.051239 -3.177830 0.558797 2.016019 3.760253 0.545034 1.631554
wb_dma_wb_if/input_wb_cyc_i 4.189363 2.987846 0.721722 -3.137745 -0.184243 3.645111 1.191334 1.993636 -0.751814 -0.251969 0.845904 -4.469942 -2.216759 -2.353723 1.466196 4.695481 0.666589 -3.791380 0.494287 -0.707189
wb_dma_ch_sel/assign_97_valid 0.080018 0.287503 1.897562 1.564945 -2.039393 0.665012 3.365333 3.310387 -0.746688 -4.925077 -0.086247 1.198996 0.605681 1.654886 0.227090 1.183898 -1.191426 5.759007 -3.134686 -3.534980
wb_dma/wire_mast0_drdy -1.406903 0.872363 1.084316 1.851614 -0.305704 -2.086107 -0.328220 -0.597918 1.193148 -0.719438 -3.148133 -2.054421 -3.338086 -0.174700 0.794719 2.344122 -1.726298 5.704707 0.655732 1.836841
wb_dma_ch_pri_enc/wire_pri8_out -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_wb_if/wire_pt_sel_o 2.016549 1.102246 -2.308948 -1.120124 2.227699 2.020813 -1.229562 0.907651 -2.687615 1.532785 -1.496675 -2.533439 0.707502 1.972550 -0.848962 6.562173 -1.165186 -1.683159 3.124261 -1.220622
wb_dma_de/assign_77_read_hold/expr_1/expr_1 -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.563020 -2.257883 1.076242 3.091090 1.743307 1.314376 1.654897 -2.832541 -2.296927 2.092272 2.305410 0.754359 -2.039976 -1.349057 1.130357 1.108019 1.600419 2.986800 2.127994 0.639977
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 2.314227 -1.752020 -1.323642 1.040005 -4.156501 2.367657 -1.856960 0.502854 0.249257 -1.422654 1.956640 1.467713 0.484268 -0.661339 0.013103 -0.427587 1.011077 -0.128540 2.712646 0.006509
wb_dma_ch_pri_enc/wire_pri22_out -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.563020 -2.257883 1.076242 3.091090 1.743307 1.314376 1.654897 -2.832541 -2.296927 2.092272 2.305410 0.754359 -2.039976 -1.349057 1.130357 1.108019 1.600419 2.986800 2.127994 0.639977
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.352182 0.442773 1.035784 2.396914 2.006183 1.354625 3.867239 1.516766 2.030102 -3.007268 1.947255 1.573902 0.223405 0.195812 3.371742 2.546993 -1.540511 1.401554 -1.138460 -1.840642
wb_dma_ch_sel/assign_143_req_p0/expr_1 1.982749 0.514419 0.244141 0.942706 -0.912626 1.495439 3.077095 0.948294 0.343455 -4.117295 0.387454 2.144197 -0.717055 -1.530420 0.989515 1.006692 0.569732 2.918467 -1.575883 -1.591159
wb_dma_ch_sel/assign_135_req_p0 1.982749 0.514419 0.244141 0.942706 -0.912626 1.495439 3.077095 0.948294 0.343455 -4.117295 0.387454 2.144197 -0.717055 -1.530420 0.989515 1.006692 0.569732 2.918467 -1.575883 -1.591159
wb_dma_ch_sel/wire_gnt_p0_d 1.690869 1.106746 1.781364 -0.697675 0.345638 2.822622 3.773818 -3.053586 -2.590308 -0.885115 3.362123 0.727960 1.323020 -0.672599 -1.889865 1.182184 4.376044 1.173935 3.300038 -1.373170
wb_dma_wb_if/inst_check_wb_dma_wb_if -1.093747 -1.072541 -2.007943 0.132753 1.557277 0.983425 -1.329295 0.280470 0.591448 2.717429 1.349073 -0.735242 -0.515416 0.246612 0.103840 2.585567 -1.652801 -1.467493 3.166418 0.578937
wb_dma_ch_sel/assign_153_req_p0 1.982749 0.514419 0.244141 0.942706 -0.912626 1.495439 3.077095 0.948294 0.343455 -4.117295 0.387454 2.144197 -0.717055 -1.530420 0.989515 1.006692 0.569732 2.918467 -1.575883 -1.591159
wb_dma_de/assign_82_rd_ack/expr_1 0.187027 1.251529 -3.265721 -0.354207 1.285706 1.113613 0.349694 -1.302284 0.578713 -1.069630 -2.941159 2.724337 -1.037125 -1.525335 -0.947374 2.658710 0.884962 1.503174 -0.113364 0.547516
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 0.895032 1.941165 -1.416477 0.151326 1.693584 1.356613 2.269271 -1.452500 -0.498932 -2.473263 -2.247610 2.631761 -1.133375 -1.681218 -0.243341 2.843904 1.359195 2.662383 -0.842717 -0.354937
wb_dma_de/reg_de_csr_we 3.316854 1.779921 -2.628248 -2.462238 3.336277 -0.051274 3.927872 -1.301064 1.592101 1.394145 -1.207669 -1.971270 -0.704865 0.078466 -2.362752 2.754292 2.935787 3.116001 2.306848 -0.990508
wb_dma/wire_wb0_ack_o 1.783397 -1.215672 -2.402655 0.994253 0.098067 0.998526 -2.036735 0.614580 3.207931 1.216668 -0.237657 -0.412824 -2.017491 -1.253202 1.673692 0.127815 -0.803856 -1.797100 0.824398 0.605459
wb_dma_ch_sel/always_9/stmt_1/expr_1 0.836287 -1.974133 -1.924713 2.312228 1.476867 1.667711 2.054177 -1.224742 -0.469066 -0.057569 -0.003447 0.901428 -2.497010 -1.816115 -0.216954 1.286625 2.071936 2.441641 1.657606 0.587727
wb_dma_ch_pri_enc/wire_pri23_out -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_sel/assign_103_valid 0.097530 0.231340 -0.661858 0.878187 1.027871 0.922189 4.014719 0.530280 1.171102 -3.136707 0.199857 2.312452 -1.041013 -1.327845 0.349757 1.418066 0.323178 3.206856 -1.357542 -0.663836
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 -3.046879 -2.480194 0.336068 1.466469 0.062509 0.438776 3.334438 2.821667 2.710466 -1.397324 0.971890 -0.018029 -2.638961 -1.907338 0.479461 -0.773612 -1.659074 1.255731 -3.294854 -0.947748
wb_dma_rf/wire_ch1_txsz 0.871781 -1.878745 -3.744380 1.295827 1.940782 1.215378 -1.276370 0.866744 -1.699051 2.106272 -3.397575 -1.902204 -2.308118 0.242151 -1.086166 1.885727 0.482697 -1.245436 0.166756 1.290900
wb_dma_de/always_23/block_1/stmt_13 -3.669587 -3.600530 -1.182163 0.656315 -0.881177 3.114256 3.895490 3.874913 -2.087615 -1.803567 -0.200224 -1.864108 -2.386733 -0.237733 -3.286108 0.786632 1.248463 -0.290313 -2.555927 0.240022
wb_dma_de/always_23/block_1/stmt_14 -3.199152 1.092165 -1.090731 -1.320568 1.303761 -3.040191 2.788152 -1.460696 4.592412 -0.209537 2.408478 4.468409 3.104996 2.451327 0.569108 1.255094 -1.106784 4.661539 1.113671 1.096861
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 0.048827 1.709799 -2.634490 -0.903368 0.000640 1.388425 -0.413729 -2.318598 0.058044 -0.711546 -1.219864 3.948847 0.786228 -0.829971 -0.995226 2.438726 1.156924 1.522262 1.279163 1.056219
wb_dma_ch_rf/assign_25_ch_adr0_dewe 0.848500 -1.936230 1.242515 3.045556 1.236122 0.644269 2.674466 1.598047 0.569500 -1.304153 1.529593 -0.971312 -1.685686 -0.659885 2.290055 -0.228741 -0.544906 0.341627 -0.865918 -0.831237
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 0.391055 -0.010806 -3.113829 0.337829 0.341407 1.431800 2.592408 0.137814 1.978779 -2.446057 -0.524029 3.667188 -1.038771 -1.748537 -0.371047 2.119491 0.509107 3.434726 -0.336800 0.043159
wb_dma_ch_rf/input_ch_sel -1.694975 0.000942 0.077972 -0.648528 1.915400 0.908616 6.948097 -0.404702 3.570055 1.046355 -0.245273 -1.315043 -1.151465 -3.602503 -0.626752 -1.531621 2.657278 -2.061257 -1.974935 5.261436
wb_dma_ch_sel/always_45/case_1/stmt_2 0.339260 -1.216178 -1.886202 0.661613 -0.767434 1.512515 -1.035388 -0.600458 0.799814 0.874614 1.913421 1.274299 1.180911 0.670708 -0.401546 0.703970 0.512243 -0.561401 3.496525 1.018285
wb_dma_ch_pri_enc/wire_pri4_out -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_rf/wire_ch_txsz_we -0.699912 -0.728097 -3.885737 -2.593785 -2.663768 0.808516 0.809014 0.251931 0.357338 -1.161855 -0.239675 2.485027 -0.697608 -1.051239 -3.177830 0.558797 2.016019 3.760253 0.545034 1.631554
wb_dma_de/assign_70_de_adr1/expr_1 0.339260 -1.216178 -1.886202 0.661613 -0.767434 1.512515 -1.035388 -0.600458 0.799814 0.874614 1.913421 1.274299 1.180911 0.670708 -0.401546 0.703970 0.512243 -0.561401 3.496525 1.018285
wb_dma_ch_sel/assign_116_valid 0.097530 0.231340 -0.661858 0.878187 1.027871 0.922189 4.014719 0.530280 1.171102 -3.136707 0.199857 2.312452 -1.041013 -1.327845 0.349757 1.418066 0.323178 3.206856 -1.357542 -0.663836
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 -0.591119 -4.127303 -0.245179 3.233982 -0.822982 0.746537 1.600113 1.718322 -2.966095 -1.570176 -0.712612 -0.911756 -3.901207 -1.621334 -0.183689 -1.345150 1.302026 2.440257 -1.726897 0.676526
wb_dma_wb_mast/wire_wb_addr_o 3.057065 -0.338020 0.261395 0.304766 -1.685363 3.003465 0.158892 2.003451 1.060860 -0.588723 3.375518 -1.197329 0.805989 0.892483 0.627047 2.125407 -0.834926 -0.326223 2.445640 -2.614050
wb_dma_ch_rf/reg_ch_csr_r2 1.838385 2.249764 -1.143757 1.550911 1.239275 2.659656 -0.526711 -1.582377 1.299334 -1.736063 -0.401787 3.794558 1.505916 -0.131667 2.390511 4.429536 -0.590884 -0.376668 1.514331 -0.713056
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 -3.656052 -3.529076 -0.418766 2.349133 -1.279279 2.647571 -0.955993 1.923165 -0.839253 -0.065653 0.806129 1.152610 0.749556 1.225550 -0.237355 1.431521 -0.299001 -2.457336 -0.133566 -1.135858
wb_dma_ch_sel/assign_11_pri3 0.123571 -1.116183 -2.329396 1.795518 0.978986 2.374968 1.401649 -1.287801 1.842055 -0.383099 0.888203 2.432792 -1.239089 -1.583706 0.245286 2.599692 0.954543 1.833442 2.457649 0.276177
wb_dma_de 0.410560 3.455390 1.668031 -0.366106 0.794090 -1.029676 2.713053 -1.917099 -1.008449 -5.121360 -1.296143 2.543441 1.578539 -0.030647 -0.389018 -0.565095 1.547030 1.487632 -0.888175 0.371663
wb_dma_wb_slv/wire_wb_data_o 1.154379 -1.180831 -0.366367 2.049312 -0.515635 1.508615 -0.294904 3.229795 2.783179 1.186926 3.723017 -1.013703 2.255083 2.573088 3.115053 1.861078 -2.451458 -3.122145 2.658726 2.105717
wb_dma_inc30r/always_1/stmt_1 -1.353260 -2.206041 -2.201827 0.138633 -1.142295 3.908735 -0.213533 3.850935 -2.801580 1.476755 3.946200 0.565093 2.776321 4.176702 -2.296542 2.343560 -2.632592 0.670854 1.840117 -0.006740
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_ch_sel/assign_127_req_p0 2.134521 1.034735 -1.573528 1.001793 0.342508 3.046256 2.019110 -0.504011 2.009780 -2.421162 1.324899 3.413129 0.502923 -0.704560 1.276254 4.092045 0.332876 2.262449 1.742600 -1.287954
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_sel/assign_94_valid -1.410738 0.830999 -1.328556 0.544655 -0.657557 0.698119 0.412374 1.597589 -1.539330 -5.846211 -2.871867 2.726157 -0.939078 -0.768337 -1.282235 1.243489 -0.504933 0.771504 -2.431162 -0.166274
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 0.182084 0.390616 -3.932694 -1.360066 -1.782116 0.840976 -1.649447 -0.775292 -0.967577 -0.865898 -2.555916 3.037806 -0.537916 -1.027934 -1.799365 1.280441 1.244154 2.127906 0.190158 2.141836
wb_dma_ch_pri_enc/wire_pri12_out -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_rf/always_20/if_1/block_1 -1.210482 -1.913958 2.780284 3.053672 2.687157 -0.939275 3.860699 0.982820 0.201998 0.240507 3.652139 -0.789150 0.044804 1.538455 2.502698 -0.619345 -1.559587 1.517656 -0.489447 -0.501463
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.563020 -2.257883 1.076242 3.091090 1.743307 1.314376 1.654897 -2.832541 -2.296927 2.092272 2.305410 0.754359 -2.039976 -1.349057 1.130357 1.108019 1.600419 2.986800 2.127994 0.639977
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 1.906497 0.861664 -2.088657 2.286871 1.944295 2.312811 0.856765 -2.223593 -0.711227 -1.657151 -1.614375 3.610166 -0.497253 -1.311816 1.101684 3.409644 1.320601 1.614428 1.124669 0.226243
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 -1.943313 -0.986759 -2.784344 -0.486042 -0.403176 0.518961 0.116471 2.095933 3.571207 -0.035595 -0.132198 1.519932 -0.458780 -0.412273 -0.294536 1.075632 -2.060724 0.222885 -1.082552 0.125363
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 -0.416367 -2.419766 -0.939701 2.414040 2.934182 -0.631828 2.557847 -1.887172 0.688040 1.129316 -0.169760 -0.875932 -2.583289 -1.754873 -0.848690 -1.543384 2.259869 1.318719 1.894426 1.155019
wb_dma_wb_if/input_slv_din 1.154379 -1.180831 -0.366367 2.049312 -0.515635 1.508615 -0.294904 3.229795 2.783179 1.186926 3.723017 -1.013703 2.255083 2.573088 3.115053 1.861078 -2.451458 -3.122145 2.658726 2.105717
wb_dma_ch_sel/assign_94_valid/expr_1 -1.410738 0.830999 -1.328556 0.544655 -0.657557 0.698119 0.412374 1.597589 -1.539330 -5.846211 -2.871867 2.726157 -0.939078 -0.768337 -1.282235 1.243489 -0.504933 0.771504 -2.431162 -0.166274
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 3.239494 -0.886576 -3.967672 0.301941 0.454399 0.742948 1.721923 3.124252 0.781945 -0.632318 -2.101271 0.982097 -1.383498 -0.738054 0.749356 0.840742 -0.835588 1.520650 -3.250302 -0.051207
wb_dma_de/always_21 2.116267 -1.284394 -0.478230 0.078007 1.048302 2.079936 2.608281 0.535503 -2.147679 0.621812 -0.218160 -3.493829 -4.568703 -1.792433 -0.796651 2.343206 2.276352 2.666381 0.137582 -1.217151
wb_dma_de/always_22 0.045211 4.344213 -0.547777 -1.495334 0.248689 -1.255993 1.854496 -1.410842 0.086255 -6.183451 -3.634452 3.342516 2.116622 0.240862 -1.779662 0.399547 1.619890 1.122680 -0.915619 0.983128
wb_dma_de/always_23 0.045211 4.344213 -0.547777 -1.495334 0.248689 -1.255993 1.854496 -1.410842 0.086255 -6.183451 -3.634452 3.342516 2.116622 0.240862 -1.779662 0.399547 1.619890 1.122680 -0.915619 0.983128
wb_dma_ch_pri_enc/wire_pri1_out -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_de/assign_78_mast0_go -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond 2.485586 -1.708780 -0.396444 1.277301 -3.041441 2.287526 -0.713082 2.271897 1.108613 -1.394732 2.039625 -0.123768 -0.392189 -0.456490 1.163288 0.478789 -0.593454 -0.115452 0.953242 -1.548111
wb_dma_de/wire_dma_done -3.094892 0.346846 -0.095005 0.951508 1.809159 0.673681 1.999935 -1.228890 -1.910688 -1.959092 -3.051419 1.527241 -1.416947 -1.147120 -1.744054 1.526134 1.420642 1.526648 -1.833834 -0.263387
wb_dma_ch_sel/assign_150_req_p0/expr_1 1.982749 0.514419 0.244141 0.942706 -0.912626 1.495439 3.077095 0.948294 0.343455 -4.117295 0.387454 2.144197 -0.717055 -1.530420 0.989515 1.006692 0.569732 2.918467 -1.575883 -1.591159
wb_dma_rf/input_wb_rf_adr 4.291561 -0.974435 -2.251426 0.747358 2.012849 -0.037565 2.624812 4.346157 -4.400478 0.395531 -1.309841 0.564315 2.041975 1.511057 2.302106 -1.013165 -1.460963 -3.003814 -5.783593 2.440883
wb_dma_wb_if 3.172280 0.581202 1.904018 0.960173 -0.518120 -0.293883 -0.868692 -2.281129 -3.902597 -0.970547 -0.717084 -0.304467 1.020888 0.386441 1.402737 -1.104965 3.185869 -1.426539 1.088732 0.934081
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 3.316854 1.779921 -2.628248 -2.462238 3.336277 -0.051274 3.927872 -1.301064 1.592101 1.394145 -1.207669 -1.971270 -0.704865 0.078466 -2.362752 2.754292 2.935787 3.116001 2.306848 -0.990508
wb_dma_ch_pri_enc/wire_pri25_out -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_wb_mast/reg_mast_cyc -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_ch_rf/input_wb_rf_we 1.838554 0.957751 2.178473 -0.434088 -3.347790 1.654812 0.156378 -2.106815 -4.613872 -1.113504 0.895974 2.105650 3.467996 1.817364 -0.238956 1.147445 3.845827 1.520837 0.819783 -0.076563
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond -1.210482 -1.913958 2.780284 3.053672 2.687157 -0.939275 3.860699 0.982820 0.201998 0.240507 3.652139 -0.789150 0.044804 1.538455 2.502698 -0.619345 -1.559587 1.517656 -0.489447 -0.501463
wb_dma_de/always_6/if_1 0.182084 0.390616 -3.932694 -1.360066 -1.782116 0.840976 -1.649447 -0.775292 -0.967577 -0.865898 -2.555916 3.037806 -0.537916 -1.027934 -1.799365 1.280441 1.244154 2.127906 0.190158 2.141836
wb_dma_wb_slv/always_4/stmt_1 7.455451 -1.321592 -0.226211 1.780732 -0.361240 -0.952291 2.778883 4.851125 -3.489136 -2.313629 -0.710839 -3.763284 -1.103964 0.553722 1.819608 -1.706674 -0.075238 1.112077 -2.489365 0.631931
wb_dma_de/assign_3_ptr_valid 0.167098 -2.095910 -2.280831 2.154518 1.714002 -0.354886 1.825396 -2.795322 1.108828 0.345845 0.485067 1.276112 -0.085339 -0.807625 -1.872169 -2.188943 3.236256 0.945613 4.167113 2.041018
wb_dma_wb_mast/input_pt_sel 3.397498 0.842692 -3.098085 0.417778 2.696907 3.014197 -0.163695 1.539249 -1.463959 1.023080 -2.438139 -2.666764 1.604009 3.958397 -2.097184 4.424201 0.176637 -1.953502 1.814205 -1.071142
wb_dma_ch_pri_enc/wire_pri15_out -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_wb_slv/input_wb_we_i 4.566747 0.535707 -0.819534 3.064387 1.717911 1.709531 -0.136069 2.213754 0.467728 -0.917050 -4.669170 -3.073803 -0.784588 1.280014 1.086868 2.968073 -1.731500 -0.431291 -1.704798 -5.458607
wb_dma_de/reg_tsz_cnt_is_0_r -0.340374 1.526298 -3.160691 -3.067250 -0.737984 1.532091 1.171080 0.591377 3.845398 -1.186164 -0.250302 1.553384 -0.321766 -0.891544 -2.048387 3.216119 0.082491 2.098645 0.732629 -0.946522
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 -2.615322 0.972190 -3.945477 -0.704859 2.108895 -1.743428 0.334966 -0.029161 0.150755 0.333652 -2.681518 4.137307 3.814203 5.057144 -0.903105 3.719620 -0.632392 2.680905 -0.437506 0.869098
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma/wire_mast1_drdy 0.814162 0.793654 -0.295442 2.115871 1.964632 0.429906 -1.251814 -0.480878 -0.860903 -0.225396 -1.610482 1.236486 0.671929 0.953056 1.951256 2.083543 -1.350439 -0.810741 -0.221430 -0.348861
wb_dma_ch_rf/wire_ch_csr_we 2.787260 4.423703 3.236520 -1.233056 -0.258489 1.352833 3.073779 -1.591729 -3.214749 -2.362331 1.293143 1.157903 3.128622 1.186173 0.736547 2.424988 2.663949 1.413092 0.437842 -0.307977
wb_dma_ch_pri_enc/inst_u9 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_rf/assign_8_ch_csr -0.102771 4.529012 2.969357 -1.179847 0.788331 -0.323261 3.370654 -0.742481 -0.200525 -3.813125 0.833077 1.603687 2.711765 0.888210 -0.139513 0.676365 -0.068831 1.257562 -0.849648 -0.347672
wb_dma_ch_rf/wire_this_ptr_set -0.416367 -2.419766 -0.939701 2.414040 2.934182 -0.631828 2.557847 -1.887172 0.688040 1.129316 -0.169760 -0.875932 -2.583289 -1.754873 -0.848690 -1.543384 2.259869 1.318719 1.894426 1.155019
wb_dma_ch_pri_enc/inst_u5 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_pri_enc/inst_u4 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_pri_enc/inst_u7 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_pri_enc/inst_u6 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_pri_enc/inst_u1 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_pri_enc/inst_u0 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_pri_enc/inst_u3 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_pri_enc/inst_u2 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma/wire_de_start -1.410738 0.830999 -1.328556 0.544655 -0.657557 0.698119 0.412374 1.597589 -1.539330 -5.846211 -2.871867 2.726157 -0.939078 -0.768337 -1.282235 1.243489 -0.504933 0.771504 -2.431162 -0.166274
wb_dma_ch_sel/assign_130_req_p0/expr_1 3.337588 3.574915 -1.215635 -1.912585 -0.717948 2.992929 0.806065 0.300211 2.036247 -1.708091 0.966190 2.845258 1.881745 -0.233227 0.467474 4.679926 -0.958827 1.825922 0.856786 -2.583366
wb_dma_rf/wire_ch_stop 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma/wire_mast0_dout 3.574759 -0.709498 -0.886067 -0.235974 4.081292 -0.652514 4.154050 -0.801104 0.122971 1.587371 -1.051724 -4.137990 -2.704234 -0.831780 -0.671510 -0.335847 3.721732 0.530051 0.671808 -1.070510
wb_dma_ch_rf/input_de_adr0 -4.137488 -1.589556 2.825082 2.569129 1.626643 -2.270750 2.189863 -0.131949 2.616410 -0.715667 2.352048 0.460471 -1.270755 0.541832 2.909643 -0.210242 -1.444103 2.342235 -0.652097 -0.432921
wb_dma_ch_rf/input_de_adr1 0.339260 -1.216178 -1.886202 0.661613 -0.767434 1.512515 -1.035388 -0.600458 0.799814 0.874614 1.913421 1.274299 1.180911 0.670708 -0.401546 0.703970 0.512243 -0.561401 3.496525 1.018285
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_wb_if/input_wbs_data_i 3.574759 -0.709498 -0.886067 -0.235974 4.081292 -0.652514 4.154050 -0.801104 0.122971 1.587371 -1.051724 -4.137990 -2.704234 -0.831780 -0.671510 -0.335847 3.721732 0.530051 0.671808 -1.070510
wb_dma_de/reg_tsz_dec -0.763290 1.163570 -3.512972 -3.451681 -1.468812 1.788920 0.519354 2.325702 4.282023 -1.479516 -0.402550 1.032803 -0.154350 -0.342755 -1.849537 3.576329 -0.946843 0.808683 -0.215983 -1.082779
wb_dma_ch_sel/input_ch0_am1 -3.410208 -2.163532 -0.297105 2.129405 -0.239371 2.374072 0.407574 1.694676 -0.494329 -1.636400 1.155602 0.181978 0.204266 1.322748 -1.630191 1.902570 -0.649295 -0.994925 1.458119 -0.789987
wb_dma_ch_sel/assign_162_req_p1 -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond -0.274031 -0.471719 -3.531973 -1.744108 -0.095591 1.880328 0.312023 -0.575596 2.195725 1.168365 -0.221447 -0.165296 -1.825651 -1.143994 -2.617616 2.920509 1.478823 1.921904 2.781977 -0.113998
wb_dma_rf/wire_ch5_csr -0.154357 2.540948 1.397290 -1.436386 0.628946 0.418311 2.382595 -1.496390 -2.517252 -1.288646 -0.238095 0.540842 0.438769 0.201932 -1.989765 1.492990 1.375465 3.486118 -0.195524 -1.435321
wb_dma_ch_rf/wire_ch_am1_we -3.656052 -3.529076 -0.418766 2.349133 -1.279279 2.647571 -0.955993 1.923165 -0.839253 -0.065653 0.806129 1.152610 0.749556 1.225550 -0.237355 1.431521 -0.299001 -2.457336 -0.133566 -1.135858
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_ch_rf/always_2/if_1/if_1/block_1 0.167098 -2.095910 -2.280831 2.154518 1.714002 -0.354886 1.825396 -2.795322 1.108828 0.345845 0.485067 1.276112 -0.085339 -0.807625 -1.872169 -2.188943 3.236256 0.945613 4.167113 2.041018
wb_dma_inc30r/wire_out -2.504621 -0.787140 2.426848 2.045397 0.605050 3.036906 0.362425 -1.154575 -1.767824 0.745848 5.554366 0.822654 2.212326 2.089948 -0.121561 1.578987 -0.517024 -0.935946 4.389238 -0.375868
wb_dma_ch_pri_enc/reg_pri_out -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma/input_wb0_we_i 4.566747 0.535707 -0.819534 3.064387 1.717911 1.709531 -0.136069 2.213754 0.467728 -0.917050 -4.669170 -3.073803 -0.784588 1.280014 1.086868 2.968073 -1.731500 -0.431291 -1.704798 -5.458607
wb_dma_de/always_2/if_1/if_1/stmt_1 -4.467719 -2.351345 2.458404 3.398729 1.714143 2.220387 1.302487 0.265111 -1.195647 0.432499 3.590211 -0.721893 0.466503 1.821695 -0.414124 1.514636 -1.414014 -1.078973 2.309212 -0.803604
wb_dma_ch_rf/wire_ch_txsz_dewe 2.681539 0.173394 -4.756190 -2.771273 -0.850479 1.427877 1.067725 2.016425 2.556393 -0.233743 -1.331448 0.337757 -1.743980 -1.682226 -1.285114 1.939505 0.592216 1.472108 -0.751018 0.049017
wb_dma_de/always_22/if_1/stmt_2 0.045211 4.344213 -0.547777 -1.495334 0.248689 -1.255993 1.854496 -1.410842 0.086255 -6.183451 -3.634452 3.342516 2.116622 0.240862 -1.779662 0.399547 1.619890 1.122680 -0.915619 0.983128
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 4.404344 0.431641 -2.602394 0.608841 0.815981 1.616858 1.280900 2.871012 1.882705 -1.498538 -0.145878 1.233936 0.082300 0.312196 2.999894 3.029557 -1.580890 0.320432 -1.484684 -1.010828
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 -3.656052 -3.529076 -0.418766 2.349133 -1.279279 2.647571 -0.955993 1.923165 -0.839253 -0.065653 0.806129 1.152610 0.749556 1.225550 -0.237355 1.431521 -0.299001 -2.457336 -0.133566 -1.135858
wb_dma_ch_sel/assign_149_req_p0/expr_1 1.982749 0.514419 0.244141 0.942706 -0.912626 1.495439 3.077095 0.948294 0.343455 -4.117295 0.387454 2.144197 -0.717055 -1.530420 0.989515 1.006692 0.569732 2.918467 -1.575883 -1.591159
wb_dma/wire_de_ack -0.416205 -3.022804 -0.855604 1.125839 0.919645 0.623681 3.232389 0.580197 -2.087974 -0.380598 -0.928624 -2.504119 -3.928643 -2.033658 -2.209719 -1.169724 3.010418 1.437616 -0.507656 0.778180
wb_dma_wb_mast/always_1/if_1 3.574759 -0.709498 -0.886067 -0.235974 4.081292 -0.652514 4.154050 -0.801104 0.122971 1.587371 -1.051724 -4.137990 -2.704234 -0.831780 -0.671510 -0.335847 3.721732 0.530051 0.671808 -1.070510
wb_dma_wb_if/wire_wb_cyc_o -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_ch_sel/assign_143_req_p0 1.982749 0.514419 0.244141 0.942706 -0.912626 1.495439 3.077095 0.948294 0.343455 -4.117295 0.387454 2.144197 -0.717055 -1.530420 0.989515 1.006692 0.569732 2.918467 -1.575883 -1.591159
wb_dma_wb_mast/wire_mast_err 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 0.123571 -1.116183 -2.329396 1.795518 0.978986 2.374968 1.401649 -1.287801 1.842055 -0.383099 0.888203 2.432792 -1.239089 -1.583706 0.245286 2.599692 0.954543 1.833442 2.457649 0.276177
wb_dma/wire_slv0_dout 6.227676 -1.399381 -1.546391 0.632484 -1.540867 -0.511929 2.805897 5.446380 -3.088604 -1.758040 0.051874 -2.210044 -0.861775 -0.221826 0.078383 -2.612468 -1.397221 1.976442 -3.160764 1.161236
wb_dma_ch_sel/reg_am1 -3.410208 -2.163532 -0.297105 2.129405 -0.239371 2.374072 0.407574 1.694676 -0.494329 -1.636400 1.155602 0.181978 0.204266 1.322748 -1.630191 1.902570 -0.649295 -0.994925 1.458119 -0.789987
wb_dma_ch_sel/input_next_ch -3.094892 0.346846 -0.095005 0.951508 1.809159 0.673681 1.999935 -1.228890 -1.910688 -1.959092 -3.051419 1.527241 -1.416947 -1.147120 -1.744054 1.526134 1.420642 1.526648 -1.833834 -0.263387
wb_dma_de/always_9 -0.763290 1.163570 -3.512972 -3.451681 -1.468812 1.788920 0.519354 2.325702 4.282023 -1.479516 -0.402550 1.032803 -0.154350 -0.342755 -1.849537 3.576329 -0.946843 0.808683 -0.215983 -1.082779
wb_dma_de/always_8 -0.000554 0.807819 -2.782805 1.395896 1.332911 1.240950 0.593712 -0.635017 1.112791 -2.301771 -2.291182 4.269949 -0.372946 -1.411430 0.812236 2.394027 -0.358096 0.995647 -0.937866 0.671185
wb_dma_wb_mast/always_1/if_1/cond 3.574759 -0.709498 -0.886067 -0.235974 4.081292 -0.652514 4.154050 -0.801104 0.122971 1.587371 -1.051724 -4.137990 -2.704234 -0.831780 -0.671510 -0.335847 3.721732 0.530051 0.671808 -1.070510
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.028719 0.993854 1.172796 0.640312 -1.385028 2.619883 1.516466 1.629367 0.595140 -2.704349 2.350128 0.302753 0.837637 0.093278 2.124409 2.158397 -0.297491 0.613916 0.373659 -2.687816
wb_dma_rf/always_1/case_1/stmt_12 0.380040 -2.998127 -2.605489 0.990393 1.676189 -0.742051 -0.182931 2.855381 1.532525 2.055094 1.444497 -1.576094 -2.078463 0.231165 0.742069 -0.360504 -2.370481 -0.163819 0.391109 0.603940
wb_dma_rf/always_1/case_1/stmt_13 -1.882054 -3.636468 -0.639792 2.815657 -0.523638 2.029325 -1.412403 1.239661 -0.257035 1.182234 0.820252 1.077885 -0.162586 0.173527 1.662383 0.428432 -0.300253 -2.799229 -0.304484 -0.238400
wb_dma_de/always_3 0.527396 -1.067406 -1.179990 0.476808 -3.119982 3.870744 -1.542216 1.886401 -0.699019 -1.734787 2.290622 0.455280 1.902220 1.571090 -1.812730 1.963553 0.076331 -1.805407 3.337426 -1.225632
wb_dma_de/always_2 -3.796212 -2.724933 2.811548 3.711846 1.836250 0.150701 3.279721 1.211287 -1.275988 -0.922660 3.282028 0.028450 0.376266 1.898649 1.006130 -0.055652 -1.293264 0.730405 -0.362109 -0.575639
wb_dma_de/always_5 0.391055 -0.010806 -3.113829 0.337829 0.341407 1.431800 2.592408 0.137814 1.978779 -2.446057 -0.524029 3.667188 -1.038771 -1.748537 -0.371047 2.119491 0.509107 3.434726 -0.336800 0.043159
wb_dma_de/always_4 -0.000554 0.807819 -2.782805 1.395896 1.332911 1.240950 0.593712 -0.635017 1.112791 -2.301771 -2.291182 4.269949 -0.372946 -1.411430 0.812236 2.394027 -0.358096 0.995647 -0.937866 0.671185
wb_dma_de/always_7 -0.340374 1.526298 -3.160691 -3.067250 -0.737984 1.532091 1.171080 0.591377 3.845398 -1.186164 -0.250302 1.553384 -0.321766 -0.891544 -2.048387 3.216119 0.082491 2.098645 0.732629 -0.946522
wb_dma_de/always_6 0.182084 0.390616 -3.932694 -1.360066 -1.782116 0.840976 -1.649447 -0.775292 -0.967577 -0.865898 -2.555916 3.037806 -0.537916 -1.027934 -1.799365 1.280441 1.244154 2.127906 0.190158 2.141836
wb_dma_ch_sel/input_ch3_txsz 0.836287 -1.974133 -1.924713 2.312228 1.476867 1.667711 2.054177 -1.224742 -0.469066 -0.057569 -0.003447 0.901428 -2.497010 -1.816115 -0.216954 1.286625 2.071936 2.441641 1.657606 0.587727
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond -1.943313 -0.986759 -2.784344 -0.486042 -0.403176 0.518961 0.116471 2.095933 3.571207 -0.035595 -0.132198 1.519932 -0.458780 -0.412273 -0.294536 1.075632 -2.060724 0.222885 -1.082552 0.125363
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_ch_rf/always_11/if_1 1.838385 2.249764 -1.143757 1.550911 1.239275 2.659656 -0.526711 -1.582377 1.299334 -1.736063 -0.401787 3.794558 1.505916 -0.131667 2.390511 4.429536 -0.590884 -0.376668 1.514331 -0.713056
wb_dma_ch_sel/assign_147_req_p0/expr_1 1.982749 0.514419 0.244141 0.942706 -0.912626 1.495439 3.077095 0.948294 0.343455 -4.117295 0.387454 2.144197 -0.717055 -1.530420 0.989515 1.006692 0.569732 2.918467 -1.575883 -1.591159
wb_dma_ch_sel/always_45/case_1/cond 2.314227 -1.752020 -1.323642 1.040005 -4.156501 2.367657 -1.856960 0.502854 0.249257 -1.422654 1.956640 1.467713 0.484268 -0.661339 0.013103 -0.427587 1.011077 -0.128540 2.712646 0.006509
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 2.485586 -1.708780 -0.396444 1.277301 -3.041441 2.287526 -0.713082 2.271897 1.108613 -1.394732 2.039625 -0.123768 -0.392189 -0.456490 1.163288 0.478789 -0.593454 -0.115452 0.953242 -1.548111
wb_dma_de/assign_68_de_txsz -2.339769 -0.270483 -3.792122 -3.065448 -2.742740 1.387683 0.586117 2.376348 3.088872 -2.027578 -1.209792 1.511906 -1.013233 -0.813779 -2.973450 2.234735 0.016536 2.358702 -0.993303 -0.138410
wb_dma_de/always_23/block_1/case_1/block_10/if_2 0.377190 -3.170733 -1.358126 0.932327 -0.566315 1.803035 1.796213 2.033413 -3.182127 -0.735545 -1.283841 -2.604402 -4.733198 -1.751008 -1.534791 0.690269 2.120684 2.200582 -1.374480 -0.019091
wb_dma_ch_rf/always_20/if_1 -1.210482 -1.913958 2.780284 3.053672 2.687157 -0.939275 3.860699 0.982820 0.201998 0.240507 3.652139 -0.789150 0.044804 1.538455 2.502698 -0.619345 -1.559587 1.517656 -0.489447 -0.501463
wb_dma/input_wb0s_data_i 3.574759 -0.709498 -0.886067 -0.235974 4.081292 -0.652514 4.154050 -0.801104 0.122971 1.587371 -1.051724 -4.137990 -2.704234 -0.831780 -0.671510 -0.335847 3.721732 0.530051 0.671808 -1.070510
wb_dma_de/reg_dma_done_d -0.158177 0.920479 -1.432045 -0.004903 1.596472 -0.111488 1.548841 -1.605392 -0.864657 -1.494231 -3.684120 1.163047 -2.421796 -2.420710 -1.199749 0.535656 1.925817 2.159449 -1.593071 0.602530
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 0.848500 -1.936230 1.242515 3.045556 1.236122 0.644269 2.674466 1.598047 0.569500 -1.304153 1.529593 -0.971312 -1.685686 -0.659885 2.290055 -0.228741 -0.544906 0.341627 -0.865918 -0.831237
wb_dma_wb_slv/assign_1_rf_sel 4.406510 1.366486 1.480158 1.407579 -0.239613 1.272999 0.376365 0.150030 4.855073 -3.185076 1.732237 0.533377 -1.721040 -3.438668 4.576185 -1.944482 -1.188041 -2.454933 -0.847951 -1.486132
wb_dma_ch_rf/assign_23_ch_csr_dewe 3.316854 1.779921 -2.628248 -2.462238 3.336277 -0.051274 3.927872 -1.301064 1.592101 1.394145 -1.207669 -1.971270 -0.704865 0.078466 -2.362752 2.754292 2.935787 3.116001 2.306848 -0.990508
wb_dma_de/always_4/if_1/if_1/cond -0.000554 0.807819 -2.782805 1.395896 1.332911 1.240950 0.593712 -0.635017 1.112791 -2.301771 -2.291182 4.269949 -0.372946 -1.411430 0.812236 2.394027 -0.358096 0.995647 -0.937866 0.671185
wb_dma_ch_sel/assign_376_gnt_p1 -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_de/wire_wr_ack 0.187027 1.251529 -3.265721 -0.354207 1.285706 1.113613 0.349694 -1.302284 0.578713 -1.069630 -2.941159 2.724337 -1.037125 -1.525335 -0.947374 2.658710 0.884962 1.503174 -0.113364 0.547516
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 -0.274031 -0.471719 -3.531973 -1.744108 -0.095591 1.880328 0.312023 -0.575596 2.195725 1.168365 -0.221447 -0.165296 -1.825651 -1.143994 -2.617616 2.920509 1.478823 1.921904 2.781977 -0.113998
wb_dma_ch_arb/always_1 2.206372 2.033001 2.255483 0.759155 0.984889 2.237086 1.681354 -4.313412 -4.025765 -0.785931 1.370211 1.527389 1.292167 -0.669284 -0.350050 1.447126 3.599247 0.984230 2.858378 -0.672493
wb_dma_ch_arb/always_2 2.206372 2.033001 2.255483 0.759155 0.984889 2.237086 1.681354 -4.313412 -4.025765 -0.785931 1.370211 1.527389 1.292167 -0.669284 -0.350050 1.447126 3.599247 0.984230 2.858378 -0.672493
wb_dma/wire_ch0_txsz -0.521900 -0.659085 -3.959297 -2.320938 -1.716459 0.862849 1.085086 1.519158 1.078996 -1.389382 -1.840954 0.942252 -1.977036 -1.295917 -3.100428 1.413780 1.222638 3.376354 -0.793226 0.089176
wb_dma_de/always_19 -1.914998 -0.102648 2.585230 2.361958 2.402921 3.250369 2.810430 0.763053 0.734884 -3.473036 1.261853 -2.618179 0.255780 0.810828 -0.209889 3.135184 1.252268 -5.162069 2.377831 -1.977316
wb_dma_de/always_18 2.316071 -2.064306 -0.298304 0.748685 -3.819341 1.186971 -0.448826 2.463258 1.698829 -1.409743 1.782155 -3.296381 -2.175179 0.078860 -1.252905 -0.070864 0.104430 3.213154 3.287009 -1.803536
wb_dma_de/always_15 0.603569 0.731024 -3.140991 -1.947582 0.051514 1.116414 2.040394 -0.060778 1.843961 -0.971933 -0.796200 1.390382 -1.244267 -1.318585 -2.087586 2.324104 1.262934 3.343384 0.508908 -0.475783
wb_dma_de/always_14 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_de/always_11 2.485586 -1.708780 -0.396444 1.277301 -3.041441 2.287526 -0.713082 2.271897 1.108613 -1.394732 2.039625 -0.123768 -0.392189 -0.456490 1.163288 0.478789 -0.593454 -0.115452 0.953242 -1.548111
wb_dma_de/always_13 -3.094892 0.346846 -0.095005 0.951508 1.809159 0.673681 1.999935 -1.228890 -1.910688 -1.959092 -3.051419 1.527241 -1.416947 -1.147120 -1.744054 1.526134 1.420642 1.526648 -1.833834 -0.263387
wb_dma_de/always_12 -0.000554 0.807819 -2.782805 1.395896 1.332911 1.240950 0.593712 -0.635017 1.112791 -2.301771 -2.291182 4.269949 -0.372946 -1.411430 0.812236 2.394027 -0.358096 0.995647 -0.937866 0.671185
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 1.174721 -0.303274 -0.175787 3.019663 1.600759 1.182498 2.341970 1.518702 1.414335 0.425186 -2.938352 0.960428 -1.162733 -2.101369 3.616153 0.224328 -1.854042 -0.576502 -5.874473 0.144275
wb_dma_ch_sel/assign_155_req_p0/expr_1 1.982749 0.514419 0.244141 0.942706 -0.912626 1.495439 3.077095 0.948294 0.343455 -4.117295 0.387454 2.144197 -0.717055 -1.530420 0.989515 1.006692 0.569732 2.918467 -1.575883 -1.591159
wb_dma_ch_pri_enc/wire_pri13_out -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_de/reg_read_r 0.603569 0.731024 -3.140991 -1.947582 0.051514 1.116414 2.040394 -0.060778 1.843961 -0.971933 -0.796200 1.390382 -1.244267 -1.318585 -2.087586 2.324104 1.262934 3.343384 0.508908 -0.475783
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 2.350359 1.041011 -2.658293 0.491443 1.694567 2.238073 0.553060 -2.318274 -1.497359 -0.463274 -2.530002 1.451650 -1.662681 -1.440247 -0.704155 3.749889 2.509585 2.259294 1.592297 -0.113952
wb_dma/assign_9_slv0_pt_in 1.783397 -1.215672 -2.402655 0.994253 0.098067 0.998526 -2.036735 0.614580 3.207931 1.216668 -0.237657 -0.412824 -2.017491 -1.253202 1.673692 0.127815 -0.803856 -1.797100 0.824398 0.605459
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 0.377190 -3.170733 -1.358126 0.932327 -0.566315 1.803035 1.796213 2.033413 -3.182127 -0.735545 -1.283841 -2.604402 -4.733198 -1.751008 -1.534791 0.690269 2.120684 2.200582 -1.374480 -0.019091
wb_dma_ch_rf/always_17/if_1/block_1 0.182084 0.390616 -3.932694 -1.360066 -1.782116 0.840976 -1.649447 -0.775292 -0.967577 -0.865898 -2.555916 3.037806 -0.537916 -1.027934 -1.799365 1.280441 1.244154 2.127906 0.190158 2.141836
wb_dma_ch_rf/assign_10_ch_enable/expr_1 -0.858151 1.385172 2.866416 2.022266 1.292159 -0.077751 0.515025 -1.915204 -4.136882 -4.878490 1.603894 -0.763199 -1.035717 0.247018 -1.385933 -1.280148 1.184822 -0.237632 3.894290 2.282494
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 0.391055 -0.010806 -3.113829 0.337829 0.341407 1.431800 2.592408 0.137814 1.978779 -2.446057 -0.524029 3.667188 -1.038771 -1.748537 -0.371047 2.119491 0.509107 3.434726 -0.336800 0.043159
wb_dma_de/always_8/stmt_1/expr_1 -0.000554 0.807819 -2.782805 1.395896 1.332911 1.240950 0.593712 -0.635017 1.112791 -2.301771 -2.291182 4.269949 -0.372946 -1.411430 0.812236 2.394027 -0.358096 0.995647 -0.937866 0.671185
wb_dma_ch_pri_enc/wire_pri2_out -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_de/always_11/stmt_1 2.485586 -1.708780 -0.396444 1.277301 -3.041441 2.287526 -0.713082 2.271897 1.108613 -1.394732 2.039625 -0.123768 -0.392189 -0.456490 1.163288 0.478789 -0.593454 -0.115452 0.953242 -1.548111
wb_dma_ch_rf/wire_ch_adr1_we 2.314227 -1.752020 -1.323642 1.040005 -4.156501 2.367657 -1.856960 0.502854 0.249257 -1.422654 1.956640 1.467713 0.484268 -0.661339 0.013103 -0.427587 1.011077 -0.128540 2.712646 0.006509
wb_dma_ch_sel_checker/input_ch_sel 1.602756 -3.166283 -1.392753 2.598460 1.194023 0.294577 0.673182 0.846115 -2.030401 1.274283 -0.570029 -1.575079 -2.582558 -0.527977 0.487311 -0.636103 0.871492 0.682357 -0.070999 0.827491
wb_dma_ch_sel/input_ch1_adr1 0.339260 -1.216178 -1.886202 0.661613 -0.767434 1.512515 -1.035388 -0.600458 0.799814 0.874614 1.913421 1.274299 1.180911 0.670708 -0.401546 0.703970 0.512243 -0.561401 3.496525 1.018285
wb_dma/wire_slv0_pt_in 1.783397 -1.215672 -2.402655 0.994253 0.098067 0.998526 -2.036735 0.614580 3.207931 1.216668 -0.237657 -0.412824 -2.017491 -1.253202 1.673692 0.127815 -0.803856 -1.797100 0.824398 0.605459
wb_dma_rf/always_2/if_1/if_1/cond 0.994713 -0.164486 0.358122 2.146269 2.679250 -1.641794 2.835458 -1.968126 1.020144 0.113893 -2.624523 2.400606 -0.516475 -2.541311 2.523483 -1.571291 1.505745 0.959011 -3.581783 -0.359155
wb_dma_pri_enc_sub/reg_pri_out_d -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_pri_enc/always_4/case_1 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_pri_enc/wire_pri29_out -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 0.881666 -1.401379 -3.198766 -0.497865 0.313285 1.454478 0.821293 -0.483228 -0.323975 1.115116 -0.933771 -0.665780 -2.916430 -1.466389 -2.156406 1.873492 2.190866 2.778392 1.701469 0.263423
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 0.182084 0.390616 -3.932694 -1.360066 -1.782116 0.840976 -1.649447 -0.775292 -0.967577 -0.865898 -2.555916 3.037806 -0.537916 -1.027934 -1.799365 1.280441 1.244154 2.127906 0.190158 2.141836
wb_dma_de/wire_read_hold -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 2.314227 -1.752020 -1.323642 1.040005 -4.156501 2.367657 -1.856960 0.502854 0.249257 -1.422654 1.956640 1.467713 0.484268 -0.661339 0.013103 -0.427587 1.011077 -0.128540 2.712646 0.006509
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 0.123571 -1.116183 -2.329396 1.795518 0.978986 2.374968 1.401649 -1.287801 1.842055 -0.383099 0.888203 2.432792 -1.239089 -1.583706 0.245286 2.599692 0.954543 1.833442 2.457649 0.276177
wb_dma_ch_rf/wire_sw_pointer -1.773649 -0.130782 0.800157 0.934089 -0.504851 2.053976 0.240054 -1.428569 -2.667104 -1.263877 -4.336808 1.935202 -1.406358 -2.536274 -0.505493 1.375747 2.932377 -0.152463 -3.782081 -2.645386
wb_dma/wire_slv0_din -0.181191 -0.026497 -1.607134 0.370018 2.175200 -3.031699 0.727344 4.225430 4.883631 -0.501050 2.548875 0.324504 1.638979 3.188988 3.372837 1.872548 -4.334446 -0.801491 0.224271 0.521535
wb_dma_ch_rf/input_dma_err 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_ch_sel/assign_158_req_p1 -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_ch_rf/assign_17_ch_am1_we -3.656052 -3.529076 -0.418766 2.349133 -1.279279 2.647571 -0.955993 1.923165 -0.839253 -0.065653 0.806129 1.152610 0.749556 1.225550 -0.237355 1.431521 -0.299001 -2.457336 -0.133566 -1.135858
wb_dma_ch_rf/assign_7_pointer_s 0.331622 -3.920218 -0.997728 1.951467 -0.996703 0.712677 -1.049758 0.233870 0.860877 3.366578 1.341256 -1.551667 -1.083157 -0.180816 0.447565 0.177245 0.289074 0.230109 2.058439 0.315449
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_wb_slv/always_5/stmt_1 4.309539 -0.862281 -0.034688 1.872012 -1.168116 1.973357 1.801446 3.595374 0.882962 -2.985226 0.974012 -0.225249 -1.014244 -0.662594 3.057378 0.889311 -1.071964 0.333985 -2.087242 -2.078768
wb_dma_ch_sel/assign_161_req_p1/expr_1 -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_wb_mast/assign_1 5.039893 0.508309 -2.622115 1.510310 0.562747 4.090962 -1.807654 1.581412 -2.117684 -0.325072 -2.983662 -3.146566 0.592307 2.493090 -2.302228 3.637086 0.373109 -2.424816 2.339220 -2.568836
wb_dma_ch_sel/input_de_ack -0.416205 -3.022804 -0.855604 1.125839 0.919645 0.623681 3.232389 0.580197 -2.087974 -0.380598 -0.928624 -2.504119 -3.928643 -2.033658 -2.209719 -1.169724 3.010418 1.437616 -0.507656 0.778180
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.028719 0.993854 1.172796 0.640312 -1.385028 2.619883 1.516466 1.629367 0.595140 -2.704349 2.350128 0.302753 0.837637 0.093278 2.124409 2.158397 -0.297491 0.613916 0.373659 -2.687816
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 2.134521 1.034735 -1.573528 1.001793 0.342508 3.046256 2.019110 -0.504011 2.009780 -2.421162 1.324899 3.413129 0.502923 -0.704560 1.276254 4.092045 0.332876 2.262449 1.742600 -1.287954
wb_dma_ch_sel/reg_valid_sel -1.410738 0.830999 -1.328556 0.544655 -0.657557 0.698119 0.412374 1.597589 -1.539330 -5.846211 -2.871867 2.726157 -0.939078 -0.768337 -1.282235 1.243489 -0.504933 0.771504 -2.431162 -0.166274
wb_dma_de/assign_63_chunk_cnt_is_0_d -0.000554 0.807819 -2.782805 1.395896 1.332911 1.240950 0.593712 -0.635017 1.112791 -2.301771 -2.291182 4.269949 -0.372946 -1.411430 0.812236 2.394027 -0.358096 0.995647 -0.937866 0.671185
wb_dma_de/assign_64_tsz_cnt_is_0_d 0.048827 1.709799 -2.634490 -0.903368 0.000640 1.388425 -0.413729 -2.318598 0.058044 -0.711546 -1.219864 3.948847 0.786228 -0.829971 -0.995226 2.438726 1.156924 1.522262 1.279163 1.056219
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond 0.331622 -3.920218 -0.997728 1.951467 -0.996703 0.712677 -1.049758 0.233870 0.860877 3.366578 1.341256 -1.551667 -1.083157 -0.180816 0.447565 0.177245 0.289074 0.230109 2.058439 0.315449
wb_dma_wb_mast/always_4/stmt_1 -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_ch_sel/assign_375_gnt_p0 1.690869 1.106746 1.781364 -0.697675 0.345638 2.822622 3.773818 -3.053586 -2.590308 -0.885115 3.362123 0.727960 1.323020 -0.672599 -1.889865 1.182184 4.376044 1.173935 3.300038 -1.373170
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.028719 0.993854 1.172796 0.640312 -1.385028 2.619883 1.516466 1.629367 0.595140 -2.704349 2.350128 0.302753 0.837637 0.093278 2.124409 2.158397 -0.297491 0.613916 0.373659 -2.687816
wb_dma/inst_u2 0.410560 3.455390 1.668031 -0.366106 0.794090 -1.029676 2.713053 -1.917099 -1.008449 -5.121360 -1.296143 2.543441 1.578539 -0.030647 -0.389018 -0.565095 1.547030 1.487632 -0.888175 0.371663
wb_dma/inst_u1 -1.674425 3.484256 1.706886 -0.999450 1.375799 -1.065533 3.015639 -1.483822 -0.409912 -3.838007 -0.724398 2.264846 1.245042 -0.288781 -1.350950 -0.295959 0.133788 1.879720 -1.368276 0.225418
wb_dma/inst_u0 -0.856523 0.596468 2.975043 0.184179 -1.973725 -0.358924 1.668467 0.140884 -3.290958 -2.313748 0.367223 1.662194 2.468564 1.099431 -0.271164 -0.583488 0.549789 1.856043 -2.462311 -0.390184
wb_dma/inst_u4 3.883780 3.984276 0.706496 -1.540850 1.623817 1.991602 -1.243289 -1.411794 -2.473631 -0.057242 -1.580639 -1.632561 -1.874492 -1.749736 1.417188 5.190017 -0.599868 -0.016921 1.048690 -2.674570
wb_dma_ch_rf/assign_2_ch_adr1 3.628644 -2.789947 -2.801068 0.993019 -4.435320 2.009441 -2.480791 1.152580 -1.131998 -0.784502 1.226694 2.095398 1.042855 0.295669 0.501838 -1.085696 0.964438 0.109631 1.691962 0.591489
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.563020 -2.257883 1.076242 3.091090 1.743307 1.314376 1.654897 -2.832541 -2.296927 2.092272 2.305410 0.754359 -2.039976 -1.349057 1.130357 1.108019 1.600419 2.986800 2.127994 0.639977
wb_dma_ch_rf/wire_pointer_s 0.331622 -3.920218 -0.997728 1.951467 -0.996703 0.712677 -1.049758 0.233870 0.860877 3.366578 1.341256 -1.551667 -1.083157 -0.180816 0.447565 0.177245 0.289074 0.230109 2.058439 0.315449
wb_dma_ch_sel/always_40/case_1/stmt_1 0.776937 -1.814544 -2.147718 1.743028 -0.077247 1.877747 0.849677 -2.414694 -1.206292 0.266690 1.405519 2.314477 -0.184074 -0.668221 -1.166354 0.703954 2.925976 2.283944 3.961553 1.479161
wb_dma_ch_sel/always_40/case_1/stmt_2 0.836287 -1.974133 -1.924713 2.312228 1.476867 1.667711 2.054177 -1.224742 -0.469066 -0.057569 -0.003447 0.901428 -2.497010 -1.816115 -0.216954 1.286625 2.071936 2.441641 1.657606 0.587727
wb_dma_ch_sel/always_40/case_1/stmt_3 1.602756 -3.166283 -1.392753 2.598460 1.194023 0.294577 0.673182 0.846115 -2.030401 1.274283 -0.570029 -1.575079 -2.582558 -0.527977 0.487311 -0.636103 0.871492 0.682357 -0.070999 0.827491
wb_dma_ch_sel/always_40/case_1/stmt_4 -0.416367 -2.419766 -0.939701 2.414040 2.934182 -0.631828 2.557847 -1.887172 0.688040 1.129316 -0.169760 -0.875932 -2.583289 -1.754873 -0.848690 -1.543384 2.259869 1.318719 1.894426 1.155019
wb_dma_pri_enc_sub -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_rf/reg_ch_am1_r -3.656052 -3.529076 -0.418766 2.349133 -1.279279 2.647571 -0.955993 1.923165 -0.839253 -0.065653 0.806129 1.152610 0.749556 1.225550 -0.237355 1.431521 -0.299001 -2.457336 -0.133566 -1.135858
wb_dma_de/assign_72_dma_err 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_de/reg_ptr_adr_low 1.038860 -2.316640 -0.498702 1.369974 -1.488755 -0.059036 0.470649 1.999725 1.375807 -0.616572 1.193076 -4.154088 -2.408475 1.314511 -1.484768 0.008471 0.211016 3.752785 3.870827 -0.347015
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.563020 -2.257883 1.076242 3.091090 1.743307 1.314376 1.654897 -2.832541 -2.296927 2.092272 2.305410 0.754359 -2.039976 -1.349057 1.130357 1.108019 1.600419 2.986800 2.127994 0.639977
wb_dma_de/reg_state 0.045211 4.344213 -0.547777 -1.495334 0.248689 -1.255993 1.854496 -1.410842 0.086255 -6.183451 -3.634452 3.342516 2.116622 0.240862 -1.779662 0.399547 1.619890 1.122680 -0.915619 0.983128
wb_dma_ch_rf/always_26/if_1 -1.773649 -0.130782 0.800157 0.934089 -0.504851 2.053976 0.240054 -1.428569 -2.667104 -1.263877 -4.336808 1.935202 -1.406358 -2.536274 -0.505493 1.375747 2.932377 -0.152463 -3.782081 -2.645386
wb_dma_de/always_23/block_1/case_1/block_5/if_1 -3.197315 0.677685 -2.276820 -0.581412 2.957435 -3.175938 0.939729 -2.474820 1.076003 0.251925 -2.249285 2.942479 2.547330 3.967428 -0.497024 2.755584 1.747985 2.211122 1.142346 0.839492
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 0.377190 -3.170733 -1.358126 0.932327 -0.566315 1.803035 1.796213 2.033413 -3.182127 -0.735545 -1.283841 -2.604402 -4.733198 -1.751008 -1.534791 0.690269 2.120684 2.200582 -1.374480 -0.019091
wb_dma_ch_sel/assign_113_valid 0.097530 0.231340 -0.661858 0.878187 1.027871 0.922189 4.014719 0.530280 1.171102 -3.136707 0.199857 2.312452 -1.041013 -1.327845 0.349757 1.418066 0.323178 3.206856 -1.357542 -0.663836
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 0.848500 -1.936230 1.242515 3.045556 1.236122 0.644269 2.674466 1.598047 0.569500 -1.304153 1.529593 -0.971312 -1.685686 -0.659885 2.290055 -0.228741 -0.544906 0.341627 -0.865918 -0.831237
wb_dma_inc30r/always_1 -1.353260 -2.206041 -2.201827 0.138633 -1.142295 3.908735 -0.213533 3.850935 -2.801580 1.476755 3.946200 0.565093 2.776321 4.176702 -2.296542 2.343560 -2.632592 0.670854 1.840117 -0.006740
wb_dma_de/always_23/block_1/case_1/cond 0.045211 4.344213 -0.547777 -1.495334 0.248689 -1.255993 1.854496 -1.410842 0.086255 -6.183451 -3.634452 3.342516 2.116622 0.240862 -1.779662 0.399547 1.619890 1.122680 -0.915619 0.983128
wb_dma_ch_sel/assign_128_req_p0/expr_1 3.337588 3.574915 -1.215635 -1.912585 -0.717948 2.992929 0.806065 0.300211 2.036247 -1.708091 0.966190 2.845258 1.881745 -0.233227 0.467474 4.679926 -0.958827 1.825922 0.856786 -2.583366
wb_dma_de/always_8/stmt_1/expr_1/expr_1 0.391055 -0.010806 -3.113829 0.337829 0.341407 1.431800 2.592408 0.137814 1.978779 -2.446057 -0.524029 3.667188 -1.038771 -1.748537 -0.371047 2.119491 0.509107 3.434726 -0.336800 0.043159
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 0.836287 -1.974133 -1.924713 2.312228 1.476867 1.667711 2.054177 -1.224742 -0.469066 -0.057569 -0.003447 0.901428 -2.497010 -1.816115 -0.216954 1.286625 2.071936 2.441641 1.657606 0.587727
wb_dma_de/always_9/stmt_1/expr_1/expr_1 -3.539326 0.388552 -2.240131 -2.215550 -0.787045 1.522292 0.482175 0.433314 4.558624 -1.005396 0.223316 0.697293 -0.172321 -0.063406 -2.820242 3.224752 -0.168115 0.690634 1.981010 -0.807087
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 4.720415 1.147538 1.411042 0.437431 -1.710422 2.723550 1.321406 -1.875726 -1.858842 -1.178543 2.664721 1.450145 0.348404 -1.487912 1.176318 1.214116 2.397840 2.798975 2.136440 -1.466514
wb_dma_ch_sel/assign_148_req_p0 1.982749 0.514419 0.244141 0.942706 -0.912626 1.495439 3.077095 0.948294 0.343455 -4.117295 0.387454 2.144197 -0.717055 -1.530420 0.989515 1.006692 0.569732 2.918467 -1.575883 -1.591159
wb_dma/wire_ndr 2.134521 1.034735 -1.573528 1.001793 0.342508 3.046256 2.019110 -0.504011 2.009780 -2.421162 1.324899 3.413129 0.502923 -0.704560 1.276254 4.092045 0.332876 2.262449 1.742600 -1.287954
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 0.836287 -1.974133 -1.924713 2.312228 1.476867 1.667711 2.054177 -1.224742 -0.469066 -0.057569 -0.003447 0.901428 -2.497010 -1.816115 -0.216954 1.286625 2.071936 2.441641 1.657606 0.587727
wb_dma_pri_enc_sub/always_3/if_1/if_1 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_sel/always_8/stmt_1/expr_1 -0.416367 -2.419766 -0.939701 2.414040 2.934182 -0.631828 2.557847 -1.887172 0.688040 1.129316 -0.169760 -0.875932 -2.583289 -1.754873 -0.848690 -1.543384 2.259869 1.318719 1.894426 1.155019
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 0.473289 -1.822327 0.137294 2.272197 0.004310 2.058237 0.917490 -3.137094 -2.566418 1.232469 2.763159 1.833171 -0.494169 -0.876015 0.053001 0.882289 2.664081 2.747783 3.685650 1.007782
wb_dma_rf/input_dma_done_all 0.603569 0.731024 -3.140991 -1.947582 0.051514 1.116414 2.040394 -0.060778 1.843961 -0.971933 -0.796200 1.390382 -1.244267 -1.318585 -2.087586 2.324104 1.262934 3.343384 0.508908 -0.475783
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 0.331622 -3.920218 -0.997728 1.951467 -0.996703 0.712677 -1.049758 0.233870 0.860877 3.366578 1.341256 -1.551667 -1.083157 -0.180816 0.447565 0.177245 0.289074 0.230109 2.058439 0.315449
wb_dma_de/assign_66_dma_done -3.094892 0.346846 -0.095005 0.951508 1.809159 0.673681 1.999935 -1.228890 -1.910688 -1.959092 -3.051419 1.527241 -1.416947 -1.147120 -1.744054 1.526134 1.420642 1.526648 -1.833834 -0.263387
wb_dma/wire_ch4_csr -0.154357 2.540948 1.397290 -1.436386 0.628946 0.418311 2.382595 -1.496390 -2.517252 -1.288646 -0.238095 0.540842 0.438769 0.201932 -1.989765 1.492990 1.375465 3.486118 -0.195524 -1.435321
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_ch_sel/input_ch3_csr -0.688162 2.237413 0.404620 -1.727202 1.193656 0.710523 3.268384 1.061053 -2.119880 -0.720123 -2.798701 -0.890497 -1.111655 0.251025 -2.368537 2.875235 -0.035970 4.798630 -3.553723 -2.958940
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.563020 -2.257883 1.076242 3.091090 1.743307 1.314376 1.654897 -2.832541 -2.296927 2.092272 2.305410 0.754359 -2.039976 -1.349057 1.130357 1.108019 1.600419 2.986800 2.127994 0.639977
wb_dma_de/wire_adr1_cnt_next -0.708043 -0.517463 -1.941591 0.021369 -0.707828 3.708269 -0.808143 1.485378 -0.535306 -0.095577 1.999333 0.677959 2.835114 2.871016 -2.218868 3.510123 -0.286561 -1.881358 3.536330 -0.751789
wb_dma/wire_de_adr0 -1.210482 -1.913958 2.780284 3.053672 2.687157 -0.939275 3.860699 0.982820 0.201998 0.240507 3.652139 -0.789150 0.044804 1.538455 2.502698 -0.619345 -1.559587 1.517656 -0.489447 -0.501463
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_de/reg_adr0_cnt -3.796212 -2.724933 2.811548 3.711846 1.836250 0.150701 3.279721 1.211287 -1.275988 -0.922660 3.282028 0.028450 0.376266 1.898649 1.006130 -0.055652 -1.293264 0.730405 -0.362109 -0.575639
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma/wire_am1 -3.410208 -2.163532 -0.297105 2.129405 -0.239371 2.374072 0.407574 1.694676 -0.494329 -1.636400 1.155602 0.181978 0.204266 1.322748 -1.630191 1.902570 -0.649295 -0.994925 1.458119 -0.789987
wb_dma_ch_sel/assign_137_req_p0/expr_1 1.982749 0.514419 0.244141 0.942706 -0.912626 1.495439 3.077095 0.948294 0.343455 -4.117295 0.387454 2.144197 -0.717055 -1.530420 0.989515 1.006692 0.569732 2.918467 -1.575883 -1.591159
wb_dma_ch_sel/assign_140_req_p0/expr_1 1.982749 0.514419 0.244141 0.942706 -0.912626 1.495439 3.077095 0.948294 0.343455 -4.117295 0.387454 2.144197 -0.717055 -1.530420 0.989515 1.006692 0.569732 2.918467 -1.575883 -1.591159
wb_dma_de/assign_69_de_adr0 -1.210482 -1.913958 2.780284 3.053672 2.687157 -0.939275 3.860699 0.982820 0.201998 0.240507 3.652139 -0.789150 0.044804 1.538455 2.502698 -0.619345 -1.559587 1.517656 -0.489447 -0.501463
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.352182 0.442773 1.035784 2.396914 2.006183 1.354625 3.867239 1.516766 2.030102 -3.007268 1.947255 1.573902 0.223405 0.195812 3.371742 2.546993 -1.540511 1.401554 -1.138460 -1.840642
wb_dma_de/wire_mast0_go -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_wb_slv/input_slv_din 1.154379 -1.180831 -0.366367 2.049312 -0.515635 1.508615 -0.294904 3.229795 2.783179 1.186926 3.723017 -1.013703 2.255083 2.573088 3.115053 1.861078 -2.451458 -3.122145 2.658726 2.105717
wb_dma_de/always_3/if_1/if_1 0.527396 -1.067406 -1.179990 0.476808 -3.119982 3.870744 -1.542216 1.886401 -0.699019 -1.734787 2.290622 0.455280 1.902220 1.571090 -1.812730 1.963553 0.076331 -1.805407 3.337426 -1.225632
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.563020 -2.257883 1.076242 3.091090 1.743307 1.314376 1.654897 -2.832541 -2.296927 2.092272 2.305410 0.754359 -2.039976 -1.349057 1.130357 1.108019 1.600419 2.986800 2.127994 0.639977
wb_dma_ch_sel/always_47/case_1 -3.410208 -2.163532 -0.297105 2.129405 -0.239371 2.374072 0.407574 1.694676 -0.494329 -1.636400 1.155602 0.181978 0.204266 1.322748 -1.630191 1.902570 -0.649295 -0.994925 1.458119 -0.789987
wb_dma_ch_sel/assign_152_req_p0 1.982749 0.514419 0.244141 0.942706 -0.912626 1.495439 3.077095 0.948294 0.343455 -4.117295 0.387454 2.144197 -0.717055 -1.530420 0.989515 1.006692 0.569732 2.918467 -1.575883 -1.591159
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 0.377190 -3.170733 -1.358126 0.932327 -0.566315 1.803035 1.796213 2.033413 -3.182127 -0.735545 -1.283841 -2.604402 -4.733198 -1.751008 -1.534791 0.690269 2.120684 2.200582 -1.374480 -0.019091
wb_dma_de/reg_de_adr0_we 0.848500 -1.936230 1.242515 3.045556 1.236122 0.644269 2.674466 1.598047 0.569500 -1.304153 1.529593 -0.971312 -1.685686 -0.659885 2.290055 -0.228741 -0.544906 0.341627 -0.865918 -0.831237
wb_dma_ch_sel/assign_114_valid 0.097530 0.231340 -0.661858 0.878187 1.027871 0.922189 4.014719 0.530280 1.171102 -3.136707 0.199857 2.312452 -1.041013 -1.327845 0.349757 1.418066 0.323178 3.206856 -1.357542 -0.663836
wb_dma_ch_rf/assign_4_ch_am1 -3.656052 -3.529076 -0.418766 2.349133 -1.279279 2.647571 -0.955993 1.923165 -0.839253 -0.065653 0.806129 1.152610 0.749556 1.225550 -0.237355 1.431521 -0.299001 -2.457336 -0.133566 -1.135858
wb_dma_de/wire_dma_done_all 0.603569 0.731024 -3.140991 -1.947582 0.051514 1.116414 2.040394 -0.060778 1.843961 -0.971933 -0.796200 1.390382 -1.244267 -1.318585 -2.087586 2.324104 1.262934 3.343384 0.508908 -0.475783
wb_dma_de/assign_6_adr0_cnt_next -3.389297 -0.956305 -1.337153 0.875772 1.744912 0.127041 0.492015 1.217761 2.822073 1.181133 1.720209 1.498707 2.177067 3.253570 0.310171 2.181669 -2.639825 0.023235 1.050764 -0.194247
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.028719 0.993854 1.172796 0.640312 -1.385028 2.619883 1.516466 1.629367 0.595140 -2.704349 2.350128 0.302753 0.837637 0.093278 2.124409 2.158397 -0.297491 0.613916 0.373659 -2.687816
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 -1.410738 0.830999 -1.328556 0.544655 -0.657557 0.698119 0.412374 1.597589 -1.539330 -5.846211 -2.871867 2.726157 -0.939078 -0.768337 -1.282235 1.243489 -0.504933 0.771504 -2.431162 -0.166274
wb_dma_wb_slv/input_wb_data_i 7.455451 -1.321592 -0.226211 1.780732 -0.361240 -0.952291 2.778883 4.851125 -3.489136 -2.313629 -0.710839 -3.763284 -1.103964 0.553722 1.819608 -1.706674 -0.075238 1.112077 -2.489365 0.631931
wb_dma_ch_sel/assign_126_ch_sel -1.221677 3.171209 2.902776 -0.116630 1.154270 0.571499 3.742558 -3.441443 -1.557676 -2.451191 0.707602 4.296188 1.833270 -1.879165 0.921732 -0.687287 1.771866 0.713122 -2.147258 1.671443
wb_dma/wire_mast1_err 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_de/wire_ptr_valid 0.167098 -2.095910 -2.280831 2.154518 1.714002 -0.354886 1.825396 -2.795322 1.108828 0.345845 0.485067 1.276112 -0.085339 -0.807625 -1.872169 -2.188943 3.236256 0.945613 4.167113 2.041018
wb_dma/wire_ch_sel -1.694975 0.000942 0.077972 -0.648528 1.915400 0.908616 6.948097 -0.404702 3.570055 1.046355 -0.245273 -1.315043 -1.151465 -3.602503 -0.626752 -1.531621 2.657278 -2.061257 -1.974935 5.261436
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 0.473289 -1.822327 0.137294 2.272197 0.004310 2.058237 0.917490 -3.137094 -2.566418 1.232469 2.763159 1.833171 -0.494169 -0.876015 0.053001 0.882289 2.664081 2.747783 3.685650 1.007782
wb_dma_de/always_12/stmt_1/expr_1 -0.000554 0.807819 -2.782805 1.395896 1.332911 1.240950 0.593712 -0.635017 1.112791 -2.301771 -2.291182 4.269949 -0.372946 -1.411430 0.812236 2.394027 -0.358096 0.995647 -0.937866 0.671185
wb_dma/wire_dma_req -0.416205 -3.022804 -0.855604 1.125839 0.919645 0.623681 3.232389 0.580197 -2.087974 -0.380598 -0.928624 -2.504119 -3.928643 -2.033658 -2.209719 -1.169724 3.010418 1.437616 -0.507656 0.778180
wb_dma_ch_sel/assign_136_req_p0 1.982749 0.514419 0.244141 0.942706 -0.912626 1.495439 3.077095 0.948294 0.343455 -4.117295 0.387454 2.144197 -0.717055 -1.530420 0.989515 1.006692 0.569732 2.918467 -1.575883 -1.591159
wb_dma_ch_rf/assign_5_sw_pointer -1.773649 -0.130782 0.800157 0.934089 -0.504851 2.053976 0.240054 -1.428569 -2.667104 -1.263877 -4.336808 1.935202 -1.406358 -2.536274 -0.505493 1.375747 2.932377 -0.152463 -3.782081 -2.645386
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 0.881666 -1.401379 -3.198766 -0.497865 0.313285 1.454478 0.821293 -0.483228 -0.323975 1.115116 -0.933771 -0.665780 -2.916430 -1.466389 -2.156406 1.873492 2.190866 2.778392 1.701469 0.263423
wb_dma_ch_rf/always_25/if_1/if_1/cond -3.656052 -3.529076 -0.418766 2.349133 -1.279279 2.647571 -0.955993 1.923165 -0.839253 -0.065653 0.806129 1.152610 0.749556 1.225550 -0.237355 1.431521 -0.299001 -2.457336 -0.133566 -1.135858
wb_dma_ch_sel/assign_97_valid/expr_1 0.080018 0.287503 1.897562 1.564945 -2.039393 0.665012 3.365333 3.310387 -0.746688 -4.925077 -0.086247 1.198996 0.605681 1.654886 0.227090 1.183898 -1.191426 5.759007 -3.134686 -3.534980
wb_dma_de/always_9/stmt_1 -0.763290 1.163570 -3.512972 -3.451681 -1.468812 1.788920 0.519354 2.325702 4.282023 -1.479516 -0.402550 1.032803 -0.154350 -0.342755 -1.849537 3.576329 -0.946843 0.808683 -0.215983 -1.082779
wb_dma_de/input_pause_req -0.526530 1.145563 0.098960 2.478441 3.584835 -1.886276 2.081581 -1.689654 1.970418 -2.962916 -2.260280 2.591832 -0.324099 -2.195347 1.813541 -2.055516 -0.151275 -1.753938 -1.614076 2.297691
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 0.377190 -3.170733 -1.358126 0.932327 -0.566315 1.803035 1.796213 2.033413 -3.182127 -0.735545 -1.283841 -2.604402 -4.733198 -1.751008 -1.534791 0.690269 2.120684 2.200582 -1.374480 -0.019091
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 -0.403669 -1.448195 -1.655702 0.117695 2.026347 0.304753 2.365468 -1.455159 0.063116 1.587547 -0.422502 -1.715907 -2.731980 -1.462766 -2.500557 0.406672 2.566088 2.143112 2.174165 0.718603
wb_dma_de/wire_dma_busy -3.251734 -1.180570 -0.786670 0.627393 -0.616790 -0.273307 2.107951 -1.375557 4.826054 -0.071302 0.793463 3.900423 0.015712 -3.035696 1.534860 -2.365918 0.505157 -0.708108 -1.268345 4.996177
wb_dma_ch_sel/always_37/if_1/if_1/cond 0.881666 -1.401379 -3.198766 -0.497865 0.313285 1.454478 0.821293 -0.483228 -0.323975 1.115116 -0.933771 -0.665780 -2.916430 -1.466389 -2.156406 1.873492 2.190866 2.778392 1.701469 0.263423
wb_dma_ch_pri_enc/always_2/if_1 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_de/always_6/if_1/stmt_1 -1.951330 -0.119698 -4.504749 -3.992048 -3.621256 0.858728 0.054999 1.303163 3.290044 -1.442546 0.159392 3.008415 0.424267 -0.708950 -3.148588 0.818454 0.593312 2.284556 0.271799 1.742228
wb_dma_ch_rf/input_de_txsz_we 2.681539 0.173394 -4.756190 -2.771273 -0.850479 1.427877 1.067725 2.016425 2.556393 -0.233743 -1.331448 0.337757 -1.743980 -1.682226 -1.285114 1.939505 0.592216 1.472108 -0.751018 0.049017
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_wb_if/input_wb_addr_i 5.260312 0.707281 -0.489454 1.993232 3.381980 0.701716 -0.203654 3.015854 -4.506397 -0.447750 -2.147814 -0.908272 -0.308667 2.219678 4.494082 -0.853750 -1.239578 -4.357607 -5.614192 1.334821
wb_dma_ch_sel/always_7/stmt_1 0.881666 -1.401379 -3.198766 -0.497865 0.313285 1.454478 0.821293 -0.483228 -0.323975 1.115116 -0.933771 -0.665780 -2.916430 -1.466389 -2.156406 1.873492 2.190866 2.778392 1.701469 0.263423
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 -0.858151 1.385172 2.866416 2.022266 1.292159 -0.077751 0.515025 -1.915204 -4.136882 -4.878490 1.603894 -0.763199 -1.035717 0.247018 -1.385933 -1.280148 1.184822 -0.237632 3.894290 2.282494
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 3.069062 2.289163 -2.508985 -0.878454 4.300144 0.083336 1.573001 -2.145842 -0.459315 1.786019 -3.349150 -1.087754 -0.579657 0.394359 -1.242899 3.409530 1.966792 1.746159 1.399799 -0.594061
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.028719 0.993854 1.172796 0.640312 -1.385028 2.619883 1.516466 1.629367 0.595140 -2.704349 2.350128 0.302753 0.837637 0.093278 2.124409 2.158397 -0.297491 0.613916 0.373659 -2.687816
wb_dma_ch_rf/always_4/if_1/block_1 -0.328576 -4.681265 -1.336756 2.163733 0.313825 -1.113424 -0.508471 1.996560 1.255903 3.350833 2.788187 -2.085838 -1.391735 0.415986 0.645051 -0.737335 -1.898342 0.261344 1.835852 1.540711
wb_dma_de/reg_dma_abort_r 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_ch_sel/input_ch2_txsz 0.881666 -1.401379 -3.198766 -0.497865 0.313285 1.454478 0.821293 -0.483228 -0.323975 1.115116 -0.933771 -0.665780 -2.916430 -1.466389 -2.156406 1.873492 2.190866 2.778392 1.701469 0.263423
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_ch_sel/input_ch5_csr -0.154357 2.540948 1.397290 -1.436386 0.628946 0.418311 2.382595 -1.496390 -2.517252 -1.288646 -0.238095 0.540842 0.438769 0.201932 -1.989765 1.492990 1.375465 3.486118 -0.195524 -1.435321
wb_dma_ch_sel/assign_150_req_p0 1.982749 0.514419 0.244141 0.942706 -0.912626 1.495439 3.077095 0.948294 0.343455 -4.117295 0.387454 2.144197 -0.717055 -1.530420 0.989515 1.006692 0.569732 2.918467 -1.575883 -1.591159
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond 0.848500 -1.936230 1.242515 3.045556 1.236122 0.644269 2.674466 1.598047 0.569500 -1.304153 1.529593 -0.971312 -1.685686 -0.659885 2.290055 -0.228741 -0.544906 0.341627 -0.865918 -0.831237
wb_dma_ch_sel/assign_155_req_p0 1.982749 0.514419 0.244141 0.942706 -0.912626 1.495439 3.077095 0.948294 0.343455 -4.117295 0.387454 2.144197 -0.717055 -1.530420 0.989515 1.006692 0.569732 2.918467 -1.575883 -1.591159
wb_dma_ch_sel/always_43/case_1/stmt_4 0.836287 -1.974133 -1.924713 2.312228 1.476867 1.667711 2.054177 -1.224742 -0.469066 -0.057569 -0.003447 0.901428 -2.497010 -1.816115 -0.216954 1.286625 2.071936 2.441641 1.657606 0.587727
wb_dma_ch_sel/always_43/case_1/stmt_3 0.881666 -1.401379 -3.198766 -0.497865 0.313285 1.454478 0.821293 -0.483228 -0.323975 1.115116 -0.933771 -0.665780 -2.916430 -1.466389 -2.156406 1.873492 2.190866 2.778392 1.701469 0.263423
wb_dma_ch_sel/always_43/case_1/stmt_2 0.871781 -1.878745 -3.744380 1.295827 1.940782 1.215378 -1.276370 0.866744 -1.699051 2.106272 -3.397575 -1.902204 -2.308118 0.242151 -1.086166 1.885727 0.482697 -1.245436 0.166756 1.290900
wb_dma_ch_sel/always_43/case_1/stmt_1 -0.521900 -0.659085 -3.959297 -2.320938 -1.716459 0.862849 1.085086 1.519158 1.078996 -1.389382 -1.840954 0.942252 -1.977036 -1.295917 -3.100428 1.413780 1.222638 3.376354 -0.793226 0.089176
wb_dma_de/always_19/stmt_1/expr_1 -1.914998 -0.102648 2.585230 2.361958 2.402921 3.250369 2.810430 0.763053 0.734884 -3.473036 1.261853 -2.618179 0.255780 0.810828 -0.209889 3.135184 1.252268 -5.162069 2.377831 -1.977316
wb_dma_ch_rf/wire_ch_err_we 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 -0.954854 -1.337532 0.128328 2.919420 0.675467 0.421262 0.740698 -0.301394 3.906684 0.053042 1.691695 2.062610 1.747439 -0.384377 2.778122 -1.333776 -1.177133 -3.115241 0.635553 2.512483
wb_dma_rf/wire_ch1_adr1 0.339260 -1.216178 -1.886202 0.661613 -0.767434 1.512515 -1.035388 -0.600458 0.799814 0.874614 1.913421 1.274299 1.180911 0.670708 -0.401546 0.703970 0.512243 -0.561401 3.496525 1.018285
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 3.367772 1.174854 -1.107765 3.548174 1.086471 -3.446010 1.492194 -1.508770 1.818774 -0.811025 -3.392078 2.759819 3.342336 2.916073 -0.100521 -2.579690 -0.399897 6.752482 0.304479 -2.469425
assert_wb_dma_wb_if/input_pt_sel_i -1.093747 -1.072541 -2.007943 0.132753 1.557277 0.983425 -1.329295 0.280470 0.591448 2.717429 1.349073 -0.735242 -0.515416 0.246612 0.103840 2.585567 -1.652801 -1.467493 3.166418 0.578937
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond 1.977958 2.748055 1.547833 -0.017113 3.615915 2.005695 3.900469 0.428404 1.831199 -1.084909 2.336358 -0.384346 0.989514 0.617462 2.307034 4.115687 -0.955628 -0.313911 0.483139 -2.022491
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 0.836287 -1.974133 -1.924713 2.312228 1.476867 1.667711 2.054177 -1.224742 -0.469066 -0.057569 -0.003447 0.901428 -2.497010 -1.816115 -0.216954 1.286625 2.071936 2.441641 1.657606 0.587727
wb_dma_rf/input_paused -0.206908 -1.675969 -2.099197 1.923076 1.156998 -0.412666 -0.029366 2.862951 1.616589 -2.674026 -0.547907 -1.332130 -2.058233 0.267710 -0.267371 -0.087866 -2.006214 -1.090291 0.762876 0.714912
wb_dma/wire_mast0_adr 2.316071 -2.064306 -0.298304 0.748685 -3.819341 1.186971 -0.448826 2.463258 1.698829 -1.409743 1.782155 -3.296381 -2.175179 0.078860 -1.252905 -0.070864 0.104430 3.213154 3.287009 -1.803536
wb_dma_ch_pri_enc/inst_u8 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_sel/assign_148_req_p0/expr_1 1.982749 0.514419 0.244141 0.942706 -0.912626 1.495439 3.077095 0.948294 0.343455 -4.117295 0.387454 2.144197 -0.717055 -1.530420 0.989515 1.006692 0.569732 2.918467 -1.575883 -1.591159
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 0.403903 -0.149521 -2.313619 -0.550964 -0.527915 0.972435 0.512224 2.701962 3.147778 -0.795944 -0.034594 1.446574 -0.038073 -0.316140 1.013986 1.487815 -2.098070 -0.056542 -1.918804 -0.592067
wb_dma_ch_arb/always_2/block_1 2.206372 2.033001 2.255483 0.759155 0.984889 2.237086 1.681354 -4.313412 -4.025765 -0.785931 1.370211 1.527389 1.292167 -0.669284 -0.350050 1.447126 3.599247 0.984230 2.858378 -0.672493
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 0.603569 0.731024 -3.140991 -1.947582 0.051514 1.116414 2.040394 -0.060778 1.843961 -0.971933 -0.796200 1.390382 -1.244267 -1.318585 -2.087586 2.324104 1.262934 3.343384 0.508908 -0.475783
wb_dma_ch_sel/always_40/case_1/cond 0.167098 -2.095910 -2.280831 2.154518 1.714002 -0.354886 1.825396 -2.795322 1.108828 0.345845 0.485067 1.276112 -0.085339 -0.807625 -1.872169 -2.188943 3.236256 0.945613 4.167113 2.041018
wb_dma_ch_rf/assign_22_ch_err_we 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.028719 0.993854 1.172796 0.640312 -1.385028 2.619883 1.516466 1.629367 0.595140 -2.704349 2.350128 0.302753 0.837637 0.093278 2.124409 2.158397 -0.297491 0.613916 0.373659 -2.687816
wb_dma_ch_rf/wire_pointer 2.956535 -2.299670 -4.416554 0.199648 3.001249 -2.982612 1.767529 -0.181074 -1.419284 1.489051 1.858492 1.844488 -0.159830 -0.023247 -1.022302 -3.980103 1.441741 2.021150 2.130041 3.248395
wb_dma_ch_pri_enc/always_2/if_1/if_1 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_pri_enc/wire_pri19_out -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_sel/assign_5_pri1 -1.026201 0.056309 -2.830937 1.520418 1.534274 1.612639 -1.338160 -2.019815 1.912494 0.353050 -1.253966 3.219966 -0.272296 -1.126733 0.588562 2.719048 -0.238789 -0.641292 1.871562 1.233949
wb_dma_rf/inst_u26 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_rf/inst_u27 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_de/always_23/block_1/case_1/block_10 0.377190 -3.170733 -1.358126 0.932327 -0.566315 1.803035 1.796213 2.033413 -3.182127 -0.735545 -1.283841 -2.604402 -4.733198 -1.751008 -1.534791 0.690269 2.120684 2.200582 -1.374480 -0.019091
wb_dma_de/always_23/block_1/case_1/block_11 2.116267 -1.284394 -0.478230 0.078007 1.048302 2.079936 2.608281 0.535503 -2.147679 0.621812 -0.218160 -3.493829 -4.568703 -1.792433 -0.796651 2.343206 2.276352 2.666381 0.137582 -1.217151
wb_dma_rf/inst_u22 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_rf/inst_u23 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_rf/inst_u20 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_de/assign_86_de_ack -0.416205 -3.022804 -0.855604 1.125839 0.919645 0.623681 3.232389 0.580197 -2.087974 -0.380598 -0.928624 -2.504119 -3.928643 -2.033658 -2.209719 -1.169724 3.010418 1.437616 -0.507656 0.778180
wb_dma_rf/inst_u28 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_rf/inst_u29 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_ch_sel/always_1/stmt_1 -0.416205 -3.022804 -0.855604 1.125839 0.919645 0.623681 3.232389 0.580197 -2.087974 -0.380598 -0.928624 -2.504119 -3.928643 -2.033658 -2.209719 -1.169724 3.010418 1.437616 -0.507656 0.778180
wb_dma_de/always_6/if_1/if_1/cond/expr_1 -1.387627 -0.790352 -4.632805 -2.455343 -0.871916 0.983609 -0.020333 1.872066 3.618236 0.425500 -0.925611 0.328926 -0.825374 -0.269025 -2.657304 1.982404 -0.306958 0.391519 0.550699 0.513358
wb_dma_ch_sel/assign_142_req_p0/expr_1 1.982749 0.514419 0.244141 0.942706 -0.912626 1.495439 3.077095 0.948294 0.343455 -4.117295 0.387454 2.144197 -0.717055 -1.530420 0.989515 1.006692 0.569732 2.918467 -1.575883 -1.591159
wb_dma_rf/inst_check_wb_dma_rf 0.286347 -4.205720 -1.584184 2.566456 -2.245757 2.315936 -1.896143 2.275004 -1.139910 0.953064 -0.291362 0.831353 -0.370048 0.322239 1.920848 0.353478 0.058313 -1.650161 -1.336474 -0.452651
wb_dma_rf/reg_wb_rf_dout -1.522530 -2.321106 -2.966948 1.040822 1.129066 -1.930194 -1.506772 4.292670 2.521172 0.510556 0.760384 1.754363 2.405364 4.717457 2.938055 1.822920 -3.477376 -1.823416 -1.082951 -0.622090
wb_dma/input_dma_req_i -0.416205 -3.022804 -0.855604 1.125839 0.919645 0.623681 3.232389 0.580197 -2.087974 -0.380598 -0.928624 -2.504119 -3.928643 -2.033658 -2.209719 -1.169724 3.010418 1.437616 -0.507656 0.778180
wb_dma_de/input_am1 -3.410208 -2.163532 -0.297105 2.129405 -0.239371 2.374072 0.407574 1.694676 -0.494329 -1.636400 1.155602 0.181978 0.204266 1.322748 -1.630191 1.902570 -0.649295 -0.994925 1.458119 -0.789987
wb_dma_ch_sel/reg_next_start -3.207739 0.176605 -1.855279 0.935016 0.985687 0.024836 0.561482 1.573362 -1.603947 -4.698716 -2.826431 2.277689 -1.072479 0.161357 -1.632471 1.646038 -1.140127 0.652493 -1.867565 1.075136
wb_dma_ch_sel/input_ch4_csr -0.154357 2.540948 1.397290 -1.436386 0.628946 0.418311 2.382595 -1.496390 -2.517252 -1.288646 -0.238095 0.540842 0.438769 0.201932 -1.989765 1.492990 1.375465 3.486118 -0.195524 -1.435321
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 0.123571 -1.116183 -2.329396 1.795518 0.978986 2.374968 1.401649 -1.287801 1.842055 -0.383099 0.888203 2.432792 -1.239089 -1.583706 0.245286 2.599692 0.954543 1.833442 2.457649 0.276177
wb_dma_ch_sel/assign_107_valid 0.097530 0.231340 -0.661858 0.878187 1.027871 0.922189 4.014719 0.530280 1.171102 -3.136707 0.199857 2.312452 -1.041013 -1.327845 0.349757 1.418066 0.323178 3.206856 -1.357542 -0.663836
wb_dma/wire_next_ch -3.094892 0.346846 -0.095005 0.951508 1.809159 0.673681 1.999935 -1.228890 -1.910688 -1.959092 -3.051419 1.527241 -1.416947 -1.147120 -1.744054 1.526134 1.420642 1.526648 -1.833834 -0.263387
wb_dma_rf/wire_ch2_txsz 0.881666 -1.401379 -3.198766 -0.497865 0.313285 1.454478 0.821293 -0.483228 -0.323975 1.115116 -0.933771 -0.665780 -2.916430 -1.466389 -2.156406 1.873492 2.190866 2.778392 1.701469 0.263423
wb_dma_ch_rf/wire_ch_am1 -3.656052 -3.529076 -0.418766 2.349133 -1.279279 2.647571 -0.955993 1.923165 -0.839253 -0.065653 0.806129 1.152610 0.749556 1.225550 -0.237355 1.431521 -0.299001 -2.457336 -0.133566 -1.135858
wb_dma/wire_ch6_csr -0.154357 2.540948 1.397290 -1.436386 0.628946 0.418311 2.382595 -1.496390 -2.517252 -1.288646 -0.238095 0.540842 0.438769 0.201932 -1.989765 1.492990 1.375465 3.486118 -0.195524 -1.435321
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_de/input_csr 3.293161 2.108728 -1.473030 0.279451 6.123833 -0.946747 3.967524 0.214460 -1.779071 0.307152 -2.463953 -1.581470 1.623787 4.205013 0.262730 3.049590 0.905043 1.276320 -0.158746 -0.516626
wb_dma_de/reg_read 0.187027 1.251529 -3.265721 -0.354207 1.285706 1.113613 0.349694 -1.302284 0.578713 -1.069630 -2.941159 2.724337 -1.037125 -1.525335 -0.947374 2.658710 0.884962 1.503174 -0.113364 0.547516
wb_dma/input_wb1_cyc_i -1.093747 -1.072541 -2.007943 0.132753 1.557277 0.983425 -1.329295 0.280470 0.591448 2.717429 1.349073 -0.735242 -0.515416 0.246612 0.103840 2.585567 -1.652801 -1.467493 3.166418 0.578937
wb_dma_ch_rf/wire_ch_adr0_we -1.210482 -1.913958 2.780284 3.053672 2.687157 -0.939275 3.860699 0.982820 0.201998 0.240507 3.652139 -0.789150 0.044804 1.538455 2.502698 -0.619345 -1.559587 1.517656 -0.489447 -0.501463
wb_dma_ch_sel/assign_140_req_p0 1.982749 0.514419 0.244141 0.942706 -0.912626 1.495439 3.077095 0.948294 0.343455 -4.117295 0.387454 2.144197 -0.717055 -1.530420 0.989515 1.006692 0.569732 2.918467 -1.575883 -1.591159
wb_dma_rf/wire_ch3_txsz 0.836287 -1.974133 -1.924713 2.312228 1.476867 1.667711 2.054177 -1.224742 -0.469066 -0.057569 -0.003447 0.901428 -2.497010 -1.816115 -0.216954 1.286625 2.071936 2.441641 1.657606 0.587727
wb_dma_rf/input_wb_rf_din 6.227676 -1.399381 -1.546391 0.632484 -1.540867 -0.511929 2.805897 5.446380 -3.088604 -1.758040 0.051874 -2.210044 -0.861775 -0.221826 0.078383 -2.612468 -1.397221 1.976442 -3.160764 1.161236
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 -1.210482 -1.913958 2.780284 3.053672 2.687157 -0.939275 3.860699 0.982820 0.201998 0.240507 3.652139 -0.789150 0.044804 1.538455 2.502698 -0.619345 -1.559587 1.517656 -0.489447 -0.501463
wb_dma_de/always_18/stmt_1/expr_1/expr_2 2.485586 -1.708780 -0.396444 1.277301 -3.041441 2.287526 -0.713082 2.271897 1.108613 -1.394732 2.039625 -0.123768 -0.392189 -0.456490 1.163288 0.478789 -0.593454 -0.115452 0.953242 -1.548111
wb_dma_pri_enc_sub/reg_pri_out_d1 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_rf/always_19/if_1/block_1 -1.943313 -0.986759 -2.784344 -0.486042 -0.403176 0.518961 0.116471 2.095933 3.571207 -0.035595 -0.132198 1.519932 -0.458780 -0.412273 -0.294536 1.075632 -2.060724 0.222885 -1.082552 0.125363
wb_dma_ch_rf/always_2 0.167098 -2.095910 -2.280831 2.154518 1.714002 -0.354886 1.825396 -2.795322 1.108828 0.345845 0.485067 1.276112 -0.085339 -0.807625 -1.872169 -2.188943 3.236256 0.945613 4.167113 2.041018
wb_dma_ch_rf/always_1 -3.046879 -2.480194 0.336068 1.466469 0.062509 0.438776 3.334438 2.821667 2.710466 -1.397324 0.971890 -0.018029 -2.638961 -1.907338 0.479461 -0.773612 -1.659074 1.255731 -3.294854 -0.947748
wb_dma_ch_sel/always_9/stmt_1 0.836287 -1.974133 -1.924713 2.312228 1.476867 1.667711 2.054177 -1.224742 -0.469066 -0.057569 -0.003447 0.901428 -2.497010 -1.816115 -0.216954 1.286625 2.071936 2.441641 1.657606 0.587727
wb_dma_ch_rf/always_6 0.813991 2.009659 1.588310 1.343678 2.464973 -0.346481 1.232026 -1.658423 -3.350998 -4.073503 0.552293 -1.516028 0.240933 1.734740 -1.823963 -0.606434 1.414072 -0.541768 4.087301 1.814364
wb_dma_ch_rf/always_5 0.331622 -3.920218 -0.997728 1.951467 -0.996703 0.712677 -1.049758 0.233870 0.860877 3.366578 1.341256 -1.551667 -1.083157 -0.180816 0.447565 0.177245 0.289074 0.230109 2.058439 0.315449
wb_dma_ch_rf/always_4 -0.328576 -4.681265 -1.336756 2.163733 0.313825 -1.113424 -0.508471 1.996560 1.255903 3.350833 2.788187 -2.085838 -1.391735 0.415986 0.645051 -0.737335 -1.898342 0.261344 1.835852 1.540711
wb_dma_ch_rf/always_9 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_ch_rf/always_8 -2.976822 -0.477129 -0.571692 0.706771 -0.602922 0.544430 1.420483 0.045925 5.749376 -0.022903 1.482739 3.499626 2.060475 -1.110337 1.502173 -0.911799 -1.688319 -1.796038 -0.866183 2.427143
assert_wb_dma_rf/input_wb_rf_dout 0.286347 -4.205720 -1.584184 2.566456 -2.245757 2.315936 -1.896143 2.275004 -1.139910 0.953064 -0.291362 0.831353 -0.370048 0.322239 1.920848 0.353478 0.058313 -1.650161 -1.336474 -0.452651
wb_dma/wire_wb1_addr_o 1.920955 0.660279 -0.055498 -0.047212 1.150019 2.512424 1.020602 1.092358 1.274639 0.870051 3.207164 -0.971822 1.587032 1.820301 0.654452 3.342774 -1.188146 -0.738908 2.754794 -1.571681
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_wb_slv/always_3/stmt_1/expr_1 2.234479 -0.288934 3.562625 2.158107 -1.580127 1.494430 1.666648 -2.717535 -4.186338 1.105487 -1.263148 0.020101 3.022762 0.821208 1.499792 0.379384 4.868046 -0.227657 -0.841833 -0.299800
wb_dma_ch_sel/assign_154_req_p0 1.982749 0.514419 0.244141 0.942706 -0.912626 1.495439 3.077095 0.948294 0.343455 -4.117295 0.387454 2.144197 -0.717055 -1.530420 0.989515 1.006692 0.569732 2.918467 -1.575883 -1.591159
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 2.234479 -0.288934 3.562625 2.158107 -1.580127 1.494430 1.666648 -2.717535 -4.186338 1.105487 -1.263148 0.020101 3.022762 0.821208 1.499792 0.379384 4.868046 -0.227657 -0.841833 -0.299800
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 4.125177 0.312427 0.452653 3.818756 0.068639 2.797340 -1.176499 1.878879 -1.251293 -2.503557 -1.505347 0.376967 -0.742119 -0.576409 4.062122 2.173348 -1.974109 -1.979387 -1.966921 -1.978730
wb_dma_ch_sel/inst_check_wb_dma_ch_sel 0.123571 -1.116183 -2.329396 1.795518 0.978986 2.374968 1.401649 -1.287801 1.842055 -0.383099 0.888203 2.432792 -1.239089 -1.583706 0.245286 2.599692 0.954543 1.833442 2.457649 0.276177
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.563020 -2.257883 1.076242 3.091090 1.743307 1.314376 1.654897 -2.832541 -2.296927 2.092272 2.305410 0.754359 -2.039976 -1.349057 1.130357 1.108019 1.600419 2.986800 2.127994 0.639977
wb_dma_wb_slv/reg_slv_dout 7.455451 -1.321592 -0.226211 1.780732 -0.361240 -0.952291 2.778883 4.851125 -3.489136 -2.313629 -0.710839 -3.763284 -1.103964 0.553722 1.819608 -1.706674 -0.075238 1.112077 -2.489365 0.631931
wb_dma_ch_pri_enc/always_2 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_pri_enc/always_4 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma/inst_u3 3.172280 0.581202 1.904018 0.960173 -0.518120 -0.293883 -0.868692 -2.281129 -3.902597 -0.970547 -0.717084 -0.304467 1.020888 0.386441 1.402737 -1.104965 3.185869 -1.426539 1.088732 0.934081
wb_dma_wb_slv/always_1/stmt_1 5.130306 -0.697364 -0.959033 2.149822 3.108787 0.022699 2.181817 4.087330 -5.227658 -0.411716 -2.012649 -0.932147 1.407450 2.144582 3.493824 -0.287601 -1.013034 -3.582419 -5.181823 1.721528
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.028719 0.993854 1.172796 0.640312 -1.385028 2.619883 1.516466 1.629367 0.595140 -2.704349 2.350128 0.302753 0.837637 0.093278 2.124409 2.158397 -0.297491 0.613916 0.373659 -2.687816
wb_dma_rf/wire_ch0_am1 -3.656052 -3.529076 -0.418766 2.349133 -1.279279 2.647571 -0.955993 1.923165 -0.839253 -0.065653 0.806129 1.152610 0.749556 1.225550 -0.237355 1.431521 -0.299001 -2.457336 -0.133566 -1.135858
wb_dma_wb_mast/wire_mast_drdy 1.224332 1.521125 1.220183 2.008112 0.119149 -1.488468 -1.712903 -1.454220 -1.017777 -0.994684 -2.992116 -2.083992 -3.373525 0.591909 0.869263 3.486811 -0.827571 7.629236 2.234242 -0.639662
wb_dma_wb_if/wire_mast_pt_out 1.783397 -1.215672 -2.402655 0.994253 0.098067 0.998526 -2.036735 0.614580 3.207931 1.216668 -0.237657 -0.412824 -2.017491 -1.253202 1.673692 0.127815 -0.803856 -1.797100 0.824398 0.605459
wb_dma_ch_sel/assign_95_valid/expr_1 -0.919538 1.464267 1.802768 0.886636 -2.152542 0.833567 2.084240 1.744285 -2.062032 -4.487952 -2.049969 2.196332 0.175317 1.095976 0.433903 2.516191 -0.723114 6.124356 -3.935860 -2.282310
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 4.720415 1.147538 1.411042 0.437431 -1.710422 2.723550 1.321406 -1.875726 -1.858842 -1.178543 2.664721 1.450145 0.348404 -1.487912 1.176318 1.214116 2.397840 2.798975 2.136440 -1.466514
wb_dma/constraint_slv0_din 0.048899 -3.613477 -1.463271 3.971776 -0.241515 -0.641819 0.313429 2.692178 2.399914 -2.415008 -1.767649 -0.037152 -1.339616 -0.768436 1.837468 -1.390857 -1.009037 -1.774266 -1.562330 0.823064
wb_dma_de/always_4/if_1/if_1 -0.000554 0.807819 -2.782805 1.395896 1.332911 1.240950 0.593712 -0.635017 1.112791 -2.301771 -2.291182 4.269949 -0.372946 -1.411430 0.812236 2.394027 -0.358096 0.995647 -0.937866 0.671185
wb_dma_rf/always_2 1.548648 -0.080006 -0.475179 2.878987 4.247185 -3.352547 2.421000 -0.624093 0.720713 -2.620203 -3.292852 1.280056 -1.444061 -1.741428 1.771010 -1.718919 -0.017003 0.522467 -2.453703 -0.522971
wb_dma_rf/inst_u24 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_rf/always_1 -1.522530 -2.321106 -2.966948 1.040822 1.129066 -1.930194 -1.506772 4.292670 2.521172 0.510556 0.760384 1.754363 2.405364 4.717457 2.938055 1.822920 -3.477376 -1.823416 -1.082951 -0.622090
wb_dma_ch_sel/always_38 -1.410738 0.830999 -1.328556 0.544655 -0.657557 0.698119 0.412374 1.597589 -1.539330 -5.846211 -2.871867 2.726157 -0.939078 -0.768337 -1.282235 1.243489 -0.504933 0.771504 -2.431162 -0.166274
wb_dma_ch_sel/always_39 2.134521 1.034735 -1.573528 1.001793 0.342508 3.046256 2.019110 -0.504011 2.009780 -2.421162 1.324899 3.413129 0.502923 -0.704560 1.276254 4.092045 0.332876 2.262449 1.742600 -1.287954
wb_dma_ch_sel/always_37 -2.848243 2.151724 2.316725 0.316321 2.832714 -0.216116 4.356457 -3.813245 -2.333445 -0.863200 0.676376 3.454844 1.761486 -0.823038 0.203554 -0.829185 2.137240 0.829500 -1.227331 3.970547
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.352182 0.442773 1.035784 2.396914 2.006183 1.354625 3.867239 1.516766 2.030102 -3.007268 1.947255 1.573902 0.223405 0.195812 3.371742 2.546993 -1.540511 1.401554 -1.138460 -1.840642
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 -0.955728 2.365617 -2.211584 -1.291944 2.415868 -0.021363 1.123204 -0.625337 -1.776865 -0.101656 -0.339106 3.499923 4.520637 5.023585 -0.738627 4.656431 -0.450156 1.735305 0.796406 0.842433
wb_dma_ch_sel/assign_10_pri3 0.123571 -1.116183 -2.329396 1.795518 0.978986 2.374968 1.401649 -1.287801 1.842055 -0.383099 0.888203 2.432792 -1.239089 -1.583706 0.245286 2.599692 0.954543 1.833442 2.457649 0.276177
wb_dma_rf/inst_u21 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_rf/wire_ch3_adr0 -1.236606 -1.523027 2.200684 3.174180 2.299627 0.664987 1.329591 -1.745189 1.130628 1.216235 3.613420 -0.272601 0.218266 0.279540 2.103147 0.449923 -0.105393 -1.304757 3.070757 0.276223
wb_dma_ch_rf/input_dma_busy -2.976822 -0.477129 -0.571692 0.706771 -0.602922 0.544430 1.420483 0.045925 5.749376 -0.022903 1.482739 3.499626 2.060475 -1.110337 1.502173 -0.911799 -1.688319 -1.796038 -0.866183 2.427143
wb_dma_ch_sel/assign_134_req_p0 3.337147 2.215366 1.644819 -0.890934 -2.593269 1.830482 1.690318 -1.762731 0.336290 -2.119519 2.904725 3.521803 0.645115 -2.771744 1.607545 0.274838 1.189541 3.396132 0.158233 -1.186786
wb_dma/wire_wb0m_data_o 1.154379 -1.180831 -0.366367 2.049312 -0.515635 1.508615 -0.294904 3.229795 2.783179 1.186926 3.723017 -1.013703 2.255083 2.573088 3.115053 1.861078 -2.451458 -3.122145 2.658726 2.105717
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.352182 0.442773 1.035784 2.396914 2.006183 1.354625 3.867239 1.516766 2.030102 -3.007268 1.947255 1.573902 0.223405 0.195812 3.371742 2.546993 -1.540511 1.401554 -1.138460 -1.840642
wb_dma_ch_rf/always_6/if_1 0.813991 2.009659 1.588310 1.343678 2.464973 -0.346481 1.232026 -1.658423 -3.350998 -4.073503 0.552293 -1.516028 0.240933 1.734740 -1.823963 -0.606434 1.414072 -0.541768 4.087301 1.814364
wb_dma -0.417170 2.147911 1.548789 -2.027441 -0.657249 -1.139226 0.193133 -0.448257 -1.085717 -0.989854 -0.764572 -0.069650 1.091803 0.414699 -1.021616 -0.796755 0.364515 0.431126 -1.318619 -0.458413
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 0.048827 1.709799 -2.634490 -0.903368 0.000640 1.388425 -0.413729 -2.318598 0.058044 -0.711546 -1.219864 3.948847 0.786228 -0.829971 -0.995226 2.438726 1.156924 1.522262 1.279163 1.056219
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 -1.943313 -0.986759 -2.784344 -0.486042 -0.403176 0.518961 0.116471 2.095933 3.571207 -0.035595 -0.132198 1.519932 -0.458780 -0.412273 -0.294536 1.075632 -2.060724 0.222885 -1.082552 0.125363
assert_wb_dma_rf/input_wb_rf_adr 0.286347 -4.205720 -1.584184 2.566456 -2.245757 2.315936 -1.896143 2.275004 -1.139910 0.953064 -0.291362 0.831353 -0.370048 0.322239 1.920848 0.353478 0.058313 -1.650161 -1.336474 -0.452651
wb_dma_ch_rf/always_6/if_1/if_1 0.813991 2.009659 1.588310 1.343678 2.464973 -0.346481 1.232026 -1.658423 -3.350998 -4.073503 0.552293 -1.516028 0.240933 1.734740 -1.823963 -0.606434 1.414072 -0.541768 4.087301 1.814364
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_arb/wire_gnt 2.206372 2.033001 2.255483 0.759155 0.984889 2.237086 1.681354 -4.313412 -4.025765 -0.785931 1.370211 1.527389 1.292167 -0.669284 -0.350050 1.447126 3.599247 0.984230 2.858378 -0.672493
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -0.206908 -1.675969 -2.099197 1.923076 1.156998 -0.412666 -0.029366 2.862951 1.616589 -2.674026 -0.547907 -1.332130 -2.058233 0.267710 -0.267371 -0.087866 -2.006214 -1.090291 0.762876 0.714912
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 2.134521 1.034735 -1.573528 1.001793 0.342508 3.046256 2.019110 -0.504011 2.009780 -2.421162 1.324899 3.413129 0.502923 -0.704560 1.276254 4.092045 0.332876 2.262449 1.742600 -1.287954
wb_dma_rf/always_1/case_1/cond -1.522530 -2.321106 -2.966948 1.040822 1.129066 -1.930194 -1.506772 4.292670 2.521172 0.510556 0.760384 1.754363 2.405364 4.717457 2.938055 1.822920 -3.477376 -1.823416 -1.082951 -0.622090
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_wb_slv/assign_4/expr_1 3.233255 -0.213002 -0.006432 1.941321 -0.137149 1.648976 -1.213726 1.704220 4.467070 0.881093 3.461792 -1.815647 0.229795 2.304915 3.214123 -0.213638 -1.083520 -2.299527 2.677483 0.820135
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 0.881666 -1.401379 -3.198766 -0.497865 0.313285 1.454478 0.821293 -0.483228 -0.323975 1.115116 -0.933771 -0.665780 -2.916430 -1.466389 -2.156406 1.873492 2.190866 2.778392 1.701469 0.263423
wb_dma_de/always_3/if_1/stmt_1 2.485586 -1.708780 -0.396444 1.277301 -3.041441 2.287526 -0.713082 2.271897 1.108613 -1.394732 2.039625 -0.123768 -0.392189 -0.456490 1.163288 0.478789 -0.593454 -0.115452 0.953242 -1.548111
wb_dma_ch_sel/assign_104_valid 0.097530 0.231340 -0.661858 0.878187 1.027871 0.922189 4.014719 0.530280 1.171102 -3.136707 0.199857 2.312452 -1.041013 -1.327845 0.349757 1.418066 0.323178 3.206856 -1.357542 -0.663836
wb_dma_ch_rf/always_9/stmt_1 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_wb_if/input_mast_adr 3.057065 -0.338020 0.261395 0.304766 -1.685363 3.003465 0.158892 2.003451 1.060860 -0.588723 3.375518 -1.197329 0.805989 0.892483 0.627047 2.125407 -0.834926 -0.326223 2.445640 -2.614050
assert_wb_dma_ch_arb/input_req 2.538598 1.191174 -1.219700 1.058122 0.588075 2.497925 1.671751 1.062161 2.554820 -2.441659 1.396096 2.792361 1.188804 0.395999 2.500517 4.116232 -1.270477 1.144921 0.563385 -1.743600
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.563020 -2.257883 1.076242 3.091090 1.743307 1.314376 1.654897 -2.832541 -2.296927 2.092272 2.305410 0.754359 -2.039976 -1.349057 1.130357 1.108019 1.600419 2.986800 2.127994 0.639977
wb_dma_wb_if/input_wbm_data_i 7.455451 -1.321592 -0.226211 1.780732 -0.361240 -0.952291 2.778883 4.851125 -3.489136 -2.313629 -0.710839 -3.763284 -1.103964 0.553722 1.819608 -1.706674 -0.075238 1.112077 -2.489365 0.631931
wb_dma_de/wire_tsz_cnt_is_0_d 0.048827 1.709799 -2.634490 -0.903368 0.000640 1.388425 -0.413729 -2.318598 0.058044 -0.711546 -1.219864 3.948847 0.786228 -0.829971 -0.995226 2.438726 1.156924 1.522262 1.279163 1.056219
wb_dma/wire_dma_err 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_ch_sel_checker/input_ch_sel_r 1.602756 -3.166283 -1.392753 2.598460 1.194023 0.294577 0.673182 0.846115 -2.030401 1.274283 -0.570029 -1.575079 -2.582558 -0.527977 0.487311 -0.636103 0.871492 0.682357 -0.070999 0.827491
wb_dma_ch_sel/assign_119_valid 0.097530 0.231340 -0.661858 0.878187 1.027871 0.922189 4.014719 0.530280 1.171102 -3.136707 0.199857 2.312452 -1.041013 -1.327845 0.349757 1.418066 0.323178 3.206856 -1.357542 -0.663836
wb_dma_inc30r/input_in -1.636087 -3.858159 1.597182 4.142192 0.153405 2.029397 0.961502 -0.011805 -4.185280 0.270247 4.645397 -0.385464 0.234718 1.671603 -0.413153 -0.725286 0.474786 0.280470 3.682458 0.984070
wb_dma_ch_pri_enc/inst_u15 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_pri_enc/inst_u14 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_pri_enc/inst_u17 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_de/wire_dma_err 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_ch_pri_enc/inst_u11 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_pri_enc/inst_u10 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_pri_enc/inst_u13 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_pri_enc/inst_u12 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_pri_enc/inst_u19 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_pri_enc/inst_u18 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_sel/assign_110_valid 0.097530 0.231340 -0.661858 0.878187 1.027871 0.922189 4.014719 0.530280 1.171102 -3.136707 0.199857 2.312452 -1.041013 -1.327845 0.349757 1.418066 0.323178 3.206856 -1.357542 -0.663836
wb_dma_rf/inst_u30 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 -0.591119 -4.127303 -0.245179 3.233982 -0.822982 0.746537 1.600113 1.718322 -2.966095 -1.570176 -0.712612 -0.911756 -3.901207 -1.621334 -0.183689 -1.345150 1.302026 2.440257 -1.726897 0.676526
wb_dma/wire_pointer3 -0.416367 -2.419766 -0.939701 2.414040 2.934182 -0.631828 2.557847 -1.887172 0.688040 1.129316 -0.169760 -0.875932 -2.583289 -1.754873 -0.848690 -1.543384 2.259869 1.318719 1.894426 1.155019
wb_dma_ch_pri_enc/wire_pri6_out -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_rf/assign_6_csr_we 0.994713 -0.164486 0.358122 2.146269 2.679250 -1.641794 2.835458 -1.968126 1.020144 0.113893 -2.624523 2.400606 -0.516475 -2.541311 2.523483 -1.571291 1.505745 0.959011 -3.581783 -0.359155
wb_dma_de/assign_82_rd_ack 0.187027 1.251529 -3.265721 -0.354207 1.285706 1.113613 0.349694 -1.302284 0.578713 -1.069630 -2.941159 2.724337 -1.037125 -1.525335 -0.947374 2.658710 0.884962 1.503174 -0.113364 0.547516
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 -0.416367 -2.419766 -0.939701 2.414040 2.934182 -0.631828 2.557847 -1.887172 0.688040 1.129316 -0.169760 -0.875932 -2.583289 -1.754873 -0.848690 -1.543384 2.259869 1.318719 1.894426 1.155019
wb_dma_ch_sel/assign_96_valid 0.736925 0.639754 2.911215 5.058970 0.310467 0.759284 3.030492 0.799678 0.347702 -3.585814 -3.991239 0.485400 1.417482 0.646801 -0.210587 -1.371680 0.367502 3.730736 -2.502165 -5.063399
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_de/reg_next_ch -3.094892 0.346846 -0.095005 0.951508 1.809159 0.673681 1.999935 -1.228890 -1.910688 -1.959092 -3.051419 1.527241 -1.416947 -1.147120 -1.744054 1.526134 1.420642 1.526648 -1.833834 -0.263387
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 -0.416367 -2.419766 -0.939701 2.414040 2.934182 -0.631828 2.557847 -1.887172 0.688040 1.129316 -0.169760 -0.875932 -2.583289 -1.754873 -0.848690 -1.543384 2.259869 1.318719 1.894426 1.155019
wb_dma_ch_rf/assign_24_ch_txsz_dewe 2.681539 0.173394 -4.756190 -2.771273 -0.850479 1.427877 1.067725 2.016425 2.556393 -0.233743 -1.331448 0.337757 -1.743980 -1.682226 -1.285114 1.939505 0.592216 1.472108 -0.751018 0.049017
assert_wb_dma_ch_arb 2.538598 1.191174 -1.219700 1.058122 0.588075 2.497925 1.671751 1.062161 2.554820 -2.441659 1.396096 2.792361 1.188804 0.395999 2.500517 4.116232 -1.270477 1.144921 0.563385 -1.743600
wb_dma/wire_csr 1.289370 4.362205 -1.009192 -2.283987 5.654698 -0.307667 4.416288 -0.106884 0.672960 1.348297 -1.511944 -0.132497 1.065780 0.920262 -1.322381 3.055964 -1.495491 2.328630 -1.975960 -1.657059
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_wb_if/input_mast_din 2.186379 -0.750331 -4.107397 -1.651267 0.648397 1.025432 0.739631 1.979144 1.057880 1.469557 -1.049799 -2.344093 -0.146622 2.003803 -2.253782 2.592014 0.960531 0.452490 1.664270 -0.272546
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond 0.848500 -1.936230 1.242515 3.045556 1.236122 0.644269 2.674466 1.598047 0.569500 -1.304153 1.529593 -0.971312 -1.685686 -0.659885 2.290055 -0.228741 -0.544906 0.341627 -0.865918 -0.831237
wb_dma_ch_rf/reg_sw_pointer_r -1.773649 -0.130782 0.800157 0.934089 -0.504851 2.053976 0.240054 -1.428569 -2.667104 -1.263877 -4.336808 1.935202 -1.406358 -2.536274 -0.505493 1.375747 2.932377 -0.152463 -3.782081 -2.645386
wb_dma_ch_sel/assign_142_req_p0 1.982749 0.514419 0.244141 0.942706 -0.912626 1.495439 3.077095 0.948294 0.343455 -4.117295 0.387454 2.144197 -0.717055 -1.530420 0.989515 1.006692 0.569732 2.918467 -1.575883 -1.591159
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.028719 0.993854 1.172796 0.640312 -1.385028 2.619883 1.516466 1.629367 0.595140 -2.704349 2.350128 0.302753 0.837637 0.093278 2.124409 2.158397 -0.297491 0.613916 0.373659 -2.687816
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 0.123571 -1.116183 -2.329396 1.795518 0.978986 2.374968 1.401649 -1.287801 1.842055 -0.383099 0.888203 2.432792 -1.239089 -1.583706 0.245286 2.599692 0.954543 1.833442 2.457649 0.276177
wb_dma_rf -0.856523 0.596468 2.975043 0.184179 -1.973725 -0.358924 1.668467 0.140884 -3.290958 -2.313748 0.367223 1.662194 2.468564 1.099431 -0.271164 -0.583488 0.549789 1.856043 -2.462311 -0.390184
wb_dma_de/assign_6_adr0_cnt_next/expr_1 -3.389297 -0.956305 -1.337153 0.875772 1.744912 0.127041 0.492015 1.217761 2.822073 1.181133 1.720209 1.498707 2.177067 3.253570 0.310171 2.181669 -2.639825 0.023235 1.050764 -0.194247
wb_dma_de/reg_chunk_cnt -0.000554 0.807819 -2.782805 1.395896 1.332911 1.240950 0.593712 -0.635017 1.112791 -2.301771 -2.291182 4.269949 -0.372946 -1.411430 0.812236 2.394027 -0.358096 0.995647 -0.937866 0.671185
wb_dma_de/always_23/block_1/case_1/block_4/if_1 -0.955728 2.365617 -2.211584 -1.291944 2.415868 -0.021363 1.123204 -0.625337 -1.776865 -0.101656 -0.339106 3.499923 4.520637 5.023585 -0.738627 4.656431 -0.450156 1.735305 0.796406 0.842433
wb_dma_de/always_23/block_1/case_1/block_3/if_1 0.860956 3.177965 -2.180945 -1.704645 1.146405 0.911149 0.706302 -0.800460 -1.428356 -0.840195 0.018015 4.219903 5.515197 4.438251 -1.329771 4.044075 -0.199233 1.268406 1.159502 -0.727866
wb_dma/input_wb0m_data_i 7.455451 -1.321592 -0.226211 1.780732 -0.361240 -0.952291 2.778883 4.851125 -3.489136 -2.313629 -0.710839 -3.763284 -1.103964 0.553722 1.819608 -1.706674 -0.075238 1.112077 -2.489365 0.631931
wb_dma_de/always_15/stmt_1 0.603569 0.731024 -3.140991 -1.947582 0.051514 1.116414 2.040394 -0.060778 1.843961 -0.971933 -0.796200 1.390382 -1.244267 -1.318585 -2.087586 2.324104 1.262934 3.343384 0.508908 -0.475783
wb_dma/wire_ch7_csr -0.154357 2.540948 1.397290 -1.436386 0.628946 0.418311 2.382595 -1.496390 -2.517252 -1.288646 -0.238095 0.540842 0.438769 0.201932 -1.989765 1.492990 1.375465 3.486118 -0.195524 -1.435321
wb_dma/input_wb0_ack_i 1.486432 -0.379277 -0.727282 1.176137 1.883361 -1.320740 1.164600 -1.545325 -1.567999 -0.459233 -4.382157 -3.964347 -3.471750 0.125207 -2.126367 0.399199 3.642320 3.608086 1.918054 0.069195
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.028719 0.993854 1.172796 0.640312 -1.385028 2.619883 1.516466 1.629367 0.595140 -2.704349 2.350128 0.302753 0.837637 0.093278 2.124409 2.158397 -0.297491 0.613916 0.373659 -2.687816
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 4.028719 0.993854 1.172796 0.640312 -1.385028 2.619883 1.516466 1.629367 0.595140 -2.704349 2.350128 0.302753 0.837637 0.093278 2.124409 2.158397 -0.297491 0.613916 0.373659 -2.687816
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.028719 0.993854 1.172796 0.640312 -1.385028 2.619883 1.516466 1.629367 0.595140 -2.704349 2.350128 0.302753 0.837637 0.093278 2.124409 2.158397 -0.297491 0.613916 0.373659 -2.687816
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 4.404344 0.431641 -2.602394 0.608841 0.815981 1.616858 1.280900 2.871012 1.882705 -1.498538 -0.145878 1.233936 0.082300 0.312196 2.999894 3.029557 -1.580890 0.320432 -1.484684 -1.010828
wb_dma_ch_sel/assign_125_de_start -1.410738 0.830999 -1.328556 0.544655 -0.657557 0.698119 0.412374 1.597589 -1.539330 -5.846211 -2.871867 2.726157 -0.939078 -0.768337 -1.282235 1.243489 -0.504933 0.771504 -2.431162 -0.166274
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 -0.416367 -2.419766 -0.939701 2.414040 2.934182 -0.631828 2.557847 -1.887172 0.688040 1.129316 -0.169760 -0.875932 -2.583289 -1.754873 -0.848690 -1.543384 2.259869 1.318719 1.894426 1.155019
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 0.377190 -3.170733 -1.358126 0.932327 -0.566315 1.803035 1.796213 2.033413 -3.182127 -0.735545 -1.283841 -2.604402 -4.733198 -1.751008 -1.534791 0.690269 2.120684 2.200582 -1.374480 -0.019091
wb_dma_ch_sel/input_dma_busy 0.123571 -1.116183 -2.329396 1.795518 0.978986 2.374968 1.401649 -1.287801 1.842055 -0.383099 0.888203 2.432792 -1.239089 -1.583706 0.245286 2.599692 0.954543 1.833442 2.457649 0.276177
wb_dma_inc30r -2.504621 -0.787140 2.426848 2.045397 0.605050 3.036906 0.362425 -1.154575 -1.767824 0.745848 5.554366 0.822654 2.212326 2.089948 -0.121561 1.578987 -0.517024 -0.935946 4.389238 -0.375868
wb_dma_ch_sel/always_45/case_1 2.314227 -1.752020 -1.323642 1.040005 -4.156501 2.367657 -1.856960 0.502854 0.249257 -1.422654 1.956640 1.467713 0.484268 -0.661339 0.013103 -0.427587 1.011077 -0.128540 2.712646 0.006509
wb_dma_ch_sel/assign_117_valid 0.097530 0.231340 -0.661858 0.878187 1.027871 0.922189 4.014719 0.530280 1.171102 -3.136707 0.199857 2.312452 -1.041013 -1.327845 0.349757 1.418066 0.323178 3.206856 -1.357542 -0.663836
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 0.377190 -3.170733 -1.358126 0.932327 -0.566315 1.803035 1.796213 2.033413 -3.182127 -0.735545 -1.283841 -2.604402 -4.733198 -1.751008 -1.534791 0.690269 2.120684 2.200582 -1.374480 -0.019091
wb_dma/wire_ch3_adr0 -1.236606 -1.523027 2.200684 3.174180 2.299627 0.664987 1.329591 -1.745189 1.130628 1.216235 3.613420 -0.272601 0.218266 0.279540 2.103147 0.449923 -0.105393 -1.304757 3.070757 0.276223
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 2.485586 -1.708780 -0.396444 1.277301 -3.041441 2.287526 -0.713082 2.271897 1.108613 -1.394732 2.039625 -0.123768 -0.392189 -0.456490 1.163288 0.478789 -0.593454 -0.115452 0.953242 -1.548111
wb_dma_de/always_6/if_1/if_1/cond -0.763290 1.163570 -3.512972 -3.451681 -1.468812 1.788920 0.519354 2.325702 4.282023 -1.479516 -0.402550 1.032803 -0.154350 -0.342755 -1.849537 3.576329 -0.946843 0.808683 -0.215983 -1.082779
wb_dma/wire_mast1_pt_out 1.783397 -1.215672 -2.402655 0.994253 0.098067 0.998526 -2.036735 0.614580 3.207931 1.216668 -0.237657 -0.412824 -2.017491 -1.253202 1.673692 0.127815 -0.803856 -1.797100 0.824398 0.605459
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.352182 0.442773 1.035784 2.396914 2.006183 1.354625 3.867239 1.516766 2.030102 -3.007268 1.947255 1.573902 0.223405 0.195812 3.371742 2.546993 -1.540511 1.401554 -1.138460 -1.840642
wb_dma_de/always_23/block_1/case_1/block_9/if_1 0.848500 -1.936230 1.242515 3.045556 1.236122 0.644269 2.674466 1.598047 0.569500 -1.304153 1.529593 -0.971312 -1.685686 -0.659885 2.290055 -0.228741 -0.544906 0.341627 -0.865918 -0.831237
wb_dma_ch_sel/always_48 2.206372 2.033001 2.255483 0.759155 0.984889 2.237086 1.681354 -4.313412 -4.025765 -0.785931 1.370211 1.527389 1.292167 -0.669284 -0.350050 1.447126 3.599247 0.984230 2.858378 -0.672493
wb_dma_ch_sel/always_43 0.182084 0.390616 -3.932694 -1.360066 -1.782116 0.840976 -1.649447 -0.775292 -0.967577 -0.865898 -2.555916 3.037806 -0.537916 -1.027934 -1.799365 1.280441 1.244154 2.127906 0.190158 2.141836
wb_dma_ch_sel/always_42 1.289370 4.362205 -1.009192 -2.283987 5.654698 -0.307667 4.416288 -0.106884 0.672960 1.348297 -1.511944 -0.132497 1.065780 0.920262 -1.322381 3.055964 -1.495491 2.328630 -1.975960 -1.657059
wb_dma_ch_sel/always_40 0.167098 -2.095910 -2.280831 2.154518 1.714002 -0.354886 1.825396 -2.795322 1.108828 0.345845 0.485067 1.276112 -0.085339 -0.807625 -1.872169 -2.188943 3.236256 0.945613 4.167113 2.041018
wb_dma_ch_sel/always_47 -3.410208 -2.163532 -0.297105 2.129405 -0.239371 2.374072 0.407574 1.694676 -0.494329 -1.636400 1.155602 0.181978 0.204266 1.322748 -1.630191 1.902570 -0.649295 -0.994925 1.458119 -0.789987
wb_dma_ch_sel/always_45 2.314227 -1.752020 -1.323642 1.040005 -4.156501 2.367657 -1.856960 0.502854 0.249257 -1.422654 1.956640 1.467713 0.484268 -0.661339 0.013103 -0.427587 1.011077 -0.128540 2.712646 0.006509
wb_dma_ch_sel/always_44 1.737094 -2.481025 2.641247 3.522760 2.138831 -0.634247 3.636435 0.752115 -1.128325 0.413899 3.444981 -2.351384 -0.741810 0.857304 2.746634 -1.165670 -0.108887 1.122041 0.531968 0.122633
wb_dma_ch_sel/assign_152_req_p0/expr_1 1.982749 0.514419 0.244141 0.942706 -0.912626 1.495439 3.077095 0.948294 0.343455 -4.117295 0.387454 2.144197 -0.717055 -1.530420 0.989515 1.006692 0.569732 2.918467 -1.575883 -1.591159
wb_dma_ch_rf/input_ndnr 1.809803 0.698668 -2.032507 -1.233565 -0.426630 2.324859 1.651178 -2.147731 -0.512867 -0.322276 1.038807 1.611183 -0.084795 -0.546080 -2.013563 2.972725 3.152066 3.777986 3.492826 -0.353955
wb_dma_de/always_4/if_1/stmt_1 0.391055 -0.010806 -3.113829 0.337829 0.341407 1.431800 2.592408 0.137814 1.978779 -2.446057 -0.524029 3.667188 -1.038771 -1.748537 -0.371047 2.119491 0.509107 3.434726 -0.336800 0.043159
wb_dma_wb_if/wire_wb_addr_o 3.057065 -0.338020 0.261395 0.304766 -1.685363 3.003465 0.158892 2.003451 1.060860 -0.588723 3.375518 -1.197329 0.805989 0.892483 0.627047 2.125407 -0.834926 -0.326223 2.445640 -2.614050
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 2.485586 -1.708780 -0.396444 1.277301 -3.041441 2.287526 -0.713082 2.271897 1.108613 -1.394732 2.039625 -0.123768 -0.392189 -0.456490 1.163288 0.478789 -0.593454 -0.115452 0.953242 -1.548111
wb_dma_ch_sel/assign_111_valid 0.097530 0.231340 -0.661858 0.878187 1.027871 0.922189 4.014719 0.530280 1.171102 -3.136707 0.199857 2.312452 -1.041013 -1.327845 0.349757 1.418066 0.323178 3.206856 -1.357542 -0.663836
wb_dma_wb_slv/assign_2_pt_sel 2.925407 4.012352 -2.210034 -2.524166 1.882273 3.041676 -1.227752 0.697998 1.187317 2.002797 -1.388729 -2.599288 0.522741 0.903564 0.777266 5.588469 -0.383752 -4.701931 2.159673 2.302895
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 -2.103158 -1.322456 -0.336987 -0.163969 -2.276772 2.468728 2.594076 1.654941 -1.135156 -3.767613 -0.117868 1.461176 -1.113369 -1.305443 -2.310892 1.090907 1.789640 1.632535 -1.837503 -1.603203
wb_dma_ch_sel/assign_144_req_p0 1.982749 0.514419 0.244141 0.942706 -0.912626 1.495439 3.077095 0.948294 0.343455 -4.117295 0.387454 2.144197 -0.717055 -1.530420 0.989515 1.006692 0.569732 2.918467 -1.575883 -1.591159
wb_dma_de/input_pointer 0.167098 -2.095910 -2.280831 2.154518 1.714002 -0.354886 1.825396 -2.795322 1.108828 0.345845 0.485067 1.276112 -0.085339 -0.807625 -1.872169 -2.188943 3.236256 0.945613 4.167113 2.041018
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond 2.116267 -1.284394 -0.478230 0.078007 1.048302 2.079936 2.608281 0.535503 -2.147679 0.621812 -0.218160 -3.493829 -4.568703 -1.792433 -0.796651 2.343206 2.276352 2.666381 0.137582 -1.217151
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 -1.042177 -4.127215 0.132603 3.617145 0.728902 -0.169976 3.126641 0.744125 -1.205560 -1.135745 -1.144722 -1.536560 -3.451914 -1.976263 -0.871907 -3.157854 2.254105 1.469430 -1.375401 0.515683
wb_dma_ch_rf/input_wb_rf_adr 3.431314 -0.337953 -0.340413 2.071990 -1.084787 7.300283 2.117427 -1.504187 -1.012141 0.721670 -2.557024 -1.666267 1.997711 1.202446 -2.005599 -2.503596 -4.857889 0.598501 -2.748699 1.736737
wb_dma_ch_sel/input_pointer0 0.776937 -1.814544 -2.147718 1.743028 -0.077247 1.877747 0.849677 -2.414694 -1.206292 0.266690 1.405519 2.314477 -0.184074 -0.668221 -1.166354 0.703954 2.925976 2.283944 3.961553 1.479161
wb_dma_ch_sel/input_pointer1 0.836287 -1.974133 -1.924713 2.312228 1.476867 1.667711 2.054177 -1.224742 -0.469066 -0.057569 -0.003447 0.901428 -2.497010 -1.816115 -0.216954 1.286625 2.071936 2.441641 1.657606 0.587727
wb_dma_ch_sel/input_pointer2 1.602756 -3.166283 -1.392753 2.598460 1.194023 0.294577 0.673182 0.846115 -2.030401 1.274283 -0.570029 -1.575079 -2.582558 -0.527977 0.487311 -0.636103 0.871492 0.682357 -0.070999 0.827491
wb_dma_ch_sel/input_pointer3 -0.416367 -2.419766 -0.939701 2.414040 2.934182 -0.631828 2.557847 -1.887172 0.688040 1.129316 -0.169760 -0.875932 -2.583289 -1.754873 -0.848690 -1.543384 2.259869 1.318719 1.894426 1.155019
wb_dma_de/reg_chunk_0 -0.000554 0.807819 -2.782805 1.395896 1.332911 1.240950 0.593712 -0.635017 1.112791 -2.301771 -2.291182 4.269949 -0.372946 -1.411430 0.812236 2.394027 -0.358096 0.995647 -0.937866 0.671185
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 0.123571 -1.116183 -2.329396 1.795518 0.978986 2.374968 1.401649 -1.287801 1.842055 -0.383099 0.888203 2.432792 -1.239089 -1.583706 0.245286 2.599692 0.954543 1.833442 2.457649 0.276177
wb_dma_ch_sel/assign_151_req_p0/expr_1 1.982749 0.514419 0.244141 0.942706 -0.912626 1.495439 3.077095 0.948294 0.343455 -4.117295 0.387454 2.144197 -0.717055 -1.530420 0.989515 1.006692 0.569732 2.918467 -1.575883 -1.591159
wb_dma_ch_sel/assign_138_req_p0/expr_1 1.982749 0.514419 0.244141 0.942706 -0.912626 1.495439 3.077095 0.948294 0.343455 -4.117295 0.387454 2.144197 -0.717055 -1.530420 0.989515 1.006692 0.569732 2.918467 -1.575883 -1.591159
wb_dma/assign_2_dma_req -0.416205 -3.022804 -0.855604 1.125839 0.919645 0.623681 3.232389 0.580197 -2.087974 -0.380598 -0.928624 -2.504119 -3.928643 -2.033658 -2.209719 -1.169724 3.010418 1.437616 -0.507656 0.778180
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 -0.073303 -1.023785 0.093328 3.102826 0.907304 1.687712 -1.205713 -3.870616 -3.013779 1.733230 1.011390 2.967308 -0.006522 -0.840350 1.482046 1.209342 1.384224 0.806113 2.680921 1.836463
wb_dma_ch_rf/wire_ch_csr -0.102771 4.529012 2.969357 -1.179847 0.788331 -0.323261 3.370654 -0.742481 -0.200525 -3.813125 0.833077 1.603687 2.711765 0.888210 -0.139513 0.676365 -0.068831 1.257562 -0.849648 -0.347672
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 0.657856 -3.667361 0.072801 2.830098 0.977417 2.339175 2.082344 3.409792 -1.939960 1.340407 2.823181 -3.298734 0.116039 2.780976 -0.600430 0.830158 -1.248747 0.052200 1.274904 -1.512296
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_ch_sel/assign_118_valid 0.097530 0.231340 -0.661858 0.878187 1.027871 0.922189 4.014719 0.530280 1.171102 -3.136707 0.199857 2.312452 -1.041013 -1.327845 0.349757 1.418066 0.323178 3.206856 -1.357542 -0.663836
wb_dma_ch_rf/input_de_adr1_we 2.485586 -1.708780 -0.396444 1.277301 -3.041441 2.287526 -0.713082 2.271897 1.108613 -1.394732 2.039625 -0.123768 -0.392189 -0.456490 1.163288 0.478789 -0.593454 -0.115452 0.953242 -1.548111
wb_dma_wb_mast/input_mast_din 2.186379 -0.750331 -4.107397 -1.651267 0.648397 1.025432 0.739631 1.979144 1.057880 1.469557 -1.049799 -2.344093 -0.146622 2.003803 -2.253782 2.592014 0.960531 0.452490 1.664270 -0.272546
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 2.365430 -1.469086 3.263204 0.520609 -3.270128 2.017473 3.935962 -1.280779 -2.159979 0.532156 0.815099 -0.883415 3.251432 0.565415 0.564351 -0.478682 6.290974 -0.486662 -0.504100 -0.341492
wb_dma_de/always_2/if_1/stmt_1 1.737094 -2.481025 2.641247 3.522760 2.138831 -0.634247 3.636435 0.752115 -1.128325 0.413899 3.444981 -2.351384 -0.741810 0.857304 2.746634 -1.165670 -0.108887 1.122041 0.531968 0.122633
wb_dma_de/assign_65_done/expr_1 0.187027 1.251529 -3.265721 -0.354207 1.285706 1.113613 0.349694 -1.302284 0.578713 -1.069630 -2.941159 2.724337 -1.037125 -1.525335 -0.947374 2.658710 0.884962 1.503174 -0.113364 0.547516
wb_dma_ch_sel/reg_de_start_r -1.640220 0.452914 0.003392 0.848423 -1.163802 1.821700 1.337206 0.372473 -1.958053 -4.057869 -2.333003 2.941097 -0.661019 -1.140688 -0.775649 1.930349 0.797517 2.077929 -2.825701 -1.265244
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_ch_rf/input_dma_rest -1.688622 -2.364644 -1.069586 2.268140 2.985875 -0.040971 2.275823 -0.100973 1.282328 1.088527 0.490533 -2.267326 -1.071620 0.140503 -1.750458 -0.982894 0.809757 -1.257369 2.850994 1.796955
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 0.167098 -2.095910 -2.280831 2.154518 1.714002 -0.354886 1.825396 -2.795322 1.108828 0.345845 0.485067 1.276112 -0.085339 -0.807625 -1.872169 -2.188943 3.236256 0.945613 4.167113 2.041018
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 -0.563020 -2.257883 1.076242 3.091090 1.743307 1.314376 1.654897 -2.832541 -2.296927 2.092272 2.305410 0.754359 -2.039976 -1.349057 1.130357 1.108019 1.600419 2.986800 2.127994 0.639977
wb_dma_de/wire_de_csr -0.403669 -1.448195 -1.655702 0.117695 2.026347 0.304753 2.365468 -1.455159 0.063116 1.587547 -0.422502 -1.715907 -2.731980 -1.462766 -2.500557 0.406672 2.566088 2.143112 2.174165 0.718603
wb_dma_ch_sel/reg_ndnr 1.809803 0.698668 -2.032507 -1.233565 -0.426630 2.324859 1.651178 -2.147731 -0.512867 -0.322276 1.038807 1.611183 -0.084795 -0.546080 -2.013563 2.972725 3.152066 3.777986 3.492826 -0.353955
wb_dma_ch_rf/assign_26_ch_adr1_dewe 2.485586 -1.708780 -0.396444 1.277301 -3.041441 2.287526 -0.713082 2.271897 1.108613 -1.394732 2.039625 -0.123768 -0.392189 -0.456490 1.163288 0.478789 -0.593454 -0.115452 0.953242 -1.548111
wb_dma_ch_sel/reg_txsz 0.182084 0.390616 -3.932694 -1.360066 -1.782116 0.840976 -1.649447 -0.775292 -0.967577 -0.865898 -2.555916 3.037806 -0.537916 -1.027934 -1.799365 1.280441 1.244154 2.127906 0.190158 2.141836
wb_dma_rf/always_1/case_1/stmt_10 2.806741 -3.400270 -2.445034 1.622071 -2.723722 1.751302 -1.636022 1.822569 0.149956 1.508528 -0.632275 0.001021 -0.493656 0.133645 1.907284 0.415097 0.177260 0.151964 -0.493140 0.236065
wb_dma_ch_pri_enc/inst_u28 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_pri_enc/inst_u29 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma/wire_de_adr1 0.339260 -1.216178 -1.886202 0.661613 -0.767434 1.512515 -1.035388 -0.600458 0.799814 0.874614 1.913421 1.274299 1.180911 0.670708 -0.401546 0.703970 0.512243 -0.561401 3.496525 1.018285
wb_dma_ch_arb/always_2/block_1/case_1 2.206372 2.033001 2.255483 0.759155 0.984889 2.237086 1.681354 -4.313412 -4.025765 -0.785931 1.370211 1.527389 1.292167 -0.669284 -0.350050 1.447126 3.599247 0.984230 2.858378 -0.672493
wb_dma_de/always_18/stmt_1/expr_1 2.316071 -2.064306 -0.298304 0.748685 -3.819341 1.186971 -0.448826 2.463258 1.698829 -1.409743 1.782155 -3.296381 -2.175179 0.078860 -1.252905 -0.070864 0.104430 3.213154 3.287009 -1.803536
wb_dma_ch_arb/always_1/if_1 2.206372 2.033001 2.255483 0.759155 0.984889 2.237086 1.681354 -4.313412 -4.025765 -0.785931 1.370211 1.527389 1.292167 -0.669284 -0.350050 1.447126 3.599247 0.984230 2.858378 -0.672493
wb_dma_ch_pri_enc/inst_u20 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_pri_enc/inst_u21 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_pri_enc/inst_u22 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_pri_enc/inst_u23 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_pri_enc/inst_u24 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_pri_enc/inst_u25 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_pri_enc/inst_u26 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_pri_enc/inst_u27 -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma/wire_dma_busy -3.251734 -1.180570 -0.786670 0.627393 -0.616790 -0.273307 2.107951 -1.375557 4.826054 -0.071302 0.793463 3.900423 0.015712 -3.035696 1.534860 -2.365918 0.505157 -0.708108 -1.268345 4.996177
wb_dma_ch_sel/reg_ack_o -0.416205 -3.022804 -0.855604 1.125839 0.919645 0.623681 3.232389 0.580197 -2.087974 -0.380598 -0.928624 -2.504119 -3.928643 -2.033658 -2.209719 -1.169724 3.010418 1.437616 -0.507656 0.778180
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 0.123571 -1.116183 -2.329396 1.795518 0.978986 2.374968 1.401649 -1.287801 1.842055 -0.383099 0.888203 2.432792 -1.239089 -1.583706 0.245286 2.599692 0.954543 1.833442 2.457649 0.276177
wb_dma_rf/reg_csr_r 1.548648 -0.080006 -0.475179 2.878987 4.247185 -3.352547 2.421000 -0.624093 0.720713 -2.620203 -3.292852 1.280056 -1.444061 -1.741428 1.771010 -1.718919 -0.017003 0.522467 -2.453703 -0.522971
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.352182 0.442773 1.035784 2.396914 2.006183 1.354625 3.867239 1.516766 2.030102 -3.007268 1.947255 1.573902 0.223405 0.195812 3.371742 2.546993 -1.540511 1.401554 -1.138460 -1.840642
assert_wb_dma_ch_sel 0.123571 -1.116183 -2.329396 1.795518 0.978986 2.374968 1.401649 -1.287801 1.842055 -0.383099 0.888203 2.432792 -1.239089 -1.583706 0.245286 2.599692 0.954543 1.833442 2.457649 0.276177
wb_dma_ch_rf/always_27/stmt_1/expr_1 -1.227116 1.133661 0.687804 0.667944 0.241737 1.234000 2.375272 -1.223168 -2.076698 -3.656191 -3.418502 2.067374 -1.648370 -2.494075 -1.244024 0.989493 2.274868 2.026845 -3.010631 -1.430642
wb_dma_ch_sel/inst_ch2 1.602756 -3.166283 -1.392753 2.598460 1.194023 0.294577 0.673182 0.846115 -2.030401 1.274283 -0.570029 -1.575079 -2.582558 -0.527977 0.487311 -0.636103 0.871492 0.682357 -0.070999 0.827491
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond 0.123571 -1.116183 -2.329396 1.795518 0.978986 2.374968 1.401649 -1.287801 1.842055 -0.383099 0.888203 2.432792 -1.239089 -1.583706 0.245286 2.599692 0.954543 1.833442 2.457649 0.276177
wb_dma_ch_sel/assign_122_valid 0.097530 0.231340 -0.661858 0.878187 1.027871 0.922189 4.014719 0.530280 1.171102 -3.136707 0.199857 2.312452 -1.041013 -1.327845 0.349757 1.418066 0.323178 3.206856 -1.357542 -0.663836
wb_dma_rf/wire_dma_abort 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_de/assign_67_dma_done_all/expr_1 0.603569 0.731024 -3.140991 -1.947582 0.051514 1.116414 2.040394 -0.060778 1.843961 -0.971933 -0.796200 1.390382 -1.244267 -1.318585 -2.087586 2.324104 1.262934 3.343384 0.508908 -0.475783
wb_dma_de/always_4/if_1/cond -0.000554 0.807819 -2.782805 1.395896 1.332911 1.240950 0.593712 -0.635017 1.112791 -2.301771 -2.291182 4.269949 -0.372946 -1.411430 0.812236 2.394027 -0.358096 0.995647 -0.937866 0.671185
wb_dma_de/always_3/if_1/if_1/stmt_1 -0.708043 -0.517463 -1.941591 0.021369 -0.707828 3.708269 -0.808143 1.485378 -0.535306 -0.095577 1.999333 0.677959 2.835114 2.871016 -2.218868 3.510123 -0.286561 -1.881358 3.536330 -0.751789
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.352182 0.442773 1.035784 2.396914 2.006183 1.354625 3.867239 1.516766 2.030102 -3.007268 1.947255 1.573902 0.223405 0.195812 3.371742 2.546993 -1.540511 1.401554 -1.138460 -1.840642
assert_wb_dma_ch_arb/input_advance 2.538598 1.191174 -1.219700 1.058122 0.588075 2.497925 1.671751 1.062161 2.554820 -2.441659 1.396096 2.792361 1.188804 0.395999 2.500517 4.116232 -1.270477 1.144921 0.563385 -1.743600
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 0.848500 -1.936230 1.242515 3.045556 1.236122 0.644269 2.674466 1.598047 0.569500 -1.304153 1.529593 -0.971312 -1.685686 -0.659885 2.290055 -0.228741 -0.544906 0.341627 -0.865918 -0.831237
wb_dma_ch_rf/reg_ch_tot_sz_r -1.951330 -0.119698 -4.504749 -3.992048 -3.621256 0.858728 0.054999 1.303163 3.290044 -1.442546 0.159392 3.008415 0.424267 -0.708950 -3.148588 0.818454 0.593312 2.284556 0.271799 1.742228
wb_dma_ch_rf/wire_ch_adr0 -1.210482 -1.913958 2.780284 3.053672 2.687157 -0.939275 3.860699 0.982820 0.201998 0.240507 3.652139 -0.789150 0.044804 1.538455 2.502698 -0.619345 -1.559587 1.517656 -0.489447 -0.501463
wb_dma_ch_rf/wire_ch_adr1 3.628644 -2.789947 -2.801068 0.993019 -4.435320 2.009441 -2.480791 1.152580 -1.131998 -0.784502 1.226694 2.095398 1.042855 0.295669 0.501838 -1.085696 0.964438 0.109631 1.691962 0.591489
wb_dma/wire_ch0_adr0 1.503155 -2.315807 1.134497 2.951207 2.684330 0.372160 4.816067 3.272529 -0.838026 -0.161017 1.782007 -3.357564 -0.805217 1.979196 1.126545 0.377920 -1.095399 1.653430 -1.045258 -1.341298
wb_dma/wire_ch0_adr1 2.485586 -1.708780 -0.396444 1.277301 -3.041441 2.287526 -0.713082 2.271897 1.108613 -1.394732 2.039625 -0.123768 -0.392189 -0.456490 1.163288 0.478789 -0.593454 -0.115452 0.953242 -1.548111
wb_dma_ch_pri_enc/wire_pri24_out -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma/input_dma_rest_i -1.688622 -2.364644 -1.069586 2.268140 2.985875 -0.040971 2.275823 -0.100973 1.282328 1.088527 0.490533 -2.267326 -1.071620 0.140503 -1.750458 -0.982894 0.809757 -1.257369 2.850994 1.796955
wb_dma_ch_sel/assign_133_req_p0 3.337147 2.215366 1.644819 -0.890934 -2.593269 1.830482 1.690318 -1.762731 0.336290 -2.119519 2.904725 3.521803 0.645115 -2.771744 1.607545 0.274838 1.189541 3.396132 0.158233 -1.186786
wb_dma_ch_rf/always_23 2.314227 -1.752020 -1.323642 1.040005 -4.156501 2.367657 -1.856960 0.502854 0.249257 -1.422654 1.956640 1.467713 0.484268 -0.661339 0.013103 -0.427587 1.011077 -0.128540 2.712646 0.006509
wb_dma_inc30r/reg_out_r -1.353260 -2.206041 -2.201827 0.138633 -1.142295 3.908735 -0.213533 3.850935 -2.801580 1.476755 3.946200 0.565093 2.776321 4.176702 -2.296542 2.343560 -2.632592 0.670854 1.840117 -0.006740
wb_dma/wire_pointer2 1.602756 -3.166283 -1.392753 2.598460 1.194023 0.294577 0.673182 0.846115 -2.030401 1.274283 -0.570029 -1.575079 -2.582558 -0.527977 0.487311 -0.636103 0.871492 0.682357 -0.070999 0.827491
wb_dma_ch_rf/always_20 -1.210482 -1.913958 2.780284 3.053672 2.687157 -0.939275 3.860699 0.982820 0.201998 0.240507 3.652139 -0.789150 0.044804 1.538455 2.502698 -0.619345 -1.559587 1.517656 -0.489447 -0.501463
wb_dma/wire_pointer0 0.776937 -1.814544 -2.147718 1.743028 -0.077247 1.877747 0.849677 -2.414694 -1.206292 0.266690 1.405519 2.314477 -0.184074 -0.668221 -1.166354 0.703954 2.925976 2.283944 3.961553 1.479161
wb_dma/wire_pointer1 0.836287 -1.974133 -1.924713 2.312228 1.476867 1.667711 2.054177 -1.224742 -0.469066 -0.057569 -0.003447 0.901428 -2.497010 -1.816115 -0.216954 1.286625 2.071936 2.441641 1.657606 0.587727
wb_dma/wire_mast0_err 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_ch_rf/always_26 -1.773649 -0.130782 0.800157 0.934089 -0.504851 2.053976 0.240054 -1.428569 -2.667104 -1.263877 -4.336808 1.935202 -1.406358 -2.536274 -0.505493 1.375747 2.932377 -0.152463 -3.782081 -2.645386
wb_dma_de/always_23/block_1/case_1/block_5 -3.197315 0.677685 -2.276820 -0.581412 2.957435 -3.175938 0.939729 -2.474820 1.076003 0.251925 -2.249285 2.942479 2.547330 3.967428 -0.497024 2.755584 1.747985 2.211122 1.142346 0.839492
wb_dma_ch_sel/assign_144_req_p0/expr_1 1.982749 0.514419 0.244141 0.942706 -0.912626 1.495439 3.077095 0.948294 0.343455 -4.117295 0.387454 2.144197 -0.717055 -1.530420 0.989515 1.006692 0.569732 2.918467 -1.575883 -1.591159
wb_dma_ch_rf/always_25 -3.656052 -3.529076 -0.418766 2.349133 -1.279279 2.647571 -0.955993 1.923165 -0.839253 -0.065653 0.806129 1.152610 0.749556 1.225550 -0.237355 1.431521 -0.299001 -2.457336 -0.133566 -1.135858
wb_dma/wire_dma_rest -1.688622 -2.364644 -1.069586 2.268140 2.985875 -0.040971 2.275823 -0.100973 1.282328 1.088527 0.490533 -2.267326 -1.071620 0.140503 -1.750458 -0.982894 0.809757 -1.257369 2.850994 1.796955
wb_dma_wb_mast/input_mast_adr 3.057065 -0.338020 0.261395 0.304766 -1.685363 3.003465 0.158892 2.003451 1.060860 -0.588723 3.375518 -1.197329 0.805989 0.892483 0.627047 2.125407 -0.834926 -0.326223 2.445640 -2.614050
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.563020 -2.257883 1.076242 3.091090 1.743307 1.314376 1.654897 -2.832541 -2.296927 2.092272 2.305410 0.754359 -2.039976 -1.349057 1.130357 1.108019 1.600419 2.986800 2.127994 0.639977
wb_dma_ch_sel/always_44/case_1 1.737094 -2.481025 2.641247 3.522760 2.138831 -0.634247 3.636435 0.752115 -1.128325 0.413899 3.444981 -2.351384 -0.741810 0.857304 2.746634 -1.165670 -0.108887 1.122041 0.531968 0.122633
wb_dma/wire_ch0_am1 -3.410208 -2.163532 -0.297105 2.129405 -0.239371 2.374072 0.407574 1.694676 -0.494329 -1.636400 1.155602 0.181978 0.204266 1.322748 -1.630191 1.902570 -0.649295 -0.994925 1.458119 -0.789987
wb_dma_ch_rf/always_19/if_1 -1.943313 -0.986759 -2.784344 -0.486042 -0.403176 0.518961 0.116471 2.095933 3.571207 -0.035595 -0.132198 1.519932 -0.458780 -0.412273 -0.294536 1.075632 -2.060724 0.222885 -1.082552 0.125363
wb_dma_ch_rf/always_20/if_1/block_1/if_1 -1.210482 -1.913958 2.780284 3.053672 2.687157 -0.939275 3.860699 0.982820 0.201998 0.240507 3.652139 -0.789150 0.044804 1.538455 2.502698 -0.619345 -1.559587 1.517656 -0.489447 -0.501463
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 3.367772 1.174854 -1.107765 3.548174 1.086471 -3.446010 1.492194 -1.508770 1.818774 -0.811025 -3.392078 2.759819 3.342336 2.916073 -0.100521 -2.579690 -0.399897 6.752482 0.304479 -2.469425
wb_dma_de/always_18/stmt_1/expr_1/expr_1 1.038860 -2.316640 -0.498702 1.369974 -1.488755 -0.059036 0.470649 1.999725 1.375807 -0.616572 1.193076 -4.154088 -2.408475 1.314511 -1.484768 0.008471 0.211016 3.752785 3.870827 -0.347015
wb_dma_de/always_3/if_1 0.527396 -1.067406 -1.179990 0.476808 -3.119982 3.870744 -1.542216 1.886401 -0.699019 -1.734787 2.290622 0.455280 1.902220 1.571090 -1.812730 1.963553 0.076331 -1.805407 3.337426 -1.225632
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_ch_rf/assign_16_ch_adr1_we 2.314227 -1.752020 -1.323642 1.040005 -4.156501 2.367657 -1.856960 0.502854 0.249257 -1.422654 1.956640 1.467713 0.484268 -0.661339 0.013103 -0.427587 1.011077 -0.128540 2.712646 0.006509
wb_dma_wb_if/wire_wbm_data_o 1.154379 -1.180831 -0.366367 2.049312 -0.515635 1.508615 -0.294904 3.229795 2.783179 1.186926 3.723017 -1.013703 2.255083 2.573088 3.115053 1.861078 -2.451458 -3.122145 2.658726 2.105717
wb_dma_ch_pri_enc/wire_pri_out_tmp -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_sel/always_2/stmt_1/expr_1 2.134521 1.034735 -1.573528 1.001793 0.342508 3.046256 2.019110 -0.504011 2.009780 -2.421162 1.324899 3.413129 0.502923 -0.704560 1.276254 4.092045 0.332876 2.262449 1.742600 -1.287954
wb_dma_ch_sel/always_48/case_1/stmt_1 1.690869 1.106746 1.781364 -0.697675 0.345638 2.822622 3.773818 -3.053586 -2.590308 -0.885115 3.362123 0.727960 1.323020 -0.672599 -1.889865 1.182184 4.376044 1.173935 3.300038 -1.373170
wb_dma_ch_sel/always_48/case_1/stmt_2 -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
assert_wb_dma_ch_arb/input_grant0 2.538598 1.191174 -1.219700 1.058122 0.588075 2.497925 1.671751 1.062161 2.554820 -2.441659 1.396096 2.792361 1.188804 0.395999 2.500517 4.116232 -1.270477 1.144921 0.563385 -1.743600
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_ch_pri_enc/wire_pri18_out -0.047292 -1.168488 -2.436126 2.732911 2.275060 1.077779 -0.240726 -1.895061 -0.602047 0.383457 -2.046737 1.962994 -1.796797 -1.575441 0.525508 1.386637 0.946363 0.230907 0.912334 1.579646
wb_dma_ch_sel/assign_156_req_p0 1.982749 0.514419 0.244141 0.942706 -0.912626 1.495439 3.077095 0.948294 0.343455 -4.117295 0.387454 2.144197 -0.717055 -1.530420 0.989515 1.006692 0.569732 2.918467 -1.575883 -1.591159
wb_dma_ch_rf/reg_ch_err 1.597666 0.438398 0.376189 3.108014 2.191187 1.603915 1.985956 -1.929442 -2.103863 -2.028923 -0.920652 2.121552 -0.884085 -1.211558 1.637153 1.876397 1.443466 1.556377 0.075808 -0.145588
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 0.123571 -1.116183 -2.329396 1.795518 0.978986 2.374968 1.401649 -1.287801 1.842055 -0.383099 0.888203 2.432792 -1.239089 -1.583706 0.245286 2.599692 0.954543 1.833442 2.457649 0.276177
wb_dma_wb_slv/input_wb_addr_i 5.260312 0.707281 -0.489454 1.993232 3.381980 0.701716 -0.203654 3.015854 -4.506397 -0.447750 -2.147814 -0.908272 -0.308667 2.219678 4.494082 -0.853750 -1.239578 -4.357607 -5.614192 1.334821
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.350364 -0.906222 -2.391703 2.175434 1.666255 0.778129 -2.001969 -0.154641 0.753853 1.026396 -1.622035 1.220477 -0.342592 0.013793 1.241423 1.568171 -1.375048 -1.990287 0.574715 1.245262
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 0.603569 0.731024 -3.140991 -1.947582 0.051514 1.116414 2.040394 -0.060778 1.843961 -0.971933 -0.796200 1.390382 -1.244267 -1.318585 -2.087586 2.324104 1.262934 3.343384 0.508908 -0.475783
