Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 20:57:07 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dpll-isdn_submodules/freqdivider/post_route_timing.rpt
| Design       : freqdivider
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
DividerCounter_reg[0]/C        DividerCounter_reg[1]/R        7.513         
DividerCounter_reg[0]/C        DividerCounter_reg[2]/R        7.513         
DividerCounter_reg[0]/C        DividerCounter_reg[3]/R        7.513         
DividerCounter_reg[0]/C        DividerCounter_reg[5]/R        7.513         
DividerCounter_reg[0]/C        DividerCounter_reg[6]/R        7.513         
DividerCounter_reg[0]/C        DividerCounter_reg[0]/R        7.529         
DividerCounter_reg[0]/C        DividerCounter_reg[4]/R        7.529         
DividerCounter_reg[2]/C        FrequencyOut_reg/CE            8.157         
DividerCounter_reg[0]/C        DividerCounter_reg[5]/D        8.282         
DividerCounter_reg[0]/C        DividerCounter_reg[6]/D        8.305         
DividerCounter_reg[1]/C        FrequencyOut_reg/D             8.439         
DividerCounter_reg[3]/C        DividerCounter_reg[3]/D        8.630         
DividerCounter_reg[0]/C        DividerCounter_reg[2]/D        8.762         
DividerCounter_reg[3]/C        DividerCounter_reg[4]/D        8.801         
DividerCounter_reg[1]/C        DividerCounter_reg[1]/D        8.998         
DividerCounter_reg[0]/C        DividerCounter_reg[0]/D        9.114         



