<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4677" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4677{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4677{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4677{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4677{left:82px;bottom:998px;letter-spacing:-0.17px;}
#t5_4677{left:139px;bottom:998px;letter-spacing:-0.16px;}
#t6_4677{left:190px;bottom:998px;letter-spacing:-0.13px;}
#t7_4677{left:434px;bottom:998px;letter-spacing:-0.14px;}
#t8_4677{left:527px;bottom:998px;letter-spacing:-0.11px;word-spacing:-0.05px;}
#t9_4677{left:527px;bottom:976px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#ta_4677{left:527px;bottom:955px;letter-spacing:-0.12px;}
#tb_4677{left:82px;bottom:930px;letter-spacing:-0.17px;}
#tc_4677{left:139px;bottom:930px;letter-spacing:-0.16px;}
#td_4677{left:190px;bottom:930px;letter-spacing:-0.15px;}
#te_4677{left:434px;bottom:930px;letter-spacing:-0.12px;}
#tf_4677{left:527px;bottom:930px;letter-spacing:-0.11px;}
#tg_4677{left:527px;bottom:914px;letter-spacing:-0.1px;}
#th_4677{left:527px;bottom:892px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#ti_4677{left:527px;bottom:871px;letter-spacing:-0.11px;}
#tj_4677{left:82px;bottom:846px;letter-spacing:-0.16px;}
#tk_4677{left:139px;bottom:846px;letter-spacing:-0.16px;}
#tl_4677{left:190px;bottom:846px;letter-spacing:-0.14px;}
#tm_4677{left:434px;bottom:846px;letter-spacing:-0.14px;}
#tn_4677{left:527px;bottom:846px;letter-spacing:-0.11px;}
#to_4677{left:527px;bottom:830px;letter-spacing:-0.1px;}
#tp_4677{left:527px;bottom:808px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tq_4677{left:527px;bottom:787px;letter-spacing:-0.12px;}
#tr_4677{left:82px;bottom:762px;letter-spacing:-0.17px;}
#ts_4677{left:139px;bottom:762px;letter-spacing:-0.16px;}
#tt_4677{left:190px;bottom:762px;letter-spacing:-0.14px;}
#tu_4677{left:434px;bottom:762px;letter-spacing:-0.14px;}
#tv_4677{left:527px;bottom:762px;letter-spacing:-0.11px;}
#tw_4677{left:527px;bottom:745px;letter-spacing:-0.1px;}
#tx_4677{left:527px;bottom:724px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#ty_4677{left:527px;bottom:703px;letter-spacing:-0.12px;}
#tz_4677{left:82px;bottom:678px;letter-spacing:-0.17px;}
#t10_4677{left:139px;bottom:678px;letter-spacing:-0.16px;}
#t11_4677{left:190px;bottom:678px;letter-spacing:-0.14px;}
#t12_4677{left:434px;bottom:678px;letter-spacing:-0.14px;}
#t13_4677{left:527px;bottom:678px;letter-spacing:-0.11px;}
#t14_4677{left:527px;bottom:661px;letter-spacing:-0.1px;}
#t15_4677{left:527px;bottom:640px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t16_4677{left:527px;bottom:619px;letter-spacing:-0.12px;}
#t17_4677{left:82px;bottom:594px;letter-spacing:-0.17px;}
#t18_4677{left:139px;bottom:594px;letter-spacing:-0.16px;}
#t19_4677{left:190px;bottom:594px;letter-spacing:-0.14px;}
#t1a_4677{left:434px;bottom:594px;letter-spacing:-0.14px;}
#t1b_4677{left:527px;bottom:594px;letter-spacing:-0.11px;}
#t1c_4677{left:527px;bottom:577px;letter-spacing:-0.1px;}
#t1d_4677{left:527px;bottom:556px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1e_4677{left:527px;bottom:535px;letter-spacing:-0.12px;}
#t1f_4677{left:82px;bottom:510px;letter-spacing:-0.17px;}
#t1g_4677{left:139px;bottom:510px;letter-spacing:-0.16px;}
#t1h_4677{left:190px;bottom:510px;letter-spacing:-0.14px;}
#t1i_4677{left:434px;bottom:510px;letter-spacing:-0.14px;}
#t1j_4677{left:527px;bottom:510px;letter-spacing:-0.11px;}
#t1k_4677{left:527px;bottom:493px;letter-spacing:-0.1px;}
#t1l_4677{left:527px;bottom:472px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1m_4677{left:527px;bottom:451px;letter-spacing:-0.12px;}
#t1n_4677{left:82px;bottom:426px;letter-spacing:-0.14px;}
#t1o_4677{left:139px;bottom:426px;letter-spacing:-0.16px;}
#t1p_4677{left:190px;bottom:426px;letter-spacing:-0.15px;}
#t1q_4677{left:434px;bottom:426px;letter-spacing:-0.14px;}
#t1r_4677{left:527px;bottom:426px;letter-spacing:-0.11px;}
#t1s_4677{left:527px;bottom:409px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1t_4677{left:527px;bottom:388px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1u_4677{left:527px;bottom:367px;letter-spacing:-0.12px;}
#t1v_4677{left:82px;bottom:342px;letter-spacing:-0.14px;}
#t1w_4677{left:139px;bottom:342px;letter-spacing:-0.15px;}
#t1x_4677{left:190px;bottom:342px;letter-spacing:-0.15px;}
#t1y_4677{left:434px;bottom:342px;letter-spacing:-0.13px;}
#t1z_4677{left:527px;bottom:342px;letter-spacing:-0.12px;}
#t20_4677{left:527px;bottom:325px;letter-spacing:-0.12px;}
#t21_4677{left:527px;bottom:304px;letter-spacing:-0.12px;}
#t22_4677{left:82px;bottom:279px;letter-spacing:-0.17px;}
#t23_4677{left:139px;bottom:279px;letter-spacing:-0.16px;}
#t24_4677{left:190px;bottom:279px;letter-spacing:-0.14px;}
#t25_4677{left:434px;bottom:279px;letter-spacing:-0.14px;}
#t26_4677{left:527px;bottom:279px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t27_4677{left:527px;bottom:258px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t28_4677{left:527px;bottom:237px;letter-spacing:-0.11px;}
#t29_4677{left:196px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t2a_4677{left:282px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2b_4677{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t2c_4677{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t2d_4677{left:225px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t2e_4677{left:455px;bottom:1046px;letter-spacing:-0.13px;}
#t2f_4677{left:642px;bottom:1046px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t2g_4677{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t2h_4677{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_4677{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4677{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4677{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4677{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4677{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4677" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4677Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4677" style="-webkit-user-select: none;"><object width="935" height="1210" data="4677/4677.svg" type="image/svg+xml" id="pdf4677" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4677" class="t s1_4677">Vol. 4 </span><span id="t2_4677" class="t s1_4677">2-155 </span>
<span id="t3_4677" class="t s2_4677">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4677" class="t s3_4677">483H </span><span id="t5_4677" class="t s3_4677">1155 </span><span id="t6_4677" class="t s3_4677">IA32_VMX_EXIT_CTLS </span><span id="t7_4677" class="t s3_4677">Thread </span><span id="t8_4677" class="t s3_4677">Capability Reporting Register of VM-Exit Controls (R/O) </span>
<span id="t9_4677" class="t s3_4677">See Table 2-2. </span>
<span id="ta_4677" class="t s3_4677">See Appendix A.4, “VM-Exit Controls.” </span>
<span id="tb_4677" class="t s3_4677">484H </span><span id="tc_4677" class="t s3_4677">1156 </span><span id="td_4677" class="t s3_4677">IA32_VMX_ENTRY_CTLS </span><span id="te_4677" class="t s3_4677">Thread </span><span id="tf_4677" class="t s3_4677">Capability Reporting Register of VM-Entry Controls </span>
<span id="tg_4677" class="t s3_4677">(R/O) </span>
<span id="th_4677" class="t s3_4677">See Table 2-2. </span>
<span id="ti_4677" class="t s3_4677">See Appendix A.5, “VM-Entry Controls.” </span>
<span id="tj_4677" class="t s3_4677">485H </span><span id="tk_4677" class="t s3_4677">1157 </span><span id="tl_4677" class="t s3_4677">IA32_VMX_MISC </span><span id="tm_4677" class="t s3_4677">Thread </span><span id="tn_4677" class="t s3_4677">Reporting Register of Miscellaneous VMX Capabilities </span>
<span id="to_4677" class="t s3_4677">(R/O) </span>
<span id="tp_4677" class="t s3_4677">See Table 2-2. </span>
<span id="tq_4677" class="t s3_4677">See Appendix A.6, “Miscellaneous Data.” </span>
<span id="tr_4677" class="t s3_4677">486H </span><span id="ts_4677" class="t s3_4677">1158 </span><span id="tt_4677" class="t s3_4677">IA32_VMX_CR0_FIXED0 </span><span id="tu_4677" class="t s3_4677">Thread </span><span id="tv_4677" class="t s3_4677">Capability Reporting Register of CR0 Bits Fixed to 0 </span>
<span id="tw_4677" class="t s3_4677">(R/O) </span>
<span id="tx_4677" class="t s3_4677">See Table 2-2. </span>
<span id="ty_4677" class="t s3_4677">See Appendix A.7, “VMX-Fixed Bits in CR0.” </span>
<span id="tz_4677" class="t s3_4677">487H </span><span id="t10_4677" class="t s3_4677">1159 </span><span id="t11_4677" class="t s3_4677">IA32_VMX_CR0_FIXED1 </span><span id="t12_4677" class="t s3_4677">Thread </span><span id="t13_4677" class="t s3_4677">Capability Reporting Register of CR0 Bits Fixed to 1 </span>
<span id="t14_4677" class="t s3_4677">(R/O) </span>
<span id="t15_4677" class="t s3_4677">See Table 2-2. </span>
<span id="t16_4677" class="t s3_4677">See Appendix A.7, “VMX-Fixed Bits in CR0.” </span>
<span id="t17_4677" class="t s3_4677">488H </span><span id="t18_4677" class="t s3_4677">1160 </span><span id="t19_4677" class="t s3_4677">IA32_VMX_CR4_FIXED0 </span><span id="t1a_4677" class="t s3_4677">Thread </span><span id="t1b_4677" class="t s3_4677">Capability Reporting Register of CR4 Bits Fixed to 0 </span>
<span id="t1c_4677" class="t s3_4677">(R/O) </span>
<span id="t1d_4677" class="t s3_4677">See Table 2-2. </span>
<span id="t1e_4677" class="t s3_4677">See Appendix A.8, “VMX-Fixed Bits in CR4.” </span>
<span id="t1f_4677" class="t s3_4677">489H </span><span id="t1g_4677" class="t s3_4677">1161 </span><span id="t1h_4677" class="t s3_4677">IA32_VMX_CR4_FIXED1 </span><span id="t1i_4677" class="t s3_4677">Thread </span><span id="t1j_4677" class="t s3_4677">Capability Reporting Register of CR4 Bits Fixed to 1 </span>
<span id="t1k_4677" class="t s3_4677">(R/O) </span>
<span id="t1l_4677" class="t s3_4677">See Table 2-2. </span>
<span id="t1m_4677" class="t s3_4677">See Appendix A.8, “VMX-Fixed Bits in CR4.” </span>
<span id="t1n_4677" class="t s3_4677">48AH </span><span id="t1o_4677" class="t s3_4677">1162 </span><span id="t1p_4677" class="t s3_4677">IA32_VMX_VMCS_ENUM </span><span id="t1q_4677" class="t s3_4677">Thread </span><span id="t1r_4677" class="t s3_4677">Capability Reporting Register of VMCS Field </span>
<span id="t1s_4677" class="t s3_4677">Enumeration (R/O) </span>
<span id="t1t_4677" class="t s3_4677">See Table 2-2. </span>
<span id="t1u_4677" class="t s3_4677">See Appendix A.9, “VMCS Enumeration.” </span>
<span id="t1v_4677" class="t s3_4677">48BH </span><span id="t1w_4677" class="t s3_4677">1163 </span><span id="t1x_4677" class="t s3_4677">IA32_VMX_PROCBASED_CTLS2 </span><span id="t1y_4677" class="t s3_4677">Thread </span><span id="t1z_4677" class="t s3_4677">Capability Reporting Register of Secondary Processor- </span>
<span id="t20_4677" class="t s3_4677">Based VM-Execution Controls (R/O) </span>
<span id="t21_4677" class="t s3_4677">See Appendix A.3, “VM-Execution Controls.” </span>
<span id="t22_4677" class="t s3_4677">600H </span><span id="t23_4677" class="t s3_4677">1536 </span><span id="t24_4677" class="t s3_4677">IA32_DS_AREA </span><span id="t25_4677" class="t s3_4677">Thread </span><span id="t26_4677" class="t s3_4677">DS Save Area (R/W) </span>
<span id="t27_4677" class="t s3_4677">See Table 2-2. </span>
<span id="t28_4677" class="t s3_4677">See Section 20.6.3.4, “Debug Store (DS) Mechanism.” </span>
<span id="t29_4677" class="t s4_4677">Table 2-15. </span><span id="t2a_4677" class="t s4_4677">MSRs in Processors Based on Nehalem Microarchitecture (Contd.) </span>
<span id="t2b_4677" class="t s5_4677">Register </span>
<span id="t2c_4677" class="t s5_4677">Address </span><span id="t2d_4677" class="t s5_4677">Register Name / Bit Fields </span><span id="t2e_4677" class="t s5_4677">Scope </span><span id="t2f_4677" class="t s5_4677">Bit Description </span>
<span id="t2g_4677" class="t s5_4677">Hex </span><span id="t2h_4677" class="t s5_4677">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
