
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.696866                       # Number of seconds simulated
sim_ticks                                1696865968500                       # Number of ticks simulated
final_tick                               1696865968500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 475950                       # Simulator instruction rate (inst/s)
host_op_rate                                   834164                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1615248245                       # Simulator tick rate (ticks/s)
host_mem_usage                                 825116                       # Number of bytes of host memory used
host_seconds                                  1050.53                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313787                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           43200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       447250752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          447293952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        43200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     76178240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        76178240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              675                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          6988293                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6988968                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1190285                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1190285                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              25459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          263574590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             263600049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         25459                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            25459                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        44893493                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             44893493                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        44893493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             25459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         263574590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            308493541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     6988968                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1190285                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6988968                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1190285                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              446837376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  456576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                76176384                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               447293952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             76178240                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   7134                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      5789784                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            446957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            437649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            433021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            435693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            426757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            428472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            428432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            426973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            434509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            429700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           432758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           439295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           442772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           447609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           447091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           444146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             76671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             76326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             76096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             77203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             73339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             70824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             72914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             71174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             72090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             70980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            71317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            74674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            76906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            76820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            76348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            76574                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1696848506500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6988968                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1190285                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6981834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  27885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  28791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  70874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  70807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  70774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  70779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  70876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  70908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  70808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  70892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  70840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  71298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  71178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  70776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  70781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  70755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  70755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5953624                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     87.847966                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    72.486963                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   116.855143                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5326169     89.46%     89.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       443627      7.45%     96.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        49768      0.84%     97.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        22304      0.37%     98.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        14926      0.25%     98.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        15765      0.26%     98.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        14721      0.25%     98.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7965      0.13%     99.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        58379      0.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5953624                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        70755                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      98.672843                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     47.034153                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    183.280004                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         67023     94.73%     94.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         3407      4.82%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          310      0.44%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047           13      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         70755                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        70755                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.822218                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.792436                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.010144                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            41979     59.33%     59.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              868      1.23%     60.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            26451     37.38%     97.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1422      2.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               35      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         70755                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 156646288750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            287555676250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                34909170000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     22436.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41186.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       263.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        44.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    263.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     44.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.79                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1523760                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  694706                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 21.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.36                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     207457.64                       # Average gap between requests
system.mem_ctrls.pageHitRate                    27.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              22319214120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              12178142625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             27018841200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3852664560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         110830989360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         878840091540                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         247206936000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1302246879405                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            767.442607                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 406054053250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   56662060000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1234149395500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              22690183320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              12380556375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             27439464000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3860194320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         110830989360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         877864583565                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         248062644750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1303128615690                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            767.962234                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 407237439250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   56662060000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1232966009500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.numCycles                       3393731937                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313787                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966684                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981010                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966684                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046968                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076421                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654672                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505512                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763601                       # number of memory refs
system.cpu.num_load_insts                   221285044                       # Number of load instructions
system.cpu.num_store_insts                   72478557                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3393731937                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901002                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420256     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285044     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478557      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313787                       # Class of executed instruction
system.cpu.dcache.tags.replacements          13473427                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.790486                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           280303278                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          13474451                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.802575                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         967694500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.790486                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999795                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999795                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          544                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          445                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         307252180                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        307252180                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    208554886                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       208554886                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     71748392                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       71748392                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     280303278                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        280303278                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    280303278                       # number of overall hits
system.cpu.dcache.overall_hits::total       280303278                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     12744285                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      12744285                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       730166                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       730166                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     13474451                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       13474451                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     13474451                       # number of overall misses
system.cpu.dcache.overall_misses::total      13474451                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 714311188000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 714311188000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  24886779000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  24886779000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 739197967000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 739197967000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 739197967000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 739197967000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221299171                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221299171                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293777729                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293777729                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293777729                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293777729                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.057588                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057588                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.010074                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010074                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.045866                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.045866                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.045866                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.045866                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 56049.530280                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56049.530280                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 34083.727536                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 34083.727536                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 54859.227066                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54859.227066                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 54859.227066                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54859.227066                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      3254989                       # number of writebacks
system.cpu.dcache.writebacks::total           3254989                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     12744285                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     12744285                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       730166                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       730166                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     13474451                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     13474451                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     13474451                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     13474451                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 701566903000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 701566903000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  24156613000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  24156613000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 725723516000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 725723516000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 725723516000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 725723516000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.057588                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.057588                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.010074                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010074                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.045866                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.045866                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.045866                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.045866                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 55049.530280                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55049.530280                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 33083.727536                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 33083.727536                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 53859.227066                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53859.227066                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 53859.227066                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53859.227066                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                31                       # number of replacements
system.cpu.icache.tags.tagsinuse           613.718775                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677317269                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               677                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1000468.639586                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   613.718775                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.599335                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.599335                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          646                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          646                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.630859                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2709272461                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2709272461                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    677317269                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677317269                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677317269                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677317269                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677317269                       # number of overall hits
system.cpu.icache.overall_hits::total       677317269                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          677                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           677                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          677                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            677                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          677                       # number of overall misses
system.cpu.icache.overall_misses::total           677                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     54521000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54521000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     54521000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54521000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     54521000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54521000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317946                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317946                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317946                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317946                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 80533.234860                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80533.234860                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 80533.234860                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80533.234860                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 80533.234860                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80533.234860                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           31                       # number of writebacks
system.cpu.icache.writebacks::total                31                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          677                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          677                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          677                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          677                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          677                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          677                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     53844000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53844000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     53844000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53844000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     53844000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53844000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 79533.234860                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79533.234860                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 79533.234860                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79533.234860                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 79533.234860                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79533.234860                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   6986893                       # number of replacements
system.l2.tags.tagsinuse                  8179.598276                       # Cycle average of tags in use
system.l2.tags.total_refs                    19195364                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6995077                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.744125                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                4699262000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1358.200704                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          1.612225                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       6819.785347                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.165796                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000197                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.832493                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998486                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8184                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          434                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3897                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3658                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          195                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses              110389133499                       # Number of tag accesses
system.l2.tags.data_accesses             110389133499                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      3254989                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3254989                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           31                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               31                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             507532                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                507532                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  2                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        5978626                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           5978626                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     2                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               6486158                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6486160                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    2                       # number of overall hits
system.l2.overall_hits::cpu.data              6486158                       # number of overall hits
system.l2.overall_hits::total                 6486160                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           222634                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              222634                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           675                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              675                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      6765659                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6765659                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 675                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             6988293                       # number of demand (read+write) misses
system.l2.demand_misses::total                6988968                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                675                       # number of overall misses
system.l2.overall_misses::cpu.data            6988293                       # number of overall misses
system.l2.overall_misses::total               6988968                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  17732277500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   17732277500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     52805000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52805000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 619674902500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 619674902500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      52805000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  637407180000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     637459985000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     52805000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 637407180000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    637459985000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      3254989                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3254989                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           31                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           31                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         730166                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            730166                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          677                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            677                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     12744285                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12744285                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               677                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          13474451                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             13475128                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              677                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         13474451                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            13475128                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.304909                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.304909                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.997046                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.997046                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.530878                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.530878                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.997046                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.518633                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.518657                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.997046                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.518633                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.518657                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 79647.661633                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79647.661633                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 78229.629630                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78229.629630                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 91591.211218                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91591.211218                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 78229.629630                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 91210.711972                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91209.458249                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 78229.629630                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 91210.711972                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91209.458249                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1190285                       # number of writebacks
system.l2.writebacks::total                   1190285                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        27965                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         27965                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       222634                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         222634                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          675                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          675                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      6765659                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6765659                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            675                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        6988293                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6988968                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           675                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       6988293                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6988968                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  15505937500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15505937500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     46055000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     46055000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 552018312500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 552018312500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     46055000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 567524250000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 567570305000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     46055000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 567524250000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 567570305000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.304909                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.304909                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.997046                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.997046                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.530878                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.530878                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.997046                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.518633                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.518657                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.997046                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.518633                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.518657                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 69647.661633                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69647.661633                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 68229.629630                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68229.629630                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 81591.211218                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81591.211218                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 68229.629630                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 81210.711972                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81209.458249                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 68229.629630                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 81210.711972                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81209.458249                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            6766334                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1190285                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5789784                       # Transaction distribution
system.membus.trans_dist::ReadExReq            222634                       # Transaction distribution
system.membus.trans_dist::ReadExResp           222634                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6766334                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     20958005                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     20958005                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               20958005                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    523472192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    523472192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               523472192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          13969037                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13969037    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13969037                       # Request fanout histogram
system.membus.reqLayer2.occupancy         18737338000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        38952502750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     26948586                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     13473458                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          34789                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        34789                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp          12744962                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4445274                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           31                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        16015046                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           730166                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          730166                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           677                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12744285                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1385                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     40422329                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              40423714                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        45312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1070684160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1070729472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6986893                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         20462021                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001700                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.041198                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               20427232     99.83%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  34789      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           20462021                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        16729313000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1015500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       20211676500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
