mask_u_1.v,verilog,xil_defaultlib,../../../../project_2.srcs/sources_1/ip/mask_u_1/sim/mask_u_1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
