INFO: [VRFC 10-2263] Analyzing Verilog file "/home/developer/Documents/DSP/AXI4 Implementation in FPGAs/AXI4-Full/AXI-4_Slave/axi4_slave_bd_vhdl/axi4_slave_bd_vhdl.ip_user_files/bd/axi4_bd/ip/axi4_bd_AXI4_SLAVE_0_0/sim/axi4_bd_AXI4_SLAVE_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_bd_AXI4_SLAVE_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/developer/Documents/DSP/AXI4 Implementation in FPGAs/AXI4-Full/AXI-4_Slave/axi4_slave_bd_vhdl/axi4_slave_bd_vhdl.ip_user_files/bd/axi4_bd/ip/axi4_bd_AXI4_MASTER_0_0/sim/axi4_bd_AXI4_MASTER_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_bd_AXI4_MASTER_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/developer/Documents/DSP/AXI4 Implementation in FPGAs/AXI4-Full/AXI-4_Slave/axi4_slave_bd_vhdl/axi4_slave_bd_vhdl.ip_user_files/bd/axi4_bd/ip/axi4_bd_axi_protocol_checker_0_0/sim/axi4_bd_axi_protocol_checker_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_bd_axi_protocol_checker_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/developer/Documents/DSP/AXI4 Implementation in FPGAs/AXI4-Full/AXI-4_Slave/axi4_slave_bd_vhdl/axi4_slave_bd_vhdl.ip_user_files/bd/axi4_bd/sim/axi4_bd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_bd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/developer/Documents/DSP/AXI4 Implementation in FPGAs/AXI4-Full/AXI-4_Slave/axi4_slave_bd_vhdl/axi4_slave_bd_vhdl.srcs/sources_1/bd/axi4_bd/hdl/axi4_bd_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_bd_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/developer/Documents/DSP/AXI4 Implementation in FPGAs/AXI4-Full/AXI-4_Slave/axi4_slave_bd_vhdl/axi4_slave_bd_vhdl.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
