// Seed: 1896488218
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  reg id_5;
  assign id_4 = id_1;
  assign id_4 = -id_5;
  wire id_6;
  bit id_7, id_8 = id_5;
  wire id_9, id_10 = id_10;
  wire id_11;
  id_12(
      1
  );
  assign id_4 = 1;
  always_ff id_7 <= (1);
  wire id_13;
  assign id_3 = (-1'd0);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  uwire id_13, id_14;
  always
    id_4#(
        .id_3 (id_8),
        .id_1 (-1),
        .id_3 (1),
        .id_14(-1 + -1),
        .id_6 (id_1),
        .id_9 (1)
    ) <= 1;
  module_0 modCall_1 (
      id_3,
      id_13,
      id_6,
      id_7
  );
  logic [7:0][1] id_15;
  localparam id_16 = 1'b0, id_17 = id_17;
endmodule
