info x 52 510 0 0 0 0 0 0 0 0 0 0 0 0 0 0 VHDL
col x 1028 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
radix x 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
entity name 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 local_io
term mark 784 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
vlib save 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;

var add 19 0 0 226 36 0 1028 100 50 50 25 25 0 0 0 0 CLKInstd_logicRISING_EDGECLK
var add 1 0 0 98 11 0 1028 100 50 50 25 25 0 0 0 0 CALC_STSInstd_logicRISING_EDGECLK
var add 4 16 0 100 16 0 1028 100 50 50 25 25 0 0 0 0 MEM_ADAInstd_logic_vectorRISING_EDGECLK
var add 5 0 0 98 17 0 1028 100 50 50 25 25 0 0 0 0 MEM_WEHAInstd_logicRISING_EDGECLK
var add 6 0 0 98 18 0 1028 100 50 50 25 25 0 0 0 0 MEM_WELAInstd_logicRISING_EDGECLK
var add 7 63 0 100 19 0 1028 100 50 50 25 25 0 0 0 0 MEM_DTIAInstd_logic_vectorRISING_EDGECLK
var add 11 63 0 100 25 0 1028 100 50 50 25 25 0 0 0 0 DBUS_idataInstd_logic_vectorRISING_EDGECLK
var add 17 63 0 100 33 0 1028 100 50 50 25 25 0 0 0 0 MEM_DTOBInstd_logic_vectorRISING_EDGECLK
var add 18 0 0 98 35 0 1028 100 50 50 25 25 0 0 0 0 RSTInstd_logicRISING_EDGECLK
var add 2 7 0 100 12 0 1028 100 50 50 25 25 0 0 0 0 NPIPEInstd_logic_vectorRISING_EDGECLK
var add 8 3 0 100 22 0 1028 100 50 50 25 25 0 0 0 0 DMAW_ENABLEOutstd_logic_vectorRISING_EDGECLK
var add 9 3 0 100 23 0 1028 100 50 50 25 25 0 0 0 0 DMAR_ENABLEOutstd_logic_vectorRISING_EDGECLK
var add 10 63 0 100 24 0 1028 100 50 50 25 25 0 0 0 0 DBUS_PortOutstd_logic_vectorRISING_EDGECLK
var add 12 0 0 98 26 0 1028 100 50 50 25 25 0 0 0 0 DBUS_HiZOutstd_logicRISING_EDGECLK
var add 13 12 0 100 29 0 1028 100 50 50 25 25 0 0 0 0 MEM_ADBOutstd_logic_vectorRISING_EDGECLK
var add 14 0 0 98 30 0 1028 100 50 50 25 25 0 0 0 0 MEM_WEHBOutstd_logicRISING_EDGECLK
var add 15 0 0 98 31 0 1028 100 50 50 25 25 0 0 0 0 MEM_WELBOutstd_logicRISING_EDGECLK
var add 16 63 0 100 32 0 1028 100 50 50 25 25 0 0 0 0 MEM_DTIBOutstd_logic_vectorRISING_EDGECLK
var add 3 0 0 98 13 0 1028 100 50 50 25 25 0 0 0 0 BUSY_LOCAL_READOutstd_logicRISING_EDGECLK
vdone xxx 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
npos xxx 183 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cell fill 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 2 136 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 2 680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00000000000000000
cell fill 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000000000000000000000000000000000000000000000000000000000
cell fill 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000000000000000000000000000000000000000000000000000000000
cell fill 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000000000000000000000000000000000000000000000000000000000
cell fill 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00000010
time info 50 50 25 25 50 50 1 1 0 0 0 0 0 0 0 0 nsCLK
font save -14 0 400 49 0 0 0 0 0 0 0 0 0 0 0 0 Times New Roman
generic add 1 3 1 0 0 0 0 0 0 0 0 0 0 0 0 0 NBIT_L_ADROINTEGER3
src mod 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 c:\cygwin\home\administrator\fkit\pci64\rtl\local_io.vhd
utd true 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cellenab on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
grid on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
com add 1 1 0 383 22 0 -67 0 0 0 0 0 0 0 0 0 Waveform created by
HDL Bencher 6.1i
Source = c:\cygwin\home\administrator\fkit\pci64\rtl\local_io.vhd
Tue Jan 04 19:10:26 2005
type info 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 std_logicBITDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO
opt vhdl87 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
NumClocks x 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
clock_1 name 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CLK
Zoom_level x 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5.06250000000000
