From c325a8ce8d1724144306cc38e8a84c7570105307 Mon Sep 17 00:00:00 2001
From: "qi.duan" <qi.duan@amlogic.com>
Date: Thu, 19 Jun 2014 16:40:50 +0800
Subject: [PATCH 4427/5965] PD #92569: usb: dwc_otg 310: decrease usb initial
 time

---
 arch/arm/mach-meson6/include/mach/usbclock.h    |  3 +++
 arch/arm/mach-meson6tv/include/mach/usbclock.h  |  3 +++
 arch/arm/mach-meson6tvd/include/mach/usbclock.h |  3 +++
 arch/arm/mach-meson8/include/mach/usbclock.h    |  3 +++
 arch/arm/mach-meson8b/include/mach/usbclock.h   |  3 +++
 drivers/amlogic/usb/dwc_otg/310/dwc_otg_cil.c   | 10 +++++-----
 6 files changed, 20 insertions(+), 5 deletions(-)
 mode change 100644 => 100755 arch/arm/mach-meson6/include/mach/usbclock.h

diff --git a/arch/arm/mach-meson6/include/mach/usbclock.h b/arch/arm/mach-meson6/include/mach/usbclock.h
old mode 100644
new mode 100755
index 803a74a9250d..bd5dea260be6
--- a/arch/arm/mach-meson6/include/mach/usbclock.h
+++ b/arch/arm/mach-meson6/include/mach/usbclock.h
@@ -206,6 +206,9 @@ typedef union phy_tune_data {
 #define USB_BC_MODE_DCP		2	/* Charger */
 #define USB_BC_MODE_CDP		3	/* PC + Charger */
 
+#define USB_CORE_RESET_TIME 	200
+#define USB_ID_CHANGE_TIME	100
+
 int clk_enable_usb(struct clk *clk);
 int clk_disable_usb(struct clk *clk);
 #endif
diff --git a/arch/arm/mach-meson6tv/include/mach/usbclock.h b/arch/arm/mach-meson6tv/include/mach/usbclock.h
index 803a74a9250d..bd5dea260be6 100755
--- a/arch/arm/mach-meson6tv/include/mach/usbclock.h
+++ b/arch/arm/mach-meson6tv/include/mach/usbclock.h
@@ -206,6 +206,9 @@ typedef union phy_tune_data {
 #define USB_BC_MODE_DCP		2	/* Charger */
 #define USB_BC_MODE_CDP		3	/* PC + Charger */
 
+#define USB_CORE_RESET_TIME 	200
+#define USB_ID_CHANGE_TIME	100
+
 int clk_enable_usb(struct clk *clk);
 int clk_disable_usb(struct clk *clk);
 #endif
diff --git a/arch/arm/mach-meson6tvd/include/mach/usbclock.h b/arch/arm/mach-meson6tvd/include/mach/usbclock.h
index 803a74a9250d..bd5dea260be6 100755
--- a/arch/arm/mach-meson6tvd/include/mach/usbclock.h
+++ b/arch/arm/mach-meson6tvd/include/mach/usbclock.h
@@ -206,6 +206,9 @@ typedef union phy_tune_data {
 #define USB_BC_MODE_DCP		2	/* Charger */
 #define USB_BC_MODE_CDP		3	/* PC + Charger */
 
+#define USB_CORE_RESET_TIME 	200
+#define USB_ID_CHANGE_TIME	100
+
 int clk_enable_usb(struct clk *clk);
 int clk_disable_usb(struct clk *clk);
 #endif
diff --git a/arch/arm/mach-meson8/include/mach/usbclock.h b/arch/arm/mach-meson8/include/mach/usbclock.h
index e74dd293af96..73a308e69659 100755
--- a/arch/arm/mach-meson8/include/mach/usbclock.h
+++ b/arch/arm/mach-meson8/include/mach/usbclock.h
@@ -208,6 +208,9 @@ typedef union phy_tune_data {
 #define USB_BC_MODE_DCP		2	/* Charger */
 #define USB_BC_MODE_CDP		3	/* PC + Charger */
 
+#define USB_CORE_RESET_TIME 	10
+#define USB_ID_CHANGE_TIME	20
+
 int clk_enable_usb(struct clk *clk);
 int clk_disable_usb(struct clk *clk);
 #endif
diff --git a/arch/arm/mach-meson8b/include/mach/usbclock.h b/arch/arm/mach-meson8b/include/mach/usbclock.h
index 07a5a7e3a37e..9c7e89ed903b 100755
--- a/arch/arm/mach-meson8b/include/mach/usbclock.h
+++ b/arch/arm/mach-meson8b/include/mach/usbclock.h
@@ -211,6 +211,9 @@ typedef union phy_tune_data {
 #define USB_BC_MODE_DCP		2	/* Charger */
 #define USB_BC_MODE_CDP		3	/* PC + Charger */
 
+#define USB_CORE_RESET_TIME 	10
+#define USB_ID_CHANGE_TIME	20
+
 int clk_enable_usb(struct clk *clk);
 int clk_disable_usb(struct clk *clk);
 #endif
diff --git a/drivers/amlogic/usb/dwc_otg/310/dwc_otg_cil.c b/drivers/amlogic/usb/dwc_otg/310/dwc_otg_cil.c
index 8353dde510d1..c0a8d0f5809a 100755
--- a/drivers/amlogic/usb/dwc_otg/310/dwc_otg_cil.c
+++ b/drivers/amlogic/usb/dwc_otg/310/dwc_otg_cil.c
@@ -204,13 +204,13 @@ dwc_otg_core_if_t *dwc_otg_cil_init(const uint32_t * reg_base_addr, int host_onl
 		gusbcfg.d32 =  DWC_READ_REG32(&core_if->core_global_regs->gusbcfg);
 		gusbcfg.b.force_host_mode = 1;
 		DWC_WRITE_REG32(&core_if->core_global_regs->gusbcfg, gusbcfg.d32);
-		dwc_mdelay(100); 
+		dwc_mdelay(USB_ID_CHANGE_TIME); 
 		core_if->hptxfsiz.d32 =
 		DWC_READ_REG32(&core_if->core_global_regs->hptxfsiz);
 		gusbcfg.d32 =  DWC_READ_REG32(&core_if->core_global_regs->gusbcfg);
 		gusbcfg.b.force_host_mode = 0;
 		DWC_WRITE_REG32(&core_if->core_global_regs->gusbcfg, gusbcfg.d32);
-		dwc_mdelay(100); 
+		//dwc_mdelay(100); 
 	}
 
 	DWC_DEBUGPL(DBG_CILV, "hwcfg1=%08x\n", core_if->hwcfg1.d32);
@@ -5209,7 +5209,7 @@ void dwc_otg_core_reset(dwc_otg_core_if_t * core_if)
 	while (greset.b.csftrst == 1);
 
 	/* Wait for 3 PHY Clocks */
-	dwc_mdelay(200);	//merge from kernel2.6,here is delay 200ms
+	dwc_mdelay(USB_CORE_RESET_TIME);	//merge from kernel2.6,here is delay 200ms
 
 	count = 0;
 	/* Wait for AHB master IDLE state. */
@@ -5499,7 +5499,7 @@ static int dwc_otg_setup_params(dwc_otg_core_if_t * core_if)
 			gusbcfg.d32 =  DWC_READ_REG32(&core_if->core_global_regs->gusbcfg);
 			gusbcfg.b.force_dev_mode = 1;
 			DWC_WRITE_REG32(&core_if->core_global_regs->gusbcfg, gusbcfg.d32);
-			dwc_mdelay(100);
+			dwc_mdelay(USB_ID_CHANGE_TIME);
 			for (i = 0; i < 15; i++) {
 			dwc_otg_set_param_dev_perio_tx_fifo_size(core_if,
 								 dwc_param_dev_perio_tx_fifo_size_default, i);
@@ -5511,7 +5511,7 @@ static int dwc_otg_setup_params(dwc_otg_core_if_t * core_if)
 			gusbcfg.d32 =  DWC_READ_REG32(&core_if->core_global_regs->gusbcfg);
 			gusbcfg.b.force_dev_mode = 0;
 			DWC_WRITE_REG32(&core_if->core_global_regs->gusbcfg, gusbcfg.d32);
-			dwc_mdelay(100);
+			dwc_mdelay(USB_ID_CHANGE_TIME);
 		}
 	} else {
 		for (i = 0; i < 15; i++) {
-- 
2.19.0

