$date
2024-03-25T14:13+0000
$end
$version
0.2
$end
$comment

$end
$timescale 1ns  $end
$scope module FSM $end
 $var wire 1 ! io_in $end
 $var wire 1 " clock $end
 $var wire 1 # reset $end
 $var wire 1 $ io_out $end
 $var wire 4 % stage $end
 $var wire 1 & outReg $end
$upscope $end
$enddefinitions $end
$dumpvars
b0000 %
0!
0"
0#
0$
0&
$end
#0
1#
#1
1"
#6
1!
0"
0#
#11
1"
b0101 %
#16
0!
0"
#21
1"
b0001 %
#26
1!
0"
#31
1"
b0101 %
#36
0"
#41
1"
b0110 %
#46
0"
#51
1"
b0111 %
#56
0"
#61
1"
1$
b1000 %
1&
#66
0"
#71
1"
#76
0"
#81
1"
#86
0"
#91
1"
#96
0!
0"
0$
0&
#101
1"
b0001 %
#106
0"
#111
1"
b0010 %
#116
0"
#121
1"
b0011 %
#126
0"
#131
1"
1$
b0100 %
1&
#136
0"
#141
1"
#146
0"
#151
1"
#156
0"
#161
1"
#166
0"
#171
1"
#176
0"
