// Seed: 2248224056
module module_0 ();
  reg id_1;
  assign id_1 = {-1, 1};
  assign module_1.id_4 = 0;
  assign id_1 = 1 & id_1 < id_1;
  localparam id_2 = 1;
  initial begin : LABEL_0
    id_1 = #id_3 1'b0;
    id_1 <= id_1;
  end
endmodule
module module_1 #(
    parameter id_0 = 32'd3,
    parameter id_1 = 32'd20
) (
    output uwire _id_0,
    input uwire _id_1,
    input uwire id_2,
    output wire id_3,
    input tri0 id_4,
    input supply0 id_5,
    output tri1 id_6
);
  logic [id_1 : id_0  ==  -1] id_8;
  ;
  module_0 modCall_1 ();
endmodule
