

================================================================
== Synthesis Summary Report of 'conv2D0'
================================================================
+ General Information: 
    * Date:           Thu Apr 11 20:53:24 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        Project1
    * Solution:       pipeline_off_unroll_best (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z010i-clg225-1L
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------+------+------+---------+---------+----------+---------+------+----------+------+----------+-----------+----------+-----+
    |  Modules  | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |          |           |          |     |
    |  & Loops  | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF    |    LUT   | URAM|
    +-----------+------+------+---------+---------+----------+---------+------+----------+------+----------+-----------+----------+-----+
    |+ conv2D0  |     -|  0.81|       12|  120.000|         -|       13|     -|        no|     -|  20 (25%)|  301 (~0%)|  989 (5%)|    -|
    +-----------+------+------+---------+---------+----------+---------+------+----------+------+----------+-----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------------+-----------+----------+
| Port             | Direction | Bitwidth |
+------------------+-----------+----------+
| img_in_address0  | out       | 4        |
| img_in_address1  | out       | 4        |
| img_in_q0        | in        | 8        |
| img_in_q1        | in        | 8        |
| img_out_address0 | out       | 2        |
| img_out_address1 | out       | 2        |
| img_out_d0       | out       | 8        |
| img_out_d1       | out       | 8        |
| weights_address0 | out       | 4        |
| weights_address1 | out       | 4        |
| weights_q0       | in        | 8        |
| weights_q1       | in        | 8        |
+------------------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------------+
| Argument | Direction | Datatype       |
+----------+-----------+----------------+
| img_in   | in        | unsigned char* |
| img_out  | out       | signed char*   |
| weights  | in        | signed char*   |
+----------+-----------+----------------+

* SW-to-HW Mapping
+----------+------------------+---------+----------+
| Argument | HW Interface     | HW Type | HW Usage |
+----------+------------------+---------+----------+
| img_in   | img_in_address0  | port    | offset   |
| img_in   | img_in_ce0       | port    |          |
| img_in   | img_in_q0        | port    |          |
| img_in   | img_in_address1  | port    | offset   |
| img_in   | img_in_ce1       | port    |          |
| img_in   | img_in_q1        | port    |          |
| img_out  | img_out_address0 | port    | offset   |
| img_out  | img_out_ce0      | port    |          |
| img_out  | img_out_we0      | port    |          |
| img_out  | img_out_d0       | port    |          |
| img_out  | img_out_address1 | port    | offset   |
| img_out  | img_out_ce1      | port    |          |
| img_out  | img_out_we1      | port    |          |
| img_out  | img_out_d1       | port    |          |
| weights  | weights_address0 | port    | offset   |
| weights  | weights_ce0      | port    |          |
| weights  | weights_q0       | port    |          |
| weights  | weights_address1 | port    | offset   |
| weights  | weights_ce1      | port    |          |
| weights  | weights_q1       | port    |          |
+----------+------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+----------------------------------+-----+--------+-------------+-----+-----------+---------+
| Name                             | DSP | Pragma | Variable    | Op  | Impl      | Latency |
+----------------------------------+-----+--------+-------------+-----+-----------+---------+
| + conv2D0                        | 20  |        |             |     |           |         |
|   mac_muladd_8s_8s_8ns_8_4_1_U15 | 1   |        | acc         | mul | dsp_slice | 3       |
|   mul_8s_8s_8_1_1_U3             |     |        | mul_ln37    | mul | auto      | 0       |
|   mul_8s_8s_8_1_1_U8             |     |        | mul_ln37_1  | mul | auto      | 0       |
|   mac_muladd_8s_8s_8ns_8_4_1_U26 | 1   |        | mul_ln37_2  | mul | dsp_slice | 3       |
|   mul_8s_8s_8_1_1_U6             |     |        | mul_ln37_3  | mul | auto      | 0       |
|   mac_muladd_8s_8s_8ns_8_4_1_U19 | 1   |        | mul_ln37_4  | mul | dsp_slice | 3       |
|   mac_muladd_8s_8s_8ns_8_4_1_U20 | 1   |        | mul_ln37_5  | mul | dsp_slice | 3       |
|   mul_8s_8s_8_1_1_U1             |     |        | mul_ln37_6  | mul | auto      | 0       |
|   mac_muladd_8s_8s_8ns_8_4_1_U16 | 1   |        | mul_ln37_7  | mul | dsp_slice | 3       |
|   mac_muladd_8s_8s_8ns_8_4_1_U15 | 1   |        | add_ln37    | add | dsp_slice | 3       |
|   mac_muladd_8s_8s_8ns_8_4_1_U26 | 1   |        | add_ln37_1  | add | dsp_slice | 3       |
|   mac_muladd_8s_8s_8ns_8_4_1_U19 | 1   |        | add_ln37_3  | add | dsp_slice | 3       |
|   mac_muladd_8s_8s_8ns_8_4_1_U16 | 1   |        | add_ln37_4  | add | dsp_slice | 3       |
|   mac_muladd_8s_8s_8ns_8_4_1_U20 | 1   |        | add_ln37_5  | add | dsp_slice | 3       |
|   add_ln37_6_fu_418_p2           |     |        | add_ln37_6  | add | fabric    | 0       |
|   mac_muladd_8s_8s_8ns_8_4_1_U27 | 1   |        | acc_2       | mul | dsp_slice | 3       |
|   mul_8s_8s_8_1_1_U9             |     |        | mul_ln37_9  | mul | auto      | 0       |
|   mul_8s_8s_8_1_1_U10            |     |        | mul_ln37_10 | mul | auto      | 0       |
|   mac_muladd_8s_8s_8ns_8_4_1_U28 | 1   |        | mul_ln37_11 | mul | dsp_slice | 3       |
|   mul_8s_8s_8_1_1_U7             |     |        | mul_ln37_12 | mul | auto      | 0       |
|   mac_muladd_8s_8s_8ns_8_4_1_U21 | 1   |        | mul_ln37_13 | mul | dsp_slice | 3       |
|   mac_muladd_8s_8s_8ns_8_4_1_U22 | 1   |        | mul_ln37_14 | mul | dsp_slice | 3       |
|   mul_8s_8s_8_1_1_U2             |     |        | mul_ln37_15 | mul | auto      | 0       |
|   mac_muladd_8s_8s_8ns_8_4_1_U17 | 1   |        | mul_ln37_16 | mul | dsp_slice | 3       |
|   mac_muladd_8s_8s_8ns_8_4_1_U27 | 1   |        | add_ln37_8  | add | dsp_slice | 3       |
|   mac_muladd_8s_8s_8ns_8_4_1_U28 | 1   |        | add_ln37_9  | add | dsp_slice | 3       |
|   mac_muladd_8s_8s_8ns_8_4_1_U21 | 1   |        | add_ln37_11 | add | dsp_slice | 3       |
|   mac_muladd_8s_8s_8ns_8_4_1_U17 | 1   |        | add_ln37_12 | add | dsp_slice | 3       |
|   mac_muladd_8s_8s_8ns_8_4_1_U22 | 1   |        | add_ln37_13 | add | dsp_slice | 3       |
|   add_ln37_14_fu_433_p2          |     |        | add_ln37_14 | add | fabric    | 0       |
|   mac_muladd_8s_8s_8ns_8_4_1_U29 | 1   |        | acc_4       | mul | dsp_slice | 3       |
|   mul_8s_8s_8_1_1_U11            |     |        | mul_ln37_18 | mul | auto      | 0       |
|   mul_8s_8s_8_1_1_U12            |     |        | mul_ln37_19 | mul | auto      | 0       |
|   mac_muladd_8s_8s_8ns_8_4_1_U30 | 1   |        | mul_ln37_20 | mul | dsp_slice | 3       |
|   mul_8s_8s_8_1_1_U1             |     |        | mul_ln37_21 | mul | auto      | 0       |
|   mac_muladd_8s_8s_8ns_8_4_1_U23 | 1   |        | mul_ln37_22 | mul | dsp_slice | 3       |
|   mac_muladd_8s_8s_8ns_8_4_1_U31 | 1   |        | mul_ln37_23 | mul | dsp_slice | 3       |
|   mul_8s_8s_8_1_1_U4             |     |        | mul_ln37_24 | mul | auto      | 0       |
|   mac_muladd_8s_8s_8ns_8_4_1_U24 | 1   |        | mul_ln37_25 | mul | dsp_slice | 3       |
|   mac_muladd_8s_8s_8ns_8_4_1_U29 | 1   |        | add_ln37_16 | add | dsp_slice | 3       |
|   mac_muladd_8s_8s_8ns_8_4_1_U30 | 1   |        | add_ln37_17 | add | dsp_slice | 3       |
|   mac_muladd_8s_8s_8ns_8_4_1_U23 | 1   |        | add_ln37_19 | add | dsp_slice | 3       |
|   mac_muladd_8s_8s_8ns_8_4_1_U24 | 1   |        | add_ln37_20 | add | dsp_slice | 3       |
|   mac_muladd_8s_8s_8ns_8_4_1_U31 | 1   |        | add_ln37_21 | add | dsp_slice | 3       |
|   add_ln37_22_fu_473_p2          |     |        | add_ln37_22 | add | fabric    | 0       |
|   mac_muladd_8s_8s_8ns_8_4_1_U32 | 1   |        | acc_6       | mul | dsp_slice | 3       |
|   mul_8s_8s_8_1_1_U13            |     |        | mul_ln37_27 | mul | auto      | 0       |
|   mul_8s_8s_8_1_1_U14            |     |        | mul_ln37_28 | mul | auto      | 0       |
|   mac_muladd_8s_8s_8ns_8_4_1_U33 | 1   |        | mul_ln37_29 | mul | dsp_slice | 3       |
|   mul_8s_8s_8_1_1_U2             |     |        | mul_ln37_30 | mul | auto      | 0       |
|   mac_muladd_8s_8s_8ns_8_4_1_U25 | 1   |        | mul_ln37_31 | mul | dsp_slice | 3       |
|   mac_muladd_8s_8s_8ns_8_4_1_U34 | 1   |        | mul_ln37_32 | mul | dsp_slice | 3       |
|   mul_8s_8s_8_1_1_U5             |     |        | mul_ln37_33 | mul | auto      | 0       |
|   mac_muladd_8s_8s_8ns_8_4_1_U18 | 1   |        | mul_ln37_34 | mul | dsp_slice | 3       |
|   mac_muladd_8s_8s_8ns_8_4_1_U32 | 1   |        | add_ln37_24 | add | dsp_slice | 3       |
|   mac_muladd_8s_8s_8ns_8_4_1_U33 | 1   |        | add_ln37_25 | add | dsp_slice | 3       |
|   mac_muladd_8s_8s_8ns_8_4_1_U25 | 1   |        | add_ln37_27 | add | dsp_slice | 3       |
|   mac_muladd_8s_8s_8ns_8_4_1_U18 | 1   |        | add_ln37_28 | add | dsp_slice | 3       |
|   mac_muladd_8s_8s_8ns_8_4_1_U34 | 1   |        | add_ln37_29 | add | dsp_slice | 3       |
|   add_ln37_30_fu_477_p2          |     |        | add_ln37_30 | add | fabric    | 0       |
+----------------------------------+-----+--------+-------------+-----+-----------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+-----------+---------------------------+
| Type     | Options   | Location                  |
+----------+-----------+---------------------------+
| pipeline | off       | conv2D0.cpp:14 in conv2d0 |
| unroll   | factor=16 | conv2D0.cpp:15 in conv2d0 |
| pipeline | off       | conv2D0.cpp:18 in conv2d0 |
| unroll   | factor=9  | conv2D0.cpp:19 in conv2d0 |
| pipeline | off       | conv2D0.cpp:23 in conv2d0 |
| unroll   | factor=2  | conv2D0.cpp:24 in conv2d0 |
| pipeline | off       | conv2D0.cpp:26 in conv2d0 |
| unroll   | factor=2  | conv2D0.cpp:27 in conv2d0 |
| pipeline | off       | conv2D0.cpp:30 in conv2d0 |
| unroll   | factor=3  | conv2D0.cpp:31 in conv2d0 |
| pipeline | off       | conv2D0.cpp:33 in conv2d0 |
| unroll   | factor=3  | conv2D0.cpp:34 in conv2d0 |
| pipeline | off       | conv2D0.cpp:45 in conv2d0 |
| unroll   | factor=4  | conv2D0.cpp:46 in conv2d0 |
+----------+-----------+---------------------------+


