/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [15:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [31:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  reg [2:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [8:0] celloutsig_0_28z;
  reg [5:0] celloutsig_0_29z;
  wire [9:0] celloutsig_0_2z;
  wire [8:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [15:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [4:0] celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire [8:0] celloutsig_0_42z;
  wire celloutsig_0_45z;
  wire [9:0] celloutsig_0_46z;
  wire [16:0] celloutsig_0_47z;
  wire [12:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [20:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  reg [9:0] celloutsig_1_10z;
  wire [11:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  reg [4:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [25:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = !(celloutsig_1_6z ? celloutsig_1_10z[0] : celloutsig_1_9z);
  assign celloutsig_0_13z = !(celloutsig_0_7z ? celloutsig_0_9z[3] : celloutsig_0_8z);
  assign celloutsig_1_18z = ~(celloutsig_1_14z | celloutsig_1_5z);
  assign celloutsig_0_22z = ~(celloutsig_0_20z[2] | celloutsig_0_3z);
  assign celloutsig_0_45z = ~celloutsig_0_30z[6];
  assign celloutsig_0_11z = ~celloutsig_0_5z;
  assign celloutsig_1_14z = ~((celloutsig_1_0z | celloutsig_1_1z) & celloutsig_1_11z[7]);
  assign celloutsig_0_8z = ~((in_data[11] | celloutsig_0_1z[11]) & (celloutsig_0_7z | celloutsig_0_4z[5]));
  assign celloutsig_0_27z = ~((celloutsig_0_6z | celloutsig_0_1z[6]) & (celloutsig_0_23z | celloutsig_0_4z[7]));
  assign celloutsig_0_10z = in_data[41] | celloutsig_0_3z;
  assign celloutsig_0_31z = celloutsig_0_15z | celloutsig_0_10z;
  assign celloutsig_1_3z = ~(celloutsig_1_2z ^ in_data[178]);
  assign celloutsig_0_2z = in_data[13:4] + celloutsig_0_1z[22:13];
  assign celloutsig_0_42z = { celloutsig_0_21z[2:1], celloutsig_0_8z, celloutsig_0_22z, celloutsig_0_35z } & { celloutsig_0_2z[9:2], celloutsig_0_16z };
  assign celloutsig_0_46z = { celloutsig_0_32z[13:8], celloutsig_0_33z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_12z } & celloutsig_0_4z[10:1];
  assign celloutsig_1_4z = in_data[183:158] & { in_data[127:109], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_8z = { in_data[167:157], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_3z } >= celloutsig_1_4z[25:5];
  assign celloutsig_0_7z = celloutsig_0_1z[30:8] >= in_data[37:15];
  assign celloutsig_0_33z = { in_data[81:59], celloutsig_0_19z } <= { celloutsig_0_9z[19:0], celloutsig_0_15z, celloutsig_0_31z, celloutsig_0_22z, celloutsig_0_16z };
  assign celloutsig_1_5z = { celloutsig_1_4z[19:14], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z } <= { in_data[175:165], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_23z = { in_data[24], celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_16z } <= in_data[88:85];
  assign celloutsig_0_26z = { in_data[5], celloutsig_0_24z, celloutsig_0_24z, celloutsig_0_19z } && { celloutsig_0_21z[0], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_0_3z = ! celloutsig_0_1z[7:2];
  assign celloutsig_0_17z = ! in_data[93:87];
  assign celloutsig_0_24z = ! { celloutsig_0_2z[6], celloutsig_0_6z, celloutsig_0_22z, celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_11z };
  assign celloutsig_1_0z = in_data[175:171] < in_data[114:110];
  assign celloutsig_1_19z = { celloutsig_1_4z[4:2], celloutsig_1_12z, celloutsig_1_6z } < { celloutsig_1_17z[0], celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_9z = { celloutsig_0_1z[27:8], celloutsig_0_6z } % { 1'h1, celloutsig_0_4z[6:0], celloutsig_0_4z };
  assign celloutsig_0_30z = celloutsig_0_14z[11:3] % { 1'h1, celloutsig_0_14z[9:8], celloutsig_0_29z };
  assign celloutsig_0_32z = { in_data[84:79], celloutsig_0_3z, celloutsig_0_29z, celloutsig_0_10z, celloutsig_0_31z, celloutsig_0_3z } % { 1'h1, celloutsig_0_9z[14:1], celloutsig_0_26z };
  assign celloutsig_0_20z = { celloutsig_0_14z[4:2], celloutsig_0_8z, celloutsig_0_7z } * { celloutsig_0_9z[19], celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_6z };
  assign celloutsig_0_35z = { celloutsig_0_2z[2:1], celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_24z } | celloutsig_0_1z[19:15];
  assign celloutsig_0_4z = in_data[23:11] | { in_data[5], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_28z = { celloutsig_0_4z[10:3], celloutsig_0_26z } | { celloutsig_0_21z[2:1], celloutsig_0_27z, celloutsig_0_22z, celloutsig_0_18z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_13z };
  assign celloutsig_0_12z = & { celloutsig_0_8z, celloutsig_0_4z[3:0] };
  assign celloutsig_0_6z = | { celloutsig_0_4z[12:3], celloutsig_0_0z };
  assign celloutsig_0_15z = | { celloutsig_0_9z[20:18], celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_13z };
  assign celloutsig_0_19z = | { celloutsig_0_14z[13:1], celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_5z = ~^ { in_data[92], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_1_6z = ~^ { in_data[132:130], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_1z = ^ in_data[156:153];
  assign celloutsig_1_7z = ^ { in_data[175:173], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_47z = { celloutsig_0_4z[4:1], celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_45z, celloutsig_0_18z, celloutsig_0_42z } >> { celloutsig_0_28z[6], celloutsig_0_26z, celloutsig_0_3z, celloutsig_0_42z, celloutsig_0_20z };
  assign celloutsig_0_14z = { in_data[94:81], celloutsig_0_8z, celloutsig_0_13z } << celloutsig_0_9z[17:2];
  assign celloutsig_1_11z = { celloutsig_1_4z[10:2], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_9z } ^ { in_data[174:166], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_1z = in_data[65:34] ^ { in_data[94:64], celloutsig_0_0z };
  assign celloutsig_0_0z = ~((in_data[1] & in_data[88]) | in_data[24]);
  assign celloutsig_1_9z = ~((celloutsig_1_3z & celloutsig_1_7z) | celloutsig_1_6z);
  assign celloutsig_0_18z = ~((celloutsig_0_8z & celloutsig_0_4z[11]) | celloutsig_0_14z[9]);
  always_latch
    if (clkin_data[96]) celloutsig_1_10z = 10'h000;
    else if (clkin_data[32]) celloutsig_1_10z = { in_data[180:174], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_9z };
  always_latch
    if (clkin_data[96]) celloutsig_1_17z = 5'h00;
    else if (clkin_data[0]) celloutsig_1_17z = { celloutsig_1_10z[3:1], celloutsig_1_14z, celloutsig_1_8z };
  always_latch
    if (clkin_data[64]) celloutsig_0_21z = 3'h0;
    else if (!celloutsig_1_19z) celloutsig_0_21z = { celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_12z };
  always_latch
    if (clkin_data[64]) celloutsig_0_29z = 6'h00;
    else if (!celloutsig_1_19z) celloutsig_0_29z = { celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_21z };
  assign celloutsig_1_2z = ~((in_data[111] & celloutsig_1_1z) | (celloutsig_1_0z & celloutsig_1_0z));
  assign celloutsig_0_16z = ~((celloutsig_0_4z[1] & celloutsig_0_2z[4]) | (celloutsig_0_3z & celloutsig_0_5z));
  assign { out_data[128], out_data[96], out_data[41:32], out_data[16:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_46z, celloutsig_0_47z };
endmodule
