
---------- Begin Simulation Statistics ----------
final_tick                                87570963000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  48139                       # Simulator instruction rate (inst/s)
host_mem_usage                                 876992                       # Number of bytes of host memory used
host_op_rate                                    91565                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2077.31                       # Real time elapsed on the host
host_tick_rate                               42155876                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     190209485                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.087571                       # Number of seconds simulated
sim_ticks                                 87570963000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 116666998                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 71735090                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     190209485                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.751419                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.751419                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   5300424                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3763548                       # number of floating regfile writes
system.cpu.idleCycles                        14075603                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              2764866                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 24855633                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.427076                       # Inst execution rate
system.cpu.iew.exec_refs                     56163225                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   21667367                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                11343382                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              37775325                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              15371                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            210265                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             24186331                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           274612436                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              34495858                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           4101473                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             249940761                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  56896                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               4406740                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                2448617                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               4476369                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          49089                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      2046575                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         718291                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 269204171                       # num instructions consuming a value
system.cpu.iew.wb_count                     246278953                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.645497                       # average fanout of values written-back
system.cpu.iew.wb_producers                 173770534                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.406168                       # insts written-back per cycle
system.cpu.iew.wb_sent                      248568279                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                357009825                       # number of integer regfile reads
system.cpu.int_regfile_writes               193639780                       # number of integer regfile writes
system.cpu.ipc                               0.570966                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.570966                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           5108758      2.01%      2.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             190390543     74.94%     76.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               176519      0.07%     77.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 27111      0.01%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              137531      0.05%     77.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     77.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  2      0.00%     77.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                17909      0.01%     77.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               197779      0.08%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   58      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                90844      0.04%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              378888      0.15%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                  84      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               3875      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             198      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            1204      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             120      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            274      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             32388883     12.75%     90.11% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            18349992      7.22%     97.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         2970673      1.17%     98.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        3800893      1.50%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              254042234                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 8559733                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            16300994                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      7539780                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           13682186                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     4194195                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016510                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2624741     62.58%     62.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     62.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     62.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     62.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     62.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     62.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     62.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     62.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     62.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     62.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     62.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      9      0.00%     62.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     62.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   7893      0.19%     62.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     62.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    601      0.01%     62.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   490      0.01%     62.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                    14      0.00%     62.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     62.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   50      0.00%     62.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     62.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     62.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     62.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     62.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     62.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     62.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     62.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     62.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     62.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     62.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     62.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     62.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     62.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     62.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     62.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     62.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     62.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     62.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     62.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     62.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     62.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     62.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     62.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     62.80% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 254345      6.06%     68.86% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                478331     11.40%     80.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            694748     16.56%     96.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           132973      3.17%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              244567938                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          657418121                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    238739173                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         345380126                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  274547388                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 254042234                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               65048                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        84402931                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            374128                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          38104                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     86929706                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     161066324                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.577252                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.226639                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            90533385     56.21%     56.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            12980522      8.06%     64.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            12319692      7.65%     71.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11400189      7.08%     78.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            10782227      6.69%     85.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             8515930      5.29%     90.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             7597613      4.72%     95.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             4566603      2.84%     98.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2370163      1.47%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       161066324                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.450494                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2060575                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2757024                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             37775325                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            24186331                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               113748655                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                        175141927                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                         1463650                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   474                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       249885                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        507955                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        12996                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4395335                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2191                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      8795202                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2193                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                33332325                       # Number of BP lookups
system.cpu.branchPred.condPredicted          24972453                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2742526                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             14338938                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                12348571                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             86.119146                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1874993                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               3892                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2080220                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             547364                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          1532856                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       370974                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        81995786                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           26944                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2288644                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    149058246                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.276075                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.273610                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        95176212     63.85%     63.85% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        15440015     10.36%     74.21% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         7801020      5.23%     79.44% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        11154263      7.48%     86.93% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         4510413      3.03%     89.95% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2365083      1.59%     91.54% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1794359      1.20%     92.74% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1463628      0.98%     93.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9353253      6.27%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    149058246                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              190209485                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    39887497                       # Number of memory references committed
system.cpu.commit.loads                      24784666                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                       17328                       # Number of memory barriers committed
system.cpu.commit.branches                   20853998                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2473836                       # Number of committed floating point instructions.
system.cpu.commit.integer                   187718751                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               1275750                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1788801      0.94%      0.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    147615342     77.61%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       169051      0.09%     78.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        25920      0.01%     78.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       111370      0.06%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        15694      0.01%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       154554      0.08%     78.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           36      0.00%     78.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        82316      0.04%     78.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       355965      0.19%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult           84      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1947      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd          121      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          528      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           42      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult          121      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     24341671     12.80%     91.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     13904799      7.31%     99.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       442995      0.23%     99.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1198032      0.63%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    190209485                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9353253                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     44924066                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         44924066                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     45573617                       # number of overall hits
system.cpu.dcache.overall_hits::total        45573617                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1396450                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1396450                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1411182                       # number of overall misses
system.cpu.dcache.overall_misses::total       1411182                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  32523125976                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  32523125976                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  32523125976                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  32523125976                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     46320516                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     46320516                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     46984799                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     46984799                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030148                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030148                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030035                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030035                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 23289.860701                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23289.860701                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 23046.726769                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23046.726769                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       104795                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1826                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4610                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              34                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    22.732104                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    53.705882                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       645450                       # number of writebacks
system.cpu.dcache.writebacks::total            645450                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       421349                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       421349                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       421349                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       421349                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       975101                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       975101                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       985007                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       985007                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  22063631476                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22063631476                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  22334029976                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22334029976                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021051                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021051                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020964                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020964                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 22627.021689                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22627.021689                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 22673.980973                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22673.980973                       # average overall mshr miss latency
system.cpu.dcache.replacements                 982449                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     30051009                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        30051009                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1164926                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1164926                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  22922681000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  22922681000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     31215935                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     31215935                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.037318                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.037318                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19677.370923                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19677.370923                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       411126                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       411126                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       753800                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       753800                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12856739000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12856739000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.024148                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024148                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17055.902096                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17055.902096                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14873057                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14873057                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       231524                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       231524                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9600444976                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9600444976                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     15104581                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15104581                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015328                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015328                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 41466.305765                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41466.305765                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        10223                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        10223                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       221301                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       221301                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9206892476                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9206892476                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014651                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014651                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 41603.483382                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41603.483382                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       649551                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        649551                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        14732                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        14732                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       664283                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       664283                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.022177                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.022177                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         9906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         9906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    270398500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    270398500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.014912                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.014912                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 27296.436503                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 27296.436503                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  87570963000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.811957                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            46560521                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            982961                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             47.367618                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.811957                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999633                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999633                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          216                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          206                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          94952559                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         94952559                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  87570963000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 82238391                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              30620515                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  43368738                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2390063                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                2448617                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             12187054                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                470803                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              294419168                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               2033512                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    34505859                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    21671891                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        244722                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         56220                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  87570963000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  87570963000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  87570963000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           87437311                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      161610376                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    33332325                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           14770928                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      70623421                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 5822024                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                        399                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                10581                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         81530                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           34                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles         2036                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  25336605                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes               1547260                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                        2                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          161066324                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.931702                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.156207                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                111089115     68.97%     68.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2370189      1.47%     70.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3221022      2.00%     72.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  3261846      2.03%     74.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  3813871      2.37%     76.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  3941040      2.45%     79.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  3206821      1.99%     81.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  2966638      1.84%     83.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 27195782     16.88%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            161066324                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.190316                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.922740                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     21676045                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         21676045                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     21676045                       # number of overall hits
system.cpu.icache.overall_hits::total        21676045                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3660541                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3660541                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3660541                       # number of overall misses
system.cpu.icache.overall_misses::total       3660541                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  53267231946                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  53267231946                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  53267231946                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  53267231946                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     25336586                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     25336586                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     25336586                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     25336586                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.144476                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.144476                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.144476                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.144476                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14551.737556                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14551.737556                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14551.737556                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14551.737556                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        31965                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              1686                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    18.959075                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3412678                       # number of writebacks
system.cpu.icache.writebacks::total           3412678                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       245475                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       245475                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       245475                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       245475                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      3415066                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3415066                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3415066                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3415066                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  47265850962                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  47265850962                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  47265850962                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  47265850962                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.134788                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.134788                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.134788                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.134788                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13840.391653                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13840.391653                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13840.391653                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13840.391653                       # average overall mshr miss latency
system.cpu.icache.replacements                3412678                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     21676045                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        21676045                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3660541                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3660541                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  53267231946                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  53267231946                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     25336586                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     25336586                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.144476                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.144476                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14551.737556                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14551.737556                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       245475                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       245475                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3415066                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3415066                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  47265850962                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  47265850962                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.134788                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.134788                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13840.391653                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13840.391653                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  87570963000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.618243                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            25091110                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3415065                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.347184                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.618243                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999254                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999254                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          377                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          119                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          54088237                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         54088237                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  87570963000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    25354276                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        358416                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  87570963000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  87570963000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  87570963000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     2441782                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                12990657                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                16446                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               49089                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                9083500                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                84370                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   3404                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  87570963000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                2448617                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 83983261                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                18078643                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          10481                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  43725007                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              12820315                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              286944903                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                153398                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1291175                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 192151                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               10969821                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           312154052                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   705144845                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                422919982                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   5843616                       # Number of floating rename lookups
system.cpu.rename.committedMaps             212578709                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 99575316                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     221                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 219                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   8091281                       # count of insts added to the skid buffer
system.cpu.rob.reads                        410370505                       # The number of ROB reads
system.cpu.rob.writes                       556481216                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  190209485                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              3320364                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               817413                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4137777                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             3320364                       # number of overall hits
system.l2.overall_hits::.cpu.data              817413                       # number of overall hits
system.l2.overall_hits::total                 4137777                       # number of overall hits
system.l2.demand_misses::.cpu.inst              92527                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             165548                       # number of demand (read+write) misses
system.l2.demand_misses::total                 258075                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             92527                       # number of overall misses
system.l2.overall_misses::.cpu.data            165548                       # number of overall misses
system.l2.overall_misses::total                258075                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   6971827000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  12138298000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19110125000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   6971827000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  12138298000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19110125000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          3412891                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           982961                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4395852                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         3412891                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          982961                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4395852                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.027111                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.168418                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.058709                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.027111                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.168418                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.058709                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75349.108909                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 73321.924759                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74048.726146                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75349.108909                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 73321.924759                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74048.726146                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              127666                       # number of writebacks
system.l2.writebacks::total                    127666                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         92527                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        165547                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            258074                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        92527                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       165547                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           258074                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   6029005000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10449683000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16478688000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   6029005000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10449683000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16478688000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.027111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.168417                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.058709                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.027111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.168417                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.058709                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65159.412928                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 63122.152621                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63852.569418                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65159.412928                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 63122.152621                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63852.569418                       # average overall mshr miss latency
system.l2.replacements                         251164                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       645450                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           645450                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       645450                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       645450                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3411415                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3411415                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3411415                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3411415                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          474                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           474                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data             2041                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2041                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  7                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data         2048                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2048                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.003418                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.003418                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        90500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        90500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.003418                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.003418                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data 12928.571429                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 12928.571429                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            109927                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                109927                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          109588                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              109588                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7684724500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7684724500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        219515                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            219515                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.499228                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.499228                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 70123.777238                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 70123.777238                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       109588                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         109588                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6564629500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6564629500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.499228                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.499228                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 59902.813264                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59902.813264                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        3320364                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3320364                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        92527                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            92527                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   6971827000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6971827000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      3412891                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3412891                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.027111                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.027111                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75349.108909                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75349.108909                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        92527                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        92527                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   6029005000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6029005000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.027111                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.027111                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65159.412928                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65159.412928                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        707486                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            707486                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        55960                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           55960                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4453573500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4453573500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       763446                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        763446                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.073299                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.073299                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79584.944603                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79584.944603                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        55959                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        55959                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3885053500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3885053500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.073298                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.073298                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69426.785682                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69426.785682                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  87570963000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8167.456161                       # Cycle average of tags in use
system.l2.tags.total_refs                     8790900                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    259356                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     33.895109                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     186.627959                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3670.410689                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4310.417513                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.022782                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.448048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.526174                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997004                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          204                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1394                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4190                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2385                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  70590412                       # Number of tag accesses
system.l2.tags.data_accesses                 70590412                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  87570963000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    127663.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     92527.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    165054.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001088619750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7643                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7643                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              655049                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             120091                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      258074                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     127666                       # Number of write requests accepted
system.mem_ctrls.readBursts                    258074                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   127666                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    493                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.86                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                258074                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               127666                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  225076                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   27763                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     664                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         7643                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.699594                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.273412                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     71.899023                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          7640     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7643                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7643                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.699464                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.670732                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.995190                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5031     65.82%     65.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              102      1.33%     67.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2309     30.21%     97.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              178      2.33%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               23      0.30%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7643                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   31552                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                16516736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8170624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    188.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     93.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   87570507500                       # Total gap between requests
system.mem_ctrls.avgGap                     227019.51                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      5921728                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     10563456                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      8168576                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 67622049.559966579080                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 120627381.932524830103                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 93279504.074883818626                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        92527                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       165547                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       127666                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   2975558750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   4991250500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2088552399250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     32158.82                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30150.05                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  16359503.70                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      5921728                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     10595008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      16516736                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      5921728                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      5921728                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      8170624                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      8170624                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        92527                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       165547                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         258074                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       127666                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        127666                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     67622050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    120987684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        188609734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     67622050                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     67622050                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     93302891                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        93302891                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     93302891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     67622050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    120987684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       281912624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               257581                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              127634                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        15369                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17674                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        20662                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        16061                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        17573                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13274                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12296                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        16310                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        15244                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        16969                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        18752                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18461                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        16634                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12937                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12557                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        16808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7568                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         8633                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         9855                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         8686                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7659                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6942                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7019                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7541                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7474                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8267                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8193                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         8393                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         8116                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         7166                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7578                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         8544                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3137165500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1287905000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         7966809250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12179.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30929.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              174953                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              72997                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            67.92                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           57.19                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       137264                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   179.607880                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   119.232815                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   214.949187                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        72400     52.75%     52.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        36761     26.78%     79.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        11212      8.17%     87.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5235      3.81%     91.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3276      2.39%     93.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1949      1.42%     95.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1377      1.00%     96.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          913      0.67%     96.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4141      3.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       137264                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              16485184                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            8168576                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              188.249431                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               93.279504                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.20                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               64.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  87570963000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       487105080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       258902490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      922623660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     333573660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6912241440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  25306116150                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  12316836480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   46537398960                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   531.424999                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  31760248000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2923960000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  52886755000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       492967020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       262014390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      916504680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     332675820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6912241440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  25719616950                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  11968625280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   46604645580                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   532.192909                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  30848860250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2923960000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  53798142750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  87570963000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             148486                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       127666                       # Transaction distribution
system.membus.trans_dist::CleanEvict           122208                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                7                       # Transaction distribution
system.membus.trans_dist::ReadExReq            109588                       # Transaction distribution
system.membus.trans_dist::ReadExResp           109588                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        148486                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       766029                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       766029                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 766029                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     24687360                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     24687360                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                24687360                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            258081                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  258081    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              258081                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  87570963000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           254654750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          322592500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           4178511                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       773116                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3412678                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          460497                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2048                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2048                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           219515                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          219515                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3415066                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       763446                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     10240634                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2952467                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              13193101                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    436836352                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    104218304                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              541054656                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          253339                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8309824                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4651239                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003267                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.057073                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4636045     99.67%     99.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  15192      0.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4651239                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  87570963000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         8455729499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5123840509                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1476122683                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
