; Generated by holtek-gcc v3.19, Thu Mar 25 17:35:57 2021
; 
; Configuration:
;       with long instruction
;       Multi-ROM, Multi-RAM
;       bits_per_rom_unit:16
;       with mp1
;       with tbhp, address(0x9)
;          Use tabrd-const
;       
; SFR address of long-instruction arch:
;    mp0 = -1,1,0
;    mp1 = 4,3,2
;    mp2 = 14,13,12
;    tbp = 9,7,8
;    acc = 5
;    pcl = 6
;    status = 10
;    bp = 11
;    intc = 75
;       
;       
; use 'tabrdc' instead of 'tabrd'
;       

#pragma translator "holtek-gcc 4.6.4" "3.19" "build 20130711"
; Rebuild 718

ir equ [2]
mp equ [3]
sbp equ [4]
acc equ [5]
bp equ [11]
tblp equ [7]
tbhp equ [9]
status equ [10]
c equ [10].0
ac equ [10].1
z equ [10].2
ov equ [10].3
cz equ [10].6
sc equ [10].7
intc equ [75]

extern ra:byte
extern rb:byte
extern rc:byte
extern rd:byte
extern re:byte
extern rf:byte
extern rg:byte
extern rh:byte
extern _Crom2Prom:near
extern _Crom2PromNext:near

RAMBANK 0 @BITDATASEC, @BITDATASEC1
@HCCINIT	.section 'data'
@HCCINIT0	.section 'data'
@BITDATASEC	 .section 'data'
@BITDATASEC1	 .section 'data'

#pragma debug scope 1 1
	extern __DELAY3:near
	extern __DELAYX3:near
	extern __DELAYX6:near
	extern __DELAYY5:near
	extern __DELAYY3:near
	extern _builtin_holtek_delay_2:byte
___hircc equ [17]
___scc equ [16]
___lxtc equ [19]
public _Drv_SysClockInit
#pragma debug scope 2 1
#line 17 "E:\Project\17.HT66F4560_EVM_V1.0\CODE\HT66F4560_TuYa_FishTank_V1.0\souce\Drv_SysClock.c"
_Drv_SysClockInit .section 'code'
_Drv_SysClockInit proc
#line 21 "E:\Project\17.HT66F4560_EVM_V1.0\CODE\HT66F4560_TuYa_FishTank_V1.0\souce\Drv_SysClock.c"
	mov a,9
	mov [17],a
_L3:
#line 22 "E:\Project\17.HT66F4560_EVM_V1.0\CODE\HT66F4560_TuYa_FishTank_V1.0\souce\Drv_SysClock.c"
	snz [17].1
	jmp _L3
#line 62 "E:\Project\17.HT66F4560_EVM_V1.0\CODE\HT66F4560_TuYa_FishTank_V1.0\souce\Drv_SysClock.c"
	clr [16].2
#line 63 "E:\Project\17.HT66F4560_EVM_V1.0\CODE\HT66F4560_TuYa_FishTank_V1.0\souce\Drv_SysClock.c"
	set [19].0
#line 64 "E:\Project\17.HT66F4560_EVM_V1.0\CODE\HT66F4560_TuYa_FishTank_V1.0\souce\Drv_SysClock.c"
	set [16].0
	ret
_Drv_SysClockInit endp
#line 64 "E:\Project\17.HT66F4560_EVM_V1.0\CODE\HT66F4560_TuYa_FishTank_V1.0\souce\Drv_SysClock.c"
#pragma debug scope 1 1
#pragma debug struct_begin 42 "__scc_bits"
#pragma debug field 21 8 0 1 "__fsiden" ;0,1
#pragma debug field 21 8 0 1 "__fhiden" ;1,1
#pragma debug field 21 8 0 1 "__fss" ;2,1
#pragma debug field 21 8 0 1 "__fhs" ;3,1
#pragma debug field 21 8 0 1 ;4,1
#pragma debug field 21 8 0 1 "__cks0" ;5,1
#pragma debug field 21 8 0 1 "__cks1" ;6,1
#pragma debug field 21 8 0 1 "__cks2" ;7,1
#pragma debug struct_end
#pragma debug union_begin 43 ""
#pragma debug field 2 42 "bits"
#pragma debug field 0 8 "byte"
#pragma debug union_end
#pragma debug variable 43 1 ___scc "__scc" 1
#pragma debug struct_begin 44 "__hircc_bits"
#pragma debug field 21 8 0 1 "__hircen" ;0,1
#pragma debug field 21 8 0 1 "__hircf" ;1,1
#pragma debug field 21 8 0 1 "__hirc0" ;2,1
#pragma debug field 21 8 0 1 "__hirc1" ;3,1
#pragma debug field 21 8 0 4 ;4,4
#pragma debug struct_end
#pragma debug union_begin 45 ""
#pragma debug field 2 44 "bits"
#pragma debug field 0 8 "byte"
#pragma debug union_end
#pragma debug variable 45 1 ___hircc "__hircc" 1
#pragma debug struct_begin 46 "__lxtc_bits"
#pragma debug field 21 8 0 1 "__lxten" ;0,1
#pragma debug field 21 8 0 1 "__lxtf" ;1,1
#pragma debug field 21 8 0 6 ;2,6
#pragma debug struct_end
#pragma debug union_begin 47 ""
#pragma debug field 2 46 "bits"
#pragma debug field 0 8 "byte"
#pragma debug union_end
#pragma debug variable 47 1 ___lxtc "__lxtc" 1

; 
; Generated by holtek-gcc v3.19, Thu Mar 25 17:35:57 2021
; Rebuild 718
; end of file
