# âš¡ NMOS Transistor Characterization: Id vs Vds Analysis

## ğŸ¯ SKY130 PDK SPICE Simulation Workshop

---

<div align="center">

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘                                                            â•‘
â•‘     NMOS DRAIN CURRENT CHARACTERIZATION                   â•‘
â•‘     Using SKY130 Open-Source PDK                          â•‘
â•‘                                                            â•‘
â•‘     Understanding Id-Vds Relationships Through            â•‘
â•‘     SPICE Simulation and Analysis                         â•‘
â•‘                                                            â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

</div>

---

## ğŸ“‹ Table of Contents

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ 1. ğŸ¯ Simulation Objectives                          â”‚
â”‚ 2. ğŸ”¬ NMOS Device Physics Fundamentals               â”‚
â”‚ 3. ğŸ“Š Operating Regions Overview                     â”‚
â”‚ 4. ğŸ”§ SPICE Netlist Construction                     â”‚
â”‚ 5. âš¡ Simulation Execution and Analysis              â”‚
â”‚ 6. ğŸ“ˆ Interpreting Id-Vds Characteristics            â”‚
â”‚ 7. ğŸ’¡ Practical Design Insights                      â”‚
â”‚ 8. ğŸ› ï¸ SKY130 Technology Parameters                   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ¯ Section 1: Simulation Objectives

### Why Characterize NMOS Transistors?

Understanding the Id-Vds relationship is fundamental to digital and analog circuit design. This characterization reveals:

- **Operating region boundaries** (Linear vs Saturation)
- **Current drive capability** at different bias conditions
- **Output resistance** for analog applications
- **Switching behavior** for digital circuits
- **Process variation impact** on performance

### ğŸ“ Learning Outcomes

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘  After completing this simulation, you will understand:  â•‘
â•‘                                                          â•‘
â•‘  âœ“ How to set up SPICE simulations for MOSFET analysis â•‘
â•‘  âœ“ Relationship between Vgs, Vds, and drain current    â•‘
â•‘  âœ“ Distinguishing linear and saturation regions         â•‘
â•‘  âœ“ Using SKY130 PDK models in circuit simulation        â•‘
â•‘  âœ“ Extracting key transistor parameters from curves     â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

---

## ğŸ”¬ Section 2: NMOS Device Physics Fundamentals

### Transistor Structure

```
                    Gate (G)
                       â”‚
              â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”
              â”‚   Gate Oxide    â”‚  â† SiOâ‚‚ dielectric
              â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚  Nâº                           Nâº    â”‚
    â”‚ Source  â†â”€â”€â”€â”€ Channel â”€â”€â”€â”€â†’  Drain  â”‚
    â”‚  (S)         Region           (D)   â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
              P-Substrate (Body)
                       â”‚
                    Bulk (B)
```

### Terminal Definitions

| Terminal | Symbol | Role | Typical Voltage |
|----------|--------|------|-----------------|
| **Gate** | G | Controls channel conductivity | 0V to VDD |
| **Drain** | D | Current collector | 0V to VDD |
| **Source** | S | Current emitter | 0V (reference) |
| **Bulk** | B | Substrate connection | 0V (tied to source) |

---

## ğŸ“Š Section 3: Operating Regions Overview

### Three Operational Modes

An NMOS transistor operates in three distinct regions depending on the gate-source voltage (Vgs) and drain-source voltage (Vds).

#### 1ï¸âƒ£ **Cut-off Region**

```
Condition: Vgs < Vt
Behavior:  Id â‰ˆ 0 (only leakage current)
Channel:   Not formed
Use:       Digital OFF state
```

#### 2ï¸âƒ£ **Linear (Triode) Region**

```
Condition: Vgs > Vt  AND  Vds < (Vgs - Vt)
Behavior:  Id increases with Vds
Channel:   Fully formed, uniform depth
Use:       Switches, resistive loads, transmission gates

Equation:
  Id = Î¼nÂ·CoxÂ·(W/L)Â·[(Vgs - Vt)Â·Vds - VdsÂ²/2]
```

#### 3ï¸âƒ£ **Saturation Region**

```
Condition: Vgs > Vt  AND  Vds â‰¥ (Vgs - Vt)
Behavior:  Id relatively constant with Vds
Channel:   Pinched-off at drain end
Use:       Amplifiers, current sources, digital ON state

Equation:
  Id = (1/2)Â·Î¼nÂ·CoxÂ·(W/L)Â·(Vgs - Vt)Â²Â·(1 + Î»Â·Vds)
```

### Transition Point: Vdsat

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘                                                      â•‘
â•‘  Vdsat = Vgs - Vt                                   â•‘
â•‘                                                      â•‘
â•‘  This voltage marks the boundary between            â•‘
â•‘  linear and saturation regions                      â•‘
â•‘                                                      â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

---

## ğŸ”§ Section 4: SPICE Netlist Construction

### Complete SPICE Netlist Breakdown

Let's analyze the simulation setup shown in your screenshot:

```spice
*Model Description
.param temp=27

*Including sky130 library files
.lib "sky130_fd_pr/models/sky130.lib.spice" tt

*Netlist Description

XM1 Vdd n1 0 0 sky130_fd_pr__nfet_01v8 w=5 l=2

R1 n1 in 55

Vdd vdd 0 1.8V
Vin in 0 1.8V

*simulation commands

.op
.dc Vdd 0 1.8 0.1 Vin 0 1.8 0.2

.control
run
display
setplot dc1
.endc

.end
```

### Netlist Component Analysis

#### ğŸ“Œ **Header and Model Inclusion**

```spice
*Model Description
.param temp=27
```
- Sets simulation temperature to 27Â°C (room temperature)
- Temperature affects mobility and threshold voltage

```spice
.lib "sky130_fd_pr/models/sky130.lib.spice" tt
```
- Includes SKY130 process models
- `tt` = typical-typical corner (nominal process)
- Other corners: `ff` (fast-fast), `ss` (slow-slow), `fs`, `sf`

#### ğŸ”Œ **Device Instantiation**

```spice
XM1 Vdd n1 0 0 sky130_fd_pr__nfet_01v8 w=5 l=2
```

Breaking down the MOSFET declaration:
- `XM1` - Instance name (X prefix for subcircuit)
- `Vdd` - Drain node
- `n1` - Gate node
- `0` - Source node (ground)
- `0` - Bulk node (ground)
- `sky130_fd_pr__nfet_01v8` - Model name (1.8V NMOS)
- `w=5` - Width = 5 Âµm
- `l=2` - Length = 2 Âµm

#### ğŸ”‹ **Voltage Sources**

```spice
Vdd vdd 0 1.8V    â†’ Supply voltage (Drain voltage)
Vin in 0 1.8V     â†’ Input voltage (Gate voltage)
R1 n1 in 55       â†’ 55Î© resistor between gate and input
```

#### âš™ï¸ **Analysis Commands**

```spice
.op                              â†’ Operating point analysis
.dc Vdd 0 1.8 0.1 Vin 0 1.8 0.2 â†’ DC sweep
```

**DC Sweep Parameters:**
- Primary sweep: `Vdd` from 0V to 1.8V in 0.1V steps (Vds)
- Secondary sweep: `Vin` from 0V to 1.8V in 0.2V steps (Vgs)
- This generates a family of Id-Vds curves

---

## âš¡ Section 5: Simulation Execution and Analysis

### Running the Simulation

Based on your terminal screenshot, here's the simulation workflow:

```bash
# Navigate to project directory
cd /sky130CircuitDesignWorkshop/design

# Run SPICE simulation
ngspice day1_nfet_idvds_L2_W5.spice

# ngspice will execute and display results
```

### Expected Terminal Output

```
******
** ngspice-36 : Circuit level simulation program
** The U. C. Berkeley CAD Group
** Copyright 1985-1994, Regents of the University of California.
** Please get your ngspice manual from http://ngspice.sourceforge.net
******

No compatibility mode selected!

Circuit: *model description

Doing analysis at TEMP = 27.000000 and TNOM = 27.000000

Reference value : 0.00000e+00
No. of Data Rows : 190

Title: *model description
Name: dc1 (DC Analysis)
Date: Sun Oct 19 19:54:27 2025
```

### Plotting the Results

```bash
ngspice 1 -> plot -vdd#branch
ngspice 2 -> â–ˆ
```

The `-vdd#branch` command plots the current flowing through the Vdd source, which equals the drain current (Id).

---

## ğŸ“ˆ Section 6: Interpreting Id-Vds Characteristics

### Simulation Output Analysis

<p align="center">
  <img src="day1_img1.png" alt="NMOS Id-Vds Characteristics" width="90%">
</p>

### Understanding the Curve Family

The graph shows **drain current (Id)** vs **drain-source voltage (Vds)** for multiple gate voltages:

```
Id (ÂµA)
  â”‚
400â”‚                                         â•±â”€â”€â”€â”€â”€â”€â”€â”€
   â”‚                                    â•±â”€â”€â”€â”€  Vgs = 1.8V
350â”‚                               â•±â”€â”€â”€â”€
   â”‚                          â•±â”€â”€â”€â”€
300â”‚                     â•±â”€â”€â”€â”€          Vgs = 1.6V
   â”‚                â•±â”€â”€â”€â”€         â•±â”€â”€â”€â”€
250â”‚           â•±â”€â”€â”€â”€         â•±â”€â”€â”€â”€
   â”‚      â•±â”€â”€â”€â”€         â•±â”€â”€â”€â”€      Vgs = 1.4V
200â”‚ â•±â”€â”€â”€â”€         â•±â”€â”€â”€â”€      â•±â”€â”€â”€â”€
   â”‚          â•±â”€â”€â”€â”€      â•±â”€â”€â”€â”€
150â”‚      â•±â”€â”€â”€â”€      â•±â”€â”€â”€â”€           Vgs = 1.2V
   â”‚  â•±â”€â”€â”€â”€      â•±â”€â”€â”€â”€          â•±â”€â”€â”€â”€
100â”‚ â”€â”€â”€â”€      â•±â”€â”€â”€â”€       â•±â”€â”€â”€â”€
   â”‚      â•±â”€â”€â”€â”€       â•±â”€â”€â”€â”€          Vgs = 1.0V
50 â”‚  â•±â”€â”€â”€â”€      â•±â”€â”€â”€â”€          â•±â”€â”€â”€â”€
   â”‚ â”€â”€â”€â”€   â•±â”€â”€â”€â”€          â•±â”€â”€â”€â”€     Vgs = 0.8V
0  â”œâ”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â†’ Vds (V)
   0     0.4    0.8    1.2    1.6    1.8
   
   â””â”€ Linear â”€â”˜â””â”€â”€â”€ Saturation â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Key Observations

#### 1. **Linear Region** (0V < Vds < ~0.6V)

```
Characteristics:
- Id increases linearly with Vds
- Slope depends on Vgs
- Transistor behaves like voltage-controlled resistor
- Both linear and quadratic terms matter
```

#### 2. **Saturation Region** (Vds > Vdsat)

```
Characteristics:
- Id becomes nearly constant (flat curves)
- Slight upward slope due to channel length modulation
- Current determined primarily by Vgs
- Transistor acts as current source
```

#### 3. **Current Levels**

From the simulation output (Vds = 1.8V):

| Vgs | Id (ÂµA) | Region | Notes |
|-----|---------|--------|-------|
| 0.0V | ~0 | Cut-off | Below threshold |
| 0.2V | ~0 | Cut-off | Below threshold |
| 0.4V | ~10 | Weak inversion | Near threshold |
| 0.6V | ~50 | Saturation | Above threshold |
| 0.8V | ~100 | Saturation | Quadratic increase |
| 1.0V | ~150 | Saturation | Strong inversion |
| 1.2V | ~200 | Saturation | Maximum drive |
| 1.4V | ~260 | Saturation | Approaching VDD |
| 1.6V | ~330 | Saturation | Near VDD |
| 1.8V | ~400 | Saturation | At VDD |

---

## ğŸ’¡ Section 7: Practical Design Insights

### Extracting Design Parameters

#### ğŸ¯ **Threshold Voltage (Vt)**

From the curves, Vt can be estimated where Id starts to increase significantly:

```
Vt â‰ˆ 0.4V to 0.5V (typical for SKY130 NMOS)
```

#### ğŸ¯ **Transconductance (gm)**

In saturation region:
```
gm = âˆ‚Id/âˆ‚Vgs = Î¼nÂ·CoxÂ·(W/L)Â·(Vgs - Vt)

At Vgs = 1.8V, Vds = 1.8V:
gm â‰ˆ (400ÂµA - 260ÂµA) / (1.8V - 1.4V) â‰ˆ 350 ÂµS
```

#### ğŸ¯ **Output Resistance (ro)**

Slope of Id-Vds in saturation:
```
ro = âˆ‚Vds/âˆ‚Id â‰ˆ 1/(Î»Â·Id)

From curve: ro â‰ˆ 100-200 kÎ© (typical for long channel)
```

### Design Trade-offs

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘  Parameter Impact on Performance:                      â•‘
â•‘                                                        â•‘
â•‘  W/L Ratio â†‘  â†’  Id â†‘, gm â†‘, Area â†‘                  â•‘
â•‘  Length â†‘    â†’  Id â†“, ro â†‘, matching â†‘               â•‘
â•‘  Vgs â†‘       â†’  Id â†‘, speed â†‘, power â†‘               â•‘
â•‘  Vds â†‘       â†’  Slight Id â†‘, headroom â†“              â•‘
â•‘                                                        â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

---

## ğŸ› ï¸ Section 8: SKY130 Technology Parameters

### NMOS Model: `sky130_fd_pr__nfet_01v8`

Key specifications for the 1.8V NMOS device:

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Technology: 130nm CMOS                             â”‚
â”‚ Gate Oxide: Thin oxide (tox â‰ˆ 4nm)                â”‚
â”‚ Supply Voltage: 1.8V nominal                       â”‚
â”‚ Threshold Voltage: 0.4-0.5V (typical corner)      â”‚
â”‚ Minimum Length: 0.15Âµm                             â”‚
â”‚ Mobility (Î¼n): 400-450 cmÂ²/VÂ·s                    â”‚
â”‚ Cox: ~7 fF/ÂµmÂ²                                     â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Device Sizing Guidelines

For your simulation: **W = 5Âµm, L = 2Âµm**

```
Aspect Ratio = W/L = 5/2 = 2.5

This is a relatively small ratio, resulting in:
âœ“ Moderate drive current (~400ÂµA at Vgs=Vds=1.8V)
âœ“ High output resistance
âœ“ Good matching characteristics
âœ“ Long channel behavior (less short-channel effects)
```

### Process Corners

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘  Corner    Speed    Use Case                      â•‘
â•‘  â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€   â•‘
â•‘  tt        Typical  Nominal analysis              â•‘
â•‘  ff        Fast     Best-case performance         â•‘
â•‘  ss        Slow     Worst-case performance        â•‘
â•‘  fs        Mixed    Slow NMOS, fast PMOS          â•‘
â•‘  sf        Mixed    Fast NMOS, slow PMOS          â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

---

## ğŸ“ Conclusion and Next Steps

### Key Takeaways

```
âœ“ Successfully characterized NMOS Id-Vds relationships
âœ“ Identified linear and saturation operating regions
âœ“ Extracted key parameters: Vt, gm, ro
âœ“ Understood SKY130 PDK model usage in SPICE
âœ“ Interpreted family of curves for different Vgs values
```

### Further Exploration

1. **Vary W/L ratios** - Observe impact on drive current
2. **Process corners** - Simulate ff, ss corners
3. **Temperature sweep** - Analyze thermal effects
4. **AC analysis** - Find transit frequency (fT)
5. **Transient analysis** - Measure switching delays

### Design Applications

- **Digital gates:** Size transistors for target delay
- **Current mirrors:** Match devices for accuracy
- **Amplifiers:** Bias in saturation for gain
- **Switches:** Operate in linear region for low Ron

---

## ğŸ“š References

- SKY130 PDK Documentation: https://skywater-pdk.readthedocs.io
- Ngspice Manual: http://ngspice.sourceforge.net
- MOSFET Theory: Razavi, "Design of Analog CMOS Integrated Circuits"

---

<div align="center">

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘                                                        â•‘
â•‘  ğŸ‰ Lab Complete!                                     â•‘
â•‘                                                        â•‘
â•‘  You've successfully analyzed NMOS characteristics    â•‘
â•‘  using industry-standard SPICE simulation tools       â•‘
â•‘                                                        â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

</div>
