{"vcs1":{"timestamp_begin":1728237586.885944751, "rt":14.16, "ut":13.80, "st":0.76}}
{"vcselab":{"timestamp_begin":1728237601.129214620, "rt":1.31, "ut":0.50, "st":0.20}}
{"link":{"timestamp_begin":1728237602.517297098, "rt":0.53, "ut":0.15, "st":0.33}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728237586.319827605}
{"VCS_COMP_START_TIME": 1728237586.319827605}
{"VCS_COMP_END_TIME": 1728238209.813671266}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 389216}}
{"stitch_vcselab": {"peak_mem": 240272}}
