============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Jan 20 2026  03:32:09 pm
  Module:                 simple_alu
  Library domain:         timing_cond_wcl_slow
    Domain index:         0
    Technology library:   slow 
  Library domain:         timing_cond_wcl_fast
    Domain index:         1
    Technology library:   fast 
  Library domain:         timing_cond_wcl_typical
    Domain index:         2
    Technology library:   typical 
  Operating conditions:   slow 
  Operating conditions:   fast 
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              timing library
============================================================

  Instance      Module     Cell Count  Cell Area  Net Area   Total Area 
------------------------------------------------------------------------
simple_alu                        176      0.000   307.097      307.097 
  I1_INST0  full_adder              1      0.000     0.000        0.000 
  I1_INST1  full_adder_95           1      0.000     0.000        0.000 
  I1_INST2  full_adder_94           1      0.000     0.000        0.000 
  I1_INST3  full_adder_93           1      0.000     0.000        0.000 
  I1_INST4  full_adder_92           1      0.000     0.000        0.000 
  I1_INST5  full_adder_91           1      0.000     0.000        0.000 
  I1_INST6  full_adder_90           1      0.000     0.000        0.000 
  I1_INST7  full_adder_89           1      0.000     0.000        0.000 
  I1_INST8  full_adder_88           1      0.000     0.000        0.000 
  I1_INST9  full_adder_87           1      0.000     0.000        0.000 
  I1_INST10 full_adder_86           1      0.000     0.000        0.000 
  I1_INST11 full_adder_85           1      0.000     0.000        0.000 
  I1_INST12 full_adder_84           1      0.000     0.000        0.000 
  I1_INST13 full_adder_83           1      0.000     0.000        0.000 
  I1_INST14 full_adder_82           1      0.000     0.000        0.000 
  I1_INST15 full_adder_81           1      0.000     0.000        0.000 
  I1_INST16 full_adder_80           1      0.000     0.000        0.000 
  I1_INST17 full_adder_79           1      0.000     0.000        0.000 
  I1_INST18 full_adder_78           1      0.000     0.000        0.000 
  I1_INST19 full_adder_77           1      0.000     0.000        0.000 
  I1_INST20 full_adder_76           1      0.000     0.000        0.000 
  I1_INST21 full_adder_75           1      0.000     0.000        0.000 
  I1_INST22 full_adder_74           1      0.000     0.000        0.000 
  I1_INST23 full_adder_73           1      0.000     0.000        0.000 
  I1_INST24 full_adder_72           1      0.000     0.000        0.000 
  I1_INST25 full_adder_71           1      0.000     0.000        0.000 
  I1_INST26 full_adder_70           1      0.000     0.000        0.000 
  I1_INST27 full_adder_69           1      0.000     0.000        0.000 
  I1_INST28 full_adder_68           1      0.000     0.000        0.000 
  I1_INST29 full_adder_67           1      0.000     0.000        0.000 
  I1_INST30 full_adder_66           1      0.000     0.000        0.000 
  I1_INST31 full_adder_65           1      0.000     0.000        0.000 
