Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib simprims_ver -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o W:/GitHub/TugOfWar/TugOfWarSoundAttempt/TugOfWarGame/ToW_tb_isim_par.exe -prj W:/GitHub/TugOfWar/TugOfWarSoundAttempt/TugOfWarGame/ToW_tb_par.prj work.ToW_tb work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "W:/GitHub/TugOfWar/TugOfWarSoundAttempt/TugOfWarGame/netgen/par/fullTop_timesim.v" into library work
Analyzing Verilog file "W:/GitHub/TugOfWar/TugOfWarSoundAttempt/TugOfWarGame/ToW_tb.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "W:/GitHub/TugOfWar/TugOfWarSoundAttempt/TugOfWarGame/ToW_tb.v" Line 135: Port FTL_Right is not connected to this instance
Completed static elaboration
Fuse Memory Usage: 160812 KB
Fuse CPU Usage: 327 ms
Compiling module X_BUF
Compiling module X_LUT6(INIT=64'b0111111111111111...
Compiling module X_LUT5(INIT=32'b1111111111111111...
Compiling module X_ONE
Compiling module X_CARRY4
Compiling module sffsrce
Compiling module X_SFF
Compiling module X_ZERO
Compiling module X_OPAD
Compiling module X_OBUF
Compiling module X_IPAD
Compiling module X_CKBUF
Compiling module ffsrce
Compiling module X_FF(INIT=1'b1)
Compiling module X_FF
Compiling module X_SRLC16E
Compiling module fullTop
Compiling module ToW_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 191 Verilog Units
Built simulation executable W:/GitHub/TugOfWar/TugOfWarSoundAttempt/TugOfWarGame/ToW_tb_isim_par.exe
Fuse Memory Usage: 168972 KB
Fuse CPU Usage: 2218 ms
