{
  "module_name": "clk-alpha-pll.h",
  "hash_id": "0e5e100c48a61d958eaa987389986870815e409c386a4db91ef8023dc83f195a",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/qcom/clk-alpha-pll.h",
  "human_readable_source": " \n \n\n\n#ifndef __QCOM_CLK_ALPHA_PLL_H__\n#define __QCOM_CLK_ALPHA_PLL_H__\n\n#include <linux/clk-provider.h>\n#include \"clk-regmap.h\"\n\n \nenum {\n\tCLK_ALPHA_PLL_TYPE_DEFAULT,\n\tCLK_ALPHA_PLL_TYPE_HUAYRA,\n\tCLK_ALPHA_PLL_TYPE_BRAMMO,\n\tCLK_ALPHA_PLL_TYPE_FABIA,\n\tCLK_ALPHA_PLL_TYPE_TRION,\n\tCLK_ALPHA_PLL_TYPE_LUCID = CLK_ALPHA_PLL_TYPE_TRION,\n\tCLK_ALPHA_PLL_TYPE_AGERA,\n\tCLK_ALPHA_PLL_TYPE_ZONDA,\n\tCLK_ALPHA_PLL_TYPE_LUCID_EVO,\n\tCLK_ALPHA_PLL_TYPE_LUCID_OLE,\n\tCLK_ALPHA_PLL_TYPE_RIVIAN_EVO,\n\tCLK_ALPHA_PLL_TYPE_DEFAULT_EVO,\n\tCLK_ALPHA_PLL_TYPE_BRAMMO_EVO,\n\tCLK_ALPHA_PLL_TYPE_STROMER,\n\tCLK_ALPHA_PLL_TYPE_STROMER_PLUS,\n\tCLK_ALPHA_PLL_TYPE_MAX,\n};\n\nenum {\n\tPLL_OFF_L_VAL,\n\tPLL_OFF_CAL_L_VAL,\n\tPLL_OFF_ALPHA_VAL,\n\tPLL_OFF_ALPHA_VAL_U,\n\tPLL_OFF_USER_CTL,\n\tPLL_OFF_USER_CTL_U,\n\tPLL_OFF_USER_CTL_U1,\n\tPLL_OFF_CONFIG_CTL,\n\tPLL_OFF_CONFIG_CTL_U,\n\tPLL_OFF_CONFIG_CTL_U1,\n\tPLL_OFF_TEST_CTL,\n\tPLL_OFF_TEST_CTL_U,\n\tPLL_OFF_TEST_CTL_U1,\n\tPLL_OFF_TEST_CTL_U2,\n\tPLL_OFF_STATE,\n\tPLL_OFF_STATUS,\n\tPLL_OFF_OPMODE,\n\tPLL_OFF_FRAC,\n\tPLL_OFF_CAL_VAL,\n\tPLL_OFF_MAX_REGS\n};\n\nextern const u8 clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_MAX][PLL_OFF_MAX_REGS];\n\nstruct pll_vco {\n\tunsigned long min_freq;\n\tunsigned long max_freq;\n\tu32 val;\n};\n\n#define VCO(a, b, c) { \\\n\t.val = a,\\\n\t.min_freq = b,\\\n\t.max_freq = c,\\\n}\n\n \nstruct clk_alpha_pll {\n\tu32 offset;\n\tconst u8 *regs;\n\n\tconst struct pll_vco *vco_table;\n\tsize_t num_vco;\n#define SUPPORTS_OFFLINE_REQ\t\tBIT(0)\n#define SUPPORTS_FSM_MODE\t\tBIT(2)\n#define SUPPORTS_DYNAMIC_UPDATE\tBIT(3)\n#define SUPPORTS_FSM_LEGACY_MODE\tBIT(4)\n\tu8 flags;\n\n\tstruct clk_regmap clkr;\n};\n\n \nstruct clk_alpha_pll_postdiv {\n\tu32 offset;\n\tu8 width;\n\tconst u8 *regs;\n\n\tstruct clk_regmap clkr;\n\tint post_div_shift;\n\tconst struct clk_div_table *post_div_table;\n\tsize_t num_post_div;\n};\n\nstruct alpha_pll_config {\n\tu32 l;\n\tu32 alpha;\n\tu32 alpha_hi;\n\tu32 config_ctl_val;\n\tu32 config_ctl_hi_val;\n\tu32 config_ctl_hi1_val;\n\tu32 user_ctl_val;\n\tu32 user_ctl_hi_val;\n\tu32 user_ctl_hi1_val;\n\tu32 test_ctl_val;\n\tu32 test_ctl_mask;\n\tu32 test_ctl_hi_val;\n\tu32 test_ctl_hi_mask;\n\tu32 test_ctl_hi1_val;\n\tu32 test_ctl_hi2_val;\n\tu32 main_output_mask;\n\tu32 aux_output_mask;\n\tu32 aux2_output_mask;\n\tu32 early_output_mask;\n\tu32 alpha_en_mask;\n\tu32 alpha_mode_mask;\n\tu32 pre_div_val;\n\tu32 pre_div_mask;\n\tu32 post_div_val;\n\tu32 post_div_mask;\n\tu32 vco_val;\n\tu32 vco_mask;\n\tu32 status_val;\n\tu32 status_mask;\n\tu32 lock_det;\n};\n\nextern const struct clk_ops clk_alpha_pll_ops;\nextern const struct clk_ops clk_alpha_pll_fixed_ops;\nextern const struct clk_ops clk_alpha_pll_hwfsm_ops;\nextern const struct clk_ops clk_alpha_pll_postdiv_ops;\nextern const struct clk_ops clk_alpha_pll_huayra_ops;\nextern const struct clk_ops clk_alpha_pll_postdiv_ro_ops;\nextern const struct clk_ops clk_alpha_pll_stromer_ops;\nextern const struct clk_ops clk_alpha_pll_stromer_plus_ops;\n\nextern const struct clk_ops clk_alpha_pll_fabia_ops;\nextern const struct clk_ops clk_alpha_pll_fixed_fabia_ops;\nextern const struct clk_ops clk_alpha_pll_postdiv_fabia_ops;\n\nextern const struct clk_ops clk_alpha_pll_trion_ops;\nextern const struct clk_ops clk_alpha_pll_fixed_trion_ops;\nextern const struct clk_ops clk_alpha_pll_postdiv_trion_ops;\n\nextern const struct clk_ops clk_alpha_pll_lucid_ops;\n#define clk_alpha_pll_fixed_lucid_ops clk_alpha_pll_fixed_trion_ops\nextern const struct clk_ops clk_alpha_pll_postdiv_lucid_ops;\nextern const struct clk_ops clk_alpha_pll_agera_ops;\n\nextern const struct clk_ops clk_alpha_pll_lucid_5lpe_ops;\nextern const struct clk_ops clk_alpha_pll_fixed_lucid_5lpe_ops;\nextern const struct clk_ops clk_alpha_pll_postdiv_lucid_5lpe_ops;\n\nextern const struct clk_ops clk_alpha_pll_zonda_ops;\n#define clk_alpha_pll_postdiv_zonda_ops clk_alpha_pll_postdiv_fabia_ops\n\nextern const struct clk_ops clk_alpha_pll_lucid_evo_ops;\nextern const struct clk_ops clk_alpha_pll_reset_lucid_evo_ops;\n#define clk_alpha_pll_reset_lucid_ole_ops clk_alpha_pll_reset_lucid_evo_ops\nextern const struct clk_ops clk_alpha_pll_fixed_lucid_evo_ops;\n#define clk_alpha_pll_fixed_lucid_ole_ops clk_alpha_pll_fixed_lucid_evo_ops\nextern const struct clk_ops clk_alpha_pll_postdiv_lucid_evo_ops;\n#define clk_alpha_pll_postdiv_lucid_ole_ops clk_alpha_pll_postdiv_lucid_evo_ops\n\nextern const struct clk_ops clk_alpha_pll_rivian_evo_ops;\n#define clk_alpha_pll_postdiv_rivian_evo_ops clk_alpha_pll_postdiv_fabia_ops\n\nvoid clk_alpha_pll_configure(struct clk_alpha_pll *pll, struct regmap *regmap,\n\t\t\t     const struct alpha_pll_config *config);\nvoid clk_fabia_pll_configure(struct clk_alpha_pll *pll, struct regmap *regmap,\n\t\t\t\tconst struct alpha_pll_config *config);\nvoid clk_trion_pll_configure(struct clk_alpha_pll *pll, struct regmap *regmap,\n\t\t\t     const struct alpha_pll_config *config);\nvoid clk_agera_pll_configure(struct clk_alpha_pll *pll, struct regmap *regmap,\n\t\t\t\tconst struct alpha_pll_config *config);\n#define clk_lucid_pll_configure(pll, regmap, config) \\\n\tclk_trion_pll_configure(pll, regmap, config)\n\nvoid clk_zonda_pll_configure(struct clk_alpha_pll *pll, struct regmap *regmap,\n\t\t\t     const struct alpha_pll_config *config);\nvoid clk_lucid_evo_pll_configure(struct clk_alpha_pll *pll, struct regmap *regmap,\n\t\t\t\t const struct alpha_pll_config *config);\nvoid clk_rivian_evo_pll_configure(struct clk_alpha_pll *pll, struct regmap *regmap,\n\t\t\t\t  const struct alpha_pll_config *config);\nvoid clk_stromer_pll_configure(struct clk_alpha_pll *pll, struct regmap *regmap,\n\t\t\t       const struct alpha_pll_config *config);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}