<stg><name>make_cube_faces</name>


<trans_list>

<trans id="392" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="5" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="14" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="35" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="32">
<![CDATA[
:0  %d_0_idx = alloca i64

]]></Node>
<StgValue><ssdm name="d_0_idx"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %wright_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %wright) nounwind

]]></Node>
<StgValue><ssdm name="wright_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %wleft_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %wleft) nounwind

]]></Node>
<StgValue><ssdm name="wleft_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %right_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %right_r) nounwind

]]></Node>
<StgValue><ssdm name="right_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %left_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %left_r) nounwind

]]></Node>
<StgValue><ssdm name="left_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="64">
<![CDATA[
:37  %faces = alloca [6 x i32], align 16

]]></Node>
<StgValue><ssdm name="faces"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="64">
<![CDATA[
:38  %tiles = alloca [6 x i32], align 16

]]></Node>
<StgValue><ssdm name="tiles"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %faces_addr = getelementptr inbounds [6 x i32]* %faces, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="faces_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:40  store i32 %left_read, i32* %faces_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %faces_addr_1 = getelementptr inbounds [6 x i32]* %faces, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="faces_addr_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:42  store i32 %right_read, i32* %faces_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %tiles_addr = getelementptr inbounds [6 x i32]* %tiles, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="tiles_addr"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:52  store i32 %wleft_read, i32* %tiles_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53  %tiles_addr_1 = getelementptr inbounds [6 x i32]* %tiles, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="tiles_addr_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:54  store i32 %wright_read, i32* %tiles_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:63  store i64 0, i64* %d_0_idx

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %wbottom_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %wbottom) nounwind

]]></Node>
<StgValue><ssdm name="wbottom_read"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %wtop_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %wtop) nounwind

]]></Node>
<StgValue><ssdm name="wtop_read"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %bottom_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %bottom) nounwind

]]></Node>
<StgValue><ssdm name="bottom_read"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %top_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %top) nounwind

]]></Node>
<StgValue><ssdm name="top_read"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %faces_addr_2 = getelementptr inbounds [6 x i32]* %faces, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="faces_addr_2"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:44  store i32 %top_read, i32* %faces_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %faces_addr_3 = getelementptr inbounds [6 x i32]* %faces, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="faces_addr_3"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:46  store i32 %bottom_read, i32* %faces_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55  %tiles_addr_2 = getelementptr inbounds [6 x i32]* %tiles, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="tiles_addr_2"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:56  store i32 %wtop_read, i32* %tiles_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57  %tiles_addr_3 = getelementptr inbounds [6 x i32]* %tiles, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="tiles_addr_3"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:58  store i32 %wbottom_read, i32* %tiles_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([1000 x float]* %data) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([24 x float]* %ao) nounwind, !map !19

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([24 x float]* %light) nounwind, !map !26

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %left_r) nounwind, !map !30

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 %right_r) nounwind, !map !36

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32 %top) nounwind, !map !40

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32 %bottom) nounwind, !map !44

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32 %front) nounwind, !map !48

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i32 %back) nounwind, !map !52

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap(i32 %wleft) nounwind, !map !56

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap(i32 %wright) nounwind, !map !60

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap(i32 %wtop) nounwind, !map !64

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap(i32 %wbottom) nounwind, !map !68

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecBitsMap(i32 %wfront) nounwind, !map !72

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecBitsMap(i32 %wback) nounwind, !map !76

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecBitsMap(float %x) nounwind, !map !80

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecBitsMap(float %y) nounwind, !map !84

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecBitsMap(float %z) nounwind, !map !88

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecBitsMap(float %n) nounwind, !map !92

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @make_cube_faces_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %n_read = call float @_ssdm_op_Read.ap_auto.float(float %n) nounwind

]]></Node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %z_read = call float @_ssdm_op_Read.ap_auto.float(float %z) nounwind

]]></Node>
<StgValue><ssdm name="z_read"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %y_read = call float @_ssdm_op_Read.ap_auto.float(float %y) nounwind

]]></Node>
<StgValue><ssdm name="y_read"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %x_read = call float @_ssdm_op_Read.ap_auto.float(float %x) nounwind

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %wback_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %wback) nounwind

]]></Node>
<StgValue><ssdm name="wback_read"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %wfront_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %wfront) nounwind

]]></Node>
<StgValue><ssdm name="wfront_read"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %back_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %back) nounwind

]]></Node>
<StgValue><ssdm name="back_read"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %front_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %front) nounwind

]]></Node>
<StgValue><ssdm name="front_read"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %faces_addr_4 = getelementptr inbounds [6 x i32]* %faces, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="faces_addr_4"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:48  store i32 %front_read, i32* %faces_addr_4, align 16

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %faces_addr_5 = getelementptr inbounds [6 x i32]* %faces, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="faces_addr_5"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:50  store i32 %back_read, i32* %faces_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59  %tiles_addr_4 = getelementptr inbounds [6 x i32]* %tiles, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="tiles_addr_4"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:60  store i32 %wfront_read, i32* %tiles_addr_4, align 16

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61  %tiles_addr_5 = getelementptr inbounds [6 x i32]* %tiles, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="tiles_addr_5"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:62  store i32 %wback_read, i32* %tiles_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
:64  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.loopexit:0  %i_0 = phi i3 [ 0, %0 ], [ %i, %.loopexit.backedge ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:1  %icmp_ln60 = icmp eq i3 %i_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln60"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:3  %i = add i3 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln60, label %4, label %1

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="3">
<![CDATA[
:0  %zext_ln61 = zext i3 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln61"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %faces_addr_6 = getelementptr inbounds [6 x i32]* %faces, i64 0, i64 %zext_ln61

]]></Node>
<StgValue><ssdm name="faces_addr_6"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="3">
<![CDATA[
:20  %faces_load = load i32* %faces_addr_6, align 4

]]></Node>
<StgValue><ssdm name="faces_load"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln81"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:1  %tmp_16 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="7" op_0_bw="6">
<![CDATA[
:2  %zext_ln68 = zext i6 %tmp_16 to i7

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
:3  %tmp_17 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="7" op_0_bw="4">
<![CDATA[
:4  %zext_ln68_1 = zext i4 %tmp_17 to i7

]]></Node>
<StgValue><ssdm name="zext_ln68_1"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %sub_ln68 = sub i7 %zext_ln68, %zext_ln68_1

]]></Node>
<StgValue><ssdm name="sub_ln68"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
:6  %tmp_18 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="5">
<![CDATA[
:7  %zext_ln69_2 = zext i5 %tmp_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln69_2"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="33" op_0_bw="5">
<![CDATA[
:8  %zext_ln66 = zext i5 %tmp_18 to i33

]]></Node>
<StgValue><ssdm name="zext_ln66"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %ao_addr = getelementptr [24 x float]* %ao, i64 0, i64 %zext_ln69_2

]]></Node>
<StgValue><ssdm name="ao_addr"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:10  %or_ln66_2 = or i5 %tmp_18, 3

]]></Node>
<StgValue><ssdm name="or_ln66_2"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="5">
<![CDATA[
:11  %tmp_19 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln66_2)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %ao_addr_1 = getelementptr [24 x float]* %ao, i64 0, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="ao_addr_1"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:13  %or_ln66_3 = or i5 %tmp_18, 1

]]></Node>
<StgValue><ssdm name="or_ln66_3"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="5">
<![CDATA[
:14  %tmp_20 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln66_3)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %ao_addr_2 = getelementptr [24 x float]* %ao, i64 0, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="ao_addr_2"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:16  %or_ln66_4 = or i5 %tmp_18, 2

]]></Node>
<StgValue><ssdm name="or_ln66_4"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="5">
<![CDATA[
:17  %tmp_21 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln66_4)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %ao_addr_3 = getelementptr [24 x float]* %ao, i64 0, i64 %tmp_21

]]></Node>
<StgValue><ssdm name="ao_addr_3"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="3">
<![CDATA[
:20  %faces_load = load i32* %faces_addr_6, align 4

]]></Node>
<StgValue><ssdm name="faces_load"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %icmp_ln61 = icmp eq i32 %faces_load, 0

]]></Node>
<StgValue><ssdm name="icmp_ln61"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:22  br i1 %icmp_ln61, label %.loopexit.backedge, label %2

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %tiles_addr_6 = getelementptr inbounds [6 x i32]* %tiles, i64 0, i64 %zext_ln61

]]></Node>
<StgValue><ssdm name="tiles_addr_6"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="3">
<![CDATA[
:2  %tiles_load = load i32* %tiles_addr_6, align 4

]]></Node>
<StgValue><ssdm name="tiles_load"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="5">
<![CDATA[
:22  %ao_load = load float* %ao_addr, align 4

]]></Node>
<StgValue><ssdm name="ao_load"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="5">
<![CDATA[
:23  %ao_load_1 = load float* %ao_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ao_load_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="135" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="3">
<![CDATA[
:2  %tiles_load = load i32* %tiles_addr_6, align 4

]]></Node>
<StgValue><ssdm name="tiles_load"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tiles_load, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="4" op_0_bw="32">
<![CDATA[
:4  %trunc_ln64 = trunc i32 %tiles_load to i4

]]></Node>
<StgValue><ssdm name="trunc_ln64"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="28" op_2_bw="4">
<![CDATA[
:5  %p_and_f = call i32 @_ssdm_op_BitConcatenate.i32.i28.i4(i28 0, i4 %trunc_ln64)

]]></Node>
<StgValue><ssdm name="p_and_f"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %sub_ln64 = sub i32 0, %tiles_load

]]></Node>
<StgValue><ssdm name="sub_ln64"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="4" op_0_bw="32">
<![CDATA[
:7  %trunc_ln64_1 = trunc i32 %sub_ln64 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln64_1"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="28" op_2_bw="4">
<![CDATA[
:8  %p_and_t = call i32 @_ssdm_op_BitConcatenate.i32.i28.i4(i28 0, i4 %trunc_ln64_1)

]]></Node>
<StgValue><ssdm name="p_and_t"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %sub_ln64_1 = sub i32 0, %p_and_t

]]></Node>
<StgValue><ssdm name="sub_ln64_1"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %select_ln64 = select i1 %tmp_22, i32 %sub_ln64_1, i32 %p_and_f

]]></Node>
<StgValue><ssdm name="select_ln64"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %tmp_23 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %sub_ln64, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="29" op_0_bw="28">
<![CDATA[
:14  %zext_ln65 = zext i28 %tmp_23 to i29

]]></Node>
<StgValue><ssdm name="zext_ln65"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:15  %sub_ln65 = sub i29 0, %zext_ln65

]]></Node>
<StgValue><ssdm name="sub_ln65"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16  %tmp_24 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %tiles_load, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="29" op_0_bw="28">
<![CDATA[
:17  %zext_ln65_1 = zext i28 %tmp_24 to i29

]]></Node>
<StgValue><ssdm name="zext_ln65_1"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
:18  %select_ln65 = select i1 %tmp_22, i29 %sub_ln65, i29 %zext_ln65_1

]]></Node>
<StgValue><ssdm name="select_ln65"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="5">
<![CDATA[
:22  %ao_load = load float* %ao_addr, align 4

]]></Node>
<StgValue><ssdm name="ao_load"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="5">
<![CDATA[
:23  %ao_load_1 = load float* %ao_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ao_load_1"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="5">
<![CDATA[
:25  %ao_load_2 = load float* %ao_addr_2, align 4

]]></Node>
<StgValue><ssdm name="ao_load_2"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="5">
<![CDATA[
:26  %ao_load_3 = load float* %ao_addr_3, align 4

]]></Node>
<StgValue><ssdm name="ao_load_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="154" st_id="7" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32">
<![CDATA[
:11  %tmp = sitofp i32 %select_ln64 to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="29">
<![CDATA[
:19  %sext_ln65 = sext i29 %select_ln65 to i32

]]></Node>
<StgValue><ssdm name="sext_ln65"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32">
<![CDATA[
:20  %tmp_1 = sitofp i32 %sext_ln65 to float

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_2 = fadd float %ao_load, %ao_load_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="5">
<![CDATA[
:25  %ao_load_2 = load float* %ao_addr_2, align 4

]]></Node>
<StgValue><ssdm name="ao_load_2"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="5">
<![CDATA[
:26  %ao_load_3 = load float* %ao_addr_3, align 4

]]></Node>
<StgValue><ssdm name="ao_load_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="160" st_id="8" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32">
<![CDATA[
:11  %tmp = sitofp i32 %select_ln64 to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32">
<![CDATA[
:20  %tmp_1 = sitofp i32 %sext_ln65 to float

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_2 = fadd float %ao_load, %ao_load_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_3 = fadd float %ao_load_2, %ao_load_3

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="164" st_id="9" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32">
<![CDATA[
:11  %tmp = sitofp i32 %select_ln64 to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32">
<![CDATA[
:20  %tmp_1 = sitofp i32 %sext_ln65 to float

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_2 = fadd float %ao_load, %ao_load_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_3 = fadd float %ao_load_2, %ao_load_3

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="168" st_id="10" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32">
<![CDATA[
:11  %tmp = sitofp i32 %select_ln64 to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32">
<![CDATA[
:20  %tmp_1 = sitofp i32 %sext_ln65 to float

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_2 = fadd float %ao_load, %ao_load_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_3 = fadd float %ao_load_2, %ao_load_3

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="172" st_id="11" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %du = fmul float %tmp, 6.250000e-02

]]></Node>
<StgValue><ssdm name="du"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %dv = fmul float %tmp_1, 6.250000e-02

]]></Node>
<StgValue><ssdm name="dv"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_3 = fadd float %ao_load_2, %ao_load_3

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="175" st_id="12" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %du = fmul float %tmp, 6.250000e-02

]]></Node>
<StgValue><ssdm name="du"/></StgValue>
</operation>

<operation id="176" st_id="12" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %dv = fmul float %tmp_1, 6.250000e-02

]]></Node>
<StgValue><ssdm name="dv"/></StgValue>
</operation>

<operation id="177" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32">
<![CDATA[
:28  %bitcast_ln66 = bitcast float %tmp_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln66"/></StgValue>
</operation>

<operation id="178" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:29  %tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln66, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="179" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="23" op_0_bw="32">
<![CDATA[
:30  %trunc_ln66 = trunc i32 %bitcast_ln66 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln66"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32">
<![CDATA[
:31  %bitcast_ln66_1 = bitcast float %tmp_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln66_1"/></StgValue>
</operation>

<operation id="181" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:32  %tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln66_1, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="182" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="23" op_0_bw="32">
<![CDATA[
:33  %trunc_ln66_1 = trunc i32 %bitcast_ln66_1 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln66_1"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:34  %icmp_ln66 = icmp ne i8 %tmp_4, -1

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="184" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:35  %icmp_ln66_1 = icmp eq i23 %trunc_ln66, 0

]]></Node>
<StgValue><ssdm name="icmp_ln66_1"/></StgValue>
</operation>

<operation id="185" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:37  %icmp_ln66_2 = icmp ne i8 %tmp_10, -1

]]></Node>
<StgValue><ssdm name="icmp_ln66_2"/></StgValue>
</operation>

<operation id="186" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:38  %icmp_ln66_3 = icmp eq i23 %trunc_ln66_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln66_3"/></StgValue>
</operation>

<operation id="187" st_id="12" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_12 = fcmp ogt float %tmp_2, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="188" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %normals_0_addr = getelementptr [6 x float]* @normals_0, i64 0, i64 %zext_ln61

]]></Node>
<StgValue><ssdm name="normals_0_addr"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="3">
<![CDATA[
:44  %normals_0_load = load float* %normals_0_addr, align 4

]]></Node>
<StgValue><ssdm name="normals_0_load"/></StgValue>
</operation>

<operation id="190" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %normals_1_addr = getelementptr [6 x float]* @normals_1, i64 0, i64 %zext_ln61

]]></Node>
<StgValue><ssdm name="normals_1_addr"/></StgValue>
</operation>

<operation id="191" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="3">
<![CDATA[
:46  %normals_1_load = load float* %normals_1_addr, align 4

]]></Node>
<StgValue><ssdm name="normals_1_load"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %normals_2_addr = getelementptr [6 x float]* @normals_2, i64 0, i64 %zext_ln61

]]></Node>
<StgValue><ssdm name="normals_2_addr"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="3">
<![CDATA[
:48  %normals_2_load = load float* %normals_2_addr, align 4

]]></Node>
<StgValue><ssdm name="normals_2_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="194" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %d_0_idx_load = load i64* %d_0_idx

]]></Node>
<StgValue><ssdm name="d_0_idx_load"/></StgValue>
</operation>

<operation id="195" st_id="13" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %du = fmul float %tmp, 6.250000e-02

]]></Node>
<StgValue><ssdm name="du"/></StgValue>
</operation>

<operation id="196" st_id="13" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %dv = fmul float %tmp_1, 6.250000e-02

]]></Node>
<StgValue><ssdm name="dv"/></StgValue>
</operation>

<operation id="197" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:36  %or_ln66 = or i1 %icmp_ln66_1, %icmp_ln66

]]></Node>
<StgValue><ssdm name="or_ln66"/></StgValue>
</operation>

<operation id="198" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:39  %or_ln66_1 = or i1 %icmp_ln66_3, %icmp_ln66_2

]]></Node>
<StgValue><ssdm name="or_ln66_1"/></StgValue>
</operation>

<operation id="199" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:40  %and_ln66 = and i1 %or_ln66, %or_ln66_1

]]></Node>
<StgValue><ssdm name="and_ln66"/></StgValue>
</operation>

<operation id="200" st_id="13" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_12 = fcmp ogt float %tmp_2, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="201" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:42  %and_ln66_1 = and i1 %and_ln66, %tmp_12

]]></Node>
<StgValue><ssdm name="and_ln66_1"/></StgValue>
</operation>

<operation id="202" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="3">
<![CDATA[
:44  %normals_0_load = load float* %normals_0_addr, align 4

]]></Node>
<StgValue><ssdm name="normals_0_load"/></StgValue>
</operation>

<operation id="203" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="3">
<![CDATA[
:46  %normals_1_load = load float* %normals_1_addr, align 4

]]></Node>
<StgValue><ssdm name="normals_1_load"/></StgValue>
</operation>

<operation id="204" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="3">
<![CDATA[
:48  %normals_2_load = load float* %normals_2_addr, align 4

]]></Node>
<StgValue><ssdm name="normals_2_load"/></StgValue>
</operation>

<operation id="205" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:49  %add_ln67 = add i64 60, %d_0_idx_load

]]></Node>
<StgValue><ssdm name="add_ln67"/></StgValue>
</operation>

<operation id="206" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="11" op_0_bw="64">
<![CDATA[
:50  %trunc_ln60 = trunc i64 %d_0_idx_load to i11

]]></Node>
<StgValue><ssdm name="trunc_ln60"/></StgValue>
</operation>

<operation id="207" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:51  %add_ln70 = add i11 2, %trunc_ln60

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>

<operation id="208" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:52  %add_ln71 = add i11 3, %trunc_ln60

]]></Node>
<StgValue><ssdm name="add_ln71"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:53  %add_ln72 = add i11 4, %trunc_ln60

]]></Node>
<StgValue><ssdm name="add_ln72"/></StgValue>
</operation>

<operation id="210" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:54  %add_ln73 = add i11 5, %trunc_ln60

]]></Node>
<StgValue><ssdm name="add_ln73"/></StgValue>
</operation>

<operation id="211" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:55  %add_ln74 = add i11 6, %trunc_ln60

]]></Node>
<StgValue><ssdm name="add_ln74"/></StgValue>
</operation>

<operation id="212" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:56  %add_ln75 = add i11 7, %trunc_ln60

]]></Node>
<StgValue><ssdm name="add_ln75"/></StgValue>
</operation>

<operation id="213" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:57  %add_ln76 = add i11 8, %trunc_ln60

]]></Node>
<StgValue><ssdm name="add_ln76"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:58  %add_ln77 = add i11 9, %trunc_ln60

]]></Node>
<StgValue><ssdm name="add_ln77"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
:59  br label %3

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="216" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0  %d_1_rec = phi i6 [ 0, %2 ], [ %add_ln78, %_ifconv ]

]]></Node>
<StgValue><ssdm name="d_1_rec"/></StgValue>
</operation>

<operation id="217" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1  %v_0 = phi i3 [ 0, %2 ], [ %v, %_ifconv ]

]]></Node>
<StgValue><ssdm name="v_0"/></StgValue>
</operation>

<operation id="218" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="11" op_0_bw="6">
<![CDATA[
:2  %d_1_rec_cast = zext i6 %d_1_rec to i11

]]></Node>
<StgValue><ssdm name="d_1_rec_cast"/></StgValue>
</operation>

<operation id="219" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %d_0_idx9 = add i11 %trunc_ln60, %d_1_rec_cast

]]></Node>
<StgValue><ssdm name="d_0_idx9"/></StgValue>
</operation>

<operation id="220" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="11">
<![CDATA[
:4  %d_0_idx9_cast = zext i11 %d_0_idx9 to i64

]]></Node>
<StgValue><ssdm name="d_0_idx9_cast"/></StgValue>
</operation>

<operation id="221" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %data_addr = getelementptr [1000 x float]* %data, i64 0, i64 %d_0_idx9_cast

]]></Node>
<StgValue><ssdm name="data_addr"/></StgValue>
</operation>

<operation id="222" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6  %icmp_ln67 = icmp eq i3 %v_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln67"/></StgValue>
</operation>

<operation id="223" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="224" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:8  %v = add i3 %v_0, 1

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="225" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln67, label %.loopexit.loopexit, label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="226" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="7" op_0_bw="3">
<![CDATA[
_ifconv:0  %zext_ln68_2 = zext i3 %v_0 to i7

]]></Node>
<StgValue><ssdm name="zext_ln68_2"/></StgValue>
</operation>

<operation id="227" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:1  %add_ln68 = add i7 %sub_ln68, %zext_ln68_2

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="228" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:2  %sext_ln68 = sext i7 %add_ln68 to i64

]]></Node>
<StgValue><ssdm name="sext_ln68"/></StgValue>
</operation>

<operation id="229" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln67" val="0"/>
<literal name="and_ln66_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:3  %flipped_addr = getelementptr [36 x float]* @flipped, i64 0, i64 %sext_ln68

]]></Node>
<StgValue><ssdm name="flipped_addr"/></StgValue>
</operation>

<operation id="230" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln67" val="0"/>
<literal name="and_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:4  %indices_addr = getelementptr [36 x float]* @indices, i64 0, i64 %sext_ln68

]]></Node>
<StgValue><ssdm name="indices_addr"/></StgValue>
</operation>

<operation id="231" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln67" val="0"/>
<literal name="and_ln66_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:5  %flipped_load = load float* %flipped_addr, align 4

]]></Node>
<StgValue><ssdm name="flipped_load"/></StgValue>
</operation>

<operation id="232" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln67" val="0"/>
<literal name="and_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:6  %indices_load = load float* %indices_addr, align 4

]]></Node>
<StgValue><ssdm name="indices_load"/></StgValue>
</operation>

<operation id="233" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:56  %or_ln69 = or i6 %d_1_rec, 1

]]></Node>
<StgValue><ssdm name="or_ln69"/></StgValue>
</operation>

<operation id="234" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="11" op_0_bw="6">
<![CDATA[
_ifconv:57  %zext_ln69 = zext i6 %or_ln69 to i11

]]></Node>
<StgValue><ssdm name="zext_ln69"/></StgValue>
</operation>

<operation id="235" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:58  %add_ln69 = add i11 %zext_ln69, %trunc_ln60

]]></Node>
<StgValue><ssdm name="add_ln69"/></StgValue>
</operation>

<operation id="236" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:65  %add_ln70_1 = add i11 %d_1_rec_cast, %add_ln70

]]></Node>
<StgValue><ssdm name="add_ln70_1"/></StgValue>
</operation>

<operation id="237" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:72  %add_ln71_1 = add i11 %d_1_rec_cast, %add_ln71

]]></Node>
<StgValue><ssdm name="add_ln71_1"/></StgValue>
</operation>

<operation id="238" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:76  %add_ln72_1 = add i11 %d_1_rec_cast, %add_ln72

]]></Node>
<StgValue><ssdm name="add_ln72_1"/></StgValue>
</operation>

<operation id="239" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:80  %add_ln73_1 = add i11 %d_1_rec_cast, %add_ln73

]]></Node>
<StgValue><ssdm name="add_ln73_1"/></StgValue>
</operation>

<operation id="240" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:84  %add_ln74_1 = add i11 %d_1_rec_cast, %add_ln74

]]></Node>
<StgValue><ssdm name="add_ln74_1"/></StgValue>
</operation>

<operation id="241" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:102  %add_ln75_1 = add i11 %d_1_rec_cast, %add_ln75

]]></Node>
<StgValue><ssdm name="add_ln75_1"/></StgValue>
</operation>

<operation id="242" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:120  %add_ln76_1 = add i11 %d_1_rec_cast, %add_ln76

]]></Node>
<StgValue><ssdm name="add_ln76_1"/></StgValue>
</operation>

<operation id="243" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:125  %add_ln77_1 = add i11 %d_1_rec_cast, %add_ln77

]]></Node>
<StgValue><ssdm name="add_ln77_1"/></StgValue>
</operation>

<operation id="244" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:130  %add_ln78 = add i6 10, %d_1_rec

]]></Node>
<StgValue><ssdm name="add_ln78"/></StgValue>
</operation>

<operation id="245" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="64">
<![CDATA[
.loopexit.loopexit:0  store i64 %add_ln67, i64* %d_0_idx

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="246" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:1  br label %.loopexit.backedge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="247" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.backedge:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="248" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln66_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:5  %flipped_load = load float* %flipped_addr, align 4

]]></Node>
<StgValue><ssdm name="flipped_load"/></StgValue>
</operation>

<operation id="249" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln66_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:6  %indices_load = load float* %indices_addr, align 4

]]></Node>
<StgValue><ssdm name="indices_load"/></StgValue>
</operation>

<operation id="250" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:7  %select_ln66 = select i1 %and_ln66_1, float %flipped_load, float %indices_load

]]></Node>
<StgValue><ssdm name="select_ln66"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="251" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:8  %p_Val2_s = bitcast float %select_ln66 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="252" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:9  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="253" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:10  %tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="254" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:11  %tmp_V_1 = trunc i32 %p_Val2_s to i23

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="255" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
_ifconv:12  %mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_1, i1 false)

]]></Node>
<StgValue><ssdm name="mantissa_V"/></StgValue>
</operation>

<operation id="256" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="79" op_0_bw="25">
<![CDATA[
_ifconv:13  %zext_ln682 = zext i25 %mantissa_V to i79

]]></Node>
<StgValue><ssdm name="zext_ln682"/></StgValue>
</operation>

<operation id="257" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:14  %zext_ln339 = zext i8 %tmp_V to i9

]]></Node>
<StgValue><ssdm name="zext_ln339"/></StgValue>
</operation>

<operation id="258" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:15  %add_ln339 = add i9 -127, %zext_ln339

]]></Node>
<StgValue><ssdm name="add_ln339"/></StgValue>
</operation>

<operation id="259" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:16  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339, i32 8)

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="260" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:17  %sub_ln1311 = sub i8 127, %tmp_V

]]></Node>
<StgValue><ssdm name="sub_ln1311"/></StgValue>
</operation>

<operation id="261" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:18  %sext_ln1311 = sext i8 %sub_ln1311 to i9

]]></Node>
<StgValue><ssdm name="sext_ln1311"/></StgValue>
</operation>

<operation id="262" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv:19  %ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln339

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>

<operation id="263" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:20  %sext_ln1311_1 = sext i9 %ush to i32

]]></Node>
<StgValue><ssdm name="sext_ln1311_1"/></StgValue>
</operation>

<operation id="264" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="25" op_0_bw="9">
<![CDATA[
_ifconv:21  %sext_ln1311_2 = sext i9 %ush to i25

]]></Node>
<StgValue><ssdm name="sext_ln1311_2"/></StgValue>
</operation>

<operation id="265" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="79" op_0_bw="32">
<![CDATA[
_ifconv:22  %zext_ln1287 = zext i32 %sext_ln1311_1 to i79

]]></Node>
<StgValue><ssdm name="zext_ln1287"/></StgValue>
</operation>

<operation id="266" st_id="16" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ifconv:23  %r_V = lshr i25 %mantissa_V, %sext_ln1311_2

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="267" st_id="16" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ifconv:24  %r_V_1 = shl i79 %zext_ln682, %zext_ln1287

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="268" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ifconv:25  %tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="269" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="1">
<![CDATA[
_ifconv:26  %zext_ln662 = zext i1 %tmp_27 to i32

]]></Node>
<StgValue><ssdm name="zext_ln662"/></StgValue>
</operation>

<operation id="270" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:27  %tmp_25 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_1, i32 24, i32 55)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="271" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:28  %p_Val2_4 = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_25

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="272" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:29  %result_V_1 = sub i32 0, %p_Val2_4

]]></Node>
<StgValue><ssdm name="result_V_1"/></StgValue>
</operation>

<operation id="273" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:30  %select_ln59 = select i1 %p_Result_s, i32 %result_V_1, i32 %p_Val2_4

]]></Node>
<StgValue><ssdm name="select_ln59"/></StgValue>
</operation>

<operation id="274" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="33" op_0_bw="32">
<![CDATA[
_ifconv:31  %sext_ln69 = sext i32 %select_ln59 to i33

]]></Node>
<StgValue><ssdm name="sext_ln69"/></StgValue>
</operation>

<operation id="275" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:32  %add_ln69_1 = add i33 %zext_ln66, %sext_ln69

]]></Node>
<StgValue><ssdm name="add_ln69_1"/></StgValue>
</operation>

<operation id="276" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="33">
<![CDATA[
_ifconv:33  %trunc_ln69 = trunc i33 %add_ln69_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln69"/></StgValue>
</operation>

<operation id="277" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="6" op_0_bw="33">
<![CDATA[
_ifconv:35  %trunc_ln69_1 = trunc i33 %add_ln69_1 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln69_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="278" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
_ifconv:36  %p_shl2_cast = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %trunc_ln69_1, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="279" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:37  %sub_ln69 = sub i8 %p_shl2_cast, %trunc_ln69

]]></Node>
<StgValue><ssdm name="sub_ln69"/></StgValue>
</operation>

<operation id="280" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:38  %zext_ln69_3 = zext i8 %sub_ln69 to i64

]]></Node>
<StgValue><ssdm name="zext_ln69_3"/></StgValue>
</operation>

<operation id="281" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:39  %positions_addr = getelementptr [72 x float]* @positions, i64 0, i64 %zext_ln69_3

]]></Node>
<StgValue><ssdm name="positions_addr"/></StgValue>
</operation>

<operation id="282" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:40  %add_ln70_2 = add i8 1, %sub_ln69

]]></Node>
<StgValue><ssdm name="add_ln70_2"/></StgValue>
</operation>

<operation id="283" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:41  %zext_ln70_1 = zext i8 %add_ln70_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln70_1"/></StgValue>
</operation>

<operation id="284" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:42  %positions_addr_1 = getelementptr [72 x float]* @positions, i64 0, i64 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="positions_addr_1"/></StgValue>
</operation>

<operation id="285" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:43  %add_ln71_2 = add i8 2, %sub_ln69

]]></Node>
<StgValue><ssdm name="add_ln71_2"/></StgValue>
</operation>

<operation id="286" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:44  %zext_ln71_1 = zext i8 %add_ln71_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln71_1"/></StgValue>
</operation>

<operation id="287" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:45  %positions_addr_2 = getelementptr [72 x float]* @positions, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="positions_addr_2"/></StgValue>
</operation>

<operation id="288" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="7">
<![CDATA[
_ifconv:53  %positions_load = load float* %positions_addr, align 4

]]></Node>
<StgValue><ssdm name="positions_load"/></StgValue>
</operation>

<operation id="289" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="7">
<![CDATA[
_ifconv:62  %positions_load_1 = load float* %positions_addr_1, align 4

]]></Node>
<StgValue><ssdm name="positions_load_1"/></StgValue>
</operation>

<operation id="290" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="7">
<![CDATA[
_ifconv:69  %positions_load_2 = load float* %positions_addr_2, align 4

]]></Node>
<StgValue><ssdm name="positions_load_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="291" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="7">
<![CDATA[
_ifconv:53  %positions_load = load float* %positions_addr, align 4

]]></Node>
<StgValue><ssdm name="positions_load"/></StgValue>
</operation>

<operation id="292" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="7">
<![CDATA[
_ifconv:62  %positions_load_1 = load float* %positions_addr_1, align 4

]]></Node>
<StgValue><ssdm name="positions_load_1"/></StgValue>
</operation>

<operation id="293" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="7">
<![CDATA[
_ifconv:69  %positions_load_2 = load float* %positions_addr_2, align 4

]]></Node>
<StgValue><ssdm name="positions_load_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="294" st_id="19" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:54  %tmp_5 = fmul float %positions_load, %n_read

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="295" st_id="19" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:63  %tmp_7 = fmul float %positions_load_1, %n_read

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="296" st_id="19" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:70  %tmp_9 = fmul float %positions_load_2, %n_read

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="297" st_id="20" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:54  %tmp_5 = fmul float %positions_load, %n_read

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="298" st_id="20" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:63  %tmp_7 = fmul float %positions_load_1, %n_read

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="299" st_id="20" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:70  %tmp_9 = fmul float %positions_load_2, %n_read

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="300" st_id="21" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:54  %tmp_5 = fmul float %positions_load, %n_read

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="301" st_id="21" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:63  %tmp_7 = fmul float %positions_load_1, %n_read

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="302" st_id="21" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:70  %tmp_9 = fmul float %positions_load_2, %n_read

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="303" st_id="22" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:55  %tmp_6 = fadd float %tmp_5, %x_read

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="304" st_id="22" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:64  %tmp_8 = fadd float %tmp_7, %y_read

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="305" st_id="22" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:71  %tmp_s = fadd float %tmp_9, %z_read

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="306" st_id="23" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:55  %tmp_6 = fadd float %tmp_5, %x_read

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="307" st_id="23" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:64  %tmp_8 = fadd float %tmp_7, %y_read

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="308" st_id="23" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:71  %tmp_s = fadd float %tmp_9, %z_read

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="309" st_id="24" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:55  %tmp_6 = fadd float %tmp_5, %x_read

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="310" st_id="24" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:64  %tmp_8 = fadd float %tmp_7, %y_read

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="311" st_id="24" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:71  %tmp_s = fadd float %tmp_9, %z_read

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="312" st_id="25" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:55  %tmp_6 = fadd float %tmp_5, %x_read

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="313" st_id="25" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:64  %tmp_8 = fadd float %tmp_7, %y_read

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="314" st_id="25" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:71  %tmp_s = fadd float %tmp_9, %z_read

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="315" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="34" op_0_bw="34" op_1_bw="33" op_2_bw="1">
<![CDATA[
_ifconv:46  %tmp_28 = call i34 @_ssdm_op_BitConcatenate.i34.i33.i1(i33 %add_ln69_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="316" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="34">
<![CDATA[
_ifconv:47  %sext_ln75 = sext i34 %tmp_28 to i64

]]></Node>
<StgValue><ssdm name="sext_ln75"/></StgValue>
</operation>

<operation id="317" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:48  %uvs_addr = getelementptr [48 x float]* @uvs, i64 0, i64 %sext_ln75

]]></Node>
<StgValue><ssdm name="uvs_addr"/></StgValue>
</operation>

<operation id="318" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:49  %or_ln76_1 = or i64 %sext_ln75, 1

]]></Node>
<StgValue><ssdm name="or_ln76_1"/></StgValue>
</operation>

<operation id="319" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:50  %uvs_addr_1 = getelementptr [48 x float]* @uvs, i64 0, i64 %or_ln76_1

]]></Node>
<StgValue><ssdm name="uvs_addr_1"/></StgValue>
</operation>

<operation id="320" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
_ifconv:61  store float %tmp_6, float* %data_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="321" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:88  %uvs_load = load float* %uvs_addr, align 8

]]></Node>
<StgValue><ssdm name="uvs_load"/></StgValue>
</operation>

<operation id="322" st_id="26" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:95  %lshr_ln75 = lshr i64 125512492863003, %sext_ln75

]]></Node>
<StgValue><ssdm name="lshr_ln75"/></StgValue>
</operation>

<operation id="323" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="64">
<![CDATA[
_ifconv:96  %trunc_ln75_1 = trunc i64 %lshr_ln75 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln75_1"/></StgValue>
</operation>

<operation id="324" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
_ifconv:97  %tmp_26 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 0, i1 %trunc_ln75_1)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="325" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:98  %icmp_ln75_2 = icmp ne i64 %tmp_26, 0

]]></Node>
<StgValue><ssdm name="icmp_ln75_2"/></StgValue>
</operation>

<operation id="326" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:106  %uvs_load_1 = load float* %uvs_addr_1, align 4

]]></Node>
<StgValue><ssdm name="uvs_load_1"/></StgValue>
</operation>

<operation id="327" st_id="26" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:113  %lshr_ln76 = lshr i64 125512492863003, %or_ln76_1

]]></Node>
<StgValue><ssdm name="lshr_ln76"/></StgValue>
</operation>

<operation id="328" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="64">
<![CDATA[
_ifconv:114  %trunc_ln76_1 = trunc i64 %lshr_ln76 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln76_1"/></StgValue>
</operation>

<operation id="329" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
_ifconv:115  %tmp_29 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 0, i1 %trunc_ln76_1)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="330" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:116  %icmp_ln76_2 = icmp ne i64 %tmp_29, 0

]]></Node>
<StgValue><ssdm name="icmp_ln76_2"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="331" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="11">
<![CDATA[
_ifconv:59  %zext_ln69_1 = zext i11 %add_ln69 to i64

]]></Node>
<StgValue><ssdm name="zext_ln69_1"/></StgValue>
</operation>

<operation id="332" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:60  %d = getelementptr [1000 x float]* %data, i64 0, i64 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="333" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
_ifconv:68  store float %tmp_8, float* %d, align 4

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="334" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:88  %uvs_load = load float* %uvs_addr, align 8

]]></Node>
<StgValue><ssdm name="uvs_load"/></StgValue>
</operation>

<operation id="335" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:89  %bitcast_ln75 = bitcast float %uvs_load to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln75"/></StgValue>
</operation>

<operation id="336" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:90  %tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln75, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="337" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:91  %trunc_ln75 = trunc i32 %bitcast_ln75 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln75"/></StgValue>
</operation>

<operation id="338" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:92  %icmp_ln75 = icmp ne i8 %tmp_14, -1

]]></Node>
<StgValue><ssdm name="icmp_ln75"/></StgValue>
</operation>

<operation id="339" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:93  %icmp_ln75_1 = icmp eq i23 %trunc_ln75, 0

]]></Node>
<StgValue><ssdm name="icmp_ln75_1"/></StgValue>
</operation>

<operation id="340" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:106  %uvs_load_1 = load float* %uvs_addr_1, align 4

]]></Node>
<StgValue><ssdm name="uvs_load_1"/></StgValue>
</operation>

<operation id="341" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:107  %bitcast_ln76 = bitcast float %uvs_load_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln76"/></StgValue>
</operation>

<operation id="342" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:108  %tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln76, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="343" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:109  %trunc_ln76 = trunc i32 %bitcast_ln76 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln76"/></StgValue>
</operation>

<operation id="344" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:110  %icmp_ln76 = icmp ne i8 %tmp_15, -1

]]></Node>
<StgValue><ssdm name="icmp_ln76"/></StgValue>
</operation>

<operation id="345" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:111  %icmp_ln76_1 = icmp eq i23 %trunc_ln76, 0

]]></Node>
<StgValue><ssdm name="icmp_ln76_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="346" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="11">
<![CDATA[
_ifconv:66  %zext_ln70 = zext i11 %add_ln70_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="347" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:67  %d_1 = getelementptr [1000 x float]* %data, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="348" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
_ifconv:75  store float %tmp_s, float* %d_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="349" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:94  %or_ln75 = or i1 %icmp_ln75_1, %icmp_ln75

]]></Node>
<StgValue><ssdm name="or_ln75"/></StgValue>
</operation>

<operation id="350" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:99  %and_ln75 = and i1 %or_ln75, %icmp_ln75_2

]]></Node>
<StgValue><ssdm name="and_ln75"/></StgValue>
</operation>

<operation id="351" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:100  %select_ln75 = select i1 %and_ln75, float 0x3F40000000000000, float 0x3FAFC00000000000

]]></Node>
<StgValue><ssdm name="select_ln75"/></StgValue>
</operation>

<operation id="352" st_id="28" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:101  %tmp_11 = fadd float %du, %select_ln75

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="353" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:112  %or_ln76 = or i1 %icmp_ln76_1, %icmp_ln76

]]></Node>
<StgValue><ssdm name="or_ln76"/></StgValue>
</operation>

<operation id="354" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:117  %and_ln76 = and i1 %or_ln76, %icmp_ln76_2

]]></Node>
<StgValue><ssdm name="and_ln76"/></StgValue>
</operation>

<operation id="355" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:118  %select_ln76 = select i1 %and_ln76, float 0x3F40000000000000, float 0x3FAFC00000000000

]]></Node>
<StgValue><ssdm name="select_ln76"/></StgValue>
</operation>

<operation id="356" st_id="28" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:119  %tmp_13 = fadd float %dv, %select_ln76

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="357" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="11">
<![CDATA[
_ifconv:73  %zext_ln71 = zext i11 %add_ln71_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln71"/></StgValue>
</operation>

<operation id="358" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:74  %d_2 = getelementptr [1000 x float]* %data, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="d_2"/></StgValue>
</operation>

<operation id="359" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
_ifconv:79  store float %normals_0_load, float* %d_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="360" st_id="29" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:101  %tmp_11 = fadd float %du, %select_ln75

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="361" st_id="29" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:119  %tmp_13 = fadd float %dv, %select_ln76

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="362" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="11">
<![CDATA[
_ifconv:77  %zext_ln72 = zext i11 %add_ln72_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln72"/></StgValue>
</operation>

<operation id="363" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:78  %d_3 = getelementptr [1000 x float]* %data, i64 0, i64 %zext_ln72

]]></Node>
<StgValue><ssdm name="d_3"/></StgValue>
</operation>

<operation id="364" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
_ifconv:83  store float %normals_1_load, float* %d_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="365" st_id="30" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:101  %tmp_11 = fadd float %du, %select_ln75

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="366" st_id="30" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:119  %tmp_13 = fadd float %dv, %select_ln76

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="367" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="11">
<![CDATA[
_ifconv:81  %zext_ln73 = zext i11 %add_ln73_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="368" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:82  %d_4 = getelementptr [1000 x float]* %data, i64 0, i64 %zext_ln73

]]></Node>
<StgValue><ssdm name="d_4"/></StgValue>
</operation>

<operation id="369" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
_ifconv:87  store float %normals_2_load, float* %d_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="370" st_id="31" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:101  %tmp_11 = fadd float %du, %select_ln75

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="371" st_id="31" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:119  %tmp_13 = fadd float %dv, %select_ln76

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="372" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="11">
<![CDATA[
_ifconv:85  %zext_ln74 = zext i11 %add_ln74_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln74"/></StgValue>
</operation>

<operation id="373" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:86  %d_5 = getelementptr [1000 x float]* %data, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="d_5"/></StgValue>
</operation>

<operation id="374" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
_ifconv:105  store float %tmp_11, float* %d_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="375" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="33">
<![CDATA[
_ifconv:34  %sext_ln69_1 = sext i33 %add_ln69_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln69_1"/></StgValue>
</operation>

<operation id="376" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:51  %ao_addr_4 = getelementptr [24 x float]* %ao, i64 0, i64 %sext_ln69_1

]]></Node>
<StgValue><ssdm name="ao_addr_4"/></StgValue>
</operation>

<operation id="377" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:52  %light_addr = getelementptr [24 x float]* %light, i64 0, i64 %sext_ln69_1

]]></Node>
<StgValue><ssdm name="light_addr"/></StgValue>
</operation>

<operation id="378" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="11">
<![CDATA[
_ifconv:103  %zext_ln75 = zext i11 %add_ln75_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln75"/></StgValue>
</operation>

<operation id="379" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:104  %d_6 = getelementptr [1000 x float]* %data, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="d_6"/></StgValue>
</operation>

<operation id="380" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
_ifconv:123  store float %tmp_13, float* %d_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="381" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="5">
<![CDATA[
_ifconv:124  %ao_load_4 = load float* %ao_addr_4, align 4

]]></Node>
<StgValue><ssdm name="ao_load_4"/></StgValue>
</operation>

<operation id="382" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="5">
<![CDATA[
_ifconv:129  %light_load = load float* %light_addr, align 4

]]></Node>
<StgValue><ssdm name="light_load"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="383" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="11">
<![CDATA[
_ifconv:121  %zext_ln76 = zext i11 %add_ln76_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln76"/></StgValue>
</operation>

<operation id="384" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:122  %d_7 = getelementptr [1000 x float]* %data, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="d_7"/></StgValue>
</operation>

<operation id="385" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="5">
<![CDATA[
_ifconv:124  %ao_load_4 = load float* %ao_addr_4, align 4

]]></Node>
<StgValue><ssdm name="ao_load_4"/></StgValue>
</operation>

<operation id="386" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
_ifconv:128  store float %ao_load_4, float* %d_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="387" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="5">
<![CDATA[
_ifconv:129  %light_load = load float* %light_addr, align 4

]]></Node>
<StgValue><ssdm name="light_load"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="388" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="11">
<![CDATA[
_ifconv:126  %zext_ln77 = zext i11 %add_ln77_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln77"/></StgValue>
</operation>

<operation id="389" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:127  %d_8 = getelementptr [1000 x float]* %data, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="d_8"/></StgValue>
</operation>

<operation id="390" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
_ifconv:131  store float %light_load, float* %d_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="391" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:132  br label %3

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
