# Script for STM32F2xx and OpenOCD >= 0.5.0

if { [info exists CHIPNAME] } {
  set _CHIPNAME $CHIPNAME
} else {
  set _CHIPNAME stm32f2xxx
}

if { [info exists ENDIAN] } {
  set _ENDIAN $ENDIAN
} else {
  set _ENDIAN little
}

# Work-area is a space in RAM used for flash programming.
# By default use 64 KiB
if { [info exists WORKAREASIZE] } {
  set _WORKAREASIZE $WORKAREASIZE
} else {
  set _WORKAREASIZE 0x10000
}

# JTAG speed should be <= F_CPU/6.
# F_CPU after reset is 16 MHz, hence max F_JTAG is 2666 kHz.
adapter_khz 2500

adapter_nsrst_delay 100
jtag_ntrst_delay 100

# Use combined on interfaces or targets that cannot set TRST/SRST
# separately. Without this JTAG cannot assert SRST.
reset_config trst_and_srst

# JTAG scan chain
if { [info exists CPUTAPID ] } {
  set _CPUTAPID $CPUTAPID
} else {
  # See ST document RM0033, Section 32.6.3 - corresponds to Cortex-M3 r2p0
  # High performance devices
  set _CPUTAPID 0x4ba00477
}
jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf \
  -expected-id $_CPUTAPID

if { [info exists BSTAPID ] } {
  set _BSTAPID $BSTAPID
} else {
  # See ST document RM0033, Section 32.6.2
  # High performance devices
  set _BSTAPID 0x06411041
}
jtag newtap $_CHIPNAME bs -irlen 5 \
  -expected-id $_BSTAPID

set _TARGETNAME $_CHIPNAME.cpu
target create $_TARGETNAME cortex_m3 -endian $_ENDIAN \
  -chain-position $_TARGETNAME

$_TARGETNAME configure -work-area-phys 0x20000000 \
  -work-area-size $_WORKAREASIZE -work-area-backup 0

set _FLASHNAME $_CHIPNAME.flash
flash bank $_FLASHNAME stm32f2x 0x08000000 0 0 0 $_TARGETNAME
