Total Cycles:                               95520 (955.2 msec)
Execution Cycles:                           64561 ( 67.59%)
Stall Cycles:                               30959 ( 32.41%)
Nops:                                        6983 (  7.31%)
Executed operations:                       162264

Executed branches:                          18012 ( 11.10% ops)(27.90% insts)
Not taken branches:                          7712 (  4.75% ops)(11.95% insts)(42.82% br)
Taken branches:                             10300 (  6.35% ops)(15.95% insts)(57.18% br)
  Taken uncond branches:                     5274 (  3.25% ops)( 8.17% insts)(29.28% br)
  Taken cond branches:                       5026 (  3.10% ops)( 7.78% insts)(27.90% br)
Size of Loaded Code:                        29184 Bytes

Instruction Memory Operations:
  Accesses:                                 67386
    Hits (Hit Rate):                        67147 ( 99.65%)
    Misses (Miss Rate):                       239 (  0.35%)
Instruction Memory Stall Cycles
  Total (in cycles):                         4056 (100.00%)
    Due to Misses:                           3585 ( 88.39%)
    Due to Bus Conflicts:                     471 ( 11.61%)

Data Memory Operations:                     Cache          
  Accesses:                                 50951 (100.00%)
    Hits (Hit Rate):                        50050 ( 98.23%)
    Misses (Miss Rate):                       901 (  1.77%)
  Write Backs (% of Misses):                  623 ( 69.15%)
Data Memory Stall Cycles
  Total (in cycles):                        16603 (100.00%)
    Due to Misses:                          12614 ( 75.97%)
    Due to Bus Conflicts:                    3989 ( 24.03%)

Percentage Bus Bandwidth Consumed:          24.13%


Avg. IPC (no stalls):   2.51
Avg. IPC (with stalls): 1.70

  cycle counter =        64561
  total ops     =       162264
   width[ 0] =          478
   width[ 1] =        21954
   width[ 2] =        13261
   width[ 3] =        10614
   width[ 4] =         5022
   width[ 5] =         1588
   width[ 6] =          960
   width[ 7] =          466
   width[ 8] =          931
   width[11] =          496
   width[12] =           59
   width[14] =            1
   width[16] =            1
   width[17] =          192
   width[18] =         1555

Flat profile (cycles)
       Total   Total%        Insts   Insts%       Dcache  Dcache%       Icache  Icache% Function
       24916    26.08        19994    30.97         2492     3.23          390     0.57 compressf
       21772    22.79        15724    24.36          462     0.60          420     0.62 decompress
       15518    16.25        14034    21.74           -0    -0.00          360     0.53 compressgetcode
       15505    16.23        13088    20.27          266     0.34          255     0.37 output
       13748    14.39          449     0.70         8764    11.36          435     0.64 cl_hash
         510     0.53          164     0.25           56     0.07          225     0.33 __sfvwrite
         350     0.37          230     0.36            0     0.00           90     0.13 fflush
         349     0.37           58     0.09           84     0.11          180     0.26 Compress
         315     0.33           92     0.14           56     0.07          150     0.22 _bcopy
         245     0.26           56     0.09           28     0.04          120     0.18 __smakebuf
         210     0.22           45     0.07           98     0.13           30     0.04 std
         203     0.21           64     0.10           28     0.04          105     0.15 _malloc_r
         199     0.21           17     0.03           14     0.02          150     0.22 rindex
         189     0.20           49     0.08           42     0.05           75     0.11 __swsetup
         149     0.16           49     0.08           14     0.02           75     0.11 _morecore_r
         134     0.14           21     0.03           14     0.02           60     0.09 __sinit
         129     0.14           18     0.03           42     0.05           45     0.07 _fstat_r
         129     0.14           27     0.04           28     0.04           60     0.09 exit
         125     0.13           72     0.11            0     0.00           45     0.07 __wrap_memchr
         109     0.11           54     0.08           -0    -0.00           45     0.07 _fwalk
         104     0.11           48     0.07           14     0.02           30     0.04 _sbrk_r
         100     0.10           10     0.02           56     0.07           30     0.04 __vex_main
          97     0.10           44     0.07            0     0.00           45     0.07 __swrite
          94     0.10           40     0.06           14     0.02           30     0.04 _write_r
          88     0.09           51     0.08            0     0.00           30     0.04 __wrap_strlen
          79     0.08            9     0.01           28     0.04           30     0.04 puts
          72     0.08           25     0.04           14     0.02           30     0.04 _puts_r
          58     0.06           22     0.03            0     0.00           30     0.04 __wrap_memmove
          24     0.03            7     0.01            0     0.00           15     0.02 _cleanup_r
           0            -0            -0  (others not profiled)

Simulation time  =     0.0070 s
Simulation speed =    23.0915 MOPS


ta_init using <run_dir>/vex.cfg

	CoreCkFreq           0.1
	BusCkFreq            0.1
	lg2CacheSize         15	# (CacheSize            = 32768)
	lg2Sets              2	# (Sets                 = 4)
	lg2LineSize          5	# (LineSize             = 32)
	MissPenalty          14
	WBPenalty            11
	lg2StrSize           9	# (StrSize              = 512)
	lg2StrSets           4	# (StrSets              = 16)
	lg2StrLineSize       5	# (StrLineSize          = 32)
	StrMissPenalty       14
	StrWBPenalty         11
	lg2ICacheSize        15	# (ICacheSize           = 32768)
	lg2ICacheSets        0	# (ICacheSets           = 1)
	lg2ICacheLineSize    6	# (ICacheLineSize       = 64)
	ICachePenalty        15
	NumCaches            1
	BranchStall          1
	StreamEnable         FALSE
	PrefetchEnable       TRUE
	LockEnable           FALSE
	ProfGranularity      AUTO


