# This is the hw.tcl file for 'ifft_blocktostream_DUT'
# Generated by High Level Design Compiler for Intel(R) FPGAs 

package require -exact qsys 14.1

# module ifft_blocktostream_DUT
set_module_property NAME ifft_blocktostream_DUT
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property GROUP "DSP Builder Advanced"
set_module_property DISPLAY_NAME ifft_blocktostream_DUT
set_module_property EDITABLE false

# filesets
add_fileset DSPBA_QUARTUS_SYNTH QUARTUS_SYNTH quartus_synth_callback
set_fileset_property DSPBA_QUARTUS_SYNTH TOP_LEVEL ifft_blocktostream_DUT

proc quartus_synth_callback {entity_name} {
	add_fileset_file "dspba_library_ver.sv" SYSTEM_VERILOG PATH "../Libraries/sv/base/dspba_library_ver.sv"
	add_fileset_file "ifft_blocktostream_DUT_safe_path_flat_ver.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_safe_path_flat_ver.sv"
	add_fileset_file "ifft_blocktostream_DUT_safe_path_flat.vhd" VHDL PATH "ifft_blocktostream_DUT_safe_path_flat.vhd"
	add_fileset_file "ifft_blocktostream_DUT.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT.sv"
	add_fileset_file "busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz.sv" SYSTEM_VERILOG PATH "busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz.sv"
	add_fileset_file "busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000e_100MHz_mem_x_part0.hex" HEX PATH "busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000e_100MHz_mem_x_part0.hex"
	add_fileset_file "busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000e_100MHz_mem_x_part1.hex" HEX PATH "busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000e_100MHz_mem_x_part1.hex"
	add_fileset_file "busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000le_60MHz_mem_x_part0.hex" HEX PATH "busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000le_60MHz_mem_x_part0.hex"
	add_fileset_file "busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000le_60MHz_mem_x_part1.hex" HEX PATH "busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000le_60MHz_mem_x_part1.hex"
	add_fileset_file "busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000100MHz_mem_x_a_part0.hex" HEX PATH "busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000100MHz_mem_x_a_part0.hex"
	add_fileset_file "busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000100MHz_mem_x_a_part1.hex" HEX PATH "busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000100MHz_mem_x_a_part1.hex"
	add_fileset_file "busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000_60MHz_mem_x_a_part0.hex" HEX PATH "busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000_60MHz_mem_x_a_part0.hex"
	add_fileset_file "busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000_60MHz_mem_x_a_part1.hex" HEX PATH "busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000_60MHz_mem_x_a_part1.hex"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_ComplexMixer.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_ComplexMixer.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_ComplexMixer_ComplexMixer.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_ComplexMixer_ComplexMixer.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_ComplexMixer_Scalei.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_ComplexMixer_Scalei.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_ComplexMixer_Scaleq.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_ComplexMixer_Scaleq.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen_Rising_edge_Finite_State_Machine.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen_Rising_edge_Finite_State_Machine.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen_falling_edge_Finite_State_Machine.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen_falling_edge_Finite_State_Machine.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_Risin0000Finite_State_Machine.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_Risin0000Finite_State_Machine.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_Risin0001Finite_State_Machine.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_Risin0001Finite_State_Machine.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_Risin0002Finite_State_Machine.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_Risin0002Finite_State_Machine.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_falli0000Finite_State_Machine.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_falli0000Finite_State_Machine.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_falli0001Finite_State_Machine.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_falli0001Finite_State_Machine.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_TXGainComp.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_TXGainComp.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_ifft_blocktostream_DU0000OptimizedDualMem_x_a.hex" HEX PATH "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_ifft_blocktostream_DU0000OptimizedDualMem_x_a.hex"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_ifft_blocktostream_DU0000OptimizedDualMem_x_b.hex" HEX PATH "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_ifft_blocktostream_DU0000OptimizedDualMem_x_b.hex"
}
add_fileset DSPBA_SIM_VERILOG SIM_VERILOG sim_verilog_callback
set_fileset_property DSPBA_SIM_VERILOG TOP_LEVEL ifft_blocktostream_DUT

proc sim_verilog_callback {entity_name} {
	add_fileset_file "dspba_library_ver.sv" SYSTEM_VERILOG PATH "../Libraries/sv/base/dspba_library_ver.sv"
	add_fileset_file "ifft_blocktostream_DUT_safe_path_flat_ver.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_safe_path_flat_ver.sv"
	add_fileset_file "ifft_blocktostream_DUT_safe_path_flat.vhd" VHDL PATH "ifft_blocktostream_DUT_safe_path_flat.vhd"
	add_fileset_file "ifft_blocktostream_DUT.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT.sv"
	add_fileset_file "busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz.sv" SYSTEM_VERILOG PATH "busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz.sv"
	add_fileset_file "busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000e_100MHz_mem_x_part0.hex" HEX PATH "busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000e_100MHz_mem_x_part0.hex"
	add_fileset_file "busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000e_100MHz_mem_x_part1.hex" HEX PATH "busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000e_100MHz_mem_x_part1.hex"
	add_fileset_file "busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000le_60MHz_mem_x_part0.hex" HEX PATH "busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000le_60MHz_mem_x_part0.hex"
	add_fileset_file "busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000le_60MHz_mem_x_part1.hex" HEX PATH "busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000le_60MHz_mem_x_part1.hex"
	add_fileset_file "busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000100MHz_mem_x_a_part0.hex" HEX PATH "busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000100MHz_mem_x_a_part0.hex"
	add_fileset_file "busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000100MHz_mem_x_a_part1.hex" HEX PATH "busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000100MHz_mem_x_a_part1.hex"
	add_fileset_file "busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000_60MHz_mem_x_a_part0.hex" HEX PATH "busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000_60MHz_mem_x_a_part0.hex"
	add_fileset_file "busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000_60MHz_mem_x_a_part1.hex" HEX PATH "busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000_60MHz_mem_x_a_part1.hex"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_ComplexMixer.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_ComplexMixer.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_ComplexMixer_ComplexMixer.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_ComplexMixer_ComplexMixer.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_ComplexMixer_Scalei.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_ComplexMixer_Scalei.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_ComplexMixer_Scaleq.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_ComplexMixer_Scaleq.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen_Rising_edge_Finite_State_Machine.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen_Rising_edge_Finite_State_Machine.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen_falling_edge_Finite_State_Machine.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen_falling_edge_Finite_State_Machine.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_Risin0000Finite_State_Machine.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_Risin0000Finite_State_Machine.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_Risin0001Finite_State_Machine.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_Risin0001Finite_State_Machine.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_Risin0002Finite_State_Machine.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_Risin0002Finite_State_Machine.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_falli0000Finite_State_Machine.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_falli0000Finite_State_Machine.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_falli0001Finite_State_Machine.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_falli0001Finite_State_Machine.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_TXGainComp.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_TXGainComp.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_ifft_blocktostream_DU0000OptimizedDualMem_x_a.hex" HEX PATH "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_ifft_blocktostream_DU0000OptimizedDualMem_x_a.hex"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_ifft_blocktostream_DU0000OptimizedDualMem_x_b.hex" HEX PATH "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_ifft_blocktostream_DU0000OptimizedDualMem_x_b.hex"
}
add_fileset DSPBA_SIM_VHDL SIM_VHDL sim_vhdl_callback
set_fileset_property DSPBA_SIM_VHDL TOP_LEVEL ifft_blocktostream_DUT

proc sim_vhdl_callback {entity_name} {
	add_fileset_file "dspba_library_ver.sv" SYSTEM_VERILOG PATH "../Libraries/sv/base/dspba_library_ver.sv"
	add_fileset_file "ifft_blocktostream_DUT_safe_path_flat_ver.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_safe_path_flat_ver.sv"
	add_fileset_file "ifft_blocktostream_DUT_safe_path_flat.vhd" VHDL PATH "ifft_blocktostream_DUT_safe_path_flat.vhd"
	add_fileset_file "ifft_blocktostream_DUT.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT.sv"
	add_fileset_file "busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz.sv" SYSTEM_VERILOG PATH "busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz.sv"
	add_fileset_file "busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000e_100MHz_mem_x_part0.hex" HEX PATH "busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000e_100MHz_mem_x_part0.hex"
	add_fileset_file "busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000e_100MHz_mem_x_part1.hex" HEX PATH "busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000e_100MHz_mem_x_part1.hex"
	add_fileset_file "busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000le_60MHz_mem_x_part0.hex" HEX PATH "busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000le_60MHz_mem_x_part0.hex"
	add_fileset_file "busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000le_60MHz_mem_x_part1.hex" HEX PATH "busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000le_60MHz_mem_x_part1.hex"
	add_fileset_file "busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000100MHz_mem_x_a_part0.hex" HEX PATH "busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000100MHz_mem_x_a_part0.hex"
	add_fileset_file "busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000100MHz_mem_x_a_part1.hex" HEX PATH "busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000100MHz_mem_x_a_part1.hex"
	add_fileset_file "busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000_60MHz_mem_x_a_part0.hex" HEX PATH "busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000_60MHz_mem_x_a_part0.hex"
	add_fileset_file "busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000_60MHz_mem_x_a_part1.hex" HEX PATH "busFabric_ifft_blocktostream_DUT_2ouiy5b06j6e6s6h6u0qu5xajz_ifft_blocktostream_D0000_60MHz_mem_x_a_part1.hex"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_ComplexMixer.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_ComplexMixer.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_ComplexMixer_ComplexMixer.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_ComplexMixer_ComplexMixer.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_ComplexMixer_Scalei.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_ComplexMixer_Scalei.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_ComplexMixer_Scaleq.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_ComplexMixer_Scaleq.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen_Rising_edge_Finite_State_Machine.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen_Rising_edge_Finite_State_Machine.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen_falling_edge_Finite_State_Machine.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen_falling_edge_Finite_State_Machine.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_Risin0000Finite_State_Machine.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_Risin0000Finite_State_Machine.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_Risin0001Finite_State_Machine.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_Risin0001Finite_State_Machine.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_Risin0002Finite_State_Machine.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_Risin0002Finite_State_Machine.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_falli0000Finite_State_Machine.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_falli0000Finite_State_Machine.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_falli0001Finite_State_Machine.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_falli0001Finite_State_Machine.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_TXGainComp.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_TXGainComp.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT.sv" SYSTEM_VERILOG PATH "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT.sv"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_ifft_blocktostream_DU0000OptimizedDualMem_x_a.hex" HEX PATH "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_ifft_blocktostream_DU0000OptimizedDualMem_x_a.hex"
	add_fileset_file "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_ifft_blocktostream_DU0000OptimizedDualMem_x_b.hex" HEX PATH "ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_ifft_blocktostream_DU0000OptimizedDualMem_x_b.hex"
}

# interfaces
# Interface clock
add_interface clock clock end
set_interface_property clock ENABLED true
add_interface_port clock clk clk Input 1

# Interface clock_reset
add_interface clock_reset reset end
set_interface_property clock_reset ENABLED true
set_interface_property clock_reset ASSOCIATED_CLOCK clock
add_interface_port clock_reset areset reset Input 1

# Interface bus_clock
add_interface bus_clock clock end
set_interface_property bus_clock ENABLED true
add_interface_port bus_clock bus_clk clk Input 1

# Interface bus_clock_reset
add_interface bus_clock_reset reset end
set_interface_property bus_clock_reset ENABLED true
set_interface_property bus_clock_reset ASSOCIATED_CLOCK bus_clock
add_interface_port bus_clock_reset bus_areset reset Input 1

# Interface bus
add_interface bus avalon slave
set_interface_property bus maximumPendingReadTransactions 3
set_interface_property bus setupTime 0
set_interface_property bus ASSOCIATED_CLOCK bus_clock
set_interface_property bus ENABLED true
add_interface_port bus busIn_address address Input 14
add_interface_port bus busIn_read read Input 1
set_port_property busIn_read VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port bus busIn_write write Input 1
set_port_property busIn_write VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port bus busIn_writedata writedata Input 32
add_interface_port bus busOut_readdata readdata Output 32
add_interface_port bus busOut_readdatavalid readdatavalid Output 1
set_port_property busOut_readdatavalid VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port bus busOut_waitrequest waitrequest Output 1
set_port_property busOut_waitrequest VHDL_TYPE STD_LOGIC_VECTOR

# Interface exp
add_interface exp conduit end
set_interface_property exp ENABLED true
add_interface_port exp data1_im data_data1_im Input 16
add_interface_port exp data1_re data_data1_re Input 16
add_interface_port exp valid1_s valid_valid1_s Input 1
set_port_property valid1_s VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port exp channel1_s channel_channel1_s Input 8
add_interface_port exp size1_s data_size1_s Input 4
add_interface_port exp cplen1_s data_cplen1_s Input 11
add_interface_port exp nsc1_s data_nsc1_s Input 12
add_interface_port exp ifft_gain_re_l1_s data_ifft_gain_re_l1_s Input 16
add_interface_port exp ifft_gain_im_l1_s data_ifft_gain_im_l1_s Input 16
add_interface_port exp ifft_shift_l1_s data_ifft_shift_l1_s Input 4
add_interface_port exp ifft_mux_const_l1_s data_ifft_mux_const_l1_s Input 16
add_interface_port exp muxsel_l1_s data_muxsel_l1_s Input 1
set_port_property muxsel_l1_s VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port exp DC_SC_EN_s data_DC_SC_EN_s Input 1
set_port_property DC_SC_EN_s VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port exp CP_EN1_s data_CP_EN1_s Input 1
set_port_property CP_EN1_s VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port exp ripple_comp_en_s data_ripple_comp_en_s Input 1
set_port_property ripple_comp_en_s VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port exp rc_bw_sel_s data_rc_bw_sel_s Input 1
set_port_property rc_bw_sel_s VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port exp timeref_in_s data_timeref_in_s Input 64
add_interface_port exp vout2_s data_vout2_s Output 1
set_port_property vout2_s VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port exp cout2_s data_cout2_s Output 2
add_interface_port exp dout2_im data_dout2_im Output 16
add_interface_port exp dout2_re data_dout2_re Output 16
add_interface_port exp td_ifft_out_data_im data_td_ifft_out_data_im Output 16
add_interface_port exp td_ifft_out_data_re data_td_ifft_out_data_re Output 16
add_interface_port exp td_ifft_out_ch_s channel_td_ifft_out_ch_s Output 8
add_interface_port exp td_ifft_out_valid_s valid_td_ifft_out_valid_s Output 1
set_port_property td_ifft_out_valid_s VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port exp ifft_size_out_s data_ifft_size_out_s Output 4
add_interface_port exp ifft_cp_out_s data_ifft_cp_out_s Output 11
add_interface_port exp fd_data_v_s valid_fd_data_v_s Output 1
set_port_property fd_data_v_s VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port exp fd_data_c_s channel_fd_data_c_s Output 8
add_interface_port exp fd_data_q_im data_fd_data_q_im Output 16
add_interface_port exp fd_data_q_re data_fd_data_q_re Output 16
add_interface_port exp fd_timeref_out_s data_fd_timeref_out_s Output 64
