<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\EthernetBRIDGE\impl\gwsynthesis\EthernetBRIDGE.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\EthernetBRIDGE\src\pinout_test_board.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.10</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18EQ144C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu May 11 14:35:13 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1109</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1781</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>phy_rx_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>phy_rx_clk_ibuf/I </td>
</tr>
<tr>
<td>phy_tx_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>phy_tx_clk_ibuf/I </td>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>rx_stat_valid</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_o_s0/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>phy_rx_clk</td>
<td>100.000(MHz)</td>
<td>243.070(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>phy_tx_clk</td>
<td>100.000(MHz)</td>
<td>131.104(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td>231.720(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of rx_stat_valid!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>phy_rx_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>phy_rx_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>phy_tx_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>phy_tx_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rx_stat_valid</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rx_stat_valid</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.372</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_preamble_s14/CE</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.593</td>
</tr>
<tr>
<td>2</td>
<td>2.372</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_idle_s16/CE</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.593</td>
</tr>
<tr>
<td>3</td>
<td>2.389</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_fcs_s6/CE</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.576</td>
</tr>
<tr>
<td>4</td>
<td>2.389</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pad_s8/CE</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.576</td>
</tr>
<tr>
<td>5</td>
<td>2.389</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12/CE</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.576</td>
</tr>
<tr>
<td>6</td>
<td>2.405</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_jam_s4/CE</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.560</td>
</tr>
<tr>
<td>7</td>
<td>2.585</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_data_s12/CE</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.380</td>
</tr>
<tr>
<td>8</td>
<td>2.620</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s2/CE</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.345</td>
</tr>
<tr>
<td>9</td>
<td>3.284</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_back_off_s0/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.681</td>
</tr>
<tr>
<td>10</td>
<td>3.512</td>
<td>frm_len_8_s0/Q</td>
<td>controller/nextByte_s2/CE</td>
<td>rx_stat_valid:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>-0.407</td>
<td>6.825</td>
</tr>
<tr>
<td>11</td>
<td>3.520</td>
<td>frm_len_8_s0/Q</td>
<td>controller/tx_data_o_0_s2/D</td>
<td>rx_stat_valid:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>-0.407</td>
<td>6.816</td>
</tr>
<tr>
<td>12</td>
<td>3.550</td>
<td>frm_len_13_s0/Q</td>
<td>controller/pointer_10_s0/D</td>
<td>rx_stat_valid:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>-0.407</td>
<td>6.787</td>
</tr>
<tr>
<td>13</td>
<td>3.604</td>
<td>frm_len_8_s0/Q</td>
<td>controller/tx_data_o_6_s2/D</td>
<td>rx_stat_valid:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>-0.407</td>
<td>6.733</td>
</tr>
<tr>
<td>14</td>
<td>3.607</td>
<td>frm_len_8_s0/Q</td>
<td>controller/tx_data_o_4_s2/D</td>
<td>rx_stat_valid:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>-0.407</td>
<td>6.729</td>
</tr>
<tr>
<td>15</td>
<td>3.614</td>
<td>frm_len_8_s0/Q</td>
<td>controller/nextByte_s2/D</td>
<td>rx_stat_valid:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>-0.407</td>
<td>6.722</td>
</tr>
<tr>
<td>16</td>
<td>3.633</td>
<td>frm_len_8_s0/Q</td>
<td>controller/pointer_15_s0/D</td>
<td>rx_stat_valid:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>-0.407</td>
<td>6.703</td>
</tr>
<tr>
<td>17</td>
<td>3.645</td>
<td>frm_len_8_s0/Q</td>
<td>controller/tx_data_o_5_s2/D</td>
<td>rx_stat_valid:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>-0.407</td>
<td>6.691</td>
</tr>
<tr>
<td>18</td>
<td>3.667</td>
<td>frm_len_8_s0/Q</td>
<td>controller/pointer_8_s0/D</td>
<td>rx_stat_valid:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>-0.407</td>
<td>6.669</td>
</tr>
<tr>
<td>19</td>
<td>3.694</td>
<td>frm_len_3_s0/Q</td>
<td>controller/tx_data_o_2_s2/D</td>
<td>rx_stat_valid:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>-0.407</td>
<td>6.642</td>
</tr>
<tr>
<td>20</td>
<td>3.705</td>
<td>frm_len_8_s0/Q</td>
<td>controller/pointer_1_s0/D</td>
<td>rx_stat_valid:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>-0.407</td>
<td>6.631</td>
</tr>
<tr>
<td>21</td>
<td>3.715</td>
<td>frm_len_3_s0/Q</td>
<td>controller/tx_data_o_3_s2/D</td>
<td>rx_stat_valid:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>-0.407</td>
<td>6.621</td>
</tr>
<tr>
<td>22</td>
<td>3.715</td>
<td>frm_len_3_s0/Q</td>
<td>controller/tx_data_o_7_s2/D</td>
<td>rx_stat_valid:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>-0.407</td>
<td>6.621</td>
</tr>
<tr>
<td>23</td>
<td>3.808</td>
<td>frm_len_3_s0/Q</td>
<td>controller/tx_data_o_1_s2/D</td>
<td>rx_stat_valid:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>-0.407</td>
<td>6.529</td>
</tr>
<tr>
<td>24</td>
<td>3.813</td>
<td>frm_len_8_s0/Q</td>
<td>controller/pointer_13_s0/D</td>
<td>rx_stat_valid:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>-0.407</td>
<td>6.523</td>
</tr>
<tr>
<td>25</td>
<td>3.828</td>
<td>frm_len_8_s0/Q</td>
<td>controller/pointer_9_s0/D</td>
<td>rx_stat_valid:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>-0.407</td>
<td>6.509</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.311</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_7_s1/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0_s10/DI[3]</td>
<td>phy_rx_clk:[R]</td>
<td>phy_rx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>2</td>
<td>0.311</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_6_s1/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0_s10/DI[2]</td>
<td>phy_rx_clk:[R]</td>
<td>phy_rx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>3</td>
<td>0.343</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_0_s2/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_0_s20/AD[0]</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.355</td>
</tr>
<tr>
<td>4</td>
<td>0.374</td>
<td>rxfifo/wr_ptr_0_s0/Q</td>
<td>rxfifo/ram_ram_0_0_s/ADA[3]</td>
<td>phy_rx_clk:[R]</td>
<td>phy_rx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.492</td>
</tr>
<tr>
<td>5</td>
<td>0.425</td>
<td>rxfifo/rd_ptr_2_s0/Q</td>
<td>rxfifo/rd_ptr_2_s0/D</td>
<td>phy_rx_clk:[R]</td>
<td>phy_rx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>6</td>
<td>0.425</td>
<td>rxfifo/rd_ptr_6_s0/Q</td>
<td>rxfifo/rd_ptr_6_s0/D</td>
<td>phy_rx_clk:[R]</td>
<td>phy_rx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>7</td>
<td>0.425</td>
<td>rxfifo/wr_ptr_2_s0/Q</td>
<td>rxfifo/wr_ptr_2_s0/D</td>
<td>phy_rx_clk:[R]</td>
<td>phy_rx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>8</td>
<td>0.425</td>
<td>rxfifo/wr_ptr_6_s0/Q</td>
<td>rxfifo/wr_ptr_6_s0/D</td>
<td>phy_rx_clk:[R]</td>
<td>phy_rx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>9</td>
<td>0.425</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_12_s0/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_12_s0/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>10</td>
<td>0.425</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_0_s3/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_0_s3/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>11</td>
<td>0.425</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_1_s1/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_1_s1/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>12</td>
<td>0.425</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_1_s3/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_1_s3/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>13</td>
<td>0.425</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_2_s3/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_2_s3/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>14</td>
<td>0.425</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_4_s3/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_4_s3/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>15</td>
<td>0.425</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_latch_s5/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_latch_s5/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>16</td>
<td>0.425</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_5_s1/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_5_s1/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>17</td>
<td>0.425</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_14_s1/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_14_s1/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>18</td>
<td>0.425</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt_2_s0/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt_2_s0/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>19</td>
<td>0.425</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_7_s0/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_7_s0/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>20</td>
<td>0.425</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_2_s1/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_2_s1/D</td>
<td>phy_rx_clk:[R]</td>
<td>phy_rx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>21</td>
<td>0.425</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_12_s1/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_12_s1/D</td>
<td>phy_rx_clk:[R]</td>
<td>phy_rx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>22</td>
<td>0.425</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_4_s0/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>23</td>
<td>0.425</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_6_s0/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>24</td>
<td>0.425</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_s4/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_s4/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>25</td>
<td>0.427</td>
<td>controller/tx_data_o_2_s2/Q</td>
<td>controller/tx_data_o_2_s2/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.305</td>
<td>4.305</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/EndBusy_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.305</td>
<td>4.305</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q2_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.305</td>
<td>4.305</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStat_q3_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.305</td>
<td>4.305</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.305</td>
<td>4.305</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_2_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.305</td>
<td>4.305</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_3_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.305</td>
<td>4.305</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q3_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.305</td>
<td>4.305</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_4_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.305</td>
<td>4.305</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_5_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.305</td>
<td>4.305</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStat_q2_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_preamble_s14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/CLK</td>
</tr>
<tr>
<td>1.668</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R32C28[0][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
</tr>
<tr>
<td>3.244</td>
<td>1.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s18/I3</td>
</tr>
<tr>
<td>3.799</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C29[2][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s18/F</td>
</tr>
<tr>
<td>4.726</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[3][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s14/I2</td>
</tr>
<tr>
<td>5.179</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s14/F</td>
</tr>
<tr>
<td>5.697</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s9/I3</td>
</tr>
<tr>
<td>6.246</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C27[1][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s9/F</td>
</tr>
<tr>
<td>6.247</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/I3</td>
</tr>
<tr>
<td>6.802</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C27[2][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/F</td>
</tr>
<tr>
<td>7.718</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[3][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/I2</td>
</tr>
<tr>
<td>8.267</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R29C26[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/F</td>
</tr>
<tr>
<td>9.029</td>
<td>0.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C36[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_preamble_s14/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C36[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_preamble_s14/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C36[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_preamble_s14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.661, 35.048%; route: 4.700, 61.897%; tC2Q: 0.232, 3.056%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_idle_s16</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/CLK</td>
</tr>
<tr>
<td>1.668</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R32C28[0][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
</tr>
<tr>
<td>3.244</td>
<td>1.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s18/I3</td>
</tr>
<tr>
<td>3.799</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C29[2][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s18/F</td>
</tr>
<tr>
<td>4.726</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[3][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s14/I2</td>
</tr>
<tr>
<td>5.179</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s14/F</td>
</tr>
<tr>
<td>5.697</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s9/I3</td>
</tr>
<tr>
<td>6.246</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C27[1][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s9/F</td>
</tr>
<tr>
<td>6.247</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/I3</td>
</tr>
<tr>
<td>6.802</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C27[2][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/F</td>
</tr>
<tr>
<td>7.718</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[3][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/I2</td>
</tr>
<tr>
<td>8.267</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R29C26[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/F</td>
</tr>
<tr>
<td>9.029</td>
<td>0.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C36[1][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_idle_s16/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C36[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_idle_s16/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C36[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_idle_s16</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.661, 35.048%; route: 4.700, 61.897%; tC2Q: 0.232, 3.056%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.389</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.012</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_fcs_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/CLK</td>
</tr>
<tr>
<td>1.668</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R32C28[0][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
</tr>
<tr>
<td>3.244</td>
<td>1.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s18/I3</td>
</tr>
<tr>
<td>3.799</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C29[2][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s18/F</td>
</tr>
<tr>
<td>4.726</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[3][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s14/I2</td>
</tr>
<tr>
<td>5.179</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s14/F</td>
</tr>
<tr>
<td>5.697</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s9/I3</td>
</tr>
<tr>
<td>6.246</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C27[1][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s9/F</td>
</tr>
<tr>
<td>6.247</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/I3</td>
</tr>
<tr>
<td>6.802</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C27[2][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/F</td>
</tr>
<tr>
<td>7.718</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[3][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/I2</td>
</tr>
<tr>
<td>8.267</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R29C26[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/F</td>
</tr>
<tr>
<td>9.012</td>
<td>0.745</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[2][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_fcs_s6/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_fcs_s6/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C27[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_fcs_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.661, 35.125%; route: 4.683, 61.813%; tC2Q: 0.232, 3.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.389</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.012</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pad_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/CLK</td>
</tr>
<tr>
<td>1.668</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R32C28[0][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
</tr>
<tr>
<td>3.244</td>
<td>1.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s18/I3</td>
</tr>
<tr>
<td>3.799</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C29[2][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s18/F</td>
</tr>
<tr>
<td>4.726</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[3][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s14/I2</td>
</tr>
<tr>
<td>5.179</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s14/F</td>
</tr>
<tr>
<td>5.697</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s9/I3</td>
</tr>
<tr>
<td>6.246</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C27[1][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s9/F</td>
</tr>
<tr>
<td>6.247</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/I3</td>
</tr>
<tr>
<td>6.802</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C27[2][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/F</td>
</tr>
<tr>
<td>7.718</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[3][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/I2</td>
</tr>
<tr>
<td>8.267</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R29C26[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/F</td>
</tr>
<tr>
<td>9.012</td>
<td>0.745</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pad_s8/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pad_s8/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C27[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pad_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.661, 35.125%; route: 4.683, 61.813%; tC2Q: 0.232, 3.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.389</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.012</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/CLK</td>
</tr>
<tr>
<td>1.668</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R32C28[0][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
</tr>
<tr>
<td>3.244</td>
<td>1.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s18/I3</td>
</tr>
<tr>
<td>3.799</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C29[2][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s18/F</td>
</tr>
<tr>
<td>4.726</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[3][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s14/I2</td>
</tr>
<tr>
<td>5.179</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s14/F</td>
</tr>
<tr>
<td>5.697</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s9/I3</td>
</tr>
<tr>
<td>6.246</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C27[1][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s9/F</td>
</tr>
<tr>
<td>6.247</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/I3</td>
</tr>
<tr>
<td>6.802</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C27[2][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/F</td>
</tr>
<tr>
<td>7.718</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[3][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/I2</td>
</tr>
<tr>
<td>8.267</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R29C26[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/F</td>
</tr>
<tr>
<td>9.012</td>
<td>0.745</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C27[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.661, 35.125%; route: 4.683, 61.813%; tC2Q: 0.232, 3.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_jam_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/CLK</td>
</tr>
<tr>
<td>1.668</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R32C28[0][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
</tr>
<tr>
<td>3.244</td>
<td>1.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s18/I3</td>
</tr>
<tr>
<td>3.799</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C29[2][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s18/F</td>
</tr>
<tr>
<td>4.726</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[3][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s14/I2</td>
</tr>
<tr>
<td>5.179</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s14/F</td>
</tr>
<tr>
<td>5.697</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s9/I3</td>
</tr>
<tr>
<td>6.246</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C27[1][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s9/F</td>
</tr>
<tr>
<td>6.247</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/I3</td>
</tr>
<tr>
<td>6.802</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C27[2][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/F</td>
</tr>
<tr>
<td>7.718</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[3][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/I2</td>
</tr>
<tr>
<td>8.267</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R29C26[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/F</td>
</tr>
<tr>
<td>8.996</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C28[2][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_jam_s4/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C28[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_jam_s4/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C28[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_jam_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.661, 35.196%; route: 4.667, 61.735%; tC2Q: 0.232, 3.069%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_data_s12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/CLK</td>
</tr>
<tr>
<td>1.668</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R32C28[0][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
</tr>
<tr>
<td>3.244</td>
<td>1.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s18/I3</td>
</tr>
<tr>
<td>3.799</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C29[2][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s18/F</td>
</tr>
<tr>
<td>4.726</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[3][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s14/I2</td>
</tr>
<tr>
<td>5.179</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s14/F</td>
</tr>
<tr>
<td>5.697</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s9/I3</td>
</tr>
<tr>
<td>6.246</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C27[1][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s9/F</td>
</tr>
<tr>
<td>6.247</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/I3</td>
</tr>
<tr>
<td>6.802</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C27[2][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/F</td>
</tr>
<tr>
<td>7.718</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[3][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/I2</td>
</tr>
<tr>
<td>8.267</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R29C26[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/F</td>
</tr>
<tr>
<td>8.816</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_data_s12/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_data_s12/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C27[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_data_s12</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.661, 36.055%; route: 4.487, 60.802%; tC2Q: 0.232, 3.143%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.620</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/CLK</td>
</tr>
<tr>
<td>1.668</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R32C28[0][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
</tr>
<tr>
<td>3.244</td>
<td>1.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s18/I3</td>
</tr>
<tr>
<td>3.799</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C29[2][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s18/F</td>
</tr>
<tr>
<td>4.726</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[3][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s14/I2</td>
</tr>
<tr>
<td>5.179</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s14/F</td>
</tr>
<tr>
<td>5.697</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s9/I3</td>
</tr>
<tr>
<td>6.246</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C27[1][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s9/F</td>
</tr>
<tr>
<td>6.247</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/I3</td>
</tr>
<tr>
<td>6.802</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C27[2][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/F</td>
</tr>
<tr>
<td>7.718</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[3][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/I2</td>
</tr>
<tr>
<td>8.267</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R29C26[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/F</td>
</tr>
<tr>
<td>8.781</td>
<td>0.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s2/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C26[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.661, 36.230%; route: 4.452, 60.611%; tC2Q: 0.232, 3.159%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_back_off_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/CLK</td>
</tr>
<tr>
<td>1.668</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R32C28[0][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
</tr>
<tr>
<td>3.244</td>
<td>1.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s18/I3</td>
</tr>
<tr>
<td>3.799</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C29[2][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s18/F</td>
</tr>
<tr>
<td>4.726</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[3][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s14/I2</td>
</tr>
<tr>
<td>5.179</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s14/F</td>
</tr>
<tr>
<td>5.697</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s9/I3</td>
</tr>
<tr>
<td>6.246</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C27[1][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s9/F</td>
</tr>
<tr>
<td>6.247</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/I3</td>
</tr>
<tr>
<td>6.802</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C27[2][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/F</td>
</tr>
<tr>
<td>7.568</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_back_off_s18/I1</td>
</tr>
<tr>
<td>8.117</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_back_off_s18/F</td>
</tr>
<tr>
<td>8.117</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_back_off_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_back_off_s0/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C26[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_back_off_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.661, 39.831%; route: 3.788, 56.696%; tC2Q: 0.232, 3.473%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.854</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.366</td>
</tr>
<tr>
<td class="label">From</td>
<td>frm_len_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/nextByte_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_stat_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_stat_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R24C34[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_o_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>frm_len_8_s0/CLK</td>
</tr>
<tr>
<td>1.262</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">frm_len_8_s0/Q</td>
</tr>
<tr>
<td>2.098</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td>controller/n267_s31/I2</td>
</tr>
<tr>
<td>2.551</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R27C22[1][B]</td>
<td style=" background: #97FFFF;">controller/n267_s31/F</td>
</tr>
<tr>
<td>2.986</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[0][B]</td>
<td>controller/n267_s35/I3</td>
</tr>
<tr>
<td>3.503</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C21[0][B]</td>
<td style=" background: #97FFFF;">controller/n267_s35/F</td>
</tr>
<tr>
<td>3.920</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[3][A]</td>
<td>controller/n267_s16/I2</td>
</tr>
<tr>
<td>4.475</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C22[3][A]</td>
<td style=" background: #97FFFF;">controller/n267_s16/F</td>
</tr>
<tr>
<td>4.903</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[1][A]</td>
<td>controller/n288_s12/I1</td>
</tr>
<tr>
<td>5.458</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R27C20[1][A]</td>
<td style=" background: #97FFFF;">controller/n288_s12/F</td>
</tr>
<tr>
<td>5.902</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td>controller/n285_s11/I0</td>
</tr>
<tr>
<td>6.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">controller/n285_s11/F</td>
</tr>
<tr>
<td>7.140</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[3][B]</td>
<td>controller/nextByte_s4/I3</td>
</tr>
<tr>
<td>7.710</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C20[3][B]</td>
<td style=" background: #97FFFF;">controller/nextByte_s4/F</td>
</tr>
<tr>
<td>7.854</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[1][B]</td>
<td style=" font-weight:bold;">controller/nextByte_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[1][B]</td>
<td>controller/nextByte_s2/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/nextByte_s2</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C20[1][B]</td>
<td>controller/nextByte_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.407</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.167, 46.406%; route: 3.426, 50.195%; tC2Q: 0.232, 3.399%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.520</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.846</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.366</td>
</tr>
<tr>
<td class="label">From</td>
<td>frm_len_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/tx_data_o_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_stat_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_stat_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R24C34[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_o_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>frm_len_8_s0/CLK</td>
</tr>
<tr>
<td>1.262</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">frm_len_8_s0/Q</td>
</tr>
<tr>
<td>2.098</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td>controller/n267_s31/I2</td>
</tr>
<tr>
<td>2.551</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R27C22[1][B]</td>
<td style=" background: #97FFFF;">controller/n267_s31/F</td>
</tr>
<tr>
<td>2.986</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[0][B]</td>
<td>controller/n267_s35/I3</td>
</tr>
<tr>
<td>3.503</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C21[0][B]</td>
<td style=" background: #97FFFF;">controller/n267_s35/F</td>
</tr>
<tr>
<td>3.920</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[3][A]</td>
<td>controller/n267_s16/I2</td>
</tr>
<tr>
<td>4.475</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C22[3][A]</td>
<td style=" background: #97FFFF;">controller/n267_s16/F</td>
</tr>
<tr>
<td>4.903</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[1][A]</td>
<td>controller/n288_s12/I1</td>
</tr>
<tr>
<td>5.458</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R27C20[1][A]</td>
<td style=" background: #97FFFF;">controller/n288_s12/F</td>
</tr>
<tr>
<td>5.902</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td>controller/n285_s11/I0</td>
</tr>
<tr>
<td>6.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">controller/n285_s11/F</td>
</tr>
<tr>
<td>7.297</td>
<td>0.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[0][A]</td>
<td>controller/n309_s9/I0</td>
</tr>
<tr>
<td>7.846</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C22[0][A]</td>
<td style=" background: #97FFFF;">controller/n309_s9/F</td>
</tr>
<tr>
<td>7.846</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[0][A]</td>
<td style=" font-weight:bold;">controller/tx_data_o_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[0][A]</td>
<td>controller/tx_data_o_0_s2/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/tx_data_o_0_s2</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C22[0][A]</td>
<td>controller/tx_data_o_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.407</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.146, 46.153%; route: 3.438, 50.443%; tC2Q: 0.232, 3.404%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.366</td>
</tr>
<tr>
<td class="label">From</td>
<td>frm_len_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/pointer_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_stat_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_stat_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R24C34[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_o_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[2][B]</td>
<td>frm_len_13_s0/CLK</td>
</tr>
<tr>
<td>1.262</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R31C24[2][B]</td>
<td style=" font-weight:bold;">frm_len_13_s0/Q</td>
</tr>
<tr>
<td>2.058</td>
<td>0.797</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[0][A]</td>
<td>controller/last_byte_s15/I3</td>
</tr>
<tr>
<td>2.575</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C22[0][A]</td>
<td style=" background: #97FFFF;">controller/last_byte_s15/F</td>
</tr>
<tr>
<td>3.468</td>
<td>0.893</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C21[2][B]</td>
<td>controller/n288_s27/I3</td>
</tr>
<tr>
<td>4.017</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C21[2][B]</td>
<td style=" background: #97FFFF;">controller/n288_s27/F</td>
</tr>
<tr>
<td>4.018</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[2][A]</td>
<td>controller/n288_s18/I2</td>
</tr>
<tr>
<td>4.535</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C21[2][A]</td>
<td style=" background: #97FFFF;">controller/n288_s18/F</td>
</tr>
<tr>
<td>4.938</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[1][B]</td>
<td>controller/n288_s11/I3</td>
</tr>
<tr>
<td>5.455</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R26C21[1][B]</td>
<td style=" background: #97FFFF;">controller/n288_s11/F</td>
</tr>
<tr>
<td>6.380</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[2][A]</td>
<td>controller/n273_s13/I2</td>
</tr>
<tr>
<td>6.833</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C21[2][A]</td>
<td style=" background: #97FFFF;">controller/n273_s13/F</td>
</tr>
<tr>
<td>7.246</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C20[1][A]</td>
<td>controller/n273_s12/I0</td>
</tr>
<tr>
<td>7.816</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C20[1][A]</td>
<td style=" background: #97FFFF;">controller/n273_s12/F</td>
</tr>
<tr>
<td>7.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[1][A]</td>
<td style=" font-weight:bold;">controller/pointer_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[1][A]</td>
<td>controller/pointer_10_s0/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/pointer_10_s0</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C20[1][A]</td>
<td>controller/pointer_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.407</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.123, 46.016%; route: 3.432, 50.565%; tC2Q: 0.232, 3.418%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.604</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.763</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.366</td>
</tr>
<tr>
<td class="label">From</td>
<td>frm_len_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/tx_data_o_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_stat_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_stat_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R24C34[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_o_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>frm_len_8_s0/CLK</td>
</tr>
<tr>
<td>1.262</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">frm_len_8_s0/Q</td>
</tr>
<tr>
<td>2.098</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td>controller/n267_s31/I2</td>
</tr>
<tr>
<td>2.551</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R27C22[1][B]</td>
<td style=" background: #97FFFF;">controller/n267_s31/F</td>
</tr>
<tr>
<td>2.986</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[0][B]</td>
<td>controller/n267_s35/I3</td>
</tr>
<tr>
<td>3.503</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C21[0][B]</td>
<td style=" background: #97FFFF;">controller/n267_s35/F</td>
</tr>
<tr>
<td>3.920</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[3][A]</td>
<td>controller/n267_s16/I2</td>
</tr>
<tr>
<td>4.475</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C22[3][A]</td>
<td style=" background: #97FFFF;">controller/n267_s16/F</td>
</tr>
<tr>
<td>4.903</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[1][A]</td>
<td>controller/n288_s12/I1</td>
</tr>
<tr>
<td>5.458</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R27C20[1][A]</td>
<td style=" background: #97FFFF;">controller/n288_s12/F</td>
</tr>
<tr>
<td>5.902</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td>controller/n285_s11/I0</td>
</tr>
<tr>
<td>6.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">controller/n285_s11/F</td>
</tr>
<tr>
<td>7.301</td>
<td>0.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C20[0][A]</td>
<td>controller/n291_s9/I0</td>
</tr>
<tr>
<td>7.763</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C20[0][A]</td>
<td style=" background: #97FFFF;">controller/n291_s9/F</td>
</tr>
<tr>
<td>7.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[0][A]</td>
<td style=" font-weight:bold;">controller/tx_data_o_6_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[0][A]</td>
<td>controller/tx_data_o_6_s2/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/tx_data_o_6_s2</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C20[0][A]</td>
<td>controller/tx_data_o_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.407</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.059, 45.433%; route: 3.442, 51.121%; tC2Q: 0.232, 3.446%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.366</td>
</tr>
<tr>
<td class="label">From</td>
<td>frm_len_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/tx_data_o_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_stat_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_stat_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R24C34[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_o_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>frm_len_8_s0/CLK</td>
</tr>
<tr>
<td>1.262</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">frm_len_8_s0/Q</td>
</tr>
<tr>
<td>2.098</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td>controller/n267_s31/I2</td>
</tr>
<tr>
<td>2.551</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R27C22[1][B]</td>
<td style=" background: #97FFFF;">controller/n267_s31/F</td>
</tr>
<tr>
<td>2.986</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[0][B]</td>
<td>controller/n267_s35/I3</td>
</tr>
<tr>
<td>3.503</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C21[0][B]</td>
<td style=" background: #97FFFF;">controller/n267_s35/F</td>
</tr>
<tr>
<td>3.920</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[3][A]</td>
<td>controller/n267_s16/I2</td>
</tr>
<tr>
<td>4.475</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C22[3][A]</td>
<td style=" background: #97FFFF;">controller/n267_s16/F</td>
</tr>
<tr>
<td>4.903</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[1][A]</td>
<td>controller/n288_s12/I1</td>
</tr>
<tr>
<td>5.458</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R27C20[1][A]</td>
<td style=" background: #97FFFF;">controller/n288_s12/F</td>
</tr>
<tr>
<td>5.902</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td>controller/n285_s11/I0</td>
</tr>
<tr>
<td>6.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">controller/n285_s11/F</td>
</tr>
<tr>
<td>7.297</td>
<td>0.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td>controller/n297_s9/I0</td>
</tr>
<tr>
<td>7.759</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td style=" background: #97FFFF;">controller/n297_s9/F</td>
</tr>
<tr>
<td>7.759</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td style=" font-weight:bold;">controller/tx_data_o_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td>controller/tx_data_o_4_s2/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/tx_data_o_4_s2</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C22[0][B]</td>
<td>controller/tx_data_o_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.407</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.059, 45.457%; route: 3.438, 51.095%; tC2Q: 0.232, 3.448%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.614</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.752</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.366</td>
</tr>
<tr>
<td class="label">From</td>
<td>frm_len_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/nextByte_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_stat_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_stat_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R24C34[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_o_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>frm_len_8_s0/CLK</td>
</tr>
<tr>
<td>1.262</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">frm_len_8_s0/Q</td>
</tr>
<tr>
<td>2.098</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td>controller/n267_s31/I2</td>
</tr>
<tr>
<td>2.551</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R27C22[1][B]</td>
<td style=" background: #97FFFF;">controller/n267_s31/F</td>
</tr>
<tr>
<td>2.986</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[0][B]</td>
<td>controller/n267_s35/I3</td>
</tr>
<tr>
<td>3.503</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C21[0][B]</td>
<td style=" background: #97FFFF;">controller/n267_s35/F</td>
</tr>
<tr>
<td>3.920</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[3][A]</td>
<td>controller/n267_s16/I2</td>
</tr>
<tr>
<td>4.475</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C22[3][A]</td>
<td style=" background: #97FFFF;">controller/n267_s16/F</td>
</tr>
<tr>
<td>4.903</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[1][A]</td>
<td>controller/n288_s12/I1</td>
</tr>
<tr>
<td>5.458</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R27C20[1][A]</td>
<td style=" background: #97FFFF;">controller/n288_s12/F</td>
</tr>
<tr>
<td>5.902</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td>controller/n285_s11/I0</td>
</tr>
<tr>
<td>6.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">controller/n285_s11/F</td>
</tr>
<tr>
<td>7.290</td>
<td>0.871</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[1][B]</td>
<td>controller/n311_s14/I2</td>
</tr>
<tr>
<td>7.752</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C20[1][B]</td>
<td style=" background: #97FFFF;">controller/n311_s14/F</td>
</tr>
<tr>
<td>7.752</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[1][B]</td>
<td style=" font-weight:bold;">controller/nextByte_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[1][B]</td>
<td>controller/nextByte_s2/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/nextByte_s2</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C20[1][B]</td>
<td>controller/nextByte_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.407</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.059, 45.506%; route: 3.431, 51.043%; tC2Q: 0.232, 3.451%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.633</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.733</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.366</td>
</tr>
<tr>
<td class="label">From</td>
<td>frm_len_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/pointer_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_stat_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_stat_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R24C34[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_o_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>frm_len_8_s0/CLK</td>
</tr>
<tr>
<td>1.262</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">frm_len_8_s0/Q</td>
</tr>
<tr>
<td>2.098</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td>controller/n267_s31/I2</td>
</tr>
<tr>
<td>2.551</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R27C22[1][B]</td>
<td style=" background: #97FFFF;">controller/n267_s31/F</td>
</tr>
<tr>
<td>2.986</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[0][B]</td>
<td>controller/n267_s35/I3</td>
</tr>
<tr>
<td>3.503</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C21[0][B]</td>
<td style=" background: #97FFFF;">controller/n267_s35/F</td>
</tr>
<tr>
<td>3.920</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[3][A]</td>
<td>controller/n267_s16/I2</td>
</tr>
<tr>
<td>4.475</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C22[3][A]</td>
<td style=" background: #97FFFF;">controller/n267_s16/F</td>
</tr>
<tr>
<td>4.903</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[1][A]</td>
<td>controller/n288_s12/I1</td>
</tr>
<tr>
<td>5.458</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R27C20[1][A]</td>
<td style=" background: #97FFFF;">controller/n288_s12/F</td>
</tr>
<tr>
<td>5.902</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td>controller/n285_s11/I0</td>
</tr>
<tr>
<td>6.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">controller/n285_s11/F</td>
</tr>
<tr>
<td>7.184</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[0][B]</td>
<td>controller/n268_s12/I3</td>
</tr>
<tr>
<td>7.733</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C20[0][B]</td>
<td style=" background: #97FFFF;">controller/n268_s12/F</td>
</tr>
<tr>
<td>7.733</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C20[0][B]</td>
<td style=" font-weight:bold;">controller/pointer_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C20[0][B]</td>
<td>controller/pointer_15_s0/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/pointer_15_s0</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C20[0][B]</td>
<td>controller/pointer_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.407</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.146, 46.933%; route: 3.325, 49.606%; tC2Q: 0.232, 3.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.645</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.366</td>
</tr>
<tr>
<td class="label">From</td>
<td>frm_len_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/tx_data_o_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_stat_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_stat_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R24C34[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_o_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>frm_len_8_s0/CLK</td>
</tr>
<tr>
<td>1.262</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">frm_len_8_s0/Q</td>
</tr>
<tr>
<td>2.098</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td>controller/n267_s31/I2</td>
</tr>
<tr>
<td>2.551</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R27C22[1][B]</td>
<td style=" background: #97FFFF;">controller/n267_s31/F</td>
</tr>
<tr>
<td>2.986</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[0][B]</td>
<td>controller/n267_s35/I3</td>
</tr>
<tr>
<td>3.503</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C21[0][B]</td>
<td style=" background: #97FFFF;">controller/n267_s35/F</td>
</tr>
<tr>
<td>3.920</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[3][A]</td>
<td>controller/n267_s16/I2</td>
</tr>
<tr>
<td>4.475</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C22[3][A]</td>
<td style=" background: #97FFFF;">controller/n267_s16/F</td>
</tr>
<tr>
<td>4.903</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[1][A]</td>
<td>controller/n288_s12/I1</td>
</tr>
<tr>
<td>5.458</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R27C20[1][A]</td>
<td style=" background: #97FFFF;">controller/n288_s12/F</td>
</tr>
<tr>
<td>5.902</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td>controller/n285_s11/I0</td>
</tr>
<tr>
<td>6.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">controller/n285_s11/F</td>
</tr>
<tr>
<td>7.151</td>
<td>0.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C20[1][A]</td>
<td>controller/n294_s9/I0</td>
</tr>
<tr>
<td>7.721</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C20[1][A]</td>
<td style=" background: #97FFFF;">controller/n294_s9/F</td>
</tr>
<tr>
<td>7.721</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[1][A]</td>
<td style=" font-weight:bold;">controller/tx_data_o_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[1][A]</td>
<td>controller/tx_data_o_5_s2/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/tx_data_o_5_s2</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C20[1][A]</td>
<td>controller/tx_data_o_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.407</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.167, 47.331%; route: 3.292, 49.202%; tC2Q: 0.232, 3.467%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.699</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.366</td>
</tr>
<tr>
<td class="label">From</td>
<td>frm_len_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/pointer_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_stat_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_stat_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R24C34[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_o_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>frm_len_8_s0/CLK</td>
</tr>
<tr>
<td>1.262</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">frm_len_8_s0/Q</td>
</tr>
<tr>
<td>2.098</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td>controller/n267_s31/I2</td>
</tr>
<tr>
<td>2.551</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R27C22[1][B]</td>
<td style=" background: #97FFFF;">controller/n267_s31/F</td>
</tr>
<tr>
<td>2.986</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[0][B]</td>
<td>controller/n267_s35/I3</td>
</tr>
<tr>
<td>3.503</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C21[0][B]</td>
<td style=" background: #97FFFF;">controller/n267_s35/F</td>
</tr>
<tr>
<td>3.920</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[3][A]</td>
<td>controller/n267_s16/I2</td>
</tr>
<tr>
<td>4.475</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C22[3][A]</td>
<td style=" background: #97FFFF;">controller/n267_s16/F</td>
</tr>
<tr>
<td>4.903</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[1][A]</td>
<td>controller/n288_s12/I1</td>
</tr>
<tr>
<td>5.458</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R27C20[1][A]</td>
<td style=" background: #97FFFF;">controller/n288_s12/F</td>
</tr>
<tr>
<td>5.902</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td>controller/n285_s11/I0</td>
</tr>
<tr>
<td>6.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">controller/n285_s11/F</td>
</tr>
<tr>
<td>7.328</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C21[0][B]</td>
<td>controller/n275_s12/I3</td>
</tr>
<tr>
<td>7.699</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C21[0][B]</td>
<td style=" background: #97FFFF;">controller/n275_s12/F</td>
</tr>
<tr>
<td>7.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C21[0][B]</td>
<td style=" font-weight:bold;">controller/pointer_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[0][B]</td>
<td>controller/pointer_8_s0/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/pointer_8_s0</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C21[0][B]</td>
<td>controller/pointer_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.407</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.968, 44.503%; route: 3.469, 52.019%; tC2Q: 0.232, 3.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.366</td>
</tr>
<tr>
<td class="label">From</td>
<td>frm_len_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/tx_data_o_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_stat_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_stat_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R24C34[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_o_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][B]</td>
<td>frm_len_3_s0/CLK</td>
</tr>
<tr>
<td>1.262</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R31C23[0][B]</td>
<td style=" font-weight:bold;">frm_len_3_s0/Q</td>
</tr>
<tr>
<td>1.962</td>
<td>0.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C21[2][B]</td>
<td>controller/n267_s30/I1</td>
</tr>
<tr>
<td>2.517</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R24C21[2][B]</td>
<td style=" background: #97FFFF;">controller/n267_s30/F</td>
</tr>
<tr>
<td>3.225</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[3][A]</td>
<td>controller/n269_s16/I0</td>
</tr>
<tr>
<td>3.774</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C22[3][A]</td>
<td style=" background: #97FFFF;">controller/n269_s16/F</td>
</tr>
<tr>
<td>3.919</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[2][B]</td>
<td>controller/n269_s15/I3</td>
</tr>
<tr>
<td>4.290</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C22[2][B]</td>
<td style=" background: #97FFFF;">controller/n269_s15/F</td>
</tr>
<tr>
<td>4.541</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[3][B]</td>
<td>controller/last_byte_s13/I1</td>
</tr>
<tr>
<td>5.096</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R25C22[3][B]</td>
<td style=" background: #97FFFF;">controller/last_byte_s13/F</td>
</tr>
<tr>
<td>5.527</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[1][B]</td>
<td>controller/n288_s14/I1</td>
</tr>
<tr>
<td>6.082</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R26C20[1][B]</td>
<td style=" background: #97FFFF;">controller/n288_s14/F</td>
</tr>
<tr>
<td>7.102</td>
<td>1.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C21[1][A]</td>
<td>controller/n303_s9/I3</td>
</tr>
<tr>
<td>7.672</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C21[1][A]</td>
<td style=" background: #97FFFF;">controller/n303_s9/F</td>
</tr>
<tr>
<td>7.672</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C21[1][A]</td>
<td style=" font-weight:bold;">controller/tx_data_o_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C21[1][A]</td>
<td>controller/tx_data_o_2_s2/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/tx_data_o_2_s2</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C21[1][A]</td>
<td>controller/tx_data_o_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.407</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.155, 47.498%; route: 3.255, 49.009%; tC2Q: 0.232, 3.493%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.705</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.366</td>
</tr>
<tr>
<td class="label">From</td>
<td>frm_len_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/pointer_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_stat_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_stat_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R24C34[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_o_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>frm_len_8_s0/CLK</td>
</tr>
<tr>
<td>1.262</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">frm_len_8_s0/Q</td>
</tr>
<tr>
<td>2.098</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td>controller/n267_s31/I2</td>
</tr>
<tr>
<td>2.551</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R27C22[1][B]</td>
<td style=" background: #97FFFF;">controller/n267_s31/F</td>
</tr>
<tr>
<td>2.986</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[0][B]</td>
<td>controller/n267_s35/I3</td>
</tr>
<tr>
<td>3.503</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C21[0][B]</td>
<td style=" background: #97FFFF;">controller/n267_s35/F</td>
</tr>
<tr>
<td>3.920</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[3][A]</td>
<td>controller/n267_s16/I2</td>
</tr>
<tr>
<td>4.475</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C22[3][A]</td>
<td style=" background: #97FFFF;">controller/n267_s16/F</td>
</tr>
<tr>
<td>4.903</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[1][A]</td>
<td>controller/n288_s12/I1</td>
</tr>
<tr>
<td>5.458</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R27C20[1][A]</td>
<td style=" background: #97FFFF;">controller/n288_s12/F</td>
</tr>
<tr>
<td>5.902</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td>controller/n285_s11/I0</td>
</tr>
<tr>
<td>6.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">controller/n285_s11/F</td>
</tr>
<tr>
<td>7.091</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C20[0][A]</td>
<td>controller/n282_s12/I1</td>
</tr>
<tr>
<td>7.661</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C20[0][A]</td>
<td style=" background: #97FFFF;">controller/n282_s12/F</td>
</tr>
<tr>
<td>7.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[0][A]</td>
<td style=" font-weight:bold;">controller/pointer_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[0][A]</td>
<td>controller/pointer_1_s0/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/pointer_1_s0</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C20[0][A]</td>
<td>controller/pointer_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.407</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.167, 47.758%; route: 3.232, 48.743%; tC2Q: 0.232, 3.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.651</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.366</td>
</tr>
<tr>
<td class="label">From</td>
<td>frm_len_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/tx_data_o_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_stat_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_stat_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R24C34[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_o_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][B]</td>
<td>frm_len_3_s0/CLK</td>
</tr>
<tr>
<td>1.262</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R31C23[0][B]</td>
<td style=" font-weight:bold;">frm_len_3_s0/Q</td>
</tr>
<tr>
<td>1.962</td>
<td>0.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C21[2][B]</td>
<td>controller/n267_s30/I1</td>
</tr>
<tr>
<td>2.517</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R24C21[2][B]</td>
<td style=" background: #97FFFF;">controller/n267_s30/F</td>
</tr>
<tr>
<td>3.225</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[3][A]</td>
<td>controller/n269_s16/I0</td>
</tr>
<tr>
<td>3.774</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C22[3][A]</td>
<td style=" background: #97FFFF;">controller/n269_s16/F</td>
</tr>
<tr>
<td>3.919</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[2][B]</td>
<td>controller/n269_s15/I3</td>
</tr>
<tr>
<td>4.290</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C22[2][B]</td>
<td style=" background: #97FFFF;">controller/n269_s15/F</td>
</tr>
<tr>
<td>4.541</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[3][B]</td>
<td>controller/last_byte_s13/I1</td>
</tr>
<tr>
<td>5.096</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R25C22[3][B]</td>
<td style=" background: #97FFFF;">controller/last_byte_s13/F</td>
</tr>
<tr>
<td>5.527</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[1][B]</td>
<td>controller/n288_s14/I1</td>
</tr>
<tr>
<td>6.082</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R26C20[1][B]</td>
<td style=" background: #97FFFF;">controller/n288_s14/F</td>
</tr>
<tr>
<td>7.102</td>
<td>1.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C21[0][A]</td>
<td>controller/n300_s9/I3</td>
</tr>
<tr>
<td>7.651</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C21[0][A]</td>
<td style=" background: #97FFFF;">controller/n300_s9/F</td>
</tr>
<tr>
<td>7.651</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C21[0][A]</td>
<td style=" font-weight:bold;">controller/tx_data_o_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C21[0][A]</td>
<td>controller/tx_data_o_3_s2/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/tx_data_o_3_s2</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C21[0][A]</td>
<td>controller/tx_data_o_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.407</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.134, 47.332%; route: 3.255, 49.164%; tC2Q: 0.232, 3.504%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.651</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.366</td>
</tr>
<tr>
<td class="label">From</td>
<td>frm_len_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/tx_data_o_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_stat_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_stat_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R24C34[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_o_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][B]</td>
<td>frm_len_3_s0/CLK</td>
</tr>
<tr>
<td>1.262</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R31C23[0][B]</td>
<td style=" font-weight:bold;">frm_len_3_s0/Q</td>
</tr>
<tr>
<td>1.962</td>
<td>0.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C21[2][B]</td>
<td>controller/n267_s30/I1</td>
</tr>
<tr>
<td>2.517</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R24C21[2][B]</td>
<td style=" background: #97FFFF;">controller/n267_s30/F</td>
</tr>
<tr>
<td>3.225</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[3][A]</td>
<td>controller/n269_s16/I0</td>
</tr>
<tr>
<td>3.774</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C22[3][A]</td>
<td style=" background: #97FFFF;">controller/n269_s16/F</td>
</tr>
<tr>
<td>3.919</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[2][B]</td>
<td>controller/n269_s15/I3</td>
</tr>
<tr>
<td>4.290</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C22[2][B]</td>
<td style=" background: #97FFFF;">controller/n269_s15/F</td>
</tr>
<tr>
<td>4.541</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[3][B]</td>
<td>controller/last_byte_s13/I1</td>
</tr>
<tr>
<td>5.096</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R25C22[3][B]</td>
<td style=" background: #97FFFF;">controller/last_byte_s13/F</td>
</tr>
<tr>
<td>5.527</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[1][B]</td>
<td>controller/n288_s14/I1</td>
</tr>
<tr>
<td>6.082</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R26C20[1][B]</td>
<td style=" background: #97FFFF;">controller/n288_s14/F</td>
</tr>
<tr>
<td>7.102</td>
<td>1.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C21[0][B]</td>
<td>controller/n288_s10/I3</td>
</tr>
<tr>
<td>7.651</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C21[0][B]</td>
<td style=" background: #97FFFF;">controller/n288_s10/F</td>
</tr>
<tr>
<td>7.651</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C21[0][B]</td>
<td style=" font-weight:bold;">controller/tx_data_o_7_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C21[0][B]</td>
<td>controller/tx_data_o_7_s2/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/tx_data_o_7_s2</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C21[0][B]</td>
<td>controller/tx_data_o_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.407</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.134, 47.332%; route: 3.255, 49.164%; tC2Q: 0.232, 3.504%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.808</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.366</td>
</tr>
<tr>
<td class="label">From</td>
<td>frm_len_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/tx_data_o_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_stat_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_stat_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R24C34[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_o_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][B]</td>
<td>frm_len_3_s0/CLK</td>
</tr>
<tr>
<td>1.262</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R31C23[0][B]</td>
<td style=" font-weight:bold;">frm_len_3_s0/Q</td>
</tr>
<tr>
<td>1.962</td>
<td>0.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C21[2][B]</td>
<td>controller/n267_s30/I1</td>
</tr>
<tr>
<td>2.517</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R24C21[2][B]</td>
<td style=" background: #97FFFF;">controller/n267_s30/F</td>
</tr>
<tr>
<td>3.225</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[3][A]</td>
<td>controller/n269_s16/I0</td>
</tr>
<tr>
<td>3.774</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C22[3][A]</td>
<td style=" background: #97FFFF;">controller/n269_s16/F</td>
</tr>
<tr>
<td>3.919</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[2][B]</td>
<td>controller/n269_s15/I3</td>
</tr>
<tr>
<td>4.290</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C22[2][B]</td>
<td style=" background: #97FFFF;">controller/n269_s15/F</td>
</tr>
<tr>
<td>4.541</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[3][B]</td>
<td>controller/last_byte_s13/I1</td>
</tr>
<tr>
<td>5.096</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R25C22[3][B]</td>
<td style=" background: #97FFFF;">controller/last_byte_s13/F</td>
</tr>
<tr>
<td>5.527</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[1][B]</td>
<td>controller/n288_s14/I1</td>
</tr>
<tr>
<td>6.082</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R26C20[1][B]</td>
<td style=" background: #97FFFF;">controller/n288_s14/F</td>
</tr>
<tr>
<td>7.010</td>
<td>0.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C20[0][B]</td>
<td>controller/n306_s9/I3</td>
</tr>
<tr>
<td>7.559</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C20[0][B]</td>
<td style=" background: #97FFFF;">controller/n306_s9/F</td>
</tr>
<tr>
<td>7.559</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[0][B]</td>
<td style=" font-weight:bold;">controller/tx_data_o_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[0][B]</td>
<td>controller/tx_data_o_1_s2/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/tx_data_o_1_s2</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C20[0][B]</td>
<td>controller/tx_data_o_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.407</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.134, 48.001%; route: 3.163, 48.445%; tC2Q: 0.232, 3.553%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.553</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.366</td>
</tr>
<tr>
<td class="label">From</td>
<td>frm_len_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/pointer_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_stat_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_stat_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R24C34[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_o_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>frm_len_8_s0/CLK</td>
</tr>
<tr>
<td>1.262</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">frm_len_8_s0/Q</td>
</tr>
<tr>
<td>2.098</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td>controller/n267_s31/I2</td>
</tr>
<tr>
<td>2.551</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R27C22[1][B]</td>
<td style=" background: #97FFFF;">controller/n267_s31/F</td>
</tr>
<tr>
<td>2.986</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[0][B]</td>
<td>controller/n267_s35/I3</td>
</tr>
<tr>
<td>3.503</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C21[0][B]</td>
<td style=" background: #97FFFF;">controller/n267_s35/F</td>
</tr>
<tr>
<td>3.920</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[3][A]</td>
<td>controller/n267_s16/I2</td>
</tr>
<tr>
<td>4.475</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C22[3][A]</td>
<td style=" background: #97FFFF;">controller/n267_s16/F</td>
</tr>
<tr>
<td>4.903</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[1][A]</td>
<td>controller/n288_s12/I1</td>
</tr>
<tr>
<td>5.458</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R27C20[1][A]</td>
<td style=" background: #97FFFF;">controller/n288_s12/F</td>
</tr>
<tr>
<td>5.902</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td>controller/n285_s11/I0</td>
</tr>
<tr>
<td>6.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">controller/n285_s11/F</td>
</tr>
<tr>
<td>7.091</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[0][B]</td>
<td>controller/n270_s12/I3</td>
</tr>
<tr>
<td>7.553</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C21[0][B]</td>
<td style=" background: #97FFFF;">controller/n270_s12/F</td>
</tr>
<tr>
<td>7.553</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C21[0][B]</td>
<td style=" font-weight:bold;">controller/pointer_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C21[0][B]</td>
<td>controller/pointer_13_s0/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/pointer_13_s0</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C21[0][B]</td>
<td>controller/pointer_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.407</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.059, 46.894%; route: 3.232, 49.550%; tC2Q: 0.232, 3.556%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.828</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.366</td>
</tr>
<tr>
<td class="label">From</td>
<td>frm_len_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/pointer_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx_stat_valid:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx_stat_valid</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R24C34[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_statistics_valid_o_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>frm_len_8_s0/CLK</td>
</tr>
<tr>
<td>1.262</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">frm_len_8_s0/Q</td>
</tr>
<tr>
<td>2.098</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td>controller/n267_s31/I2</td>
</tr>
<tr>
<td>2.551</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R27C22[1][B]</td>
<td style=" background: #97FFFF;">controller/n267_s31/F</td>
</tr>
<tr>
<td>2.986</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[0][B]</td>
<td>controller/n267_s35/I3</td>
</tr>
<tr>
<td>3.503</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C21[0][B]</td>
<td style=" background: #97FFFF;">controller/n267_s35/F</td>
</tr>
<tr>
<td>3.920</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[3][A]</td>
<td>controller/n267_s16/I2</td>
</tr>
<tr>
<td>4.475</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C22[3][A]</td>
<td style=" background: #97FFFF;">controller/n267_s16/F</td>
</tr>
<tr>
<td>4.903</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[1][A]</td>
<td>controller/n288_s12/I1</td>
</tr>
<tr>
<td>5.458</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R27C20[1][A]</td>
<td style=" background: #97FFFF;">controller/n288_s12/F</td>
</tr>
<tr>
<td>5.902</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td>controller/n285_s11/I0</td>
</tr>
<tr>
<td>6.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">controller/n285_s11/F</td>
</tr>
<tr>
<td>6.968</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td>controller/n274_s12/I3</td>
</tr>
<tr>
<td>7.538</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td style=" background: #97FFFF;">controller/n274_s12/F</td>
</tr>
<tr>
<td>7.538</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td style=" font-weight:bold;">controller/pointer_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td>controller/pointer_9_s0/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/pointer_9_s0</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C21[0][A]</td>
<td>controller/pointer_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.407</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.167, 48.658%; route: 3.110, 47.778%; tC2Q: 0.232, 3.564%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.580</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.269</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>242</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_7_s1/CLK</td>
</tr>
<tr>
<td>1.458</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C31[2][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_7_s1/Q</td>
</tr>
<tr>
<td>1.580</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0_s10/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>242</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0_s10/CLK</td>
</tr>
<tr>
<td>1.269</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C30</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.580</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.269</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>242</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_6_s1/CLK</td>
</tr>
<tr>
<td>1.458</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C31[2][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_6_s1/Q</td>
</tr>
<tr>
<td>1.580</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0_s10/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>242</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0_s10/CLK</td>
</tr>
<tr>
<td>1.269</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C30</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.242</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_0_s20</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C33[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_0_s2/CLK</td>
</tr>
<tr>
<td>1.432</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>38</td>
<td>R31C33[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_0_s2/Q</td>
</tr>
<tr>
<td>1.585</td>
<td>0.153</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_0_s20/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_0_s20/CLK</td>
</tr>
<tr>
<td>1.242</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C33</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_0_s20</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.153, 43.081%; tC2Q: 0.202, 56.919%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>rxfifo/wr_ptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rxfifo/ram_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>242</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[2][A]</td>
<td>rxfifo/wr_ptr_0_s0/CLK</td>
</tr>
<tr>
<td>1.459</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C21[2][A]</td>
<td style=" font-weight:bold;">rxfifo/wr_ptr_0_s0/Q</td>
</tr>
<tr>
<td>1.749</td>
<td>0.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">rxfifo/ram_ram_0_0_s/ADA[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>242</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>rxfifo/ram_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.375</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>rxfifo/ram_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.290, 58.950%; tC2Q: 0.202, 41.050%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.268</td>
</tr>
<tr>
<td class="label">From</td>
<td>rxfifo/rd_ptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rxfifo/rd_ptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>242</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[1][A]</td>
<td>rxfifo/rd_ptr_2_s0/CLK</td>
</tr>
<tr>
<td>1.459</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C22[1][A]</td>
<td style=" font-weight:bold;">rxfifo/rd_ptr_2_s0/Q</td>
</tr>
<tr>
<td>1.461</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C22[1][A]</td>
<td>rxfifo/n84_s/I1</td>
</tr>
<tr>
<td>1.693</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C22[1][A]</td>
<td style=" background: #97FFFF;">rxfifo/n84_s/SUM</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[1][A]</td>
<td style=" font-weight:bold;">rxfifo/rd_ptr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>242</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[1][A]</td>
<td>rxfifo/rd_ptr_2_s0/CLK</td>
</tr>
<tr>
<td>1.268</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C22[1][A]</td>
<td>rxfifo/rd_ptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.268</td>
</tr>
<tr>
<td class="label">From</td>
<td>rxfifo/rd_ptr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rxfifo/rd_ptr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>242</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][A]</td>
<td>rxfifo/rd_ptr_6_s0/CLK</td>
</tr>
<tr>
<td>1.459</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C23[0][A]</td>
<td style=" font-weight:bold;">rxfifo/rd_ptr_6_s0/Q</td>
</tr>
<tr>
<td>1.461</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C23[0][A]</td>
<td>rxfifo/n80_s/I1</td>
</tr>
<tr>
<td>1.693</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C23[0][A]</td>
<td style=" background: #97FFFF;">rxfifo/n80_s/SUM</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C23[0][A]</td>
<td style=" font-weight:bold;">rxfifo/rd_ptr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>242</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][A]</td>
<td>rxfifo/rd_ptr_6_s0/CLK</td>
</tr>
<tr>
<td>1.268</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C23[0][A]</td>
<td>rxfifo/rd_ptr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.268</td>
</tr>
<tr>
<td class="label">From</td>
<td>rxfifo/wr_ptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rxfifo/wr_ptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>242</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[1][A]</td>
<td>rxfifo/wr_ptr_2_s0/CLK</td>
</tr>
<tr>
<td>1.459</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C20[1][A]</td>
<td style=" font-weight:bold;">rxfifo/wr_ptr_2_s0/Q</td>
</tr>
<tr>
<td>1.461</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C20[1][A]</td>
<td>rxfifo/n16_s/I1</td>
</tr>
<tr>
<td>1.693</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C20[1][A]</td>
<td style=" background: #97FFFF;">rxfifo/n16_s/SUM</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[1][A]</td>
<td style=" font-weight:bold;">rxfifo/wr_ptr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>242</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[1][A]</td>
<td>rxfifo/wr_ptr_2_s0/CLK</td>
</tr>
<tr>
<td>1.268</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C20[1][A]</td>
<td>rxfifo/wr_ptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.268</td>
</tr>
<tr>
<td class="label">From</td>
<td>rxfifo/wr_ptr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rxfifo/wr_ptr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>242</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>rxfifo/wr_ptr_6_s0/CLK</td>
</tr>
<tr>
<td>1.459</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C21[0][A]</td>
<td style=" font-weight:bold;">rxfifo/wr_ptr_6_s0/Q</td>
</tr>
<tr>
<td>1.461</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C21[0][A]</td>
<td>rxfifo/n12_s/I1</td>
</tr>
<tr>
<td>1.693</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td style=" background: #97FFFF;">rxfifo/n12_s/SUM</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td style=" font-weight:bold;">rxfifo/wr_ptr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>242</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>rxfifo/wr_ptr_6_s0/CLK</td>
</tr>
<tr>
<td>1.268</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>rxfifo/wr_ptr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_12_s0/CLK</td>
</tr>
<tr>
<td>1.432</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C28[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_12_s0/Q</td>
</tr>
<tr>
<td>1.434</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_12_s0/I1</td>
</tr>
<tr>
<td>1.666</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_12_s0/F</td>
</tr>
<tr>
<td>1.666</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_12_s0/CLK</td>
</tr>
<tr>
<td>1.241</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C28[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_0_s3/CLK</td>
</tr>
<tr>
<td>1.432</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R35C24[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_0_s3/Q</td>
</tr>
<tr>
<td>1.434</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n378_s3/I1</td>
</tr>
<tr>
<td>1.666</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C24[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n378_s3/F</td>
</tr>
<tr>
<td>1.666</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C24[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_0_s3/CLK</td>
</tr>
<tr>
<td>1.241</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C24[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.432</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R35C24[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_1_s1/Q</td>
</tr>
<tr>
<td>1.434</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n377_s1/I1</td>
</tr>
<tr>
<td>1.666</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C24[1][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n377_s1/F</td>
</tr>
<tr>
<td>1.666</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C24[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.241</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C24[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_1_s3/CLK</td>
</tr>
<tr>
<td>1.432</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R29C28[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_1_s3/Q</td>
</tr>
<tr>
<td>1.434</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1513_s3/I2</td>
</tr>
<tr>
<td>1.666</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1513_s3/F</td>
</tr>
<tr>
<td>1.666</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_1_s3/CLK</td>
</tr>
<tr>
<td>1.241</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C28[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_2_s3/CLK</td>
</tr>
<tr>
<td>1.432</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R29C29[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_2_s3/Q</td>
</tr>
<tr>
<td>1.434</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1512_s3/I2</td>
</tr>
<tr>
<td>1.666</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1512_s3/F</td>
</tr>
<tr>
<td>1.666</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_2_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_2_s3/CLK</td>
</tr>
<tr>
<td>1.241</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C29[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_4_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_4_s3/CLK</td>
</tr>
<tr>
<td>1.432</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R31C27[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_4_s3/Q</td>
</tr>
<tr>
<td>1.434</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1510_s3/I2</td>
</tr>
<tr>
<td>1.666</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C27[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1510_s3/F</td>
</tr>
<tr>
<td>1.666</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_4_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_4_s3/CLK</td>
</tr>
<tr>
<td>1.241</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C27[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_latch_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_latch_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C35[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_latch_s5/CLK</td>
</tr>
<tr>
<td>1.432</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R25C35[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_latch_s5/Q</td>
</tr>
<tr>
<td>1.434</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C35[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1155_s5/I1</td>
</tr>
<tr>
<td>1.666</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C35[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1155_s5/F</td>
</tr>
<tr>
<td>1.666</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_latch_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C35[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_latch_s5/CLK</td>
</tr>
<tr>
<td>1.241</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C35[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_latch_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>1.432</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R29C25[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_5_s1/Q</td>
</tr>
<tr>
<td>1.434</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1113_s3/I0</td>
</tr>
<tr>
<td>1.666</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C25[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1113_s3/F</td>
</tr>
<tr>
<td>1.666</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>1.241</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C25[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_14_s1/CLK</td>
</tr>
<tr>
<td>1.432</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_14_s1/Q</td>
</tr>
<tr>
<td>1.434</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n895_s2/I3</td>
</tr>
<tr>
<td>1.666</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n895_s2/F</td>
</tr>
<tr>
<td>1.666</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_14_s1/CLK</td>
</tr>
<tr>
<td>1.241</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.432</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C30[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt_2_s0/Q</td>
</tr>
<tr>
<td>1.434</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1316_s1/I2</td>
</tr>
<tr>
<td>1.666</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C30[1][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1316_s1/F</td>
</tr>
<tr>
<td>1.666</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.241</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C30[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.432</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R31C30[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1.434</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n543_s1/I2</td>
</tr>
<tr>
<td>1.666</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n543_s1/F</td>
</tr>
<tr>
<td>1.666</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.241</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C30[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.268</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>242</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_2_s1/CLK</td>
</tr>
<tr>
<td>1.459</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C33[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_2_s1/Q</td>
</tr>
<tr>
<td>1.461</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/n621_s3/I0</td>
</tr>
<tr>
<td>1.693</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C33[1][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/n621_s3/F</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>242</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_2_s1/CLK</td>
</tr>
<tr>
<td>1.268</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C33[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.268</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>242</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_12_s1/CLK</td>
</tr>
<tr>
<td>1.459</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C34[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_12_s1/Q</td>
</tr>
<tr>
<td>1.461</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/n611_s1/I2</td>
</tr>
<tr>
<td>1.693</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/n611_s1/F</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>242</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_12_s1/CLK</td>
</tr>
<tr>
<td>1.268</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_reg_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.015</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.579</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C22[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_4_s0/CLK</td>
</tr>
<tr>
<td>1.781</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R32C22[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_4_s0/Q</td>
</tr>
<tr>
<td>1.783</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C22[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n37_s3/I2</td>
</tr>
<tr>
<td>2.015</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C22[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n37_s3/F</td>
</tr>
<tr>
<td>2.015</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C22[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.579</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C22[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_4_s0/CLK</td>
</tr>
<tr>
<td>1.590</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C22[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 42.787%; route: 0.903, 57.213%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 42.787%; route: 0.903, 57.213%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.015</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.579</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_6_s0/CLK</td>
</tr>
<tr>
<td>1.781</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R32C23[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_6_s0/Q</td>
</tr>
<tr>
<td>1.783</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n35_s1/I3</td>
</tr>
<tr>
<td>2.015</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C23[1][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n35_s1/F</td>
</tr>
<tr>
<td>2.015</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.579</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_6_s0/CLK</td>
</tr>
<tr>
<td>1.590</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C23[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 42.787%; route: 0.903, 57.213%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 42.787%; route: 0.903, 57.213%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.015</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.579</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_s4/CLK</td>
</tr>
<tr>
<td>1.781</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R33C23[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_s4/Q</td>
</tr>
<tr>
<td>1.783</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q_s7/I1</td>
</tr>
<tr>
<td>2.015</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q_s7/F</td>
</tr>
<tr>
<td>2.015</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.579</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_s4/CLK</td>
</tr>
<tr>
<td>1.590</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C23[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 42.787%; route: 0.903, 57.213%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 42.787%; route: 0.903, 57.213%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/tx_data_o_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/tx_data_o_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C21[1][A]</td>
<td>controller/tx_data_o_2_s2/CLK</td>
</tr>
<tr>
<td>1.432</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R31C21[1][A]</td>
<td style=" font-weight:bold;">controller/tx_data_o_2_s2/Q</td>
</tr>
<tr>
<td>1.435</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C21[1][A]</td>
<td>controller/n303_s9/I2</td>
</tr>
<tr>
<td>1.667</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C21[1][A]</td>
<td style=" background: #97FFFF;">controller/n303_s9/F</td>
</tr>
<tr>
<td>1.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C21[1][A]</td>
<td style=" font-weight:bold;">controller/tx_data_o_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>346</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C21[1][A]</td>
<td>controller/tx_data_o_2_s2/CLK</td>
</tr>
<tr>
<td>1.241</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C21[1][A]</td>
<td>controller/tx_data_o_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.305</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.305</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/EndBusy_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.274</td>
<td>1.587</td>
<td>tNET</td>
<td>FF</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/EndBusy_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.579</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/EndBusy_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.305</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.305</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.274</td>
<td>1.587</td>
<td>tNET</td>
<td>FF</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.579</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlData_q2_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.305</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.305</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStat_q3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.274</td>
<td>1.587</td>
<td>tNET</td>
<td>FF</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStat_q3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.579</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStat_q3_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.305</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.305</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.274</td>
<td>1.587</td>
<td>tNET</td>
<td>FF</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.579</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.305</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.305</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.274</td>
<td>1.587</td>
<td>tNET</td>
<td>FF</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.579</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_2_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.305</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.305</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.274</td>
<td>1.587</td>
<td>tNET</td>
<td>FF</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.579</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_3_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.305</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.305</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.274</td>
<td>1.587</td>
<td>tNET</td>
<td>FF</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.579</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_q3_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.305</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.305</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.274</td>
<td>1.587</td>
<td>tNET</td>
<td>FF</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.579</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_4_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.305</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.305</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.274</td>
<td>1.587</td>
<td>tNET</td>
<td>FF</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.579</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_5_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.305</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.305</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStat_q2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.274</td>
<td>1.587</td>
<td>tNET</td>
<td>FF</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStat_q2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.579</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStat_q2_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>346</td>
<td>phy_tx_clk_d</td>
<td>2.372</td>
<td>0.897</td>
</tr>
<tr>
<td>242</td>
<td>phy_rx_clk_d</td>
<td>5.860</td>
<td>0.924</td>
</tr>
<tr>
<td>83</td>
<td>clk_tx_ena_int</td>
<td>2.372</td>
<td>1.743</td>
</tr>
<tr>
<td>75</td>
<td>hd_state_enable</td>
<td>7.193</td>
<td>1.457</td>
</tr>
<tr>
<td>72</td>
<td>tx_pause_source_addr_reg1_0_9</td>
<td>8.324</td>
<td>0.850</td>
</tr>
<tr>
<td>72</td>
<td>tx_pause_source_addr_reg1_0_10</td>
<td>8.200</td>
<td>0.981</td>
</tr>
<tr>
<td>64</td>
<td>tx_pause_val_latch_15_8</td>
<td>7.193</td>
<td>1.274</td>
</tr>
<tr>
<td>49</td>
<td>clk_d</td>
<td>5.684</td>
<td>1.587</td>
</tr>
<tr>
<td>43</td>
<td>c_state.s_ifg</td>
<td>4.328</td>
<td>1.849</td>
</tr>
<tr>
<td>38</td>
<td>tx_pause_source_addr_reg1_0_5</td>
<td>8.446</td>
<td>0.753</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R21C33</td>
<td>86.11%</td>
</tr>
<tr>
<td>R34C22</td>
<td>86.11%</td>
</tr>
<tr>
<td>R27C29</td>
<td>83.33%</td>
</tr>
<tr>
<td>R35C31</td>
<td>83.33%</td>
</tr>
<tr>
<td>R26C28</td>
<td>81.94%</td>
</tr>
<tr>
<td>R31C24</td>
<td>81.94%</td>
</tr>
<tr>
<td>R22C34</td>
<td>79.17%</td>
</tr>
<tr>
<td>R22C33</td>
<td>79.17%</td>
</tr>
<tr>
<td>R22C24</td>
<td>79.17%</td>
</tr>
<tr>
<td>R20C36</td>
<td>79.17%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
