#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7febb36394a0 .scope module, "register" "register" 2 3;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 16 "q";
P_0x7febb3639110 .param/l "DATA_WIDTH" 0 2 4, +C4<00000000000000000000000000010000>;
o0x7febb3535f38 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7febb366ac10_0 .net "d", 15 0, o0x7febb3535f38;  0 drivers
o0x7febb3532278 .functor BUFZ 1, C4<z>; HiZ drive
v0x7febb366aca0_0 .net "e", 0 0, o0x7febb3532278;  0 drivers
v0x7febb3660a90_0 .net "q", 15 0, L_0x7febb366fc30;  1 drivers
L_0x7febb366b590 .part o0x7febb3535f38, 0, 1;
L_0x7febb366bf80 .part o0x7febb3535f38, 1, 1;
L_0x7febb366c970 .part o0x7febb3535f38, 2, 1;
L_0x7febb366d360 .part o0x7febb3535f38, 3, 1;
L_0x7febb366dd70 .part o0x7febb3535f38, 4, 1;
L_0x7febb366e760 .part o0x7febb3535f38, 5, 1;
L_0x7febb366f130 .part o0x7febb3535f38, 6, 1;
L_0x7febb366fb10 .part o0x7febb3535f38, 7, 1;
L_0x7febb3670570 .part o0x7febb3535f38, 8, 1;
L_0x7febb3670f50 .part o0x7febb3535f38, 9, 1;
L_0x7febb3671920 .part o0x7febb3535f38, 10, 1;
L_0x7febb3672310 .part o0x7febb3535f38, 11, 1;
L_0x7febb3672ce0 .part o0x7febb3535f38, 12, 1;
L_0x7febb36736c0 .part o0x7febb3535f38, 13, 1;
L_0x7febb3674090 .part o0x7febb3535f38, 14, 1;
L_0x7febb3674a70 .part o0x7febb3535f38, 15, 1;
LS_0x7febb366fc30_0_0 .concat8 [ 1 1 1 1], L_0x7febb366b360, L_0x7febb366bd50, L_0x7febb366c740, L_0x7febb366d130;
LS_0x7febb366fc30_0_4 .concat8 [ 1 1 1 1], L_0x7febb366db40, L_0x7febb366e530, L_0x7febb366ef00, L_0x7febb366f8e0;
LS_0x7febb366fc30_0_8 .concat8 [ 1 1 1 1], L_0x7febb3670340, L_0x7febb3670d20, L_0x7febb36716f0, L_0x7febb36720e0;
LS_0x7febb366fc30_0_12 .concat8 [ 1 1 1 1], L_0x7febb3672ab0, L_0x7febb3673490, L_0x7febb3673e60, L_0x7febb3674840;
L_0x7febb366fc30 .concat8 [ 4 4 4 4], LS_0x7febb366fc30_0_0, LS_0x7febb366fc30_0_4, LS_0x7febb366fc30_0_8, LS_0x7febb366fc30_0_12;
S_0x7febb3638130 .scope generate, "genblk1[0]" "genblk1[0]" 2 13, 2 13 0, S_0x7febb36394a0;
 .timescale 0 0;
P_0x7febb3642cd0 .param/l "i" 0 2 13, +C4<00>;
S_0x7febb363f5d0 .scope module, "dff" "d_flip_flop" 2 14, 3 3 0, S_0x7febb3638130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
L_0x7febb3660b70 .functor NOT 1, o0x7febb3532278, C4<0>, C4<0>, C4<0>;
v0x7febb3655910_0 .net "clk", 0 0, o0x7febb3532278;  alias, 0 drivers
v0x7febb36559b0_0 .net "clk_n", 0 0, L_0x7febb3660b70;  1 drivers
v0x7febb3655a60_0 .net "d", 0 0, L_0x7febb366b590;  1 drivers
v0x7febb3655b30_0 .net "q", 0 0, L_0x7febb366b360;  1 drivers
v0x7febb3655be0_0 .net "q_tmp", 0 0, L_0x7febb366af80;  1 drivers
S_0x7febb363e260 .scope module, "master" "d_latch" 3 10, 4 1 0, S_0x7febb363f5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7febb366ad30 .functor NOT 1, L_0x7febb366b590, C4<0>, C4<0>, C4<0>;
L_0x7febb366ada0 .functor AND 1, L_0x7febb366ad30, L_0x7febb3660b70, C4<1>, C4<1>;
L_0x7febb366ae50 .functor AND 1, L_0x7febb366b590, L_0x7febb3660b70, C4<1>, C4<1>;
L_0x7febb366af80 .functor NOR 1, L_0x7febb366ada0, L_0x7febb366b030, C4<0>, C4<0>;
L_0x7febb366b030 .functor NOR 1, L_0x7febb366ae50, L_0x7febb366af80, C4<0>, C4<0>;
v0x7febb363f300_0 .net "and1", 0 0, L_0x7febb366ada0;  1 drivers
v0x7febb3654dd0_0 .net "and2", 0 0, L_0x7febb366ae50;  1 drivers
v0x7febb3654e70_0 .net "d", 0 0, L_0x7febb366b590;  alias, 1 drivers
v0x7febb3654f20_0 .net "d_n", 0 0, L_0x7febb366ad30;  1 drivers
v0x7febb3654fc0_0 .net "e", 0 0, L_0x7febb3660b70;  alias, 1 drivers
v0x7febb36550a0_0 .net "q", 0 0, L_0x7febb366af80;  alias, 1 drivers
v0x7febb3655140_0 .net "q_n", 0 0, L_0x7febb366b030;  1 drivers
S_0x7febb3655210 .scope module, "slave" "d_latch" 3 11, 4 1 0, S_0x7febb363f5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7febb366b1d0 .functor NOT 1, L_0x7febb366af80, C4<0>, C4<0>, C4<0>;
L_0x7febb366b240 .functor AND 1, L_0x7febb366b1d0, o0x7febb3532278, C4<1>, C4<1>;
L_0x7febb366b2b0 .functor AND 1, L_0x7febb366af80, o0x7febb3532278, C4<1>, C4<1>;
L_0x7febb366b360 .functor NOR 1, L_0x7febb366b240, L_0x7febb366b470, C4<0>, C4<0>;
L_0x7febb366b470 .functor NOR 1, L_0x7febb366b2b0, L_0x7febb366b360, C4<0>, C4<0>;
v0x7febb3655430_0 .net "and1", 0 0, L_0x7febb366b240;  1 drivers
v0x7febb36554d0_0 .net "and2", 0 0, L_0x7febb366b2b0;  1 drivers
v0x7febb3655570_0 .net "d", 0 0, L_0x7febb366af80;  alias, 1 drivers
v0x7febb3655640_0 .net "d_n", 0 0, L_0x7febb366b1d0;  1 drivers
v0x7febb36556d0_0 .net "e", 0 0, o0x7febb3532278;  alias, 0 drivers
v0x7febb36557a0_0 .net "q", 0 0, L_0x7febb366b360;  alias, 1 drivers
v0x7febb3655840_0 .net "q_n", 0 0, L_0x7febb366b470;  1 drivers
S_0x7febb3655cf0 .scope generate, "genblk1[1]" "genblk1[1]" 2 13, 2 13 0, S_0x7febb36394a0;
 .timescale 0 0;
P_0x7febb3655eb0 .param/l "i" 0 2 13, +C4<01>;
S_0x7febb3655f30 .scope module, "dff" "d_flip_flop" 2 14, 3 3 0, S_0x7febb3655cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
L_0x7febb366b6b0 .functor NOT 1, o0x7febb3532278, C4<0>, C4<0>, C4<0>;
v0x7febb3656f70_0 .net "clk", 0 0, o0x7febb3532278;  alias, 0 drivers
v0x7febb3657010_0 .net "clk_n", 0 0, L_0x7febb366b6b0;  1 drivers
v0x7febb36570b0_0 .net "d", 0 0, L_0x7febb366bf80;  1 drivers
v0x7febb3657180_0 .net "q", 0 0, L_0x7febb366bd50;  1 drivers
v0x7febb3657230_0 .net "q_tmp", 0 0, L_0x7febb366b970;  1 drivers
S_0x7febb3656140 .scope module, "master" "d_latch" 3 10, 4 1 0, S_0x7febb3655f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7febb366b720 .functor NOT 1, L_0x7febb366bf80, C4<0>, C4<0>, C4<0>;
L_0x7febb366b790 .functor AND 1, L_0x7febb366b720, L_0x7febb366b6b0, C4<1>, C4<1>;
L_0x7febb366b860 .functor AND 1, L_0x7febb366bf80, L_0x7febb366b6b0, C4<1>, C4<1>;
L_0x7febb366b970 .functor NOR 1, L_0x7febb366b790, L_0x7febb366ba20, C4<0>, C4<0>;
L_0x7febb366ba20 .functor NOR 1, L_0x7febb366b860, L_0x7febb366b970, C4<0>, C4<0>;
v0x7febb3656370_0 .net "and1", 0 0, L_0x7febb366b790;  1 drivers
v0x7febb3656420_0 .net "and2", 0 0, L_0x7febb366b860;  1 drivers
v0x7febb36564c0_0 .net "d", 0 0, L_0x7febb366bf80;  alias, 1 drivers
v0x7febb3656570_0 .net "d_n", 0 0, L_0x7febb366b720;  1 drivers
v0x7febb3656610_0 .net "e", 0 0, L_0x7febb366b6b0;  alias, 1 drivers
v0x7febb36566f0_0 .net "q", 0 0, L_0x7febb366b970;  alias, 1 drivers
v0x7febb3656790_0 .net "q_n", 0 0, L_0x7febb366ba20;  1 drivers
S_0x7febb3656860 .scope module, "slave" "d_latch" 3 11, 4 1 0, S_0x7febb3655f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7febb366bbc0 .functor NOT 1, L_0x7febb366b970, C4<0>, C4<0>, C4<0>;
L_0x7febb366bc30 .functor AND 1, L_0x7febb366bbc0, o0x7febb3532278, C4<1>, C4<1>;
L_0x7febb366bca0 .functor AND 1, L_0x7febb366b970, o0x7febb3532278, C4<1>, C4<1>;
L_0x7febb366bd50 .functor NOR 1, L_0x7febb366bc30, L_0x7febb366be60, C4<0>, C4<0>;
L_0x7febb366be60 .functor NOR 1, L_0x7febb366bca0, L_0x7febb366bd50, C4<0>, C4<0>;
v0x7febb3656a80_0 .net "and1", 0 0, L_0x7febb366bc30;  1 drivers
v0x7febb3656b20_0 .net "and2", 0 0, L_0x7febb366bca0;  1 drivers
v0x7febb3656bc0_0 .net "d", 0 0, L_0x7febb366b970;  alias, 1 drivers
v0x7febb3656c90_0 .net "d_n", 0 0, L_0x7febb366bbc0;  1 drivers
v0x7febb3656d20_0 .net "e", 0 0, o0x7febb3532278;  alias, 0 drivers
v0x7febb3656e30_0 .net "q", 0 0, L_0x7febb366bd50;  alias, 1 drivers
v0x7febb3656ec0_0 .net "q_n", 0 0, L_0x7febb366be60;  1 drivers
S_0x7febb3657340 .scope generate, "genblk1[2]" "genblk1[2]" 2 13, 2 13 0, S_0x7febb36394a0;
 .timescale 0 0;
P_0x7febb3657500 .param/l "i" 0 2 13, +C4<010>;
S_0x7febb3657580 .scope module, "dff" "d_flip_flop" 2 14, 3 3 0, S_0x7febb3657340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
L_0x7febb366c0a0 .functor NOT 1, o0x7febb3532278, C4<0>, C4<0>, C4<0>;
v0x7febb3658630_0 .net "clk", 0 0, o0x7febb3532278;  alias, 0 drivers
v0x7febb36586c0_0 .net "clk_n", 0 0, L_0x7febb366c0a0;  1 drivers
v0x7febb3658750_0 .net "d", 0 0, L_0x7febb366c970;  1 drivers
v0x7febb3658800_0 .net "q", 0 0, L_0x7febb366c740;  1 drivers
v0x7febb3658890_0 .net "q_tmp", 0 0, L_0x7febb366c360;  1 drivers
S_0x7febb3657790 .scope module, "master" "d_latch" 3 10, 4 1 0, S_0x7febb3657580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7febb366c110 .functor NOT 1, L_0x7febb366c970, C4<0>, C4<0>, C4<0>;
L_0x7febb366c1c0 .functor AND 1, L_0x7febb366c110, L_0x7febb366c0a0, C4<1>, C4<1>;
L_0x7febb366c270 .functor AND 1, L_0x7febb366c970, L_0x7febb366c0a0, C4<1>, C4<1>;
L_0x7febb366c360 .functor NOR 1, L_0x7febb366c1c0, L_0x7febb366c410, C4<0>, C4<0>;
L_0x7febb366c410 .functor NOR 1, L_0x7febb366c270, L_0x7febb366c360, C4<0>, C4<0>;
v0x7febb36579d0_0 .net "and1", 0 0, L_0x7febb366c1c0;  1 drivers
v0x7febb3657a80_0 .net "and2", 0 0, L_0x7febb366c270;  1 drivers
v0x7febb3657b20_0 .net "d", 0 0, L_0x7febb366c970;  alias, 1 drivers
v0x7febb3657bd0_0 .net "d_n", 0 0, L_0x7febb366c110;  1 drivers
v0x7febb3657c70_0 .net "e", 0 0, L_0x7febb366c0a0;  alias, 1 drivers
v0x7febb3657d50_0 .net "q", 0 0, L_0x7febb366c360;  alias, 1 drivers
v0x7febb3657df0_0 .net "q_n", 0 0, L_0x7febb366c410;  1 drivers
S_0x7febb3657ec0 .scope module, "slave" "d_latch" 3 11, 4 1 0, S_0x7febb3657580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7febb366c5b0 .functor NOT 1, L_0x7febb366c360, C4<0>, C4<0>, C4<0>;
L_0x7febb366c620 .functor AND 1, L_0x7febb366c5b0, o0x7febb3532278, C4<1>, C4<1>;
L_0x7febb366c690 .functor AND 1, L_0x7febb366c360, o0x7febb3532278, C4<1>, C4<1>;
L_0x7febb366c740 .functor NOR 1, L_0x7febb366c620, L_0x7febb366c850, C4<0>, C4<0>;
L_0x7febb366c850 .functor NOR 1, L_0x7febb366c690, L_0x7febb366c740, C4<0>, C4<0>;
v0x7febb36580e0_0 .net "and1", 0 0, L_0x7febb366c620;  1 drivers
v0x7febb3658180_0 .net "and2", 0 0, L_0x7febb366c690;  1 drivers
v0x7febb3658220_0 .net "d", 0 0, L_0x7febb366c360;  alias, 1 drivers
v0x7febb36582f0_0 .net "d_n", 0 0, L_0x7febb366c5b0;  1 drivers
v0x7febb3658380_0 .net "e", 0 0, o0x7febb3532278;  alias, 0 drivers
v0x7febb36584d0_0 .net "q", 0 0, L_0x7febb366c740;  alias, 1 drivers
v0x7febb3658560_0 .net "q_n", 0 0, L_0x7febb366c850;  1 drivers
S_0x7febb36589a0 .scope generate, "genblk1[3]" "genblk1[3]" 2 13, 2 13 0, S_0x7febb36394a0;
 .timescale 0 0;
P_0x7febb3658b60 .param/l "i" 0 2 13, +C4<011>;
S_0x7febb3658bf0 .scope module, "dff" "d_flip_flop" 2 14, 3 3 0, S_0x7febb36589a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
L_0x7febb366ca90 .functor NOT 1, o0x7febb3532278, C4<0>, C4<0>, C4<0>;
v0x7febb3659c20_0 .net "clk", 0 0, o0x7febb3532278;  alias, 0 drivers
v0x7febb3659cc0_0 .net "clk_n", 0 0, L_0x7febb366ca90;  1 drivers
v0x7febb3659d60_0 .net "d", 0 0, L_0x7febb366d360;  1 drivers
v0x7febb3659e30_0 .net "q", 0 0, L_0x7febb366d130;  1 drivers
v0x7febb3659ee0_0 .net "q_tmp", 0 0, L_0x7febb366cd50;  1 drivers
S_0x7febb3658e00 .scope module, "master" "d_latch" 3 10, 4 1 0, S_0x7febb3658bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7febb366cb00 .functor NOT 1, L_0x7febb366d360, C4<0>, C4<0>, C4<0>;
L_0x7febb366cb70 .functor AND 1, L_0x7febb366cb00, L_0x7febb366ca90, C4<1>, C4<1>;
L_0x7febb366cc40 .functor AND 1, L_0x7febb366d360, L_0x7febb366ca90, C4<1>, C4<1>;
L_0x7febb366cd50 .functor NOR 1, L_0x7febb366cb70, L_0x7febb366ce00, C4<0>, C4<0>;
L_0x7febb366ce00 .functor NOR 1, L_0x7febb366cc40, L_0x7febb366cd50, C4<0>, C4<0>;
v0x7febb3659040_0 .net "and1", 0 0, L_0x7febb366cb70;  1 drivers
v0x7febb36590f0_0 .net "and2", 0 0, L_0x7febb366cc40;  1 drivers
v0x7febb3659190_0 .net "d", 0 0, L_0x7febb366d360;  alias, 1 drivers
v0x7febb3659240_0 .net "d_n", 0 0, L_0x7febb366cb00;  1 drivers
v0x7febb36592e0_0 .net "e", 0 0, L_0x7febb366ca90;  alias, 1 drivers
v0x7febb36593c0_0 .net "q", 0 0, L_0x7febb366cd50;  alias, 1 drivers
v0x7febb3659460_0 .net "q_n", 0 0, L_0x7febb366ce00;  1 drivers
S_0x7febb3659530 .scope module, "slave" "d_latch" 3 11, 4 1 0, S_0x7febb3658bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7febb366cfa0 .functor NOT 1, L_0x7febb366cd50, C4<0>, C4<0>, C4<0>;
L_0x7febb366d010 .functor AND 1, L_0x7febb366cfa0, o0x7febb3532278, C4<1>, C4<1>;
L_0x7febb366d080 .functor AND 1, L_0x7febb366cd50, o0x7febb3532278, C4<1>, C4<1>;
L_0x7febb366d130 .functor NOR 1, L_0x7febb366d010, L_0x7febb366d240, C4<0>, C4<0>;
L_0x7febb366d240 .functor NOR 1, L_0x7febb366d080, L_0x7febb366d130, C4<0>, C4<0>;
v0x7febb3659750_0 .net "and1", 0 0, L_0x7febb366d010;  1 drivers
v0x7febb36597f0_0 .net "and2", 0 0, L_0x7febb366d080;  1 drivers
v0x7febb3659890_0 .net "d", 0 0, L_0x7febb366cd50;  alias, 1 drivers
v0x7febb3659960_0 .net "d_n", 0 0, L_0x7febb366cfa0;  1 drivers
v0x7febb36599f0_0 .net "e", 0 0, o0x7febb3532278;  alias, 0 drivers
v0x7febb3659ac0_0 .net "q", 0 0, L_0x7febb366d130;  alias, 1 drivers
v0x7febb3659b50_0 .net "q_n", 0 0, L_0x7febb366d240;  1 drivers
S_0x7febb3659ff0 .scope generate, "genblk1[4]" "genblk1[4]" 2 13, 2 13 0, S_0x7febb36394a0;
 .timescale 0 0;
P_0x7febb365a1f0 .param/l "i" 0 2 13, +C4<0100>;
S_0x7febb365a270 .scope module, "dff" "d_flip_flop" 2 14, 3 3 0, S_0x7febb3659ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
L_0x7febb366d500 .functor NOT 1, o0x7febb3532278, C4<0>, C4<0>, C4<0>;
v0x7febb365b370_0 .net "clk", 0 0, o0x7febb3532278;  alias, 0 drivers
v0x7febb365b400_0 .net "clk_n", 0 0, L_0x7febb366d500;  1 drivers
v0x7febb365b490_0 .net "d", 0 0, L_0x7febb366dd70;  1 drivers
v0x7febb365b520_0 .net "q", 0 0, L_0x7febb366db40;  1 drivers
v0x7febb365b5b0_0 .net "q_tmp", 0 0, L_0x7febb366d760;  1 drivers
S_0x7febb365a480 .scope module, "master" "d_latch" 3 10, 4 1 0, S_0x7febb365a270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7febb366d570 .functor NOT 1, L_0x7febb366dd70, C4<0>, C4<0>, C4<0>;
L_0x7febb366d5e0 .functor AND 1, L_0x7febb366d570, L_0x7febb366d500, C4<1>, C4<1>;
L_0x7febb366d650 .functor AND 1, L_0x7febb366dd70, L_0x7febb366d500, C4<1>, C4<1>;
L_0x7febb366d760 .functor NOR 1, L_0x7febb366d5e0, L_0x7febb366d810, C4<0>, C4<0>;
L_0x7febb366d810 .functor NOR 1, L_0x7febb366d650, L_0x7febb366d760, C4<0>, C4<0>;
v0x7febb365a690_0 .net "and1", 0 0, L_0x7febb366d5e0;  1 drivers
v0x7febb365a740_0 .net "and2", 0 0, L_0x7febb366d650;  1 drivers
v0x7febb365a7e0_0 .net "d", 0 0, L_0x7febb366dd70;  alias, 1 drivers
v0x7febb365a890_0 .net "d_n", 0 0, L_0x7febb366d570;  1 drivers
v0x7febb365a930_0 .net "e", 0 0, L_0x7febb366d500;  alias, 1 drivers
v0x7febb365aa10_0 .net "q", 0 0, L_0x7febb366d760;  alias, 1 drivers
v0x7febb365aab0_0 .net "q_n", 0 0, L_0x7febb366d810;  1 drivers
S_0x7febb365ab80 .scope module, "slave" "d_latch" 3 11, 4 1 0, S_0x7febb365a270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7febb366d9b0 .functor NOT 1, L_0x7febb366d760, C4<0>, C4<0>, C4<0>;
L_0x7febb366da20 .functor AND 1, L_0x7febb366d9b0, o0x7febb3532278, C4<1>, C4<1>;
L_0x7febb366da90 .functor AND 1, L_0x7febb366d760, o0x7febb3532278, C4<1>, C4<1>;
L_0x7febb366db40 .functor NOR 1, L_0x7febb366da20, L_0x7febb366dc50, C4<0>, C4<0>;
L_0x7febb366dc50 .functor NOR 1, L_0x7febb366da90, L_0x7febb366db40, C4<0>, C4<0>;
v0x7febb365ada0_0 .net "and1", 0 0, L_0x7febb366da20;  1 drivers
v0x7febb365ae40_0 .net "and2", 0 0, L_0x7febb366da90;  1 drivers
v0x7febb365aee0_0 .net "d", 0 0, L_0x7febb366d760;  alias, 1 drivers
v0x7febb365afb0_0 .net "d_n", 0 0, L_0x7febb366d9b0;  1 drivers
v0x7febb365b040_0 .net "e", 0 0, o0x7febb3532278;  alias, 0 drivers
v0x7febb365b210_0 .net "q", 0 0, L_0x7febb366db40;  alias, 1 drivers
v0x7febb365b2a0_0 .net "q_n", 0 0, L_0x7febb366dc50;  1 drivers
S_0x7febb365b6c0 .scope generate, "genblk1[5]" "genblk1[5]" 2 13, 2 13 0, S_0x7febb36394a0;
 .timescale 0 0;
P_0x7febb365b880 .param/l "i" 0 2 13, +C4<0101>;
S_0x7febb365b900 .scope module, "dff" "d_flip_flop" 2 14, 3 3 0, S_0x7febb365b6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
L_0x7febb366de90 .functor NOT 1, o0x7febb3532278, C4<0>, C4<0>, C4<0>;
v0x7febb365c920_0 .net "clk", 0 0, o0x7febb3532278;  alias, 0 drivers
v0x7febb365c9c0_0 .net "clk_n", 0 0, L_0x7febb366de90;  1 drivers
v0x7febb365ca60_0 .net "d", 0 0, L_0x7febb366e760;  1 drivers
v0x7febb365cb30_0 .net "q", 0 0, L_0x7febb366e530;  1 drivers
v0x7febb365cbe0_0 .net "q_tmp", 0 0, L_0x7febb366e150;  1 drivers
S_0x7febb365bb10 .scope module, "master" "d_latch" 3 10, 4 1 0, S_0x7febb365b900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7febb366df00 .functor NOT 1, L_0x7febb366e760, C4<0>, C4<0>, C4<0>;
L_0x7febb366dfb0 .functor AND 1, L_0x7febb366df00, L_0x7febb366de90, C4<1>, C4<1>;
L_0x7febb366e060 .functor AND 1, L_0x7febb366e760, L_0x7febb366de90, C4<1>, C4<1>;
L_0x7febb366e150 .functor NOR 1, L_0x7febb366dfb0, L_0x7febb366e200, C4<0>, C4<0>;
L_0x7febb366e200 .functor NOR 1, L_0x7febb366e060, L_0x7febb366e150, C4<0>, C4<0>;
v0x7febb365bd40_0 .net "and1", 0 0, L_0x7febb366dfb0;  1 drivers
v0x7febb365bdf0_0 .net "and2", 0 0, L_0x7febb366e060;  1 drivers
v0x7febb365be90_0 .net "d", 0 0, L_0x7febb366e760;  alias, 1 drivers
v0x7febb365bf40_0 .net "d_n", 0 0, L_0x7febb366df00;  1 drivers
v0x7febb365bfe0_0 .net "e", 0 0, L_0x7febb366de90;  alias, 1 drivers
v0x7febb365c0c0_0 .net "q", 0 0, L_0x7febb366e150;  alias, 1 drivers
v0x7febb365c160_0 .net "q_n", 0 0, L_0x7febb366e200;  1 drivers
S_0x7febb365c230 .scope module, "slave" "d_latch" 3 11, 4 1 0, S_0x7febb365b900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7febb366e3a0 .functor NOT 1, L_0x7febb366e150, C4<0>, C4<0>, C4<0>;
L_0x7febb366e410 .functor AND 1, L_0x7febb366e3a0, o0x7febb3532278, C4<1>, C4<1>;
L_0x7febb366e480 .functor AND 1, L_0x7febb366e150, o0x7febb3532278, C4<1>, C4<1>;
L_0x7febb366e530 .functor NOR 1, L_0x7febb366e410, L_0x7febb366e640, C4<0>, C4<0>;
L_0x7febb366e640 .functor NOR 1, L_0x7febb366e480, L_0x7febb366e530, C4<0>, C4<0>;
v0x7febb365c450_0 .net "and1", 0 0, L_0x7febb366e410;  1 drivers
v0x7febb365c4f0_0 .net "and2", 0 0, L_0x7febb366e480;  1 drivers
v0x7febb365c590_0 .net "d", 0 0, L_0x7febb366e150;  alias, 1 drivers
v0x7febb365c660_0 .net "d_n", 0 0, L_0x7febb366e3a0;  1 drivers
v0x7febb365c6f0_0 .net "e", 0 0, o0x7febb3532278;  alias, 0 drivers
v0x7febb365c7c0_0 .net "q", 0 0, L_0x7febb366e530;  alias, 1 drivers
v0x7febb365c850_0 .net "q_n", 0 0, L_0x7febb366e640;  1 drivers
S_0x7febb365ccf0 .scope generate, "genblk1[6]" "genblk1[6]" 2 13, 2 13 0, S_0x7febb36394a0;
 .timescale 0 0;
P_0x7febb365ceb0 .param/l "i" 0 2 13, +C4<0110>;
S_0x7febb365cf30 .scope module, "dff" "d_flip_flop" 2 14, 3 3 0, S_0x7febb365ccf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
L_0x7febb366e880 .functor NOT 1, o0x7febb3532278, C4<0>, C4<0>, C4<0>;
v0x7febb365df50_0 .net "clk", 0 0, o0x7febb3532278;  alias, 0 drivers
v0x7febb365dff0_0 .net "clk_n", 0 0, L_0x7febb366e880;  1 drivers
v0x7febb365e090_0 .net "d", 0 0, L_0x7febb366f130;  1 drivers
v0x7febb365e160_0 .net "q", 0 0, L_0x7febb366ef00;  1 drivers
v0x7febb365e210_0 .net "q_tmp", 0 0, L_0x7febb366eb20;  1 drivers
S_0x7febb365d140 .scope module, "master" "d_latch" 3 10, 4 1 0, S_0x7febb365cf30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7febb366e8f0 .functor NOT 1, L_0x7febb366f130, C4<0>, C4<0>, C4<0>;
L_0x7febb366e960 .functor AND 1, L_0x7febb366e8f0, L_0x7febb366e880, C4<1>, C4<1>;
L_0x7febb366ea10 .functor AND 1, L_0x7febb366f130, L_0x7febb366e880, C4<1>, C4<1>;
L_0x7febb366eb20 .functor NOR 1, L_0x7febb366e960, L_0x7febb366ebd0, C4<0>, C4<0>;
L_0x7febb366ebd0 .functor NOR 1, L_0x7febb366ea10, L_0x7febb366eb20, C4<0>, C4<0>;
v0x7febb365d370_0 .net "and1", 0 0, L_0x7febb366e960;  1 drivers
v0x7febb365d420_0 .net "and2", 0 0, L_0x7febb366ea10;  1 drivers
v0x7febb365d4c0_0 .net "d", 0 0, L_0x7febb366f130;  alias, 1 drivers
v0x7febb365d570_0 .net "d_n", 0 0, L_0x7febb366e8f0;  1 drivers
v0x7febb365d610_0 .net "e", 0 0, L_0x7febb366e880;  alias, 1 drivers
v0x7febb365d6f0_0 .net "q", 0 0, L_0x7febb366eb20;  alias, 1 drivers
v0x7febb365d790_0 .net "q_n", 0 0, L_0x7febb366ebd0;  1 drivers
S_0x7febb365d860 .scope module, "slave" "d_latch" 3 11, 4 1 0, S_0x7febb365cf30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7febb366ed70 .functor NOT 1, L_0x7febb366eb20, C4<0>, C4<0>, C4<0>;
L_0x7febb366ede0 .functor AND 1, L_0x7febb366ed70, o0x7febb3532278, C4<1>, C4<1>;
L_0x7febb366ee50 .functor AND 1, L_0x7febb366eb20, o0x7febb3532278, C4<1>, C4<1>;
L_0x7febb366ef00 .functor NOR 1, L_0x7febb366ede0, L_0x7febb366f010, C4<0>, C4<0>;
L_0x7febb366f010 .functor NOR 1, L_0x7febb366ee50, L_0x7febb366ef00, C4<0>, C4<0>;
v0x7febb365da80_0 .net "and1", 0 0, L_0x7febb366ede0;  1 drivers
v0x7febb365db20_0 .net "and2", 0 0, L_0x7febb366ee50;  1 drivers
v0x7febb365dbc0_0 .net "d", 0 0, L_0x7febb366eb20;  alias, 1 drivers
v0x7febb365dc90_0 .net "d_n", 0 0, L_0x7febb366ed70;  1 drivers
v0x7febb365dd20_0 .net "e", 0 0, o0x7febb3532278;  alias, 0 drivers
v0x7febb365ddf0_0 .net "q", 0 0, L_0x7febb366ef00;  alias, 1 drivers
v0x7febb365de80_0 .net "q_n", 0 0, L_0x7febb366f010;  1 drivers
S_0x7febb365e320 .scope generate, "genblk1[7]" "genblk1[7]" 2 13, 2 13 0, S_0x7febb36394a0;
 .timescale 0 0;
P_0x7febb365e4e0 .param/l "i" 0 2 13, +C4<0111>;
S_0x7febb365e560 .scope module, "dff" "d_flip_flop" 2 14, 3 3 0, S_0x7febb365e320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
L_0x7febb366f250 .functor NOT 1, o0x7febb3532278, C4<0>, C4<0>, C4<0>;
v0x7febb365f580_0 .net "clk", 0 0, o0x7febb3532278;  alias, 0 drivers
v0x7febb365f620_0 .net "clk_n", 0 0, L_0x7febb366f250;  1 drivers
v0x7febb365f6c0_0 .net "d", 0 0, L_0x7febb366fb10;  1 drivers
v0x7febb365f790_0 .net "q", 0 0, L_0x7febb366f8e0;  1 drivers
v0x7febb365f840_0 .net "q_tmp", 0 0, L_0x7febb366f510;  1 drivers
S_0x7febb365e770 .scope module, "master" "d_latch" 3 10, 4 1 0, S_0x7febb365e560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7febb366f2c0 .functor NOT 1, L_0x7febb366fb10, C4<0>, C4<0>, C4<0>;
L_0x7febb366f370 .functor AND 1, L_0x7febb366f2c0, L_0x7febb366f250, C4<1>, C4<1>;
L_0x7febb366f420 .functor AND 1, L_0x7febb366fb10, L_0x7febb366f250, C4<1>, C4<1>;
L_0x7febb366f510 .functor NOR 1, L_0x7febb366f370, L_0x7febb366f5c0, C4<0>, C4<0>;
L_0x7febb366f5c0 .functor NOR 1, L_0x7febb366f420, L_0x7febb366f510, C4<0>, C4<0>;
v0x7febb365e9a0_0 .net "and1", 0 0, L_0x7febb366f370;  1 drivers
v0x7febb365ea50_0 .net "and2", 0 0, L_0x7febb366f420;  1 drivers
v0x7febb365eaf0_0 .net "d", 0 0, L_0x7febb366fb10;  alias, 1 drivers
v0x7febb365eba0_0 .net "d_n", 0 0, L_0x7febb366f2c0;  1 drivers
v0x7febb365ec40_0 .net "e", 0 0, L_0x7febb366f250;  alias, 1 drivers
v0x7febb365ed20_0 .net "q", 0 0, L_0x7febb366f510;  alias, 1 drivers
v0x7febb365edc0_0 .net "q_n", 0 0, L_0x7febb366f5c0;  1 drivers
S_0x7febb365ee90 .scope module, "slave" "d_latch" 3 11, 4 1 0, S_0x7febb365e560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7febb366f730 .functor NOT 1, L_0x7febb366f510, C4<0>, C4<0>, C4<0>;
L_0x7febb366f7a0 .functor AND 1, L_0x7febb366f730, o0x7febb3532278, C4<1>, C4<1>;
L_0x7febb366f850 .functor AND 1, L_0x7febb366f510, o0x7febb3532278, C4<1>, C4<1>;
L_0x7febb366f8e0 .functor NOR 1, L_0x7febb366f7a0, L_0x7febb366f9f0, C4<0>, C4<0>;
L_0x7febb366f9f0 .functor NOR 1, L_0x7febb366f850, L_0x7febb366f8e0, C4<0>, C4<0>;
v0x7febb365f0b0_0 .net "and1", 0 0, L_0x7febb366f7a0;  1 drivers
v0x7febb365f150_0 .net "and2", 0 0, L_0x7febb366f850;  1 drivers
v0x7febb365f1f0_0 .net "d", 0 0, L_0x7febb366f510;  alias, 1 drivers
v0x7febb365f2c0_0 .net "d_n", 0 0, L_0x7febb366f730;  1 drivers
v0x7febb365f350_0 .net "e", 0 0, o0x7febb3532278;  alias, 0 drivers
v0x7febb365f420_0 .net "q", 0 0, L_0x7febb366f8e0;  alias, 1 drivers
v0x7febb365f4b0_0 .net "q_n", 0 0, L_0x7febb366f9f0;  1 drivers
S_0x7febb365f950 .scope generate, "genblk1[8]" "genblk1[8]" 2 13, 2 13 0, S_0x7febb36394a0;
 .timescale 0 0;
P_0x7febb365a1b0 .param/l "i" 0 2 13, +C4<01000>;
S_0x7febb365fbd0 .scope module, "dff" "d_flip_flop" 2 14, 3 3 0, S_0x7febb365f950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
L_0x7febb366fd30 .functor NOT 1, o0x7febb3532278, C4<0>, C4<0>, C4<0>;
v0x7febb3660d20_0 .net "clk", 0 0, o0x7febb3532278;  alias, 0 drivers
v0x7febb3660db0_0 .net "clk_n", 0 0, L_0x7febb366fd30;  1 drivers
v0x7febb3660e40_0 .net "d", 0 0, L_0x7febb3670570;  1 drivers
v0x7febb3660f10_0 .net "q", 0 0, L_0x7febb3670340;  1 drivers
v0x7febb3660fa0_0 .net "q_tmp", 0 0, L_0x7febb366ff60;  1 drivers
S_0x7febb365fde0 .scope module, "master" "d_latch" 3 10, 4 1 0, S_0x7febb365fbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7febb366d480 .functor NOT 1, L_0x7febb3670570, C4<0>, C4<0>, C4<0>;
L_0x7febb366fda0 .functor AND 1, L_0x7febb366d480, L_0x7febb366fd30, C4<1>, C4<1>;
L_0x7febb366fe50 .functor AND 1, L_0x7febb3670570, L_0x7febb366fd30, C4<1>, C4<1>;
L_0x7febb366ff60 .functor NOR 1, L_0x7febb366fda0, L_0x7febb3670010, C4<0>, C4<0>;
L_0x7febb3670010 .functor NOR 1, L_0x7febb366fe50, L_0x7febb366ff60, C4<0>, C4<0>;
v0x7febb3660010_0 .net "and1", 0 0, L_0x7febb366fda0;  1 drivers
v0x7febb36600c0_0 .net "and2", 0 0, L_0x7febb366fe50;  1 drivers
v0x7febb3660160_0 .net "d", 0 0, L_0x7febb3670570;  alias, 1 drivers
v0x7febb3660210_0 .net "d_n", 0 0, L_0x7febb366d480;  1 drivers
v0x7febb36602b0_0 .net "e", 0 0, L_0x7febb366fd30;  alias, 1 drivers
v0x7febb3660390_0 .net "q", 0 0, L_0x7febb366ff60;  alias, 1 drivers
v0x7febb3660430_0 .net "q_n", 0 0, L_0x7febb3670010;  1 drivers
S_0x7febb3660500 .scope module, "slave" "d_latch" 3 11, 4 1 0, S_0x7febb365fbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7febb36701b0 .functor NOT 1, L_0x7febb366ff60, C4<0>, C4<0>, C4<0>;
L_0x7febb3670220 .functor AND 1, L_0x7febb36701b0, o0x7febb3532278, C4<1>, C4<1>;
L_0x7febb3670290 .functor AND 1, L_0x7febb366ff60, o0x7febb3532278, C4<1>, C4<1>;
L_0x7febb3670340 .functor NOR 1, L_0x7febb3670220, L_0x7febb3670450, C4<0>, C4<0>;
L_0x7febb3670450 .functor NOR 1, L_0x7febb3670290, L_0x7febb3670340, C4<0>, C4<0>;
v0x7febb3660720_0 .net "and1", 0 0, L_0x7febb3670220;  1 drivers
v0x7febb36607c0_0 .net "and2", 0 0, L_0x7febb3670290;  1 drivers
v0x7febb3660860_0 .net "d", 0 0, L_0x7febb366ff60;  alias, 1 drivers
v0x7febb3660930_0 .net "d_n", 0 0, L_0x7febb36701b0;  1 drivers
v0x7febb36609c0_0 .net "e", 0 0, o0x7febb3532278;  alias, 0 drivers
v0x7febb365b110_0 .net "q", 0 0, L_0x7febb3670340;  alias, 1 drivers
v0x7febb3660c90_0 .net "q_n", 0 0, L_0x7febb3670450;  1 drivers
S_0x7febb36610b0 .scope generate, "genblk1[9]" "genblk1[9]" 2 13, 2 13 0, S_0x7febb36394a0;
 .timescale 0 0;
P_0x7febb3661270 .param/l "i" 0 2 13, +C4<01001>;
S_0x7febb36612f0 .scope module, "dff" "d_flip_flop" 2 14, 3 3 0, S_0x7febb36610b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
L_0x7febb36706e0 .functor NOT 1, o0x7febb3532278, C4<0>, C4<0>, C4<0>;
v0x7febb3662320_0 .net "clk", 0 0, o0x7febb3532278;  alias, 0 drivers
v0x7febb36623c0_0 .net "clk_n", 0 0, L_0x7febb36706e0;  1 drivers
v0x7febb3662460_0 .net "d", 0 0, L_0x7febb3670f50;  1 drivers
v0x7febb3662530_0 .net "q", 0 0, L_0x7febb3670d20;  1 drivers
v0x7febb36625e0_0 .net "q_tmp", 0 0, L_0x7febb3670940;  1 drivers
S_0x7febb3661500 .scope module, "master" "d_latch" 3 10, 4 1 0, S_0x7febb36612f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7febb3670750 .functor NOT 1, L_0x7febb3670f50, C4<0>, C4<0>, C4<0>;
L_0x7febb36707c0 .functor AND 1, L_0x7febb3670750, L_0x7febb36706e0, C4<1>, C4<1>;
L_0x7febb3670830 .functor AND 1, L_0x7febb3670f50, L_0x7febb36706e0, C4<1>, C4<1>;
L_0x7febb3670940 .functor NOR 1, L_0x7febb36707c0, L_0x7febb36709f0, C4<0>, C4<0>;
L_0x7febb36709f0 .functor NOR 1, L_0x7febb3670830, L_0x7febb3670940, C4<0>, C4<0>;
v0x7febb3661740_0 .net "and1", 0 0, L_0x7febb36707c0;  1 drivers
v0x7febb36617f0_0 .net "and2", 0 0, L_0x7febb3670830;  1 drivers
v0x7febb3661890_0 .net "d", 0 0, L_0x7febb3670f50;  alias, 1 drivers
v0x7febb3661940_0 .net "d_n", 0 0, L_0x7febb3670750;  1 drivers
v0x7febb36619e0_0 .net "e", 0 0, L_0x7febb36706e0;  alias, 1 drivers
v0x7febb3661ac0_0 .net "q", 0 0, L_0x7febb3670940;  alias, 1 drivers
v0x7febb3661b60_0 .net "q_n", 0 0, L_0x7febb36709f0;  1 drivers
S_0x7febb3661c30 .scope module, "slave" "d_latch" 3 11, 4 1 0, S_0x7febb36612f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7febb3670b90 .functor NOT 1, L_0x7febb3670940, C4<0>, C4<0>, C4<0>;
L_0x7febb3670c00 .functor AND 1, L_0x7febb3670b90, o0x7febb3532278, C4<1>, C4<1>;
L_0x7febb3670c70 .functor AND 1, L_0x7febb3670940, o0x7febb3532278, C4<1>, C4<1>;
L_0x7febb3670d20 .functor NOR 1, L_0x7febb3670c00, L_0x7febb3670e30, C4<0>, C4<0>;
L_0x7febb3670e30 .functor NOR 1, L_0x7febb3670c70, L_0x7febb3670d20, C4<0>, C4<0>;
v0x7febb3661e50_0 .net "and1", 0 0, L_0x7febb3670c00;  1 drivers
v0x7febb3661ef0_0 .net "and2", 0 0, L_0x7febb3670c70;  1 drivers
v0x7febb3661f90_0 .net "d", 0 0, L_0x7febb3670940;  alias, 1 drivers
v0x7febb3662060_0 .net "d_n", 0 0, L_0x7febb3670b90;  1 drivers
v0x7febb36620f0_0 .net "e", 0 0, o0x7febb3532278;  alias, 0 drivers
v0x7febb36621c0_0 .net "q", 0 0, L_0x7febb3670d20;  alias, 1 drivers
v0x7febb3662250_0 .net "q_n", 0 0, L_0x7febb3670e30;  1 drivers
S_0x7febb36626f0 .scope generate, "genblk1[10]" "genblk1[10]" 2 13, 2 13 0, S_0x7febb36394a0;
 .timescale 0 0;
P_0x7febb36628b0 .param/l "i" 0 2 13, +C4<01010>;
S_0x7febb3662930 .scope module, "dff" "d_flip_flop" 2 14, 3 3 0, S_0x7febb36626f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
L_0x7febb3671070 .functor NOT 1, o0x7febb3532278, C4<0>, C4<0>, C4<0>;
v0x7febb3663950_0 .net "clk", 0 0, o0x7febb3532278;  alias, 0 drivers
v0x7febb36639f0_0 .net "clk_n", 0 0, L_0x7febb3671070;  1 drivers
v0x7febb3663a90_0 .net "d", 0 0, L_0x7febb3671920;  1 drivers
v0x7febb3663b60_0 .net "q", 0 0, L_0x7febb36716f0;  1 drivers
v0x7febb3663c10_0 .net "q_tmp", 0 0, L_0x7febb3671310;  1 drivers
S_0x7febb3662b40 .scope module, "master" "d_latch" 3 10, 4 1 0, S_0x7febb3662930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7febb36710e0 .functor NOT 1, L_0x7febb3671920, C4<0>, C4<0>, C4<0>;
L_0x7febb3671150 .functor AND 1, L_0x7febb36710e0, L_0x7febb3671070, C4<1>, C4<1>;
L_0x7febb3671200 .functor AND 1, L_0x7febb3671920, L_0x7febb3671070, C4<1>, C4<1>;
L_0x7febb3671310 .functor NOR 1, L_0x7febb3671150, L_0x7febb36713c0, C4<0>, C4<0>;
L_0x7febb36713c0 .functor NOR 1, L_0x7febb3671200, L_0x7febb3671310, C4<0>, C4<0>;
v0x7febb3662d70_0 .net "and1", 0 0, L_0x7febb3671150;  1 drivers
v0x7febb3662e20_0 .net "and2", 0 0, L_0x7febb3671200;  1 drivers
v0x7febb3662ec0_0 .net "d", 0 0, L_0x7febb3671920;  alias, 1 drivers
v0x7febb3662f70_0 .net "d_n", 0 0, L_0x7febb36710e0;  1 drivers
v0x7febb3663010_0 .net "e", 0 0, L_0x7febb3671070;  alias, 1 drivers
v0x7febb36630f0_0 .net "q", 0 0, L_0x7febb3671310;  alias, 1 drivers
v0x7febb3663190_0 .net "q_n", 0 0, L_0x7febb36713c0;  1 drivers
S_0x7febb3663260 .scope module, "slave" "d_latch" 3 11, 4 1 0, S_0x7febb3662930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7febb3671560 .functor NOT 1, L_0x7febb3671310, C4<0>, C4<0>, C4<0>;
L_0x7febb36715d0 .functor AND 1, L_0x7febb3671560, o0x7febb3532278, C4<1>, C4<1>;
L_0x7febb3671640 .functor AND 1, L_0x7febb3671310, o0x7febb3532278, C4<1>, C4<1>;
L_0x7febb36716f0 .functor NOR 1, L_0x7febb36715d0, L_0x7febb3671800, C4<0>, C4<0>;
L_0x7febb3671800 .functor NOR 1, L_0x7febb3671640, L_0x7febb36716f0, C4<0>, C4<0>;
v0x7febb3663480_0 .net "and1", 0 0, L_0x7febb36715d0;  1 drivers
v0x7febb3663520_0 .net "and2", 0 0, L_0x7febb3671640;  1 drivers
v0x7febb36635c0_0 .net "d", 0 0, L_0x7febb3671310;  alias, 1 drivers
v0x7febb3663690_0 .net "d_n", 0 0, L_0x7febb3671560;  1 drivers
v0x7febb3663720_0 .net "e", 0 0, o0x7febb3532278;  alias, 0 drivers
v0x7febb36637f0_0 .net "q", 0 0, L_0x7febb36716f0;  alias, 1 drivers
v0x7febb3663880_0 .net "q_n", 0 0, L_0x7febb3671800;  1 drivers
S_0x7febb3663d20 .scope generate, "genblk1[11]" "genblk1[11]" 2 13, 2 13 0, S_0x7febb36394a0;
 .timescale 0 0;
P_0x7febb3663ee0 .param/l "i" 0 2 13, +C4<01011>;
S_0x7febb3663f60 .scope module, "dff" "d_flip_flop" 2 14, 3 3 0, S_0x7febb3663d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
L_0x7febb3671aa0 .functor NOT 1, o0x7febb3532278, C4<0>, C4<0>, C4<0>;
v0x7febb3664f80_0 .net "clk", 0 0, o0x7febb3532278;  alias, 0 drivers
v0x7febb3665020_0 .net "clk_n", 0 0, L_0x7febb3671aa0;  1 drivers
v0x7febb36650c0_0 .net "d", 0 0, L_0x7febb3672310;  1 drivers
v0x7febb3665190_0 .net "q", 0 0, L_0x7febb36720e0;  1 drivers
v0x7febb3665240_0 .net "q_tmp", 0 0, L_0x7febb3671d00;  1 drivers
S_0x7febb3664170 .scope module, "master" "d_latch" 3 10, 4 1 0, S_0x7febb3663f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7febb3671b10 .functor NOT 1, L_0x7febb3672310, C4<0>, C4<0>, C4<0>;
L_0x7febb3671b80 .functor AND 1, L_0x7febb3671b10, L_0x7febb3671aa0, C4<1>, C4<1>;
L_0x7febb3671bf0 .functor AND 1, L_0x7febb3672310, L_0x7febb3671aa0, C4<1>, C4<1>;
L_0x7febb3671d00 .functor NOR 1, L_0x7febb3671b80, L_0x7febb3671db0, C4<0>, C4<0>;
L_0x7febb3671db0 .functor NOR 1, L_0x7febb3671bf0, L_0x7febb3671d00, C4<0>, C4<0>;
v0x7febb36643a0_0 .net "and1", 0 0, L_0x7febb3671b80;  1 drivers
v0x7febb3664450_0 .net "and2", 0 0, L_0x7febb3671bf0;  1 drivers
v0x7febb36644f0_0 .net "d", 0 0, L_0x7febb3672310;  alias, 1 drivers
v0x7febb36645a0_0 .net "d_n", 0 0, L_0x7febb3671b10;  1 drivers
v0x7febb3664640_0 .net "e", 0 0, L_0x7febb3671aa0;  alias, 1 drivers
v0x7febb3664720_0 .net "q", 0 0, L_0x7febb3671d00;  alias, 1 drivers
v0x7febb36647c0_0 .net "q_n", 0 0, L_0x7febb3671db0;  1 drivers
S_0x7febb3664890 .scope module, "slave" "d_latch" 3 11, 4 1 0, S_0x7febb3663f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7febb3671f50 .functor NOT 1, L_0x7febb3671d00, C4<0>, C4<0>, C4<0>;
L_0x7febb3671fc0 .functor AND 1, L_0x7febb3671f50, o0x7febb3532278, C4<1>, C4<1>;
L_0x7febb3672030 .functor AND 1, L_0x7febb3671d00, o0x7febb3532278, C4<1>, C4<1>;
L_0x7febb36720e0 .functor NOR 1, L_0x7febb3671fc0, L_0x7febb36721f0, C4<0>, C4<0>;
L_0x7febb36721f0 .functor NOR 1, L_0x7febb3672030, L_0x7febb36720e0, C4<0>, C4<0>;
v0x7febb3664ab0_0 .net "and1", 0 0, L_0x7febb3671fc0;  1 drivers
v0x7febb3664b50_0 .net "and2", 0 0, L_0x7febb3672030;  1 drivers
v0x7febb3664bf0_0 .net "d", 0 0, L_0x7febb3671d00;  alias, 1 drivers
v0x7febb3664cc0_0 .net "d_n", 0 0, L_0x7febb3671f50;  1 drivers
v0x7febb3664d50_0 .net "e", 0 0, o0x7febb3532278;  alias, 0 drivers
v0x7febb3664e20_0 .net "q", 0 0, L_0x7febb36720e0;  alias, 1 drivers
v0x7febb3664eb0_0 .net "q_n", 0 0, L_0x7febb36721f0;  1 drivers
S_0x7febb3665350 .scope generate, "genblk1[12]" "genblk1[12]" 2 13, 2 13 0, S_0x7febb36394a0;
 .timescale 0 0;
P_0x7febb3665510 .param/l "i" 0 2 13, +C4<01100>;
S_0x7febb3665590 .scope module, "dff" "d_flip_flop" 2 14, 3 3 0, S_0x7febb3665350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
L_0x7febb3672430 .functor NOT 1, o0x7febb3532278, C4<0>, C4<0>, C4<0>;
v0x7febb36665b0_0 .net "clk", 0 0, o0x7febb3532278;  alias, 0 drivers
v0x7febb3666650_0 .net "clk_n", 0 0, L_0x7febb3672430;  1 drivers
v0x7febb36666f0_0 .net "d", 0 0, L_0x7febb3672ce0;  1 drivers
v0x7febb36667c0_0 .net "q", 0 0, L_0x7febb3672ab0;  1 drivers
v0x7febb3666870_0 .net "q_tmp", 0 0, L_0x7febb36726d0;  1 drivers
S_0x7febb36657a0 .scope module, "master" "d_latch" 3 10, 4 1 0, S_0x7febb3665590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7febb36724a0 .functor NOT 1, L_0x7febb3672ce0, C4<0>, C4<0>, C4<0>;
L_0x7febb3672510 .functor AND 1, L_0x7febb36724a0, L_0x7febb3672430, C4<1>, C4<1>;
L_0x7febb36725c0 .functor AND 1, L_0x7febb3672ce0, L_0x7febb3672430, C4<1>, C4<1>;
L_0x7febb36726d0 .functor NOR 1, L_0x7febb3672510, L_0x7febb3672780, C4<0>, C4<0>;
L_0x7febb3672780 .functor NOR 1, L_0x7febb36725c0, L_0x7febb36726d0, C4<0>, C4<0>;
v0x7febb36659d0_0 .net "and1", 0 0, L_0x7febb3672510;  1 drivers
v0x7febb3665a80_0 .net "and2", 0 0, L_0x7febb36725c0;  1 drivers
v0x7febb3665b20_0 .net "d", 0 0, L_0x7febb3672ce0;  alias, 1 drivers
v0x7febb3665bd0_0 .net "d_n", 0 0, L_0x7febb36724a0;  1 drivers
v0x7febb3665c70_0 .net "e", 0 0, L_0x7febb3672430;  alias, 1 drivers
v0x7febb3665d50_0 .net "q", 0 0, L_0x7febb36726d0;  alias, 1 drivers
v0x7febb3665df0_0 .net "q_n", 0 0, L_0x7febb3672780;  1 drivers
S_0x7febb3665ec0 .scope module, "slave" "d_latch" 3 11, 4 1 0, S_0x7febb3665590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7febb3672920 .functor NOT 1, L_0x7febb36726d0, C4<0>, C4<0>, C4<0>;
L_0x7febb3672990 .functor AND 1, L_0x7febb3672920, o0x7febb3532278, C4<1>, C4<1>;
L_0x7febb3672a00 .functor AND 1, L_0x7febb36726d0, o0x7febb3532278, C4<1>, C4<1>;
L_0x7febb3672ab0 .functor NOR 1, L_0x7febb3672990, L_0x7febb3672bc0, C4<0>, C4<0>;
L_0x7febb3672bc0 .functor NOR 1, L_0x7febb3672a00, L_0x7febb3672ab0, C4<0>, C4<0>;
v0x7febb36660e0_0 .net "and1", 0 0, L_0x7febb3672990;  1 drivers
v0x7febb3666180_0 .net "and2", 0 0, L_0x7febb3672a00;  1 drivers
v0x7febb3666220_0 .net "d", 0 0, L_0x7febb36726d0;  alias, 1 drivers
v0x7febb36662f0_0 .net "d_n", 0 0, L_0x7febb3672920;  1 drivers
v0x7febb3666380_0 .net "e", 0 0, o0x7febb3532278;  alias, 0 drivers
v0x7febb3666450_0 .net "q", 0 0, L_0x7febb3672ab0;  alias, 1 drivers
v0x7febb36664e0_0 .net "q_n", 0 0, L_0x7febb3672bc0;  1 drivers
S_0x7febb3666980 .scope generate, "genblk1[13]" "genblk1[13]" 2 13, 2 13 0, S_0x7febb36394a0;
 .timescale 0 0;
P_0x7febb3666b40 .param/l "i" 0 2 13, +C4<01101>;
S_0x7febb3666bc0 .scope module, "dff" "d_flip_flop" 2 14, 3 3 0, S_0x7febb3666980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
L_0x7febb3672e70 .functor NOT 1, o0x7febb3532278, C4<0>, C4<0>, C4<0>;
v0x7febb3667be0_0 .net "clk", 0 0, o0x7febb3532278;  alias, 0 drivers
v0x7febb3667c80_0 .net "clk_n", 0 0, L_0x7febb3672e70;  1 drivers
v0x7febb3667d20_0 .net "d", 0 0, L_0x7febb36736c0;  1 drivers
v0x7febb3667df0_0 .net "q", 0 0, L_0x7febb3673490;  1 drivers
v0x7febb3667ea0_0 .net "q_tmp", 0 0, L_0x7febb36730b0;  1 drivers
S_0x7febb3666dd0 .scope module, "master" "d_latch" 3 10, 4 1 0, S_0x7febb3666bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7febb3672ee0 .functor NOT 1, L_0x7febb36736c0, C4<0>, C4<0>, C4<0>;
L_0x7febb3672f50 .functor AND 1, L_0x7febb3672ee0, L_0x7febb3672e70, C4<1>, C4<1>;
L_0x7febb3672fc0 .functor AND 1, L_0x7febb36736c0, L_0x7febb3672e70, C4<1>, C4<1>;
L_0x7febb36730b0 .functor NOR 1, L_0x7febb3672f50, L_0x7febb3673160, C4<0>, C4<0>;
L_0x7febb3673160 .functor NOR 1, L_0x7febb3672fc0, L_0x7febb36730b0, C4<0>, C4<0>;
v0x7febb3667000_0 .net "and1", 0 0, L_0x7febb3672f50;  1 drivers
v0x7febb36670b0_0 .net "and2", 0 0, L_0x7febb3672fc0;  1 drivers
v0x7febb3667150_0 .net "d", 0 0, L_0x7febb36736c0;  alias, 1 drivers
v0x7febb3667200_0 .net "d_n", 0 0, L_0x7febb3672ee0;  1 drivers
v0x7febb36672a0_0 .net "e", 0 0, L_0x7febb3672e70;  alias, 1 drivers
v0x7febb3667380_0 .net "q", 0 0, L_0x7febb36730b0;  alias, 1 drivers
v0x7febb3667420_0 .net "q_n", 0 0, L_0x7febb3673160;  1 drivers
S_0x7febb36674f0 .scope module, "slave" "d_latch" 3 11, 4 1 0, S_0x7febb3666bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7febb3673300 .functor NOT 1, L_0x7febb36730b0, C4<0>, C4<0>, C4<0>;
L_0x7febb3673370 .functor AND 1, L_0x7febb3673300, o0x7febb3532278, C4<1>, C4<1>;
L_0x7febb36733e0 .functor AND 1, L_0x7febb36730b0, o0x7febb3532278, C4<1>, C4<1>;
L_0x7febb3673490 .functor NOR 1, L_0x7febb3673370, L_0x7febb36735a0, C4<0>, C4<0>;
L_0x7febb36735a0 .functor NOR 1, L_0x7febb36733e0, L_0x7febb3673490, C4<0>, C4<0>;
v0x7febb3667710_0 .net "and1", 0 0, L_0x7febb3673370;  1 drivers
v0x7febb36677b0_0 .net "and2", 0 0, L_0x7febb36733e0;  1 drivers
v0x7febb3667850_0 .net "d", 0 0, L_0x7febb36730b0;  alias, 1 drivers
v0x7febb3667920_0 .net "d_n", 0 0, L_0x7febb3673300;  1 drivers
v0x7febb36679b0_0 .net "e", 0 0, o0x7febb3532278;  alias, 0 drivers
v0x7febb3667a80_0 .net "q", 0 0, L_0x7febb3673490;  alias, 1 drivers
v0x7febb3667b10_0 .net "q_n", 0 0, L_0x7febb36735a0;  1 drivers
S_0x7febb3667fb0 .scope generate, "genblk1[14]" "genblk1[14]" 2 13, 2 13 0, S_0x7febb36394a0;
 .timescale 0 0;
P_0x7febb3668170 .param/l "i" 0 2 13, +C4<01110>;
S_0x7febb36681f0 .scope module, "dff" "d_flip_flop" 2 14, 3 3 0, S_0x7febb3667fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
L_0x7febb36737e0 .functor NOT 1, o0x7febb3532278, C4<0>, C4<0>, C4<0>;
v0x7febb3669210_0 .net "clk", 0 0, o0x7febb3532278;  alias, 0 drivers
v0x7febb36692b0_0 .net "clk_n", 0 0, L_0x7febb36737e0;  1 drivers
v0x7febb3669350_0 .net "d", 0 0, L_0x7febb3674090;  1 drivers
v0x7febb3669420_0 .net "q", 0 0, L_0x7febb3673e60;  1 drivers
v0x7febb36694d0_0 .net "q_tmp", 0 0, L_0x7febb3673a80;  1 drivers
S_0x7febb3668400 .scope module, "master" "d_latch" 3 10, 4 1 0, S_0x7febb36681f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7febb3673850 .functor NOT 1, L_0x7febb3674090, C4<0>, C4<0>, C4<0>;
L_0x7febb36738c0 .functor AND 1, L_0x7febb3673850, L_0x7febb36737e0, C4<1>, C4<1>;
L_0x7febb3673970 .functor AND 1, L_0x7febb3674090, L_0x7febb36737e0, C4<1>, C4<1>;
L_0x7febb3673a80 .functor NOR 1, L_0x7febb36738c0, L_0x7febb3673b30, C4<0>, C4<0>;
L_0x7febb3673b30 .functor NOR 1, L_0x7febb3673970, L_0x7febb3673a80, C4<0>, C4<0>;
v0x7febb3668630_0 .net "and1", 0 0, L_0x7febb36738c0;  1 drivers
v0x7febb36686e0_0 .net "and2", 0 0, L_0x7febb3673970;  1 drivers
v0x7febb3668780_0 .net "d", 0 0, L_0x7febb3674090;  alias, 1 drivers
v0x7febb3668830_0 .net "d_n", 0 0, L_0x7febb3673850;  1 drivers
v0x7febb36688d0_0 .net "e", 0 0, L_0x7febb36737e0;  alias, 1 drivers
v0x7febb36689b0_0 .net "q", 0 0, L_0x7febb3673a80;  alias, 1 drivers
v0x7febb3668a50_0 .net "q_n", 0 0, L_0x7febb3673b30;  1 drivers
S_0x7febb3668b20 .scope module, "slave" "d_latch" 3 11, 4 1 0, S_0x7febb36681f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7febb3673cd0 .functor NOT 1, L_0x7febb3673a80, C4<0>, C4<0>, C4<0>;
L_0x7febb3673d40 .functor AND 1, L_0x7febb3673cd0, o0x7febb3532278, C4<1>, C4<1>;
L_0x7febb3673db0 .functor AND 1, L_0x7febb3673a80, o0x7febb3532278, C4<1>, C4<1>;
L_0x7febb3673e60 .functor NOR 1, L_0x7febb3673d40, L_0x7febb3673f70, C4<0>, C4<0>;
L_0x7febb3673f70 .functor NOR 1, L_0x7febb3673db0, L_0x7febb3673e60, C4<0>, C4<0>;
v0x7febb3668d40_0 .net "and1", 0 0, L_0x7febb3673d40;  1 drivers
v0x7febb3668de0_0 .net "and2", 0 0, L_0x7febb3673db0;  1 drivers
v0x7febb3668e80_0 .net "d", 0 0, L_0x7febb3673a80;  alias, 1 drivers
v0x7febb3668f50_0 .net "d_n", 0 0, L_0x7febb3673cd0;  1 drivers
v0x7febb3668fe0_0 .net "e", 0 0, o0x7febb3532278;  alias, 0 drivers
v0x7febb36690b0_0 .net "q", 0 0, L_0x7febb3673e60;  alias, 1 drivers
v0x7febb3669140_0 .net "q_n", 0 0, L_0x7febb3673f70;  1 drivers
S_0x7febb36695e0 .scope generate, "genblk1[15]" "genblk1[15]" 2 13, 2 13 0, S_0x7febb36394a0;
 .timescale 0 0;
P_0x7febb36697a0 .param/l "i" 0 2 13, +C4<01111>;
S_0x7febb3669820 .scope module, "dff" "d_flip_flop" 2 14, 3 3 0, S_0x7febb36695e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
L_0x7febb3672e00 .functor NOT 1, o0x7febb3532278, C4<0>, C4<0>, C4<0>;
v0x7febb366a840_0 .net "clk", 0 0, o0x7febb3532278;  alias, 0 drivers
v0x7febb366a8e0_0 .net "clk_n", 0 0, L_0x7febb3672e00;  1 drivers
v0x7febb366a980_0 .net "d", 0 0, L_0x7febb3674a70;  1 drivers
v0x7febb366aa50_0 .net "q", 0 0, L_0x7febb3674840;  1 drivers
v0x7febb366ab00_0 .net "q_tmp", 0 0, L_0x7febb3674460;  1 drivers
S_0x7febb3669a30 .scope module, "master" "d_latch" 3 10, 4 1 0, S_0x7febb3669820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7febb3674230 .functor NOT 1, L_0x7febb3674a70, C4<0>, C4<0>, C4<0>;
L_0x7febb36742a0 .functor AND 1, L_0x7febb3674230, L_0x7febb3672e00, C4<1>, C4<1>;
L_0x7febb3674350 .functor AND 1, L_0x7febb3674a70, L_0x7febb3672e00, C4<1>, C4<1>;
L_0x7febb3674460 .functor NOR 1, L_0x7febb36742a0, L_0x7febb3674510, C4<0>, C4<0>;
L_0x7febb3674510 .functor NOR 1, L_0x7febb3674350, L_0x7febb3674460, C4<0>, C4<0>;
v0x7febb3669c60_0 .net "and1", 0 0, L_0x7febb36742a0;  1 drivers
v0x7febb3669d10_0 .net "and2", 0 0, L_0x7febb3674350;  1 drivers
v0x7febb3669db0_0 .net "d", 0 0, L_0x7febb3674a70;  alias, 1 drivers
v0x7febb3669e60_0 .net "d_n", 0 0, L_0x7febb3674230;  1 drivers
v0x7febb3669f00_0 .net "e", 0 0, L_0x7febb3672e00;  alias, 1 drivers
v0x7febb3669fe0_0 .net "q", 0 0, L_0x7febb3674460;  alias, 1 drivers
v0x7febb366a080_0 .net "q_n", 0 0, L_0x7febb3674510;  1 drivers
S_0x7febb366a150 .scope module, "slave" "d_latch" 3 11, 4 1 0, S_0x7febb3669820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7febb36746b0 .functor NOT 1, L_0x7febb3674460, C4<0>, C4<0>, C4<0>;
L_0x7febb3674720 .functor AND 1, L_0x7febb36746b0, o0x7febb3532278, C4<1>, C4<1>;
L_0x7febb3674790 .functor AND 1, L_0x7febb3674460, o0x7febb3532278, C4<1>, C4<1>;
L_0x7febb3674840 .functor NOR 1, L_0x7febb3674720, L_0x7febb3674950, C4<0>, C4<0>;
L_0x7febb3674950 .functor NOR 1, L_0x7febb3674790, L_0x7febb3674840, C4<0>, C4<0>;
v0x7febb366a370_0 .net "and1", 0 0, L_0x7febb3674720;  1 drivers
v0x7febb366a410_0 .net "and2", 0 0, L_0x7febb3674790;  1 drivers
v0x7febb366a4b0_0 .net "d", 0 0, L_0x7febb3674460;  alias, 1 drivers
v0x7febb366a580_0 .net "d_n", 0 0, L_0x7febb36746b0;  1 drivers
v0x7febb366a610_0 .net "e", 0 0, o0x7febb3532278;  alias, 0 drivers
v0x7febb366a6e0_0 .net "q", 0 0, L_0x7febb3674840;  alias, 1 drivers
v0x7febb366a770_0 .net "q_n", 0 0, L_0x7febb3674950;  1 drivers
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "register.v";
    "./d_flip_flop.v";
    "./d_latch.v";
