[2025-09-18 05:21:26] START suite=qualcomm_srv trace=srv424_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv424_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2645431 heartbeat IPC: 3.78 cumulative IPC: 3.78 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5055599 heartbeat IPC: 4.149 cumulative IPC: 3.956 (Simulation time: 00 hr 01 min 18 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5055599 cumulative IPC: 3.956 (Simulation time: 00 hr 01 min 18 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5055599 cumulative IPC: 3.956 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 13627032 heartbeat IPC: 1.167 cumulative IPC: 1.167 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 22256104 heartbeat IPC: 1.159 cumulative IPC: 1.163 (Simulation time: 00 hr 03 min 25 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 30837538 heartbeat IPC: 1.165 cumulative IPC: 1.164 (Simulation time: 00 hr 04 min 34 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 39688105 heartbeat IPC: 1.13 cumulative IPC: 1.155 (Simulation time: 00 hr 05 min 41 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 48407266 heartbeat IPC: 1.147 cumulative IPC: 1.153 (Simulation time: 00 hr 06 min 46 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 57058489 heartbeat IPC: 1.156 cumulative IPC: 1.154 (Simulation time: 00 hr 07 min 52 sec)
Heartbeat CPU 0 instructions: 90000013 cycles: 65776091 heartbeat IPC: 1.147 cumulative IPC: 1.153 (Simulation time: 00 hr 08 min 56 sec)
Heartbeat CPU 0 instructions: 100000014 cycles: 74306565 heartbeat IPC: 1.172 cumulative IPC: 1.155 (Simulation time: 00 hr 09 min 58 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv424_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000014 cycles: 83057549 heartbeat IPC: 1.143 cumulative IPC: 1.154 (Simulation time: 00 hr 11 min 01 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 86597923 cumulative IPC: 1.155 (Simulation time: 00 hr 12 min 10 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 86597923 cumulative IPC: 1.155 (Simulation time: 00 hr 12 min 10 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv424_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.155 instructions: 100000004 cycles: 86597923
CPU 0 Branch Prediction Accuracy: 91.56% MPKI: 14.9 Average ROB Occupancy at Mispredict: 27.82
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2775
BRANCH_INDIRECT: 0.4199
BRANCH_CONDITIONAL: 12.52
BRANCH_DIRECT_CALL: 0.7045
BRANCH_INDIRECT_CALL: 0.5196
BRANCH_RETURN: 0.4571


====Backend Stall Breakdown====
ROB_STALL: 205748
LQ_STALL: 0
SQ_STALL: 600502


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 165.13675
REPLAY_LOAD: 96.37931
NON_REPLAY_LOAD: 14.826928

== Total ==
ADDR_TRANS: 19321
REPLAY_LOAD: 13975
NON_REPLAY_LOAD: 172452

== Counts ==
ADDR_TRANS: 117
REPLAY_LOAD: 145
NON_REPLAY_LOAD: 11631

cpu0->cpu0_STLB TOTAL        ACCESS:    1769609 HIT:    1765052 MISS:       4557 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1769609 HIT:    1765052 MISS:       4557 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 245.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8066344 HIT:    6814307 MISS:    1252037 MSHR_MERGE:      93238
cpu0->cpu0_L2C LOAD         ACCESS:    6254872 HIT:    5325317 MISS:     929555 MSHR_MERGE:      16971
cpu0->cpu0_L2C RFO          ACCESS:     545411 HIT:     386691 MISS:     158720 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     326611 HIT:     191756 MISS:     134855 MSHR_MERGE:      76267
cpu0->cpu0_L2C WRITE        ACCESS:     930899 HIT:     909782 MISS:      21117 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       8551 HIT:        761 MISS:       7790 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     380678 ISSUED:     206936 USEFUL:      13645 USELESS:      10153
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 36.66 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14465235 HIT:    8091519 MISS:    6373716 MSHR_MERGE:    1521478
cpu0->cpu0_L1I LOAD         ACCESS:   14465235 HIT:    8091519 MISS:    6373716 MSHR_MERGE:    1521478
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.12 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30513459 HIT:   26920540 MISS:    3592919 MSHR_MERGE:    1489120
cpu0->cpu0_L1D LOAD         ACCESS:   16914720 HIT:   15156016 MISS:    1758704 MSHR_MERGE:     356055
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     565497 HIT:     340462 MISS:     225035 MSHR_MERGE:      77849
cpu0->cpu0_L1D WRITE        ACCESS:   13023750 HIT:   11423135 MISS:    1600615 MSHR_MERGE:    1055202
cpu0->cpu0_L1D TRANSLATION  ACCESS:       9492 HIT:        927 MISS:       8565 MSHR_MERGE:         14
cpu0->cpu0_L1D PREFETCH REQUESTED:     820478 ISSUED:     565497 USEFUL:      27283 USELESS:      43925
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 23.58 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12086912 HIT:   10344344 MISS:    1742568 MSHR_MERGE:     880295
cpu0->cpu0_ITLB LOAD         ACCESS:   12086912 HIT:   10344344 MISS:    1742568 MSHR_MERGE:     880295
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.105 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28338764 HIT:   27129128 MISS:    1209636 MSHR_MERGE:     302300
cpu0->cpu0_DTLB LOAD         ACCESS:   28338764 HIT:   27129128 MISS:    1209636 MSHR_MERGE:     302300
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.144 cycles
cpu0->LLC TOTAL        ACCESS:    1381552 HIT:    1299923 MISS:      81629 MSHR_MERGE:       2609
cpu0->LLC LOAD         ACCESS:     912583 HIT:     888411 MISS:      24172 MSHR_MERGE:        365
cpu0->LLC RFO          ACCESS:     158720 HIT:     120566 MISS:      38154 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      58588 HIT:      44032 MISS:      14556 MSHR_MERGE:       2244
cpu0->LLC WRITE        ACCESS:     243871 HIT:     243489 MISS:        382 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7790 HIT:       3425 MISS:       4365 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 118.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4748
  ROW_BUFFER_MISS:      73886
  AVG DBUS CONGESTED CYCLE: 3.582
Channel 0 WQ ROW_BUFFER_HIT:       1716
  ROW_BUFFER_MISS:      35253
  FULL:          0
Channel 0 REFRESHES ISSUED:       7216

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       530824       402188        87991         4895
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2           82          406          188
  STLB miss resolved @ L2C                0          167           55          481          130
  STLB miss resolved @ LLC                0          118          232         1836          838
  STLB miss resolved @ MEM                0            4          195         1977         2466

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             158978        51551      1135997       134040          664
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          130          104           42
  STLB miss resolved @ L2C                0           95          118           60            7
  STLB miss resolved @ LLC                0           47          163          427           91
  STLB miss resolved @ MEM                0            0           62          266          115
[2025-09-18 05:33:37] END   suite=qualcomm_srv trace=srv424_ap (rc=0)
