// Seed: 3999947314
module module_0 (
    input logic id_0,
    input logic id_1,
    output logic id_2,
    output id_3,
    input reg id_4,
    output logic id_5,
    input id_6,
    input id_7,
    output logic id_8,
    output reg id_9,
    input id_10
);
  type_21(
      id_10, 1, id_4, 1
  );
  always @(1'b0 or posedge &id_10) if (id_6) id_9 <= #1 id_4;
  logic id_11, id_12, id_13;
  assign id_9 = 1;
endmodule
