// Seed: 2362531133
module module_0 #(
    parameter id_4 = 32'd70
) (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic _id_4[1 'b0 : -1];
  ;
  tri0 [(  !  id_4  )  &&  -1 'h0 : -1 'b0] id_5 = -1;
  logic id_6 = id_6[id_4], id_7;
endmodule
module module_1 #(
    parameter id_6 = 32'd2,
    parameter id_7 = 32'd75
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    _id_7,
    id_8
);
  inout wire id_8;
  output wire _id_7;
  inout wire _id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic [id_7 : id_6] id_9, id_10;
  nor primCall (id_5, id_1, id_12, id_3, id_11, id_2, id_8, id_4, id_9, id_13);
  logic [-1 : (  -1  )] id_11;
  ;
  wire id_12 = 1;
  wire id_13;
  module_0 modCall_1 (
      id_12,
      id_13,
      id_10
  );
endmodule
