# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Fri Mar 13 10:48:51 2020
# 
# Allegro PCB Router v17-2-51 made 2019/01/15 at 11:46:29
# Running on: rank709-14, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Batch File Name: pasde.do
# Did File Name: H:/Desktop/full_circuit/allegro/specctra.did
# Current time = Fri Mar 13 10:48:51 2020
# PCB H:/Desktop/full_circuit/allegro
# Master Unit set up as: MIL 1000
# PCB Limits xlo=-2640.0000 ylo=-1540.0000 xhi=2640.0000 yhi=1540.0000
# Total 14 Images Consolidated.
# Via 'GU-VIA80' z=1, 2 xlo=-40.0000 ylo=-40.0000 xhi= 40.0000 yhi= 40.0000
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# Wires Processed 0, Vias Processed 0
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 29, Images Processed 42, Padstacks Processed 14
# Nets Processed 39, Net Terminals 124
# PCB Area=13440000.000  EIC=10  Area/EIC=1344000.000  SMDs=0
# Total Pin Count: 149
# Signal Connections Created 85
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV4.dsn
# Nets 39 Connections 85 Unroutes 85
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 81139.5300 Horizontal 50818.9390 Vertical 30320.5910
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 81139.5300 Horizontal 46983.5300 Vertical 34156.0000
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Loading Do File pasde.do ...
# Loading Do File H:/Desktop/full_circuit/allegro\VGroupV4_rules.do ...
# Colormap Written to File _notify.std
# Enter command <quit
