FILE: .\boot.asm                        (0001) ;  Generated by PSoC Designer 5.4.3191
                                        (0002) ;
                                        (0003) ;@Id: boot.tpl#903 @
                                        (0004) ;=============================================================================
                                        (0005) ;  FILENAME:   boot.asm
                                        (0006) ;  Version:    4.30
                                        (0007) ;
                                        (0008) ;  DESCRIPTION:
                                        (0009) ;  M8C Boot Code for CY8C29xxx microcontroller family.
                                        (0010) ;
                                        (0011) ;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0012) ;
                                        (0013) ; NOTES:
                                        (0014) ; PSoC Designer's Device Editor uses a template file, BOOT.TPL, located in
                                        (0015) ; the project's root directory to create BOOT.ASM. Any changes made to
                                        (0016) ; BOOT.ASM will be  overwritten every time the project is generated; therefore
                                        (0017) ; changes should be made to BOOT.TPL not BOOT.ASM. Care must be taken when
                                        (0018) ; modifying BOOT.TPL so that replacement strings (such as @PROJECT_NAME)
                                        (0019) ; are not accidentally modified.
                                        (0020) ;
                                        (0021) ;=============================================================================
                                        (0022) 
                                        (0023) include ".\lib\GlobalParams.inc"	;File generated by PSoC Designer (Project dependent)
                                        (0024) include "m8c.inc"			;Part specific file
                                        (0025) include "m8ssc.inc"			;Part specific file
                                        (0026) include "memory.inc"			;File generated by PSoC Designer (Project dependent)
                                        (0027) 
                                        (0028) ;--------------------------------------
                                        (0029) ; Export Declarations
                                        (0030) ;--------------------------------------
                                        (0031) 
                                        (0032) export __Start
                                        (0033) IF	(TOOLCHAIN & HITECH)
                                        (0034) ELSE
                                        (0035) export __bss_start
                                        (0036) export __data_start
                                        (0037) export __idata_start
                                        (0038) export __func_lit_start
                                        (0039) export __text_start
                                        (0040) ENDIF
                                        (0041) export  _bGetPowerSetting
                                        (0042) export   bGetPowerSetting
                                        (0043) 
                                        (0044) 
                                        (0045) ;--------------------------------------
                                        (0046) ; Optimization flags
                                        (0047) ;--------------------------------------
                                        (0048) ;
                                        (0049) ; To change the value of these flags, modify the file boot.tpl, not
                                        (0050) ; boot.asm. See the notes in the banner comment at the beginning of
                                        (0051) ; this file.
                                        (0052) 
                                        (0053) ; Optimization for Assembly language (only) projects and C-language projects
                                        (0054) ; that do not depend on the C compiler to initialize the values of RAM variables.
                                        (0055) ;   Set to 1: Support for C Run-time Environment initialization
                                        (0056) ;   Set to 0: Support for C not included. Faster start up, smaller code space.
                                        (0057) ;
                                        (0058) IF	(TOOLCHAIN & HITECH)
                                        (0059) ; The C compiler will customize the startup code - it's not required here
                                        (0060) 
                                        (0061) C_LANGUAGE_SUPPORT:              equ 0
                                        (0062) ELSE
                                        (0063) C_LANGUAGE_SUPPORT:              equ 1
                                        (0064) ENDIF
                                        (0065) 
                                        (0066) 
                                        (0067) ; The following equate is required for proper operation. Reseting its value
                                        (0068) ; is discouraged.  WAIT_FOR_32K is effective only if the crystal oscillator is
                                        (0069) ; selected.  If the designer chooses to not wait then stabilization of the ECO
                                        (0070) ; and PLL_Lock must take place within user code. See the family data sheet for
                                        (0071) ; the requirements of starting the ECO and PLL lock mode.
                                        (0072) ;
                                        (0073) ;   Set to 1: Wait for XTAL (& PLL if selected) to stabilize before
                                        (0074) ;                invoking main
                                        (0075) ;   Set to 0: Boot code does not wait; clock may not have stabilized by
                                        (0076) ;               the time code in main starts executing.
                                        (0077) ;
                                        (0078) WAIT_FOR_32K:                    equ 1
                                        (0079) 
                                        (0080) 
                                        (0081) ; For historical reasons, by default the boot code uses an lcall instruction
                                        (0082) ; to invoke the user's _main code. If _main executes a return instruction,
                                        (0083) ; boot provides an infinite loop. By changing the following equate from zero
                                        (0084) ; to 1, boot's lcall will be replaced by a ljmp instruction, saving two
                                        (0085) ; bytes on the stack which are otherwise required for the return address. If
                                        (0086) ; this option is enabled, _main must not return. (Beginning with the 4.2
                                        (0087) ; release, the C compiler automatically places an infinite loop at the end
                                        (0088) ; of main, rather than a return instruction.)
                                        (0089) ;
                                        (0090) ENABLE_LJMP_TO_MAIN:             equ 0
                                        (0091) 
                                        (0092) 
                                        (0093) ;-----------------------------------------------------------------------------
                                        (0094) ; Interrupt Vector Table
                                        (0095) ;-----------------------------------------------------------------------------
                                        (0096) ;
                                        (0097) ; Interrupt vector table entries are 4 bytes long.  Each one contains
                                        (0098) ; a jump instruction to an ISR (Interrupt Service Routine), although
                                        (0099) ; very short ISRs could be encoded within the table itself. Normally,
                                        (0100) ; vector jump targets are modified automatically according to the user
                                        (0101) ; modules selected. This occurs when the 'Generate Application' opera-
                                        (0102) ; tion is run causing PSoC Designer to create boot.asm and the other
                                        (0103) ; configuration files. If you need to hard code a vector, update the
                                        (0104) ; file boot.tpl, not boot.asm. See the banner comment at the beginning
                                        (0105) ; of this file.
                                        (0106) ;-----------------------------------------------------------------------------
                                        (0107) 
                                        (0108)     AREA TOP (ROM, ABS, CON)
                                        (0109) 
                                        (0110)     org   0                        ;Reset Interrupt Vector
                                        (0111) IF	(TOOLCHAIN & HITECH)
                                        (0112) ;   jmp   __Start                  ;C compiler fills in this vector
                                        (0113) ELSE
0000: 80 67    JMP   0x0068             (0114)     jmp   __Start                  ;First instruction executed following a Reset
                                        (0115) ENDIF
                                        (0116)     ;@PSoC_BOOT_ISR_UserCode_START@
                                        (0117)     ;---------------------------------------------------
                                        (0118)     ; Insert your custom code below this banner
                                        (0119)     ;---------------------------------------------------
                                        (0120) 
                                        (0121)     org   04h                      ;Low Voltage Detect (LVD) Interrupt Vector
0004: 30       HALT                     (0122)     halt                           ;Stop execution if power falls too low
                                        (0123) 
                                        (0124)     org   08h                      ;Analog Column 0 Interrupt Vector
                                        (0125)     // call	void_handler
0008: 7E       RETI                     (0126)     reti
                                        (0127) 
                                        (0128)     org   0Ch                      ;Analog Column 1 Interrupt Vector
                                        (0129)     // call	void_handler
000C: 7E       RETI                     (0130)     reti
                                        (0131) 
                                        (0132)     org   10h                      ;Analog Column 2 Interrupt Vector
                                        (0133)     // call	void_handler
0010: 7E       RETI                     (0134)     reti
                                        (0135) 
                                        (0136)     org   14h                      ;Analog Column 3 Interrupt Vector
                                        (0137)     // call	void_handler
0014: 7E       RETI                     (0138)     reti
                                        (0139) 
                                        (0140)     org   18h                      ;VC3 Interrupt Vector
                                        (0141)     // call	void_handler
0018: 7E       RETI                     (0142)     reti
                                        (0143) 
                                        (0144)     org   1Ch                      ;GPIO Interrupt Vector
                                        (0145)     // call	void_handler
001C: 7E       RETI                     (0146)     reti
                                        (0147) 
                                        (0148)     org   20h                      ;PSoC Block DBB00 Interrupt Vector
                                        (0149)     // call	void_handler
0020: 7E       RETI                     (0150)     reti
                                        (0151) 
                                        (0152)     org   24h                      ;PSoC Block DBB01 Interrupt Vector
                                        (0153)     // call	void_handler
0024: 7E       RETI                     (0154)     reti
                                        (0155) 
                                        (0156)     org   28h                      ;PSoC Block DCB02 Interrupt Vector
                                        (0157)     // call	void_handler
0028: 7E       RETI                     (0158)     reti
                                        (0159) 
                                        (0160)     org   2Ch                      ;PSoC Block DCB03 Interrupt Vector
                                        (0161)     // call	void_handler
002C: 7E       RETI                     (0162)     reti
                                        (0163) 
                                        (0164)     org   30h                      ;PSoC Block DBB10 Interrupt Vector
                                        (0165)     // call	void_handler
0030: 7E       RETI                     (0166)     reti
                                        (0167) 
                                        (0168)     org   34h                      ;PSoC Block DBB11 Interrupt Vector
                                        (0169)     // call	void_handler
0034: 7E       RETI                     (0170)     reti
                                        (0171) 
                                        (0172)     org   38h                      ;PSoC Block DCB12 Interrupt Vector
                                        (0173)     // call	void_handler
0038: 7E       RETI                     (0174)     reti
                                        (0175) 
                                        (0176)     org   3Ch                      ;PSoC Block DCB13 Interrupt Vector
                                        (0177)     // call	void_handler
003C: 7E       RETI                     (0178)     reti
                                        (0179) 
                                        (0180)     org   40h                      ;PSoC Block DBB20 Interrupt Vector
                                        (0181)     // call	void_handler
0040: 7E       RETI                     (0182)     reti
                                        (0183) 
                                        (0184)     org   44h                      ;PSoC Block DBB21 Interrupt Vector
                                        (0185)     // call	void_handler
0044: 7E       RETI                     (0186)     reti
                                        (0187) 
                                        (0188)     org   48h                      ;PSoC Block DCB22 Interrupt Vector
                                        (0189)     // call	void_handler
0048: 7E       RETI                     (0190)     reti
                                        (0191) 
                                        (0192)     org   4Ch                      ;PSoC Block DCB23 Interrupt Vector
                                        (0193)     // call	void_handler
004C: 7E       RETI                     (0194)     reti
                                        (0195) 
                                        (0196)     org   50h                      ;PSoC Block DBB30 Interrupt Vector
                                        (0197)     // call	void_handler
0050: 7E       RETI                     (0198)     reti
                                        (0199) 
                                        (0200)     org   54h                      ;PSoC Block DBB31 Interrupt Vector
                                        (0201)     // call	void_handler
0054: 7E       RETI                     (0202)     reti
                                        (0203) 
                                        (0204)     org   58h                      ;PSoC Block DCB32 Interrupt Vector
                                        (0205)     // call	void_handler
0058: 7E       RETI                     (0206)     reti
                                        (0207) 
                                        (0208)     org   5Ch                      ;PSoC Block DCB33 Interrupt Vector
                                        (0209)     // call	void_handler
005C: 7E       RETI                     (0210)     reti
                                        (0211) 
                                        (0212)     org   60h                      ;PSoC I2C Interrupt Vector
0060: 7D 05 D7 LJMP  _I2CHW_1_ISR       (0213)     ljmp	_I2CHW_1_ISR
0063: 7E       RETI                     (0214)     reti
                                        (0215) 
                                        (0216)     org   64h                      ;Sleep Timer Interrupt Vector
                                        (0217)     // call	void_handler
0064: 7E       RETI                     (0218)     reti
0068: 71 10    OR    F,0x10             
                                        (0219)     ;---------------------------------------------------
                                        (0220)     ; Insert your custom code above this banner
                                        (0221)     ;---------------------------------------------------
                                        (0222)     ;@PSoC_BOOT_ISR_UserCode_END@
                                        (0223) 
                                        (0224) ;-----------------------------------------------------------------------------
                                        (0225) ;  Start of Execution.
                                        (0226) ;-----------------------------------------------------------------------------
                                        (0227) ;  The Supervisory ROM SWBootReset function has already completed the
                                        (0228) ;  calibrate1 process, loading trim values for 5 volt operation.
                                        (0229) ;
                                        (0230) 
                                        (0231) IF	(TOOLCHAIN & HITECH)
                                        (0232)  	AREA PD_startup(CODE, REL, CON)
                                        (0233) ELSE
                                        (0234)     org 68h
                                        (0235) ENDIF
                                        (0236) __Start:
                                        (0237) 
                                        (0238)     ; initialize SMP values for voltage stabilization, if required,
                                        (0239)     ; leaving power-on reset (POR) level at the default (low) level, at
                                        (0240)     ; least for now. 
                                        (0241)     ;
                                        (0242)     M8C_SetBank1
006A: 62 FA 00 MOV   REG[0xFA],0x0      (0243)     mov reg[0FAh], 0				;Reset flash location
006D: 62 E3 87 MOV   REG[0xE3],0x87     (0244)     mov   reg[VLT_CR], SWITCH_MODE_PUMP_JUST | LVD_TBEN_JUST | TRIP_VOLTAGE_JUST
0070: 70 EF    AND   F,0xEF             
                                        (0245)     M8C_SetBank0
                                        (0246) 
                                        (0247)     ; %53%20%46%46% Apply Erratum 001-05137 workaround
0072: 50 20    MOV   A,0x20             (0248)     mov   A, 20h
0074: 28       ROMX                     (0249)     romx
0075: 50 40    MOV   A,0x40             (0250)     mov   A, 40h
0077: 28       ROMX                     (0251)     romx
0078: 50 60    MOV   A,0x60             (0252)     mov   A, 60h
007A: 28       ROMX                     (0253)     romx
007B: 62 E3 38 MOV   REG[0xE3],0x38     
                                        (0254)     ; %45%20%46%46% End workaround
                                        (0255) 
                                        (0256) M8C_ClearWDTAndSleep			   ; Clear WDT before enabling it.
                                        (0257) IF ( WATCHDOG_ENABLE )             ; WDT selected in Global Params
                                        (0258)     M8C_EnableWatchDog
                                        (0259) ENDIF
                                        (0260) 
                                        (0261) IF ( SELECT_32K )
                                        (0262)     or   reg[CPU_SCR1],  CPU_SCR1_ECO_ALLOWED  ; ECO will be used in this project
                                        (0263) ELSE
007E: 41 FE FB AND   REG[0xFE],0xFB     (0264)     and  reg[CPU_SCR1], ~CPU_SCR1_ECO_ALLOWED  ; Prevent ECO from being enabled
                                        (0265) ENDIF
                                        (0266) 
                                        (0267)     ;---------------------------
                                        (0268)     ; Set up the Temporary stack
                                        (0269)     ;---------------------------
                                        (0270)     ; A temporary stack is set up for the SSC instructions.
                                        (0271)     ; The real stack start will be assigned later.
                                        (0272)     ;
                                        (0273) _stack_start:          equ 80h
0081: 50 80    MOV   A,0x80             (0274)     mov   A, _stack_start          ; Set top of stack to end of used RAM
0083: 4E       SWAP  SP,A               (0275)     swap  SP, A                    ; This is only temporary if going to LMM
0084: 62 E3 38 MOV   REG[0xE3],0x38     
                                        (0276) 
                                        (0277)     ;-----------------------------------------------
                                        (0278)     ; Set Power-related Trim & the AGND Bypass bit.
                                        (0279)     ;-----------------------------------------------
                                        (0280) M8C_ClearWDTAndSleep ; Clear WDT before enabling it.
                                        (0281) 
                                        (0282) IF ( POWER_SETTING & POWER_SET_5V0)            ; *** 5.0 Volt operation   ***
                                        (0283)  IF ( POWER_SETTING & POWER_SET_SLOW_IMO)      ; *** 6MHZ Main Oscillator ***
                                        (0284)     or  reg[CPU_SCR1], CPU_SCR1_SLIMO
                                        (0285)     M8SSC_Set2TableTrims 2, SSCTBL2_TRIM_IMO_5V_6MHZ, 1, SSCTBL1_TRIM_BGR_5V, AGND_BYPASS_JUST
                                        (0286)  ELSE                                          ; *** 12MHZ Main Oscillator ***
                                        (0287)   IF ( AGND_BYPASS )
                                        (0288)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0289)     ; The 5V trim has already been set, but we need to update the AGNDBYP
                                        (0290)     ; bit in the write-only BDG_TR register. Recalculate the register
                                        (0291)     ; value using the proper trim values.
                                        (0292)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0293)     M8SSC_SetTableVoltageTrim 1, SSCTBL1_TRIM_BGR_5V, AGND_BYPASS_JUST
                                        (0294)   ENDIF
                                        (0295)  ENDIF
                                        (0296) ENDIF ; 5.0 V Operation
                                        (0297) 
                                        (0298) IF ( POWER_SETTING & POWER_SET_3V3)            ; *** 3.3 Volt operation   ***
                                        (0299)  IF ( POWER_SETTING & POWER_SET_SLOW_IMO)      ; *** 6MHZ Main Oscillator ***
                                        (0300)     or  reg[CPU_SCR1], CPU_SCR1_SLIMO
                                        (0301)     M8SSC_Set2TableTrims 2, SSCTBL2_TRIM_IMO_3V_6MHZ, 1, SSCTBL1_TRIM_BGR_3V, AGND_BYPASS_JUST
                                        (0302)  ELSE                                          ; *** 12MHZ Main Oscillator ***
                                        (0303)     M8SSC_SetTableTrims  1, SSCTBL1_TRIM_IMO_3V_24MHZ, SSCTBL1_TRIM_BGR_3V, AGND_BYPASS_JUST
                                        (0304)  ENDIF
                                        (0305) ENDIF ; 3.3 Volt Operation
                                        (0306) 
0087: 55 F8 00 MOV   [0xF8],0x0         (0307)     mov  [bSSC_KEY1],  0           ; Lock out Flash and Supervisiory operations
008A: 55 F9 00 MOV   [0xF9],0x0         (0308)     mov  [bSSC_KEYSP], 0
008D: 71 10    OR    F,0x10             
                                        (0309) 
                                        (0310)     ;---------------------------------------
                                        (0311)     ; Initialize Crystal Oscillator and PLL
                                        (0312)     ;---------------------------------------
                                        (0313) 
                                        (0314) IF ( SELECT_32K & WAIT_FOR_32K )
                                        (0315)     ; If the user has requested the External Crystal Oscillator (ECO) then turn it
                                        (0316)     ; on and wait for it to stabilize and the system to switch over to it. The PLL
                                        (0317)     ; is left off. Set the SleepTimer period is set to 1 sec to time the wait for
                                        (0318)     ; the ECO to stabilize.
                                        (0319)     ;
                                        (0320)     M8C_SetBank1
                                        (0321)     mov   reg[OSC_CR0], (SELECT_32K_JUST | OSC_CR0_SLEEP_1Hz | OSC_CR0_CPU_12MHz)
                                        (0322)     M8C_SetBank0
                                        (0323)     M8C_ClearWDTAndSleep                  ; Reset the sleep timer to get a full second
                                        (0324)     or    reg[INT_MSK0], INT_MSK0_SLEEP   ; Enable latching of SleepTimer interrupt
                                        (0325)     mov   reg[INT_VC],   0                ; Clear all pending interrupts
                                        (0326) .WaitFor1s:
                                        (0327)     tst   reg[INT_CLR0], INT_MSK0_SLEEP   ; Test the SleepTimer Interrupt Status
                                        (0328)     jz   .WaitFor1s                       ; Interrupt will latch but will not dispatch
                                        (0329)                                           ;   since interrupts are not globally enabled
                                        (0330) ELSE ; !( SELECT_32K & WAIT_FOR_32K )
                                        (0331)     ; Either no ECO, or waiting for stable clock is to be done in main
                                        (0332)     M8C_SetBank1
008F: 62 E0 02 MOV   REG[0xE0],0x2      (0333)     mov   reg[OSC_CR0], (SELECT_32K_JUST | PLL_MODE_JUST | SLEEP_TIMER_JUST | OSC_CR0_CPU_12MHz)
0092: 70 EF    AND   F,0xEF             
0094: 62 E3 38 MOV   REG[0xE3],0x38     
                                        (0334)     M8C_SetBank0
                                        (0335)     M8C_ClearWDTAndSleep           ; Reset the watch dog
                                        (0336) 
                                        (0337) ENDIF ;( SELECT_32K & WAIT_FOR_32K )
                                        (0338) 
                                        (0339) IF ( PLL_MODE )
                                        (0340)     ; Crystal is now fully operational (assuming WAIT_FOR_32K was enabled).
                                        (0341)     ; Now start up PLL if selected, and wait 16 msec for it to stabilize.
                                        (0342)     ;
                                        (0343)     M8C_SetBank1
                                        (0344)     mov   reg[OSC_CR0], (SELECT_32K_JUST | PLL_MODE_JUST | OSC_CR0_SLEEP_64Hz | OSC_CR0_CPU_3MHz)
                                        (0345)     M8C_SetBank0
                                        (0346)     M8C_ClearWDTAndSleep                  ; Reset the sleep timer to get full period
                                        (0347)     mov   reg[INT_VC], 0                  ; Clear all pending interrupts
                                        (0348) 
                                        (0349) .WaitFor16ms:
                                        (0350)     tst   reg[INT_CLR0],INT_MSK0_SLEEP    ; Test the SleepTimer Interrupt Status
                                        (0351)     jz   .WaitFor16ms
                                        (0352)     M8C_SetBank1                          ; continue boot at CPU Speed of SYSCLK/2
                                        (0353)     mov   reg[OSC_CR0], (SELECT_32K_JUST | PLL_MODE_JUST | OSC_CR0_SLEEP_64Hz | OSC_CR0_CPU_12MHz)
                                        (0354)     M8C_SetBank0
                                        (0355) 
                                        (0356) IF      ( WAIT_FOR_32K )
                                        (0357) ELSE ; !( WAIT_FOR_32K )
                                        (0358)     ; Option settings (PLL-Yes, ECO-No) are incompatible - force a syntax error
                                        (0359)     ERROR_PSoC Disabling WAIT_FOR_32K requires that the PLL_Lock must be enabled in user code.
                                        (0360) ENDIF ;(WAIT_FOR_32K)
                                        (0361) ENDIF ;(PLL_MODE)
                                        (0362) 
                                        (0363) 	;-------------------------------------------------------
                                        (0364)     ; Initialize Proper Drive Mode for External Clock Pin
                                        (0365)     ;-------------------------------------------------------
                                        (0366) 
                                        (0367)     ; Change EXTCLK pin from Hi-Z Analog (110b) drive mode to Hi-Z (010b) drive mode
                                        (0368) 
                                        (0369) IF (SYSCLK_SOURCE)
                                        (0370)     and reg[PRT1DM2],  ~0x10        ; Clear bit 4 of EXTCLK pin's DM2 register 
                                        (0371) ENDIF
                                        (0372)     ; EXTCLK pin is now in proper drive mode to input the external clock signal
                                        (0373) 
                                        (0374)     ;------------------------
                                        (0375)     ; Close CT leakage path.
                                        (0376)     ;------------------------
0097: 62 71 05 MOV   REG[0x71],0x5      (0377)     mov   reg[ACB00CR0], 05h
009A: 62 75 05 MOV   REG[0x75],0x5      (0378)     mov   reg[ACB01CR0], 05h
009D: 62 79 05 MOV   REG[0x79],0x5      (0379)     mov   reg[ACB02CR0], 05h
00A0: 62 7D 05 MOV   REG[0x7D],0x5      (0380)     mov   reg[ACB03CR0], 05h
00A3: 62 D1 07 MOV   REG[0xD1],0x7      
                                        (0381) 
                                        (0382) 
                                        (0383) IF	(TOOLCHAIN & HITECH)
                                        (0384)     ;---------------------------------------------
                                        (0385)     ; HI-TECH initialization: Enter the Large Memory Model, if applicable
                                        (0386)     ;---------------------------------------------
                                        (0387) 	global		__Lstackps
                                        (0388) 	mov     a,low __Lstackps
                                        (0389) 	swap    a,sp
                                        (0390) 
                                        (0391) IF ( SYSTEM_LARGE_MEMORY_MODEL )
                                        (0392)     RAM_SETPAGE_STK SYSTEM_STACK_PAGE      ; relocate stack page ...
                                        (0393)     RAM_SETPAGE_IDX2STK            ; initialize other page pointers
                                        (0394)     RAM_SETPAGE_CUR 0
                                        (0395)     RAM_SETPAGE_MVW 0
                                        (0396)     RAM_SETPAGE_MVR 0
                                        (0397)     IF ( SYSTEM_IDXPG_TRACKS_STK_PP ); Now enable paging:
                                        (0398)     or    F, FLAG_PGMODE_11b       ; LMM w/ IndexPage<==>StackPage
                                        (0399)     ELSE
                                        (0400)     or    F, FLAG_PGMODE_10b       ; LMM w/ independent IndexPage
                                        (0401)     ENDIF ;  SYSTEM_IDXPG_TRACKS_STK_PP
                                        (0402) ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                                        (0403) ELSE
                                        (0404)     ;---------------------------------------------
                                        (0405)     ; ImageCraft Enter the Large Memory Model, if applicable
                                        (0406)     ;---------------------------------------------
                                        (0407) IF ( SYSTEM_LARGE_MEMORY_MODEL )
                                        (0408)     RAM_SETPAGE_STK SYSTEM_STACK_PAGE      ; relocate stack page ...
00A6: 50 00    MOV   A,0x0              (0409)     mov   A, SYSTEM_STACK_BASE_ADDR        ;   and offset, if any
00A8: 4E       SWAP  SP,A               (0410)     swap  A, SP
00A9: 62 D3 07 MOV   REG[0xD3],0x7      
00AC: 62 D0 00 MOV   REG[0xD0],0x0      
00AF: 62 D5 00 MOV   REG[0xD5],0x0      
00B2: 62 D4 00 MOV   REG[0xD4],0x0      
                                        (0411)     RAM_SETPAGE_IDX2STK            ; initialize other page pointers
                                        (0412)     RAM_SETPAGE_CUR 0
                                        (0413)     RAM_SETPAGE_MVW 0
                                        (0414)     RAM_SETPAGE_MVR 0
                                        (0415) 
                                        (0416)   IF ( SYSTEM_IDXPG_TRACKS_STK_PP ); Now enable paging:
00B5: 71 C0    OR    F,0xC0             (0417)     or    F, FLAG_PGMODE_11b       ; LMM w/ IndexPage<==>StackPage
                                        (0418)   ELSE
                                        (0419)     or    F, FLAG_PGMODE_10b       ; LMM w/ independent IndexPage
                                        (0420)   ENDIF ;  SYSTEM_IDXPG_TRACKS_STK_PP
                                        (0421) ELSE
                                        (0422)     mov   A, __ramareas_end        ; Set top of stack to end of used RAM
                                        (0423)     swap  SP, A
                                        (0424) ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                                        (0425) ENDIF ;	TOOLCHAIN
                                        (0426) 
                                        (0427)     ;@PSoC_BOOT_LOADCFG_UserCode_START@
                                        (0428)     ;---------------------------------------------------
                                        (0429)     ; Insert your custom code below this banner
                                        (0430)     ;---------------------------------------------------
                                        (0431) 
                                        (0432)     ;---------------------------------------------------
                                        (0433)     ; Insert your custom code above this banner
                                        (0434)     ;---------------------------------------------------
                                        (0435)     ;@PSoC_BOOT_LOADCFG_UserCode_END@ 
                                        (0436) 
                                        (0437)     ;-------------------------
                                        (0438)     ; Load Base Configuration
                                        (0439)     ;-------------------------
                                        (0440)     ; Load global parameter settings and load the user modules in the
                                        (0441)     ; base configuration. Exceptions: (1) Leave CPU Speed fast as possible
                                        (0442)     ; to minimize start up time; (2) We may still need to play with the
                                        (0443)     ; Sleep Timer.
                                        (0444)     ;
00B7: 7C 03 56 LCALL 0x0356             (0445)     lcall LoadConfigInit
                                        (0446) 
                                        (0447)     ;-----------------------------------
                                        (0448)     ; Initialize C Run-Time Environment
                                        (0449)     ;-----------------------------------
                                        (0450) IF ( C_LANGUAGE_SUPPORT )
                                        (0451) IF ( SYSTEM_SMALL_MEMORY_MODEL )
                                        (0452)     mov  A,0                           ; clear the 'bss' segment to zero
                                        (0453)     mov  [__r0],<__bss_start
                                        (0454) BssLoop:
                                        (0455)     cmp  [__r0],<__bss_end
                                        (0456)     jz   BssDone
                                        (0457)     mvi  [__r0],A
                                        (0458)     jmp  BssLoop
                                        (0459) BssDone:
                                        (0460)     mov  A,>__idata_start              ; copy idata to data segment
                                        (0461)     mov  X,<__idata_start
                                        (0462)     mov  [__r0],<__data_start
                                        (0463) IDataLoop:
                                        (0464)     cmp  [__r0],<__data_end
                                        (0465)     jz   C_RTE_Done
                                        (0466)     push A
                                        (0467)     romx
                                        (0468)     mvi  [__r0],A
                                        (0469)     pop  A
                                        (0470)     inc  X
                                        (0471)     adc  A,0
                                        (0472)     jmp  IDataLoop
                                        (0473) 
                                        (0474) ENDIF ; SYSTEM_SMALL_MEMORY_MODEL
                                        (0475) 
                                        (0476) IF ( SYSTEM_LARGE_MEMORY_MODEL )
00BA: 62 D0 00 MOV   REG[0xD0],0x0      (0477)     mov   reg[CUR_PP], >__r0           ; force direct addr mode instructions
                                        (0478)                                        ; to use the Virtual Register page.
                                        (0479) 
                                        (0480)     ; Dereference the constant (flash) pointer pXIData to access the start
                                        (0481)     ; of the extended idata area, "xidata." Xidata follows the end of the
                                        (0482)     ; text segment and may have been relocated by the Code Compressor.
                                        (0483)     ;
00BD: 50 02    MOV   A,0x2              (0484)     mov   A, >__pXIData                ; Get the address of the flash
00BF: 57 2D    MOV   X,0x2D             (0485)     mov   X, <__pXIData                ;   pointer to the xidata area.
00C1: 08       PUSH  A                  (0486)     push  A
00C2: 28       ROMX                     (0487)     romx                               ; get the MSB of xidata's address
00C3: 53 42    MOV   [__r0],A           (0488)     mov   [__r0], A
00C5: 18       POP   A                  (0489)     pop   A
00C6: 75       INC   X                  (0490)     inc   X
00C7: 09 00    ADC   A,0x0              (0491)     adc   A, 0
00C9: 28       ROMX                     (0492)     romx                               ; get the LSB of xidata's address
00CA: 4B       SWAP  A,X                (0493)     swap  A, X
00CB: 51 42    MOV   A,[__r0]           (0494)     mov   A, [__r0]                    ; pXIData (in [A,X]) points to the
                                        (0495)                                        ;   XIData structure list in flash
00CD: 80 04    JMP   0x00D2             (0496)     jmp   .AccessStruct
                                        (0497) 
                                        (0498)     ; Unpack one element in the xidata "structure list" that specifies the
                                        (0499)     ; values of C variables. Each structure contains 3 member elements.
                                        (0500)     ; The first is a pointer to a contiguous block of RAM to be initial-
                                        (0501)     ; ized. Blocks are always 255 bytes or less in length and never cross
                                        (0502)     ; RAM page boundaries. The list terminates when the MSB of the pointer
                                        (0503)     ; contains 0xFF. There are two formats for the struct depending on the
                                        (0504)     ; value in the second member element, an unsigned byte:
                                        (0505)     ; (1) If the value of the second element is non-zero, it represents
                                        (0506)     ; the 'size' of the block of RAM to be initialized. In this case, the
                                        (0507)     ; third member of the struct is an array of bytes of length 'size' and
                                        (0508)     ; the bytes are copied to the block of RAM.
                                        (0509)     ; (2) If the value of the second element is zero, the block of RAM is
                                        (0510)     ; to be cleared to zero. In this case, the third member of the struct
                                        (0511)     ; is an unsigned byte containing the number of bytes to clear.
                                        (0512) 
                                        (0513) .AccessNextStructLoop:
00CF: 75       INC   X                  (0514)     inc   X                            ; pXIData++
00D0: 09 00    ADC   A,0x0              (0515)     adc   A, 0
00D2: 62 E3 00 MOV   REG[0xE3],0x0      
                                        (0516) .AccessStruct:                         ; Entry point for first block
                                        (0517)     ;
                                        (0518)     ; Assert: pXIData in [A,X] points to the beginning of an XIData struct.
                                        (0519)     ;
                                        (0520)     M8C_ClearWDT                       ; Clear the watchdog for long inits
00D5: 08       PUSH  A                  (0521)     push  A
00D6: 28       ROMX                     (0522)     romx                               ; MSB of RAM addr (CPU.A <- *pXIData)
00D7: 60 D5    MOV   REG[0xD5],A        (0523)     mov   reg[MVW_PP], A               ;   for use with MVI write operations
00D9: 74       INC   A                  (0524)     inc   A                            ; End of Struct List? (MSB==0xFF?)
00DA: A0 4B    JZ    0x0126             (0525)     jz    .C_RTE_WrapUp                ;   Yes, C runtime environment complete
00DC: 18       POP   A                  (0526)     pop   A                            ; restore pXIData to [A,X]
00DD: 75       INC   X                  (0527)     inc   X                            ; pXIData++
00DE: 09 00    ADC   A,0x0              (0528)     adc   A, 0
00E0: 08       PUSH  A                  (0529)     push  A
00E1: 28       ROMX                     (0530)     romx                               ; LSB of RAM addr (CPU.A <- *pXIData)
00E2: 53 42    MOV   [__r0],A           (0531)     mov   [__r0], A                    ; RAM Addr now in [reg[MVW_PP],[__r0]]
00E4: 18       POP   A                  (0532)     pop   A                            ; restore pXIData to [A,X]
00E5: 75       INC   X                  (0533)     inc   X                            ; pXIData++ (point to size)
00E6: 09 00    ADC   A,0x0              (0534)     adc   A, 0
00E8: 08       PUSH  A                  (0535)     push  A
00E9: 28       ROMX                     (0536)     romx                               ; Get the size (CPU.A <- *pXIData)
00EA: A0 1C    JZ    0x0107             (0537)     jz    .ClearRAMBlockToZero         ; If Size==0, then go clear RAM
00EC: 53 41    MOV   [__r1],A           (0538)     mov   [__r1], A                    ;             else downcount in __r1
00EE: 18       POP   A                  (0539)     pop   A                            ; restore pXIData to [A,X]
                                        (0540) 
                                        (0541) .CopyNextByteLoop:
                                        (0542)     ; For each byte in the structure's array member, copy from flash to RAM.
                                        (0543)     ; Assert: pXIData in [A,X] points to previous byte of flash source;
                                        (0544)     ;         [reg[MVW_PP],[__r0]] points to next RAM destination;
                                        (0545)     ;         __r1 holds a non-zero count of the number of bytes remaining.
                                        (0546)     ;
00EF: 75       INC   X                  (0547)     inc   X                            ; pXIData++ (point to next data byte)
00F0: 09 00    ADC   A,0x0              (0548)     adc   A, 0
00F2: 08       PUSH  A                  (0549)     push  A
00F3: 28       ROMX                     (0550)     romx                               ; Get the data value (CPU.A <- *pXIData)
00F4: 3F 42    MVI   [__r0],A           (0551)     mvi   [__r0], A                    ; Transfer the data to RAM
00F6: 47 42 FF TST   [__r0],0xFF        (0552)     tst   [__r0], 0xff                 ; Check for page crossing
00F9: B0 06    JNZ   0x0100             (0553)     jnz   .CopyLoopTail                ;   No crossing, keep going
00FB: 5D D5    MOV   A,REG[0xD5]        (0554)     mov   A, reg[ MVW_PP]              ;   If crossing, bump MVW page reg
00FD: 74       INC   A                  (0555)     inc   A
00FE: 60 D5    MOV   REG[0xD5],A        (0556)     mov   reg[ MVW_PP], A
                                        (0557) .CopyLoopTail:
0100: 18       POP   A                  (0558)     pop   A                            ; restore pXIData to [A,X]
0101: 7A 41    DEC   [__r1]             (0559)     dec   [__r1]                       ; End of this array in flash?
0103: BF EB    JNZ   0x00EF             (0560)     jnz   .CopyNextByteLoop            ;   No,  more bytes to copy
0105: 8F C9    JMP   0x00CF             (0561)     jmp   .AccessNextStructLoop        ;   Yes, initialize another RAM block
                                        (0562) 
                                        (0563) .ClearRAMBlockToZero:
0107: 18       POP   A                  (0564)     pop   A                            ; restore pXIData to [A,X]
0108: 75       INC   X                  (0565)     inc   X                            ; pXIData++ (point to next data byte)
0109: 09 00    ADC   A,0x0              (0566)     adc   A, 0
010B: 08       PUSH  A                  (0567)     push  A
010C: 28       ROMX                     (0568)     romx                               ; Get the run length (CPU.A <- *pXIData)
010D: 53 41    MOV   [__r1],A           (0569)     mov   [__r1], A                    ; Initialize downcounter
010F: 50 00    MOV   A,0x0              (0570)     mov   A, 0                         ; Initialize source data
                                        (0571) 
                                        (0572) .ClearRAMBlockLoop:
                                        (0573)     ; Assert: [reg[MVW_PP],[__r0]] points to next RAM destination and
                                        (0574)     ;         __r1 holds a non-zero count of the number of bytes remaining.
                                        (0575)     ;
0111: 3F 42    MVI   [__r0],A           (0576)     mvi   [__r0], A                    ; Clear a byte
0113: 47 42 FF TST   [__r0],0xFF        (0577)     tst   [__r0], 0xff                 ; Check for page crossing
0116: B0 08    JNZ   0x011F             (0578)     jnz   .ClearLoopTail               ;   No crossing, keep going
0118: 5D D5    MOV   A,REG[0xD5]        (0579)     mov   A, reg[ MVW_PP]              ;   If crossing, bump MVW page reg
011A: 74       INC   A                  (0580)     inc   A
011B: 60 D5    MOV   REG[0xD5],A        (0581)     mov   reg[ MVW_PP], A
011D: 50 00    MOV   A,0x0              (0582)     mov   A, 0                         ; Restore the zero used for clearing
                                        (0583) .ClearLoopTail:
011F: 7A 41    DEC   [__r1]             (0584)     dec   [__r1]                       ; Was this the last byte?
0121: BF EF    JNZ   0x0111             (0585)     jnz   .ClearRAMBlockLoop           ;   No,  continue
0123: 18       POP   A                  (0586)     pop   A                            ;   Yes, restore pXIData to [A,X] and
0124: 8F AA    JMP   0x00CF             (0587)     jmp   .AccessNextStructLoop        ;        initialize another RAM block
                                        (0588) 
                                        (0589) .C_RTE_WrapUp:
0126: 18       POP   A                  (0590)     pop   A                            ; balance stack
0127: 71 10    OR    F,0x10             
0129: 70 EF    AND   F,0xEF             
                                        (0591) 
                                        (0592) ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                                        (0593) 
                                        (0594) C_RTE_Done:
                                        (0595) 
                                        (0596) ENDIF ; C_LANGUAGE_SUPPORT
                                        (0597) 
                                        (0598)     ;-------------------------------
                                        (0599)     ; Voltage Stabilization for SMP
                                        (0600)     ;-------------------------------
                                        (0601) 
                                        (0602) IF ( POWER_SETTING & POWER_SET_5V0)    ; 5.0V Operation
                                        (0603) IF ( SWITCH_MODE_PUMP ^ 1 )            ; SMP is operational
                                        (0604)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0605)     ; When using the SMP at 5V, we must wait for Vdd to slew from 3.1V to
                                        (0606)     ; 5V before enabling the Precision Power-On Reset (PPOR).
                                        (0607)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0608)     or   reg[INT_MSK0],INT_MSK0_SLEEP
                                        (0609)     M8C_SetBank1
                                        (0610)     and   reg[OSC_CR0], ~OSC_CR0_SLEEP
                                        (0611)     or    reg[OSC_CR0],  OSC_CR0_SLEEP_512Hz
                                        (0612)     M8C_SetBank0
                                        (0613)     M8C_ClearWDTAndSleep                   ; Restart the sleep timer
                                        (0614)     mov   reg[INT_VC], 0                   ; Clear all pending interrupts
                                        (0615) .WaitFor2ms:
                                        (0616)     tst   reg[INT_CLR0], INT_MSK0_SLEEP    ; Test the SleepTimer Interrupt Status
                                        (0617)     jz   .WaitFor2ms                       ; Branch fails when 2 msec has passed
                                        (0618) ENDIF ; SMP is operational
                                        (0619) ENDIF ; 5.0V Operation
                                        (0620) 
                                        (0621)     ;-------------------------------
                                        (0622)     ; Set Power-On Reset (POR) Level
                                        (0623)     ;-------------------------------
                                        (0624)     ;  The writes to the VLT_CR register below include setting the POR to VLT_CR_POR_HIGH, 
                                        (0625)     ;  VLT_CR_POR_MID or VLT_CR_POR_LOW. Correctly setting this value is critical to the proper 
                                        (0626)     ;  operation of the PSoC. The POR protects the M8C from mis-executing when Vdd falls low. 
                                        (0627)     ;  These values should not be changed from the settings here. See Section "POR and LVD" of 
                                        (0628)     ;  Technical Reference Manual #001-14463 for more information.
                                        (0629) 
                                        (0630)     M8C_SetBank1
                                        (0631) 
                                        (0632) IF (POWER_SETTING & POWER_SET_5V0)          ; 5.0V Operation?
                                        (0633)  IF (POWER_SETTING & POWER_SET_SLOW_IMO)    ; and Slow Mode?
                                        (0634)  ELSE                                       ;    No, fast mode
                                        (0635)   IF ( CPU_CLOCK_JUST ^ OSC_CR0_CPU_24MHz ) ;    As fast as 24MHz?
                                        (0636)                                             ;       no, set midpoint POR in user code, if desired
                                        (0637)   ELSE ; 24HMz                              ;
                                        (0638)     or    reg[VLT_CR],  VLT_CR_POR_HIGH     ;      yes, highest POR trip point required
                                        (0639)   ENDIF ; 24MHz
                                        (0640)  ENDIF ; Slow Mode
                                        (0641) ENDIF ; 5.0V Operation
                                        (0642) 
                                        (0643)     M8C_SetBank0
                                        (0644) 
                                        (0645)     ;----------------------------
                                        (0646)     ; Wrap up and invoke "main"
                                        (0647)     ;----------------------------
                                        (0648) 
                                        (0649)     ; Disable the Sleep interrupt that was used for timing above.  In fact,
                                        (0650)     ; no interrupts should be enabled now, so may as well clear the register.
                                        (0651)     ;
012B: 62 E0 00 MOV   REG[0xE0],0x0      (0652)     mov  reg[INT_MSK0],0
012E: 71 10    OR    F,0x10             
                                        (0653) 
                                        (0654)     ; Everything has started OK. Now select requested CPU & sleep frequency.
                                        (0655)     ; And put decimator in full mode so it does not consume too much current.
                                        (0656)     ;
                                        (0657)     M8C_SetBank1
0130: 62 E0 00 MOV   REG[0xE0],0x0      (0658)     mov  reg[OSC_CR0],(SELECT_32K_JUST | PLL_MODE_JUST | SLEEP_TIMER_JUST | CPU_CLOCK_JUST)
0133: 43 E7 80 OR    REG[0xE7],0x80     (0659)     or   reg[DEC_CR2],80h                    ; Put decimator in full mode
0136: 70 EF    AND   F,0xEF             
                                        (0660)     M8C_SetBank0
                                        (0661) 
                                        (0662)     ; Global Interrupt are NOT enabled, this should be done in main().
                                        (0663)     ; LVD is set but will not occur unless Global Interrupts are enabled.
                                        (0664)     ; Global Interrupts should be enabled as soon as possible in main().
                                        (0665)     ;
0138: 62 E2 00 MOV   REG[0xE2],0x0      (0666)     mov  reg[INT_VC],0             ; Clear any pending interrupts which may
                                        (0667)                                    ; have been set during the boot process.
                                        (0668) IF	(TOOLCHAIN & HITECH)
                                        (0669) 	ljmp  startup                  ; Jump to C compiler startup code
                                        (0670) ELSE
                                        (0671) IF ENABLE_LJMP_TO_MAIN
                                        (0672)     ljmp  _main                    ; goto main (no return)
                                        (0673) ELSE
013B: 7C 0D F2 LCALL _main              (0674)     lcall _main                    ; call main
                                        (0675) .Exit:
013E: 8F FF    JMP   0x013E             (0676)     jmp  .Exit                     ; Wait here after return till power-off or reset
                                        (0677) ENDIF
                                        (0678) ENDIF ; TOOLCHAIN
                                        (0679) 
                                        (0680)     ;---------------------------------
                                        (0681)     ; Library Access to Global Parms
                                        (0682)     ;---------------------------------
                                        (0683)     ;
                                        (0684)  bGetPowerSetting:
                                        (0685) _bGetPowerSetting:
                                        (0686)     ; Returns value of POWER_SETTING in the A register.
                                        (0687)     ; No inputs. No Side Effects.
                                        (0688)     ;
0140: 50 10    MOV   A,0x10             (0689)     mov   A, POWER_SETTING
0142: 7F       RET                      (0690)     ret
                                        (0691) 
                                        (0692) IF	(TOOLCHAIN & HITECH)
                                        (0693) ELSE
                                        (0694)     ;---------------------------------
                                        (0695)     ; Order Critical RAM & ROM AREAs
                                        (0696)     ;---------------------------------
                                        (0697)     ;  'TOP' is all that has been defined so far...
                                        (0698) 
                                        (0699)     ;  ROM AREAs for C CONST, static & global items
                                        (0700)     ;
                                        (0701)     AREA lit               (ROM, REL, CON, LIT)   ; 'const' definitions
                                        (0702)     AREA idata             (ROM, REL, CON, LIT)   ; Constants for initializing RAM
                                        (0703) __idata_start:
                                        (0704) 
                                        (0705)     AREA func_lit          (ROM, REL, CON, proclab)   ; Function Pointers
                                        (0706) __func_lit_start:
                                        (0707) 
                                        (0708) IF ( SYSTEM_LARGE_MEMORY_MODEL )
                                        (0709)     ; We use the func_lit area to store a pointer to extended initialized
                                        (0710)     ; data (xidata) area that follows the text area. Func_lit isn't
                                        (0711)     ; relocated by the code compressor, but the text area may shrink and
                                        (0712)     ; that moves xidata around.
                                        (0713)     ;
                                        (0714) __pXIData:         word __text_end           ; ptr to extended idata
                                        (0715) ENDIF
                                        (0716) 
                                        (0717)     AREA psoc_config       (ROM, REL, CON)   ; Configuration Load & Unload
                                        (0718)     AREA UserModules       (ROM, REL, CON)   ; User Module APIs
                                        (0719) 
                                        (0720)     ; CODE segment for general use
                                        (0721)     ;
                                        (0722)     AREA text (ROM, REL, CON)
                                        (0723) __text_start:
                                        (0724) 
                                        (0725)     ; RAM area usage
                                        (0726)     ;
                                        (0727)     AREA data              (RAM, REL, CON)   ; initialized RAM
                                        (0728) __data_start:
                                        (0729) 
                                        (0730)     AREA virtual_registers (RAM, REL, CON)   ; Temp vars of C compiler
                                        (0731)     AREA InterruptRAM      (RAM, REL, CON)   ; Interrupts, on Page 0
                                        (0732)     AREA bss               (RAM, REL, CON)   ; general use
                                        (0733) __bss_start:
                                        (0734) 
                                        (0735) ENDIF ; TOOLCHAIN
                                        (0736) 
                                        (0737) ; end of file boot.asm
FILE: lib\psocconfigtbl.asm             (0001) ;  Generated by PSoC Designer 5.4.3191
0251: 70 EF    AND   F,0xEF             (0002) ;
                                        (0003) ; =============================================================================
                                        (0004) ; FILENAME: PSoCConfigTBL.asm
                                        (0005) ;  
                                        (0006) ; Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0007) ;  
                                        (0008) ; NOTES:
                                        (0009) ; Do not modify this file. It is generated by PSoC Designer each time the
                                        (0010) ; generate application function is run. The values of the parameters in this
                                        (0011) ; file can be modified by changing the values of the global parameters in the
                                        (0012) ; device editor.
                                        (0013) ;  
                                        (0014) ; =============================================================================
                                        (0015)  
                                        (0016) include "m8c.inc"
                                        (0017) ;  Personalization tables 
                                        (0018) export LoadConfigTBL_modulio_pca9632_Bank1
                                        (0019) export LoadConfigTBL_modulio_pca9632_Bank0
                                        (0020) export LoadConfigTBL_modulio_pca9632_Ordered
                                        (0021) AREA lit(rom, rel)
                                        (0022) LoadConfigTBL_modulio_pca9632_Bank0:
                                        (0023) ;  Instance name I2CHW_1, User Module I2CHW
                                        (0024) ;  Global Register values Bank 0
                                        (0025) 	db		60h, 28h		; AnalogColumnInputSelect register (AMX_IN)
                                        (0026) 	db		66h, 00h		; AnalogComparatorControl1 register (CMP_CR1)
                                        (0027) 	db		63h, 05h		; AnalogReferenceControl register (ARF_CR)
                                        (0028) 	db		65h, 00h		; AnalogSyncControl register (ASY_CR)
                                        (0029) 	db		e6h, 00h		; DecimatorControl_0 register (DEC_CR0)
                                        (0030) 	db		e7h, 00h		; DecimatorControl_1 register (DEC_CR1)
                                        (0031) 	db		d6h, 08h		; I2CConfig register (I2C_CFG)
                                        (0032) 	db		b0h, 00h		; Row_0_InputMux register (RDI0RI)
                                        (0033) 	db		b1h, 00h		; Row_0_InputSync register (RDI0SYN)
                                        (0034) 	db		b2h, 00h		; Row_0_LogicInputAMux register (RDI0IS)
                                        (0035) 	db		b3h, 33h		; Row_0_LogicSelect_0 register (RDI0LT0)
                                        (0036) 	db		b4h, 33h		; Row_0_LogicSelect_1 register (RDI0LT1)
                                        (0037) 	db		b5h, 00h		; Row_0_OutputDrive_0 register (RDI0SRO0)
                                        (0038) 	db		b6h, 00h		; Row_0_OutputDrive_1 register (RDI0SRO1)
                                        (0039) 	db		b8h, 55h		; Row_1_InputMux register (RDI1RI)
                                        (0040) 	db		b9h, 00h		; Row_1_InputSync register (RDI1SYN)
                                        (0041) 	db		bah, 10h		; Row_1_LogicInputAMux register (RDI1IS)
                                        (0042) 	db		bbh, 33h		; Row_1_LogicSelect_0 register (RDI1LT0)
                                        (0043) 	db		bch, 33h		; Row_1_LogicSelect_1 register (RDI1LT1)
                                        (0044) 	db		bdh, 00h		; Row_1_OutputDrive_0 register (RDI1SRO0)
                                        (0045) 	db		beh, 00h		; Row_1_OutputDrive_1 register (RDI1SRO1)
                                        (0046) 	db		c0h, 00h		; Row_2_InputMux register (RDI2RI)
                                        (0047) 	db		c1h, 00h		; Row_2_InputSync register (RDI2SYN)
                                        (0048) 	db		c2h, 20h		; Row_2_LogicInputAMux register (RDI2IS)
                                        (0049) 	db		c3h, 33h		; Row_2_LogicSelect_0 register (RDI2LT0)
                                        (0050) 	db		c4h, 33h		; Row_2_LogicSelect_1 register (RDI3LT1)
                                        (0051) 	db		c5h, 00h		; Row_2_OutputDrive_0 register (RDI2SRO0)
                                        (0052) 	db		c6h, 00h		; Row_2_OutputDrive_1 register (RDI2SRO1)
                                        (0053) 	db		c8h, 55h		; Row_3_InputMux register (RDI3RI)
                                        (0054) 	db		c9h, 00h		; Row_3_InputSync register (RDI3SYN)
                                        (0055) 	db		cah, 30h		; Row_3_LogicInputAMux register (RDI3IS)
                                        (0056) 	db		cbh, 33h		; Row_3_LogicSelect_0 register (RDI3LT0)
                                        (0057) 	db		cch, 33h		; Row_3_LogicSelect_1 register (RDI3LT1)
                                        (0058) 	db		cdh, 00h		; Row_3_OutputDrive_0 register (RDI3SRO0)
                                        (0059) 	db		ceh, 00h		; Row_3_OutputDrive_1 register (RDI3SRO1)
                                        (0060) 	db		6ch, 00h		; TMP_DR0 register (TMP_DR0)
                                        (0061) 	db		6dh, 00h		; TMP_DR1 register (TMP_DR1)
                                        (0062) 	db		6eh, 00h		; TMP_DR2 register (TMP_DR2)
                                        (0063) 	db		6fh, 00h		; TMP_DR3 register (TMP_DR3)
                                        (0064) 	db		ffh
                                        (0065) LoadConfigTBL_modulio_pca9632_Bank1:
                                        (0066) ;  Instance name I2CHW_1, User Module I2CHW
                                        (0067) ;  Global Register values Bank 1
                                        (0068) 	db		61h, 00h		; AnalogClockSelect1 register (CLK_CR1)
                                        (0069) 	db		69h, 00h		; AnalogClockSelect2 register (CLK_CR2)
                                        (0070) 	db		60h, 00h		; AnalogColumnClockSelect register (CLK_CR0)
                                        (0071) 	db		62h, 00h		; AnalogIOControl_0 register (ABF_CR0)
                                        (0072) 	db		67h, 33h		; AnalogLUTControl0 register (ALT_CR0)
                                        (0073) 	db		68h, 33h		; AnalogLUTControl1 register (ALT_CR1)
                                        (0074) 	db		63h, 00h		; AnalogModulatorControl_0 register (AMD_CR0)
                                        (0075) 	db		66h, 00h		; AnalogModulatorControl_1 register (AMD_CR1)
                                        (0076) 	db		d1h, 00h		; GlobalDigitalInterconnect_Drive_Even_Input register (GDI_E_IN)
                                        (0077) 	db		d3h, 00h		; GlobalDigitalInterconnect_Drive_Even_Output register (GDI_E_OU)
                                        (0078) 	db		d0h, 00h		; GlobalDigitalInterconnect_Drive_Odd_Input register (GDI_O_IN)
                                        (0079) 	db		d2h, 00h		; GlobalDigitalInterconnect_Drive_Odd_Output register (GDI_O_OU)
                                        (0080) 	db		e1h, ffh		; OscillatorControl_1 register (OSC_CR1)
                                        (0081) 	db		e2h, 00h		; OscillatorControl_2 register (OSC_CR2)
                                        (0082) 	db		dfh, ffh		; OscillatorControl_3 register (OSC_CR3)
                                        (0083) 	db		deh, 02h		; OscillatorControl_4 register (OSC_CR4)
                                        (0084) 	db		ddh, 00h		; OscillatorGlobalBusEnableControl register (OSC_GO_EN)
                                        (0085) 	db		e7h, 00h		; Type2Decimator_Control register (DEC_CR2)
                                        (0086) 	db		ffh
                                        (0087) AREA psoc_config(rom, rel)
                                        (0088) LoadConfigTBL_modulio_pca9632_Ordered:
                                        (0089) ;  Ordered Global Register values
                                        (0090) 	M8C_SetBank0
0253: 62 00 00 MOV   REG[0x0],0x0       (0091) 	mov	reg[00h], 00h		; Port_0_Data register (PRT0DR)
0256: 71 10    OR    F,0x10             
                                        (0092) 	M8C_SetBank1
0258: 62 00 00 MOV   REG[0x0],0x0       (0093) 	mov	reg[00h], 00h		; Port_0_DriveMode_0 register (PRT0DM0)
025B: 62 01 FF MOV   REG[0x1],0xFF      (0094) 	mov	reg[01h], ffh		; Port_0_DriveMode_1 register (PRT0DM1)
025E: 70 EF    AND   F,0xEF             
                                        (0095) 	M8C_SetBank0
0260: 62 03 FF MOV   REG[0x3],0xFF      (0096) 	mov	reg[03h], ffh		; Port_0_DriveMode_2 register (PRT0DM2)
0263: 62 02 00 MOV   REG[0x2],0x0       (0097) 	mov	reg[02h], 00h		; Port_0_GlobalSelect register (PRT0GS)
0266: 71 10    OR    F,0x10             
                                        (0098) 	M8C_SetBank1
0268: 62 02 00 MOV   REG[0x2],0x0       (0099) 	mov	reg[02h], 00h		; Port_0_IntCtrl_0 register (PRT0IC0)
026B: 62 03 00 MOV   REG[0x3],0x0       (0100) 	mov	reg[03h], 00h		; Port_0_IntCtrl_1 register (PRT0IC1)
026E: 70 EF    AND   F,0xEF             
                                        (0101) 	M8C_SetBank0
0270: 62 01 00 MOV   REG[0x1],0x0       (0102) 	mov	reg[01h], 00h		; Port_0_IntEn register (PRT0IE)
0273: 62 04 A0 MOV   REG[0x4],0xA0      (0103) 	mov	reg[04h], a0h		; Port_1_Data register (PRT1DR)
0276: 71 10    OR    F,0x10             
                                        (0104) 	M8C_SetBank1
0278: 62 04 A0 MOV   REG[0x4],0xA0      (0105) 	mov	reg[04h], a0h		; Port_1_DriveMode_0 register (PRT1DM0)
027B: 62 05 FF MOV   REG[0x5],0xFF      (0106) 	mov	reg[05h], ffh		; Port_1_DriveMode_1 register (PRT1DM1)
027E: 70 EF    AND   F,0xEF             
                                        (0107) 	M8C_SetBank0
0280: 62 07 FF MOV   REG[0x7],0xFF      (0108) 	mov	reg[07h], ffh		; Port_1_DriveMode_2 register (PRT1DM2)
0283: 62 06 00 MOV   REG[0x6],0x0       (0109) 	mov	reg[06h], 00h		; Port_1_GlobalSelect register (PRT1GS)
0286: 71 10    OR    F,0x10             
                                        (0110) 	M8C_SetBank1
0288: 62 06 00 MOV   REG[0x6],0x0       (0111) 	mov	reg[06h], 00h		; Port_1_IntCtrl_0 register (PRT1IC0)
028B: 62 07 00 MOV   REG[0x7],0x0       (0112) 	mov	reg[07h], 00h		; Port_1_IntCtrl_1 register (PRT1IC1)
028E: 70 EF    AND   F,0xEF             
                                        (0113) 	M8C_SetBank0
0290: 62 05 00 MOV   REG[0x5],0x0       (0114) 	mov	reg[05h], 00h		; Port_1_IntEn register (PRT1IE)
0293: 62 08 00 MOV   REG[0x8],0x0       (0115) 	mov	reg[08h], 00h		; Port_2_Data register (PRT2DR)
0296: 71 10    OR    F,0x10             
                                        (0116) 	M8C_SetBank1
0298: 62 08 00 MOV   REG[0x8],0x0       (0117) 	mov	reg[08h], 00h		; Port_2_DriveMode_0 register (PRT2DM0)
029B: 62 09 FF MOV   REG[0x9],0xFF      (0118) 	mov	reg[09h], ffh		; Port_2_DriveMode_1 register (PRT2DM1)
029E: 70 EF    AND   F,0xEF             
                                        (0119) 	M8C_SetBank0
02A0: 62 0B FF MOV   REG[0xB],0xFF      (0120) 	mov	reg[0bh], ffh		; Port_2_DriveMode_2 register (PRT2DM2)
02A3: 62 0A 00 MOV   REG[0xA],0x0       (0121) 	mov	reg[0ah], 00h		; Port_2_GlobalSelect register (PRT2GS)
02A6: 71 10    OR    F,0x10             
                                        (0122) 	M8C_SetBank1
02A8: 62 0A 00 MOV   REG[0xA],0x0       (0123) 	mov	reg[0ah], 00h		; Port_2_IntCtrl_0 register (PRT2IC0)
02AB: 62 0B 00 MOV   REG[0xB],0x0       (0124) 	mov	reg[0bh], 00h		; Port_2_IntCtrl_1 register (PRT2IC1)
02AE: 70 EF    AND   F,0xEF             
                                        (0125) 	M8C_SetBank0
02B0: 62 09 00 MOV   REG[0x9],0x0       (0126) 	mov	reg[09h], 00h		; Port_2_IntEn register (PRT2IE)
02B3: 62 0C 00 MOV   REG[0xC],0x0       (0127) 	mov	reg[0ch], 00h		; Port_3_Data register (PRT3DR)
02B6: 71 10    OR    F,0x10             
                                        (0128) 	M8C_SetBank1
02B8: 62 0C 00 MOV   REG[0xC],0x0       (0129) 	mov	reg[0ch], 00h		; Port_3_DriveMode_0 register (PRT3DM0)
02BB: 62 0D 00 MOV   REG[0xD],0x0       (0130) 	mov	reg[0dh], 00h		; Port_3_DriveMode_1 register (PRT3DM1)
02BE: 70 EF    AND   F,0xEF             
                                        (0131) 	M8C_SetBank0
02C0: 62 0F 00 MOV   REG[0xF],0x0       (0132) 	mov	reg[0fh], 00h		; Port_3_DriveMode_2 register (PRT3DM2)
02C3: 62 0E 00 MOV   REG[0xE],0x0       (0133) 	mov	reg[0eh], 00h		; Port_3_GlobalSelect register (PRT3GS)
02C6: 71 10    OR    F,0x10             
                                        (0134) 	M8C_SetBank1
02C8: 62 0E 00 MOV   REG[0xE],0x0       (0135) 	mov	reg[0eh], 00h		; Port_3_IntCtrl_0 register (PRT3IC0)
02CB: 62 0F 00 MOV   REG[0xF],0x0       (0136) 	mov	reg[0fh], 00h		; Port_3_IntCtrl_1 register (PRT3IC1)
02CE: 70 EF    AND   F,0xEF             
                                        (0137) 	M8C_SetBank0
02D0: 62 0D 00 MOV   REG[0xD],0x0       (0138) 	mov	reg[0dh], 00h		; Port_3_IntEn register (PRT3IE)
02D3: 62 10 00 MOV   REG[0x10],0x0      (0139) 	mov	reg[10h], 00h		; Port_4_Data register (PRT4DR)
02D6: 71 10    OR    F,0x10             
                                        (0140) 	M8C_SetBank1
02D8: 62 10 00 MOV   REG[0x10],0x0      (0141) 	mov	reg[10h], 00h		; Port_4_DriveMode_0 register (PRT4DM0)
02DB: 62 11 00 MOV   REG[0x11],0x0      (0142) 	mov	reg[11h], 00h		; Port_4_DriveMode_1 register (PRT4DM1)
02DE: 70 EF    AND   F,0xEF             
                                        (0143) 	M8C_SetBank0
02E0: 62 13 00 MOV   REG[0x13],0x0      (0144) 	mov	reg[13h], 00h		; Port_4_DriveMode_2 register (PRT4DM2)
02E3: 62 12 00 MOV   REG[0x12],0x0      (0145) 	mov	reg[12h], 00h		; Port_4_GlobalSelect register (PRT4GS)
02E6: 71 10    OR    F,0x10             
                                        (0146) 	M8C_SetBank1
02E8: 62 12 00 MOV   REG[0x12],0x0      (0147) 	mov	reg[12h], 00h		; Port_4_IntCtrl_0 register (PRT4IC0)
02EB: 62 13 00 MOV   REG[0x13],0x0      (0148) 	mov	reg[13h], 00h		; Port_4_IntCtrl_1 register (PRT4IC1)
02EE: 70 EF    AND   F,0xEF             
                                        (0149) 	M8C_SetBank0
02F0: 62 11 00 MOV   REG[0x11],0x0      (0150) 	mov	reg[11h], 00h		; Port_4_IntEn register (PRT4IE)
02F3: 62 14 00 MOV   REG[0x14],0x0      (0151) 	mov	reg[14h], 00h		; Port_5_Data register (PRT5DR)
02F6: 71 10    OR    F,0x10             
                                        (0152) 	M8C_SetBank1
02F8: 62 14 00 MOV   REG[0x14],0x0      (0153) 	mov	reg[14h], 00h		; Port_5_DriveMode_0 register (PRT5DM0)
02FB: 62 15 00 MOV   REG[0x15],0x0      (0154) 	mov	reg[15h], 00h		; Port_5_DriveMode_1 register (PRT5DM1)
02FE: 70 EF    AND   F,0xEF             
                                        (0155) 	M8C_SetBank0
0300: 62 17 00 MOV   REG[0x17],0x0      (0156) 	mov	reg[17h], 00h		; Port_5_DriveMode_2 register (PRT5DM2)
0303: 62 16 00 MOV   REG[0x16],0x0      (0157) 	mov	reg[16h], 00h		; Port_5_GlobalSelect register (PRT5GS)
0306: 71 10    OR    F,0x10             
                                        (0158) 	M8C_SetBank1
0308: 62 16 00 MOV   REG[0x16],0x0      (0159) 	mov	reg[16h], 00h		; Port_5_IntCtrl_0 register (PRT5IC0)
030B: 62 17 00 MOV   REG[0x17],0x0      (0160) 	mov	reg[17h], 00h		; Port_5_IntCtrl_1 register (PRT5IC1)
030E: 70 EF    AND   F,0xEF             
                                        (0161) 	M8C_SetBank0
0310: 62 15 00 MOV   REG[0x15],0x0      (0162) 	mov	reg[15h], 00h		; Port_5_IntEn register (PRT5IE)
0313: 62 18 00 MOV   REG[0x18],0x0      (0163) 	mov	reg[18h], 00h		; Port_6_Data register (PRT6DR)
0316: 71 10    OR    F,0x10             
                                        (0164) 	M8C_SetBank1
0318: 62 18 00 MOV   REG[0x18],0x0      (0165) 	mov	reg[18h], 00h		; Port_6_DriveMode_0 register (PRT6DM0)
031B: 62 19 00 MOV   REG[0x19],0x0      (0166) 	mov	reg[19h], 00h		; Port_6_DriveMode_1 register (PRT6DM1)
031E: 70 EF    AND   F,0xEF             
                                        (0167) 	M8C_SetBank0
0320: 62 1B 00 MOV   REG[0x1B],0x0      (0168) 	mov	reg[1bh], 00h		; Port_6_DriveMode_2 register (PRT6DM2)
0323: 62 1A 00 MOV   REG[0x1A],0x0      (0169) 	mov	reg[1ah], 00h		; Port_6_GlobalSelect register (PRT6GS)
0326: 71 10    OR    F,0x10             
                                        (0170) 	M8C_SetBank1
0328: 62 1A 00 MOV   REG[0x1A],0x0      (0171) 	mov	reg[1ah], 00h		; Port_6_IntCtrl_0 register (PRT6IC0)
032B: 62 1B 00 MOV   REG[0x1B],0x0      (0172) 	mov	reg[1bh], 00h		; Port_6_IntCtrl_1 register (PRT6IC1)
032E: 70 EF    AND   F,0xEF             
                                        (0173) 	M8C_SetBank0
0330: 62 19 00 MOV   REG[0x19],0x0      (0174) 	mov	reg[19h], 00h		; Port_6_IntEn register (PRT6IE)
0333: 62 1C 00 MOV   REG[0x1C],0x0      (0175) 	mov	reg[1ch], 00h		; Port_7_Data register (PRT7DR)
0336: 71 10    OR    F,0x10             
                                        (0176) 	M8C_SetBank1
0338: 62 1C 00 MOV   REG[0x1C],0x0      (0177) 	mov	reg[1ch], 00h		; Port_7_DriveMode_0 register (PRT7DM0)
033B: 62 1D 00 MOV   REG[0x1D],0x0      (0178) 	mov	reg[1dh], 00h		; Port_7_DriveMode_1 register (PRT7DM1)
033E: 70 EF    AND   F,0xEF             
                                        (0179) 	M8C_SetBank0
0340: 62 1F 00 MOV   REG[0x1F],0x0      (0180) 	mov	reg[1fh], 00h		; Port_7_DriveMode_2 register (PRT7DM2)
0343: 62 1E 00 MOV   REG[0x1E],0x0      (0181) 	mov	reg[1eh], 00h		; Port_7_GlobalSelect register (PRT7GS)
0346: 71 10    OR    F,0x10             
                                        (0182) 	M8C_SetBank1
0348: 62 1E 00 MOV   REG[0x1E],0x0      (0183) 	mov	reg[1eh], 00h		; Port_7_IntCtrl_0 register (PRT7IC0)
034B: 62 1F 00 MOV   REG[0x1F],0x0      (0184) 	mov	reg[1fh], 00h		; Port_7_IntCtrl_1 register (PRT7IC1)
034E: 70 EF    AND   F,0xEF             
                                        (0185) 	M8C_SetBank0
0350: 62 1D 00 MOV   REG[0x1D],0x0      (0186) 	mov	reg[1dh], 00h		; Port_7_IntEn register (PRT7IE)
0353: 70 EF    AND   F,0xEF             
                                        (0187) 	M8C_SetBank0
0355: 7F       RET                      (0188) 	ret
                                        (0189) 
                                        (0190) 
                                        (0191) ; PSoC Configuration file trailer PsocConfig.asm
FILE: lib\psocconfig.asm                (0001) ;  Generated by PSoC Designer 5.4.3191
                                        (0002) ;
                                        (0003) ;==========================================================================
                                        (0004) ;  PSoCConfig.asm
                                        (0005) ;  @PSOC_VERSION
                                        (0006) ;
                                        (0007) ;  Version: 0.85
                                        (0008) ;  Revised: June 22, 2004
                                        (0009) ;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0010) ;
                                        (0011) ;  This file is generated by the Device Editor on Application Generation.
                                        (0012) ;  It contains code which loads the configuration data table generated in
                                        (0013) ;  the file PSoCConfigTBL.asm
                                        (0014) ;
                                        (0015) ;  DO NOT EDIT THIS FILE MANUALLY, AS IT IS OVERWRITTEN!!!
                                        (0016) ;  Edits to this file will not be preserved.
                                        (0017) ;==========================================================================
                                        (0018) ;
                                        (0019) include "m8c.inc"
                                        (0020) include "memory.inc"
                                        (0021) include "GlobalParams.inc"
                                        (0022) 
                                        (0023) export LoadConfigInit
                                        (0024) export _LoadConfigInit
                                        (0025) export LoadConfig_modulio_pca9632
                                        (0026) export _LoadConfig_modulio_pca9632
                                        (0027) 
                                        (0028) export NO_SHADOW
                                        (0029) export _NO_SHADOW
                                        (0030) 
                                        (0031) FLAG_CFG_MASK:      equ 10h         ;M8C flag register REG address bit mask
                                        (0032) END_CONFIG_TABLE:   equ ffh         ;end of config table indicator
                                        (0033) 
                                        (0034) AREA psoc_config(rom, rel)
                                        (0035) 
                                        (0036) ;---------------------------------------------------------------------------
                                        (0037) ; LoadConfigInit - Establish the start-up configuration (except for a few
                                        (0038) ;                  parameters handled by boot code, like CPU speed). This
                                        (0039) ;                  function can be called from user code, but typically it
                                        (0040) ;                  is only called from boot.
                                        (0041) ;
                                        (0042) ;       INPUTS: None.
                                        (0043) ;      RETURNS: Nothing.
                                        (0044) ; SIDE EFFECTS: Registers are volatile: the A and X registers can be modified!
                                        (0045) ;               In the large memory model currently only the page
                                        (0046) ;               pointer registers listed below are modified.  This does
                                        (0047) ;               not guarantee that in future implementations of this
                                        (0048) ;               function other page pointer registers will not be
                                        (0049) ;               modified.
                                        (0050) ;          
                                        (0051) ;               Page Pointer Registers Modified: 
                                        (0052) ;               CUR_PP
                                        (0053) ;
                                        (0054) _LoadConfigInit:
                                        (0055)  LoadConfigInit:
                                        (0056)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0057)     
0356: 7C 03 5D LCALL 0x035D             (0058) 	lcall	LoadConfig_modulio_pca9632
0359: 7C 02 51 LCALL 0x0251             (0059) 	lcall	LoadConfigTBL_modulio_pca9632_Ordered
                                        (0060) 
                                        (0061) 
                                        (0062)     RAM_EPILOGUE RAM_USE_CLASS_4
035C: 7F       RET                      (0063)     ret
                                        (0064) 
                                        (0065) ;---------------------------------------------------------------------------
                                        (0066) ; Load Configuration modulio_pca9632
                                        (0067) ;
                                        (0068) ;    Load configuration registers for modulio_pca9632.
                                        (0069) ;    IO Bank 0 registers a loaded first,then those in IO Bank 1.
                                        (0070) ;
                                        (0071) ;       INPUTS: None.
                                        (0072) ;      RETURNS: Nothing.
                                        (0073) ; SIDE EFFECTS: Registers are volatile: the CPU A and X registers may be
                                        (0074) ;               modified as may the Page Pointer registers!
                                        (0075) ;               In the large memory model currently only the page
                                        (0076) ;               pointer registers listed below are modified.  This does
                                        (0077) ;               not guarantee that in future implementations of this
                                        (0078) ;               function other page pointer registers will not be
                                        (0079) ;               modified.
                                        (0080) ;          
                                        (0081) ;               Page Pointer Registers Modified: 
                                        (0082) ;               CUR_PP
                                        (0083) ;
                                        (0084) _LoadConfig_modulio_pca9632:
                                        (0085)  LoadConfig_modulio_pca9632:
                                        (0086)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0087) 
035D: 10       PUSH  X                  (0088) 	push	x
035E: 70 EF    AND   F,0xEF             
                                        (0089)     M8C_SetBank0                    ; Force bank 0
0360: 50 00    MOV   A,0x0              (0090)     mov     a, 0                    ; Specify bank 0
0362: 67       ASR   A                  (0091)     asr     a                       ; Store in carry flag
                                        (0092)                                     ; Load bank 0 table:
0363: 50 01    MOV   A,0x1              (0093)     mov     A, >LoadConfigTBL_modulio_pca9632_Bank0
0365: 57 B9    MOV   X,0xB9             (0094)     mov     X, <LoadConfigTBL_modulio_pca9632_Bank0
0367: 7C 03 78 LCALL 0x0378             (0095)     lcall   LoadConfig              ; Load the bank 0 values
                                        (0096) 
036A: 50 01    MOV   A,0x1              (0097)     mov     a, 1                    ; Specify bank 1
036C: 67       ASR   A                  (0098)     asr     a                       ; Store in carry flag
                                        (0099)                                     ; Load bank 1 table:
036D: 50 02    MOV   A,0x2              (0100)     mov     A, >LoadConfigTBL_modulio_pca9632_Bank1
036F: 57 08    MOV   X,0x8              (0101)     mov     X, <LoadConfigTBL_modulio_pca9632_Bank1
0371: 7C 03 78 LCALL 0x0378             (0102)     lcall   LoadConfig              ; Load the bank 1 values
0374: 70 EF    AND   F,0xEF             
                                        (0103) 
                                        (0104)     M8C_SetBank0                    ; Force return to bank 0
0376: 20       POP   X                  (0105) 	pop		x
                                        (0106) 
                                        (0107)     RAM_EPILOGUE RAM_USE_CLASS_4
0377: 7F       RET                      (0108)     ret
                                        (0109) 
                                        (0110) 
                                        (0111) 
                                        (0112) 
                                        (0113) ;---------------------------------------------------------------------------
                                        (0114) ; LoadConfig - Set IO registers as specified in ROM table of (address,value)
                                        (0115) ;              pairs. Terminate on address=0xFF.
                                        (0116) ;
                                        (0117) ;  INPUTS:  [A,X] points to the table to be loaded
                                        (0118) ;           Flag Register Carry bit encodes the Register Bank
                                        (0119) ;           (Carry=0 => Bank 0; Carry=1 => Bank 1)
                                        (0120) ;
                                        (0121) ;  RETURNS: nothing.
                                        (0122) ;
                                        (0123) ;  STACK FRAME:  X-4 I/O Bank 0/1 indicator
                                        (0124) ;                X-3 Temporary store for register address
                                        (0125) ;                X-2 LSB of config table address
                                        (0126) ;                X-1 MSB of config table address
                                        (0127) ;
                                        (0128) LoadConfig:
                                        (0129)     RAM_PROLOGUE RAM_USE_CLASS_2
0378: 38 02    ADD   SP,0x2             (0130)     add     SP, 2                   ; Set up local vars
037A: 10       PUSH  X                  (0131)     push    X                       ; Save config table address on stack
037B: 08       PUSH  A                  (0132)     push    A
037C: 4F       MOV   X,SP               (0133)     mov     X, SP
037D: 56 FC 00 MOV   [X-4],0x0          (0134)     mov     [X-4], 0                ; Set default Destination to Bank 0
0380: D0 04    JNC   0x0385             (0135)     jnc     .BankSelectSaved        ; Carry says Bank 0 is OK
0382: 56 FC 01 MOV   [X-4],0x1          (0136)     mov     [X-4], 1                ; No Carry: default to Bank 1
                                        (0137) .BankSelectSaved:
0385: 18       POP   A                  (0138)     pop     A
0386: 20       POP   X                  (0139)     pop     X
0387: 70 EF    AND   F,0xEF             
0389: 62 E3 00 MOV   REG[0xE3],0x0      
                                        (0140) 
                                        (0141) LoadConfigLp:
                                        (0142)     M8C_SetBank0                    ; Switch to bank 0
                                        (0143)     M8C_ClearWDT                    ; Clear the watchdog for long inits
038C: 10       PUSH  X                  (0144)     push    X                       ; Preserve the config table address
038D: 08       PUSH  A                  (0145)     push    A
038E: 28       ROMX                     (0146)     romx                            ; Load register address from table
038F: 39 FF    CMP   A,0xFF             (0147)     cmp     A, END_CONFIG_TABLE     ; End of table?
0391: A0 1F    JZ    0x03B1             (0148)     jz      EndLoadConfig           ;   Yes, go wrap it up
0393: 4F       MOV   X,SP               (0149)     mov     X, SP                   ;
0394: 48 FC 01 TST   [X-4],0x1          (0150)     tst     [X-4], 1                ; Loading IO Bank 1?
0397: A0 03    JZ    0x039B             (0151)     jz      .IOBankNowSet           ;    No, Bank 0 is fine
0399: 71 10    OR    F,0x10             
                                        (0152)     M8C_SetBank1                    ;   Yes, switch to Bank 1
                                        (0153) .IOBankNowSet:
039B: 54 FD    MOV   [X-3],A            (0154)     mov     [X-3], A                ; Stash the register address
039D: 18       POP   A                  (0155)     pop     A                       ; Retrieve the table address
039E: 20       POP   X                  (0156)     pop     X
039F: 75       INC   X                  (0157)     inc     X                       ; Advance to the data byte
03A0: 09 00    ADC   A,0x0              (0158)     adc     A, 0
03A2: 10       PUSH  X                  (0159)     push    X                       ; Save the config table address again
03A3: 08       PUSH  A                  (0160)     push    A
03A4: 28       ROMX                     (0161)     romx                            ; load config data from the table
03A5: 4F       MOV   X,SP               (0162)     mov     X, SP                   ; retrieve the register address
03A6: 59 FD    MOV   X,[X-3]            (0163)     mov     X, [X-3]
03A8: 61 00    MOV   REG[X+0x0],A       (0164)     mov     reg[X], A               ; Configure the register
03AA: 18       POP   A                  (0165)     pop     A                       ; retrieve the table address
03AB: 20       POP   X                  (0166)     pop     X
03AC: 75       INC   X                  (0167)     inc     X                       ; advance to next table entry
03AD: 09 00    ADC   A,0x0              (0168)     adc     A, 0
03AF: 8F D7    JMP   0x0387             (0169)     jmp     LoadConfigLp            ; loop to configure another register
                                        (0170) EndLoadConfig:
03B1: 38 FC    ADD   SP,0xFC            (0171)     add     SP, -4
03B3: 70 3F    AND   F,0x3F             
03B5: 71 C0    OR    F,0xC0             
                                        (0172)     RAM_EPILOGUE RAM_USE_CLASS_2
03B7: 7F       RET                      (0173)     ret
                                        (0174) 
                                        (0175) AREA InterruptRAM(ram, rel)
                                        (0176) 
                                        (0177) NO_SHADOW:
                                        (0178) _NO_SHADOW:
FILE: lib\i2chw_1rsrcinits.asm          (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: I2CHW_1.asm
                                        (0004) ;;  Version: 2.00, Updated on 2015/3/4 at 22:26:25
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: I2Cs User Module software implementation file
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) include "m8c.inc"
                                        (0023) include "memory.inc"
                                        (0024) include "I2CHW_1Common.inc"
                                        (0025) include "PSoCGPIOINT.inc"
                                        (0026) include "PSoCAPI.inc"
                                        (0027) 
                                        (0028) ;-----------------------------------------------
                                        (0029) ; include instance specific register definitions
                                        (0030) ;-----------------------------------------------
                                        (0031) 
                                        (0032) ;-----------------------------------------------
                                        (0033) ;  Global Symbols
                                        (0034) ;-----------------------------------------------
                                        (0035) ;-------------------------------------------------------------------
                                        (0036) ;  Declare the functions global for both assembler and C compiler.
                                        (0037) ;
                                        (0038) ;  Note that there are two names for each API. First name is
                                        (0039) ;  assembler reference. Name with underscore is name refence for
                                        (0040) ;  C compiler.  Calling function in C source code does not require
                                        (0041) ;  the underscore.
                                        (0042) ;-------------------------------------------------------------------
                                        (0043) 
                                        (0044) export    I2CHW_1_ResumeInt
                                        (0045) export   _I2CHW_1_ResumeInt
                                        (0046) export    I2CHW_1_EnableInt
                                        (0047) export   _I2CHW_1_EnableInt
                                        (0048) export    I2CHW_1_ClearInt
                                        (0049) export   _I2CHW_1_ClearInt
                                        (0050) IF (I2CHW_1_MUM_SEL & (I2CHW_1_SLAVE | I2CHW_1_MMS))
                                        (0051) export    I2CHW_1_EnableSlave
                                        (0052) export   _I2CHW_1_EnableSlave
                                        (0053) ENDIF
                                        (0054) IF (I2CHW_1_MUM_SEL & (I2CHW_1_MSTR | I2CHW_1_MMS))
                                        (0055) export    I2CHW_1_EnableMstr
                                        (0056) export   _I2CHW_1_EnableMstr
                                        (0057) ENDIF
                                        (0058) export    I2CHW_1_Start
                                        (0059) export   _I2CHW_1_Start
                                        (0060) export    I2CHW_1_DisableInt
                                        (0061) export   _I2CHW_1_DisableInt
                                        (0062) IF (I2CHW_1_MUM_SEL & (I2CHW_1_SLAVE | I2CHW_1_MMS))
                                        (0063) export    I2CHW_1_DisableSlave
                                        (0064) export   _I2CHW_1_DisableSlave
                                        (0065) ENDIF
                                        (0066) IF (I2CHW_1_MUM_SEL & (I2CHW_1_MSTR | I2CHW_1_MMS))
                                        (0067) export    I2CHW_1_DisableMstr
                                        (0068) export   _I2CHW_1_DisableMstr
                                        (0069) ENDIF
                                        (0070) export    I2CHW_1_Stop
                                        (0071) export   _I2CHW_1_Stop
                                        (0072) 
                                        (0073) IF (I2CHW_1_MUM_SEL & (I2CHW_1_SLAVE | I2CHW_1_MMS))
                                        (0074)  IF (I2CHW_1_CY8C22x45)
                                        (0075) export    I2CHW_1_EnableHWAddrCheck
                                        (0076) export   _I2CHW_1_EnableHWAddrCheck
                                        (0077) export    I2CHW_1_DisableHWAddrCheck
                                        (0078) export   _I2CHW_1_DisableHWAddrCheck
                                        (0079)  ENDIF
                                        (0080) ENDIF
                                        (0081) 
                                        (0082) AREA UserModules (ROM, REL)
                                        (0083) 
                                        (0084) .SECTION
                                        (0085) 
                                        (0086) ;-----------------------------------------------------------------------------
                                        (0087) ;  FUNCTION NAME: I2CHW_1_Start
                                        (0088) ;
                                        (0089) ;  DESCRIPTION:
                                        (0090) ;   Initialize the I2CHW_1 I2C bus interface.
                                        (0091) ;
                                        (0092) ;-----------------------------------------------------------------------------
                                        (0093) ;
                                        (0094) ;  ARGUMENTS:
                                        (0095) ;
                                        (0096) ;  RETURNS: none
                                        (0097) ;
                                        (0098) ;  SIDE EFFECTS:
                                        (0099) ;    The A and X registers may be modified by this or future implementations
                                        (0100) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0101) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0102) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0103) ;    functions.
                                        (0104) ;          
                                        (0105)  I2CHW_1_Start:
                                        (0106) _I2CHW_1_Start:
                                        (0107)     RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0108) IF (I2CHW_1_MUM_SEL & (I2CHW_1_SLAVE | I2CHW_1_MMS))
                                        (0109)  IF (I2CHW_1_CY8C22x45)
                                        (0110)    M8C_SetBank1
                                        (0111)    mov   reg[I2CHW_1_ADDR], I2CHW_1_SLAVE_ADDR;I2CHW_1_HW_ADDR_EN
                                        (0112)    M8C_SetBank0
                                        (0113)  ENDIF
                                        (0114) ENDIF
                                        (0115)     RAM_EPILOGUE RAM_USE_CLASS_1
03B8: 7F       RET                      (0116)     ret
                                        (0117) .ENDSECTION
                                        (0118) 
                                        (0119) .SECTION
                                        (0120) ;-----------------------------------------------------------------------------
                                        (0121) ;  FUNCTION NAME: I2CHW_1_ResumeInt
                                        (0122) ;
                                        (0123) ;  DESCRIPTION:
                                        (0124) ;     reEnables SDA interrupt allowing start condition detection. 
                                        (0125) ;     Skips clearing INT_CLR3 by entering the EnableInt at ResumeIntEntry:.
                                        (0126) ;     Remember to call the global interrupt enable function by using
                                        (0127) ;     the macro: M8C_EnableGInt.
                                        (0128) ;-----------------------------------------------------------------------------
                                        (0129) ;  ARGUMENTS: none
                                        (0130) ;
                                        (0131) ;  RETURNS: none
                                        (0132) ;
                                        (0133) ;  SIDE EFFECTS:
                                        (0134) ;    The A and X registers may be modified by this or future implementations
                                        (0135) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0136) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0137) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0138) ;    functions.
                                        (0139) ;-----------------------------------------------------------------------------
                                        (0140)  I2CHW_1_ResumeInt:
                                        (0141) _I2CHW_1_ResumeInt:
                                        (0142)     RAM_PROLOGUE RAM_USE_CLASS_1
03B9: 80 04    JMP   0x03BE             (0143)     jmp ResumeIntEntry
03BB: 62 DD FE MOV   REG[0xDD],0xFE     
03BE: 43 DE 01 OR    REG[0xDE],0x1      
                                        (0144)     
                                        (0145) ;-----------------------------------------------------------------------------
                                        (0146) ;  FUNCTION NAME: I2CHW_1_EnableInt
                                        (0147) ;
                                        (0148) ;  DESCRIPTION:
                                        (0149) ;     Enables SDA interrupt allowing start condition detection. Remember to call the
                                        (0150) ;     global interrupt enable function by using the macro: M8C_EnableGInt.
                                        (0151) ;
                                        (0152) ;-----------------------------------------------------------------------------
                                        (0153) ;
                                        (0154) ;  ARGUMENTS: none
                                        (0155) ;
                                        (0156) ;  RETURNS: none
                                        (0157) ;
                                        (0158) ;  SIDE EFFECTS:
                                        (0159) ;    The A and X registers may be modified by this or future implementations
                                        (0160) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0161) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0162) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0163) ;    functions.
                                        (0164) ;-----------------------------------------------------------------------------
                                        (0165)  I2CHW_1_EnableInt:
                                        (0166) _I2CHW_1_EnableInt:
                                        (0167)     RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0168)     ;first clear any pending interrupts
                                        (0169)     M8C_ClearIntFlag INT_CLR3, I2CHW_1_INT_MASK
                                        (0170) ResumeIntEntry:
                                        (0171)     M8C_EnableIntMask I2CHW_1_INT_REG, I2CHW_1_INT_MASK
                                        (0172)     RAM_EPILOGUE RAM_USE_CLASS_1
03C1: 7F       RET                      (0173)     ret
03C2: 62 DD FE MOV   REG[0xDD],0xFE     
                                        (0174) 
                                        (0175) .ENDSECTION
                                        (0176) 
                                        (0177) .SECTION
                                        (0178) ;-----------------------------------------------------------------------------
                                        (0179) ;  FUNCTION NAME: I2CHW_1_ClearInt
                                        (0180) ;
                                        (0181) ;  DESCRIPTION:
                                        (0182) ;     Clears only the I2C interrupt in the INT_CLR3 register.
                                        (0183) ;
                                        (0184) ;-----------------------------------------------------------------------------
                                        (0185) ;
                                        (0186) ;  ARGUMENTS: none
                                        (0187) ;
                                        (0188) ;  RETURNS: none
                                        (0189) ;
                                        (0190) ;  SIDE EFFECTS:
                                        (0191) ;    The A and X registers may be modified by this or future implementations
                                        (0192) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0193) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0194) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0195) ;    functions.
                                        (0196) ;          
                                        (0197)  I2CHW_1_ClearInt:
                                        (0198) _I2CHW_1_ClearInt:
                                        (0199)     RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0200)     M8C_ClearIntFlag INT_CLR3, I2CHW_1_INT_MASK
                                        (0201)     RAM_EPILOGUE RAM_USE_CLASS_1
03C5: 7F       RET                      (0202)     ret
03C6: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0203)     
                                        (0204) .ENDSECTION
                                        (0205) 
                                        (0206) IF (I2CHW_1_MUM_SEL & (I2CHW_1_MSTR | I2CHW_1_MMS))	
                                        (0207) .SECTION
                                        (0208) ;-----------------------------------------------------------------------------
                                        (0209) ;  FUNCTION NAME: I2CHW_1_EnableMstr
                                        (0210) ;
                                        (0211) ;  DESCRIPTION:
                                        (0212) ;     Enables SDA interrupt allowing start condition detection. Remember to call the
                                        (0213) ;     global interrupt enable function by using the macro: M8C_EnableGInt.
                                        (0214) ;
                                        (0215) ;-----------------------------------------------------------------------------
                                        (0216) ;
                                        (0217) ;  ARGUMENTS: none
                                        (0218) ;
                                        (0219) ;  RETURNS: none
                                        (0220) ;
                                        (0221) ;  SIDE EFFECTS:
                                        (0222) ;    The A and X registers may be modified by this or future implementations
                                        (0223) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0224) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0225) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0226) ;    functions.
                                        (0227) ;          
                                        (0228)  I2CHW_1_EnableMstr:
                                        (0229) _I2CHW_1_EnableMstr:
                                        (0230)     RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0231) 	;;CDT 28399
                                        (0232) 	RAM_SETPAGE_CUR >I2CHW_1_bStatus
03C9: 26 00 7F AND   [0x0],0x7F         (0233) 	and [I2CHW_1_bStatus], ~0x80 ;; ~I2CHW_1_ISR_ACTIVE
03CC: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0234) 	RAM_SETPAGE_CUR >I2CHW_1_RsrcStatus
03CF: 26 02 7F AND   [0x2],0x7F         (0235)     and    [I2CHW_1_RsrcStatus], ~0x80;;~I2CHW_ISR_ACTIVE        ; Make sure internal control variables weren't corrupted previous to start.
03D2: 43 D6 02 OR    REG[0xD6],0x2      
                                        (0236)     BitSetI2CHW_1_CFG I2C_M_EN                                       ;Enable SDA interupt
                                        (0237)     RAM_EPILOGUE RAM_USE_CLASS_1
03D5: 7F       RET                      (0238)     ret
03D6: 41 DE FE AND   REG[0xDE],0xFE     
                                        (0239) 
                                        (0240) .ENDSECTION
                                        (0241) ENDIF
                                        (0242) 
                                        (0243) IF (I2CHW_1_MUM_SEL & (I2CHW_1_SLAVE | I2CHW_1_MMS))
                                        (0244) .SECTION
                                        (0245) ;-----------------------------------------------------------------------------
                                        (0246) ;  FUNCTION NAME: I2CHW_1_EnableSlave
                                        (0247) ;
                                        (0248) ;  DESCRIPTION:
                                        (0249) ;     Enables SDA interrupt allowing start condition detection. Remember to call the
                                        (0250) ;     global interrupt enable function by using the macro: M8C_EnableGInt.
                                        (0251) ;
                                        (0252) ;-----------------------------------------------------------------------------
                                        (0253) ;
                                        (0254) ;  ARGUMENTS: none
                                        (0255) ;
                                        (0256) ;  RETURNS: none
                                        (0257) ;
                                        (0258) ;  SIDE EFFECTS:
                                        (0259) ;    The A and X registers may be modified by this or future implementations
                                        (0260) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0261) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0262) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0263) ;    functions.
                                        (0264) ;          
                                        (0265)  I2CHW_1_EnableSlave:
                                        (0266) _I2CHW_1_EnableSlave:
                                        (0267)     RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0268)     
                                        (0269)     M8C_SetBank1 ;The SDA and SCL pins are setting to Hi-z drive mode
                                        (0270)     and reg[I2CHW_1SDA_DriveMode_0_ADDR],~(I2CHW_1SDA_MASK|I2CHW_1SCL_MASK)
                                        (0271)     or  reg[I2CHW_1SDA_DriveMode_1_ADDR], (I2CHW_1SDA_MASK|I2CHW_1SCL_MASK)
                                        (0272)     M8C_SetBank0
                                        (0273)     or  reg[I2CHW_1SDA_DriveMode_2_ADDR], (I2CHW_1SDA_MASK|I2CHW_1SCL_MASK)
                                        (0274)    
                                        (0275)     BitSetI2CHW_1_CFG I2C_S_EN                                       ;Enable SDA interrupt
                                        (0276)     nop
                                        (0277)     nop
                                        (0278)     nop
                                        (0279)     nop
                                        (0280)     nop
                                        (0281)    
                                        (0282)     M8C_SetBank1 ;The SDA and SCL pins are restored to Open Drain Low drive mode
                                        (0283)     or reg[I2CHW_1SDA_DriveMode_0_ADDR], (I2CHW_1SDA_MASK|I2CHW_1SCL_MASK)
                                        (0284)     or reg[I2CHW_1SDA_DriveMode_1_ADDR], (I2CHW_1SDA_MASK|I2CHW_1SCL_MASK)
                                        (0285)     M8C_SetBank0
                                        (0286)     or reg[I2CHW_1SDA_DriveMode_2_ADDR], (I2CHW_1SDA_MASK|I2CHW_1SCL_MASK)
                                        (0287)     
                                        (0288)     RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0289)     ret
                                        (0290) 
                                        (0291) .ENDSECTION
                                        (0292) ENDIF
                                        (0293) 
                                        (0294) .SECTION
                                        (0295) ;-----------------------------------------------------------------------------
                                        (0296) ;  FUNCTION NAME: I2CHW_1_DisableInt
                                        (0297) ;  FUNCTION NAME: I2CHW_1_Stop
                                        (0298) ;
                                        (0299) ;  DESCRIPTION:
                                        (0300) ;     Disables I2CHW_1 slave by disabling SDA interrupt
                                        (0301) ;
                                        (0302) ;-----------------------------------------------------------------------------
                                        (0303) ;
                                        (0304) ;  ARGUMENTS: none
                                        (0305) ;
                                        (0306) ;  RETURNS: none
                                        (0307) ;
                                        (0308) ;  SIDE EFFECTS:
                                        (0309) ;    The A and X registers may be modified by this or future implementations
                                        (0310) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0311) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0312) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0313) ;    functions.
                                        (0314) ;          
                                        (0315)  I2CHW_1_DisableInt:
                                        (0316) _I2CHW_1_DisableInt:
                                        (0317)  I2CHW_1_Stop:
                                        (0318) _I2CHW_1_Stop:
                                        (0319)     RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0320)     M8C_DisableIntMask I2CHW_1_INT_REG, I2CHW_1_INT_MASK
                                        (0321)     RAM_EPILOGUE RAM_USE_CLASS_1
03D9: 7F       RET                      (0322)     ret
03DA: 41 D6 FD AND   REG[0xD6],0xFD     
                                        (0323) 
                                        (0324) .ENDSECTION
                                        (0325) 
                                        (0326) IF (I2CHW_1_MUM_SEL & (I2CHW_1_SLAVE | I2CHW_1_MMS))
                                        (0327) .SECTION
                                        (0328) ;-----------------------------------------------------------------------------
                                        (0329) ;  FUNCTION NAME: I2CHW_1_DisableSlave
                                        (0330) ;
                                        (0331) ;  DESCRIPTION:
                                        (0332) ;     Disables I2CHW_1 slave by disabling SDA interrupt
                                        (0333) ;
                                        (0334) ;-----------------------------------------------------------------------------
                                        (0335) ;
                                        (0336) ;  ARGUMENTS: none
                                        (0337) ;
                                        (0338) ;  RETURNS: none
                                        (0339) ;
                                        (0340) ;  SIDE EFFECTS:
                                        (0341) ;    The A and X registers may be modified by this or future implementations
                                        (0342) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0343) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0344) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0345) ;    functions.
                                        (0346) ;          
                                        (0347)  I2CHW_1_DisableSlave:
                                        (0348) _I2CHW_1_DisableSlave:
                                        (0349)     RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0350)     BitClrI2CHW_1_CFG I2C_S_EN                                       ;Disable the Slave
                                        (0351)     RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0352)     ret
                                        (0353) 
                                        (0354) .ENDSECTION
                                        (0355) ENDIF
                                        (0356) 
                                        (0357) IF (I2CHW_1_MUM_SEL & (I2CHW_1_MSTR | I2CHW_1_MMS))
                                        (0358) .SECTION
                                        (0359) ;-----------------------------------------------------------------------------
                                        (0360) ;  FUNCTION NAME: I2CHW_1_DisableMstr
                                        (0361) ;
                                        (0362) ;  DESCRIPTION:
                                        (0363) ;     Disables I2CHW_1 slave by disabling SDA interrupt
                                        (0364) ;
                                        (0365) ;-----------------------------------------------------------------------------
                                        (0366) ;
                                        (0367) ;  ARGUMENTS: none
                                        (0368) ;
                                        (0369) ;  RETURNS: none
                                        (0370) ;
                                        (0371) ;  SIDE EFFECTS:
                                        (0372) ;    The A and X registers may be modified by this or future implementations
                                        (0373) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0374) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0375) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0376) ;    functions.
                                        (0377) ;          
                                        (0378)  I2CHW_1_DisableMstr:
                                        (0379) _I2CHW_1_DisableMstr:
                                        (0380)     RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0381)     BitClrI2CHW_1_CFG I2C_M_EN                                       ;Disable the Master
                                        (0382)     RAM_EPILOGUE RAM_USE_CLASS_1
03DD: 7F       RET                      (0383)    ret
                                        (0384) 
                                        (0385) .ENDSECTION
                                        (0386) ENDIF
                                        (0387) 
                                        (0388) IF (I2CHW_1_MUM_SEL & (I2CHW_1_SLAVE | I2CHW_1_MMS))
                                        (0389)  IF (I2CHW_1_CY8C22x45)
                                        (0390)  .SECTION
                                        (0391) ;-----------------------------------------------------------------------------
                                        (0392) ;  FUNCTION NAME: void  I2CHW_1_EnableHWAddrCheck(void)
                                        (0393) ;
                                        (0394) ;  DESCRIPTION:
                                        (0395) ;   Set respective bit to engage the HardWare Address Recognition 
                                        (0396) ;   feature in I2C slave block.
                                        (0397) ;
                                        (0398) ;-----------------------------------------------------------------------------
                                        (0399) ;
                                        (0400) ;  ARGUMENTS: none
                                        (0401) ;
                                        (0402) ;  RETURNS: none
                                        (0403) ;
                                        (0404) ;  SIDE EFFECTS:
                                        (0405) ;    If the HardWare Address Recognition feature is enabled, the ROM registers reading does not work.
                                        (0406) ;    The HardWare Address Recognition feature should be disabled for using ROM registers.
                                        (0407) ;
                                        (0408) ;    The A and X registers may be modified by this or future implementations
                                        (0409) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0410) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0411) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0412) ;    functions.
                                        (0413) ;
                                        (0414)  I2CHW_1_EnableHWAddrCheck:
                                        (0415) _I2CHW_1_EnableHWAddrCheck:
                                        (0416)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0417)    M8C_SetBank1
                                        (0418)    or    reg[I2CHW_1_ADDR], I2CHW_1_HW_ADDR_EN
                                        (0419)    M8C_SetBank0
                                        (0420)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0421)    ret
                                        (0422) .ENDSECTION
                                        (0423) 
                                        (0424) .SECTION
                                        (0425) ;-----------------------------------------------------------------------------
                                        (0426) ;  FUNCTION NAME: void  I2CHW_1_DisableHWAddrCheck(void)
                                        (0427) ;
                                        (0428) ;  DESCRIPTION:
                                        (0429) ;   Clear respective bit to disengage the HardWare Address Recognition 
                                        (0430) ;   feature in I2C slave block.
                                        (0431) ;
                                        (0432) ;-----------------------------------------------------------------------------
                                        (0433) ;
                                        (0434) ;  ARGUMENTS: none
                                        (0435) ;
                                        (0436) ;  RETURNS: none
                                        (0437) ;
                                        (0438) ;  SIDE EFFECTS:
                                        (0439) ;    The A and X registers may be modified by this or future implementations
                                        (0440) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0441) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0442) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0443) ;    functions.
                                        (0444) ;
                                        (0445)  I2CHW_1_DisableHWAddrCheck:
                                        (0446) _I2CHW_1_DisableHWAddrCheck:
                                        (0447)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0448)    M8C_SetBank1
                                        (0449)    and   reg[I2CHW_1_ADDR], ~I2CHW_1_HW_ADDR_EN
                                        (0450)    M8C_SetBank0
                                        (0451)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0452)    ret
                                        (0453) .ENDSECTION
                                        (0454)  ENDIF
                                        (0455) ENDIF
                                        (0456) 
                                        (0457) ; End of File I2CHW_1.asm
FILE: lib\i2chw_1mstr.asm               (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
03DE: 62 D0 00 MOV   REG[0xD0],0x0      (0003) ;;  FILENAME: I2CHW_1MSTR.asm
                                        (0004) ;;   Version: 2.00, Updated on 2015/3/4 at 22:26:25
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: <UMName> User Module software implementation file
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) include "m8c.inc"
                                        (0023) include "memory.inc"
                                        (0024) include "I2CHW_1Common.inc"
                                        (0025) include "I2CHW_1Mstr.inc"
                                        (0026) 
                                        (0027) ;-----------------------------------------------
                                        (0028) ;  Global Symbols
                                        (0029) ;-----------------------------------------------
                                        (0030) 
                                        (0031) export   I2CHW_1_fSendRepeatStart
                                        (0032) export  _I2CHW_1_fSendRepeatStart
                                        (0033) export   I2CHW_1_fSendStart
                                        (0034) export  _I2CHW_1_fSendStart
                                        (0035) export   I2CHW_1_SendStop
                                        (0036) export  _I2CHW_1_SendStop
                                        (0037) ; export the following 3 functions for C-implementations large or small mem models 
                                        (0038) export  _I2CHW_1_fReadBytes
                                        (0039) export  _I2CHW_1_bWriteBytes
                                        (0040) export  _I2CHW_1_bWriteCBytes
                                        (0041) 
                                        (0042) export   I2CHW_1_fWrite
                                        (0043) export  _I2CHW_1_fWrite
                                        (0044) 
                                        (0045) export   I2CHW_1_bRead
                                        (0046) export  _I2CHW_1_bRead
                                        (0047) 
                                        (0048) export    I2CHW_1_bReadBusStatus
                                        (0049) export   _I2CHW_1_bReadBusStatus
                                        (0050) 
                                        (0051) 
                                        (0052) IF SYSTEM_SMALL_MEMORY_MODEL
                                        (0053) 
                                        (0054) export   I2CHW_1_fReadBytes
                                        (0055) export   I2CHW_1_bWriteBytes
                                        (0056) export   I2CHW_1_bWriteCBytes
                                        (0057) 
                                        (0058) ENDIF	 ;SYSTEM_SMALL_MEMORY_MODEL
                                        (0059) 
                                        (0060) ;-------------------------------------------------------------------
                                        (0061) ;  Declare the varables for both the assembler and C compiler.
                                        (0062) ;
                                        (0063) ;-------------------------------------------------------------------
                                        (0064) export  I2CHW_1_bStatus
                                        (0065) export _I2CHW_1_bStatus
                                        (0066) 
                                        (0067) ;-----------------------------------------------
                                        (0068) ; Variable Allocation
                                        (0069) ;-----------------------------------------------
                                        (0070) area InterruptRAM(RAM, REL, CON)
                                        (0071) 
                                        (0072) _I2CHW_1_bStatus:
                                        (0073)  I2CHW_1_bStatus:                      blk   1  ; Status during transfers
                                        (0074) 
                                        (0075) AREA UserModules (ROM, REL)
                                        (0076) ;-----------------------------------------------
                                        (0077) ;  EQUATES
                                        (0078) ;-----------------------------------------------
                                        (0079) I2CHW_1_SLAVE_ACKed:                   equ 0x01 ; This bit set if Slave ACKed Master
                                        (0080) I2CHW_1_SEND_ACK:                      equ 0x10 ; If this flag set, Master should send ACK
                                        (0081) 
                                        (0082) 
                                        (0083) .SECTION
                                        (0084) ;-----------------------------------------------------------------------------
                                        (0085) ;  FUNCTION NAME: I2CHW_1_fReadBytes
                                        (0086) ;
                                        (0087) ;  DESCRIPTION:
                                        (0088) ;       Read Multiple bytes from a slave.  Use the ISR to perform operation.
                                        (0089) ;-----------------------------------------------------------------------------
                                        (0090) ;
                                        (0091) ;  ARGUMENTS:
                                        (0092) ;  [SP-7]=> Mode flags that allow the programmer to set flags
                                        (0093) ;           to determine if:
                                        (0094) ;             0x01 => Use RepeatStart instead of Start
                                        (0095) ;             0x02 => Don't send Stop
                                        (0096) ;  [SP-6]=> Count of bytes to read.
                                        (0097) ;  [SP-5]=> MSB of Array address to put data in (ignorned for small mem model)
                                        (0098) ;  [SP-4]=> LSB of Array address to put data in 
                                        (0099) ;  [SP-3]=> Address of slave
                                        (0100) ;
                                        (0101) ;  RETURNS:       None
                                        (0102) ;
                                        (0103) ;  SIDE EFFECTS:
                                        (0104) ;    The A and X registers may be modified by this or future implementations
                                        (0105) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0106) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0107) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0108) ;    functions.
                                        (0109) ;          
                                        (0110) ;    Currently only the page pointer registers listed below are modified: 
                                        (0111) ;          CUR_PP
                                        (0112) ;
                                        (0113) ;  THEORY of OPERATION or PROCEDURE:
                                        (0114) ;    I2C and block must be operational.
                                        (0115) ;    This routine will enable the I2C interrupt!
                                        (0116) ;    If the I2CHW_ISR_ACTIVE indicates that the I2CHW_ISR is already running this routine will
                                        (0117) ;    pend on the ISR_ACTIVE bit until it can run
                                        (0118) ;
                                        (0119) ;-----------------------------------------------------------------------------
                                        (0120) IF	(TOOLCHAIN & HITECH)
                                        (0121) RxMode:         set  -7
                                        (0122) RxCnt:          set  -6
                                        (0123) RxArrayHI:      set  -5
                                        (0124) RxArrayLO:      set  -4
                                        (0125) RxSlaveAddr:    set  -3
                                        (0126) ELSE
                                        (0127) RxMode:         equ  -7
                                        (0128) RxCnt:          equ  -6
                                        (0129) RxArrayHI:      equ  -5
                                        (0130) RxArrayLO:      equ  -4
                                        (0131) RxSlaveAddr:    equ  -3
                                        (0132) ENDIF
                                        (0133) 
                                        (0134) _I2CHW_1_fReadBytes:			      
                                        (0135)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0136)     RAM_PROLOGUE RAM_USE_CLASS_2
                                        (0137) 	RAM_SETPAGE_CUR >I2CHW_1_RsrcStatus
03E1: 4F       MOV   X,SP               (0138) 	mov   X, SP
                                        (0139) I2CMSCR_NotReady1:
03E2: 51 02    MOV   A,[0x2]            (0140)     mov    A, [I2CHW_1_RsrcStatus]                         ; test to see if previous command started ISR
03E4: 47 02 80 TST   [0x2],0x80         (0141)     tst    [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE
                                        (0142)     ;mov   A, reg[I2CHW_1_MSCR]                            ;read the mscr register to look for pending master operations
                                        (0143)     ;and   A, 0x0f                                           ;only look at the lower bits
                                        (0144)           ;For multi master operations, a pening start or restart
                                        (0145)           ;request might be OK, the master might be waiting to
                                        (0146)           ;acquire the bus from another master
03E7: BF FA    JNZ   0x03E2             (0147)     jnz   I2CMSCR_NotReady1
03E9: 2E 02 80 OR    [0x2],0x80         (0148)     or    [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE           ; flag set here and cleared by ISR
                                        (0149)     ;get the address from the parameters on the stack
03EC: 52 FD    MOV   A,[X-3]            (0150)     mov   A, [X + RxSlaveAddr]
03EE: 64       ASL   A                  (0151)     asl   A                                                ; Shift address to the left to make
                                        (0152)                                                            ; a complete byte with the R/W bit.
03EF: 29 01    OR    A,0x1              (0153)     or    A,0x01                                           ; OR the address with the Read bit.
03F1: 53 01    MOV   [0x1],A            (0154)     mov   [I2CHW_1_SlaveAddr], A                           ; preserve addr+r/w state for the ISR to use
03F3: 60 D8    MOV   REG[0xD8],A        (0155)     mov   reg[I2CHW_1_DR], A                               ; put the write addr into the I2C_DR reg
03F5: 55 00 00 MOV   [0x0],0x0          (0156)     mov   [I2CHW_1_bStatus],0x00                           ; Clear all flags
03F8: 52 F9    MOV   A,[X-7]            (0157)     mov   A, [X+RxMode]                                    ; place the RxMode in status so ISR can access it
03FA: 53 00    MOV   [0x0],A            (0158)     mov   [I2CHW_1_bStatus],A
                                        (0159)     ;
                                        (0160)     ;we must now initialize a read buffer using I2CHW_1_InitWrite
                                        (0161)     ;
03FC: 10       PUSH  X                  (0162)     push   X                                               ;preserve since it's used later
03FD: 52 FA    MOV   A,[X-6]            (0163)     mov    A, [X+RxCnt]                                    ;get the write buf size
03FF: 08       PUSH  A                  (0164)     push   A
0400: 52 FB    MOV   A,[X-5]            (0165)     mov    A, [X+RxArrayHI]                                ;get the write addrHI
0402: 08       PUSH  A                  (0166)     push   A										   
0403: 52 FC    MOV   A,[X-4]            (0167)     mov    A, [X+RxArrayLO]							                         ;get the write addrLO
0405: 08       PUSH  A                  (0168)     push   A                                               ;this will be ignored
0406: 93 0C    CALL  _I2CHW_1_InitWrite (0169)     call  I2CHW_1_InitWrite                                ;sets the addr and byte count to write to
0408: 38 FD    ADD   SP,0xFD            (0170)     add    SP, -3
040A: 20       POP   X                  (0171)     pop    X                                               ;restore X to be used for the rest of this routine
                                        (0172)     
040B: 51 01    MOV   A,[0x1]            (0173)     mov   A,[I2CHW_1_SlaveAddr]
040D: 48 F9 01 TST   [X-7],0x1          (0174)     tst   [x+RxMode],I2CHW_1_RepStart
0410: B0 0A    JNZ   0x041B             (0175)     jnz   DoRestartRx
0412: 49 D7 01 TST   REG[0xD7],0x1      (0176)     tst   reg[I2CHW_1_SCR], I2C_BYTE_COMPL                 ; indicates the I2C bus is stalled
0415: B0 05    JNZ   0x041B             (0177)     jnz   DoRestartRx
0417: 91 2E    CALL  0x0547             (0178)     call  I2C_DoStart                                      ; Send a start and address.
0419: 80 03    JMP   0x041D             (0179)     jmp   CheckRxAck
                                        (0180) DoRestartRx:
041B: 90 93    CALL  0x04B0             (0181)     call  I2CHW_1_DoBufferRepeatStart                           ; Send a repeat start and address.
041D: 70 3F    AND   F,0x3F             
041F: 71 C0    OR    F,0xC0             
                                        (0182)         ;note that REPEATSTART can only be used if this master currently has control of the bus and is at the end
                                        (0183)         ; of or ending the current data transmission/reception.  This also requres that the software (this UM)
                                        (0184)         ; as a whole be able to detect that a stop has not been sent previously in this transmission.
                                        (0185) 
                                        (0186) CheckRxAck:                                                ; Test to see if Slave ACKed
                                        (0187)         ;nothing to do here, a start and address are being transmitted, wait for the ISR to pick up, when it
                                        (0188)         ;is finished.
                                        (0189) End_RD:
                                        (0190)     RAM_EPILOGUE RAM_USE_CLASS_2
                                        (0191)     RAM_EPILOGUE RAM_USE_CLASS_4
0421: 7F       RET                      (0192)     ret
0422: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0193) 
                                        (0194) .ENDSECTION
                                        (0195) 
                                        (0196) .SECTION
                                        (0197) ;-----------------------------------------------------------------------------
                                        (0198) ;  FUNCTION NAME: I2CHW_1_bWriteBytes
                                        (0199) ;
                                        (0200) ;  DESCRIPTION:
                                        (0201) ;    Write multiple data bits to slave device.
                                        (0202) ;
                                        (0203) ;-----------------------------------------------------------------------------
                                        (0204) ;
                                        (0205) ;  ARGUMENTS:
                                        (0206) ; [SP-7]=> Mode flags that allow the programmer to set flags
                                        (0207) ;          to determine if:
                                        (0208) ;              0x01 => Use RePeatStart instead of Start
                                        (0209) ;              0x02 => Don't send Stop
                                        (0210) ; [SP-6]=> Count of bytes to write.
                                        (0211) ; [SP-5]=> MSB of Array address to put data in (ignored small mem model).
                                        (0212) ; [SP-4]=> LSB of Array address to put data in.
                                        (0213) ; [SP-3]=> Address of slave
                                        (0214) ;
                                        (0215) ;
                                        (0216) ;  RETURNS:     None
                                        (0217) ;
                                        (0218) ;  SIDE EFFECTS:
                                        (0219) ;    The A and X registers may be modified by this or future implementations
                                        (0220) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0221) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0222) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0223) ;    functions.
                                        (0224) ;          
                                        (0225) ;    Currently only the page pointer registers listed below are modified: 
                                        (0226) ;          CUR_PP
                                        (0227) ;
                                        (0228) ;  THEORY of OPERATION or PROCEDURE:
                                        (0229) ;
                                        (0230) ;-----------------------------------------------------------------------------
                                        (0231) IF	(TOOLCHAIN & HITECH)
                                        (0232) TxMode:       set  -7
                                        (0233) TxByteCount:  set  -6
                                        (0234) TxArrayHI:    set  -5
                                        (0235) TxArrayLO:    set  -4
                                        (0236) TxSlaveAddr:  set  -3
                                        (0237) ELSE
                                        (0238) TxMode:       equ  -7
                                        (0239) TxByteCount:  equ  -6
                                        (0240) TxArrayHI:    equ  -5
                                        (0241) TxArrayLO:    equ  -4
                                        (0242) TxSlaveAddr:  equ  -3
                                        (0243) ENDIF
                                        (0244) 
                                        (0245) _I2CHW_1_bWriteBytes:
                                        (0246)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0247)     RAM_PROLOGUE RAM_USE_CLASS_2
                                        (0248) 	RAM_SETPAGE_CUR >I2CHW_1_RsrcStatus
                                        (0249) 
0425: 4F       MOV   X,SP               (0250) 	mov   X, SP
                                        (0251) I2CMSCR_NotReady2:
0426: 51 02    MOV   A,[0x2]            (0252)     mov    A, [I2CHW_1_RsrcStatus]                         ; test to see if previous command started ISR
0428: 47 02 80 TST   [0x2],0x80         (0253)     tst    [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE
                                        (0254)     ;mov   A, reg[I2CHW_1_MSCR]                            ;read the mscr register to look for pending master operations
                                        (0255)     ;and   A, 0x0f                                           ;only look at the lower bits
                                        (0256)           ;For multi master operations, a pening start or restart
                                        (0257)           ;request might be OK, the master might be waiting to
                                        (0258)           ;acquire the bus from another master
042B: BF FA    JNZ   0x0426             (0259)     jnz   I2CMSCR_NotReady2
042D: 2E 02 80 OR    [0x2],0x80         (0260)     or    [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE           ; flag set here and cleared at end of ISR
0430: 52 FD    MOV   A,[X-3]            (0261)     mov   A, [X + TxSlaveAddr]
0432: 64       ASL   A                  (0262)     asl   A                                                ; Shift address to the left to make
                                        (0263)                                                            ; a complete byte with the R/W bit.
                                        (0264)                                                            ; The ASL takes care of clearing bit 0.
0433: 55 00 00 MOV   [0x0],0x0          (0265)     mov   [I2CHW_1_bStatus],0x00                           ; Clear all flags
0436: 53 01    MOV   [0x1],A            (0266)     mov   [I2CHW_1_SlaveAddr], A                           ; preserve addr+r/w state for the ISR to use
0438: 60 D8    MOV   REG[0xD8],A        (0267)     mov   reg[I2CHW_1_DR], A                               ; put the write addr into the I2C_DR reg
043A: 52 F9    MOV   A,[X-7]            (0268)     mov   A, [X+TxMode]                                    ; place the TxMode in status so ISR can access it
043C: 53 00    MOV   [0x0],A            (0269)     mov   [I2CHW_1_bStatus],A
                                        (0270)     ;
                                        (0271)     ;we must now initialize a read buffer using I2CHW_1_InitWrite
                                        (0272)     ;
043E: 10       PUSH  X                  (0273)         push   X                                                ;preserve since it's used later
043F: 77 FA    INC   [X-6]              (0274)         inc    [X+TxByteCount]                                 ;increase this by one since the init routine will decrement it by 1
                                        (0275) 
0441: 52 FA    MOV   A,[X-6]            (0276)         mov    A, [X+TxByteCount]                               ;get the write buf size
0443: 08       PUSH  A                  (0277)         push   A
0444: 52 FB    MOV   A,[X-5]            (0278)         mov    A, [X+TxArrayHI]                                 ;get the write buf addr
0446: 08       PUSH  A                  (0279)         push   A                                                                                            ;this will be ignored
0447: 52 FC    MOV   A,[X-4]            (0280)         mov    A, [X+TxArrayLO]                                 ;get the write buf addr
0449: 08       PUSH  A                  (0281)         push   A
044A: 93 06    CALL  _I2CHW_1_InitRamRead(0282)         call  I2CHW_1_InitRamRead                          ;sets the addr and byte count to write to
044C: 38 FD    ADD   SP,0xFD            (0283)         add SP, -3
044E: 20       POP   X                  (0284)         pop X                                                   ;restore X to be used for the rest of this routine
                                        (0285)     ;and  [I2CHW_1_RsrcStatus],~I2C_READFLASH              ;shouldn't be needed should have been taken care of in InitRamRead routine
                                        (0286) 
                                        (0287) 
044F: 51 01    MOV   A,[0x1]            (0288)     mov   A,[I2CHW_1_SlaveAddr]
0451: 48 F9 01 TST   [X-7],0x1          (0289)     tst   [x+TxMode],I2CHW_1_RepStart
0454: B0 0A    JNZ   0x045F             (0290)     jnz   DoRestartTx
0456: 49 D7 01 TST   REG[0xD7],0x1      (0291)     tst   reg[I2CHW_1_SCR], I2C_BYTE_COMPL                 ; indicates the I2C bus is stalled
0459: BF C1    JNZ   0x041B             (0292)     jnz   DoRestartRx
045B: 90 EA    CALL  0x0547             (0293)     call  I2C_DoStart                                      ; Send a start and address.
045D: 80 03    JMP   0x0461             (0294)     jmp   DoTxAck
                                        (0295) DoRestartTx:
045F: 90 4F    CALL  0x04B0             (0296)     call  I2CHW_1_DoBufferRepeatStart                           ; Send a repeat start and address.
0461: 70 3F    AND   F,0x3F             
0463: 71 C0    OR    F,0xC0             
                                        (0297) DoTxAck:
                                        (0298) 
                                        (0299) 
                                        (0300) WriteSlaveAck:
                                        (0301)     RAM_EPILOGUE RAM_USE_CLASS_2
                                        (0302) 	RAM_EPILOGUE RAM_USE_CLASS_4
0465: 7F       RET                      (0303)     ret
0466: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0304) 
                                        (0305) .ENDSECTION
                                        (0306) 
                                        (0307) .SECTION
                                        (0308) ;-----------------------------------------------------------------------------
                                        (0309) ;  FUNCTION NAME: I2CHW_1_bWriteCBytes
                                        (0310) ;
                                        (0311) ;  DESCRIPTION:
                                        (0312) ;    Write multiple data bits to slave device from ROM
                                        (0313) ;
                                        (0314) ;-----------------------------------------------------------------------------
                                        (0315) ;
                                        (0316) ;  ARGUMENTS:
                                        (0317) ;  [SP-7]=> Mode flags that allow the programmer to set flags
                                        (0318) ;            to determine if:
                                        (0319) ;               0x01 => Use RepeatStart instead of Start
                                        (0320) ;               0x02 => Don't send Stop
                                        (0321) ;  [SP-6]=> Count of bytes to write.
                                        (0322) ;  [SP-5]=> MSB of ROM Array address to get data from
                                        (0323) ;  [SP-4]=> LSB of ROM Array address to get data from.
                                        (0324) ;  [SP-3]=> Address of slave
                                        (0325) ;
                                        (0326) ;  RETURNS:
                                        (0327) ;    None
                                        (0328) ;
                                        (0329) ;  SIDE EFFECTS:
                                        (0330) ;    The A and X registers may be modified by this or future implementations
                                        (0331) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0332) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0333) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0334) ;    functions.
                                        (0335) ;          
                                        (0336) ;    Currently only the page pointer registers listed below are modified: 
                                        (0337) ;          CUR_PP
                                        (0338) ;
                                        (0339) ;  THEORY of OPERATION or PROCEDURE:
                                        (0340) ;
                                        (0341) ;-----------------------------------------------------------------------------
                                        (0342) IF	(TOOLCHAIN & HITECH)
                                        (0343) TxCMode:       set  -7
                                        (0344) TxCByteCount:  set  -6
                                        (0345) TxCArrayMSB:   set  -5
                                        (0346) TxCArrayLSB:   set  -4
                                        (0347) ;TxSlaveAddr:  set  -3	  ;defined above this line if for reference only
                                        (0348) ELSE
                                        (0349) TxCMode:       equ  -7
                                        (0350) TxCByteCount:  equ  -6
                                        (0351) TxCArrayMSB:   equ  -5
                                        (0352) TxCArrayLSB:   equ  -4
                                        (0353) ;TxSlaveAddr:  equ  -3	  ;defined above this line if for reference only
                                        (0354) ENDIF
                                        (0355) 
                                        (0356) _I2CHW_1_bWriteCBytes:
                                        (0357)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0358) 	RAM_PROLOGUE RAM_USE_CLASS_2
                                        (0359) 	RAM_SETPAGE_CUR >I2CHW_1_RsrcStatus
0469: 4F       MOV   X,SP               (0360) 	mov   X, SP
                                        (0361) I2CMSCR_NotReady3:
046A: 51 02    MOV   A,[0x2]            (0362)         mov    A, [I2CHW_1_RsrcStatus]                     ; test to see if previous command started ISR
046C: 47 02 80 TST   [0x2],0x80         (0363)         tst    [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE
                                        (0364)     ;mov   A, reg[I2CHW_1_MSCR]                            ;read the mscr register to look for pending master operations
                                        (0365)     ;and   A, 0x0f                                           ;only look at the lower bits
                                        (0366)           ;For multi master operations, a pening start or restart
                                        (0367)           ;request might be OK, the master might be waiting to
                                        (0368)           ;acquire the bus from another master
046F: BF FA    JNZ   0x046A             (0369)         jnz   I2CMSCR_NotReady3
0471: 2E 02 80 OR    [0x2],0x80         (0370)         or    [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE       ;lag set here but cleared in ISRf
0474: 52 FD    MOV   A,[X-3]            (0371)     mov   A, [X + TxSlaveAddr]
0476: 64       ASL   A                  (0372)     asl   A                                                ; Shift address to the left to make
                                        (0373)                                                            ; a complete byte with the R/W bit.
                                        (0374)                                                            ; The ASL takes care of clearing bit 0.
0477: 55 00 00 MOV   [0x0],0x0          (0375)     mov   [I2CHW_1_bStatus],0x00                           ; Clear all flags
047A: 53 01    MOV   [0x1],A            (0376)     mov   [I2CHW_1_SlaveAddr], A                           ; preserve addr+r/w state for the ISR to use
047C: 60 D8    MOV   REG[0xD8],A        (0377)     mov   reg[I2CHW_1_DR], A                               ; put the write addr into the I2C_DR reg
047E: 52 F9    MOV   A,[X-7]            (0378)     mov   A, [X+TxCMode]                                                             ; place the RxMode in status so ISR can access it
0480: 53 00    MOV   [0x0],A            (0379)     mov   [I2CHW_1_bStatus],A
                                        (0380)     ;
                                        (0381)         ;we must now initialize a read buffer using I2CHW_1_InitWrite
                                        (0382)         ;
0482: 10       PUSH  X                  (0383)         push   X                                                ;preserve X since it's used later
                                        (0384) 
0483: 50 00    MOV   A,0x0              (0385)          mov    A, 0                                             ;get the write buf size (this is the hi order part)
0485: 77 FA    INC   [X-6]              (0386)         inc    [X+TxCByteCount]                                 ;increase this by one since the init routine will decrement it by 1
0487: D0 02    JNC   0x048A             (0387)         jnc    . + 3                                           ;but the ISR understands the original count passed (sigh...)(F.O.E.O.)
0489: 74       INC   A                  (0388)         inc    A                                                                                        ;if the low order part of the count happened to roll to 0x00, inc the hi part
048A: 08       PUSH  A                  (0389)         push   A
048B: 52 FA    MOV   A,[X-6]            (0390)         mov    A, [X+TxCByteCount]                              ;initFlasRead needs a 2 byte count this is the low ord byte
048D: 08       PUSH  A                  (0391)         push   A
048E: 52 FB    MOV   A,[X-5]            (0392)         mov    A, [X+TxCArrayMSB]                               ;get the write buf addr
0490: 08       PUSH  A                  (0393)         push   A                                                                                        ;this will be ignored
0491: 52 FC    MOV   A,[X-4]            (0394)         mov    A, [X+TxCArrayLSB]                               ;get the write buf addr
0493: 08       PUSH  A                  (0395)         push   A
                                        (0396) 
0494: 92 E9    CALL  _I2CHW_1_InitFlashRead(0397)         call  I2CHW_1_InitFlashRead                        ;sets the addr and byte count to write to
0496: 38 FC    ADD   SP,0xFC            (0398)         add SP, -4
0498: 20       POP   X                  (0399)         pop X                                                   ;restore X to be used for the rest of this routine
                                        (0400) 
                                        (0401)     ;or  [I2CHW_1_RsrcStatus],I2C_READFLASH
0499: 51 01    MOV   A,[0x1]            (0402)     mov   A,[I2CHW_1_SlaveAddr]
049B: 48 F9 01 TST   [X-7],0x1          (0403)     tst   [x+TxMode],I2CHW_1_RepStart                      ; Check if a Start or RepeatStart
049E: B0 0A    JNZ   0x04A9             (0404)     jnz   DoCRestartTx                                     ; should executed.
04A0: 49 D7 01 TST   REG[0xD7],0x1      (0405)     tst   reg[I2CHW_1_SCR], I2C_BYTE_COMPL                 ; indicates the I2C bus is stalled
04A3: BF 77    JNZ   0x041B             (0406)     jnz   DoRestartRx
04A5: 90 A0    CALL  0x0547             (0407)     call  I2C_DoStart                                      ; Send a start and address.
04A7: 80 03    JMP   0x04AB             (0408)     jmp   DoCTxAck
                                        (0409) DoCRestartTx:
04A9: 90 05    CALL  0x04B0             (0410)     call  I2CHW_1_DoBufferRepeatStart                           ; Send a repeat start and address.
04AB: 70 3F    AND   F,0x3F             
04AD: 71 C0    OR    F,0xC0             
                                        (0411) 
                                        (0412) DoCTxAck:                                                  ; Test to see if Slave is ACKed
                                        (0413) 
                                        (0414) CWriteSlaveAck:
                                        (0415)     RAM_EPILOGUE RAM_USE_CLASS_2
                                        (0416)     RAM_EPILOGUE RAM_USE_CLASS_4
04AF: 7F       RET                      (0417)     ret
04B0: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0418) 
                                        (0419) .ENDSECTION
                                        (0420) 
                                        (0421) .SECTION
                                        (0422) ;-----------------------------------------------------------------------------
                                        (0423) ;  FUNCTION NAME: I2CHW_1_DoBufferRepeatStart
                                        (0424) ;
                                        (0425) ;  DESCRIPTION:
                                        (0426) ;    Send repeated start condition and send slave address for buffered transfers.
                                        (0427) ;
                                        (0428) ;-----------------------------------------------------------------------------
                                        (0429) ;
                                        (0430) ;  ARGUMENTS:
                                        (0431) ;     This routine is called internally only.  It is not exported or intended as an API
                                        (0432) ;
                                        (0433) ;  RETURNS:
                                        (0434) ;    None
                                        (0435) ;
                                        (0436) ;  SIDE EFFECTS:
                                        (0437) ;    The A and X registers may be modified by this or future implementations
                                        (0438) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0439) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0440) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0441) ;    functions.
                                        (0442) ;          
                                        (0443) ;  THEORY of OPERATION or PROCEDURE:
                                        (0444) ;    This is similar to the I2C_DoRepeatStart entry point but this function does not
                                        (0445) ;    wait for the byte_complete flag.  That is this is not polled and is therefore compatible
                                        (0446) ;    with the buffered read and write functions (above).
                                        (0447) ;
                                        (0448) ;-----------------------------------------------------------------------------
                                        (0449) 
                                        (0450) I2CHW_1_DoBufferRepeatStart:
                                        (0451)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0452) 	RAM_SETPAGE_CUR >I2CHW_1_SlaveAddr
                                        (0453)     ;here the path through the routine is dependent on the previous transmission.
                                        (0454)         ; 1. a slave being written too must have acked or nakk'ed the previous byte (generating a Byte complete
                                        (0455)         ; I2C interrupt
                                        (0456)         ; 2a. the master must NAK the byte if he is reading from the slave.
                                        (0457)         ; We do have to look at the status of the I2C block to see what is going on because if there was a
                                        (0458)         ; previous write to a slave it may have ack'ed or nak'ed so we set an address and attempt a repeat start
                                        (0459)         ; by setting the master restart bit and clearing to I2C_SCR (I2C_TX)
                                        (0460)         ; 2b. if we are reading from theslave we would NAK it by clearing the I2C_ACKOUT bit and writing I2C_TX to the
                                        (0461)         ; I2C_SCR reg.  (same as if we were writing to slave).
                                        (0462)         ; 3. once the ISR starts it will figure out which direction we are going with data (sending/receiving)
                                        (0463)         ;
04B3: 60 D8    MOV   REG[0xD8],A        (0464)     mov   reg[I2CHW_1_DR], A
04B5: 53 01    MOV   [0x1],A            (0465)         mov   [I2CHW_1_SlaveAddr], A
                                        (0466)         ;tst      reg[I2CHW_1_MSCR], I2CM_MASTEROP         ;do we even have control of the bus?
                                        (0467)         ;jz    notBusMasterErr
04B7: 5D D9    MOV   A,REG[0xD9]        (0468)     mov   A, reg[I2CHW_1_MSCR]                             ;read the mscr register to look for pending master operations
04B9: 21 0F    AND   A,0xF              (0469)     and   A, 0x0f                                          ;only look at the lower bits
04BB: A0 11    JZ    0x04CD             (0470)         jz    BusIdleSendStart
04BD: 62 D9 02 MOV   REG[0xD9],0x2      
                                        (0471)         ; for a single master system this should not be an issue,
                                        (0472)         ; so we'll go ahead and request the restart.  If a stop condition was already generated
                                        (0473)         ; the state machine will automatically generate a start instead.
                                        (0474) 
                                        (0475)         ;SetI2CHW_1_SCR I2CM_RESTRT
                                        (0476)     ;mov   reg[I2CHW_1_MSCR], I2CM_RESTRT
                                        (0477)         ;SetI2CHW_1_SCR          I2C_TX                                ;even though the restart has been requested the state
                                        (0478)         ;mov      reg[I2CHW_1_SCR], I2C_TX                 ;even though the restart has been requested the state
                                        (0479) 
                                        (0480) ;IF I2CHW_1_THROTTLE_CLK_RATE
                                        (0481)         SetI2CHW_1_MSCR I2CM_RESTRT
                                        (0482) ;ELSE
                                        (0483) ;    mov   reg[I2CHW_1_MSCR], I2CM_RESTRT
                                        (0484) ;ENDIF
04C0: 49 D7 04 TST   REG[0xD7],0x4      (0485)     tst   reg[I2CHW_1_SCR], I2C_TX
04C3: B0 05    JNZ   0x04C9             (0486)     jnz   I2C_RestartRecieve
04C5: 62 D7 04 MOV   REG[0xD7],0x4      
                                        (0487) 
                                        (0488) ;IF I2CHW_1_THROTTLE_CLK_RATE
                                        (0489)     SetI2CHW_1_SCR I2C_TX                                  ;even though the restart has been requested the state
                                        (0490) ;ELSE
                                        (0491) ;    mov   reg[I2CHW_1_SCR], I2C_TX                        ;send Ack
                                        (0492) ;ENDIF
                                        (0493) 
                                        (0494)     RAM_EPILOGUE RAM_USE_CLASS_4
04C8: 7F       RET                      (0495)     ret
04C9: 62 D7 00 MOV   REG[0xD7],0x0      
                                        (0496) I2C_RestartRecieve:
                                        (0497) 
                                        (0498) ;IF I2CHW_1_THROTTLE_CLK_RATE
                                        (0499)     SetI2CHW_1_SCR 0                                       ;even though the restart has been requested the state
                                        (0500) ;ELSE
                                        (0501) ;    mov   reg[I2CHW_1_SCR], 0                             ;send Ack
                                        (0502) ;ENDIF
                                        (0503) 
                                        (0504)    RAM_EPILOGUE RAM_USE_CLASS_4
04CC: 7F       RET                      (0505)    ret
                                        (0506) 
                                        (0507) BusIdleSendStart:
04CD: 51 01    MOV   A,[0x1]            (0508)    mov    A, [I2CHW_1_SlaveAddr]
04CF: 90 76    CALL  0x0547             (0509)    call   I2C_DoStart
                                        (0510)    ;Since something appears to be messed up do the next best thing to a repeat start, send a start.
                                        (0511)    RAM_EPILOGUE RAM_USE_CLASS_4
04D1: 7F       RET                      (0512)    ret
04D2: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0513) 
                                        (0514) .ENDSECTION
                                        (0515) 
                                        (0516) .SECTION
                                        (0517) 
                                        (0518) ;-----------------------------------------------------------------------------
                                        (0519) ;  FUNCTION NAME: I2CHW_1_fSendRepeatStart
                                        (0520) ;
                                        (0521) ;  DESCRIPTION:
                                        (0522) ;    Send repeated start condition and send slave address.
                                        (0523) ;
                                        (0524) ;-----------------------------------------------------------------------------
                                        (0525) ;
                                        (0526) ;  ARGUMENTS:
                                        (0527) ;    I2CHW_1_bAddr - Contains the slave address and transfer direction.
                                        (0528) ;
                                        (0529) ;  RETURNS:
                                        (0530) ;    I2CHW_1_bSTatus - nonZero if a slave responds to a request. Zero otherwise
                                        (0531) ;    Acc register contains non zero value for success (contents of the i2C_SCR reg)  0 indicates failure
                                        (0532) ;    Returns a zero if the repeat start results in a NAK by an addressed device.
                                        (0533) ;
                                        (0534) ;  SIDE EFFECTS:
                                        (0535) ;    The A and X registers may be modified by this or future implementations
                                        (0536) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0537) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0538) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0539) ;    functions.
                                        (0540) ;          
                                        (0541) ;    Currently only the page pointer registers listed below are modified: 
                                        (0542) ;          CUR_PP
                                        (0543) ;
                                        (0544) ;  THEORY of OPERATION or PROCEDURE:
                                        (0545) ;    Prepare to send start by setting SCl and SDA high.
                                        (0546) ;    must be followed directly by I2CHW_1_start.
                                        (0547) ;
                                        (0548) ;-----------------------------------------------------------------------------
                                        (0549)  I2CHW_1_fSendRepeatStart:
                                        (0550) _I2CHW_1_fSendRepeatStart:
                                        (0551)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0552) 	RAM_SETPAGE_CUR >I2CHW_1_bStatus
                                        (0553)     ;wait if the bus is already busy...
04D5: 08       PUSH  A                  (0554)     push  A
04D6: 55 00 00 MOV   [0x0],0x0          (0555)     mov   [I2CHW_1_bStatus], 0x00
                                        (0556) I2CMSCR_NotReady4:
04D9: 51 02    MOV   A,[0x2]            (0557)     mov    A, [I2CHW_1_RsrcStatus]                         ; test to see if previous command started ISR
04DB: 47 02 80 TST   [0x2],0x80         (0558)     tst    [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE
                                        (0559)     ;mov   A, reg[I2CHW_1_MSCR]                            ;read the mscr register to look for pending master operations
                                        (0560)     ;and   A, 0x0f                                           ;only look at the lower bits
                                        (0561)           ;For multi master operations, a pening start or restart
                                        (0562)           ;request might be OK, the master might be waiting to
                                        (0563)           ;acquire the bus from another master
04DE: BF FA    JNZ   0x04D9             (0564)     jnz   I2CMSCR_NotReady4
04E0: 18       POP   A                  (0565)     pop   A
                                        (0566) 
                                        (0567) 
04E1: 64       ASL   A                  (0568)     asl   a                                                ; Shift address to the left
04E2: 79       DEC   X                  (0569)     dec   x                                                ; If zero, C flag will be set
04E3: C0 03    JC    0x04E7             (0570)     jc    I2C_DoRepeatStart                                ; Do a write if zero
04E5: 29 01    OR    A,0x1              (0571)     or    a,0x01                                           ; Set Read flag
                                        (0572) 
                                        (0573) I2C_DoRepeatStart:
                                        (0574)     ;here the path through the routine is dependent on the previous transmission.
                                        (0575)         ; 1. a slave being written too must have acked or nakk'ed the previous byte (generating a Byte complete
                                        (0576)         ; I2C interrupt
                                        (0577)         ; 2. the master must NAK the byte if he is reading from the slave.
                                        (0578)         ; We don't have to look at the status of the I2C block to see what is going on because if there was a
                                        (0579)         ; previous write to a slave it may have ack'ed or nak'ed so we set an address and attempt a repeat start
                                        (0580)         ; by setting the master restart bit and writing to I2C_SCR (I2C_TX)
                                        (0581)         ; if we are reading from theslave we would NAK it by clearing the I2C_ACKOUT bit and writing I2C_TX to the
                                        (0582)         ; I2C_SCR reg.  (same as if we were writing to slave).
                                        (0583)         ;
04E7: 60 D8    MOV   REG[0xD8],A        (0584)     mov   reg[I2CHW_1_DR], A
04E9: 53 01    MOV   [0x1],A            (0585)     mov   [I2CHW_1_SlaveAddr], A
04EB: 49 D9 04 TST   REG[0xD9],0x4      (0586)     tst       reg[I2CHW_1_MSCR], I2CM_MASTEROP             ;do we even have control of the bus?
04EE: A0 1C    JZ    0x050B             (0587)     jz    notBusMaster1
04F0: 62 D9 02 MOV   REG[0xD9],0x2      
04F3: 62 D7 00 MOV   REG[0xD7],0x0      
                                        (0588)     ;SetI2CHW_1_MSCR  I2CM_RESTRT
                                        (0589)     ;mov   reg[I2CHW_1_MSCR], I2CM_RESTRT
                                        (0590)     ;SetI2CHW_1_SCR         I2C_TX                         ;even though the restart has been requested the state
                                        (0591)     ;mov      reg[I2CHW_1_SCR], I2C_TX                     ;even though the restart has been requested the state
                                        (0592)                                                                 ; machine is stalling the SCL and has to be 'released'
                                        (0593) ;IF I2CHW_1_THROTTLE_CLK_RATE
                                        (0594)     SetI2CHW_1_MSCR I2CM_RESTRT
                                        (0595)     SetI2CHW_1_SCR  0                                      ;getting a restart out requires a 0 into the SCR reg
                                        (0596) ;ELSE
                                        (0597) ;    mov   reg[I2CHW_1_MSCR], I2CM_RESTRT
                                        (0598) ;    mov   reg[I2CHW_1_SCR], 0                             ;getting a restart out requires a 0 into the SCR reg
                                        (0599) ;ENDIF
                                        (0600) 
                                        (0601) WaitRepStrtCompl:
04F6: 5D D7    MOV   A,REG[0xD7]        (0602)     mov   A,  reg[I2CHW_1_SCR]
04F8: 49 D7 01 TST   REG[0xD7],0x1      (0603)     tst   reg[I2CHW_1_SCR],I2C_BYTE_COMPL                  ; Test to see if Slave ACKed
04FB: AF FA    JZ    0x04F6             (0604)     jz    WaitRepStrtCompl
04FD: 49 D7 02 TST   REG[0xD7],0x2      (0605)     tst   reg[I2CHW_1_SCR], I2C_LST_BIT
0500: B0 07    JNZ   0x0508             (0606)     jnz   Err_Exit_RepStart
0502: 55 00 01 MOV   [0x0],0x1          (0607)     mov   [I2CHW_1_bStatus], 0x01
0505: 50 01    MOV   A,0x1              (0608)     mov   A, 01
                                        (0609)     RAM_EPILOGUE RAM_USE_CLASS_4
0507: 7F       RET                      (0610)     ret
                                        (0611) 
                                        (0612) Err_Exit_RepStart:
0508: 50 00    MOV   A,0x0              (0613)     mov   A, 0
                                        (0614)     RAM_EPILOGUE RAM_USE_CLASS_4
050A: 7F       RET                      (0615)     ret
                                        (0616) 
                                        (0617)  notBusMaster1:
                                        (0618)     ;SetI2CHW_1_MSCR 0
                                        (0619)     ;mov reg[I2CHW_1_MSCR], 0                              ;we certainly cant restart if we've not Master
                                        (0620)     ;WHAT else should be done for this case?  Some sort of improper operation is being attempted.
050B: 50 00    MOV   A,0x0              (0621)     mov   A, 0
                                        (0622)     RAM_EPILOGUE RAM_USE_CLASS_4
050D: 7F       RET                      (0623)     ret
050E: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0624) 
                                        (0625) .ENDSECTION
                                        (0626) 
                                        (0627) .SECTION
                                        (0628) ;-----------------------------------------------------------------------------
                                        (0629) ;  FUNCTION NAME: I2CHW_1_fSendStart
                                        (0630) ;
                                        (0631) ;  DESCRIPTION:
                                        (0632) ;    Generates start condition and sends slave address.
                                        (0633) ;
                                        (0634) ;-----------------------------------------------------------------------------
                                        (0635) ;
                                        (0636) ;  ARGUMENTS:
                                        (0637) ;    A => Contains the slave address.
                                        (0638) ;
                                        (0639) ;  RETURNS:
                                        (0640) ;    I2CHW_1_bSTatus - nonZero if a slave responds to a request. Zero otherwise
                                        (0641) ;    Acc register contains non zero value for success (contents of the i2C_SCR reg)  0 indicates failure
                                        (0642) ;    Returns a zero if the repeat start results in a NAK by an addressed device.
                                        (0643) ;
                                        (0644) ;  SIDE EFFECTS:
                                        (0645) ;    The A and X registers may be modified by this or future implementations
                                        (0646) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0647) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0648) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0649) ;    functions.
                                        (0650) ;          
                                        (0651) ;    Currently only the page pointer registers listed below are modified: 
                                        (0652) ;          CUR_PP
                                        (0653) ;
                                        (0654) ;  THEORY of OPERATION or PROCEDURE:
                                        (0655) ;   Send start by setting SDA low while SCL is high. Set
                                        (0656) ;   SCL low in preparation to send address. 
                                        (0657) ;   Sends address, waits for byte complete
                                        (0658) ;   An address must be followed by a read or write of data if it was acked by a slave
                                        (0659) ;
                                        (0660) ;  WARNING: this routine will disable the I2C interrupt.  It will wait until the I2C_BYTE_COMPLETE
                                        (0661) ;   flag is set to return.
                                        (0662) ;
                                        (0663) ;
                                        (0664) ;-----------------------------------------------------------------------------
                                        (0665)  I2CHW_1_fSendStart:
                                        (0666) _I2CHW_1_fSendStart:
                                        (0667)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0668) 	RAM_SETPAGE_CUR >I2CHW_1_bStatus 
                                        (0669)     ;wait if the bus is already busy...
0511: 08       PUSH  A                  (0670)     push  A
0512: 55 00 00 MOV   [0x0],0x0          (0671)     mov   [I2CHW_1_bStatus], 0x00
                                        (0672) I2CMSCR_NotReady5:
0515: 51 02    MOV   A,[0x2]            (0673)     mov    A, [I2CHW_1_RsrcStatus]                         ; test to see if previous command started ISR
0517: 47 02 80 TST   [0x2],0x80         (0674)     tst    [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE
                                        (0675)     ;mov   A, reg[I2CHW_1_MSCR]                            ;read the mscr register to look for pending master operations
                                        (0676)     ;and   A, 0x0f                                           ;only look at the lower bits
                                        (0677)           ;For multi master operations, a pening start or restart
                                        (0678)           ;request might be OK, the master might be waiting to
                                        (0679)           ;acquire the bus from another master
051A: BF FA    JNZ   0x0515             (0680)     jnz   I2CMSCR_NotReady5
051C: 18       POP   A                  (0681)     pop   A
051D: 41 DE FE AND   REG[0xDE],0xFE     
                                        (0682) 
                                        (0683) 
                                        (0684)     ; disable the interrupt
                                        (0685)         ; *** NOT REENABLED ***
                                        (0686)         ;
                                        (0687)     M8C_DisableIntMask I2CHW_1_INT_REG, I2CHW_1_INT_MASK
0520: 49 D7 01 TST   REG[0xD7],0x1      (0688)     tst   reg[I2CHW_1_SCR],I2C_BYTE_COMPL                  ;If there is a pending BYTE_COMPL here
                                        (0689)                                                                 ;it is highly probable that a start is not the
                                        (0690)                                                                                                                     ;correct thing to do.
                                        (0691)                                                                                                                     ;leaving
0523: B0 20    JNZ   0x0544             (0692)     jnz   Err_Exit_Start
                                        (0693) 
0525: 64       ASL   A                  (0694)     asl   a                                                ; Shift address to the left
0526: 79       DEC   X                  (0695)     dec   x                                                ; If zero, C flag will be set
0527: C0 03    JC    0x052B             (0696)     jc    I2C_SndWRStart                                   ; Do a write if zero
0529: 29 01    OR    A,0x1              (0697)     or    a,0x01                                           ; Set Read flag
                                        (0698) I2C_SndWRStart:
052B: 60 D8    MOV   REG[0xD8],A        (0699)     mov   reg[I2CHW_1_DR], A
052D: 53 01    MOV   [0x1],A            (0700)     mov   [I2CHW_1_SlaveAddr], A
052F: 62 D9 01 MOV   REG[0xD9],0x1      
                                        (0701)     ;SetI2CHW_1_MSCR, I2CM_SNDSTRT
                                        (0702)     ;mov   reg[I2CHW_1_MSCR], I2CM_SNDSTRT
                                        (0703) 
                                        (0704) ;IF I2CHW_1_THROTTLE_CLK_RATE
                                        (0705)     SetI2CHW_1_MSCR I2CM_SNDSTRT
                                        (0706) ;ELSE
                                        (0707) ;    mov   reg[I2CHW_1_MSCR], I2CM_SNDSTRT
                                        (0708) ;ENDIF
                                        (0709) 
                                        (0710) 
                                        (0711) WaitStrtByteCompl:
0532: 5D D7    MOV   A,REG[0xD7]        (0712)     mov   A,  reg[I2CHW_1_SCR]
0534: 49 D7 01 TST   REG[0xD7],0x1      (0713)     tst   reg[I2CHW_1_SCR],I2C_BYTE_COMPL                  ; Test to see if Slave ACKed
0537: AF FA    JZ    0x0532             (0714)     jz    WaitStrtByteCompl
0539: 49 D7 02 TST   REG[0xD7],0x2      (0715)     tst   reg[I2CHW_1_SCR], I2C_LST_BIT
053C: B0 07    JNZ   0x0544             (0716)     jnz   Err_Exit_Start
053E: 55 00 01 MOV   [0x0],0x1          (0717)     mov   [I2CHW_1_bStatus], 0x01
0541: 50 01    MOV   A,0x1              (0718)     mov   A, 01
                                        (0719)     RAM_EPILOGUE RAM_USE_CLASS_4
0543: 7F       RET                      (0720)     ret
                                        (0721) Err_Exit_Start:
0544: 50 00    MOV   A,0x0              (0722)     mov   A, 0
                                        (0723)     RAM_EPILOGUE RAM_USE_CLASS_4
0546: 7F       RET                      (0724)     ret
0547: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0725) 
                                        (0726) I2C_DoStart:
                                        (0727)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0728)     RAM_SETPAGE_CUR >I2CHW_1_SlaveAddr
                                        (0729)     ;here we are not required to test for master operation since we are only attempting to gain control of the bus
                                        (0730)     ; by attempting to assert a Start
                                        (0731)     
054A: 60 D8    MOV   REG[0xD8],A        (0732)     mov   reg[I2CHW_1_DR], A
054C: 53 01    MOV   [0x1],A            (0733)     mov   [I2CHW_1_SlaveAddr], A
054E: 62 D9 01 MOV   REG[0xD9],0x1      
                                        (0734)     ;SetI2CHW_1_MSCR  I2CM_SNDSTRT
                                        (0735)     ;mov   reg[I2CHW_1_MSCR], I2CM_SNDSTRT
                                        (0736) 
                                        (0737) ;IF I2CHW_1_THROTTLE_CLK_RATE
                                        (0738)     SetI2CHW_1_MSCR I2CM_SNDSTRT
                                        (0739) ;ELSE
                                        (0740) ;    mov   reg[I2CHW_1_MSCR], I2CM_SNDSTRT
                                        (0741) ;ENDIF
                                        (0742)     RAM_EPILOGUE RAM_USE_CLASS_4
0551: 7F       RET                      (0743)     ret
0552: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0744) ;
                                        (0745) ;   DO NOT PLACE
                                        (0746) ;   .SECTION
                                        (0747) ;   .ENDSECTION
                                        (0748) ;   _fSendStart USES CODE BELOW
                                        (0749) ;
                                        (0750) ;-----------------------------------------------------------------------------
                                        (0751) ;  FUNCTION NAME: I2CHW_1_fWrite
                                        (0752) ;
                                        (0753) ;  DESCRIPTION:
                                        (0754) ;    Writes a byte to the I2C master bus.
                                        (0755) ;
                                        (0756) ;-----------------------------------------------------------------------------
                                        (0757) ;
                                        (0758) ;  ARGUMENTS:
                                        (0759) ;    A contains Data to be written to I2C slave.
                                        (0760) ;
                                        (0761) ;  RETURNS:
                                        (0762) ;    1 If ACKed, else 0
                                        (0763) ;
                                        (0764) ;  SIDE EFFECTS:
                                        (0765) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0766) ;
                                        (0767) ; - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0768) ;
                                        (0769) ;  FUNCTION NAME: I2CHW_1_fWrite
                                        (0770) ;
                                        (0771) ;  DESCRIPTION:
                                        (0772) ;    Writes a data byte to the I2C master bus. 
                                        (0773) ;
                                        (0774) ;  ARGUMENTS:
                                        (0775) ;    Reg A contains slave address.
                                        (0776) ;    I2CHW_1_bData - Contains data to be transmitted.
                                        (0777) ;
                                        (0778) ;  RETURNS:
                                        (0779) ;    I2CHW_1_bStatus - Cleared if a slave responds to a request. Set otherwise
                                        (0780) ;
                                        (0781) ;  SIDE EFFECTS:
                                        (0782) ;    The A and X registers may be modified by this or future implementations
                                        (0783) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0784) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0785) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0786) ;    functions.
                                        (0787) ;          
                                        (0788) ;    Currently only the page pointer registers listed below are modified: 
                                        (0789) ;          CUR_PP
                                        (0790) ;
                                        (0791) ;    Send data byte to slave. .
                                        (0792) ;
                                        (0793) ;   WARNING: this routine will disable the I2C interrupt.  It will wait until the I2C_BYTE_COMPLETE
                                        (0794) ;    flag is set to return.
                                        (0795) ;
                                        (0796)  I2CHW_1_fWrite:
                                        (0797) _I2CHW_1_fWrite:
                                        (0798)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0799) 	RAM_SETPAGE_CUR >I2CHW_1_bStatus
                                        (0800)     ; disable the interrupt
                                        (0801)         ; *** NOT REENABLED ***
                                        (0802)         ;
0555: 60 D8    MOV   REG[0xD8],A        (0803)     mov   reg[I2CHW_1_DR],A                                ; Put data in Data Reg
0557: 41 DE FE AND   REG[0xDE],0xFE     
                                        (0804)     M8C_DisableIntMask I2CHW_1_INT_REG, I2CHW_1_INT_MASK
055A: 5D D9    MOV   A,REG[0xD9]        (0805)     mov   A,  reg[I2CHW_1_MSCR]                            ;MSCR into A incase there is an error here
055C: 49 D9 04 TST   REG[0xD9],0x4      (0806)     tst   reg[I2CHW_1_MSCR],I2CM_MASTEROP                  ;Do we have control of the bus?
055F: A0 19    JZ    0x0579             (0807)     jz    Err_Exit_fWrite
                                        (0808) 
0561: 55 00 00 MOV   [0x0],0x0          (0809)     mov   [I2CHW_1_bStatus],0x00                           ; Clear ACK flag
0564: 62 D7 04 MOV   REG[0xD7],0x4      
                                        (0810)     ;SetI2CHW_1_SCR I2C_TX
                                        (0811)     ;mov   reg[I2CHW_1_SCR], I2C_TX                        ; Put data in Data Reg
                                        (0812) 
                                        (0813) ;IF I2CHW_1_THROTTLE_CLK_RATE
                                        (0814)         SetI2CHW_1_SCR I2C_TX                              ; Put data in Data Reg
                                        (0815) ;ELSE
                                        (0816) ;    mov   reg[I2CHW_1_SCR], I2C_TX                        ; Put data in Data Reg
                                        (0817) ;ENDIF
                                        (0818) 
                                        (0819) 
                                        (0820) I2CHW_1_write:
                                        (0821) _I2CHW_1_write:
                                        (0822) ;    mov   reg[I2CHW_1_SCR],A                              ; Put data in bData
                                        (0823) ;   jmp   I2CHW_1_get_ack                                  ; This jump is not required since it falls
                                        (0824) 
                                        (0825) WaitTXByteCompl:
0567: 5D D7    MOV   A,REG[0xD7]        (0826)     mov   A, reg[I2CHW_1_SCR]
0569: 49 D7 01 TST   REG[0xD7],0x1      (0827)     tst   reg[I2CHW_1_SCR],I2C_BYTE_COMPL                  ; Test to see if Slave ACKed
056C: AF FA    JZ    0x0567             (0828)     jz    WaitTXByteCompl
056E: 49 D7 02 TST   REG[0xD7],0x2      (0829)     tst   reg[I2CHW_1_SCR], I2C_LST_BIT
0571: B0 07    JNZ   0x0579             (0830)     jnz   Err_Exit_fWrite
0573: 55 00 FF MOV   [0x0],0xFF         (0831)     mov   [I2CHW_1_bStatus], 0xff
0576: 50 01    MOV   A,0x1              (0832)     mov   A, 01
                                        (0833)     RAM_EPILOGUE RAM_USE_CLASS_4
0578: 7F       RET                      (0834)     ret
                                        (0835) 
                                        (0836) Err_Exit_fWrite:
0579: 50 00    MOV   A,0x0              (0837)     mov   A, 0
057B: 53 00    MOV   [0x0],A            (0838)     mov   [I2CHW_1_bStatus], A
                                        (0839)     RAM_EPILOGUE RAM_USE_CLASS_4
057D: 7F       RET                      (0840)     ret
057E: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0841) 
                                        (0842) .ENDSECTION
                                        (0843) 
                                        (0844) .SECTION
                                        (0845) ;-----------------------------------------------------------------------------
                                        (0846) ;  FUNCTION NAME: I2CHW_1_get_ack
                                        (0847) ;
                                        (0848) ;  DESCRIPTION:
                                        (0849) ;    Get slave acknowledge response. Used to poll for I2C_BYTE_COMPL and then test Ack (I2C_LST_BIT)
                                        (0850) ;
                                        (0851) ;-----------------------------------------------------------------------------
                                        (0852) ;
                                        (0853) ;  ARGUMENTS:
                                        (0854) ;
                                        (0855) ;  RETURNS:
                                        (0856) ;    Sets flag in I2CHW_1_bStatus if ACKed by Slave.  !!!
                                        (0857) ;
                                        (0858) ;  SIDE EFFECTS:
                                        (0859) ;    The A and X registers may be modified by this or future implementations
                                        (0860) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0861) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0862) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0863) ;    functions.
                                        (0864) ;          
                                        (0865) ;    Currently only the page pointer registers listed below are modified: 
                                        (0866) ;          CUR_PP
                                        (0867) ;
                                        (0868) ;    Do the ack clock and check for Slave ACK
                                        (0869) ;
                                        (0870) I2CHW_1_get_ack:
                                        (0871) _I2CHW_1_get_ack:
                                        (0872)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0873) 	RAM_SETPAGE_CUR >I2CHW_1_bStatus
0581: 26 00 FE AND   [0x0],0xFE         (0874)     and [I2CHW_1_bStatus], ~I2CHW_1_SLAVE_ACKed
0584: 49 D7 01 TST   REG[0xD7],0x1      (0875)     tst reg[I2CHW_1_SCR], I2C_BYTE_COMPL
0587: BF F6    JNZ   0x057E             (0876)     jnz I2CHW_1_get_ack
0589: 49 D7 02 TST   REG[0xD7],0x2      (0877)     tst reg[I2CHW_1_SCR], I2C_LST_BIT
058C: B0 04    JNZ   0x0591             (0878)     jnz notAcked
058E: 2E 00 01 OR    [0x0],0x1          (0879)     or [I2CHW_1_bStatus], I2CHW_1_SLAVE_ACKed
                                        (0880) notAcked:
                                        (0881)     RAM_EPILOGUE RAM_USE_CLASS_4
0591: 7F       RET                      (0882)     ret
0592: 62 D0 00 MOV   REG[0xD0],0x0      
0595: 41 DE FE AND   REG[0xDE],0xFE     
                                        (0883) 
                                        (0884) .ENDSECTION
                                        (0885) 
                                        (0886) .SECTION
                                        (0887) 
                                        (0888) ;-----------------------------------------------------------------------------
                                        (0889) ;  FUNCTION NAME: I2CHW_1_bRead
                                        (0890) ;
                                        (0891) ;  DESCRIPTION:
                                        (0892) ;    Reads 1 data byte from the I2C master bus.
                                        (0893) ;
                                        (0894) ;-----------------------------------------------------------------------------
                                        (0895) ;
                                        (0896) ;  ARGUMENTS:
                                        (0897) ;    Reg A Contains the Slave Address.
                                        (0898) ;    I2CHW_1_bStatus - Set for no ack to be followed by stop.
                                        (0899) ;    Clear for ack to indicate more data to follow.
                                        (0900) ;
                                        (0901) ;  RETURNS:
                                        (0902) ;    I2CHW_1_bData - Contains received data.
                                        (0903) ;
                                        (0904) ;  SIDE EFFECTS:
                                        (0905) ;    The A and X registers may be modified by this or future implementations
                                        (0906) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0907) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0908) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0909) ;    functions.
                                        (0910) ;          
                                        (0911) ;    Currently only the page pointer registers listed below are modified: 
                                        (0912) ;          CUR_PP
                                        (0913) ;
                                        (0914) ;    Must be followed by I2CHW_1_put_ack.
                                        (0915) ;    The I2CHW_1 interrupt should be disabled since this routine will poll the
                                        (0916) ;    reg[I2CHW_1_SCR] to determine when a byte is available
                                        (0917) ;
                                        (0918) ;   WARNING: this routine will disable the I2C interrupt.  It will wait until the I2C_BYTE_COMPLETE
                                        (0919) ;    flag is set to return.
                                        (0920) ;
                                        (0921) I2CHW_1_bRead:
                                        (0922) _I2CHW_1_bRead:
                                        (0923)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0924) 	RAM_SETPAGE_CUR >I2CHW_1_bStatus
                                        (0925)     ; disable the interrupt
                                        (0926)     ; *** NOT REENABLED ***
                                        (0927)     ;
                                        (0928)     M8C_DisableIntMask I2CHW_1_INT_REG, I2CHW_1_INT_MASK
0598: 49 D9 04 TST   REG[0xD9],0x4      (0929)     tst       reg[I2CHW_1_MSCR], I2CM_MASTEROP             ;do we even have control of the bus?
059B: A0 28    JZ    0x05C4             (0930)     jz    notBusMaster2
                                        (0931) 
059D: 55 00 00 MOV   [0x0],0x0          (0932)     mov   [I2CHW_1_bStatus],0x00                           ; Clear ACK flag
                                        (0933)     ;or    I2CHW_1_SEND_ACK                                ; Set ACK flag
                                        (0934) ;
                                        (0935) ; Check for the special case of the first read after and address is sent
                                        (0936) ;
                                        (0937) 
05A0: 08       PUSH  A                  (0938)     push  A                                                ;preserve the information about wether to ACK or NAK this byte
05A1: 5D D7    MOV   A,REG[0xD7]        (0939)     mov   A, reg[I2CHW_1_SCR]
05A3: 49 D7 08 TST   REG[0xD7],0x8      (0940)     tst   reg[I2CHW_1_SCR], I2C_ADDRIN
05A6: A0 04    JZ    0x05AB             (0941)     jz    WaitRXByteCompl                                  ;addr bit not set then this is a normal read
05A8: 62 D7 00 MOV   REG[0xD7],0x0      
                                        (0942)     ;SetI2CHW_1_SCR 0
                                        (0943)     ;mov   reg[I2CHW_1_SCR], 0                             ;clear the I2C_ADDR bit (to unstall SCL) & wait for next byte
                                        (0944) 
                                        (0945) ;IF I2CHW_1_THROTTLE_CLK_RATE
                                        (0946)     SetI2CHW_1_SCR 0                                       ;clear the I2C_ADDR bit (to unstall SCL) & wait for next byte
                                        (0947) ;ELSE
                                        (0948) ;    mov   reg[I2CHW_1_SCR], 0                             ;clear the I2C_ADDR bit (to unstall SCL) & wait for next byte
                                        (0949) ;ENDIF
                                        (0950)                                                            ; through to I2CHW_1_put_ack.
                                        (0951) 
                                        (0952)     ;must DROP through to send an Ack and another byte,
                                        (0953)     ;to stop reading we NAK the slave
                                        (0954) WaitRXByteCompl:
05AB: 49 D7 01 TST   REG[0xD7],0x1      (0955)     tst   reg[I2CHW_1_SCR],I2C_BYTE_COMPL                  ; Test to see if Slave ACKed
05AE: AF FC    JZ    0x05AB             (0956)     jz    WaitRXByteCompl
                                        (0957) 
05B0: 18       POP   A                  (0958)     pop   A                                                ;recover the saved ACK/NAK flag
05B1: 21 FF    AND   A,0xFF             (0959)     and   A,0xFF                                           ; Is Ack flag set"
05B3: A0 0A    JZ    0x05BE             (0960)     jz    exit_bRead_NOACK                                 ; Don't ACK
                                        (0961) 
                                        (0962)         ;now if the ACK flag was set, Ack the data which will release the bus and start the next byte in
                                        (0963)         ;otherwise do NOTHING to the SCR reg.  This will allow the calling routine to generate a repeat start
                                        (0964)         ;or a stop depending on it's preference.
                                        (0965) 
                                        (0966) 
05B5: 5D D8    MOV   A,REG[0xD8]        (0967)     mov   A, reg[I2CHW_1_DR]                               ; Record data received
05B7: 62 D7 10 MOV   REG[0xD7],0x10     
                                        (0968)     ;SetI2CHW_1_SCR I2C_ACKOUT
                                        (0969)     ;mov   reg[I2CHW_1_SCR], I2C_ACKOUT                    ; Record data received
                                        (0970) 
                                        (0971) ;IF I2CHW_1_THROTTLE_CLK_RATE
                                        (0972)     SetI2CHW_1_SCR I2C_ACKOUT                              ; Record data received
                                        (0973) ;ELSE
                                        (0974) ;    mov   reg[I2CHW_1_SCR], I2C_ACKOUT                    ; Record data received
                                        (0975) ;ENDIF
                                        (0976) 
05BA: 55 00 01 MOV   [0x0],0x1          (0977)     mov   [I2CHW_1_bStatus],0x01                           ; Clear ACK flag
                                        (0978)     RAM_EPILOGUE RAM_USE_CLASS_4
05BD: 7F       RET                      (0979)     ret
                                        (0980) 
                                        (0981) exit_bRead_NOACK:
05BE: 5D D8    MOV   A,REG[0xD8]        (0982)     mov   A, reg[I2CHW_1_DR]                               ; Record data received
                                        (0983)     ; send no Ack or Nak, the calling routine will have to decide to NAK or execute a repeat start.
                                        (0984)     ; sending nothing leaves the bus held in wait until a decision is made.
05C0: 55 00 00 MOV   [0x0],0x0          (0985)     mov   [I2CHW_1_bStatus],0x00                           ; Clear ACK flag
                                        (0986)     RAM_EPILOGUE RAM_USE_CLASS_4
05C3: 7F       RET                      (0987)     ret
                                        (0988) 
                                        (0989) notBusMaster2:
05C4: 55 00 FF MOV   [0x0],0xFF         (0990)    mov   [I2CHW_1_bStatus], 0xff
                                        (0991)    ;SetI2CHW_1_SCR 0
                                        (0992)    ;mov          reg[I2CHW_1_MSCR], 0                      ;we certainly cant restart if we've not Master
                                        (0993)    ;WHAT else should be done for this case?  Some sort of improper operation is being attempted.
                                        (0994)    RAM_EPILOGUE RAM_USE_CLASS_4
05C7: 7F       RET                      (0995)    ret
                                        (0996) 
                                        (0997) .ENDSECTION
                                        (0998) 
                                        (0999) 
                                        (1000) .SECTION
                                        (1001) ;-----------------------------------------------------------------------------
                                        (1002) ;  FUNCTION NAME: I2CHW_1_SendStop
                                        (1003) ;
                                        (1004) ;  DESCRIPTION:
                                        (1005) ;    Assert stop condition.
                                        (1006) ;
                                        (1007) ;-----------------------------------------------------------------------------
                                        (1008) ;
                                        (1009) ;  ARGUMENTS: none
                                        (1010) ;
                                        (1011) ;  RETURNS: none
                                        (1012) ;
                                        (1013) ;  SIDE EFFECTS:
                                        (1014) ;    The A and X registers may be modified by this or future implementations
                                        (1015) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1016) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1017) ;    responsibility to perserve their values across calls to fastcall16 
                                        (1018) ;    functions.
                                        (1019) ;
                                        (1020) ;  THEORY of OPERATION or PROCEDURE:
                                        (1021) ;     Send stop by releasing SDA high while SCL high. When in Master Read Mode, this
                                        (1022) ;     is done by nak'ing a read from the slave, in Master Write Mode this is done by clearing
                                        (1023) ;     the I2C_TX bit in  reg[I2CHW_1_SCR].  In either case this is a zero written to
                                        (1024) ;     reg[I2CHW_1_SCR].
                                        (1025) ;
                                        (1026)  I2CHW_1_SendStop:
                                        (1027) _I2CHW_1_SendStop:
                                        (1028)     RAM_PROLOGUE RAM_USE_CLASS_1
05C8: 49 D9 04 TST   REG[0xD9],0x4      (1029)     tst   reg[I2CHW_1_MSCR], I2CM_MASTEROP                 ;do we even have control of the bus?
05CB: A0 04    JZ    0x05D0             (1030)     jz    notBusMaster3
05CD: 62 D7 00 MOV   REG[0xD7],0x0      
                                        (1031)     ;SetI2CHW_1_SCR 0
                                        (1032)     ;mov  reg[I2CHW_1_SCR], 0
                                        (1033) ;IF I2CHW_1_THROTTLE_CLK_RATE
                                        (1034)     SetI2CHW_1_SCR 0                                       ; Put data in Data Reg
                                        (1035) ;ELSE
                                        (1036) ;    mov   reg[I2CHW_1_SCR], 0                             ; Put data in Data Reg
                                        (1037) ;ENDIF
                                        (1038) 
                                        (1039) notBusMaster3:
                                        (1040)     RAM_EPILOGUE RAM_USE_CLASS_1
05D0: 7F       RET                      (1041)     ret
05D1: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (1042) .ENDSECTION
                                        (1043) 
                                        (1044) .SECTION
                                        (1045) ;-----------------------------------------------------------------------------
                                        (1046) ;  FUNCTION NAME: I2CHW_1_bReadBusStatus
                                        (1047) ;
                                        (1048) ;  DESCRIPTION:
                                        (1049) ;     Returns the Status bits in the bStatus Register
                                        (1050) ;
                                        (1051) ;-----------------------------------------------------------------------------
                                        (1052) ;
                                        (1053) ;  ARGUMENTS:
                                        (1054) ;
                                        (1055) ;  RETURNS:
                                        (1056) ;     BYTE  bStatus -  Bus status data.  Use the following defined bits
                                        (1057) ;     returned in A.
                                        (1058) ;       I2CHW_1_RepStart:                   equ  0x01
                                        (1059) ;       I2CHW_1_NoStop:                     equ  0x02
                                        (1060) ;       I2CHW_1_NAKnextWr:                  equ  0x04
                                        (1061) ;
                                        (1062) ;  SIDE EFFECTS:
                                        (1063) ;    The A and X registers may be modified by this or future implementations
                                        (1064) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1065) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1066) ;    responsibility to perserve their values across calls to fastcall16 
                                        (1067) ;    functions.
                                        (1068) ;          
                                        (1069) ;  THEORY of OPERATION or PROCEDURE:
                                        (1070) ;     Read the Bus Status register.
                                        (1071) ;
                                        (1072) 
                                        (1073)  I2CHW_1_bReadBusStatus:
                                        (1074) _I2CHW_1_bReadBusStatus:
                                        (1075)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (1076)    RAM_SETPAGE_CUR >I2CHW_1_bStatus				                    ;Set the Page Pointer for LMM
05D4: 51 00    MOV   A,[0x0]            (1077)    mov   A, [I2CHW_1_bStatus]                      ;return the status in A
                                        (1078)    RAM_EPILOGUE RAM_USE_CLASS_4
05D6: 7F       RET                      (1079)    ret
                                        (1080) 
                                        (1081) .ENDSECTION
                                        (1082) 
                                        (1083) IF SYSTEM_SMALL_MEMORY_MODEL
                                        (1084) .SECTION
                                        (1085) ;-----------------------------------------------------------------------------
                                        (1086) ;  FUNCTION NAME: I2CHW_1_fReadBytes
                                        (1087) ;
                                        (1088) ;  DESCRIPTION:
                                        (1089) ;
                                        (1090) ;-----------------------------------------------------------------------------
                                        (1091) ;
                                        (1092) ;  ARGUMENTS:
                                        (1093) ;      A => Address of slave
                                        (1094) ;      X => Pointer to other arguments.
                                        (1095) ;    [x] => LSB of Array address to put data in.
                                        (1096) ;  [X-1] => MSB of Array address to put data in (ignorned)
                                        (1097) ;  [X-2] => Count of bytes to read.
                                        (1098) ;  [X-3] => Mode flags that allow the programmer to set flags
                                        (1099) ;           to determine if:
                                        (1100) ;             0x01 => Use RepeatStart instead of Start
                                        (1101) ;             0x02 => Don't send Stop
                                        (1102) ;
                                        (1103) ;  RETURNS:       None
                                        (1104) ;
                                        (1105) ;  SIDE EFFECTS:
                                        (1106) ;    The A and X registers may be modified by this or future implementations
                                        (1107) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1108) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1109) ;    responsibility to perserve their values across calls to fastcall16 
                                        (1110) ;    functions.
                                        (1111) ;          
                                        (1112) ;    Currently only the page pointer registers listed below are modified: 
                                        (1113) ;          CUR_PP
                                        (1114) ;
                                        (1115) ;  THEORY of OPERATION or PROCEDURE:
                                        (1116) ;    I2C and block must be operational.
                                        (1117) ;    This routine will enable the I2C interrupt!
                                        (1118) ;    If the I2CHW_ISR_ACTIVE indicates that the I2CHW_ISR is already running this routine will
                                        (1119) ;    pend on the ISR_ACTIVE bit until it can run
                                        (1120) ;
                                        (1121) IF	(TOOLCHAIN & HITECH)
                                        (1122) RxArray:      set   0
                                        (1123) RxByteCount:  set  -2
                                        (1124) RxMode:       set  -3
                                        (1125) ELSE
                                        (1126) RxArray:      equ   0
                                        (1127) RxByteCount:  equ  -2
                                        (1128) RxMode:       equ  -3
                                        (1129) ENDIF
                                        (1130) 
                                        (1131) 
                                        (1132)  I2CHW_1_fReadBytes:
                                        (1133)     push  A
                                        (1134) I2CMSCR_NotReady1Smm:
                                        (1135)         mov    A, [I2CHW_1_RsrcStatus]                     ; test to see if previous command started ISR
                                        (1136)         tst    [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE
                                        (1137)     ;mov   A, reg[I2CHW_1_MSCR]                            ;read the mscr register to look for pending master operations
                                        (1138)     ;and   A, 0x0f                                           ;only look at the lower bits
                                        (1139)           ;For multi master operations, a pening start or restart
                                        (1140)           ;request might be OK, the master might be waiting to
                                        (1141)           ;acquire the bus from another master
                                        (1142)         jnz   I2CMSCR_NotReady1Smm
                                        (1143)     pop   A
                                        (1144)         or    [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE       ; flag set here and cleared by ISR
                                        (1145)     asl   A                                                ; Shift address to the left to make
                                        (1146)                                                            ; a complete byte with the R/W bit.
                                        (1147)     or    A,0x01                                           ; OR the address with the Read bit.
                                        (1148)     mov   [I2CHW_1_SlaveAddr], A                           ; preserve addr+r/w state for the ISR to use
                                        (1149)     mov   reg[I2CHW_1_DR], A                               ; put the write addr into the I2C_DR reg
                                        (1150)     mov   [I2CHW_1_bStatus],0x00                           ; Clear all flags
                                        (1151)     mov   A, [X+RxMode]                                                             ; place the RxMode in status so ISR can access it
                                        (1152)     mov   [I2CHW_1_bStatus],A
                                        (1153)     ;
                                        (1154)         ;we must now initialize a read buffer using I2CHW_1_InitWrite
                                        (1155)         ;
                                        (1156)         push   X                                                ;preserve since it's used later
                                        (1157)         mov    A, [X+RxByteCount]                               ;get the write buf size
                                        (1158)         push   A
                                        (1159)         push   A                                                                                            ;this will be ignored
                                        (1160)         mov    A, [X+RxArray]                                   ;get the write buf addr
                                        (1161)         push   A
                                        (1162)         mov    X, sp
                                        (1163)         dec    X
                                        (1164)         call  I2CHW_1_InitWrite                            ;sets the addr and byte count to write to
                                        (1165)         add SP, -3
                                        (1166)         pop X                                                   ;restore X to be used for the rest of this routine
                                        (1167) 
                                        (1168)     mov   A,[I2CHW_1_SlaveAddr]
                                        (1169)     tst   [x+RxMode],I2CHW_1_RepStart
                                        (1170)     jnz   DoRestartRxSmm
                                        (1171)     tst   reg[I2CHW_1_SCR], I2C_BYTE_COMPL                 ; indicates the I2C bus is stalled
                                        (1172)     jnz   DoRestartRxSmm
                                        (1173)     call  I2C_DoStart                                      ; Send a start and address.
                                        (1174)     jmp   CheckRxAckSmm
                                        (1175) DoRestartRxSmm:
                                        (1176)     call  I2CHW_1_DoBufferRepeatStart                           ; Send a repeat start and address.
                                        (1177)         ;note that REPEATSTART can only be used if this master currently has control of the bus and is at the end
                                        (1178)         ; of or ending the current data transmission/reception.  This also requres that the software (this UM)
                                        (1179)         ; as a whole be able to detect that a stop has not been sent previously in this transmission.
                                        (1180) 
                                        (1181) CheckRxAckSmm:                                                ; Test to see if Slave ACKed
                                        (1182)         ;nothing to do here, a start and address are being transmitted, wait for the ISR to pick up, when it
                                        (1183)         ;is finished.
                                        (1184) ;End_RD:
                                        (1185)     ret
                                        (1186) 
                                        (1187) .ENDSECTION
                                        (1188) 
                                        (1189) .SECTION
                                        (1190) ;-----------------------------------------------------------------------------
                                        (1191) ;  FUNCTION NAME: I2CHW_1_bWriteBytes
                                        (1192) ;
                                        (1193) ;  DESCRIPTION:
                                        (1194) ;    Write multiple data bits to slave device.
                                        (1195) ;
                                        (1196) ;-----------------------------------------------------------------------------
                                        (1197) ;
                                        (1198) ;  ARGUMENTS:
                                        (1199) ;     A => Address of slave
                                        (1200) ;     X => Pointer to other arguments.
                                        (1201) ;   [x] => LSB of Array address to put data in.
                                        (1202) ; [X-1] => MSB of Array address to put data in (ignorned)
                                        (1203) ; [X-2] => Count of bytes to write.
                                        (1204) ; [X-3] => Mode flags that allow the programmer to set flags
                                        (1205) ;          to determine if:
                                        (1206) ;              0x01 => Use RePeatStart instead of Start
                                        (1207) ;              0x02 => Don't send Stop
                                        (1208) ;
                                        (1209) ;
                                        (1210) ;  RETURNS:     None
                                        (1211) ;
                                        (1212) ;  SIDE EFFECTS:
                                        (1213) ;    The A and X registers may be modified by this or future implementations
                                        (1214) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1215) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1216) ;    responsibility to perserve their values across calls to fastcall16 
                                        (1217) ;    functions.
                                        (1218) ;          
                                        (1219) IF	(TOOLCHAIN & HITECH)
                                        (1220) TxArray:      set   0
                                        (1221) TxByteCount:  set  -2
                                        (1222) TxMode:       set  -3
                                        (1223) ELSE
                                        (1224) TxArray:      equ   0
                                        (1225) TxByteCount:  equ  -2
                                        (1226) TxMode:       equ  -3
                                        (1227) ENDIF
                                        (1228) 
                                        (1229)  I2CHW_1_bWriteBytes:
                                        (1230)     push  A
                                        (1231) I2CMSCR_NotReady2Smm:
                                        (1232)         mov    A, [I2CHW_1_RsrcStatus]                     ; test to see if previous command started ISR
                                        (1233)         tst    [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE
                                        (1234)     ;mov   A, reg[I2CHW_1_MSCR]                            ;read the mscr register to look for pending master operations
                                        (1235)     ;and   A, 0x0f                                           ;only look at the lower bits
                                        (1236)           ;For multi master operations, a pening start or restart
                                        (1237)           ;request might be OK, the master might be waiting to
                                        (1238)           ;acquire the bus from another master
                                        (1239)         jnz   I2CMSCR_NotReady2Smm
                                        (1240)     pop   A
                                        (1241)         or    [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE       ; flag set here and cleared at end of ISR
                                        (1242)     asl   A                                                ; Shift address to the left to make
                                        (1243)                                                            ; a complete byte with the R/W bit.
                                        (1244)                                                            ; The ASL takes care of clearing bit 0.
                                        (1245)     mov   [I2CHW_1_bStatus],0x00                           ; Clear all flags
                                        (1246)     mov   [I2CHW_1_SlaveAddr], A                           ; preserve addr+r/w state for the ISR to use
                                        (1247)     mov   reg[I2CHW_1_DR], A                               ; put the write addr into the I2C_DR reg
                                        (1248)     mov   A, [X+TxMode]                                                             ; place the TxMode in status so ISR can access it
                                        (1249)     mov   [I2CHW_1_bStatus],A
                                        (1250)     ;
                                        (1251)         ;we must now initialize a read buffer using I2CHW_1_InitWrite
                                        (1252)         ;
                                        (1253)         push   X                                                ;preserve since it's used later
                                        (1254)         inc    [X+TxByteCount]                                 ;increase this by one since the init routine will decrement it by 1
                                        (1255)                                                                 ;but the ISR understands the original count passed (sigh...)(F.O.E.O.)
                                        (1256)         mov    A, [X+TxByteCount]                               ;get the write buf size
                                        (1257)         push   A
                                        (1258)         push   A                                                                                            ;this will be ignored
                                        (1259)         mov    A, [X+TxArray]                                   ;get the write buf addr
                                        (1260)         push   A
                                        (1261)         mov    X, sp
                                        (1262)         dec    X
                                        (1263)         call  I2CHW_1_InitRamRead                          ;sets the addr and byte count to write to
                                        (1264)         add    SP, -3
                                        (1265)         pop    X                                                ;restore X to be used for the rest of this routine
                                        (1266)     ;and  [I2CHW_1_RsrcStatus],~I2C_READFLASH              ;shouldn't be needed should have been taken care of in InitRamRead routine
                                        (1267) 
                                        (1268) 
                                        (1269)     mov   A,[I2CHW_1_SlaveAddr]
                                        (1270)     tst   [x+TxMode],I2CHW_1_RepStart
                                        (1271)     jnz   DoRestartTxSmm
                                        (1272)     tst   reg[I2CHW_1_SCR], I2C_BYTE_COMPL                 ; indicates the I2C bus is stalled
                                        (1273)     jnz   DoRestartRxSmm
                                        (1274)     call  I2C_DoStart                                      ; Send a start and address.
                                        (1275)     jmp   DoTxAckSmm
                                        (1276) DoRestartTxSmm:
                                        (1277)     call  I2CHW_1_DoBufferRepeatStart                           ; Send a repeat start and address.
                                        (1278) DoTxAckSmm:
                                        (1279) 
                                        (1280) 
                                        (1281) ;WriteSlaveAck:
                                        (1282)     ret
                                        (1283) 
                                        (1284) .ENDSECTION
                                        (1285) 
                                        (1286) .SECTION
                                        (1287) ;-----------------------------------------------------------------------------
                                        (1288) ;  FUNCTION NAME: I2CHW_1_bWriteCBytes
                                        (1289) ;
                                        (1290) ;  DESCRIPTION:
                                        (1291) ;    Write multiple data bits to slave device from ROM
                                        (1292) ;
                                        (1293) ;-----------------------------------------------------------------------------
                                        (1294) ;
                                        (1295) ;  ARGUMENTS:
                                        (1296) ;      A => Address of slave
                                        (1297) ;      X => Pointer to other arguments.
                                        (1298) ;     [x] => LSB of ROM Array address to put data in.
                                        (1299) ;   [X-1] => MSB of ROM Array address to put data in (ignorned)
                                        (1300) ;   [X-2] => Count of bytes to write.
                                        (1301) ;   [X-3] => Mode flags that allow the programmer to set flags
                                        (1302) ;            to determine if:
                                        (1303) ;               0x01 => Use RepeatStart instead of Start
                                        (1304) ;               0x02 => Don't send Stop
                                        (1305) ;
                                        (1306) ;  RETURNS:
                                        (1307) ;    None
                                        (1308) ;
                                        (1309) ;  SIDE EFFECTS:
                                        (1310) ;    The A and X registers may be modified by this or future implementations
                                        (1311) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1312) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1313) ;    responsibility to perserve their values across calls to fastcall16 
                                        (1314) ;    functions.
                                        (1315) ;          
                                        (1316) IF	(TOOLCHAIN & HITECH)
                                        (1317) TxCArrayLSB:   set   0
                                        (1318) TxCArrayMSB:   set  -1
                                        (1319) TxCByteCount:  set  -2
                                        (1320) TxCMode:       set  -3
                                        (1321) ELSE
                                        (1322) TxCArrayLSB:   equ   0
                                        (1323) TxCArrayMSB:   equ  -1
                                        (1324) TxCByteCount:  equ  -2
                                        (1325) TxCMode:       equ  -3
                                        (1326) ENDIF
                                        (1327) 
                                        (1328)  I2CHW_1_bWriteCBytes:
                                        (1329)     push  A
                                        (1330) I2CMSCR_NotReady3Smm:
                                        (1331)         mov    A, [I2CHW_1_RsrcStatus]                     ; test to see if previous command started ISR
                                        (1332)         tst    [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE
                                        (1333)     ;mov   A, reg[I2CHW_1_MSCR]                            ;read the mscr register to look for pending master operations
                                        (1334)     ;and   A, 0x0f                                           ;only look at the lower bits
                                        (1335)           ;For multi master operations, a pening start or restart
                                        (1336)           ;request might be OK, the master might be waiting to
                                        (1337)           ;acquire the bus from another master
                                        (1338)         jnz   I2CMSCR_NotReady3Smm
                                        (1339)     pop   A
                                        (1340)         or    [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE       ;lag set here but cleared in ISRf
                                        (1341)         asl   A                                                 ; Shift address to the left to make
                                        (1342)                                                            ; a complete byte with the R/W bit.
                                        (1343)                                                            ; The ASL takes care of clearing bit 0.
                                        (1344)     mov   [I2CHW_1_bStatus],0x00                           ; Clear all flags
                                        (1345)     mov   [I2CHW_1_SlaveAddr], A                           ; preserve addr+r/w state for the ISR to use
                                        (1346)     mov   reg[I2CHW_1_DR], A                               ; put the write addr into the I2C_DR reg
                                        (1347)         mov   A, [X+RxMode]                                                             ; place the RxMode in status so ISR can access it
                                        (1348)     mov   [I2CHW_1_bStatus],A
                                        (1349)     ;
                                        (1350)         ;we must now initialize a read buffer using I2CHW_1_InitWrite
                                        (1351)         ;
                                        (1352)         push   X                                                ;preserve X since it's used later
                                        (1353)         mov    A, 0                                             ;get the write buf size (this is the hi order part)
                                        (1354)         inc    [X+TxCByteCount]                                 ;increase this by one since the init routine will decrement it by 1
                                        (1355)         jnc     . + 3                                           ;but the ISR understands the original count passed (sigh...)(F.O.E.O.)
                                        (1356)         inc    A                                                                                        ;if the low order part of the count happened to roll to 0x00, inc the hi part
                                        (1357)         push   A
                                        (1358)         mov    A, [X+TxCByteCount]                              ;initFlasRead needs a 2 byte count this is the low ord byte
                                        (1359)         push   A
                                        (1360)         mov    A, [X+TxCArrayMSB]                               ;get the write buf addr
                                        (1361)         push   A                                                                                        ;this will be ignored
                                        (1362)         mov    A, [X+TxCArrayLSB]                               ;get the write buf addr
                                        (1363)         push   A
                                        (1364)         mov    X, sp
                                        (1365)         dec    X
                                        (1366)         call  I2CHW_1_InitFlashRead                        ;sets the addr and byte count to write to
                                        (1367)         add SP, -4
                                        (1368)         pop X                                                   ;restore X to be used for the rest of this routine
                                        (1369)     ;or  [I2CHW_1_RsrcStatus],I2C_READFLASH
                                        (1370)     mov   A,[I2CHW_1_SlaveAddr]
                                        (1371)     tst   [x+TxMode],I2CHW_1_RepStart                      ; Check if a Start or RepeatStart
                                        (1372)     jnz   DoCRestartTxSmm                                      ; should executed.
                                        (1373)     tst   reg[I2CHW_1_SCR], I2C_BYTE_COMPL                 ; indicates the I2C bus is stalled
                                        (1374)     jnz   DoRestartRxSmm
                                        (1375)     call  I2C_DoStart                                      ; Send a start and address.
                                        (1376)     jmp   DoCTxAckSmm
                                        (1377) DoCRestartTxSmm:
                                        (1378)     call  I2CHW_1_DoBufferRepeatStart                           ; Send a repeat start and address.
                                        (1379) 
                                        (1380) DoCTxAckSmm:                                                   ; Test to see if Slave is ACKed
                                        (1381) 
                                        (1382) ;CWriteSlaveAck:
                                        (1383)         ret
                                        (1384) 
                                        (1385) .ENDSECTION
                                        (1386) 
                                        (1387) 
                                        (1388) ENDIF	 ;SYSTEM_SMALL_MEMORY_MODEL
                                        (1389) 
                                        (1390) ; End of File I2CHW_1.asm
                                        (1391) 
                                        (1392) 
FILE: lib\i2chw_1int.asm                (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: I2CHW_1INT.asm
                                        (0004) ;;   Version: 2.00, Updated on 2015/3/4 at 22:26:25
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: I2CHW Master Interrupt Service Routine
                                        (0008) ;;  This is the interrupt service routine for the Single Master I2C function.
                                        (0009) ;;-----------------------------------------------------------------------------
                                        (0010) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0011) ;;*****************************************************************************
                                        (0012) ;;*****************************************************************************
                                        (0013) 
                                        (0014) include "m8c.inc"
                                        (0015) include "memory.inc"
                                        (0016) include "I2CHW_1Common.inc"
                                        (0017) include "I2CHW_1Mstr.inc"
                                        (0018) 
                                        (0019) ;-----------------------------------------------
                                        (0020) ;  Global Symbols
                                        (0021) ;-----------------------------------------------
                                        (0022) 
                                        (0023) export     I2CHW_1_Read_Count
                                        (0024) export    _I2CHW_1_Read_Count
                                        (0025) export     I2CHW_1_Write_Count
                                        (0026) export    _I2CHW_1_Write_Count
                                        (0027) 
                                        (0028) export    pI2CHW_1_Read_BufLO
                                        (0029) export   _pI2CHW_1_Read_BufLO
                                        (0030) export    pI2CHW_1_Write_BufLO
                                        (0031) export   _pI2CHW_1_Write_BufLO
                                        (0032) export    I2CHW_1_RsrcStatus
                                        (0033) export   _I2CHW_1_RsrcStatus
                                        (0034) export    I2CHW_1_SlaveAddr
                                        (0035) export   _I2CHW_1_SlaveAddr
                                        (0036) 
                                        (0037) ;-----------------------------------------------
                                        (0038) ; WARNING: The variables below are deprecated
                                        (0039) ; and have been replaced with Read_BufLO
                                        (0040) ; and Write_BufLO
                                        (0041) ;-----------------------------------------------
                                        (0042) export    pI2CHW_1_Read_Buf
                                        (0043) export   _pI2CHW_1_Read_Buf
                                        (0044) export    pI2CHW_1_Write_Buf
                                        (0045) export   _pI2CHW_1_Write_Buf
                                        (0046) ;-----------------------------------------------
                                        (0047) ; END WARNING
                                        (0048) ;-----------------------------------------------
                                        (0049)  
                                        (0050) area InterruptRAM(RAM, REL, CON)
                                        (0051) 
                                        (0052) ;-----------------------------------------------
                                        (0053) ; Variable Allocation
                                        (0054) ;-----------------------------------------------
                                        (0055) 
                                        (0056)   I2CHW_1_SlaveAddr:
                                        (0057)  _I2CHW_1_SlaveAddr:                         blk      1
                                        (0058)   I2CHW_1_RsrcStatus:
                                        (0059)  _I2CHW_1_RsrcStatus:                        blk     1
                                        (0060)   I2CHW_1_Write_Count:
                                        (0061)  _I2CHW_1_Write_Count:                       blk    1
                                        (0062) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0063) export    pI2CHW_1_Write_BufHI
                                        (0064) export   _pI2CHW_1_Write_BufHI
                                        (0065) 
                                        (0066)  pI2CHW_1_Write_BufHI:
                                        (0067) _pI2CHW_1_Write_BufHI:                       blk     1
                                        (0068) ENDIF
                                        (0069) ;-----------------------------------------------
                                        (0070) ; WARNING: The variable below is deprecated
                                        (0071) ; and has been replaced Write_BufLO
                                        (0072) ;-----------------------------------------------
                                        (0073)  pI2CHW_1_Write_Buf:
                                        (0074) _pI2CHW_1_Write_Buf:
                                        (0075) ;-----------------------------------------------
                                        (0076) ; END WARNING
                                        (0077) ;-----------------------------------------------
                                        (0078)  pI2CHW_1_Write_BufLO:
                                        (0079) _pI2CHW_1_Write_BufLO:                       blk      1
                                        (0080) 
                                        (0081) IF I2CHW_1_READ_FLASH
                                        (0082) export    pI2CHW_1_Read_BufHI
                                        (0083) export   _pI2CHW_1_Read_BufHI
                                        (0084) 
                                        (0085)  pI2CHW_1_Read_BufHI:
                                        (0086) _pI2CHW_1_Read_BufHI:                        blk     1
                                        (0087) ELSE
                                        (0088) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0089) export    pI2CHW_1_Read_BufHI
                                        (0090) export   _pI2CHW_1_Read_BufHI
                                        (0091) 
                                        (0092)  pI2CHW_1_Read_BufHI:
                                        (0093) _pI2CHW_1_Read_BufHI:                        blk     1
                                        (0094) ENDIF
                                        (0095) ENDIF
                                        (0096) 
                                        (0097) ;-----------------------------------------------
                                        (0098) ; WARNING: The variable below is deprecated
                                        (0099) ; and has been replaced Read_BufLO
                                        (0100) ;-----------------------------------------------
                                        (0101)  pI2CHW_1_Read_Buf:
                                        (0102) _pI2CHW_1_Read_Buf:
                                        (0103) ;-----------------------------------------------
                                        (0104) ; END WARNING
                                        (0105) ;-----------------------------------------------
                                        (0106)  pI2CHW_1_Read_BufLO:
                                        (0107) _pI2CHW_1_Read_BufLO:                        blk       1
                                        (0108) 
                                        (0109) IF I2CHW_1_READ_FLASH
                                        (0110) export    I2CHW_1_Read_CountHI
                                        (0111) export   _I2CHW_1_Read_CountHI
                                        (0112) 
                                        (0113)  I2CHW_1_Read_CountHI:
                                        (0114) _I2CHW_1_Read_CountHI:                       blk    1
                                        (0115) ENDIF
                                        (0116) 
                                        (0117)  I2CHW_1_Read_Count:
                                        (0118) _I2CHW_1_Read_Count:                         blk      1
                                        (0119) 
                                        (0120) ;@PSoC_UserCode_INIT@ (Do not change this line.)
                                        (0121) ;---------------------------------------------------
                                        (0122) ; Insert your custom declarations below this banner
                                        (0123) ;---------------------------------------------------
                                        (0124) 
                                        (0125) ;------------------------
                                        (0126) ; Includes
                                        (0127) ;------------------------
                                        (0128) 
                                        (0129) 	
                                        (0130) ;------------------------
                                        (0131) ;  Constant Definitions
                                        (0132) ;------------------------
                                        (0133) 
                                        (0134) 
                                        (0135) ;------------------------
                                        (0136) ; Variable Allocation
                                        (0137) ;------------------------
                                        (0138) 
                                        (0139) 
                                        (0140) ;---------------------------------------------------
                                        (0141) ; Insert your custom declarations above this banner
                                        (0142) ;---------------------------------------------------
                                        (0143) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0144) 
                                        (0145) 
                                        (0146) 
                                        (0147) AREA UserModules (ROM, REL)
                                        (0148) 
                                        (0149) 
                                        (0150) export _I2CHW_1_ISR
                                        (0151) ;;****************************************************
                                        (0152) ;; I2C_MASTER  main entry point from vector 60h
                                        (0153) ;;
                                        (0154) ;;****************************************************
                                        (0155) 
                                        (0156) 
                                        (0157) _I2CHW_1_ISR:
05D7: 08       PUSH  A                  (0158)     push A
05D8: 10       PUSH  X                  (0159)     push X
05D9: 5D D3    MOV   A,REG[0xD3]        
05DB: 08       PUSH  A                  
                                        (0160) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0161)     REG_PRESERVE IDX_PP
                                        (0162) ENDIF
                                        (0163)     
                                        (0164)     ; Stop trap is not recommended because the stop bit cannot be cleared
                                        (0165)     ; User may choose to enable it
                                        (0166)     ; Add code to handle stop condition here
                                        (0167) 
05DC: 49 D7 08 TST   REG[0xD7],0x8      (0168)     tst reg[I2CHW_1_SCR], I2C_ADDRIN
05DF: A0 18    JZ    0x05F8             (0169)     jz DataState
                                        (0170)     ;test for a start condition sent out, or bus error, ack from slave, or (lost arb & addr)
                                        (0171) AddrState:
05E1: 49 D9 01 TST   REG[0xD9],0x1      (0172)     tst reg[I2CHW_1_MSCR], I2CM_SNDSTRT
05E4: B0 2F    JNZ   0x0614             (0173)     jnz NoStart
05E6: 49 D7 02 TST   REG[0xD7],0x2      (0174)     tst reg[I2CHW_1_SCR], ( I2C_LST_BIT )                  ;must be a zero or no slave answered
05E9: B0 1E    JNZ   0x0608             (0175)     jnz SlaveAddrNAK
                                        (0176)                                                            ;slave must have acked here
                                        (0177)                                                            
05EB: 47 01 01 TST   [0x1],0x1          (0178)     tst [I2CHW_1_SlaveAddr], 01                            ;bit 0 = 1 then read (from slave and put it in RAM,
                                        (0179)                                                            ;bit 0 = 0 then write to slave and get it from RAM or Flash
05EE: B0 2E    JNZ   0x061D             (0180)     jnz I2C_ReadSlave1stByte                               ;bit 0 was 1
05F0: 80 A7    JMP   0x0698             (0181)     jmp I2C_WriteSlave1stByte                              ;bit 0 was 0
05F2: 18       POP   A                  
05F3: 60 D3    MOV   REG[0xD3],A        
                                        (0182) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0183)     REG_RESTORE IDX_PP
                                        (0184) ENDIF
05F5: 20       POP   X                  (0185)     pop X
05F6: 18       POP   A                  (0186)     pop A
05F7: 7E       RETI                     (0187)     reti
                                        (0188) 
                                        (0189) DataState:
05F8: 2E 02 80 OR    [0x2],0x80         (0190)     or [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE
05FB: 47 01 01 TST   [0x1],0x1          (0191)     tst [I2CHW_1_SlaveAddr], 01                            ;bit 0 = 1 then read, bit 0 = 0 then write
05FE: B0 2D    JNZ   0x062C             (0192)     jnz I2C_ReadSlave                                      ;bit 0 was 1
                                        (0193) 
                                        (0194) StillDataToWrite:
0600: 80 9D    JMP   0x069E             (0195)     jmp I2C_WriteSlave                                     ;bit 0 was 0
0602: 18       POP   A                  
0603: 60 D3    MOV   REG[0xD3],A        
                                        (0196) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0197)     REG_RESTORE IDX_PP
                                        (0198) ENDIF
0605: 20       POP   X                  (0199)     pop X
0606: 18       POP   A                  (0200)     pop A
0607: 7E       RETI                     (0201)     reti
0608: 62 D7 00 MOV   REG[0xD7],0x0      
                                        (0202) 
                                        (0203) 
                                        (0204) SlaveAddrNAK:
                                        (0205)     ;;
                                        (0206)     ;; all there is to do here is to return, the slave didn't respond so it's not there or needs
                                        (0207)     ;; to be tried later.
                                        (0208)     ;;
                                        (0209) ;@PSoC_UserCode_BODY4@ (Do not change this line.)
                                        (0210) ;---------------------------------------------------
                                        (0211) ; Insert your custom code below this banner
                                        (0212) ; to modify the way a NAK from a slave is handled
                                        (0213) ; possibly set a user defined status
                                        (0214) ;---------------------------------------------------
                                        (0215) 
                                        (0216) ;********************************************************
                                        (0217) ; End user I2C Buffered WRITE (to RAM) Customization
                                        (0218) ;********************************************************
                                        (0219) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0220) ;
                                        (0221) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                        (0222) ;
                                        (0223)     SetI2CHW_1_SCR 0     ;sets the tx/rx bit to receive, generates a stop without sending any data
                                        (0224) 
060B: 26 02 7F AND   [0x2],0x7F         (0225)     and [I2CHW_1_RsrcStatus], ~I2CHW_ISR_ACTIVE
060E: 18       POP   A                  
060F: 60 D3    MOV   REG[0xD3],A        
                                        (0226) 
                                        (0227) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0228)     REG_RESTORE IDX_PP
                                        (0229) ENDIF
0611: 20       POP   X                  (0230)     pop X
0612: 18       POP   A                  (0231)     pop A
0613: 7E       RETI                     (0232)     reti
                                        (0233) 
                                        (0234) NoStart:
                                        (0235)     ;here might test loss of arbitration and the presence of an address bit indicating that the
                                        (0236)     ;Master is being addressed as a slave.
                                        (0237)     ;;
                                        (0238)     ;; there may be a need to indicate that there was a Master transmission
                                        (0239)     ;; failure or an unsuccessful attempt.
                                        (0240)     ;;
0614: 26 02 7F AND   [0x2],0x7F         (0241)     and [I2CHW_1_RsrcStatus], ~I2CHW_ISR_ACTIVE
0617: 18       POP   A                  
0618: 60 D3    MOV   REG[0xD3],A        
                                        (0242) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0243)     REG_RESTORE IDX_PP
                                        (0244) ENDIF
061A: 20       POP   X                  (0245)     pop X
061B: 18       POP   A                  (0246)     pop A
061C: 7E       RETI                     (0247)     reti
                                        (0248) 
                                        (0249) I2C_ReadSlave1stByte:
061D: 2E 02 80 OR    [0x2],0x80         (0250)     or [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE
0620: 26 02 FB AND   [0x2],0xFB         (0251)     and [I2CHW_1_RsrcStatus], ~I2CHW_RD_COMPLETE
0623: 62 D7 00 MOV   REG[0xD7],0x0      
0626: 18       POP   A                  
0627: 60 D3    MOV   REG[0xD3],A        
                                        (0252) 
                                        (0253) ;read normal data in from slave immediately after the address is sent, there is no data to read
                                        (0254) ;but the bus is stalled at byte complete
                                        (0255) 
                                        (0256) ;
                                        (0257) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                        (0258) ;
                                        (0259)     SetI2CHW_1_SCR 0     ;sets the tx/rx bit to receive, and clocks a byte in
                                        (0260) 
                                        (0261) 
                                        (0262) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0263)     REG_RESTORE IDX_PP
                                        (0264) ENDIF
0629: 20       POP   X                  (0265)     pop X
062A: 18       POP   A                  (0266)     pop A
062B: 7E       RETI                     (0267)     reti
                                        (0268) 
                                        (0269) I2C_ReadSlave:                                             ;this is just a normal read
                                        (0270) 
                                        (0271) 
                                        (0272) ;;code snipped from old SW I2C below
                                        (0273) ;
                                        (0274) ; MASTER READ from SLAVE
                                        (0275) ; (and writing to it's own RAM--Write_Buf and Write_Cnt)
                                        (0276) ;
                                        (0277) ;@PSoC_UserCode_BODY1_V1.2@ (Do not change this line.)
                                        (0278) ;---------------------------------------------------
                                        (0279) ; Insert your custom code below this banner
                                        (0280) ;---------------------------------------------------
                                        (0281) 
                                        (0282) ;********************************************************
                                        (0283) ; By modifying the section from here down to the next comment block
                                        (0284) ; a user could process data for a custom I2C Master Read (write to RAM) application
                                        (0285) ; NOTE: I2C handshakes (ACK/NAK may be effected by any introduced bugs)
                                        (0286) ;********************************************************
062C: 47 00 04 TST   [0x0],0x4          (0287)    tst   [I2CHW_1_bStatus], fI2C_NAKnextWr
062F: B0 14    JNZ   0x0644             (0288)    jnz   InStoreData
                                        (0289)    ;
                                        (0290)    ;process write data here
                                        (0291)    ;
0631: 7A 03    DEC   [0x3]              (0292)    dec   [I2CHW_1_Write_Count]
0633: C0 4F    JC    0x0683             (0293)    jc    CompleteRDXfer                                              ; carry set if value became -1
                                        (0294)    ;jz    InStoreData                                                                                             ;In theory overflow cant happen but stop the transaction anyway.
0635: 3C 03 00 CMP   [0x3],0x0          (0295)    cmp   [I2CHW_1_Write_Count], 00                                   ;set nak flag, dec count, and store data
0638: A0 03    JZ    0x063C             (0296)    jz    InNakNextByte
063A: 80 06    JMP   0x0641             (0297)    jmp   InNotBufEnd
                                        (0298) InNakNextByte:                                                       ;set the nakflag in I2CHW_1_bStatus
063C: 2E 00 04 OR    [0x0],0x4          (0299)    or    [I2CHW_1_bStatus], fI2C_NAKnextWr
063F: 80 04    JMP   0x0644             (0300)    jmp   InStoreData
                                        (0301) InNotBufEnd:
0641: 26 00 FB AND   [0x0],0xFB         (0302)    and   [I2CHW_1_bStatus], ~fI2C_NAKnextWr                          ;clear the nak flag in case it was set from a previous operation
                                        (0303) InStoreData:
                                        (0304)    ;This is the ONLY place this bit is set  This bit should never be cleared by the isr ONLY by the API ClrWrStatus()
0644: 2E 02 10 OR    [0x2],0x10         (0305)    or    [I2CHW_1_RsrcStatus], I2CHW_WR_NOERR                        ;set current status
                                        (0306) IF SYSTEM_LARGE_MEMORY_MODEL
0647: 51 04    MOV   A,[0x4]            (0307)    mov   A, [pI2CHW_1_Write_BufHI]
0649: 60 D3    MOV   REG[0xD3],A        
                                        (0308) ENDIF
                                        (0309)    RAM_SETPAGE_IDX A
064B: 58 05    MOV   X,[0x5]            (0310)    mov   X, [pI2CHW_1_Write_BufLO]
064D: 5D D8    MOV   A,REG[0xD8]        (0311)    mov   A, reg[I2CHW_1_DR]
064F: 70 3F    AND   F,0x3F             
0651: 71 80    OR    F,0x80             
                                        (0312)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_10b
0653: 54 00    MOV   [X+0],A            (0313)    mov   [X], A
0655: 70 3F    AND   F,0x3F             
0657: 71 00    OR    F,0x0              
                                        (0314)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_00b
0659: 76 05    INC   [0x5]              (0315)    inc   [pI2CHW_1_Write_BufLO]
                                        (0316) 
065B: 47 00 04 TST   [0x0],0x4          (0317)    tst   [I2CHW_1_bStatus], fI2C_NAKnextWr
065E: B0 0A    JNZ   0x0669             (0318)    jnz   NAK_this_one
0660: 62 D7 10 MOV   REG[0xD7],0x10     
0663: 18       POP   A                  
0664: 60 D3    MOV   REG[0xD3],A        
                                        (0319) 
                                        (0320) ;********************************************************
                                        (0321) ; End user I2C Buffered WRITE (to RAM) Customization
                                        (0322) ;********************************************************
                                        (0323) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0324) ;;code snipped form SW I2C to maintain api compatibility above
                                        (0325) 
                                        (0326) ;
                                        (0327) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                        (0328) ;
                                        (0329)     SetI2CHW_1_SCR I2C_ACKOUT                                        ;send Ack
                                        (0330) 
                                        (0331) 
                                        (0332) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0333)     REG_RESTORE IDX_PP
                                        (0334) ENDIF
0666: 20       POP   X                  (0335)     pop X
0667: 18       POP   A                  (0336)     pop A
0668: 7E       RETI                     (0337)     reti
                                        (0338) 
                                        (0339) NAK_this_one:
                                        (0340) 
0669: 26 00 FB AND   [0x0],0xFB         (0341)     and  [I2CHW_1_bStatus], ~fI2C_NAKnextWr
                                        (0342) 
                                        (0343)     ; *****
                                        (0344)     ; here we may need to look at the mode that this was called under
                                        (0345)     ; what does the user want done on the last byte.  Could be a send restart...
                                        (0346)     ; ******
066C: 26 02 F8 AND   [0x2],0xF8         (0347)     and   [I2CHW_1_RsrcStatus], ~0x07                                ;clear the read status bits
066F: 2E 02 01 OR    [0x2],0x1          (0348)     or    [I2CHW_1_RsrcStatus], I2CHW_RD_NOERR
0672: 2E 02 04 OR    [0x2],0x4          (0349)     or    [I2CHW_1_RsrcStatus], I2CHW_RD_COMPLETE
                                        (0350) 
0675: 26 00 03 AND   [0x0],0x3          (0351)     and [I2CHW_1_bStatus], (I2CHW_1_RepStart | I2CHW_1_NoStop)
0678: A0 0A    JZ    0x0683             (0352)     jz      CompleteRDXfer
067A: 26 02 7F AND   [0x2],0x7F         (0353)     and   [I2CHW_1_RsrcStatus], ~I2CHW_ISR_ACTIVE
067D: 18       POP   A                  
067E: 60 D3    MOV   REG[0xD3],A        
                                        (0354) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0355)     REG_RESTORE IDX_PP
                                        (0356) ENDIF
0680: 20       POP   X                  (0357)     pop X
0681: 18       POP   A                  (0358)     pop A
0682: 7E       RETI                     (0359)     reti
0683: 62 D7 00 MOV   REG[0xD7],0x0      
                                        (0360)     ;if neither a repeat start or a NoStop, then this must be a CompleteXfer request.
                                        (0361)     ;The NAK (not I2C_SNDACK) bit in I2C_SCR below will automatically generate a stop
                                        (0362) 
                                        (0363) CompleteRDXfer:
                                        (0364) 
                                        (0365) ;
                                        (0366) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                        (0367) ;
                                        (0368)     SetI2CHW_1_SCR 0                                                 ;send Ack
                                        (0369) 
                                        (0370) 
0686: 26 02 7F AND   [0x2],0x7F         (0371)     and   [I2CHW_1_RsrcStatus], ~I2CHW_ISR_ACTIVE
0689: 18       POP   A                  
068A: 60 D3    MOV   REG[0xD3],A        
                                        (0372) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0373)     REG_RESTORE IDX_PP
                                        (0374) ENDIF
068C: 20       POP   X                  (0375)     pop X
068D: 18       POP   A                  (0376)     pop A
068E: 7E       RETI                     (0377)     reti                                                             ;return and wait for the next interrupt (on data)
068F: 62 D7 10 MOV   REG[0xD7],0x10     
0692: 18       POP   A                  
0693: 60 D3    MOV   REG[0xD3],A        
                                        (0378) 
                                        (0379) AckTheRead:
                                        (0380) 
                                        (0381) ;
                                        (0382) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                        (0383) ;
                                        (0384)     SetI2CHW_1_SCR I2C_ACKOUT                                        ;send Ack
                                        (0385) 
                                        (0386) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0387)     REG_RESTORE IDX_PP
                                        (0388) ENDIF
0695: 20       POP   X                  (0389)     pop X
0696: 18       POP   A                  (0390)     pop A
0697: 7E       RETI                     (0391)     reti
                                        (0392) 
                                        (0393) 
                                        (0394) I2C_WriteSlave1stByte:
                                        (0395) ;write normal data to slave
0698: 26 02 BF AND   [0x2],0xBF         (0396)     and [I2CHW_1_RsrcStatus], ~I2CHW_WR_COMPLETE
069B: 2E 02 80 OR    [0x2],0x80         (0397)     or [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE
                                        (0398) 
                                        (0399) 
                                        (0400) I2C_WriteSlave:
                                        (0401) 
069E: 49 D7 02 TST   REG[0xD7],0x2      (0402)     tst reg[I2CHW_1_SCR], ( I2C_LST_BIT )                  ;must be a zero or no slave answered
06A1: B0 4C    JNZ   0x06EE             (0403)     jnz SlaveDataNAK
06A3: 50 04    MOV   A,0x4              (0404)     mov A, (I2C_TX)
06A5: 08       PUSH  A                  (0405)     push A
                                        (0406) 
                                        (0407) ;
                                        (0408) ;MASTER is WRITING TO SLAVE (& reading data from ram or flash buffer)
                                        (0409) ;
                                        (0410) ;;code snipped from SW I2C below
                                        (0411) 
                                        (0412) I2C_ObtainOutData:
                                        (0413) 
                                        (0414) 
                                        (0415) ;********************************************************
                                        (0416) ; here we need to get the next data to output (master-read)
                                        (0417) ; also set the status byte for use on exit
                                        (0418) ;********************************************************
                                        (0419) IF I2CHW_1_READ_FLASH
                                        (0420) ;@PSoC_UserCode_BODY2_V1.2@ (Do not change this line.)
                                        (0421) ;---------------------------------------------------
                                        (0422) ; Insert your custom code below this banner
                                        (0423) ; to modify the way a master might read non-volitile data
                                        (0424) ; to send.
                                        (0425) ;---------------------------------------------------
                                        (0426) 
                                        (0427)     tst  [I2CHW_1_RsrcStatus],I2CHW_READFLASH
                                        (0428)     jz   ReadOutData
                                        (0429) 
                                        (0430)     ;
                                        (0431)     ;get the data
                                        (0432)     ;
                                        (0433)     mov  X, [pI2CHW_1_Read_BufLO]
                                        (0434)     mov  A, [pI2CHW_1_Read_BufHI]
                                        (0435)     romx
                                        (0436)     mov  reg[I2CHW_1_DR],A
                                        (0437)     dec  [I2CHW_1_Read_Count]                                        ;calc addr lsb
                                        (0438)     jnc  NoDecHighCount
                                        (0439)     dec  [I2CHW_1_Read_CountHI]
                                        (0440) 
                                        (0441)     jc   MstrWRComplete
                                        (0442) 
                                        (0443) NoDecHighCount:
                                        (0444) 
                                        (0445)     inc  [pI2CHW_1_Read_BufLO]                                       ;set the next flash address to read
                                        (0446)     jnc  NoIncHiAddr
                                        (0447)     inc  [pI2CHW_1_Read_BufHI]
                                        (0448) NoIncHiAddr:
                                        (0449)    jmp   I2CNormalOutput
                                        (0450) ;
                                        (0451) ;****** THERE SHOULD BE NO WAY TO REACH THIS STATE WE'LL JUST TERMINATE THE ACTIVITY SINCE WERE THE MASTER
                                        (0452) ;********    MAY LEAVE IT IN TO DEAL WITH MULTI MASTER SLAVE CONFIGS THOUGH BUT NOT IN THIS FILE
                                        (0453) ;
                                        (0454) ;FlashRdOverflow:
                                        (0455)     ;deal with the over flow cond by resending last data byte (dec the low addr)
                                        (0456) 
                                        (0457) ;   or    [I2CHW_1_RsrcStatus], I2CHW_RD_OVERFLOW
                                        (0458) ;                                                                      ;set count back to 0
                                        (0459) ;   mov   [I2CHW_1_Read_CountHI], 0                                  ;functionally the same as incrementing ffff and less instructions
                                        (0460) ;   mov   [I2CHW_1_Read_Count], 0
                                        (0461) ;   jmp   I2CNormalRead
                                        (0462) 
                                        (0463) ;---------------------------------------------------
                                        (0464) ; Insert your custom code above this banner
                                        (0465) ;---------------------------------------------------
                                        (0466) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0467) 
                                        (0468) ENDIF
                                        (0469) ;@PSoC_UserCode_BODY3@ (Do not change this line.)
                                        (0470) ;---------------------------------------------------
                                        (0471) ; Insert your custom code below this banner
                                        (0472) ; to modify the way a master might read RAM data to send
                                        (0473) ; to an I2C device
                                        (0474) ; By replacing the section from here down to the next block
                                        (0475) ; a user could process data for a custom I2C READ application
                                        (0476) ;---------------------------------------------------
                                        (0477) ReadOutData:
                                        (0478)    ;read the current data byte
                                        (0479) IF SYSTEM_LARGE_MEMORY_MODEL
06A6: 51 06    MOV   A,[0x6]            (0480)    mov   A, [pI2CHW_1_Read_BufHI]
06A8: 60 D3    MOV   REG[0xD3],A        
                                        (0481) ENDIF
                                        (0482)    RAM_SETPAGE_IDX A
06AA: 58 07    MOV   X,[0x7]            (0483)    mov   X, [pI2CHW_1_Read_BufLO]
06AC: 70 3F    AND   F,0x3F             
06AE: 71 80    OR    F,0x80             
                                        (0484)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_10b
06B0: 52 00    MOV   A,[X+0]            (0485)    mov   A, [X]
06B2: 70 3F    AND   F,0x3F             
06B4: 71 00    OR    F,0x0              
                                        (0486)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_00b
06B6: 60 D8    MOV   REG[0xD8],A        (0487)    mov   reg[I2CHW_1_DR], A
06B8: 7A 08    DEC   [0x8]              (0488)    dec   [I2CHW_1_Read_Count]
                                        (0489) 
06BA: C0 0E    JC    0x06C9             (0490)    jc    MstrWRComplete
06BC: 76 07    INC   [0x7]              (0491)    inc   [pI2CHW_1_Read_BufLO]
06BE: 80 01    JMP   0x06C0             (0492)    jmp   I2CNormalOutput
                                        (0493) ;
                                        (0494) ;ram read overflow detected here, just resend the last location in the buffer
                                        (0495) ;
                                        (0496) ;********        THERE SHOULD BE NO WAY TO OVERFLOW FOR THIS CASE
                                        (0497) ;********    MAY LEAVE IT IN TO DEAL WITH MULTI MASTER SLAVE CONFIGS THOUGH BUT NOT IN THIS FILE
                                        (0498) ;
                                        (0499) ;RamRDOverflow:
                                        (0500) ;   or    [I2CHW_1_RsrcStatus], I2CHW_RD_OVERFLOW
                                        (0501) ;   inc   [I2CHW_1_Read_Count]                                       ; set back to zero
                                        (0502) 
                                        (0503) ;---------------------------------------------------
                                        (0504) ; End user I2C MASTER WRITE TO SLAVE /READ buffer customization section
                                        (0505) ; Insert your custom code above this banner
                                        (0506) ;---------------------------------------------------
                                        (0507) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0508) ;;code snipped form SW I2C to maintain api compatibility above
                                        (0509) I2CNormalOutput:
                                        (0510) 
                                        (0511)     ;load the bits to set in the I2C_ISR from the stack, The proper bit pattern was previously determined
                                        (0512)     ;and place there based on whether or not the previous transmission was our I2C address.
06C0: 18       POP   A                  (0513)     pop   A
06C1: 60 D7    MOV   REG[0xD7],A        
06C3: 18       POP   A                  
06C4: 60 D3    MOV   REG[0xD3],A        
                                        (0514) 
                                        (0515) ;
                                        (0516) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                        (0517) ;
                                        (0518)     SetI2CHW_1_SCR A                                                 ;Sets the I2C_TX bit in the I2C_SCR reg.
                                        (0519) 
                                        (0520) 
                                        (0521) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0522)     REG_RESTORE IDX_PP
                                        (0523) ENDIF
06C6: 20       POP   X                  (0524)     pop X
06C7: 18       POP   A                  (0525)     pop A
06C8: 7E       RETI                     (0526)     reti ;return and wait for the next interrupt (on data)
                                        (0527) 
                                        (0528) MstrWRComplete:
06C9: 26 02 8F AND   [0x2],0x8F         (0529)     and   [I2CHW_1_RsrcStatus], ~0x70                                ;clear the write status bits
06CC: 2E 02 40 OR    [0x2],0x40         (0530)     or    [I2CHW_1_RsrcStatus], I2CHW_WR_COMPLETE
06CF: 2E 02 10 OR    [0x2],0x10         (0531)     or    [I2CHW_1_RsrcStatus], I2CHW_WR_NOERR
                                        (0532) 
                                        (0533)     ; *****
                                        (0534)     ; here we may need to look at the mode that this was called under
                                        (0535)     ; what does the user want done on the last byte.  Could be a send restart...
                                        (0536)     ; ******
06D2: 26 00 03 AND   [0x0],0x3          (0537)     and [I2CHW_1_bStatus], (I2CHW_1_RepStart | I2CHW_1_NoStop)
06D5: A0 0B    JZ    0x06E1             (0538)     jz      CompleteWRXfer
06D7: 18       POP   A                  (0539)     pop  A                                                           ;clear the stack for return
06D8: 26 02 7F AND   [0x2],0x7F         (0540)     and  [I2CHW_1_RsrcStatus], ~I2CHW_ISR_ACTIVE
06DB: 18       POP   A                  
06DC: 60 D3    MOV   REG[0xD3],A        
                                        (0541) 
                                        (0542) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0543)     REG_RESTORE IDX_PP
                                        (0544) ENDIF
06DE: 20       POP   X                  (0545)     pop X
06DF: 18       POP   A                  (0546)     pop A
06E0: 7E       RETI                     (0547)     reti
                                        (0548)     ;if neither a repeat start or a NoStop, then this must be a CompleteXfer request.
                                        (0549)     ; The release of the I2C_TX bit in I2C_SCR below will automatically generate a stop
                                        (0550) 
                                        (0551) CompleteWRXfer:
                                        (0552) 
06E1: 18       POP   A                  (0553)     pop   A
06E2: 62 D7 00 MOV   REG[0xD7],0x0      
                                        (0554) 
                                        (0555) ;
                                        (0556) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                        (0557) ;
                                        (0558)     SetI2CHW_1_SCR 0                                                 ;this will release the bus and generate a stop condition
                                        (0559) 
06E5: 26 02 7F AND   [0x2],0x7F         (0560)    and  [I2CHW_1_RsrcStatus], ~I2CHW_ISR_ACTIVE
06E8: 18       POP   A                  
06E9: 60 D3    MOV   REG[0xD3],A        
                                        (0561) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0562)    REG_RESTORE IDX_PP
                                        (0563) ENDIF
06EB: 20       POP   X                  (0564)    pop X
06EC: 18       POP   A                  (0565)    pop A
06ED: 7E       RETI                     (0566)    reti
                                        (0567) 
                                        (0568) SlaveDataNAK:
                                        (0569) ;must also fix up the data buffer.  While it is marginally safe to nak a byte as a slave and 
                                        (0570) ;store it.  It is NEVER safe as a master to notice that a written byte has been nak'ed by a 
                                        (0571) ;slave and fail to resend it.
                                        (0572) ;this piece of code fixes up the count and buffer that the master is using to get data from
                                        (0573) ;to re-transmit the byte when the next master write is done.
06EE: 76 08    INC   [0x8]              (0574)     inc  [I2CHW_1_Read_Count]                          ;calc addr lsb
                                        (0575) IF I2CHW_1_READ_FLASH
                                        (0576)     jnc  NoIncHighCount
                                        (0577)     inc  [I2CHW_1_Read_CountHI]
                                        (0578) 
                                        (0579) NoIncHighCount:
                                        (0580) ENDIF
06F0: 7A 07    DEC   [0x7]              (0581)     dec  [pI2CHW_1_Read_BufLO]                         ;set the next flash address to read
                                        (0582) IF SYSTEM_LARGE_MEMORY_MODEL
06F2: D0 03    JNC   0x06F6             (0583)     jnc  NoDecHiAddr
06F4: 7A 06    DEC   [0x6]              (0584)     dec  [pI2CHW_1_Read_BufHI]
06F6: 62 D7 00 MOV   REG[0xD7],0x0      
                                        (0585) NoDecHiAddr:
                                        (0586) ELSE
                                        (0587) IF I2CHW_1_READ_FLASH
                                        (0588)     jnc  NoDecHiCAddr
                                        (0589)     dec  [pI2CHW_1_Read_BufHI]
                                        (0590) NoDecHiCAddr:
                                        (0591) ENDIF
                                        (0592) ENDIF
                                        (0593) 
                                        (0594) ;;
                                        (0595) ;; all there is to do here is to return & set status, the slave didn't want any more data
                                        (0596) ;;
                                        (0597) ; no pop needed because the nak is detected before the push happens above
                                        (0598) 
                                        (0599) ;
                                        (0600) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                        (0601) ;
                                        (0602)     SetI2CHW_1_SCR 0                                                 ;this will release the bus and generate a stop condition
                                        (0603) 
06F9: 26 02 7F AND   [0x2],0x7F         (0604)     and [I2CHW_1_RsrcStatus], ~I2CHW_ISR_ACTIVE
06FC: 26 02 8F AND   [0x2],0x8F         (0605)     and   [I2CHW_1_RsrcStatus], ~0x70                                ;clear the write status bits
06FF: 2E 02 40 OR    [0x2],0x40         (0606)     or    [I2CHW_1_RsrcStatus], I2CHW_WR_COMPLETE
0702: 2E 02 20 OR    [0x2],0x20         (0607)     or    [I2CHW_1_RsrcStatus], I2CHW_WR_OVERFLOW
0705: 18       POP   A                  
0706: 60 D3    MOV   REG[0xD3],A        
                                        (0608) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0609)     REG_RESTORE IDX_PP
                                        (0610) ENDIF
0708: 20       POP   X                  (0611)     pop X
0709: 18       POP   A                  (0612)     pop A
070A: 7E       RETI                     (0613)    reti
                                        (0614) 
                                        (0615) STOPTRAP:
                                        (0616)     ;
                                        (0617)     ;   If interrupt on STOP condition is enabled:
                                        (0618)     ;   Add user code to process stop (not recommended becuase I2C bus is NOT stalled and ISR
                                        (0619)     ;   may block reception of ongoing transactions/addresses
                                        (0620)     ;   STOP condition is never detected when a repeat start is used by the master.
                                        (0621)     ;
070B: 26 02 7F AND   [0x2],0x7F         (0622)     and [I2CHW_1_RsrcStatus], ~I2CHW_ISR_ACTIVE
070E: 18       POP   A                  
070F: 60 D3    MOV   REG[0xD3],A        
                                        (0623) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0624)     REG_RESTORE IDX_PP
                                        (0625) ENDIF
0711: 20       POP   X                  (0626)     pop X
0712: 18       POP   A                  (0627)     pop A
0713: 7E       RETI                     (0628)     reti
                                        (0629) 
                                        (0630) ; end of file I2CHW_1INT.asm
FILE: lib\i2chw_1common.asm             (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: I2CHW_1Common.asm
                                        (0004) ;;   Version: 2.00, Updated on 2015/3/4 at 22:26:25
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: I2Cs User Module software implementation file
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) include "m8c.inc"
                                        (0023) include "memory.inc"
                                        (0024) include "I2CHW_1Common.inc"
                                        (0025) 
                                        (0026) ;-----------------------------------------------
                                        (0027) ; include instance specific register definitions
                                        (0028) ;-----------------------------------------------
                                        (0029) 
                                        (0030) ;-----------------------------------------------
                                        (0031) ;  Global Symbols
                                        (0032) ;-----------------------------------------------
                                        (0033) ;-------------------------------------------------------------------
                                        (0034) ;  Declare the functions global for both assembler and C compiler.
                                        (0035) ;
                                        (0036) ;  Note that there are two names for each API. First name is
                                        (0037) ;  assembler reference. Name with underscore is name refence for
                                        (0038) ;  C compiler.  Calling function in C source code does not require
                                        (0039) ;  the underscore.
                                        (0040) ;-------------------------------------------------------------------
                                        (0041) 
                                        (0042) export    I2CHW_1_InitWrite
                                        (0043) export   _I2CHW_1_InitWrite
                                        (0044) export    I2CHW_1_InitRamRead
                                        (0045) export   _I2CHW_1_InitRamRead
                                        (0046) export    I2CHW_1_InitFlashRead
                                        (0047) export   _I2CHW_1_InitFlashRead
                                        (0048) export    I2CHW_1_bReadI2CStatus
                                        (0049) export   _I2CHW_1_bReadI2CStatus
                                        (0050) export    I2CHW_1_ClrRdStatus
                                        (0051) export   _I2CHW_1_ClrRdStatus
                                        (0052) export    I2CHW_1_ClrWrStatus
                                        (0053) export   _I2CHW_1_ClrWrStatus
                                        (0054) 
                                        (0055) 
                                        (0056) AREA UserModules (ROM, REL)
                                        (0057) 
                                        (0058) 
                                        (0059) .SECTION
                                        (0060) ;-----------------------------------------------------------------------------
                                        (0061) ;  FUNCTION NAME: I2CHW_1_InitWrite
                                        (0062) ;
                                        (0063) ;  DESCRIPTION:
                                        (0064) ;     Initializes a data buffer pointer for the slave to use to deposit data, and
                                        (0065) ;     zeroes the value of a count byte for the same buffer.
                                        (0066) ;
                                        (0067) ;-----------------------------------------------------------------------------
                                        (0068) ;
                                        (0069) ;  ARGUMENTS:  [SP-5]   -- count of bytes to write
                                        (0070) ;              [SP-4]   -- Hi order part of address Wrbuf
                                        (0071) ;              [SP-3]   -- Low order part of the address Wrbuf 
                                        (0072) ;
                                        (0073) ;  RETURNS:  none
                                        (0074) ;
                                        (0075) ;    Write Status bits are cleared
                                        (0076) ;
                                        (0077) ;  SIDE EFFECTS:
                                        (0078) ;    The A and X registers may be modified by this or future implementations
                                        (0079) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0080) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0081) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0082) ;    functions.
                                        (0083) ;          
                                        (0084) ;    Currently only the page pointer registers listed below are modified: 
                                        (0085) ;          CUR_PP
                                        (0086) ;
                                        (0087) ;    Write Status bits are cleared
                                        (0088) ;
                                        (0089) ;  THEORY of OPERATION or PROCEDURE:
                                        (0090) ;     The C compiler will always place a 0 (the upper order byte of the address pointer) in
                                        (0091) ;     the accumulator.  X register is the low order pointer.
                                        (0092) ;     IF a one byte buffer is established, set a flag to NAK the first written data byte.
                                        (0093) ;
                                        (0094) 
                                        (0095)  I2CHW_1_InitWrite:
                                        (0096) _I2CHW_1_InitWrite:
                                        (0097) 
                                        (0098) WrCnt:   equ -5
                                        (0099) WrBufHi: equ -4
                                        (0100) WrBufLo: equ -3
                                        (0101) 
                                        (0102) 	RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0103)     RAM_PROLOGUE RAM_USE_CLASS_2
0714: 10       PUSH  X                  (0104) 	push  X
0715: 4F       MOV   X,SP               (0105) 	mov   X, SP
0716: 79       DEC   X                  (0106)     dec   X                                                          ;set up the pointer for correct param access
0717: 08       PUSH  A                  (0107)     push  A
0718: 5D DE    MOV   A,REG[0xDE]        (0108)     mov   A, reg[I2CHW_1_INT_REG]
071A: 08       PUSH  A                  (0109)     push  A                                                           ;preserve flags prior to disabling int
071B: 41 DE FE AND   REG[0xDE],0xFE     
071E: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0110)     M8C_DisableIntMask I2CHW_1_INT_REG, I2CHW_1_INT_MASK
                                        (0111) 
                                        (0112)     RAM_SETPAGE_CUR >I2CHW_1_bStatus						                           ;Set the Page Pointer for LMM
0721: 26 00 FB AND   [0x0],0xFB         (0113)     and    [I2CHW_1_bStatus], ~fI2C_NAKnextWr                        ;reset the nak-next-written-byte flag.
                                        (0114) IF SYSTEM_LARGE_MEMORY_MODEL
0724: 52 FC    MOV   A,[X-4]            (0115)     mov   A, [X + WrBufHi]                                           ;move wrbuf addr to A
0726: 53 04    MOV   [0x4],A            (0116)     mov   [pI2CHW_1_Write_BufHI], A
                                        (0117) ENDIF
0728: 52 FD    MOV   A,[X-3]            (0118)     mov   A, [X + WrBufLo]                                           ;move wrbuf addr to A
072A: 53 05    MOV   [0x5],A            (0119)     mov   [pI2CHW_1_Write_BufLO], A
072C: 52 FB    MOV   A,[X-5]            (0120)     mov   A, [X + WrCnt]                                               ;move Write_count to A
072E: 53 03    MOV   [0x3],A            (0121)     mov   [I2CHW_1_Write_Count], A
0730: 39 01    CMP   A,0x1              (0122)     cmp   A, 01                                                        ;if data buffer is one byte long or less
0732: A0 08    JZ    0x073B             (0123)     jz    I2CHW_1_SetNak
0734: C0 06    JC    0x073B             (0124)     jc    I2CHW_1_SetNak
0736: 26 02 8F AND   [0x2],0x8F         (0125)     and   [I2CHW_1_RsrcStatus], ~0x70                                ;clear the 0x10, 0x20 (Write status bits)
0739: 80 09    JMP   0x0743             (0126)     jmp   I2Cs_1_ResetFlgs
                                        (0127) 
                                        (0128) I2CHW_1_SetNak:
073B: 2E 00 04 OR    [0x0],0x4          (0129)     or    [I2CHW_1_bStatus], fI2C_NAKnextWr                          ;set the nak-next-written-byte flag.
073E: 26 02 8F AND   [0x2],0x8F         (0130)     and   [I2CHW_1_RsrcStatus], ~0x70                                ; clear the 0x10, 0x20 (Write status bits)
0741: 80 01    JMP   0x0743             (0131)     jmp   I2Cs_1_ResetFlgs
                                        (0132) 
                                        (0133) I2Cs_1_ResetFlgs:
0743: 18       POP   A                  (0134)     pop A
0744: 21 01    AND   A,0x1              (0135)     and A, I2CHW_1_INT_MASK                                                ; Only enable if it was previously enabled
0746: A0 04    JZ    0x074B             (0136)     jz  . + 5
0748: 43 DE 01 OR    REG[0xDE],0x1      
                                        (0137)     M8C_EnableIntMask I2CHW_1_INT_REG, I2CHW_1_INT_MASK
074B: 18       POP   A                  (0138)     pop A
074C: 20       POP   X                  (0139)     pop X
074D: 70 3F    AND   F,0x3F             
074F: 71 C0    OR    F,0xC0             
                                        (0140) 	RAM_EPILOGUE RAM_USE_CLASS_4
                                        (0141)     RAM_EPILOGUE RAM_USE_CLASS_2
0751: 7F       RET                      (0142)     ret
0752: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0143) 
                                        (0144) .ENDSECTION
                                        (0145) 
                                        (0146) .SECTION
                                        (0147) ;-----------------------------------------------------------------------------
                                        (0148) ;  FUNCTION NAME: I2CHW_1_InitRamRead
                                        (0149) ;
                                        (0150) ;  DESCRIPTION:
                                        (0151) ;     Initializes a data buffer pointer for the slave to use to retrieve data from,
                                        (0152) ;     and zeroes the value of a count byte for the same buffer.
                                        (0153) ;
                                        (0154) ;-----------------------------------------------------------------------------
                                        (0155) ;
                                        (0156) ;  ARGUMENTS:  [SP-5]  -- count of bytes to read
                                        (0157) ;              [SP-4]  -- Hi order part of addr to ReadBuf
                                        (0158) ;              [SP-3]  -- Low order part of the address to ReadBuf
                                        (0159) ;
                                        (0160) ;  RETURNS: none
                                        (0161) ;
                                        (0162) ;  SIDE EFFECTS:
                                        (0163) ;    The A and X registers may be modified by this or future implementations
                                        (0164) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0165) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0166) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0167) ;    functions.
                                        (0168) ;          
                                        (0169) ;    Currently only the page pointer registers listed below are modified: 
                                        (0170) ;          CUR_PP
                                        (0171) ;
                                        (0172) ;     Read Status bits are cleared
                                        (0173) ;
                                        (0174) ;  THEORY of OPERATION or PROCEDURE:
                                        (0175) ;     The C compiler will always place a 0 (the upper order byte of the address pointer) in
                                        (0176) ;     the accumulator.  X register is the low order pointer.
                                        (0177) ;
                                        (0178) 
                                        (0179)  I2CHW_1_InitRamRead:
                                        (0180) _I2CHW_1_InitRamRead:
                                        (0181) 
                                        (0182) RdCnt:     equ   -5
                                        (0183) RdBufHi:   equ   -4
                                        (0184) RdBufLo:   equ   -3
                                        (0185) 
                                        (0186)     RAM_PROLOGUE RAM_USE_CLASS_2
                                        (0187) 	RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0188) 	RAM_SETPAGE_CUR >I2CHW_1_Read_Count
0755: 10       PUSH  X                  (0189)     push  X
0756: 4F       MOV   X,SP               (0190) 	mov   X, SP
0757: 79       DEC   X                  (0191)     dec   X                                                          ;set up the pointer for correct param access
0758: 08       PUSH  A                  (0192)     push  A
0759: 5D DE    MOV   A,REG[0xDE]        (0193)     mov   A, reg[I2CHW_1_INT_REG]
075B: 08       PUSH  A                  (0194)     push  A                                                            ;preserve flags prior to disabling int
075C: 41 DE FE AND   REG[0xDE],0xFE     
                                        (0195)     M8C_DisableIntMask I2CHW_1_INT_REG, I2CHW_1_INT_MASK
                                        (0196) 
                                        (0197) IF SYSTEM_LARGE_MEMORY_MODEL
075F: 52 FC    MOV   A,[X-4]            (0198)     mov   A, [X + RdBufHi]                                           ;move wrbuf addr to A
0761: 53 06    MOV   [0x6],A            (0199)     mov   [pI2CHW_1_Read_BufHI], A
                                        (0200) ENDIF
0763: 52 FD    MOV   A,[X-3]            (0201)     mov   A, [X + RdBufLo]                                             ; move rdbuf addr to A
0765: 53 07    MOV   [0x7],A            (0202)     mov   [pI2CHW_1_Read_BufLO], A
0767: 52 FB    MOV   A,[X-5]            (0203)     mov   A, [X + RdCnt]                                               ; move RamRead_count to A
0769: 53 08    MOV   [0x8],A            (0204)     mov   [I2CHW_1_Read_Count], A
076B: 7A 08    DEC   [0x8]              (0205)     dec   [I2CHW_1_Read_Count]                                       ; since we decrement through zero...
076D: 26 02 F0 AND   [0x2],0xF0         (0206)     and   [I2CHW_1_RsrcStatus], ~0x0f                                ; clear the lower 4 (read status bits)
                                        (0207) 
0770: 18       POP   A                  (0208)     pop A
0771: 21 01    AND   A,0x1              (0209)     and A, I2CHW_1_INT_MASK                                                ; Only enable if it was previously enabled
0773: A0 04    JZ    0x0778             (0210)     jz  . + 5
0775: 43 DE 01 OR    REG[0xDE],0x1      
                                        (0211)     M8C_EnableIntMask I2CHW_1_INT_REG, I2CHW_1_INT_MASK
0778: 18       POP   A                  (0212)     pop A
0779: 20       POP   X                  (0213)     pop X
077A: 70 3F    AND   F,0x3F             
077C: 71 C0    OR    F,0xC0             
                                        (0214) 
                                        (0215)     RAM_EPILOGUE RAM_USE_CLASS_4
                                        (0216)     RAM_EPILOGUE RAM_USE_CLASS_2
077E: 7F       RET                      (0217)     ret
                                        (0218) 
                                        (0219) .ENDSECTION
                                        (0220) 
                                        (0221) .SECTION
                                        (0222) ;-----------------------------------------------------------------------------
                                        (0223) ;  FUNCTION NAME: I2CHW_1_InitFlashRead
                                        (0224) ;
                                        (0225) ;  DESCRIPTION:
                                        (0226) ;     Initializes a flash data buffer pointer for the slave to use to retrieve
                                        (0227) ;     data from, and zeroes the value of a count byte for the same buffer.
                                        (0228) ;
                                        (0229) ;-----------------------------------------------------------------------------
                                        (0230) ;
                                        (0231) ;  ARGUMENTS:  [SP-6]   -- Hi order part of flash Read count
                                        (0232) ;              [SP-5]   -- Low order part of flashRead counts
                                        (0233) ;              [SP-4]   -- Hi order part of the flash buf address
                                        (0234) ;              [SP-3]   -- Lo order part of flash buf address
                                        (0235) ;
                                        (0236) ;  RETURNS:
                                        (0237) ;
                                        (0238) ;  SIDE EFFECTS:
                                        (0239) ;    The A and X registers may be modified by this or future implementations
                                        (0240) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0241) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0242) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0243) ;    functions.
                                        (0244) ;          
                                        (0245) ;    Currently only the page pointer registers listed below are modified: 
                                        (0246) ;          CUR_PP
                                        (0247) ;
                                        (0248) ;    Read Status bits are cleared
                                        (0249) ;
                                        (0250) ;  THEORY of OPERATION or PROCEDURE:
                                        (0251) ;     The C compiler will place the upper order address of the buffer in Acc.
                                        (0252) ;     X register is the low order pointer.  A user module parameter is used to conserve code
                                        (0253) ;     if flash buffers are un-needed.  The API call is left defined and capable of returning in
                                        (0254) ;     either case
                                        (0255) ;
                                        (0256)  I2CHW_1_InitFlashRead:
                                        (0257) _I2CHW_1_InitFlashRead:
                                        (0258) 
                                        (0259) FlRdCntHI:     equ   -6
                                        (0260) FlRdCntLO:     equ   -5
                                        (0261) FlBufAdrHI:    equ   -4
                                        (0262) FlBufAdrLO:    equ   -3
                                        (0263) 
                                        (0264) IF I2CHW_1_READ_FLASH
                                        (0265)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0266)     RAM_PROLOGUE RAM_USE_CLASS_2
                                        (0267)     RAM_SETPAGE_CUR >pI2CHW_1_Read_BufLO   
                                        (0268) 	push  X
                                        (0269) 	mov   X, SP
                                        (0270)     dec   X                                                            ;set up the pointer for correct param access
                                        (0271)     push  A
                                        (0272)     mov   A, reg[I2CHW_1_INT_REG]
                                        (0273)     push  A                                                            ;preserve flags prior to disabling int
                                        (0274)     M8C_DisableIntMask I2CHW_1_INT_REG, I2CHW_1_INT_MASK
                                        (0275) 
                                        (0276)     mov   A, [X + FlBufAdrLO]                                          ; move flrdbuf LOaddr to A
                                        (0277)     mov   [pI2CHW_1_Read_BufLO], A
                                        (0278)     mov   A, [X + FlBufAdrHI]                                          ; move flrdbuf HIaddr to A
                                        (0279)     mov   [pI2CHW_1_Read_BufHI], A
                                        (0280)     mov   A, [X + FlRdCntLO]                                           ; move flrdbuf LOcount to A
                                        (0281)     mov   [I2CHW_1_Read_Count], A
                                        (0282)     mov   A, [X + FlRdCntHI]                                           ; move flrdbuf HIcount to A
                                        (0283)     mov   [I2CHW_1_Read_CountHI], A
                                        (0284) 
                                        (0285)     dec   [I2CHW_1_Read_Count]                                       ; since this will count throu zero
                                        (0286)     jnc    . + 4                                                       ; only Read_CountHI if Read_Count rolled to 0xff
                                        (0287)     dec   [I2CHW_1_Read_CountHI]
                                        (0288) 
                                        (0289)     and   [I2CHW_1_RsrcStatus], ~0x07                                ; clear the lower 3 (read status bits)
                                        (0290)     or    [I2CHW_1_RsrcStatus],I2CHW_READFLASH                       ; set the flash status bit
                                        (0291) 
                                        (0292)     pop A
                                        (0293)     and A, I2CHW_1_INT_MASK                                                ; Only enable if it was previously enabled
                                        (0294)     jz  . + 5
                                        (0295)     M8C_EnableIntMask I2CHW_1_INT_REG, I2CHW_1_INT_MASK
                                        (0296)     pop A
                                        (0297) 	pop X
                                        (0298)     RAM_EPILOGUE RAM_USE_CLASS_2
                                        (0299) 	RAM_EPILOGUE RAM_USE_CLASS_4
                                        (0300) ENDIF
077F: 7F       RET                      (0301)     ret
0780: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0302) 
                                        (0303) .ENDSECTION
                                        (0304) 
                                        (0305) .SECTION
                                        (0306) ;-----------------------------------------------------------------------------
                                        (0307) ;  FUNCTION NAME: I2CHW_1_bReadI2CStatus
                                        (0308) ;
                                        (0309) ;  DESCRIPTION:
                                        (0310) ;     Returns the value in the the RsrcStatus variable.
                                        (0311) ;
                                        (0312) ;-----------------------------------------------------------------------------
                                        (0313) ;
                                        (0314) ;  ARGUMENTS:
                                        (0315) ;
                                        (0316) ;  RETURNS:
                                        (0317) ;     BYTE  bI2CStatus -  status data.  Use the following defined bits
                                        (0318) ;     returned in A.
                                        (0319) ;         I2CHW_RD_NOERR:                   equ 1
                                        (0320) ;         I2CHW_RD_OVERFLOW:                equ 2
                                        (0321) ;         I2CHW_RD_INCOMPLETE:              equ 4
                                        (0322) ;         I2CHW_READFLASH:                  equ 8
                                        (0323) ;         I2CHW_WR_NOERR:                   equ 10h
                                        (0324) ;         I2CHW_WR_OVERFLOW:                equ 20h
                                        (0325) ;         I2CHW_WR_COMPLETE:                equ 40h
                                        (0326) ;         I2CHW_ISR_ACTIVE:                 equ 80h
                                        (0327) ;
                                        (0328) ;  SIDE EFFECTS:
                                        (0329) ;    The A and X registers may be modified by this or future implementations
                                        (0330) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0331) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0332) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0333) ;    functions.
                                        (0334) ;          
                                        (0335) ;    Currently only the page pointer registers listed below are modified: 
                                        (0336) ;          CUR_PP
                                        (0337) ;          
                                        (0338)  I2CHW_1_bReadI2CStatus:
                                        (0339) _I2CHW_1_bReadI2CStatus:
                                        (0340)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0341) 	RAM_SETPAGE_CUR >I2CHW_1_RsrcStatus
0783: 51 02    MOV   A,[0x2]            (0342)     mov   A, [I2CHW_1_RsrcStatus]                                    ;return the status in A
                                        (0343)     RAM_EPILOGUE RAM_USE_CLASS_4
0785: 7F       RET                      (0344)     ret
0786: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0345) 
                                        (0346) .ENDSECTION
                                        (0347) 
                                        (0348) .SECTION
                                        (0349) ;-----------------------------------------------------------------------------
                                        (0350) ;  FUNCTION NAME: I2CHW_1_ClrRdStatus
                                        (0351) ;
                                        (0352) ;  DESCRIPTION:
                                        (0353) ;     Clears the Status bits in the Control/Status register, doesn't alter buffer
                                        (0354) ;     addresses or counts, leaves the Flash/Ram Read bit alone too
                                        (0355) ;
                                        (0356) ;-----------------------------------------------------------------------------
                                        (0357) ;
                                        (0358) ;  ARGUMENTS: none
                                        (0359) ;
                                        (0360) ;  RETURNS: none
                                        (0361) ;
                                        (0362) ;  SIDE EFFECTS:
                                        (0363) ;    The A and X registers may be modified by this or future implementations
                                        (0364) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0365) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0366) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0367) ;    functions.
                                        (0368) ;          
                                        (0369) ;    Currently only the page pointer registers listed below are modified: 
                                        (0370) ;          CUR_PP
                                        (0371) ;          
                                        (0372)  I2CHW_1_ClrRdStatus:
                                        (0373) _I2CHW_1_ClrRdStatus:
                                        (0374)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0375) 	RAM_SETPAGE_CUR >I2CHW_1_RsrcStatus
0789: 26 02 F8 AND   [0x2],0xF8         (0376)     and   [I2CHW_1_RsrcStatus], ~0x07                                ; clear the lower 3 (read status bits)
                                        (0377)     RAM_EPILOGUE RAM_USE_CLASS_4
078C: 7F       RET                      (0378)     ret
078D: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0379) 
                                        (0380) .ENDSECTION
                                        (0381) 
                                        (0382) .SECTION
                                        (0383) ;-----------------------------------------------------------------------------
                                        (0384) ;  FUNCTION NAME: I2CHW_1_ClrWrStatus
                                        (0385) ;
                                        (0386) ;  DESCRIPTION:
                                        (0387) ;     Clears the Status bits in the Control/Status register, doesn't alter buffer
                                        (0388) ;     addresses or counts, leaves the Flash/Ram Read bit alone too
                                        (0389) ;
                                        (0390) ;-----------------------------------------------------------------------------
                                        (0391) ;
                                        (0392) ;  ARGUMENTS: none
                                        (0393) ;
                                        (0394) ;  RETURNS: none
                                        (0395) ;
                                        (0396) ;  SIDE EFFECTS:
                                        (0397) ;    The A and X registers may be modified by this or future implementations
                                        (0398) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0399) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0400) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0401) ;    functions.
                                        (0402) ;          
                                        (0403) ;    Currently only the page pointer registers listed below are modified: 
                                        (0404) ;          CUR_PP
                                        (0405) ;          
                                        (0406)  I2CHW_1_ClrWrStatus:
                                        (0407) _I2CHW_1_ClrWrStatus:
                                        (0408)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0409) 	RAM_SETPAGE_CUR >I2CHW_1_RsrcStatus
0790: 26 02 8F AND   [0x2],0x8F         (0410)     and   [I2CHW_1_RsrcStatus], ~0x70                                ; clear bits 10,20 (write status bits)
                                        (0411)     RAM_EPILOGUE RAM_USE_CLASS_4
0793: 7F       RET                      (0412)     ret
                                        (0413) 
                                        (0414) .ENDSECTION
                                        (0415) ; End of File I2CHW_1.asm
FILE: Z:\TMP\Modulio\Proj\V7\PSoC1\lib_modulio\acm1602.c
(0001) //---------------------------------------
(0002) //- ACM1602 16x2 Character Display	-
(0003) //-					-
(0004) //---------------------------------------
(0005) //
(0006) #define	EXTERN
(0007) #include "Modulio.h"
(0008) #undef EXTERN
(0009) #include "ACM1602.h"
(0010) 
(0011) 
(0012) static UINT8 ACM1602_Start(ACM1602 *p)
(0013) {
__UserModules_end|acm1602.c:ACM1602_Start|__text_start|_ACM1602_Start:
  stat                 --> X+0
  p                    --> X-5
    0794: 10       PUSH  X
    0795: 4F       MOV   X,SP
    0796: 38 01    ADD   SP,0x1
(0014) 	UINT8 stat;
(0015) 	MI2C_Waitms(15);
    0798: 50 00    MOV   A,0x0
    079A: 08       PUSH  A
    079B: 50 0F    MOV   A,0xF
    079D: 08       PUSH  A
    079E: 7C 14 6A LCALL _MI2C_Waitms
    07A1: 38 FE    ADD   SP,0xFE
(0016) 	do {
(0017) 		stat = (p->madrs).WriteByte(&(p->madrs), 0, 0x38);
    07A3: 10       PUSH  X
    07A4: 50 38    MOV   A,0x38
    07A6: 08       PUSH  A
    07A7: 50 00    MOV   A,0x0
    07A9: 08       PUSH  A
    07AA: 08       PUSH  A
    07AB: 52 FB    MOV   A,[X-5]
    07AD: 08       PUSH  A
    07AE: 52 FC    MOV   A,[X-4]
    07B0: 08       PUSH  A
    07B1: 62 D0 00 MOV   REG[0xD0],0x0
    07B4: 52 FC    MOV   A,[X-4]
    07B6: 01 06    ADD   A,0x6
    07B8: 53 41    MOV   [__r1],A
    07BA: 52 FB    MOV   A,[X-5]
    07BC: 09 00    ADC   A,0x0
    07BE: 60 D4    MOV   REG[0xD4],A
    07C0: 3E 41    MVI   A,[__r1]
    07C2: 53 42    MOV   [__r0],A
    07C4: 3E 41    MVI   A,[__r1]
    07C6: 5C       MOV   X,A
    07C7: 51 42    MOV   A,[__r0]
    07C9: 7C 17 B8 LCALL __plcall
    07CC: 38 FB    ADD   SP,0xFB
    07CE: 62 D0 00 MOV   REG[0xD0],0x0
    07D1: 20       POP   X
    07D2: 54 00    MOV   [X+0],A
(0018) 		if (stat == MI2C_WRITE_ERR)
    07D4: 3D 00 FF CMP   [X+0],0xFF
    07D7: B0 03    JNZ   0x07DB
(0019) 			break;
    07D9: 80 FF    JMP   0x08D9
(0020) 		MI2C_Waitms(5);
    07DB: 50 00    MOV   A,0x0
    07DD: 08       PUSH  A
    07DE: 50 05    MOV   A,0x5
    07E0: 08       PUSH  A
    07E1: 7C 14 6A LCALL _MI2C_Waitms
    07E4: 38 FE    ADD   SP,0xFE
(0021) 		stat = (p->madrs).WriteByte(&(p->madrs), 0, 0x0c);
    07E6: 10       PUSH  X
    07E7: 50 0C    MOV   A,0xC
    07E9: 08       PUSH  A
    07EA: 50 00    MOV   A,0x0
    07EC: 08       PUSH  A
    07ED: 08       PUSH  A
    07EE: 52 FB    MOV   A,[X-5]
    07F0: 08       PUSH  A
    07F1: 52 FC    MOV   A,[X-4]
    07F3: 08       PUSH  A
    07F4: 62 D0 00 MOV   REG[0xD0],0x0
    07F7: 52 FC    MOV   A,[X-4]
    07F9: 01 06    ADD   A,0x6
    07FB: 53 41    MOV   [__r1],A
    07FD: 52 FB    MOV   A,[X-5]
    07FF: 09 00    ADC   A,0x0
    0801: 60 D4    MOV   REG[0xD4],A
    0803: 3E 41    MVI   A,[__r1]
    0805: 53 42    MOV   [__r0],A
    0807: 3E 41    MVI   A,[__r1]
    0809: 5C       MOV   X,A
    080A: 51 42    MOV   A,[__r0]
    080C: 7C 17 B8 LCALL __plcall
    080F: 38 FB    ADD   SP,0xFB
    0811: 62 D0 00 MOV   REG[0xD0],0x0
    0814: 20       POP   X
    0815: 54 00    MOV   [X+0],A
(0022) 		if (stat == MI2C_WRITE_ERR)
    0817: 3D 00 FF CMP   [X+0],0xFF
    081A: B0 03    JNZ   0x081E
(0023) 			break;
    081C: 80 BC    JMP   0x08D9
(0024) 		MI2C_Waitms(5);
    081E: 50 00    MOV   A,0x0
    0820: 08       PUSH  A
    0821: 50 05    MOV   A,0x5
    0823: 08       PUSH  A
    0824: 7C 14 6A LCALL _MI2C_Waitms
    0827: 38 FE    ADD   SP,0xFE
(0025) 		stat = (p->madrs).WriteByte(&(p->madrs), 0, 0x01);
    0829: 10       PUSH  X
    082A: 50 01    MOV   A,0x1
    082C: 08       PUSH  A
    082D: 50 00    MOV   A,0x0
    082F: 08       PUSH  A
    0830: 08       PUSH  A
    0831: 52 FB    MOV   A,[X-5]
    0833: 08       PUSH  A
    0834: 52 FC    MOV   A,[X-4]
    0836: 08       PUSH  A
    0837: 62 D0 00 MOV   REG[0xD0],0x0
    083A: 52 FC    MOV   A,[X-4]
    083C: 01 06    ADD   A,0x6
    083E: 53 41    MOV   [__r1],A
    0840: 52 FB    MOV   A,[X-5]
    0842: 09 00    ADC   A,0x0
    0844: 60 D4    MOV   REG[0xD4],A
    0846: 3E 41    MVI   A,[__r1]
    0848: 53 42    MOV   [__r0],A
    084A: 3E 41    MVI   A,[__r1]
    084C: 5C       MOV   X,A
    084D: 51 42    MOV   A,[__r0]
    084F: 7C 17 B8 LCALL __plcall
    0852: 38 FB    ADD   SP,0xFB
    0854: 62 D0 00 MOV   REG[0xD0],0x0
    0857: 20       POP   X
    0858: 54 00    MOV   [X+0],A
(0026) 		if (stat == MI2C_WRITE_ERR)
    085A: 3D 00 FF CMP   [X+0],0xFF
    085D: B0 03    JNZ   0x0861
(0027) 			break;
    085F: 80 79    JMP   0x08D9
(0028) 		MI2C_Waitms(5);
    0861: 50 00    MOV   A,0x0
    0863: 08       PUSH  A
    0864: 50 05    MOV   A,0x5
    0866: 08       PUSH  A
    0867: 7C 14 6A LCALL _MI2C_Waitms
    086A: 38 FE    ADD   SP,0xFE
(0029) 		stat = (p->madrs).WriteByte(&(p->madrs), 0, 0x02);
    086C: 10       PUSH  X
    086D: 50 02    MOV   A,0x2
    086F: 08       PUSH  A
    0870: 50 00    MOV   A,0x0
    0872: 08       PUSH  A
    0873: 08       PUSH  A
    0874: 52 FB    MOV   A,[X-5]
    0876: 08       PUSH  A
    0877: 52 FC    MOV   A,[X-4]
    0879: 08       PUSH  A
    087A: 62 D0 00 MOV   REG[0xD0],0x0
    087D: 52 FC    MOV   A,[X-4]
    087F: 01 06    ADD   A,0x6
    0881: 53 41    MOV   [__r1],A
    0883: 52 FB    MOV   A,[X-5]
    0885: 09 00    ADC   A,0x0
    0887: 60 D4    MOV   REG[0xD4],A
    0889: 3E 41    MVI   A,[__r1]
    088B: 53 42    MOV   [__r0],A
    088D: 3E 41    MVI   A,[__r1]
    088F: 5C       MOV   X,A
    0890: 51 42    MOV   A,[__r0]
    0892: 7C 17 B8 LCALL __plcall
    0895: 38 FB    ADD   SP,0xFB
    0897: 62 D0 00 MOV   REG[0xD0],0x0
    089A: 20       POP   X
    089B: 54 00    MOV   [X+0],A
(0030) 		if (stat == MI2C_WRITE_ERR)
    089D: 3D 00 FF CMP   [X+0],0xFF
    08A0: B0 03    JNZ   0x08A4
(0031) 			break;
    08A2: 80 36    JMP   0x08D9
(0032) 		MI2C_Waitms(5);
    08A4: 50 00    MOV   A,0x0
    08A6: 08       PUSH  A
    08A7: 50 05    MOV   A,0x5
    08A9: 08       PUSH  A
    08AA: 7C 14 6A LCALL _MI2C_Waitms
    08AD: 38 FE    ADD   SP,0xFE
(0033) 		stat = p->Clear(p);
    08AF: 10       PUSH  X
    08B0: 52 FB    MOV   A,[X-5]
    08B2: 08       PUSH  A
    08B3: 52 FC    MOV   A,[X-4]
    08B5: 08       PUSH  A
    08B6: 62 D0 00 MOV   REG[0xD0],0x0
    08B9: 52 FC    MOV   A,[X-4]
    08BB: 01 13    ADD   A,0x13
    08BD: 53 41    MOV   [__r1],A
    08BF: 52 FB    MOV   A,[X-5]
    08C1: 09 00    ADC   A,0x0
    08C3: 60 D4    MOV   REG[0xD4],A
    08C5: 3E 41    MVI   A,[__r1]
    08C7: 53 42    MOV   [__r0],A
    08C9: 3E 41    MVI   A,[__r1]
    08CB: 5C       MOV   X,A
    08CC: 51 42    MOV   A,[__r0]
    08CE: 7C 17 B8 LCALL __plcall
    08D1: 38 FE    ADD   SP,0xFE
    08D3: 62 D0 00 MOV   REG[0xD0],0x0
    08D6: 20       POP   X
    08D7: 54 00    MOV   [X+0],A
(0034) 	} while(0);
(0035) 	return(stat);
    08D9: 52 00    MOV   A,[X+0]
    08DB: 62 D0 00 MOV   REG[0xD0],0x0
    08DE: 38 FF    ADD   SP,0xFF
    08E0: 20       POP   X
    08E1: 7F       RET   
(0036) }
(0037) 
(0038) 
(0039) static void ACM1602_Position(ACM1602 *p, UINT8 y, UINT8 x)
(0040) {
acm1602.c:ACM1602_Position:
  x                    --> X-7
  y                    --> X-6
  p                    --> X-5
    08E2: 10       PUSH  X
    08E3: 4F       MOV   X,SP
(0041) 	p->Xpos = x & 0xf;
    08E4: 62 D0 00 MOV   REG[0xD0],0x0
    08E7: 52 F9    MOV   A,[X-7]
    08E9: 21 0F    AND   A,0xF
    08EB: 53 42    MOV   [__r0],A
    08ED: 52 FC    MOV   A,[X-4]
    08EF: 01 0C    ADD   A,0xC
    08F1: 53 3F    MOV   [__r3],A
    08F3: 52 FB    MOV   A,[X-5]
    08F5: 09 00    ADC   A,0x0
    08F7: 60 D5    MOV   REG[0xD5],A
    08F9: 51 42    MOV   A,[__r0]
    08FB: 3F 3F    MVI   [__r3],A
(0042) 	p->Ypos = y & 1;
    08FD: 52 FA    MOV   A,[X-6]
    08FF: 21 01    AND   A,0x1
    0901: 53 42    MOV   [__r0],A
    0903: 52 FC    MOV   A,[X-4]
    0905: 01 0D    ADD   A,0xD
    0907: 53 3F    MOV   [__r3],A
    0909: 52 FB    MOV   A,[X-5]
    090B: 09 00    ADC   A,0x0
    090D: 60 D5    MOV   REG[0xD5],A
    090F: 51 42    MOV   A,[__r0]
    0911: 3F 3F    MVI   [__r3],A
(0043) 	if (p->Ypos == 0)
    0913: 52 FC    MOV   A,[X-4]
    0915: 01 0D    ADD   A,0xD
    0917: 53 41    MOV   [__r1],A
    0919: 52 FB    MOV   A,[X-5]
    091B: 09 00    ADC   A,0x0
    091D: 60 D4    MOV   REG[0xD4],A
    091F: 3E 41    MVI   A,[__r1]
    0921: 39 00    CMP   A,0x0
    0923: B0 13    JNZ   0x0937
(0044) 		p->DDRAM_Adrs = 0x00;
    0925: 52 FC    MOV   A,[X-4]
    0927: 01 0E    ADD   A,0xE
    0929: 53 41    MOV   [__r1],A
    092B: 52 FB    MOV   A,[X-5]
    092D: 09 00    ADC   A,0x0
    092F: 60 D5    MOV   REG[0xD5],A
    0931: 50 00    MOV   A,0x0
    0933: 3F 41    MVI   [__r1],A
    0935: 80 14    JMP   0x094A
(0045) 	else	p->DDRAM_Adrs = 0x40;
    0937: 62 D0 00 MOV   REG[0xD0],0x0
    093A: 52 FC    MOV   A,[X-4]
    093C: 01 0E    ADD   A,0xE
    093E: 53 41    MOV   [__r1],A
    0940: 52 FB    MOV   A,[X-5]
    0942: 09 00    ADC   A,0x0
    0944: 60 D5    MOV   REG[0xD5],A
    0946: 50 40    MOV   A,0x40
    0948: 3F 41    MVI   [__r1],A
(0046) 	p->DDRAM_Adrs |= p->Xpos;
    094A: 62 D0 00 MOV   REG[0xD0],0x0
    094D: 52 FC    MOV   A,[X-4]
    094F: 01 0E    ADD   A,0xE
    0951: 53 41    MOV   [__r1],A
    0953: 52 FB    MOV   A,[X-5]
    0955: 09 00    ADC   A,0x0
    0957: 53 42    MOV   [__r0],A
    0959: 52 FC    MOV   A,[X-4]
    095B: 01 0C    ADD   A,0xC
    095D: 53 3F    MOV   [__r3],A
    095F: 52 FB    MOV   A,[X-5]
    0961: 09 00    ADC   A,0x0
    0963: 60 D4    MOV   REG[0xD4],A
    0965: 3E 3F    MVI   A,[__r3]
    0967: 53 40    MOV   [__r2],A
    0969: 51 42    MOV   A,[__r0]
    096B: 60 D4    MOV   REG[0xD4],A
    096D: 3E 41    MVI   A,[__r1]
    096F: 7A 41    DEC   [__r1]
    0971: 2A 40    OR    A,[__r2]
    0973: 53 40    MOV   [__r2],A
    0975: 51 42    MOV   A,[__r0]
    0977: 60 D5    MOV   REG[0xD5],A
    0979: 51 40    MOV   A,[__r2]
    097B: 3F 41    MVI   [__r1],A
    097D: 20       POP   X
    097E: 7F       RET   
(0047) }
(0048) 
(0049) static UINT8 ACM1602_Clear(ACM1602 *p)
(0050) {
acm1602.c:ACM1602_Clear:
  stat                 --> X+0
  p                    --> X-5
    097F: 10       PUSH  X
    0980: 4F       MOV   X,SP
    0981: 38 01    ADD   SP,0x1
(0051) 	UINT8 stat;
(0052) 	stat = (p->madrs).WriteByte(&(p->madrs), 0, 0x01);
    0983: 10       PUSH  X
    0984: 50 01    MOV   A,0x1
    0986: 08       PUSH  A
    0987: 50 00    MOV   A,0x0
    0989: 08       PUSH  A
    098A: 08       PUSH  A
    098B: 52 FB    MOV   A,[X-5]
    098D: 08       PUSH  A
    098E: 52 FC    MOV   A,[X-4]
    0990: 08       PUSH  A
    0991: 62 D0 00 MOV   REG[0xD0],0x0
    0994: 52 FC    MOV   A,[X-4]
    0996: 01 06    ADD   A,0x6
    0998: 53 41    MOV   [__r1],A
    099A: 52 FB    MOV   A,[X-5]
    099C: 09 00    ADC   A,0x0
    099E: 60 D4    MOV   REG[0xD4],A
    09A0: 3E 41    MVI   A,[__r1]
    09A2: 53 42    MOV   [__r0],A
    09A4: 3E 41    MVI   A,[__r1]
    09A6: 5C       MOV   X,A
    09A7: 51 42    MOV   A,[__r0]
    09A9: 7C 17 B8 LCALL __plcall
    09AC: 38 FB    ADD   SP,0xFB
    09AE: 62 D0 00 MOV   REG[0xD0],0x0
    09B1: 20       POP   X
    09B2: 54 00    MOV   [X+0],A
(0053) 	if (stat == MI2C_WRITE_ERR)
    09B4: 3D 00 FF CMP   [X+0],0xFF
    09B7: B0 05    JNZ   0x09BD
(0054) 		return(stat);
    09B9: 52 00    MOV   A,[X+0]
    09BB: 80 3A    JMP   0x09F6
(0055) 	MI2C_Waitms(5);
    09BD: 50 00    MOV   A,0x0
    09BF: 08       PUSH  A
    09C0: 50 05    MOV   A,0x5
    09C2: 08       PUSH  A
    09C3: 7C 14 6A LCALL _MI2C_Waitms
    09C6: 38 FE    ADD   SP,0xFE
(0056) 	(p->Position)(p, 0,0);
    09C8: 10       PUSH  X
    09C9: 50 00    MOV   A,0x0
    09CB: 08       PUSH  A
    09CC: 08       PUSH  A
    09CD: 52 FB    MOV   A,[X-5]
    09CF: 08       PUSH  A
    09D0: 52 FC    MOV   A,[X-4]
    09D2: 08       PUSH  A
    09D3: 62 D0 00 MOV   REG[0xD0],0x0
    09D6: 52 FC    MOV   A,[X-4]
    09D8: 01 11    ADD   A,0x11
    09DA: 53 41    MOV   [__r1],A
    09DC: 52 FB    MOV   A,[X-5]
    09DE: 09 00    ADC   A,0x0
    09E0: 60 D4    MOV   REG[0xD4],A
    09E2: 3E 41    MVI   A,[__r1]
    09E4: 53 42    MOV   [__r0],A
    09E6: 3E 41    MVI   A,[__r1]
    09E8: 5C       MOV   X,A
    09E9: 51 42    MOV   A,[__r0]
    09EB: 7C 17 B8 LCALL __plcall
    09EE: 38 FC    ADD   SP,0xFC
    09F0: 20       POP   X
(0057) 	return(stat);
    09F1: 52 00    MOV   A,[X+0]
    09F3: 62 D0 00 MOV   REG[0xD0],0x0
    09F6: 38 FF    ADD   SP,0xFF
    09F8: 20       POP   X
    09F9: 7F       RET   
(0058) 
(0059) }
(0060) 
(0061) static UINT8 ACM1602_WriteData(ACM1602 *p, UINT8 dat)
(0062) {
acm1602.c:ACM1602_WriteData:
  stat                 --> X+0
  dat                  --> X-6
  p                    --> X-5
    09FA: 10       PUSH  X
    09FB: 4F       MOV   X,SP
    09FC: 38 03    ADD   SP,0x3
(0063) 	UINT8 stat;
(0064) 	stat = MI2C_ACKslave;
    09FE: 56 00 00 MOV   [X+0],0x0
(0065) 	switch(dat) {
    0A01: 52 FA    MOV   A,[X-6]
    0A03: 54 02    MOV   [X+2],A
    0A05: 56 01 00 MOV   [X+1],0x0
    0A08: 3D 01 00 CMP   [X+1],0x0
    0A0B: B0 06    JNZ   0x0A12
    0A0D: 3D 02 0A CMP   [X+2],0xA
    0A10: A0 2E    JZ    0x0A3F
    0A12: 3D 01 00 CMP   [X+1],0x0
    0A15: B0 06    JNZ   0x0A1C
    0A17: 3D 02 0D CMP   [X+2],0xD
    0A1A: A0 03    JZ    0x0A1E
    0A1C: 80 4A    JMP   0x0A67
(0066) 		case	'\r':
(0067) 			ACM1602_Position(p, p->Ypos, 0);
    0A1E: 50 00    MOV   A,0x0
    0A20: 08       PUSH  A
    0A21: 62 D0 00 MOV   REG[0xD0],0x0
    0A24: 52 FC    MOV   A,[X-4]
    0A26: 01 0D    ADD   A,0xD
    0A28: 53 41    MOV   [__r1],A
    0A2A: 52 FB    MOV   A,[X-5]
    0A2C: 09 00    ADC   A,0x0
    0A2E: 60 D4    MOV   REG[0xD4],A
    0A30: 3E 41    MVI   A,[__r1]
    0A32: 08       PUSH  A
    0A33: 52 FB    MOV   A,[X-5]
    0A35: 08       PUSH  A
    0A36: 52 FC    MOV   A,[X-4]
    0A38: 08       PUSH  A
    0A39: 9E A7    CALL  acm1602.c:ACM1602_Position
    0A3B: 38 FC    ADD   SP,0xFC
(0068) 			break;
    0A3D: 80 EC    JMP   0x0B2A
(0069) 		case	'\n':
(0070) 			ACM1602_Position(p, (p->Ypos)+1, 0);
    0A3F: 50 00    MOV   A,0x0
    0A41: 08       PUSH  A
    0A42: 62 D0 00 MOV   REG[0xD0],0x0
    0A45: 52 FC    MOV   A,[X-4]
    0A47: 01 0D    ADD   A,0xD
    0A49: 53 41    MOV   [__r1],A
    0A4B: 52 FB    MOV   A,[X-5]
    0A4D: 09 00    ADC   A,0x0
    0A4F: 60 D4    MOV   REG[0xD4],A
    0A51: 3E 41    MVI   A,[__r1]
    0A53: 53 42    MOV   [__r0],A
    0A55: 06 42 01 ADD   [__r0],0x1
    0A58: 51 42    MOV   A,[__r0]
    0A5A: 08       PUSH  A
    0A5B: 52 FB    MOV   A,[X-5]
    0A5D: 08       PUSH  A
    0A5E: 52 FC    MOV   A,[X-4]
    0A60: 08       PUSH  A
    0A61: 9E 7F    CALL  acm1602.c:ACM1602_Position
    0A63: 38 FC    ADD   SP,0xFC
(0071) 			break;
    0A65: 80 C4    JMP   0x0B2A
(0072) 		default:
(0073) 			stat = (p->madrs).WriteByte(&(p->madrs), 0, 0x80 | p->DDRAM_Adrs);
    0A67: 62 D0 00 MOV   REG[0xD0],0x0
    0A6A: 52 FC    MOV   A,[X-4]
    0A6C: 01 0E    ADD   A,0xE
    0A6E: 53 41    MOV   [__r1],A
    0A70: 52 FB    MOV   A,[X-5]
    0A72: 09 00    ADC   A,0x0
    0A74: 60 D4    MOV   REG[0xD4],A
    0A76: 3E 41    MVI   A,[__r1]
    0A78: 53 42    MOV   [__r0],A
    0A7A: 2E 42 80 OR    [__r0],0x80
    0A7D: 10       PUSH  X
    0A7E: 51 42    MOV   A,[__r0]
    0A80: 08       PUSH  A
    0A81: 50 00    MOV   A,0x0
    0A83: 08       PUSH  A
    0A84: 08       PUSH  A
    0A85: 52 FB    MOV   A,[X-5]
    0A87: 08       PUSH  A
    0A88: 52 FC    MOV   A,[X-4]
    0A8A: 08       PUSH  A
    0A8B: 52 FC    MOV   A,[X-4]
    0A8D: 01 06    ADD   A,0x6
    0A8F: 53 41    MOV   [__r1],A
    0A91: 52 FB    MOV   A,[X-5]
    0A93: 09 00    ADC   A,0x0
    0A95: 60 D4    MOV   REG[0xD4],A
    0A97: 3E 41    MVI   A,[__r1]
    0A99: 53 42    MOV   [__r0],A
    0A9B: 3E 41    MVI   A,[__r1]
    0A9D: 5C       MOV   X,A
    0A9E: 51 42    MOV   A,[__r0]
    0AA0: 7C 17 B8 LCALL __plcall
    0AA3: 38 FB    ADD   SP,0xFB
    0AA5: 62 D0 00 MOV   REG[0xD0],0x0
    0AA8: 20       POP   X
    0AA9: 54 00    MOV   [X+0],A
(0074) 			if (stat == MI2C_WRITE_ERR)
    0AAB: 3D 00 FF CMP   [X+0],0xFF
(0075) 				break;
    0AAE: A0 7B    JZ    0x0B2A
(0076) 			stat = (p->madrs).WriteByte(&(p->madrs), 0x80, dat);
    0AB0: 10       PUSH  X
    0AB1: 52 FA    MOV   A,[X-6]
    0AB3: 08       PUSH  A
    0AB4: 50 00    MOV   A,0x0
    0AB6: 08       PUSH  A
    0AB7: 50 80    MOV   A,0x80
    0AB9: 08       PUSH  A
    0ABA: 52 FB    MOV   A,[X-5]
    0ABC: 08       PUSH  A
    0ABD: 52 FC    MOV   A,[X-4]
    0ABF: 08       PUSH  A
    0AC0: 62 D0 00 MOV   REG[0xD0],0x0
    0AC3: 52 FC    MOV   A,[X-4]
    0AC5: 01 06    ADD   A,0x6
    0AC7: 53 41    MOV   [__r1],A
    0AC9: 52 FB    MOV   A,[X-5]
    0ACB: 09 00    ADC   A,0x0
    0ACD: 60 D4    MOV   REG[0xD4],A
    0ACF: 3E 41    MVI   A,[__r1]
    0AD1: 53 42    MOV   [__r0],A
    0AD3: 3E 41    MVI   A,[__r1]
    0AD5: 5C       MOV   X,A
    0AD6: 51 42    MOV   A,[__r0]
    0AD8: 7C 17 B8 LCALL __plcall
    0ADB: 38 FB    ADD   SP,0xFB
    0ADD: 62 D0 00 MOV   REG[0xD0],0x0
    0AE0: 20       POP   X
    0AE1: 54 00    MOV   [X+0],A
(0077) 			(p->Position)(p, p->Ypos, p->Xpos+1);
    0AE3: 52 FC    MOV   A,[X-4]
    0AE5: 01 0C    ADD   A,0xC
    0AE7: 53 41    MOV   [__r1],A
    0AE9: 52 FB    MOV   A,[X-5]
    0AEB: 09 00    ADC   A,0x0
    0AED: 60 D4    MOV   REG[0xD4],A
    0AEF: 3E 41    MVI   A,[__r1]
    0AF1: 53 42    MOV   [__r0],A
    0AF3: 06 42 01 ADD   [__r0],0x1
    0AF6: 10       PUSH  X
    0AF7: 51 42    MOV   A,[__r0]
    0AF9: 08       PUSH  A
    0AFA: 52 FC    MOV   A,[X-4]
    0AFC: 01 0D    ADD   A,0xD
    0AFE: 53 41    MOV   [__r1],A
    0B00: 52 FB    MOV   A,[X-5]
    0B02: 09 00    ADC   A,0x0
    0B04: 60 D4    MOV   REG[0xD4],A
    0B06: 3E 41    MVI   A,[__r1]
    0B08: 08       PUSH  A
    0B09: 52 FB    MOV   A,[X-5]
    0B0B: 08       PUSH  A
    0B0C: 52 FC    MOV   A,[X-4]
    0B0E: 08       PUSH  A
    0B0F: 52 FC    MOV   A,[X-4]
    0B11: 01 11    ADD   A,0x11
    0B13: 53 41    MOV   [__r1],A
    0B15: 52 FB    MOV   A,[X-5]
    0B17: 09 00    ADC   A,0x0
    0B19: 60 D4    MOV   REG[0xD4],A
    0B1B: 3E 41    MVI   A,[__r1]
    0B1D: 53 42    MOV   [__r0],A
    0B1F: 3E 41    MVI   A,[__r1]
    0B21: 5C       MOV   X,A
    0B22: 51 42    MOV   A,[__r0]
    0B24: 7C 17 B8 LCALL __plcall
    0B27: 38 FC    ADD   SP,0xFC
    0B29: 20       POP   X
(0078) 			break;
(0079) 	}
(0080) 	return(stat);
    0B2A: 52 00    MOV   A,[X+0]
    0B2C: 62 D0 00 MOV   REG[0xD0],0x0
    0B2F: 38 FD    ADD   SP,0xFD
    0B31: 20       POP   X
    0B32: 7F       RET   
(0081) }
(0082) 
(0083) static const UINT8 HexDat[] = {'0','1','2','3','4','5','6','7','8','9','A','B','C','D','E','F'};
(0084) static UINT8 ACM1602_PrHexByte(ACM1602 *p, UINT8 dat)
(0085) {
acm1602.c:ACM1602_PrHexByte:
  c                    --> X+1
  stat                 --> X+0
  dat                  --> X-6
  p                    --> X-5
    0B33: 10       PUSH  X
    0B34: 4F       MOV   X,SP
    0B35: 38 02    ADD   SP,0x2
(0086) 	UINT8 stat, c;
(0087) 	c = (dat >> 4) & 0xf;
    0B37: 52 FA    MOV   A,[X-6]
    0B39: 62 D0 00 MOV   REG[0xD0],0x0
    0B3C: 67       ASR   A
    0B3D: 67       ASR   A
    0B3E: 67       ASR   A
    0B3F: 67       ASR   A
    0B40: 21 0F    AND   A,0xF
    0B42: 21 0F    AND   A,0xF
    0B44: 54 01    MOV   [X+1],A
(0088) 	stat = (p->WriteData)(p, HexDat[c]);
    0B46: 52 01    MOV   A,[X+1]
    0B48: 53 41    MOV   [__r1],A
    0B4A: 55 42 00 MOV   [__r0],0x0
    0B4D: 06 41 A0 ADD   [__r1],0xA0
    0B50: 0E 42 01 ADC   [__r0],0x1
    0B53: 51 42    MOV   A,[__r0]
    0B55: 10       PUSH  X
    0B56: 58 41    MOV   X,[__r1]
    0B58: 28       ROMX  
    0B59: 20       POP   X
    0B5A: 10       PUSH  X
    0B5B: 08       PUSH  A
    0B5C: 52 FB    MOV   A,[X-5]
    0B5E: 08       PUSH  A
    0B5F: 52 FC    MOV   A,[X-4]
    0B61: 08       PUSH  A
    0B62: 52 FC    MOV   A,[X-4]
    0B64: 01 15    ADD   A,0x15
    0B66: 53 41    MOV   [__r1],A
    0B68: 52 FB    MOV   A,[X-5]
    0B6A: 09 00    ADC   A,0x0
    0B6C: 60 D4    MOV   REG[0xD4],A
    0B6E: 3E 41    MVI   A,[__r1]
    0B70: 53 42    MOV   [__r0],A
    0B72: 3E 41    MVI   A,[__r1]
    0B74: 5C       MOV   X,A
    0B75: 51 42    MOV   A,[__r0]
    0B77: 7C 17 B8 LCALL __plcall
    0B7A: 38 FD    ADD   SP,0xFD
    0B7C: 62 D0 00 MOV   REG[0xD0],0x0
    0B7F: 20       POP   X
    0B80: 54 00    MOV   [X+0],A
(0089) 	if (stat != MI2C_WRITE_ERR) {
    0B82: 3D 00 FF CMP   [X+0],0xFF
    0B85: A0 43    JZ    0x0BC9
(0090) 		c = dat & 0xf;
    0B87: 52 FA    MOV   A,[X-6]
    0B89: 21 0F    AND   A,0xF
    0B8B: 54 01    MOV   [X+1],A
(0091) 		stat = (p->WriteData)(p, HexDat[c]);
    0B8D: 52 01    MOV   A,[X+1]
    0B8F: 53 41    MOV   [__r1],A
    0B91: 55 42 00 MOV   [__r0],0x0
    0B94: 06 41 A0 ADD   [__r1],0xA0
    0B97: 0E 42 01 ADC   [__r0],0x1
    0B9A: 51 42    MOV   A,[__r0]
    0B9C: 10       PUSH  X
    0B9D: 58 41    MOV   X,[__r1]
    0B9F: 28       ROMX  
    0BA0: 20       POP   X
    0BA1: 10       PUSH  X
    0BA2: 08       PUSH  A
    0BA3: 52 FB    MOV   A,[X-5]
    0BA5: 08       PUSH  A
    0BA6: 52 FC    MOV   A,[X-4]
    0BA8: 08       PUSH  A
    0BA9: 52 FC    MOV   A,[X-4]
    0BAB: 01 15    ADD   A,0x15
    0BAD: 53 41    MOV   [__r1],A
    0BAF: 52 FB    MOV   A,[X-5]
    0BB1: 09 00    ADC   A,0x0
    0BB3: 60 D4    MOV   REG[0xD4],A
    0BB5: 3E 41    MVI   A,[__r1]
    0BB7: 53 42    MOV   [__r0],A
    0BB9: 3E 41    MVI   A,[__r1]
    0BBB: 5C       MOV   X,A
    0BBC: 51 42    MOV   A,[__r0]
    0BBE: 7C 17 B8 LCALL __plcall
    0BC1: 38 FD    ADD   SP,0xFD
    0BC3: 62 D0 00 MOV   REG[0xD0],0x0
    0BC6: 20       POP   X
    0BC7: 54 00    MOV   [X+0],A
(0092) 	}
(0093) 	return(stat);
    0BC9: 52 00    MOV   A,[X+0]
    0BCB: 62 D0 00 MOV   REG[0xD0],0x0
    0BCE: 38 FE    ADD   SP,0xFE
    0BD0: 20       POP   X
    0BD1: 7F       RET   
(0094) }
(0095) 
(0096) static UINT8 ACM1602_PrHexInt(ACM1602 *p, UINT16 dat)
(0097) {
acm1602.c:ACM1602_PrHexInt:
  stat                 --> X+0
  dat                  --> X-7
  p                    --> X-5
    0BD2: 10       PUSH  X
    0BD3: 4F       MOV   X,SP
    0BD4: 38 01    ADD   SP,0x1
(0098) 	UINT8 stat;
(0099) 	stat = (p->PrHexByte)(p, (dat >> 8) & 0xff);
    0BD6: 62 D0 00 MOV   REG[0xD0],0x0
    0BD9: 52 F9    MOV   A,[X-7]
    0BDB: 10       PUSH  X
    0BDC: 08       PUSH  A
    0BDD: 52 FB    MOV   A,[X-5]
    0BDF: 08       PUSH  A
    0BE0: 52 FC    MOV   A,[X-4]
    0BE2: 08       PUSH  A
    0BE3: 52 FC    MOV   A,[X-4]
    0BE5: 01 17    ADD   A,0x17
    0BE7: 53 41    MOV   [__r1],A
    0BE9: 52 FB    MOV   A,[X-5]
    0BEB: 09 00    ADC   A,0x0
    0BED: 60 D4    MOV   REG[0xD4],A
    0BEF: 3E 41    MVI   A,[__r1]
    0BF1: 53 42    MOV   [__r0],A
    0BF3: 3E 41    MVI   A,[__r1]
    0BF5: 5C       MOV   X,A
    0BF6: 51 42    MOV   A,[__r0]
    0BF8: 7C 17 B8 LCALL __plcall
    0BFB: 38 FD    ADD   SP,0xFD
    0BFD: 62 D0 00 MOV   REG[0xD0],0x0
    0C00: 20       POP   X
    0C01: 54 00    MOV   [X+0],A
(0100) 	if (stat != MI2C_WRITE_ERR) {
    0C03: 3D 00 FF CMP   [X+0],0xFF
    0C06: A0 2B    JZ    0x0C32
(0101) 		stat = (p->PrHexByte)(p, dat& 0xff);
    0C08: 52 FA    MOV   A,[X-6]
    0C0A: 10       PUSH  X
    0C0B: 08       PUSH  A
    0C0C: 52 FB    MOV   A,[X-5]
    0C0E: 08       PUSH  A
    0C0F: 52 FC    MOV   A,[X-4]
    0C11: 08       PUSH  A
    0C12: 52 FC    MOV   A,[X-4]
    0C14: 01 17    ADD   A,0x17
    0C16: 53 41    MOV   [__r1],A
    0C18: 52 FB    MOV   A,[X-5]
    0C1A: 09 00    ADC   A,0x0
    0C1C: 60 D4    MOV   REG[0xD4],A
    0C1E: 3E 41    MVI   A,[__r1]
    0C20: 53 42    MOV   [__r0],A
    0C22: 3E 41    MVI   A,[__r1]
    0C24: 5C       MOV   X,A
    0C25: 51 42    MOV   A,[__r0]
    0C27: 7C 17 B8 LCALL __plcall
    0C2A: 38 FD    ADD   SP,0xFD
    0C2C: 62 D0 00 MOV   REG[0xD0],0x0
    0C2F: 20       POP   X
    0C30: 54 00    MOV   [X+0],A
(0102) 	}
(0103) 	return(stat);
    0C32: 52 00    MOV   A,[X+0]
    0C34: 62 D0 00 MOV   REG[0xD0],0x0
    0C37: 38 FF    ADD   SP,0xFF
    0C39: 20       POP   X
    0C3A: 7F       RET   
(0104) }
(0105) 
(0106) static UINT8 ACM1602_PrString(ACM1602 *p, char *sRamString)
(0107) {
acm1602.c:ACM1602_PrString:
  c                    --> X+1
  stat                 --> X+0
  sRamString           --> X-7
  p                    --> X-5
    0C3B: 10       PUSH  X
    0C3C: 4F       MOV   X,SP
    0C3D: 38 02    ADD   SP,0x2
(0108) 	UINT8 stat,c;
(0109) 	stat = !MI2C_WRITE_ERR;
    0C3F: 56 00 00 MOV   [X+0],0x0
    0C42: 80 35    JMP   0x0C78
(0110) 	while ((c = *sRamString++) != '\0') {
(0111) 		stat = (p->WriteData)(p,c);
    0C44: 10       PUSH  X
    0C45: 52 01    MOV   A,[X+1]
    0C47: 08       PUSH  A
    0C48: 52 FB    MOV   A,[X-5]
    0C4A: 08       PUSH  A
    0C4B: 52 FC    MOV   A,[X-4]
    0C4D: 08       PUSH  A
    0C4E: 62 D0 00 MOV   REG[0xD0],0x0
    0C51: 52 FC    MOV   A,[X-4]
    0C53: 01 15    ADD   A,0x15
    0C55: 53 41    MOV   [__r1],A
    0C57: 52 FB    MOV   A,[X-5]
    0C59: 09 00    ADC   A,0x0
    0C5B: 60 D4    MOV   REG[0xD4],A
    0C5D: 3E 41    MVI   A,[__r1]
    0C5F: 53 42    MOV   [__r0],A
    0C61: 3E 41    MVI   A,[__r1]
    0C63: 5C       MOV   X,A
    0C64: 51 42    MOV   A,[__r0]
    0C66: 7C 17 B8 LCALL __plcall
    0C69: 38 FD    ADD   SP,0xFD
    0C6B: 62 D0 00 MOV   REG[0xD0],0x0
    0C6E: 20       POP   X
    0C6F: 54 00    MOV   [X+0],A
(0112) 		if (stat == MI2C_WRITE_ERR)
    0C71: 3D 00 FF CMP   [X+0],0xFF
    0C74: B0 03    JNZ   0x0C78
(0113) 			break;
    0C76: 80 28    JMP   0x0C9F
(0114) 	}
    0C78: 62 D0 00 MOV   REG[0xD0],0x0
    0C7B: 52 FA    MOV   A,[X-6]
    0C7D: 53 41    MOV   [__r1],A
    0C7F: 52 F9    MOV   A,[X-7]
    0C81: 53 42    MOV   [__r0],A
    0C83: 51 41    MOV   A,[__r1]
    0C85: 01 01    ADD   A,0x1
    0C87: 54 FA    MOV   [X-6],A
    0C89: 51 42    MOV   A,[__r0]
    0C8B: 09 00    ADC   A,0x0
    0C8D: 54 F9    MOV   [X-7],A
    0C8F: 51 42    MOV   A,[__r0]
    0C91: 60 D4    MOV   REG[0xD4],A
    0C93: 3E 41    MVI   A,[__r1]
    0C95: 7A 41    DEC   [__r1]
    0C97: 53 42    MOV   [__r0],A
    0C99: 54 01    MOV   [X+1],A
    0C9B: 39 00    CMP   A,0x0
    0C9D: BF A6    JNZ   0x0C44
(0115) 	return(stat);
    0C9F: 52 00    MOV   A,[X+0]
    0CA1: 62 D0 00 MOV   REG[0xD0],0x0
    0CA4: 38 FE    ADD   SP,0xFE
    0CA6: 20       POP   X
    0CA7: 7F       RET   
(0116) }
(0117) 
(0118) static UINT8 ACM1602_PrCString(ACM1602 *p, const char *sRomString)
(0119) {
acm1602.c:ACM1602_PrCString:
  c                    --> X+1
  stat                 --> X+0
  sRomString           --> X-7
  p                    --> X-5
    0CA8: 10       PUSH  X
    0CA9: 4F       MOV   X,SP
    0CAA: 38 02    ADD   SP,0x2
(0120) 	UINT8 stat,c;
(0121) 	stat = !MI2C_WRITE_ERR;
    0CAC: 56 00 00 MOV   [X+0],0x0
    0CAF: 80 35    JMP   0x0CE5
(0122) 	while ((c = *sRomString++) != '\0') {
(0123) 		stat = (p->WriteData)(p,c);
    0CB1: 10       PUSH  X
    0CB2: 52 01    MOV   A,[X+1]
    0CB4: 08       PUSH  A
    0CB5: 52 FB    MOV   A,[X-5]
    0CB7: 08       PUSH  A
    0CB8: 52 FC    MOV   A,[X-4]
    0CBA: 08       PUSH  A
    0CBB: 62 D0 00 MOV   REG[0xD0],0x0
    0CBE: 52 FC    MOV   A,[X-4]
    0CC0: 01 15    ADD   A,0x15
    0CC2: 53 41    MOV   [__r1],A
    0CC4: 52 FB    MOV   A,[X-5]
    0CC6: 09 00    ADC   A,0x0
    0CC8: 60 D4    MOV   REG[0xD4],A
    0CCA: 3E 41    MVI   A,[__r1]
    0CCC: 53 42    MOV   [__r0],A
    0CCE: 3E 41    MVI   A,[__r1]
    0CD0: 5C       MOV   X,A
    0CD1: 51 42    MOV   A,[__r0]
    0CD3: 7C 17 B8 LCALL __plcall
    0CD6: 38 FD    ADD   SP,0xFD
    0CD8: 62 D0 00 MOV   REG[0xD0],0x0
    0CDB: 20       POP   X
    0CDC: 54 00    MOV   [X+0],A
(0124) 		if (stat == MI2C_WRITE_ERR)
    0CDE: 3D 00 FF CMP   [X+0],0xFF
    0CE1: B0 03    JNZ   0x0CE5
(0125) 			break;
    0CE3: 80 27    JMP   0x0D0B
(0126) 	}
    0CE5: 62 D0 00 MOV   REG[0xD0],0x0
    0CE8: 52 FA    MOV   A,[X-6]
    0CEA: 53 41    MOV   [__r1],A
    0CEC: 52 F9    MOV   A,[X-7]
    0CEE: 53 42    MOV   [__r0],A
    0CF0: 51 41    MOV   A,[__r1]
    0CF2: 01 01    ADD   A,0x1
    0CF4: 54 FA    MOV   [X-6],A
    0CF6: 51 42    MOV   A,[__r0]
    0CF8: 09 00    ADC   A,0x0
    0CFA: 54 F9    MOV   [X-7],A
    0CFC: 51 42    MOV   A,[__r0]
    0CFE: 10       PUSH  X
    0CFF: 58 41    MOV   X,[__r1]
    0D01: 28       ROMX  
    0D02: 20       POP   X
    0D03: 53 42    MOV   [__r0],A
    0D05: 54 01    MOV   [X+1],A
    0D07: 39 00    CMP   A,0x0
    0D09: BF A7    JNZ   0x0CB1
(0127) 	return(stat);
    0D0B: 52 00    MOV   A,[X+0]
    0D0D: 62 D0 00 MOV   REG[0xD0],0x0
    0D10: 38 FE    ADD   SP,0xFE
    0D12: 20       POP   X
    0D13: 7F       RET   
(0128) }
(0129) 
(0130) 
(0131) 
(0132) void ACM1602_Setup(
(0133) 		ACM1602 *p,
(0134) 		UINT8 bswadrs,
(0135) 		UINT8 bswch,
(0136) 		UINT8 devadrs,
(0137) 		UINT8 option)
(0138) {
_ACM1602_Setup:
  option               --> X-9
  devadrs              --> X-8
  bswch                --> X-7
  bswadrs              --> X-6
  p                    --> X-5
    0D14: 10       PUSH  X
    0D15: 4F       MOV   X,SP
(0139) 	p->Xpos = 0;
    0D16: 62 D0 00 MOV   REG[0xD0],0x0
    0D19: 52 FC    MOV   A,[X-4]
    0D1B: 01 0C    ADD   A,0xC
    0D1D: 53 41    MOV   [__r1],A
    0D1F: 52 FB    MOV   A,[X-5]
    0D21: 09 00    ADC   A,0x0
    0D23: 60 D5    MOV   REG[0xD5],A
    0D25: 50 00    MOV   A,0x0
    0D27: 3F 41    MVI   [__r1],A
(0140) 	p->Ypos = 0;
    0D29: 52 FC    MOV   A,[X-4]
    0D2B: 01 0D    ADD   A,0xD
    0D2D: 53 41    MOV   [__r1],A
    0D2F: 52 FB    MOV   A,[X-5]
    0D31: 09 00    ADC   A,0x0
    0D33: 60 D5    MOV   REG[0xD5],A
    0D35: 50 00    MOV   A,0x0
    0D37: 3F 41    MVI   [__r1],A
(0141) 	p->Start = &ACM1602_Start;
    0D39: 52 FC    MOV   A,[X-4]
    0D3B: 01 0F    ADD   A,0xF
    0D3D: 53 41    MOV   [__r1],A
    0D3F: 52 FB    MOV   A,[X-5]
    0D41: 09 00    ADC   A,0x0
    0D43: 60 D5    MOV   REG[0xD5],A
    0D45: 50 02    MOV   A,0x2
    0D47: 3F 41    MVI   [__r1],A
    0D49: 50 3D    MOV   A,0x3D
    0D4B: 3F 41    MVI   [__r1],A
(0142) 	p->Position = &ACM1602_Position;
    0D4D: 52 FC    MOV   A,[X-4]
    0D4F: 01 11    ADD   A,0x11
    0D51: 53 41    MOV   [__r1],A
    0D53: 52 FB    MOV   A,[X-5]
    0D55: 09 00    ADC   A,0x0
    0D57: 60 D5    MOV   REG[0xD5],A
    0D59: 50 02    MOV   A,0x2
    0D5B: 3F 41    MVI   [__r1],A
    0D5D: 50 3B    MOV   A,0x3B
    0D5F: 3F 41    MVI   [__r1],A
(0143) 	p->Clear = &ACM1602_Clear;
    0D61: 52 FC    MOV   A,[X-4]
    0D63: 01 13    ADD   A,0x13
    0D65: 53 41    MOV   [__r1],A
    0D67: 52 FB    MOV   A,[X-5]
    0D69: 09 00    ADC   A,0x0
    0D6B: 60 D5    MOV   REG[0xD5],A
    0D6D: 50 02    MOV   A,0x2
    0D6F: 3F 41    MVI   [__r1],A
    0D71: 50 39    MOV   A,0x39
    0D73: 3F 41    MVI   [__r1],A
(0144) 	p->WriteData = &ACM1602_WriteData;
    0D75: 52 FC    MOV   A,[X-4]
    0D77: 01 15    ADD   A,0x15
    0D79: 53 41    MOV   [__r1],A
    0D7B: 52 FB    MOV   A,[X-5]
    0D7D: 09 00    ADC   A,0x0
    0D7F: 60 D5    MOV   REG[0xD5],A
    0D81: 50 02    MOV   A,0x2
    0D83: 3F 41    MVI   [__r1],A
    0D85: 50 37    MOV   A,0x37
    0D87: 3F 41    MVI   [__r1],A
(0145) 	p->PrHexByte = &ACM1602_PrHexByte;
    0D89: 52 FC    MOV   A,[X-4]
    0D8B: 01 17    ADD   A,0x17
    0D8D: 53 41    MOV   [__r1],A
    0D8F: 52 FB    MOV   A,[X-5]
    0D91: 09 00    ADC   A,0x0
    0D93: 60 D5    MOV   REG[0xD5],A
    0D95: 50 02    MOV   A,0x2
    0D97: 3F 41    MVI   [__r1],A
    0D99: 50 35    MOV   A,0x35
    0D9B: 3F 41    MVI   [__r1],A
(0146) 	p->PrHexInt = &ACM1602_PrHexInt;
    0D9D: 52 FC    MOV   A,[X-4]
    0D9F: 01 19    ADD   A,0x19
    0DA1: 53 41    MOV   [__r1],A
    0DA3: 52 FB    MOV   A,[X-5]
    0DA5: 09 00    ADC   A,0x0
    0DA7: 60 D5    MOV   REG[0xD5],A
    0DA9: 50 02    MOV   A,0x2
    0DAB: 3F 41    MVI   [__r1],A
    0DAD: 50 33    MOV   A,0x33
    0DAF: 3F 41    MVI   [__r1],A
(0147) 	p->PrString = &ACM1602_PrString;
    0DB1: 52 FC    MOV   A,[X-4]
    0DB3: 01 1B    ADD   A,0x1B
    0DB5: 53 41    MOV   [__r1],A
    0DB7: 52 FB    MOV   A,[X-5]
    0DB9: 09 00    ADC   A,0x0
    0DBB: 60 D5    MOV   REG[0xD5],A
    0DBD: 50 02    MOV   A,0x2
    0DBF: 3F 41    MVI   [__r1],A
    0DC1: 50 31    MOV   A,0x31
    0DC3: 3F 41    MVI   [__r1],A
(0148) 	p->PrCString = &ACM1602_PrCString;
    0DC5: 52 FC    MOV   A,[X-4]
    0DC7: 01 1D    ADD   A,0x1D
    0DC9: 53 41    MOV   [__r1],A
    0DCB: 52 FB    MOV   A,[X-5]
    0DCD: 09 00    ADC   A,0x0
    0DCF: 60 D5    MOV   REG[0xD5],A
    0DD1: 50 02    MOV   A,0x2
    0DD3: 3F 41    MVI   [__r1],A
    0DD5: 50 2F    MOV   A,0x2F
    0DD7: 3F 41    MVI   [__r1],A
(0149) 
(0150) 	MI2C_Setup(&(p->madrs), bswadrs, bswch, devadrs, option);
    0DD9: 52 F7    MOV   A,[X-9]
    0DDB: 08       PUSH  A
    0DDC: 52 F8    MOV   A,[X-8]
    0DDE: 08       PUSH  A
    0DDF: 52 F9    MOV   A,[X-7]
    0DE1: 08       PUSH  A
    0DE2: 52 FA    MOV   A,[X-6]
    0DE4: 08       PUSH  A
    0DE5: 52 FB    MOV   A,[X-5]
    0DE7: 08       PUSH  A
    0DE8: 52 FC    MOV   A,[X-4]
    0DEA: 08       PUSH  A
    0DEB: 7C 13 D3 LCALL _MI2C_Setup
    0DEE: 38 FA    ADD   SP,0xFA
    0DF0: 20       POP   X
    0DF1: 7F       RET   
FILE: Z:\TMP\Modulio\Proj\V7\PSoC1\MODU~A51\MODU~A51\main.c
(0001) //----------------------------------------
(0002) //--- LPS25H Test Program
(0003) //----------------------------------------
(0004) //
(0005) #include <stdio.h>
(0006) #define	EXTERN
(0007) #include "Modulio.h"
(0008) #include "ACM1602.h"
(0009) #include "PCA9632.h"
(0010) #undef EXTERN
(0011) 
(0012) ACM1602	lcd;
(0013) PCA9632	led;
(0014) 
(0015) int main(void)
(0016) {
_main:
  bz                   --> X+8
  by                   --> X+7
  bx                   --> X+6
  z                    --> X+4
  y                    --> X+2
  x                    --> X+0
    0DF2: 10       PUSH  X
    0DF3: 4F       MOV   X,SP
    0DF4: 38 0F    ADD   SP,0xF
(0017) 	UINT16 x,y,z;
(0018) 	UINT8 bx,by,bz;
(0019) 	MI2C_Start();
    0DF6: 7C 14 66 LCALL _MI2C_Start
(0020) 	ACM1602_Setup(&lcd, BSW_ADRS_DEFAULT, 0, ACM1602_ADRS0, 0);
    0DF9: 50 00    MOV   A,0x0
    0DFB: 08       PUSH  A
    0DFC: 50 50    MOV   A,0x50
    0DFE: 08       PUSH  A
    0DFF: 50 00    MOV   A,0x0
    0E01: 08       PUSH  A
    0E02: 50 74    MOV   A,0x74
    0E04: 08       PUSH  A
    0E05: 50 00    MOV   A,0x0
    0E07: 08       PUSH  A
    0E08: 50 09    MOV   A,0x9
    0E0A: 08       PUSH  A
    0E0B: 7C 0D 14 LCALL _ACM1602_Setup
(0021) 	PCA9632_Setup(&led, BSW_ADRS_DEFAULT, 2, PCA9632_ADRS2, 0);
    0E0E: 50 00    MOV   A,0x0
    0E10: 08       PUSH  A
    0E11: 50 62    MOV   A,0x62
    0E13: 08       PUSH  A
    0E14: 50 02    MOV   A,0x2
    0E16: 08       PUSH  A
    0E17: 50 74    MOV   A,0x74
    0E19: 08       PUSH  A
    0E1A: 50 00    MOV   A,0x0
    0E1C: 08       PUSH  A
    0E1D: 50 28    MOV   A,0x28
    0E1F: 08       PUSH  A
    0E20: 7C 17 07 LCALL _PCA9632_Setup
    0E23: 38 F4    ADD   SP,0xF4
(0022) 	lcd.Start(&lcd);
    0E25: 10       PUSH  X
    0E26: 50 00    MOV   A,0x0
    0E28: 08       PUSH  A
    0E29: 50 09    MOV   A,0x9
    0E2B: 08       PUSH  A
    0E2C: 62 D0 00 MOV   REG[0xD0],0x0
    0E2F: 51 19    MOV   A,[lcd+16]
    0E31: 08       PUSH  A
    0E32: 51 18    MOV   A,[lcd+15]
    0E34: 62 D0 00 MOV   REG[0xD0],0x0
    0E37: 53 42    MOV   [__r0],A
    0E39: 18       POP   A
    0E3A: 5C       MOV   X,A
    0E3B: 51 42    MOV   A,[__r0]
    0E3D: 7C 17 B8 LCALL __plcall
    0E40: 38 FE    ADD   SP,0xFE
(0023) 	led.Start(&led,0, 0xaa);
    0E42: 50 AA    MOV   A,0xAA
    0E44: 08       PUSH  A
    0E45: 50 00    MOV   A,0x0
    0E47: 08       PUSH  A
    0E48: 50 00    MOV   A,0x0
    0E4A: 08       PUSH  A
    0E4B: 50 28    MOV   A,0x28
    0E4D: 08       PUSH  A
    0E4E: 62 D0 00 MOV   REG[0xD0],0x0
    0E51: 51 35    MOV   A,[led+13]
    0E53: 08       PUSH  A
    0E54: 51 34    MOV   A,[led+12]
    0E56: 62 D0 00 MOV   REG[0xD0],0x0
    0E59: 53 42    MOV   [__r0],A
    0E5B: 18       POP   A
    0E5C: 5C       MOV   X,A
    0E5D: 51 42    MOV   A,[__r0]
    0E5F: 7C 17 B8 LCALL __plcall
    0E62: 38 FC    ADD   SP,0xFC
    0E64: 20       POP   X
(0024) 	x = 0;
    0E65: 56 01 00 MOV   [X+1],0x0
    0E68: 56 00 00 MOV   [X+0],0x0
(0025) 	y = 0;
    0E6B: 56 03 00 MOV   [X+3],0x0
    0E6E: 56 02 00 MOV   [X+2],0x0
(0026) 	z = 0;
    0E71: 56 05 00 MOV   [X+5],0x0
    0E74: 56 04 00 MOV   [X+4],0x0
(0027) 
(0028) 	lcd.Position(&lcd, 0, 0);
    0E77: 10       PUSH  X
    0E78: 50 00    MOV   A,0x0
    0E7A: 08       PUSH  A
    0E7B: 08       PUSH  A
    0E7C: 50 00    MOV   A,0x0
    0E7E: 08       PUSH  A
    0E7F: 50 09    MOV   A,0x9
    0E81: 08       PUSH  A
    0E82: 62 D0 00 MOV   REG[0xD0],0x0
    0E85: 51 1B    MOV   A,[lcd+18]
    0E87: 08       PUSH  A
    0E88: 51 1A    MOV   A,[lcd+17]
    0E8A: 62 D0 00 MOV   REG[0xD0],0x0
    0E8D: 53 42    MOV   [__r0],A
    0E8F: 18       POP   A
    0E90: 5C       MOV   X,A
    0E91: 51 42    MOV   A,[__r0]
    0E93: 7C 17 B8 LCALL __plcall
    0E96: 38 FC    ADD   SP,0xFC
(0029) 	lcd.PrCString(&lcd,"00 00 00");
    0E98: 50 01    MOV   A,0x1
    0E9A: 08       PUSH  A
    0E9B: 50 B0    MOV   A,0xB0
    0E9D: 08       PUSH  A
    0E9E: 50 00    MOV   A,0x0
    0EA0: 08       PUSH  A
    0EA1: 50 09    MOV   A,0x9
    0EA3: 08       PUSH  A
    0EA4: 62 D0 00 MOV   REG[0xD0],0x0
    0EA7: 51 27    MOV   A,[lcd+30]
    0EA9: 08       PUSH  A
    0EAA: 51 26    MOV   A,[lcd+29]
    0EAC: 62 D0 00 MOV   REG[0xD0],0x0
    0EAF: 53 42    MOV   [__r0],A
    0EB1: 18       POP   A
    0EB2: 5C       MOV   X,A
    0EB3: 51 42    MOV   A,[__r0]
    0EB5: 7C 17 B8 LCALL __plcall
    0EB8: 38 FC    ADD   SP,0xFC
    0EBA: 62 D0 00 MOV   REG[0xD0],0x0
    0EBD: 20       POP   X
    0EBE: 81 D7    JMP   0x1096
(0030) 	while(1) {
(0031) 
(0032) 		bx = (x & 0x100) ? (x ^ 0xff) & 0xff : x & 0xff;
    0EC0: 62 D0 00 MOV   REG[0xD0],0x0
    0EC3: 52 01    MOV   A,[X+1]
    0EC5: 21 00    AND   A,0x0
    0EC7: 53 41    MOV   [__r1],A
    0EC9: 52 00    MOV   A,[X+0]
    0ECB: 21 01    AND   A,0x1
    0ECD: 39 00    CMP   A,0x0
    0ECF: B0 06    JNZ   0x0ED6
    0ED1: 3C 41 00 CMP   [__r1],0x0
    0ED4: A0 0F    JZ    0x0EE4
    0ED6: 62 D0 00 MOV   REG[0xD0],0x0
    0ED9: 52 01    MOV   A,[X+1]
    0EDB: 31 FF    XOR   A,0xFF
    0EDD: 54 0A    MOV   [X+10],A
    0EDF: 56 09 00 MOV   [X+9],0x0
    0EE2: 80 08    JMP   0x0EEB
    0EE4: 52 01    MOV   A,[X+1]
    0EE6: 54 0A    MOV   [X+10],A
    0EE8: 56 09 00 MOV   [X+9],0x0
    0EEB: 62 D0 00 MOV   REG[0xD0],0x0
    0EEE: 52 0A    MOV   A,[X+10]
    0EF0: 54 06    MOV   [X+6],A
(0033) 		by = (y & 0x100) ? (y ^ 0xff) & 0xff : y & 0xff;
    0EF2: 52 03    MOV   A,[X+3]
    0EF4: 21 00    AND   A,0x0
    0EF6: 53 41    MOV   [__r1],A
    0EF8: 52 02    MOV   A,[X+2]
    0EFA: 21 01    AND   A,0x1
    0EFC: 39 00    CMP   A,0x0
    0EFE: B0 06    JNZ   0x0F05
    0F00: 3C 41 00 CMP   [__r1],0x0
    0F03: A0 0F    JZ    0x0F13
    0F05: 62 D0 00 MOV   REG[0xD0],0x0
    0F08: 52 03    MOV   A,[X+3]
    0F0A: 31 FF    XOR   A,0xFF
    0F0C: 54 0C    MOV   [X+12],A
    0F0E: 56 0B 00 MOV   [X+11],0x0
    0F11: 80 08    JMP   0x0F1A
    0F13: 52 03    MOV   A,[X+3]
    0F15: 54 0C    MOV   [X+12],A
    0F17: 56 0B 00 MOV   [X+11],0x0
    0F1A: 62 D0 00 MOV   REG[0xD0],0x0
    0F1D: 52 0C    MOV   A,[X+12]
    0F1F: 54 07    MOV   [X+7],A
(0034) 		bz = (z & 0x100) ? (z ^ 0xff) & 0xff : z & 0xff;
    0F21: 52 05    MOV   A,[X+5]
    0F23: 21 00    AND   A,0x0
    0F25: 53 41    MOV   [__r1],A
    0F27: 52 04    MOV   A,[X+4]
    0F29: 21 01    AND   A,0x1
    0F2B: 39 00    CMP   A,0x0
    0F2D: B0 06    JNZ   0x0F34
    0F2F: 3C 41 00 CMP   [__r1],0x0
    0F32: A0 0F    JZ    0x0F42
    0F34: 62 D0 00 MOV   REG[0xD0],0x0
    0F37: 52 05    MOV   A,[X+5]
    0F39: 31 FF    XOR   A,0xFF
    0F3B: 54 0E    MOV   [X+14],A
    0F3D: 56 0D 00 MOV   [X+13],0x0
    0F40: 80 08    JMP   0x0F49
    0F42: 52 05    MOV   A,[X+5]
    0F44: 54 0E    MOV   [X+14],A
    0F46: 56 0D 00 MOV   [X+13],0x0
    0F49: 52 0E    MOV   A,[X+14]
    0F4B: 54 08    MOV   [X+8],A
(0035) 
(0036) 		lcd.Position(&lcd, 0, 0);
    0F4D: 10       PUSH  X
    0F4E: 50 00    MOV   A,0x0
    0F50: 08       PUSH  A
    0F51: 08       PUSH  A
    0F52: 50 00    MOV   A,0x0
    0F54: 08       PUSH  A
    0F55: 50 09    MOV   A,0x9
    0F57: 08       PUSH  A
    0F58: 62 D0 00 MOV   REG[0xD0],0x0
    0F5B: 51 1B    MOV   A,[lcd+18]
    0F5D: 08       PUSH  A
    0F5E: 51 1A    MOV   A,[lcd+17]
    0F60: 62 D0 00 MOV   REG[0xD0],0x0
    0F63: 53 42    MOV   [__r0],A
    0F65: 18       POP   A
    0F66: 5C       MOV   X,A
    0F67: 51 42    MOV   A,[__r0]
    0F69: 7C 17 B8 LCALL __plcall
    0F6C: 38 FC    ADD   SP,0xFC
    0F6E: 20       POP   X
(0037) 		lcd.PrHexByte(&lcd, bx);
    0F6F: 10       PUSH  X
    0F70: 52 06    MOV   A,[X+6]
    0F72: 08       PUSH  A
    0F73: 50 00    MOV   A,0x0
    0F75: 08       PUSH  A
    0F76: 50 09    MOV   A,0x9
    0F78: 08       PUSH  A
    0F79: 62 D0 00 MOV   REG[0xD0],0x0
    0F7C: 51 21    MOV   A,[lcd+24]
    0F7E: 08       PUSH  A
    0F7F: 51 20    MOV   A,[lcd+23]
    0F81: 62 D0 00 MOV   REG[0xD0],0x0
    0F84: 53 42    MOV   [__r0],A
    0F86: 18       POP   A
    0F87: 5C       MOV   X,A
    0F88: 51 42    MOV   A,[__r0]
    0F8A: 7C 17 B8 LCALL __plcall
    0F8D: 38 FD    ADD   SP,0xFD
(0038) 		lcd.Position(&lcd, 0, 3);
    0F8F: 50 03    MOV   A,0x3
    0F91: 08       PUSH  A
    0F92: 50 00    MOV   A,0x0
    0F94: 08       PUSH  A
    0F95: 50 00    MOV   A,0x0
    0F97: 08       PUSH  A
    0F98: 50 09    MOV   A,0x9
    0F9A: 08       PUSH  A
    0F9B: 62 D0 00 MOV   REG[0xD0],0x0
    0F9E: 51 1B    MOV   A,[lcd+18]
    0FA0: 08       PUSH  A
    0FA1: 51 1A    MOV   A,[lcd+17]
    0FA3: 62 D0 00 MOV   REG[0xD0],0x0
    0FA6: 53 42    MOV   [__r0],A
    0FA8: 18       POP   A
    0FA9: 5C       MOV   X,A
    0FAA: 51 42    MOV   A,[__r0]
    0FAC: 7C 17 B8 LCALL __plcall
    0FAF: 38 FC    ADD   SP,0xFC
    0FB1: 20       POP   X
(0039) 		lcd.PrHexByte(&lcd, by);
    0FB2: 10       PUSH  X
    0FB3: 52 07    MOV   A,[X+7]
    0FB5: 08       PUSH  A
    0FB6: 50 00    MOV   A,0x0
    0FB8: 08       PUSH  A
    0FB9: 50 09    MOV   A,0x9
    0FBB: 08       PUSH  A
    0FBC: 62 D0 00 MOV   REG[0xD0],0x0
    0FBF: 51 21    MOV   A,[lcd+24]
    0FC1: 08       PUSH  A
    0FC2: 51 20    MOV   A,[lcd+23]
    0FC4: 62 D0 00 MOV   REG[0xD0],0x0
    0FC7: 53 42    MOV   [__r0],A
    0FC9: 18       POP   A
    0FCA: 5C       MOV   X,A
    0FCB: 51 42    MOV   A,[__r0]
    0FCD: 7C 17 B8 LCALL __plcall
    0FD0: 38 FD    ADD   SP,0xFD
(0040) 		lcd.Position(&lcd, 0, 6);
    0FD2: 50 06    MOV   A,0x6
    0FD4: 08       PUSH  A
    0FD5: 50 00    MOV   A,0x0
    0FD7: 08       PUSH  A
    0FD8: 50 00    MOV   A,0x0
    0FDA: 08       PUSH  A
    0FDB: 50 09    MOV   A,0x9
    0FDD: 08       PUSH  A
    0FDE: 62 D0 00 MOV   REG[0xD0],0x0
    0FE1: 51 1B    MOV   A,[lcd+18]
    0FE3: 08       PUSH  A
    0FE4: 51 1A    MOV   A,[lcd+17]
    0FE6: 62 D0 00 MOV   REG[0xD0],0x0
    0FE9: 53 42    MOV   [__r0],A
    0FEB: 18       POP   A
    0FEC: 5C       MOV   X,A
    0FED: 51 42    MOV   A,[__r0]
    0FEF: 7C 17 B8 LCALL __plcall
    0FF2: 38 FC    ADD   SP,0xFC
    0FF4: 20       POP   X
(0041) 		lcd.PrHexByte(&lcd, bz);
    0FF5: 10       PUSH  X
    0FF6: 52 08    MOV   A,[X+8]
    0FF8: 08       PUSH  A
    0FF9: 50 00    MOV   A,0x0
    0FFB: 08       PUSH  A
    0FFC: 50 09    MOV   A,0x9
    0FFE: 08       PUSH  A
    0FFF: 62 D0 00 MOV   REG[0xD0],0x0
    1002: 51 21    MOV   A,[lcd+24]
    1004: 08       PUSH  A
    1005: 51 20    MOV   A,[lcd+23]
    1007: 62 D0 00 MOV   REG[0xD0],0x0
    100A: 53 42    MOV   [__r0],A
    100C: 18       POP   A
    100D: 5C       MOV   X,A
    100E: 51 42    MOV   A,[__r0]
    1010: 7C 17 B8 LCALL __plcall
    1013: 38 FD    ADD   SP,0xFD
    1015: 20       POP   X
(0042) 
(0043) 		led.Bright(&led,0,bx);
    1016: 10       PUSH  X
    1017: 52 06    MOV   A,[X+6]
    1019: 08       PUSH  A
    101A: 50 00    MOV   A,0x0
    101C: 08       PUSH  A
    101D: 50 00    MOV   A,0x0
    101F: 08       PUSH  A
    1020: 50 28    MOV   A,0x28
    1022: 08       PUSH  A
    1023: 62 D0 00 MOV   REG[0xD0],0x0
    1026: 51 3B    MOV   A,[led+19]
    1028: 08       PUSH  A
    1029: 51 3A    MOV   A,[led+18]
    102B: 62 D0 00 MOV   REG[0xD0],0x0
    102E: 53 42    MOV   [__r0],A
    1030: 18       POP   A
    1031: 5C       MOV   X,A
    1032: 51 42    MOV   A,[__r0]
    1034: 7C 17 B8 LCALL __plcall
    1037: 38 FC    ADD   SP,0xFC
    1039: 20       POP   X
(0044) 		led.Bright(&led,1,by);
    103A: 10       PUSH  X
    103B: 52 07    MOV   A,[X+7]
    103D: 08       PUSH  A
    103E: 50 01    MOV   A,0x1
    1040: 08       PUSH  A
    1041: 50 00    MOV   A,0x0
    1043: 08       PUSH  A
    1044: 50 28    MOV   A,0x28
    1046: 08       PUSH  A
    1047: 62 D0 00 MOV   REG[0xD0],0x0
    104A: 51 3B    MOV   A,[led+19]
    104C: 08       PUSH  A
    104D: 51 3A    MOV   A,[led+18]
    104F: 62 D0 00 MOV   REG[0xD0],0x0
    1052: 53 42    MOV   [__r0],A
    1054: 18       POP   A
    1055: 5C       MOV   X,A
    1056: 51 42    MOV   A,[__r0]
    1058: 7C 17 B8 LCALL __plcall
    105B: 38 FC    ADD   SP,0xFC
    105D: 20       POP   X
(0045) 		led.Bright(&led,2,bz);
    105E: 10       PUSH  X
    105F: 52 08    MOV   A,[X+8]
    1061: 08       PUSH  A
    1062: 50 02    MOV   A,0x2
    1064: 08       PUSH  A
    1065: 50 00    MOV   A,0x0
    1067: 08       PUSH  A
    1068: 50 28    MOV   A,0x28
    106A: 08       PUSH  A
    106B: 62 D0 00 MOV   REG[0xD0],0x0
    106E: 51 3B    MOV   A,[led+19]
    1070: 08       PUSH  A
    1071: 51 3A    MOV   A,[led+18]
    1073: 62 D0 00 MOV   REG[0xD0],0x0
    1076: 53 42    MOV   [__r0],A
    1078: 18       POP   A
    1079: 5C       MOV   X,A
    107A: 51 42    MOV   A,[__r0]
    107C: 7C 17 B8 LCALL __plcall
    107F: 38 FC    ADD   SP,0xFC
    1081: 62 D0 00 MOV   REG[0xD0],0x0
    1084: 20       POP   X
(0046) 
(0047) 		x++;
    1085: 77 01    INC   [X+1]
    1087: 0F 00 00 ADC   [X+0],0x0
(0048) 		y+=2;
    108A: 07 03 02 ADD   [X+3],0x2
    108D: 0F 02 00 ADC   [X+2],0x0
(0049) 		z+=4;
    1090: 07 05 04 ADD   [X+5],0x4
    1093: 0F 04 00 ADC   [X+4],0x0
(0050) //		MI2C_Waitms(200);
(0051) 	}
    1096: 8E 29    JMP   0x0EC0
(0052) }
FILE: Z:\TMP\Modulio\Proj\V7\PSoC1\lib_modulio\modulio_common.c
(0001) //=======================================
(0002) //= Modulio Common Library		=
(0003) //=					=
(0004) //=======================================
(0005) //
(0006) #include "Modulio.h"
(0007) #define EXTERN
(0008) #include "Modulio_HAL.h"
(0009) #undef EXTERN
(0010) 
(0011) //=======================================
(0012) //= Middle Level I2C API		=
(0013) //= xAPI			=
(0014) //=					=
(0015) //=======================================
(0016) //
(0017) 
(0018) //---------------------------------------
(0019) //- Write multiple data on I2C		-
(0020) //- oCg			-
(0021) //-					-
(0022) //- Return Valueil)		-
(0023) //- ==MI2C_NAKslave(0x00)		-
(0024) //-	Error occured on I2C bus	-
(0025) //-	G[		-
(0026) //- == MI2C_ACKslave			-
(0027) //-	Xfr complete with no error	-
(0028) //-	I			-
(0029) //---------------------------------------
(0030) //
(0031) static UINT8 MI2C_bWriteBytes(UINT8 bSlaveAddr, UINT8 *pbXferData, UINT8 bCnt, UINT8 bMode)
(0032) {
modulio_common.c:MI2C_bWriteBytes:
  counts               --> X+1
  stat                 --> X+0
  bMode                --> X-8
  bCnt                 --> X-7
  pbXferData           --> X-6
  bSlaveAddr           --> X-4
    109D: 10       PUSH  X
    109E: 4F       MOV   X,SP
    109F: 38 02    ADD   SP,0x2
(0033) 	UINT8 stat;
(0034) 	UINT8 counts;
(0035) 	stat = MI2C_ACKslave;
    10A1: 56 00 00 MOV   [X+0],0x0
(0036) 	if ((bSlaveAddr & 0x80)==0x00) {	// Send SlaveAddr if it is valid(0x00-0x7f)
    10A4: 48 FC 80 TST   [X-4],0x80
    10A7: B0 37    JNZ   0x10DF
(0037) 						// X[uAhX0x00`0x7fAhXw
(0038) 		if (bMode & MI2C_RepStart)
    10A9: 48 F8 01 TST   [X-8],0x1
    10AC: A0 13    JZ    0x10C0
(0039) 			stat = MI2C_fSendRepStart(bSlaveAddr, MI2C_WRITE);
    10AE: 50 00    MOV   A,0x0
    10B0: 08       PUSH  A
    10B1: 52 FC    MOV   A,[X-4]
    10B3: 08       PUSH  A
    10B4: 7C 14 A3 LCALL _MI2C_fSendRepStart
    10B7: 38 FE    ADD   SP,0xFE
    10B9: 62 D0 00 MOV   REG[0xD0],0x0
    10BC: 54 00    MOV   [X+0],A
    10BE: 80 11    JMP   0x10D0
(0040) 		else	stat = MI2C_fSendStart(bSlaveAddr, MI2C_WRITE);
    10C0: 50 00    MOV   A,0x0
    10C2: 08       PUSH  A
    10C3: 52 FC    MOV   A,[X-4]
    10C5: 08       PUSH  A
    10C6: 7C 14 79 LCALL _MI2C_fSendStart
    10C9: 38 FE    ADD   SP,0xFE
    10CB: 62 D0 00 MOV   REG[0xD0],0x0
    10CE: 54 00    MOV   [X+0],A
(0041) 		if (stat != MI2C_ACKslave) {
    10D0: 3D 00 00 CMP   [X+0],0x0
    10D3: A0 0B    JZ    0x10DF
(0042) 			MI2C_SendStop();
    10D5: 7C 14 CD LCALL _MI2C_SendStop
(0043) 			return(stat);
    10D8: 52 00    MOV   A,[X+0]
    10DA: 62 D0 00 MOV   REG[0xD0],0x0
    10DD: 80 3A    JMP   0x1118
(0044) 		}
(0045) 	}
(0046) 	for (counts = 0; counts < bCnt; counts++) {
    10DF: 56 01 00 MOV   [X+1],0x0
    10E2: 80 22    JMP   0x1105
(0047) 		stat = MI2C_fWrite(*pbXferData);
    10E4: 62 D0 00 MOV   REG[0xD0],0x0
    10E7: 52 FB    MOV   A,[X-5]
    10E9: 53 41    MOV   [__r1],A
    10EB: 52 FA    MOV   A,[X-6]
    10ED: 60 D4    MOV   REG[0xD4],A
    10EF: 3E 41    MVI   A,[__r1]
    10F1: 08       PUSH  A
    10F2: 7C 14 D3 LCALL _MI2C_fWrite
    10F5: 38 FF    ADD   SP,0xFF
    10F7: 62 D0 00 MOV   REG[0xD0],0x0
    10FA: 54 00    MOV   [X+0],A
(0048) 		if (stat != MI2C_ACKslave)
    10FC: 3D 00 00 CMP   [X+0],0x0
    10FF: A0 03    JZ    0x1103
(0049) 			break;
    1101: 80 09    JMP   0x110B
(0050) 	}
    1103: 77 01    INC   [X+1]
    1105: 52 01    MOV   A,[X+1]
    1107: 3B F9    CMP   A,[X-7]
    1109: CF DA    JC    0x10E4
(0051) 
(0052) 	if (bMode & MI2C_NoStop)
    110B: 48 F8 02 TST   [X-8],0x2
(0053) 		;
    110E: B0 04    JNZ   0x1113
(0054) 	else	MI2C_SendStop();
    1110: 7C 14 CD LCALL _MI2C_SendStop
(0055) 	return(stat);
    1113: 52 00    MOV   A,[X+0]
    1115: 62 D0 00 MOV   REG[0xD0],0x0
    1118: 38 FE    ADD   SP,0xFE
    111A: 20       POP   X
    111B: 7F       RET   
(0056) }
(0057) 
(0058) 
(0059) //---------------------------------------
(0060) //- Read multiple data on I2C		-
(0061) //- oCg			-
(0062) //-					-
(0063) //- Return Valueil)		-
(0064) //- ==MI2C_NAKslave(0x00)		-
(0065) //-	Error occured on I2C bus	-
(0066) //-	G[		-
(0067) //- == MI2C_ACKslave			-
(0068) //-	Xfr complete with no error	-
(0069) //-	I			-
(0070) //---------------------------------------
(0071) //
(0072) static UINT8 MI2C_fReadBytes(UINT8 bSlaveAddr, UINT8 *pbXferData, UINT8 bCnt, UINT8 bMode)
(0073) {
modulio_common.c:MI2C_fReadBytes:
  stat                 --> X+1
  counts               --> X+0
  bMode                --> X-8
  bCnt                 --> X-7
  pbXferData           --> X-6
  bSlaveAddr           --> X-4
    111C: 10       PUSH  X
    111D: 4F       MOV   X,SP
    111E: 38 04    ADD   SP,0x4
(0074) 	UINT8 stat;
(0075) 	UINT8 counts;
(0076) 	stat = MI2C_ACKslave;
    1120: 56 01 00 MOV   [X+1],0x0
(0077) 	if ((bSlaveAddr & 0x80)==0x00) {	// Send SlaveAddr if it is valid(0x00-0x7f)
    1123: 48 FC 80 TST   [X-4],0x80
    1126: B0 37    JNZ   0x115E
(0078) 						// X[uAhX0x00`0x7fAhXw
(0079) 		if (bMode & MI2C_RepStart)
    1128: 48 F8 01 TST   [X-8],0x1
    112B: A0 13    JZ    0x113F
(0080) 			stat = MI2C_fSendRepStart(bSlaveAddr, MI2C_READ);
    112D: 50 01    MOV   A,0x1
    112F: 08       PUSH  A
    1130: 52 FC    MOV   A,[X-4]
    1132: 08       PUSH  A
    1133: 7C 14 A3 LCALL _MI2C_fSendRepStart
    1136: 38 FE    ADD   SP,0xFE
    1138: 62 D0 00 MOV   REG[0xD0],0x0
    113B: 54 01    MOV   [X+1],A
    113D: 80 11    JMP   0x114F
(0081) 		else	stat = MI2C_fSendStart(bSlaveAddr, MI2C_READ);
    113F: 50 01    MOV   A,0x1
    1141: 08       PUSH  A
    1142: 52 FC    MOV   A,[X-4]
    1144: 08       PUSH  A
    1145: 7C 14 79 LCALL _MI2C_fSendStart
    1148: 38 FE    ADD   SP,0xFE
    114A: 62 D0 00 MOV   REG[0xD0],0x0
    114D: 54 01    MOV   [X+1],A
(0082) 		if (stat != MI2C_ACKslave) {
    114F: 3D 01 00 CMP   [X+1],0x0
    1152: A0 0B    JZ    0x115E
(0083) 			MI2C_SendStop();
    1154: 7C 14 CD LCALL _MI2C_SendStop
(0084) 			return(stat);
    1157: 52 01    MOV   A,[X+1]
    1159: 62 D0 00 MOV   REG[0xD0],0x0
    115C: 80 67    JMP   0x11C4
(0085) 		}
(0086) 	}
(0087) 	for (counts = 1; counts < bCnt; counts++) {
    115E: 56 00 01 MOV   [X+0],0x1
    1161: 80 3B    JMP   0x119D
(0088) 		*pbXferData++ = MI2C_bRead(MI2C_fACK);
    1163: 62 D0 00 MOV   REG[0xD0],0x0
    1166: 52 FB    MOV   A,[X-5]
    1168: 53 41    MOV   [__r1],A
    116A: 52 FA    MOV   A,[X-6]
    116C: 53 42    MOV   [__r0],A
    116E: 51 41    MOV   A,[__r1]
    1170: 54 03    MOV   [X+3],A
    1172: 51 42    MOV   A,[__r0]
    1174: 54 02    MOV   [X+2],A
    1176: 51 41    MOV   A,[__r1]
    1178: 01 01    ADD   A,0x1
    117A: 54 FB    MOV   [X-5],A
    117C: 51 42    MOV   A,[__r0]
    117E: 09 00    ADC   A,0x0
    1180: 54 FA    MOV   [X-6],A
    1182: 50 01    MOV   A,0x1
    1184: 08       PUSH  A
    1185: 7C 14 F9 LCALL _MI2C_bRead
    1188: 38 FF    ADD   SP,0xFF
    118A: 62 D0 00 MOV   REG[0xD0],0x0
    118D: 53 42    MOV   [__r0],A
    118F: 52 03    MOV   A,[X+3]
    1191: 53 3F    MOV   [__r3],A
    1193: 52 02    MOV   A,[X+2]
    1195: 60 D5    MOV   REG[0xD5],A
    1197: 51 42    MOV   A,[__r0]
    1199: 3F 3F    MVI   [__r3],A
(0089) 	}
    119B: 77 00    INC   [X+0]
    119D: 52 00    MOV   A,[X+0]
    119F: 3B F9    CMP   A,[X-7]
    11A1: CF C1    JC    0x1163
(0090) 	*pbXferData = MI2C_bRead(MI2C_fNAK);
    11A3: 50 00    MOV   A,0x0
    11A5: 08       PUSH  A
    11A6: 7C 14 F9 LCALL _MI2C_bRead
    11A9: 38 FF    ADD   SP,0xFF
    11AB: 62 D0 00 MOV   REG[0xD0],0x0
    11AE: 53 42    MOV   [__r0],A
    11B0: 52 FB    MOV   A,[X-5]
    11B2: 53 3F    MOV   [__r3],A
    11B4: 52 FA    MOV   A,[X-6]
    11B6: 60 D5    MOV   REG[0xD5],A
    11B8: 51 42    MOV   A,[__r0]
    11BA: 3F 3F    MVI   [__r3],A
(0091) 	MI2C_SendStop();
    11BC: 7C 14 CD LCALL _MI2C_SendStop
(0092) 	return(stat);
    11BF: 52 01    MOV   A,[X+1]
    11C1: 62 D0 00 MOV   REG[0xD0],0x0
    11C4: 38 FC    ADD   SP,0xFC
    11C6: 20       POP   X
    11C7: 7F       RET   
(0093) }
(0094) 
(0095) //=======================================
(0096) //= Public (High Level) I2C API		=
(0097) //= JixjAPI			=
(0098) //=					=
(0099) //=======================================
(0100) //
(0101) 
(0102) 
(0103) //---------------------------------------
(0104) //- Write multi-byte data on I2C	-
(0105) //- oCg			-
(0106) //-					-
(0107) //- Return Valueil)		-
(0108) //- ==MI2C_NAKslave(0x00)		-
(0109) //-	Error occured on I2C bus	-
(0110) //-	G[		-
(0111) //- == MI2C_ACKslave			-
(0112) //-	Xfr complete with no error	-
(0113) //-	I			-
(0114) //---------------------------------------
(0115) //
(0116) UINT8 MI2C_WriteBytes(MI2CADRS *adrs, UINT16 Reg, UINT8 *Data, UINT8 Length)
(0117) {
_MI2C_WriteBytes:
  reg                  --> X+1
  stat                 --> X+0
  Length               --> X-10
  Data                 --> X-9
  Reg                  --> X-7
  adrs                 --> X-5
    11C8: 10       PUSH  X
    11C9: 4F       MOV   X,SP
    11CA: 38 02    ADD   SP,0x2
(0118) 	UINT8 stat,reg;
(0119) 	reg = Reg & 0xff;
    11CC: 62 D0 00 MOV   REG[0xD0],0x0
    11CF: 52 FA    MOV   A,[X-6]
    11D1: 54 01    MOV   [X+1],A
(0120) 	if (adrs->BSW_ADRS != 0) {	// Setup channel of bus switch
    11D3: 52 FC    MOV   A,[X-4]
    11D5: 53 41    MOV   [__r1],A
    11D7: 52 FB    MOV   A,[X-5]
    11D9: 60 D4    MOV   REG[0xD4],A
    11DB: 3E 41    MVI   A,[__r1]
    11DD: 39 00    CMP   A,0x0
    11DF: A0 51    JZ    0x1231
(0121) 					// oXXCb``l
(0122) 		stat = 1 << ((adrs->BSW_CH) & 0x3);
    11E1: 52 FC    MOV   A,[X-4]
    11E3: 01 01    ADD   A,0x1
    11E5: 53 41    MOV   [__r1],A
    11E7: 52 FB    MOV   A,[X-5]
    11E9: 09 00    ADC   A,0x0
    11EB: 60 D4    MOV   REG[0xD4],A
    11ED: 3E 41    MVI   A,[__r1]
    11EF: 53 42    MOV   [__r0],A
    11F1: 26 42 03 AND   [__r0],0x3
    11F4: 55 40 01 MOV   [__r2],0x1
    11F7: 51 42    MOV   A,[__r0]
    11F9: A0 09    JZ    0x1203
    11FB: 62 D0 00 MOV   REG[0xD0],0x0
    11FE: 65 40    ASL   [__r2]
    1200: 78       DEC   A
    1201: BF F9    JNZ   0x11FB
    1203: 62 D0 00 MOV   REG[0xD0],0x0
    1206: 51 40    MOV   A,[__r2]
    1208: 54 00    MOV   [X+0],A
(0123) 		stat = MI2C_bWriteBytes(adrs->BSW_ADRS, &stat, 1, MI2C_CompleteXfer);
    120A: 50 00    MOV   A,0x0
    120C: 08       PUSH  A
    120D: 50 01    MOV   A,0x1
    120F: 08       PUSH  A
    1210: 50 07    MOV   A,0x7
    1212: 08       PUSH  A
    1213: 10       PUSH  X
    1214: 52 FC    MOV   A,[X-4]
    1216: 53 41    MOV   [__r1],A
    1218: 52 FB    MOV   A,[X-5]
    121A: 60 D4    MOV   REG[0xD4],A
    121C: 3E 41    MVI   A,[__r1]
    121E: 08       PUSH  A
    121F: 9E 7C    CALL  modulio_common.c:MI2C_bWriteBytes
    1221: 38 FB    ADD   SP,0xFB
    1223: 62 D0 00 MOV   REG[0xD0],0x0
    1226: 54 00    MOV   [X+0],A
(0124) 		if (stat != MI2C_ACKslave)
    1228: 3D 00 00 CMP   [X+0],0x0
    122B: A0 05    JZ    0x1231
(0125) 			return(stat);
    122D: 52 00    MOV   A,[X+0]
    122F: 80 72    JMP   0x12A2
(0126) 	}
(0127) 	if (Reg != REG_ADRS_NONE) {	// Register number is valid
    1231: 3D F9 FF CMP   [X-7],0xFF
    1234: B0 06    JNZ   0x123B
    1236: 3D FA FF CMP   [X-6],0xFF
    1239: A0 3B    JZ    0x1275
(0128) 					// WX^w
(0129) 		stat = MI2C_bWriteBytes(adrs->DEV_ADRS,	// Send register number
    123B: 50 02    MOV   A,0x2
    123D: 08       PUSH  A
    123E: 50 01    MOV   A,0x1
    1240: 08       PUSH  A
    1241: 62 D0 00 MOV   REG[0xD0],0x0
    1244: 5A 41    MOV   [__r1],X
    1246: 06 41 01 ADD   [__r1],0x1
    1249: 50 07    MOV   A,0x7
    124B: 08       PUSH  A
    124C: 51 41    MOV   A,[__r1]
    124E: 08       PUSH  A
    124F: 52 FC    MOV   A,[X-4]
    1251: 01 02    ADD   A,0x2
    1253: 53 41    MOV   [__r1],A
    1255: 52 FB    MOV   A,[X-5]
    1257: 09 00    ADC   A,0x0
    1259: 60 D4    MOV   REG[0xD4],A
    125B: 3E 41    MVI   A,[__r1]
    125D: 08       PUSH  A
    125E: 9E 3D    CALL  modulio_common.c:MI2C_bWriteBytes
    1260: 38 FB    ADD   SP,0xFB
    1262: 62 D0 00 MOV   REG[0xD0],0x0
    1265: 54 00    MOV   [X+0],A
(0130) 				 &reg,			// WX^
(0131) 				 1,
(0132) 				 MI2C_NoStop);
(0133) 		if (stat != MI2C_ACKslave)
    1267: 3D 00 00 CMP   [X+0],0x0
    126A: A0 05    JZ    0x1270
(0134) 			return(stat);
    126C: 52 00    MOV   A,[X+0]
    126E: 80 33    JMP   0x12A2
(0135) 		stat = DEV_ADRS_NONE;
    1270: 56 00 FF MOV   [X+0],0xFF
(0136) 	} else {
    1273: 80 14    JMP   0x1288
(0137) 		stat = adrs->DEV_ADRS;
    1275: 62 D0 00 MOV   REG[0xD0],0x0
    1278: 52 FC    MOV   A,[X-4]
    127A: 01 02    ADD   A,0x2
    127C: 53 41    MOV   [__r1],A
    127E: 52 FB    MOV   A,[X-5]
    1280: 09 00    ADC   A,0x0
    1282: 60 D4    MOV   REG[0xD4],A
    1284: 3E 41    MVI   A,[__r1]
    1286: 54 00    MOV   [X+0],A
(0138) 	}
(0139) 	stat = MI2C_bWriteBytes(	// Perform write operation
    1288: 50 00    MOV   A,0x0
    128A: 08       PUSH  A
    128B: 52 F6    MOV   A,[X-10]
    128D: 08       PUSH  A
    128E: 52 F7    MOV   A,[X-9]
    1290: 08       PUSH  A
    1291: 52 F8    MOV   A,[X-8]
    1293: 08       PUSH  A
    1294: 52 00    MOV   A,[X+0]
    1296: 08       PUSH  A
    1297: 9E 04    CALL  modulio_common.c:MI2C_bWriteBytes
    1299: 38 FB    ADD   SP,0xFB
    129B: 62 D0 00 MOV   REG[0xD0],0x0
    129E: 54 00    MOV   [X+0],A
(0140) 			stat,		// f[^s
(0141) 			Data,
(0142) 			Length,
(0143) 			MI2C_CompleteXfer);
(0144) 	return(stat);
    12A0: 52 00    MOV   A,[X+0]
    12A2: 38 FE    ADD   SP,0xFE
    12A4: 20       POP   X
    12A5: 7F       RET   
(0145) }
(0146) 
(0147) 
(0148) //---------------------------------------
(0149) //- Write a single-byte data on I2C	-
(0150) //- 1oCg			-
(0151) //-					-
(0152) //- Return Valueil)		-
(0153) //- ==MI2C_NAKslave(0x00)		-
(0154) //-	Error occured on I2C bus	-
(0155) //-	G[		-
(0156) //- == MI2C_ACKslave			-
(0157) //-	Xfr complete with no error	-
(0158) //-	I			-
(0159) //---------------------------------------
(0160) //
(0161) UINT8 MI2C_WriteByte(MI2CADRS *adrs, UINT16 Reg, UINT8 Data)
(0162) {
_MI2C_WriteByte:
  Data                 --> X-8
  Reg                  --> X-7
  adrs                 --> X-5
    12A6: 10       PUSH  X
    12A7: 4F       MOV   X,SP
(0163) 	return(MI2C_WriteBytes(adrs, Reg, &Data, 1));
    12A8: 50 01    MOV   A,0x1
    12AA: 08       PUSH  A
    12AB: 62 D0 00 MOV   REG[0xD0],0x0
    12AE: 5A 41    MOV   [__r1],X
    12B0: 16 41 08 SUB   [__r1],0x8
    12B3: 50 07    MOV   A,0x7
    12B5: 08       PUSH  A
    12B6: 51 41    MOV   A,[__r1]
    12B8: 08       PUSH  A
    12B9: 52 F9    MOV   A,[X-7]
    12BB: 08       PUSH  A
    12BC: 52 FA    MOV   A,[X-6]
    12BE: 08       PUSH  A
    12BF: 52 FB    MOV   A,[X-5]
    12C1: 08       PUSH  A
    12C2: 52 FC    MOV   A,[X-4]
    12C4: 08       PUSH  A
    12C5: 9F 01    CALL  _MI2C_WriteBytes
    12C7: 38 F9    ADD   SP,0xF9
    12C9: 62 D0 00 MOV   REG[0xD0],0x0
    12CC: 20       POP   X
    12CD: 7F       RET   
(0164) }
(0165) 
(0166) 
(0167) //---------------------------------------
(0168) //- Read a multi-byte data from I2C	-
(0169) //- oCg			-
(0170) //-					-
(0171) //- Return Valueil)		-
(0172) //- ==MI2C_NAKslave(0x00)		-
(0173) //-	Error occured on I2C bus	-
(0174) //-	G[		-
(0175) //- == MI2C_ACKslave			-
(0176) //-	Xfr complete with no error	-
(0177) //-	I			-
(0178) //---------------------------------------
(0179) //
(0180) UINT8 MI2C_ReadBytes(MI2CADRS *adrs, UINT16 Reg, UINT8 *Data, UINT8 Length)
(0181) {
_MI2C_ReadBytes:
  reg                  --> X+2
  Mode                 --> X+1
  stat                 --> X+0
  Length               --> X-10
  Data                 --> X-9
  Reg                  --> X-7
  adrs                 --> X-5
    12CE: 10       PUSH  X
    12CF: 4F       MOV   X,SP
    12D0: 38 03    ADD   SP,0x3
(0182) 	UINT8 Mode,reg,stat;
(0183) 	reg = Reg & 0xff;
    12D2: 62 D0 00 MOV   REG[0xD0],0x0
    12D5: 52 FA    MOV   A,[X-6]
    12D7: 54 02    MOV   [X+2],A
(0184) 	if (adrs->BSW_ADRS != 0) {	// Setup channel number of bus switch
    12D9: 52 FC    MOV   A,[X-4]
    12DB: 53 41    MOV   [__r1],A
    12DD: 52 FB    MOV   A,[X-5]
    12DF: 60 D4    MOV   REG[0xD4],A
    12E1: 3E 41    MVI   A,[__r1]
    12E3: 39 00    CMP   A,0x0
    12E5: A0 51    JZ    0x1337
(0185) 					// `l
(0186) 		stat = 1 << ((adrs->BSW_CH) & 0x3);
    12E7: 52 FC    MOV   A,[X-4]
    12E9: 01 01    ADD   A,0x1
    12EB: 53 41    MOV   [__r1],A
    12ED: 52 FB    MOV   A,[X-5]
    12EF: 09 00    ADC   A,0x0
    12F1: 60 D4    MOV   REG[0xD4],A
    12F3: 3E 41    MVI   A,[__r1]
    12F5: 53 42    MOV   [__r0],A
    12F7: 26 42 03 AND   [__r0],0x3
    12FA: 55 40 01 MOV   [__r2],0x1
    12FD: 51 42    MOV   A,[__r0]
    12FF: A0 09    JZ    0x1309
    1301: 62 D0 00 MOV   REG[0xD0],0x0
    1304: 65 40    ASL   [__r2]
    1306: 78       DEC   A
    1307: BF F9    JNZ   0x1301
    1309: 62 D0 00 MOV   REG[0xD0],0x0
    130C: 51 40    MOV   A,[__r2]
    130E: 54 00    MOV   [X+0],A
(0187) 		stat = MI2C_bWriteBytes(adrs->BSW_ADRS, &stat, 1, MI2C_CompleteXfer);
    1310: 50 00    MOV   A,0x0
    1312: 08       PUSH  A
    1313: 50 01    MOV   A,0x1
    1315: 08       PUSH  A
    1316: 50 07    MOV   A,0x7
    1318: 08       PUSH  A
    1319: 10       PUSH  X
    131A: 52 FC    MOV   A,[X-4]
    131C: 53 41    MOV   [__r1],A
    131E: 52 FB    MOV   A,[X-5]
    1320: 60 D4    MOV   REG[0xD4],A
    1322: 3E 41    MVI   A,[__r1]
    1324: 08       PUSH  A
    1325: 9D 76    CALL  modulio_common.c:MI2C_bWriteBytes
    1327: 38 FB    ADD   SP,0xFB
    1329: 62 D0 00 MOV   REG[0xD0],0x0
    132C: 54 00    MOV   [X+0],A
(0188) 		if (stat != MI2C_ACKslave)
    132E: 3D 00 00 CMP   [X+0],0x0
    1331: A0 05    JZ    0x1337
(0189) 			return(stat);
    1333: 52 00    MOV   A,[X+0]
    1335: 80 71    JMP   0x13A7
(0190) 	}
(0191) 	if (Reg != REG_ADRS_NONE) {	// Write register address if it is valid
    1337: 3D F9 FF CMP   [X-7],0xFF
    133A: B0 06    JNZ   0x1341
    133C: 3D FA FF CMP   [X-6],0xFF
    133F: A0 3B    JZ    0x137B
(0192) 					// WX^AhXw
(0193) 		stat = MI2C_bWriteBytes(adrs->DEV_ADRS,	// Send register number
    1341: 50 02    MOV   A,0x2
    1343: 08       PUSH  A
    1344: 50 01    MOV   A,0x1
    1346: 08       PUSH  A
    1347: 62 D0 00 MOV   REG[0xD0],0x0
    134A: 5A 41    MOV   [__r1],X
    134C: 06 41 02 ADD   [__r1],0x2
    134F: 50 07    MOV   A,0x7
    1351: 08       PUSH  A
    1352: 51 41    MOV   A,[__r1]
    1354: 08       PUSH  A
    1355: 52 FC    MOV   A,[X-4]
    1357: 01 02    ADD   A,0x2
    1359: 53 41    MOV   [__r1],A
    135B: 52 FB    MOV   A,[X-5]
    135D: 09 00    ADC   A,0x0
    135F: 60 D4    MOV   REG[0xD4],A
    1361: 3E 41    MVI   A,[__r1]
    1363: 08       PUSH  A
    1364: 9D 37    CALL  modulio_common.c:MI2C_bWriteBytes
    1366: 38 FB    ADD   SP,0xFB
    1368: 62 D0 00 MOV   REG[0xD0],0x0
    136B: 54 00    MOV   [X+0],A
(0194) 				 &reg,			// WX^
(0195) 				 1,
(0196) 				 MI2C_NoStop);
(0197) 		if (stat != MI2C_ACKslave)
    136D: 3D 00 00 CMP   [X+0],0x0
    1370: A0 05    JZ    0x1376
(0198) 			return(stat);
    1372: 52 00    MOV   A,[X+0]
    1374: 80 32    JMP   0x13A7
(0199) 		Mode = MI2C_RepStart;	// REP.START should be used for following read operation
    1376: 56 01 01 MOV   [X+1],0x1
(0200) 					// [hREPEATED STARTRfBV
(0201) 	} else {
    1379: 80 04    JMP   0x137E
(0202) 		Mode = MI2C_CompleteXfer;	// START should be used for following read operation
    137B: 56 01 00 MOV   [X+1],0x0
(0203) 	}					// [hSTART
(0204) 	stat = MI2C_fReadBytes(adrs->DEV_ADRS,	// Perform read operation
    137E: 52 01    MOV   A,[X+1]
    1380: 08       PUSH  A
    1381: 52 F6    MOV   A,[X-10]
    1383: 08       PUSH  A
    1384: 52 F7    MOV   A,[X-9]
    1386: 08       PUSH  A
    1387: 52 F8    MOV   A,[X-8]
    1389: 08       PUSH  A
    138A: 62 D0 00 MOV   REG[0xD0],0x0
    138D: 52 FC    MOV   A,[X-4]
    138F: 01 02    ADD   A,0x2
    1391: 53 41    MOV   [__r1],A
    1393: 52 FB    MOV   A,[X-5]
    1395: 09 00    ADC   A,0x0
    1397: 60 D4    MOV   REG[0xD4],A
    1399: 3E 41    MVI   A,[__r1]
    139B: 08       PUSH  A
    139C: 9D 7E    CALL  modulio_common.c:MI2C_fReadBytes
    139E: 38 FB    ADD   SP,0xFB
    13A0: 62 D0 00 MOV   REG[0xD0],0x0
    13A3: 54 00    MOV   [X+0],A
(0205) 			Data,			// [hs
(0206) 			Length,
(0207) 			Mode);
(0208) 	return(stat);
    13A5: 52 00    MOV   A,[X+0]
    13A7: 38 FD    ADD   SP,0xFD
    13A9: 20       POP   X
    13AA: 7F       RET   
(0209) }
(0210) 
(0211) 
(0212) //---------------------------------------
(0213) //- Read a single-byte data from I2C	-
(0214) //- 1oCg			-
(0215) //-					-
(0216) //- Return Valueil)		-
(0217) //-	None				-
(0218) //-	ij			-
(0219) //---------------------------------------
(0220) //
(0221) UINT8 MI2C_ReadByte(MI2CADRS *adrs, UINT16 Reg, UINT8 *Data)
(0222) {
_MI2C_ReadByte:
  sts                  --> X+0
  Data                 --> X-9
  Reg                  --> X-7
  adrs                 --> X-5
    13AB: 10       PUSH  X
    13AC: 4F       MOV   X,SP
    13AD: 38 01    ADD   SP,0x1
(0223) 	UINT8 sts;
(0224) 	sts = MI2C_ReadBytes(adrs, Reg, Data, 1);
    13AF: 50 01    MOV   A,0x1
    13B1: 08       PUSH  A
    13B2: 52 F7    MOV   A,[X-9]
    13B4: 08       PUSH  A
    13B5: 52 F8    MOV   A,[X-8]
    13B7: 08       PUSH  A
    13B8: 52 F9    MOV   A,[X-7]
    13BA: 08       PUSH  A
    13BB: 52 FA    MOV   A,[X-6]
    13BD: 08       PUSH  A
    13BE: 52 FB    MOV   A,[X-5]
    13C0: 08       PUSH  A
    13C1: 52 FC    MOV   A,[X-4]
    13C3: 08       PUSH  A
    13C4: 9F 08    CALL  _MI2C_ReadBytes
    13C6: 38 F9    ADD   SP,0xF9
    13C8: 62 D0 00 MOV   REG[0xD0],0x0
    13CB: 54 00    MOV   [X+0],A
(0225) 	return(sts);
    13CD: 52 00    MOV   A,[X+0]
    13CF: 38 FF    ADD   SP,0xFF
    13D1: 20       POP   X
    13D2: 7F       RET   
(0226) }
(0227) 
(0228) 
(0229) //---------------------------------------
(0230) //- Setup MI2CADRS database		-
(0231) //- MI2CADRS			-
(0232) //- Return Valueil)		-
(0233) //-	None				-
(0234) //-	ij			-
(0235) //---------------------------------------
(0236) //
(0237) void MI2C_Setup(MI2CADRS *adrs,
(0238) 		UINT8 bswadrs,
(0239) 		UINT8 bswch,
(0240) 		UINT8 devadrs,
(0241) 		UINT8 option)
(0242) {
_MI2C_Setup:
  option               --> X-9
  devadrs              --> X-8
  bswch                --> X-7
  bswadrs              --> X-6
  adrs                 --> X-5
    13D3: 10       PUSH  X
    13D4: 4F       MOV   X,SP
(0243) 	adrs->BSW_ADRS = bswadrs;
    13D5: 62 D0 00 MOV   REG[0xD0],0x0
    13D8: 52 FC    MOV   A,[X-4]
    13DA: 53 41    MOV   [__r1],A
    13DC: 52 FB    MOV   A,[X-5]
    13DE: 60 D5    MOV   REG[0xD5],A
    13E0: 52 FA    MOV   A,[X-6]
    13E2: 3F 41    MVI   [__r1],A
(0244) 	adrs->BSW_CH = bswch;
    13E4: 52 FC    MOV   A,[X-4]
    13E6: 01 01    ADD   A,0x1
    13E8: 53 41    MOV   [__r1],A
    13EA: 52 FB    MOV   A,[X-5]
    13EC: 09 00    ADC   A,0x0
    13EE: 60 D5    MOV   REG[0xD5],A
    13F0: 52 F9    MOV   A,[X-7]
    13F2: 3F 41    MVI   [__r1],A
(0245) 	adrs->DEV_ADRS = devadrs;
    13F4: 52 FC    MOV   A,[X-4]
    13F6: 01 02    ADD   A,0x2
    13F8: 53 41    MOV   [__r1],A
    13FA: 52 FB    MOV   A,[X-5]
    13FC: 09 00    ADC   A,0x0
    13FE: 60 D5    MOV   REG[0xD5],A
    1400: 52 F8    MOV   A,[X-8]
    1402: 3F 41    MVI   [__r1],A
(0246) 	adrs->OPTION_1 = option;
    1404: 52 FC    MOV   A,[X-4]
    1406: 01 03    ADD   A,0x3
    1408: 53 41    MOV   [__r1],A
    140A: 52 FB    MOV   A,[X-5]
    140C: 09 00    ADC   A,0x0
    140E: 60 D5    MOV   REG[0xD5],A
    1410: 52 F7    MOV   A,[X-9]
    1412: 3F 41    MVI   [__r1],A
(0247) 	adrs->WriteBytes = &MI2C_WriteBytes;
    1414: 52 FC    MOV   A,[X-4]
    1416: 01 04    ADD   A,0x4
    1418: 53 41    MOV   [__r1],A
    141A: 52 FB    MOV   A,[X-5]
    141C: 09 00    ADC   A,0x0
    141E: 60 D5    MOV   REG[0xD5],A
    1420: 50 02    MOV   A,0x2
    1422: 3F 41    MVI   [__r1],A
    1424: 50 45    MOV   A,0x45
    1426: 3F 41    MVI   [__r1],A
(0248) 	adrs->WriteByte = &MI2C_WriteByte;
    1428: 52 FC    MOV   A,[X-4]
    142A: 01 06    ADD   A,0x6
    142C: 53 41    MOV   [__r1],A
    142E: 52 FB    MOV   A,[X-5]
    1430: 09 00    ADC   A,0x0
    1432: 60 D5    MOV   REG[0xD5],A
    1434: 50 02    MOV   A,0x2
    1436: 3F 41    MVI   [__r1],A
    1438: 50 43    MOV   A,0x43
    143A: 3F 41    MVI   [__r1],A
(0249) 	adrs->ReadBytes = &MI2C_ReadBytes;
    143C: 52 FC    MOV   A,[X-4]
    143E: 01 08    ADD   A,0x8
    1440: 53 41    MOV   [__r1],A
    1442: 52 FB    MOV   A,[X-5]
    1444: 09 00    ADC   A,0x0
    1446: 60 D5    MOV   REG[0xD5],A
    1448: 50 02    MOV   A,0x2
    144A: 3F 41    MVI   [__r1],A
    144C: 50 41    MOV   A,0x41
    144E: 3F 41    MVI   [__r1],A
(0250) 	adrs->ReadByte = &MI2C_ReadByte;
    1450: 52 FC    MOV   A,[X-4]
    1452: 01 0A    ADD   A,0xA
    1454: 53 41    MOV   [__r1],A
    1456: 52 FB    MOV   A,[X-5]
    1458: 09 00    ADC   A,0x0
    145A: 60 D5    MOV   REG[0xD5],A
    145C: 50 02    MOV   A,0x2
    145E: 3F 41    MVI   [__r1],A
    1460: 50 3F    MOV   A,0x3F
    1462: 3F 41    MVI   [__r1],A
(0251) 	return;
    1464: 20       POP   X
    1465: 7F       RET   
(0252) }
(0253) 
(0254) //---------------------------------------
(0255) //- Initialize I2C hardware		-
(0256) //- I2Cn[hEFA		-
(0257) //- Return Valueil)		-
(0258) //-	None				-
(0259) //-	ij			-
(0260) //---------------------------------------
(0261) //
(0262) void MI2C_Start(void)
(0263) {
(0264) 	MI2C_Startup();
_MI2C_Start:
    1466: 7C 15 47 LCALL _MI2C_Startup
    1469: 7F       RET   
(0265) }
(0266) 
(0267) 
(0268) //=======================================
(0269) //= Delay N(ms)				=
(0270) //= N~bfBC			=
(0271) //=======================================
(0272) void MI2C_Waitms(UINT16 delay)
(0273) {
_MI2C_Waitms:
  delay                --> X-5
    146A: 10       PUSH  X
    146B: 4F       MOV   X,SP
(0274) 	MI2C_WaitMills(delay);
    146C: 52 FB    MOV   A,[X-5]
(0275) }
(0276) 
FILE: Z:\TMP\Modulio\Proj\V7\PSoC1\lib_modulio\Modulio_PSOC1.h
(0001) //=======================================
(0002) //= Modulio Device depend Library Header=
(0003) //=					=
(0004) //=======================================
(0005) //
(0006) #include "m8c.h"
(0007) #include "PSoCAPI.h"
(0008) 
(0009) #define EXTERN
(0010) #include "Modulio.h"
(0011) #undef EXTERN
(0012) #include "Modulio_HAL.h"
(0013) 
(0014) //=======================================
(0015) //= Low Level I2C API			=
(0016) //= xAPI				=
(0017) //=					=
(0018) //=======================================
(0019) 
(0020) //---------------------------------------
(0021) //- Generate START condition on I2C	-
(0022) //- X^[gRfBV		-
(0023) //-					-
(0024) //- Return Valueil)		-
(0025) //- ==0: Slave acknowleged		-
(0026) //-	X[u		-
(0027) //- !=0: Slave didn't acknowlege	-
(0028) //-	X[u	-
(0029) //---------------------------------------
(0030) //
(0031) UINT8 MI2C_fSendStart(UINT8 bSlaveAddr, UINT8 fRW)
(0032) {
_MI2C_fSendStart:
  stat                 --> X+0
  fRW                  --> X-5
  bSlaveAddr           --> X-4
    1479: 10       PUSH  X
    147A: 4F       MOV   X,SP
    147B: 38 01    ADD   SP,0x1
(0033) 	UINT8 stat;
(0034) 	stat = I2CHW_1_fSendStart(bSlaveAddr, fRW);
    147D: 10       PUSH  X
    147E: 52 FB    MOV   A,[X-5]
    1480: 08       PUSH  A
    1481: 52 FC    MOV   A,[X-4]
    1483: 20       POP   X
    1484: 7C 05 0E LCALL _I2CHW_1_fSendStart
    1487: 20       POP   X
    1488: 62 D0 00 MOV   REG[0xD0],0x0
    148B: 54 00    MOV   [X+0],A
(0035) 	if (stat == 0)
    148D: 3D 00 00 CMP   [X+0],0x0
    1490: B0 06    JNZ   0x1497
(0036) 		stat = MI2C_NAKslave;
    1492: 56 00 01 MOV   [X+0],0x1
    1495: 80 04    JMP   0x149A
(0037) 	else	stat = MI2C_ACKslave;
    1497: 56 00 00 MOV   [X+0],0x0
(0038) 	return(stat);
    149A: 52 00    MOV   A,[X+0]
    149C: 62 D0 00 MOV   REG[0xD0],0x0
    149F: 38 FF    ADD   SP,0xFF
    14A1: 20       POP   X
    14A2: 7F       RET   
(0039) }
(0040) 
(0041) 
(0042) //---------------------------------------
(0043) //- Generate Rep.START condition on I2C	-
(0044) //- s[eBbhX^[g		-
(0045) //-					-
(0046) //- Return Valueil)		-
(0047) //- ==0: Slave acknowleged		-
(0048) //-	X[u		-
(0049) //- !=0: Slave didn't acknowlege	-
(0050) //-	X[u	-
(0051) //---------------------------------------
(0052) //
(0053) UINT8 MI2C_fSendRepStart(UINT8 bSlaveAddr, UINT8 fRW)
(0054) {
_MI2C_fSendRepStart:
  stat                 --> X+0
  fRW                  --> X-5
  bSlaveAddr           --> X-4
    14A3: 10       PUSH  X
    14A4: 4F       MOV   X,SP
    14A5: 38 01    ADD   SP,0x1
(0055) 	UINT8 stat;
(0056) 	stat = I2CHW_1_fSendRepeatStart(bSlaveAddr, fRW);
    14A7: 10       PUSH  X
    14A8: 52 FB    MOV   A,[X-5]
    14AA: 08       PUSH  A
    14AB: 52 FC    MOV   A,[X-4]
    14AD: 20       POP   X
    14AE: 7C 04 D2 LCALL _I2CHW_1_fSendRepeatStart
    14B1: 20       POP   X
    14B2: 62 D0 00 MOV   REG[0xD0],0x0
    14B5: 54 00    MOV   [X+0],A
(0057) 	if (stat == 0)
    14B7: 3D 00 00 CMP   [X+0],0x0
    14BA: B0 06    JNZ   0x14C1
(0058) 		stat = MI2C_NAKslave;
    14BC: 56 00 01 MOV   [X+0],0x1
    14BF: 80 04    JMP   0x14C4
(0059) 	else	stat = MI2C_ACKslave;
    14C1: 56 00 00 MOV   [X+0],0x0
(0060) 	return(stat);
    14C4: 52 00    MOV   A,[X+0]
    14C6: 62 D0 00 MOV   REG[0xD0],0x0
    14C9: 38 FF    ADD   SP,0xFF
    14CB: 20       POP   X
    14CC: 7F       RET   
(0061) }
(0062) 
(0063) //---------------------------------------
(0064) //- Generate STOP condition on I2C	-
(0065) //- XgbvRfBV		-
(0066) //-					-
(0067) //- Return Valueil)		-
(0068) //-	None				-
(0069) //-	ij			-
(0070) //---------------------------------------
(0071) //
(0072) void MI2C_SendStop(void)
(0073) {
(0074) 	I2CHW_1_SendStop();
_MI2C_SendStop:
    14CD: 10       PUSH  X
    14CE: 7C 05 C8 LCALL _I2CHW_1_SendStop
    14D1: 20       POP   X
    14D2: 7F       RET   
(0075) }
(0076) 
(0077) //---------------------------------------
(0078) //- Send a single-byte on I2C bus 	-
(0079) //- PoCgM			-
(0080) //-					-
(0081) //- Return Valueil)		-
(0082) //- !=0x00: Slave faild to acknowlege	-
(0083) //-	X[uG[		-
(0084) //---------------------------------------
(0085) //
(0086) UINT8 MI2C_fWrite(UINT8 bData)
(0087) {
_MI2C_fWrite:
  stat                 --> X+0
  bData                --> X-4
    14D3: 10       PUSH  X
    14D4: 4F       MOV   X,SP
    14D5: 38 01    ADD   SP,0x1
(0088) 	UINT8 stat;
(0089) 	stat = I2CHW_1_fWrite(bData);
    14D7: 10       PUSH  X
    14D8: 52 FC    MOV   A,[X-4]
    14DA: 7C 05 52 LCALL _I2CHW_1_fWrite
    14DD: 20       POP   X
    14DE: 62 D0 00 MOV   REG[0xD0],0x0
    14E1: 54 00    MOV   [X+0],A
(0090) 	if (stat == 0)
    14E3: 3D 00 00 CMP   [X+0],0x0
    14E6: B0 06    JNZ   0x14ED
(0091) 		stat = MI2C_NAKslave;
    14E8: 56 00 01 MOV   [X+0],0x1
    14EB: 80 04    JMP   0x14F0
(0092) 	else	stat = MI2C_ACKslave;
    14ED: 56 00 00 MOV   [X+0],0x0
(0093) 	return(stat);
    14F0: 52 00    MOV   A,[X+0]
    14F2: 62 D0 00 MOV   REG[0xD0],0x0
    14F5: 38 FF    ADD   SP,0xFF
    14F7: 20       POP   X
    14F8: 7F       RET   
(0094) }
(0095) 
(0096) 
(0097) //---------------------------------------
(0098) //- Read a single-byte from I2C bus 	-
(0099) //- PoCgM			-
(0100) //-					-
(0101) //- fACK				-
(0102) //- ==MI2C_NAKslave(==0x00)		-
(0103) //-   Generate NAK after recieving data	-
(0104) //-@ ]INAKi[hIj	-
(0105) //- ==MI2C_ACKslave(!=0x00)		-
(0106) //-   Generate ACK after recieving data	-
(0107) //-@ ]IACKi[hpj	-
(0108) //-					-
(0109) //- Return Valueil)		-
(0110) //-	Data received from slave	-
(0111) //-	f[^		-
(0112) //---------------------------------------
(0113) //
(0114) UINT8 MI2C_bRead(UINT8 fACK)
(0115) {
_MI2C_bRead:
  data                 --> X+0
  fACK                 --> X-4
    14F9: 10       PUSH  X
    14FA: 4F       MOV   X,SP
    14FB: 38 01    ADD   SP,0x1
(0116) 	UINT8 data;
(0117) 	data = I2CHW_1_bRead(fACK);
    14FD: 10       PUSH  X
    14FE: 52 FC    MOV   A,[X-4]
    1500: 7C 05 92 LCALL _I2CHW_1_bRead
    1503: 20       POP   X
    1504: 62 D0 00 MOV   REG[0xD0],0x0
    1507: 54 00    MOV   [X+0],A
(0118) 	return(data);
    1509: 52 00    MOV   A,[X+0]
    150B: 38 FF    ADD   SP,0xFF
    150D: 20       POP   X
    150E: 7F       RET   
(0119) }
(0120) 
(0121) 
(0122) // Create pragmas to support proper argument and return value passing
(0123) #pragma fastcall16  Delay50uTimes
(0124) #pragma fastcall16  Delay50u
(0125) #pragma fastcall16  Delay10msTimes
(0126) //-------------------------------------------------
(0127) // Prototypes of the delay API.
(0128) //-------------------------------------------------
(0129) extern void Delay50u(void);
(0130) extern void Delay50uTimes(BYTE Multiple);
(0131) extern void Delay10msTimes(BYTE TenMstimes);
(0132) //=======================================
(0133) //= Delay N(ms)				=
(0134) //= N~bfBC			=
(0135) //=======================================
(0136) void MI2C_WaitMills(UINT16 delay)
(0137) {
_MI2C_WaitMills:
  delay                --> X-5
    150F: 10       PUSH  X
    1510: 4F       MOV   X,SP
(0138) 	if (delay) {
    1511: 3D FB 00 CMP   [X-5],0x0
    1514: B0 06    JNZ   0x151B
    1516: 3D FC 00 CMP   [X-4],0x0
    1519: A0 2B    JZ    0x1545
(0139) 		while(--delay) {
    151B: 80 08    JMP   0x1524
(0140) 			Delay50uTimes(20);
    151D: 10       PUSH  X
    151E: 50 14    MOV   A,0x14
    1520: 7C 17 96 LCALL _Delay50uTimes
    1523: 20       POP   X
(0141) 		}
    1524: 62 D0 00 MOV   REG[0xD0],0x0
    1527: 52 FC    MOV   A,[X-4]
    1529: 11 01    SUB   A,0x1
    152B: 53 41    MOV   [__r1],A
    152D: 52 FB    MOV   A,[X-5]
    152F: 19 00    SBB   A,0x0
    1531: 53 42    MOV   [__r0],A
    1533: 51 41    MOV   A,[__r1]
    1535: 54 FC    MOV   [X-4],A
    1537: 51 42    MOV   A,[__r0]
    1539: 54 FB    MOV   [X-5],A
    153B: 3C 42 00 CMP   [__r0],0x0
    153E: BF DE    JNZ   0x151D
    1540: 3C 41 00 CMP   [__r1],0x0
    1543: BF D9    JNZ   0x151D
(0142) 	}
    1545: 20       POP   X
    1546: 7F       RET   
(0143) }
(0144) 
(0145) 
(0146) //---------------------------------------
(0147) //- MI2C Startup			-
(0148) //- MI2CX^[gAbv		-
(0149) //- Return Valueil)		-
(0150) //-	None				-
(0151) //-	ij			-
(0152) //---------------------------------------
(0153) //
(0154) void MI2C_Startup(void)
(0155) {
(0156) 	M8C_EnableGInt;
_MI2C_Startup:
    1547: 71 01    OR    F,0x1
(0157) 	I2CHW_1_Start();
    1549: 10       PUSH  X
    154A: 7C 03 B8 LCALL _I2CHW_1_Start
(0158) 	I2CHW_1_EnableMstr();
    154D: 7C 03 C6 LCALL _I2CHW_1_EnableMstr
(0159) 	I2CHW_1_EnableInt();
    1550: 7C 03 BB LCALL _I2CHW_1_EnableInt
(0160) }
(0161) 
FILE: Z:\TMP\Modulio\Proj\V7\PSoC1\lib_modulio\pca9632.c
(0001) //---------------------------------------
(0002) //- PCA9632 4-Channel LED Driver	-
(0003) //-					-
(0004) //---------------------------------------
(0005) //
(0006) #define	EXTERN
(0007) #include "Modulio.h"
(0008) #undef EXTERN
(0009) #include "PCA9632.h"
(0010) 
(0011) 
(0012) 
(0013) static UINT8 PCA9632_DRVMode(PCA9632 *p, UINT8 mode)
(0014) {
pca9632.c:PCA9632_DRVMode:
  stat                 --> X+0
  mode                 --> X-6
  p                    --> X-5
    1555: 10       PUSH  X
    1556: 4F       MOV   X,SP
    1557: 38 01    ADD   SP,0x1
(0015) 	UINT8 stat;
(0016) 	stat = (p->madrs).WriteByte(&(p->madrs), 0x01, mode); // MODE2
    1559: 10       PUSH  X
    155A: 52 FA    MOV   A,[X-6]
    155C: 08       PUSH  A
    155D: 50 00    MOV   A,0x0
    155F: 08       PUSH  A
    1560: 50 01    MOV   A,0x1
    1562: 08       PUSH  A
    1563: 52 FB    MOV   A,[X-5]
    1565: 08       PUSH  A
    1566: 52 FC    MOV   A,[X-4]
    1568: 08       PUSH  A
    1569: 62 D0 00 MOV   REG[0xD0],0x0
    156C: 52 FC    MOV   A,[X-4]
    156E: 01 06    ADD   A,0x6
    1570: 53 41    MOV   [__r1],A
    1572: 52 FB    MOV   A,[X-5]
    1574: 09 00    ADC   A,0x0
    1576: 60 D4    MOV   REG[0xD4],A
    1578: 3E 41    MVI   A,[__r1]
    157A: 53 42    MOV   [__r0],A
    157C: 3E 41    MVI   A,[__r1]
    157E: 5C       MOV   X,A
    157F: 51 42    MOV   A,[__r0]
    1581: 7C 17 B8 LCALL __plcall
    1584: 38 FB    ADD   SP,0xFB
    1586: 62 D0 00 MOV   REG[0xD0],0x0
    1589: 20       POP   X
    158A: 54 00    MOV   [X+0],A
(0017) 	return(stat);
    158C: 52 00    MOV   A,[X+0]
    158E: 38 FF    ADD   SP,0xFF
    1590: 20       POP   X
    1591: 7F       RET   
(0018) }
(0019) 
(0020) //
(0021) // LED Mode control
(0022) //
(0023) static UINT8 PCA9632_LEDMode(PCA9632 *p, UINT8 mode)
(0024) {
pca9632.c:PCA9632_LEDMode:
  stat                 --> X+0
  mode                 --> X-6
  p                    --> X-5
    1592: 10       PUSH  X
    1593: 4F       MOV   X,SP
    1594: 38 01    ADD   SP,0x1
(0025) 	UINT8 stat;
(0026) 	stat = (p->madrs).WriteByte(&(p->madrs), 0x08, mode); // LED output mode
    1596: 10       PUSH  X
    1597: 52 FA    MOV   A,[X-6]
    1599: 08       PUSH  A
    159A: 50 00    MOV   A,0x0
    159C: 08       PUSH  A
    159D: 50 08    MOV   A,0x8
    159F: 08       PUSH  A
    15A0: 52 FB    MOV   A,[X-5]
    15A2: 08       PUSH  A
    15A3: 52 FC    MOV   A,[X-4]
    15A5: 08       PUSH  A
    15A6: 62 D0 00 MOV   REG[0xD0],0x0
    15A9: 52 FC    MOV   A,[X-4]
    15AB: 01 06    ADD   A,0x6
    15AD: 53 41    MOV   [__r1],A
    15AF: 52 FB    MOV   A,[X-5]
    15B1: 09 00    ADC   A,0x0
    15B3: 60 D4    MOV   REG[0xD4],A
    15B5: 3E 41    MVI   A,[__r1]
    15B7: 53 42    MOV   [__r0],A
    15B9: 3E 41    MVI   A,[__r1]
    15BB: 5C       MOV   X,A
    15BC: 51 42    MOV   A,[__r0]
    15BE: 7C 17 B8 LCALL __plcall
    15C1: 38 FB    ADD   SP,0xFB
    15C3: 62 D0 00 MOV   REG[0xD0],0x0
    15C6: 20       POP   X
    15C7: 54 00    MOV   [X+0],A
(0027) 	return(stat);
    15C9: 52 00    MOV   A,[X+0]
    15CB: 38 FF    ADD   SP,0xFF
    15CD: 20       POP   X
    15CE: 7F       RET   
(0028) }
(0029) 
(0030) 
(0031) static UINT8 PCA9632_Start(PCA9632 *p, UINT8 drvmode, UINT8 ledmode)
(0032) {
pca9632.c:PCA9632_Start:
  stat                 --> X+0
  ledmode              --> X-7
  drvmode              --> X-6
  p                    --> X-5
    15CF: 10       PUSH  X
    15D0: 4F       MOV   X,SP
    15D1: 38 01    ADD   SP,0x1
(0033) 	UINT8 stat;
(0034) 	stat = (p->madrs).WriteByte(&(p->madrs), 0x00, 0); // MODE1
    15D3: 10       PUSH  X
    15D4: 50 00    MOV   A,0x0
    15D6: 08       PUSH  A
    15D7: 08       PUSH  A
    15D8: 08       PUSH  A
    15D9: 52 FB    MOV   A,[X-5]
    15DB: 08       PUSH  A
    15DC: 52 FC    MOV   A,[X-4]
    15DE: 08       PUSH  A
    15DF: 62 D0 00 MOV   REG[0xD0],0x0
    15E2: 52 FC    MOV   A,[X-4]
    15E4: 01 06    ADD   A,0x6
    15E6: 53 41    MOV   [__r1],A
    15E8: 52 FB    MOV   A,[X-5]
    15EA: 09 00    ADC   A,0x0
    15EC: 60 D4    MOV   REG[0xD4],A
    15EE: 3E 41    MVI   A,[__r1]
    15F0: 53 42    MOV   [__r0],A
    15F2: 3E 41    MVI   A,[__r1]
    15F4: 5C       MOV   X,A
    15F5: 51 42    MOV   A,[__r0]
    15F7: 7C 17 B8 LCALL __plcall
    15FA: 38 FB    ADD   SP,0xFB
    15FC: 62 D0 00 MOV   REG[0xD0],0x0
    15FF: 20       POP   X
    1600: 54 00    MOV   [X+0],A
(0035) 	if (stat == MI2C_WRITE_ERR)
    1602: 3D 00 FF CMP   [X+0],0xFF
    1605: B0 05    JNZ   0x160B
(0036) 		return(stat);
    1607: 52 00    MOV   A,[X+0]
    1609: 80 30    JMP   0x163A
(0037) 	stat = PCA9632_DRVMode(p, drvmode);	// MODE2
    160B: 52 FA    MOV   A,[X-6]
    160D: 08       PUSH  A
    160E: 52 FB    MOV   A,[X-5]
    1610: 08       PUSH  A
    1611: 52 FC    MOV   A,[X-4]
    1613: 08       PUSH  A
    1614: 9F 3F    CALL  pca9632.c:PCA9632_DRVMode
    1616: 38 FD    ADD   SP,0xFD
    1618: 62 D0 00 MOV   REG[0xD0],0x0
    161B: 54 00    MOV   [X+0],A
(0038) 	if (stat == MI2C_WRITE_ERR)
    161D: 3D 00 FF CMP   [X+0],0xFF
    1620: B0 05    JNZ   0x1626
(0039) 		return(stat);
    1622: 52 00    MOV   A,[X+0]
    1624: 80 15    JMP   0x163A
(0040) 	stat = PCA9632_LEDMode(p, ledmode);	// LED OUTPUT MODE
    1626: 52 F9    MOV   A,[X-7]
    1628: 08       PUSH  A
    1629: 52 FB    MOV   A,[X-5]
    162B: 08       PUSH  A
    162C: 52 FC    MOV   A,[X-4]
    162E: 08       PUSH  A
    162F: 9F 61    CALL  pca9632.c:PCA9632_LEDMode
    1631: 38 FD    ADD   SP,0xFD
    1633: 62 D0 00 MOV   REG[0xD0],0x0
    1636: 54 00    MOV   [X+0],A
(0041) 	return(stat);
    1638: 52 00    MOV   A,[X+0]
    163A: 38 FF    ADD   SP,0xFF
    163C: 20       POP   X
    163D: 7F       RET   
(0042) }
(0043) 
(0044) 
(0045) //
(0046) // LED Brightness control
(0047) //
(0048) static UINT8 PCA9632_Bright(PCA9632 *p, UINT8 ch, UINT8 dat)
(0049) {
pca9632.c:PCA9632_Bright:
  stat                 --> X+0
  dat                  --> X-7
  ch                   --> X-6
  p                    --> X-5
    163E: 10       PUSH  X
    163F: 4F       MOV   X,SP
    1640: 38 01    ADD   SP,0x1
(0050) 	UINT8 stat;
(0051) 	stat = (p->madrs).WriteByte(&(p->madrs), (ch & 3)+2, dat);
    1642: 10       PUSH  X
    1643: 52 F9    MOV   A,[X-7]
    1645: 08       PUSH  A
    1646: 62 D0 00 MOV   REG[0xD0],0x0
    1649: 52 FA    MOV   A,[X-6]
    164B: 53 41    MOV   [__r1],A
    164D: 55 42 00 MOV   [__r0],0x0
    1650: 26 41 03 AND   [__r1],0x3
    1653: 26 42 00 AND   [__r0],0x0
    1656: 06 41 02 ADD   [__r1],0x2
    1659: 0E 42 00 ADC   [__r0],0x0
    165C: 51 42    MOV   A,[__r0]
    165E: 08       PUSH  A
    165F: 51 41    MOV   A,[__r1]
    1661: 08       PUSH  A
    1662: 52 FB    MOV   A,[X-5]
    1664: 08       PUSH  A
    1665: 52 FC    MOV   A,[X-4]
    1667: 08       PUSH  A
    1668: 52 FC    MOV   A,[X-4]
    166A: 01 06    ADD   A,0x6
    166C: 53 41    MOV   [__r1],A
    166E: 52 FB    MOV   A,[X-5]
    1670: 09 00    ADC   A,0x0
    1672: 60 D4    MOV   REG[0xD4],A
    1674: 3E 41    MVI   A,[__r1]
    1676: 53 42    MOV   [__r0],A
    1678: 3E 41    MVI   A,[__r1]
    167A: 5C       MOV   X,A
    167B: 51 42    MOV   A,[__r0]
    167D: 7C 17 B8 LCALL __plcall
    1680: 38 FB    ADD   SP,0xFB
    1682: 62 D0 00 MOV   REG[0xD0],0x0
    1685: 20       POP   X
    1686: 54 00    MOV   [X+0],A
(0052) 	return(stat);
    1688: 52 00    MOV   A,[X+0]
    168A: 38 FF    ADD   SP,0xFF
    168C: 20       POP   X
    168D: 7F       RET   
(0053) }
(0054) 
(0055) //
(0056) // LED Global Dimmer/Blink control
(0057) //
(0058) static UINT8 PCA9632_DimmBlink(PCA9632 *p, UINT8 pwm, UINT8 freq)
(0059) {
pca9632.c:PCA9632_DimmBlink:
  stat                 --> X+0
  freq                 --> X-7
  pwm                  --> X-6
  p                    --> X-5
    168E: 10       PUSH  X
    168F: 4F       MOV   X,SP
    1690: 38 01    ADD   SP,0x1
(0060) 	UINT8 stat;
(0061) 	stat = (p->madrs).WriteByte(&(p->madrs), 0x06, pwm);
    1692: 10       PUSH  X
    1693: 52 FA    MOV   A,[X-6]
    1695: 08       PUSH  A
    1696: 50 00    MOV   A,0x0
    1698: 08       PUSH  A
    1699: 50 06    MOV   A,0x6
    169B: 08       PUSH  A
    169C: 52 FB    MOV   A,[X-5]
    169E: 08       PUSH  A
    169F: 52 FC    MOV   A,[X-4]
    16A1: 08       PUSH  A
    16A2: 62 D0 00 MOV   REG[0xD0],0x0
    16A5: 52 FC    MOV   A,[X-4]
    16A7: 01 06    ADD   A,0x6
    16A9: 53 41    MOV   [__r1],A
    16AB: 52 FB    MOV   A,[X-5]
    16AD: 09 00    ADC   A,0x0
    16AF: 60 D4    MOV   REG[0xD4],A
    16B1: 3E 41    MVI   A,[__r1]
    16B3: 53 42    MOV   [__r0],A
    16B5: 3E 41    MVI   A,[__r1]
    16B7: 5C       MOV   X,A
    16B8: 51 42    MOV   A,[__r0]
    16BA: 7C 17 B8 LCALL __plcall
    16BD: 38 FB    ADD   SP,0xFB
    16BF: 62 D0 00 MOV   REG[0xD0],0x0
    16C2: 20       POP   X
    16C3: 54 00    MOV   [X+0],A
(0062) 	if (stat == MI2C_WRITE_ERR)
    16C5: 3D 00 FF CMP   [X+0],0xFF
    16C8: B0 05    JNZ   0x16CE
(0063) 		return(stat);
    16CA: 52 00    MOV   A,[X+0]
    16CC: 80 36    JMP   0x1703
(0064) 	stat = (p->madrs).WriteByte(&(p->madrs), 0x07, freq);
    16CE: 10       PUSH  X
    16CF: 52 F9    MOV   A,[X-7]
    16D1: 08       PUSH  A
    16D2: 50 00    MOV   A,0x0
    16D4: 08       PUSH  A
    16D5: 50 07    MOV   A,0x7
    16D7: 08       PUSH  A
    16D8: 52 FB    MOV   A,[X-5]
    16DA: 08       PUSH  A
    16DB: 52 FC    MOV   A,[X-4]
    16DD: 08       PUSH  A
    16DE: 62 D0 00 MOV   REG[0xD0],0x0
    16E1: 52 FC    MOV   A,[X-4]
    16E3: 01 06    ADD   A,0x6
    16E5: 53 41    MOV   [__r1],A
    16E7: 52 FB    MOV   A,[X-5]
    16E9: 09 00    ADC   A,0x0
    16EB: 60 D4    MOV   REG[0xD4],A
    16ED: 3E 41    MVI   A,[__r1]
    16EF: 53 42    MOV   [__r0],A
    16F1: 3E 41    MVI   A,[__r1]
    16F3: 5C       MOV   X,A
    16F4: 51 42    MOV   A,[__r0]
    16F6: 7C 17 B8 LCALL __plcall
    16F9: 38 FB    ADD   SP,0xFB
    16FB: 62 D0 00 MOV   REG[0xD0],0x0
    16FE: 20       POP   X
    16FF: 54 00    MOV   [X+0],A
(0065) 	return(stat);
    1701: 52 00    MOV   A,[X+0]
    1703: 38 FF    ADD   SP,0xFF
    1705: 20       POP   X
    1706: 7F       RET   
(0066) }
(0067) 
(0068) void PCA9632_Setup(
(0069) 		PCA9632 *p,
(0070) 		UINT8 bswadrs,
(0071) 		UINT8 bswch,
(0072) 		UINT8 devadrs,
(0073) 		UINT8 option)
(0074) {
_PCA9632_Setup:
  option               --> X-9
  devadrs              --> X-8
  bswch                --> X-7
  bswadrs              --> X-6
  p                    --> X-5
    1707: 10       PUSH  X
    1708: 4F       MOV   X,SP
(0075) 
(0076) 	p->Start = &PCA9632_Start;
    1709: 62 D0 00 MOV   REG[0xD0],0x0
    170C: 52 FC    MOV   A,[X-4]
    170E: 01 0C    ADD   A,0xC
    1710: 53 41    MOV   [__r1],A
    1712: 52 FB    MOV   A,[X-5]
    1714: 09 00    ADC   A,0x0
    1716: 60 D5    MOV   REG[0xD5],A
    1718: 50 02    MOV   A,0x2
    171A: 3F 41    MVI   [__r1],A
    171C: 50 4F    MOV   A,0x4F
    171E: 3F 41    MVI   [__r1],A
(0077) 	p->DRVMode = &PCA9632_DRVMode;
    1720: 52 FC    MOV   A,[X-4]
    1722: 01 0E    ADD   A,0xE
    1724: 53 41    MOV   [__r1],A
    1726: 52 FB    MOV   A,[X-5]
    1728: 09 00    ADC   A,0x0
    172A: 60 D5    MOV   REG[0xD5],A
    172C: 50 02    MOV   A,0x2
    172E: 3F 41    MVI   [__r1],A
    1730: 50 4D    MOV   A,0x4D
    1732: 3F 41    MVI   [__r1],A
(0078) 	p->LEDMode = &PCA9632_LEDMode;
    1734: 52 FC    MOV   A,[X-4]
    1736: 01 10    ADD   A,0x10
    1738: 53 41    MOV   [__r1],A
    173A: 52 FB    MOV   A,[X-5]
    173C: 09 00    ADC   A,0x0
    173E: 60 D5    MOV   REG[0xD5],A
    1740: 50 02    MOV   A,0x2
    1742: 3F 41    MVI   [__r1],A
    1744: 50 4B    MOV   A,0x4B
    1746: 3F 41    MVI   [__r1],A
(0079) 	p->Bright = &PCA9632_Bright;
    1748: 52 FC    MOV   A,[X-4]
    174A: 01 12    ADD   A,0x12
    174C: 53 41    MOV   [__r1],A
    174E: 52 FB    MOV   A,[X-5]
    1750: 09 00    ADC   A,0x0
    1752: 60 D5    MOV   REG[0xD5],A
    1754: 50 02    MOV   A,0x2
    1756: 3F 41    MVI   [__r1],A
    1758: 50 49    MOV   A,0x49
    175A: 3F 41    MVI   [__r1],A
(0080) 	p->DimmBlink = &PCA9632_DimmBlink;
    175C: 52 FC    MOV   A,[X-4]
    175E: 01 14    ADD   A,0x14
    1760: 53 41    MOV   [__r1],A
    1762: 52 FB    MOV   A,[X-5]
    1764: 09 00    ADC   A,0x0
    1766: 60 D5    MOV   REG[0xD5],A
    1768: 50 02    MOV   A,0x2
    176A: 3F 41    MVI   [__r1],A
    176C: 50 47    MOV   A,0x47
    176E: 3F 41    MVI   [__r1],A
(0081) 	MI2C_Setup(&(p->madrs), bswadrs, bswch, devadrs, option);
    1770: 52 F7    MOV   A,[X-9]
    1772: 08       PUSH  A
    1773: 52 F8    MOV   A,[X-8]
    1775: 08       PUSH  A
    1776: 52 F9    MOV   A,[X-7]
    1778: 08       PUSH  A
    1779: 52 FA    MOV   A,[X-6]
    177B: 08       PUSH  A
    177C: 52 FB    MOV   A,[X-5]
    177E: 08       PUSH  A
    177F: 52 FC    MOV   A,[X-4]
    1781: 08       PUSH  A
    1782: 7C 13 D3 LCALL _MI2C_Setup
    1785: 38 FA    ADD   SP,0xFA
    1787: 20       POP   X
    1788: 7F       RET   
FILE: ..\..\lib_modulio\psoc1_delay.asm (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: delay.asm
                                        (0004) ;;
                                        (0005) ;;  DESCRIPTION: Delay functions implementation file
                                        (0006) ;;
                                        (0007) ;;-----------------------------------------------------------------------------
                                        (0008) ;;  Copyright (c) Cypress MicroSystems 2002-2006. All Rights Reserved.
                                        (0009) ;;*****************************************************************************
                                        (0010) ;;*****************************************************************************
                                        (0011) 
                                        (0012) ;-----------------------------------------------------------------------------
                                        (0013) ;  Include Files
                                        (0014) ;-----------------------------------------------------------------------------
                                        (0015) include "m8c.inc"
                                        (0016) include "memory.inc"
                                        (0017) 
                                        (0018) ;-----------------------------------------------------------------------------
                                        (0019) ;  Global Symbols
                                        (0020) ;-----------------------------------------------------------------------------
                                        (0021) export  Delay50uTimes
                                        (0022) export _Delay50uTimes
                                        (0023) 
                                        (0024) export  Delay50u
                                        (0025) export _Delay50u
                                        (0026) 
                                        (0027) export  Delay10msTimes
                                        (0028) export _Delay10msTimes
                                        (0029) 
                                        (0030) 
                                        (0031) area text(rom)
                                        (0032) .SECTION
                                        (0033) ;-----------------------------------------------------------------------------
                                        (0034) ;  FUNCTION NAME: DelaySeconds
                                        (0035) ;
                                        (0036) ;  DESCRIPTION:
                                        (0037) ;     Delay increments of 10mSeconds
                                        (0038) ;
                                        (0039) ;-----------------------------------------------------------------------------
                                        (0040) ;
                                        (0041) ;  ARGUMENTS:
                                        (0042) ;     A contains the delay multiplier
                                        (0043) ;
                                        (0044) ;  RETURNS:
                                        (0045) ;
                                        (0046) ;  SIDE EFFECTS:
                                        (0047) ;    The A and X registers may be modified by this or future implementations
                                        (0048) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0049) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0050) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0051) ;    functions.
                                        (0052) 
                                        (0053) 
                                        (0054)  Delay10msTimes:
                                        (0055) _Delay10msTimes:
                                        (0056)     RAM_PROLOGUE RAM_USE_CLASS_1
1789: 08       PUSH  A                  (0057) 	push A
                                        (0058) 
178A: 50 C8    MOV   A,0xC8             (0059) 	mov A, 200
                                        (0060) 	DELAY50US:
178C: 90 16    CALL  _Delay50u          (0061)     call  Delay50u
178E: 78       DEC   A                  (0062)     dec   A
178F: BF FC    JNZ   0x178C             (0063)     jnz   DELAY50US
                                        (0064) 
1791: 18       POP   A                  (0065) 	pop A
1792: 78       DEC   A                  (0066) 	dec   A
1793: BF F5    JNZ   _Delay10msTimes    (0067)     jnz   Delay10msTimes
                                        (0068) 
                                        (0069)     RAM_EPILOGUE RAM_USE_CLASS_1
1795: 7F       RET                      (0070)     ret
                                        (0071) .ENDSECTION
                                        (0072) 
                                        (0073) 
                                        (0074) 
                                        (0075) 
                                        (0076) .SECTION
                                        (0077) ;-----------------------------------------------------------------------------
                                        (0078) ;  FUNCTION NAME: Delay50uTimes
                                        (0079) ;
                                        (0080) ;  DESCRIPTION:
                                        (0081) ;     Delay increments of 50uSeconds
                                        (0082) ;
                                        (0083) ;-----------------------------------------------------------------------------
                                        (0084) ;
                                        (0085) ;  ARGUMENTS:
                                        (0086) ;     A contains the delay multiplier
                                        (0087) ;
                                        (0088) ;  RETURNS:
                                        (0089) ;
                                        (0090) ;  SIDE EFFECTS:
                                        (0091) ;    The A and X registers may be modified by this or future implementations
                                        (0092) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0093) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0094) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0095) ;    functions.
                                        (0096) ;
                                        (0097) ;
                                        (0098) 
                                        (0099)  Delay50uTimes:
                                        (0100) _Delay50uTimes:
                                        (0101)     RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0102) 
1796: 90 0C    CALL  _Delay50u          (0103)     call  Delay50u
1798: 78       DEC   A                  (0104) 	dec A
1799: BF FC    JNZ   _Delay50uTimes     (0105)     jnz   Delay50uTimes
                                        (0106) 
                                        (0107) 	
                                        (0108)     RAM_EPILOGUE RAM_USE_CLASS_1
179B: 7F       RET                      (0109)     ret
                                        (0110) 
                                        (0111) .ENDSECTION
                                        (0112) 
                                        (0113) ;-----------------------------------------------------------------------------
                                        (0114) ;  FUNCTION NAME: Delay50u
                                        (0115) ;
                                        (0116) ;  DESCRIPTION:
                                        (0117) ;     Delay 50uSec for any clock frequency from 1.5MHz to 24MHz
                                        (0118) ;     Slower clock frequencies the delay will be;
                                        (0119) ;           1.5
                                        (0120) ;        -------------- * 50uSec
                                        (0121) ;        clock_freq(MHz)
                                        (0122) ;
                                        (0123) ;
                                        (0124) ;-----------------------------------------------------------------------------
                                        (0125) ;
                                        (0126) ;  ARGUMENTS: none
                                        (0127) ;
                                        (0128) ;  RETURNS: none
                                        (0129) ;
                                        (0130) ;  SIDE EFFECTS:
                                        (0131) ;    The A and X registers may be modified by this or future implementations
                                        (0132) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0133) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0134) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0135) ;    functions.
                                        (0136) ;
                                        (0137) ;  THEORY of OPERATION or PROCEDURE:
                                        (0138) ;
                                        (0139) .LITERAL
                                        (0140)  Delay50u_Table::
                                        (0141)      DB    08h,  19h,   3Ah,   7Ch,   01h,    01h,    01h,   01h
                                        (0142) ;         3MHz, 6MHz, 12MHz, 24MHz, 1.5MHz, 750kHz, 188kHz, 94kHz
                                        (0143) .ENDLITERAL
                                        (0144) .SECTION
                                        (0145) 
                                        (0146)   Delay50u:
                                        (0147)  _Delay50u:                      ; [11]  Call
                                        (0148)     RAM_PROLOGUE RAM_USE_CLASS_1
17A4: 08       PUSH  A                  (0149)     push  A
17A5: 71 10    OR    F,0x10             
                                        (0150)     M8C_SetBank1                       ; [4]
17A7: 5D E0    MOV   A,REG[0xE0]        (0151)     mov   A, reg[OSC_CR0]              ; [6] Get delay value
17A9: 70 EF    AND   F,0xEF             
                                        (0152)     M8C_SetBank0                       ; [4]
17AB: 21 07    AND   A,0x7              (0153)     and   A,07h                        ; [4] Mask off only the clock bits
17AD: 39 05    CMP   A,0x5              (0154)     cmp   A,05h
17AF: D0 06    JNC   0x17B6             (0155)     jnc   Delay50u_End
17B1: FF E9    INDEX Delay50u_Table     (0156)     index Delay50u_Table               ; [13] Get delay value
                                        (0157) Delay50u_Loop:                         ;
17B3: 78       DEC   A                  (0158)     dec   A                            ; [4]
17B4: BF FE    JNZ   0x17B3             (0159)     jnz   Delay50u_Loop                ; [5]
                                        (0160) Delay50u_End:
17B6: 18       POP   A                  (0161)     pop   A
                                        (0162)     RAM_EPILOGUE RAM_USE_CLASS_1
17B7: 7F       RET                      (0163)     ret
