

================================================================
== Vitis HLS Report for 'xFGradientY3x3_0_4_s'
================================================================
* Date:           Tue Jun 24 19:15:22 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        stereolbm_axis_cambm.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.757 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     63|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     14|    -|
|Register         |        -|    -|      39|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      39|     77|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |A00_fu_74_p2         |         +|   0|  0|  14|           9|           9|
    |S00_fu_88_p2         |         +|   0|  0|  14|           9|           9|
    |add_ln113_fu_98_p2   |         +|   0|  0|  13|          10|          10|
    |out_pix_fu_127_p2    |         +|   0|  0|  11|          11|          11|
    |out_pix_2_fu_121_p2  |         -|   0|  0|  11|          11|          11|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  63|          50|          50|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |  14|          3|   11|         33|
    +-----------+----+-----------+-----+-----------+
    |Total      |  14|          3|   11|         33|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |A00_reg_138          |   9|   0|    9|          0|
    |add_ln113_reg_143    |  10|   0|   10|          0|
    |ap_ce_reg            |   1|   0|    1|          0|
    |ap_return_int_reg    |  11|   0|   11|          0|
    |b1_val_read_reg_133  |   8|   0|    8|          0|
    +---------------------+----+----+-----+-----------+
    |Total                |  39|   0|   39|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  xFGradientY3x3<0, 4>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  xFGradientY3x3<0, 4>|  return value|
|ap_return  |  out|   11|  ap_ctrl_hs|  xFGradientY3x3<0, 4>|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|  xFGradientY3x3<0, 4>|  return value|
|t0_val     |   in|    8|     ap_none|                t0_val|        scalar|
|t1_val     |   in|    8|     ap_none|                t1_val|        scalar|
|t2_val     |   in|    8|     ap_none|                t2_val|        scalar|
|b0_val     |   in|    8|     ap_none|                b0_val|        scalar|
|b1_val     |   in|    8|     ap_none|                b1_val|        scalar|
|b2_val     |   in|    8|     ap_none|                b2_val|        scalar|
+-----------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.73>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%b2_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %b2_val" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:107]   --->   Operation 3 'read' 'b2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%b1_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %b1_val" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:107]   --->   Operation 4 'read' 'b1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%b0_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %b0_val" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:107]   --->   Operation 5 'read' 'b0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%t2_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %t2_val" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:107]   --->   Operation 6 'read' 't2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%t1_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %t1_val" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:107]   --->   Operation 7 'read' 't1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%t0_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %t0_val" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:107]   --->   Operation 8 'read' 't0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%M00 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %t1_val_read, i1 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:107]   --->   Operation 9 'bitconcatenate' 'M00' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i9 %M00" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:107]   --->   Operation 10 'zext' 'zext_ln107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i8 %b0_val_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:109]   --->   Operation 11 'zext' 'zext_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln109_1 = zext i8 %b2_val_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:109]   --->   Operation 12 'zext' 'zext_ln109_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.91ns)   --->   "%A00 = add i9 %zext_ln109_1, i9 %zext_ln109" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:109]   --->   Operation 13 'add' 'A00' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i8 %t0_val_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:110]   --->   Operation 14 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln110_1 = zext i8 %t2_val_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:110]   --->   Operation 15 'zext' 'zext_ln110_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.91ns)   --->   "%S00 = add i9 %zext_ln110_1, i9 %zext_ln110" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:110]   --->   Operation 16 'add' 'S00' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln110_2 = zext i9 %S00" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:110]   --->   Operation 17 'zext' 'zext_ln110_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.82ns)   --->   "%add_ln113 = add i10 %zext_ln110_2, i10 %zext_ln107" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:113]   --->   Operation 18 'add' 'add_ln113' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.75>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%M01 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %b1_val_read, i1 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:108]   --->   Operation 19 'bitconcatenate' 'M01' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i9 %M01" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:108]   --->   Operation 20 'zext' 'zext_ln108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln109_2 = zext i9 %A00" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:109]   --->   Operation 21 'zext' 'zext_ln109_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i10 %add_ln113" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:114]   --->   Operation 22 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%out_pix_2 = sub i11 %zext_ln108, i11 %zext_ln114" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:114]   --->   Operation 23 'sub' 'out_pix_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 24 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%out_pix = add i11 %out_pix_2, i11 %zext_ln109_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:115]   --->   Operation 24 'add' 'out_pix' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln127 = ret i11 %out_pix" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:127]   --->   Operation 25 'ret' 'ret_ln127' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ t0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ t1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ t2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b2_val_read  (read          ) [ 000]
b1_val_read  (read          ) [ 011]
b0_val_read  (read          ) [ 000]
t2_val_read  (read          ) [ 000]
t1_val_read  (read          ) [ 000]
t0_val_read  (read          ) [ 000]
M00          (bitconcatenate) [ 000]
zext_ln107   (zext          ) [ 000]
zext_ln109   (zext          ) [ 000]
zext_ln109_1 (zext          ) [ 000]
A00          (add           ) [ 011]
zext_ln110   (zext          ) [ 000]
zext_ln110_1 (zext          ) [ 000]
S00          (add           ) [ 000]
zext_ln110_2 (zext          ) [ 000]
add_ln113    (add           ) [ 011]
M01          (bitconcatenate) [ 000]
zext_ln108   (zext          ) [ 000]
zext_ln109_2 (zext          ) [ 000]
zext_ln114   (zext          ) [ 000]
out_pix_2    (sub           ) [ 000]
out_pix      (add           ) [ 000]
ret_ln127    (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="t0_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t0_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="t1_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t1_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="t2_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t2_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b0_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b0_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b1_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b1_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b2_val">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b2_val"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1004" name="b2_val_read_read_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="8" slack="0"/>
<pin id="20" dir="0" index="1" bw="8" slack="0"/>
<pin id="21" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b2_val_read/1 "/>
</bind>
</comp>

<comp id="24" class="1004" name="b1_val_read_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="8" slack="0"/>
<pin id="26" dir="0" index="1" bw="8" slack="0"/>
<pin id="27" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b1_val_read/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="b0_val_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="8" slack="0"/>
<pin id="32" dir="0" index="1" bw="8" slack="0"/>
<pin id="33" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b0_val_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="t2_val_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="8" slack="0"/>
<pin id="38" dir="0" index="1" bw="8" slack="0"/>
<pin id="39" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t2_val_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="t1_val_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="8" slack="0"/>
<pin id="44" dir="0" index="1" bw="8" slack="0"/>
<pin id="45" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t1_val_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="t0_val_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="8" slack="0"/>
<pin id="50" dir="0" index="1" bw="8" slack="0"/>
<pin id="51" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t0_val_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="M00_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="9" slack="0"/>
<pin id="56" dir="0" index="1" bw="8" slack="0"/>
<pin id="57" dir="0" index="2" bw="1" slack="0"/>
<pin id="58" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="M00/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="zext_ln107_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="9" slack="0"/>
<pin id="64" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln107/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="zext_ln109_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="zext_ln109_1_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="A00_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="A00/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="zext_ln110_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="zext_ln110_1_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="S00_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="0"/>
<pin id="91" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="S00/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="zext_ln110_2_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="9" slack="0"/>
<pin id="96" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110_2/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="add_ln113_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="9" slack="0"/>
<pin id="100" dir="0" index="1" bw="9" slack="0"/>
<pin id="101" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln113/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="M01_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="9" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="1"/>
<pin id="107" dir="0" index="2" bw="1" slack="0"/>
<pin id="108" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="M01/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="zext_ln108_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="9" slack="0"/>
<pin id="113" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln108/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="zext_ln109_2_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="9" slack="1"/>
<pin id="117" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109_2/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="zext_ln114_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="10" slack="1"/>
<pin id="120" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="out_pix_2_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="9" slack="0"/>
<pin id="123" dir="0" index="1" bw="10" slack="0"/>
<pin id="124" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="out_pix_2/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="out_pix_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="11" slack="0"/>
<pin id="129" dir="0" index="1" bw="9" slack="0"/>
<pin id="130" dir="1" index="2" bw="11" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_pix/2 "/>
</bind>
</comp>

<comp id="133" class="1005" name="b1_val_read_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="1"/>
<pin id="135" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b1_val_read "/>
</bind>
</comp>

<comp id="138" class="1005" name="A00_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="9" slack="1"/>
<pin id="140" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="A00 "/>
</bind>
</comp>

<comp id="143" class="1005" name="add_ln113_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="10" slack="1"/>
<pin id="145" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln113 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="22"><net_src comp="12" pin="0"/><net_sink comp="18" pin=0"/></net>

<net id="23"><net_src comp="10" pin="0"/><net_sink comp="18" pin=1"/></net>

<net id="28"><net_src comp="12" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="8" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="34"><net_src comp="12" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="6" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="12" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="4" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="12" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="42" pin="2"/><net_sink comp="54" pin=1"/></net>

<net id="61"><net_src comp="16" pin="0"/><net_sink comp="54" pin=2"/></net>

<net id="65"><net_src comp="54" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="30" pin="2"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="18" pin="2"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="70" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="66" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="83"><net_src comp="48" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="36" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="84" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="80" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="97"><net_src comp="88" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="94" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="62" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="16" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="114"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="125"><net_src comp="111" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="118" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="121" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="115" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="136"><net_src comp="24" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="141"><net_src comp="74" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="146"><net_src comp="98" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="118" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: t0_val | {}
	Port: t1_val | {}
	Port: t2_val | {}
	Port: b0_val | {}
	Port: b1_val | {}
	Port: b2_val | {}
 - Input state : 
	Port: xFGradientY3x3<0, 4> : t0_val | {1 }
	Port: xFGradientY3x3<0, 4> : t1_val | {1 }
	Port: xFGradientY3x3<0, 4> : t2_val | {1 }
	Port: xFGradientY3x3<0, 4> : b0_val | {1 }
	Port: xFGradientY3x3<0, 4> : b1_val | {1 }
	Port: xFGradientY3x3<0, 4> : b2_val | {1 }
  - Chain level:
	State 1
		zext_ln107 : 1
		A00 : 1
		S00 : 1
		zext_ln110_2 : 2
		add_ln113 : 3
	State 2
		zext_ln108 : 1
		out_pix_2 : 2
		out_pix : 3
		ret_ln127 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |        A00_fu_74       |    0    |    15   |
|    add   |        S00_fu_88       |    0    |    15   |
|          |     add_ln113_fu_98    |    0    |    14   |
|          |     out_pix_fu_127     |    0    |    11   |
|----------|------------------------|---------|---------|
|    sub   |    out_pix_2_fu_121    |    0    |    10   |
|----------|------------------------|---------|---------|
|          | b2_val_read_read_fu_18 |    0    |    0    |
|          | b1_val_read_read_fu_24 |    0    |    0    |
|   read   | b0_val_read_read_fu_30 |    0    |    0    |
|          | t2_val_read_read_fu_36 |    0    |    0    |
|          | t1_val_read_read_fu_42 |    0    |    0    |
|          | t0_val_read_read_fu_48 |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|        M00_fu_54       |    0    |    0    |
|          |       M01_fu_104       |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    zext_ln107_fu_62    |    0    |    0    |
|          |    zext_ln109_fu_66    |    0    |    0    |
|          |   zext_ln109_1_fu_70   |    0    |    0    |
|          |    zext_ln110_fu_80    |    0    |    0    |
|   zext   |   zext_ln110_1_fu_84   |    0    |    0    |
|          |   zext_ln110_2_fu_94   |    0    |    0    |
|          |    zext_ln108_fu_111   |    0    |    0    |
|          |   zext_ln109_2_fu_115  |    0    |    0    |
|          |    zext_ln114_fu_118   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    65   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|    A00_reg_138    |    9   |
| add_ln113_reg_143 |   10   |
|b1_val_read_reg_133|    8   |
+-------------------+--------+
|       Total       |   27   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   65   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   27   |    -   |
+-----------+--------+--------+
|   Total   |   27   |   65   |
+-----------+--------+--------+
