
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: _8308_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8308_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8308_/CLK (sky130_fd_sc_hd__dfxtp_4)
     3    0.05    0.09    0.37    0.37 v _8308_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         registers[26][21] (net)
                  0.09    0.01    0.38 v _4409_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.01    0.10    0.37    0.75 v _4409_/X (sky130_fd_sc_hd__mux2_1)
                                         _3157_ (net)
                  0.10    0.00    0.75 v _4410_/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.05    0.10    0.22    0.97 v _4410_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _0484_ (net)
                  0.10    0.01    0.98 v _8308_/D (sky130_fd_sc_hd__dfxtp_4)
                                  0.98   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8308_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.15    9.85   library setup time
                                  9.85   data required time
-----------------------------------------------------------------------------
                                  9.85   data required time
                                 -0.98   data arrival time
-----------------------------------------------------------------------------
                                  8.87   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clk
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 48 input ports missing set_input_delay.
  A1[0]
  A1[1]
  A1[2]
  A1[3]
  A1[4]
  A2[0]
  A2[1]
  A2[2]
  A2[3]
  A2[4]
  A3[0]
  A3[1]
  A3[2]
  A3[3]
  A3[4]
  WD3[0]
  WD3[10]
  WD3[11]
  WD3[12]
  WD3[13]
  WD3[14]
  WD3[15]
  WD3[16]
  WD3[17]
  WD3[18]
  WD3[19]
  WD3[1]
  WD3[20]
  WD3[21]
  WD3[22]
  WD3[23]
  WD3[24]
  WD3[25]
  WD3[26]
  WD3[27]
  WD3[28]
  WD3[29]
  WD3[2]
  WD3[30]
  WD3[31]
  WD3[3]
  WD3[4]
  WD3[5]
  WD3[6]
  WD3[7]
  WD3[8]
  WD3[9]
  WE3
Warning: There are 64 unconstrained endpoints.
  RD1[0]
  RD1[10]
  RD1[11]
  RD1[12]
  RD1[13]
  RD1[14]
  RD1[15]
  RD1[16]
  RD1[17]
  RD1[18]
  RD1[19]
  RD1[1]
  RD1[20]
  RD1[21]
  RD1[22]
  RD1[23]
  RD1[24]
  RD1[25]
  RD1[26]
  RD1[27]
  RD1[28]
  RD1[29]
  RD1[2]
  RD1[30]
  RD1[31]
  RD1[3]
  RD1[4]
  RD1[5]
  RD1[6]
  RD1[7]
  RD1[8]
  RD1[9]
  RD2[0]
  RD2[10]
  RD2[11]
  RD2[12]
  RD2[13]
  RD2[14]
  RD2[15]
  RD2[16]
  RD2[17]
  RD2[18]
  RD2[19]
  RD2[1]
  RD2[20]
  RD2[21]
  RD2[22]
  RD2[23]
  RD2[24]
  RD2[25]
  RD2[26]
  RD2[27]
  RD2[28]
  RD2[29]
  RD2[2]
  RD2[30]
  RD2[31]
  RD2[3]
  RD2[4]
  RD2[5]
  RD2[6]
  RD2[7]
  RD2[8]
  RD2[9]
