# n_tap_fir_filter_arm

Design, simulation, testing, synthesis, and hardware verification of an N-tap FIR filter. The circuit is described in Verilog & VHDL and targets the DE1-SoC board, which has an dual-core ARM-HPS and Cyclone V FGPA.
