==39508== Cachegrind, a cache and branch-prediction profiler
==39508== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39508== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39508== Command: ./sift .
==39508== 
--39508-- warning: L3 cache found, using its data for the LL simulation.
--39508-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39508-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==39508== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39508== (see section Limitations in user manual)
==39508== NOTE: further instances of this message will not be shown
==39508== 
==39508== I   refs:      3,167,698,646
==39508== I1  misses:            1,852
==39508== LLi misses:            1,829
==39508== I1  miss rate:          0.00%
==39508== LLi miss rate:          0.00%
==39508== 
==39508== D   refs:        974,218,286  (676,537,037 rd   + 297,681,249 wr)
==39508== D1  misses:        6,599,707  (  4,240,083 rd   +   2,359,624 wr)
==39508== LLd misses:        4,417,732  (  2,406,368 rd   +   2,011,364 wr)
==39508== D1  miss rate:           0.7% (        0.6%     +         0.8%  )
==39508== LLd miss rate:           0.5% (        0.4%     +         0.7%  )
==39508== 
==39508== LL refs:           6,601,559  (  4,241,935 rd   +   2,359,624 wr)
==39508== LL misses:         4,419,561  (  2,408,197 rd   +   2,011,364 wr)
==39508== LL miss rate:            0.1% (        0.1%     +         0.7%  )
