# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab_7p2.srcs/sources_1/imports/new/debouncer.v" \
"../../../../Lab_7p2.srcs/sources_1/imports/new/display_clk.v" \
"../../../../Lab_7p2.srcs/sources_1/imports/new/hexto7segment.v" \
"../../../../Lab_7p2.srcs/sources_1/imports/ECE460M/lab7.v" \
"../../../../Lab_7p2.srcs/sources_1/imports/new/time_mux_state_machine.v" \
"../../../../Lab_7p2.srcs/sim_1/new/tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
