// Seed: 555099650
module module_0;
  parameter id_1 = 1 - -1;
  logic [-1 : -1  ==  -1] id_2;
endmodule
module module_1 #(
    parameter id_6 = 32'd24
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  inout wire _id_6;
  inout logic [7:0] id_5;
  output wire id_4;
  input wire id_3;
  module_0 modCall_1 ();
  inout wire id_2;
  output wire id_1;
  assign id_6 = id_5;
  assign id_5[{-1{id_6}} : 1'd0] = id_3;
endmodule
