
*** Running vivado
    with args -log sumador_reg.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source sumador_reg.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source sumador_reg.tcl -notrace
Command: link_design -top sumador_reg -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/f/workspace/die/3312_07_3/P3/P3a/static_timing/static_timing.srcs/constrs_1/new/restricciones.xdc]
Finished Parsing XDC File [/home/f/workspace/die/3312_07_3/P3/P3a/static_timing/static_timing.srcs/constrs_1/new/restricciones.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1527.301 ; gain = 0.000 ; free physical = 2174 ; free virtual = 5232
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1531.301 ; gain = 151.320 ; free physical = 2171 ; free virtual = 5229
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1609.332 ; gain = 78.031 ; free physical = 2170 ; free virtual = 5209

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 8ad25f7f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2058.895 ; gain = 449.562 ; free physical = 1812 ; free virtual = 4851

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 8ad25f7f

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2136.895 ; gain = 0.000 ; free physical = 1740 ; free virtual = 4777
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 8ad25f7f

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2136.895 ; gain = 0.000 ; free physical = 1740 ; free virtual = 4777
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 14090cf22

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2136.895 ; gain = 0.000 ; free physical = 1740 ; free virtual = 4777
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 14090cf22

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2136.895 ; gain = 0.000 ; free physical = 1740 ; free virtual = 4777
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1223c1a46

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2136.895 ; gain = 0.000 ; free physical = 1740 ; free virtual = 4777
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1223c1a46

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2136.895 ; gain = 0.000 ; free physical = 1740 ; free virtual = 4777
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2136.895 ; gain = 0.000 ; free physical = 1740 ; free virtual = 4777
Ending Logic Optimization Task | Checksum: 1223c1a46

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2136.895 ; gain = 0.000 ; free physical = 1740 ; free virtual = 4777

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1223c1a46

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2136.895 ; gain = 0.000 ; free physical = 1739 ; free virtual = 4777

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1223c1a46

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2136.895 ; gain = 0.000 ; free physical = 1739 ; free virtual = 4777

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2136.895 ; gain = 0.000 ; free physical = 1739 ; free virtual = 4777
Ending Netlist Obfuscation Task | Checksum: 1223c1a46

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2136.895 ; gain = 0.000 ; free physical = 1739 ; free virtual = 4777
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2136.895 ; gain = 605.594 ; free physical = 1739 ; free virtual = 4777
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2136.895 ; gain = 0.000 ; free physical = 1739 ; free virtual = 4777
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2168.910 ; gain = 0.000 ; free physical = 1738 ; free virtual = 4775
INFO: [Common 17-1381] The checkpoint '/home/f/workspace/die/3312_07_3/P3/P3a/static_timing/static_timing.runs/impl_1/sumador_reg_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file sumador_reg_drc_opted.rpt -pb sumador_reg_drc_opted.pb -rpx sumador_reg_drc_opted.rpx
Command: report_drc -file sumador_reg_drc_opted.rpt -pb sumador_reg_drc_opted.pb -rpx sumador_reg_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/f/extra/p/vivado/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/f/workspace/die/3312_07_3/P3/P3a/static_timing/static_timing.runs/impl_1/sumador_reg_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2200.926 ; gain = 0.000 ; free physical = 1689 ; free virtual = 4732
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a55f17df

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2200.926 ; gain = 0.000 ; free physical = 1689 ; free virtual = 4732
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2200.926 ; gain = 0.000 ; free physical = 1689 ; free virtual = 4732

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c91b602b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2229.938 ; gain = 29.012 ; free physical = 1670 ; free virtual = 4713

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1974e19f0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2269.586 ; gain = 68.660 ; free physical = 1678 ; free virtual = 4720

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1974e19f0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2269.586 ; gain = 68.660 ; free physical = 1678 ; free virtual = 4720
Phase 1 Placer Initialization | Checksum: 1974e19f0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2269.586 ; gain = 68.660 ; free physical = 1678 ; free virtual = 4720

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 15fad64ac

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2269.586 ; gain = 68.660 ; free physical = 1678 ; free virtual = 4721

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2277.590 ; gain = 0.000 ; free physical = 1671 ; free virtual = 4718

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: e803a52d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2277.590 ; gain = 76.664 ; free physical = 1671 ; free virtual = 4718
Phase 2 Global Placement | Checksum: 1865ccb6d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2277.590 ; gain = 76.664 ; free physical = 1670 ; free virtual = 4718

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1865ccb6d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2277.590 ; gain = 76.664 ; free physical = 1670 ; free virtual = 4718

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c58ba2d0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2277.590 ; gain = 76.664 ; free physical = 1677 ; free virtual = 4724

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 25a970461

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2277.590 ; gain = 76.664 ; free physical = 1680 ; free virtual = 4728

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 244f297e6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2277.590 ; gain = 76.664 ; free physical = 1680 ; free virtual = 4727

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1ec43270a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2277.590 ; gain = 76.664 ; free physical = 1674 ; free virtual = 4721

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 20f4d1b0b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2277.590 ; gain = 76.664 ; free physical = 1662 ; free virtual = 4719

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 20f4d1b0b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2277.590 ; gain = 76.664 ; free physical = 1662 ; free virtual = 4719

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 225b0a686

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2277.590 ; gain = 76.664 ; free physical = 1662 ; free virtual = 4719

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 2089b9db2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2277.590 ; gain = 76.664 ; free physical = 1665 ; free virtual = 4723
Phase 3 Detail Placement | Checksum: 2089b9db2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2277.590 ; gain = 76.664 ; free physical = 1665 ; free virtual = 4723

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2db736757

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 2db736757

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2277.590 ; gain = 76.664 ; free physical = 1665 ; free virtual = 4722
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.885. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 24cd57300

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2277.590 ; gain = 76.664 ; free physical = 1667 ; free virtual = 4728
Phase 4.1 Post Commit Optimization | Checksum: 24cd57300

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2277.590 ; gain = 76.664 ; free physical = 1667 ; free virtual = 4728

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 24cd57300

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2277.590 ; gain = 76.664 ; free physical = 1667 ; free virtual = 4728

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 24cd57300

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2277.590 ; gain = 76.664 ; free physical = 1667 ; free virtual = 4728

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2277.590 ; gain = 0.000 ; free physical = 1667 ; free virtual = 4728
Phase 4.4 Final Placement Cleanup | Checksum: 24cd57300

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2277.590 ; gain = 76.664 ; free physical = 1667 ; free virtual = 4728
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 24cd57300

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2277.590 ; gain = 76.664 ; free physical = 1667 ; free virtual = 4728
Ending Placer Task | Checksum: 1a60729b6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2277.590 ; gain = 76.664 ; free physical = 1671 ; free virtual = 4732
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2277.590 ; gain = 76.664 ; free physical = 1671 ; free virtual = 4732
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2277.590 ; gain = 0.000 ; free physical = 1671 ; free virtual = 4732
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2277.590 ; gain = 0.000 ; free physical = 1666 ; free virtual = 4728
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2277.590 ; gain = 0.000 ; free physical = 1668 ; free virtual = 4731
INFO: [Common 17-1381] The checkpoint '/home/f/workspace/die/3312_07_3/P3/P3a/static_timing/static_timing.runs/impl_1/sumador_reg_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file sumador_reg_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2277.590 ; gain = 0.000 ; free physical = 1664 ; free virtual = 4725
INFO: [runtcl-4] Executing : report_utilization -file sumador_reg_utilization_placed.rpt -pb sumador_reg_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file sumador_reg_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2277.590 ; gain = 0.000 ; free physical = 1668 ; free virtual = 4729
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: aacb792f ConstDB: 0 ShapeSum: fb3bb087 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 128449cc6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2312.578 ; gain = 24.988 ; free physical = 1610 ; free virtual = 4662
Post Restoration Checksum: NetGraph: aff46e91 NumContArr: 78502e35 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 128449cc6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2336.574 ; gain = 48.984 ; free physical = 1578 ; free virtual = 4630

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 128449cc6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2364.574 ; gain = 76.984 ; free physical = 1548 ; free virtual = 4600

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 128449cc6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2364.574 ; gain = 76.984 ; free physical = 1548 ; free virtual = 4600
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: c2631d12

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2380.598 ; gain = 93.008 ; free physical = 1533 ; free virtual = 4589
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.884 | TNS=-153.760| WHS=-1.690 | THS=-87.795|

Phase 2 Router Initialization | Checksum: 11daf67f1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2380.598 ; gain = 93.008 ; free physical = 1530 ; free virtual = 4586

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1e94ab7d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2381.602 ; gain = 94.012 ; free physical = 1528 ; free virtual = 4584

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.912 | TNS=-154.961| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: feb4cad9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2381.602 ; gain = 94.012 ; free physical = 1536 ; free virtual = 4592

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.912 | TNS=-154.961| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1ce0512dd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2381.602 ; gain = 94.012 ; free physical = 1536 ; free virtual = 4592
Phase 4 Rip-up And Reroute | Checksum: 1ce0512dd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2381.602 ; gain = 94.012 ; free physical = 1536 ; free virtual = 4592

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1d6e96afa

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2381.602 ; gain = 94.012 ; free physical = 1536 ; free virtual = 4592
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.912 | TNS=-154.808| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 154b16801

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2381.602 ; gain = 94.012 ; free physical = 1534 ; free virtual = 4590

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 154b16801

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2381.602 ; gain = 94.012 ; free physical = 1534 ; free virtual = 4590
Phase 5 Delay and Skew Optimization | Checksum: 154b16801

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2381.602 ; gain = 94.012 ; free physical = 1534 ; free virtual = 4590

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13baf6011

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2381.602 ; gain = 94.012 ; free physical = 1534 ; free virtual = 4590
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.912 | TNS=-154.350| WHS=-0.324 | THS=-2.561 |

Phase 6.1 Hold Fix Iter | Checksum: 118a994b0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2388.602 ; gain = 101.012 ; free physical = 1527 ; free virtual = 4583
Phase 6 Post Hold Fix | Checksum: 1622aee86

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2388.602 ; gain = 101.012 ; free physical = 1527 ; free virtual = 4583

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.14274 %
  Global Horizontal Routing Utilization  = 0.908318 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 43.2432%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 40.5405%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 29.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 23.5294%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 144ae03c7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2388.602 ; gain = 101.012 ; free physical = 1527 ; free virtual = 4583

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 144ae03c7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2390.602 ; gain = 103.012 ; free physical = 1526 ; free virtual = 4582

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1771ceb58

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2390.602 ; gain = 103.012 ; free physical = 1526 ; free virtual = 4582

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 205b45549

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2390.602 ; gain = 103.012 ; free physical = 1526 ; free virtual = 4582
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.912 | TNS=-154.350| WHS=0.054  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 205b45549

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2390.602 ; gain = 103.012 ; free physical = 1526 ; free virtual = 4582
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2390.602 ; gain = 103.012 ; free physical = 1564 ; free virtual = 4620

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2390.602 ; gain = 113.012 ; free physical = 1564 ; free virtual = 4620
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2390.602 ; gain = 0.000 ; free physical = 1564 ; free virtual = 4620
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2390.602 ; gain = 0.000 ; free physical = 1559 ; free virtual = 4617
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2390.602 ; gain = 0.000 ; free physical = 1563 ; free virtual = 4621
INFO: [Common 17-1381] The checkpoint '/home/f/workspace/die/3312_07_3/P3/P3a/static_timing/static_timing.runs/impl_1/sumador_reg_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file sumador_reg_drc_routed.rpt -pb sumador_reg_drc_routed.pb -rpx sumador_reg_drc_routed.rpx
Command: report_drc -file sumador_reg_drc_routed.rpt -pb sumador_reg_drc_routed.pb -rpx sumador_reg_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/f/workspace/die/3312_07_3/P3/P3a/static_timing/static_timing.runs/impl_1/sumador_reg_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file sumador_reg_methodology_drc_routed.rpt -pb sumador_reg_methodology_drc_routed.pb -rpx sumador_reg_methodology_drc_routed.rpx
Command: report_methodology -file sumador_reg_methodology_drc_routed.rpt -pb sumador_reg_methodology_drc_routed.pb -rpx sumador_reg_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/f/workspace/die/3312_07_3/P3/P3a/static_timing/static_timing.runs/impl_1/sumador_reg_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file sumador_reg_power_routed.rpt -pb sumador_reg_power_summary_routed.pb -rpx sumador_reg_power_routed.rpx
Command: report_power -file sumador_reg_power_routed.rpt -pb sumador_reg_power_summary_routed.pb -rpx sumador_reg_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
85 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file sumador_reg_route_status.rpt -pb sumador_reg_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file sumador_reg_timing_summary_routed.rpt -pb sumador_reg_timing_summary_routed.pb -rpx sumador_reg_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file sumador_reg_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file sumador_reg_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file sumador_reg_bus_skew_routed.rpt -pb sumador_reg_bus_skew_routed.pb -rpx sumador_reg_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Nov 24 21:42:23 2019...
