{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731347724481 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731347724497 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 12:55:24 2024 " "Processing started: Mon Nov 11 12:55:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731347724497 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731347724497 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off renderer -c renderer " "Command: quartus_map --read_settings_files=on --write_settings_files=off renderer -c renderer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731347724497 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731347725252 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731347725252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/renderer.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/renderer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 renderer " "Found entity 1: renderer" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731347741167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731347741167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ps2_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/ps2_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "src/PS2_Controller.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/PS2_Controller.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731347741172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731347741172 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pose_tracker.sv(53) " "Verilog HDL information at pose_tracker.sv(53): always construct contains both blocking and non-blocking assignments" {  } { { "src/pose_tracker.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/pose_tracker.sv" 53 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1731347741177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pose_tracker.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/pose_tracker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pose_Tracker " "Found entity 1: Pose_Tracker" {  } { { "src/pose_tracker.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/pose_tracker.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731347741179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731347741179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/polygon_list.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/polygon_list.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Polygon_List " "Found entity 1: Polygon_List" {  } { { "src/Polygon_List.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Polygon_List.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731347741184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731347741184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/keyboard_interfacer.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/keyboard_interfacer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Keyboard_Intefracer " "Found entity 1: Keyboard_Intefracer" {  } { { "src/Keyboard_Interfacer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Keyboard_Interfacer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731347741190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731347741190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hexadecimal_to_seven_segment.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/hexadecimal_to_seven_segment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal_To_Seven_Segment " "Found entity 1: Hexadecimal_To_Seven_Segment" {  } { { "src/Hexadecimal_To_Seven_Segment.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Hexadecimal_To_Seven_Segment.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731347741195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731347741195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altera_up_ps2_data_in.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/altera_up_ps2_data_in.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "src/Altera_UP_PS2_Data_In.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Altera_UP_PS2_Data_In.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731347741201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731347741201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altera_up_ps2_command_out.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/altera_up_ps2_command_out.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "src/Altera_UP_PS2_Command_Out.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Altera_UP_PS2_Command_Out.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731347741206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731347741206 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "renderer " "Elaborating entity \"renderer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731347741273 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8..0\] renderer.sv(46) " "Output port \"LEDR\[8..0\]\" at renderer.sv(46) has no driver" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1731347741287 "|renderer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Polygon_List Polygon_List:LIST " "Elaborating entity \"Polygon_List\" for hierarchy \"Polygon_List:LIST\"" {  } { { "src/renderer.sv" "LIST" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731347741314 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "49 48 0 Poly1 Polygon_List.sv(103) " "Verilog HDL error at Polygon_List.sv(103): index 49 cannot fall outside the declared range \[48:0\] for vector \"Poly1\"" {  } { { "src/Polygon_List.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Polygon_List.sv" 103 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731347741318 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Polygon_List:LIST " "Can't elaborate user hierarchy \"Polygon_List:LIST\"" {  } { { "src/renderer.sv" "LIST" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 126 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731347741322 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/ECE241/Final Project/ece241-final_project/renderer.map.smsg " "Generated suppressed messages file C:/ECE241/Final Project/ece241-final_project/renderer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731347741376 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731347741516 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 11 12:55:41 2024 " "Processing ended: Mon Nov 11 12:55:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731347741516 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731347741516 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731347741516 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731347741516 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731347742262 ""}
