Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue May 21 12:59:25 2024
| Host         : LAPTOP-50ETKJ47 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file riscv_top_control_sets_placed.rpt
| Design       : riscv_top
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   294 |
| Unused register locations in slices containing registers |    72 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      8 |            2 |
|     12 |            2 |
|     14 |            1 |
|    16+ |          288 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1554 |          253 |
| No           | No                    | Yes                    |             858 |          185 |
| No           | Yes                   | No                     |              16 |            5 |
| Yes          | No                    | No                     |              32 |            3 |
| Yes          | No                    | Yes                    |            8516 |         1374 |
| Yes          | Yes                   | No                     |             288 |           67 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------+----------------+
|                          Clock Signal                          |                                     Enable Signal                                     |                                 Set/Reset Signal                                | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------+----------------+
|  clk_wiz_0/inst/clk_out1                                       |                                                                                       | i_riscv_rst_IBUF                                                                |                1 |              4 |
|  clk_wiz_0/inst/clk_out1                                       | u_top_core/u_riscv_datapath/u_riscv_csrfile/mstatus[mie]_i_1_n_0                      | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |              8 |
|  clk_wiz_0/inst/clk_out1                                       | u_top_core/u_riscv_datapath/u_riscv_csrfile/mideleg[11]_i_1_n_0                       | riscv_rst_sync_inst/SYNC_RST                                                    |                1 |              8 |
|  clk_wiz_0/inst/clk_out1                                       | u_top_core/u_riscv_datapath/u_riscv_csrfile/m_external_ack_i_1_n_0                    | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             12 |
|  clk_wiz_0/inst/clk_out1                                       | u_top_core/u_riscv_datapath/u_riscv_csrfile/s_external_ack_i_1_n_0                    | riscv_rst_sync_inst/SYNC_RST                                                    |                3 |             12 |
|  uart_peripheral_top_inst/uart_clk_div_inst/o_clk_div_baud_clk | uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_serializer/p_0_in[0]              | riscv_rst_sync_inst/SYNC_RST                                                    |                1 |             14 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[172][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[79][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                5 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[43][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[45][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                6 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[84][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                5 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[56][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                3 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[72][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[77][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                3 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[54][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                3 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[58][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[59][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                5 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[91][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                7 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[94][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                7 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[96][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[90][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                6 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[99][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                6 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[8][7]_i_1_n_0   | riscv_rst_sync_inst/SYNC_RST                                                    |                4 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[89][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                6 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[92][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                5 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[98][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[93][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                6 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[95][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                7 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[9][7]_i_1_n_0   | riscv_rst_sync_inst/SYNC_RST                                                    |                7 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[97][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                3 |             16 |
|  uart_peripheral_top_inst/uart_clk_div_inst/o_clk_div_baud_clk | uart_peripheral_top_inst/uart_tx_top_inst/u_uart_tx_parity_calc_i_1_n_0               | riscv_rst_sync_inst/SYNC_RST                                                    |                5 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[173][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                3 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[16][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                4 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[169][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[170][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[167][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                4 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[168][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[133][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                3 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[171][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[53][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                3 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[124][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                3 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[130][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[135][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                3 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[137][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[129][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[148][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[150][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[126][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                4 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[141][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[152][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[153][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[154][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                3 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[123][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                1 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[155][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[156][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                4 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[157][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                4 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[158][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                4 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[149][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[159][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                7 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[131][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                1 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[140][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[121][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                3 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[138][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                1 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[127][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                4 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[144][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                3 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[145][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                1 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[122][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                4 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[147][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[14][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[120][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[128][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[132][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[125][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[146][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[151][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                1 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[143][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                5 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[160][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[161][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                3 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[162][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                1 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[15][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                4 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[136][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[11][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[134][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                1 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[139][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                1 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[12][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[13][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[142][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                4 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[163][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                1 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[164][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                4 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[165][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[166][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                3 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[106][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                3 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO                 | riscv_rst_sync_inst/SYNC_RST                                                    |                5 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[108][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[10][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[111][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[100][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[107][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                1 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[113][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                1 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[114][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[115][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[109][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[103][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                1 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[105][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[102][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[101][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[110][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[112][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[116][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[117][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[118][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[119][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[104][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[0][7]_i_1_n_0   | riscv_rst_sync_inst/SYNC_RST                                                    |                4 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[186][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[200][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                1 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[19][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[201][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[180][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                1 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[193][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[203][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                1 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[206][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                6 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[207][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                5 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[209][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                4 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[190][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                6 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[195][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                3 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[183][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[189][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                3 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[208][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                3 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[211][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[214][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                3 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[216][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[218][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                3 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[194][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                1 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[219][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                3 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[21][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                3 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[220][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                4 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[205][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                4 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[217][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[182][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[1][7]_i_1_n_0   | riscv_rst_sync_inst/SYNC_RST                                                    |                3 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[221][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[222][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                4 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[223][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                3 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[18][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[179][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                1 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[187][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[188][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                4 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[181][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                1 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[191][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                6 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[210][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[202][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[213][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[192][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[204][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[174][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                3 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[17][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                1 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[178][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                1 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[196][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                3 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[20][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[212][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                3 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[215][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                1 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[177][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                4 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[184][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                4 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[176][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                1 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[185][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[198][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[175][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                5 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[197][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[199][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[235][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[31][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                5 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[232][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[30][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                4 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[32][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[34][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[252][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[254][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                3 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[25][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[33][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[228][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                3 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[253][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                3 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[233][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[26][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[35][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[36][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[37][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                3 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[23][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[29][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                4 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[240][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[224][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                1 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[229][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[230][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                1 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[245][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                1 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[234][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                3 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[248][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                1 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[242][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[24][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[22][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[231][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[247][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[250][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[251][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                3 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[227][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                3 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[237][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[239][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                6 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[241][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[226][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[246][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                1 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[236][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                3 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[244][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[243][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[27][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                3 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[28][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[2][7]_i_1_n_0   | riscv_rst_sync_inst/SYNC_RST                                                    |                4 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[225][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[238][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                4 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[249][7]_i_1_n_0 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[75][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[80][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                5 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[60][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                4 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[64][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                1 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[7][7]_i_1_n_0   | riscv_rst_sync_inst/SYNC_RST                                                    |                3 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[74][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[46][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                4 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[49][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[52][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[41][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                4 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[63][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                6 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[71][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                4 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[85][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[48][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                1 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[87][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                5 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[88][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[42][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[51][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                4 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[69][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[67][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[40][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[6][7]_i_1_n_0   | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[76][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[57][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                3 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[70][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                3 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[55][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[38][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[5][7]_i_1_n_0   | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[47][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                5 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[44][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[66][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[68][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[78][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                5 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[50][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[81][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                7 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[82][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                4 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[83][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                5 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[86][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[3][7]_i_1_n_0   | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[62][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                6 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[39][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[65][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[61][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[4][7]_i_1_n_0   | riscv_rst_sync_inst/SYNC_RST                                                    |                3 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_mem_ctrl/FIFO[73][7]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                                       | u_top_core/u_riscv_datapath/u_riscv_em_ppreg/o_riscv_em_uart_tx_valid                 | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             18 |
|  uart_peripheral_top_inst/uart_clk_div_inst/o_clk_div_baud_clk | uart_peripheral_top_inst/uart_fifo_top_inst/u_uart_fifo_rd/o_fifo_rd_rptr[8]_i_1_n_0  | riscv_rst_sync_inst/SYNC_RST                                                    |                2 |             18 |
|  clk_wiz_0/inst/clk_out1                                       |                                                                                       |                                                                                 |                4 |             18 |
|  clk_wiz_0/inst/clk_out1                                       | u_top_core/u_riscv_datapath/u_riscv_csrfile/medeleg[15]_i_1_n_0                       | riscv_rst_sync_inst/SYNC_RST                                                    |                8 |             30 |
|  clk_wiz_0/inst/clk_out1                                       | u_top_core/u_inst_cache/u_icache_fsm/mem_rden                                         |                                                                                 |                3 |             32 |
| ~clk_wiz_0/inst/clk_out1                                       | u_top_core/u_data_cache/u_dcache_fsm/replace_tag                                      |                                                                                 |                4 |             32 |
|  clk_wiz_0/inst/clk_out1                                       | riscv_button_debouncer_inst/DD0/T0_i_1_n_0                                            | riscv_button_debouncer_inst/DD0/FSM0/timer_reset                                |                6 |             42 |
|  uart_peripheral_top_inst/uart_clk_div_inst/o_clk_div_baud_clk |                                                                                       | riscv_rst_sync_inst/SYNC_RST                                                    |                7 |             58 |
|  clk_wiz_0/inst/clk_out1                                       | u_top_core/u_riscv_datapath/u_riscv_csrfile/mtvec[mode][0]_i_1_n_0                    | riscv_rst_sync_inst/SYNC_RST                                                    |               20 |            126 |
|  clk_wiz_0/inst/clk_out1                                       | u_top_core/u_riscv_datapath/u_riscv_csrfile/stvec[mode][0]_i_1_n_0                    | riscv_rst_sync_inst/SYNC_RST                                                    |               19 |            126 |
|  clk_wiz_0/inst/clk_out1                                       | u_top_core/u_data_cache/u_dcache_fsm/amo_buffer_en                                    | riscv_rst_sync_inst/SYNC_RST                                                    |               36 |            128 |
|  clk_wiz_0/inst/clk_out1                                       | u_top_core/u_riscv_datapath/u_riscv_csrfile/minstret_counter/o_value[63]_i_1_n_0      | riscv_rst_sync_inst/SYNC_RST                                                    |               16 |            128 |
|  clk_wiz_0/inst/clk_out1                                       | u_top_core/u_riscv_datapath/u_riscv_csrfile/mcycle_counter/o_value[63]_i_1_n_0        | riscv_rst_sync_inst/SYNC_RST                                                    |               16 |            128 |
|  clk_wiz_0/inst/clk_out1                                       | u_top_core/u_riscv_datapath/u_riscv_csrfile/mepc[63]_i_1_n_0                          | riscv_rst_sync_inst/SYNC_RST                                                    |               15 |            128 |
|  clk_wiz_0/inst/clk_out1                                       | u_top_core/u_riscv_datapath/u_riscv_csrfile/mscratch[63]_i_1_n_0                      | riscv_rst_sync_inst/SYNC_RST                                                    |               20 |            128 |
|  clk_wiz_0/inst/clk_out1                                       | u_top_core/u_riscv_datapath/u_riscv_csrfile/mtval[63]_i_1_n_0                         | riscv_rst_sync_inst/SYNC_RST                                                    |               20 |            128 |
|  clk_wiz_0/inst/clk_out1                                       | u_top_core/u_riscv_datapath/u_riscv_csrfile/sepc[63]_i_1_n_0                          | riscv_rst_sync_inst/SYNC_RST                                                    |               14 |            128 |
|  clk_wiz_0/inst/clk_out1                                       | u_top_core/u_riscv_datapath/u_riscv_csrfile/stval[63]_i_1_n_0                         | riscv_rst_sync_inst/SYNC_RST                                                    |               19 |            128 |
|  clk_wiz_0/inst/clk_out1                                       | u_top_core/u_riscv_datapath/u_riscv_csrfile/sscratch[63]_i_1_n_0                      | riscv_rst_sync_inst/SYNC_RST                                                    |               31 |            128 |
|  clk_wiz_0/inst/clk_out1                                       | u_top_core/u_riscv_datapath/u_riscv_estage/u_icu/u_mul/valid0                         | riscv_rst_sync_inst/SYNC_RST                                                    |               44 |            128 |
|  clk_wiz_0/inst/clk_out1                                       | u_top_core/u_riscv_datapath/u_riscv_hazard_unit/o_riscv_hzrdu_stallpc                 | riscv_rst_sync_inst/SYNC_RST                                                    |               36 |            128 |
|  clk_wiz_0/inst/clk_out1                                       | u_top_core/u_riscv_timer_irq/mtimecmp0                                                | riscv_rst_sync_inst/SYNC_RST                                                    |               25 |            128 |
|  clk_wiz_0/inst/clk_out1                                       | u_top_core/u_riscv_datapath/u_riscv_estage/u_riscv_lsu/reserv_addr                    | riscv_rst_sync_inst/SYNC_RST                                                    |               14 |            130 |
|  clk_wiz_0/inst/clk_out1                                       | u_top_core/u_riscv_datapath/u_riscv_hazard_unit/o_riscv_hzrdu_globstall               | u_top_core/u_riscv_datapath/u_riscv_em_ppreg/o_riscv_em_dcache_addr[13]_i_1_n_0 |               31 |            160 |
|  clk_wiz_0/inst/clk_out1                                       | u_top_core/u_riscv_datapath/u_riscv_fd_ppreg/o_riscv_fd_cinst_d[15]_i_1_n_0           | riscv_rst_sync_inst/SYNC_RST                                                    |               38 |            352 |
| ~clk_wiz_0/inst/clk_out1                                       | u_top_core/u_riscv_datapath/u_riscv_dstage/u_riscv_rf/p_0_in                          |                                                                                 |               22 |            352 |
|  clk_wiz_0/inst/clk_out1                                       | u_top_core/u_riscv_datapath/u_riscv_mw_ppreg/o_riscv_mw_rddata_sc_wb[0]_i_1_n_0       | riscv_rst_sync_inst/SYNC_RST                                                    |              104 |            604 |
|  clk_wiz_0/inst/clk_out1                                       | u_top_core/u_riscv_datapath/u_riscv_em_ppreg/o_riscv_em_inst[31]_i_1_n_0              | riscv_rst_sync_inst/SYNC_RST                                                    |              100 |            724 |
|  clk_wiz_0/inst/clk_out1                                       | u_top_core/u_riscv_datapath/u_riscv_de_ppreg/o_riscv_de_inst[31]_i_1_n_0              | riscv_rst_sync_inst/SYNC_RST                                                    |               92 |            772 |
|  clk_wiz_0/inst/clk_out1                                       |                                                                                       | riscv_rst_sync_inst/SYNC_RST                                                    |              182 |            812 |
| ~clk_wiz_0/inst/clk_out1                                       |                                                                                       |                                                                                 |              249 |           1536 |
+----------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------+----------------+


