ARM GAS  /tmp/ccilRYaR.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"spi.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/spi.c"
  20              		.section	.text.MX_SPI1_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_SPI1_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_SPI1_Init:
  28              	.LFB288:
   1:Core/Src/spi.c **** /* USER CODE BEGIN Header */
   2:Core/Src/spi.c **** /**
   3:Core/Src/spi.c ****   ******************************************************************************
   4:Core/Src/spi.c ****   * @file    spi.c
   5:Core/Src/spi.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/spi.c ****   *          of the SPI instances.
   7:Core/Src/spi.c ****   ******************************************************************************
   8:Core/Src/spi.c ****   * @attention
   9:Core/Src/spi.c ****   *
  10:Core/Src/spi.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/spi.c ****   * All rights reserved.
  12:Core/Src/spi.c ****   *
  13:Core/Src/spi.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/spi.c ****   * in the root directory of this software component.
  15:Core/Src/spi.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/spi.c ****   *
  17:Core/Src/spi.c ****   ******************************************************************************
  18:Core/Src/spi.c ****   */
  19:Core/Src/spi.c **** /* USER CODE END Header */
  20:Core/Src/spi.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/spi.c **** #include "spi.h"
  22:Core/Src/spi.c **** 
  23:Core/Src/spi.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/spi.c **** 
  25:Core/Src/spi.c **** /* USER CODE END 0 */
  26:Core/Src/spi.c **** 
  27:Core/Src/spi.c **** SPI_HandleTypeDef hspi1;
  28:Core/Src/spi.c **** 
  29:Core/Src/spi.c **** /* SPI1 init function */
  30:Core/Src/spi.c **** void MX_SPI1_Init(void)
ARM GAS  /tmp/ccilRYaR.s 			page 2


  31:Core/Src/spi.c **** {
  29              		.loc 1 31 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  32:Core/Src/spi.c **** 
  33:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 0 */
  34:Core/Src/spi.c **** 
  35:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 0 */
  36:Core/Src/spi.c **** 
  37:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 1 */
  38:Core/Src/spi.c **** 
  39:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 1 */
  40:Core/Src/spi.c ****   hspi1.Instance = SPI1;
  38              		.loc 1 40 3 view .LVU1
  39              		.loc 1 40 18 is_stmt 0 view .LVU2
  40 0002 1048     		ldr	r0, .L5
  41 0004 104B     		ldr	r3, .L5+4
  42 0006 0360     		str	r3, [r0]
  41:Core/Src/spi.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
  43              		.loc 1 41 3 is_stmt 1 view .LVU3
  44              		.loc 1 41 19 is_stmt 0 view .LVU4
  45 0008 4FF48273 		mov	r3, #260
  46 000c 4360     		str	r3, [r0, #4]
  42:Core/Src/spi.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  47              		.loc 1 42 3 is_stmt 1 view .LVU5
  48              		.loc 1 42 24 is_stmt 0 view .LVU6
  49 000e 0023     		movs	r3, #0
  50 0010 8360     		str	r3, [r0, #8]
  43:Core/Src/spi.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  51              		.loc 1 43 3 is_stmt 1 view .LVU7
  52              		.loc 1 43 23 is_stmt 0 view .LVU8
  53 0012 4FF4E062 		mov	r2, #1792
  54 0016 C260     		str	r2, [r0, #12]
  44:Core/Src/spi.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  55              		.loc 1 44 3 is_stmt 1 view .LVU9
  56              		.loc 1 44 26 is_stmt 0 view .LVU10
  57 0018 0361     		str	r3, [r0, #16]
  45:Core/Src/spi.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  58              		.loc 1 45 3 is_stmt 1 view .LVU11
  59              		.loc 1 45 23 is_stmt 0 view .LVU12
  60 001a 4361     		str	r3, [r0, #20]
  46:Core/Src/spi.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
  61              		.loc 1 46 3 is_stmt 1 view .LVU13
  62              		.loc 1 46 18 is_stmt 0 view .LVU14
  63 001c 4FF40072 		mov	r2, #512
  64 0020 8261     		str	r2, [r0, #24]
  47:Core/Src/spi.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
  65              		.loc 1 47 3 is_stmt 1 view .LVU15
  66              		.loc 1 47 32 is_stmt 0 view .LVU16
  67 0022 2022     		movs	r2, #32
  68 0024 C261     		str	r2, [r0, #28]
ARM GAS  /tmp/ccilRYaR.s 			page 3


  48:Core/Src/spi.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  69              		.loc 1 48 3 is_stmt 1 view .LVU17
  70              		.loc 1 48 23 is_stmt 0 view .LVU18
  71 0026 0362     		str	r3, [r0, #32]
  49:Core/Src/spi.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  72              		.loc 1 49 3 is_stmt 1 view .LVU19
  73              		.loc 1 49 21 is_stmt 0 view .LVU20
  74 0028 4362     		str	r3, [r0, #36]
  50:Core/Src/spi.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  75              		.loc 1 50 3 is_stmt 1 view .LVU21
  76              		.loc 1 50 29 is_stmt 0 view .LVU22
  77 002a 8362     		str	r3, [r0, #40]
  51:Core/Src/spi.c ****   hspi1.Init.CRCPolynomial = 7;
  78              		.loc 1 51 3 is_stmt 1 view .LVU23
  79              		.loc 1 51 28 is_stmt 0 view .LVU24
  80 002c 0722     		movs	r2, #7
  81 002e C262     		str	r2, [r0, #44]
  52:Core/Src/spi.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
  82              		.loc 1 52 3 is_stmt 1 view .LVU25
  83              		.loc 1 52 24 is_stmt 0 view .LVU26
  84 0030 0363     		str	r3, [r0, #48]
  53:Core/Src/spi.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
  85              		.loc 1 53 3 is_stmt 1 view .LVU27
  86              		.loc 1 53 23 is_stmt 0 view .LVU28
  87 0032 0823     		movs	r3, #8
  88 0034 4363     		str	r3, [r0, #52]
  54:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
  89              		.loc 1 54 3 is_stmt 1 view .LVU29
  90              		.loc 1 54 7 is_stmt 0 view .LVU30
  91 0036 FFF7FEFF 		bl	HAL_SPI_Init
  92              	.LVL0:
  93              		.loc 1 54 6 discriminator 1 view .LVU31
  94 003a 00B9     		cbnz	r0, .L4
  95              	.L1:
  55:Core/Src/spi.c ****   {
  56:Core/Src/spi.c ****     Error_Handler();
  57:Core/Src/spi.c ****   }
  58:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 2 */
  59:Core/Src/spi.c **** 
  60:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 2 */
  61:Core/Src/spi.c **** 
  62:Core/Src/spi.c **** }
  96              		.loc 1 62 1 view .LVU32
  97 003c 08BD     		pop	{r3, pc}
  98              	.L4:
  56:Core/Src/spi.c ****   }
  99              		.loc 1 56 5 is_stmt 1 view .LVU33
 100 003e FFF7FEFF 		bl	Error_Handler
 101              	.LVL1:
 102              		.loc 1 62 1 is_stmt 0 view .LVU34
 103 0042 FBE7     		b	.L1
 104              	.L6:
 105              		.align	2
 106              	.L5:
 107 0044 00000000 		.word	hspi1
 108 0048 00300140 		.word	1073819648
 109              		.cfi_endproc
ARM GAS  /tmp/ccilRYaR.s 			page 4


 110              	.LFE288:
 112              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 113              		.align	1
 114              		.global	HAL_SPI_MspInit
 115              		.syntax unified
 116              		.thumb
 117              		.thumb_func
 119              	HAL_SPI_MspInit:
 120              	.LVL2:
 121              	.LFB289:
  63:Core/Src/spi.c **** 
  64:Core/Src/spi.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
  65:Core/Src/spi.c **** {
 122              		.loc 1 65 1 is_stmt 1 view -0
 123              		.cfi_startproc
 124              		@ args = 0, pretend = 0, frame = 32
 125              		@ frame_needed = 0, uses_anonymous_args = 0
 126              		.loc 1 65 1 is_stmt 0 view .LVU36
 127 0000 00B5     		push	{lr}
 128              	.LCFI1:
 129              		.cfi_def_cfa_offset 4
 130              		.cfi_offset 14, -4
 131 0002 89B0     		sub	sp, sp, #36
 132              	.LCFI2:
 133              		.cfi_def_cfa_offset 40
  66:Core/Src/spi.c **** 
  67:Core/Src/spi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 134              		.loc 1 67 3 is_stmt 1 view .LVU37
 135              		.loc 1 67 20 is_stmt 0 view .LVU38
 136 0004 0023     		movs	r3, #0
 137 0006 0393     		str	r3, [sp, #12]
 138 0008 0493     		str	r3, [sp, #16]
 139 000a 0593     		str	r3, [sp, #20]
 140 000c 0693     		str	r3, [sp, #24]
 141 000e 0793     		str	r3, [sp, #28]
  68:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 142              		.loc 1 68 3 is_stmt 1 view .LVU39
 143              		.loc 1 68 15 is_stmt 0 view .LVU40
 144 0010 0268     		ldr	r2, [r0]
 145              		.loc 1 68 5 view .LVU41
 146 0012 174B     		ldr	r3, .L11
 147 0014 9A42     		cmp	r2, r3
 148 0016 02D0     		beq	.L10
 149              	.LVL3:
 150              	.L7:
  69:Core/Src/spi.c ****   {
  70:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
  71:Core/Src/spi.c **** 
  72:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 0 */
  73:Core/Src/spi.c ****     /* SPI1 clock enable */
  74:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
  75:Core/Src/spi.c **** 
  76:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  77:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
  78:Core/Src/spi.c ****     PB3 (JTDO-TRACESWO)     ------> SPI1_SCK
  79:Core/Src/spi.c ****     PB5     ------> SPI1_MOSI
  80:Core/Src/spi.c ****     */
ARM GAS  /tmp/ccilRYaR.s 			page 5


  81:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
  82:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  83:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  84:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  85:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
  86:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  87:Core/Src/spi.c **** 
  88:Core/Src/spi.c ****     /* SPI1 interrupt Init */
  89:Core/Src/spi.c ****     HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
  90:Core/Src/spi.c ****     HAL_NVIC_EnableIRQ(SPI1_IRQn);
  91:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
  92:Core/Src/spi.c **** 
  93:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 1 */
  94:Core/Src/spi.c ****   }
  95:Core/Src/spi.c **** }
 151              		.loc 1 95 1 view .LVU42
 152 0018 09B0     		add	sp, sp, #36
 153              	.LCFI3:
 154              		.cfi_remember_state
 155              		.cfi_def_cfa_offset 4
 156              		@ sp needed
 157 001a 5DF804FB 		ldr	pc, [sp], #4
 158              	.LVL4:
 159              	.L10:
 160              	.LCFI4:
 161              		.cfi_restore_state
  74:Core/Src/spi.c **** 
 162              		.loc 1 74 5 is_stmt 1 view .LVU43
 163              	.LBB2:
  74:Core/Src/spi.c **** 
 164              		.loc 1 74 5 view .LVU44
  74:Core/Src/spi.c **** 
 165              		.loc 1 74 5 view .LVU45
 166 001e 03F56043 		add	r3, r3, #57344
 167 0022 1A6E     		ldr	r2, [r3, #96]
 168 0024 42F48052 		orr	r2, r2, #4096
 169 0028 1A66     		str	r2, [r3, #96]
  74:Core/Src/spi.c **** 
 170              		.loc 1 74 5 view .LVU46
 171 002a 1A6E     		ldr	r2, [r3, #96]
 172 002c 02F48052 		and	r2, r2, #4096
 173 0030 0192     		str	r2, [sp, #4]
  74:Core/Src/spi.c **** 
 174              		.loc 1 74 5 view .LVU47
 175 0032 019A     		ldr	r2, [sp, #4]
 176              	.LBE2:
  74:Core/Src/spi.c **** 
 177              		.loc 1 74 5 view .LVU48
  76:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 178              		.loc 1 76 5 view .LVU49
 179              	.LBB3:
  76:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 180              		.loc 1 76 5 view .LVU50
  76:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 181              		.loc 1 76 5 view .LVU51
 182 0034 DA6C     		ldr	r2, [r3, #76]
 183 0036 42F00202 		orr	r2, r2, #2
ARM GAS  /tmp/ccilRYaR.s 			page 6


 184 003a DA64     		str	r2, [r3, #76]
  76:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 185              		.loc 1 76 5 view .LVU52
 186 003c DB6C     		ldr	r3, [r3, #76]
 187 003e 03F00203 		and	r3, r3, #2
 188 0042 0293     		str	r3, [sp, #8]
  76:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 189              		.loc 1 76 5 view .LVU53
 190 0044 029B     		ldr	r3, [sp, #8]
 191              	.LBE3:
  76:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 192              		.loc 1 76 5 view .LVU54
  81:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 193              		.loc 1 81 5 view .LVU55
  81:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 194              		.loc 1 81 25 is_stmt 0 view .LVU56
 195 0046 2823     		movs	r3, #40
 196 0048 0393     		str	r3, [sp, #12]
  82:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 197              		.loc 1 82 5 is_stmt 1 view .LVU57
  82:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 198              		.loc 1 82 26 is_stmt 0 view .LVU58
 199 004a 0223     		movs	r3, #2
 200 004c 0493     		str	r3, [sp, #16]
  83:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 201              		.loc 1 83 5 is_stmt 1 view .LVU59
  84:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 202              		.loc 1 84 5 view .LVU60
  84:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 203              		.loc 1 84 27 is_stmt 0 view .LVU61
 204 004e 0323     		movs	r3, #3
 205 0050 0693     		str	r3, [sp, #24]
  85:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 206              		.loc 1 85 5 is_stmt 1 view .LVU62
  85:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 207              		.loc 1 85 31 is_stmt 0 view .LVU63
 208 0052 0523     		movs	r3, #5
 209 0054 0793     		str	r3, [sp, #28]
  86:Core/Src/spi.c **** 
 210              		.loc 1 86 5 is_stmt 1 view .LVU64
 211 0056 03A9     		add	r1, sp, #12
 212 0058 0648     		ldr	r0, .L11+4
 213              	.LVL5:
  86:Core/Src/spi.c **** 
 214              		.loc 1 86 5 is_stmt 0 view .LVU65
 215 005a FFF7FEFF 		bl	HAL_GPIO_Init
 216              	.LVL6:
  89:Core/Src/spi.c ****     HAL_NVIC_EnableIRQ(SPI1_IRQn);
 217              		.loc 1 89 5 is_stmt 1 view .LVU66
 218 005e 0022     		movs	r2, #0
 219 0060 1146     		mov	r1, r2
 220 0062 2320     		movs	r0, #35
 221 0064 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 222              	.LVL7:
  90:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 223              		.loc 1 90 5 view .LVU67
 224 0068 2320     		movs	r0, #35
ARM GAS  /tmp/ccilRYaR.s 			page 7


 225 006a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 226              	.LVL8:
 227              		.loc 1 95 1 is_stmt 0 view .LVU68
 228 006e D3E7     		b	.L7
 229              	.L12:
 230              		.align	2
 231              	.L11:
 232 0070 00300140 		.word	1073819648
 233 0074 00040048 		.word	1207960576
 234              		.cfi_endproc
 235              	.LFE289:
 237              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 238              		.align	1
 239              		.global	HAL_SPI_MspDeInit
 240              		.syntax unified
 241              		.thumb
 242              		.thumb_func
 244              	HAL_SPI_MspDeInit:
 245              	.LVL9:
 246              	.LFB290:
  96:Core/Src/spi.c **** 
  97:Core/Src/spi.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
  98:Core/Src/spi.c **** {
 247              		.loc 1 98 1 is_stmt 1 view -0
 248              		.cfi_startproc
 249              		@ args = 0, pretend = 0, frame = 0
 250              		@ frame_needed = 0, uses_anonymous_args = 0
 251              		.loc 1 98 1 is_stmt 0 view .LVU70
 252 0000 08B5     		push	{r3, lr}
 253              	.LCFI5:
 254              		.cfi_def_cfa_offset 8
 255              		.cfi_offset 3, -8
 256              		.cfi_offset 14, -4
  99:Core/Src/spi.c **** 
 100:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 257              		.loc 1 100 3 is_stmt 1 view .LVU71
 258              		.loc 1 100 15 is_stmt 0 view .LVU72
 259 0002 0268     		ldr	r2, [r0]
 260              		.loc 1 100 5 view .LVU73
 261 0004 084B     		ldr	r3, .L17
 262 0006 9A42     		cmp	r2, r3
 263 0008 00D0     		beq	.L16
 264              	.LVL10:
 265              	.L13:
 101:Core/Src/spi.c ****   {
 102:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 103:Core/Src/spi.c **** 
 104:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 105:Core/Src/spi.c ****     /* Peripheral clock disable */
 106:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 107:Core/Src/spi.c **** 
 108:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 109:Core/Src/spi.c ****     PB3 (JTDO-TRACESWO)     ------> SPI1_SCK
 110:Core/Src/spi.c ****     PB5     ------> SPI1_MOSI
 111:Core/Src/spi.c ****     */
 112:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_3|GPIO_PIN_5);
 113:Core/Src/spi.c **** 
ARM GAS  /tmp/ccilRYaR.s 			page 8


 114:Core/Src/spi.c ****     /* SPI1 interrupt Deinit */
 115:Core/Src/spi.c ****     HAL_NVIC_DisableIRQ(SPI1_IRQn);
 116:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 117:Core/Src/spi.c **** 
 118:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 119:Core/Src/spi.c ****   }
 120:Core/Src/spi.c **** }
 266              		.loc 1 120 1 view .LVU74
 267 000a 08BD     		pop	{r3, pc}
 268              	.LVL11:
 269              	.L16:
 106:Core/Src/spi.c **** 
 270              		.loc 1 106 5 is_stmt 1 view .LVU75
 271 000c 074A     		ldr	r2, .L17+4
 272 000e 136E     		ldr	r3, [r2, #96]
 273 0010 23F48053 		bic	r3, r3, #4096
 274 0014 1366     		str	r3, [r2, #96]
 112:Core/Src/spi.c **** 
 275              		.loc 1 112 5 view .LVU76
 276 0016 2821     		movs	r1, #40
 277 0018 0548     		ldr	r0, .L17+8
 278              	.LVL12:
 112:Core/Src/spi.c **** 
 279              		.loc 1 112 5 is_stmt 0 view .LVU77
 280 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 281              	.LVL13:
 115:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 282              		.loc 1 115 5 is_stmt 1 view .LVU78
 283 001e 2320     		movs	r0, #35
 284 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 285              	.LVL14:
 286              		.loc 1 120 1 is_stmt 0 view .LVU79
 287 0024 F1E7     		b	.L13
 288              	.L18:
 289 0026 00BF     		.align	2
 290              	.L17:
 291 0028 00300140 		.word	1073819648
 292 002c 00100240 		.word	1073876992
 293 0030 00040048 		.word	1207960576
 294              		.cfi_endproc
 295              	.LFE290:
 297              		.global	hspi1
 298              		.section	.bss.hspi1,"aw",%nobits
 299              		.align	2
 302              	hspi1:
 303 0000 00000000 		.space	100
 303      00000000 
 303      00000000 
 303      00000000 
 303      00000000 
 304              		.text
 305              	.Letext0:
 306              		.file 2 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l431xx.h"
 307              		.file 3 "/usr/lib/gcc/arm-none-eabi/13.2.1/include/stdint.h"
 308              		.file 4 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 309              		.file 5 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 310              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
ARM GAS  /tmp/ccilRYaR.s 			page 9


 311              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_spi.h"
 312              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
 313              		.file 9 "Core/Inc/spi.h"
 314              		.file 10 "Core/Inc/main.h"
ARM GAS  /tmp/ccilRYaR.s 			page 10


DEFINED SYMBOLS
                            *ABS*:00000000 spi.c
     /tmp/ccilRYaR.s:21     .text.MX_SPI1_Init:00000000 $t
     /tmp/ccilRYaR.s:27     .text.MX_SPI1_Init:00000000 MX_SPI1_Init
     /tmp/ccilRYaR.s:107    .text.MX_SPI1_Init:00000044 $d
     /tmp/ccilRYaR.s:302    .bss.hspi1:00000000 hspi1
     /tmp/ccilRYaR.s:113    .text.HAL_SPI_MspInit:00000000 $t
     /tmp/ccilRYaR.s:119    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
     /tmp/ccilRYaR.s:232    .text.HAL_SPI_MspInit:00000070 $d
     /tmp/ccilRYaR.s:238    .text.HAL_SPI_MspDeInit:00000000 $t
     /tmp/ccilRYaR.s:244    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
     /tmp/ccilRYaR.s:291    .text.HAL_SPI_MspDeInit:00000028 $d
     /tmp/ccilRYaR.s:299    .bss.hspi1:00000000 $d

UNDEFINED SYMBOLS
HAL_SPI_Init
Error_Handler
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
