// Seed: 3864164700
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  input id_2;
  input id_1;
  logic id_3;
endmodule
module module_1;
  always @(posedge 1 - id_1) id_3 = id_1;
  assign id_3 = 1'd0 * id_3 | 1;
  logic id_3;
  assign id_3 = id_3;
  logic id_4;
  assign id_3#(
      .id_2(1),
      .id_2(1),
      .id_3(id_4)
  ) = id_3;
endmodule
