Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx_new2/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f950fce7d5fe4603bc2af0014b79e5a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_synchronous_fifo_behav xil_defaultlib.tb_synchronous_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'data_in' [E:/xillinx_latest/D_flip_flop/synchronous_fifo/synchronous_fifo.srcs/sim_1/new/tb_synchronous_fifo.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.synchronous_fifo
Compiling module xil_defaultlib.tb_synchronous_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_synchronous_fifo_behav
