$date
	Sat Oct 22 23:06:10 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#870623
b10000 !
1"
#870626
b10000 &
b10000 %
1$
#870627
0"
#870630
b1000 &
b1000 %
#870634
b100 &
b100 %
#870638
b10 &
b10 %
#870642
b1 &
b1 %
1#
#870646
b0 &
0#
b0 %
0$
#1929141
1"
#1929142
b10000 &
b10000 %
1$
#1929143
0"
#1929146
b1000 &
b1000 %
#1929150
b100 &
b100 %
#1929154
b10 &
b10 %
#1929158
b1 &
1#
b1 %
#1929162
b0 &
b0 %
0#
0$
#2904935
b10 !
1"
#2904938
b10 &
b10 %
1$
#2904939
0"
#2904942
b1 &
1#
b1 %
#2904946
b0 &
b0 %
0#
0$
#4500012
