
---------- Begin Simulation Statistics ----------
final_tick                                14048077500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 106916                       # Simulator instruction rate (inst/s)
host_mem_usage                                 879296                       # Number of bytes of host memory used
host_op_rate                                   204700                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    93.53                       # Real time elapsed on the host
host_tick_rate                              150196606                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      19145816                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014048                       # Number of seconds simulated
sim_ticks                                 14048077500                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            21                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           7                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          10                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_writes                   2                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           1                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    21                       # Number of integer alu accesses
system.cpu.num_int_insts                           21                       # number of integer instructions
system.cpu.num_int_register_reads                  47                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 13                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          7                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemWrite                       7     33.33%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         21                       # Class of executed instruction
system.cpu.workload.numSyscalls                    54                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        97648                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        195606                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct           nan                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           20                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        67929                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2344955                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       815429                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       917543                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       102114                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2570869                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          116301                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        51478                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          12374515                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          6321996                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        68682                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2332991                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        807518                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          126                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1472598                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       19145795                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     21049395                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.909565                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.950871                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     15479012     73.54%     73.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1486330      7.06%     80.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       972960      4.62%     85.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1105526      5.25%     90.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       483442      2.30%     92.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       377938      1.80%     94.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       243318      1.16%     95.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        93351      0.44%     96.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       807518      3.84%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     21049395                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts             172349                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls       100339                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          18957187                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               1965775                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        54154      0.28%      0.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     15461247     80.76%     81.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        55088      0.29%     81.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv         1751      0.01%     81.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        11085      0.06%     81.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     81.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt          128      0.00%     81.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     81.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     81.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     81.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     81.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     81.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     81.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     81.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu           42      0.00%     81.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     81.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt        24138      0.13%     81.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       101285      0.53%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1941393     10.14%     92.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1470846      7.68%     99.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        24382      0.13%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          256      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     19145795                       # Class of committed instruction
system.switch_cpus.commit.refs                3436877                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              19145795                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.809613                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.809613                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       3231591                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       21070551                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles         14583440                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           3336450                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          69501                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles         81937                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             2082205                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1968                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1511826                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  3163                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2570869                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1652970                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               5928612                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         51344                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           49                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               11134248                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          800                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.PendingTrapStallCycles         4940                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          139002                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.091503                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     15299012                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       931730                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.396291                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     21302921                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.004611                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.485642                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         17773039     83.43%     83.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           308248      1.45%     84.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           296042      1.39%     86.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           207254      0.97%     87.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           159003      0.75%     87.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           253368      1.19%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           186697      0.88%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            98144      0.46%     90.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2021126      9.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     21302921                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads            284131                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           159140                       # number of floating regfile writes
system.switch_cpus.idleCycles                 6793213                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        90223                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2398691                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.713669                       # Inst execution rate
system.switch_cpus.iew.exec_refs              3617150                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1511822                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          427444                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       2189009                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1322                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        10109                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1547304                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     20625586                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       2105328                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        81016                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      20051343                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           4948                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        933419                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          69501                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        939786                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked         6942                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       161579                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           96                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          198                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       223233                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        76202                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          198                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        87979                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         2244                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          21246714                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              19969557                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.654446                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13904820                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.710758                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               19988834                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         29558070                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        15880616                       # number of integer regfile writes
system.switch_cpus.ipc                       0.355921                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.355921                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        89198      0.44%      0.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      16197214     80.45%     80.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        55163      0.27%     81.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv          1876      0.01%     81.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        11204      0.06%     81.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     81.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt          142      0.00%     81.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     81.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     81.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     81.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     81.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     81.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     81.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     81.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu           52      0.00%     81.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     81.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt        29240      0.15%     81.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       106993      0.53%     81.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     81.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     81.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     81.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     81.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     81.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     81.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     81.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     81.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     81.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     81.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     81.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     81.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     81.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     81.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     81.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     81.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     81.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     81.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     81.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     81.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     81.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     81.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     81.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2087816     10.37%     92.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1518081      7.54%     99.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        34950      0.17%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          430      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       20132359                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          195592                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads       389730                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       188484                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes       237689                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              313691                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.015581                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          293560     93.58%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              4      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           1375      0.44%     94.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     94.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     94.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     94.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     94.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     94.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     94.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     94.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     94.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     94.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     94.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     94.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     94.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     94.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     94.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     94.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     94.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     94.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     94.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     94.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     94.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     94.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     94.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     94.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     94.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     94.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     94.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     94.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     94.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     94.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          11920      3.80%     97.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          6743      2.15%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead           33      0.01%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           56      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       20161260                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     61501155                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     19781073                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     21867842                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           20622532                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          20132359                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         3054                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1479775                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         9555                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         2928                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      2019364                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     21302921                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.945052                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.817569                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     15074616     70.76%     70.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1533619      7.20%     77.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1308267      6.14%     84.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       893337      4.19%     88.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       835445      3.92%     92.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       579504      2.72%     94.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       586070      2.75%     97.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       390029      1.83%     99.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       102034      0.48%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     21302921                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.716553                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1653766                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   928                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        49077                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        14431                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      2189009                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1547304                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         8459889                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes             73                       # number of misc regfile writes
system.switch_cpus.numCycles                 28096134                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         1484065                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      21462266                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents          64543                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         14640242                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents          13747                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          6910                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      53184427                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       20921309                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     23411497                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           3352652                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1676679                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          69501                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       1750331                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1949202                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups       306516                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     31117303                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         6129                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts          194                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts            475903                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts          155                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             40851547                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            41496400                       # The number of ROB writes
system.switch_cpus.timesIdled                  326166                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       724627                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        91804                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1449385                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          91807                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              68650                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        36015                       # Transaction distribution
system.membus.trans_dist::CleanEvict            61631                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29310                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29310                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         68650                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       293566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       293566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 293566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      8574400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      8574400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8574400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             97960                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   97960    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               97960                       # Request fanout histogram
system.membus.reqLayer2.occupancy           366321500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          523362750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14048077500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14048077500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14048077500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF  14048077500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            671531                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       103542                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       590677                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          209620                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            53225                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           53225                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        590743                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        80789                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1772162                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       401980                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2174142                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     75610816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     12898624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               88509440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          179212                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2304960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           903970                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.101572                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.302096                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 812155     89.84%     89.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  91812     10.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             903970                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1382894500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         201326383                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         886719279                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             6.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14048077500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus.inst       540889                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        85905                       # number of demand (read+write) hits
system.l2.demand_hits::total                   626794                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst       540889                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        85905                       # number of overall hits
system.l2.overall_hits::total                  626794                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst        49852                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        48107                       # number of demand (read+write) misses
system.l2.demand_misses::total                  97963                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst        49852                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        48107                       # number of overall misses
system.l2.overall_misses::total                 97963                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst   4029575500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   4025991500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8055567000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst   4029575500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   4025991500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8055567000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst       590741                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       134012                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               724757                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst       590741                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       134012                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              724757                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.084389                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.358975                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.135167                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.084389                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.358975                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.135167                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 80830.769076                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 83688.267820                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82230.709554                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 80830.769076                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 83688.267820                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82230.709554                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               36015                       # number of writebacks
system.l2.writebacks::total                     36015                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst        49851                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        48105                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             97956                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst        49851                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        48105                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            97956                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst   3530997000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   3544820500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7075817500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst   3530997000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   3544820500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7075817500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.084387                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.358960                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.135157                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.084387                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.358960                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.135157                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 70831.016429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 73689.231889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72234.651272                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 70831.016429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 73689.231889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72234.651272                       # average overall mshr miss latency
system.l2.replacements                         179212                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        67527                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            67527                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        67527                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        67527                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       590677                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           590677                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       590677                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       590677                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        10240                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         10240                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data        23915                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 23915                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        29308                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               29310                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2391397000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2391397000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        53223                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             53225                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.550664                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.550681                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 81595.366453                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81589.798704                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        29308                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          29308                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2098317000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2098317000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.550664                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.550643                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 71595.366453                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71595.366453                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst       540889                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             540889                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst        49852                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            49854                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst   4029575500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4029575500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst       590741                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         590743                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.084389                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.084392                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 80830.769076                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80827.526377                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst        49851                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        49851                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst   3530997000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3530997000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.084387                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.084387                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 70831.016429                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70831.016429                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        61990                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             61990                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        18799                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           18799                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   1634594500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1634594500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        80789                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         80789                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.232693                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.232693                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 86951.141018                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86951.141018                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        18797                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        18797                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   1446503500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1446503500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.232668                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.232668                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 76953.955418                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76953.955418                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14048077500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   255.909218                       # Cycle average of tags in use
system.l2.tags.total_refs                      469397                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    179212                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.619228                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                       500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     140.829443                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.004357                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.004025                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    44.520039                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    70.551353                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.550115                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.173906                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.275591                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999645                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          102                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11774508                       # Number of tag accesses
system.l2.tags.data_accesses                 11774508                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14048077500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst      3190464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      3078720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6269440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst      3190464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3190592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2304960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2304960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst        49851                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        48105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               97960                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        36015                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              36015                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              9112                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              9112                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    227110364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    219155966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             446284554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         9112                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    227110364                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        227119476                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      164076544                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            164076544                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      164076544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             9112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             9112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    227110364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    219155966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            610361097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     35585.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples     49851.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     46996.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000533541250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2126                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2126                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              229066                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              33466                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       97956                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      36015                       # Number of write requests accepted
system.mem_ctrls.readBursts                     97956                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    36015                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1109                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   430                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2206                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.23                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1243883000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  484235000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3059764250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12843.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31593.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    65129                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   32339                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.88                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 97956                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                36015                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   82004                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12949                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        34927                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    242.588714                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   160.983072                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   252.183728                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        12624     36.14%     36.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        12179     34.87%     71.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3725     10.67%     81.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1104      3.16%     84.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1439      4.12%     88.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1356      3.88%     92.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          499      1.43%     94.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          441      1.26%     95.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1560      4.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        34927                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2126                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.534807                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     43.214258                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     35.259314                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           2063     97.04%     97.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           48      2.26%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            7      0.33%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            3      0.14%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.05%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.05%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            2      0.09%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2126                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2126                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.722954                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.689121                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.087646                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1423     66.93%     66.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               49      2.30%     69.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              503     23.66%     92.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              123      5.79%     98.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               27      1.27%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2126                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6198208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   70976                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2275392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6269184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2304960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       441.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       161.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    446.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    164.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   14047931500                       # Total gap between requests
system.mem_ctrls.avgGap                     104858.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst      3190464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      3007744                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2275392                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 227110364.389718085527                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 214103602.432432472706                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 161971771.582268089056                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst        49851                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        48105                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        36015                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst   1482913250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   1576851000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 339186322000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     29746.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     32779.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9417918.15                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             88486020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             47027640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           238004760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           91193400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1108810560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       6073077540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        280286880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7926886800                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        564.268442                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    678800250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    469040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  12900226750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            160928460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             85520325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           453482820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           94393260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1108810560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       6296554590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         92095680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         8291785695                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        590.243448                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    188993250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    469040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  13390033750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14048077500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1045558                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1045566                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1045558                       # number of overall hits
system.cpu.icache.overall_hits::total         1045566                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst       607411                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         607413                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst       607411                       # number of overall misses
system.cpu.icache.overall_misses::total        607413                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst  11535983498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  11535983498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst  11535983498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  11535983498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1652969                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1652979                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1652969                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1652979                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.367467                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.367466                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.367467                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.367466                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 18992.055623                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 18991.993089                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 18992.055623                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 18991.993089                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          847                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                31                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    27.322581                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       590677                       # number of writebacks
system.cpu.icache.writebacks::total            590677                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst        16670                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        16670                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst        16670                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        16670                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst       590741                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       590741                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst       590741                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       590741                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst  10656694499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  10656694499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst  10656694499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  10656694499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.357382                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.357380                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.357382                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.357380                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 18039.537630                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 18039.537630                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 18039.537630                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 18039.537630                       # average overall mshr miss latency
system.cpu.icache.replacements                 590677                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1045558                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1045566                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst       607411                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        607413                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst  11535983498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  11535983498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1652969                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1652979                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.367467                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.367466                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 18992.055623                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 18991.993089                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst        16670                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        16670                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst       590741                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       590741                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst  10656694499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  10656694499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.357382                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.357380                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 18039.537630                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18039.537630                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14048077500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.985516                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1435215                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            590678                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              2.429776                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle               500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000674                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    63.984842                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000011                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.999763                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999774                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3896700                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3896700                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14048077500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14048077500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14048077500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14048077500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14048077500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14048077500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14048077500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            5                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3174917                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3174922                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            5                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3174917                       # number of overall hits
system.cpu.dcache.overall_hits::total         3174922                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       214813                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         214815                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       214813                       # number of overall misses
system.cpu.dcache.overall_misses::total        214815                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   8496556974                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8496556974                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   8496556974                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8496556974                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3389730                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3389737                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3389730                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3389737                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.285714                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.063372                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.063372                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.285714                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.063372                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.063372                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 39553.271795                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39552.903540                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 39553.271795                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39552.903540                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       172836                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          293                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              7265                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    23.790227                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    36.625000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        67527                       # number of writebacks
system.cpu.dcache.writebacks::total             67527                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        80800                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        80800                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        80800                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        80800                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       134013                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       134013                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       134013                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       134013                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   5181316476                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5181316476                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   5181316476                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5181316476                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.039535                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.039535                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.039535                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.039535                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 38662.789998                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38662.789998                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 38662.789998                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38662.789998                       # average overall mshr miss latency
system.cpu.dcache.replacements                 133950                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1759705                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1759705                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       158920                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        158920                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   5644412000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5644412000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      1918625                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1918625                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.082830                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.082830                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 35517.316889                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35517.316889                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        78129                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        78129                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        80791                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        80791                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   2419185000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2419185000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.042109                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.042109                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 29943.743734                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29943.743734                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            5                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1415212                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1415217                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        55893                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        55895                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2852144974                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2852144974                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            7                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1471105                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1471112                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.285714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.037994                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.037995                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 51028.661442                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51026.835567                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         2671                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2671                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        53222                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        53222                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2762131476                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2762131476                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.036178                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.036178                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 51898.302882                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51898.302882                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14048077500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.988705                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3297006                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            133950                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.613707                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000302                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    63.988403                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000005                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999819                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999824                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6913488                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6913488                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14048077500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON        10500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF  14048067000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                15433932500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1172110                       # Simulator instruction rate (inst/s)
host_mem_usage                                 881344                       # Number of bytes of host memory used
host_op_rate                                  2243981                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     9.39                       # Real time elapsed on the host
host_tick_rate                              147653327                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000010                       # Number of instructions simulated
sim_ops                                      21061661                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001386                       # Number of seconds simulated
sim_ticks                                  1385855000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9045                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         18091                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct           nan                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         5805                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       227674                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        79382                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        86921                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         7539                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          249678                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           11346                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         4677                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           1229071                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           622783                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         5805                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             233474                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events         79337                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts       107782                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts       999999                       # Number of instructions committed
system.switch_cpus.commit.committedOps        1915845                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      2087358                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.917832                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.951879                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1527109     73.16%     73.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       150038      7.19%     80.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        98607      4.72%     85.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       111319      5.33%     90.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        48528      2.32%     92.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        38213      1.83%     94.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        24686      1.18%     95.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         9521      0.46%     96.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        79337      3.80%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      2087358                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              17430                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        10085                       # Number of function calls committed.
system.switch_cpus.commit.int_insts           1897045                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                195307                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         5147      0.27%      0.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      1547986     80.80%     81.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         5610      0.29%     81.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     81.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1120      0.06%     81.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     81.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     81.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     81.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     81.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     81.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     81.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     81.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     81.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     81.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     81.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     81.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         2450      0.13%     81.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        10290      0.54%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     82.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       192857     10.07%     92.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       147935      7.72%     99.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead         2450      0.13%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      1915845                       # Class of committed instruction
system.switch_cpus.commit.refs                 343242                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts              999999                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1915845                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.771713                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.771713                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles        294804                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts        2057312                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1470463                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles            329044                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           5861                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles          6411                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses              203160                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    11                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              151088                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   303                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              249678                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            162770                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                560503                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          4771                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                1079920                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           11722                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.090081                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1540219                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        90728                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.389622                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      2106583                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.987390                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.467163                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          1763008     83.69%     83.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            30323      1.44%     85.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            29079      1.38%     86.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            20170      0.96%     87.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            15058      0.71%     88.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            24998      1.19%     89.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            18113      0.86%     90.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             9544      0.45%     90.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           196290      9.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      2106583                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             28734                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            16086                       # number of floating regfile writes
system.switch_cpus.idleCycles                  665127                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         7750                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           238195                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.714776                       # Inst execution rate
system.switch_cpus.iew.exec_refs               356267                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             151088                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           25526                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        211877                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          114                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          992                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       153946                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      2024334                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        205179                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         6316                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1981153                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            351                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         95017                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           5861                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         95435                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          627                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        15342                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads        16568                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores         6008                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            1                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         7715                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           35                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           2092049                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1974696                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.655591                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           1371529                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.712447                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1976035                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          2925715                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1567043                       # number of integer regfile writes
system.switch_cpus.ipc                       0.360788                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.360788                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass         8244      0.41%      0.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       1600588     80.53%     80.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         5610      0.28%     81.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     81.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1131      0.06%     81.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     81.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     81.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     81.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     81.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     81.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     81.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     81.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     81.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     81.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     81.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     81.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         2949      0.15%     81.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        10855      0.55%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     81.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       202987     10.21%     92.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       151615      7.63%     99.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead         3492      0.18%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1987471                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           19692                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads        39249                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        19004                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes        23842                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt               30822                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.015508                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           28989     94.05%     94.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     94.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     94.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     94.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     94.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     94.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     94.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     94.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     94.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     94.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     94.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     94.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     94.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     94.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     94.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt            135      0.44%     94.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     94.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     94.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     94.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     94.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     94.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     94.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     94.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     94.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     94.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     94.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     94.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     94.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     94.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     94.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     94.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     94.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     94.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     94.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     94.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     94.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     94.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     94.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     94.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     94.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     94.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     94.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     94.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     94.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     94.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead           1098      3.56%     98.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           600      1.95%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1990357                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      6073743                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1955692                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      2108978                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            2024058                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1987471                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          276                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       108485                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          647                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          276                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       145779                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      2106583                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.943457                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.815474                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1490629     70.76%     70.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       152087      7.22%     77.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       129961      6.17%     84.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        88530      4.20%     88.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        82248      3.90%     92.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        56579      2.69%     94.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        58049      2.76%     97.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        38309      1.82%     99.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        10191      0.48%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      2106583                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.717056                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              162770                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads         4035                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores          785                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       211877                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       153946                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads          834916                       # number of misc regfile reads
system.switch_cpus.numCycles                  2771710                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          124790                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps       2143340                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents           3652                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1475153                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents            90                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups       5198729                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts        2046607                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands      2280738                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles            330129                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         167443                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           5861                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles        170650                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           137396                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        30939                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups      3041412                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts             39587                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads              4030933                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             4067027                       # The number of ROB writes
system.switch_cpus.timesIdled                   32843                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        72592                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         8449                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       145185                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           8449                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               6142                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3581                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5464                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2904                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2904                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6142                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        27137                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        27137                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  27137                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       808128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       808128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  808128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9046                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9046    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9046                       # Request fanout histogram
system.membus.reqLayer2.occupancy            34898000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           48293250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1385855000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1385855000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1385855000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   1385855000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             67251                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        10187                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        59710                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           19655                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             5342                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            5341                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         59709                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         7542                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       179129                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        38648                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                217777                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      7642880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1247232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                8890112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           16960                       # Total snoops (count)
system.tol2bus.snoopTraffic                    229184                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            89553                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.094346                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.292312                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  81104     90.57%     90.57% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   8449      9.43%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              89553                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          138908500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          19330984                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          89626876                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             6.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1385855000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus.inst        54905                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data         8641                       # number of demand (read+write) hits
system.l2.demand_hits::total                    63546                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst        54905                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data         8641                       # number of overall hits
system.l2.overall_hits::total                   63546                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         4804                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         4243                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9047                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         4804                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         4243                       # number of overall misses
system.l2.overall_misses::total                  9047                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    388117500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    353011000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        741128500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    388117500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    353011000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       741128500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst        59709                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        12884                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                72593                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst        59709                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        12884                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               72593                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.080457                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.329323                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.124626                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.080457                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.329323                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.124626                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 80790.487094                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 83198.444497                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81919.807671                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 80790.487094                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 83198.444497                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81919.807671                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                3581                       # number of writebacks
system.l2.writebacks::total                      3581                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         4804                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         4243                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9047                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         4804                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         4243                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9047                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    340077500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    310591000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    650668500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    340077500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    310591000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    650668500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.080457                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.329323                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.124626                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.080457                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.329323                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.124626                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 70790.487094                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 73200.801320                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71920.913010                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 70790.487094                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 73200.801320                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71920.913010                       # average overall mshr miss latency
system.l2.replacements                          16960                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         6606                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             6606                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         6606                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         6606                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        59710                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            59710                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        59710                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        59710                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          535                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           535                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         2437                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2437                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         2905                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2905                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    236692500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     236692500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         5342                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5342                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.543804                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.543804                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 81477.624785                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81477.624785                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         2905                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2905                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    207652500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    207652500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.543804                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.543804                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 71481.067126                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71481.067126                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst        54905                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              54905                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         4804                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4804                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    388117500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    388117500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst        59709                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          59709                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.080457                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.080457                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 80790.487094                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80790.487094                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         4804                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4804                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    340077500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    340077500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.080457                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.080457                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 70790.487094                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70790.487094                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         6204                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              6204                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         1338                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1338                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    116318500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    116318500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data         7542                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          7542                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.177407                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.177407                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 86934.603886                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86934.603886                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         1338                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1338                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    102938500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    102938500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.177407                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.177407                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 76934.603886                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76934.603886                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1385855000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          256                       # Cycle average of tags in use
system.l2.tags.total_refs                     1114389                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     17216                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     64.729844                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     140.173239                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    44.549122                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    71.277640                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.547552                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.174020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.278428                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          103                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1178440                       # Number of tag accesses
system.l2.tags.data_accesses                  1178440                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1385855000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus.inst       307456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       271488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             578944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       307456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        307456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       229184                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          229184                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         4804                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         4242                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9046                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3581                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3581                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst    221852936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    195899282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             417752218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    221852936                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        221852936                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      165373722                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            165373722                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      165373722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    221852936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    195899282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            583125940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3555.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      4804.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      4167.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000255197750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          213                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          213                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               21479                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3360                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9046                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3581                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9046                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3581                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     75                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    26                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              256                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.18                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    111426000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   44855000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               279632250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12420.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31170.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     6071                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    3230                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9046                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3581                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7776                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1096                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3236                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    247.831891                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   164.406498                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   256.874648                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1129     34.89%     34.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1156     35.72%     70.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          350     10.82%     81.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           89      2.75%     84.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          139      4.30%     88.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          132      4.08%     92.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           46      1.42%     93.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           27      0.83%     94.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          168      5.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3236                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          213                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      42.286385                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     41.710518                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.116792                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31             6      2.82%      2.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            39     18.31%     21.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            33     15.49%     36.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43            45     21.13%     57.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47            41     19.25%     77.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51            31     14.55%     91.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55            11      5.16%     96.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             5      2.35%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             1      0.47%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             1      0.47%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           213                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          213                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.760563                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.724742                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.121801                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              141     66.20%     66.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      1.41%     67.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               51     23.94%     91.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               15      7.04%     98.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      1.41%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           213                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 574144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4800                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  228480                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  578944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               229184                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       414.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       164.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    417.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    165.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1385841000                       # Total gap between requests
system.mem_ctrls.avgGap                     109752.20                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       307456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       266688                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       228480                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 221852935.552420705557                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 192435716.579295814037                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 164865732.706524133682                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         4804                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         4242                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3581                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst    142752000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    136880250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  33577301500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     29715.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     32267.86                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9376515.36                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              9132060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              4842420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            24068940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           10742760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     109405920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        599827530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         27050400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          785070030                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        566.487858                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     65360500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     46280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1274214500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             14001540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              7438200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            39984000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            7892640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     109405920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        620287110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          9821280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          808830690                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        583.632985                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     20630000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     46280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1318945000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1385855000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1147055                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1147063                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1147055                       # number of overall hits
system.cpu.icache.overall_hits::total         1147063                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst       668684                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         668686                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst       668684                       # number of overall misses
system.cpu.icache.overall_misses::total        668686                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst  12680216498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  12680216498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst  12680216498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  12680216498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1815739                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1815749                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1815739                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1815749                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.368271                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.368270                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.368271                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.368270                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 18962.942882                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 18962.886165                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 18962.942882                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 18962.886165                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          859                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                32                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    26.843750                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       650387                       # number of writebacks
system.cpu.icache.writebacks::total            650387                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst        18233                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        18233                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst        18233                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        18233                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst       650451                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       650451                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst       650451                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       650451                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst  11716978999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  11716978999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst  11716978999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  11716978999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.358229                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.358227                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.358229                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.358227                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 18013.622854                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 18013.622854                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 18013.622854                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 18013.622854                       # average overall mshr miss latency
system.cpu.icache.replacements                 650387                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1147055                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1147063                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst       668684                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        668686                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst  12680216498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  12680216498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1815739                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1815749                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.368271                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.368270                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 18962.942882                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 18962.886165                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst        18233                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        18233                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst       650451                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       650451                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst  11716978999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  11716978999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.358229                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.358227                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 18013.622854                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18013.622854                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  15433932500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.986816                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1797515                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            650452                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              2.763486                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle               500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000613                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    63.986203                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000010                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.999784                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999794                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4281950                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4281950                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15433932500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  15433932500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  15433932500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15433932500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  15433932500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  15433932500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15433932500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            5                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3490697                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3490702                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            5                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3490697                       # number of overall hits
system.cpu.dcache.overall_hits::total         3490702                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       234770                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         234772                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       234770                       # number of overall misses
system.cpu.dcache.overall_misses::total        234772                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   9226709974                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9226709974                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   9226709974                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9226709974                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3725467                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3725474                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3725467                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3725474                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.285714                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.063018                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.063018                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.285714                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.063018                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.063018                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 39301.060502                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39300.725700                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 39301.060502                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39300.725700                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       186993                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          293                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              7904                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    23.658021                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    36.625000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        74133                       # number of writebacks
system.cpu.dcache.writebacks::total             74133                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        87873                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        87873                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        87873                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        87873                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       146897                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       146897                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       146897                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       146897                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   5649729976                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5649729976                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   5649729976                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5649729976                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.039430                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.039430                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.039430                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.039430                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 38460.485755                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38460.485755                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 38460.485755                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38460.485755                       # average overall mshr miss latency
system.cpu.dcache.replacements                 146832                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1933162                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1933162                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       173265                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        173265                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   6091040000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6091040000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2106427                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2106427                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.082255                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.082255                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 35154.474360                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35154.474360                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        84932                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        84932                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        88333                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        88333                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   2613077500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2613077500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.041935                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.041935                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 29582.121065                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29582.121065                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            5                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1557535                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1557540                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        61505                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        61507                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3135669974                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3135669974                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            7                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1619040                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1619047                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.285714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.037989                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.037990                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 50982.358735                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50980.700961                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         2941                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2941                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        58564                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        58564                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3036652476                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3036652476                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.036172                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.036172                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 51851.862509                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51851.862509                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  15433932500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.989719                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3637599                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            146896                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.763091                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000275                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    63.989444                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000004                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999835                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999839                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7597844                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7597844                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15433932500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON        10500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF  15433922000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
