INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 00:46:33 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 mem_controller2/read_arbiter/data/sel_prev_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.895ns period=3.790ns})
  Destination:            addf0/operator/expDiff_c1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.895ns period=3.790ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.790ns  (clk rise@3.790ns - clk rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 1.160ns (30.998%)  route 2.582ns (69.002%))
  Logic Levels:           9  (CARRY4=3 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.273 - 3.790 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=882, unset)          0.508     0.508    mem_controller2/read_arbiter/data/clk
    SLICE_X15Y92         FDRE                                         r  mem_controller2/read_arbiter/data/sel_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  mem_controller2/read_arbiter/data/sel_prev_reg[0]/Q
                         net (fo=106, routed)         0.636     1.360    mem_controller2/read_arbiter/data/sel_prev_reg[0]_0
    SLICE_X19Y94         LUT5 (Prop_lut5_I0_O)        0.043     1.403 r  mem_controller2/read_arbiter/data/newY_c1[12]_i_2/O
                         net (fo=9, routed)           0.348     1.751    mem_controller2/read_arbiter/data/load5_dataOut[11]
    SLICE_X21Y94         LUT4 (Prop_lut4_I0_O)        0.043     1.794 f  mem_controller2/read_arbiter/data/sXsYExnXY_c1[2]_i_15/O
                         net (fo=1, routed)           0.171     1.965    mem_controller2/read_arbiter/data/sXsYExnXY_c1[2]_i_15_n_0
    SLICE_X20Y95         LUT6 (Prop_lut6_I5_O)        0.043     2.008 f  mem_controller2/read_arbiter/data/sXsYExnXY_c1[2]_i_8/O
                         net (fo=1, routed)           0.421     2.429    mem_controller2/read_arbiter/data/sXsYExnXY_c1[2]_i_8_n_0
    SLICE_X19Y96         LUT6 (Prop_lut6_I1_O)        0.043     2.472 r  mem_controller2/read_arbiter/data/sXsYExnXY_c1[2]_i_3/O
                         net (fo=4, routed)           0.306     2.778    mem_controller3/read_arbiter/data/exnR[0]
    SLICE_X17Y97         LUT4 (Prop_lut4_I3_O)        0.043     2.821 r  mem_controller3/read_arbiter/data/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.821    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X17Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     3.008 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.008    addf0/operator/ltOp_carry__2_n_0
    SLICE_X17Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     3.135 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=67, routed)          0.359     3.493    load5/data_tehb/control/CO[0]
    SLICE_X18Y100        LUT6 (Prop_lut6_I0_O)        0.130     3.623 r  load5/data_tehb/control/i__carry__0_i_2/O
                         net (fo=1, routed)           0.342     3.965    addf0/operator/expDiff_c1_reg[7]_0[1]
    SLICE_X18Y99         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.285     4.250 r  addf0/operator/_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.000     4.250    addf0/operator/expDiff_c0[7]
    SLICE_X18Y99         FDRE                                         r  addf0/operator/expDiff_c1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.790     3.790 r  
                                                      0.000     3.790 r  clk (IN)
                         net (fo=882, unset)          0.483     4.273    addf0/operator/clk
    SLICE_X18Y99         FDRE                                         r  addf0/operator/expDiff_c1_reg[7]/C
                         clock pessimism              0.000     4.273    
                         clock uncertainty           -0.035     4.237    
    SLICE_X18Y99         FDRE (Setup_fdre_C_D)        0.076     4.313    addf0/operator/expDiff_c1_reg[7]
  -------------------------------------------------------------------
                         required time                          4.313    
                         arrival time                          -4.250    
  -------------------------------------------------------------------
                         slack                                  0.063    




