#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Dec 31 15:09:34 2021
# Process ID: 17520
# Current directory: D:/wza/vivado_program_files/project_for_digital_logic/program_control_1/vivado-proj/vivado-proj.runs/synth_1
# Command line: vivado.exe -log program_control_1.vds -mode batch -messageDb vivado.pb -notrace -source program_control_1.tcl
# Log file: D:/wza/vivado_program_files/project_for_digital_logic/program_control_1/vivado-proj/vivado-proj.runs/synth_1/program_control_1.vds
# Journal file: D:/wza/vivado_program_files/project_for_digital_logic/program_control_1/vivado-proj/vivado-proj.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source program_control_1.tcl -notrace
Command: synth_design -top program_control_1 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17748 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 304.406 ; gain = 97.316
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'program_control_1' [D:/wza/vivado_program_files/project_for_digital_logic/program_control_1/src/program_control_1.v:2]
	Parameter state_rst bound to: 2'b00 
	Parameter state_wait bound to: 2'b01 
	Parameter state_change bound to: 2'b10 
	Parameter delay_time bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'counter_overflow' [D:/wza/vivado_program_files/project_for_digital_logic/program_control_1/src/counter_overflow.v:2]
	Parameter COUNTER_BITS bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_overflow' (1#1) [D:/wza/vivado_program_files/project_for_digital_logic/program_control_1/src/counter_overflow.v:2]
INFO: [Synth 8-638] synthesizing module 'time_divider' [D:/wza/vivado_program_files/project_for_digital_logic/program_control_1/src/time_divider.v:1]
	Parameter ratio bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'time_divider' (2#1) [D:/wza/vivado_program_files/project_for_digital_logic/program_control_1/src/time_divider.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [D:/wza/vivado_program_files/project_for_digital_logic/program_control_1/src/program_control_1.v:88]
WARNING: [Synth 8-567] referenced signal 'o_CTR' should be on the sensitivity list [D:/wza/vivado_program_files/project_for_digital_logic/program_control_1/src/program_control_1.v:82]
INFO: [Synth 8-256] done synthesizing module 'program_control_1' (3#1) [D:/wza/vivado_program_files/project_for_digital_logic/program_control_1/src/program_control_1.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 341.813 ; gain = 134.723
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 341.813 ; gain = 134.723
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/wza/vivado_program_files/project_for_digital_logic/program_control_1/vivado-proj/vivado-proj.srcs/constrs_1/new/program_control_1.xdc]
Finished Parsing XDC File [D:/wza/vivado_program_files/project_for_digital_logic/program_control_1/vivado-proj/vivado-proj.srcs/constrs_1/new/program_control_1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/wza/vivado_program_files/project_for_digital_logic/program_control_1/vivado-proj/vivado-proj.srcs/constrs_1/new/program_control_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/program_control_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/program_control_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 640.137 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 640.137 ; gain = 433.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 640.137 ; gain = 433.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 640.137 ; gain = 433.047
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "c" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "counter_reset0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_CTR" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'o_CTR_reg' [D:/wza/vivado_program_files/project_for_digital_logic/program_control_1/src/program_control_1.v:85]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 640.137 ; gain = 433.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module program_control_1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module counter_overflow 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module time_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 640.137 ; gain = 433.047
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "inst/c" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 640.137 ; gain = 433.047
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 640.137 ; gain = 433.047

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (counter/c_retimed_reg[31]) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (counter/c_retimed_reg[30]) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (counter/c_retimed_reg[29]) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (counter/c_retimed_reg[28]) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (counter/c_retimed_reg[27]) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (counter/c_retimed_reg[26]) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (counter/c_retimed_reg[25]) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (counter/c_retimed_reg[24]) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (counter/c_retimed_reg[23]) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (counter/c_retimed_reg[22]) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (counter/c_retimed_reg[21]) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (counter/c_retimed_reg[20]) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (counter/c_retimed_reg[19]) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (counter/c_retimed_reg[18]) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (counter/c_retimed_reg[17]) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (counter/c_retimed_reg[16]) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (counter/c_retimed_reg[15]) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (counter/c_retimed_reg[14]) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (counter/c_retimed_reg[13]) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (counter/c_retimed_reg[12]) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (counter/c_retimed_reg[11]) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (counter/c_retimed_reg[10]) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (counter/c_retimed_reg[9]) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (counter/c_retimed_reg[8]) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (counter/c_retimed_reg[7]) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (counter/c_retimed_reg[6]) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (counter/c_retimed_reg[5]) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (counter/c_retimed_reg[4]) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (counter/c_retimed_reg[3]) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (counter/c_retimed_reg[2]) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (counter/c_retimed_reg[1]) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (counter/c_retimed_reg[0]) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (c_reg__0i_0) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (c_reg__0i_1) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (c_reg__0i_2) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (c_reg__0i_3) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (c_reg__0i_4) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (c_reg__0i_5) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (c_reg__0i_6) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (c_reg__0i_7) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (c_reg__0i_8) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (c_reg__0i_9) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (c_reg__0i_10) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (c_reg__0i_11) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (c_reg__0i_12) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (c_reg__0i_13) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (c_reg__0i_14) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (c_reg__0i_15) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (c_reg__0i_16) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (c_reg__0i_17) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (c_reg__0i_18) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (c_reg__0i_19) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (c_reg__0i_20) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (c_reg__0i_21) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (c_reg__0i_22) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (c_reg__0i_23) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (c_reg__0i_24) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (c_reg__0i_25) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (c_reg__0i_26) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (c_reg__0i_27) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (c_reg__0i_28) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (c_reg__0i_29) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (c_reg__0i_30) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (c_reg__0i_31) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (counter_reset_reg) is unused and will be removed from module program_control_1.
WARNING: [Synth 8-3332] Sequential element (counter/o_OVERFLOW_reg) is unused and will be removed from module program_control_1.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:30 . Memory (MB): peak = 640.137 ; gain = 433.047
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:30 . Memory (MB): peak = 640.137 ; gain = 433.047

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:41 . Memory (MB): peak = 640.137 ; gain = 433.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:41 . Memory (MB): peak = 640.137 ; gain = 433.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:41 . Memory (MB): peak = 640.137 ; gain = 433.047
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:41 . Memory (MB): peak = 640.137 ; gain = 433.047

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:41 . Memory (MB): peak = 640.137 ; gain = 433.047
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 640.137 ; gain = 433.047
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 640.137 ; gain = 433.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 640.137 ; gain = 433.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 640.137 ; gain = 433.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 640.137 ; gain = 433.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 640.137 ; gain = 433.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |    34|
|4     |LUT3   |     2|
|5     |LUT4   |     5|
|6     |LUT5   |     5|
|7     |LUT6   |     5|
|8     |FDCE   |     2|
|9     |FDPE   |     2|
|10    |FDRE   |    33|
|11    |LDC    |     3|
|12    |IBUF   |     2|
|13    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |   103|
|2     |  inst   |time_divider |    87|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 640.137 ; gain = 433.047
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 67 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 640.137 ; gain = 115.430
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 640.137 ; gain = 433.047
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LDC => LDCE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 68 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:52 . Memory (MB): peak = 640.137 ; gain = 415.742
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 640.137 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec 31 15:10:38 2021...
