<profile>
<RunData>
  <RUN_TYPE>synth</RUN_TYPE>
  <VIVADO_VERSION>v.2024.2</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>10.000</TargetClockPeriod>
  <AchievedClockPeriod>2.453</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>2.453</CP_FINAL>
  <CP_ROUTE>NA</CP_ROUTE>
  <CP_SYNTH>2.453</CP_SYNTH>
  <CP_TARGET>10.000</CP_TARGET>
  <SLACK_FINAL>7.547</SLACK_FINAL>
  <SLACK_ROUTE></SLACK_ROUTE>
  <SLACK_SYNTH>7.547</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>NA</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>7.547</WNS_FINAL>
  <WNS_ROUTE>NA</WNS_ROUTE>
  <WNS_SYNTH>7.547</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>2</BRAM>
    <CLB>0</CLB>
    <DSP>1</DSP>
    <FF>167</FF>
    <LATCH>0</LATCH>
    <LUT>134</LUT>
    <SRL>2</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>288</BRAM>
    <CLB>0</CLB>
    <DSP>1248</DSP>
    <FF>234240</FF>
    <LUT>117120</LUT>
    <URAM>64</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="FIR_HLS" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="5">H_filter_FIR_U grp_FIR_HLS_Pipeline_VITIS_LOOP_29_1_fu_72 grp_FIR_HLS_Pipeline_VITIS_LOOP_33_2_fu_81 regslice_both_input_r_U regslice_both_output_r_U</SubModules>
    <Resources BRAM="2" DSP="1" FF="167" LUT="134" LogicLUT="132" RAMB18="2" SRL="2"/>
    <LocalResources FF="23"/>
  </RtlModule>
  <RtlModule CELL="inst/H_filter_FIR_U" DEPTH="1" FILE_NAME="FIR_HLS.v" ORIG_REF_NAME="FIR_HLS_H_filter_FIR_RAM_AUTO_1R1W">
    <Resources BRAM="1" LUT="9" LogicLUT="9" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_29_1_fu_72" DEPTH="1" FILE_NAME="FIR_HLS.v" ORIG_REF_NAME="FIR_HLS_FIR_HLS_Pipeline_VITIS_LOOP_29_1">
    <SubModules count="3">b_FIR_U flow_control_loop_pipe_sequential_init_U mac_muladd_16s_14s_32s_32_4_1_U1</SubModules>
    <Resources BRAM="1" DSP="1" FF="49" LUT="47" LogicLUT="45" RAMB18="1" SRL="2"/>
    <LocalResources FF="47" LUT="23" LogicLUT="21" SRL="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_29_1_fu_72/b_FIR_U" DEPTH="2" FILE_NAME="FIR_HLS_FIR_HLS_Pipeline_VITIS_LOOP_29_1.v" ORIG_REF_NAME="FIR_HLS_FIR_HLS_Pipeline_VITIS_LOOP_29_1_b_FIR_ROM_AUTO_1R">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_29_1_fu_72/flow_control_loop_pipe_sequential_init_U" DEPTH="2" FILE_NAME="FIR_HLS_FIR_HLS_Pipeline_VITIS_LOOP_29_1.v" ORIG_REF_NAME="FIR_HLS_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="24" LogicLUT="24"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1" DEPTH="2" FILE_NAME="FIR_HLS_FIR_HLS_Pipeline_VITIS_LOOP_29_1.v" ORIG_REF_NAME="FIR_HLS_mac_muladd_16s_14s_32s_32_4_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_33_2_fu_81" DEPTH="1" FILE_NAME="FIR_HLS.v" ORIG_REF_NAME="FIR_HLS_FIR_HLS_Pipeline_VITIS_LOOP_33_2">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="21" LUT="30" LogicLUT="30"/>
    <LocalResources FF="19" LUT="10" LogicLUT="10"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_33_2_fu_81/flow_control_loop_pipe_sequential_init_U" DEPTH="2" FILE_NAME="FIR_HLS_FIR_HLS_Pipeline_VITIS_LOOP_33_2.v" ORIG_REF_NAME="FIR_HLS_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="20" LogicLUT="20"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_input_r_U" DEPTH="1" FILE_NAME="FIR_HLS.v" ORIG_REF_NAME="FIR_HLS_regslice_both">
    <Resources FF="37" LUT="23" LogicLUT="23"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_output_r_U" DEPTH="1" FILE_NAME="FIR_HLS.v" ORIG_REF_NAME="FIR_HLS_regslice_both">
    <Resources FF="37" LUT="25" LogicLUT="25"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="1.894" DATAPATH_LOGIC_DELAY="1.487" DATAPATH_NET_DELAY="0.407" ENDPOINT_PIN="bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/DINADIN[0]" LOGIC_LEVELS="1" MAX_FANOUT="1" SLACK="7.547" STARTPOINT_PIN="bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/CLKBWRCLK">
    <CELL NAME="bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB18E2" FILE_NAME="FIR_HLS_H_filter_FIR_RAM_AUTO_1R1W.v" LINE_NUMBER="54"/>
    <CELL NAME="bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0_i_36" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="FIR_HLS_FIR_HLS_Pipeline_VITIS_LOOP_29_1.v" LINE_NUMBER="194"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="1.830" DATAPATH_LOGIC_DELAY="1.443" DATAPATH_NET_DELAY="0.387" ENDPOINT_PIN="bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/DINADIN[2]" LOGIC_LEVELS="1" MAX_FANOUT="1" SLACK="7.635" STARTPOINT_PIN="bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/CLKBWRCLK">
    <CELL NAME="bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB18E2" FILE_NAME="FIR_HLS_H_filter_FIR_RAM_AUTO_1R1W.v" LINE_NUMBER="54"/>
    <CELL NAME="bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0_i_34" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="FIR_HLS_FIR_HLS_Pipeline_VITIS_LOOP_29_1.v" LINE_NUMBER="194"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="1.865" DATAPATH_LOGIC_DELAY="1.461" DATAPATH_NET_DELAY="0.404" ENDPOINT_PIN="bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/DINADIN[3]" LOGIC_LEVELS="1" MAX_FANOUT="1" SLACK="7.641" STARTPOINT_PIN="bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/CLKBWRCLK">
    <CELL NAME="bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB18E2" FILE_NAME="FIR_HLS_H_filter_FIR_RAM_AUTO_1R1W.v" LINE_NUMBER="54"/>
    <CELL NAME="bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0_i_33" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="FIR_HLS_FIR_HLS_Pipeline_VITIS_LOOP_29_1.v" LINE_NUMBER="194"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="1.710" DATAPATH_LOGIC_DELAY="1.281" DATAPATH_NET_DELAY="0.429" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/FIR_HLS_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[28]" LOGIC_LEVELS="0" MAX_FANOUT="15" SLACK="7.646" STARTPOINT_PIN="bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK">
    <CELL NAME="bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB18E2" FILE_NAME="FIR_HLS_H_filter_FIR_RAM_AUTO_1R1W.v" LINE_NUMBER="54"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/FIR_HLS_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
  </TPATH>
  <TPATH DATAPATH_DELAY="1.833" DATAPATH_LOGIC_DELAY="1.433" DATAPATH_NET_DELAY="0.400" ENDPOINT_PIN="bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/DINADIN[7]" LOGIC_LEVELS="1" MAX_FANOUT="1" SLACK="7.653" STARTPOINT_PIN="bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/CLKBWRCLK">
    <CELL NAME="bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB18E2" FILE_NAME="FIR_HLS_H_filter_FIR_RAM_AUTO_1R1W.v" LINE_NUMBER="54"/>
    <CELL NAME="bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0_i_29" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="FIR_HLS_FIR_HLS_Pipeline_VITIS_LOOP_29_1.v" LINE_NUMBER="194"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/FIR_HLS_design_analysis_synth.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/FIR_HLS_failfast_synth.rpt"/>
  <ReportFile TYPE="power" PATH="verilog/report/FIR_HLS_power_synth.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/FIR_HLS_timing_synth.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/FIR_HLS_timing_paths_synth.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/FIR_HLS_utilization_synth.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/FIR_HLS_utilization_hierarchical_synth.rpt"/>
</VivadoReportFiles>
</profile>
