#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Aug  1 10:41:04 2020
# Process ID: 11244
# Current directory: C:/Users/81330/Desktop/FPGA/QSPI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18844 C:\Users\81330\Desktop\FPGA\QSPI\QSPI.xpr
# Log file: C:/Users/81330/Desktop/FPGA/QSPI/vivado.log
# Journal file: C:/Users/81330/Desktop/FPGA/QSPI\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/81330/Desktop/FPGA/QSPI/QSPI.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/xilinxvivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 835.570 ; gain = 198.336
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
add_files -norecurse -scan_for_includes C:/Users/81330/Desktop/FPGA/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/Driver_Gyro.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Aug  1 11:09:55 2020] Launched synth_1...
Run output will be captured here: C:/Users/81330/Desktop/FPGA/QSPI/QSPI.runs/synth_1/runme.log
[Sat Aug  1 11:09:55 2020] Launched impl_1...
Run output will be captured here: C:/Users/81330/Desktop/FPGA/QSPI/QSPI.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
WARNING: [HDL 9-3756] overwriting previous definition of module 'Driver_Gyro' [C:/Users/81330/Desktop/FPGA/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/Driver_Gyro.v:23]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Driver_Gyro()' found in library 'xil_defaultlib'
Duplicate found at line 31 of file C:/Users/81330/Desktop/FPGA/FPGA-Shake-Fighter/FPGA_Project/Driver_Gyro.v
	(Active) Duplicate found at line 23 of file C:/Users/81330/Desktop/FPGA/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/Driver_Gyro.v
[Sat Aug  1 11:12:39 2020] Launched synth_1...
Run output will be captured here: C:/Users/81330/Desktop/FPGA/QSPI/QSPI.runs/synth_1/runme.log
add_files -norecurse -scan_for_includes C:/Users/81330/Desktop/FPGA/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/Trigger_Generator.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
WARNING: [HDL 9-3756] overwriting previous definition of module 'Driver_Gyro' [C:/Users/81330/Desktop/FPGA/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/Driver_Gyro.v:23]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Driver_Gyro()' found in library 'xil_defaultlib'
Duplicate found at line 31 of file C:/Users/81330/Desktop/FPGA/FPGA-Shake-Fighter/FPGA_Project/Driver_Gyro.v
	(Active) Duplicate found at line 23 of file C:/Users/81330/Desktop/FPGA/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/Driver_Gyro.v
[Sat Aug  1 11:27:33 2020] Launched synth_1...
Run output will be captured here: C:/Users/81330/Desktop/FPGA/QSPI/QSPI.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sat Aug  1 11:36:06 2020] Launched impl_1...
Run output will be captured here: C:/Users/81330/Desktop/FPGA/QSPI/QSPI.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Aug  1 11:39:12 2020] Launched impl_1...
Run output will be captured here: C:/Users/81330/Desktop/FPGA/QSPI/QSPI.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Sat Aug  1 12:13:52 2020] Launched impl_1...
Run output will be captured here: C:/Users/81330/Desktop/FPGA/QSPI/QSPI.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Aug  1 13:54:55 2020] Launched synth_1...
Run output will be captured here: C:/Users/81330/Desktop/FPGA/QSPI/QSPI.runs/synth_1/runme.log
[Sat Aug  1 13:54:55 2020] Launched impl_1...
Run output will be captured here: C:/Users/81330/Desktop/FPGA/QSPI/QSPI.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Sat Aug  1 14:03:10 2020] Launched impl_1...
Run output will be captured here: C:/Users/81330/Desktop/FPGA/QSPI/QSPI.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files C:/Users/81330/Desktop/FPGA/FPGA-Shake-Fighter/FPGA_Project/Clk_Division.v] -no_script -reset -force -quiet
remove_files  C:/Users/81330/Desktop/FPGA/FPGA-Shake-Fighter/FPGA_Project/Clk_Division.v
remove_files  C:/Users/81330/Desktop/FPGA/FPGA-Shake-Fighter/FPGA_Project/Clk_Division.v
WARNING: [Vivado 12-818] No files matched 'C:/Users/81330/Desktop/FPGA/FPGA-Shake-Fighter/FPGA_Project/Clk_Division.v'
add_files -norecurse -scan_for_includes C:/Users/81330/Desktop/FPGA/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/clk_division.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/81330/Desktop/FPGA/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/clk_division.v] -no_script -reset -force -quiet
remove_files  C:/Users/81330/Desktop/FPGA/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/clk_division.v
add_files -norecurse -scan_for_includes C:/Users/81330/Desktop/FPGA/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/clk_division.v
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sat Aug  1 14:31:08 2020...
