{"vcs1":{"timestamp_begin":1727619697.743486613, "rt":2.19, "ut":0.79, "st":0.57}}
{"vcselab":{"timestamp_begin":1727619700.027008577, "rt":1.98, "ut":0.28, "st":0.06}}
{"link":{"timestamp_begin":1727619702.111339642, "rt":0.51, "ut":0.23, "st":0.46}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1727619697.118958010}
{"VCS_COMP_START_TIME": 1727619697.118958010}
{"VCS_COMP_END_TIME": 1727619704.071831780}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/umc018/Verilog/umc18_neg.v +define+GATE +neg_tchk"}
{"vcs1": {"peak_mem": 352628}}
{"stitch_vcselab": {"peak_mem": 225804}}
