INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sim_1/new/tb_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_receiver
