

================================================================
== Vitis HLS Report for 'memory_manager_Pipeline_VITIS_LOOP_505_3'
================================================================
* Date:           Thu Feb 13 17:37:55 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        krnl_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.158 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|       15|  16.665 ns|  49.995 ns|    5|   15|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_505_3  |        3|       13|         2|          2|          1|  1 ~ 6|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.69>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1"   --->   Operation 5 'alloca' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%pair_areaEnlargement_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %pair_areaEnlargement"   --->   Operation 6 'read' 'pair_areaEnlargement_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %i_4"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body104"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = load i3 %i_4" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:505]   --->   Operation 9 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.49ns)   --->   "%icmp_ln505 = icmp_eq  i3 %i, i3 6" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:505]   --->   Operation 11 'icmp' 'icmp_ln505' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 6, i64 3"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.57ns)   --->   "%add_ln505 = add i3 %i, i3 1" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:505]   --->   Operation 13 'add' 'add_ln505' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln505 = br i1 %icmp_ln505, void %for.body104.split, void %for.body104.for.end140_crit_edge.exitStub" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:505]   --->   Operation 14 'br' 'br_ln505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_4_cast = zext i3 %i" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:505]   --->   Operation 15 'zext' 'i_4_cast' <Predicate = (!icmp_ln505)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%curNode_child_addr = getelementptr i32 %curNode_child, i64 0, i64 %i_4_cast" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:506]   --->   Operation 16 'getelementptr' 'curNode_child_addr' <Predicate = (!icmp_ln505)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (0.69ns)   --->   "%pair_index = load i3 %curNode_child_addr" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:506]   --->   Operation 17 'load' 'pair_index' <Predicate = (!icmp_ln505)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln505 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:505]   --->   Operation 18 'specloopname' 'specloopname_ln505' <Predicate = (!icmp_ln505)> <Delay = 0.00>
ST_2 : Operation 19 [1/2] (0.69ns)   --->   "%pair_index = load i3 %curNode_child_addr" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:506]   --->   Operation 19 'load' 'pair_index' <Predicate = (!icmp_ln505)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 20 [1/1] (0.85ns)   --->   "%icmp_ln506 = icmp_eq  i32 %pair_index, i32 4294967295" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:506]   --->   Operation 20 'icmp' 'icmp_ln506' <Predicate = (!icmp_ln505)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln506 = br i1 %icmp_ln506, void %for.inc137, void %for.body104.for.end140_crit_edge.exitStub" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:506]   --->   Operation 21 'br' 'br_ln506' <Predicate = (!icmp_ln505)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%array_size_load = load i32 %array_size" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:515]   --->   Operation 22 'load' 'array_size_load' <Predicate = (!icmp_ln505 & !icmp_ln506)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.88ns)   --->   "%add_ln515 = add i32 %array_size_load, i32 1" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:515]   --->   Operation 23 'add' 'add_ln515' <Predicate = (!icmp_ln505 & !icmp_ln506)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%store_ln515 = store i32 %add_ln515, i32 %array_size" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:515]   --->   Operation 24 'store' 'store_ln515' <Predicate = (!icmp_ln505 & !icmp_ln506)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln515 = zext i32 %array_size_load" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:515]   --->   Operation 25 'zext' 'zext_ln515' <Predicate = (!icmp_ln505 & !icmp_ln506)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%AreaEnlargementArray_index_addr = getelementptr i32 %AreaEnlargementArray_index, i64 0, i64 %zext_ln515" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:515]   --->   Operation 26 'getelementptr' 'AreaEnlargementArray_index_addr' <Predicate = (!icmp_ln505 & !icmp_ln506)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%AreaEnlargementArray_areaEnlargement_addr = getelementptr i32 %AreaEnlargementArray_areaEnlargement, i64 0, i64 %zext_ln515" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:515]   --->   Operation 27 'getelementptr' 'AreaEnlargementArray_areaEnlargement_addr' <Predicate = (!icmp_ln505 & !icmp_ln506)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.60ns)   --->   "%store_ln515 = store i32 %pair_index, i7 %AreaEnlargementArray_index_addr" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:515]   --->   Operation 28 'store' 'store_ln515' <Predicate = (!icmp_ln505 & !icmp_ln506)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 29 [1/1] (0.60ns)   --->   "%store_ln515 = store i32 %pair_areaEnlargement_read, i7 %AreaEnlargementArray_areaEnlargement_addr" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:515]   --->   Operation 29 'store' 'store_ln515' <Predicate = (!icmp_ln505 & !icmp_ln506)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln505 = store i3 %add_ln505, i3 %i_4" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:505]   --->   Operation 30 'store' 'store_ln505' <Predicate = (!icmp_ln505 & !icmp_ln506)> <Delay = 0.38>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln505 = br void %for.body104" [/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:505]   --->   Operation 31 'br' 'br_ln505' <Predicate = (!icmp_ln505 & !icmp_ln506)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 32 'ret' 'ret_ln0' <Predicate = (icmp_ln506) | (icmp_ln505)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.699ns
The critical path consists of the following:
	'alloca' operation ('i') [6]  (0 ns)
	'load' operation ('i', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:505) on local variable 'i' [11]  (0 ns)
	'getelementptr' operation ('curNode_child_addr', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:506) [20]  (0 ns)
	'load' operation ('pair.index', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:506) on array 'curNode_child' [21]  (0.699 ns)

 <State 2>: 2.16ns
The critical path consists of the following:
	'load' operation ('pair.index', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:506) on array 'curNode_child' [21]  (0.699 ns)
	'icmp' operation ('icmp_ln506', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:506) [22]  (0.859 ns)
	blocking operation 0.6 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
