--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml bossBattleTop.twx bossBattleTop.ncd -o bossBattleTop.twr
bossBattleTop.pcf -ucf nexys3.ucf

Design file:              bossBattleTop.ncd
Physical constraint file: bossBattleTop.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 40188 paths analyzed, 1145 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.930ns.
--------------------------------------------------------------------------------

Paths for end point gen_pulseCycleStep/clk_out (SLICE_X23Y25.A4), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_pulseCycleStep/counter_24 (FF)
  Destination:          gen_pulseCycleStep/clk_out (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.842ns (Levels of Logic = 2)
  Clock Path Skew:      -0.053ns (0.418 - 0.471)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_pulseCycleStep/counter_24 to gen_pulseCycleStep/clk_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y9.DQ       Tcko                  0.525   gen_pulseCycleStep/counter<24>
                                                       gen_pulseCycleStep/counter_24
    SLICE_X30Y3.A1       net (fanout=2)        1.490   gen_pulseCycleStep/counter<24>
    SLICE_X30Y3.BMUX     Topab                 0.590   gen_pulseCycleStep/counter<0>
                                                       gen_pulseCycleStep/Mcompar_counter[31]_maxValue[31]_equal_3_o_lut<4>
                                                       gen_pulseCycleStep/Mcount_counter_cy<0>
    SLICE_X23Y25.A4      net (fanout=33)       2.864   gen_pulseCycleStep/counter[31]_maxValue[31]_equal_3_o
    SLICE_X23Y25.CLK     Tas                   0.373   gen_pulseCycleStep/clk_out
                                                       gen_pulseCycleStep/Mcompar_counter[31]_maxValue[31]_equal_3_o_cy<5>_inv_INV_0
                                                       gen_pulseCycleStep/clk_out
    -------------------------------------------------  ---------------------------
    Total                                      5.842ns (1.488ns logic, 4.354ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_pulseCycleStep/counter_5 (FF)
  Destination:          gen_pulseCycleStep/clk_out (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.834ns (Levels of Logic = 3)
  Clock Path Skew:      -0.056ns (0.418 - 0.474)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_pulseCycleStep/counter_5 to gen_pulseCycleStep/clk_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y5.AQ       Tcko                  0.525   gen_pulseCycleStep/counter<8>
                                                       gen_pulseCycleStep/counter_5
    SLICE_X30Y2.A1       net (fanout=4)        1.309   gen_pulseCycleStep/counter<5>
    SLICE_X30Y2.COUT     Topcya                0.474   gen_pulseCycleStep/Mcompar_counter[31]_maxValue[31]_equal_3_o_cy<3>
                                                       gen_pulseCycleStep/Mcompar_counter[31]_maxValue[31]_equal_3_o_lut<0>
                                                       gen_pulseCycleStep/Mcompar_counter[31]_maxValue[31]_equal_3_o_cy<3>
    SLICE_X30Y3.CIN      net (fanout=1)        0.003   gen_pulseCycleStep/Mcompar_counter[31]_maxValue[31]_equal_3_o_cy<3>
    SLICE_X30Y3.BMUX     Tcinb                 0.286   gen_pulseCycleStep/counter<0>
                                                       gen_pulseCycleStep/Mcount_counter_cy<0>
    SLICE_X23Y25.A4      net (fanout=33)       2.864   gen_pulseCycleStep/counter[31]_maxValue[31]_equal_3_o
    SLICE_X23Y25.CLK     Tas                   0.373   gen_pulseCycleStep/clk_out
                                                       gen_pulseCycleStep/Mcompar_counter[31]_maxValue[31]_equal_3_o_cy<5>_inv_INV_0
                                                       gen_pulseCycleStep/clk_out
    -------------------------------------------------  ---------------------------
    Total                                      5.834ns (1.658ns logic, 4.176ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_pulseCycleStep/counter_9 (FF)
  Destination:          gen_pulseCycleStep/clk_out (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.798ns (Levels of Logic = 3)
  Clock Path Skew:      -0.053ns (0.418 - 0.471)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_pulseCycleStep/counter_9 to gen_pulseCycleStep/clk_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y6.AQ       Tcko                  0.525   gen_pulseCycleStep/counter<12>
                                                       gen_pulseCycleStep/counter_9
    SLICE_X30Y2.B2       net (fanout=2)        1.264   gen_pulseCycleStep/counter<9>
    SLICE_X30Y2.COUT     Topcyb                0.483   gen_pulseCycleStep/Mcompar_counter[31]_maxValue[31]_equal_3_o_cy<3>
                                                       gen_pulseCycleStep/Mcompar_counter[31]_maxValue[31]_equal_3_o_lut<1>
                                                       gen_pulseCycleStep/Mcompar_counter[31]_maxValue[31]_equal_3_o_cy<3>
    SLICE_X30Y3.CIN      net (fanout=1)        0.003   gen_pulseCycleStep/Mcompar_counter[31]_maxValue[31]_equal_3_o_cy<3>
    SLICE_X30Y3.BMUX     Tcinb                 0.286   gen_pulseCycleStep/counter<0>
                                                       gen_pulseCycleStep/Mcount_counter_cy<0>
    SLICE_X23Y25.A4      net (fanout=33)       2.864   gen_pulseCycleStep/counter[31]_maxValue[31]_equal_3_o
    SLICE_X23Y25.CLK     Tas                   0.373   gen_pulseCycleStep/clk_out
                                                       gen_pulseCycleStep/Mcompar_counter[31]_maxValue[31]_equal_3_o_cy<5>_inv_INV_0
                                                       gen_pulseCycleStep/clk_out
    -------------------------------------------------  ---------------------------
    Total                                      5.798ns (1.667ns logic, 4.131ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Paths for end point gen_pulseBossProjSpeed/clk_out (SLICE_X24Y20.B3), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_pulseBossProjSpeed/counter_10 (FF)
  Destination:          gen_pulseBossProjSpeed/clk_out (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.396ns (Levels of Logic = 3)
  Clock Path Skew:      -0.048ns (0.427 - 0.475)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_pulseBossProjSpeed/counter_10 to gen_pulseBossProjSpeed/clk_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y6.BQ       Tcko                  0.476   gen_pulseBossProjSpeed/counter<12>
                                                       gen_pulseBossProjSpeed/counter_10
    SLICE_X32Y2.B4       net (fanout=2)        1.388   gen_pulseBossProjSpeed/counter<10>
    SLICE_X32Y2.COUT     Topcyb                0.448   gen_pulseBossProjSpeed/Mcompar_counter[31]_maxValue[31]_equal_3_o_cy<3>
                                                       gen_pulseBossProjSpeed/Mcompar_counter[31]_maxValue[31]_equal_3_o_lut<1>
                                                       gen_pulseBossProjSpeed/Mcompar_counter[31]_maxValue[31]_equal_3_o_cy<3>
    SLICE_X32Y3.CIN      net (fanout=1)        0.003   gen_pulseBossProjSpeed/Mcompar_counter[31]_maxValue[31]_equal_3_o_cy<3>
    SLICE_X32Y3.BMUX     Tcinb                 0.239   gen_pulseBossProjSpeed/Mcount_counter_cy<0>
                                                       gen_pulseBossProjSpeed/Mcount_counter_cy<0>
    SLICE_X24Y20.B3      net (fanout=33)       2.493   gen_pulseBossProjSpeed/counter[31]_maxValue[31]_equal_3_o
    SLICE_X24Y20.CLK     Tas                   0.349   gen_pulseBossProjSpeed/clk_out
                                                       gen_pulseBossProjSpeed/Mcompar_counter[31]_maxValue[31]_equal_3_o_cy<5>_inv_INV_0
                                                       gen_pulseBossProjSpeed/clk_out
    -------------------------------------------------  ---------------------------
    Total                                      5.396ns (1.512ns logic, 3.884ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_pulseBossProjSpeed/counter_29 (FF)
  Destination:          gen_pulseBossProjSpeed/clk_out (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.321ns (Levels of Logic = 2)
  Clock Path Skew:      -0.053ns (0.427 - 0.480)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_pulseBossProjSpeed/counter_29 to gen_pulseBossProjSpeed/clk_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y11.AQ      Tcko                  0.476   gen_pulseBossProjSpeed/counter<31>
                                                       gen_pulseBossProjSpeed/counter_29
    SLICE_X32Y3.A2       net (fanout=2)        1.438   gen_pulseBossProjSpeed/counter<29>
    SLICE_X32Y3.BMUX     Topab                 0.565   gen_pulseBossProjSpeed/Mcount_counter_cy<0>
                                                       gen_pulseBossProjSpeed/Mcompar_counter[31]_maxValue[31]_equal_3_o_lut<4>
                                                       gen_pulseBossProjSpeed/Mcount_counter_cy<0>
    SLICE_X24Y20.B3      net (fanout=33)       2.493   gen_pulseBossProjSpeed/counter[31]_maxValue[31]_equal_3_o
    SLICE_X24Y20.CLK     Tas                   0.349   gen_pulseBossProjSpeed/clk_out
                                                       gen_pulseBossProjSpeed/Mcompar_counter[31]_maxValue[31]_equal_3_o_cy<5>_inv_INV_0
                                                       gen_pulseBossProjSpeed/clk_out
    -------------------------------------------------  ---------------------------
    Total                                      5.321ns (1.390ns logic, 3.931ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_pulseBossProjSpeed/counter_17 (FF)
  Destination:          gen_pulseBossProjSpeed/clk_out (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.289ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.427 - 0.473)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen_pulseBossProjSpeed/counter_17 to gen_pulseBossProjSpeed/clk_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y8.AQ       Tcko                  0.476   gen_pulseBossProjSpeed/counter<20>
                                                       gen_pulseBossProjSpeed/counter_17
    SLICE_X32Y2.C5       net (fanout=2)        1.404   gen_pulseBossProjSpeed/counter<17>
    SLICE_X32Y2.COUT     Topcyc                0.325   gen_pulseBossProjSpeed/Mcompar_counter[31]_maxValue[31]_equal_3_o_cy<3>
                                                       gen_pulseBossProjSpeed/Mcompar_counter[31]_maxValue[31]_equal_3_o_lut<2>
                                                       gen_pulseBossProjSpeed/Mcompar_counter[31]_maxValue[31]_equal_3_o_cy<3>
    SLICE_X32Y3.CIN      net (fanout=1)        0.003   gen_pulseBossProjSpeed/Mcompar_counter[31]_maxValue[31]_equal_3_o_cy<3>
    SLICE_X32Y3.BMUX     Tcinb                 0.239   gen_pulseBossProjSpeed/Mcount_counter_cy<0>
                                                       gen_pulseBossProjSpeed/Mcount_counter_cy<0>
    SLICE_X24Y20.B3      net (fanout=33)       2.493   gen_pulseBossProjSpeed/counter[31]_maxValue[31]_equal_3_o
    SLICE_X24Y20.CLK     Tas                   0.349   gen_pulseBossProjSpeed/clk_out
                                                       gen_pulseBossProjSpeed/Mcompar_counter[31]_maxValue[31]_equal_3_o_cy<5>_inv_INV_0
                                                       gen_pulseBossProjSpeed/clk_out
    -------------------------------------------------  ---------------------------
    Total                                      5.289ns (1.389ns logic, 3.900ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Paths for end point bossProj/proj3Y_out_8 (SLICE_X19Y35.B3), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bossCtrl/bossShoot_1 (FF)
  Destination:          bossProj/proj3Y_out_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.400ns (Levels of Logic = 5)
  Clock Path Skew:      -0.035ns (0.501 - 0.536)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bossCtrl/bossShoot_1 to bossProj/proj3Y_out_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.CQ      Tcko                  0.525   bossCtrl/bossShoot_1
                                                       bossCtrl/bossShoot_1
    SLICE_X9Y24.B6       net (fanout=19)       1.068   bossCtrl/bossShoot_1
    SLICE_X9Y24.B        Tilo                  0.259   bossProj/bossShoot_inv
                                                       bossProj/bossShoot_inv1_INV_0
    SLICE_X18Y34.AX      net (fanout=5)        2.019   bossProj/bossShoot_inv
    SLICE_X18Y34.COUT    Taxcy                 0.259   bossProj/Mcount_proj3Y_out_cy<3>
                                                       bossProj/Mcount_proj3Y_out_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   bossProj/Mcount_proj3Y_out_cy<3>
    SLICE_X18Y35.COUT    Tbyp                  0.093   bossProj/Mcount_proj3Y_out_cy<7>
                                                       bossProj/Mcount_proj3Y_out_cy<7>
    SLICE_X18Y36.CIN     net (fanout=1)        0.003   bossProj/Mcount_proj3Y_out_cy<7>
    SLICE_X18Y36.AMUX    Tcina                 0.220   bossProj/Mcount_proj3Y_out8
                                                       bossProj/Mcount_proj3Y_out_xor<8>
    SLICE_X19Y35.B3      net (fanout=1)        0.578   bossProj/Mcount_proj3Y_out8
    SLICE_X19Y35.CLK     Tas                   0.373   bossProj/proj3Y_out<8>
                                                       bossProj/proj3Y_out_8_dpot
                                                       bossProj/proj3Y_out_8
    -------------------------------------------------  ---------------------------
    Total                                      5.400ns (1.729ns logic, 3.671ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bossCtrl/bossShoot_1 (FF)
  Destination:          bossProj/proj3Y_out_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.784ns (Levels of Logic = 4)
  Clock Path Skew:      -0.035ns (0.501 - 0.536)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bossCtrl/bossShoot_1 to bossProj/proj3Y_out_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.CQ      Tcko                  0.525   bossCtrl/bossShoot_1
                                                       bossCtrl/bossShoot_1
    SLICE_X18Y34.B2      net (fanout=19)       1.506   bossCtrl/bossShoot_1
    SLICE_X18Y34.COUT    Topcyb                0.483   bossProj/Mcount_proj3Y_out_cy<3>
                                                       bossProj/Mcount_proj3Y_out_lut<1>
                                                       bossProj/Mcount_proj3Y_out_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   bossProj/Mcount_proj3Y_out_cy<3>
    SLICE_X18Y35.COUT    Tbyp                  0.093   bossProj/Mcount_proj3Y_out_cy<7>
                                                       bossProj/Mcount_proj3Y_out_cy<7>
    SLICE_X18Y36.CIN     net (fanout=1)        0.003   bossProj/Mcount_proj3Y_out_cy<7>
    SLICE_X18Y36.AMUX    Tcina                 0.220   bossProj/Mcount_proj3Y_out8
                                                       bossProj/Mcount_proj3Y_out_xor<8>
    SLICE_X19Y35.B3      net (fanout=1)        0.578   bossProj/Mcount_proj3Y_out8
    SLICE_X19Y35.CLK     Tas                   0.373   bossProj/proj3Y_out<8>
                                                       bossProj/proj3Y_out_8_dpot
                                                       bossProj/proj3Y_out_8
    -------------------------------------------------  ---------------------------
    Total                                      3.784ns (1.694ns logic, 2.090ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bossCtrl/proj2X_8 (FF)
  Destination:          bossProj/proj3Y_out_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.720ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.414 - 0.433)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bossCtrl/proj2X_8 to bossProj/proj3Y_out_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y41.CQ      Tcko                  0.430   bossCtrl/proj2X<8>
                                                       bossCtrl/proj2X_8
    SLICE_X18Y34.C1      net (fanout=8)        1.692   bossCtrl/proj2X<8>
    SLICE_X18Y34.COUT    Topcyc                0.328   bossProj/Mcount_proj3Y_out_cy<3>
                                                       bossProj/Mcount_proj3Y_out_lut<2>
                                                       bossProj/Mcount_proj3Y_out_cy<3>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   bossProj/Mcount_proj3Y_out_cy<3>
    SLICE_X18Y35.COUT    Tbyp                  0.093   bossProj/Mcount_proj3Y_out_cy<7>
                                                       bossProj/Mcount_proj3Y_out_cy<7>
    SLICE_X18Y36.CIN     net (fanout=1)        0.003   bossProj/Mcount_proj3Y_out_cy<7>
    SLICE_X18Y36.AMUX    Tcina                 0.220   bossProj/Mcount_proj3Y_out8
                                                       bossProj/Mcount_proj3Y_out_xor<8>
    SLICE_X19Y35.B3      net (fanout=1)        0.578   bossProj/Mcount_proj3Y_out8
    SLICE_X19Y35.CLK     Tas                   0.373   bossProj/proj3Y_out<8>
                                                       bossProj/proj3Y_out_8_dpot
                                                       bossProj/proj3Y_out_8
    -------------------------------------------------  ---------------------------
    Total                                      3.720ns (1.444ns logic, 2.276ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point gen_clkVga/clk_out (SLICE_X16Y33.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_clkVga/clk_out (FF)
  Destination:          gen_clkVga/clk_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gen_clkVga/clk_out to gen_clkVga/clk_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.AQ      Tcko                  0.200   gen_clkVga/clk_out
                                                       gen_clkVga/clk_out
    SLICE_X16Y33.A6      net (fanout=2)        0.027   gen_clkVga/clk_out
    SLICE_X16Y33.CLK     Tah         (-Th)    -0.190   gen_clkVga/clk_out
                                                       gen_clkVga/clk_out_INV_2_o1_INV_0
                                                       gen_clkVga/clk_out
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Paths for end point bossProj/proj3X_out_9 (SLICE_X20Y29.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.427ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bossCtrl/proj3X_9 (FF)
  Destination:          bossProj/proj3X_out_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.429ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bossCtrl/proj3X_9 to bossProj/proj3X_out_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y29.CQ      Tcko                  0.198   bossCtrl/proj3X<9>
                                                       bossCtrl/proj3X_9
    SLICE_X20Y29.DX      net (fanout=1)        0.183   bossCtrl/proj3X<9>
    SLICE_X20Y29.CLK     Tckdi       (-Th)    -0.048   bossProj/proj3X_out<9>
                                                       bossProj/proj3X_out_9
    -------------------------------------------------  ---------------------------
    Total                                      0.429ns (0.246ns logic, 0.183ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------

Paths for end point bossProj/proj2Y_out_7 (SLICE_X0Y27.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.430ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bossProj/proj2Y_out_7 (FF)
  Destination:          bossProj/proj2Y_out_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.430ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bossProj/proj2Y_out_7 to bossProj/proj2Y_out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y27.DQ       Tcko                  0.200   bossProj/proj2Y_out<7>
                                                       bossProj/proj2Y_out_7
    SLICE_X0Y27.D6       net (fanout=9)        0.040   bossProj/proj2Y_out<7>
    SLICE_X0Y27.CLK      Tah         (-Th)    -0.190   bossProj/proj2Y_out<7>
                                                       bossProj/proj2Y_out_7_dpot
                                                       bossProj/proj2Y_out_7
    -------------------------------------------------  ---------------------------
    Total                                      0.430ns (0.390ns logic, 0.040ns route)
                                                       (90.7% logic, 9.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gen_pulseCycleStep/counter<0>/CLK
  Logical resource: gen_pulseCycleStep/counter_0/CK
  Location pin: SLICE_X30Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gen_pulseCycleStep/counter<4>/CLK
  Logical resource: gen_pulseCycleStep/counter_1/CK
  Location pin: SLICE_X30Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.930|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 40188 paths, 0 nets, and 1212 connections

Design statistics:
   Minimum period:   5.930ns{1}   (Maximum frequency: 168.634MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 28 15:23:43 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 226 MB



