

================================================================
== Vitis HLS Report for 'fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1'
================================================================
* Date:           Thu May  9 14:09:17 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D1
* Solution:       comb_8 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.374 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_35_1  |        2|        2|         2|          1|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    4121|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|   234|       0|    1940|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     126|    -|
|Register         |        -|     -|    1387|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|   234|    1387|    6187|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     9|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_64_1_1_U30  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U31  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U32  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U33  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U34  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U35  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U36  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U37  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U38  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U39  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U40  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U41  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U42  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U43  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U44  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U45  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U46  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U47  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U48  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U49  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U50  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U51  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U52  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U53  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U54  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U55  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U56  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U57  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U58  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U59  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U60  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U61  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U62  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U63  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U64  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U65  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U66  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U67  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U68  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U69  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U70  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U71  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U72  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U73  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U74  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U75  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U76  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U77  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U78  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U79  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32s_6ns_32_1_1_U83    |mul_32s_6ns_32_1_1    |        0|   2|  0|  20|    0|
    |mul_32s_6ns_32_1_1_U84    |mul_32s_6ns_32_1_1    |        0|   2|  0|  20|    0|
    |mul_32s_6ns_32_1_1_U85    |mul_32s_6ns_32_1_1    |        0|   2|  0|  20|    0|
    |mul_32s_6ns_32_1_1_U86    |mul_32s_6ns_32_1_1    |        0|   2|  0|  20|    0|
    |mul_32s_6ns_32_1_1_U87    |mul_32s_6ns_32_1_1    |        0|   2|  0|  20|    0|
    |mul_32s_6ns_32_1_1_U88    |mul_32s_6ns_32_1_1    |        0|   2|  0|  20|    0|
    |mul_32s_6ns_32_1_1_U89    |mul_32s_6ns_32_1_1    |        0|   2|  0|  20|    0|
    |mul_32s_6ns_32_1_1_U90    |mul_32s_6ns_32_1_1    |        0|   2|  0|  20|    0|
    |mul_32s_6ns_32_1_1_U91    |mul_32s_6ns_32_1_1    |        0|   2|  0|  20|    0|
    |mul_32s_7s_32_1_1_U80     |mul_32s_7s_32_1_1     |        0|   2|  0|  20|    0|
    |mul_32s_7s_32_1_1_U81     |mul_32s_7s_32_1_1     |        0|   2|  0|  20|    0|
    |mul_32s_7s_32_1_1_U82     |mul_32s_7s_32_1_1     |        0|   2|  0|  20|    0|
    |mul_7s_32s_32_1_1_U25     |mul_7s_32s_32_1_1     |        0|   2|  0|  20|    0|
    |mul_7s_32s_32_1_1_U26     |mul_7s_32s_32_1_1     |        0|   2|  0|  20|    0|
    |mul_7s_32s_32_1_1_U27     |mul_7s_32s_32_1_1     |        0|   2|  0|  20|    0|
    |mul_7s_32s_32_1_1_U28     |mul_7s_32s_32_1_1     |        0|   2|  0|  20|    0|
    |mul_7s_32s_32_1_1_U29     |mul_7s_32s_32_1_1     |        0|   2|  0|  20|    0|
    |mux_10_4_32_1_1_U92       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_10_4_32_1_1_U99       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_10_4_32_1_1_U101      |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_10_4_32_1_1_U103      |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_2_1_32_1_1_U102       |mux_2_1_32_1_1        |        0|   0|  0|   9|    0|
    |mux_3_2_32_1_1_U100       |mux_3_2_32_1_1        |        0|   0|  0|  14|    0|
    |mux_4_2_32_1_1_U98        |mux_4_2_32_1_1        |        0|   0|  0|  20|    0|
    |mux_5_3_32_1_1_U97        |mux_5_3_32_1_1        |        0|   0|  0|  26|    0|
    |mux_6_3_32_1_1_U96        |mux_6_3_32_1_1        |        0|   0|  0|  31|    0|
    |mux_6_3_32_1_1_U104       |mux_6_3_32_1_1        |        0|   0|  0|  31|    0|
    |mux_6_3_32_1_1_U105       |mux_6_3_32_1_1        |        0|   0|  0|  31|    0|
    |mux_6_3_32_1_1_U106       |mux_6_3_32_1_1        |        0|   0|  0|  31|    0|
    |mux_6_3_32_1_1_U107       |mux_6_3_32_1_1        |        0|   0|  0|  31|    0|
    |mux_6_3_32_1_1_U108       |mux_6_3_32_1_1        |        0|   0|  0|  31|    0|
    |mux_7_3_32_1_1_U95        |mux_7_3_32_1_1        |        0|   0|  0|  37|    0|
    |mux_8_3_32_1_1_U94        |mux_8_3_32_1_1        |        0|   0|  0|  43|    0|
    |mux_9_4_32_1_1_U93        |mux_9_4_32_1_1        |        0|   0|  0|  49|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0| 234|  0|1940|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln49_1_fu_974_p2      |         +|   0|  0|  12|           4|           3|
    |add_ln49_2_fu_1048_p2     |         +|   0|  0|  12|           5|           3|
    |add_ln49_3_fu_1142_p2     |         +|   0|  0|  12|           5|           4|
    |add_ln51_10_fu_1822_p2    |         +|   0|  0|  71|          64|          64|
    |add_ln51_11_fu_1828_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln51_12_fu_1834_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln51_13_fu_1840_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln51_14_fu_1846_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln51_15_fu_1860_p2    |         +|   0|  0|  71|          64|          64|
    |add_ln51_16_fu_1866_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln51_17_fu_1872_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln51_18_fu_1878_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln51_19_fu_1884_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln51_1_fu_1589_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln51_20_fu_1898_p2    |         +|   0|  0|  71|          64|          64|
    |add_ln51_21_fu_1904_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln51_22_fu_1910_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln51_23_fu_1916_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln51_24_fu_1922_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln51_2_fu_1595_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln51_3_fu_1601_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln51_4_fu_1607_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln51_5_fu_1782_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln51_6_fu_1788_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln51_7_fu_1794_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln51_8_fu_1800_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln51_9_fu_1806_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln51_fu_1583_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln55_10_fu_1660_p2    |         +|   0|  0|  71|          64|          64|
    |add_ln55_11_fu_1666_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln55_12_fu_1672_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln55_13_fu_1678_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln55_14_fu_1684_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln55_15_fu_1701_p2    |         +|   0|  0|  71|          64|          64|
    |add_ln55_16_fu_1707_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln55_17_fu_1713_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln55_18_fu_1719_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln55_19_fu_1725_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln55_1_fu_1494_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln55_20_fu_1742_p2    |         +|   0|  0|  71|          64|          64|
    |add_ln55_21_fu_1748_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln55_22_fu_1754_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln55_23_fu_1760_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln55_24_fu_1766_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln55_2_fu_1500_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln55_3_fu_1506_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln55_4_fu_1512_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln55_5_fu_1619_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln55_6_fu_1625_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln55_7_fu_1631_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln55_8_fu_1637_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln55_9_fu_1643_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln55_fu_1488_p2       |         +|   0|  0|  71|          64|          64|
    |i1_3_fu_898_p2            |         +|   0|  0|  12|           4|           3|
    |tmp_11_fu_1066_p11        |         -|   0|  0|  12|           4|           4|
    |tmp_12_fu_1100_p4         |         -|   0|  0|  10|           3|           2|
    |tmp_13_fu_1160_p11        |         -|   0|  0|  12|           4|           4|
    |tmp_15_fu_1246_p11        |         -|   0|  0|  12|           4|           4|
    |tmp_1_fu_743_p11          |         -|   0|  0|  12|           4|           4|
    |tmp_3_fu_777_p10          |         -|   0|  0|  12|           5|           4|
    |tmp_7_fu_839_p8           |         -|   0|  0|  10|           3|           3|
    |tmp_9_fu_865_p7           |         -|   0|  0|  10|           3|           3|
    |tmp_s_fu_928_p6           |         -|   0|  0|  12|           4|           3|
    |icmp_ln35_fu_715_p2       |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln49_1_fu_980_p2     |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln49_2_fu_1054_p2    |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln49_3_fu_1148_p2    |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln49_4_fu_1234_p2    |      icmp|   0|  0|  12|           4|           1|
    |icmp_ln49_fu_904_p2       |      icmp|   0|  0|  12|           4|           4|
    |mul_ln51_43_fu_652_p0     |    select|   0|  0|  32|           1|          32|
    |select_ln49_1_fu_966_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln49_2_fu_1006_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln49_3_fu_1040_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln49_4_fu_1126_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln49_5_fu_1134_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln49_6_fu_1204_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln49_7_fu_1226_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln49_8_fu_1288_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln49_9_fu_1296_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln49_fu_958_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln51_1_fu_1014_p3  |    select|   0|  0|   6|           1|           5|
    |select_ln51_fu_910_p3     |    select|   0|  0|   6|           1|           6|
    |select_ln55_1_fu_1539_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln55_3_fu_1560_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln55_4_fu_950_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln55_5_fu_1032_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln55_6_fu_1118_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln55_7_fu_1218_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln55_8_fu_1280_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln55_fu_1523_p3    |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |tmp_10_fu_992_p5          |       xor|   0|  0|   2|           2|           2|
    |tmp_14_fu_1194_p3         |       xor|   0|  0|   2|           1|           2|
    |tmp_5_fu_809_p9           |       xor|   0|  0|   3|           3|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|4121|        3306|        3892|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |add71163_fu_142          |   9|          2|   64|        128|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i1_2    |   9|          2|    4|          8|
    |empty_22_fu_150          |   9|          2|   64|        128|
    |empty_23_fu_154          |   9|          2|   64|        128|
    |empty_24_fu_158          |   9|          2|   64|        128|
    |empty_25_fu_162          |   9|          2|   64|        128|
    |empty_26_fu_166          |   9|          2|   64|        128|
    |empty_27_fu_170          |   9|          2|   64|        128|
    |empty_28_fu_174          |   9|          2|   64|        128|
    |empty_29_fu_178          |   9|          2|   64|        128|
    |empty_fu_146             |   9|          2|   64|        128|
    |i1_fu_182                |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 126|         28|  650|       1300|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add71163_fu_142          |  64|   0|   64|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |empty_22_fu_150          |  64|   0|   64|          0|
    |empty_23_fu_154          |  64|   0|   64|          0|
    |empty_24_fu_158          |  64|   0|   64|          0|
    |empty_25_fu_162          |  64|   0|   64|          0|
    |empty_26_fu_166          |  64|   0|   64|          0|
    |empty_27_fu_170          |  64|   0|   64|          0|
    |empty_28_fu_174          |  64|   0|   64|          0|
    |empty_29_fu_178          |  64|   0|   64|          0|
    |empty_fu_146             |  64|   0|   64|          0|
    |i1_fu_182                |   4|   0|    4|          0|
    |mul_ln51_25_reg_2280     |  32|   0|   32|          0|
    |mul_ln51_30_reg_2285     |  32|   0|   32|          0|
    |mul_ln51_31_reg_2290     |  32|   0|   32|          0|
    |mul_ln51_36_reg_2295     |  32|   0|   32|          0|
    |mul_ln51_38_reg_2300     |  32|   0|   32|          0|
    |mul_ln51_42_reg_2305     |  32|   0|   32|          0|
    |mul_ln51_43_reg_2310     |  32|   0|   32|          0|
    |select_ln49_1_reg_2235   |  32|   0|   32|          0|
    |select_ln49_2_reg_2240   |  32|   0|   32|          0|
    |select_ln49_3_reg_2245   |  32|   0|   32|          0|
    |select_ln49_4_reg_2250   |  32|   0|   32|          0|
    |select_ln49_5_reg_2255   |  32|   0|   32|          0|
    |select_ln49_6_reg_2260   |  32|   0|   32|          0|
    |select_ln49_7_reg_2265   |  32|   0|   32|          0|
    |select_ln49_8_reg_2270   |  32|   0|   32|          0|
    |select_ln49_9_reg_2275   |  32|   0|   32|          0|
    |select_ln49_reg_2230     |  32|   0|   32|          0|
    |select_ln55_2_reg_2225   |  32|   0|   32|          0|
    |tmp_1_reg_2194           |  32|   0|   32|          0|
    |tmp_3_reg_2199           |  32|   0|   32|          0|
    |tmp_5_reg_2206           |  32|   0|   32|          0|
    |tmp_7_reg_2213           |  32|   0|   32|          0|
    |tmp_9_reg_2218           |  32|   0|   32|          0|
    |trunc_ln35_2_reg_2185    |   3|   0|    3|          0|
    |trunc_ln35_reg_2178      |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |1387|   0| 1387|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+---------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1|  return value|
|arg1_r_reload        |   in|   32|     ap_none|                                  arg1_r_reload|        scalar|
|arg1_r_1_reload      |   in|   32|     ap_none|                                arg1_r_1_reload|        scalar|
|arg1_r_2_reload      |   in|   32|     ap_none|                                arg1_r_2_reload|        scalar|
|arg1_r_3_reload      |   in|   32|     ap_none|                                arg1_r_3_reload|        scalar|
|arg1_r_4_reload      |   in|   32|     ap_none|                                arg1_r_4_reload|        scalar|
|arg1_r_5_reload      |   in|   32|     ap_none|                                arg1_r_5_reload|        scalar|
|arg2_r_4_reload      |   in|   32|     ap_none|                                arg2_r_4_reload|        scalar|
|arg2_r_5_reload      |   in|   32|     ap_none|                                arg2_r_5_reload|        scalar|
|arg2_r_6_reload      |   in|   32|     ap_none|                                arg2_r_6_reload|        scalar|
|arg2_r_7_reload      |   in|   32|     ap_none|                                arg2_r_7_reload|        scalar|
|arg2_r_8_reload      |   in|   32|     ap_none|                                arg2_r_8_reload|        scalar|
|arg2_r_9_reload      |   in|   32|     ap_none|                                arg2_r_9_reload|        scalar|
|arg1_r_6_reload      |   in|   32|     ap_none|                                arg1_r_6_reload|        scalar|
|arg2_r_3_reload      |   in|   32|     ap_none|                                arg2_r_3_reload|        scalar|
|arg1_r_7_reload      |   in|   32|     ap_none|                                arg1_r_7_reload|        scalar|
|arg2_r_2_reload      |   in|   32|     ap_none|                                arg2_r_2_reload|        scalar|
|arg1_r_8_reload      |   in|   32|     ap_none|                                arg1_r_8_reload|        scalar|
|arg2_r_1_reload      |   in|   32|     ap_none|                                arg2_r_1_reload|        scalar|
|arg1_r_9_reload      |   in|   32|     ap_none|                                arg1_r_9_reload|        scalar|
|arg2_r_reload        |   in|   32|     ap_none|                                  arg2_r_reload|        scalar|
|p_out                |  out|   64|      ap_vld|                                          p_out|       pointer|
|p_out_ap_vld         |  out|    1|      ap_vld|                                          p_out|       pointer|
|p_out1               |  out|   64|      ap_vld|                                         p_out1|       pointer|
|p_out1_ap_vld        |  out|    1|      ap_vld|                                         p_out1|       pointer|
|p_out2               |  out|   64|      ap_vld|                                         p_out2|       pointer|
|p_out2_ap_vld        |  out|    1|      ap_vld|                                         p_out2|       pointer|
|p_out3               |  out|   64|      ap_vld|                                         p_out3|       pointer|
|p_out3_ap_vld        |  out|    1|      ap_vld|                                         p_out3|       pointer|
|p_out4               |  out|   64|      ap_vld|                                         p_out4|       pointer|
|p_out4_ap_vld        |  out|    1|      ap_vld|                                         p_out4|       pointer|
|p_out5               |  out|   64|      ap_vld|                                         p_out5|       pointer|
|p_out5_ap_vld        |  out|    1|      ap_vld|                                         p_out5|       pointer|
|p_out6               |  out|   64|      ap_vld|                                         p_out6|       pointer|
|p_out6_ap_vld        |  out|    1|      ap_vld|                                         p_out6|       pointer|
|p_out7               |  out|   64|      ap_vld|                                         p_out7|       pointer|
|p_out7_ap_vld        |  out|    1|      ap_vld|                                         p_out7|       pointer|
|p_out8               |  out|   64|      ap_vld|                                         p_out8|       pointer|
|p_out8_ap_vld        |  out|    1|      ap_vld|                                         p_out8|       pointer|
|add71163_out         |  out|   64|      ap_vld|                                   add71163_out|       pointer|
|add71163_out_ap_vld  |  out|    1|      ap_vld|                                   add71163_out|       pointer|
+---------------------+-----+-----+------------+-----------------------------------------------+--------------+

