<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="1">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="stcDemod/VioPhase"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="18"/>
      </probeOptions>
      <nets>
        <net name="stcDemod/PhaseDiffGain2Slv[17]"/>
        <net name="stcDemod/PhaseDiffGain2Slv[16]"/>
        <net name="stcDemod/PhaseDiffGain2Slv[15]"/>
        <net name="stcDemod/PhaseDiffGain2Slv[14]"/>
        <net name="stcDemod/PhaseDiffGain2Slv[13]"/>
        <net name="stcDemod/PhaseDiffGain2Slv[12]"/>
        <net name="stcDemod/PhaseDiffGain2Slv[11]"/>
        <net name="stcDemod/PhaseDiffGain2Slv[10]"/>
        <net name="stcDemod/PhaseDiffGain2Slv[9]"/>
        <net name="stcDemod/PhaseDiffGain2Slv[8]"/>
        <net name="stcDemod/PhaseDiffGain2Slv[7]"/>
        <net name="stcDemod/PhaseDiffGain2Slv[6]"/>
        <net name="stcDemod/PhaseDiffGain2Slv[5]"/>
        <net name="stcDemod/PhaseDiffGain2Slv[4]"/>
        <net name="stcDemod/PhaseDiffGain2Slv[3]"/>
        <net name="stcDemod/PhaseDiffGain2Slv[2]"/>
        <net name="stcDemod/PhaseDiffGain2Slv[1]"/>
        <net name="stcDemod/PhaseDiffGain2Slv[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="stcDemod/VioPhase"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="18"/>
      </probeOptions>
      <nets>
        <net name="stcDemod/VioPhase/probe_out1[17]"/>
        <net name="stcDemod/VioPhase/probe_out1[16]"/>
        <net name="stcDemod/VioPhase/probe_out1[15]"/>
        <net name="stcDemod/VioPhase/probe_out1[14]"/>
        <net name="stcDemod/VioPhase/probe_out1[13]"/>
        <net name="stcDemod/VioPhase/probe_out1[12]"/>
        <net name="stcDemod/VioPhase/probe_out1[11]"/>
        <net name="stcDemod/VioPhase/probe_out1[10]"/>
        <net name="stcDemod/VioPhase/probe_out1[9]"/>
        <net name="stcDemod/VioPhase/probe_out1[8]"/>
        <net name="stcDemod/VioPhase/probe_out1[7]"/>
        <net name="stcDemod/VioPhase/probe_out1[6]"/>
        <net name="stcDemod/VioPhase/probe_out1[5]"/>
        <net name="stcDemod/VioPhase/probe_out1[4]"/>
        <net name="stcDemod/VioPhase/probe_out1[3]"/>
        <net name="stcDemod/VioPhase/probe_out1[2]"/>
        <net name="stcDemod/VioPhase/probe_out1[1]"/>
        <net name="stcDemod/VioPhase/probe_out1[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="stcDemod/VioPhase"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="18"/>
      </probeOptions>
      <nets>
        <net name="stcDemod/PhaseDiffGain1Slv[17]"/>
        <net name="stcDemod/PhaseDiffGain1Slv[16]"/>
        <net name="stcDemod/PhaseDiffGain1Slv[15]"/>
        <net name="stcDemod/PhaseDiffGain1Slv[14]"/>
        <net name="stcDemod/PhaseDiffGain1Slv[13]"/>
        <net name="stcDemod/PhaseDiffGain1Slv[12]"/>
        <net name="stcDemod/PhaseDiffGain1Slv[11]"/>
        <net name="stcDemod/PhaseDiffGain1Slv[10]"/>
        <net name="stcDemod/PhaseDiffGain1Slv[9]"/>
        <net name="stcDemod/PhaseDiffGain1Slv[8]"/>
        <net name="stcDemod/PhaseDiffGain1Slv[7]"/>
        <net name="stcDemod/PhaseDiffGain1Slv[6]"/>
        <net name="stcDemod/PhaseDiffGain1Slv[5]"/>
        <net name="stcDemod/PhaseDiffGain1Slv[4]"/>
        <net name="stcDemod/PhaseDiffGain1Slv[3]"/>
        <net name="stcDemod/PhaseDiffGain1Slv[2]"/>
        <net name="stcDemod/PhaseDiffGain1Slv[1]"/>
        <net name="stcDemod/PhaseDiffGain1Slv[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="stcDemod/VioPhase"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="18"/>
      </probeOptions>
      <nets>
        <net name="stcDemod/MiscBits[17]"/>
        <net name="stcDemod/MiscBits[16]"/>
        <net name="stcDemod/MiscBits[15]"/>
        <net name="stcDemod/MiscBits[14]"/>
        <net name="stcDemod/MiscBits[13]"/>
        <net name="stcDemod/MiscBits[12]"/>
        <net name="stcDemod/MiscBits[11]"/>
        <net name="stcDemod/MiscBits[10]"/>
        <net name="stcDemod/MiscBits[9]"/>
        <net name="stcDemod/MiscBits[8]"/>
        <net name="stcDemod/MiscBits[7]"/>
        <net name="stcDemod/MiscBits[6]"/>
        <net name="stcDemod/MiscBits[5]"/>
        <net name="stcDemod/MiscBits[4]"/>
        <net name="stcDemod/MiscBits[3]"/>
        <net name="stcDemod/MiscBits[2]"/>
        <net name="stcDemod/MiscBits[1]"/>
        <net name="stcDemod/MiscBits[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="stcDemod/VioPhase"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="stcDemod/TrellisOffset[3]"/>
        <net name="stcDemod/TrellisOffset[2]"/>
        <net name="stcDemod/TrellisOffset[1]"/>
        <net name="stcDemod/TrellisOffset[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="stcDemod/VioPhase"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="stcDemod/Offset[3]"/>
        <net name="stcDemod/Offset[2]"/>
        <net name="stcDemod/Offset[1]"/>
        <net name="stcDemod/Offset[0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
