#-- Lattice Semiconductor Corporation Ltd.
#-- Bali Reveal project file

#device options
[Device]
part = LIF-MD6000-6KMG80I
family = LIFMD
device = LIF-MD6000
speed = 6
package = CKFBGA80
operation = Industrial

#design options
[Design]
title = win10_test_mipi_v2
path = C:/Users/rui/Desktop/win10_crosslink/win10_test_mipi_v2/prj/impl1
core_generate = C:/Users/rui/Desktop/win10_crosslink/win10_test_mipi_v2/prj/impl1
search_path = C:/Users/rui/Desktop/win10_crosslink/win10_test_mipi_v2/prj
top = top
lpf = C:/Users/rui/Desktop/win10_crosslink/win10_test_mipi_v2/prj/win10_test_mipi_v2.lpf
synthesis = lse

#strategy options
VHDL2008 = false

#HDLs options
[HDLs]
C:/Users/rui/Desktop/win10_crosslink/win10_test_mipi_v2/src/mipi_byte_aligner.v = Verilog
C:/Users/rui/Desktop/win10_crosslink/win10_test_mipi_v2/src/mipi_lane_state_detection.v = Verilog
C:/Users/rui/Desktop/win10_crosslink/win10_test_mipi_v2/src/top.v = Verilog
C:/Users/rui/Desktop/win10_crosslink/win10_test_mipi_v2/ip/mipi/mipi_rx/mipi_rx.v = Verilog
C:/Users/rui/Desktop/win10_crosslink/win10_test_mipi_v2/ip/mipi/mipi.v = Verilog
C:/Users/rui/Desktop/win10_crosslink/win10_test_mipi_v2/ip/clock/pll_sys_clk/pll_sys_clk.v = Verilog
C:/Users/rui/Desktop/win10_crosslink/win10_test_mipi_v2/ip/clock/clock.v = Verilog
C:/Users/rui/Desktop/win10_crosslink/win10_test_mipi_v2/ip/fifo/dphy_raw_fifo/dphy_raw_fifo.v = Verilog
C:/Users/rui/Desktop/win10_crosslink/win10_test_mipi_v2/ip/fifo/fifo.v = Verilog
C:/Users/rui/Desktop/win10_crosslink/win10_test_mipi_v2/src/mipi_raw_data_controller.v = Verilog
C:/Users/rui/Desktop/win10_crosslink/win10_test_mipi_v2/src/mipi_multi_lane_aligner.v = Verilog
C:/Users/rui/Desktop/win10_crosslink/win10_test_mipi_v2/ip/output_io/ddr_output/ddr_output.v = Verilog
C:/Users/rui/Desktop/win10_crosslink/win10_test_mipi_v2/ip/output_io/output_io.v = Verilog
[HDL_Defines]
SBP_SYNTHESIS=
[HDL_Param]
[Generated]
C:/Users/rui/Desktop/win10_crosslink/win10_test_mipi_v2/prj/impl1/reveal_workspace/tmpreveal/top_la0_trig_gen.v=Verilog
C:/Users/rui/Desktop/win10_crosslink/win10_test_mipi_v2/prj/impl1/reveal_workspace/tmpreveal/top_la0_gen.v=Verilog
C:/Users/rui/Desktop/win10_crosslink/win10_test_mipi_v2/prj/impl1/reveal_workspace/tmpreveal/top_rvl.v=Verilog,work
