,design,design_name,config,runtime,DIEAREA_mm^2,CellPer_mm^2,(Cell/mm^2)/Core_Util,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/openLANE_flow/designs/mac_cluster,mac_cluster,05-12_18-52,0h3m56s,0.260075,28864.75055272517,82470.71586492906,36,634.44,7507,0,0,0,0,0,0,275,7,0,411854,54313,0.0,-1.21,0.0,-2.75,0.0,0.0,-2.43,0.0,-9.18,0.0,341535713,0.0,34.23,36.34,0.97,0.46,0.0,8613,8924,3806,4117,0,0,0,7507,1078,128,16,102,502,5,0,1178,1349,2107,57,362,3200,186,3748,12.048192771084338,83.0,83,2,7,35,1,153.6,153.18,0.4,0,sky130_fd_sc_hd,8,3
