Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Tue Feb 27 20:44:41 2018
| Host         : localhost.localdomain running 64-bit Fedora release 27 (Twenty Seven)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_VGA_timing_summary_routed.rpt -rpx top_VGA_timing_summary_routed.rpx
| Design       : top_VGA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.170       -0.684                      7                  798        0.125        0.000                      0                  798        4.500        0.000                       0                   295  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_i  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i              -0.170       -0.684                      7                  798        0.125        0.000                      0                  798        4.500        0.000                       0                   295  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            7  Failing Endpoints,  Worst Slack       -0.170ns,  Total Violation       -0.684ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.170ns  (required time - arrival time)
  Source:                 i_vgacontroller/s_pixelhorizontal_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory1/addr_rom1_o_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        10.206ns  (logic 7.400ns (72.507%)  route 2.806ns (27.493%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.564     5.085    i_vgacontroller/CLK
    SLICE_X56Y34         FDCE                                         r  i_vgacontroller/s_pixelhorizontal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  i_vgacontroller/s_pixelhorizontal_reg[1]/Q
                         net (fo=12, routed)          0.726     6.329    i_vgacontroller/p_1_out0[1]
    SLICE_X56Y34         LUT5 (Prop_lut5_I0_O)        0.124     6.453 f  i_vgacontroller/s_pixelhorizontal[7]_i_2/O
                         net (fo=6, routed)           0.465     6.918    i_vgacontroller/s_pixelhorizontal[7]_i_2_n_0
    SLICE_X55Y34         LUT3 (Prop_lut3_I0_O)        0.124     7.042 f  i_vgacontroller/p_1_out0_i_11/O
                         net (fo=3, routed)           0.164     7.205    i_vgacontroller/p_1_out0_i_11_n_0
    SLICE_X55Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.329 r  i_vgacontroller/p_1_out0_i_7/O
                         net (fo=2, routed)           0.826     8.156    i_memory1/INMODE[0]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_INMODE[1]_P[1])
                                                      5.283    13.439 r  i_memory1/p_1_out0/P[1]
                         net (fo=2, routed)           0.626    14.064    i_memory1/p_1_out0_n_104
    SLICE_X54Y30         LUT2 (Prop_lut2_I0_O)        0.124    14.188 r  i_memory1/addr_rom1_o[3]_i_4/O
                         net (fo=1, routed)           0.000    14.188    i_memory1/addr_rom1_o[3]_i_4_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.721 r  i_memory1/addr_rom1_o_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.721    i_memory1/addr_rom1_o_reg[3]_i_1_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.838 r  i_memory1/addr_rom1_o_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.838    i_memory1/addr_rom1_o_reg[7]_i_1_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.955 r  i_memory1/addr_rom1_o_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.955    i_memory1/addr_rom1_o_reg[11]_i_1_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.072 r  i_memory1/addr_rom1_o_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.072    i_memory1/addr_rom1_o_reg[15]_i_1_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.291 r  i_memory1/addr_rom1_o_reg[16]_i_2/O[0]
                         net (fo=1, routed)           0.000    15.291    i_memory1/addr_rom1_o_reg[16]_i_2_n_7
    SLICE_X54Y34         FDRE                                         r  i_memory1/addr_rom1_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.446    14.787    i_memory1/CLK
    SLICE_X54Y34         FDRE                                         r  i_memory1/addr_rom1_o_reg[16]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X54Y34         FDRE (Setup_fdre_C_D)        0.109    15.121    i_memory1/addr_rom1_o_reg[16]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                         -15.291    
  -------------------------------------------------------------------
                         slack                                 -0.170    

Slack (VIOLATED) :        -0.158ns  (required time - arrival time)
  Source:                 i_vgacontroller/s_pixelhorizontal_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory1/addr_rom1_o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        10.193ns  (logic 7.387ns (72.472%)  route 2.806ns (27.528%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.564     5.085    i_vgacontroller/CLK
    SLICE_X56Y34         FDCE                                         r  i_vgacontroller/s_pixelhorizontal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  i_vgacontroller/s_pixelhorizontal_reg[1]/Q
                         net (fo=12, routed)          0.726     6.329    i_vgacontroller/p_1_out0[1]
    SLICE_X56Y34         LUT5 (Prop_lut5_I0_O)        0.124     6.453 f  i_vgacontroller/s_pixelhorizontal[7]_i_2/O
                         net (fo=6, routed)           0.465     6.918    i_vgacontroller/s_pixelhorizontal[7]_i_2_n_0
    SLICE_X55Y34         LUT3 (Prop_lut3_I0_O)        0.124     7.042 f  i_vgacontroller/p_1_out0_i_11/O
                         net (fo=3, routed)           0.164     7.205    i_vgacontroller/p_1_out0_i_11_n_0
    SLICE_X55Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.329 r  i_vgacontroller/p_1_out0_i_7/O
                         net (fo=2, routed)           0.826     8.156    i_memory1/INMODE[0]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_INMODE[1]_P[1])
                                                      5.283    13.439 r  i_memory1/p_1_out0/P[1]
                         net (fo=2, routed)           0.626    14.064    i_memory1/p_1_out0_n_104
    SLICE_X54Y30         LUT2 (Prop_lut2_I0_O)        0.124    14.188 r  i_memory1/addr_rom1_o[3]_i_4/O
                         net (fo=1, routed)           0.000    14.188    i_memory1/addr_rom1_o[3]_i_4_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.721 r  i_memory1/addr_rom1_o_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.721    i_memory1/addr_rom1_o_reg[3]_i_1_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.838 r  i_memory1/addr_rom1_o_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.838    i_memory1/addr_rom1_o_reg[7]_i_1_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.955 r  i_memory1/addr_rom1_o_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.955    i_memory1/addr_rom1_o_reg[11]_i_1_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.278 r  i_memory1/addr_rom1_o_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.278    i_memory1/addr_rom1_o_reg[15]_i_1_n_6
    SLICE_X54Y33         FDRE                                         r  i_memory1/addr_rom1_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.445    14.786    i_memory1/CLK
    SLICE_X54Y33         FDRE                                         r  i_memory1/addr_rom1_o_reg[13]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X54Y33         FDRE (Setup_fdre_C_D)        0.109    15.120    i_memory1/addr_rom1_o_reg[13]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -15.278    
  -------------------------------------------------------------------
                         slack                                 -0.158    

Slack (VIOLATED) :        -0.150ns  (required time - arrival time)
  Source:                 i_vgacontroller/s_pixelhorizontal_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory1/addr_rom1_o_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        10.185ns  (logic 7.379ns (72.450%)  route 2.806ns (27.550%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.564     5.085    i_vgacontroller/CLK
    SLICE_X56Y34         FDCE                                         r  i_vgacontroller/s_pixelhorizontal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  i_vgacontroller/s_pixelhorizontal_reg[1]/Q
                         net (fo=12, routed)          0.726     6.329    i_vgacontroller/p_1_out0[1]
    SLICE_X56Y34         LUT5 (Prop_lut5_I0_O)        0.124     6.453 f  i_vgacontroller/s_pixelhorizontal[7]_i_2/O
                         net (fo=6, routed)           0.465     6.918    i_vgacontroller/s_pixelhorizontal[7]_i_2_n_0
    SLICE_X55Y34         LUT3 (Prop_lut3_I0_O)        0.124     7.042 f  i_vgacontroller/p_1_out0_i_11/O
                         net (fo=3, routed)           0.164     7.205    i_vgacontroller/p_1_out0_i_11_n_0
    SLICE_X55Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.329 r  i_vgacontroller/p_1_out0_i_7/O
                         net (fo=2, routed)           0.826     8.156    i_memory1/INMODE[0]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_INMODE[1]_P[1])
                                                      5.283    13.439 r  i_memory1/p_1_out0/P[1]
                         net (fo=2, routed)           0.626    14.064    i_memory1/p_1_out0_n_104
    SLICE_X54Y30         LUT2 (Prop_lut2_I0_O)        0.124    14.188 r  i_memory1/addr_rom1_o[3]_i_4/O
                         net (fo=1, routed)           0.000    14.188    i_memory1/addr_rom1_o[3]_i_4_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.721 r  i_memory1/addr_rom1_o_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.721    i_memory1/addr_rom1_o_reg[3]_i_1_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.838 r  i_memory1/addr_rom1_o_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.838    i_memory1/addr_rom1_o_reg[7]_i_1_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.955 r  i_memory1/addr_rom1_o_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.955    i_memory1/addr_rom1_o_reg[11]_i_1_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.270 r  i_memory1/addr_rom1_o_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.270    i_memory1/addr_rom1_o_reg[15]_i_1_n_4
    SLICE_X54Y33         FDRE                                         r  i_memory1/addr_rom1_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.445    14.786    i_memory1/CLK
    SLICE_X54Y33         FDRE                                         r  i_memory1/addr_rom1_o_reg[15]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X54Y33         FDRE (Setup_fdre_C_D)        0.109    15.120    i_memory1/addr_rom1_o_reg[15]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -15.270    
  -------------------------------------------------------------------
                         slack                                 -0.150    

Slack (VIOLATED) :        -0.074ns  (required time - arrival time)
  Source:                 i_vgacontroller/s_pixelhorizontal_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory1/addr_rom1_o_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        10.109ns  (logic 7.303ns (72.243%)  route 2.806ns (27.757%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.564     5.085    i_vgacontroller/CLK
    SLICE_X56Y34         FDCE                                         r  i_vgacontroller/s_pixelhorizontal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  i_vgacontroller/s_pixelhorizontal_reg[1]/Q
                         net (fo=12, routed)          0.726     6.329    i_vgacontroller/p_1_out0[1]
    SLICE_X56Y34         LUT5 (Prop_lut5_I0_O)        0.124     6.453 f  i_vgacontroller/s_pixelhorizontal[7]_i_2/O
                         net (fo=6, routed)           0.465     6.918    i_vgacontroller/s_pixelhorizontal[7]_i_2_n_0
    SLICE_X55Y34         LUT3 (Prop_lut3_I0_O)        0.124     7.042 f  i_vgacontroller/p_1_out0_i_11/O
                         net (fo=3, routed)           0.164     7.205    i_vgacontroller/p_1_out0_i_11_n_0
    SLICE_X55Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.329 r  i_vgacontroller/p_1_out0_i_7/O
                         net (fo=2, routed)           0.826     8.156    i_memory1/INMODE[0]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_INMODE[1]_P[1])
                                                      5.283    13.439 r  i_memory1/p_1_out0/P[1]
                         net (fo=2, routed)           0.626    14.064    i_memory1/p_1_out0_n_104
    SLICE_X54Y30         LUT2 (Prop_lut2_I0_O)        0.124    14.188 r  i_memory1/addr_rom1_o[3]_i_4/O
                         net (fo=1, routed)           0.000    14.188    i_memory1/addr_rom1_o[3]_i_4_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.721 r  i_memory1/addr_rom1_o_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.721    i_memory1/addr_rom1_o_reg[3]_i_1_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.838 r  i_memory1/addr_rom1_o_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.838    i_memory1/addr_rom1_o_reg[7]_i_1_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.955 r  i_memory1/addr_rom1_o_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.955    i_memory1/addr_rom1_o_reg[11]_i_1_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.194 r  i_memory1/addr_rom1_o_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.194    i_memory1/addr_rom1_o_reg[15]_i_1_n_5
    SLICE_X54Y33         FDRE                                         r  i_memory1/addr_rom1_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.445    14.786    i_memory1/CLK
    SLICE_X54Y33         FDRE                                         r  i_memory1/addr_rom1_o_reg[14]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X54Y33         FDRE (Setup_fdre_C_D)        0.109    15.120    i_memory1/addr_rom1_o_reg[14]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -15.194    
  -------------------------------------------------------------------
                         slack                                 -0.074    

Slack (VIOLATED) :        -0.054ns  (required time - arrival time)
  Source:                 i_vgacontroller/s_pixelhorizontal_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory1/addr_rom1_o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        10.089ns  (logic 7.283ns (72.188%)  route 2.806ns (27.812%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.564     5.085    i_vgacontroller/CLK
    SLICE_X56Y34         FDCE                                         r  i_vgacontroller/s_pixelhorizontal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  i_vgacontroller/s_pixelhorizontal_reg[1]/Q
                         net (fo=12, routed)          0.726     6.329    i_vgacontroller/p_1_out0[1]
    SLICE_X56Y34         LUT5 (Prop_lut5_I0_O)        0.124     6.453 f  i_vgacontroller/s_pixelhorizontal[7]_i_2/O
                         net (fo=6, routed)           0.465     6.918    i_vgacontroller/s_pixelhorizontal[7]_i_2_n_0
    SLICE_X55Y34         LUT3 (Prop_lut3_I0_O)        0.124     7.042 f  i_vgacontroller/p_1_out0_i_11/O
                         net (fo=3, routed)           0.164     7.205    i_vgacontroller/p_1_out0_i_11_n_0
    SLICE_X55Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.329 r  i_vgacontroller/p_1_out0_i_7/O
                         net (fo=2, routed)           0.826     8.156    i_memory1/INMODE[0]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_INMODE[1]_P[1])
                                                      5.283    13.439 r  i_memory1/p_1_out0/P[1]
                         net (fo=2, routed)           0.626    14.064    i_memory1/p_1_out0_n_104
    SLICE_X54Y30         LUT2 (Prop_lut2_I0_O)        0.124    14.188 r  i_memory1/addr_rom1_o[3]_i_4/O
                         net (fo=1, routed)           0.000    14.188    i_memory1/addr_rom1_o[3]_i_4_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.721 r  i_memory1/addr_rom1_o_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.721    i_memory1/addr_rom1_o_reg[3]_i_1_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.838 r  i_memory1/addr_rom1_o_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.838    i_memory1/addr_rom1_o_reg[7]_i_1_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.955 r  i_memory1/addr_rom1_o_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.955    i_memory1/addr_rom1_o_reg[11]_i_1_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.174 r  i_memory1/addr_rom1_o_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.174    i_memory1/addr_rom1_o_reg[15]_i_1_n_7
    SLICE_X54Y33         FDRE                                         r  i_memory1/addr_rom1_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.445    14.786    i_memory1/CLK
    SLICE_X54Y33         FDRE                                         r  i_memory1/addr_rom1_o_reg[12]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X54Y33         FDRE (Setup_fdre_C_D)        0.109    15.120    i_memory1/addr_rom1_o_reg[12]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -15.174    
  -------------------------------------------------------------------
                         slack                                 -0.054    

Slack (VIOLATED) :        -0.042ns  (required time - arrival time)
  Source:                 i_vgacontroller/s_pixelhorizontal_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory1/addr_rom1_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        10.076ns  (logic 7.270ns (72.152%)  route 2.806ns (27.848%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.564     5.085    i_vgacontroller/CLK
    SLICE_X56Y34         FDCE                                         r  i_vgacontroller/s_pixelhorizontal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  i_vgacontroller/s_pixelhorizontal_reg[1]/Q
                         net (fo=12, routed)          0.726     6.329    i_vgacontroller/p_1_out0[1]
    SLICE_X56Y34         LUT5 (Prop_lut5_I0_O)        0.124     6.453 f  i_vgacontroller/s_pixelhorizontal[7]_i_2/O
                         net (fo=6, routed)           0.465     6.918    i_vgacontroller/s_pixelhorizontal[7]_i_2_n_0
    SLICE_X55Y34         LUT3 (Prop_lut3_I0_O)        0.124     7.042 f  i_vgacontroller/p_1_out0_i_11/O
                         net (fo=3, routed)           0.164     7.205    i_vgacontroller/p_1_out0_i_11_n_0
    SLICE_X55Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.329 r  i_vgacontroller/p_1_out0_i_7/O
                         net (fo=2, routed)           0.826     8.156    i_memory1/INMODE[0]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_INMODE[1]_P[1])
                                                      5.283    13.439 r  i_memory1/p_1_out0/P[1]
                         net (fo=2, routed)           0.626    14.064    i_memory1/p_1_out0_n_104
    SLICE_X54Y30         LUT2 (Prop_lut2_I0_O)        0.124    14.188 r  i_memory1/addr_rom1_o[3]_i_4/O
                         net (fo=1, routed)           0.000    14.188    i_memory1/addr_rom1_o[3]_i_4_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.721 r  i_memory1/addr_rom1_o_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.721    i_memory1/addr_rom1_o_reg[3]_i_1_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.838 r  i_memory1/addr_rom1_o_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.838    i_memory1/addr_rom1_o_reg[7]_i_1_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.161 r  i_memory1/addr_rom1_o_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.161    i_memory1/addr_rom1_o_reg[11]_i_1_n_6
    SLICE_X54Y32         FDRE                                         r  i_memory1/addr_rom1_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.444    14.785    i_memory1/CLK
    SLICE_X54Y32         FDRE                                         r  i_memory1/addr_rom1_o_reg[9]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X54Y32         FDRE (Setup_fdre_C_D)        0.109    15.119    i_memory1/addr_rom1_o_reg[9]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -15.161    
  -------------------------------------------------------------------
                         slack                                 -0.042    

Slack (VIOLATED) :        -0.034ns  (required time - arrival time)
  Source:                 i_vgacontroller/s_pixelhorizontal_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory1/addr_rom1_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        10.068ns  (logic 7.262ns (72.130%)  route 2.806ns (27.870%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.564     5.085    i_vgacontroller/CLK
    SLICE_X56Y34         FDCE                                         r  i_vgacontroller/s_pixelhorizontal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  i_vgacontroller/s_pixelhorizontal_reg[1]/Q
                         net (fo=12, routed)          0.726     6.329    i_vgacontroller/p_1_out0[1]
    SLICE_X56Y34         LUT5 (Prop_lut5_I0_O)        0.124     6.453 f  i_vgacontroller/s_pixelhorizontal[7]_i_2/O
                         net (fo=6, routed)           0.465     6.918    i_vgacontroller/s_pixelhorizontal[7]_i_2_n_0
    SLICE_X55Y34         LUT3 (Prop_lut3_I0_O)        0.124     7.042 f  i_vgacontroller/p_1_out0_i_11/O
                         net (fo=3, routed)           0.164     7.205    i_vgacontroller/p_1_out0_i_11_n_0
    SLICE_X55Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.329 r  i_vgacontroller/p_1_out0_i_7/O
                         net (fo=2, routed)           0.826     8.156    i_memory1/INMODE[0]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_INMODE[1]_P[1])
                                                      5.283    13.439 r  i_memory1/p_1_out0/P[1]
                         net (fo=2, routed)           0.626    14.064    i_memory1/p_1_out0_n_104
    SLICE_X54Y30         LUT2 (Prop_lut2_I0_O)        0.124    14.188 r  i_memory1/addr_rom1_o[3]_i_4/O
                         net (fo=1, routed)           0.000    14.188    i_memory1/addr_rom1_o[3]_i_4_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.721 r  i_memory1/addr_rom1_o_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.721    i_memory1/addr_rom1_o_reg[3]_i_1_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.838 r  i_memory1/addr_rom1_o_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.838    i_memory1/addr_rom1_o_reg[7]_i_1_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.153 r  i_memory1/addr_rom1_o_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.153    i_memory1/addr_rom1_o_reg[11]_i_1_n_4
    SLICE_X54Y32         FDRE                                         r  i_memory1/addr_rom1_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.444    14.785    i_memory1/CLK
    SLICE_X54Y32         FDRE                                         r  i_memory1/addr_rom1_o_reg[11]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X54Y32         FDRE (Setup_fdre_C_D)        0.109    15.119    i_memory1/addr_rom1_o_reg[11]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -15.153    
  -------------------------------------------------------------------
                         slack                                 -0.034    

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 i_vgacontroller/s_pixelhorizontal_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory1/addr_rom1_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        9.992ns  (logic 7.186ns (71.918%)  route 2.806ns (28.082%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.564     5.085    i_vgacontroller/CLK
    SLICE_X56Y34         FDCE                                         r  i_vgacontroller/s_pixelhorizontal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  i_vgacontroller/s_pixelhorizontal_reg[1]/Q
                         net (fo=12, routed)          0.726     6.329    i_vgacontroller/p_1_out0[1]
    SLICE_X56Y34         LUT5 (Prop_lut5_I0_O)        0.124     6.453 f  i_vgacontroller/s_pixelhorizontal[7]_i_2/O
                         net (fo=6, routed)           0.465     6.918    i_vgacontroller/s_pixelhorizontal[7]_i_2_n_0
    SLICE_X55Y34         LUT3 (Prop_lut3_I0_O)        0.124     7.042 f  i_vgacontroller/p_1_out0_i_11/O
                         net (fo=3, routed)           0.164     7.205    i_vgacontroller/p_1_out0_i_11_n_0
    SLICE_X55Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.329 r  i_vgacontroller/p_1_out0_i_7/O
                         net (fo=2, routed)           0.826     8.156    i_memory1/INMODE[0]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_INMODE[1]_P[1])
                                                      5.283    13.439 r  i_memory1/p_1_out0/P[1]
                         net (fo=2, routed)           0.626    14.064    i_memory1/p_1_out0_n_104
    SLICE_X54Y30         LUT2 (Prop_lut2_I0_O)        0.124    14.188 r  i_memory1/addr_rom1_o[3]_i_4/O
                         net (fo=1, routed)           0.000    14.188    i_memory1/addr_rom1_o[3]_i_4_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.721 r  i_memory1/addr_rom1_o_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.721    i_memory1/addr_rom1_o_reg[3]_i_1_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.838 r  i_memory1/addr_rom1_o_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.838    i_memory1/addr_rom1_o_reg[7]_i_1_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.077 r  i_memory1/addr_rom1_o_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.077    i_memory1/addr_rom1_o_reg[11]_i_1_n_5
    SLICE_X54Y32         FDRE                                         r  i_memory1/addr_rom1_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.444    14.785    i_memory1/CLK
    SLICE_X54Y32         FDRE                                         r  i_memory1/addr_rom1_o_reg[10]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X54Y32         FDRE (Setup_fdre_C_D)        0.109    15.119    i_memory1/addr_rom1_o_reg[10]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -15.077    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 i_vgacontroller/s_pixelhorizontal_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory1/addr_rom1_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        9.972ns  (logic 7.166ns (71.861%)  route 2.806ns (28.139%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.564     5.085    i_vgacontroller/CLK
    SLICE_X56Y34         FDCE                                         r  i_vgacontroller/s_pixelhorizontal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  i_vgacontroller/s_pixelhorizontal_reg[1]/Q
                         net (fo=12, routed)          0.726     6.329    i_vgacontroller/p_1_out0[1]
    SLICE_X56Y34         LUT5 (Prop_lut5_I0_O)        0.124     6.453 f  i_vgacontroller/s_pixelhorizontal[7]_i_2/O
                         net (fo=6, routed)           0.465     6.918    i_vgacontroller/s_pixelhorizontal[7]_i_2_n_0
    SLICE_X55Y34         LUT3 (Prop_lut3_I0_O)        0.124     7.042 f  i_vgacontroller/p_1_out0_i_11/O
                         net (fo=3, routed)           0.164     7.205    i_vgacontroller/p_1_out0_i_11_n_0
    SLICE_X55Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.329 r  i_vgacontroller/p_1_out0_i_7/O
                         net (fo=2, routed)           0.826     8.156    i_memory1/INMODE[0]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_INMODE[1]_P[1])
                                                      5.283    13.439 r  i_memory1/p_1_out0/P[1]
                         net (fo=2, routed)           0.626    14.064    i_memory1/p_1_out0_n_104
    SLICE_X54Y30         LUT2 (Prop_lut2_I0_O)        0.124    14.188 r  i_memory1/addr_rom1_o[3]_i_4/O
                         net (fo=1, routed)           0.000    14.188    i_memory1/addr_rom1_o[3]_i_4_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.721 r  i_memory1/addr_rom1_o_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.721    i_memory1/addr_rom1_o_reg[3]_i_1_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.838 r  i_memory1/addr_rom1_o_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.838    i_memory1/addr_rom1_o_reg[7]_i_1_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.057 r  i_memory1/addr_rom1_o_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.057    i_memory1/addr_rom1_o_reg[11]_i_1_n_7
    SLICE_X54Y32         FDRE                                         r  i_memory1/addr_rom1_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.444    14.785    i_memory1/CLK
    SLICE_X54Y32         FDRE                                         r  i_memory1/addr_rom1_o_reg[8]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X54Y32         FDRE (Setup_fdre_C_D)        0.109    15.119    i_memory1/addr_rom1_o_reg[8]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -15.057    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 i_vgacontroller/s_pixelhorizontal_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory1/addr_rom1_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        9.959ns  (logic 7.153ns (71.825%)  route 2.806ns (28.175%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.564     5.085    i_vgacontroller/CLK
    SLICE_X56Y34         FDCE                                         r  i_vgacontroller/s_pixelhorizontal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  i_vgacontroller/s_pixelhorizontal_reg[1]/Q
                         net (fo=12, routed)          0.726     6.329    i_vgacontroller/p_1_out0[1]
    SLICE_X56Y34         LUT5 (Prop_lut5_I0_O)        0.124     6.453 f  i_vgacontroller/s_pixelhorizontal[7]_i_2/O
                         net (fo=6, routed)           0.465     6.918    i_vgacontroller/s_pixelhorizontal[7]_i_2_n_0
    SLICE_X55Y34         LUT3 (Prop_lut3_I0_O)        0.124     7.042 f  i_vgacontroller/p_1_out0_i_11/O
                         net (fo=3, routed)           0.164     7.205    i_vgacontroller/p_1_out0_i_11_n_0
    SLICE_X55Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.329 r  i_vgacontroller/p_1_out0_i_7/O
                         net (fo=2, routed)           0.826     8.156    i_memory1/INMODE[0]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_INMODE[1]_P[1])
                                                      5.283    13.439 r  i_memory1/p_1_out0/P[1]
                         net (fo=2, routed)           0.626    14.064    i_memory1/p_1_out0_n_104
    SLICE_X54Y30         LUT2 (Prop_lut2_I0_O)        0.124    14.188 r  i_memory1/addr_rom1_o[3]_i_4/O
                         net (fo=1, routed)           0.000    14.188    i_memory1/addr_rom1_o[3]_i_4_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.721 r  i_memory1/addr_rom1_o_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.721    i_memory1/addr_rom1_o_reg[3]_i_1_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.044 r  i_memory1/addr_rom1_o_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.044    i_memory1/addr_rom1_o_reg[7]_i_1_n_6
    SLICE_X54Y31         FDRE                                         r  i_memory1/addr_rom1_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.442    14.783    i_memory1/CLK
    SLICE_X54Y31         FDRE                                         r  i_memory1/addr_rom1_o_reg[5]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X54Y31         FDRE (Setup_fdre_C_D)        0.109    15.117    i_memory1/addr_rom1_o_reg[5]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -15.044    
  -------------------------------------------------------------------
                         slack                                  0.073    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 i_memory2/addr_rom2_o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.900%)  route 0.221ns (61.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.560     1.443    i_memory2/CLK
    SLICE_X57Y30         FDCE                                         r  i_memory2/addr_rom2_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  i_memory2/addr_rom2_o_reg[11]/Q
                         net (fo=6, routed)           0.221     1.806    i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y5          RAMB36E1                                     r  i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.867     1.995    i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.497     1.498    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.681    i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 i_memory1/addr_rom1_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.624%)  route 0.261ns (61.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.560     1.443    i_memory1/CLK
    SLICE_X54Y32         FDRE                                         r  i_memory1/addr_rom1_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  i_memory1/addr_rom1_o_reg[10]/Q
                         net (fo=27, routed)          0.261     1.868    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y7          RAMB36E1                                     r  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.877     2.005    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.478     1.527    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.710    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 i_memory1/addr_rom1_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.284%)  route 0.264ns (61.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.560     1.443    i_memory1/CLK
    SLICE_X54Y32         FDRE                                         r  i_memory1/addr_rom1_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  i_memory1/addr_rom1_o_reg[9]/Q
                         net (fo=27, routed)          0.264     1.872    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y7          RAMB36E1                                     r  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.877     2.005    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.478     1.527    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.710    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 i_memory1/addr_rom1_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.843%)  route 0.269ns (62.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.558     1.441    i_memory1/CLK
    SLICE_X54Y30         FDRE                                         r  i_memory1/addr_rom1_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  i_memory1/addr_rom1_o_reg[1]/Q
                         net (fo=27, routed)          0.269     1.875    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y7          RAMB36E1                                     r  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.877     2.005    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.478     1.527    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     1.710    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 i_iologic/s_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_iologic/s_debcnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.189ns (66.115%)  route 0.097ns (33.885%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.554     1.437    i_iologic/CLK
    SLICE_X45Y28         FDCE                                         r  i_iologic/s_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  i_iologic/s_button_reg/Q
                         net (fo=2, routed)           0.097     1.675    i_iologic/s_button_reg_n_0
    SLICE_X44Y28         LUT5 (Prop_lut5_I1_O)        0.048     1.723 r  i_iologic/s_debcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.723    i_iologic/s_debcnt[1]_i_1_n_0
    SLICE_X44Y28         FDCE                                         r  i_iologic/s_debcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.822     1.949    i_iologic/CLK
    SLICE_X44Y28         FDCE                                         r  i_iologic/s_debcnt_reg[1]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X44Y28         FDCE (Hold_fdce_C_D)         0.107     1.557    i_iologic/s_debcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 i_memory1/addr_rom1_o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.282%)  route 0.264ns (61.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.561     1.444    i_memory1/CLK
    SLICE_X54Y33         FDRE                                         r  i_memory1/addr_rom1_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y33         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  i_memory1/addr_rom1_o_reg[15]/Q
                         net (fo=27, routed)          0.264     1.873    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[15]
    RAMB36_X2Y7          RAMB36E1                                     r  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.877     2.005    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.478     1.527    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.180     1.707    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 i_memory2/addr_rom2_o_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.485%)  route 0.233ns (64.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.559     1.442    i_memory2/CLK
    SLICE_X57Y29         FDCE                                         r  i_memory2/addr_rom2_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDCE (Prop_fdce_C_Q)         0.128     1.570 r  i_memory2/addr_rom2_o_reg[8]/Q
                         net (fo=5, routed)           0.233     1.803    i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y6          RAMB36E1                                     r  i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.872     2.000    i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.497     1.503    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.130     1.633    i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 i_memory1/addr_rom1_o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.046%)  route 0.267ns (61.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.561     1.444    i_memory1/CLK
    SLICE_X54Y33         FDRE                                         r  i_memory1/addr_rom1_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y33         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  i_memory1/addr_rom1_o_reg[15]/Q
                         net (fo=27, routed)          0.267     1.875    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[15]
    RAMB36_X1Y6          RAMB36E1                                     r  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.871     1.999    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.478     1.521    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.180     1.701    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 i_memory1/addr_rom1_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.940%)  route 0.280ns (63.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.558     1.441    i_memory1/CLK
    SLICE_X54Y30         FDRE                                         r  i_memory1/addr_rom1_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  i_memory1/addr_rom1_o_reg[0]/Q
                         net (fo=27, routed)          0.280     1.885    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y7          RAMB36E1                                     r  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.877     2.005    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.478     1.527    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     1.710    i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 i_memory2/addr_rom2_o_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.128ns (34.827%)  route 0.240ns (65.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.559     1.442    i_memory2/CLK
    SLICE_X57Y29         FDCE                                         r  i_memory2/addr_rom2_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDCE (Prop_fdce_C_Q)         0.128     1.570 r  i_memory2/addr_rom2_o_reg[7]/Q
                         net (fo=5, routed)           0.240     1.810    i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y6          RAMB36E1                                     r  i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.872     2.000    i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.497     1.503    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.129     1.632    i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y7   i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y8   i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y5   i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7   i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y6   i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8   i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y16  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y16  i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9   i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9   i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y30  i_memory2/addr_rom2_o_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y29  i_memory2/memory2_b_o_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y29  i_memory2/memory2_b_o_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y30  i_memory2/memory2_g_o_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y29  i_memory2/memory2_g_o_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y30  i_memory2/memory2_g_o_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y29  i_memory2/memory2_g_o_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y29  i_memory2/memory2_r_o_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y29  i_memory2/memory2_r_o_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X52Y34  i_sourcemultiplexer/position_vertical2_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y28  i_memory2/addr_rom2_o_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y29  i_memory2/addr_rom2_o_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y30  i_memory2/addr_rom2_o_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y28  i_memory2/addr_rom2_o_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y28  i_memory2/addr_rom2_o_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y28  i_memory2/addr_rom2_o_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y29  i_memory2/addr_rom2_o_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y29  i_memory2/addr_rom2_o_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y29  i_memory2/addr_rom2_o_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y29  i_memory2/addr_rom2_o_reg[7]/C



