
CUKET_GyroscopeCalibration.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000048e0  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000150  08004ab0  08004ab0  00005ab0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004c00  08004c00  0000605c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004c00  08004c00  00005c00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004c08  08004c08  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004c08  08004c08  00005c08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004c0c  08004c0c  00005c0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08004c10  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000320  2000005c  08004c6c  0000605c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000037c  08004c6c  0000637c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d458  00000000  00000000  0000608c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f28  00000000  00000000  000134e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c60  00000000  00000000  00015410  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009b4  00000000  00000000  00016070  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021c4d  00000000  00000000  00016a24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fece  00000000  00000000  00038671  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ccf53  00000000  00000000  0004853f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00115492  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000391c  00000000  00000000  001154d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000076  00000000  00000000  00118df4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000005c 	.word	0x2000005c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08004a98 	.word	0x08004a98

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000060 	.word	0x20000060
 800020c:	08004a98 	.word	0x08004a98

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <Flash_ReadStatus>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint8_t Flash_ReadStatus(void) {
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b082      	sub	sp, #8
 80005f0:	af00      	add	r7, sp, #0
    uint8_t cmd = 0x05;
 80005f2:	2305      	movs	r3, #5
 80005f4:	71fb      	strb	r3, [r7, #7]
    uint8_t status;

    FLASH_CS_LOW();
 80005f6:	2200      	movs	r2, #0
 80005f8:	2110      	movs	r1, #16
 80005fa:	480d      	ldr	r0, [pc, #52]	@ (8000630 <Flash_ReadStatus+0x44>)
 80005fc:	f001 fbf2 	bl	8001de4 <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(&hspi2, &cmd, 1, HAL_MAX_DELAY);
 8000600:	1df9      	adds	r1, r7, #7
 8000602:	f04f 33ff 	mov.w	r3, #4294967295
 8000606:	2201      	movs	r2, #1
 8000608:	480a      	ldr	r0, [pc, #40]	@ (8000634 <Flash_ReadStatus+0x48>)
 800060a:	f002 fbba 	bl	8002d82 <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi2, &status, 1, HAL_MAX_DELAY);
 800060e:	1db9      	adds	r1, r7, #6
 8000610:	f04f 33ff 	mov.w	r3, #4294967295
 8000614:	2201      	movs	r2, #1
 8000616:	4807      	ldr	r0, [pc, #28]	@ (8000634 <Flash_ReadStatus+0x48>)
 8000618:	f002 fcf7 	bl	800300a <HAL_SPI_Receive>

    FLASH_CS_HIGH();
 800061c:	2201      	movs	r2, #1
 800061e:	2110      	movs	r1, #16
 8000620:	4803      	ldr	r0, [pc, #12]	@ (8000630 <Flash_ReadStatus+0x44>)
 8000622:	f001 fbdf 	bl	8001de4 <HAL_GPIO_WritePin>

    return status;
 8000626:	79bb      	ldrb	r3, [r7, #6]
}
 8000628:	4618      	mov	r0, r3
 800062a:	3708      	adds	r7, #8
 800062c:	46bd      	mov	sp, r7
 800062e:	bd80      	pop	{r7, pc}
 8000630:	40020000 	.word	0x40020000
 8000634:	2000018c 	.word	0x2000018c

08000638 <Flash_WaitForWriteEnd>:

void Flash_WaitForWriteEnd(void) {
 8000638:	b580      	push	{r7, lr}
 800063a:	af00      	add	r7, sp, #0
    while (Flash_ReadStatus() & 0x01);
 800063c:	bf00      	nop
 800063e:	f7ff ffd5 	bl	80005ec <Flash_ReadStatus>
 8000642:	4603      	mov	r3, r0
 8000644:	f003 0301 	and.w	r3, r3, #1
 8000648:	2b00      	cmp	r3, #0
 800064a:	d1f8      	bne.n	800063e <Flash_WaitForWriteEnd+0x6>
}
 800064c:	bf00      	nop
 800064e:	bf00      	nop
 8000650:	bd80      	pop	{r7, pc}
	...

08000654 <Flash_WriteEnable>:

void Flash_WriteEnable(void) {
 8000654:	b580      	push	{r7, lr}
 8000656:	b082      	sub	sp, #8
 8000658:	af00      	add	r7, sp, #0
    uint8_t cmd = FLASH_WRITE_ENABLE;
 800065a:	2306      	movs	r3, #6
 800065c:	71fb      	strb	r3, [r7, #7]

    FLASH_CS_LOW();
 800065e:	2200      	movs	r2, #0
 8000660:	2110      	movs	r1, #16
 8000662:	480b      	ldr	r0, [pc, #44]	@ (8000690 <Flash_WriteEnable+0x3c>)
 8000664:	f001 fbbe 	bl	8001de4 <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(&hspi2, &cmd, 1, HAL_MAX_DELAY);
 8000668:	1df9      	adds	r1, r7, #7
 800066a:	f04f 33ff 	mov.w	r3, #4294967295
 800066e:	2201      	movs	r2, #1
 8000670:	4808      	ldr	r0, [pc, #32]	@ (8000694 <Flash_WriteEnable+0x40>)
 8000672:	f002 fb86 	bl	8002d82 <HAL_SPI_Transmit>

    FLASH_CS_HIGH();
 8000676:	2201      	movs	r2, #1
 8000678:	2110      	movs	r1, #16
 800067a:	4805      	ldr	r0, [pc, #20]	@ (8000690 <Flash_WriteEnable+0x3c>)
 800067c:	f001 fbb2 	bl	8001de4 <HAL_GPIO_WritePin>

    HAL_Delay(1);
 8000680:	2001      	movs	r0, #1
 8000682:	f000 fdfb 	bl	800127c <HAL_Delay>
}
 8000686:	bf00      	nop
 8000688:	3708      	adds	r7, #8
 800068a:	46bd      	mov	sp, r7
 800068c:	bd80      	pop	{r7, pc}
 800068e:	bf00      	nop
 8000690:	40020000 	.word	0x40020000
 8000694:	2000018c 	.word	0x2000018c

08000698 <Flash_Erase4K>:
    FLASH_CS_HIGH();

    Flash_WaitForWriteEnd();
}

void Flash_Erase4K(uint32_t address) {
 8000698:	b580      	push	{r7, lr}
 800069a:	b084      	sub	sp, #16
 800069c:	af00      	add	r7, sp, #0
 800069e:	6078      	str	r0, [r7, #4]

    Flash_WriteEnable();
 80006a0:	f7ff ffd8 	bl	8000654 <Flash_WriteEnable>

    uint8_t cmd[4] = { 0x20,
 80006a4:	2320      	movs	r3, #32
 80006a6:	733b      	strb	r3, [r7, #12]

                      (address >> 16) & 0xFF,
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	0c1b      	lsrs	r3, r3, #16
    uint8_t cmd[4] = { 0x20,
 80006ac:	b2db      	uxtb	r3, r3
 80006ae:	737b      	strb	r3, [r7, #13]

                      (address >> 8) & 0xFF,
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	0a1b      	lsrs	r3, r3, #8
    uint8_t cmd[4] = { 0x20,
 80006b4:	b2db      	uxtb	r3, r3
 80006b6:	73bb      	strb	r3, [r7, #14]
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	b2db      	uxtb	r3, r3
 80006bc:	73fb      	strb	r3, [r7, #15]

                      address & 0xFF };

    FLASH_CS_LOW();
 80006be:	2200      	movs	r2, #0
 80006c0:	2110      	movs	r1, #16
 80006c2:	480b      	ldr	r0, [pc, #44]	@ (80006f0 <Flash_Erase4K+0x58>)
 80006c4:	f001 fb8e 	bl	8001de4 <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(&hspi2, cmd, 4, HAL_MAX_DELAY);
 80006c8:	f107 010c 	add.w	r1, r7, #12
 80006cc:	f04f 33ff 	mov.w	r3, #4294967295
 80006d0:	2204      	movs	r2, #4
 80006d2:	4808      	ldr	r0, [pc, #32]	@ (80006f4 <Flash_Erase4K+0x5c>)
 80006d4:	f002 fb55 	bl	8002d82 <HAL_SPI_Transmit>

    FLASH_CS_HIGH();
 80006d8:	2201      	movs	r2, #1
 80006da:	2110      	movs	r1, #16
 80006dc:	4804      	ldr	r0, [pc, #16]	@ (80006f0 <Flash_Erase4K+0x58>)
 80006de:	f001 fb81 	bl	8001de4 <HAL_GPIO_WritePin>

    Flash_WaitForWriteEnd();
 80006e2:	f7ff ffa9 	bl	8000638 <Flash_WaitForWriteEnd>
}
 80006e6:	bf00      	nop
 80006e8:	3710      	adds	r7, #16
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bd80      	pop	{r7, pc}
 80006ee:	bf00      	nop
 80006f0:	40020000 	.word	0x40020000
 80006f4:	2000018c 	.word	0x2000018c

080006f8 <Flash_ReadByte>:



uint8_t Flash_ReadByte(uint32_t address) {
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b084      	sub	sp, #16
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	6078      	str	r0, [r7, #4]

    uint8_t cmd[4];

    uint8_t recv;

    cmd[0] = FLASH_READ_DATA;
 8000700:	2303      	movs	r3, #3
 8000702:	733b      	strb	r3, [r7, #12]

    cmd[1] = (address >> 16) & 0xFF;
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	0c1b      	lsrs	r3, r3, #16
 8000708:	b2db      	uxtb	r3, r3
 800070a:	737b      	strb	r3, [r7, #13]

    cmd[2] = (address >> 8) & 0xFF;
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	0a1b      	lsrs	r3, r3, #8
 8000710:	b2db      	uxtb	r3, r3
 8000712:	73bb      	strb	r3, [r7, #14]

    cmd[3] = address & 0xFF;
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	b2db      	uxtb	r3, r3
 8000718:	73fb      	strb	r3, [r7, #15]

    FLASH_CS_LOW();
 800071a:	2200      	movs	r2, #0
 800071c:	2110      	movs	r1, #16
 800071e:	480e      	ldr	r0, [pc, #56]	@ (8000758 <Flash_ReadByte+0x60>)
 8000720:	f001 fb60 	bl	8001de4 <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(&hspi2, cmd, 4, HAL_MAX_DELAY);
 8000724:	f107 010c 	add.w	r1, r7, #12
 8000728:	f04f 33ff 	mov.w	r3, #4294967295
 800072c:	2204      	movs	r2, #4
 800072e:	480b      	ldr	r0, [pc, #44]	@ (800075c <Flash_ReadByte+0x64>)
 8000730:	f002 fb27 	bl	8002d82 <HAL_SPI_Transmit>

    HAL_SPI_Receive(&hspi2, &recv, 1, HAL_MAX_DELAY);
 8000734:	f107 010b 	add.w	r1, r7, #11
 8000738:	f04f 33ff 	mov.w	r3, #4294967295
 800073c:	2201      	movs	r2, #1
 800073e:	4807      	ldr	r0, [pc, #28]	@ (800075c <Flash_ReadByte+0x64>)
 8000740:	f002 fc63 	bl	800300a <HAL_SPI_Receive>

    FLASH_CS_HIGH();
 8000744:	2201      	movs	r2, #1
 8000746:	2110      	movs	r1, #16
 8000748:	4803      	ldr	r0, [pc, #12]	@ (8000758 <Flash_ReadByte+0x60>)
 800074a:	f001 fb4b 	bl	8001de4 <HAL_GPIO_WritePin>

    return recv;
 800074e:	7afb      	ldrb	r3, [r7, #11]
}
 8000750:	4618      	mov	r0, r3
 8000752:	3710      	adds	r7, #16
 8000754:	46bd      	mov	sp, r7
 8000756:	bd80      	pop	{r7, pc}
 8000758:	40020000 	.word	0x40020000
 800075c:	2000018c 	.word	0x2000018c

08000760 <Send_String>:

void Send_String(char* str) {
 8000760:	b580      	push	{r7, lr}
 8000762:	b082      	sub	sp, #8
 8000764:	af00      	add	r7, sp, #0
 8000766:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)str, strlen(str), HAL_MAX_DELAY);
 8000768:	6878      	ldr	r0, [r7, #4]
 800076a:	f7ff fd51 	bl	8000210 <strlen>
 800076e:	4603      	mov	r3, r0
 8000770:	b29a      	uxth	r2, r3
 8000772:	f04f 33ff 	mov.w	r3, #4294967295
 8000776:	6879      	ldr	r1, [r7, #4]
 8000778:	4803      	ldr	r0, [pc, #12]	@ (8000788 <Send_String+0x28>)
 800077a:	f003 f89b 	bl	80038b4 <HAL_UART_Transmit>
}
 800077e:	bf00      	nop
 8000780:	3708      	adds	r7, #8
 8000782:	46bd      	mov	sp, r7
 8000784:	bd80      	pop	{r7, pc}
 8000786:	bf00      	nop
 8000788:	200001e4 	.word	0x200001e4

0800078c <Flash_ReadID>:

void Flash_ReadID(void) {
 800078c:	b580      	push	{r7, lr}
 800078e:	b094      	sub	sp, #80	@ 0x50
 8000790:	af02      	add	r7, sp, #8
    uint8_t cmd = 0x9F;
 8000792:	239f      	movs	r3, #159	@ 0x9f
 8000794:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

    uint8_t id[3];

    FLASH_CS_LOW();
 8000798:	2200      	movs	r2, #0
 800079a:	2110      	movs	r1, #16
 800079c:	4816      	ldr	r0, [pc, #88]	@ (80007f8 <Flash_ReadID+0x6c>)
 800079e:	f001 fb21 	bl	8001de4 <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(&hspi2, &cmd, 1, HAL_MAX_DELAY);
 80007a2:	f107 0147 	add.w	r1, r7, #71	@ 0x47
 80007a6:	f04f 33ff 	mov.w	r3, #4294967295
 80007aa:	2201      	movs	r2, #1
 80007ac:	4813      	ldr	r0, [pc, #76]	@ (80007fc <Flash_ReadID+0x70>)
 80007ae:	f002 fae8 	bl	8002d82 <HAL_SPI_Transmit>

    HAL_SPI_Receive(&hspi2, id, 3, HAL_MAX_DELAY);
 80007b2:	f107 0144 	add.w	r1, r7, #68	@ 0x44
 80007b6:	f04f 33ff 	mov.w	r3, #4294967295
 80007ba:	2203      	movs	r2, #3
 80007bc:	480f      	ldr	r0, [pc, #60]	@ (80007fc <Flash_ReadID+0x70>)
 80007be:	f002 fc24 	bl	800300a <HAL_SPI_Receive>

    FLASH_CS_HIGH();
 80007c2:	2201      	movs	r2, #1
 80007c4:	2110      	movs	r1, #16
 80007c6:	480c      	ldr	r0, [pc, #48]	@ (80007f8 <Flash_ReadID+0x6c>)
 80007c8:	f001 fb0c 	bl	8001de4 <HAL_GPIO_WritePin>

    char msg[64];

    sprintf(msg, "JEDEC ID: %02X %02X %02X\r\n", id[0], id[1], id[2]);
 80007cc:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80007d0:	461a      	mov	r2, r3
 80007d2:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 80007d6:	4619      	mov	r1, r3
 80007d8:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80007dc:	1d38      	adds	r0, r7, #4
 80007de:	9300      	str	r3, [sp, #0]
 80007e0:	460b      	mov	r3, r1
 80007e2:	4907      	ldr	r1, [pc, #28]	@ (8000800 <Flash_ReadID+0x74>)
 80007e4:	f003 fcb8 	bl	8004158 <siprintf>

    Send_String(msg);
 80007e8:	1d3b      	adds	r3, r7, #4
 80007ea:	4618      	mov	r0, r3
 80007ec:	f7ff ffb8 	bl	8000760 <Send_String>
}
 80007f0:	bf00      	nop
 80007f2:	3748      	adds	r7, #72	@ 0x48
 80007f4:	46bd      	mov	sp, r7
 80007f6:	bd80      	pop	{r7, pc}
 80007f8:	40020000 	.word	0x40020000
 80007fc:	2000018c 	.word	0x2000018c
 8000800:	08004ab4 	.word	0x08004ab4

08000804 <Test_WriteEnable_Status>:

void Test_WriteEnable_Status(void) {
 8000804:	b580      	push	{r7, lr}
 8000806:	b092      	sub	sp, #72	@ 0x48
 8000808:	af00      	add	r7, sp, #0

    Flash_WriteEnable();
 800080a:	f7ff ff23 	bl	8000654 <Flash_WriteEnable>

    HAL_Delay(1);
 800080e:	2001      	movs	r0, #1
 8000810:	f000 fd34 	bl	800127c <HAL_Delay>

    uint8_t status = Flash_ReadStatus();
 8000814:	f7ff feea 	bl	80005ec <Flash_ReadStatus>
 8000818:	4603      	mov	r3, r0
 800081a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

    char msg[64];

    sprintf(msg, "After WREN, Status Reg: 0x%02X\r\n", status);
 800081e:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 8000822:	1d3b      	adds	r3, r7, #4
 8000824:	4905      	ldr	r1, [pc, #20]	@ (800083c <Test_WriteEnable_Status+0x38>)
 8000826:	4618      	mov	r0, r3
 8000828:	f003 fc96 	bl	8004158 <siprintf>

    Send_String(msg);
 800082c:	1d3b      	adds	r3, r7, #4
 800082e:	4618      	mov	r0, r3
 8000830:	f7ff ff96 	bl	8000760 <Send_String>
}
 8000834:	bf00      	nop
 8000836:	3748      	adds	r7, #72	@ 0x48
 8000838:	46bd      	mov	sp, r7
 800083a:	bd80      	pop	{r7, pc}
 800083c:	08004ad0 	.word	0x08004ad0

08000840 <Flash_WriteByte>:



void Flash_WriteByte(uint32_t address, uint8_t data) {
 8000840:	b580      	push	{r7, lr}
 8000842:	b084      	sub	sp, #16
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
 8000848:	460b      	mov	r3, r1
 800084a:	70fb      	strb	r3, [r7, #3]
    Flash_WriteEnable();
 800084c:	f7ff ff02 	bl	8000654 <Flash_WriteEnable>

    uint8_t cmd[4] = {
 8000850:	2302      	movs	r3, #2
 8000852:	733b      	strb	r3, [r7, #12]

            0x02,

            (address >> 16) & 0xFF,
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	0c1b      	lsrs	r3, r3, #16
    uint8_t cmd[4] = {
 8000858:	b2db      	uxtb	r3, r3
 800085a:	737b      	strb	r3, [r7, #13]

            (address >> 8) & 0xFF,
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	0a1b      	lsrs	r3, r3, #8
    uint8_t cmd[4] = {
 8000860:	b2db      	uxtb	r3, r3
 8000862:	73bb      	strb	r3, [r7, #14]
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	b2db      	uxtb	r3, r3
 8000868:	73fb      	strb	r3, [r7, #15]

            address & 0xFF

        };

    FLASH_CS_LOW();
 800086a:	2200      	movs	r2, #0
 800086c:	2110      	movs	r1, #16
 800086e:	480e      	ldr	r0, [pc, #56]	@ (80008a8 <Flash_WriteByte+0x68>)
 8000870:	f001 fab8 	bl	8001de4 <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(&hspi2, cmd, 4, HAL_MAX_DELAY);
 8000874:	f107 010c 	add.w	r1, r7, #12
 8000878:	f04f 33ff 	mov.w	r3, #4294967295
 800087c:	2204      	movs	r2, #4
 800087e:	480b      	ldr	r0, [pc, #44]	@ (80008ac <Flash_WriteByte+0x6c>)
 8000880:	f002 fa7f 	bl	8002d82 <HAL_SPI_Transmit>

    HAL_SPI_Transmit(&hspi2, &data, 1, HAL_MAX_DELAY);
 8000884:	1cf9      	adds	r1, r7, #3
 8000886:	f04f 33ff 	mov.w	r3, #4294967295
 800088a:	2201      	movs	r2, #1
 800088c:	4807      	ldr	r0, [pc, #28]	@ (80008ac <Flash_WriteByte+0x6c>)
 800088e:	f002 fa78 	bl	8002d82 <HAL_SPI_Transmit>

    FLASH_CS_HIGH();
 8000892:	2201      	movs	r2, #1
 8000894:	2110      	movs	r1, #16
 8000896:	4804      	ldr	r0, [pc, #16]	@ (80008a8 <Flash_WriteByte+0x68>)
 8000898:	f001 faa4 	bl	8001de4 <HAL_GPIO_WritePin>

    Flash_WaitForWriteEnd();
 800089c:	f7ff fecc 	bl	8000638 <Flash_WaitForWriteEnd>
}
 80008a0:	bf00      	nop
 80008a2:	3710      	adds	r7, #16
 80008a4:	46bd      	mov	sp, r7
 80008a6:	bd80      	pop	{r7, pc}
 80008a8:	40020000 	.word	0x40020000
 80008ac:	2000018c 	.word	0x2000018c

080008b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b0aa      	sub	sp, #168	@ 0xa8
 80008b4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008b6:	f000 fc6f 	bl	8001198 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008ba:	f000 f88b 	bl	80009d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008be:	f000 f9ad 	bl	8000c1c <MX_GPIO_Init>
  MX_DMA_Init();
 80008c2:	f000 f983 	bl	8000bcc <MX_DMA_Init>
  MX_USART2_UART_Init();
 80008c6:	f000 f957 	bl	8000b78 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 80008ca:	f000 f91f 	bl	8000b0c <MX_SPI2_Init>
  MX_I2C1_Init();
 80008ce:	f000 f8ef 	bl	8000ab0 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  Send_String("MT25QL01GBBB8ESF Test\r\n");
 80008d2:	4836      	ldr	r0, [pc, #216]	@ (80009ac <main+0xfc>)
 80008d4:	f7ff ff44 	bl	8000760 <Send_String>

  // Check ID:20 BA 21
  Flash_ReadID();
 80008d8:	f7ff ff58 	bl	800078c <Flash_ReadID>

  // Check status
  uint8_t status = Flash_ReadStatus();
 80008dc:	f7ff fe86 	bl	80005ec <Flash_ReadStatus>
 80008e0:	4603      	mov	r3, r0
 80008e2:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
  char buf[64];

  sprintf(buf, "Status Reg: 0x%02X\r\n", status);
 80008e6:	f897 20a7 	ldrb.w	r2, [r7, #167]	@ 0xa7
 80008ea:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80008ee:	4930      	ldr	r1, [pc, #192]	@ (80009b0 <main+0x100>)
 80008f0:	4618      	mov	r0, r3
 80008f2:	f003 fc31 	bl	8004158 <siprintf>
  Send_String(buf);
 80008f6:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80008fa:	4618      	mov	r0, r3
 80008fc:	f7ff ff30 	bl	8000760 <Send_String>

  // Test
  HAL_Delay(100);
 8000900:	2064      	movs	r0, #100	@ 0x64
 8000902:	f000 fcbb 	bl	800127c <HAL_Delay>

  Test_WriteEnable_Status();
 8000906:	f7ff ff7d 	bl	8000804 <Test_WriteEnable_Status>

  Send_String("\r\n");
 800090a:	482a      	ldr	r0, [pc, #168]	@ (80009b4 <main+0x104>)
 800090c:	f7ff ff28 	bl	8000760 <Send_String>

  Send_String("read and write \r\n");
 8000910:	4829      	ldr	r0, [pc, #164]	@ (80009b8 <main+0x108>)
 8000912:	f7ff ff25 	bl	8000760 <Send_String>

  Send_String("Enter a number (0-9):\r\n");
 8000916:	4829      	ldr	r0, [pc, #164]	@ (80009bc <main+0x10c>)
 8000918:	f7ff ff22 	bl	8000760 <Send_String>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	uint8_t rx;

	HAL_UART_Receive(&huart2, &rx, 1, HAL_MAX_DELAY);
 800091c:	f107 0163 	add.w	r1, r7, #99	@ 0x63
 8000920:	f04f 33ff 	mov.w	r3, #4294967295
 8000924:	2201      	movs	r2, #1
 8000926:	4826      	ldr	r0, [pc, #152]	@ (80009c0 <main+0x110>)
 8000928:	f003 f84f 	bl	80039ca <HAL_UART_Receive>

	if (rx >= '0' && rx <= '9') {
 800092c:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 8000930:	2b2f      	cmp	r3, #47	@ 0x2f
 8000932:	d937      	bls.n	80009a4 <main+0xf4>
 8000934:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 8000938:	2b39      	cmp	r3, #57	@ 0x39
 800093a:	d833      	bhi.n	80009a4 <main+0xf4>

	  char echo[32];
	  sprintf(echo, "You entered: %c\r\n", rx);
 800093c:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 8000940:	461a      	mov	r2, r3
 8000942:	463b      	mov	r3, r7
 8000944:	491f      	ldr	r1, [pc, #124]	@ (80009c4 <main+0x114>)
 8000946:	4618      	mov	r0, r3
 8000948:	f003 fc06 	bl	8004158 <siprintf>
	  Send_String(echo);
 800094c:	463b      	mov	r3, r7
 800094e:	4618      	mov	r0, r3
 8000950:	f7ff ff06 	bl	8000760 <Send_String>

	  // Write

	  uint8_t val = rx - '0';
 8000954:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 8000958:	3b30      	subs	r3, #48	@ 0x30
 800095a:	f887 30a6 	strb.w	r3, [r7, #166]	@ 0xa6
	  Flash_Erase4K(FLASH_TARGET_ADDRESS);
 800095e:	2000      	movs	r0, #0
 8000960:	f7ff fe9a 	bl	8000698 <Flash_Erase4K>
	  Send_String("Sector Erased!\r\n");
 8000964:	4818      	ldr	r0, [pc, #96]	@ (80009c8 <main+0x118>)
 8000966:	f7ff fefb 	bl	8000760 <Send_String>
	  Flash_WriteByte(FLASH_TARGET_ADDRESS, val);
 800096a:	f897 30a6 	ldrb.w	r3, [r7, #166]	@ 0xa6
 800096e:	4619      	mov	r1, r3
 8000970:	2000      	movs	r0, #0
 8000972:	f7ff ff65 	bl	8000840 <Flash_WriteByte>
	  HAL_Delay(10);
 8000976:	200a      	movs	r0, #10
 8000978:	f000 fc80 	bl	800127c <HAL_Delay>

	  // Read

	  uint8_t read_val = Flash_ReadByte(FLASH_TARGET_ADDRESS);
 800097c:	2000      	movs	r0, #0
 800097e:	f7ff febb 	bl	80006f8 <Flash_ReadByte>
 8000982:	4603      	mov	r3, r0
 8000984:	f887 30a5 	strb.w	r3, [r7, #165]	@ 0xa5
	  char msg[64];
	  sprintf(msg, "Read: %d\r\n", read_val);
 8000988:	f897 20a5 	ldrb.w	r2, [r7, #165]	@ 0xa5
 800098c:	f107 0320 	add.w	r3, r7, #32
 8000990:	490e      	ldr	r1, [pc, #56]	@ (80009cc <main+0x11c>)
 8000992:	4618      	mov	r0, r3
 8000994:	f003 fbe0 	bl	8004158 <siprintf>
	  Send_String(msg);
 8000998:	f107 0320 	add.w	r3, r7, #32
 800099c:	4618      	mov	r0, r3
 800099e:	f7ff fedf 	bl	8000760 <Send_String>
	if (rx >= '0' && rx <= '9') {
 80009a2:	e002      	b.n	80009aa <main+0xfa>
	}
	else
	{
	  Send_String("Invalid input. Enter 0-9 only.\r\n");
 80009a4:	480a      	ldr	r0, [pc, #40]	@ (80009d0 <main+0x120>)
 80009a6:	f7ff fedb 	bl	8000760 <Send_String>
  {
 80009aa:	e7b7      	b.n	800091c <main+0x6c>
 80009ac:	08004af4 	.word	0x08004af4
 80009b0:	08004b0c 	.word	0x08004b0c
 80009b4:	08004b24 	.word	0x08004b24
 80009b8:	08004b28 	.word	0x08004b28
 80009bc:	08004b3c 	.word	0x08004b3c
 80009c0:	200001e4 	.word	0x200001e4
 80009c4:	08004b54 	.word	0x08004b54
 80009c8:	08004b68 	.word	0x08004b68
 80009cc:	08004b7c 	.word	0x08004b7c
 80009d0:	08004b88 	.word	0x08004b88

080009d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b094      	sub	sp, #80	@ 0x50
 80009d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009da:	f107 031c 	add.w	r3, r7, #28
 80009de:	2234      	movs	r2, #52	@ 0x34
 80009e0:	2100      	movs	r1, #0
 80009e2:	4618      	mov	r0, r3
 80009e4:	f003 fbda 	bl	800419c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009e8:	f107 0308 	add.w	r3, r7, #8
 80009ec:	2200      	movs	r2, #0
 80009ee:	601a      	str	r2, [r3, #0]
 80009f0:	605a      	str	r2, [r3, #4]
 80009f2:	609a      	str	r2, [r3, #8]
 80009f4:	60da      	str	r2, [r3, #12]
 80009f6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80009f8:	2300      	movs	r3, #0
 80009fa:	607b      	str	r3, [r7, #4]
 80009fc:	4b2a      	ldr	r3, [pc, #168]	@ (8000aa8 <SystemClock_Config+0xd4>)
 80009fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a00:	4a29      	ldr	r2, [pc, #164]	@ (8000aa8 <SystemClock_Config+0xd4>)
 8000a02:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a06:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a08:	4b27      	ldr	r3, [pc, #156]	@ (8000aa8 <SystemClock_Config+0xd4>)
 8000a0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a0c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a10:	607b      	str	r3, [r7, #4]
 8000a12:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000a14:	2300      	movs	r3, #0
 8000a16:	603b      	str	r3, [r7, #0]
 8000a18:	4b24      	ldr	r3, [pc, #144]	@ (8000aac <SystemClock_Config+0xd8>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000a20:	4a22      	ldr	r2, [pc, #136]	@ (8000aac <SystemClock_Config+0xd8>)
 8000a22:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a26:	6013      	str	r3, [r2, #0]
 8000a28:	4b20      	ldr	r3, [pc, #128]	@ (8000aac <SystemClock_Config+0xd8>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000a30:	603b      	str	r3, [r7, #0]
 8000a32:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a34:	2302      	movs	r3, #2
 8000a36:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a38:	2301      	movs	r3, #1
 8000a3a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a3c:	2310      	movs	r3, #16
 8000a3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a40:	2302      	movs	r3, #2
 8000a42:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a44:	2300      	movs	r3, #0
 8000a46:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000a48:	2310      	movs	r3, #16
 8000a4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000a4c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000a50:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000a52:	2304      	movs	r3, #4
 8000a54:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000a56:	2302      	movs	r3, #2
 8000a58:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000a5a:	2302      	movs	r3, #2
 8000a5c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a5e:	f107 031c 	add.w	r3, r7, #28
 8000a62:	4618      	mov	r0, r3
 8000a64:	f001 fe66 	bl	8002734 <HAL_RCC_OscConfig>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d001      	beq.n	8000a72 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000a6e:	f000 f951 	bl	8000d14 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a72:	230f      	movs	r3, #15
 8000a74:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a76:	2302      	movs	r3, #2
 8000a78:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000a7e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a82:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a84:	2300      	movs	r3, #0
 8000a86:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000a88:	f107 0308 	add.w	r3, r7, #8
 8000a8c:	2102      	movs	r1, #2
 8000a8e:	4618      	mov	r0, r3
 8000a90:	f001 fb06 	bl	80020a0 <HAL_RCC_ClockConfig>
 8000a94:	4603      	mov	r3, r0
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d001      	beq.n	8000a9e <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000a9a:	f000 f93b 	bl	8000d14 <Error_Handler>
  }
}
 8000a9e:	bf00      	nop
 8000aa0:	3750      	adds	r7, #80	@ 0x50
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bd80      	pop	{r7, pc}
 8000aa6:	bf00      	nop
 8000aa8:	40023800 	.word	0x40023800
 8000aac:	40007000 	.word	0x40007000

08000ab0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000ab4:	4b12      	ldr	r3, [pc, #72]	@ (8000b00 <MX_I2C1_Init+0x50>)
 8000ab6:	4a13      	ldr	r2, [pc, #76]	@ (8000b04 <MX_I2C1_Init+0x54>)
 8000ab8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000aba:	4b11      	ldr	r3, [pc, #68]	@ (8000b00 <MX_I2C1_Init+0x50>)
 8000abc:	4a12      	ldr	r2, [pc, #72]	@ (8000b08 <MX_I2C1_Init+0x58>)
 8000abe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000ac0:	4b0f      	ldr	r3, [pc, #60]	@ (8000b00 <MX_I2C1_Init+0x50>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000ac6:	4b0e      	ldr	r3, [pc, #56]	@ (8000b00 <MX_I2C1_Init+0x50>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000acc:	4b0c      	ldr	r3, [pc, #48]	@ (8000b00 <MX_I2C1_Init+0x50>)
 8000ace:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000ad2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ad4:	4b0a      	ldr	r3, [pc, #40]	@ (8000b00 <MX_I2C1_Init+0x50>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000ada:	4b09      	ldr	r3, [pc, #36]	@ (8000b00 <MX_I2C1_Init+0x50>)
 8000adc:	2200      	movs	r2, #0
 8000ade:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ae0:	4b07      	ldr	r3, [pc, #28]	@ (8000b00 <MX_I2C1_Init+0x50>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000ae6:	4b06      	ldr	r3, [pc, #24]	@ (8000b00 <MX_I2C1_Init+0x50>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000aec:	4804      	ldr	r0, [pc, #16]	@ (8000b00 <MX_I2C1_Init+0x50>)
 8000aee:	f001 f993 	bl	8001e18 <HAL_I2C_Init>
 8000af2:	4603      	mov	r3, r0
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d001      	beq.n	8000afc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000af8:	f000 f90c 	bl	8000d14 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000afc:	bf00      	nop
 8000afe:	bd80      	pop	{r7, pc}
 8000b00:	20000078 	.word	0x20000078
 8000b04:	40005400 	.word	0x40005400
 8000b08:	000186a0 	.word	0x000186a0

08000b0c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000b10:	4b17      	ldr	r3, [pc, #92]	@ (8000b70 <MX_SPI2_Init+0x64>)
 8000b12:	4a18      	ldr	r2, [pc, #96]	@ (8000b74 <MX_SPI2_Init+0x68>)
 8000b14:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000b16:	4b16      	ldr	r3, [pc, #88]	@ (8000b70 <MX_SPI2_Init+0x64>)
 8000b18:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000b1c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000b1e:	4b14      	ldr	r3, [pc, #80]	@ (8000b70 <MX_SPI2_Init+0x64>)
 8000b20:	2200      	movs	r2, #0
 8000b22:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b24:	4b12      	ldr	r3, [pc, #72]	@ (8000b70 <MX_SPI2_Init+0x64>)
 8000b26:	2200      	movs	r2, #0
 8000b28:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b2a:	4b11      	ldr	r3, [pc, #68]	@ (8000b70 <MX_SPI2_Init+0x64>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b30:	4b0f      	ldr	r3, [pc, #60]	@ (8000b70 <MX_SPI2_Init+0x64>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000b36:	4b0e      	ldr	r3, [pc, #56]	@ (8000b70 <MX_SPI2_Init+0x64>)
 8000b38:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000b3c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000b3e:	4b0c      	ldr	r3, [pc, #48]	@ (8000b70 <MX_SPI2_Init+0x64>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b44:	4b0a      	ldr	r3, [pc, #40]	@ (8000b70 <MX_SPI2_Init+0x64>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b4a:	4b09      	ldr	r3, [pc, #36]	@ (8000b70 <MX_SPI2_Init+0x64>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b50:	4b07      	ldr	r3, [pc, #28]	@ (8000b70 <MX_SPI2_Init+0x64>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000b56:	4b06      	ldr	r3, [pc, #24]	@ (8000b70 <MX_SPI2_Init+0x64>)
 8000b58:	220a      	movs	r2, #10
 8000b5a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000b5c:	4804      	ldr	r0, [pc, #16]	@ (8000b70 <MX_SPI2_Init+0x64>)
 8000b5e:	f002 f887 	bl	8002c70 <HAL_SPI_Init>
 8000b62:	4603      	mov	r3, r0
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d001      	beq.n	8000b6c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000b68:	f000 f8d4 	bl	8000d14 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000b6c:	bf00      	nop
 8000b6e:	bd80      	pop	{r7, pc}
 8000b70:	2000018c 	.word	0x2000018c
 8000b74:	40003800 	.word	0x40003800

08000b78 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000b7c:	4b11      	ldr	r3, [pc, #68]	@ (8000bc4 <MX_USART2_UART_Init+0x4c>)
 8000b7e:	4a12      	ldr	r2, [pc, #72]	@ (8000bc8 <MX_USART2_UART_Init+0x50>)
 8000b80:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000b82:	4b10      	ldr	r3, [pc, #64]	@ (8000bc4 <MX_USART2_UART_Init+0x4c>)
 8000b84:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b88:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000b8a:	4b0e      	ldr	r3, [pc, #56]	@ (8000bc4 <MX_USART2_UART_Init+0x4c>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000b90:	4b0c      	ldr	r3, [pc, #48]	@ (8000bc4 <MX_USART2_UART_Init+0x4c>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000b96:	4b0b      	ldr	r3, [pc, #44]	@ (8000bc4 <MX_USART2_UART_Init+0x4c>)
 8000b98:	2200      	movs	r2, #0
 8000b9a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000b9c:	4b09      	ldr	r3, [pc, #36]	@ (8000bc4 <MX_USART2_UART_Init+0x4c>)
 8000b9e:	220c      	movs	r2, #12
 8000ba0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ba2:	4b08      	ldr	r3, [pc, #32]	@ (8000bc4 <MX_USART2_UART_Init+0x4c>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ba8:	4b06      	ldr	r3, [pc, #24]	@ (8000bc4 <MX_USART2_UART_Init+0x4c>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000bae:	4805      	ldr	r0, [pc, #20]	@ (8000bc4 <MX_USART2_UART_Init+0x4c>)
 8000bb0:	f002 fe30 	bl	8003814 <HAL_UART_Init>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d001      	beq.n	8000bbe <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000bba:	f000 f8ab 	bl	8000d14 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000bbe:	bf00      	nop
 8000bc0:	bd80      	pop	{r7, pc}
 8000bc2:	bf00      	nop
 8000bc4:	200001e4 	.word	0x200001e4
 8000bc8:	40004400 	.word	0x40004400

08000bcc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b082      	sub	sp, #8
 8000bd0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	607b      	str	r3, [r7, #4]
 8000bd6:	4b10      	ldr	r3, [pc, #64]	@ (8000c18 <MX_DMA_Init+0x4c>)
 8000bd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bda:	4a0f      	ldr	r2, [pc, #60]	@ (8000c18 <MX_DMA_Init+0x4c>)
 8000bdc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000be0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000be2:	4b0d      	ldr	r3, [pc, #52]	@ (8000c18 <MX_DMA_Init+0x4c>)
 8000be4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000be6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000bea:	607b      	str	r3, [r7, #4]
 8000bec:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000bee:	2200      	movs	r2, #0
 8000bf0:	2100      	movs	r1, #0
 8000bf2:	200b      	movs	r0, #11
 8000bf4:	f000 fc41 	bl	800147a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000bf8:	200b      	movs	r0, #11
 8000bfa:	f000 fc5a 	bl	80014b2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8000bfe:	2200      	movs	r2, #0
 8000c00:	2100      	movs	r1, #0
 8000c02:	2011      	movs	r0, #17
 8000c04:	f000 fc39 	bl	800147a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000c08:	2011      	movs	r0, #17
 8000c0a:	f000 fc52 	bl	80014b2 <HAL_NVIC_EnableIRQ>

}
 8000c0e:	bf00      	nop
 8000c10:	3708      	adds	r7, #8
 8000c12:	46bd      	mov	sp, r7
 8000c14:	bd80      	pop	{r7, pc}
 8000c16:	bf00      	nop
 8000c18:	40023800 	.word	0x40023800

08000c1c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b08a      	sub	sp, #40	@ 0x28
 8000c20:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c22:	f107 0314 	add.w	r3, r7, #20
 8000c26:	2200      	movs	r2, #0
 8000c28:	601a      	str	r2, [r3, #0]
 8000c2a:	605a      	str	r2, [r3, #4]
 8000c2c:	609a      	str	r2, [r3, #8]
 8000c2e:	60da      	str	r2, [r3, #12]
 8000c30:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c32:	2300      	movs	r3, #0
 8000c34:	613b      	str	r3, [r7, #16]
 8000c36:	4b34      	ldr	r3, [pc, #208]	@ (8000d08 <MX_GPIO_Init+0xec>)
 8000c38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c3a:	4a33      	ldr	r2, [pc, #204]	@ (8000d08 <MX_GPIO_Init+0xec>)
 8000c3c:	f043 0304 	orr.w	r3, r3, #4
 8000c40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c42:	4b31      	ldr	r3, [pc, #196]	@ (8000d08 <MX_GPIO_Init+0xec>)
 8000c44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c46:	f003 0304 	and.w	r3, r3, #4
 8000c4a:	613b      	str	r3, [r7, #16]
 8000c4c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c4e:	2300      	movs	r3, #0
 8000c50:	60fb      	str	r3, [r7, #12]
 8000c52:	4b2d      	ldr	r3, [pc, #180]	@ (8000d08 <MX_GPIO_Init+0xec>)
 8000c54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c56:	4a2c      	ldr	r2, [pc, #176]	@ (8000d08 <MX_GPIO_Init+0xec>)
 8000c58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c5e:	4b2a      	ldr	r3, [pc, #168]	@ (8000d08 <MX_GPIO_Init+0xec>)
 8000c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c66:	60fb      	str	r3, [r7, #12]
 8000c68:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	60bb      	str	r3, [r7, #8]
 8000c6e:	4b26      	ldr	r3, [pc, #152]	@ (8000d08 <MX_GPIO_Init+0xec>)
 8000c70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c72:	4a25      	ldr	r2, [pc, #148]	@ (8000d08 <MX_GPIO_Init+0xec>)
 8000c74:	f043 0301 	orr.w	r3, r3, #1
 8000c78:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c7a:	4b23      	ldr	r3, [pc, #140]	@ (8000d08 <MX_GPIO_Init+0xec>)
 8000c7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c7e:	f003 0301 	and.w	r3, r3, #1
 8000c82:	60bb      	str	r3, [r7, #8]
 8000c84:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c86:	2300      	movs	r3, #0
 8000c88:	607b      	str	r3, [r7, #4]
 8000c8a:	4b1f      	ldr	r3, [pc, #124]	@ (8000d08 <MX_GPIO_Init+0xec>)
 8000c8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c8e:	4a1e      	ldr	r2, [pc, #120]	@ (8000d08 <MX_GPIO_Init+0xec>)
 8000c90:	f043 0302 	orr.w	r3, r3, #2
 8000c94:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c96:	4b1c      	ldr	r3, [pc, #112]	@ (8000d08 <MX_GPIO_Init+0xec>)
 8000c98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c9a:	f003 0302 	and.w	r3, r3, #2
 8000c9e:	607b      	str	r3, [r7, #4]
 8000ca0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|LD2_Pin, GPIO_PIN_RESET);
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	2130      	movs	r1, #48	@ 0x30
 8000ca6:	4819      	ldr	r0, [pc, #100]	@ (8000d0c <MX_GPIO_Init+0xf0>)
 8000ca8:	f001 f89c 	bl	8001de4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000cac:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000cb0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000cb2:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000cb6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000cbc:	f107 0314 	add.w	r3, r7, #20
 8000cc0:	4619      	mov	r1, r3
 8000cc2:	4813      	ldr	r0, [pc, #76]	@ (8000d10 <MX_GPIO_Init+0xf4>)
 8000cc4:	f000 fefa 	bl	8001abc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000cc8:	2310      	movs	r3, #16
 8000cca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ccc:	2301      	movs	r3, #1
 8000cce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000cd0:	2301      	movs	r3, #1
 8000cd2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cd8:	f107 0314 	add.w	r3, r7, #20
 8000cdc:	4619      	mov	r1, r3
 8000cde:	480b      	ldr	r0, [pc, #44]	@ (8000d0c <MX_GPIO_Init+0xf0>)
 8000ce0:	f000 feec 	bl	8001abc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000ce4:	2320      	movs	r3, #32
 8000ce6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ce8:	2301      	movs	r3, #1
 8000cea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cec:	2300      	movs	r3, #0
 8000cee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000cf4:	f107 0314 	add.w	r3, r7, #20
 8000cf8:	4619      	mov	r1, r3
 8000cfa:	4804      	ldr	r0, [pc, #16]	@ (8000d0c <MX_GPIO_Init+0xf0>)
 8000cfc:	f000 fede 	bl	8001abc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000d00:	bf00      	nop
 8000d02:	3728      	adds	r7, #40	@ 0x28
 8000d04:	46bd      	mov	sp, r7
 8000d06:	bd80      	pop	{r7, pc}
 8000d08:	40023800 	.word	0x40023800
 8000d0c:	40020000 	.word	0x40020000
 8000d10:	40020800 	.word	0x40020800

08000d14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d14:	b480      	push	{r7}
 8000d16:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d18:	b672      	cpsid	i
}
 8000d1a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d1c:	bf00      	nop
 8000d1e:	e7fd      	b.n	8000d1c <Error_Handler+0x8>

08000d20 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b082      	sub	sp, #8
 8000d24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d26:	2300      	movs	r3, #0
 8000d28:	607b      	str	r3, [r7, #4]
 8000d2a:	4b10      	ldr	r3, [pc, #64]	@ (8000d6c <HAL_MspInit+0x4c>)
 8000d2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d2e:	4a0f      	ldr	r2, [pc, #60]	@ (8000d6c <HAL_MspInit+0x4c>)
 8000d30:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d34:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d36:	4b0d      	ldr	r3, [pc, #52]	@ (8000d6c <HAL_MspInit+0x4c>)
 8000d38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d3a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d3e:	607b      	str	r3, [r7, #4]
 8000d40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d42:	2300      	movs	r3, #0
 8000d44:	603b      	str	r3, [r7, #0]
 8000d46:	4b09      	ldr	r3, [pc, #36]	@ (8000d6c <HAL_MspInit+0x4c>)
 8000d48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d4a:	4a08      	ldr	r2, [pc, #32]	@ (8000d6c <HAL_MspInit+0x4c>)
 8000d4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d50:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d52:	4b06      	ldr	r3, [pc, #24]	@ (8000d6c <HAL_MspInit+0x4c>)
 8000d54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d5a:	603b      	str	r3, [r7, #0]
 8000d5c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000d5e:	2007      	movs	r0, #7
 8000d60:	f000 fb80 	bl	8001464 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d64:	bf00      	nop
 8000d66:	3708      	adds	r7, #8
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	bd80      	pop	{r7, pc}
 8000d6c:	40023800 	.word	0x40023800

08000d70 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b08a      	sub	sp, #40	@ 0x28
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d78:	f107 0314 	add.w	r3, r7, #20
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	601a      	str	r2, [r3, #0]
 8000d80:	605a      	str	r2, [r3, #4]
 8000d82:	609a      	str	r2, [r3, #8]
 8000d84:	60da      	str	r2, [r3, #12]
 8000d86:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	4a48      	ldr	r2, [pc, #288]	@ (8000eb0 <HAL_I2C_MspInit+0x140>)
 8000d8e:	4293      	cmp	r3, r2
 8000d90:	f040 8089 	bne.w	8000ea6 <HAL_I2C_MspInit+0x136>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d94:	2300      	movs	r3, #0
 8000d96:	613b      	str	r3, [r7, #16]
 8000d98:	4b46      	ldr	r3, [pc, #280]	@ (8000eb4 <HAL_I2C_MspInit+0x144>)
 8000d9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d9c:	4a45      	ldr	r2, [pc, #276]	@ (8000eb4 <HAL_I2C_MspInit+0x144>)
 8000d9e:	f043 0302 	orr.w	r3, r3, #2
 8000da2:	6313      	str	r3, [r2, #48]	@ 0x30
 8000da4:	4b43      	ldr	r3, [pc, #268]	@ (8000eb4 <HAL_I2C_MspInit+0x144>)
 8000da6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000da8:	f003 0302 	and.w	r3, r3, #2
 8000dac:	613b      	str	r3, [r7, #16]
 8000dae:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000db0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000db4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000db6:	2312      	movs	r3, #18
 8000db8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000dba:	2301      	movs	r3, #1
 8000dbc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dbe:	2303      	movs	r3, #3
 8000dc0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000dc2:	2304      	movs	r3, #4
 8000dc4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dc6:	f107 0314 	add.w	r3, r7, #20
 8000dca:	4619      	mov	r1, r3
 8000dcc:	483a      	ldr	r0, [pc, #232]	@ (8000eb8 <HAL_I2C_MspInit+0x148>)
 8000dce:	f000 fe75 	bl	8001abc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	60fb      	str	r3, [r7, #12]
 8000dd6:	4b37      	ldr	r3, [pc, #220]	@ (8000eb4 <HAL_I2C_MspInit+0x144>)
 8000dd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dda:	4a36      	ldr	r2, [pc, #216]	@ (8000eb4 <HAL_I2C_MspInit+0x144>)
 8000ddc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000de0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000de2:	4b34      	ldr	r3, [pc, #208]	@ (8000eb4 <HAL_I2C_MspInit+0x144>)
 8000de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000de6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000dea:	60fb      	str	r3, [r7, #12]
 8000dec:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream6;
 8000dee:	4b33      	ldr	r3, [pc, #204]	@ (8000ebc <HAL_I2C_MspInit+0x14c>)
 8000df0:	4a33      	ldr	r2, [pc, #204]	@ (8000ec0 <HAL_I2C_MspInit+0x150>)
 8000df2:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 8000df4:	4b31      	ldr	r3, [pc, #196]	@ (8000ebc <HAL_I2C_MspInit+0x14c>)
 8000df6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000dfa:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000dfc:	4b2f      	ldr	r3, [pc, #188]	@ (8000ebc <HAL_I2C_MspInit+0x14c>)
 8000dfe:	2240      	movs	r2, #64	@ 0x40
 8000e00:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e02:	4b2e      	ldr	r3, [pc, #184]	@ (8000ebc <HAL_I2C_MspInit+0x14c>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000e08:	4b2c      	ldr	r3, [pc, #176]	@ (8000ebc <HAL_I2C_MspInit+0x14c>)
 8000e0a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000e0e:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000e10:	4b2a      	ldr	r3, [pc, #168]	@ (8000ebc <HAL_I2C_MspInit+0x14c>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000e16:	4b29      	ldr	r3, [pc, #164]	@ (8000ebc <HAL_I2C_MspInit+0x14c>)
 8000e18:	2200      	movs	r2, #0
 8000e1a:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8000e1c:	4b27      	ldr	r3, [pc, #156]	@ (8000ebc <HAL_I2C_MspInit+0x14c>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000e22:	4b26      	ldr	r3, [pc, #152]	@ (8000ebc <HAL_I2C_MspInit+0x14c>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000e28:	4b24      	ldr	r3, [pc, #144]	@ (8000ebc <HAL_I2C_MspInit+0x14c>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8000e2e:	4823      	ldr	r0, [pc, #140]	@ (8000ebc <HAL_I2C_MspInit+0x14c>)
 8000e30:	f000 fb5a 	bl	80014e8 <HAL_DMA_Init>
 8000e34:	4603      	mov	r3, r0
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d001      	beq.n	8000e3e <HAL_I2C_MspInit+0xce>
    {
      Error_Handler();
 8000e3a:	f7ff ff6b 	bl	8000d14 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	4a1e      	ldr	r2, [pc, #120]	@ (8000ebc <HAL_I2C_MspInit+0x14c>)
 8000e42:	635a      	str	r2, [r3, #52]	@ 0x34
 8000e44:	4a1d      	ldr	r2, [pc, #116]	@ (8000ebc <HAL_I2C_MspInit+0x14c>)
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 8000e4a:	4b1e      	ldr	r3, [pc, #120]	@ (8000ec4 <HAL_I2C_MspInit+0x154>)
 8000e4c:	4a1e      	ldr	r2, [pc, #120]	@ (8000ec8 <HAL_I2C_MspInit+0x158>)
 8000e4e:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 8000e50:	4b1c      	ldr	r3, [pc, #112]	@ (8000ec4 <HAL_I2C_MspInit+0x154>)
 8000e52:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000e56:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000e58:	4b1a      	ldr	r3, [pc, #104]	@ (8000ec4 <HAL_I2C_MspInit+0x154>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e5e:	4b19      	ldr	r3, [pc, #100]	@ (8000ec4 <HAL_I2C_MspInit+0x154>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000e64:	4b17      	ldr	r3, [pc, #92]	@ (8000ec4 <HAL_I2C_MspInit+0x154>)
 8000e66:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000e6a:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000e6c:	4b15      	ldr	r3, [pc, #84]	@ (8000ec4 <HAL_I2C_MspInit+0x154>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000e72:	4b14      	ldr	r3, [pc, #80]	@ (8000ec4 <HAL_I2C_MspInit+0x154>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8000e78:	4b12      	ldr	r3, [pc, #72]	@ (8000ec4 <HAL_I2C_MspInit+0x154>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000e7e:	4b11      	ldr	r3, [pc, #68]	@ (8000ec4 <HAL_I2C_MspInit+0x154>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000e84:	4b0f      	ldr	r3, [pc, #60]	@ (8000ec4 <HAL_I2C_MspInit+0x154>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8000e8a:	480e      	ldr	r0, [pc, #56]	@ (8000ec4 <HAL_I2C_MspInit+0x154>)
 8000e8c:	f000 fb2c 	bl	80014e8 <HAL_DMA_Init>
 8000e90:	4603      	mov	r3, r0
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d001      	beq.n	8000e9a <HAL_I2C_MspInit+0x12a>
    {
      Error_Handler();
 8000e96:	f7ff ff3d 	bl	8000d14 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	4a09      	ldr	r2, [pc, #36]	@ (8000ec4 <HAL_I2C_MspInit+0x154>)
 8000e9e:	639a      	str	r2, [r3, #56]	@ 0x38
 8000ea0:	4a08      	ldr	r2, [pc, #32]	@ (8000ec4 <HAL_I2C_MspInit+0x154>)
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000ea6:	bf00      	nop
 8000ea8:	3728      	adds	r7, #40	@ 0x28
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bd80      	pop	{r7, pc}
 8000eae:	bf00      	nop
 8000eb0:	40005400 	.word	0x40005400
 8000eb4:	40023800 	.word	0x40023800
 8000eb8:	40020400 	.word	0x40020400
 8000ebc:	200000cc 	.word	0x200000cc
 8000ec0:	400260a0 	.word	0x400260a0
 8000ec4:	2000012c 	.word	0x2000012c
 8000ec8:	40026010 	.word	0x40026010

08000ecc <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b08a      	sub	sp, #40	@ 0x28
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ed4:	f107 0314 	add.w	r3, r7, #20
 8000ed8:	2200      	movs	r2, #0
 8000eda:	601a      	str	r2, [r3, #0]
 8000edc:	605a      	str	r2, [r3, #4]
 8000ede:	609a      	str	r2, [r3, #8]
 8000ee0:	60da      	str	r2, [r3, #12]
 8000ee2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	4a28      	ldr	r2, [pc, #160]	@ (8000f8c <HAL_SPI_MspInit+0xc0>)
 8000eea:	4293      	cmp	r3, r2
 8000eec:	d14a      	bne.n	8000f84 <HAL_SPI_MspInit+0xb8>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000eee:	2300      	movs	r3, #0
 8000ef0:	613b      	str	r3, [r7, #16]
 8000ef2:	4b27      	ldr	r3, [pc, #156]	@ (8000f90 <HAL_SPI_MspInit+0xc4>)
 8000ef4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ef6:	4a26      	ldr	r2, [pc, #152]	@ (8000f90 <HAL_SPI_MspInit+0xc4>)
 8000ef8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000efc:	6413      	str	r3, [r2, #64]	@ 0x40
 8000efe:	4b24      	ldr	r3, [pc, #144]	@ (8000f90 <HAL_SPI_MspInit+0xc4>)
 8000f00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f02:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f06:	613b      	str	r3, [r7, #16]
 8000f08:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	60fb      	str	r3, [r7, #12]
 8000f0e:	4b20      	ldr	r3, [pc, #128]	@ (8000f90 <HAL_SPI_MspInit+0xc4>)
 8000f10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f12:	4a1f      	ldr	r2, [pc, #124]	@ (8000f90 <HAL_SPI_MspInit+0xc4>)
 8000f14:	f043 0302 	orr.w	r3, r3, #2
 8000f18:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f1a:	4b1d      	ldr	r3, [pc, #116]	@ (8000f90 <HAL_SPI_MspInit+0xc4>)
 8000f1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f1e:	f003 0302 	and.w	r3, r3, #2
 8000f22:	60fb      	str	r3, [r7, #12]
 8000f24:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f26:	2300      	movs	r3, #0
 8000f28:	60bb      	str	r3, [r7, #8]
 8000f2a:	4b19      	ldr	r3, [pc, #100]	@ (8000f90 <HAL_SPI_MspInit+0xc4>)
 8000f2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f2e:	4a18      	ldr	r2, [pc, #96]	@ (8000f90 <HAL_SPI_MspInit+0xc4>)
 8000f30:	f043 0304 	orr.w	r3, r3, #4
 8000f34:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f36:	4b16      	ldr	r3, [pc, #88]	@ (8000f90 <HAL_SPI_MspInit+0xc4>)
 8000f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f3a:	f003 0304 	and.w	r3, r3, #4
 8000f3e:	60bb      	str	r3, [r7, #8]
 8000f40:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    PC7     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000f42:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000f46:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f48:	2302      	movs	r3, #2
 8000f4a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f4c:	2301      	movs	r3, #1
 8000f4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f50:	2303      	movs	r3, #3
 8000f52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000f54:	2305      	movs	r3, #5
 8000f56:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f58:	f107 0314 	add.w	r3, r7, #20
 8000f5c:	4619      	mov	r1, r3
 8000f5e:	480d      	ldr	r0, [pc, #52]	@ (8000f94 <HAL_SPI_MspInit+0xc8>)
 8000f60:	f000 fdac 	bl	8001abc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000f64:	2380      	movs	r3, #128	@ 0x80
 8000f66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f68:	2302      	movs	r3, #2
 8000f6a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f6c:	2301      	movs	r3, #1
 8000f6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f70:	2303      	movs	r3, #3
 8000f72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000f74:	2305      	movs	r3, #5
 8000f76:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f78:	f107 0314 	add.w	r3, r7, #20
 8000f7c:	4619      	mov	r1, r3
 8000f7e:	4806      	ldr	r0, [pc, #24]	@ (8000f98 <HAL_SPI_MspInit+0xcc>)
 8000f80:	f000 fd9c 	bl	8001abc <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8000f84:	bf00      	nop
 8000f86:	3728      	adds	r7, #40	@ 0x28
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	40003800 	.word	0x40003800
 8000f90:	40023800 	.word	0x40023800
 8000f94:	40020400 	.word	0x40020400
 8000f98:	40020800 	.word	0x40020800

08000f9c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b08a      	sub	sp, #40	@ 0x28
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fa4:	f107 0314 	add.w	r3, r7, #20
 8000fa8:	2200      	movs	r2, #0
 8000faa:	601a      	str	r2, [r3, #0]
 8000fac:	605a      	str	r2, [r3, #4]
 8000fae:	609a      	str	r2, [r3, #8]
 8000fb0:	60da      	str	r2, [r3, #12]
 8000fb2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	4a19      	ldr	r2, [pc, #100]	@ (8001020 <HAL_UART_MspInit+0x84>)
 8000fba:	4293      	cmp	r3, r2
 8000fbc:	d12b      	bne.n	8001016 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	613b      	str	r3, [r7, #16]
 8000fc2:	4b18      	ldr	r3, [pc, #96]	@ (8001024 <HAL_UART_MspInit+0x88>)
 8000fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fc6:	4a17      	ldr	r2, [pc, #92]	@ (8001024 <HAL_UART_MspInit+0x88>)
 8000fc8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000fcc:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fce:	4b15      	ldr	r3, [pc, #84]	@ (8001024 <HAL_UART_MspInit+0x88>)
 8000fd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000fd6:	613b      	str	r3, [r7, #16]
 8000fd8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fda:	2300      	movs	r3, #0
 8000fdc:	60fb      	str	r3, [r7, #12]
 8000fde:	4b11      	ldr	r3, [pc, #68]	@ (8001024 <HAL_UART_MspInit+0x88>)
 8000fe0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fe2:	4a10      	ldr	r2, [pc, #64]	@ (8001024 <HAL_UART_MspInit+0x88>)
 8000fe4:	f043 0301 	orr.w	r3, r3, #1
 8000fe8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fea:	4b0e      	ldr	r3, [pc, #56]	@ (8001024 <HAL_UART_MspInit+0x88>)
 8000fec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fee:	f003 0301 	and.w	r3, r3, #1
 8000ff2:	60fb      	str	r3, [r7, #12]
 8000ff4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000ff6:	230c      	movs	r3, #12
 8000ff8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ffa:	2302      	movs	r3, #2
 8000ffc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ffe:	2300      	movs	r3, #0
 8001000:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001002:	2303      	movs	r3, #3
 8001004:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001006:	2307      	movs	r3, #7
 8001008:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800100a:	f107 0314 	add.w	r3, r7, #20
 800100e:	4619      	mov	r1, r3
 8001010:	4805      	ldr	r0, [pc, #20]	@ (8001028 <HAL_UART_MspInit+0x8c>)
 8001012:	f000 fd53 	bl	8001abc <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001016:	bf00      	nop
 8001018:	3728      	adds	r7, #40	@ 0x28
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}
 800101e:	bf00      	nop
 8001020:	40004400 	.word	0x40004400
 8001024:	40023800 	.word	0x40023800
 8001028:	40020000 	.word	0x40020000

0800102c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800102c:	b480      	push	{r7}
 800102e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001030:	bf00      	nop
 8001032:	e7fd      	b.n	8001030 <NMI_Handler+0x4>

08001034 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001034:	b480      	push	{r7}
 8001036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001038:	bf00      	nop
 800103a:	e7fd      	b.n	8001038 <HardFault_Handler+0x4>

0800103c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800103c:	b480      	push	{r7}
 800103e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001040:	bf00      	nop
 8001042:	e7fd      	b.n	8001040 <MemManage_Handler+0x4>

08001044 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001044:	b480      	push	{r7}
 8001046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001048:	bf00      	nop
 800104a:	e7fd      	b.n	8001048 <BusFault_Handler+0x4>

0800104c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800104c:	b480      	push	{r7}
 800104e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001050:	bf00      	nop
 8001052:	e7fd      	b.n	8001050 <UsageFault_Handler+0x4>

08001054 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001054:	b480      	push	{r7}
 8001056:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001058:	bf00      	nop
 800105a:	46bd      	mov	sp, r7
 800105c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001060:	4770      	bx	lr

08001062 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001062:	b480      	push	{r7}
 8001064:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001066:	bf00      	nop
 8001068:	46bd      	mov	sp, r7
 800106a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106e:	4770      	bx	lr

08001070 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001070:	b480      	push	{r7}
 8001072:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001074:	bf00      	nop
 8001076:	46bd      	mov	sp, r7
 8001078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107c:	4770      	bx	lr

0800107e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800107e:	b580      	push	{r7, lr}
 8001080:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001082:	f000 f8db 	bl	800123c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001086:	bf00      	nop
 8001088:	bd80      	pop	{r7, pc}
	...

0800108c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8001090:	4802      	ldr	r0, [pc, #8]	@ (800109c <DMA1_Stream0_IRQHandler+0x10>)
 8001092:	f000 fad7 	bl	8001644 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8001096:	bf00      	nop
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	2000012c 	.word	0x2000012c

080010a0 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 80010a4:	4802      	ldr	r0, [pc, #8]	@ (80010b0 <DMA1_Stream6_IRQHandler+0x10>)
 80010a6:	f000 facd 	bl	8001644 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80010aa:	bf00      	nop
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	200000cc 	.word	0x200000cc

080010b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b086      	sub	sp, #24
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010bc:	4a14      	ldr	r2, [pc, #80]	@ (8001110 <_sbrk+0x5c>)
 80010be:	4b15      	ldr	r3, [pc, #84]	@ (8001114 <_sbrk+0x60>)
 80010c0:	1ad3      	subs	r3, r2, r3
 80010c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80010c4:	697b      	ldr	r3, [r7, #20]
 80010c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010c8:	4b13      	ldr	r3, [pc, #76]	@ (8001118 <_sbrk+0x64>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d102      	bne.n	80010d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010d0:	4b11      	ldr	r3, [pc, #68]	@ (8001118 <_sbrk+0x64>)
 80010d2:	4a12      	ldr	r2, [pc, #72]	@ (800111c <_sbrk+0x68>)
 80010d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010d6:	4b10      	ldr	r3, [pc, #64]	@ (8001118 <_sbrk+0x64>)
 80010d8:	681a      	ldr	r2, [r3, #0]
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	4413      	add	r3, r2
 80010de:	693a      	ldr	r2, [r7, #16]
 80010e0:	429a      	cmp	r2, r3
 80010e2:	d207      	bcs.n	80010f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80010e4:	f003 f862 	bl	80041ac <__errno>
 80010e8:	4603      	mov	r3, r0
 80010ea:	220c      	movs	r2, #12
 80010ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010ee:	f04f 33ff 	mov.w	r3, #4294967295
 80010f2:	e009      	b.n	8001108 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010f4:	4b08      	ldr	r3, [pc, #32]	@ (8001118 <_sbrk+0x64>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010fa:	4b07      	ldr	r3, [pc, #28]	@ (8001118 <_sbrk+0x64>)
 80010fc:	681a      	ldr	r2, [r3, #0]
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	4413      	add	r3, r2
 8001102:	4a05      	ldr	r2, [pc, #20]	@ (8001118 <_sbrk+0x64>)
 8001104:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001106:	68fb      	ldr	r3, [r7, #12]
}
 8001108:	4618      	mov	r0, r3
 800110a:	3718      	adds	r7, #24
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}
 8001110:	20020000 	.word	0x20020000
 8001114:	00000400 	.word	0x00000400
 8001118:	2000022c 	.word	0x2000022c
 800111c:	20000380 	.word	0x20000380

08001120 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001120:	b480      	push	{r7}
 8001122:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001124:	4b06      	ldr	r3, [pc, #24]	@ (8001140 <SystemInit+0x20>)
 8001126:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800112a:	4a05      	ldr	r2, [pc, #20]	@ (8001140 <SystemInit+0x20>)
 800112c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001130:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001134:	bf00      	nop
 8001136:	46bd      	mov	sp, r7
 8001138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113c:	4770      	bx	lr
 800113e:	bf00      	nop
 8001140:	e000ed00 	.word	0xe000ed00

08001144 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001144:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800117c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001148:	f7ff ffea 	bl	8001120 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800114c:	480c      	ldr	r0, [pc, #48]	@ (8001180 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800114e:	490d      	ldr	r1, [pc, #52]	@ (8001184 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001150:	4a0d      	ldr	r2, [pc, #52]	@ (8001188 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001152:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001154:	e002      	b.n	800115c <LoopCopyDataInit>

08001156 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001156:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001158:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800115a:	3304      	adds	r3, #4

0800115c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800115c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800115e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001160:	d3f9      	bcc.n	8001156 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001162:	4a0a      	ldr	r2, [pc, #40]	@ (800118c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001164:	4c0a      	ldr	r4, [pc, #40]	@ (8001190 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001166:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001168:	e001      	b.n	800116e <LoopFillZerobss>

0800116a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800116a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800116c:	3204      	adds	r2, #4

0800116e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800116e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001170:	d3fb      	bcc.n	800116a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001172:	f003 f821 	bl	80041b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001176:	f7ff fb9b 	bl	80008b0 <main>
  bx  lr    
 800117a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800117c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001180:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001184:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001188:	08004c10 	.word	0x08004c10
  ldr r2, =_sbss
 800118c:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001190:	2000037c 	.word	0x2000037c

08001194 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001194:	e7fe      	b.n	8001194 <ADC_IRQHandler>
	...

08001198 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800119c:	4b0e      	ldr	r3, [pc, #56]	@ (80011d8 <HAL_Init+0x40>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	4a0d      	ldr	r2, [pc, #52]	@ (80011d8 <HAL_Init+0x40>)
 80011a2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80011a6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80011a8:	4b0b      	ldr	r3, [pc, #44]	@ (80011d8 <HAL_Init+0x40>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	4a0a      	ldr	r2, [pc, #40]	@ (80011d8 <HAL_Init+0x40>)
 80011ae:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80011b2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011b4:	4b08      	ldr	r3, [pc, #32]	@ (80011d8 <HAL_Init+0x40>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	4a07      	ldr	r2, [pc, #28]	@ (80011d8 <HAL_Init+0x40>)
 80011ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011be:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011c0:	2003      	movs	r0, #3
 80011c2:	f000 f94f 	bl	8001464 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80011c6:	2000      	movs	r0, #0
 80011c8:	f000 f808 	bl	80011dc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80011cc:	f7ff fda8 	bl	8000d20 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80011d0:	2300      	movs	r3, #0
}
 80011d2:	4618      	mov	r0, r3
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	40023c00 	.word	0x40023c00

080011dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b082      	sub	sp, #8
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80011e4:	4b12      	ldr	r3, [pc, #72]	@ (8001230 <HAL_InitTick+0x54>)
 80011e6:	681a      	ldr	r2, [r3, #0]
 80011e8:	4b12      	ldr	r3, [pc, #72]	@ (8001234 <HAL_InitTick+0x58>)
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	4619      	mov	r1, r3
 80011ee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80011f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80011fa:	4618      	mov	r0, r3
 80011fc:	f000 f967 	bl	80014ce <HAL_SYSTICK_Config>
 8001200:	4603      	mov	r3, r0
 8001202:	2b00      	cmp	r3, #0
 8001204:	d001      	beq.n	800120a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001206:	2301      	movs	r3, #1
 8001208:	e00e      	b.n	8001228 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	2b0f      	cmp	r3, #15
 800120e:	d80a      	bhi.n	8001226 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001210:	2200      	movs	r2, #0
 8001212:	6879      	ldr	r1, [r7, #4]
 8001214:	f04f 30ff 	mov.w	r0, #4294967295
 8001218:	f000 f92f 	bl	800147a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800121c:	4a06      	ldr	r2, [pc, #24]	@ (8001238 <HAL_InitTick+0x5c>)
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001222:	2300      	movs	r3, #0
 8001224:	e000      	b.n	8001228 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001226:	2301      	movs	r3, #1
}
 8001228:	4618      	mov	r0, r3
 800122a:	3708      	adds	r7, #8
 800122c:	46bd      	mov	sp, r7
 800122e:	bd80      	pop	{r7, pc}
 8001230:	20000000 	.word	0x20000000
 8001234:	20000008 	.word	0x20000008
 8001238:	20000004 	.word	0x20000004

0800123c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800123c:	b480      	push	{r7}
 800123e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001240:	4b06      	ldr	r3, [pc, #24]	@ (800125c <HAL_IncTick+0x20>)
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	461a      	mov	r2, r3
 8001246:	4b06      	ldr	r3, [pc, #24]	@ (8001260 <HAL_IncTick+0x24>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	4413      	add	r3, r2
 800124c:	4a04      	ldr	r2, [pc, #16]	@ (8001260 <HAL_IncTick+0x24>)
 800124e:	6013      	str	r3, [r2, #0]
}
 8001250:	bf00      	nop
 8001252:	46bd      	mov	sp, r7
 8001254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001258:	4770      	bx	lr
 800125a:	bf00      	nop
 800125c:	20000008 	.word	0x20000008
 8001260:	20000230 	.word	0x20000230

08001264 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0
  return uwTick;
 8001268:	4b03      	ldr	r3, [pc, #12]	@ (8001278 <HAL_GetTick+0x14>)
 800126a:	681b      	ldr	r3, [r3, #0]
}
 800126c:	4618      	mov	r0, r3
 800126e:	46bd      	mov	sp, r7
 8001270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001274:	4770      	bx	lr
 8001276:	bf00      	nop
 8001278:	20000230 	.word	0x20000230

0800127c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b084      	sub	sp, #16
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001284:	f7ff ffee 	bl	8001264 <HAL_GetTick>
 8001288:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001294:	d005      	beq.n	80012a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001296:	4b0a      	ldr	r3, [pc, #40]	@ (80012c0 <HAL_Delay+0x44>)
 8001298:	781b      	ldrb	r3, [r3, #0]
 800129a:	461a      	mov	r2, r3
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	4413      	add	r3, r2
 80012a0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80012a2:	bf00      	nop
 80012a4:	f7ff ffde 	bl	8001264 <HAL_GetTick>
 80012a8:	4602      	mov	r2, r0
 80012aa:	68bb      	ldr	r3, [r7, #8]
 80012ac:	1ad3      	subs	r3, r2, r3
 80012ae:	68fa      	ldr	r2, [r7, #12]
 80012b0:	429a      	cmp	r2, r3
 80012b2:	d8f7      	bhi.n	80012a4 <HAL_Delay+0x28>
  {
  }
}
 80012b4:	bf00      	nop
 80012b6:	bf00      	nop
 80012b8:	3710      	adds	r7, #16
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	20000008 	.word	0x20000008

080012c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012c4:	b480      	push	{r7}
 80012c6:	b085      	sub	sp, #20
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	f003 0307 	and.w	r3, r3, #7
 80012d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001308 <__NVIC_SetPriorityGrouping+0x44>)
 80012d6:	68db      	ldr	r3, [r3, #12]
 80012d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012da:	68ba      	ldr	r2, [r7, #8]
 80012dc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80012e0:	4013      	ands	r3, r2
 80012e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012e8:	68bb      	ldr	r3, [r7, #8]
 80012ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80012ec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80012f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80012f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80012f6:	4a04      	ldr	r2, [pc, #16]	@ (8001308 <__NVIC_SetPriorityGrouping+0x44>)
 80012f8:	68bb      	ldr	r3, [r7, #8]
 80012fa:	60d3      	str	r3, [r2, #12]
}
 80012fc:	bf00      	nop
 80012fe:	3714      	adds	r7, #20
 8001300:	46bd      	mov	sp, r7
 8001302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001306:	4770      	bx	lr
 8001308:	e000ed00 	.word	0xe000ed00

0800130c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800130c:	b480      	push	{r7}
 800130e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001310:	4b04      	ldr	r3, [pc, #16]	@ (8001324 <__NVIC_GetPriorityGrouping+0x18>)
 8001312:	68db      	ldr	r3, [r3, #12]
 8001314:	0a1b      	lsrs	r3, r3, #8
 8001316:	f003 0307 	and.w	r3, r3, #7
}
 800131a:	4618      	mov	r0, r3
 800131c:	46bd      	mov	sp, r7
 800131e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001322:	4770      	bx	lr
 8001324:	e000ed00 	.word	0xe000ed00

08001328 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001328:	b480      	push	{r7}
 800132a:	b083      	sub	sp, #12
 800132c:	af00      	add	r7, sp, #0
 800132e:	4603      	mov	r3, r0
 8001330:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001332:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001336:	2b00      	cmp	r3, #0
 8001338:	db0b      	blt.n	8001352 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800133a:	79fb      	ldrb	r3, [r7, #7]
 800133c:	f003 021f 	and.w	r2, r3, #31
 8001340:	4907      	ldr	r1, [pc, #28]	@ (8001360 <__NVIC_EnableIRQ+0x38>)
 8001342:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001346:	095b      	lsrs	r3, r3, #5
 8001348:	2001      	movs	r0, #1
 800134a:	fa00 f202 	lsl.w	r2, r0, r2
 800134e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001352:	bf00      	nop
 8001354:	370c      	adds	r7, #12
 8001356:	46bd      	mov	sp, r7
 8001358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135c:	4770      	bx	lr
 800135e:	bf00      	nop
 8001360:	e000e100 	.word	0xe000e100

08001364 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001364:	b480      	push	{r7}
 8001366:	b083      	sub	sp, #12
 8001368:	af00      	add	r7, sp, #0
 800136a:	4603      	mov	r3, r0
 800136c:	6039      	str	r1, [r7, #0]
 800136e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001370:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001374:	2b00      	cmp	r3, #0
 8001376:	db0a      	blt.n	800138e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	b2da      	uxtb	r2, r3
 800137c:	490c      	ldr	r1, [pc, #48]	@ (80013b0 <__NVIC_SetPriority+0x4c>)
 800137e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001382:	0112      	lsls	r2, r2, #4
 8001384:	b2d2      	uxtb	r2, r2
 8001386:	440b      	add	r3, r1
 8001388:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800138c:	e00a      	b.n	80013a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800138e:	683b      	ldr	r3, [r7, #0]
 8001390:	b2da      	uxtb	r2, r3
 8001392:	4908      	ldr	r1, [pc, #32]	@ (80013b4 <__NVIC_SetPriority+0x50>)
 8001394:	79fb      	ldrb	r3, [r7, #7]
 8001396:	f003 030f 	and.w	r3, r3, #15
 800139a:	3b04      	subs	r3, #4
 800139c:	0112      	lsls	r2, r2, #4
 800139e:	b2d2      	uxtb	r2, r2
 80013a0:	440b      	add	r3, r1
 80013a2:	761a      	strb	r2, [r3, #24]
}
 80013a4:	bf00      	nop
 80013a6:	370c      	adds	r7, #12
 80013a8:	46bd      	mov	sp, r7
 80013aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ae:	4770      	bx	lr
 80013b0:	e000e100 	.word	0xe000e100
 80013b4:	e000ed00 	.word	0xe000ed00

080013b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013b8:	b480      	push	{r7}
 80013ba:	b089      	sub	sp, #36	@ 0x24
 80013bc:	af00      	add	r7, sp, #0
 80013be:	60f8      	str	r0, [r7, #12]
 80013c0:	60b9      	str	r1, [r7, #8]
 80013c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	f003 0307 	and.w	r3, r3, #7
 80013ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013cc:	69fb      	ldr	r3, [r7, #28]
 80013ce:	f1c3 0307 	rsb	r3, r3, #7
 80013d2:	2b04      	cmp	r3, #4
 80013d4:	bf28      	it	cs
 80013d6:	2304      	movcs	r3, #4
 80013d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013da:	69fb      	ldr	r3, [r7, #28]
 80013dc:	3304      	adds	r3, #4
 80013de:	2b06      	cmp	r3, #6
 80013e0:	d902      	bls.n	80013e8 <NVIC_EncodePriority+0x30>
 80013e2:	69fb      	ldr	r3, [r7, #28]
 80013e4:	3b03      	subs	r3, #3
 80013e6:	e000      	b.n	80013ea <NVIC_EncodePriority+0x32>
 80013e8:	2300      	movs	r3, #0
 80013ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013ec:	f04f 32ff 	mov.w	r2, #4294967295
 80013f0:	69bb      	ldr	r3, [r7, #24]
 80013f2:	fa02 f303 	lsl.w	r3, r2, r3
 80013f6:	43da      	mvns	r2, r3
 80013f8:	68bb      	ldr	r3, [r7, #8]
 80013fa:	401a      	ands	r2, r3
 80013fc:	697b      	ldr	r3, [r7, #20]
 80013fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001400:	f04f 31ff 	mov.w	r1, #4294967295
 8001404:	697b      	ldr	r3, [r7, #20]
 8001406:	fa01 f303 	lsl.w	r3, r1, r3
 800140a:	43d9      	mvns	r1, r3
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001410:	4313      	orrs	r3, r2
         );
}
 8001412:	4618      	mov	r0, r3
 8001414:	3724      	adds	r7, #36	@ 0x24
 8001416:	46bd      	mov	sp, r7
 8001418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141c:	4770      	bx	lr
	...

08001420 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b082      	sub	sp, #8
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	3b01      	subs	r3, #1
 800142c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001430:	d301      	bcc.n	8001436 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001432:	2301      	movs	r3, #1
 8001434:	e00f      	b.n	8001456 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001436:	4a0a      	ldr	r2, [pc, #40]	@ (8001460 <SysTick_Config+0x40>)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	3b01      	subs	r3, #1
 800143c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800143e:	210f      	movs	r1, #15
 8001440:	f04f 30ff 	mov.w	r0, #4294967295
 8001444:	f7ff ff8e 	bl	8001364 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001448:	4b05      	ldr	r3, [pc, #20]	@ (8001460 <SysTick_Config+0x40>)
 800144a:	2200      	movs	r2, #0
 800144c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800144e:	4b04      	ldr	r3, [pc, #16]	@ (8001460 <SysTick_Config+0x40>)
 8001450:	2207      	movs	r2, #7
 8001452:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001454:	2300      	movs	r3, #0
}
 8001456:	4618      	mov	r0, r3
 8001458:	3708      	adds	r7, #8
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	e000e010 	.word	0xe000e010

08001464 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b082      	sub	sp, #8
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800146c:	6878      	ldr	r0, [r7, #4]
 800146e:	f7ff ff29 	bl	80012c4 <__NVIC_SetPriorityGrouping>
}
 8001472:	bf00      	nop
 8001474:	3708      	adds	r7, #8
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}

0800147a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800147a:	b580      	push	{r7, lr}
 800147c:	b086      	sub	sp, #24
 800147e:	af00      	add	r7, sp, #0
 8001480:	4603      	mov	r3, r0
 8001482:	60b9      	str	r1, [r7, #8]
 8001484:	607a      	str	r2, [r7, #4]
 8001486:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001488:	2300      	movs	r3, #0
 800148a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800148c:	f7ff ff3e 	bl	800130c <__NVIC_GetPriorityGrouping>
 8001490:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001492:	687a      	ldr	r2, [r7, #4]
 8001494:	68b9      	ldr	r1, [r7, #8]
 8001496:	6978      	ldr	r0, [r7, #20]
 8001498:	f7ff ff8e 	bl	80013b8 <NVIC_EncodePriority>
 800149c:	4602      	mov	r2, r0
 800149e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014a2:	4611      	mov	r1, r2
 80014a4:	4618      	mov	r0, r3
 80014a6:	f7ff ff5d 	bl	8001364 <__NVIC_SetPriority>
}
 80014aa:	bf00      	nop
 80014ac:	3718      	adds	r7, #24
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}

080014b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014b2:	b580      	push	{r7, lr}
 80014b4:	b082      	sub	sp, #8
 80014b6:	af00      	add	r7, sp, #0
 80014b8:	4603      	mov	r3, r0
 80014ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80014bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014c0:	4618      	mov	r0, r3
 80014c2:	f7ff ff31 	bl	8001328 <__NVIC_EnableIRQ>
}
 80014c6:	bf00      	nop
 80014c8:	3708      	adds	r7, #8
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}

080014ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80014ce:	b580      	push	{r7, lr}
 80014d0:	b082      	sub	sp, #8
 80014d2:	af00      	add	r7, sp, #0
 80014d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80014d6:	6878      	ldr	r0, [r7, #4]
 80014d8:	f7ff ffa2 	bl	8001420 <SysTick_Config>
 80014dc:	4603      	mov	r3, r0
}
 80014de:	4618      	mov	r0, r3
 80014e0:	3708      	adds	r7, #8
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd80      	pop	{r7, pc}
	...

080014e8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b086      	sub	sp, #24
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80014f0:	2300      	movs	r3, #0
 80014f2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80014f4:	f7ff feb6 	bl	8001264 <HAL_GetTick>
 80014f8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d101      	bne.n	8001504 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001500:	2301      	movs	r3, #1
 8001502:	e099      	b.n	8001638 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	2202      	movs	r2, #2
 8001508:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	2200      	movs	r2, #0
 8001510:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	681a      	ldr	r2, [r3, #0]
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f022 0201 	bic.w	r2, r2, #1
 8001522:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001524:	e00f      	b.n	8001546 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001526:	f7ff fe9d 	bl	8001264 <HAL_GetTick>
 800152a:	4602      	mov	r2, r0
 800152c:	693b      	ldr	r3, [r7, #16]
 800152e:	1ad3      	subs	r3, r2, r3
 8001530:	2b05      	cmp	r3, #5
 8001532:	d908      	bls.n	8001546 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	2220      	movs	r2, #32
 8001538:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	2203      	movs	r2, #3
 800153e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001542:	2303      	movs	r3, #3
 8001544:	e078      	b.n	8001638 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	f003 0301 	and.w	r3, r3, #1
 8001550:	2b00      	cmp	r3, #0
 8001552:	d1e8      	bne.n	8001526 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800155c:	697a      	ldr	r2, [r7, #20]
 800155e:	4b38      	ldr	r3, [pc, #224]	@ (8001640 <HAL_DMA_Init+0x158>)
 8001560:	4013      	ands	r3, r2
 8001562:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	685a      	ldr	r2, [r3, #4]
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	689b      	ldr	r3, [r3, #8]
 800156c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001572:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	691b      	ldr	r3, [r3, #16]
 8001578:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800157e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	699b      	ldr	r3, [r3, #24]
 8001584:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800158a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	6a1b      	ldr	r3, [r3, #32]
 8001590:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001592:	697a      	ldr	r2, [r7, #20]
 8001594:	4313      	orrs	r3, r2
 8001596:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800159c:	2b04      	cmp	r3, #4
 800159e:	d107      	bne.n	80015b0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015a8:	4313      	orrs	r3, r2
 80015aa:	697a      	ldr	r2, [r7, #20]
 80015ac:	4313      	orrs	r3, r2
 80015ae:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	697a      	ldr	r2, [r7, #20]
 80015b6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	695b      	ldr	r3, [r3, #20]
 80015be:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80015c0:	697b      	ldr	r3, [r7, #20]
 80015c2:	f023 0307 	bic.w	r3, r3, #7
 80015c6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015cc:	697a      	ldr	r2, [r7, #20]
 80015ce:	4313      	orrs	r3, r2
 80015d0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015d6:	2b04      	cmp	r3, #4
 80015d8:	d117      	bne.n	800160a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015de:	697a      	ldr	r2, [r7, #20]
 80015e0:	4313      	orrs	r3, r2
 80015e2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d00e      	beq.n	800160a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80015ec:	6878      	ldr	r0, [r7, #4]
 80015ee:	f000 f9e9 	bl	80019c4 <DMA_CheckFifoParam>
 80015f2:	4603      	mov	r3, r0
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d008      	beq.n	800160a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	2240      	movs	r2, #64	@ 0x40
 80015fc:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	2201      	movs	r2, #1
 8001602:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001606:	2301      	movs	r3, #1
 8001608:	e016      	b.n	8001638 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	697a      	ldr	r2, [r7, #20]
 8001610:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001612:	6878      	ldr	r0, [r7, #4]
 8001614:	f000 f9a0 	bl	8001958 <DMA_CalcBaseAndBitshift>
 8001618:	4603      	mov	r3, r0
 800161a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001620:	223f      	movs	r2, #63	@ 0x3f
 8001622:	409a      	lsls	r2, r3
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	2200      	movs	r2, #0
 800162c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	2201      	movs	r2, #1
 8001632:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001636:	2300      	movs	r3, #0
}
 8001638:	4618      	mov	r0, r3
 800163a:	3718      	adds	r7, #24
 800163c:	46bd      	mov	sp, r7
 800163e:	bd80      	pop	{r7, pc}
 8001640:	f010803f 	.word	0xf010803f

08001644 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b086      	sub	sp, #24
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800164c:	2300      	movs	r3, #0
 800164e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001650:	4b8e      	ldr	r3, [pc, #568]	@ (800188c <HAL_DMA_IRQHandler+0x248>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	4a8e      	ldr	r2, [pc, #568]	@ (8001890 <HAL_DMA_IRQHandler+0x24c>)
 8001656:	fba2 2303 	umull	r2, r3, r2, r3
 800165a:	0a9b      	lsrs	r3, r3, #10
 800165c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001662:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001664:	693b      	ldr	r3, [r7, #16]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800166e:	2208      	movs	r2, #8
 8001670:	409a      	lsls	r2, r3
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	4013      	ands	r3, r2
 8001676:	2b00      	cmp	r3, #0
 8001678:	d01a      	beq.n	80016b0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f003 0304 	and.w	r3, r3, #4
 8001684:	2b00      	cmp	r3, #0
 8001686:	d013      	beq.n	80016b0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	681a      	ldr	r2, [r3, #0]
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	f022 0204 	bic.w	r2, r2, #4
 8001696:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800169c:	2208      	movs	r2, #8
 800169e:	409a      	lsls	r2, r3
 80016a0:	693b      	ldr	r3, [r7, #16]
 80016a2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80016a8:	f043 0201 	orr.w	r2, r3, #1
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016b4:	2201      	movs	r2, #1
 80016b6:	409a      	lsls	r2, r3
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	4013      	ands	r3, r2
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d012      	beq.n	80016e6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	695b      	ldr	r3, [r3, #20]
 80016c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d00b      	beq.n	80016e6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016d2:	2201      	movs	r2, #1
 80016d4:	409a      	lsls	r2, r3
 80016d6:	693b      	ldr	r3, [r7, #16]
 80016d8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80016de:	f043 0202 	orr.w	r2, r3, #2
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016ea:	2204      	movs	r2, #4
 80016ec:	409a      	lsls	r2, r3
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	4013      	ands	r3, r2
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d012      	beq.n	800171c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	f003 0302 	and.w	r3, r3, #2
 8001700:	2b00      	cmp	r3, #0
 8001702:	d00b      	beq.n	800171c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001708:	2204      	movs	r2, #4
 800170a:	409a      	lsls	r2, r3
 800170c:	693b      	ldr	r3, [r7, #16]
 800170e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001714:	f043 0204 	orr.w	r2, r3, #4
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001720:	2210      	movs	r2, #16
 8001722:	409a      	lsls	r2, r3
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	4013      	ands	r3, r2
 8001728:	2b00      	cmp	r3, #0
 800172a:	d043      	beq.n	80017b4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f003 0308 	and.w	r3, r3, #8
 8001736:	2b00      	cmp	r3, #0
 8001738:	d03c      	beq.n	80017b4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800173e:	2210      	movs	r2, #16
 8001740:	409a      	lsls	r2, r3
 8001742:	693b      	ldr	r3, [r7, #16]
 8001744:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001750:	2b00      	cmp	r3, #0
 8001752:	d018      	beq.n	8001786 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800175e:	2b00      	cmp	r3, #0
 8001760:	d108      	bne.n	8001774 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001766:	2b00      	cmp	r3, #0
 8001768:	d024      	beq.n	80017b4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800176e:	6878      	ldr	r0, [r7, #4]
 8001770:	4798      	blx	r3
 8001772:	e01f      	b.n	80017b4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001778:	2b00      	cmp	r3, #0
 800177a:	d01b      	beq.n	80017b4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001780:	6878      	ldr	r0, [r7, #4]
 8001782:	4798      	blx	r3
 8001784:	e016      	b.n	80017b4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001790:	2b00      	cmp	r3, #0
 8001792:	d107      	bne.n	80017a4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	681a      	ldr	r2, [r3, #0]
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f022 0208 	bic.w	r2, r2, #8
 80017a2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d003      	beq.n	80017b4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017b0:	6878      	ldr	r0, [r7, #4]
 80017b2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017b8:	2220      	movs	r2, #32
 80017ba:	409a      	lsls	r2, r3
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	4013      	ands	r3, r2
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	f000 808f 	beq.w	80018e4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f003 0310 	and.w	r3, r3, #16
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	f000 8087 	beq.w	80018e4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017da:	2220      	movs	r2, #32
 80017dc:	409a      	lsls	r2, r3
 80017de:	693b      	ldr	r3, [r7, #16]
 80017e0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80017e8:	b2db      	uxtb	r3, r3
 80017ea:	2b05      	cmp	r3, #5
 80017ec:	d136      	bne.n	800185c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	681a      	ldr	r2, [r3, #0]
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	f022 0216 	bic.w	r2, r2, #22
 80017fc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	695a      	ldr	r2, [r3, #20]
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800180c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001812:	2b00      	cmp	r3, #0
 8001814:	d103      	bne.n	800181e <HAL_DMA_IRQHandler+0x1da>
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800181a:	2b00      	cmp	r3, #0
 800181c:	d007      	beq.n	800182e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	681a      	ldr	r2, [r3, #0]
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f022 0208 	bic.w	r2, r2, #8
 800182c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001832:	223f      	movs	r2, #63	@ 0x3f
 8001834:	409a      	lsls	r2, r3
 8001836:	693b      	ldr	r3, [r7, #16]
 8001838:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	2201      	movs	r2, #1
 800183e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	2200      	movs	r2, #0
 8001846:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800184e:	2b00      	cmp	r3, #0
 8001850:	d07e      	beq.n	8001950 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001856:	6878      	ldr	r0, [r7, #4]
 8001858:	4798      	blx	r3
        }
        return;
 800185a:	e079      	b.n	8001950 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001866:	2b00      	cmp	r3, #0
 8001868:	d01d      	beq.n	80018a6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001874:	2b00      	cmp	r3, #0
 8001876:	d10d      	bne.n	8001894 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800187c:	2b00      	cmp	r3, #0
 800187e:	d031      	beq.n	80018e4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001884:	6878      	ldr	r0, [r7, #4]
 8001886:	4798      	blx	r3
 8001888:	e02c      	b.n	80018e4 <HAL_DMA_IRQHandler+0x2a0>
 800188a:	bf00      	nop
 800188c:	20000000 	.word	0x20000000
 8001890:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001898:	2b00      	cmp	r3, #0
 800189a:	d023      	beq.n	80018e4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80018a0:	6878      	ldr	r0, [r7, #4]
 80018a2:	4798      	blx	r3
 80018a4:	e01e      	b.n	80018e4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d10f      	bne.n	80018d4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	681a      	ldr	r2, [r3, #0]
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f022 0210 	bic.w	r2, r2, #16
 80018c2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	2201      	movs	r2, #1
 80018c8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	2200      	movs	r2, #0
 80018d0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d003      	beq.n	80018e4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80018e0:	6878      	ldr	r0, [r7, #4]
 80018e2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d032      	beq.n	8001952 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80018f0:	f003 0301 	and.w	r3, r3, #1
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d022      	beq.n	800193e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	2205      	movs	r2, #5
 80018fc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	681a      	ldr	r2, [r3, #0]
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	f022 0201 	bic.w	r2, r2, #1
 800190e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001910:	68bb      	ldr	r3, [r7, #8]
 8001912:	3301      	adds	r3, #1
 8001914:	60bb      	str	r3, [r7, #8]
 8001916:	697a      	ldr	r2, [r7, #20]
 8001918:	429a      	cmp	r2, r3
 800191a:	d307      	bcc.n	800192c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f003 0301 	and.w	r3, r3, #1
 8001926:	2b00      	cmp	r3, #0
 8001928:	d1f2      	bne.n	8001910 <HAL_DMA_IRQHandler+0x2cc>
 800192a:	e000      	b.n	800192e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800192c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	2201      	movs	r2, #1
 8001932:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	2200      	movs	r2, #0
 800193a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001942:	2b00      	cmp	r3, #0
 8001944:	d005      	beq.n	8001952 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800194a:	6878      	ldr	r0, [r7, #4]
 800194c:	4798      	blx	r3
 800194e:	e000      	b.n	8001952 <HAL_DMA_IRQHandler+0x30e>
        return;
 8001950:	bf00      	nop
    }
  }
}
 8001952:	3718      	adds	r7, #24
 8001954:	46bd      	mov	sp, r7
 8001956:	bd80      	pop	{r7, pc}

08001958 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001958:	b480      	push	{r7}
 800195a:	b085      	sub	sp, #20
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	b2db      	uxtb	r3, r3
 8001966:	3b10      	subs	r3, #16
 8001968:	4a14      	ldr	r2, [pc, #80]	@ (80019bc <DMA_CalcBaseAndBitshift+0x64>)
 800196a:	fba2 2303 	umull	r2, r3, r2, r3
 800196e:	091b      	lsrs	r3, r3, #4
 8001970:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001972:	4a13      	ldr	r2, [pc, #76]	@ (80019c0 <DMA_CalcBaseAndBitshift+0x68>)
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	4413      	add	r3, r2
 8001978:	781b      	ldrb	r3, [r3, #0]
 800197a:	461a      	mov	r2, r3
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	2b03      	cmp	r3, #3
 8001984:	d909      	bls.n	800199a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800198e:	f023 0303 	bic.w	r3, r3, #3
 8001992:	1d1a      	adds	r2, r3, #4
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	659a      	str	r2, [r3, #88]	@ 0x58
 8001998:	e007      	b.n	80019aa <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80019a2:	f023 0303 	bic.w	r3, r3, #3
 80019a6:	687a      	ldr	r2, [r7, #4]
 80019a8:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80019ae:	4618      	mov	r0, r3
 80019b0:	3714      	adds	r7, #20
 80019b2:	46bd      	mov	sp, r7
 80019b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b8:	4770      	bx	lr
 80019ba:	bf00      	nop
 80019bc:	aaaaaaab 	.word	0xaaaaaaab
 80019c0:	08004bc4 	.word	0x08004bc4

080019c4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80019c4:	b480      	push	{r7}
 80019c6:	b085      	sub	sp, #20
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80019cc:	2300      	movs	r3, #0
 80019ce:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019d4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	699b      	ldr	r3, [r3, #24]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d11f      	bne.n	8001a1e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80019de:	68bb      	ldr	r3, [r7, #8]
 80019e0:	2b03      	cmp	r3, #3
 80019e2:	d856      	bhi.n	8001a92 <DMA_CheckFifoParam+0xce>
 80019e4:	a201      	add	r2, pc, #4	@ (adr r2, 80019ec <DMA_CheckFifoParam+0x28>)
 80019e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019ea:	bf00      	nop
 80019ec:	080019fd 	.word	0x080019fd
 80019f0:	08001a0f 	.word	0x08001a0f
 80019f4:	080019fd 	.word	0x080019fd
 80019f8:	08001a93 	.word	0x08001a93
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a00:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d046      	beq.n	8001a96 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001a08:	2301      	movs	r3, #1
 8001a0a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001a0c:	e043      	b.n	8001a96 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a12:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001a16:	d140      	bne.n	8001a9a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001a18:	2301      	movs	r3, #1
 8001a1a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001a1c:	e03d      	b.n	8001a9a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	699b      	ldr	r3, [r3, #24]
 8001a22:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001a26:	d121      	bne.n	8001a6c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001a28:	68bb      	ldr	r3, [r7, #8]
 8001a2a:	2b03      	cmp	r3, #3
 8001a2c:	d837      	bhi.n	8001a9e <DMA_CheckFifoParam+0xda>
 8001a2e:	a201      	add	r2, pc, #4	@ (adr r2, 8001a34 <DMA_CheckFifoParam+0x70>)
 8001a30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a34:	08001a45 	.word	0x08001a45
 8001a38:	08001a4b 	.word	0x08001a4b
 8001a3c:	08001a45 	.word	0x08001a45
 8001a40:	08001a5d 	.word	0x08001a5d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001a44:	2301      	movs	r3, #1
 8001a46:	73fb      	strb	r3, [r7, #15]
      break;
 8001a48:	e030      	b.n	8001aac <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a4e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d025      	beq.n	8001aa2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001a56:	2301      	movs	r3, #1
 8001a58:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001a5a:	e022      	b.n	8001aa2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a60:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001a64:	d11f      	bne.n	8001aa6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001a66:	2301      	movs	r3, #1
 8001a68:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001a6a:	e01c      	b.n	8001aa6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001a6c:	68bb      	ldr	r3, [r7, #8]
 8001a6e:	2b02      	cmp	r3, #2
 8001a70:	d903      	bls.n	8001a7a <DMA_CheckFifoParam+0xb6>
 8001a72:	68bb      	ldr	r3, [r7, #8]
 8001a74:	2b03      	cmp	r3, #3
 8001a76:	d003      	beq.n	8001a80 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001a78:	e018      	b.n	8001aac <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	73fb      	strb	r3, [r7, #15]
      break;
 8001a7e:	e015      	b.n	8001aac <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a84:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d00e      	beq.n	8001aaa <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001a8c:	2301      	movs	r3, #1
 8001a8e:	73fb      	strb	r3, [r7, #15]
      break;
 8001a90:	e00b      	b.n	8001aaa <DMA_CheckFifoParam+0xe6>
      break;
 8001a92:	bf00      	nop
 8001a94:	e00a      	b.n	8001aac <DMA_CheckFifoParam+0xe8>
      break;
 8001a96:	bf00      	nop
 8001a98:	e008      	b.n	8001aac <DMA_CheckFifoParam+0xe8>
      break;
 8001a9a:	bf00      	nop
 8001a9c:	e006      	b.n	8001aac <DMA_CheckFifoParam+0xe8>
      break;
 8001a9e:	bf00      	nop
 8001aa0:	e004      	b.n	8001aac <DMA_CheckFifoParam+0xe8>
      break;
 8001aa2:	bf00      	nop
 8001aa4:	e002      	b.n	8001aac <DMA_CheckFifoParam+0xe8>
      break;   
 8001aa6:	bf00      	nop
 8001aa8:	e000      	b.n	8001aac <DMA_CheckFifoParam+0xe8>
      break;
 8001aaa:	bf00      	nop
    }
  } 
  
  return status; 
 8001aac:	7bfb      	ldrb	r3, [r7, #15]
}
 8001aae:	4618      	mov	r0, r3
 8001ab0:	3714      	adds	r7, #20
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab8:	4770      	bx	lr
 8001aba:	bf00      	nop

08001abc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001abc:	b480      	push	{r7}
 8001abe:	b089      	sub	sp, #36	@ 0x24
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
 8001ac4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001aca:	2300      	movs	r3, #0
 8001acc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	61fb      	str	r3, [r7, #28]
 8001ad6:	e165      	b.n	8001da4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001ad8:	2201      	movs	r2, #1
 8001ada:	69fb      	ldr	r3, [r7, #28]
 8001adc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	697a      	ldr	r2, [r7, #20]
 8001ae8:	4013      	ands	r3, r2
 8001aea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001aec:	693a      	ldr	r2, [r7, #16]
 8001aee:	697b      	ldr	r3, [r7, #20]
 8001af0:	429a      	cmp	r2, r3
 8001af2:	f040 8154 	bne.w	8001d9e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	685b      	ldr	r3, [r3, #4]
 8001afa:	f003 0303 	and.w	r3, r3, #3
 8001afe:	2b01      	cmp	r3, #1
 8001b00:	d005      	beq.n	8001b0e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	685b      	ldr	r3, [r3, #4]
 8001b06:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b0a:	2b02      	cmp	r3, #2
 8001b0c:	d130      	bne.n	8001b70 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	689b      	ldr	r3, [r3, #8]
 8001b12:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001b14:	69fb      	ldr	r3, [r7, #28]
 8001b16:	005b      	lsls	r3, r3, #1
 8001b18:	2203      	movs	r2, #3
 8001b1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b1e:	43db      	mvns	r3, r3
 8001b20:	69ba      	ldr	r2, [r7, #24]
 8001b22:	4013      	ands	r3, r2
 8001b24:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	68da      	ldr	r2, [r3, #12]
 8001b2a:	69fb      	ldr	r3, [r7, #28]
 8001b2c:	005b      	lsls	r3, r3, #1
 8001b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b32:	69ba      	ldr	r2, [r7, #24]
 8001b34:	4313      	orrs	r3, r2
 8001b36:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	69ba      	ldr	r2, [r7, #24]
 8001b3c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b44:	2201      	movs	r2, #1
 8001b46:	69fb      	ldr	r3, [r7, #28]
 8001b48:	fa02 f303 	lsl.w	r3, r2, r3
 8001b4c:	43db      	mvns	r3, r3
 8001b4e:	69ba      	ldr	r2, [r7, #24]
 8001b50:	4013      	ands	r3, r2
 8001b52:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	091b      	lsrs	r3, r3, #4
 8001b5a:	f003 0201 	and.w	r2, r3, #1
 8001b5e:	69fb      	ldr	r3, [r7, #28]
 8001b60:	fa02 f303 	lsl.w	r3, r2, r3
 8001b64:	69ba      	ldr	r2, [r7, #24]
 8001b66:	4313      	orrs	r3, r2
 8001b68:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	69ba      	ldr	r2, [r7, #24]
 8001b6e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	f003 0303 	and.w	r3, r3, #3
 8001b78:	2b03      	cmp	r3, #3
 8001b7a:	d017      	beq.n	8001bac <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	68db      	ldr	r3, [r3, #12]
 8001b80:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001b82:	69fb      	ldr	r3, [r7, #28]
 8001b84:	005b      	lsls	r3, r3, #1
 8001b86:	2203      	movs	r2, #3
 8001b88:	fa02 f303 	lsl.w	r3, r2, r3
 8001b8c:	43db      	mvns	r3, r3
 8001b8e:	69ba      	ldr	r2, [r7, #24]
 8001b90:	4013      	ands	r3, r2
 8001b92:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	689a      	ldr	r2, [r3, #8]
 8001b98:	69fb      	ldr	r3, [r7, #28]
 8001b9a:	005b      	lsls	r3, r3, #1
 8001b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba0:	69ba      	ldr	r2, [r7, #24]
 8001ba2:	4313      	orrs	r3, r2
 8001ba4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	69ba      	ldr	r2, [r7, #24]
 8001baa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	f003 0303 	and.w	r3, r3, #3
 8001bb4:	2b02      	cmp	r3, #2
 8001bb6:	d123      	bne.n	8001c00 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001bb8:	69fb      	ldr	r3, [r7, #28]
 8001bba:	08da      	lsrs	r2, r3, #3
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	3208      	adds	r2, #8
 8001bc0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001bc4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001bc6:	69fb      	ldr	r3, [r7, #28]
 8001bc8:	f003 0307 	and.w	r3, r3, #7
 8001bcc:	009b      	lsls	r3, r3, #2
 8001bce:	220f      	movs	r2, #15
 8001bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd4:	43db      	mvns	r3, r3
 8001bd6:	69ba      	ldr	r2, [r7, #24]
 8001bd8:	4013      	ands	r3, r2
 8001bda:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	691a      	ldr	r2, [r3, #16]
 8001be0:	69fb      	ldr	r3, [r7, #28]
 8001be2:	f003 0307 	and.w	r3, r3, #7
 8001be6:	009b      	lsls	r3, r3, #2
 8001be8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bec:	69ba      	ldr	r2, [r7, #24]
 8001bee:	4313      	orrs	r3, r2
 8001bf0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001bf2:	69fb      	ldr	r3, [r7, #28]
 8001bf4:	08da      	lsrs	r2, r3, #3
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	3208      	adds	r2, #8
 8001bfa:	69b9      	ldr	r1, [r7, #24]
 8001bfc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001c06:	69fb      	ldr	r3, [r7, #28]
 8001c08:	005b      	lsls	r3, r3, #1
 8001c0a:	2203      	movs	r2, #3
 8001c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c10:	43db      	mvns	r3, r3
 8001c12:	69ba      	ldr	r2, [r7, #24]
 8001c14:	4013      	ands	r3, r2
 8001c16:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	f003 0203 	and.w	r2, r3, #3
 8001c20:	69fb      	ldr	r3, [r7, #28]
 8001c22:	005b      	lsls	r3, r3, #1
 8001c24:	fa02 f303 	lsl.w	r3, r2, r3
 8001c28:	69ba      	ldr	r2, [r7, #24]
 8001c2a:	4313      	orrs	r3, r2
 8001c2c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	69ba      	ldr	r2, [r7, #24]
 8001c32:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	685b      	ldr	r3, [r3, #4]
 8001c38:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	f000 80ae 	beq.w	8001d9e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c42:	2300      	movs	r3, #0
 8001c44:	60fb      	str	r3, [r7, #12]
 8001c46:	4b5d      	ldr	r3, [pc, #372]	@ (8001dbc <HAL_GPIO_Init+0x300>)
 8001c48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c4a:	4a5c      	ldr	r2, [pc, #368]	@ (8001dbc <HAL_GPIO_Init+0x300>)
 8001c4c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c50:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c52:	4b5a      	ldr	r3, [pc, #360]	@ (8001dbc <HAL_GPIO_Init+0x300>)
 8001c54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c56:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c5a:	60fb      	str	r3, [r7, #12]
 8001c5c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001c5e:	4a58      	ldr	r2, [pc, #352]	@ (8001dc0 <HAL_GPIO_Init+0x304>)
 8001c60:	69fb      	ldr	r3, [r7, #28]
 8001c62:	089b      	lsrs	r3, r3, #2
 8001c64:	3302      	adds	r3, #2
 8001c66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001c6c:	69fb      	ldr	r3, [r7, #28]
 8001c6e:	f003 0303 	and.w	r3, r3, #3
 8001c72:	009b      	lsls	r3, r3, #2
 8001c74:	220f      	movs	r2, #15
 8001c76:	fa02 f303 	lsl.w	r3, r2, r3
 8001c7a:	43db      	mvns	r3, r3
 8001c7c:	69ba      	ldr	r2, [r7, #24]
 8001c7e:	4013      	ands	r3, r2
 8001c80:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	4a4f      	ldr	r2, [pc, #316]	@ (8001dc4 <HAL_GPIO_Init+0x308>)
 8001c86:	4293      	cmp	r3, r2
 8001c88:	d025      	beq.n	8001cd6 <HAL_GPIO_Init+0x21a>
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	4a4e      	ldr	r2, [pc, #312]	@ (8001dc8 <HAL_GPIO_Init+0x30c>)
 8001c8e:	4293      	cmp	r3, r2
 8001c90:	d01f      	beq.n	8001cd2 <HAL_GPIO_Init+0x216>
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	4a4d      	ldr	r2, [pc, #308]	@ (8001dcc <HAL_GPIO_Init+0x310>)
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d019      	beq.n	8001cce <HAL_GPIO_Init+0x212>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	4a4c      	ldr	r2, [pc, #304]	@ (8001dd0 <HAL_GPIO_Init+0x314>)
 8001c9e:	4293      	cmp	r3, r2
 8001ca0:	d013      	beq.n	8001cca <HAL_GPIO_Init+0x20e>
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	4a4b      	ldr	r2, [pc, #300]	@ (8001dd4 <HAL_GPIO_Init+0x318>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d00d      	beq.n	8001cc6 <HAL_GPIO_Init+0x20a>
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	4a4a      	ldr	r2, [pc, #296]	@ (8001dd8 <HAL_GPIO_Init+0x31c>)
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d007      	beq.n	8001cc2 <HAL_GPIO_Init+0x206>
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	4a49      	ldr	r2, [pc, #292]	@ (8001ddc <HAL_GPIO_Init+0x320>)
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	d101      	bne.n	8001cbe <HAL_GPIO_Init+0x202>
 8001cba:	2306      	movs	r3, #6
 8001cbc:	e00c      	b.n	8001cd8 <HAL_GPIO_Init+0x21c>
 8001cbe:	2307      	movs	r3, #7
 8001cc0:	e00a      	b.n	8001cd8 <HAL_GPIO_Init+0x21c>
 8001cc2:	2305      	movs	r3, #5
 8001cc4:	e008      	b.n	8001cd8 <HAL_GPIO_Init+0x21c>
 8001cc6:	2304      	movs	r3, #4
 8001cc8:	e006      	b.n	8001cd8 <HAL_GPIO_Init+0x21c>
 8001cca:	2303      	movs	r3, #3
 8001ccc:	e004      	b.n	8001cd8 <HAL_GPIO_Init+0x21c>
 8001cce:	2302      	movs	r3, #2
 8001cd0:	e002      	b.n	8001cd8 <HAL_GPIO_Init+0x21c>
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	e000      	b.n	8001cd8 <HAL_GPIO_Init+0x21c>
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	69fa      	ldr	r2, [r7, #28]
 8001cda:	f002 0203 	and.w	r2, r2, #3
 8001cde:	0092      	lsls	r2, r2, #2
 8001ce0:	4093      	lsls	r3, r2
 8001ce2:	69ba      	ldr	r2, [r7, #24]
 8001ce4:	4313      	orrs	r3, r2
 8001ce6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001ce8:	4935      	ldr	r1, [pc, #212]	@ (8001dc0 <HAL_GPIO_Init+0x304>)
 8001cea:	69fb      	ldr	r3, [r7, #28]
 8001cec:	089b      	lsrs	r3, r3, #2
 8001cee:	3302      	adds	r3, #2
 8001cf0:	69ba      	ldr	r2, [r7, #24]
 8001cf2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001cf6:	4b3a      	ldr	r3, [pc, #232]	@ (8001de0 <HAL_GPIO_Init+0x324>)
 8001cf8:	689b      	ldr	r3, [r3, #8]
 8001cfa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cfc:	693b      	ldr	r3, [r7, #16]
 8001cfe:	43db      	mvns	r3, r3
 8001d00:	69ba      	ldr	r2, [r7, #24]
 8001d02:	4013      	ands	r3, r2
 8001d04:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d003      	beq.n	8001d1a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001d12:	69ba      	ldr	r2, [r7, #24]
 8001d14:	693b      	ldr	r3, [r7, #16]
 8001d16:	4313      	orrs	r3, r2
 8001d18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001d1a:	4a31      	ldr	r2, [pc, #196]	@ (8001de0 <HAL_GPIO_Init+0x324>)
 8001d1c:	69bb      	ldr	r3, [r7, #24]
 8001d1e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d20:	4b2f      	ldr	r3, [pc, #188]	@ (8001de0 <HAL_GPIO_Init+0x324>)
 8001d22:	68db      	ldr	r3, [r3, #12]
 8001d24:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d26:	693b      	ldr	r3, [r7, #16]
 8001d28:	43db      	mvns	r3, r3
 8001d2a:	69ba      	ldr	r2, [r7, #24]
 8001d2c:	4013      	ands	r3, r2
 8001d2e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d003      	beq.n	8001d44 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001d3c:	69ba      	ldr	r2, [r7, #24]
 8001d3e:	693b      	ldr	r3, [r7, #16]
 8001d40:	4313      	orrs	r3, r2
 8001d42:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001d44:	4a26      	ldr	r2, [pc, #152]	@ (8001de0 <HAL_GPIO_Init+0x324>)
 8001d46:	69bb      	ldr	r3, [r7, #24]
 8001d48:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001d4a:	4b25      	ldr	r3, [pc, #148]	@ (8001de0 <HAL_GPIO_Init+0x324>)
 8001d4c:	685b      	ldr	r3, [r3, #4]
 8001d4e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d50:	693b      	ldr	r3, [r7, #16]
 8001d52:	43db      	mvns	r3, r3
 8001d54:	69ba      	ldr	r2, [r7, #24]
 8001d56:	4013      	ands	r3, r2
 8001d58:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d003      	beq.n	8001d6e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001d66:	69ba      	ldr	r2, [r7, #24]
 8001d68:	693b      	ldr	r3, [r7, #16]
 8001d6a:	4313      	orrs	r3, r2
 8001d6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001d6e:	4a1c      	ldr	r2, [pc, #112]	@ (8001de0 <HAL_GPIO_Init+0x324>)
 8001d70:	69bb      	ldr	r3, [r7, #24]
 8001d72:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d74:	4b1a      	ldr	r3, [pc, #104]	@ (8001de0 <HAL_GPIO_Init+0x324>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d7a:	693b      	ldr	r3, [r7, #16]
 8001d7c:	43db      	mvns	r3, r3
 8001d7e:	69ba      	ldr	r2, [r7, #24]
 8001d80:	4013      	ands	r3, r2
 8001d82:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d003      	beq.n	8001d98 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001d90:	69ba      	ldr	r2, [r7, #24]
 8001d92:	693b      	ldr	r3, [r7, #16]
 8001d94:	4313      	orrs	r3, r2
 8001d96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001d98:	4a11      	ldr	r2, [pc, #68]	@ (8001de0 <HAL_GPIO_Init+0x324>)
 8001d9a:	69bb      	ldr	r3, [r7, #24]
 8001d9c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d9e:	69fb      	ldr	r3, [r7, #28]
 8001da0:	3301      	adds	r3, #1
 8001da2:	61fb      	str	r3, [r7, #28]
 8001da4:	69fb      	ldr	r3, [r7, #28]
 8001da6:	2b0f      	cmp	r3, #15
 8001da8:	f67f ae96 	bls.w	8001ad8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001dac:	bf00      	nop
 8001dae:	bf00      	nop
 8001db0:	3724      	adds	r7, #36	@ 0x24
 8001db2:	46bd      	mov	sp, r7
 8001db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db8:	4770      	bx	lr
 8001dba:	bf00      	nop
 8001dbc:	40023800 	.word	0x40023800
 8001dc0:	40013800 	.word	0x40013800
 8001dc4:	40020000 	.word	0x40020000
 8001dc8:	40020400 	.word	0x40020400
 8001dcc:	40020800 	.word	0x40020800
 8001dd0:	40020c00 	.word	0x40020c00
 8001dd4:	40021000 	.word	0x40021000
 8001dd8:	40021400 	.word	0x40021400
 8001ddc:	40021800 	.word	0x40021800
 8001de0:	40013c00 	.word	0x40013c00

08001de4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001de4:	b480      	push	{r7}
 8001de6:	b083      	sub	sp, #12
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
 8001dec:	460b      	mov	r3, r1
 8001dee:	807b      	strh	r3, [r7, #2]
 8001df0:	4613      	mov	r3, r2
 8001df2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001df4:	787b      	ldrb	r3, [r7, #1]
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d003      	beq.n	8001e02 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001dfa:	887a      	ldrh	r2, [r7, #2]
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001e00:	e003      	b.n	8001e0a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001e02:	887b      	ldrh	r3, [r7, #2]
 8001e04:	041a      	lsls	r2, r3, #16
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	619a      	str	r2, [r3, #24]
}
 8001e0a:	bf00      	nop
 8001e0c:	370c      	adds	r7, #12
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e14:	4770      	bx	lr
	...

08001e18 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b084      	sub	sp, #16
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d101      	bne.n	8001e2a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001e26:	2301      	movs	r3, #1
 8001e28:	e12b      	b.n	8002082 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001e30:	b2db      	uxtb	r3, r3
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d106      	bne.n	8001e44 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	2200      	movs	r2, #0
 8001e3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001e3e:	6878      	ldr	r0, [r7, #4]
 8001e40:	f7fe ff96 	bl	8000d70 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	2224      	movs	r2, #36	@ 0x24
 8001e48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	681a      	ldr	r2, [r3, #0]
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f022 0201 	bic.w	r2, r2, #1
 8001e5a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	681a      	ldr	r2, [r3, #0]
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001e6a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	681a      	ldr	r2, [r3, #0]
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001e7a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001e7c:	f000 fa02 	bl	8002284 <HAL_RCC_GetPCLK1Freq>
 8001e80:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	685b      	ldr	r3, [r3, #4]
 8001e86:	4a81      	ldr	r2, [pc, #516]	@ (800208c <HAL_I2C_Init+0x274>)
 8001e88:	4293      	cmp	r3, r2
 8001e8a:	d807      	bhi.n	8001e9c <HAL_I2C_Init+0x84>
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	4a80      	ldr	r2, [pc, #512]	@ (8002090 <HAL_I2C_Init+0x278>)
 8001e90:	4293      	cmp	r3, r2
 8001e92:	bf94      	ite	ls
 8001e94:	2301      	movls	r3, #1
 8001e96:	2300      	movhi	r3, #0
 8001e98:	b2db      	uxtb	r3, r3
 8001e9a:	e006      	b.n	8001eaa <HAL_I2C_Init+0x92>
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	4a7d      	ldr	r2, [pc, #500]	@ (8002094 <HAL_I2C_Init+0x27c>)
 8001ea0:	4293      	cmp	r3, r2
 8001ea2:	bf94      	ite	ls
 8001ea4:	2301      	movls	r3, #1
 8001ea6:	2300      	movhi	r3, #0
 8001ea8:	b2db      	uxtb	r3, r3
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d001      	beq.n	8001eb2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001eae:	2301      	movs	r3, #1
 8001eb0:	e0e7      	b.n	8002082 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	4a78      	ldr	r2, [pc, #480]	@ (8002098 <HAL_I2C_Init+0x280>)
 8001eb6:	fba2 2303 	umull	r2, r3, r2, r3
 8001eba:	0c9b      	lsrs	r3, r3, #18
 8001ebc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	685b      	ldr	r3, [r3, #4]
 8001ec4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	68ba      	ldr	r2, [r7, #8]
 8001ece:	430a      	orrs	r2, r1
 8001ed0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	6a1b      	ldr	r3, [r3, #32]
 8001ed8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	4a6a      	ldr	r2, [pc, #424]	@ (800208c <HAL_I2C_Init+0x274>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d802      	bhi.n	8001eec <HAL_I2C_Init+0xd4>
 8001ee6:	68bb      	ldr	r3, [r7, #8]
 8001ee8:	3301      	adds	r3, #1
 8001eea:	e009      	b.n	8001f00 <HAL_I2C_Init+0xe8>
 8001eec:	68bb      	ldr	r3, [r7, #8]
 8001eee:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001ef2:	fb02 f303 	mul.w	r3, r2, r3
 8001ef6:	4a69      	ldr	r2, [pc, #420]	@ (800209c <HAL_I2C_Init+0x284>)
 8001ef8:	fba2 2303 	umull	r2, r3, r2, r3
 8001efc:	099b      	lsrs	r3, r3, #6
 8001efe:	3301      	adds	r3, #1
 8001f00:	687a      	ldr	r2, [r7, #4]
 8001f02:	6812      	ldr	r2, [r2, #0]
 8001f04:	430b      	orrs	r3, r1
 8001f06:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	69db      	ldr	r3, [r3, #28]
 8001f0e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001f12:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	685b      	ldr	r3, [r3, #4]
 8001f1a:	495c      	ldr	r1, [pc, #368]	@ (800208c <HAL_I2C_Init+0x274>)
 8001f1c:	428b      	cmp	r3, r1
 8001f1e:	d819      	bhi.n	8001f54 <HAL_I2C_Init+0x13c>
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	1e59      	subs	r1, r3, #1
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	005b      	lsls	r3, r3, #1
 8001f2a:	fbb1 f3f3 	udiv	r3, r1, r3
 8001f2e:	1c59      	adds	r1, r3, #1
 8001f30:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001f34:	400b      	ands	r3, r1
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d00a      	beq.n	8001f50 <HAL_I2C_Init+0x138>
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	1e59      	subs	r1, r3, #1
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	005b      	lsls	r3, r3, #1
 8001f44:	fbb1 f3f3 	udiv	r3, r1, r3
 8001f48:	3301      	adds	r3, #1
 8001f4a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f4e:	e051      	b.n	8001ff4 <HAL_I2C_Init+0x1dc>
 8001f50:	2304      	movs	r3, #4
 8001f52:	e04f      	b.n	8001ff4 <HAL_I2C_Init+0x1dc>
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	689b      	ldr	r3, [r3, #8]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d111      	bne.n	8001f80 <HAL_I2C_Init+0x168>
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	1e58      	subs	r0, r3, #1
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6859      	ldr	r1, [r3, #4]
 8001f64:	460b      	mov	r3, r1
 8001f66:	005b      	lsls	r3, r3, #1
 8001f68:	440b      	add	r3, r1
 8001f6a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001f6e:	3301      	adds	r3, #1
 8001f70:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	bf0c      	ite	eq
 8001f78:	2301      	moveq	r3, #1
 8001f7a:	2300      	movne	r3, #0
 8001f7c:	b2db      	uxtb	r3, r3
 8001f7e:	e012      	b.n	8001fa6 <HAL_I2C_Init+0x18e>
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	1e58      	subs	r0, r3, #1
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	6859      	ldr	r1, [r3, #4]
 8001f88:	460b      	mov	r3, r1
 8001f8a:	009b      	lsls	r3, r3, #2
 8001f8c:	440b      	add	r3, r1
 8001f8e:	0099      	lsls	r1, r3, #2
 8001f90:	440b      	add	r3, r1
 8001f92:	fbb0 f3f3 	udiv	r3, r0, r3
 8001f96:	3301      	adds	r3, #1
 8001f98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	bf0c      	ite	eq
 8001fa0:	2301      	moveq	r3, #1
 8001fa2:	2300      	movne	r3, #0
 8001fa4:	b2db      	uxtb	r3, r3
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d001      	beq.n	8001fae <HAL_I2C_Init+0x196>
 8001faa:	2301      	movs	r3, #1
 8001fac:	e022      	b.n	8001ff4 <HAL_I2C_Init+0x1dc>
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	689b      	ldr	r3, [r3, #8]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d10e      	bne.n	8001fd4 <HAL_I2C_Init+0x1bc>
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	1e58      	subs	r0, r3, #1
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6859      	ldr	r1, [r3, #4]
 8001fbe:	460b      	mov	r3, r1
 8001fc0:	005b      	lsls	r3, r3, #1
 8001fc2:	440b      	add	r3, r1
 8001fc4:	fbb0 f3f3 	udiv	r3, r0, r3
 8001fc8:	3301      	adds	r3, #1
 8001fca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001fce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001fd2:	e00f      	b.n	8001ff4 <HAL_I2C_Init+0x1dc>
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	1e58      	subs	r0, r3, #1
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6859      	ldr	r1, [r3, #4]
 8001fdc:	460b      	mov	r3, r1
 8001fde:	009b      	lsls	r3, r3, #2
 8001fe0:	440b      	add	r3, r1
 8001fe2:	0099      	lsls	r1, r3, #2
 8001fe4:	440b      	add	r3, r1
 8001fe6:	fbb0 f3f3 	udiv	r3, r0, r3
 8001fea:	3301      	adds	r3, #1
 8001fec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001ff0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001ff4:	6879      	ldr	r1, [r7, #4]
 8001ff6:	6809      	ldr	r1, [r1, #0]
 8001ff8:	4313      	orrs	r3, r2
 8001ffa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	69da      	ldr	r2, [r3, #28]
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6a1b      	ldr	r3, [r3, #32]
 800200e:	431a      	orrs	r2, r3
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	430a      	orrs	r2, r1
 8002016:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	689b      	ldr	r3, [r3, #8]
 800201e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002022:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002026:	687a      	ldr	r2, [r7, #4]
 8002028:	6911      	ldr	r1, [r2, #16]
 800202a:	687a      	ldr	r2, [r7, #4]
 800202c:	68d2      	ldr	r2, [r2, #12]
 800202e:	4311      	orrs	r1, r2
 8002030:	687a      	ldr	r2, [r7, #4]
 8002032:	6812      	ldr	r2, [r2, #0]
 8002034:	430b      	orrs	r3, r1
 8002036:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	68db      	ldr	r3, [r3, #12]
 800203e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	695a      	ldr	r2, [r3, #20]
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	699b      	ldr	r3, [r3, #24]
 800204a:	431a      	orrs	r2, r3
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	430a      	orrs	r2, r1
 8002052:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	681a      	ldr	r2, [r3, #0]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f042 0201 	orr.w	r2, r2, #1
 8002062:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	2200      	movs	r2, #0
 8002068:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	2220      	movs	r2, #32
 800206e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2200      	movs	r2, #0
 8002076:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2200      	movs	r2, #0
 800207c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002080:	2300      	movs	r3, #0
}
 8002082:	4618      	mov	r0, r3
 8002084:	3710      	adds	r7, #16
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	000186a0 	.word	0x000186a0
 8002090:	001e847f 	.word	0x001e847f
 8002094:	003d08ff 	.word	0x003d08ff
 8002098:	431bde83 	.word	0x431bde83
 800209c:	10624dd3 	.word	0x10624dd3

080020a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b084      	sub	sp, #16
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
 80020a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d101      	bne.n	80020b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80020b0:	2301      	movs	r3, #1
 80020b2:	e0cc      	b.n	800224e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80020b4:	4b68      	ldr	r3, [pc, #416]	@ (8002258 <HAL_RCC_ClockConfig+0x1b8>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f003 030f 	and.w	r3, r3, #15
 80020bc:	683a      	ldr	r2, [r7, #0]
 80020be:	429a      	cmp	r2, r3
 80020c0:	d90c      	bls.n	80020dc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020c2:	4b65      	ldr	r3, [pc, #404]	@ (8002258 <HAL_RCC_ClockConfig+0x1b8>)
 80020c4:	683a      	ldr	r2, [r7, #0]
 80020c6:	b2d2      	uxtb	r2, r2
 80020c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80020ca:	4b63      	ldr	r3, [pc, #396]	@ (8002258 <HAL_RCC_ClockConfig+0x1b8>)
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f003 030f 	and.w	r3, r3, #15
 80020d2:	683a      	ldr	r2, [r7, #0]
 80020d4:	429a      	cmp	r2, r3
 80020d6:	d001      	beq.n	80020dc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80020d8:	2301      	movs	r3, #1
 80020da:	e0b8      	b.n	800224e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f003 0302 	and.w	r3, r3, #2
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d020      	beq.n	800212a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f003 0304 	and.w	r3, r3, #4
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d005      	beq.n	8002100 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80020f4:	4b59      	ldr	r3, [pc, #356]	@ (800225c <HAL_RCC_ClockConfig+0x1bc>)
 80020f6:	689b      	ldr	r3, [r3, #8]
 80020f8:	4a58      	ldr	r2, [pc, #352]	@ (800225c <HAL_RCC_ClockConfig+0x1bc>)
 80020fa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80020fe:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f003 0308 	and.w	r3, r3, #8
 8002108:	2b00      	cmp	r3, #0
 800210a:	d005      	beq.n	8002118 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800210c:	4b53      	ldr	r3, [pc, #332]	@ (800225c <HAL_RCC_ClockConfig+0x1bc>)
 800210e:	689b      	ldr	r3, [r3, #8]
 8002110:	4a52      	ldr	r2, [pc, #328]	@ (800225c <HAL_RCC_ClockConfig+0x1bc>)
 8002112:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002116:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002118:	4b50      	ldr	r3, [pc, #320]	@ (800225c <HAL_RCC_ClockConfig+0x1bc>)
 800211a:	689b      	ldr	r3, [r3, #8]
 800211c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	689b      	ldr	r3, [r3, #8]
 8002124:	494d      	ldr	r1, [pc, #308]	@ (800225c <HAL_RCC_ClockConfig+0x1bc>)
 8002126:	4313      	orrs	r3, r2
 8002128:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f003 0301 	and.w	r3, r3, #1
 8002132:	2b00      	cmp	r3, #0
 8002134:	d044      	beq.n	80021c0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	2b01      	cmp	r3, #1
 800213c:	d107      	bne.n	800214e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800213e:	4b47      	ldr	r3, [pc, #284]	@ (800225c <HAL_RCC_ClockConfig+0x1bc>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002146:	2b00      	cmp	r3, #0
 8002148:	d119      	bne.n	800217e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800214a:	2301      	movs	r3, #1
 800214c:	e07f      	b.n	800224e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	2b02      	cmp	r3, #2
 8002154:	d003      	beq.n	800215e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800215a:	2b03      	cmp	r3, #3
 800215c:	d107      	bne.n	800216e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800215e:	4b3f      	ldr	r3, [pc, #252]	@ (800225c <HAL_RCC_ClockConfig+0x1bc>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002166:	2b00      	cmp	r3, #0
 8002168:	d109      	bne.n	800217e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800216a:	2301      	movs	r3, #1
 800216c:	e06f      	b.n	800224e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800216e:	4b3b      	ldr	r3, [pc, #236]	@ (800225c <HAL_RCC_ClockConfig+0x1bc>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f003 0302 	and.w	r3, r3, #2
 8002176:	2b00      	cmp	r3, #0
 8002178:	d101      	bne.n	800217e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800217a:	2301      	movs	r3, #1
 800217c:	e067      	b.n	800224e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800217e:	4b37      	ldr	r3, [pc, #220]	@ (800225c <HAL_RCC_ClockConfig+0x1bc>)
 8002180:	689b      	ldr	r3, [r3, #8]
 8002182:	f023 0203 	bic.w	r2, r3, #3
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	4934      	ldr	r1, [pc, #208]	@ (800225c <HAL_RCC_ClockConfig+0x1bc>)
 800218c:	4313      	orrs	r3, r2
 800218e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002190:	f7ff f868 	bl	8001264 <HAL_GetTick>
 8002194:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002196:	e00a      	b.n	80021ae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002198:	f7ff f864 	bl	8001264 <HAL_GetTick>
 800219c:	4602      	mov	r2, r0
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	1ad3      	subs	r3, r2, r3
 80021a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021a6:	4293      	cmp	r3, r2
 80021a8:	d901      	bls.n	80021ae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80021aa:	2303      	movs	r3, #3
 80021ac:	e04f      	b.n	800224e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021ae:	4b2b      	ldr	r3, [pc, #172]	@ (800225c <HAL_RCC_ClockConfig+0x1bc>)
 80021b0:	689b      	ldr	r3, [r3, #8]
 80021b2:	f003 020c 	and.w	r2, r3, #12
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	009b      	lsls	r3, r3, #2
 80021bc:	429a      	cmp	r2, r3
 80021be:	d1eb      	bne.n	8002198 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80021c0:	4b25      	ldr	r3, [pc, #148]	@ (8002258 <HAL_RCC_ClockConfig+0x1b8>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f003 030f 	and.w	r3, r3, #15
 80021c8:	683a      	ldr	r2, [r7, #0]
 80021ca:	429a      	cmp	r2, r3
 80021cc:	d20c      	bcs.n	80021e8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021ce:	4b22      	ldr	r3, [pc, #136]	@ (8002258 <HAL_RCC_ClockConfig+0x1b8>)
 80021d0:	683a      	ldr	r2, [r7, #0]
 80021d2:	b2d2      	uxtb	r2, r2
 80021d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021d6:	4b20      	ldr	r3, [pc, #128]	@ (8002258 <HAL_RCC_ClockConfig+0x1b8>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f003 030f 	and.w	r3, r3, #15
 80021de:	683a      	ldr	r2, [r7, #0]
 80021e0:	429a      	cmp	r2, r3
 80021e2:	d001      	beq.n	80021e8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80021e4:	2301      	movs	r3, #1
 80021e6:	e032      	b.n	800224e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f003 0304 	and.w	r3, r3, #4
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d008      	beq.n	8002206 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80021f4:	4b19      	ldr	r3, [pc, #100]	@ (800225c <HAL_RCC_ClockConfig+0x1bc>)
 80021f6:	689b      	ldr	r3, [r3, #8]
 80021f8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	68db      	ldr	r3, [r3, #12]
 8002200:	4916      	ldr	r1, [pc, #88]	@ (800225c <HAL_RCC_ClockConfig+0x1bc>)
 8002202:	4313      	orrs	r3, r2
 8002204:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f003 0308 	and.w	r3, r3, #8
 800220e:	2b00      	cmp	r3, #0
 8002210:	d009      	beq.n	8002226 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002212:	4b12      	ldr	r3, [pc, #72]	@ (800225c <HAL_RCC_ClockConfig+0x1bc>)
 8002214:	689b      	ldr	r3, [r3, #8]
 8002216:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	691b      	ldr	r3, [r3, #16]
 800221e:	00db      	lsls	r3, r3, #3
 8002220:	490e      	ldr	r1, [pc, #56]	@ (800225c <HAL_RCC_ClockConfig+0x1bc>)
 8002222:	4313      	orrs	r3, r2
 8002224:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002226:	f000 f855 	bl	80022d4 <HAL_RCC_GetSysClockFreq>
 800222a:	4602      	mov	r2, r0
 800222c:	4b0b      	ldr	r3, [pc, #44]	@ (800225c <HAL_RCC_ClockConfig+0x1bc>)
 800222e:	689b      	ldr	r3, [r3, #8]
 8002230:	091b      	lsrs	r3, r3, #4
 8002232:	f003 030f 	and.w	r3, r3, #15
 8002236:	490a      	ldr	r1, [pc, #40]	@ (8002260 <HAL_RCC_ClockConfig+0x1c0>)
 8002238:	5ccb      	ldrb	r3, [r1, r3]
 800223a:	fa22 f303 	lsr.w	r3, r2, r3
 800223e:	4a09      	ldr	r2, [pc, #36]	@ (8002264 <HAL_RCC_ClockConfig+0x1c4>)
 8002240:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002242:	4b09      	ldr	r3, [pc, #36]	@ (8002268 <HAL_RCC_ClockConfig+0x1c8>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	4618      	mov	r0, r3
 8002248:	f7fe ffc8 	bl	80011dc <HAL_InitTick>

  return HAL_OK;
 800224c:	2300      	movs	r3, #0
}
 800224e:	4618      	mov	r0, r3
 8002250:	3710      	adds	r7, #16
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}
 8002256:	bf00      	nop
 8002258:	40023c00 	.word	0x40023c00
 800225c:	40023800 	.word	0x40023800
 8002260:	08004bac 	.word	0x08004bac
 8002264:	20000000 	.word	0x20000000
 8002268:	20000004 	.word	0x20000004

0800226c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800226c:	b480      	push	{r7}
 800226e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002270:	4b03      	ldr	r3, [pc, #12]	@ (8002280 <HAL_RCC_GetHCLKFreq+0x14>)
 8002272:	681b      	ldr	r3, [r3, #0]
}
 8002274:	4618      	mov	r0, r3
 8002276:	46bd      	mov	sp, r7
 8002278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227c:	4770      	bx	lr
 800227e:	bf00      	nop
 8002280:	20000000 	.word	0x20000000

08002284 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002288:	f7ff fff0 	bl	800226c <HAL_RCC_GetHCLKFreq>
 800228c:	4602      	mov	r2, r0
 800228e:	4b05      	ldr	r3, [pc, #20]	@ (80022a4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002290:	689b      	ldr	r3, [r3, #8]
 8002292:	0a9b      	lsrs	r3, r3, #10
 8002294:	f003 0307 	and.w	r3, r3, #7
 8002298:	4903      	ldr	r1, [pc, #12]	@ (80022a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800229a:	5ccb      	ldrb	r3, [r1, r3]
 800229c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80022a0:	4618      	mov	r0, r3
 80022a2:	bd80      	pop	{r7, pc}
 80022a4:	40023800 	.word	0x40023800
 80022a8:	08004bbc 	.word	0x08004bbc

080022ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80022b0:	f7ff ffdc 	bl	800226c <HAL_RCC_GetHCLKFreq>
 80022b4:	4602      	mov	r2, r0
 80022b6:	4b05      	ldr	r3, [pc, #20]	@ (80022cc <HAL_RCC_GetPCLK2Freq+0x20>)
 80022b8:	689b      	ldr	r3, [r3, #8]
 80022ba:	0b5b      	lsrs	r3, r3, #13
 80022bc:	f003 0307 	and.w	r3, r3, #7
 80022c0:	4903      	ldr	r1, [pc, #12]	@ (80022d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80022c2:	5ccb      	ldrb	r3, [r1, r3]
 80022c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80022c8:	4618      	mov	r0, r3
 80022ca:	bd80      	pop	{r7, pc}
 80022cc:	40023800 	.word	0x40023800
 80022d0:	08004bbc 	.word	0x08004bbc

080022d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80022d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80022d8:	b0ae      	sub	sp, #184	@ 0xb8
 80022da:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80022dc:	2300      	movs	r3, #0
 80022de:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 80022e2:	2300      	movs	r3, #0
 80022e4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 80022e8:	2300      	movs	r3, #0
 80022ea:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 80022ee:	2300      	movs	r3, #0
 80022f0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 80022f4:	2300      	movs	r3, #0
 80022f6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80022fa:	4bcb      	ldr	r3, [pc, #812]	@ (8002628 <HAL_RCC_GetSysClockFreq+0x354>)
 80022fc:	689b      	ldr	r3, [r3, #8]
 80022fe:	f003 030c 	and.w	r3, r3, #12
 8002302:	2b0c      	cmp	r3, #12
 8002304:	f200 8206 	bhi.w	8002714 <HAL_RCC_GetSysClockFreq+0x440>
 8002308:	a201      	add	r2, pc, #4	@ (adr r2, 8002310 <HAL_RCC_GetSysClockFreq+0x3c>)
 800230a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800230e:	bf00      	nop
 8002310:	08002345 	.word	0x08002345
 8002314:	08002715 	.word	0x08002715
 8002318:	08002715 	.word	0x08002715
 800231c:	08002715 	.word	0x08002715
 8002320:	0800234d 	.word	0x0800234d
 8002324:	08002715 	.word	0x08002715
 8002328:	08002715 	.word	0x08002715
 800232c:	08002715 	.word	0x08002715
 8002330:	08002355 	.word	0x08002355
 8002334:	08002715 	.word	0x08002715
 8002338:	08002715 	.word	0x08002715
 800233c:	08002715 	.word	0x08002715
 8002340:	08002545 	.word	0x08002545
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002344:	4bb9      	ldr	r3, [pc, #740]	@ (800262c <HAL_RCC_GetSysClockFreq+0x358>)
 8002346:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800234a:	e1e7      	b.n	800271c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800234c:	4bb8      	ldr	r3, [pc, #736]	@ (8002630 <HAL_RCC_GetSysClockFreq+0x35c>)
 800234e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002352:	e1e3      	b.n	800271c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002354:	4bb4      	ldr	r3, [pc, #720]	@ (8002628 <HAL_RCC_GetSysClockFreq+0x354>)
 8002356:	685b      	ldr	r3, [r3, #4]
 8002358:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800235c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002360:	4bb1      	ldr	r3, [pc, #708]	@ (8002628 <HAL_RCC_GetSysClockFreq+0x354>)
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002368:	2b00      	cmp	r3, #0
 800236a:	d071      	beq.n	8002450 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800236c:	4bae      	ldr	r3, [pc, #696]	@ (8002628 <HAL_RCC_GetSysClockFreq+0x354>)
 800236e:	685b      	ldr	r3, [r3, #4]
 8002370:	099b      	lsrs	r3, r3, #6
 8002372:	2200      	movs	r2, #0
 8002374:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002378:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 800237c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002380:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002384:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002388:	2300      	movs	r3, #0
 800238a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800238e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002392:	4622      	mov	r2, r4
 8002394:	462b      	mov	r3, r5
 8002396:	f04f 0000 	mov.w	r0, #0
 800239a:	f04f 0100 	mov.w	r1, #0
 800239e:	0159      	lsls	r1, r3, #5
 80023a0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80023a4:	0150      	lsls	r0, r2, #5
 80023a6:	4602      	mov	r2, r0
 80023a8:	460b      	mov	r3, r1
 80023aa:	4621      	mov	r1, r4
 80023ac:	1a51      	subs	r1, r2, r1
 80023ae:	6439      	str	r1, [r7, #64]	@ 0x40
 80023b0:	4629      	mov	r1, r5
 80023b2:	eb63 0301 	sbc.w	r3, r3, r1
 80023b6:	647b      	str	r3, [r7, #68]	@ 0x44
 80023b8:	f04f 0200 	mov.w	r2, #0
 80023bc:	f04f 0300 	mov.w	r3, #0
 80023c0:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80023c4:	4649      	mov	r1, r9
 80023c6:	018b      	lsls	r3, r1, #6
 80023c8:	4641      	mov	r1, r8
 80023ca:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80023ce:	4641      	mov	r1, r8
 80023d0:	018a      	lsls	r2, r1, #6
 80023d2:	4641      	mov	r1, r8
 80023d4:	1a51      	subs	r1, r2, r1
 80023d6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80023d8:	4649      	mov	r1, r9
 80023da:	eb63 0301 	sbc.w	r3, r3, r1
 80023de:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80023e0:	f04f 0200 	mov.w	r2, #0
 80023e4:	f04f 0300 	mov.w	r3, #0
 80023e8:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80023ec:	4649      	mov	r1, r9
 80023ee:	00cb      	lsls	r3, r1, #3
 80023f0:	4641      	mov	r1, r8
 80023f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80023f6:	4641      	mov	r1, r8
 80023f8:	00ca      	lsls	r2, r1, #3
 80023fa:	4610      	mov	r0, r2
 80023fc:	4619      	mov	r1, r3
 80023fe:	4603      	mov	r3, r0
 8002400:	4622      	mov	r2, r4
 8002402:	189b      	adds	r3, r3, r2
 8002404:	633b      	str	r3, [r7, #48]	@ 0x30
 8002406:	462b      	mov	r3, r5
 8002408:	460a      	mov	r2, r1
 800240a:	eb42 0303 	adc.w	r3, r2, r3
 800240e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002410:	f04f 0200 	mov.w	r2, #0
 8002414:	f04f 0300 	mov.w	r3, #0
 8002418:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800241c:	4629      	mov	r1, r5
 800241e:	024b      	lsls	r3, r1, #9
 8002420:	4621      	mov	r1, r4
 8002422:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002426:	4621      	mov	r1, r4
 8002428:	024a      	lsls	r2, r1, #9
 800242a:	4610      	mov	r0, r2
 800242c:	4619      	mov	r1, r3
 800242e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002432:	2200      	movs	r2, #0
 8002434:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002438:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800243c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8002440:	f7fd ff3e 	bl	80002c0 <__aeabi_uldivmod>
 8002444:	4602      	mov	r2, r0
 8002446:	460b      	mov	r3, r1
 8002448:	4613      	mov	r3, r2
 800244a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800244e:	e067      	b.n	8002520 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002450:	4b75      	ldr	r3, [pc, #468]	@ (8002628 <HAL_RCC_GetSysClockFreq+0x354>)
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	099b      	lsrs	r3, r3, #6
 8002456:	2200      	movs	r2, #0
 8002458:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800245c:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8002460:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002464:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002468:	67bb      	str	r3, [r7, #120]	@ 0x78
 800246a:	2300      	movs	r3, #0
 800246c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800246e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8002472:	4622      	mov	r2, r4
 8002474:	462b      	mov	r3, r5
 8002476:	f04f 0000 	mov.w	r0, #0
 800247a:	f04f 0100 	mov.w	r1, #0
 800247e:	0159      	lsls	r1, r3, #5
 8002480:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002484:	0150      	lsls	r0, r2, #5
 8002486:	4602      	mov	r2, r0
 8002488:	460b      	mov	r3, r1
 800248a:	4621      	mov	r1, r4
 800248c:	1a51      	subs	r1, r2, r1
 800248e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8002490:	4629      	mov	r1, r5
 8002492:	eb63 0301 	sbc.w	r3, r3, r1
 8002496:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002498:	f04f 0200 	mov.w	r2, #0
 800249c:	f04f 0300 	mov.w	r3, #0
 80024a0:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80024a4:	4649      	mov	r1, r9
 80024a6:	018b      	lsls	r3, r1, #6
 80024a8:	4641      	mov	r1, r8
 80024aa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80024ae:	4641      	mov	r1, r8
 80024b0:	018a      	lsls	r2, r1, #6
 80024b2:	4641      	mov	r1, r8
 80024b4:	ebb2 0a01 	subs.w	sl, r2, r1
 80024b8:	4649      	mov	r1, r9
 80024ba:	eb63 0b01 	sbc.w	fp, r3, r1
 80024be:	f04f 0200 	mov.w	r2, #0
 80024c2:	f04f 0300 	mov.w	r3, #0
 80024c6:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80024ca:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80024ce:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80024d2:	4692      	mov	sl, r2
 80024d4:	469b      	mov	fp, r3
 80024d6:	4623      	mov	r3, r4
 80024d8:	eb1a 0303 	adds.w	r3, sl, r3
 80024dc:	623b      	str	r3, [r7, #32]
 80024de:	462b      	mov	r3, r5
 80024e0:	eb4b 0303 	adc.w	r3, fp, r3
 80024e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80024e6:	f04f 0200 	mov.w	r2, #0
 80024ea:	f04f 0300 	mov.w	r3, #0
 80024ee:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80024f2:	4629      	mov	r1, r5
 80024f4:	028b      	lsls	r3, r1, #10
 80024f6:	4621      	mov	r1, r4
 80024f8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80024fc:	4621      	mov	r1, r4
 80024fe:	028a      	lsls	r2, r1, #10
 8002500:	4610      	mov	r0, r2
 8002502:	4619      	mov	r1, r3
 8002504:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002508:	2200      	movs	r2, #0
 800250a:	673b      	str	r3, [r7, #112]	@ 0x70
 800250c:	677a      	str	r2, [r7, #116]	@ 0x74
 800250e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8002512:	f7fd fed5 	bl	80002c0 <__aeabi_uldivmod>
 8002516:	4602      	mov	r2, r0
 8002518:	460b      	mov	r3, r1
 800251a:	4613      	mov	r3, r2
 800251c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002520:	4b41      	ldr	r3, [pc, #260]	@ (8002628 <HAL_RCC_GetSysClockFreq+0x354>)
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	0c1b      	lsrs	r3, r3, #16
 8002526:	f003 0303 	and.w	r3, r3, #3
 800252a:	3301      	adds	r3, #1
 800252c:	005b      	lsls	r3, r3, #1
 800252e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8002532:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002536:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800253a:	fbb2 f3f3 	udiv	r3, r2, r3
 800253e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002542:	e0eb      	b.n	800271c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002544:	4b38      	ldr	r3, [pc, #224]	@ (8002628 <HAL_RCC_GetSysClockFreq+0x354>)
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800254c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002550:	4b35      	ldr	r3, [pc, #212]	@ (8002628 <HAL_RCC_GetSysClockFreq+0x354>)
 8002552:	685b      	ldr	r3, [r3, #4]
 8002554:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002558:	2b00      	cmp	r3, #0
 800255a:	d06b      	beq.n	8002634 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800255c:	4b32      	ldr	r3, [pc, #200]	@ (8002628 <HAL_RCC_GetSysClockFreq+0x354>)
 800255e:	685b      	ldr	r3, [r3, #4]
 8002560:	099b      	lsrs	r3, r3, #6
 8002562:	2200      	movs	r2, #0
 8002564:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002566:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002568:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800256a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800256e:	663b      	str	r3, [r7, #96]	@ 0x60
 8002570:	2300      	movs	r3, #0
 8002572:	667b      	str	r3, [r7, #100]	@ 0x64
 8002574:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002578:	4622      	mov	r2, r4
 800257a:	462b      	mov	r3, r5
 800257c:	f04f 0000 	mov.w	r0, #0
 8002580:	f04f 0100 	mov.w	r1, #0
 8002584:	0159      	lsls	r1, r3, #5
 8002586:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800258a:	0150      	lsls	r0, r2, #5
 800258c:	4602      	mov	r2, r0
 800258e:	460b      	mov	r3, r1
 8002590:	4621      	mov	r1, r4
 8002592:	1a51      	subs	r1, r2, r1
 8002594:	61b9      	str	r1, [r7, #24]
 8002596:	4629      	mov	r1, r5
 8002598:	eb63 0301 	sbc.w	r3, r3, r1
 800259c:	61fb      	str	r3, [r7, #28]
 800259e:	f04f 0200 	mov.w	r2, #0
 80025a2:	f04f 0300 	mov.w	r3, #0
 80025a6:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80025aa:	4659      	mov	r1, fp
 80025ac:	018b      	lsls	r3, r1, #6
 80025ae:	4651      	mov	r1, sl
 80025b0:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80025b4:	4651      	mov	r1, sl
 80025b6:	018a      	lsls	r2, r1, #6
 80025b8:	4651      	mov	r1, sl
 80025ba:	ebb2 0801 	subs.w	r8, r2, r1
 80025be:	4659      	mov	r1, fp
 80025c0:	eb63 0901 	sbc.w	r9, r3, r1
 80025c4:	f04f 0200 	mov.w	r2, #0
 80025c8:	f04f 0300 	mov.w	r3, #0
 80025cc:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80025d0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80025d4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80025d8:	4690      	mov	r8, r2
 80025da:	4699      	mov	r9, r3
 80025dc:	4623      	mov	r3, r4
 80025de:	eb18 0303 	adds.w	r3, r8, r3
 80025e2:	613b      	str	r3, [r7, #16]
 80025e4:	462b      	mov	r3, r5
 80025e6:	eb49 0303 	adc.w	r3, r9, r3
 80025ea:	617b      	str	r3, [r7, #20]
 80025ec:	f04f 0200 	mov.w	r2, #0
 80025f0:	f04f 0300 	mov.w	r3, #0
 80025f4:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80025f8:	4629      	mov	r1, r5
 80025fa:	024b      	lsls	r3, r1, #9
 80025fc:	4621      	mov	r1, r4
 80025fe:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002602:	4621      	mov	r1, r4
 8002604:	024a      	lsls	r2, r1, #9
 8002606:	4610      	mov	r0, r2
 8002608:	4619      	mov	r1, r3
 800260a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800260e:	2200      	movs	r2, #0
 8002610:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002612:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002614:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002618:	f7fd fe52 	bl	80002c0 <__aeabi_uldivmod>
 800261c:	4602      	mov	r2, r0
 800261e:	460b      	mov	r3, r1
 8002620:	4613      	mov	r3, r2
 8002622:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002626:	e065      	b.n	80026f4 <HAL_RCC_GetSysClockFreq+0x420>
 8002628:	40023800 	.word	0x40023800
 800262c:	00f42400 	.word	0x00f42400
 8002630:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002634:	4b3d      	ldr	r3, [pc, #244]	@ (800272c <HAL_RCC_GetSysClockFreq+0x458>)
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	099b      	lsrs	r3, r3, #6
 800263a:	2200      	movs	r2, #0
 800263c:	4618      	mov	r0, r3
 800263e:	4611      	mov	r1, r2
 8002640:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002644:	653b      	str	r3, [r7, #80]	@ 0x50
 8002646:	2300      	movs	r3, #0
 8002648:	657b      	str	r3, [r7, #84]	@ 0x54
 800264a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 800264e:	4642      	mov	r2, r8
 8002650:	464b      	mov	r3, r9
 8002652:	f04f 0000 	mov.w	r0, #0
 8002656:	f04f 0100 	mov.w	r1, #0
 800265a:	0159      	lsls	r1, r3, #5
 800265c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002660:	0150      	lsls	r0, r2, #5
 8002662:	4602      	mov	r2, r0
 8002664:	460b      	mov	r3, r1
 8002666:	4641      	mov	r1, r8
 8002668:	1a51      	subs	r1, r2, r1
 800266a:	60b9      	str	r1, [r7, #8]
 800266c:	4649      	mov	r1, r9
 800266e:	eb63 0301 	sbc.w	r3, r3, r1
 8002672:	60fb      	str	r3, [r7, #12]
 8002674:	f04f 0200 	mov.w	r2, #0
 8002678:	f04f 0300 	mov.w	r3, #0
 800267c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002680:	4659      	mov	r1, fp
 8002682:	018b      	lsls	r3, r1, #6
 8002684:	4651      	mov	r1, sl
 8002686:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800268a:	4651      	mov	r1, sl
 800268c:	018a      	lsls	r2, r1, #6
 800268e:	4651      	mov	r1, sl
 8002690:	1a54      	subs	r4, r2, r1
 8002692:	4659      	mov	r1, fp
 8002694:	eb63 0501 	sbc.w	r5, r3, r1
 8002698:	f04f 0200 	mov.w	r2, #0
 800269c:	f04f 0300 	mov.w	r3, #0
 80026a0:	00eb      	lsls	r3, r5, #3
 80026a2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80026a6:	00e2      	lsls	r2, r4, #3
 80026a8:	4614      	mov	r4, r2
 80026aa:	461d      	mov	r5, r3
 80026ac:	4643      	mov	r3, r8
 80026ae:	18e3      	adds	r3, r4, r3
 80026b0:	603b      	str	r3, [r7, #0]
 80026b2:	464b      	mov	r3, r9
 80026b4:	eb45 0303 	adc.w	r3, r5, r3
 80026b8:	607b      	str	r3, [r7, #4]
 80026ba:	f04f 0200 	mov.w	r2, #0
 80026be:	f04f 0300 	mov.w	r3, #0
 80026c2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80026c6:	4629      	mov	r1, r5
 80026c8:	028b      	lsls	r3, r1, #10
 80026ca:	4621      	mov	r1, r4
 80026cc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80026d0:	4621      	mov	r1, r4
 80026d2:	028a      	lsls	r2, r1, #10
 80026d4:	4610      	mov	r0, r2
 80026d6:	4619      	mov	r1, r3
 80026d8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80026dc:	2200      	movs	r2, #0
 80026de:	64bb      	str	r3, [r7, #72]	@ 0x48
 80026e0:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80026e2:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80026e6:	f7fd fdeb 	bl	80002c0 <__aeabi_uldivmod>
 80026ea:	4602      	mov	r2, r0
 80026ec:	460b      	mov	r3, r1
 80026ee:	4613      	mov	r3, r2
 80026f0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80026f4:	4b0d      	ldr	r3, [pc, #52]	@ (800272c <HAL_RCC_GetSysClockFreq+0x458>)
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	0f1b      	lsrs	r3, r3, #28
 80026fa:	f003 0307 	and.w	r3, r3, #7
 80026fe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8002702:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002706:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800270a:	fbb2 f3f3 	udiv	r3, r2, r3
 800270e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002712:	e003      	b.n	800271c <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002714:	4b06      	ldr	r3, [pc, #24]	@ (8002730 <HAL_RCC_GetSysClockFreq+0x45c>)
 8002716:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800271a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800271c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8002720:	4618      	mov	r0, r3
 8002722:	37b8      	adds	r7, #184	@ 0xb8
 8002724:	46bd      	mov	sp, r7
 8002726:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800272a:	bf00      	nop
 800272c:	40023800 	.word	0x40023800
 8002730:	00f42400 	.word	0x00f42400

08002734 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b086      	sub	sp, #24
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2b00      	cmp	r3, #0
 8002740:	d101      	bne.n	8002746 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002742:	2301      	movs	r3, #1
 8002744:	e28d      	b.n	8002c62 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f003 0301 	and.w	r3, r3, #1
 800274e:	2b00      	cmp	r3, #0
 8002750:	f000 8083 	beq.w	800285a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002754:	4b94      	ldr	r3, [pc, #592]	@ (80029a8 <HAL_RCC_OscConfig+0x274>)
 8002756:	689b      	ldr	r3, [r3, #8]
 8002758:	f003 030c 	and.w	r3, r3, #12
 800275c:	2b04      	cmp	r3, #4
 800275e:	d019      	beq.n	8002794 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002760:	4b91      	ldr	r3, [pc, #580]	@ (80029a8 <HAL_RCC_OscConfig+0x274>)
 8002762:	689b      	ldr	r3, [r3, #8]
 8002764:	f003 030c 	and.w	r3, r3, #12
        || \
 8002768:	2b08      	cmp	r3, #8
 800276a:	d106      	bne.n	800277a <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800276c:	4b8e      	ldr	r3, [pc, #568]	@ (80029a8 <HAL_RCC_OscConfig+0x274>)
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002774:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002778:	d00c      	beq.n	8002794 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800277a:	4b8b      	ldr	r3, [pc, #556]	@ (80029a8 <HAL_RCC_OscConfig+0x274>)
 800277c:	689b      	ldr	r3, [r3, #8]
 800277e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002782:	2b0c      	cmp	r3, #12
 8002784:	d112      	bne.n	80027ac <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002786:	4b88      	ldr	r3, [pc, #544]	@ (80029a8 <HAL_RCC_OscConfig+0x274>)
 8002788:	685b      	ldr	r3, [r3, #4]
 800278a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800278e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002792:	d10b      	bne.n	80027ac <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002794:	4b84      	ldr	r3, [pc, #528]	@ (80029a8 <HAL_RCC_OscConfig+0x274>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800279c:	2b00      	cmp	r3, #0
 800279e:	d05b      	beq.n	8002858 <HAL_RCC_OscConfig+0x124>
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d157      	bne.n	8002858 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80027a8:	2301      	movs	r3, #1
 80027aa:	e25a      	b.n	8002c62 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027b4:	d106      	bne.n	80027c4 <HAL_RCC_OscConfig+0x90>
 80027b6:	4b7c      	ldr	r3, [pc, #496]	@ (80029a8 <HAL_RCC_OscConfig+0x274>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4a7b      	ldr	r2, [pc, #492]	@ (80029a8 <HAL_RCC_OscConfig+0x274>)
 80027bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027c0:	6013      	str	r3, [r2, #0]
 80027c2:	e01d      	b.n	8002800 <HAL_RCC_OscConfig+0xcc>
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80027cc:	d10c      	bne.n	80027e8 <HAL_RCC_OscConfig+0xb4>
 80027ce:	4b76      	ldr	r3, [pc, #472]	@ (80029a8 <HAL_RCC_OscConfig+0x274>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	4a75      	ldr	r2, [pc, #468]	@ (80029a8 <HAL_RCC_OscConfig+0x274>)
 80027d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80027d8:	6013      	str	r3, [r2, #0]
 80027da:	4b73      	ldr	r3, [pc, #460]	@ (80029a8 <HAL_RCC_OscConfig+0x274>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	4a72      	ldr	r2, [pc, #456]	@ (80029a8 <HAL_RCC_OscConfig+0x274>)
 80027e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027e4:	6013      	str	r3, [r2, #0]
 80027e6:	e00b      	b.n	8002800 <HAL_RCC_OscConfig+0xcc>
 80027e8:	4b6f      	ldr	r3, [pc, #444]	@ (80029a8 <HAL_RCC_OscConfig+0x274>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a6e      	ldr	r2, [pc, #440]	@ (80029a8 <HAL_RCC_OscConfig+0x274>)
 80027ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80027f2:	6013      	str	r3, [r2, #0]
 80027f4:	4b6c      	ldr	r3, [pc, #432]	@ (80029a8 <HAL_RCC_OscConfig+0x274>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a6b      	ldr	r2, [pc, #428]	@ (80029a8 <HAL_RCC_OscConfig+0x274>)
 80027fa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80027fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	2b00      	cmp	r3, #0
 8002806:	d013      	beq.n	8002830 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002808:	f7fe fd2c 	bl	8001264 <HAL_GetTick>
 800280c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800280e:	e008      	b.n	8002822 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002810:	f7fe fd28 	bl	8001264 <HAL_GetTick>
 8002814:	4602      	mov	r2, r0
 8002816:	693b      	ldr	r3, [r7, #16]
 8002818:	1ad3      	subs	r3, r2, r3
 800281a:	2b64      	cmp	r3, #100	@ 0x64
 800281c:	d901      	bls.n	8002822 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800281e:	2303      	movs	r3, #3
 8002820:	e21f      	b.n	8002c62 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002822:	4b61      	ldr	r3, [pc, #388]	@ (80029a8 <HAL_RCC_OscConfig+0x274>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800282a:	2b00      	cmp	r3, #0
 800282c:	d0f0      	beq.n	8002810 <HAL_RCC_OscConfig+0xdc>
 800282e:	e014      	b.n	800285a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002830:	f7fe fd18 	bl	8001264 <HAL_GetTick>
 8002834:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002836:	e008      	b.n	800284a <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002838:	f7fe fd14 	bl	8001264 <HAL_GetTick>
 800283c:	4602      	mov	r2, r0
 800283e:	693b      	ldr	r3, [r7, #16]
 8002840:	1ad3      	subs	r3, r2, r3
 8002842:	2b64      	cmp	r3, #100	@ 0x64
 8002844:	d901      	bls.n	800284a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002846:	2303      	movs	r3, #3
 8002848:	e20b      	b.n	8002c62 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800284a:	4b57      	ldr	r3, [pc, #348]	@ (80029a8 <HAL_RCC_OscConfig+0x274>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002852:	2b00      	cmp	r3, #0
 8002854:	d1f0      	bne.n	8002838 <HAL_RCC_OscConfig+0x104>
 8002856:	e000      	b.n	800285a <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002858:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f003 0302 	and.w	r3, r3, #2
 8002862:	2b00      	cmp	r3, #0
 8002864:	d06f      	beq.n	8002946 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002866:	4b50      	ldr	r3, [pc, #320]	@ (80029a8 <HAL_RCC_OscConfig+0x274>)
 8002868:	689b      	ldr	r3, [r3, #8]
 800286a:	f003 030c 	and.w	r3, r3, #12
 800286e:	2b00      	cmp	r3, #0
 8002870:	d017      	beq.n	80028a2 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002872:	4b4d      	ldr	r3, [pc, #308]	@ (80029a8 <HAL_RCC_OscConfig+0x274>)
 8002874:	689b      	ldr	r3, [r3, #8]
 8002876:	f003 030c 	and.w	r3, r3, #12
        || \
 800287a:	2b08      	cmp	r3, #8
 800287c:	d105      	bne.n	800288a <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800287e:	4b4a      	ldr	r3, [pc, #296]	@ (80029a8 <HAL_RCC_OscConfig+0x274>)
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002886:	2b00      	cmp	r3, #0
 8002888:	d00b      	beq.n	80028a2 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800288a:	4b47      	ldr	r3, [pc, #284]	@ (80029a8 <HAL_RCC_OscConfig+0x274>)
 800288c:	689b      	ldr	r3, [r3, #8]
 800288e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002892:	2b0c      	cmp	r3, #12
 8002894:	d11c      	bne.n	80028d0 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002896:	4b44      	ldr	r3, [pc, #272]	@ (80029a8 <HAL_RCC_OscConfig+0x274>)
 8002898:	685b      	ldr	r3, [r3, #4]
 800289a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d116      	bne.n	80028d0 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028a2:	4b41      	ldr	r3, [pc, #260]	@ (80029a8 <HAL_RCC_OscConfig+0x274>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f003 0302 	and.w	r3, r3, #2
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d005      	beq.n	80028ba <HAL_RCC_OscConfig+0x186>
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	68db      	ldr	r3, [r3, #12]
 80028b2:	2b01      	cmp	r3, #1
 80028b4:	d001      	beq.n	80028ba <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80028b6:	2301      	movs	r3, #1
 80028b8:	e1d3      	b.n	8002c62 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028ba:	4b3b      	ldr	r3, [pc, #236]	@ (80029a8 <HAL_RCC_OscConfig+0x274>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	691b      	ldr	r3, [r3, #16]
 80028c6:	00db      	lsls	r3, r3, #3
 80028c8:	4937      	ldr	r1, [pc, #220]	@ (80029a8 <HAL_RCC_OscConfig+0x274>)
 80028ca:	4313      	orrs	r3, r2
 80028cc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028ce:	e03a      	b.n	8002946 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	68db      	ldr	r3, [r3, #12]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d020      	beq.n	800291a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80028d8:	4b34      	ldr	r3, [pc, #208]	@ (80029ac <HAL_RCC_OscConfig+0x278>)
 80028da:	2201      	movs	r2, #1
 80028dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028de:	f7fe fcc1 	bl	8001264 <HAL_GetTick>
 80028e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028e4:	e008      	b.n	80028f8 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028e6:	f7fe fcbd 	bl	8001264 <HAL_GetTick>
 80028ea:	4602      	mov	r2, r0
 80028ec:	693b      	ldr	r3, [r7, #16]
 80028ee:	1ad3      	subs	r3, r2, r3
 80028f0:	2b02      	cmp	r3, #2
 80028f2:	d901      	bls.n	80028f8 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80028f4:	2303      	movs	r3, #3
 80028f6:	e1b4      	b.n	8002c62 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028f8:	4b2b      	ldr	r3, [pc, #172]	@ (80029a8 <HAL_RCC_OscConfig+0x274>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f003 0302 	and.w	r3, r3, #2
 8002900:	2b00      	cmp	r3, #0
 8002902:	d0f0      	beq.n	80028e6 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002904:	4b28      	ldr	r3, [pc, #160]	@ (80029a8 <HAL_RCC_OscConfig+0x274>)
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	691b      	ldr	r3, [r3, #16]
 8002910:	00db      	lsls	r3, r3, #3
 8002912:	4925      	ldr	r1, [pc, #148]	@ (80029a8 <HAL_RCC_OscConfig+0x274>)
 8002914:	4313      	orrs	r3, r2
 8002916:	600b      	str	r3, [r1, #0]
 8002918:	e015      	b.n	8002946 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800291a:	4b24      	ldr	r3, [pc, #144]	@ (80029ac <HAL_RCC_OscConfig+0x278>)
 800291c:	2200      	movs	r2, #0
 800291e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002920:	f7fe fca0 	bl	8001264 <HAL_GetTick>
 8002924:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002926:	e008      	b.n	800293a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002928:	f7fe fc9c 	bl	8001264 <HAL_GetTick>
 800292c:	4602      	mov	r2, r0
 800292e:	693b      	ldr	r3, [r7, #16]
 8002930:	1ad3      	subs	r3, r2, r3
 8002932:	2b02      	cmp	r3, #2
 8002934:	d901      	bls.n	800293a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002936:	2303      	movs	r3, #3
 8002938:	e193      	b.n	8002c62 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800293a:	4b1b      	ldr	r3, [pc, #108]	@ (80029a8 <HAL_RCC_OscConfig+0x274>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f003 0302 	and.w	r3, r3, #2
 8002942:	2b00      	cmp	r3, #0
 8002944:	d1f0      	bne.n	8002928 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f003 0308 	and.w	r3, r3, #8
 800294e:	2b00      	cmp	r3, #0
 8002950:	d036      	beq.n	80029c0 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	695b      	ldr	r3, [r3, #20]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d016      	beq.n	8002988 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800295a:	4b15      	ldr	r3, [pc, #84]	@ (80029b0 <HAL_RCC_OscConfig+0x27c>)
 800295c:	2201      	movs	r2, #1
 800295e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002960:	f7fe fc80 	bl	8001264 <HAL_GetTick>
 8002964:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002966:	e008      	b.n	800297a <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002968:	f7fe fc7c 	bl	8001264 <HAL_GetTick>
 800296c:	4602      	mov	r2, r0
 800296e:	693b      	ldr	r3, [r7, #16]
 8002970:	1ad3      	subs	r3, r2, r3
 8002972:	2b02      	cmp	r3, #2
 8002974:	d901      	bls.n	800297a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002976:	2303      	movs	r3, #3
 8002978:	e173      	b.n	8002c62 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800297a:	4b0b      	ldr	r3, [pc, #44]	@ (80029a8 <HAL_RCC_OscConfig+0x274>)
 800297c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800297e:	f003 0302 	and.w	r3, r3, #2
 8002982:	2b00      	cmp	r3, #0
 8002984:	d0f0      	beq.n	8002968 <HAL_RCC_OscConfig+0x234>
 8002986:	e01b      	b.n	80029c0 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002988:	4b09      	ldr	r3, [pc, #36]	@ (80029b0 <HAL_RCC_OscConfig+0x27c>)
 800298a:	2200      	movs	r2, #0
 800298c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800298e:	f7fe fc69 	bl	8001264 <HAL_GetTick>
 8002992:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002994:	e00e      	b.n	80029b4 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002996:	f7fe fc65 	bl	8001264 <HAL_GetTick>
 800299a:	4602      	mov	r2, r0
 800299c:	693b      	ldr	r3, [r7, #16]
 800299e:	1ad3      	subs	r3, r2, r3
 80029a0:	2b02      	cmp	r3, #2
 80029a2:	d907      	bls.n	80029b4 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80029a4:	2303      	movs	r3, #3
 80029a6:	e15c      	b.n	8002c62 <HAL_RCC_OscConfig+0x52e>
 80029a8:	40023800 	.word	0x40023800
 80029ac:	42470000 	.word	0x42470000
 80029b0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029b4:	4b8a      	ldr	r3, [pc, #552]	@ (8002be0 <HAL_RCC_OscConfig+0x4ac>)
 80029b6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029b8:	f003 0302 	and.w	r3, r3, #2
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d1ea      	bne.n	8002996 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f003 0304 	and.w	r3, r3, #4
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	f000 8097 	beq.w	8002afc <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80029ce:	2300      	movs	r3, #0
 80029d0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80029d2:	4b83      	ldr	r3, [pc, #524]	@ (8002be0 <HAL_RCC_OscConfig+0x4ac>)
 80029d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d10f      	bne.n	80029fe <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80029de:	2300      	movs	r3, #0
 80029e0:	60bb      	str	r3, [r7, #8]
 80029e2:	4b7f      	ldr	r3, [pc, #508]	@ (8002be0 <HAL_RCC_OscConfig+0x4ac>)
 80029e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029e6:	4a7e      	ldr	r2, [pc, #504]	@ (8002be0 <HAL_RCC_OscConfig+0x4ac>)
 80029e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80029ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80029ee:	4b7c      	ldr	r3, [pc, #496]	@ (8002be0 <HAL_RCC_OscConfig+0x4ac>)
 80029f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029f6:	60bb      	str	r3, [r7, #8]
 80029f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80029fa:	2301      	movs	r3, #1
 80029fc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029fe:	4b79      	ldr	r3, [pc, #484]	@ (8002be4 <HAL_RCC_OscConfig+0x4b0>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d118      	bne.n	8002a3c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a0a:	4b76      	ldr	r3, [pc, #472]	@ (8002be4 <HAL_RCC_OscConfig+0x4b0>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4a75      	ldr	r2, [pc, #468]	@ (8002be4 <HAL_RCC_OscConfig+0x4b0>)
 8002a10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a14:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a16:	f7fe fc25 	bl	8001264 <HAL_GetTick>
 8002a1a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a1c:	e008      	b.n	8002a30 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a1e:	f7fe fc21 	bl	8001264 <HAL_GetTick>
 8002a22:	4602      	mov	r2, r0
 8002a24:	693b      	ldr	r3, [r7, #16]
 8002a26:	1ad3      	subs	r3, r2, r3
 8002a28:	2b02      	cmp	r3, #2
 8002a2a:	d901      	bls.n	8002a30 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002a2c:	2303      	movs	r3, #3
 8002a2e:	e118      	b.n	8002c62 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a30:	4b6c      	ldr	r3, [pc, #432]	@ (8002be4 <HAL_RCC_OscConfig+0x4b0>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d0f0      	beq.n	8002a1e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	689b      	ldr	r3, [r3, #8]
 8002a40:	2b01      	cmp	r3, #1
 8002a42:	d106      	bne.n	8002a52 <HAL_RCC_OscConfig+0x31e>
 8002a44:	4b66      	ldr	r3, [pc, #408]	@ (8002be0 <HAL_RCC_OscConfig+0x4ac>)
 8002a46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a48:	4a65      	ldr	r2, [pc, #404]	@ (8002be0 <HAL_RCC_OscConfig+0x4ac>)
 8002a4a:	f043 0301 	orr.w	r3, r3, #1
 8002a4e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a50:	e01c      	b.n	8002a8c <HAL_RCC_OscConfig+0x358>
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	689b      	ldr	r3, [r3, #8]
 8002a56:	2b05      	cmp	r3, #5
 8002a58:	d10c      	bne.n	8002a74 <HAL_RCC_OscConfig+0x340>
 8002a5a:	4b61      	ldr	r3, [pc, #388]	@ (8002be0 <HAL_RCC_OscConfig+0x4ac>)
 8002a5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a5e:	4a60      	ldr	r2, [pc, #384]	@ (8002be0 <HAL_RCC_OscConfig+0x4ac>)
 8002a60:	f043 0304 	orr.w	r3, r3, #4
 8002a64:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a66:	4b5e      	ldr	r3, [pc, #376]	@ (8002be0 <HAL_RCC_OscConfig+0x4ac>)
 8002a68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a6a:	4a5d      	ldr	r2, [pc, #372]	@ (8002be0 <HAL_RCC_OscConfig+0x4ac>)
 8002a6c:	f043 0301 	orr.w	r3, r3, #1
 8002a70:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a72:	e00b      	b.n	8002a8c <HAL_RCC_OscConfig+0x358>
 8002a74:	4b5a      	ldr	r3, [pc, #360]	@ (8002be0 <HAL_RCC_OscConfig+0x4ac>)
 8002a76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a78:	4a59      	ldr	r2, [pc, #356]	@ (8002be0 <HAL_RCC_OscConfig+0x4ac>)
 8002a7a:	f023 0301 	bic.w	r3, r3, #1
 8002a7e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a80:	4b57      	ldr	r3, [pc, #348]	@ (8002be0 <HAL_RCC_OscConfig+0x4ac>)
 8002a82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a84:	4a56      	ldr	r2, [pc, #344]	@ (8002be0 <HAL_RCC_OscConfig+0x4ac>)
 8002a86:	f023 0304 	bic.w	r3, r3, #4
 8002a8a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	689b      	ldr	r3, [r3, #8]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d015      	beq.n	8002ac0 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a94:	f7fe fbe6 	bl	8001264 <HAL_GetTick>
 8002a98:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a9a:	e00a      	b.n	8002ab2 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a9c:	f7fe fbe2 	bl	8001264 <HAL_GetTick>
 8002aa0:	4602      	mov	r2, r0
 8002aa2:	693b      	ldr	r3, [r7, #16]
 8002aa4:	1ad3      	subs	r3, r2, r3
 8002aa6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d901      	bls.n	8002ab2 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002aae:	2303      	movs	r3, #3
 8002ab0:	e0d7      	b.n	8002c62 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ab2:	4b4b      	ldr	r3, [pc, #300]	@ (8002be0 <HAL_RCC_OscConfig+0x4ac>)
 8002ab4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ab6:	f003 0302 	and.w	r3, r3, #2
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d0ee      	beq.n	8002a9c <HAL_RCC_OscConfig+0x368>
 8002abe:	e014      	b.n	8002aea <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ac0:	f7fe fbd0 	bl	8001264 <HAL_GetTick>
 8002ac4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ac6:	e00a      	b.n	8002ade <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ac8:	f7fe fbcc 	bl	8001264 <HAL_GetTick>
 8002acc:	4602      	mov	r2, r0
 8002ace:	693b      	ldr	r3, [r7, #16]
 8002ad0:	1ad3      	subs	r3, r2, r3
 8002ad2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ad6:	4293      	cmp	r3, r2
 8002ad8:	d901      	bls.n	8002ade <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002ada:	2303      	movs	r3, #3
 8002adc:	e0c1      	b.n	8002c62 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ade:	4b40      	ldr	r3, [pc, #256]	@ (8002be0 <HAL_RCC_OscConfig+0x4ac>)
 8002ae0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ae2:	f003 0302 	and.w	r3, r3, #2
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d1ee      	bne.n	8002ac8 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002aea:	7dfb      	ldrb	r3, [r7, #23]
 8002aec:	2b01      	cmp	r3, #1
 8002aee:	d105      	bne.n	8002afc <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002af0:	4b3b      	ldr	r3, [pc, #236]	@ (8002be0 <HAL_RCC_OscConfig+0x4ac>)
 8002af2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002af4:	4a3a      	ldr	r2, [pc, #232]	@ (8002be0 <HAL_RCC_OscConfig+0x4ac>)
 8002af6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002afa:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	699b      	ldr	r3, [r3, #24]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	f000 80ad 	beq.w	8002c60 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002b06:	4b36      	ldr	r3, [pc, #216]	@ (8002be0 <HAL_RCC_OscConfig+0x4ac>)
 8002b08:	689b      	ldr	r3, [r3, #8]
 8002b0a:	f003 030c 	and.w	r3, r3, #12
 8002b0e:	2b08      	cmp	r3, #8
 8002b10:	d060      	beq.n	8002bd4 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	699b      	ldr	r3, [r3, #24]
 8002b16:	2b02      	cmp	r3, #2
 8002b18:	d145      	bne.n	8002ba6 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b1a:	4b33      	ldr	r3, [pc, #204]	@ (8002be8 <HAL_RCC_OscConfig+0x4b4>)
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b20:	f7fe fba0 	bl	8001264 <HAL_GetTick>
 8002b24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b26:	e008      	b.n	8002b3a <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b28:	f7fe fb9c 	bl	8001264 <HAL_GetTick>
 8002b2c:	4602      	mov	r2, r0
 8002b2e:	693b      	ldr	r3, [r7, #16]
 8002b30:	1ad3      	subs	r3, r2, r3
 8002b32:	2b02      	cmp	r3, #2
 8002b34:	d901      	bls.n	8002b3a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002b36:	2303      	movs	r3, #3
 8002b38:	e093      	b.n	8002c62 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b3a:	4b29      	ldr	r3, [pc, #164]	@ (8002be0 <HAL_RCC_OscConfig+0x4ac>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d1f0      	bne.n	8002b28 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	69da      	ldr	r2, [r3, #28]
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6a1b      	ldr	r3, [r3, #32]
 8002b4e:	431a      	orrs	r2, r3
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b54:	019b      	lsls	r3, r3, #6
 8002b56:	431a      	orrs	r2, r3
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b5c:	085b      	lsrs	r3, r3, #1
 8002b5e:	3b01      	subs	r3, #1
 8002b60:	041b      	lsls	r3, r3, #16
 8002b62:	431a      	orrs	r2, r3
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b68:	061b      	lsls	r3, r3, #24
 8002b6a:	431a      	orrs	r2, r3
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b70:	071b      	lsls	r3, r3, #28
 8002b72:	491b      	ldr	r1, [pc, #108]	@ (8002be0 <HAL_RCC_OscConfig+0x4ac>)
 8002b74:	4313      	orrs	r3, r2
 8002b76:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b78:	4b1b      	ldr	r3, [pc, #108]	@ (8002be8 <HAL_RCC_OscConfig+0x4b4>)
 8002b7a:	2201      	movs	r2, #1
 8002b7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b7e:	f7fe fb71 	bl	8001264 <HAL_GetTick>
 8002b82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b84:	e008      	b.n	8002b98 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b86:	f7fe fb6d 	bl	8001264 <HAL_GetTick>
 8002b8a:	4602      	mov	r2, r0
 8002b8c:	693b      	ldr	r3, [r7, #16]
 8002b8e:	1ad3      	subs	r3, r2, r3
 8002b90:	2b02      	cmp	r3, #2
 8002b92:	d901      	bls.n	8002b98 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002b94:	2303      	movs	r3, #3
 8002b96:	e064      	b.n	8002c62 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b98:	4b11      	ldr	r3, [pc, #68]	@ (8002be0 <HAL_RCC_OscConfig+0x4ac>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d0f0      	beq.n	8002b86 <HAL_RCC_OscConfig+0x452>
 8002ba4:	e05c      	b.n	8002c60 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ba6:	4b10      	ldr	r3, [pc, #64]	@ (8002be8 <HAL_RCC_OscConfig+0x4b4>)
 8002ba8:	2200      	movs	r2, #0
 8002baa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bac:	f7fe fb5a 	bl	8001264 <HAL_GetTick>
 8002bb0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bb2:	e008      	b.n	8002bc6 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bb4:	f7fe fb56 	bl	8001264 <HAL_GetTick>
 8002bb8:	4602      	mov	r2, r0
 8002bba:	693b      	ldr	r3, [r7, #16]
 8002bbc:	1ad3      	subs	r3, r2, r3
 8002bbe:	2b02      	cmp	r3, #2
 8002bc0:	d901      	bls.n	8002bc6 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002bc2:	2303      	movs	r3, #3
 8002bc4:	e04d      	b.n	8002c62 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bc6:	4b06      	ldr	r3, [pc, #24]	@ (8002be0 <HAL_RCC_OscConfig+0x4ac>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d1f0      	bne.n	8002bb4 <HAL_RCC_OscConfig+0x480>
 8002bd2:	e045      	b.n	8002c60 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	699b      	ldr	r3, [r3, #24]
 8002bd8:	2b01      	cmp	r3, #1
 8002bda:	d107      	bne.n	8002bec <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002bdc:	2301      	movs	r3, #1
 8002bde:	e040      	b.n	8002c62 <HAL_RCC_OscConfig+0x52e>
 8002be0:	40023800 	.word	0x40023800
 8002be4:	40007000 	.word	0x40007000
 8002be8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002bec:	4b1f      	ldr	r3, [pc, #124]	@ (8002c6c <HAL_RCC_OscConfig+0x538>)
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	699b      	ldr	r3, [r3, #24]
 8002bf6:	2b01      	cmp	r3, #1
 8002bf8:	d030      	beq.n	8002c5c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c04:	429a      	cmp	r2, r3
 8002c06:	d129      	bne.n	8002c5c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c12:	429a      	cmp	r2, r3
 8002c14:	d122      	bne.n	8002c5c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002c16:	68fa      	ldr	r2, [r7, #12]
 8002c18:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002c1c:	4013      	ands	r3, r2
 8002c1e:	687a      	ldr	r2, [r7, #4]
 8002c20:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002c22:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002c24:	4293      	cmp	r3, r2
 8002c26:	d119      	bne.n	8002c5c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c32:	085b      	lsrs	r3, r3, #1
 8002c34:	3b01      	subs	r3, #1
 8002c36:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002c38:	429a      	cmp	r2, r3
 8002c3a:	d10f      	bne.n	8002c5c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c46:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002c48:	429a      	cmp	r2, r3
 8002c4a:	d107      	bne.n	8002c5c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c56:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002c58:	429a      	cmp	r2, r3
 8002c5a:	d001      	beq.n	8002c60 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	e000      	b.n	8002c62 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002c60:	2300      	movs	r3, #0
}
 8002c62:	4618      	mov	r0, r3
 8002c64:	3718      	adds	r7, #24
 8002c66:	46bd      	mov	sp, r7
 8002c68:	bd80      	pop	{r7, pc}
 8002c6a:	bf00      	nop
 8002c6c:	40023800 	.word	0x40023800

08002c70 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b082      	sub	sp, #8
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d101      	bne.n	8002c82 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002c7e:	2301      	movs	r3, #1
 8002c80:	e07b      	b.n	8002d7a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d108      	bne.n	8002c9c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	685b      	ldr	r3, [r3, #4]
 8002c8e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002c92:	d009      	beq.n	8002ca8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2200      	movs	r2, #0
 8002c98:	61da      	str	r2, [r3, #28]
 8002c9a:	e005      	b.n	8002ca8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2200      	movs	r2, #0
 8002cac:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002cb4:	b2db      	uxtb	r3, r3
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d106      	bne.n	8002cc8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002cc2:	6878      	ldr	r0, [r7, #4]
 8002cc4:	f7fe f902 	bl	8000ecc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2202      	movs	r2, #2
 8002ccc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	681a      	ldr	r2, [r3, #0]
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002cde:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	689b      	ldr	r3, [r3, #8]
 8002cec:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002cf0:	431a      	orrs	r2, r3
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	68db      	ldr	r3, [r3, #12]
 8002cf6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002cfa:	431a      	orrs	r2, r3
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	691b      	ldr	r3, [r3, #16]
 8002d00:	f003 0302 	and.w	r3, r3, #2
 8002d04:	431a      	orrs	r2, r3
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	695b      	ldr	r3, [r3, #20]
 8002d0a:	f003 0301 	and.w	r3, r3, #1
 8002d0e:	431a      	orrs	r2, r3
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	699b      	ldr	r3, [r3, #24]
 8002d14:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002d18:	431a      	orrs	r2, r3
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	69db      	ldr	r3, [r3, #28]
 8002d1e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002d22:	431a      	orrs	r2, r3
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6a1b      	ldr	r3, [r3, #32]
 8002d28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d2c:	ea42 0103 	orr.w	r1, r2, r3
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d34:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	430a      	orrs	r2, r1
 8002d3e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	699b      	ldr	r3, [r3, #24]
 8002d44:	0c1b      	lsrs	r3, r3, #16
 8002d46:	f003 0104 	and.w	r1, r3, #4
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d4e:	f003 0210 	and.w	r2, r3, #16
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	430a      	orrs	r2, r1
 8002d58:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	69da      	ldr	r2, [r3, #28]
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002d68:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2201      	movs	r2, #1
 8002d74:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002d78:	2300      	movs	r3, #0
}
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	3708      	adds	r7, #8
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	bd80      	pop	{r7, pc}

08002d82 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d82:	b580      	push	{r7, lr}
 8002d84:	b088      	sub	sp, #32
 8002d86:	af00      	add	r7, sp, #0
 8002d88:	60f8      	str	r0, [r7, #12]
 8002d8a:	60b9      	str	r1, [r7, #8]
 8002d8c:	603b      	str	r3, [r7, #0]
 8002d8e:	4613      	mov	r3, r2
 8002d90:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002d92:	f7fe fa67 	bl	8001264 <HAL_GetTick>
 8002d96:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002d98:	88fb      	ldrh	r3, [r7, #6]
 8002d9a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002da2:	b2db      	uxtb	r3, r3
 8002da4:	2b01      	cmp	r3, #1
 8002da6:	d001      	beq.n	8002dac <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002da8:	2302      	movs	r3, #2
 8002daa:	e12a      	b.n	8003002 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8002dac:	68bb      	ldr	r3, [r7, #8]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d002      	beq.n	8002db8 <HAL_SPI_Transmit+0x36>
 8002db2:	88fb      	ldrh	r3, [r7, #6]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d101      	bne.n	8002dbc <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8002db8:	2301      	movs	r3, #1
 8002dba:	e122      	b.n	8003002 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002dc2:	2b01      	cmp	r3, #1
 8002dc4:	d101      	bne.n	8002dca <HAL_SPI_Transmit+0x48>
 8002dc6:	2302      	movs	r3, #2
 8002dc8:	e11b      	b.n	8003002 <HAL_SPI_Transmit+0x280>
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	2201      	movs	r2, #1
 8002dce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	2203      	movs	r2, #3
 8002dd6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	2200      	movs	r2, #0
 8002dde:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	68ba      	ldr	r2, [r7, #8]
 8002de4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	88fa      	ldrh	r2, [r7, #6]
 8002dea:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	88fa      	ldrh	r2, [r7, #6]
 8002df0:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	2200      	movs	r2, #0
 8002df6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	2200      	movs	r2, #0
 8002e02:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	2200      	movs	r2, #0
 8002e08:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	689b      	ldr	r3, [r3, #8]
 8002e14:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002e18:	d10f      	bne.n	8002e3a <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	681a      	ldr	r2, [r3, #0]
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002e28:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	681a      	ldr	r2, [r3, #0]
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002e38:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e44:	2b40      	cmp	r3, #64	@ 0x40
 8002e46:	d007      	beq.n	8002e58 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	681a      	ldr	r2, [r3, #0]
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002e56:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	68db      	ldr	r3, [r3, #12]
 8002e5c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002e60:	d152      	bne.n	8002f08 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d002      	beq.n	8002e70 <HAL_SPI_Transmit+0xee>
 8002e6a:	8b7b      	ldrh	r3, [r7, #26]
 8002e6c:	2b01      	cmp	r3, #1
 8002e6e:	d145      	bne.n	8002efc <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e74:	881a      	ldrh	r2, [r3, #0]
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e80:	1c9a      	adds	r2, r3, #2
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002e8a:	b29b      	uxth	r3, r3
 8002e8c:	3b01      	subs	r3, #1
 8002e8e:	b29a      	uxth	r2, r3
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002e94:	e032      	b.n	8002efc <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	689b      	ldr	r3, [r3, #8]
 8002e9c:	f003 0302 	and.w	r3, r3, #2
 8002ea0:	2b02      	cmp	r3, #2
 8002ea2:	d112      	bne.n	8002eca <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ea8:	881a      	ldrh	r2, [r3, #0]
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eb4:	1c9a      	adds	r2, r3, #2
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002ebe:	b29b      	uxth	r3, r3
 8002ec0:	3b01      	subs	r3, #1
 8002ec2:	b29a      	uxth	r2, r3
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002ec8:	e018      	b.n	8002efc <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002eca:	f7fe f9cb 	bl	8001264 <HAL_GetTick>
 8002ece:	4602      	mov	r2, r0
 8002ed0:	69fb      	ldr	r3, [r7, #28]
 8002ed2:	1ad3      	subs	r3, r2, r3
 8002ed4:	683a      	ldr	r2, [r7, #0]
 8002ed6:	429a      	cmp	r2, r3
 8002ed8:	d803      	bhi.n	8002ee2 <HAL_SPI_Transmit+0x160>
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ee0:	d102      	bne.n	8002ee8 <HAL_SPI_Transmit+0x166>
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d109      	bne.n	8002efc <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	2201      	movs	r2, #1
 8002eec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002ef8:	2303      	movs	r3, #3
 8002efa:	e082      	b.n	8003002 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002f00:	b29b      	uxth	r3, r3
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d1c7      	bne.n	8002e96 <HAL_SPI_Transmit+0x114>
 8002f06:	e053      	b.n	8002fb0 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d002      	beq.n	8002f16 <HAL_SPI_Transmit+0x194>
 8002f10:	8b7b      	ldrh	r3, [r7, #26]
 8002f12:	2b01      	cmp	r3, #1
 8002f14:	d147      	bne.n	8002fa6 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	330c      	adds	r3, #12
 8002f20:	7812      	ldrb	r2, [r2, #0]
 8002f22:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f28:	1c5a      	adds	r2, r3, #1
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002f32:	b29b      	uxth	r3, r3
 8002f34:	3b01      	subs	r3, #1
 8002f36:	b29a      	uxth	r2, r3
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002f3c:	e033      	b.n	8002fa6 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	689b      	ldr	r3, [r3, #8]
 8002f44:	f003 0302 	and.w	r3, r3, #2
 8002f48:	2b02      	cmp	r3, #2
 8002f4a:	d113      	bne.n	8002f74 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	330c      	adds	r3, #12
 8002f56:	7812      	ldrb	r2, [r2, #0]
 8002f58:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f5e:	1c5a      	adds	r2, r3, #1
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002f68:	b29b      	uxth	r3, r3
 8002f6a:	3b01      	subs	r3, #1
 8002f6c:	b29a      	uxth	r2, r3
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002f72:	e018      	b.n	8002fa6 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002f74:	f7fe f976 	bl	8001264 <HAL_GetTick>
 8002f78:	4602      	mov	r2, r0
 8002f7a:	69fb      	ldr	r3, [r7, #28]
 8002f7c:	1ad3      	subs	r3, r2, r3
 8002f7e:	683a      	ldr	r2, [r7, #0]
 8002f80:	429a      	cmp	r2, r3
 8002f82:	d803      	bhi.n	8002f8c <HAL_SPI_Transmit+0x20a>
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f8a:	d102      	bne.n	8002f92 <HAL_SPI_Transmit+0x210>
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d109      	bne.n	8002fa6 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	2201      	movs	r2, #1
 8002f96:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002fa2:	2303      	movs	r3, #3
 8002fa4:	e02d      	b.n	8003002 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002faa:	b29b      	uxth	r3, r3
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d1c6      	bne.n	8002f3e <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002fb0:	69fa      	ldr	r2, [r7, #28]
 8002fb2:	6839      	ldr	r1, [r7, #0]
 8002fb4:	68f8      	ldr	r0, [r7, #12]
 8002fb6:	f000 fbd9 	bl	800376c <SPI_EndRxTxTransaction>
 8002fba:	4603      	mov	r3, r0
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d002      	beq.n	8002fc6 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	2220      	movs	r2, #32
 8002fc4:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	689b      	ldr	r3, [r3, #8]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d10a      	bne.n	8002fe4 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002fce:	2300      	movs	r3, #0
 8002fd0:	617b      	str	r3, [r7, #20]
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	68db      	ldr	r3, [r3, #12]
 8002fd8:	617b      	str	r3, [r7, #20]
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	689b      	ldr	r3, [r3, #8]
 8002fe0:	617b      	str	r3, [r7, #20]
 8002fe2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	2201      	movs	r2, #1
 8002fe8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	2200      	movs	r2, #0
 8002ff0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d001      	beq.n	8003000 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8002ffc:	2301      	movs	r3, #1
 8002ffe:	e000      	b.n	8003002 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8003000:	2300      	movs	r3, #0
  }
}
 8003002:	4618      	mov	r0, r3
 8003004:	3720      	adds	r7, #32
 8003006:	46bd      	mov	sp, r7
 8003008:	bd80      	pop	{r7, pc}

0800300a <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800300a:	b580      	push	{r7, lr}
 800300c:	b088      	sub	sp, #32
 800300e:	af02      	add	r7, sp, #8
 8003010:	60f8      	str	r0, [r7, #12]
 8003012:	60b9      	str	r1, [r7, #8]
 8003014:	603b      	str	r3, [r7, #0]
 8003016:	4613      	mov	r3, r2
 8003018:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003020:	b2db      	uxtb	r3, r3
 8003022:	2b01      	cmp	r3, #1
 8003024:	d001      	beq.n	800302a <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8003026:	2302      	movs	r3, #2
 8003028:	e104      	b.n	8003234 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 800302a:	68bb      	ldr	r3, [r7, #8]
 800302c:	2b00      	cmp	r3, #0
 800302e:	d002      	beq.n	8003036 <HAL_SPI_Receive+0x2c>
 8003030:	88fb      	ldrh	r3, [r7, #6]
 8003032:	2b00      	cmp	r3, #0
 8003034:	d101      	bne.n	800303a <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8003036:	2301      	movs	r3, #1
 8003038:	e0fc      	b.n	8003234 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003042:	d112      	bne.n	800306a <HAL_SPI_Receive+0x60>
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	689b      	ldr	r3, [r3, #8]
 8003048:	2b00      	cmp	r3, #0
 800304a:	d10e      	bne.n	800306a <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	2204      	movs	r2, #4
 8003050:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003054:	88fa      	ldrh	r2, [r7, #6]
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	9300      	str	r3, [sp, #0]
 800305a:	4613      	mov	r3, r2
 800305c:	68ba      	ldr	r2, [r7, #8]
 800305e:	68b9      	ldr	r1, [r7, #8]
 8003060:	68f8      	ldr	r0, [r7, #12]
 8003062:	f000 f8eb 	bl	800323c <HAL_SPI_TransmitReceive>
 8003066:	4603      	mov	r3, r0
 8003068:	e0e4      	b.n	8003234 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800306a:	f7fe f8fb 	bl	8001264 <HAL_GetTick>
 800306e:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003076:	2b01      	cmp	r3, #1
 8003078:	d101      	bne.n	800307e <HAL_SPI_Receive+0x74>
 800307a:	2302      	movs	r3, #2
 800307c:	e0da      	b.n	8003234 <HAL_SPI_Receive+0x22a>
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	2201      	movs	r2, #1
 8003082:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	2204      	movs	r2, #4
 800308a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	2200      	movs	r2, #0
 8003092:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	68ba      	ldr	r2, [r7, #8]
 8003098:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	88fa      	ldrh	r2, [r7, #6]
 800309e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	88fa      	ldrh	r2, [r7, #6]
 80030a4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	2200      	movs	r2, #0
 80030aa:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	2200      	movs	r2, #0
 80030b0:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	2200      	movs	r2, #0
 80030b6:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	2200      	movs	r2, #0
 80030bc:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	2200      	movs	r2, #0
 80030c2:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	689b      	ldr	r3, [r3, #8]
 80030c8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80030cc:	d10f      	bne.n	80030ee <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	681a      	ldr	r2, [r3, #0]
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80030dc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	681a      	ldr	r2, [r3, #0]
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80030ec:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030f8:	2b40      	cmp	r3, #64	@ 0x40
 80030fa:	d007      	beq.n	800310c <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	681a      	ldr	r2, [r3, #0]
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800310a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	68db      	ldr	r3, [r3, #12]
 8003110:	2b00      	cmp	r3, #0
 8003112:	d170      	bne.n	80031f6 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003114:	e035      	b.n	8003182 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	689b      	ldr	r3, [r3, #8]
 800311c:	f003 0301 	and.w	r3, r3, #1
 8003120:	2b01      	cmp	r3, #1
 8003122:	d115      	bne.n	8003150 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f103 020c 	add.w	r2, r3, #12
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003130:	7812      	ldrb	r2, [r2, #0]
 8003132:	b2d2      	uxtb	r2, r2
 8003134:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800313a:	1c5a      	adds	r2, r3, #1
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003144:	b29b      	uxth	r3, r3
 8003146:	3b01      	subs	r3, #1
 8003148:	b29a      	uxth	r2, r3
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800314e:	e018      	b.n	8003182 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003150:	f7fe f888 	bl	8001264 <HAL_GetTick>
 8003154:	4602      	mov	r2, r0
 8003156:	697b      	ldr	r3, [r7, #20]
 8003158:	1ad3      	subs	r3, r2, r3
 800315a:	683a      	ldr	r2, [r7, #0]
 800315c:	429a      	cmp	r2, r3
 800315e:	d803      	bhi.n	8003168 <HAL_SPI_Receive+0x15e>
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003166:	d102      	bne.n	800316e <HAL_SPI_Receive+0x164>
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d109      	bne.n	8003182 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	2201      	movs	r2, #1
 8003172:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	2200      	movs	r2, #0
 800317a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800317e:	2303      	movs	r3, #3
 8003180:	e058      	b.n	8003234 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003186:	b29b      	uxth	r3, r3
 8003188:	2b00      	cmp	r3, #0
 800318a:	d1c4      	bne.n	8003116 <HAL_SPI_Receive+0x10c>
 800318c:	e038      	b.n	8003200 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	689b      	ldr	r3, [r3, #8]
 8003194:	f003 0301 	and.w	r3, r3, #1
 8003198:	2b01      	cmp	r3, #1
 800319a:	d113      	bne.n	80031c4 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	68da      	ldr	r2, [r3, #12]
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031a6:	b292      	uxth	r2, r2
 80031a8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031ae:	1c9a      	adds	r2, r3, #2
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80031b8:	b29b      	uxth	r3, r3
 80031ba:	3b01      	subs	r3, #1
 80031bc:	b29a      	uxth	r2, r3
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80031c2:	e018      	b.n	80031f6 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80031c4:	f7fe f84e 	bl	8001264 <HAL_GetTick>
 80031c8:	4602      	mov	r2, r0
 80031ca:	697b      	ldr	r3, [r7, #20]
 80031cc:	1ad3      	subs	r3, r2, r3
 80031ce:	683a      	ldr	r2, [r7, #0]
 80031d0:	429a      	cmp	r2, r3
 80031d2:	d803      	bhi.n	80031dc <HAL_SPI_Receive+0x1d2>
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031da:	d102      	bne.n	80031e2 <HAL_SPI_Receive+0x1d8>
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d109      	bne.n	80031f6 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	2201      	movs	r2, #1
 80031e6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	2200      	movs	r2, #0
 80031ee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80031f2:	2303      	movs	r3, #3
 80031f4:	e01e      	b.n	8003234 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80031fa:	b29b      	uxth	r3, r3
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d1c6      	bne.n	800318e <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003200:	697a      	ldr	r2, [r7, #20]
 8003202:	6839      	ldr	r1, [r7, #0]
 8003204:	68f8      	ldr	r0, [r7, #12]
 8003206:	f000 fa4b 	bl	80036a0 <SPI_EndRxTransaction>
 800320a:	4603      	mov	r3, r0
 800320c:	2b00      	cmp	r3, #0
 800320e:	d002      	beq.n	8003216 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	2220      	movs	r2, #32
 8003214:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	2201      	movs	r2, #1
 800321a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	2200      	movs	r2, #0
 8003222:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800322a:	2b00      	cmp	r3, #0
 800322c:	d001      	beq.n	8003232 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800322e:	2301      	movs	r3, #1
 8003230:	e000      	b.n	8003234 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8003232:	2300      	movs	r3, #0
  }
}
 8003234:	4618      	mov	r0, r3
 8003236:	3718      	adds	r7, #24
 8003238:	46bd      	mov	sp, r7
 800323a:	bd80      	pop	{r7, pc}

0800323c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b08a      	sub	sp, #40	@ 0x28
 8003240:	af00      	add	r7, sp, #0
 8003242:	60f8      	str	r0, [r7, #12]
 8003244:	60b9      	str	r1, [r7, #8]
 8003246:	607a      	str	r2, [r7, #4]
 8003248:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800324a:	2301      	movs	r3, #1
 800324c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800324e:	f7fe f809 	bl	8001264 <HAL_GetTick>
 8003252:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800325a:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	685b      	ldr	r3, [r3, #4]
 8003260:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003262:	887b      	ldrh	r3, [r7, #2]
 8003264:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003266:	7ffb      	ldrb	r3, [r7, #31]
 8003268:	2b01      	cmp	r3, #1
 800326a:	d00c      	beq.n	8003286 <HAL_SPI_TransmitReceive+0x4a>
 800326c:	69bb      	ldr	r3, [r7, #24]
 800326e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003272:	d106      	bne.n	8003282 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	689b      	ldr	r3, [r3, #8]
 8003278:	2b00      	cmp	r3, #0
 800327a:	d102      	bne.n	8003282 <HAL_SPI_TransmitReceive+0x46>
 800327c:	7ffb      	ldrb	r3, [r7, #31]
 800327e:	2b04      	cmp	r3, #4
 8003280:	d001      	beq.n	8003286 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003282:	2302      	movs	r3, #2
 8003284:	e17f      	b.n	8003586 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003286:	68bb      	ldr	r3, [r7, #8]
 8003288:	2b00      	cmp	r3, #0
 800328a:	d005      	beq.n	8003298 <HAL_SPI_TransmitReceive+0x5c>
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d002      	beq.n	8003298 <HAL_SPI_TransmitReceive+0x5c>
 8003292:	887b      	ldrh	r3, [r7, #2]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d101      	bne.n	800329c <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8003298:	2301      	movs	r3, #1
 800329a:	e174      	b.n	8003586 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80032a2:	2b01      	cmp	r3, #1
 80032a4:	d101      	bne.n	80032aa <HAL_SPI_TransmitReceive+0x6e>
 80032a6:	2302      	movs	r3, #2
 80032a8:	e16d      	b.n	8003586 <HAL_SPI_TransmitReceive+0x34a>
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	2201      	movs	r2, #1
 80032ae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80032b8:	b2db      	uxtb	r3, r3
 80032ba:	2b04      	cmp	r3, #4
 80032bc:	d003      	beq.n	80032c6 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	2205      	movs	r2, #5
 80032c2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	2200      	movs	r2, #0
 80032ca:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	687a      	ldr	r2, [r7, #4]
 80032d0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	887a      	ldrh	r2, [r7, #2]
 80032d6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	887a      	ldrh	r2, [r7, #2]
 80032dc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	68ba      	ldr	r2, [r7, #8]
 80032e2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	887a      	ldrh	r2, [r7, #2]
 80032e8:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	887a      	ldrh	r2, [r7, #2]
 80032ee:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	2200      	movs	r2, #0
 80032f4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	2200      	movs	r2, #0
 80032fa:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003306:	2b40      	cmp	r3, #64	@ 0x40
 8003308:	d007      	beq.n	800331a <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	681a      	ldr	r2, [r3, #0]
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003318:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	68db      	ldr	r3, [r3, #12]
 800331e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003322:	d17e      	bne.n	8003422 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d002      	beq.n	8003332 <HAL_SPI_TransmitReceive+0xf6>
 800332c:	8afb      	ldrh	r3, [r7, #22]
 800332e:	2b01      	cmp	r3, #1
 8003330:	d16c      	bne.n	800340c <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003336:	881a      	ldrh	r2, [r3, #0]
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003342:	1c9a      	adds	r2, r3, #2
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800334c:	b29b      	uxth	r3, r3
 800334e:	3b01      	subs	r3, #1
 8003350:	b29a      	uxth	r2, r3
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003356:	e059      	b.n	800340c <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	689b      	ldr	r3, [r3, #8]
 800335e:	f003 0302 	and.w	r3, r3, #2
 8003362:	2b02      	cmp	r3, #2
 8003364:	d11b      	bne.n	800339e <HAL_SPI_TransmitReceive+0x162>
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800336a:	b29b      	uxth	r3, r3
 800336c:	2b00      	cmp	r3, #0
 800336e:	d016      	beq.n	800339e <HAL_SPI_TransmitReceive+0x162>
 8003370:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003372:	2b01      	cmp	r3, #1
 8003374:	d113      	bne.n	800339e <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800337a:	881a      	ldrh	r2, [r3, #0]
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003386:	1c9a      	adds	r2, r3, #2
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003390:	b29b      	uxth	r3, r3
 8003392:	3b01      	subs	r3, #1
 8003394:	b29a      	uxth	r2, r3
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800339a:	2300      	movs	r3, #0
 800339c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	689b      	ldr	r3, [r3, #8]
 80033a4:	f003 0301 	and.w	r3, r3, #1
 80033a8:	2b01      	cmp	r3, #1
 80033aa:	d119      	bne.n	80033e0 <HAL_SPI_TransmitReceive+0x1a4>
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80033b0:	b29b      	uxth	r3, r3
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d014      	beq.n	80033e0 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	68da      	ldr	r2, [r3, #12]
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033c0:	b292      	uxth	r2, r2
 80033c2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033c8:	1c9a      	adds	r2, r3, #2
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80033d2:	b29b      	uxth	r3, r3
 80033d4:	3b01      	subs	r3, #1
 80033d6:	b29a      	uxth	r2, r3
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80033dc:	2301      	movs	r3, #1
 80033de:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80033e0:	f7fd ff40 	bl	8001264 <HAL_GetTick>
 80033e4:	4602      	mov	r2, r0
 80033e6:	6a3b      	ldr	r3, [r7, #32]
 80033e8:	1ad3      	subs	r3, r2, r3
 80033ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80033ec:	429a      	cmp	r2, r3
 80033ee:	d80d      	bhi.n	800340c <HAL_SPI_TransmitReceive+0x1d0>
 80033f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033f6:	d009      	beq.n	800340c <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	2201      	movs	r2, #1
 80033fc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	2200      	movs	r2, #0
 8003404:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003408:	2303      	movs	r3, #3
 800340a:	e0bc      	b.n	8003586 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003410:	b29b      	uxth	r3, r3
 8003412:	2b00      	cmp	r3, #0
 8003414:	d1a0      	bne.n	8003358 <HAL_SPI_TransmitReceive+0x11c>
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800341a:	b29b      	uxth	r3, r3
 800341c:	2b00      	cmp	r3, #0
 800341e:	d19b      	bne.n	8003358 <HAL_SPI_TransmitReceive+0x11c>
 8003420:	e082      	b.n	8003528 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d002      	beq.n	8003430 <HAL_SPI_TransmitReceive+0x1f4>
 800342a:	8afb      	ldrh	r3, [r7, #22]
 800342c:	2b01      	cmp	r3, #1
 800342e:	d171      	bne.n	8003514 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	330c      	adds	r3, #12
 800343a:	7812      	ldrb	r2, [r2, #0]
 800343c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003442:	1c5a      	adds	r2, r3, #1
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800344c:	b29b      	uxth	r3, r3
 800344e:	3b01      	subs	r3, #1
 8003450:	b29a      	uxth	r2, r3
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003456:	e05d      	b.n	8003514 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	689b      	ldr	r3, [r3, #8]
 800345e:	f003 0302 	and.w	r3, r3, #2
 8003462:	2b02      	cmp	r3, #2
 8003464:	d11c      	bne.n	80034a0 <HAL_SPI_TransmitReceive+0x264>
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800346a:	b29b      	uxth	r3, r3
 800346c:	2b00      	cmp	r3, #0
 800346e:	d017      	beq.n	80034a0 <HAL_SPI_TransmitReceive+0x264>
 8003470:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003472:	2b01      	cmp	r3, #1
 8003474:	d114      	bne.n	80034a0 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	330c      	adds	r3, #12
 8003480:	7812      	ldrb	r2, [r2, #0]
 8003482:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003488:	1c5a      	adds	r2, r3, #1
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003492:	b29b      	uxth	r3, r3
 8003494:	3b01      	subs	r3, #1
 8003496:	b29a      	uxth	r2, r3
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800349c:	2300      	movs	r3, #0
 800349e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	689b      	ldr	r3, [r3, #8]
 80034a6:	f003 0301 	and.w	r3, r3, #1
 80034aa:	2b01      	cmp	r3, #1
 80034ac:	d119      	bne.n	80034e2 <HAL_SPI_TransmitReceive+0x2a6>
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80034b2:	b29b      	uxth	r3, r3
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d014      	beq.n	80034e2 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	68da      	ldr	r2, [r3, #12]
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034c2:	b2d2      	uxtb	r2, r2
 80034c4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034ca:	1c5a      	adds	r2, r3, #1
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80034d4:	b29b      	uxth	r3, r3
 80034d6:	3b01      	subs	r3, #1
 80034d8:	b29a      	uxth	r2, r3
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80034de:	2301      	movs	r3, #1
 80034e0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80034e2:	f7fd febf 	bl	8001264 <HAL_GetTick>
 80034e6:	4602      	mov	r2, r0
 80034e8:	6a3b      	ldr	r3, [r7, #32]
 80034ea:	1ad3      	subs	r3, r2, r3
 80034ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80034ee:	429a      	cmp	r2, r3
 80034f0:	d803      	bhi.n	80034fa <HAL_SPI_TransmitReceive+0x2be>
 80034f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034f8:	d102      	bne.n	8003500 <HAL_SPI_TransmitReceive+0x2c4>
 80034fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d109      	bne.n	8003514 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	2201      	movs	r2, #1
 8003504:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	2200      	movs	r2, #0
 800350c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003510:	2303      	movs	r3, #3
 8003512:	e038      	b.n	8003586 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003518:	b29b      	uxth	r3, r3
 800351a:	2b00      	cmp	r3, #0
 800351c:	d19c      	bne.n	8003458 <HAL_SPI_TransmitReceive+0x21c>
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003522:	b29b      	uxth	r3, r3
 8003524:	2b00      	cmp	r3, #0
 8003526:	d197      	bne.n	8003458 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003528:	6a3a      	ldr	r2, [r7, #32]
 800352a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800352c:	68f8      	ldr	r0, [r7, #12]
 800352e:	f000 f91d 	bl	800376c <SPI_EndRxTxTransaction>
 8003532:	4603      	mov	r3, r0
 8003534:	2b00      	cmp	r3, #0
 8003536:	d008      	beq.n	800354a <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	2220      	movs	r2, #32
 800353c:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	2200      	movs	r2, #0
 8003542:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8003546:	2301      	movs	r3, #1
 8003548:	e01d      	b.n	8003586 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	689b      	ldr	r3, [r3, #8]
 800354e:	2b00      	cmp	r3, #0
 8003550:	d10a      	bne.n	8003568 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003552:	2300      	movs	r3, #0
 8003554:	613b      	str	r3, [r7, #16]
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	68db      	ldr	r3, [r3, #12]
 800355c:	613b      	str	r3, [r7, #16]
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	689b      	ldr	r3, [r3, #8]
 8003564:	613b      	str	r3, [r7, #16]
 8003566:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	2201      	movs	r2, #1
 800356c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	2200      	movs	r2, #0
 8003574:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800357c:	2b00      	cmp	r3, #0
 800357e:	d001      	beq.n	8003584 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8003580:	2301      	movs	r3, #1
 8003582:	e000      	b.n	8003586 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8003584:	2300      	movs	r3, #0
  }
}
 8003586:	4618      	mov	r0, r3
 8003588:	3728      	adds	r7, #40	@ 0x28
 800358a:	46bd      	mov	sp, r7
 800358c:	bd80      	pop	{r7, pc}
	...

08003590 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b088      	sub	sp, #32
 8003594:	af00      	add	r7, sp, #0
 8003596:	60f8      	str	r0, [r7, #12]
 8003598:	60b9      	str	r1, [r7, #8]
 800359a:	603b      	str	r3, [r7, #0]
 800359c:	4613      	mov	r3, r2
 800359e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80035a0:	f7fd fe60 	bl	8001264 <HAL_GetTick>
 80035a4:	4602      	mov	r2, r0
 80035a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035a8:	1a9b      	subs	r3, r3, r2
 80035aa:	683a      	ldr	r2, [r7, #0]
 80035ac:	4413      	add	r3, r2
 80035ae:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80035b0:	f7fd fe58 	bl	8001264 <HAL_GetTick>
 80035b4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80035b6:	4b39      	ldr	r3, [pc, #228]	@ (800369c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	015b      	lsls	r3, r3, #5
 80035bc:	0d1b      	lsrs	r3, r3, #20
 80035be:	69fa      	ldr	r2, [r7, #28]
 80035c0:	fb02 f303 	mul.w	r3, r2, r3
 80035c4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80035c6:	e055      	b.n	8003674 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035ce:	d051      	beq.n	8003674 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80035d0:	f7fd fe48 	bl	8001264 <HAL_GetTick>
 80035d4:	4602      	mov	r2, r0
 80035d6:	69bb      	ldr	r3, [r7, #24]
 80035d8:	1ad3      	subs	r3, r2, r3
 80035da:	69fa      	ldr	r2, [r7, #28]
 80035dc:	429a      	cmp	r2, r3
 80035de:	d902      	bls.n	80035e6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80035e0:	69fb      	ldr	r3, [r7, #28]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d13d      	bne.n	8003662 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	685a      	ldr	r2, [r3, #4]
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80035f4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80035fe:	d111      	bne.n	8003624 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	689b      	ldr	r3, [r3, #8]
 8003604:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003608:	d004      	beq.n	8003614 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	689b      	ldr	r3, [r3, #8]
 800360e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003612:	d107      	bne.n	8003624 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	681a      	ldr	r2, [r3, #0]
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003622:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003628:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800362c:	d10f      	bne.n	800364e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	681a      	ldr	r2, [r3, #0]
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800363c:	601a      	str	r2, [r3, #0]
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	681a      	ldr	r2, [r3, #0]
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800364c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	2201      	movs	r2, #1
 8003652:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	2200      	movs	r2, #0
 800365a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800365e:	2303      	movs	r3, #3
 8003660:	e018      	b.n	8003694 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003662:	697b      	ldr	r3, [r7, #20]
 8003664:	2b00      	cmp	r3, #0
 8003666:	d102      	bne.n	800366e <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8003668:	2300      	movs	r3, #0
 800366a:	61fb      	str	r3, [r7, #28]
 800366c:	e002      	b.n	8003674 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800366e:	697b      	ldr	r3, [r7, #20]
 8003670:	3b01      	subs	r3, #1
 8003672:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	689a      	ldr	r2, [r3, #8]
 800367a:	68bb      	ldr	r3, [r7, #8]
 800367c:	4013      	ands	r3, r2
 800367e:	68ba      	ldr	r2, [r7, #8]
 8003680:	429a      	cmp	r2, r3
 8003682:	bf0c      	ite	eq
 8003684:	2301      	moveq	r3, #1
 8003686:	2300      	movne	r3, #0
 8003688:	b2db      	uxtb	r3, r3
 800368a:	461a      	mov	r2, r3
 800368c:	79fb      	ldrb	r3, [r7, #7]
 800368e:	429a      	cmp	r2, r3
 8003690:	d19a      	bne.n	80035c8 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8003692:	2300      	movs	r3, #0
}
 8003694:	4618      	mov	r0, r3
 8003696:	3720      	adds	r7, #32
 8003698:	46bd      	mov	sp, r7
 800369a:	bd80      	pop	{r7, pc}
 800369c:	20000000 	.word	0x20000000

080036a0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b086      	sub	sp, #24
 80036a4:	af02      	add	r7, sp, #8
 80036a6:	60f8      	str	r0, [r7, #12]
 80036a8:	60b9      	str	r1, [r7, #8]
 80036aa:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	685b      	ldr	r3, [r3, #4]
 80036b0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80036b4:	d111      	bne.n	80036da <SPI_EndRxTransaction+0x3a>
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	689b      	ldr	r3, [r3, #8]
 80036ba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80036be:	d004      	beq.n	80036ca <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	689b      	ldr	r3, [r3, #8]
 80036c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036c8:	d107      	bne.n	80036da <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	681a      	ldr	r2, [r3, #0]
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80036d8:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	685b      	ldr	r3, [r3, #4]
 80036de:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80036e2:	d12a      	bne.n	800373a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	689b      	ldr	r3, [r3, #8]
 80036e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036ec:	d012      	beq.n	8003714 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	9300      	str	r3, [sp, #0]
 80036f2:	68bb      	ldr	r3, [r7, #8]
 80036f4:	2200      	movs	r2, #0
 80036f6:	2180      	movs	r1, #128	@ 0x80
 80036f8:	68f8      	ldr	r0, [r7, #12]
 80036fa:	f7ff ff49 	bl	8003590 <SPI_WaitFlagStateUntilTimeout>
 80036fe:	4603      	mov	r3, r0
 8003700:	2b00      	cmp	r3, #0
 8003702:	d02d      	beq.n	8003760 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003708:	f043 0220 	orr.w	r2, r3, #32
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8003710:	2303      	movs	r3, #3
 8003712:	e026      	b.n	8003762 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	9300      	str	r3, [sp, #0]
 8003718:	68bb      	ldr	r3, [r7, #8]
 800371a:	2200      	movs	r2, #0
 800371c:	2101      	movs	r1, #1
 800371e:	68f8      	ldr	r0, [r7, #12]
 8003720:	f7ff ff36 	bl	8003590 <SPI_WaitFlagStateUntilTimeout>
 8003724:	4603      	mov	r3, r0
 8003726:	2b00      	cmp	r3, #0
 8003728:	d01a      	beq.n	8003760 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800372e:	f043 0220 	orr.w	r2, r3, #32
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8003736:	2303      	movs	r3, #3
 8003738:	e013      	b.n	8003762 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	9300      	str	r3, [sp, #0]
 800373e:	68bb      	ldr	r3, [r7, #8]
 8003740:	2200      	movs	r2, #0
 8003742:	2101      	movs	r1, #1
 8003744:	68f8      	ldr	r0, [r7, #12]
 8003746:	f7ff ff23 	bl	8003590 <SPI_WaitFlagStateUntilTimeout>
 800374a:	4603      	mov	r3, r0
 800374c:	2b00      	cmp	r3, #0
 800374e:	d007      	beq.n	8003760 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003754:	f043 0220 	orr.w	r2, r3, #32
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800375c:	2303      	movs	r3, #3
 800375e:	e000      	b.n	8003762 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8003760:	2300      	movs	r3, #0
}
 8003762:	4618      	mov	r0, r3
 8003764:	3710      	adds	r7, #16
 8003766:	46bd      	mov	sp, r7
 8003768:	bd80      	pop	{r7, pc}
	...

0800376c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b088      	sub	sp, #32
 8003770:	af02      	add	r7, sp, #8
 8003772:	60f8      	str	r0, [r7, #12]
 8003774:	60b9      	str	r1, [r7, #8]
 8003776:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	9300      	str	r3, [sp, #0]
 800377c:	68bb      	ldr	r3, [r7, #8]
 800377e:	2201      	movs	r2, #1
 8003780:	2102      	movs	r1, #2
 8003782:	68f8      	ldr	r0, [r7, #12]
 8003784:	f7ff ff04 	bl	8003590 <SPI_WaitFlagStateUntilTimeout>
 8003788:	4603      	mov	r3, r0
 800378a:	2b00      	cmp	r3, #0
 800378c:	d007      	beq.n	800379e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003792:	f043 0220 	orr.w	r2, r3, #32
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800379a:	2303      	movs	r3, #3
 800379c:	e032      	b.n	8003804 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800379e:	4b1b      	ldr	r3, [pc, #108]	@ (800380c <SPI_EndRxTxTransaction+0xa0>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	4a1b      	ldr	r2, [pc, #108]	@ (8003810 <SPI_EndRxTxTransaction+0xa4>)
 80037a4:	fba2 2303 	umull	r2, r3, r2, r3
 80037a8:	0d5b      	lsrs	r3, r3, #21
 80037aa:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80037ae:	fb02 f303 	mul.w	r3, r2, r3
 80037b2:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	685b      	ldr	r3, [r3, #4]
 80037b8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80037bc:	d112      	bne.n	80037e4 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	9300      	str	r3, [sp, #0]
 80037c2:	68bb      	ldr	r3, [r7, #8]
 80037c4:	2200      	movs	r2, #0
 80037c6:	2180      	movs	r1, #128	@ 0x80
 80037c8:	68f8      	ldr	r0, [r7, #12]
 80037ca:	f7ff fee1 	bl	8003590 <SPI_WaitFlagStateUntilTimeout>
 80037ce:	4603      	mov	r3, r0
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d016      	beq.n	8003802 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037d8:	f043 0220 	orr.w	r2, r3, #32
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80037e0:	2303      	movs	r3, #3
 80037e2:	e00f      	b.n	8003804 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80037e4:	697b      	ldr	r3, [r7, #20]
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d00a      	beq.n	8003800 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80037ea:	697b      	ldr	r3, [r7, #20]
 80037ec:	3b01      	subs	r3, #1
 80037ee:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	689b      	ldr	r3, [r3, #8]
 80037f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037fa:	2b80      	cmp	r3, #128	@ 0x80
 80037fc:	d0f2      	beq.n	80037e4 <SPI_EndRxTxTransaction+0x78>
 80037fe:	e000      	b.n	8003802 <SPI_EndRxTxTransaction+0x96>
        break;
 8003800:	bf00      	nop
  }

  return HAL_OK;
 8003802:	2300      	movs	r3, #0
}
 8003804:	4618      	mov	r0, r3
 8003806:	3718      	adds	r7, #24
 8003808:	46bd      	mov	sp, r7
 800380a:	bd80      	pop	{r7, pc}
 800380c:	20000000 	.word	0x20000000
 8003810:	165e9f81 	.word	0x165e9f81

08003814 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b082      	sub	sp, #8
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d101      	bne.n	8003826 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003822:	2301      	movs	r3, #1
 8003824:	e042      	b.n	80038ac <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800382c:	b2db      	uxtb	r3, r3
 800382e:	2b00      	cmp	r3, #0
 8003830:	d106      	bne.n	8003840 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2200      	movs	r2, #0
 8003836:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800383a:	6878      	ldr	r0, [r7, #4]
 800383c:	f7fd fbae 	bl	8000f9c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2224      	movs	r2, #36	@ 0x24
 8003844:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	68da      	ldr	r2, [r3, #12]
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003856:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003858:	6878      	ldr	r0, [r7, #4]
 800385a:	f000 fa09 	bl	8003c70 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	691a      	ldr	r2, [r3, #16]
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800386c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	695a      	ldr	r2, [r3, #20]
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800387c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	68da      	ldr	r2, [r3, #12]
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800388c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	2200      	movs	r2, #0
 8003892:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2220      	movs	r2, #32
 8003898:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2220      	movs	r2, #32
 80038a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2200      	movs	r2, #0
 80038a8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80038aa:	2300      	movs	r3, #0
}
 80038ac:	4618      	mov	r0, r3
 80038ae:	3708      	adds	r7, #8
 80038b0:	46bd      	mov	sp, r7
 80038b2:	bd80      	pop	{r7, pc}

080038b4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b08a      	sub	sp, #40	@ 0x28
 80038b8:	af02      	add	r7, sp, #8
 80038ba:	60f8      	str	r0, [r7, #12]
 80038bc:	60b9      	str	r1, [r7, #8]
 80038be:	603b      	str	r3, [r7, #0]
 80038c0:	4613      	mov	r3, r2
 80038c2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80038c4:	2300      	movs	r3, #0
 80038c6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80038ce:	b2db      	uxtb	r3, r3
 80038d0:	2b20      	cmp	r3, #32
 80038d2:	d175      	bne.n	80039c0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80038d4:	68bb      	ldr	r3, [r7, #8]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d002      	beq.n	80038e0 <HAL_UART_Transmit+0x2c>
 80038da:	88fb      	ldrh	r3, [r7, #6]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d101      	bne.n	80038e4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80038e0:	2301      	movs	r3, #1
 80038e2:	e06e      	b.n	80039c2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	2200      	movs	r2, #0
 80038e8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	2221      	movs	r2, #33	@ 0x21
 80038ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80038f2:	f7fd fcb7 	bl	8001264 <HAL_GetTick>
 80038f6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	88fa      	ldrh	r2, [r7, #6]
 80038fc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	88fa      	ldrh	r2, [r7, #6]
 8003902:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	689b      	ldr	r3, [r3, #8]
 8003908:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800390c:	d108      	bne.n	8003920 <HAL_UART_Transmit+0x6c>
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	691b      	ldr	r3, [r3, #16]
 8003912:	2b00      	cmp	r3, #0
 8003914:	d104      	bne.n	8003920 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003916:	2300      	movs	r3, #0
 8003918:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800391a:	68bb      	ldr	r3, [r7, #8]
 800391c:	61bb      	str	r3, [r7, #24]
 800391e:	e003      	b.n	8003928 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003920:	68bb      	ldr	r3, [r7, #8]
 8003922:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003924:	2300      	movs	r3, #0
 8003926:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003928:	e02e      	b.n	8003988 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	9300      	str	r3, [sp, #0]
 800392e:	697b      	ldr	r3, [r7, #20]
 8003930:	2200      	movs	r2, #0
 8003932:	2180      	movs	r1, #128	@ 0x80
 8003934:	68f8      	ldr	r0, [r7, #12]
 8003936:	f000 f8df 	bl	8003af8 <UART_WaitOnFlagUntilTimeout>
 800393a:	4603      	mov	r3, r0
 800393c:	2b00      	cmp	r3, #0
 800393e:	d005      	beq.n	800394c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	2220      	movs	r2, #32
 8003944:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003948:	2303      	movs	r3, #3
 800394a:	e03a      	b.n	80039c2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800394c:	69fb      	ldr	r3, [r7, #28]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d10b      	bne.n	800396a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003952:	69bb      	ldr	r3, [r7, #24]
 8003954:	881b      	ldrh	r3, [r3, #0]
 8003956:	461a      	mov	r2, r3
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003960:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003962:	69bb      	ldr	r3, [r7, #24]
 8003964:	3302      	adds	r3, #2
 8003966:	61bb      	str	r3, [r7, #24]
 8003968:	e007      	b.n	800397a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800396a:	69fb      	ldr	r3, [r7, #28]
 800396c:	781a      	ldrb	r2, [r3, #0]
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003974:	69fb      	ldr	r3, [r7, #28]
 8003976:	3301      	adds	r3, #1
 8003978:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800397e:	b29b      	uxth	r3, r3
 8003980:	3b01      	subs	r3, #1
 8003982:	b29a      	uxth	r2, r3
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800398c:	b29b      	uxth	r3, r3
 800398e:	2b00      	cmp	r3, #0
 8003990:	d1cb      	bne.n	800392a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	9300      	str	r3, [sp, #0]
 8003996:	697b      	ldr	r3, [r7, #20]
 8003998:	2200      	movs	r2, #0
 800399a:	2140      	movs	r1, #64	@ 0x40
 800399c:	68f8      	ldr	r0, [r7, #12]
 800399e:	f000 f8ab 	bl	8003af8 <UART_WaitOnFlagUntilTimeout>
 80039a2:	4603      	mov	r3, r0
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d005      	beq.n	80039b4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	2220      	movs	r2, #32
 80039ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80039b0:	2303      	movs	r3, #3
 80039b2:	e006      	b.n	80039c2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	2220      	movs	r2, #32
 80039b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80039bc:	2300      	movs	r3, #0
 80039be:	e000      	b.n	80039c2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80039c0:	2302      	movs	r3, #2
  }
}
 80039c2:	4618      	mov	r0, r3
 80039c4:	3720      	adds	r7, #32
 80039c6:	46bd      	mov	sp, r7
 80039c8:	bd80      	pop	{r7, pc}

080039ca <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80039ca:	b580      	push	{r7, lr}
 80039cc:	b08a      	sub	sp, #40	@ 0x28
 80039ce:	af02      	add	r7, sp, #8
 80039d0:	60f8      	str	r0, [r7, #12]
 80039d2:	60b9      	str	r1, [r7, #8]
 80039d4:	603b      	str	r3, [r7, #0]
 80039d6:	4613      	mov	r3, r2
 80039d8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80039da:	2300      	movs	r3, #0
 80039dc:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80039e4:	b2db      	uxtb	r3, r3
 80039e6:	2b20      	cmp	r3, #32
 80039e8:	f040 8081 	bne.w	8003aee <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 80039ec:	68bb      	ldr	r3, [r7, #8]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d002      	beq.n	80039f8 <HAL_UART_Receive+0x2e>
 80039f2:	88fb      	ldrh	r3, [r7, #6]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d101      	bne.n	80039fc <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80039f8:	2301      	movs	r3, #1
 80039fa:	e079      	b.n	8003af0 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	2200      	movs	r2, #0
 8003a00:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	2222      	movs	r2, #34	@ 0x22
 8003a06:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003a10:	f7fd fc28 	bl	8001264 <HAL_GetTick>
 8003a14:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	88fa      	ldrh	r2, [r7, #6]
 8003a1a:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	88fa      	ldrh	r2, [r7, #6]
 8003a20:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	689b      	ldr	r3, [r3, #8]
 8003a26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a2a:	d108      	bne.n	8003a3e <HAL_UART_Receive+0x74>
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	691b      	ldr	r3, [r3, #16]
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d104      	bne.n	8003a3e <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8003a34:	2300      	movs	r3, #0
 8003a36:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003a38:	68bb      	ldr	r3, [r7, #8]
 8003a3a:	61bb      	str	r3, [r7, #24]
 8003a3c:	e003      	b.n	8003a46 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8003a3e:	68bb      	ldr	r3, [r7, #8]
 8003a40:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003a42:	2300      	movs	r3, #0
 8003a44:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8003a46:	e047      	b.n	8003ad8 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	9300      	str	r3, [sp, #0]
 8003a4c:	697b      	ldr	r3, [r7, #20]
 8003a4e:	2200      	movs	r2, #0
 8003a50:	2120      	movs	r1, #32
 8003a52:	68f8      	ldr	r0, [r7, #12]
 8003a54:	f000 f850 	bl	8003af8 <UART_WaitOnFlagUntilTimeout>
 8003a58:	4603      	mov	r3, r0
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d005      	beq.n	8003a6a <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	2220      	movs	r2, #32
 8003a62:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8003a66:	2303      	movs	r3, #3
 8003a68:	e042      	b.n	8003af0 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8003a6a:	69fb      	ldr	r3, [r7, #28]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d10c      	bne.n	8003a8a <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	685b      	ldr	r3, [r3, #4]
 8003a76:	b29b      	uxth	r3, r3
 8003a78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a7c:	b29a      	uxth	r2, r3
 8003a7e:	69bb      	ldr	r3, [r7, #24]
 8003a80:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003a82:	69bb      	ldr	r3, [r7, #24]
 8003a84:	3302      	adds	r3, #2
 8003a86:	61bb      	str	r3, [r7, #24]
 8003a88:	e01f      	b.n	8003aca <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	689b      	ldr	r3, [r3, #8]
 8003a8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a92:	d007      	beq.n	8003aa4 <HAL_UART_Receive+0xda>
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	689b      	ldr	r3, [r3, #8]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d10a      	bne.n	8003ab2 <HAL_UART_Receive+0xe8>
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	691b      	ldr	r3, [r3, #16]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d106      	bne.n	8003ab2 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	b2da      	uxtb	r2, r3
 8003aac:	69fb      	ldr	r3, [r7, #28]
 8003aae:	701a      	strb	r2, [r3, #0]
 8003ab0:	e008      	b.n	8003ac4 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	685b      	ldr	r3, [r3, #4]
 8003ab8:	b2db      	uxtb	r3, r3
 8003aba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003abe:	b2da      	uxtb	r2, r3
 8003ac0:	69fb      	ldr	r3, [r7, #28]
 8003ac2:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8003ac4:	69fb      	ldr	r3, [r7, #28]
 8003ac6:	3301      	adds	r3, #1
 8003ac8:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003ace:	b29b      	uxth	r3, r3
 8003ad0:	3b01      	subs	r3, #1
 8003ad2:	b29a      	uxth	r2, r3
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003adc:	b29b      	uxth	r3, r3
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d1b2      	bne.n	8003a48 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	2220      	movs	r2, #32
 8003ae6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8003aea:	2300      	movs	r3, #0
 8003aec:	e000      	b.n	8003af0 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8003aee:	2302      	movs	r3, #2
  }
}
 8003af0:	4618      	mov	r0, r3
 8003af2:	3720      	adds	r7, #32
 8003af4:	46bd      	mov	sp, r7
 8003af6:	bd80      	pop	{r7, pc}

08003af8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b086      	sub	sp, #24
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	60f8      	str	r0, [r7, #12]
 8003b00:	60b9      	str	r1, [r7, #8]
 8003b02:	603b      	str	r3, [r7, #0]
 8003b04:	4613      	mov	r3, r2
 8003b06:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b08:	e03b      	b.n	8003b82 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b0a:	6a3b      	ldr	r3, [r7, #32]
 8003b0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b10:	d037      	beq.n	8003b82 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b12:	f7fd fba7 	bl	8001264 <HAL_GetTick>
 8003b16:	4602      	mov	r2, r0
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	1ad3      	subs	r3, r2, r3
 8003b1c:	6a3a      	ldr	r2, [r7, #32]
 8003b1e:	429a      	cmp	r2, r3
 8003b20:	d302      	bcc.n	8003b28 <UART_WaitOnFlagUntilTimeout+0x30>
 8003b22:	6a3b      	ldr	r3, [r7, #32]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d101      	bne.n	8003b2c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003b28:	2303      	movs	r3, #3
 8003b2a:	e03a      	b.n	8003ba2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	68db      	ldr	r3, [r3, #12]
 8003b32:	f003 0304 	and.w	r3, r3, #4
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d023      	beq.n	8003b82 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003b3a:	68bb      	ldr	r3, [r7, #8]
 8003b3c:	2b80      	cmp	r3, #128	@ 0x80
 8003b3e:	d020      	beq.n	8003b82 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003b40:	68bb      	ldr	r3, [r7, #8]
 8003b42:	2b40      	cmp	r3, #64	@ 0x40
 8003b44:	d01d      	beq.n	8003b82 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f003 0308 	and.w	r3, r3, #8
 8003b50:	2b08      	cmp	r3, #8
 8003b52:	d116      	bne.n	8003b82 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003b54:	2300      	movs	r3, #0
 8003b56:	617b      	str	r3, [r7, #20]
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	617b      	str	r3, [r7, #20]
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	685b      	ldr	r3, [r3, #4]
 8003b66:	617b      	str	r3, [r7, #20]
 8003b68:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003b6a:	68f8      	ldr	r0, [r7, #12]
 8003b6c:	f000 f81d 	bl	8003baa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	2208      	movs	r2, #8
 8003b74:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	2200      	movs	r2, #0
 8003b7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	e00f      	b.n	8003ba2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	681a      	ldr	r2, [r3, #0]
 8003b88:	68bb      	ldr	r3, [r7, #8]
 8003b8a:	4013      	ands	r3, r2
 8003b8c:	68ba      	ldr	r2, [r7, #8]
 8003b8e:	429a      	cmp	r2, r3
 8003b90:	bf0c      	ite	eq
 8003b92:	2301      	moveq	r3, #1
 8003b94:	2300      	movne	r3, #0
 8003b96:	b2db      	uxtb	r3, r3
 8003b98:	461a      	mov	r2, r3
 8003b9a:	79fb      	ldrb	r3, [r7, #7]
 8003b9c:	429a      	cmp	r2, r3
 8003b9e:	d0b4      	beq.n	8003b0a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003ba0:	2300      	movs	r3, #0
}
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	3718      	adds	r7, #24
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	bd80      	pop	{r7, pc}

08003baa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003baa:	b480      	push	{r7}
 8003bac:	b095      	sub	sp, #84	@ 0x54
 8003bae:	af00      	add	r7, sp, #0
 8003bb0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	330c      	adds	r3, #12
 8003bb8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003bbc:	e853 3f00 	ldrex	r3, [r3]
 8003bc0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003bc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bc4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003bc8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	330c      	adds	r3, #12
 8003bd0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003bd2:	643a      	str	r2, [r7, #64]	@ 0x40
 8003bd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bd6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003bd8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003bda:	e841 2300 	strex	r3, r2, [r1]
 8003bde:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003be0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d1e5      	bne.n	8003bb2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	3314      	adds	r3, #20
 8003bec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bee:	6a3b      	ldr	r3, [r7, #32]
 8003bf0:	e853 3f00 	ldrex	r3, [r3]
 8003bf4:	61fb      	str	r3, [r7, #28]
   return(result);
 8003bf6:	69fb      	ldr	r3, [r7, #28]
 8003bf8:	f023 0301 	bic.w	r3, r3, #1
 8003bfc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	3314      	adds	r3, #20
 8003c04:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003c06:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003c08:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c0a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003c0c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003c0e:	e841 2300 	strex	r3, r2, [r1]
 8003c12:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003c14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d1e5      	bne.n	8003be6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c1e:	2b01      	cmp	r3, #1
 8003c20:	d119      	bne.n	8003c56 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	330c      	adds	r3, #12
 8003c28:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	e853 3f00 	ldrex	r3, [r3]
 8003c30:	60bb      	str	r3, [r7, #8]
   return(result);
 8003c32:	68bb      	ldr	r3, [r7, #8]
 8003c34:	f023 0310 	bic.w	r3, r3, #16
 8003c38:	647b      	str	r3, [r7, #68]	@ 0x44
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	330c      	adds	r3, #12
 8003c40:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003c42:	61ba      	str	r2, [r7, #24]
 8003c44:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c46:	6979      	ldr	r1, [r7, #20]
 8003c48:	69ba      	ldr	r2, [r7, #24]
 8003c4a:	e841 2300 	strex	r3, r2, [r1]
 8003c4e:	613b      	str	r3, [r7, #16]
   return(result);
 8003c50:	693b      	ldr	r3, [r7, #16]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d1e5      	bne.n	8003c22 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	2220      	movs	r2, #32
 8003c5a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2200      	movs	r2, #0
 8003c62:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003c64:	bf00      	nop
 8003c66:	3754      	adds	r7, #84	@ 0x54
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6e:	4770      	bx	lr

08003c70 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003c70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c74:	b0c0      	sub	sp, #256	@ 0x100
 8003c76:	af00      	add	r7, sp, #0
 8003c78:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003c7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	691b      	ldr	r3, [r3, #16]
 8003c84:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003c88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c8c:	68d9      	ldr	r1, [r3, #12]
 8003c8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c92:	681a      	ldr	r2, [r3, #0]
 8003c94:	ea40 0301 	orr.w	r3, r0, r1
 8003c98:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003c9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c9e:	689a      	ldr	r2, [r3, #8]
 8003ca0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ca4:	691b      	ldr	r3, [r3, #16]
 8003ca6:	431a      	orrs	r2, r3
 8003ca8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cac:	695b      	ldr	r3, [r3, #20]
 8003cae:	431a      	orrs	r2, r3
 8003cb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cb4:	69db      	ldr	r3, [r3, #28]
 8003cb6:	4313      	orrs	r3, r2
 8003cb8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003cbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	68db      	ldr	r3, [r3, #12]
 8003cc4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003cc8:	f021 010c 	bic.w	r1, r1, #12
 8003ccc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cd0:	681a      	ldr	r2, [r3, #0]
 8003cd2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003cd6:	430b      	orrs	r3, r1
 8003cd8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003cda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	695b      	ldr	r3, [r3, #20]
 8003ce2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003ce6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cea:	6999      	ldr	r1, [r3, #24]
 8003cec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cf0:	681a      	ldr	r2, [r3, #0]
 8003cf2:	ea40 0301 	orr.w	r3, r0, r1
 8003cf6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003cf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cfc:	681a      	ldr	r2, [r3, #0]
 8003cfe:	4b8f      	ldr	r3, [pc, #572]	@ (8003f3c <UART_SetConfig+0x2cc>)
 8003d00:	429a      	cmp	r2, r3
 8003d02:	d005      	beq.n	8003d10 <UART_SetConfig+0xa0>
 8003d04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d08:	681a      	ldr	r2, [r3, #0]
 8003d0a:	4b8d      	ldr	r3, [pc, #564]	@ (8003f40 <UART_SetConfig+0x2d0>)
 8003d0c:	429a      	cmp	r2, r3
 8003d0e:	d104      	bne.n	8003d1a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003d10:	f7fe facc 	bl	80022ac <HAL_RCC_GetPCLK2Freq>
 8003d14:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003d18:	e003      	b.n	8003d22 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003d1a:	f7fe fab3 	bl	8002284 <HAL_RCC_GetPCLK1Freq>
 8003d1e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003d22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d26:	69db      	ldr	r3, [r3, #28]
 8003d28:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003d2c:	f040 810c 	bne.w	8003f48 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003d30:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003d34:	2200      	movs	r2, #0
 8003d36:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003d3a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003d3e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003d42:	4622      	mov	r2, r4
 8003d44:	462b      	mov	r3, r5
 8003d46:	1891      	adds	r1, r2, r2
 8003d48:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003d4a:	415b      	adcs	r3, r3
 8003d4c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003d4e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003d52:	4621      	mov	r1, r4
 8003d54:	eb12 0801 	adds.w	r8, r2, r1
 8003d58:	4629      	mov	r1, r5
 8003d5a:	eb43 0901 	adc.w	r9, r3, r1
 8003d5e:	f04f 0200 	mov.w	r2, #0
 8003d62:	f04f 0300 	mov.w	r3, #0
 8003d66:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003d6a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003d6e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003d72:	4690      	mov	r8, r2
 8003d74:	4699      	mov	r9, r3
 8003d76:	4623      	mov	r3, r4
 8003d78:	eb18 0303 	adds.w	r3, r8, r3
 8003d7c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003d80:	462b      	mov	r3, r5
 8003d82:	eb49 0303 	adc.w	r3, r9, r3
 8003d86:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003d8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d8e:	685b      	ldr	r3, [r3, #4]
 8003d90:	2200      	movs	r2, #0
 8003d92:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003d96:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003d9a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003d9e:	460b      	mov	r3, r1
 8003da0:	18db      	adds	r3, r3, r3
 8003da2:	653b      	str	r3, [r7, #80]	@ 0x50
 8003da4:	4613      	mov	r3, r2
 8003da6:	eb42 0303 	adc.w	r3, r2, r3
 8003daa:	657b      	str	r3, [r7, #84]	@ 0x54
 8003dac:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003db0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003db4:	f7fc fa84 	bl	80002c0 <__aeabi_uldivmod>
 8003db8:	4602      	mov	r2, r0
 8003dba:	460b      	mov	r3, r1
 8003dbc:	4b61      	ldr	r3, [pc, #388]	@ (8003f44 <UART_SetConfig+0x2d4>)
 8003dbe:	fba3 2302 	umull	r2, r3, r3, r2
 8003dc2:	095b      	lsrs	r3, r3, #5
 8003dc4:	011c      	lsls	r4, r3, #4
 8003dc6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003dca:	2200      	movs	r2, #0
 8003dcc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003dd0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003dd4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003dd8:	4642      	mov	r2, r8
 8003dda:	464b      	mov	r3, r9
 8003ddc:	1891      	adds	r1, r2, r2
 8003dde:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003de0:	415b      	adcs	r3, r3
 8003de2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003de4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003de8:	4641      	mov	r1, r8
 8003dea:	eb12 0a01 	adds.w	sl, r2, r1
 8003dee:	4649      	mov	r1, r9
 8003df0:	eb43 0b01 	adc.w	fp, r3, r1
 8003df4:	f04f 0200 	mov.w	r2, #0
 8003df8:	f04f 0300 	mov.w	r3, #0
 8003dfc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003e00:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003e04:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003e08:	4692      	mov	sl, r2
 8003e0a:	469b      	mov	fp, r3
 8003e0c:	4643      	mov	r3, r8
 8003e0e:	eb1a 0303 	adds.w	r3, sl, r3
 8003e12:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003e16:	464b      	mov	r3, r9
 8003e18:	eb4b 0303 	adc.w	r3, fp, r3
 8003e1c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003e20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e24:	685b      	ldr	r3, [r3, #4]
 8003e26:	2200      	movs	r2, #0
 8003e28:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003e2c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003e30:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003e34:	460b      	mov	r3, r1
 8003e36:	18db      	adds	r3, r3, r3
 8003e38:	643b      	str	r3, [r7, #64]	@ 0x40
 8003e3a:	4613      	mov	r3, r2
 8003e3c:	eb42 0303 	adc.w	r3, r2, r3
 8003e40:	647b      	str	r3, [r7, #68]	@ 0x44
 8003e42:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003e46:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003e4a:	f7fc fa39 	bl	80002c0 <__aeabi_uldivmod>
 8003e4e:	4602      	mov	r2, r0
 8003e50:	460b      	mov	r3, r1
 8003e52:	4611      	mov	r1, r2
 8003e54:	4b3b      	ldr	r3, [pc, #236]	@ (8003f44 <UART_SetConfig+0x2d4>)
 8003e56:	fba3 2301 	umull	r2, r3, r3, r1
 8003e5a:	095b      	lsrs	r3, r3, #5
 8003e5c:	2264      	movs	r2, #100	@ 0x64
 8003e5e:	fb02 f303 	mul.w	r3, r2, r3
 8003e62:	1acb      	subs	r3, r1, r3
 8003e64:	00db      	lsls	r3, r3, #3
 8003e66:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003e6a:	4b36      	ldr	r3, [pc, #216]	@ (8003f44 <UART_SetConfig+0x2d4>)
 8003e6c:	fba3 2302 	umull	r2, r3, r3, r2
 8003e70:	095b      	lsrs	r3, r3, #5
 8003e72:	005b      	lsls	r3, r3, #1
 8003e74:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003e78:	441c      	add	r4, r3
 8003e7a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003e7e:	2200      	movs	r2, #0
 8003e80:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003e84:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003e88:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003e8c:	4642      	mov	r2, r8
 8003e8e:	464b      	mov	r3, r9
 8003e90:	1891      	adds	r1, r2, r2
 8003e92:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003e94:	415b      	adcs	r3, r3
 8003e96:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003e98:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003e9c:	4641      	mov	r1, r8
 8003e9e:	1851      	adds	r1, r2, r1
 8003ea0:	6339      	str	r1, [r7, #48]	@ 0x30
 8003ea2:	4649      	mov	r1, r9
 8003ea4:	414b      	adcs	r3, r1
 8003ea6:	637b      	str	r3, [r7, #52]	@ 0x34
 8003ea8:	f04f 0200 	mov.w	r2, #0
 8003eac:	f04f 0300 	mov.w	r3, #0
 8003eb0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003eb4:	4659      	mov	r1, fp
 8003eb6:	00cb      	lsls	r3, r1, #3
 8003eb8:	4651      	mov	r1, sl
 8003eba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003ebe:	4651      	mov	r1, sl
 8003ec0:	00ca      	lsls	r2, r1, #3
 8003ec2:	4610      	mov	r0, r2
 8003ec4:	4619      	mov	r1, r3
 8003ec6:	4603      	mov	r3, r0
 8003ec8:	4642      	mov	r2, r8
 8003eca:	189b      	adds	r3, r3, r2
 8003ecc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003ed0:	464b      	mov	r3, r9
 8003ed2:	460a      	mov	r2, r1
 8003ed4:	eb42 0303 	adc.w	r3, r2, r3
 8003ed8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003edc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ee0:	685b      	ldr	r3, [r3, #4]
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003ee8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003eec:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003ef0:	460b      	mov	r3, r1
 8003ef2:	18db      	adds	r3, r3, r3
 8003ef4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003ef6:	4613      	mov	r3, r2
 8003ef8:	eb42 0303 	adc.w	r3, r2, r3
 8003efc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003efe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003f02:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003f06:	f7fc f9db 	bl	80002c0 <__aeabi_uldivmod>
 8003f0a:	4602      	mov	r2, r0
 8003f0c:	460b      	mov	r3, r1
 8003f0e:	4b0d      	ldr	r3, [pc, #52]	@ (8003f44 <UART_SetConfig+0x2d4>)
 8003f10:	fba3 1302 	umull	r1, r3, r3, r2
 8003f14:	095b      	lsrs	r3, r3, #5
 8003f16:	2164      	movs	r1, #100	@ 0x64
 8003f18:	fb01 f303 	mul.w	r3, r1, r3
 8003f1c:	1ad3      	subs	r3, r2, r3
 8003f1e:	00db      	lsls	r3, r3, #3
 8003f20:	3332      	adds	r3, #50	@ 0x32
 8003f22:	4a08      	ldr	r2, [pc, #32]	@ (8003f44 <UART_SetConfig+0x2d4>)
 8003f24:	fba2 2303 	umull	r2, r3, r2, r3
 8003f28:	095b      	lsrs	r3, r3, #5
 8003f2a:	f003 0207 	and.w	r2, r3, #7
 8003f2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	4422      	add	r2, r4
 8003f36:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003f38:	e106      	b.n	8004148 <UART_SetConfig+0x4d8>
 8003f3a:	bf00      	nop
 8003f3c:	40011000 	.word	0x40011000
 8003f40:	40011400 	.word	0x40011400
 8003f44:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003f48:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003f52:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003f56:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003f5a:	4642      	mov	r2, r8
 8003f5c:	464b      	mov	r3, r9
 8003f5e:	1891      	adds	r1, r2, r2
 8003f60:	6239      	str	r1, [r7, #32]
 8003f62:	415b      	adcs	r3, r3
 8003f64:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f66:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003f6a:	4641      	mov	r1, r8
 8003f6c:	1854      	adds	r4, r2, r1
 8003f6e:	4649      	mov	r1, r9
 8003f70:	eb43 0501 	adc.w	r5, r3, r1
 8003f74:	f04f 0200 	mov.w	r2, #0
 8003f78:	f04f 0300 	mov.w	r3, #0
 8003f7c:	00eb      	lsls	r3, r5, #3
 8003f7e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003f82:	00e2      	lsls	r2, r4, #3
 8003f84:	4614      	mov	r4, r2
 8003f86:	461d      	mov	r5, r3
 8003f88:	4643      	mov	r3, r8
 8003f8a:	18e3      	adds	r3, r4, r3
 8003f8c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003f90:	464b      	mov	r3, r9
 8003f92:	eb45 0303 	adc.w	r3, r5, r3
 8003f96:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003f9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f9e:	685b      	ldr	r3, [r3, #4]
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003fa6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003faa:	f04f 0200 	mov.w	r2, #0
 8003fae:	f04f 0300 	mov.w	r3, #0
 8003fb2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003fb6:	4629      	mov	r1, r5
 8003fb8:	008b      	lsls	r3, r1, #2
 8003fba:	4621      	mov	r1, r4
 8003fbc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003fc0:	4621      	mov	r1, r4
 8003fc2:	008a      	lsls	r2, r1, #2
 8003fc4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003fc8:	f7fc f97a 	bl	80002c0 <__aeabi_uldivmod>
 8003fcc:	4602      	mov	r2, r0
 8003fce:	460b      	mov	r3, r1
 8003fd0:	4b60      	ldr	r3, [pc, #384]	@ (8004154 <UART_SetConfig+0x4e4>)
 8003fd2:	fba3 2302 	umull	r2, r3, r3, r2
 8003fd6:	095b      	lsrs	r3, r3, #5
 8003fd8:	011c      	lsls	r4, r3, #4
 8003fda:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003fde:	2200      	movs	r2, #0
 8003fe0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003fe4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003fe8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003fec:	4642      	mov	r2, r8
 8003fee:	464b      	mov	r3, r9
 8003ff0:	1891      	adds	r1, r2, r2
 8003ff2:	61b9      	str	r1, [r7, #24]
 8003ff4:	415b      	adcs	r3, r3
 8003ff6:	61fb      	str	r3, [r7, #28]
 8003ff8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003ffc:	4641      	mov	r1, r8
 8003ffe:	1851      	adds	r1, r2, r1
 8004000:	6139      	str	r1, [r7, #16]
 8004002:	4649      	mov	r1, r9
 8004004:	414b      	adcs	r3, r1
 8004006:	617b      	str	r3, [r7, #20]
 8004008:	f04f 0200 	mov.w	r2, #0
 800400c:	f04f 0300 	mov.w	r3, #0
 8004010:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004014:	4659      	mov	r1, fp
 8004016:	00cb      	lsls	r3, r1, #3
 8004018:	4651      	mov	r1, sl
 800401a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800401e:	4651      	mov	r1, sl
 8004020:	00ca      	lsls	r2, r1, #3
 8004022:	4610      	mov	r0, r2
 8004024:	4619      	mov	r1, r3
 8004026:	4603      	mov	r3, r0
 8004028:	4642      	mov	r2, r8
 800402a:	189b      	adds	r3, r3, r2
 800402c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004030:	464b      	mov	r3, r9
 8004032:	460a      	mov	r2, r1
 8004034:	eb42 0303 	adc.w	r3, r2, r3
 8004038:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800403c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004040:	685b      	ldr	r3, [r3, #4]
 8004042:	2200      	movs	r2, #0
 8004044:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004046:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004048:	f04f 0200 	mov.w	r2, #0
 800404c:	f04f 0300 	mov.w	r3, #0
 8004050:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004054:	4649      	mov	r1, r9
 8004056:	008b      	lsls	r3, r1, #2
 8004058:	4641      	mov	r1, r8
 800405a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800405e:	4641      	mov	r1, r8
 8004060:	008a      	lsls	r2, r1, #2
 8004062:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004066:	f7fc f92b 	bl	80002c0 <__aeabi_uldivmod>
 800406a:	4602      	mov	r2, r0
 800406c:	460b      	mov	r3, r1
 800406e:	4611      	mov	r1, r2
 8004070:	4b38      	ldr	r3, [pc, #224]	@ (8004154 <UART_SetConfig+0x4e4>)
 8004072:	fba3 2301 	umull	r2, r3, r3, r1
 8004076:	095b      	lsrs	r3, r3, #5
 8004078:	2264      	movs	r2, #100	@ 0x64
 800407a:	fb02 f303 	mul.w	r3, r2, r3
 800407e:	1acb      	subs	r3, r1, r3
 8004080:	011b      	lsls	r3, r3, #4
 8004082:	3332      	adds	r3, #50	@ 0x32
 8004084:	4a33      	ldr	r2, [pc, #204]	@ (8004154 <UART_SetConfig+0x4e4>)
 8004086:	fba2 2303 	umull	r2, r3, r2, r3
 800408a:	095b      	lsrs	r3, r3, #5
 800408c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004090:	441c      	add	r4, r3
 8004092:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004096:	2200      	movs	r2, #0
 8004098:	673b      	str	r3, [r7, #112]	@ 0x70
 800409a:	677a      	str	r2, [r7, #116]	@ 0x74
 800409c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80040a0:	4642      	mov	r2, r8
 80040a2:	464b      	mov	r3, r9
 80040a4:	1891      	adds	r1, r2, r2
 80040a6:	60b9      	str	r1, [r7, #8]
 80040a8:	415b      	adcs	r3, r3
 80040aa:	60fb      	str	r3, [r7, #12]
 80040ac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80040b0:	4641      	mov	r1, r8
 80040b2:	1851      	adds	r1, r2, r1
 80040b4:	6039      	str	r1, [r7, #0]
 80040b6:	4649      	mov	r1, r9
 80040b8:	414b      	adcs	r3, r1
 80040ba:	607b      	str	r3, [r7, #4]
 80040bc:	f04f 0200 	mov.w	r2, #0
 80040c0:	f04f 0300 	mov.w	r3, #0
 80040c4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80040c8:	4659      	mov	r1, fp
 80040ca:	00cb      	lsls	r3, r1, #3
 80040cc:	4651      	mov	r1, sl
 80040ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80040d2:	4651      	mov	r1, sl
 80040d4:	00ca      	lsls	r2, r1, #3
 80040d6:	4610      	mov	r0, r2
 80040d8:	4619      	mov	r1, r3
 80040da:	4603      	mov	r3, r0
 80040dc:	4642      	mov	r2, r8
 80040de:	189b      	adds	r3, r3, r2
 80040e0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80040e2:	464b      	mov	r3, r9
 80040e4:	460a      	mov	r2, r1
 80040e6:	eb42 0303 	adc.w	r3, r2, r3
 80040ea:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80040ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040f0:	685b      	ldr	r3, [r3, #4]
 80040f2:	2200      	movs	r2, #0
 80040f4:	663b      	str	r3, [r7, #96]	@ 0x60
 80040f6:	667a      	str	r2, [r7, #100]	@ 0x64
 80040f8:	f04f 0200 	mov.w	r2, #0
 80040fc:	f04f 0300 	mov.w	r3, #0
 8004100:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004104:	4649      	mov	r1, r9
 8004106:	008b      	lsls	r3, r1, #2
 8004108:	4641      	mov	r1, r8
 800410a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800410e:	4641      	mov	r1, r8
 8004110:	008a      	lsls	r2, r1, #2
 8004112:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004116:	f7fc f8d3 	bl	80002c0 <__aeabi_uldivmod>
 800411a:	4602      	mov	r2, r0
 800411c:	460b      	mov	r3, r1
 800411e:	4b0d      	ldr	r3, [pc, #52]	@ (8004154 <UART_SetConfig+0x4e4>)
 8004120:	fba3 1302 	umull	r1, r3, r3, r2
 8004124:	095b      	lsrs	r3, r3, #5
 8004126:	2164      	movs	r1, #100	@ 0x64
 8004128:	fb01 f303 	mul.w	r3, r1, r3
 800412c:	1ad3      	subs	r3, r2, r3
 800412e:	011b      	lsls	r3, r3, #4
 8004130:	3332      	adds	r3, #50	@ 0x32
 8004132:	4a08      	ldr	r2, [pc, #32]	@ (8004154 <UART_SetConfig+0x4e4>)
 8004134:	fba2 2303 	umull	r2, r3, r2, r3
 8004138:	095b      	lsrs	r3, r3, #5
 800413a:	f003 020f 	and.w	r2, r3, #15
 800413e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4422      	add	r2, r4
 8004146:	609a      	str	r2, [r3, #8]
}
 8004148:	bf00      	nop
 800414a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800414e:	46bd      	mov	sp, r7
 8004150:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004154:	51eb851f 	.word	0x51eb851f

08004158 <siprintf>:
 8004158:	b40e      	push	{r1, r2, r3}
 800415a:	b510      	push	{r4, lr}
 800415c:	b09d      	sub	sp, #116	@ 0x74
 800415e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8004160:	9002      	str	r0, [sp, #8]
 8004162:	9006      	str	r0, [sp, #24]
 8004164:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004168:	480a      	ldr	r0, [pc, #40]	@ (8004194 <siprintf+0x3c>)
 800416a:	9107      	str	r1, [sp, #28]
 800416c:	9104      	str	r1, [sp, #16]
 800416e:	490a      	ldr	r1, [pc, #40]	@ (8004198 <siprintf+0x40>)
 8004170:	f853 2b04 	ldr.w	r2, [r3], #4
 8004174:	9105      	str	r1, [sp, #20]
 8004176:	2400      	movs	r4, #0
 8004178:	a902      	add	r1, sp, #8
 800417a:	6800      	ldr	r0, [r0, #0]
 800417c:	9301      	str	r3, [sp, #4]
 800417e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8004180:	f000 f994 	bl	80044ac <_svfiprintf_r>
 8004184:	9b02      	ldr	r3, [sp, #8]
 8004186:	701c      	strb	r4, [r3, #0]
 8004188:	b01d      	add	sp, #116	@ 0x74
 800418a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800418e:	b003      	add	sp, #12
 8004190:	4770      	bx	lr
 8004192:	bf00      	nop
 8004194:	2000000c 	.word	0x2000000c
 8004198:	ffff0208 	.word	0xffff0208

0800419c <memset>:
 800419c:	4402      	add	r2, r0
 800419e:	4603      	mov	r3, r0
 80041a0:	4293      	cmp	r3, r2
 80041a2:	d100      	bne.n	80041a6 <memset+0xa>
 80041a4:	4770      	bx	lr
 80041a6:	f803 1b01 	strb.w	r1, [r3], #1
 80041aa:	e7f9      	b.n	80041a0 <memset+0x4>

080041ac <__errno>:
 80041ac:	4b01      	ldr	r3, [pc, #4]	@ (80041b4 <__errno+0x8>)
 80041ae:	6818      	ldr	r0, [r3, #0]
 80041b0:	4770      	bx	lr
 80041b2:	bf00      	nop
 80041b4:	2000000c 	.word	0x2000000c

080041b8 <__libc_init_array>:
 80041b8:	b570      	push	{r4, r5, r6, lr}
 80041ba:	4d0d      	ldr	r5, [pc, #52]	@ (80041f0 <__libc_init_array+0x38>)
 80041bc:	4c0d      	ldr	r4, [pc, #52]	@ (80041f4 <__libc_init_array+0x3c>)
 80041be:	1b64      	subs	r4, r4, r5
 80041c0:	10a4      	asrs	r4, r4, #2
 80041c2:	2600      	movs	r6, #0
 80041c4:	42a6      	cmp	r6, r4
 80041c6:	d109      	bne.n	80041dc <__libc_init_array+0x24>
 80041c8:	4d0b      	ldr	r5, [pc, #44]	@ (80041f8 <__libc_init_array+0x40>)
 80041ca:	4c0c      	ldr	r4, [pc, #48]	@ (80041fc <__libc_init_array+0x44>)
 80041cc:	f000 fc64 	bl	8004a98 <_init>
 80041d0:	1b64      	subs	r4, r4, r5
 80041d2:	10a4      	asrs	r4, r4, #2
 80041d4:	2600      	movs	r6, #0
 80041d6:	42a6      	cmp	r6, r4
 80041d8:	d105      	bne.n	80041e6 <__libc_init_array+0x2e>
 80041da:	bd70      	pop	{r4, r5, r6, pc}
 80041dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80041e0:	4798      	blx	r3
 80041e2:	3601      	adds	r6, #1
 80041e4:	e7ee      	b.n	80041c4 <__libc_init_array+0xc>
 80041e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80041ea:	4798      	blx	r3
 80041ec:	3601      	adds	r6, #1
 80041ee:	e7f2      	b.n	80041d6 <__libc_init_array+0x1e>
 80041f0:	08004c08 	.word	0x08004c08
 80041f4:	08004c08 	.word	0x08004c08
 80041f8:	08004c08 	.word	0x08004c08
 80041fc:	08004c0c 	.word	0x08004c0c

08004200 <__retarget_lock_acquire_recursive>:
 8004200:	4770      	bx	lr

08004202 <__retarget_lock_release_recursive>:
 8004202:	4770      	bx	lr

08004204 <_free_r>:
 8004204:	b538      	push	{r3, r4, r5, lr}
 8004206:	4605      	mov	r5, r0
 8004208:	2900      	cmp	r1, #0
 800420a:	d041      	beq.n	8004290 <_free_r+0x8c>
 800420c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004210:	1f0c      	subs	r4, r1, #4
 8004212:	2b00      	cmp	r3, #0
 8004214:	bfb8      	it	lt
 8004216:	18e4      	addlt	r4, r4, r3
 8004218:	f000 f8e0 	bl	80043dc <__malloc_lock>
 800421c:	4a1d      	ldr	r2, [pc, #116]	@ (8004294 <_free_r+0x90>)
 800421e:	6813      	ldr	r3, [r2, #0]
 8004220:	b933      	cbnz	r3, 8004230 <_free_r+0x2c>
 8004222:	6063      	str	r3, [r4, #4]
 8004224:	6014      	str	r4, [r2, #0]
 8004226:	4628      	mov	r0, r5
 8004228:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800422c:	f000 b8dc 	b.w	80043e8 <__malloc_unlock>
 8004230:	42a3      	cmp	r3, r4
 8004232:	d908      	bls.n	8004246 <_free_r+0x42>
 8004234:	6820      	ldr	r0, [r4, #0]
 8004236:	1821      	adds	r1, r4, r0
 8004238:	428b      	cmp	r3, r1
 800423a:	bf01      	itttt	eq
 800423c:	6819      	ldreq	r1, [r3, #0]
 800423e:	685b      	ldreq	r3, [r3, #4]
 8004240:	1809      	addeq	r1, r1, r0
 8004242:	6021      	streq	r1, [r4, #0]
 8004244:	e7ed      	b.n	8004222 <_free_r+0x1e>
 8004246:	461a      	mov	r2, r3
 8004248:	685b      	ldr	r3, [r3, #4]
 800424a:	b10b      	cbz	r3, 8004250 <_free_r+0x4c>
 800424c:	42a3      	cmp	r3, r4
 800424e:	d9fa      	bls.n	8004246 <_free_r+0x42>
 8004250:	6811      	ldr	r1, [r2, #0]
 8004252:	1850      	adds	r0, r2, r1
 8004254:	42a0      	cmp	r0, r4
 8004256:	d10b      	bne.n	8004270 <_free_r+0x6c>
 8004258:	6820      	ldr	r0, [r4, #0]
 800425a:	4401      	add	r1, r0
 800425c:	1850      	adds	r0, r2, r1
 800425e:	4283      	cmp	r3, r0
 8004260:	6011      	str	r1, [r2, #0]
 8004262:	d1e0      	bne.n	8004226 <_free_r+0x22>
 8004264:	6818      	ldr	r0, [r3, #0]
 8004266:	685b      	ldr	r3, [r3, #4]
 8004268:	6053      	str	r3, [r2, #4]
 800426a:	4408      	add	r0, r1
 800426c:	6010      	str	r0, [r2, #0]
 800426e:	e7da      	b.n	8004226 <_free_r+0x22>
 8004270:	d902      	bls.n	8004278 <_free_r+0x74>
 8004272:	230c      	movs	r3, #12
 8004274:	602b      	str	r3, [r5, #0]
 8004276:	e7d6      	b.n	8004226 <_free_r+0x22>
 8004278:	6820      	ldr	r0, [r4, #0]
 800427a:	1821      	adds	r1, r4, r0
 800427c:	428b      	cmp	r3, r1
 800427e:	bf04      	itt	eq
 8004280:	6819      	ldreq	r1, [r3, #0]
 8004282:	685b      	ldreq	r3, [r3, #4]
 8004284:	6063      	str	r3, [r4, #4]
 8004286:	bf04      	itt	eq
 8004288:	1809      	addeq	r1, r1, r0
 800428a:	6021      	streq	r1, [r4, #0]
 800428c:	6054      	str	r4, [r2, #4]
 800428e:	e7ca      	b.n	8004226 <_free_r+0x22>
 8004290:	bd38      	pop	{r3, r4, r5, pc}
 8004292:	bf00      	nop
 8004294:	20000378 	.word	0x20000378

08004298 <sbrk_aligned>:
 8004298:	b570      	push	{r4, r5, r6, lr}
 800429a:	4e0f      	ldr	r6, [pc, #60]	@ (80042d8 <sbrk_aligned+0x40>)
 800429c:	460c      	mov	r4, r1
 800429e:	6831      	ldr	r1, [r6, #0]
 80042a0:	4605      	mov	r5, r0
 80042a2:	b911      	cbnz	r1, 80042aa <sbrk_aligned+0x12>
 80042a4:	f000 fba4 	bl	80049f0 <_sbrk_r>
 80042a8:	6030      	str	r0, [r6, #0]
 80042aa:	4621      	mov	r1, r4
 80042ac:	4628      	mov	r0, r5
 80042ae:	f000 fb9f 	bl	80049f0 <_sbrk_r>
 80042b2:	1c43      	adds	r3, r0, #1
 80042b4:	d103      	bne.n	80042be <sbrk_aligned+0x26>
 80042b6:	f04f 34ff 	mov.w	r4, #4294967295
 80042ba:	4620      	mov	r0, r4
 80042bc:	bd70      	pop	{r4, r5, r6, pc}
 80042be:	1cc4      	adds	r4, r0, #3
 80042c0:	f024 0403 	bic.w	r4, r4, #3
 80042c4:	42a0      	cmp	r0, r4
 80042c6:	d0f8      	beq.n	80042ba <sbrk_aligned+0x22>
 80042c8:	1a21      	subs	r1, r4, r0
 80042ca:	4628      	mov	r0, r5
 80042cc:	f000 fb90 	bl	80049f0 <_sbrk_r>
 80042d0:	3001      	adds	r0, #1
 80042d2:	d1f2      	bne.n	80042ba <sbrk_aligned+0x22>
 80042d4:	e7ef      	b.n	80042b6 <sbrk_aligned+0x1e>
 80042d6:	bf00      	nop
 80042d8:	20000374 	.word	0x20000374

080042dc <_malloc_r>:
 80042dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80042e0:	1ccd      	adds	r5, r1, #3
 80042e2:	f025 0503 	bic.w	r5, r5, #3
 80042e6:	3508      	adds	r5, #8
 80042e8:	2d0c      	cmp	r5, #12
 80042ea:	bf38      	it	cc
 80042ec:	250c      	movcc	r5, #12
 80042ee:	2d00      	cmp	r5, #0
 80042f0:	4606      	mov	r6, r0
 80042f2:	db01      	blt.n	80042f8 <_malloc_r+0x1c>
 80042f4:	42a9      	cmp	r1, r5
 80042f6:	d904      	bls.n	8004302 <_malloc_r+0x26>
 80042f8:	230c      	movs	r3, #12
 80042fa:	6033      	str	r3, [r6, #0]
 80042fc:	2000      	movs	r0, #0
 80042fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004302:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80043d8 <_malloc_r+0xfc>
 8004306:	f000 f869 	bl	80043dc <__malloc_lock>
 800430a:	f8d8 3000 	ldr.w	r3, [r8]
 800430e:	461c      	mov	r4, r3
 8004310:	bb44      	cbnz	r4, 8004364 <_malloc_r+0x88>
 8004312:	4629      	mov	r1, r5
 8004314:	4630      	mov	r0, r6
 8004316:	f7ff ffbf 	bl	8004298 <sbrk_aligned>
 800431a:	1c43      	adds	r3, r0, #1
 800431c:	4604      	mov	r4, r0
 800431e:	d158      	bne.n	80043d2 <_malloc_r+0xf6>
 8004320:	f8d8 4000 	ldr.w	r4, [r8]
 8004324:	4627      	mov	r7, r4
 8004326:	2f00      	cmp	r7, #0
 8004328:	d143      	bne.n	80043b2 <_malloc_r+0xd6>
 800432a:	2c00      	cmp	r4, #0
 800432c:	d04b      	beq.n	80043c6 <_malloc_r+0xea>
 800432e:	6823      	ldr	r3, [r4, #0]
 8004330:	4639      	mov	r1, r7
 8004332:	4630      	mov	r0, r6
 8004334:	eb04 0903 	add.w	r9, r4, r3
 8004338:	f000 fb5a 	bl	80049f0 <_sbrk_r>
 800433c:	4581      	cmp	r9, r0
 800433e:	d142      	bne.n	80043c6 <_malloc_r+0xea>
 8004340:	6821      	ldr	r1, [r4, #0]
 8004342:	1a6d      	subs	r5, r5, r1
 8004344:	4629      	mov	r1, r5
 8004346:	4630      	mov	r0, r6
 8004348:	f7ff ffa6 	bl	8004298 <sbrk_aligned>
 800434c:	3001      	adds	r0, #1
 800434e:	d03a      	beq.n	80043c6 <_malloc_r+0xea>
 8004350:	6823      	ldr	r3, [r4, #0]
 8004352:	442b      	add	r3, r5
 8004354:	6023      	str	r3, [r4, #0]
 8004356:	f8d8 3000 	ldr.w	r3, [r8]
 800435a:	685a      	ldr	r2, [r3, #4]
 800435c:	bb62      	cbnz	r2, 80043b8 <_malloc_r+0xdc>
 800435e:	f8c8 7000 	str.w	r7, [r8]
 8004362:	e00f      	b.n	8004384 <_malloc_r+0xa8>
 8004364:	6822      	ldr	r2, [r4, #0]
 8004366:	1b52      	subs	r2, r2, r5
 8004368:	d420      	bmi.n	80043ac <_malloc_r+0xd0>
 800436a:	2a0b      	cmp	r2, #11
 800436c:	d917      	bls.n	800439e <_malloc_r+0xc2>
 800436e:	1961      	adds	r1, r4, r5
 8004370:	42a3      	cmp	r3, r4
 8004372:	6025      	str	r5, [r4, #0]
 8004374:	bf18      	it	ne
 8004376:	6059      	strne	r1, [r3, #4]
 8004378:	6863      	ldr	r3, [r4, #4]
 800437a:	bf08      	it	eq
 800437c:	f8c8 1000 	streq.w	r1, [r8]
 8004380:	5162      	str	r2, [r4, r5]
 8004382:	604b      	str	r3, [r1, #4]
 8004384:	4630      	mov	r0, r6
 8004386:	f000 f82f 	bl	80043e8 <__malloc_unlock>
 800438a:	f104 000b 	add.w	r0, r4, #11
 800438e:	1d23      	adds	r3, r4, #4
 8004390:	f020 0007 	bic.w	r0, r0, #7
 8004394:	1ac2      	subs	r2, r0, r3
 8004396:	bf1c      	itt	ne
 8004398:	1a1b      	subne	r3, r3, r0
 800439a:	50a3      	strne	r3, [r4, r2]
 800439c:	e7af      	b.n	80042fe <_malloc_r+0x22>
 800439e:	6862      	ldr	r2, [r4, #4]
 80043a0:	42a3      	cmp	r3, r4
 80043a2:	bf0c      	ite	eq
 80043a4:	f8c8 2000 	streq.w	r2, [r8]
 80043a8:	605a      	strne	r2, [r3, #4]
 80043aa:	e7eb      	b.n	8004384 <_malloc_r+0xa8>
 80043ac:	4623      	mov	r3, r4
 80043ae:	6864      	ldr	r4, [r4, #4]
 80043b0:	e7ae      	b.n	8004310 <_malloc_r+0x34>
 80043b2:	463c      	mov	r4, r7
 80043b4:	687f      	ldr	r7, [r7, #4]
 80043b6:	e7b6      	b.n	8004326 <_malloc_r+0x4a>
 80043b8:	461a      	mov	r2, r3
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	42a3      	cmp	r3, r4
 80043be:	d1fb      	bne.n	80043b8 <_malloc_r+0xdc>
 80043c0:	2300      	movs	r3, #0
 80043c2:	6053      	str	r3, [r2, #4]
 80043c4:	e7de      	b.n	8004384 <_malloc_r+0xa8>
 80043c6:	230c      	movs	r3, #12
 80043c8:	6033      	str	r3, [r6, #0]
 80043ca:	4630      	mov	r0, r6
 80043cc:	f000 f80c 	bl	80043e8 <__malloc_unlock>
 80043d0:	e794      	b.n	80042fc <_malloc_r+0x20>
 80043d2:	6005      	str	r5, [r0, #0]
 80043d4:	e7d6      	b.n	8004384 <_malloc_r+0xa8>
 80043d6:	bf00      	nop
 80043d8:	20000378 	.word	0x20000378

080043dc <__malloc_lock>:
 80043dc:	4801      	ldr	r0, [pc, #4]	@ (80043e4 <__malloc_lock+0x8>)
 80043de:	f7ff bf0f 	b.w	8004200 <__retarget_lock_acquire_recursive>
 80043e2:	bf00      	nop
 80043e4:	20000370 	.word	0x20000370

080043e8 <__malloc_unlock>:
 80043e8:	4801      	ldr	r0, [pc, #4]	@ (80043f0 <__malloc_unlock+0x8>)
 80043ea:	f7ff bf0a 	b.w	8004202 <__retarget_lock_release_recursive>
 80043ee:	bf00      	nop
 80043f0:	20000370 	.word	0x20000370

080043f4 <__ssputs_r>:
 80043f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80043f8:	688e      	ldr	r6, [r1, #8]
 80043fa:	461f      	mov	r7, r3
 80043fc:	42be      	cmp	r6, r7
 80043fe:	680b      	ldr	r3, [r1, #0]
 8004400:	4682      	mov	sl, r0
 8004402:	460c      	mov	r4, r1
 8004404:	4690      	mov	r8, r2
 8004406:	d82d      	bhi.n	8004464 <__ssputs_r+0x70>
 8004408:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800440c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004410:	d026      	beq.n	8004460 <__ssputs_r+0x6c>
 8004412:	6965      	ldr	r5, [r4, #20]
 8004414:	6909      	ldr	r1, [r1, #16]
 8004416:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800441a:	eba3 0901 	sub.w	r9, r3, r1
 800441e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004422:	1c7b      	adds	r3, r7, #1
 8004424:	444b      	add	r3, r9
 8004426:	106d      	asrs	r5, r5, #1
 8004428:	429d      	cmp	r5, r3
 800442a:	bf38      	it	cc
 800442c:	461d      	movcc	r5, r3
 800442e:	0553      	lsls	r3, r2, #21
 8004430:	d527      	bpl.n	8004482 <__ssputs_r+0x8e>
 8004432:	4629      	mov	r1, r5
 8004434:	f7ff ff52 	bl	80042dc <_malloc_r>
 8004438:	4606      	mov	r6, r0
 800443a:	b360      	cbz	r0, 8004496 <__ssputs_r+0xa2>
 800443c:	6921      	ldr	r1, [r4, #16]
 800443e:	464a      	mov	r2, r9
 8004440:	f000 fae6 	bl	8004a10 <memcpy>
 8004444:	89a3      	ldrh	r3, [r4, #12]
 8004446:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800444a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800444e:	81a3      	strh	r3, [r4, #12]
 8004450:	6126      	str	r6, [r4, #16]
 8004452:	6165      	str	r5, [r4, #20]
 8004454:	444e      	add	r6, r9
 8004456:	eba5 0509 	sub.w	r5, r5, r9
 800445a:	6026      	str	r6, [r4, #0]
 800445c:	60a5      	str	r5, [r4, #8]
 800445e:	463e      	mov	r6, r7
 8004460:	42be      	cmp	r6, r7
 8004462:	d900      	bls.n	8004466 <__ssputs_r+0x72>
 8004464:	463e      	mov	r6, r7
 8004466:	6820      	ldr	r0, [r4, #0]
 8004468:	4632      	mov	r2, r6
 800446a:	4641      	mov	r1, r8
 800446c:	f000 faa6 	bl	80049bc <memmove>
 8004470:	68a3      	ldr	r3, [r4, #8]
 8004472:	1b9b      	subs	r3, r3, r6
 8004474:	60a3      	str	r3, [r4, #8]
 8004476:	6823      	ldr	r3, [r4, #0]
 8004478:	4433      	add	r3, r6
 800447a:	6023      	str	r3, [r4, #0]
 800447c:	2000      	movs	r0, #0
 800447e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004482:	462a      	mov	r2, r5
 8004484:	f000 fad2 	bl	8004a2c <_realloc_r>
 8004488:	4606      	mov	r6, r0
 800448a:	2800      	cmp	r0, #0
 800448c:	d1e0      	bne.n	8004450 <__ssputs_r+0x5c>
 800448e:	6921      	ldr	r1, [r4, #16]
 8004490:	4650      	mov	r0, sl
 8004492:	f7ff feb7 	bl	8004204 <_free_r>
 8004496:	230c      	movs	r3, #12
 8004498:	f8ca 3000 	str.w	r3, [sl]
 800449c:	89a3      	ldrh	r3, [r4, #12]
 800449e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80044a2:	81a3      	strh	r3, [r4, #12]
 80044a4:	f04f 30ff 	mov.w	r0, #4294967295
 80044a8:	e7e9      	b.n	800447e <__ssputs_r+0x8a>
	...

080044ac <_svfiprintf_r>:
 80044ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044b0:	4698      	mov	r8, r3
 80044b2:	898b      	ldrh	r3, [r1, #12]
 80044b4:	061b      	lsls	r3, r3, #24
 80044b6:	b09d      	sub	sp, #116	@ 0x74
 80044b8:	4607      	mov	r7, r0
 80044ba:	460d      	mov	r5, r1
 80044bc:	4614      	mov	r4, r2
 80044be:	d510      	bpl.n	80044e2 <_svfiprintf_r+0x36>
 80044c0:	690b      	ldr	r3, [r1, #16]
 80044c2:	b973      	cbnz	r3, 80044e2 <_svfiprintf_r+0x36>
 80044c4:	2140      	movs	r1, #64	@ 0x40
 80044c6:	f7ff ff09 	bl	80042dc <_malloc_r>
 80044ca:	6028      	str	r0, [r5, #0]
 80044cc:	6128      	str	r0, [r5, #16]
 80044ce:	b930      	cbnz	r0, 80044de <_svfiprintf_r+0x32>
 80044d0:	230c      	movs	r3, #12
 80044d2:	603b      	str	r3, [r7, #0]
 80044d4:	f04f 30ff 	mov.w	r0, #4294967295
 80044d8:	b01d      	add	sp, #116	@ 0x74
 80044da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044de:	2340      	movs	r3, #64	@ 0x40
 80044e0:	616b      	str	r3, [r5, #20]
 80044e2:	2300      	movs	r3, #0
 80044e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80044e6:	2320      	movs	r3, #32
 80044e8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80044ec:	f8cd 800c 	str.w	r8, [sp, #12]
 80044f0:	2330      	movs	r3, #48	@ 0x30
 80044f2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004690 <_svfiprintf_r+0x1e4>
 80044f6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80044fa:	f04f 0901 	mov.w	r9, #1
 80044fe:	4623      	mov	r3, r4
 8004500:	469a      	mov	sl, r3
 8004502:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004506:	b10a      	cbz	r2, 800450c <_svfiprintf_r+0x60>
 8004508:	2a25      	cmp	r2, #37	@ 0x25
 800450a:	d1f9      	bne.n	8004500 <_svfiprintf_r+0x54>
 800450c:	ebba 0b04 	subs.w	fp, sl, r4
 8004510:	d00b      	beq.n	800452a <_svfiprintf_r+0x7e>
 8004512:	465b      	mov	r3, fp
 8004514:	4622      	mov	r2, r4
 8004516:	4629      	mov	r1, r5
 8004518:	4638      	mov	r0, r7
 800451a:	f7ff ff6b 	bl	80043f4 <__ssputs_r>
 800451e:	3001      	adds	r0, #1
 8004520:	f000 80a7 	beq.w	8004672 <_svfiprintf_r+0x1c6>
 8004524:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004526:	445a      	add	r2, fp
 8004528:	9209      	str	r2, [sp, #36]	@ 0x24
 800452a:	f89a 3000 	ldrb.w	r3, [sl]
 800452e:	2b00      	cmp	r3, #0
 8004530:	f000 809f 	beq.w	8004672 <_svfiprintf_r+0x1c6>
 8004534:	2300      	movs	r3, #0
 8004536:	f04f 32ff 	mov.w	r2, #4294967295
 800453a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800453e:	f10a 0a01 	add.w	sl, sl, #1
 8004542:	9304      	str	r3, [sp, #16]
 8004544:	9307      	str	r3, [sp, #28]
 8004546:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800454a:	931a      	str	r3, [sp, #104]	@ 0x68
 800454c:	4654      	mov	r4, sl
 800454e:	2205      	movs	r2, #5
 8004550:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004554:	484e      	ldr	r0, [pc, #312]	@ (8004690 <_svfiprintf_r+0x1e4>)
 8004556:	f7fb fe63 	bl	8000220 <memchr>
 800455a:	9a04      	ldr	r2, [sp, #16]
 800455c:	b9d8      	cbnz	r0, 8004596 <_svfiprintf_r+0xea>
 800455e:	06d0      	lsls	r0, r2, #27
 8004560:	bf44      	itt	mi
 8004562:	2320      	movmi	r3, #32
 8004564:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004568:	0711      	lsls	r1, r2, #28
 800456a:	bf44      	itt	mi
 800456c:	232b      	movmi	r3, #43	@ 0x2b
 800456e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004572:	f89a 3000 	ldrb.w	r3, [sl]
 8004576:	2b2a      	cmp	r3, #42	@ 0x2a
 8004578:	d015      	beq.n	80045a6 <_svfiprintf_r+0xfa>
 800457a:	9a07      	ldr	r2, [sp, #28]
 800457c:	4654      	mov	r4, sl
 800457e:	2000      	movs	r0, #0
 8004580:	f04f 0c0a 	mov.w	ip, #10
 8004584:	4621      	mov	r1, r4
 8004586:	f811 3b01 	ldrb.w	r3, [r1], #1
 800458a:	3b30      	subs	r3, #48	@ 0x30
 800458c:	2b09      	cmp	r3, #9
 800458e:	d94b      	bls.n	8004628 <_svfiprintf_r+0x17c>
 8004590:	b1b0      	cbz	r0, 80045c0 <_svfiprintf_r+0x114>
 8004592:	9207      	str	r2, [sp, #28]
 8004594:	e014      	b.n	80045c0 <_svfiprintf_r+0x114>
 8004596:	eba0 0308 	sub.w	r3, r0, r8
 800459a:	fa09 f303 	lsl.w	r3, r9, r3
 800459e:	4313      	orrs	r3, r2
 80045a0:	9304      	str	r3, [sp, #16]
 80045a2:	46a2      	mov	sl, r4
 80045a4:	e7d2      	b.n	800454c <_svfiprintf_r+0xa0>
 80045a6:	9b03      	ldr	r3, [sp, #12]
 80045a8:	1d19      	adds	r1, r3, #4
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	9103      	str	r1, [sp, #12]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	bfbb      	ittet	lt
 80045b2:	425b      	neglt	r3, r3
 80045b4:	f042 0202 	orrlt.w	r2, r2, #2
 80045b8:	9307      	strge	r3, [sp, #28]
 80045ba:	9307      	strlt	r3, [sp, #28]
 80045bc:	bfb8      	it	lt
 80045be:	9204      	strlt	r2, [sp, #16]
 80045c0:	7823      	ldrb	r3, [r4, #0]
 80045c2:	2b2e      	cmp	r3, #46	@ 0x2e
 80045c4:	d10a      	bne.n	80045dc <_svfiprintf_r+0x130>
 80045c6:	7863      	ldrb	r3, [r4, #1]
 80045c8:	2b2a      	cmp	r3, #42	@ 0x2a
 80045ca:	d132      	bne.n	8004632 <_svfiprintf_r+0x186>
 80045cc:	9b03      	ldr	r3, [sp, #12]
 80045ce:	1d1a      	adds	r2, r3, #4
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	9203      	str	r2, [sp, #12]
 80045d4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80045d8:	3402      	adds	r4, #2
 80045da:	9305      	str	r3, [sp, #20]
 80045dc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80046a0 <_svfiprintf_r+0x1f4>
 80045e0:	7821      	ldrb	r1, [r4, #0]
 80045e2:	2203      	movs	r2, #3
 80045e4:	4650      	mov	r0, sl
 80045e6:	f7fb fe1b 	bl	8000220 <memchr>
 80045ea:	b138      	cbz	r0, 80045fc <_svfiprintf_r+0x150>
 80045ec:	9b04      	ldr	r3, [sp, #16]
 80045ee:	eba0 000a 	sub.w	r0, r0, sl
 80045f2:	2240      	movs	r2, #64	@ 0x40
 80045f4:	4082      	lsls	r2, r0
 80045f6:	4313      	orrs	r3, r2
 80045f8:	3401      	adds	r4, #1
 80045fa:	9304      	str	r3, [sp, #16]
 80045fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004600:	4824      	ldr	r0, [pc, #144]	@ (8004694 <_svfiprintf_r+0x1e8>)
 8004602:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004606:	2206      	movs	r2, #6
 8004608:	f7fb fe0a 	bl	8000220 <memchr>
 800460c:	2800      	cmp	r0, #0
 800460e:	d036      	beq.n	800467e <_svfiprintf_r+0x1d2>
 8004610:	4b21      	ldr	r3, [pc, #132]	@ (8004698 <_svfiprintf_r+0x1ec>)
 8004612:	bb1b      	cbnz	r3, 800465c <_svfiprintf_r+0x1b0>
 8004614:	9b03      	ldr	r3, [sp, #12]
 8004616:	3307      	adds	r3, #7
 8004618:	f023 0307 	bic.w	r3, r3, #7
 800461c:	3308      	adds	r3, #8
 800461e:	9303      	str	r3, [sp, #12]
 8004620:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004622:	4433      	add	r3, r6
 8004624:	9309      	str	r3, [sp, #36]	@ 0x24
 8004626:	e76a      	b.n	80044fe <_svfiprintf_r+0x52>
 8004628:	fb0c 3202 	mla	r2, ip, r2, r3
 800462c:	460c      	mov	r4, r1
 800462e:	2001      	movs	r0, #1
 8004630:	e7a8      	b.n	8004584 <_svfiprintf_r+0xd8>
 8004632:	2300      	movs	r3, #0
 8004634:	3401      	adds	r4, #1
 8004636:	9305      	str	r3, [sp, #20]
 8004638:	4619      	mov	r1, r3
 800463a:	f04f 0c0a 	mov.w	ip, #10
 800463e:	4620      	mov	r0, r4
 8004640:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004644:	3a30      	subs	r2, #48	@ 0x30
 8004646:	2a09      	cmp	r2, #9
 8004648:	d903      	bls.n	8004652 <_svfiprintf_r+0x1a6>
 800464a:	2b00      	cmp	r3, #0
 800464c:	d0c6      	beq.n	80045dc <_svfiprintf_r+0x130>
 800464e:	9105      	str	r1, [sp, #20]
 8004650:	e7c4      	b.n	80045dc <_svfiprintf_r+0x130>
 8004652:	fb0c 2101 	mla	r1, ip, r1, r2
 8004656:	4604      	mov	r4, r0
 8004658:	2301      	movs	r3, #1
 800465a:	e7f0      	b.n	800463e <_svfiprintf_r+0x192>
 800465c:	ab03      	add	r3, sp, #12
 800465e:	9300      	str	r3, [sp, #0]
 8004660:	462a      	mov	r2, r5
 8004662:	4b0e      	ldr	r3, [pc, #56]	@ (800469c <_svfiprintf_r+0x1f0>)
 8004664:	a904      	add	r1, sp, #16
 8004666:	4638      	mov	r0, r7
 8004668:	f3af 8000 	nop.w
 800466c:	1c42      	adds	r2, r0, #1
 800466e:	4606      	mov	r6, r0
 8004670:	d1d6      	bne.n	8004620 <_svfiprintf_r+0x174>
 8004672:	89ab      	ldrh	r3, [r5, #12]
 8004674:	065b      	lsls	r3, r3, #25
 8004676:	f53f af2d 	bmi.w	80044d4 <_svfiprintf_r+0x28>
 800467a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800467c:	e72c      	b.n	80044d8 <_svfiprintf_r+0x2c>
 800467e:	ab03      	add	r3, sp, #12
 8004680:	9300      	str	r3, [sp, #0]
 8004682:	462a      	mov	r2, r5
 8004684:	4b05      	ldr	r3, [pc, #20]	@ (800469c <_svfiprintf_r+0x1f0>)
 8004686:	a904      	add	r1, sp, #16
 8004688:	4638      	mov	r0, r7
 800468a:	f000 f879 	bl	8004780 <_printf_i>
 800468e:	e7ed      	b.n	800466c <_svfiprintf_r+0x1c0>
 8004690:	08004bcc 	.word	0x08004bcc
 8004694:	08004bd6 	.word	0x08004bd6
 8004698:	00000000 	.word	0x00000000
 800469c:	080043f5 	.word	0x080043f5
 80046a0:	08004bd2 	.word	0x08004bd2

080046a4 <_printf_common>:
 80046a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80046a8:	4616      	mov	r6, r2
 80046aa:	4698      	mov	r8, r3
 80046ac:	688a      	ldr	r2, [r1, #8]
 80046ae:	690b      	ldr	r3, [r1, #16]
 80046b0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80046b4:	4293      	cmp	r3, r2
 80046b6:	bfb8      	it	lt
 80046b8:	4613      	movlt	r3, r2
 80046ba:	6033      	str	r3, [r6, #0]
 80046bc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80046c0:	4607      	mov	r7, r0
 80046c2:	460c      	mov	r4, r1
 80046c4:	b10a      	cbz	r2, 80046ca <_printf_common+0x26>
 80046c6:	3301      	adds	r3, #1
 80046c8:	6033      	str	r3, [r6, #0]
 80046ca:	6823      	ldr	r3, [r4, #0]
 80046cc:	0699      	lsls	r1, r3, #26
 80046ce:	bf42      	ittt	mi
 80046d0:	6833      	ldrmi	r3, [r6, #0]
 80046d2:	3302      	addmi	r3, #2
 80046d4:	6033      	strmi	r3, [r6, #0]
 80046d6:	6825      	ldr	r5, [r4, #0]
 80046d8:	f015 0506 	ands.w	r5, r5, #6
 80046dc:	d106      	bne.n	80046ec <_printf_common+0x48>
 80046de:	f104 0a19 	add.w	sl, r4, #25
 80046e2:	68e3      	ldr	r3, [r4, #12]
 80046e4:	6832      	ldr	r2, [r6, #0]
 80046e6:	1a9b      	subs	r3, r3, r2
 80046e8:	42ab      	cmp	r3, r5
 80046ea:	dc26      	bgt.n	800473a <_printf_common+0x96>
 80046ec:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80046f0:	6822      	ldr	r2, [r4, #0]
 80046f2:	3b00      	subs	r3, #0
 80046f4:	bf18      	it	ne
 80046f6:	2301      	movne	r3, #1
 80046f8:	0692      	lsls	r2, r2, #26
 80046fa:	d42b      	bmi.n	8004754 <_printf_common+0xb0>
 80046fc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004700:	4641      	mov	r1, r8
 8004702:	4638      	mov	r0, r7
 8004704:	47c8      	blx	r9
 8004706:	3001      	adds	r0, #1
 8004708:	d01e      	beq.n	8004748 <_printf_common+0xa4>
 800470a:	6823      	ldr	r3, [r4, #0]
 800470c:	6922      	ldr	r2, [r4, #16]
 800470e:	f003 0306 	and.w	r3, r3, #6
 8004712:	2b04      	cmp	r3, #4
 8004714:	bf02      	ittt	eq
 8004716:	68e5      	ldreq	r5, [r4, #12]
 8004718:	6833      	ldreq	r3, [r6, #0]
 800471a:	1aed      	subeq	r5, r5, r3
 800471c:	68a3      	ldr	r3, [r4, #8]
 800471e:	bf0c      	ite	eq
 8004720:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004724:	2500      	movne	r5, #0
 8004726:	4293      	cmp	r3, r2
 8004728:	bfc4      	itt	gt
 800472a:	1a9b      	subgt	r3, r3, r2
 800472c:	18ed      	addgt	r5, r5, r3
 800472e:	2600      	movs	r6, #0
 8004730:	341a      	adds	r4, #26
 8004732:	42b5      	cmp	r5, r6
 8004734:	d11a      	bne.n	800476c <_printf_common+0xc8>
 8004736:	2000      	movs	r0, #0
 8004738:	e008      	b.n	800474c <_printf_common+0xa8>
 800473a:	2301      	movs	r3, #1
 800473c:	4652      	mov	r2, sl
 800473e:	4641      	mov	r1, r8
 8004740:	4638      	mov	r0, r7
 8004742:	47c8      	blx	r9
 8004744:	3001      	adds	r0, #1
 8004746:	d103      	bne.n	8004750 <_printf_common+0xac>
 8004748:	f04f 30ff 	mov.w	r0, #4294967295
 800474c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004750:	3501      	adds	r5, #1
 8004752:	e7c6      	b.n	80046e2 <_printf_common+0x3e>
 8004754:	18e1      	adds	r1, r4, r3
 8004756:	1c5a      	adds	r2, r3, #1
 8004758:	2030      	movs	r0, #48	@ 0x30
 800475a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800475e:	4422      	add	r2, r4
 8004760:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004764:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004768:	3302      	adds	r3, #2
 800476a:	e7c7      	b.n	80046fc <_printf_common+0x58>
 800476c:	2301      	movs	r3, #1
 800476e:	4622      	mov	r2, r4
 8004770:	4641      	mov	r1, r8
 8004772:	4638      	mov	r0, r7
 8004774:	47c8      	blx	r9
 8004776:	3001      	adds	r0, #1
 8004778:	d0e6      	beq.n	8004748 <_printf_common+0xa4>
 800477a:	3601      	adds	r6, #1
 800477c:	e7d9      	b.n	8004732 <_printf_common+0x8e>
	...

08004780 <_printf_i>:
 8004780:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004784:	7e0f      	ldrb	r7, [r1, #24]
 8004786:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004788:	2f78      	cmp	r7, #120	@ 0x78
 800478a:	4691      	mov	r9, r2
 800478c:	4680      	mov	r8, r0
 800478e:	460c      	mov	r4, r1
 8004790:	469a      	mov	sl, r3
 8004792:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004796:	d807      	bhi.n	80047a8 <_printf_i+0x28>
 8004798:	2f62      	cmp	r7, #98	@ 0x62
 800479a:	d80a      	bhi.n	80047b2 <_printf_i+0x32>
 800479c:	2f00      	cmp	r7, #0
 800479e:	f000 80d1 	beq.w	8004944 <_printf_i+0x1c4>
 80047a2:	2f58      	cmp	r7, #88	@ 0x58
 80047a4:	f000 80b8 	beq.w	8004918 <_printf_i+0x198>
 80047a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80047ac:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80047b0:	e03a      	b.n	8004828 <_printf_i+0xa8>
 80047b2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80047b6:	2b15      	cmp	r3, #21
 80047b8:	d8f6      	bhi.n	80047a8 <_printf_i+0x28>
 80047ba:	a101      	add	r1, pc, #4	@ (adr r1, 80047c0 <_printf_i+0x40>)
 80047bc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80047c0:	08004819 	.word	0x08004819
 80047c4:	0800482d 	.word	0x0800482d
 80047c8:	080047a9 	.word	0x080047a9
 80047cc:	080047a9 	.word	0x080047a9
 80047d0:	080047a9 	.word	0x080047a9
 80047d4:	080047a9 	.word	0x080047a9
 80047d8:	0800482d 	.word	0x0800482d
 80047dc:	080047a9 	.word	0x080047a9
 80047e0:	080047a9 	.word	0x080047a9
 80047e4:	080047a9 	.word	0x080047a9
 80047e8:	080047a9 	.word	0x080047a9
 80047ec:	0800492b 	.word	0x0800492b
 80047f0:	08004857 	.word	0x08004857
 80047f4:	080048e5 	.word	0x080048e5
 80047f8:	080047a9 	.word	0x080047a9
 80047fc:	080047a9 	.word	0x080047a9
 8004800:	0800494d 	.word	0x0800494d
 8004804:	080047a9 	.word	0x080047a9
 8004808:	08004857 	.word	0x08004857
 800480c:	080047a9 	.word	0x080047a9
 8004810:	080047a9 	.word	0x080047a9
 8004814:	080048ed 	.word	0x080048ed
 8004818:	6833      	ldr	r3, [r6, #0]
 800481a:	1d1a      	adds	r2, r3, #4
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	6032      	str	r2, [r6, #0]
 8004820:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004824:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004828:	2301      	movs	r3, #1
 800482a:	e09c      	b.n	8004966 <_printf_i+0x1e6>
 800482c:	6833      	ldr	r3, [r6, #0]
 800482e:	6820      	ldr	r0, [r4, #0]
 8004830:	1d19      	adds	r1, r3, #4
 8004832:	6031      	str	r1, [r6, #0]
 8004834:	0606      	lsls	r6, r0, #24
 8004836:	d501      	bpl.n	800483c <_printf_i+0xbc>
 8004838:	681d      	ldr	r5, [r3, #0]
 800483a:	e003      	b.n	8004844 <_printf_i+0xc4>
 800483c:	0645      	lsls	r5, r0, #25
 800483e:	d5fb      	bpl.n	8004838 <_printf_i+0xb8>
 8004840:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004844:	2d00      	cmp	r5, #0
 8004846:	da03      	bge.n	8004850 <_printf_i+0xd0>
 8004848:	232d      	movs	r3, #45	@ 0x2d
 800484a:	426d      	negs	r5, r5
 800484c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004850:	4858      	ldr	r0, [pc, #352]	@ (80049b4 <_printf_i+0x234>)
 8004852:	230a      	movs	r3, #10
 8004854:	e011      	b.n	800487a <_printf_i+0xfa>
 8004856:	6821      	ldr	r1, [r4, #0]
 8004858:	6833      	ldr	r3, [r6, #0]
 800485a:	0608      	lsls	r0, r1, #24
 800485c:	f853 5b04 	ldr.w	r5, [r3], #4
 8004860:	d402      	bmi.n	8004868 <_printf_i+0xe8>
 8004862:	0649      	lsls	r1, r1, #25
 8004864:	bf48      	it	mi
 8004866:	b2ad      	uxthmi	r5, r5
 8004868:	2f6f      	cmp	r7, #111	@ 0x6f
 800486a:	4852      	ldr	r0, [pc, #328]	@ (80049b4 <_printf_i+0x234>)
 800486c:	6033      	str	r3, [r6, #0]
 800486e:	bf14      	ite	ne
 8004870:	230a      	movne	r3, #10
 8004872:	2308      	moveq	r3, #8
 8004874:	2100      	movs	r1, #0
 8004876:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800487a:	6866      	ldr	r6, [r4, #4]
 800487c:	60a6      	str	r6, [r4, #8]
 800487e:	2e00      	cmp	r6, #0
 8004880:	db05      	blt.n	800488e <_printf_i+0x10e>
 8004882:	6821      	ldr	r1, [r4, #0]
 8004884:	432e      	orrs	r6, r5
 8004886:	f021 0104 	bic.w	r1, r1, #4
 800488a:	6021      	str	r1, [r4, #0]
 800488c:	d04b      	beq.n	8004926 <_printf_i+0x1a6>
 800488e:	4616      	mov	r6, r2
 8004890:	fbb5 f1f3 	udiv	r1, r5, r3
 8004894:	fb03 5711 	mls	r7, r3, r1, r5
 8004898:	5dc7      	ldrb	r7, [r0, r7]
 800489a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800489e:	462f      	mov	r7, r5
 80048a0:	42bb      	cmp	r3, r7
 80048a2:	460d      	mov	r5, r1
 80048a4:	d9f4      	bls.n	8004890 <_printf_i+0x110>
 80048a6:	2b08      	cmp	r3, #8
 80048a8:	d10b      	bne.n	80048c2 <_printf_i+0x142>
 80048aa:	6823      	ldr	r3, [r4, #0]
 80048ac:	07df      	lsls	r7, r3, #31
 80048ae:	d508      	bpl.n	80048c2 <_printf_i+0x142>
 80048b0:	6923      	ldr	r3, [r4, #16]
 80048b2:	6861      	ldr	r1, [r4, #4]
 80048b4:	4299      	cmp	r1, r3
 80048b6:	bfde      	ittt	le
 80048b8:	2330      	movle	r3, #48	@ 0x30
 80048ba:	f806 3c01 	strble.w	r3, [r6, #-1]
 80048be:	f106 36ff 	addle.w	r6, r6, #4294967295
 80048c2:	1b92      	subs	r2, r2, r6
 80048c4:	6122      	str	r2, [r4, #16]
 80048c6:	f8cd a000 	str.w	sl, [sp]
 80048ca:	464b      	mov	r3, r9
 80048cc:	aa03      	add	r2, sp, #12
 80048ce:	4621      	mov	r1, r4
 80048d0:	4640      	mov	r0, r8
 80048d2:	f7ff fee7 	bl	80046a4 <_printf_common>
 80048d6:	3001      	adds	r0, #1
 80048d8:	d14a      	bne.n	8004970 <_printf_i+0x1f0>
 80048da:	f04f 30ff 	mov.w	r0, #4294967295
 80048de:	b004      	add	sp, #16
 80048e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80048e4:	6823      	ldr	r3, [r4, #0]
 80048e6:	f043 0320 	orr.w	r3, r3, #32
 80048ea:	6023      	str	r3, [r4, #0]
 80048ec:	4832      	ldr	r0, [pc, #200]	@ (80049b8 <_printf_i+0x238>)
 80048ee:	2778      	movs	r7, #120	@ 0x78
 80048f0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80048f4:	6823      	ldr	r3, [r4, #0]
 80048f6:	6831      	ldr	r1, [r6, #0]
 80048f8:	061f      	lsls	r7, r3, #24
 80048fa:	f851 5b04 	ldr.w	r5, [r1], #4
 80048fe:	d402      	bmi.n	8004906 <_printf_i+0x186>
 8004900:	065f      	lsls	r7, r3, #25
 8004902:	bf48      	it	mi
 8004904:	b2ad      	uxthmi	r5, r5
 8004906:	6031      	str	r1, [r6, #0]
 8004908:	07d9      	lsls	r1, r3, #31
 800490a:	bf44      	itt	mi
 800490c:	f043 0320 	orrmi.w	r3, r3, #32
 8004910:	6023      	strmi	r3, [r4, #0]
 8004912:	b11d      	cbz	r5, 800491c <_printf_i+0x19c>
 8004914:	2310      	movs	r3, #16
 8004916:	e7ad      	b.n	8004874 <_printf_i+0xf4>
 8004918:	4826      	ldr	r0, [pc, #152]	@ (80049b4 <_printf_i+0x234>)
 800491a:	e7e9      	b.n	80048f0 <_printf_i+0x170>
 800491c:	6823      	ldr	r3, [r4, #0]
 800491e:	f023 0320 	bic.w	r3, r3, #32
 8004922:	6023      	str	r3, [r4, #0]
 8004924:	e7f6      	b.n	8004914 <_printf_i+0x194>
 8004926:	4616      	mov	r6, r2
 8004928:	e7bd      	b.n	80048a6 <_printf_i+0x126>
 800492a:	6833      	ldr	r3, [r6, #0]
 800492c:	6825      	ldr	r5, [r4, #0]
 800492e:	6961      	ldr	r1, [r4, #20]
 8004930:	1d18      	adds	r0, r3, #4
 8004932:	6030      	str	r0, [r6, #0]
 8004934:	062e      	lsls	r6, r5, #24
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	d501      	bpl.n	800493e <_printf_i+0x1be>
 800493a:	6019      	str	r1, [r3, #0]
 800493c:	e002      	b.n	8004944 <_printf_i+0x1c4>
 800493e:	0668      	lsls	r0, r5, #25
 8004940:	d5fb      	bpl.n	800493a <_printf_i+0x1ba>
 8004942:	8019      	strh	r1, [r3, #0]
 8004944:	2300      	movs	r3, #0
 8004946:	6123      	str	r3, [r4, #16]
 8004948:	4616      	mov	r6, r2
 800494a:	e7bc      	b.n	80048c6 <_printf_i+0x146>
 800494c:	6833      	ldr	r3, [r6, #0]
 800494e:	1d1a      	adds	r2, r3, #4
 8004950:	6032      	str	r2, [r6, #0]
 8004952:	681e      	ldr	r6, [r3, #0]
 8004954:	6862      	ldr	r2, [r4, #4]
 8004956:	2100      	movs	r1, #0
 8004958:	4630      	mov	r0, r6
 800495a:	f7fb fc61 	bl	8000220 <memchr>
 800495e:	b108      	cbz	r0, 8004964 <_printf_i+0x1e4>
 8004960:	1b80      	subs	r0, r0, r6
 8004962:	6060      	str	r0, [r4, #4]
 8004964:	6863      	ldr	r3, [r4, #4]
 8004966:	6123      	str	r3, [r4, #16]
 8004968:	2300      	movs	r3, #0
 800496a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800496e:	e7aa      	b.n	80048c6 <_printf_i+0x146>
 8004970:	6923      	ldr	r3, [r4, #16]
 8004972:	4632      	mov	r2, r6
 8004974:	4649      	mov	r1, r9
 8004976:	4640      	mov	r0, r8
 8004978:	47d0      	blx	sl
 800497a:	3001      	adds	r0, #1
 800497c:	d0ad      	beq.n	80048da <_printf_i+0x15a>
 800497e:	6823      	ldr	r3, [r4, #0]
 8004980:	079b      	lsls	r3, r3, #30
 8004982:	d413      	bmi.n	80049ac <_printf_i+0x22c>
 8004984:	68e0      	ldr	r0, [r4, #12]
 8004986:	9b03      	ldr	r3, [sp, #12]
 8004988:	4298      	cmp	r0, r3
 800498a:	bfb8      	it	lt
 800498c:	4618      	movlt	r0, r3
 800498e:	e7a6      	b.n	80048de <_printf_i+0x15e>
 8004990:	2301      	movs	r3, #1
 8004992:	4632      	mov	r2, r6
 8004994:	4649      	mov	r1, r9
 8004996:	4640      	mov	r0, r8
 8004998:	47d0      	blx	sl
 800499a:	3001      	adds	r0, #1
 800499c:	d09d      	beq.n	80048da <_printf_i+0x15a>
 800499e:	3501      	adds	r5, #1
 80049a0:	68e3      	ldr	r3, [r4, #12]
 80049a2:	9903      	ldr	r1, [sp, #12]
 80049a4:	1a5b      	subs	r3, r3, r1
 80049a6:	42ab      	cmp	r3, r5
 80049a8:	dcf2      	bgt.n	8004990 <_printf_i+0x210>
 80049aa:	e7eb      	b.n	8004984 <_printf_i+0x204>
 80049ac:	2500      	movs	r5, #0
 80049ae:	f104 0619 	add.w	r6, r4, #25
 80049b2:	e7f5      	b.n	80049a0 <_printf_i+0x220>
 80049b4:	08004bdd 	.word	0x08004bdd
 80049b8:	08004bee 	.word	0x08004bee

080049bc <memmove>:
 80049bc:	4288      	cmp	r0, r1
 80049be:	b510      	push	{r4, lr}
 80049c0:	eb01 0402 	add.w	r4, r1, r2
 80049c4:	d902      	bls.n	80049cc <memmove+0x10>
 80049c6:	4284      	cmp	r4, r0
 80049c8:	4623      	mov	r3, r4
 80049ca:	d807      	bhi.n	80049dc <memmove+0x20>
 80049cc:	1e43      	subs	r3, r0, #1
 80049ce:	42a1      	cmp	r1, r4
 80049d0:	d008      	beq.n	80049e4 <memmove+0x28>
 80049d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80049d6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80049da:	e7f8      	b.n	80049ce <memmove+0x12>
 80049dc:	4402      	add	r2, r0
 80049de:	4601      	mov	r1, r0
 80049e0:	428a      	cmp	r2, r1
 80049e2:	d100      	bne.n	80049e6 <memmove+0x2a>
 80049e4:	bd10      	pop	{r4, pc}
 80049e6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80049ea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80049ee:	e7f7      	b.n	80049e0 <memmove+0x24>

080049f0 <_sbrk_r>:
 80049f0:	b538      	push	{r3, r4, r5, lr}
 80049f2:	4d06      	ldr	r5, [pc, #24]	@ (8004a0c <_sbrk_r+0x1c>)
 80049f4:	2300      	movs	r3, #0
 80049f6:	4604      	mov	r4, r0
 80049f8:	4608      	mov	r0, r1
 80049fa:	602b      	str	r3, [r5, #0]
 80049fc:	f7fc fb5a 	bl	80010b4 <_sbrk>
 8004a00:	1c43      	adds	r3, r0, #1
 8004a02:	d102      	bne.n	8004a0a <_sbrk_r+0x1a>
 8004a04:	682b      	ldr	r3, [r5, #0]
 8004a06:	b103      	cbz	r3, 8004a0a <_sbrk_r+0x1a>
 8004a08:	6023      	str	r3, [r4, #0]
 8004a0a:	bd38      	pop	{r3, r4, r5, pc}
 8004a0c:	2000036c 	.word	0x2000036c

08004a10 <memcpy>:
 8004a10:	440a      	add	r2, r1
 8004a12:	4291      	cmp	r1, r2
 8004a14:	f100 33ff 	add.w	r3, r0, #4294967295
 8004a18:	d100      	bne.n	8004a1c <memcpy+0xc>
 8004a1a:	4770      	bx	lr
 8004a1c:	b510      	push	{r4, lr}
 8004a1e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004a22:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004a26:	4291      	cmp	r1, r2
 8004a28:	d1f9      	bne.n	8004a1e <memcpy+0xe>
 8004a2a:	bd10      	pop	{r4, pc}

08004a2c <_realloc_r>:
 8004a2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a30:	4607      	mov	r7, r0
 8004a32:	4614      	mov	r4, r2
 8004a34:	460d      	mov	r5, r1
 8004a36:	b921      	cbnz	r1, 8004a42 <_realloc_r+0x16>
 8004a38:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004a3c:	4611      	mov	r1, r2
 8004a3e:	f7ff bc4d 	b.w	80042dc <_malloc_r>
 8004a42:	b92a      	cbnz	r2, 8004a50 <_realloc_r+0x24>
 8004a44:	f7ff fbde 	bl	8004204 <_free_r>
 8004a48:	4625      	mov	r5, r4
 8004a4a:	4628      	mov	r0, r5
 8004a4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004a50:	f000 f81a 	bl	8004a88 <_malloc_usable_size_r>
 8004a54:	4284      	cmp	r4, r0
 8004a56:	4606      	mov	r6, r0
 8004a58:	d802      	bhi.n	8004a60 <_realloc_r+0x34>
 8004a5a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004a5e:	d8f4      	bhi.n	8004a4a <_realloc_r+0x1e>
 8004a60:	4621      	mov	r1, r4
 8004a62:	4638      	mov	r0, r7
 8004a64:	f7ff fc3a 	bl	80042dc <_malloc_r>
 8004a68:	4680      	mov	r8, r0
 8004a6a:	b908      	cbnz	r0, 8004a70 <_realloc_r+0x44>
 8004a6c:	4645      	mov	r5, r8
 8004a6e:	e7ec      	b.n	8004a4a <_realloc_r+0x1e>
 8004a70:	42b4      	cmp	r4, r6
 8004a72:	4622      	mov	r2, r4
 8004a74:	4629      	mov	r1, r5
 8004a76:	bf28      	it	cs
 8004a78:	4632      	movcs	r2, r6
 8004a7a:	f7ff ffc9 	bl	8004a10 <memcpy>
 8004a7e:	4629      	mov	r1, r5
 8004a80:	4638      	mov	r0, r7
 8004a82:	f7ff fbbf 	bl	8004204 <_free_r>
 8004a86:	e7f1      	b.n	8004a6c <_realloc_r+0x40>

08004a88 <_malloc_usable_size_r>:
 8004a88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004a8c:	1f18      	subs	r0, r3, #4
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	bfbc      	itt	lt
 8004a92:	580b      	ldrlt	r3, [r1, r0]
 8004a94:	18c0      	addlt	r0, r0, r3
 8004a96:	4770      	bx	lr

08004a98 <_init>:
 8004a98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a9a:	bf00      	nop
 8004a9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a9e:	bc08      	pop	{r3}
 8004aa0:	469e      	mov	lr, r3
 8004aa2:	4770      	bx	lr

08004aa4 <_fini>:
 8004aa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004aa6:	bf00      	nop
 8004aa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004aaa:	bc08      	pop	{r3}
 8004aac:	469e      	mov	lr, r3
 8004aae:	4770      	bx	lr
