Warning (10268): Verilog HDL information at md5.sv(80): always construct contains both blocking and non-blocking assignments File: C:/Users/szh95/Documents/GitHub/ECE111/MD5/md5.sv Line: 80
