Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sun Jan 14 03:05:19 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-328414484.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: videosoc_info_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 69 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.176        0.000                      0                21325        0.036        0.000                      0                21325       -0.822       -7.222                      21                  7706  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                           ------------         ----------      --------------
clk100                                          {0.000 5.000}        10.000          100.000         
  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0  {0.000 3.333}        6.667           150.000         
  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {0.000 0.667}        1.333           749.999         
  hdmi_out0_driver_s7hdmioutclocking_mmcm_fb    {0.000 10.000}       20.000          50.000          
  videosoc_pll_clk200                           {0.000 2.500}        5.000           200.000         
  videosoc_pll_fb                               {0.000 5.000}        10.000          100.000         
  videosoc_pll_sys                              {0.000 5.000}        10.000          100.000         
  videosoc_pll_sys4x                            {0.000 1.250}        2.500           400.000         
  videosoc_pll_sys4x_dqs                        {0.625 1.875}        2.500           400.000         
eth_clocks_rx                                   {0.000 4.000}        8.000           125.000         
eth_rx_clk                                      {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx                             {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx90                           {2.000 6.000}        8.000           125.000         
  ethphy_pll_fb                                 {0.000 4.000}        8.000           125.000         
eth_tx_clk                                      {0.000 4.000}        8.000           125.000         
hdmi_in0_pix5x_clk                              {0.000 0.673}        1.347           742.391         
hdmi_in0_pix_clk                                {0.000 3.367}        6.734           148.500         
hdmi_out0_pix5x_clk                             {0.000 0.673}        1.347           742.391         
hdmi_out0_pix_clk                               {0.000 3.367}        6.734           148.500         
pix1p25x_clk                                    {0.000 2.693}        5.387           185.632         
sys_clk                                         {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                                            3.000        0.000                       0                     3  
  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0                                                                                                                                                    4.511        0.000                       0                     2  
  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1                                                                                                                                                   -0.822       -0.822                       1                     2  
  hdmi_out0_driver_s7hdmioutclocking_mmcm_fb                                                                                                                                                     18.751        0.000                       0                     2  
  videosoc_pll_clk200                                 1.223        0.000                      0                   14        0.160        0.000                      0                   14        0.264        0.000                       0                    12  
  videosoc_pll_fb                                                                                                                                                                                 8.751        0.000                       0                     2  
  videosoc_pll_sys                                                                                                                                                                                7.845        0.000                       0                     2  
  videosoc_pll_sys4x                                                                                                                                                                              0.345        0.000                       0                    77  
  videosoc_pll_sys4x_dqs                                                                                                                                                                          0.345        0.000                       0                     4  
eth_clocks_rx                                                                                                                                                                                     5.845        0.000                       0                     1  
eth_rx_clk                                            1.125        0.000                      0                  399        0.047        0.000                      0                  399        2.000        0.000                       0                   160  
  ethphy_pll_clk_tx                                                                                                                                                                               5.845        0.000                       0                     2  
  ethphy_pll_clk_tx90                                                                                                                                                                             5.845        0.000                       0                     3  
  ethphy_pll_fb                                                                                                                                                                                   6.751        0.000                       0                     2  
eth_tx_clk                                            0.544        0.000                      0                  227        0.122        0.000                      0                  227        3.500        0.000                       0                   102  
hdmi_in0_pix5x_clk                                                                                                                                                                               -0.320       -3.840                      12                    12  
hdmi_in0_pix_clk                                      0.441        0.000                      0                 2662        0.048        0.000                      0                 2662        2.117        0.000                       0                  1084  
hdmi_out0_pix5x_clk                                                                                                                                                                              -0.320       -2.560                       8                     8  
hdmi_out0_pix_clk                                     0.771        0.000                      0                 1484        0.047        0.000                      0                 1484        2.117        0.000                       0                   857  
pix1p25x_clk                                          1.011        0.000                      0                  685        0.122        0.000                      0                  685        2.193        0.000                       0                   368  
sys_clk                                               0.176        0.000                      0                15854        0.036        0.000                      0                15854        2.500        0.000                       0                  5001  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y10   BUFG_4/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKIN1   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0
  To Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { MMCME2_ADV_1/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         6.667       4.511      BUFGCTRL_X0Y1    BUFG_10/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.667       5.418      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  To Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.822ns,  Total Violation       -0.822ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
Waveform(ns):       { 0.000 0.667 }
Period(ns):         1.333
Sources:            { MMCME2_ADV_1/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         1.333       -0.822     BUFGCTRL_X0Y5    BUFG_11/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.333       0.084      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.333       212.027    MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_fb
  To Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_driver_s7hdmioutclocking_mmcm_fb
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MMCME2_ADV_1/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  videosoc_pll_clk200
  To Clock:  videosoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        1.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.181ns
    Source Clock Delay      (SCD):    6.536ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.821     6.536    clk200_clk
    SLICE_X162Y150       FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y150       FDPE (Prop_fdpe_C_Q)         0.518     7.054 r  FDPE_2/Q
                         net (fo=1, routed)           0.190     7.244    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X162Y150       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     4.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     4.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     6.387    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     6.478 r  BUFG_3/O
                         net (fo=10, routed)          1.704     8.181    clk200_clk
    SLICE_X162Y150       FDPE                                         r  FDPE_3/C
                         clock pessimism              0.354     8.536    
                         clock uncertainty           -0.053     8.483    
    SLICE_X162Y150       FDPE (Setup_fdpe_C_D)       -0.016     8.467    FDPE_3
  -------------------------------------------------------------------
                         required time                          8.467    
                         arrival time                          -7.244    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             2.714ns  (required time - arrival time)
  Source:                 videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.773ns (36.105%)  route 1.368ns (63.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.181ns = ( 11.181 - 5.000 ) 
    Source Clock Delay      (SCD):    6.536ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.821     6.536    clk200_clk
    SLICE_X162Y151       FDSE                                         r  videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y151       FDSE (Prop_fdse_C_Q)         0.478     7.014 r  videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.856     7.870    videosoc_reset_counter[1]
    SLICE_X162Y151       LUT6 (Prop_lut6_I0_O)        0.295     8.165 r  videosoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.512     8.677    videosoc_ic_reset_i_1_n_0
    SLICE_X161Y151       FDRE                                         r  videosoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.704    11.181    clk200_clk
    SLICE_X161Y151       FDRE                                         r  videosoc_ic_reset_reg/C
                         clock pessimism              0.329    11.511    
                         clock uncertainty           -0.053    11.458    
    SLICE_X161Y151       FDRE (Setup_fdre_C_D)       -0.067    11.391    videosoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.391    
                         arrival time                          -8.677    
  -------------------------------------------------------------------
                         slack                                  2.714    

Slack (MET) :             2.929ns  (required time - arrival time)
  Source:                 videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.642ns (34.718%)  route 1.207ns (65.282%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.181ns = ( 11.181 - 5.000 ) 
    Source Clock Delay      (SCD):    6.536ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.821     6.536    clk200_clk
    SLICE_X162Y151       FDSE                                         r  videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y151       FDSE (Prop_fdse_C_Q)         0.518     7.054 r  videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.828     7.882    videosoc_reset_counter[0]
    SLICE_X162Y151       LUT4 (Prop_lut4_I1_O)        0.124     8.006 r  videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.385    videosoc_reset_counter[3]_i_1_n_0
    SLICE_X162Y151       FDSE                                         r  videosoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.704    11.181    clk200_clk
    SLICE_X162Y151       FDSE                                         r  videosoc_reset_counter_reg[0]/C
                         clock pessimism              0.354    11.536    
                         clock uncertainty           -0.053    11.483    
    SLICE_X162Y151       FDSE (Setup_fdse_C_CE)      -0.169    11.314    videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.314    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                  2.929    

Slack (MET) :             2.929ns  (required time - arrival time)
  Source:                 videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.642ns (34.718%)  route 1.207ns (65.282%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.181ns = ( 11.181 - 5.000 ) 
    Source Clock Delay      (SCD):    6.536ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.821     6.536    clk200_clk
    SLICE_X162Y151       FDSE                                         r  videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y151       FDSE (Prop_fdse_C_Q)         0.518     7.054 r  videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.828     7.882    videosoc_reset_counter[0]
    SLICE_X162Y151       LUT4 (Prop_lut4_I1_O)        0.124     8.006 r  videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.385    videosoc_reset_counter[3]_i_1_n_0
    SLICE_X162Y151       FDSE                                         r  videosoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.704    11.181    clk200_clk
    SLICE_X162Y151       FDSE                                         r  videosoc_reset_counter_reg[1]/C
                         clock pessimism              0.354    11.536    
                         clock uncertainty           -0.053    11.483    
    SLICE_X162Y151       FDSE (Setup_fdse_C_CE)      -0.169    11.314    videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.314    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                  2.929    

Slack (MET) :             2.929ns  (required time - arrival time)
  Source:                 videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.642ns (34.718%)  route 1.207ns (65.282%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.181ns = ( 11.181 - 5.000 ) 
    Source Clock Delay      (SCD):    6.536ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.821     6.536    clk200_clk
    SLICE_X162Y151       FDSE                                         r  videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y151       FDSE (Prop_fdse_C_Q)         0.518     7.054 r  videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.828     7.882    videosoc_reset_counter[0]
    SLICE_X162Y151       LUT4 (Prop_lut4_I1_O)        0.124     8.006 r  videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.385    videosoc_reset_counter[3]_i_1_n_0
    SLICE_X162Y151       FDSE                                         r  videosoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.704    11.181    clk200_clk
    SLICE_X162Y151       FDSE                                         r  videosoc_reset_counter_reg[2]/C
                         clock pessimism              0.354    11.536    
                         clock uncertainty           -0.053    11.483    
    SLICE_X162Y151       FDSE (Setup_fdse_C_CE)      -0.169    11.314    videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.314    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                  2.929    

Slack (MET) :             2.929ns  (required time - arrival time)
  Source:                 videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.642ns (34.718%)  route 1.207ns (65.282%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.181ns = ( 11.181 - 5.000 ) 
    Source Clock Delay      (SCD):    6.536ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.821     6.536    clk200_clk
    SLICE_X162Y151       FDSE                                         r  videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y151       FDSE (Prop_fdse_C_Q)         0.518     7.054 r  videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.828     7.882    videosoc_reset_counter[0]
    SLICE_X162Y151       LUT4 (Prop_lut4_I1_O)        0.124     8.006 r  videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.385    videosoc_reset_counter[3]_i_1_n_0
    SLICE_X162Y151       FDSE                                         r  videosoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.704    11.181    clk200_clk
    SLICE_X162Y151       FDSE                                         r  videosoc_reset_counter_reg[3]/C
                         clock pessimism              0.354    11.536    
                         clock uncertainty           -0.053    11.483    
    SLICE_X162Y151       FDSE (Setup_fdse_C_CE)      -0.169    11.314    videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.314    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                  2.929    

Slack (MET) :             3.397ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.478ns (57.588%)  route 0.352ns (42.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.181ns = ( 11.181 - 5.000 ) 
    Source Clock Delay      (SCD):    6.536ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.821     6.536    clk200_clk
    SLICE_X162Y150       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y150       FDPE (Prop_fdpe_C_Q)         0.478     7.014 r  FDPE_3/Q
                         net (fo=5, routed)           0.352     7.366    clk200_rst
    SLICE_X162Y151       FDSE                                         r  videosoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.704    11.181    clk200_clk
    SLICE_X162Y151       FDSE                                         r  videosoc_reset_counter_reg[0]/C
                         clock pessimism              0.329    11.511    
                         clock uncertainty           -0.053    11.458    
    SLICE_X162Y151       FDSE (Setup_fdse_C_S)       -0.695    10.763    videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.763    
                         arrival time                          -7.366    
  -------------------------------------------------------------------
                         slack                                  3.397    

Slack (MET) :             3.397ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.478ns (57.588%)  route 0.352ns (42.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.181ns = ( 11.181 - 5.000 ) 
    Source Clock Delay      (SCD):    6.536ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.821     6.536    clk200_clk
    SLICE_X162Y150       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y150       FDPE (Prop_fdpe_C_Q)         0.478     7.014 r  FDPE_3/Q
                         net (fo=5, routed)           0.352     7.366    clk200_rst
    SLICE_X162Y151       FDSE                                         r  videosoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.704    11.181    clk200_clk
    SLICE_X162Y151       FDSE                                         r  videosoc_reset_counter_reg[1]/C
                         clock pessimism              0.329    11.511    
                         clock uncertainty           -0.053    11.458    
    SLICE_X162Y151       FDSE (Setup_fdse_C_S)       -0.695    10.763    videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.763    
                         arrival time                          -7.366    
  -------------------------------------------------------------------
                         slack                                  3.397    

Slack (MET) :             3.397ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.478ns (57.588%)  route 0.352ns (42.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.181ns = ( 11.181 - 5.000 ) 
    Source Clock Delay      (SCD):    6.536ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.821     6.536    clk200_clk
    SLICE_X162Y150       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y150       FDPE (Prop_fdpe_C_Q)         0.478     7.014 r  FDPE_3/Q
                         net (fo=5, routed)           0.352     7.366    clk200_rst
    SLICE_X162Y151       FDSE                                         r  videosoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.704    11.181    clk200_clk
    SLICE_X162Y151       FDSE                                         r  videosoc_reset_counter_reg[2]/C
                         clock pessimism              0.329    11.511    
                         clock uncertainty           -0.053    11.458    
    SLICE_X162Y151       FDSE (Setup_fdse_C_S)       -0.695    10.763    videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.763    
                         arrival time                          -7.366    
  -------------------------------------------------------------------
                         slack                                  3.397    

Slack (MET) :             3.397ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.478ns (57.588%)  route 0.352ns (42.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.181ns = ( 11.181 - 5.000 ) 
    Source Clock Delay      (SCD):    6.536ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.821     6.536    clk200_clk
    SLICE_X162Y150       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y150       FDPE (Prop_fdpe_C_Q)         0.478     7.014 r  FDPE_3/Q
                         net (fo=5, routed)           0.352     7.366    clk200_rst
    SLICE_X162Y151       FDSE                                         r  videosoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.704    11.181    clk200_clk
    SLICE_X162Y151       FDSE                                         r  videosoc_reset_counter_reg[3]/C
                         clock pessimism              0.329    11.511    
                         clock uncertainty           -0.053    11.458    
    SLICE_X162Y151       FDSE (Setup_fdse_C_S)       -0.695    10.763    videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.763    
                         arrival time                          -7.366    
  -------------------------------------------------------------------
                         slack                                  3.397    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.508ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.647     1.952    clk200_clk
    SLICE_X162Y150       FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y150       FDPE (Prop_fdpe_C_Q)         0.164     2.116 r  FDPE_2/Q
                         net (fo=1, routed)           0.056     2.172    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X162Y150       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.919     2.508    clk200_clk
    SLICE_X162Y150       FDPE                                         r  FDPE_3/C
                         clock pessimism             -0.556     1.952    
    SLICE_X162Y150       FDPE (Hold_fdpe_C_D)         0.060     2.012    FDPE_3
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.249ns (58.049%)  route 0.180ns (41.951%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.508ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.647     1.952    clk200_clk
    SLICE_X162Y151       FDSE                                         r  videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y151       FDSE (Prop_fdse_C_Q)         0.148     2.100 r  videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.180     2.280    videosoc_reset_counter[1]
    SLICE_X162Y151       LUT2 (Prop_lut2_I1_O)        0.101     2.381 r  videosoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.381    videosoc_reset_counter[1]_i_1_n_0
    SLICE_X162Y151       FDSE                                         r  videosoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.919     2.508    clk200_clk
    SLICE_X162Y151       FDSE                                         r  videosoc_reset_counter_reg[1]/C
                         clock pessimism             -0.556     1.952    
    SLICE_X162Y151       FDSE (Hold_fdse_C_D)         0.131     2.083    videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.249ns (57.513%)  route 0.184ns (42.487%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.508ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.647     1.952    clk200_clk
    SLICE_X162Y151       FDSE                                         r  videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y151       FDSE (Prop_fdse_C_Q)         0.148     2.100 r  videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.184     2.284    videosoc_reset_counter[1]
    SLICE_X162Y151       LUT4 (Prop_lut4_I2_O)        0.101     2.385 r  videosoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.385    videosoc_reset_counter[3]_i_2_n_0
    SLICE_X162Y151       FDSE                                         r  videosoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.919     2.508    clk200_clk
    SLICE_X162Y151       FDSE                                         r  videosoc_reset_counter_reg[3]/C
                         clock pessimism             -0.556     1.952    
    SLICE_X162Y151       FDSE (Hold_fdse_C_D)         0.131     2.083    videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.148ns (53.618%)  route 0.128ns (46.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.508ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.647     1.952    clk200_clk
    SLICE_X162Y150       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y150       FDPE (Prop_fdpe_C_Q)         0.148     2.100 r  FDPE_3/Q
                         net (fo=5, routed)           0.128     2.228    clk200_rst
    SLICE_X162Y151       FDSE                                         r  videosoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.919     2.508    clk200_clk
    SLICE_X162Y151       FDSE                                         r  videosoc_reset_counter_reg[0]/C
                         clock pessimism             -0.540     1.968    
    SLICE_X162Y151       FDSE (Hold_fdse_C_S)        -0.044     1.924    videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.148ns (53.618%)  route 0.128ns (46.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.508ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.647     1.952    clk200_clk
    SLICE_X162Y150       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y150       FDPE (Prop_fdpe_C_Q)         0.148     2.100 r  FDPE_3/Q
                         net (fo=5, routed)           0.128     2.228    clk200_rst
    SLICE_X162Y151       FDSE                                         r  videosoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.919     2.508    clk200_clk
    SLICE_X162Y151       FDSE                                         r  videosoc_reset_counter_reg[1]/C
                         clock pessimism             -0.540     1.968    
    SLICE_X162Y151       FDSE (Hold_fdse_C_S)        -0.044     1.924    videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.148ns (53.618%)  route 0.128ns (46.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.508ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.647     1.952    clk200_clk
    SLICE_X162Y150       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y150       FDPE (Prop_fdpe_C_Q)         0.148     2.100 r  FDPE_3/Q
                         net (fo=5, routed)           0.128     2.228    clk200_rst
    SLICE_X162Y151       FDSE                                         r  videosoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.919     2.508    clk200_clk
    SLICE_X162Y151       FDSE                                         r  videosoc_reset_counter_reg[2]/C
                         clock pessimism             -0.540     1.968    
    SLICE_X162Y151       FDSE (Hold_fdse_C_S)        -0.044     1.924    videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.148ns (53.618%)  route 0.128ns (46.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.508ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.647     1.952    clk200_clk
    SLICE_X162Y150       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y150       FDPE (Prop_fdpe_C_Q)         0.148     2.100 r  FDPE_3/Q
                         net (fo=5, routed)           0.128     2.228    clk200_rst
    SLICE_X162Y151       FDSE                                         r  videosoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.919     2.508    clk200_clk
    SLICE_X162Y151       FDSE                                         r  videosoc_reset_counter_reg[3]/C
                         clock pessimism             -0.540     1.968    
    SLICE_X162Y151       FDSE (Hold_fdse_C_S)        -0.044     1.924    videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.246ns (57.216%)  route 0.184ns (42.784%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.508ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.647     1.952    clk200_clk
    SLICE_X162Y151       FDSE                                         r  videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y151       FDSE (Prop_fdse_C_Q)         0.148     2.100 r  videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.184     2.284    videosoc_reset_counter[1]
    SLICE_X162Y151       LUT3 (Prop_lut3_I0_O)        0.098     2.382 r  videosoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.382    videosoc_reset_counter[2]_i_1_n_0
    SLICE_X162Y151       FDSE                                         r  videosoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.919     2.508    clk200_clk
    SLICE_X162Y151       FDSE                                         r  videosoc_reset_counter_reg[2]/C
                         clock pessimism             -0.556     1.952    
    SLICE_X162Y151       FDSE (Hold_fdse_C_D)         0.121     2.073    videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.209ns (42.390%)  route 0.284ns (57.610%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.508ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.647     1.952    clk200_clk
    SLICE_X162Y151       FDSE                                         r  videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y151       FDSE (Prop_fdse_C_Q)         0.164     2.116 f  videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.284     2.400    videosoc_reset_counter[0]
    SLICE_X162Y151       LUT1 (Prop_lut1_I0_O)        0.045     2.445 r  videosoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.445    videosoc_reset_counter0[0]
    SLICE_X162Y151       FDSE                                         r  videosoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.919     2.508    clk200_clk
    SLICE_X162Y151       FDSE                                         r  videosoc_reset_counter_reg[0]/C
                         clock pessimism             -0.556     1.952    
    SLICE_X162Y151       FDSE (Hold_fdse_C_D)         0.120     2.072    videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.445    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 videosoc_ic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.342%)  route 0.287ns (60.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.508ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.647     1.952    clk200_clk
    SLICE_X161Y151       FDRE                                         r  videosoc_ic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y151       FDRE (Prop_fdre_C_Q)         0.141     2.093 r  videosoc_ic_reset_reg/Q
                         net (fo=4, routed)           0.127     2.220    videosoc_ic_reset
    SLICE_X162Y151       LUT6 (Prop_lut6_I4_O)        0.045     2.265 r  videosoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.160     2.425    videosoc_ic_reset_i_1_n_0
    SLICE_X161Y151       FDRE                                         r  videosoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.919     2.508    clk200_clk
    SLICE_X161Y151       FDRE                                         r  videosoc_ic_reset_reg/C
                         clock pessimism             -0.556     1.952    
    SLICE_X161Y151       FDRE (Hold_fdre_C_D)         0.070     2.022    videosoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.425    
  -------------------------------------------------------------------
                         slack                                  0.403    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videosoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y2  IDELAYCTRL_REPLICATED_0/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0_2/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y6    BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X162Y150   FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X162Y150   FDPE_3/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y151   videosoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y151   videosoc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y151   videosoc_reset_counter_reg[2]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  IDELAYCTRL_REPLICATED_0/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0_2/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y150   FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y150   FDPE_3/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y151   videosoc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y151   videosoc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y151   videosoc_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y151   videosoc_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X161Y151   videosoc_ic_reset_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y150   FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y150   FDPE_3/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y151   videosoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y150   FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y150   FDPE_3/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y151   videosoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y151   videosoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y151   videosoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y151   videosoc_reset_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X161Y151   videosoc_ic_reset_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y150   FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y150   FDPE_3/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y151   videosoc_reset_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  videosoc_pll_fb
  To Clock:  videosoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videosoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  videosoc_pll_sys
  To Clock:  videosoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videosoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  videosoc_pll_sys4x
  To Clock:  videosoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videosoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y4   BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y196   ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  videosoc_pll_sys4x_dqs
  To Clock:  videosoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videosoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y7   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y182   OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y194   OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_clocks_rx
  To Clock:  eth_clocks_rx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clocks_rx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clocks_rx }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2  BUFG_5/I



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.125ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.125ns  (required time - arrival time)
  Source:                 ethphy_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.657ns  (logic 1.554ns (23.342%)  route 5.103ns (76.658%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 9.714 - 8.000 ) 
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         1.937     1.937    eth_rx_clk
    SLICE_X28Y93         FDRE                                         r  ethphy_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.456     2.393 r  ethphy_source_payload_data_reg[2]/Q
                         net (fo=6, routed)           0.986     3.380    ethphy_source_payload_data[2]
    SLICE_X28Y95         LUT3 (Prop_lut3_I1_O)        0.152     3.532 r  ethmac_crc32_checker_crc_reg[28]_i_2/O
                         net (fo=12, routed)          0.704     4.236    ethmac_crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X29Y95         LUT5 (Prop_lut5_I4_O)        0.326     4.562 r  ethmac_rx_converter_converter_source_payload_data[39]_i_21/O
                         net (fo=1, routed)           0.667     5.229    ethmac_rx_converter_converter_source_payload_data[39]_i_21_n_0
    SLICE_X29Y95         LUT6 (Prop_lut6_I0_O)        0.124     5.353 r  ethmac_rx_converter_converter_source_payload_data[39]_i_17/O
                         net (fo=1, routed)           0.573     5.926    ethmac_rx_converter_converter_source_payload_data[39]_i_17_n_0
    SLICE_X29Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.050 r  ethmac_rx_converter_converter_source_payload_data[39]_i_14/O
                         net (fo=1, routed)           0.154     6.204    ethmac_rx_converter_converter_source_payload_data[39]_i_14_n_0
    SLICE_X29Y96         LUT6 (Prop_lut6_I5_O)        0.124     6.328 r  ethmac_rx_converter_converter_source_payload_data[39]_i_7/O
                         net (fo=1, routed)           0.428     6.756    ethmac_rx_converter_converter_source_payload_data[39]_i_7_n_0
    SLICE_X30Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.880 r  ethmac_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.159     7.038    ethmac_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X30Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.162 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=4, routed)           1.432     8.595    ethmac_crc32_checker_source_source_payload_error
    SLICE_X61Y96         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.714     9.714    eth_rx_clk
    SLICE_X61Y96         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.088     9.802    
                         clock uncertainty           -0.035     9.767    
    SLICE_X61Y96         FDRE (Setup_fdre_C_D)       -0.047     9.720    ethmac_rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                          9.720    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                  1.125    

Slack (MET) :             1.241ns  (required time - arrival time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         1.845     1.845    eth_rx_clk
    SLICE_X44Y95         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y95         FDPE (Prop_fdpe_C_Q)         0.518     2.363 r  FDPE_8/Q
                         net (fo=1, routed)           0.190     2.553    xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X44Y95         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y2        BUFG                         0.000     2.000 r  BUFG_5/O
                         net (fo=160, routed)         1.716     3.716    eth_rx_clk
    SLICE_X44Y95         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.129     3.845    
                         clock uncertainty           -0.035     3.810    
    SLICE_X44Y95         FDPE (Setup_fdpe_C_D)       -0.016     3.794    FDPE_9
  -------------------------------------------------------------------
                         required time                          3.794    
                         arrival time                          -2.553    
  -------------------------------------------------------------------
                         slack                                  1.241    

Slack (MET) :             1.253ns  (required time - arrival time)
  Source:                 ethphy_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.510ns  (logic 1.554ns (23.871%)  route 4.956ns (76.129%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 9.714 - 8.000 ) 
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         1.937     1.937    eth_rx_clk
    SLICE_X28Y93         FDRE                                         r  ethphy_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.456     2.393 r  ethphy_source_payload_data_reg[2]/Q
                         net (fo=6, routed)           0.986     3.380    ethphy_source_payload_data[2]
    SLICE_X28Y95         LUT3 (Prop_lut3_I1_O)        0.152     3.532 r  ethmac_crc32_checker_crc_reg[28]_i_2/O
                         net (fo=12, routed)          0.704     4.236    ethmac_crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X29Y95         LUT5 (Prop_lut5_I4_O)        0.326     4.562 r  ethmac_rx_converter_converter_source_payload_data[39]_i_21/O
                         net (fo=1, routed)           0.667     5.229    ethmac_rx_converter_converter_source_payload_data[39]_i_21_n_0
    SLICE_X29Y95         LUT6 (Prop_lut6_I0_O)        0.124     5.353 r  ethmac_rx_converter_converter_source_payload_data[39]_i_17/O
                         net (fo=1, routed)           0.573     5.926    ethmac_rx_converter_converter_source_payload_data[39]_i_17_n_0
    SLICE_X29Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.050 r  ethmac_rx_converter_converter_source_payload_data[39]_i_14/O
                         net (fo=1, routed)           0.154     6.204    ethmac_rx_converter_converter_source_payload_data[39]_i_14_n_0
    SLICE_X29Y96         LUT6 (Prop_lut6_I5_O)        0.124     6.328 r  ethmac_rx_converter_converter_source_payload_data[39]_i_7/O
                         net (fo=1, routed)           0.428     6.756    ethmac_rx_converter_converter_source_payload_data[39]_i_7_n_0
    SLICE_X30Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.880 r  ethmac_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.159     7.038    ethmac_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X30Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.162 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=4, routed)           1.285     8.447    ethmac_crc32_checker_source_source_payload_error
    SLICE_X57Y96         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.714     9.714    eth_rx_clk
    SLICE_X57Y96         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.088     9.802    
                         clock uncertainty           -0.035     9.767    
    SLICE_X57Y96         FDRE (Setup_fdre_C_D)       -0.067     9.700    ethmac_rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                          9.700    
                         arrival time                          -8.447    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.255ns  (required time - arrival time)
  Source:                 ethphy_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.508ns  (logic 1.554ns (23.879%)  route 4.954ns (76.121%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 9.714 - 8.000 ) 
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         1.937     1.937    eth_rx_clk
    SLICE_X28Y93         FDRE                                         r  ethphy_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.456     2.393 r  ethphy_source_payload_data_reg[2]/Q
                         net (fo=6, routed)           0.986     3.380    ethphy_source_payload_data[2]
    SLICE_X28Y95         LUT3 (Prop_lut3_I1_O)        0.152     3.532 r  ethmac_crc32_checker_crc_reg[28]_i_2/O
                         net (fo=12, routed)          0.704     4.236    ethmac_crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X29Y95         LUT5 (Prop_lut5_I4_O)        0.326     4.562 r  ethmac_rx_converter_converter_source_payload_data[39]_i_21/O
                         net (fo=1, routed)           0.667     5.229    ethmac_rx_converter_converter_source_payload_data[39]_i_21_n_0
    SLICE_X29Y95         LUT6 (Prop_lut6_I0_O)        0.124     5.353 r  ethmac_rx_converter_converter_source_payload_data[39]_i_17/O
                         net (fo=1, routed)           0.573     5.926    ethmac_rx_converter_converter_source_payload_data[39]_i_17_n_0
    SLICE_X29Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.050 r  ethmac_rx_converter_converter_source_payload_data[39]_i_14/O
                         net (fo=1, routed)           0.154     6.204    ethmac_rx_converter_converter_source_payload_data[39]_i_14_n_0
    SLICE_X29Y96         LUT6 (Prop_lut6_I5_O)        0.124     6.328 r  ethmac_rx_converter_converter_source_payload_data[39]_i_7/O
                         net (fo=1, routed)           0.428     6.756    ethmac_rx_converter_converter_source_payload_data[39]_i_7_n_0
    SLICE_X30Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.880 r  ethmac_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.159     7.038    ethmac_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X30Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.162 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=4, routed)           1.283     8.445    ethmac_crc32_checker_source_source_payload_error
    SLICE_X55Y96         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.714     9.714    eth_rx_clk
    SLICE_X55Y96         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.088     9.802    
                         clock uncertainty           -0.035     9.767    
    SLICE_X55Y96         FDRE (Setup_fdre_C_D)       -0.067     9.700    ethmac_rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                          9.700    
                         arrival time                          -8.445    
  -------------------------------------------------------------------
                         slack                                  1.255    

Slack (MET) :             1.289ns  (required time - arrival time)
  Source:                 ethphy_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.509ns  (logic 1.554ns (23.873%)  route 4.955ns (76.127%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 9.714 - 8.000 ) 
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         1.937     1.937    eth_rx_clk
    SLICE_X28Y93         FDRE                                         r  ethphy_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.456     2.393 r  ethphy_source_payload_data_reg[2]/Q
                         net (fo=6, routed)           0.986     3.380    ethphy_source_payload_data[2]
    SLICE_X28Y95         LUT3 (Prop_lut3_I1_O)        0.152     3.532 r  ethmac_crc32_checker_crc_reg[28]_i_2/O
                         net (fo=12, routed)          0.704     4.236    ethmac_crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X29Y95         LUT5 (Prop_lut5_I4_O)        0.326     4.562 r  ethmac_rx_converter_converter_source_payload_data[39]_i_21/O
                         net (fo=1, routed)           0.667     5.229    ethmac_rx_converter_converter_source_payload_data[39]_i_21_n_0
    SLICE_X29Y95         LUT6 (Prop_lut6_I0_O)        0.124     5.353 r  ethmac_rx_converter_converter_source_payload_data[39]_i_17/O
                         net (fo=1, routed)           0.573     5.926    ethmac_rx_converter_converter_source_payload_data[39]_i_17_n_0
    SLICE_X29Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.050 r  ethmac_rx_converter_converter_source_payload_data[39]_i_14/O
                         net (fo=1, routed)           0.154     6.204    ethmac_rx_converter_converter_source_payload_data[39]_i_14_n_0
    SLICE_X29Y96         LUT6 (Prop_lut6_I5_O)        0.124     6.328 r  ethmac_rx_converter_converter_source_payload_data[39]_i_7/O
                         net (fo=1, routed)           0.428     6.756    ethmac_rx_converter_converter_source_payload_data[39]_i_7_n_0
    SLICE_X30Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.880 r  ethmac_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.159     7.038    ethmac_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X30Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.162 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=4, routed)           1.284     8.447    ethmac_crc32_checker_source_source_payload_error
    SLICE_X56Y96         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.714     9.714    eth_rx_clk
    SLICE_X56Y96         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.088     9.802    
                         clock uncertainty           -0.035     9.767    
    SLICE_X56Y96         FDRE (Setup_fdre_C_D)       -0.031     9.736    ethmac_rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                          9.736    
                         arrival time                          -8.447    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.912ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl5_regs1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.563ns  (logic 1.211ns (21.768%)  route 4.352ns (78.232%))
  Logic Levels:           5  (LUT4=2 LUT5=3)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 9.801 - 8.000 ) 
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         1.845     1.845    eth_rx_clk
    SLICE_X53Y98         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.419     2.264 r  xilinxmultiregimpl5_regs1_reg[4]/Q
                         net (fo=1, routed)           0.807     3.071    xilinxmultiregimpl5_regs1[4]
    SLICE_X52Y98         LUT4 (Prop_lut4_I2_O)        0.296     3.367 r  storage_12_reg_i_10/O
                         net (fo=1, routed)           0.537     3.905    storage_12_reg_i_10_n_0
    SLICE_X51Y96         LUT5 (Prop_lut5_I4_O)        0.124     4.029 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           1.172     5.200    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X39Y95         LUT5 (Prop_lut5_I4_O)        0.124     5.324 f  storage_10_reg_0_7_0_5_i_9/O
                         net (fo=2, routed)           0.704     6.028    storage_10_reg_0_7_0_5_i_9_n_0
    SLICE_X35Y94         LUT5 (Prop_lut5_I4_O)        0.124     6.152 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=7, routed)           0.627     6.779    ethmac_crc32_checker_sink_sink_ready
    SLICE_X39Y95         LUT4 (Prop_lut4_I0_O)        0.124     6.903 r  storage_10_reg_0_7_0_5_i_1/O
                         net (fo=21, routed)          0.506     7.409    storage_10_reg_0_7_0_5/WE
    SLICE_X40Y96         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.801     9.801    storage_10_reg_0_7_0_5/WCLK
    SLICE_X40Y96         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/CLK
                         clock pessimism              0.088     9.889    
                         clock uncertainty           -0.035     9.854    
    SLICE_X40Y96         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     9.321    storage_10_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          9.321    
                         arrival time                          -7.409    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             1.912ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl5_regs1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.563ns  (logic 1.211ns (21.768%)  route 4.352ns (78.232%))
  Logic Levels:           5  (LUT4=2 LUT5=3)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 9.801 - 8.000 ) 
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         1.845     1.845    eth_rx_clk
    SLICE_X53Y98         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.419     2.264 r  xilinxmultiregimpl5_regs1_reg[4]/Q
                         net (fo=1, routed)           0.807     3.071    xilinxmultiregimpl5_regs1[4]
    SLICE_X52Y98         LUT4 (Prop_lut4_I2_O)        0.296     3.367 r  storage_12_reg_i_10/O
                         net (fo=1, routed)           0.537     3.905    storage_12_reg_i_10_n_0
    SLICE_X51Y96         LUT5 (Prop_lut5_I4_O)        0.124     4.029 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           1.172     5.200    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X39Y95         LUT5 (Prop_lut5_I4_O)        0.124     5.324 f  storage_10_reg_0_7_0_5_i_9/O
                         net (fo=2, routed)           0.704     6.028    storage_10_reg_0_7_0_5_i_9_n_0
    SLICE_X35Y94         LUT5 (Prop_lut5_I4_O)        0.124     6.152 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=7, routed)           0.627     6.779    ethmac_crc32_checker_sink_sink_ready
    SLICE_X39Y95         LUT4 (Prop_lut4_I0_O)        0.124     6.903 r  storage_10_reg_0_7_0_5_i_1/O
                         net (fo=21, routed)          0.506     7.409    storage_10_reg_0_7_0_5/WE
    SLICE_X40Y96         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.801     9.801    storage_10_reg_0_7_0_5/WCLK
    SLICE_X40Y96         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism              0.088     9.889    
                         clock uncertainty           -0.035     9.854    
    SLICE_X40Y96         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     9.321    storage_10_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          9.321    
                         arrival time                          -7.409    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             1.912ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl5_regs1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.563ns  (logic 1.211ns (21.768%)  route 4.352ns (78.232%))
  Logic Levels:           5  (LUT4=2 LUT5=3)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 9.801 - 8.000 ) 
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         1.845     1.845    eth_rx_clk
    SLICE_X53Y98         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.419     2.264 r  xilinxmultiregimpl5_regs1_reg[4]/Q
                         net (fo=1, routed)           0.807     3.071    xilinxmultiregimpl5_regs1[4]
    SLICE_X52Y98         LUT4 (Prop_lut4_I2_O)        0.296     3.367 r  storage_12_reg_i_10/O
                         net (fo=1, routed)           0.537     3.905    storage_12_reg_i_10_n_0
    SLICE_X51Y96         LUT5 (Prop_lut5_I4_O)        0.124     4.029 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           1.172     5.200    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X39Y95         LUT5 (Prop_lut5_I4_O)        0.124     5.324 f  storage_10_reg_0_7_0_5_i_9/O
                         net (fo=2, routed)           0.704     6.028    storage_10_reg_0_7_0_5_i_9_n_0
    SLICE_X35Y94         LUT5 (Prop_lut5_I4_O)        0.124     6.152 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=7, routed)           0.627     6.779    ethmac_crc32_checker_sink_sink_ready
    SLICE_X39Y95         LUT4 (Prop_lut4_I0_O)        0.124     6.903 r  storage_10_reg_0_7_0_5_i_1/O
                         net (fo=21, routed)          0.506     7.409    storage_10_reg_0_7_0_5/WE
    SLICE_X40Y96         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.801     9.801    storage_10_reg_0_7_0_5/WCLK
    SLICE_X40Y96         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/CLK
                         clock pessimism              0.088     9.889    
                         clock uncertainty           -0.035     9.854    
    SLICE_X40Y96         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     9.321    storage_10_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          9.321    
                         arrival time                          -7.409    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             1.912ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl5_regs1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.563ns  (logic 1.211ns (21.768%)  route 4.352ns (78.232%))
  Logic Levels:           5  (LUT4=2 LUT5=3)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 9.801 - 8.000 ) 
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         1.845     1.845    eth_rx_clk
    SLICE_X53Y98         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.419     2.264 r  xilinxmultiregimpl5_regs1_reg[4]/Q
                         net (fo=1, routed)           0.807     3.071    xilinxmultiregimpl5_regs1[4]
    SLICE_X52Y98         LUT4 (Prop_lut4_I2_O)        0.296     3.367 r  storage_12_reg_i_10/O
                         net (fo=1, routed)           0.537     3.905    storage_12_reg_i_10_n_0
    SLICE_X51Y96         LUT5 (Prop_lut5_I4_O)        0.124     4.029 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           1.172     5.200    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X39Y95         LUT5 (Prop_lut5_I4_O)        0.124     5.324 f  storage_10_reg_0_7_0_5_i_9/O
                         net (fo=2, routed)           0.704     6.028    storage_10_reg_0_7_0_5_i_9_n_0
    SLICE_X35Y94         LUT5 (Prop_lut5_I4_O)        0.124     6.152 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=7, routed)           0.627     6.779    ethmac_crc32_checker_sink_sink_ready
    SLICE_X39Y95         LUT4 (Prop_lut4_I0_O)        0.124     6.903 r  storage_10_reg_0_7_0_5_i_1/O
                         net (fo=21, routed)          0.506     7.409    storage_10_reg_0_7_0_5/WE
    SLICE_X40Y96         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.801     9.801    storage_10_reg_0_7_0_5/WCLK
    SLICE_X40Y96         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism              0.088     9.889    
                         clock uncertainty           -0.035     9.854    
    SLICE_X40Y96         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     9.321    storage_10_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          9.321    
                         arrival time                          -7.409    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             1.912ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl5_regs1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.563ns  (logic 1.211ns (21.768%)  route 4.352ns (78.232%))
  Logic Levels:           5  (LUT4=2 LUT5=3)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 9.801 - 8.000 ) 
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         1.845     1.845    eth_rx_clk
    SLICE_X53Y98         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.419     2.264 r  xilinxmultiregimpl5_regs1_reg[4]/Q
                         net (fo=1, routed)           0.807     3.071    xilinxmultiregimpl5_regs1[4]
    SLICE_X52Y98         LUT4 (Prop_lut4_I2_O)        0.296     3.367 r  storage_12_reg_i_10/O
                         net (fo=1, routed)           0.537     3.905    storage_12_reg_i_10_n_0
    SLICE_X51Y96         LUT5 (Prop_lut5_I4_O)        0.124     4.029 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           1.172     5.200    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X39Y95         LUT5 (Prop_lut5_I4_O)        0.124     5.324 f  storage_10_reg_0_7_0_5_i_9/O
                         net (fo=2, routed)           0.704     6.028    storage_10_reg_0_7_0_5_i_9_n_0
    SLICE_X35Y94         LUT5 (Prop_lut5_I4_O)        0.124     6.152 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=7, routed)           0.627     6.779    ethmac_crc32_checker_sink_sink_ready
    SLICE_X39Y95         LUT4 (Prop_lut4_I0_O)        0.124     6.903 r  storage_10_reg_0_7_0_5_i_1/O
                         net (fo=21, routed)          0.506     7.409    storage_10_reg_0_7_0_5/WE
    SLICE_X40Y96         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.801     9.801    storage_10_reg_0_7_0_5/WCLK
    SLICE_X40Y96         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/CLK
                         clock pessimism              0.088     9.889    
                         clock uncertainty           -0.035     9.854    
    SLICE_X40Y96         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     9.321    storage_10_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          9.321    
                         arrival time                          -7.409    
  -------------------------------------------------------------------
                         slack                                  1.912    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.682ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.682     0.682    eth_rx_clk
    SLICE_X41Y95         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.141     0.823 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.229     1.053    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X40Y95         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.958     0.958    storage_10_reg_0_7_6_7/WCLK
    SLICE_X40Y95         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.262     0.695    
    SLICE_X40Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.005    storage_10_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.682ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.682     0.682    eth_rx_clk
    SLICE_X41Y95         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.141     0.823 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.229     1.053    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X40Y95         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.958     0.958    storage_10_reg_0_7_6_7/WCLK
    SLICE_X40Y95         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.262     0.695    
    SLICE_X40Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.005    storage_10_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.682ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.682     0.682    eth_rx_clk
    SLICE_X41Y95         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.141     0.823 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.229     1.053    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X40Y95         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.958     0.958    storage_10_reg_0_7_6_7/WCLK
    SLICE_X40Y95         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.262     0.695    
    SLICE_X40Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.005    storage_10_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.682ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.682     0.682    eth_rx_clk
    SLICE_X41Y95         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.141     0.823 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.229     1.053    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X40Y95         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.958     0.958    storage_10_reg_0_7_6_7/WCLK
    SLICE_X40Y95         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.262     0.695    
    SLICE_X40Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.005    storage_10_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.682ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.682     0.682    eth_rx_clk
    SLICE_X41Y95         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.141     0.823 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.229     1.053    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X40Y95         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.958     0.958    storage_10_reg_0_7_6_7/WCLK
    SLICE_X40Y95         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.262     0.695    
    SLICE_X40Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.005    storage_10_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.682ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.682     0.682    eth_rx_clk
    SLICE_X41Y95         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.141     0.823 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.229     1.053    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X40Y95         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.958     0.958    storage_10_reg_0_7_6_7/WCLK
    SLICE_X40Y95         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.262     0.695    
    SLICE_X40Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.005    storage_10_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.682ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.682     0.682    eth_rx_clk
    SLICE_X41Y95         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.141     0.823 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.229     1.053    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X40Y95         RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.958     0.958    storage_10_reg_0_7_6_7/WCLK
    SLICE_X40Y95         RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.262     0.695    
    SLICE_X40Y95         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.005    storage_10_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.682ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.682     0.682    eth_rx_clk
    SLICE_X41Y95         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.141     0.823 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.229     1.053    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X40Y95         RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.958     0.958    storage_10_reg_0_7_6_7/WCLK
    SLICE_X40Y95         RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.262     0.695    
    SLICE_X40Y95         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.005    storage_10_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.136%)  route 0.285ns (66.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.682ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.682     0.682    eth_rx_clk
    SLICE_X41Y95         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.141     0.823 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.285     1.108    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X40Y96         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.958     0.958    storage_10_reg_0_7_0_5/WCLK
    SLICE_X40Y96         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.259     0.698    
    SLICE_X40Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.008    storage_10_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.136%)  route 0.285ns (66.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.682ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.682     0.682    eth_rx_clk
    SLICE_X41Y95         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.141     0.823 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.285     1.108    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X40Y96         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.958     0.958    storage_10_reg_0_7_0_5/WCLK
    SLICE_X40Y96         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.259     0.698    
    SLICE_X40Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.008    storage_10_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_5/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X3Y19    storage_12_reg/CLKBWRCLK
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y79    IDDR/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y96    IDDR_1/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y92    IDDR_2/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y91    IDDR_3/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y86    IDDR_4/C
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X44Y95    FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X44Y95    FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X34Y95    clockdomainsrenamer1_state_reg/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X40Y96    storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X40Y96    storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X40Y96    storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X40Y96    storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X40Y96    storage_10_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X40Y96    storage_10_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X40Y96    storage_10_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X40Y96    storage_10_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X40Y96    storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X40Y96    storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X40Y96    storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X40Y96    storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X40Y96    storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X40Y96    storage_10_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X40Y96    storage_10_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X40Y96    storage_10_reg_0_7_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx
  To Clock:  ethphy_pll_clk_tx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3   BUFG_6/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx90
  To Clock:  ethphy_pll_clk_tx90

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx90
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y8   BUFG_7/I
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y89    ODDR/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_fb
  To Clock:  ethphy_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.831ns  (logic 1.877ns (27.479%)  route 4.954ns (72.521%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=2 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.853ns = ( 9.853 - 8.000 ) 
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.932     1.932    eth_tx_clk
    SLICE_X12Y79         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79         FDRE (Prop_fdre_C_Q)         0.478     2.410 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.865     3.276    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X13Y79         LUT4 (Prop_lut4_I0_O)        0.301     3.577 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.403     3.980    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X13Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.104 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.324     4.427    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X12Y81         LUT3 (Prop_lut3_I0_O)        0.124     4.551 f  clockdomainsrenamer4_state[1]_i_3/O
                         net (fo=5, routed)           0.694     5.246    ethmac_padding_inserter_source_valid
    SLICE_X12Y81         LUT3 (Prop_lut3_I0_O)        0.124     5.370 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.476     5.846    ethmac_crc32_inserter_source_valid
    SLICE_X12Y81         LUT4 (Prop_lut4_I1_O)        0.150     5.996 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.529     6.525    ethmac_preamble_inserter_sink_ready
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.328     6.853 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.481     7.334    ethmac_tx_converter_converter_mux0
    SLICE_X12Y78         LUT3 (Prop_lut3_I2_O)        0.124     7.458 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.350     7.807    ethmac_tx_converter_converter_mux__0
    SLICE_X13Y79         LUT2 (Prop_lut2_I1_O)        0.124     7.931 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.832     8.763    ethmac_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X0Y16         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.853     9.853    eth_tx_clk
    RAMB36_X0Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.942    
                         clock uncertainty           -0.069     9.873    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     9.307    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.307    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.558ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.817ns  (logic 1.877ns (27.534%)  route 4.940ns (72.466%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT6=3)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.853ns = ( 9.853 - 8.000 ) 
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.932     1.932    eth_tx_clk
    SLICE_X12Y79         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79         FDRE (Prop_fdre_C_Q)         0.478     2.410 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.865     3.276    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X13Y79         LUT4 (Prop_lut4_I0_O)        0.301     3.577 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.403     3.980    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X13Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.104 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.324     4.427    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X12Y81         LUT3 (Prop_lut3_I0_O)        0.124     4.551 f  clockdomainsrenamer4_state[1]_i_3/O
                         net (fo=5, routed)           0.694     5.246    ethmac_padding_inserter_source_valid
    SLICE_X12Y81         LUT3 (Prop_lut3_I0_O)        0.124     5.370 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.476     5.846    ethmac_crc32_inserter_source_valid
    SLICE_X12Y81         LUT4 (Prop_lut4_I1_O)        0.150     5.996 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.529     6.525    ethmac_preamble_inserter_sink_ready
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.328     6.853 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.481     7.334    ethmac_tx_converter_converter_mux0
    SLICE_X12Y78         LUT3 (Prop_lut3_I2_O)        0.124     7.458 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.370     7.827    ethmac_tx_converter_converter_mux__0
    SLICE_X12Y80         LUT6 (Prop_lut6_I1_O)        0.124     7.951 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.798     8.749    ethmac_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X0Y16         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.853     9.853    eth_tx_clk
    RAMB36_X0Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.942    
                         clock uncertainty           -0.069     9.873    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     9.307    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.307    
                         arrival time                          -8.749    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.566ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.809ns  (logic 1.877ns (27.568%)  route 4.932ns (72.432%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.853ns = ( 9.853 - 8.000 ) 
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.932     1.932    eth_tx_clk
    SLICE_X12Y79         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79         FDRE (Prop_fdre_C_Q)         0.478     2.410 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.865     3.276    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X13Y79         LUT4 (Prop_lut4_I0_O)        0.301     3.577 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.403     3.980    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X13Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.104 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.324     4.427    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X12Y81         LUT3 (Prop_lut3_I0_O)        0.124     4.551 f  clockdomainsrenamer4_state[1]_i_3/O
                         net (fo=5, routed)           0.694     5.246    ethmac_padding_inserter_source_valid
    SLICE_X12Y81         LUT3 (Prop_lut3_I0_O)        0.124     5.370 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.476     5.846    ethmac_crc32_inserter_source_valid
    SLICE_X12Y81         LUT4 (Prop_lut4_I1_O)        0.150     5.996 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.529     6.525    ethmac_preamble_inserter_sink_ready
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.328     6.853 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.481     7.334    ethmac_tx_converter_converter_mux0
    SLICE_X12Y78         LUT3 (Prop_lut3_I2_O)        0.124     7.458 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.360     7.817    ethmac_tx_converter_converter_mux__0
    SLICE_X12Y80         LUT5 (Prop_lut5_I2_O)        0.124     7.941 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.800     8.741    ethmac_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X0Y16         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.853     9.853    eth_tx_clk
    RAMB36_X0Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.942    
                         clock uncertainty           -0.069     9.873    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     9.307    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.307    
                         arrival time                          -8.741    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.797ns  (logic 1.877ns (27.617%)  route 4.920ns (72.383%))
  Logic Levels:           8  (LUT3=4 LUT4=2 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.853ns = ( 9.853 - 8.000 ) 
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.932     1.932    eth_tx_clk
    SLICE_X12Y79         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79         FDRE (Prop_fdre_C_Q)         0.478     2.410 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.865     3.276    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X13Y79         LUT4 (Prop_lut4_I0_O)        0.301     3.577 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.403     3.980    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X13Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.104 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.324     4.427    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X12Y81         LUT3 (Prop_lut3_I0_O)        0.124     4.551 f  clockdomainsrenamer4_state[1]_i_3/O
                         net (fo=5, routed)           0.694     5.246    ethmac_padding_inserter_source_valid
    SLICE_X12Y81         LUT3 (Prop_lut3_I0_O)        0.124     5.370 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.476     5.846    ethmac_crc32_inserter_source_valid
    SLICE_X12Y81         LUT4 (Prop_lut4_I1_O)        0.150     5.996 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.529     6.525    ethmac_preamble_inserter_sink_ready
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.328     6.853 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.481     7.334    ethmac_tx_converter_converter_mux0
    SLICE_X12Y78         LUT3 (Prop_lut3_I2_O)        0.124     7.458 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.461     7.918    ethmac_tx_converter_converter_mux__0
    SLICE_X13Y79         LUT3 (Prop_lut3_I1_O)        0.124     8.042 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.687     8.729    ethmac_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X0Y16         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.853     9.853    eth_tx_clk
    RAMB36_X0Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.942    
                         clock uncertainty           -0.069     9.873    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     9.307    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.307    
                         arrival time                          -8.729    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.778ns  (logic 1.877ns (27.694%)  route 4.901ns (72.306%))
  Logic Levels:           8  (LUT3=3 LUT4=3 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.853ns = ( 9.853 - 8.000 ) 
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.932     1.932    eth_tx_clk
    SLICE_X12Y79         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79         FDRE (Prop_fdre_C_Q)         0.478     2.410 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.865     3.276    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X13Y79         LUT4 (Prop_lut4_I0_O)        0.301     3.577 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.403     3.980    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X13Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.104 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.324     4.427    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X12Y81         LUT3 (Prop_lut3_I0_O)        0.124     4.551 f  clockdomainsrenamer4_state[1]_i_3/O
                         net (fo=5, routed)           0.694     5.246    ethmac_padding_inserter_source_valid
    SLICE_X12Y81         LUT3 (Prop_lut3_I0_O)        0.124     5.370 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.476     5.846    ethmac_crc32_inserter_source_valid
    SLICE_X12Y81         LUT4 (Prop_lut4_I1_O)        0.150     5.996 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.529     6.525    ethmac_preamble_inserter_sink_ready
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.328     6.853 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.481     7.334    ethmac_tx_converter_converter_mux0
    SLICE_X12Y78         LUT3 (Prop_lut3_I2_O)        0.124     7.458 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.531     7.989    ethmac_tx_converter_converter_mux__0
    SLICE_X9Y79          LUT4 (Prop_lut4_I0_O)        0.124     8.113 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           0.597     8.710    ethmac_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X0Y16         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.853     9.853    eth_tx_clk
    RAMB36_X0Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.942    
                         clock uncertainty           -0.069     9.873    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.307    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.307    
                         arrival time                          -8.710    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.229ns  (logic 3.056ns (49.062%)  route 3.173ns (50.938%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.980     1.980    eth_tx_clk
    RAMB36_X0Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      2.454     4.434 r  storage_11_reg/DOADO[18]
                         net (fo=1, routed)           1.235     5.669    ethmac_tx_converter_converter_sink_payload_data_reg[22]
    SLICE_X8Y81          LUT6 (Prop_lut6_I1_O)        0.124     5.793 r  ODDR_4_i_7/O
                         net (fo=2, routed)           0.669     6.462    ODDR_4_i_7_n_0
    SLICE_X8Y81          LUT4 (Prop_lut4_I3_O)        0.150     6.612 r  ODDR_4_i_4/O
                         net (fo=1, routed)           0.452     7.064    ODDR_4_i_4_n_0
    SLICE_X8Y81          LUT6 (Prop_lut6_I3_O)        0.328     7.392 r  ODDR_4_i_1/O
                         net (fo=1, routed)           0.816     8.209    ethmac_tx_gap_inserter_source_payload_data[2]
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D1)      -0.834     9.049    ODDR_4
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.209    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.955ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.420ns  (logic 1.877ns (29.238%)  route 4.543ns (70.762%))
  Logic Levels:           8  (LUT3=2 LUT4=3 LUT6=3)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.853ns = ( 9.853 - 8.000 ) 
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.932     1.932    eth_tx_clk
    SLICE_X12Y79         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79         FDRE (Prop_fdre_C_Q)         0.478     2.410 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.865     3.276    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X13Y79         LUT4 (Prop_lut4_I0_O)        0.301     3.577 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.403     3.980    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X13Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.104 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.324     4.427    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X12Y81         LUT3 (Prop_lut3_I0_O)        0.124     4.551 f  clockdomainsrenamer4_state[1]_i_3/O
                         net (fo=5, routed)           0.694     5.246    ethmac_padding_inserter_source_valid
    SLICE_X12Y81         LUT3 (Prop_lut3_I0_O)        0.124     5.370 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.476     5.846    ethmac_crc32_inserter_source_valid
    SLICE_X12Y81         LUT4 (Prop_lut4_I1_O)        0.150     5.996 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.529     6.525    ethmac_preamble_inserter_sink_ready
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.328     6.853 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.190     7.042    ethmac_tx_converter_converter_mux0
    SLICE_X13Y81         LUT6 (Prop_lut6_I1_O)        0.124     7.166 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.458     7.624    storage_11_reg_i_46_n_0
    SLICE_X11Y81         LUT4 (Prop_lut4_I1_O)        0.124     7.748 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.604     8.352    ethmac_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X0Y16         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.853     9.853    eth_tx_clk
    RAMB36_X0Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.942    
                         clock uncertainty           -0.069     9.873    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.307    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.307    
                         arrival time                          -8.352    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_binary_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.761ns  (logic 1.877ns (27.763%)  route 4.884ns (72.237%))
  Logic Levels:           8  (LUT3=3 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.807ns = ( 9.807 - 8.000 ) 
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.932     1.932    eth_tx_clk
    SLICE_X12Y79         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79         FDRE (Prop_fdre_C_Q)         0.478     2.410 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.865     3.276    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X13Y79         LUT4 (Prop_lut4_I0_O)        0.301     3.577 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.403     3.980    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X13Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.104 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.324     4.427    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X12Y81         LUT3 (Prop_lut3_I0_O)        0.124     4.551 f  clockdomainsrenamer4_state[1]_i_3/O
                         net (fo=5, routed)           0.694     5.246    ethmac_padding_inserter_source_valid
    SLICE_X12Y81         LUT3 (Prop_lut3_I0_O)        0.124     5.370 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.476     5.846    ethmac_crc32_inserter_source_valid
    SLICE_X12Y81         LUT4 (Prop_lut4_I1_O)        0.150     5.996 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.529     6.525    ethmac_preamble_inserter_sink_ready
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.328     6.853 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.481     7.334    ethmac_tx_converter_converter_mux0
    SLICE_X12Y78         LUT3 (Prop_lut3_I2_O)        0.124     7.458 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.531     7.989    ethmac_tx_converter_converter_mux__0
    SLICE_X9Y79          LUT4 (Prop_lut4_I0_O)        0.124     8.113 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           0.580     8.693    ethmac_tx_cdc_graycounter1_q_next_binary[2]
    SLICE_X9Y79          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.807     9.807    eth_tx_clk
    SLICE_X9Y79          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[2]/C
                         clock pessimism              0.088     9.895    
                         clock uncertainty           -0.069     9.826    
    SLICE_X9Y79          FDRE (Setup_fdre_C_D)       -0.061     9.765    ethmac_tx_cdc_graycounter1_q_binary_reg[2]
  -------------------------------------------------------------------
                         required time                          9.765    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.129ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        5.940ns  (logic 3.029ns (50.995%)  route 2.911ns (49.005%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.980     1.980    eth_tx_clk
    RAMB36_X0Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[22])
                                                      2.454     4.434 r  storage_11_reg/DOADO[22]
                         net (fo=1, routed)           1.176     5.610    ethmac_tx_converter_converter_sink_payload_data_reg[26]
    SLICE_X8Y80          LUT6 (Prop_lut6_I1_O)        0.124     5.734 r  ODDR_4_i_8/O
                         net (fo=2, routed)           0.407     6.141    ODDR_4_i_8_n_0
    SLICE_X9Y80          LUT4 (Prop_lut4_I3_O)        0.119     6.260 r  ODDR_4_i_6/O
                         net (fo=1, routed)           0.521     6.781    ODDR_4_i_6_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I3_O)        0.332     7.113 r  ODDR_4_i_2/O
                         net (fo=1, routed)           0.807     7.920    ethmac_tx_gap_inserter_source_payload_data[6]
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D2)      -0.834     9.049    ODDR_4
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -7.920    
  -------------------------------------------------------------------
                         slack                                  1.129    

Slack (MET) :             1.184ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_binary_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.652ns  (logic 1.877ns (28.216%)  route 4.775ns (71.784%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.807ns = ( 9.807 - 8.000 ) 
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.932     1.932    eth_tx_clk
    SLICE_X12Y79         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y79         FDRE (Prop_fdre_C_Q)         0.478     2.410 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.865     3.276    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X13Y79         LUT4 (Prop_lut4_I0_O)        0.301     3.577 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.403     3.980    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X13Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.104 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.324     4.427    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X12Y81         LUT3 (Prop_lut3_I0_O)        0.124     4.551 f  clockdomainsrenamer4_state[1]_i_3/O
                         net (fo=5, routed)           0.694     5.246    ethmac_padding_inserter_source_valid
    SLICE_X12Y81         LUT3 (Prop_lut3_I0_O)        0.124     5.370 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.476     5.846    ethmac_crc32_inserter_source_valid
    SLICE_X12Y81         LUT4 (Prop_lut4_I1_O)        0.150     5.996 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.529     6.525    ethmac_preamble_inserter_sink_ready
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.328     6.853 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.481     7.334    ethmac_tx_converter_converter_mux0
    SLICE_X12Y78         LUT3 (Prop_lut3_I2_O)        0.124     7.458 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.360     7.817    ethmac_tx_converter_converter_mux__0
    SLICE_X12Y80         LUT5 (Prop_lut5_I2_O)        0.124     7.941 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.643     8.585    ethmac_tx_cdc_graycounter1_q_next_binary[3]
    SLICE_X9Y79          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.807     9.807    eth_tx_clk
    SLICE_X9Y79          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[3]/C
                         clock pessimism              0.088     9.895    
                         clock uncertainty           -0.069     9.826    
    SLICE_X9Y79          FDRE (Setup_fdre_C_D)       -0.058     9.768    ethmac_tx_cdc_graycounter1_q_binary_reg[3]
  -------------------------------------------------------------------
                         required time                          9.768    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                  1.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.684     0.684    eth_tx_clk
    SLICE_X29Y89         FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDPE (Prop_fdpe_C_Q)         0.141     0.825 r  FDPE_6/Q
                         net (fo=1, routed)           0.056     0.881    xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X29Y89         FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.960     0.960    eth_tx_clk
    SLICE_X29Y89         FDPE                                         r  FDPE_7/C
                         clock pessimism             -0.275     0.684    
    SLICE_X29Y89         FDPE (Hold_fdpe_C_D)         0.075     0.759    FDPE_7
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl2_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl2_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.684     0.684    eth_tx_clk
    SLICE_X13Y79         FDRE                                         r  xilinxmultiregimpl2_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_fdre_C_Q)         0.141     0.825 r  xilinxmultiregimpl2_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.881    xilinxmultiregimpl2_regs0[1]
    SLICE_X13Y79         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.958     0.958    eth_tx_clk
    SLICE_X13Y79         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[1]/C
                         clock pessimism             -0.273     0.684    
    SLICE_X13Y79         FDRE (Hold_fdre_C_D)         0.075     0.759    xilinxmultiregimpl2_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl2_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl2_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.686     0.686    eth_tx_clk
    SLICE_X13Y81         FDRE                                         r  xilinxmultiregimpl2_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.141     0.827 r  xilinxmultiregimpl2_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.883    xilinxmultiregimpl2_regs0[4]
    SLICE_X13Y81         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.960     0.960    eth_tx_clk
    SLICE_X13Y81         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[4]/C
                         clock pessimism             -0.273     0.686    
    SLICE_X13Y81         FDRE (Hold_fdre_C_D)         0.075     0.761    xilinxmultiregimpl2_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl2_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl2_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.684     0.684    eth_tx_clk
    SLICE_X13Y79         FDRE                                         r  xilinxmultiregimpl2_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_fdre_C_Q)         0.141     0.825 r  xilinxmultiregimpl2_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.881    xilinxmultiregimpl2_regs0[2]
    SLICE_X13Y79         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.958     0.958    eth_tx_clk
    SLICE_X13Y79         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[2]/C
                         clock pessimism             -0.273     0.684    
    SLICE_X13Y79         FDRE (Hold_fdre_C_D)         0.071     0.755    xilinxmultiregimpl2_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl2_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl2_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.686     0.686    eth_tx_clk
    SLICE_X14Y81         FDRE                                         r  xilinxmultiregimpl2_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y81         FDRE (Prop_fdre_C_Q)         0.164     0.850 r  xilinxmultiregimpl2_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.906    xilinxmultiregimpl2_regs0[3]
    SLICE_X14Y81         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.960     0.960    eth_tx_clk
    SLICE_X14Y81         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[3]/C
                         clock pessimism             -0.273     0.686    
    SLICE_X14Y81         FDRE (Hold_fdre_C_D)         0.060     0.746    xilinxmultiregimpl2_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl2_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl2_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.685     0.685    eth_tx_clk
    SLICE_X14Y80         FDRE                                         r  xilinxmultiregimpl2_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDRE (Prop_fdre_C_Q)         0.164     0.849 r  xilinxmultiregimpl2_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.905    xilinxmultiregimpl2_regs0[5]
    SLICE_X14Y80         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.959     0.959    eth_tx_clk
    SLICE_X14Y80         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[5]/C
                         clock pessimism             -0.273     0.685    
    SLICE_X14Y80         FDRE (Hold_fdre_C_D)         0.060     0.745    xilinxmultiregimpl2_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl2_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl2_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.685     0.685    eth_tx_clk
    SLICE_X13Y80         FDRE                                         r  xilinxmultiregimpl2_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y80         FDRE (Prop_fdre_C_Q)         0.141     0.826 r  xilinxmultiregimpl2_regs0_reg[0]/Q
                         net (fo=1, routed)           0.113     0.939    xilinxmultiregimpl2_regs0[0]
    SLICE_X13Y80         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.959     0.959    eth_tx_clk
    SLICE_X13Y80         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[0]/C
                         clock pessimism             -0.273     0.685    
    SLICE_X13Y80         FDRE (Hold_fdre_C_D)         0.075     0.760    xilinxmultiregimpl2_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.760    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ethmac_preamble_inserter_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_preamble_inserter_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.334%)  route 0.108ns (36.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.991ns
    Source Clock Delay      (SCD):    0.715ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.715     0.715    eth_tx_clk
    SLICE_X4Y83          FDRE                                         r  ethmac_preamble_inserter_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141     0.856 r  ethmac_preamble_inserter_cnt_reg[0]/Q
                         net (fo=5, routed)           0.108     0.964    ethmac_preamble_inserter_cnt[0]
    SLICE_X5Y83          LUT6 (Prop_lut6_I0_O)        0.045     1.009 r  ethmac_preamble_inserter_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.009    ethmac_preamble_inserter_cnt[1]_i_1_n_0
    SLICE_X5Y83          FDRE                                         r  ethmac_preamble_inserter_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.991     0.991    eth_tx_clk
    SLICE_X5Y83          FDRE                                         r  ethmac_preamble_inserter_cnt_reg[1]/C
                         clock pessimism             -0.262     0.728    
    SLICE_X5Y83          FDRE (Hold_fdre_C_D)         0.091     0.819    ethmac_preamble_inserter_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           1.009    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl2_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl2_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.686     0.686    eth_tx_clk
    SLICE_X15Y81         FDRE                                         r  xilinxmultiregimpl2_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.128     0.814 r  xilinxmultiregimpl2_regs0_reg[6]/Q
                         net (fo=1, routed)           0.054     0.869    xilinxmultiregimpl2_regs0[6]
    SLICE_X15Y81         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.960     0.960    eth_tx_clk
    SLICE_X15Y81         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[6]/C
                         clock pessimism             -0.273     0.686    
    SLICE_X15Y81         FDRE (Hold_fdre_C_D)        -0.008     0.678    xilinxmultiregimpl2_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 ethmac_crc32_inserter_reg_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[30]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.187ns (55.123%)  route 0.152ns (44.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.688     0.688    eth_tx_clk
    SLICE_X9Y83          FDSE                                         r  ethmac_crc32_inserter_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDSE (Prop_fdse_C_Q)         0.141     0.829 r  ethmac_crc32_inserter_reg_reg[22]/Q
                         net (fo=2, routed)           0.152     0.981    p_37_in191_in
    SLICE_X8Y83          LUT4 (Prop_lut4_I3_O)        0.046     1.027 r  ethmac_crc32_inserter_reg[30]_i_1/O
                         net (fo=1, routed)           0.000     1.027    ethmac_crc32_inserter_next_reg[30]
    SLICE_X8Y83          FDSE                                         r  ethmac_crc32_inserter_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.963     0.963    eth_tx_clk
    SLICE_X8Y83          FDSE                                         r  ethmac_crc32_inserter_reg_reg[30]/C
                         clock pessimism             -0.261     0.701    
    SLICE_X8Y83          FDSE (Hold_fdse_C_D)         0.131     0.832    ethmac_crc32_inserter_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_6/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y16  storage_11_reg/CLKARDCLK
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y80  ODDR_1/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y77  ODDR_2/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y75  ODDR_3/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y76  ODDR_4/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y78  ODDR_5/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X29Y89  FDPE_6/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X29Y89  FDPE_7/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X12Y79  clockdomainsrenamer0_state_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X11Y81  clockdomainsrenamer2_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X12Y83  clockdomainsrenamer6_state_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X10Y83  ethmac_crc32_inserter_reg_reg[14]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X9Y83   ethmac_crc32_inserter_reg_reg[15]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X8Y83   ethmac_crc32_inserter_reg_reg[20]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X9Y83   ethmac_crc32_inserter_reg_reg[22]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X9Y83   ethmac_crc32_inserter_reg_reg[23]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X8Y83   ethmac_crc32_inserter_reg_reg[28]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X8Y83   ethmac_crc32_inserter_reg_reg[30]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X8Y83   ethmac_crc32_inserter_reg_reg[31]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X12Y83  ethmac_padding_inserter_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X6Y81   ethmac_crc32_inserter_reg_reg[11]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X7Y81   ethmac_crc32_inserter_reg_reg[19]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X7Y81   ethmac_crc32_inserter_reg_reg[27]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X7Y81   ethmac_crc32_inserter_reg_reg[29]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X6Y81   ethmac_crc32_inserter_reg_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X12Y78  ethmac_tx_gap_inserter_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X12Y78  ethmac_tx_gap_inserter_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X12Y78  ethmac_tx_gap_inserter_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X12Y78  ethmac_tx_gap_inserter_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X29Y89  FDPE_6/C



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_in0_pix5x_clk
  To Clock:  hdmi_in0_pix5x_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :           12  Failing Endpoints,  Worst Slack       -0.320ns,  Total Violation       -3.840ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_in0_pix5x_clk
Waveform(ns):       { 0.000 0.674 }
Period(ns):         1.347
Sources:            { BUFIO/O }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y132  ISERDESE2_16/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y132  ISERDESE2_16/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y131  ISERDESE2_17/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y131  ISERDESE2_17/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y142  ISERDESE2_18/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y142  ISERDESE2_18/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y141  ISERDESE2_19/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y141  ISERDESE2_19/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y146  ISERDESE2_20/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y146  ISERDESE2_20/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_in0_pix_clk
  To Clock:  hdmi_in0_pix_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.441ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_chroma_downsampler_cb_sum_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.380ns  (logic 0.419ns (7.789%)  route 4.961ns (92.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 8.295 - 6.734 ) 
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.813     1.813    hdmi_in0_pix_clk
    SLICE_X159Y122       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y122       FDPE (Prop_fdpe_C_Q)         0.419     2.232 r  FDPE_11/Q
                         net (fo=840, routed)         4.961     7.193    hdmi_in0_pix_rst
    SLICE_X135Y152       FDRE                                         r  frame_chroma_downsampler_cb_sum_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.561     8.295    hdmi_in0_pix_clk
    SLICE_X135Y152       FDRE                                         r  frame_chroma_downsampler_cb_sum_reg[8]/C
                         clock pessimism              0.000     8.295    
                         clock uncertainty           -0.057     8.238    
    SLICE_X135Y152       FDRE (Setup_fdre_C_R)       -0.604     7.634    frame_chroma_downsampler_cb_sum_reg[8]
  -------------------------------------------------------------------
                         required time                          7.634    
                         arrival time                          -7.193    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_rgb2ycbcr_valid_n4_reg_r/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.363ns  (logic 0.419ns (7.813%)  route 4.944ns (92.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 8.295 - 6.734 ) 
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.813     1.813    hdmi_in0_pix_clk
    SLICE_X159Y122       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y122       FDPE (Prop_fdpe_C_Q)         0.419     2.232 r  FDPE_11/Q
                         net (fo=840, routed)         4.944     7.176    hdmi_in0_pix_rst
    SLICE_X138Y154       FDRE                                         r  frame_rgb2ycbcr_valid_n4_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.561     8.295    hdmi_in0_pix_clk
    SLICE_X138Y154       FDRE                                         r  frame_rgb2ycbcr_valid_n4_reg_r/C
                         clock pessimism              0.000     8.295    
                         clock uncertainty           -0.057     8.238    
    SLICE_X138Y154       FDRE (Setup_fdre_C_R)       -0.604     7.634    frame_rgb2ycbcr_valid_n4_reg_r
  -------------------------------------------------------------------
                         required time                          7.634    
                         arrival time                          -7.176    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_rgb2ycbcr_valid_n5_reg_r/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.363ns  (logic 0.419ns (7.813%)  route 4.944ns (92.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 8.295 - 6.734 ) 
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.813     1.813    hdmi_in0_pix_clk
    SLICE_X159Y122       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y122       FDPE (Prop_fdpe_C_Q)         0.419     2.232 r  FDPE_11/Q
                         net (fo=840, routed)         4.944     7.176    hdmi_in0_pix_rst
    SLICE_X138Y154       FDRE                                         r  frame_rgb2ycbcr_valid_n5_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.561     8.295    hdmi_in0_pix_clk
    SLICE_X138Y154       FDRE                                         r  frame_rgb2ycbcr_valid_n5_reg_r/C
                         clock pessimism              0.000     8.295    
                         clock uncertainty           -0.057     8.238    
    SLICE_X138Y154       FDRE (Setup_fdre_C_R)       -0.604     7.634    frame_rgb2ycbcr_valid_n5_reg_r
  -------------------------------------------------------------------
                         required time                          7.634    
                         arrival time                          -7.176    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_rgb2ycbcr_valid_n6_reg_r/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.363ns  (logic 0.419ns (7.813%)  route 4.944ns (92.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 8.295 - 6.734 ) 
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.813     1.813    hdmi_in0_pix_clk
    SLICE_X159Y122       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y122       FDPE (Prop_fdpe_C_Q)         0.419     2.232 r  FDPE_11/Q
                         net (fo=840, routed)         4.944     7.176    hdmi_in0_pix_rst
    SLICE_X138Y154       FDRE                                         r  frame_rgb2ycbcr_valid_n6_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.561     8.295    hdmi_in0_pix_clk
    SLICE_X138Y154       FDRE                                         r  frame_rgb2ycbcr_valid_n6_reg_r/C
                         clock pessimism              0.000     8.295    
                         clock uncertainty           -0.057     8.238    
    SLICE_X138Y154       FDRE (Setup_fdre_C_R)       -0.604     7.634    frame_rgb2ycbcr_valid_n6_reg_r
  -------------------------------------------------------------------
                         required time                          7.634    
                         arrival time                          -7.176    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_rgb2ycbcr_valid_n7_reg_r/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.363ns  (logic 0.419ns (7.813%)  route 4.944ns (92.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 8.295 - 6.734 ) 
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.813     1.813    hdmi_in0_pix_clk
    SLICE_X159Y122       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y122       FDPE (Prop_fdpe_C_Q)         0.419     2.232 r  FDPE_11/Q
                         net (fo=840, routed)         4.944     7.176    hdmi_in0_pix_rst
    SLICE_X138Y154       FDRE                                         r  frame_rgb2ycbcr_valid_n7_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.561     8.295    hdmi_in0_pix_clk
    SLICE_X138Y154       FDRE                                         r  frame_rgb2ycbcr_valid_n7_reg_r/C
                         clock pessimism              0.000     8.295    
                         clock uncertainty           -0.057     8.238    
    SLICE_X138Y154       FDRE (Setup_fdre_C_R)       -0.604     7.634    frame_rgb2ycbcr_valid_n7_reg_r
  -------------------------------------------------------------------
                         required time                          7.634    
                         arrival time                          -7.176    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_rgb2ycbcr_valid_n0_reg_r/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.358ns  (logic 0.419ns (7.820%)  route 4.939ns (92.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 8.295 - 6.734 ) 
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.813     1.813    hdmi_in0_pix_clk
    SLICE_X159Y122       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y122       FDPE (Prop_fdpe_C_Q)         0.419     2.232 r  FDPE_11/Q
                         net (fo=840, routed)         4.939     7.172    hdmi_in0_pix_rst
    SLICE_X139Y154       FDRE                                         r  frame_rgb2ycbcr_valid_n0_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.561     8.295    hdmi_in0_pix_clk
    SLICE_X139Y154       FDRE                                         r  frame_rgb2ycbcr_valid_n0_reg_r/C
                         clock pessimism              0.000     8.295    
                         clock uncertainty           -0.057     8.238    
    SLICE_X139Y154       FDRE (Setup_fdre_C_R)       -0.604     7.634    frame_rgb2ycbcr_valid_n0_reg_r
  -------------------------------------------------------------------
                         required time                          7.634    
                         arrival time                          -7.172    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_rgb2ycbcr_valid_n1_reg_r/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.358ns  (logic 0.419ns (7.820%)  route 4.939ns (92.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 8.295 - 6.734 ) 
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.813     1.813    hdmi_in0_pix_clk
    SLICE_X159Y122       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y122       FDPE (Prop_fdpe_C_Q)         0.419     2.232 r  FDPE_11/Q
                         net (fo=840, routed)         4.939     7.172    hdmi_in0_pix_rst
    SLICE_X139Y154       FDRE                                         r  frame_rgb2ycbcr_valid_n1_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.561     8.295    hdmi_in0_pix_clk
    SLICE_X139Y154       FDRE                                         r  frame_rgb2ycbcr_valid_n1_reg_r/C
                         clock pessimism              0.000     8.295    
                         clock uncertainty           -0.057     8.238    
    SLICE_X139Y154       FDRE (Setup_fdre_C_R)       -0.604     7.634    frame_rgb2ycbcr_valid_n1_reg_r
  -------------------------------------------------------------------
                         required time                          7.634    
                         arrival time                          -7.172    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_rgb2ycbcr_valid_n2_reg_r/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.358ns  (logic 0.419ns (7.820%)  route 4.939ns (92.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 8.295 - 6.734 ) 
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.813     1.813    hdmi_in0_pix_clk
    SLICE_X159Y122       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y122       FDPE (Prop_fdpe_C_Q)         0.419     2.232 r  FDPE_11/Q
                         net (fo=840, routed)         4.939     7.172    hdmi_in0_pix_rst
    SLICE_X139Y154       FDRE                                         r  frame_rgb2ycbcr_valid_n2_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.561     8.295    hdmi_in0_pix_clk
    SLICE_X139Y154       FDRE                                         r  frame_rgb2ycbcr_valid_n2_reg_r/C
                         clock pessimism              0.000     8.295    
                         clock uncertainty           -0.057     8.238    
    SLICE_X139Y154       FDRE (Setup_fdre_C_R)       -0.604     7.634    frame_rgb2ycbcr_valid_n2_reg_r
  -------------------------------------------------------------------
                         required time                          7.634    
                         arrival time                          -7.172    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_rgb2ycbcr_valid_n3_reg_r/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.358ns  (logic 0.419ns (7.820%)  route 4.939ns (92.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 8.295 - 6.734 ) 
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.813     1.813    hdmi_in0_pix_clk
    SLICE_X159Y122       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y122       FDPE (Prop_fdpe_C_Q)         0.419     2.232 r  FDPE_11/Q
                         net (fo=840, routed)         4.939     7.172    hdmi_in0_pix_rst
    SLICE_X139Y154       FDRE                                         r  frame_rgb2ycbcr_valid_n3_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.561     8.295    hdmi_in0_pix_clk
    SLICE_X139Y154       FDRE                                         r  frame_rgb2ycbcr_valid_n3_reg_r/C
                         clock pessimism              0.000     8.295    
                         clock uncertainty           -0.057     8.238    
    SLICE_X139Y154       FDRE (Setup_fdre_C_R)       -0.604     7.634    frame_rgb2ycbcr_valid_n3_reg_r
  -------------------------------------------------------------------
                         required time                          7.634    
                         arrival time                          -7.172    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_rgb2ycbcr_source_cb_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.241ns  (logic 0.419ns (7.994%)  route 4.822ns (92.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 8.296 - 6.734 ) 
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.813     1.813    hdmi_in0_pix_clk
    SLICE_X159Y122       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y122       FDPE (Prop_fdpe_C_Q)         0.419     2.232 r  FDPE_11/Q
                         net (fo=840, routed)         4.822     7.055    hdmi_in0_pix_rst
    SLICE_X136Y151       FDRE                                         r  frame_rgb2ycbcr_source_cb_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.562     8.296    hdmi_in0_pix_clk
    SLICE_X136Y151       FDRE                                         r  frame_rgb2ycbcr_source_cb_reg[6]/C
                         clock pessimism              0.000     8.296    
                         clock uncertainty           -0.057     8.239    
    SLICE_X136Y151       FDRE (Setup_fdre_C_R)       -0.699     7.540    frame_rgb2ycbcr_source_cb_reg[6]
  -------------------------------------------------------------------
                         required time                          7.540    
                         arrival time                          -7.055    
  -------------------------------------------------------------------
                         slack                                  0.485    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 frame_rgb2ycbcr_yraw_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_rgb2ycbcr_yraw_r0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.385%)  route 0.205ns (55.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.621     0.621    hdmi_in0_pix_clk
    SLICE_X144Y149       FDRE                                         r  frame_rgb2ycbcr_yraw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y149       FDRE (Prop_fdre_C_Q)         0.164     0.785 r  frame_rgb2ycbcr_yraw_reg[8]/Q
                         net (fo=1, routed)           0.205     0.990    frame_rgb2ycbcr_yraw[8]
    SLICE_X144Y152       FDRE                                         r  frame_rgb2ycbcr_yraw_r0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.890     0.890    hdmi_in0_pix_clk
    SLICE_X144Y152       FDRE                                         r  frame_rgb2ycbcr_yraw_r0_reg[8]/C
                         clock pessimism              0.000     0.890    
    SLICE_X144Y152       FDRE (Hold_fdre_C_D)         0.052     0.942    frame_rgb2ycbcr_yraw_r0_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 frame_cur_word_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_18_reg_0/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.148ns (40.191%)  route 0.220ns (59.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.615     0.615    hdmi_in0_pix_clk
    SLICE_X140Y158       FDRE                                         r  frame_cur_word_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y158       FDRE (Prop_fdre_C_Q)         0.148     0.763 r  frame_cur_word_reg[37]/Q
                         net (fo=1, routed)           0.220     0.983    frame_cur_word[37]
    RAMB36_X7Y31         RAMB36E1                                     r  storage_18_reg_0/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.930     0.930    hdmi_in0_pix_clk
    RAMB36_X7Y31         RAMB36E1                                     r  storage_18_reg_0/CLKBWRCLK
                         clock pessimism             -0.256     0.674    
    RAMB36_X7Y31         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                      0.243     0.917    storage_18_reg_0
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 charsync2_control_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            charsync2_synced_reg/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.246ns (53.085%)  route 0.217ns (46.915%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.620     0.620    hdmi_in0_pix_clk
    SLICE_X152Y150       FDRE                                         r  charsync2_control_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y150       FDRE (Prop_fdre_C_Q)         0.148     0.768 r  charsync2_control_counter_reg[2]/Q
                         net (fo=6, routed)           0.217     0.985    charsync2_control_counter[2]
    SLICE_X152Y149       LUT5 (Prop_lut5_I1_O)        0.098     1.083 r  charsync2_synced_i_1/O
                         net (fo=1, routed)           0.000     1.083    charsync2_synced_i_1_n_0
    SLICE_X152Y149       FDRE                                         r  charsync2_synced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.894     0.894    hdmi_in0_pix_clk
    SLICE_X152Y149       FDRE                                         r  charsync2_synced_reg/C
                         clock pessimism              0.000     0.894    
    SLICE_X152Y149       FDRE (Hold_fdre_C_D)         0.121     1.015    charsync2_synced_reg
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 frame_cur_word_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_18_reg_0/DIBDI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.148ns (39.730%)  route 0.225ns (60.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.615     0.615    hdmi_in0_pix_clk
    SLICE_X140Y158       FDRE                                         r  frame_cur_word_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y158       FDRE (Prop_fdre_C_Q)         0.148     0.763 r  frame_cur_word_reg[47]/Q
                         net (fo=1, routed)           0.225     0.987    frame_cur_word[47]
    RAMB36_X7Y31         RAMB36E1                                     r  storage_18_reg_0/DIBDI[16]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.930     0.930    hdmi_in0_pix_clk
    RAMB36_X7Y31         RAMB36E1                                     r  storage_18_reg_0/CLKBWRCLK
                         clock pessimism             -0.256     0.674    
    RAMB36_X7Y31         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[16])
                                                      0.243     0.917    storage_18_reg_0
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 frame_cur_word_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_18_reg_0/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.148ns (39.755%)  route 0.224ns (60.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.615     0.615    hdmi_in0_pix_clk
    SLICE_X140Y158       FDRE                                         r  frame_cur_word_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y158       FDRE (Prop_fdre_C_Q)         0.148     0.763 r  frame_cur_word_reg[39]/Q
                         net (fo=1, routed)           0.224     0.987    frame_cur_word[39]
    RAMB36_X7Y31         RAMB36E1                                     r  storage_18_reg_0/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.930     0.930    hdmi_in0_pix_clk
    RAMB36_X7Y31         RAMB36E1                                     r  storage_18_reg_0/CLKBWRCLK
                         clock pessimism             -0.256     0.674    
    RAMB36_X7Y31         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.242     0.916    storage_18_reg_0
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 syncpol_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_rgb2ycbcr_r_minus_g_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.310ns (68.755%)  route 0.141ns (31.245%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.620     0.620    hdmi_in0_pix_clk
    SLICE_X142Y149       FDRE                                         r  syncpol_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y149       FDRE (Prop_fdre_C_Q)         0.164     0.784 r  syncpol_r_reg[5]/Q
                         net (fo=3, routed)           0.141     0.924    syncpol_r[5]
    SLICE_X141Y150       CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.070 r  frame_rgb2ycbcr_r_minus_g_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.070    frame_rgb2ycbcr_r_minus_g_reg[7]_i_1_n_5
    SLICE_X141Y150       FDRE                                         r  frame_rgb2ycbcr_r_minus_g_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.888     0.888    hdmi_in0_pix_clk
    SLICE_X141Y150       FDRE                                         r  frame_rgb2ycbcr_r_minus_g_reg[6]/C
                         clock pessimism              0.000     0.888    
    SLICE_X141Y150       FDRE (Hold_fdre_C_D)         0.105     0.993    frame_rgb2ycbcr_r_minus_g_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 frame_rgb2ycbcr_yraw_r1_reg[3]_frame_rgb2ycbcr_valid_n2_reg_r/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_rgb2ycbcr_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.213ns (44.224%)  route 0.269ns (55.776%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.621     0.621    hdmi_in0_pix_clk
    SLICE_X146Y147       FDRE                                         r  frame_rgb2ycbcr_yraw_r1_reg[3]_frame_rgb2ycbcr_valid_n2_reg_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y147       FDRE (Prop_fdre_C_Q)         0.164     0.785 r  frame_rgb2ycbcr_yraw_r1_reg[3]_frame_rgb2ycbcr_valid_n2_reg_r/Q
                         net (fo=1, routed)           0.269     1.053    frame_rgb2ycbcr_yraw_r1_reg[3]_frame_rgb2ycbcr_valid_n2_reg_r_n_0
    SLICE_X144Y153       LUT2 (Prop_lut2_I0_O)        0.049     1.102 r  frame_rgb2ycbcr_yraw_r1_reg_gate/O
                         net (fo=1, routed)           0.000     1.102    frame_rgb2ycbcr_yraw_r1_reg_gate_n_0
    SLICE_X144Y153       FDRE                                         r  frame_rgb2ycbcr_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.889     0.889    hdmi_in0_pix_clk
    SLICE_X144Y153       FDRE                                         r  frame_rgb2ycbcr_y_reg[3]/C
                         clock pessimism              0.000     0.889    
    SLICE_X144Y153       FDRE (Hold_fdre_C_D)         0.131     1.020    frame_rgb2ycbcr_y_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 wer2_data_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            wer2_transition_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (42.009%)  route 0.257ns (57.991%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.596     0.596    hdmi_in0_pix_clk
    SLICE_X139Y149       FDRE                                         r  wer2_data_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y149       FDRE (Prop_fdre_C_Q)         0.141     0.737 r  wer2_data_r_reg[4]/Q
                         net (fo=10, routed)          0.257     0.993    p_4_in66_in
    SLICE_X138Y150       LUT6 (Prop_lut6_I4_O)        0.045     1.038 r  wer2_transition_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.038    wer2_transition_count0[2]
    SLICE_X138Y150       FDRE                                         r  wer2_transition_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.864     0.864    hdmi_in0_pix_clk
    SLICE_X138Y150       FDRE                                         r  wer2_transition_count_reg[2]/C
                         clock pessimism              0.000     0.864    
    SLICE_X138Y150       FDRE (Hold_fdre_C_D)         0.092     0.956    wer2_transition_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.956    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 chansync_syncbuffer2_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_17_reg_0_7_6_10/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.457%)  route 0.268ns (65.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.618     0.618    hdmi_in0_pix_clk
    SLICE_X143Y151       FDRE                                         r  chansync_syncbuffer2_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y151       FDRE (Prop_fdre_C_Q)         0.141     0.759 r  chansync_syncbuffer2_produce_reg[1]/Q
                         net (fo=18, routed)          0.268     1.027    storage_17_reg_0_7_6_10/ADDRD1
    SLICE_X142Y150       RAMD32                                       r  storage_17_reg_0_7_6_10/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.889     0.889    storage_17_reg_0_7_6_10/WCLK
    SLICE_X142Y150       RAMD32                                       r  storage_17_reg_0_7_6_10/RAMA/CLK
                         clock pessimism             -0.256     0.634    
    SLICE_X142Y150       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.943    storage_17_reg_0_7_6_10/RAMA
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 chansync_syncbuffer2_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_17_reg_0_7_6_10/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.457%)  route 0.268ns (65.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.618     0.618    hdmi_in0_pix_clk
    SLICE_X143Y151       FDRE                                         r  chansync_syncbuffer2_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y151       FDRE (Prop_fdre_C_Q)         0.141     0.759 r  chansync_syncbuffer2_produce_reg[1]/Q
                         net (fo=18, routed)          0.268     1.027    storage_17_reg_0_7_6_10/ADDRD1
    SLICE_X142Y150       RAMD32                                       r  storage_17_reg_0_7_6_10/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.889     0.889    storage_17_reg_0_7_6_10/WCLK
    SLICE_X142Y150       RAMD32                                       r  storage_17_reg_0_7_6_10/RAMA_D1/CLK
                         clock pessimism             -0.256     0.634    
    SLICE_X142Y150       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.943    storage_17_reg_0_7_6_10/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_in0_pix_clk
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { BUFG_9/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.395         6.734       3.339      DSP48_X7Y59     frame_rgb2ycbcr_cd_mult_byraw_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.395         6.734       3.339      DSP48_X7Y58     frame_rgb2ycbcr_cc_mult_ryraw_reg/CLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X7Y31    storage_18_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X7Y32    storage_18_reg_1/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X143Y143  C[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X143Y143  C[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X143Y143  C[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X139Y151  frame_rgb2ycbcr_cr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X145Y149  frame_rgb2ycbcr_cr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X145Y149  frame_rgb2ycbcr_cr_reg[11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y144  storage_16_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y144  storage_16_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y144  storage_16_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y144  storage_16_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y144  storage_16_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y144  storage_16_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y144  storage_16_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y144  storage_16_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y143  storage_16_reg_0_7_6_10/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y143  storage_16_reg_0_7_6_10/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X142Y138  storage_15_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X142Y138  storage_15_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X142Y138  storage_15_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X142Y138  storage_15_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X142Y138  storage_15_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X142Y138  storage_15_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X142Y138  storage_15_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X142Y138  storage_15_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X142Y139  storage_15_reg_0_7_6_10/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X142Y139  storage_15_reg_0_7_6_10/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_pix5x_clk
  To Clock:  hdmi_out0_pix5x_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            8  Failing Endpoints,  Worst Slack       -0.320ns,  Total Violation       -2.560ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_pix5x_clk
Waveform(ns):       { 0.000 0.674 }
Period(ns):         1.347
Sources:            { BUFG_11/O }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y148  OSERDESE2_45/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y147  OSERDESE2_46/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y140  OSERDESE2_47/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y139  OSERDESE2_48/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y136  OSERDESE2_49/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y135  OSERDESE2_50/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y134  OSERDESE2_51/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y133  OSERDESE2_52/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_pix_clk
  To Clock:  hdmi_out0_pix_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.771ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_dmareader_fifo_level0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.922ns  (logic 2.369ns (40.002%)  route 3.553ns (59.998%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.626ns = ( 8.360 - 6.734 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.745     1.745    hdmi_out0_pix_clk
    SLICE_X151Y150       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y150       FDRE (Prop_fdre_C_Q)         0.419     2.164 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          1.319     3.483    storage_22_reg_0_3_6_7/ADDRA1
    SLICE_X150Y150       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     3.782 f  storage_22_reg_0_3_6_7/RAMA_D1/O
                         net (fo=1, routed)           0.592     4.374    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[7]
    SLICE_X151Y151       LUT5 (Prop_lut5_I1_O)        0.124     4.498 f  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.291     4.790    storage_21_reg_0_i_85_n_0
    SLICE_X149Y150       LUT6 (Prop_lut6_I5_O)        0.124     4.914 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.164     5.077    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X149Y150       LUT6 (Prop_lut6_I5_O)        0.124     5.201 f  storage_24_reg_0_i_16/O
                         net (fo=19, routed)          0.417     5.618    storage_24_reg_0_i_16_n_0
    SLICE_X148Y150       LUT3 (Prop_lut3_I0_O)        0.124     5.742 f  hdmi_out0_core_dmareader_fifo_produce[0]_i_1/O
                         net (fo=27, routed)          0.579     6.321    hdmi_out0_core_dmareader_fifo_wrport_we
    SLICE_X146Y148       LUT1 (Prop_lut1_I0_O)        0.124     6.445 r  hdmi_out0_core_dmareader_fifo_level0[0]_i_3/O
                         net (fo=1, routed)           0.190     6.636    hdmi_out0_core_dmareader_fifo_level0[0]_i_3_n_0
    SLICE_X147Y148       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.216 r  hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.216    hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X147Y149       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.330 r  hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.330    hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1_n_0
    SLICE_X147Y150       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.444 r  hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.444    hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1_n_0
    SLICE_X147Y151       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.667 r  hdmi_out0_core_dmareader_fifo_level0_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.667    hdmi_out0_core_dmareader_fifo_level0_reg[12]_i_1_n_7
    SLICE_X147Y151       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.626     8.360    hdmi_out0_pix_clk
    SLICE_X147Y151       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[12]/C
                         clock pessimism              0.078     8.438    
                         clock uncertainty           -0.062     8.376    
    SLICE_X147Y151       FDRE (Setup_fdre_C_D)        0.062     8.438    hdmi_out0_core_dmareader_fifo_level0_reg[12]
  -------------------------------------------------------------------
                         required time                          8.438    
                         arrival time                          -7.667    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.774ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_dmareader_fifo_level0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.919ns  (logic 2.366ns (39.971%)  route 3.553ns (60.029%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT3=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.626ns = ( 8.360 - 6.734 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.745     1.745    hdmi_out0_pix_clk
    SLICE_X151Y150       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y150       FDRE (Prop_fdre_C_Q)         0.419     2.164 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          1.319     3.483    storage_22_reg_0_3_6_7/ADDRA1
    SLICE_X150Y150       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     3.782 f  storage_22_reg_0_3_6_7/RAMA_D1/O
                         net (fo=1, routed)           0.592     4.374    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[7]
    SLICE_X151Y151       LUT5 (Prop_lut5_I1_O)        0.124     4.498 f  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.291     4.790    storage_21_reg_0_i_85_n_0
    SLICE_X149Y150       LUT6 (Prop_lut6_I5_O)        0.124     4.914 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.164     5.077    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X149Y150       LUT6 (Prop_lut6_I5_O)        0.124     5.201 f  storage_24_reg_0_i_16/O
                         net (fo=19, routed)          0.417     5.618    storage_24_reg_0_i_16_n_0
    SLICE_X148Y150       LUT3 (Prop_lut3_I0_O)        0.124     5.742 f  hdmi_out0_core_dmareader_fifo_produce[0]_i_1/O
                         net (fo=27, routed)          0.579     6.321    hdmi_out0_core_dmareader_fifo_wrport_we
    SLICE_X146Y148       LUT1 (Prop_lut1_I0_O)        0.124     6.445 r  hdmi_out0_core_dmareader_fifo_level0[0]_i_3/O
                         net (fo=1, routed)           0.190     6.636    hdmi_out0_core_dmareader_fifo_level0[0]_i_3_n_0
    SLICE_X147Y148       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.216 r  hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.216    hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X147Y149       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.330 r  hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.330    hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1_n_0
    SLICE_X147Y150       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.664 r  hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.664    hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1_n_6
    SLICE_X147Y150       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.626     8.360    hdmi_out0_pix_clk
    SLICE_X147Y150       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[9]/C
                         clock pessimism              0.078     8.438    
                         clock uncertainty           -0.062     8.376    
    SLICE_X147Y150       FDRE (Setup_fdre_C_D)        0.062     8.438    hdmi_out0_core_dmareader_fifo_level0_reg[9]
  -------------------------------------------------------------------
                         required time                          8.438    
                         arrival time                          -7.664    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_21_reg_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.310ns  (logic 1.338ns (25.199%)  route 3.972ns (74.802%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 8.393 - 6.734 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.745     1.745    hdmi_out0_pix_clk
    SLICE_X151Y150       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y150       FDRE (Prop_fdre_C_Q)         0.419     2.164 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          1.319     3.483    storage_22_reg_0_3_6_7/ADDRA1
    SLICE_X150Y150       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     3.782 f  storage_22_reg_0_3_6_7/RAMA_D1/O
                         net (fo=1, routed)           0.592     4.374    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[7]
    SLICE_X151Y151       LUT5 (Prop_lut5_I1_O)        0.124     4.498 f  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.291     4.790    storage_21_reg_0_i_85_n_0
    SLICE_X149Y150       LUT6 (Prop_lut6_I5_O)        0.124     4.914 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.295     5.208    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X151Y150       LUT5 (Prop_lut5_I2_O)        0.124     5.332 r  storage_21_reg_0_i_79/O
                         net (fo=9, routed)           0.189     5.521    hdmi_out0_dram_port_rdata_converter_source_ready
    SLICE_X151Y150       LUT6 (Prop_lut6_I3_O)        0.124     5.645 r  storage_21_reg_0_i_80/O
                         net (fo=9, routed)           0.329     5.974    hdmi_out0_dram_port_rdata_fifo_graycounter1_ce
    SLICE_X151Y151       LUT3 (Prop_lut3_I1_O)        0.124     6.098 r  storage_21_reg_0_i_4/O
                         net (fo=3, routed)           0.957     7.055    hdmi_out0_dram_port_rdata_fifo_graycounter1_q_next_binary[1]
    RAMB36_X7Y30         RAMB36E1                                     r  storage_21_reg_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.659     8.393    hdmi_out0_pix_clk
    RAMB36_X7Y30         RAMB36E1                                     r  storage_21_reg_0/CLKARDCLK
                         clock pessimism              0.078     8.471    
                         clock uncertainty           -0.062     8.410    
    RAMB36_X7Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     7.844    storage_21_reg_0
  -------------------------------------------------------------------
                         required time                          7.844    
                         arrival time                          -7.055    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_dmareader_fifo_level0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.898ns  (logic 2.345ns (39.758%)  route 3.553ns (60.243%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT3=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.626ns = ( 8.360 - 6.734 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.745     1.745    hdmi_out0_pix_clk
    SLICE_X151Y150       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y150       FDRE (Prop_fdre_C_Q)         0.419     2.164 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          1.319     3.483    storage_22_reg_0_3_6_7/ADDRA1
    SLICE_X150Y150       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     3.782 f  storage_22_reg_0_3_6_7/RAMA_D1/O
                         net (fo=1, routed)           0.592     4.374    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[7]
    SLICE_X151Y151       LUT5 (Prop_lut5_I1_O)        0.124     4.498 f  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.291     4.790    storage_21_reg_0_i_85_n_0
    SLICE_X149Y150       LUT6 (Prop_lut6_I5_O)        0.124     4.914 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.164     5.077    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X149Y150       LUT6 (Prop_lut6_I5_O)        0.124     5.201 f  storage_24_reg_0_i_16/O
                         net (fo=19, routed)          0.417     5.618    storage_24_reg_0_i_16_n_0
    SLICE_X148Y150       LUT3 (Prop_lut3_I0_O)        0.124     5.742 f  hdmi_out0_core_dmareader_fifo_produce[0]_i_1/O
                         net (fo=27, routed)          0.579     6.321    hdmi_out0_core_dmareader_fifo_wrport_we
    SLICE_X146Y148       LUT1 (Prop_lut1_I0_O)        0.124     6.445 r  hdmi_out0_core_dmareader_fifo_level0[0]_i_3/O
                         net (fo=1, routed)           0.190     6.636    hdmi_out0_core_dmareader_fifo_level0[0]_i_3_n_0
    SLICE_X147Y148       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.216 r  hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.216    hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X147Y149       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.330 r  hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.330    hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1_n_0
    SLICE_X147Y150       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.643 r  hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.643    hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1_n_4
    SLICE_X147Y150       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.626     8.360    hdmi_out0_pix_clk
    SLICE_X147Y150       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[11]/C
                         clock pessimism              0.078     8.438    
                         clock uncertainty           -0.062     8.376    
    SLICE_X147Y150       FDRE (Setup_fdre_C_D)        0.062     8.438    hdmi_out0_core_dmareader_fifo_level0_reg[11]
  -------------------------------------------------------------------
                         required time                          8.438    
                         arrival time                          -7.643    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.821ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_dmareader_fifo_level0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.805ns  (logic 2.252ns (38.797%)  route 3.553ns (61.203%))
  Logic Levels:           8  (CARRY4=2 LUT1=1 LUT3=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.636ns = ( 8.370 - 6.734 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.745     1.745    hdmi_out0_pix_clk
    SLICE_X151Y150       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y150       FDRE (Prop_fdre_C_Q)         0.419     2.164 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          1.319     3.483    storage_22_reg_0_3_6_7/ADDRA1
    SLICE_X150Y150       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     3.782 f  storage_22_reg_0_3_6_7/RAMA_D1/O
                         net (fo=1, routed)           0.592     4.374    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[7]
    SLICE_X151Y151       LUT5 (Prop_lut5_I1_O)        0.124     4.498 f  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.291     4.790    storage_21_reg_0_i_85_n_0
    SLICE_X149Y150       LUT6 (Prop_lut6_I5_O)        0.124     4.914 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.164     5.077    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X149Y150       LUT6 (Prop_lut6_I5_O)        0.124     5.201 f  storage_24_reg_0_i_16/O
                         net (fo=19, routed)          0.417     5.618    storage_24_reg_0_i_16_n_0
    SLICE_X148Y150       LUT3 (Prop_lut3_I0_O)        0.124     5.742 f  hdmi_out0_core_dmareader_fifo_produce[0]_i_1/O
                         net (fo=27, routed)          0.579     6.321    hdmi_out0_core_dmareader_fifo_wrport_we
    SLICE_X146Y148       LUT1 (Prop_lut1_I0_O)        0.124     6.445 r  hdmi_out0_core_dmareader_fifo_level0[0]_i_3/O
                         net (fo=1, routed)           0.190     6.636    hdmi_out0_core_dmareader_fifo_level0[0]_i_3_n_0
    SLICE_X147Y148       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.216 r  hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.216    hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X147Y149       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.550 r  hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.550    hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1_n_6
    SLICE_X147Y149       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.636     8.370    hdmi_out0_pix_clk
    SLICE_X147Y149       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[5]/C
                         clock pessimism              0.000     8.370    
                         clock uncertainty           -0.062     8.309    
    SLICE_X147Y149       FDRE (Setup_fdre_C_D)        0.062     8.371    hdmi_out0_core_dmareader_fifo_level0_reg[5]
  -------------------------------------------------------------------
                         required time                          8.371    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.842ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_dmareader_fifo_level0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.784ns  (logic 2.231ns (38.575%)  route 3.553ns (61.425%))
  Logic Levels:           8  (CARRY4=2 LUT1=1 LUT3=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.636ns = ( 8.370 - 6.734 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.745     1.745    hdmi_out0_pix_clk
    SLICE_X151Y150       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y150       FDRE (Prop_fdre_C_Q)         0.419     2.164 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          1.319     3.483    storage_22_reg_0_3_6_7/ADDRA1
    SLICE_X150Y150       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     3.782 f  storage_22_reg_0_3_6_7/RAMA_D1/O
                         net (fo=1, routed)           0.592     4.374    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[7]
    SLICE_X151Y151       LUT5 (Prop_lut5_I1_O)        0.124     4.498 f  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.291     4.790    storage_21_reg_0_i_85_n_0
    SLICE_X149Y150       LUT6 (Prop_lut6_I5_O)        0.124     4.914 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.164     5.077    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X149Y150       LUT6 (Prop_lut6_I5_O)        0.124     5.201 f  storage_24_reg_0_i_16/O
                         net (fo=19, routed)          0.417     5.618    storage_24_reg_0_i_16_n_0
    SLICE_X148Y150       LUT3 (Prop_lut3_I0_O)        0.124     5.742 f  hdmi_out0_core_dmareader_fifo_produce[0]_i_1/O
                         net (fo=27, routed)          0.579     6.321    hdmi_out0_core_dmareader_fifo_wrport_we
    SLICE_X146Y148       LUT1 (Prop_lut1_I0_O)        0.124     6.445 r  hdmi_out0_core_dmareader_fifo_level0[0]_i_3/O
                         net (fo=1, routed)           0.190     6.636    hdmi_out0_core_dmareader_fifo_level0[0]_i_3_n_0
    SLICE_X147Y148       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.216 r  hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.216    hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X147Y149       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.529 r  hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.529    hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1_n_4
    SLICE_X147Y149       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.636     8.370    hdmi_out0_pix_clk
    SLICE_X147Y149       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[7]/C
                         clock pessimism              0.000     8.370    
                         clock uncertainty           -0.062     8.309    
    SLICE_X147Y149       FDRE (Setup_fdre_C_D)        0.062     8.371    hdmi_out0_core_dmareader_fifo_level0_reg[7]
  -------------------------------------------------------------------
                         required time                          8.371    
                         arrival time                          -7.529    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.869ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_dmareader_fifo_level0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.824ns  (logic 2.271ns (38.992%)  route 3.553ns (61.008%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT3=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.626ns = ( 8.360 - 6.734 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.745     1.745    hdmi_out0_pix_clk
    SLICE_X151Y150       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y150       FDRE (Prop_fdre_C_Q)         0.419     2.164 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          1.319     3.483    storage_22_reg_0_3_6_7/ADDRA1
    SLICE_X150Y150       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     3.782 f  storage_22_reg_0_3_6_7/RAMA_D1/O
                         net (fo=1, routed)           0.592     4.374    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[7]
    SLICE_X151Y151       LUT5 (Prop_lut5_I1_O)        0.124     4.498 f  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.291     4.790    storage_21_reg_0_i_85_n_0
    SLICE_X149Y150       LUT6 (Prop_lut6_I5_O)        0.124     4.914 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.164     5.077    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X149Y150       LUT6 (Prop_lut6_I5_O)        0.124     5.201 f  storage_24_reg_0_i_16/O
                         net (fo=19, routed)          0.417     5.618    storage_24_reg_0_i_16_n_0
    SLICE_X148Y150       LUT3 (Prop_lut3_I0_O)        0.124     5.742 f  hdmi_out0_core_dmareader_fifo_produce[0]_i_1/O
                         net (fo=27, routed)          0.579     6.321    hdmi_out0_core_dmareader_fifo_wrport_we
    SLICE_X146Y148       LUT1 (Prop_lut1_I0_O)        0.124     6.445 r  hdmi_out0_core_dmareader_fifo_level0[0]_i_3/O
                         net (fo=1, routed)           0.190     6.636    hdmi_out0_core_dmareader_fifo_level0[0]_i_3_n_0
    SLICE_X147Y148       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.216 r  hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.216    hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X147Y149       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.330 r  hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.330    hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1_n_0
    SLICE_X147Y150       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.569 r  hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.569    hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1_n_5
    SLICE_X147Y150       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.626     8.360    hdmi_out0_pix_clk
    SLICE_X147Y150       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[10]/C
                         clock pessimism              0.078     8.438    
                         clock uncertainty           -0.062     8.376    
    SLICE_X147Y150       FDRE (Setup_fdre_C_D)        0.062     8.438    hdmi_out0_core_dmareader_fifo_level0_reg[10]
  -------------------------------------------------------------------
                         required time                          8.438    
                         arrival time                          -7.569    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.880ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_24_reg_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.192ns  (logic 1.214ns (23.382%)  route 3.978ns (76.618%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 8.411 - 6.734 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.745     1.745    hdmi_out0_pix_clk
    SLICE_X151Y150       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y150       FDRE (Prop_fdre_C_Q)         0.419     2.164 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          1.319     3.483    storage_22_reg_0_3_6_7/ADDRA1
    SLICE_X150Y150       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     3.782 r  storage_22_reg_0_3_6_7/RAMA_D1/O
                         net (fo=1, routed)           0.592     4.374    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[7]
    SLICE_X151Y151       LUT5 (Prop_lut5_I1_O)        0.124     4.498 r  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.291     4.790    storage_21_reg_0_i_85_n_0
    SLICE_X149Y150       LUT6 (Prop_lut6_I5_O)        0.124     4.914 r  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.164     5.077    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X149Y150       LUT6 (Prop_lut6_I5_O)        0.124     5.201 r  storage_24_reg_0_i_16/O
                         net (fo=19, routed)          0.531     5.732    storage_24_reg_0_i_16_n_0
    SLICE_X149Y149       LUT2 (Prop_lut2_I0_O)        0.124     5.856 r  storage_24_reg_0_i_12/O
                         net (fo=2, routed)           1.081     6.937    hdmi_out0_dram_port_litedramport1_rdata_valid
    RAMB36_X7Y29         RAMB36E1                                     r  storage_24_reg_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.677     8.411    hdmi_out0_pix_clk
    RAMB36_X7Y29         RAMB36E1                                     r  storage_24_reg_1/CLKARDCLK
                         clock pessimism              0.000     8.411    
                         clock uncertainty           -0.062     8.349    
    RAMB36_X7Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     7.817    storage_24_reg_1
  -------------------------------------------------------------------
                         required time                          7.817    
                         arrival time                          -6.937    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.885ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_dmareader_fifo_level0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.808ns  (logic 2.255ns (38.824%)  route 3.553ns (61.176%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT3=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.626ns = ( 8.360 - 6.734 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.745     1.745    hdmi_out0_pix_clk
    SLICE_X151Y150       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y150       FDRE (Prop_fdre_C_Q)         0.419     2.164 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          1.319     3.483    storage_22_reg_0_3_6_7/ADDRA1
    SLICE_X150Y150       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     3.782 f  storage_22_reg_0_3_6_7/RAMA_D1/O
                         net (fo=1, routed)           0.592     4.374    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[7]
    SLICE_X151Y151       LUT5 (Prop_lut5_I1_O)        0.124     4.498 f  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.291     4.790    storage_21_reg_0_i_85_n_0
    SLICE_X149Y150       LUT6 (Prop_lut6_I5_O)        0.124     4.914 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.164     5.077    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X149Y150       LUT6 (Prop_lut6_I5_O)        0.124     5.201 f  storage_24_reg_0_i_16/O
                         net (fo=19, routed)          0.417     5.618    storage_24_reg_0_i_16_n_0
    SLICE_X148Y150       LUT3 (Prop_lut3_I0_O)        0.124     5.742 f  hdmi_out0_core_dmareader_fifo_produce[0]_i_1/O
                         net (fo=27, routed)          0.579     6.321    hdmi_out0_core_dmareader_fifo_wrport_we
    SLICE_X146Y148       LUT1 (Prop_lut1_I0_O)        0.124     6.445 r  hdmi_out0_core_dmareader_fifo_level0[0]_i_3/O
                         net (fo=1, routed)           0.190     6.636    hdmi_out0_core_dmareader_fifo_level0[0]_i_3_n_0
    SLICE_X147Y148       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.216 r  hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.216    hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X147Y149       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.330 r  hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.330    hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1_n_0
    SLICE_X147Y150       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.553 r  hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.553    hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1_n_7
    SLICE_X147Y150       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.626     8.360    hdmi_out0_pix_clk
    SLICE_X147Y150       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[8]/C
                         clock pessimism              0.078     8.438    
                         clock uncertainty           -0.062     8.376    
    SLICE_X147Y150       FDRE (Setup_fdre_C_D)        0.062     8.438    hdmi_out0_core_dmareader_fifo_level0_reg[8]
  -------------------------------------------------------------------
                         required time                          8.438    
                         arrival time                          -7.553    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.911ns  (required time - arrival time)
  Source:                 hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_21_reg_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.187ns  (logic 1.338ns (25.793%)  route 3.849ns (74.207%))
  Logic Levels:           6  (LUT5=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 8.393 - 6.734 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.745     1.745    hdmi_out0_pix_clk
    SLICE_X151Y150       FDRE                                         r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y150       FDRE (Prop_fdre_C_Q)         0.419     2.164 r  hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          1.319     3.483    storage_22_reg_0_3_6_7/ADDRA1
    SLICE_X150Y150       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     3.782 f  storage_22_reg_0_3_6_7/RAMA_D1/O
                         net (fo=1, routed)           0.592     4.374    hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[7]
    SLICE_X151Y151       LUT5 (Prop_lut5_I1_O)        0.124     4.498 f  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.291     4.790    storage_21_reg_0_i_85_n_0
    SLICE_X149Y150       LUT6 (Prop_lut6_I5_O)        0.124     4.914 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.295     5.208    hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X151Y150       LUT5 (Prop_lut5_I2_O)        0.124     5.332 r  storage_21_reg_0_i_79/O
                         net (fo=9, routed)           0.189     5.521    hdmi_out0_dram_port_rdata_converter_source_ready
    SLICE_X151Y150       LUT6 (Prop_lut6_I3_O)        0.124     5.645 r  storage_21_reg_0_i_80/O
                         net (fo=9, routed)           0.342     5.987    hdmi_out0_dram_port_rdata_fifo_graycounter1_ce
    SLICE_X151Y152       LUT5 (Prop_lut5_I3_O)        0.124     6.111 r  storage_21_reg_0_i_2/O
                         net (fo=3, routed)           0.822     6.932    hdmi_out0_dram_port_rdata_fifo_graycounter1_q_next_binary[3]
    RAMB36_X7Y30         RAMB36E1                                     r  storage_21_reg_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.659     8.393    hdmi_out0_pix_clk
    RAMB36_X7Y30         RAMB36E1                                     r  storage_21_reg_0/CLKARDCLK
                         clock pessimism              0.078     8.471    
                         clock uncertainty           -0.062     8.410    
    RAMB36_X7Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     7.844    storage_21_reg_0
  -------------------------------------------------------------------
                         required time                          7.844    
                         arrival time                          -6.932    
  -------------------------------------------------------------------
                         slack                                  0.911    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 hdmi_out0_core_dmareader_fifo_level0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_dmareader_fifo_level0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.342ns (81.075%)  route 0.080ns (18.925%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.621     0.621    hdmi_out0_pix_clk
    SLICE_X147Y149       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y149       FDRE (Prop_fdre_C_Q)         0.141     0.762 r  hdmi_out0_core_dmareader_fifo_level0_reg[5]/Q
                         net (fo=4, routed)           0.079     0.841    hdmi_out0_core_dmareader_fifo_level0_reg[5]
    SLICE_X147Y149       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.988 r  hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.988    hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1_n_0
    SLICE_X147Y150       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.042 r  hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.042    hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1_n_7
    SLICE_X147Y150       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.890     0.890    hdmi_out0_pix_clk
    SLICE_X147Y150       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[8]/C
                         clock pessimism              0.000     0.890    
    SLICE_X147Y150       FDRE (Hold_fdre_C_D)         0.105     0.995    hdmi_out0_core_dmareader_fifo_level0_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 hdmi_out0_core_dmareader_fifo_level0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_dmareader_fifo_level0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.353ns (81.556%)  route 0.080ns (18.444%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.621     0.621    hdmi_out0_pix_clk
    SLICE_X147Y149       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y149       FDRE (Prop_fdre_C_Q)         0.141     0.762 r  hdmi_out0_core_dmareader_fifo_level0_reg[5]/Q
                         net (fo=4, routed)           0.079     0.841    hdmi_out0_core_dmareader_fifo_level0_reg[5]
    SLICE_X147Y149       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.988 r  hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.988    hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1_n_0
    SLICE_X147Y150       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.053 r  hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.053    hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1_n_5
    SLICE_X147Y150       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.890     0.890    hdmi_out0_pix_clk
    SLICE_X147Y150       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[10]/C
                         clock pessimism              0.000     0.890    
    SLICE_X147Y150       FDRE (Hold_fdre_C_D)         0.105     0.995    hdmi_out0_core_dmareader_fifo_level0_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 hdmi_out0_core_dmareader_fifo_level0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_dmareader_fifo_level0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.378ns (82.563%)  route 0.080ns (17.437%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.621     0.621    hdmi_out0_pix_clk
    SLICE_X147Y149       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y149       FDRE (Prop_fdre_C_Q)         0.141     0.762 r  hdmi_out0_core_dmareader_fifo_level0_reg[5]/Q
                         net (fo=4, routed)           0.079     0.841    hdmi_out0_core_dmareader_fifo_level0_reg[5]
    SLICE_X147Y149       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.988 r  hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.988    hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1_n_0
    SLICE_X147Y150       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.078 r  hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.078    hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1_n_4
    SLICE_X147Y150       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.890     0.890    hdmi_out0_pix_clk
    SLICE_X147Y150       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[11]/C
                         clock pessimism              0.000     0.890    
    SLICE_X147Y150       FDRE (Hold_fdre_C_D)         0.105     0.995    hdmi_out0_core_dmareader_fifo_level0_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 hdmi_out0_core_dmareader_fifo_level0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_dmareader_fifo_level0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.378ns (82.563%)  route 0.080ns (17.437%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.621     0.621    hdmi_out0_pix_clk
    SLICE_X147Y149       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y149       FDRE (Prop_fdre_C_Q)         0.141     0.762 r  hdmi_out0_core_dmareader_fifo_level0_reg[5]/Q
                         net (fo=4, routed)           0.079     0.841    hdmi_out0_core_dmareader_fifo_level0_reg[5]
    SLICE_X147Y149       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.988 r  hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.988    hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1_n_0
    SLICE_X147Y150       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.078 r  hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.078    hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1_n_6
    SLICE_X147Y150       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.890     0.890    hdmi_out0_pix_clk
    SLICE_X147Y150       FDRE                                         r  hdmi_out0_core_dmareader_fifo_level0_reg[9]/C
                         clock pessimism              0.000     0.890    
    SLICE_X147Y150       FDRE (Hold_fdre_C_D)         0.105     0.995    hdmi_out0_core_dmareader_fifo_level0_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_26_reg_0_3_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.184%)  route 0.271ns (65.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.617     0.617    hdmi_out0_pix_clk
    SLICE_X149Y137       FDRE                                         r  hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y137       FDRE (Prop_fdre_C_Q)         0.141     0.758 r  hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.271     1.029    storage_26_reg_0_3_6_7/ADDRD0
    SLICE_X148Y138       RAMD32                                       r  storage_26_reg_0_3_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.890     0.890    storage_26_reg_0_3_6_7/WCLK
    SLICE_X148Y138       RAMD32                                       r  storage_26_reg_0_3_6_7/RAMA/CLK
                         clock pessimism             -0.256     0.634    
    SLICE_X148Y138       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.944    storage_26_reg_0_3_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_26_reg_0_3_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.184%)  route 0.271ns (65.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.617     0.617    hdmi_out0_pix_clk
    SLICE_X149Y137       FDRE                                         r  hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y137       FDRE (Prop_fdre_C_Q)         0.141     0.758 r  hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.271     1.029    storage_26_reg_0_3_6_7/ADDRD0
    SLICE_X148Y138       RAMD32                                       r  storage_26_reg_0_3_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.890     0.890    storage_26_reg_0_3_6_7/WCLK
    SLICE_X148Y138       RAMD32                                       r  storage_26_reg_0_3_6_7/RAMA_D1/CLK
                         clock pessimism             -0.256     0.634    
    SLICE_X148Y138       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.944    storage_26_reg_0_3_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_26_reg_0_3_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.184%)  route 0.271ns (65.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.617     0.617    hdmi_out0_pix_clk
    SLICE_X149Y137       FDRE                                         r  hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y137       FDRE (Prop_fdre_C_Q)         0.141     0.758 r  hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.271     1.029    storage_26_reg_0_3_6_7/ADDRD0
    SLICE_X148Y138       RAMD32                                       r  storage_26_reg_0_3_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.890     0.890    storage_26_reg_0_3_6_7/WCLK
    SLICE_X148Y138       RAMD32                                       r  storage_26_reg_0_3_6_7/RAMB/CLK
                         clock pessimism             -0.256     0.634    
    SLICE_X148Y138       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.944    storage_26_reg_0_3_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_26_reg_0_3_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.184%)  route 0.271ns (65.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.617     0.617    hdmi_out0_pix_clk
    SLICE_X149Y137       FDRE                                         r  hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y137       FDRE (Prop_fdre_C_Q)         0.141     0.758 r  hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.271     1.029    storage_26_reg_0_3_6_7/ADDRD0
    SLICE_X148Y138       RAMD32                                       r  storage_26_reg_0_3_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.890     0.890    storage_26_reg_0_3_6_7/WCLK
    SLICE_X148Y138       RAMD32                                       r  storage_26_reg_0_3_6_7/RAMB_D1/CLK
                         clock pessimism             -0.256     0.634    
    SLICE_X148Y138       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.944    storage_26_reg_0_3_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_26_reg_0_3_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.184%)  route 0.271ns (65.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.617     0.617    hdmi_out0_pix_clk
    SLICE_X149Y137       FDRE                                         r  hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y137       FDRE (Prop_fdre_C_Q)         0.141     0.758 r  hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.271     1.029    storage_26_reg_0_3_6_7/ADDRD0
    SLICE_X148Y138       RAMD32                                       r  storage_26_reg_0_3_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.890     0.890    storage_26_reg_0_3_6_7/WCLK
    SLICE_X148Y138       RAMD32                                       r  storage_26_reg_0_3_6_7/RAMC/CLK
                         clock pessimism             -0.256     0.634    
    SLICE_X148Y138       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.944    storage_26_reg_0_3_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_26_reg_0_3_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.184%)  route 0.271ns (65.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.617     0.617    hdmi_out0_pix_clk
    SLICE_X149Y137       FDRE                                         r  hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y137       FDRE (Prop_fdre_C_Q)         0.141     0.758 r  hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.271     1.029    storage_26_reg_0_3_6_7/ADDRD0
    SLICE_X148Y138       RAMD32                                       r  storage_26_reg_0_3_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.890     0.890    storage_26_reg_0_3_6_7/WCLK
    SLICE_X148Y138       RAMD32                                       r  storage_26_reg_0_3_6_7/RAMC_D1/CLK
                         clock pessimism             -0.256     0.634    
    SLICE_X148Y138       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.944    storage_26_reg_0_3_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_pix_clk
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { BUFG_10/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.734       3.790      RAMB36_X8Y29    storage_24_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.734       3.790      RAMB36_X7Y29    storage_24_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB36_X7Y30    storage_21_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB36_X8Y30    storage_21_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X8Y29    storage_24_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X7Y29    storage_24_reg_1/CLKBWRCLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y148   OSERDESE2_45/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y147   OSERDESE2_46/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y140   OSERDESE2_47/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y139   OSERDESE2_48/CLKDIV
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y151  storage_22_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y151  storage_22_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y151  storage_22_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y151  storage_22_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y151  storage_22_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y151  storage_22_reg_0_3_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y151  storage_22_reg_0_3_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y151  storage_22_reg_0_3_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y150  storage_22_reg_0_3_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y150  storage_22_reg_0_3_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X132Y134  storage_20_reg_0_3_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X132Y134  storage_20_reg_0_3_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X132Y134  storage_20_reg_0_3_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X132Y134  storage_20_reg_0_3_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X132Y134  storage_20_reg_0_3_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X132Y134  storage_20_reg_0_3_12_17/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X132Y134  storage_20_reg_0_3_12_17/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X132Y134  storage_20_reg_0_3_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X132Y136  storage_20_reg_0_3_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X132Y136  storage_20_reg_0_3_18_23/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pix1p25x_clk
  To Clock:  pix1p25x_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.011ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.011ns  (required time - arrival time)
  Source:                 ISERDESE2_18/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture1_lateness_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.348ns  (logic 1.891ns (43.490%)  route 2.457ns (56.510%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.760ns = ( 6.147 - 5.387 ) 
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.795     0.795    pix1p25x_clk
    ILOGIC_X1Y142        ISERDESE2                                    r  ISERDESE2_18/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     1.448 r  ISERDESE2_18/Q5
                         net (fo=13, routed)          1.264     2.712    s7datacapture1_serdes_m_q[3]
    SLICE_X162Y141       LUT6 (Prop_lut6_I1_O)        0.124     2.836 r  s7datacapture1_lateness[7]_i_9/O
                         net (fo=1, routed)           0.452     3.288    s7datacapture1_lateness[7]_i_9_n_0
    SLICE_X162Y141       LUT6 (Prop_lut6_I1_O)        0.124     3.412 r  s7datacapture1_lateness[7]_i_4/O
                         net (fo=2, routed)           0.741     4.153    s7datacapture1_lateness[7]_i_4_n_0
    SLICE_X160Y139       LUT3 (Prop_lut3_I2_O)        0.124     4.277 r  s7datacapture1_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.277    s7datacapture1_lateness[4]_i_6_n_0
    SLICE_X160Y139       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.809 r  s7datacapture1_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.809    s7datacapture1_lateness_reg[4]_i_1_n_0
    SLICE_X160Y140       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.143 r  s7datacapture1_lateness_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.000     5.143    s7datacapture1_lateness_reg[7]_i_3_n_6
    SLICE_X160Y140       FDRE                                         r  s7datacapture1_lateness_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.760     6.147    pix1p25x_clk
    SLICE_X160Y140       FDRE                                         r  s7datacapture1_lateness_reg[6]/C
                         clock pessimism              0.000     6.147    
                         clock uncertainty           -0.055     6.092    
    SLICE_X160Y140       FDRE (Setup_fdre_C_D)        0.062     6.154    s7datacapture1_lateness_reg[6]
  -------------------------------------------------------------------
                         required time                          6.154    
                         arrival time                          -5.143    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.079ns  (required time - arrival time)
  Source:                 ISERDESE2_21/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture2_lateness_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 1.891ns (44.174%)  route 2.390ns (55.826%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.762ns = ( 6.149 - 5.387 ) 
    Source Clock Delay      (SCD):    0.796ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.796     0.796    pix1p25x_clk
    ILOGIC_X1Y145        ISERDESE2                                    r  ISERDESE2_21/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y145        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.653     1.449 r  ISERDESE2_21/Q6
                         net (fo=1, routed)           1.347     2.796    ISERDESE2_21_n_6
    SLICE_X163Y145       LUT6 (Prop_lut6_I1_O)        0.124     2.920 r  s7datacapture2_lateness[4]_i_10/O
                         net (fo=1, routed)           0.402     3.323    s7datacapture2_lateness[4]_i_10_n_0
    SLICE_X163Y145       LUT5 (Prop_lut5_I4_O)        0.124     3.447 r  s7datacapture2_lateness[4]_i_8/O
                         net (fo=1, routed)           0.640     4.087    s7datacapture2_lateness[4]_i_8_n_0
    SLICE_X161Y145       LUT4 (Prop_lut4_I2_O)        0.124     4.211 r  s7datacapture2_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.211    s7datacapture2_lateness[4]_i_6_n_0
    SLICE_X161Y145       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.743 r  s7datacapture2_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.743    s7datacapture2_lateness_reg[4]_i_1_n_0
    SLICE_X161Y146       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.077 r  s7datacapture2_lateness_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.000     5.077    s7datacapture2_lateness_reg[7]_i_3_n_6
    SLICE_X161Y146       FDRE                                         r  s7datacapture2_lateness_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.762     6.149    pix1p25x_clk
    SLICE_X161Y146       FDRE                                         r  s7datacapture2_lateness_reg[6]/C
                         clock pessimism              0.000     6.149    
                         clock uncertainty           -0.055     6.094    
    SLICE_X161Y146       FDRE (Setup_fdre_C_D)        0.062     6.156    s7datacapture2_lateness_reg[6]
  -------------------------------------------------------------------
                         required time                          6.156    
                         arrival time                          -5.077    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.106ns  (required time - arrival time)
  Source:                 ISERDESE2_18/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture1_lateness_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 1.796ns (42.228%)  route 2.457ns (57.772%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.760ns = ( 6.147 - 5.387 ) 
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.795     0.795    pix1p25x_clk
    ILOGIC_X1Y142        ISERDESE2                                    r  ISERDESE2_18/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     1.448 r  ISERDESE2_18/Q5
                         net (fo=13, routed)          1.264     2.712    s7datacapture1_serdes_m_q[3]
    SLICE_X162Y141       LUT6 (Prop_lut6_I1_O)        0.124     2.836 r  s7datacapture1_lateness[7]_i_9/O
                         net (fo=1, routed)           0.452     3.288    s7datacapture1_lateness[7]_i_9_n_0
    SLICE_X162Y141       LUT6 (Prop_lut6_I1_O)        0.124     3.412 r  s7datacapture1_lateness[7]_i_4/O
                         net (fo=2, routed)           0.741     4.153    s7datacapture1_lateness[7]_i_4_n_0
    SLICE_X160Y139       LUT3 (Prop_lut3_I2_O)        0.124     4.277 r  s7datacapture1_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.277    s7datacapture1_lateness[4]_i_6_n_0
    SLICE_X160Y139       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.809 r  s7datacapture1_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.809    s7datacapture1_lateness_reg[4]_i_1_n_0
    SLICE_X160Y140       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.048 r  s7datacapture1_lateness_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.000     5.048    s7datacapture1_lateness_reg[7]_i_3_n_5
    SLICE_X160Y140       FDSE                                         r  s7datacapture1_lateness_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.760     6.147    pix1p25x_clk
    SLICE_X160Y140       FDSE                                         r  s7datacapture1_lateness_reg[7]/C
                         clock pessimism              0.000     6.147    
                         clock uncertainty           -0.055     6.092    
    SLICE_X160Y140       FDSE (Setup_fdse_C_D)        0.062     6.154    s7datacapture1_lateness_reg[7]
  -------------------------------------------------------------------
                         required time                          6.154    
                         arrival time                          -5.048    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.122ns  (required time - arrival time)
  Source:                 ISERDESE2_18/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture1_lateness_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 1.780ns (42.010%)  route 2.457ns (57.990%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.760ns = ( 6.147 - 5.387 ) 
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.795     0.795    pix1p25x_clk
    ILOGIC_X1Y142        ISERDESE2                                    r  ISERDESE2_18/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     1.448 r  ISERDESE2_18/Q5
                         net (fo=13, routed)          1.264     2.712    s7datacapture1_serdes_m_q[3]
    SLICE_X162Y141       LUT6 (Prop_lut6_I1_O)        0.124     2.836 r  s7datacapture1_lateness[7]_i_9/O
                         net (fo=1, routed)           0.452     3.288    s7datacapture1_lateness[7]_i_9_n_0
    SLICE_X162Y141       LUT6 (Prop_lut6_I1_O)        0.124     3.412 r  s7datacapture1_lateness[7]_i_4/O
                         net (fo=2, routed)           0.741     4.153    s7datacapture1_lateness[7]_i_4_n_0
    SLICE_X160Y139       LUT3 (Prop_lut3_I2_O)        0.124     4.277 r  s7datacapture1_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.277    s7datacapture1_lateness[4]_i_6_n_0
    SLICE_X160Y139       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.809 r  s7datacapture1_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.809    s7datacapture1_lateness_reg[4]_i_1_n_0
    SLICE_X160Y140       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.032 r  s7datacapture1_lateness_reg[7]_i_3/O[0]
                         net (fo=1, routed)           0.000     5.032    s7datacapture1_lateness_reg[7]_i_3_n_7
    SLICE_X160Y140       FDRE                                         r  s7datacapture1_lateness_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.760     6.147    pix1p25x_clk
    SLICE_X160Y140       FDRE                                         r  s7datacapture1_lateness_reg[5]/C
                         clock pessimism              0.000     6.147    
                         clock uncertainty           -0.055     6.092    
    SLICE_X160Y140       FDRE (Setup_fdre_C_D)        0.062     6.154    s7datacapture1_lateness_reg[5]
  -------------------------------------------------------------------
                         required time                          6.154    
                         arrival time                          -5.032    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.174ns  (required time - arrival time)
  Source:                 ISERDESE2_21/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture2_lateness_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 1.796ns (42.907%)  route 2.390ns (57.093%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.762ns = ( 6.149 - 5.387 ) 
    Source Clock Delay      (SCD):    0.796ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.796     0.796    pix1p25x_clk
    ILOGIC_X1Y145        ISERDESE2                                    r  ISERDESE2_21/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y145        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.653     1.449 r  ISERDESE2_21/Q6
                         net (fo=1, routed)           1.347     2.796    ISERDESE2_21_n_6
    SLICE_X163Y145       LUT6 (Prop_lut6_I1_O)        0.124     2.920 r  s7datacapture2_lateness[4]_i_10/O
                         net (fo=1, routed)           0.402     3.323    s7datacapture2_lateness[4]_i_10_n_0
    SLICE_X163Y145       LUT5 (Prop_lut5_I4_O)        0.124     3.447 r  s7datacapture2_lateness[4]_i_8/O
                         net (fo=1, routed)           0.640     4.087    s7datacapture2_lateness[4]_i_8_n_0
    SLICE_X161Y145       LUT4 (Prop_lut4_I2_O)        0.124     4.211 r  s7datacapture2_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.211    s7datacapture2_lateness[4]_i_6_n_0
    SLICE_X161Y145       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.743 r  s7datacapture2_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.743    s7datacapture2_lateness_reg[4]_i_1_n_0
    SLICE_X161Y146       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.982 r  s7datacapture2_lateness_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.000     4.982    s7datacapture2_lateness_reg[7]_i_3_n_5
    SLICE_X161Y146       FDSE                                         r  s7datacapture2_lateness_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.762     6.149    pix1p25x_clk
    SLICE_X161Y146       FDSE                                         r  s7datacapture2_lateness_reg[7]/C
                         clock pessimism              0.000     6.149    
                         clock uncertainty           -0.055     6.094    
    SLICE_X161Y146       FDSE (Setup_fdse_C_D)        0.062     6.156    s7datacapture2_lateness_reg[7]
  -------------------------------------------------------------------
                         required time                          6.156    
                         arrival time                          -4.982    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.180ns  (required time - arrival time)
  Source:                 ISERDESE2_17/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture0_lateness_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 1.861ns (44.035%)  route 2.365ns (55.965%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.751ns = ( 6.138 - 5.387 ) 
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.785     0.785    pix1p25x_clk
    ILOGIC_X1Y131        ISERDESE2                                    r  ISERDESE2_17/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y131        ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653     1.438 r  ISERDESE2_17/Q3
                         net (fo=1, routed)           1.221     2.659    ISERDESE2_17_n_3
    SLICE_X163Y131       LUT6 (Prop_lut6_I2_O)        0.124     2.783 f  s7datacapture0_lateness[4]_i_9/O
                         net (fo=1, routed)           0.407     3.190    s7datacapture0_lateness[4]_i_9_n_0
    SLICE_X163Y131       LUT6 (Prop_lut6_I5_O)        0.124     3.314 r  s7datacapture0_lateness[4]_i_7/O
                         net (fo=1, routed)           0.737     4.051    s7datacapture0_lateness[4]_i_7_n_0
    SLICE_X162Y128       LUT3 (Prop_lut3_I1_O)        0.124     4.175 r  s7datacapture0_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.175    s7datacapture0_lateness[4]_i_6_n_0
    SLICE_X162Y128       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.688 r  s7datacapture0_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.688    s7datacapture0_lateness_reg[4]_i_1_n_0
    SLICE_X162Y129       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.011 r  s7datacapture0_lateness_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.000     5.011    s7datacapture0_lateness_reg[7]_i_3_n_6
    SLICE_X162Y129       FDRE                                         r  s7datacapture0_lateness_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.751     6.138    pix1p25x_clk
    SLICE_X162Y129       FDRE                                         r  s7datacapture0_lateness_reg[6]/C
                         clock pessimism              0.000     6.138    
                         clock uncertainty           -0.055     6.083    
    SLICE_X162Y129       FDRE (Setup_fdre_C_D)        0.109     6.192    s7datacapture0_lateness_reg[6]
  -------------------------------------------------------------------
                         required time                          6.192    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.190ns  (required time - arrival time)
  Source:                 ISERDESE2_21/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture2_lateness_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 1.780ns (42.688%)  route 2.390ns (57.312%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.762ns = ( 6.149 - 5.387 ) 
    Source Clock Delay      (SCD):    0.796ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.796     0.796    pix1p25x_clk
    ILOGIC_X1Y145        ISERDESE2                                    r  ISERDESE2_21/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y145        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.653     1.449 r  ISERDESE2_21/Q6
                         net (fo=1, routed)           1.347     2.796    ISERDESE2_21_n_6
    SLICE_X163Y145       LUT6 (Prop_lut6_I1_O)        0.124     2.920 r  s7datacapture2_lateness[4]_i_10/O
                         net (fo=1, routed)           0.402     3.323    s7datacapture2_lateness[4]_i_10_n_0
    SLICE_X163Y145       LUT5 (Prop_lut5_I4_O)        0.124     3.447 r  s7datacapture2_lateness[4]_i_8/O
                         net (fo=1, routed)           0.640     4.087    s7datacapture2_lateness[4]_i_8_n_0
    SLICE_X161Y145       LUT4 (Prop_lut4_I2_O)        0.124     4.211 r  s7datacapture2_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.211    s7datacapture2_lateness[4]_i_6_n_0
    SLICE_X161Y145       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.743 r  s7datacapture2_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.743    s7datacapture2_lateness_reg[4]_i_1_n_0
    SLICE_X161Y146       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.966 r  s7datacapture2_lateness_reg[7]_i_3/O[0]
                         net (fo=1, routed)           0.000     4.966    s7datacapture2_lateness_reg[7]_i_3_n_7
    SLICE_X161Y146       FDRE                                         r  s7datacapture2_lateness_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.762     6.149    pix1p25x_clk
    SLICE_X161Y146       FDRE                                         r  s7datacapture2_lateness_reg[5]/C
                         clock pessimism              0.000     6.149    
                         clock uncertainty           -0.055     6.094    
    SLICE_X161Y146       FDRE (Setup_fdre_C_D)        0.062     6.156    s7datacapture2_lateness_reg[5]
  -------------------------------------------------------------------
                         required time                          6.156    
                         arrival time                          -4.966    
  -------------------------------------------------------------------
                         slack                                  1.190    

Slack (MET) :             1.219ns  (required time - arrival time)
  Source:                 ISERDESE2_18/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture1_lateness_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 1.025ns (26.467%)  route 2.848ns (73.533%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.760ns = ( 6.147 - 5.387 ) 
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.795     0.795    pix1p25x_clk
    ILOGIC_X1Y142        ISERDESE2                                    r  ISERDESE2_18/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     1.448 r  ISERDESE2_18/Q5
                         net (fo=13, routed)          1.264     2.712    s7datacapture1_serdes_m_q[3]
    SLICE_X162Y141       LUT6 (Prop_lut6_I1_O)        0.124     2.836 r  s7datacapture1_lateness[7]_i_9/O
                         net (fo=1, routed)           0.452     3.288    s7datacapture1_lateness[7]_i_9_n_0
    SLICE_X162Y141       LUT6 (Prop_lut6_I1_O)        0.124     3.412 r  s7datacapture1_lateness[7]_i_4/O
                         net (fo=2, routed)           0.551     3.963    s7datacapture1_lateness[7]_i_4_n_0
    SLICE_X161Y139       LUT3 (Prop_lut3_I0_O)        0.124     4.087 r  s7datacapture1_lateness[7]_i_2/O
                         net (fo=8, routed)           0.581     4.668    s7datacapture1_lateness
    SLICE_X161Y139       FDRE                                         r  s7datacapture1_lateness_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.760     6.147    pix1p25x_clk
    SLICE_X161Y139       FDRE                                         r  s7datacapture1_lateness_reg[0]/C
                         clock pessimism              0.000     6.147    
                         clock uncertainty           -0.055     6.092    
    SLICE_X161Y139       FDRE (Setup_fdre_C_CE)      -0.205     5.887    s7datacapture1_lateness_reg[0]
  -------------------------------------------------------------------
                         required time                          5.887    
                         arrival time                          -4.668    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.252ns  (required time - arrival time)
  Source:                 FDPE_12/C
                            (rising edge-triggered cell FDPE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            FDPE_13/D
                            (rising edge-triggered cell FDPE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.747ns
    Source Clock Delay      (SCD):    0.786ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.786     0.786    pix1p25x_clk
    SLICE_X159Y123       FDPE                                         r  FDPE_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y123       FDPE (Prop_fdpe_C_Q)         0.456     1.242 r  FDPE_12/Q
                         net (fo=1, routed)           0.190     1.432    xilinxasyncresetsynchronizerimpl6_rst_meta
    SLICE_X159Y123       FDPE                                         r  FDPE_13/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFR_X1Y9            BUFR                         0.000     2.000 r  BUFR/O
                         net (fo=368, routed)         0.747     2.747    pix1p25x_clk
    SLICE_X159Y123       FDPE                                         r  FDPE_13/C
                         clock pessimism              0.039     2.786    
                         clock uncertainty           -0.055     2.731    
    SLICE_X159Y123       FDPE (Setup_fdpe_C_D)       -0.047     2.684    FDPE_13
  -------------------------------------------------------------------
                         required time                          2.684    
                         arrival time                          -1.432    
  -------------------------------------------------------------------
                         slack                                  1.252    

Slack (MET) :             1.264ns  (required time - arrival time)
  Source:                 ISERDESE2_17/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture0_lateness_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 1.777ns (42.900%)  route 2.365ns (57.100%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.751ns = ( 6.138 - 5.387 ) 
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.785     0.785    pix1p25x_clk
    ILOGIC_X1Y131        ISERDESE2                                    r  ISERDESE2_17/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y131        ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653     1.438 r  ISERDESE2_17/Q3
                         net (fo=1, routed)           1.221     2.659    ISERDESE2_17_n_3
    SLICE_X163Y131       LUT6 (Prop_lut6_I2_O)        0.124     2.783 f  s7datacapture0_lateness[4]_i_9/O
                         net (fo=1, routed)           0.407     3.190    s7datacapture0_lateness[4]_i_9_n_0
    SLICE_X163Y131       LUT6 (Prop_lut6_I5_O)        0.124     3.314 r  s7datacapture0_lateness[4]_i_7/O
                         net (fo=1, routed)           0.737     4.051    s7datacapture0_lateness[4]_i_7_n_0
    SLICE_X162Y128       LUT3 (Prop_lut3_I1_O)        0.124     4.175 r  s7datacapture0_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.175    s7datacapture0_lateness[4]_i_6_n_0
    SLICE_X162Y128       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.688 r  s7datacapture0_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.688    s7datacapture0_lateness_reg[4]_i_1_n_0
    SLICE_X162Y129       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.927 r  s7datacapture0_lateness_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.000     4.927    s7datacapture0_lateness_reg[7]_i_3_n_5
    SLICE_X162Y129       FDSE                                         r  s7datacapture0_lateness_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.751     6.138    pix1p25x_clk
    SLICE_X162Y129       FDSE                                         r  s7datacapture0_lateness_reg[7]/C
                         clock pessimism              0.000     6.138    
                         clock uncertainty           -0.055     6.083    
    SLICE_X162Y129       FDSE (Setup_fdse_C_D)        0.109     6.192    s7datacapture0_lateness_reg[7]
  -------------------------------------------------------------------
                         required time                          6.192    
                         arrival time                          -4.927    
  -------------------------------------------------------------------
                         slack                                  1.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 FDPE_12/C
                            (rising edge-triggered cell FDPE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            FDPE_13/D
                            (rising edge-triggered cell FDPE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.285ns
    Source Clock Delay      (SCD):    0.251ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.251     0.251    pix1p25x_clk
    SLICE_X159Y123       FDPE                                         r  FDPE_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y123       FDPE (Prop_fdpe_C_Q)         0.141     0.392 r  FDPE_12/Q
                         net (fo=1, routed)           0.056     0.448    xilinxasyncresetsynchronizerimpl6_rst_meta
    SLICE_X159Y123       FDPE                                         r  FDPE_13/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.285     0.285    pix1p25x_clk
    SLICE_X159Y123       FDPE                                         r  FDPE_13/C
                         clock pessimism             -0.034     0.251    
    SLICE_X159Y123       FDPE (Hold_fdpe_C_D)         0.075     0.326    FDPE_13
  -------------------------------------------------------------------
                         required time                         -0.326    
                         arrival time                           0.448    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl22_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl22_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.297ns
    Source Clock Delay      (SCD):    0.261ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.261     0.261    pix1p25x_clk
    SLICE_X163Y139       FDRE                                         r  xilinxmultiregimpl22_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDRE (Prop_fdre_C_Q)         0.141     0.402 r  xilinxmultiregimpl22_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.458    xilinxmultiregimpl22_regs0
    SLICE_X163Y139       FDRE                                         r  xilinxmultiregimpl22_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.297     0.297    pix1p25x_clk
    SLICE_X163Y139       FDRE                                         r  xilinxmultiregimpl22_regs1_reg/C
                         clock pessimism             -0.036     0.261    
    SLICE_X163Y139       FDRE (Hold_fdre_C_D)         0.075     0.336    xilinxmultiregimpl22_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.336    
                         arrival time                           0.458    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl29_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl29_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.264ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.264     0.264    pix1p25x_clk
    SLICE_X163Y149       FDRE                                         r  xilinxmultiregimpl29_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y149       FDRE (Prop_fdre_C_Q)         0.141     0.405 r  xilinxmultiregimpl29_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.461    xilinxmultiregimpl29_regs0
    SLICE_X163Y149       FDRE                                         r  xilinxmultiregimpl29_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.300     0.300    pix1p25x_clk
    SLICE_X163Y149       FDRE                                         r  xilinxmultiregimpl29_regs1_reg/C
                         clock pessimism             -0.036     0.264    
    SLICE_X163Y149       FDRE (Hold_fdre_C_D)         0.075     0.339    xilinxmultiregimpl29_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.339    
                         arrival time                           0.461    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl30_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl30_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.264ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.264     0.264    pix1p25x_clk
    SLICE_X163Y148       FDRE                                         r  xilinxmultiregimpl30_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.141     0.405 r  xilinxmultiregimpl30_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.461    xilinxmultiregimpl30_regs0
    SLICE_X163Y148       FDRE                                         r  xilinxmultiregimpl30_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.300     0.300    pix1p25x_clk
    SLICE_X163Y148       FDRE                                         r  xilinxmultiregimpl30_regs1_reg/C
                         clock pessimism             -0.036     0.264    
    SLICE_X163Y148       FDRE (Hold_fdre_C_D)         0.075     0.339    xilinxmultiregimpl30_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.339    
                         arrival time                           0.461    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl32_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl32_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.299ns
    Source Clock Delay      (SCD):    0.263ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.263     0.263    pix1p25x_clk
    SLICE_X163Y146       FDRE                                         r  xilinxmultiregimpl32_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y146       FDRE (Prop_fdre_C_Q)         0.141     0.404 r  xilinxmultiregimpl32_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.460    xilinxmultiregimpl32_regs0
    SLICE_X163Y146       FDRE                                         r  xilinxmultiregimpl32_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.299     0.299    pix1p25x_clk
    SLICE_X163Y146       FDRE                                         r  xilinxmultiregimpl32_regs1_reg/C
                         clock pessimism             -0.036     0.263    
    SLICE_X163Y146       FDRE (Hold_fdre_C_D)         0.075     0.338    xilinxmultiregimpl32_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.338    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl9_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl9_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.286ns
    Source Clock Delay      (SCD):    0.253ns
    Clock Pessimism Removal (CPR):    0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.253     0.253    pix1p25x_clk
    SLICE_X161Y127       FDRE                                         r  xilinxmultiregimpl9_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y127       FDRE (Prop_fdre_C_Q)         0.141     0.394 r  xilinxmultiregimpl9_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.450    xilinxmultiregimpl9_regs0
    SLICE_X161Y127       FDRE                                         r  xilinxmultiregimpl9_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.286     0.286    pix1p25x_clk
    SLICE_X161Y127       FDRE                                         r  xilinxmultiregimpl9_regs1_reg/C
                         clock pessimism             -0.033     0.253    
    SLICE_X161Y127       FDRE (Hold_fdre_C_D)         0.075     0.328    xilinxmultiregimpl9_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.328    
                         arrival time                           0.450    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl19_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl19_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.262ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.262     0.262    pix1p25x_clk
    SLICE_X161Y141       FDRE                                         r  xilinxmultiregimpl19_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y141       FDRE (Prop_fdre_C_Q)         0.141     0.403 r  xilinxmultiregimpl19_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.459    xilinxmultiregimpl19_regs0
    SLICE_X161Y141       FDRE                                         r  xilinxmultiregimpl19_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.298     0.298    pix1p25x_clk
    SLICE_X161Y141       FDRE                                         r  xilinxmultiregimpl19_regs1_reg/C
                         clock pessimism             -0.036     0.262    
    SLICE_X161Y141       FDRE (Hold_fdre_C_D)         0.075     0.337    xilinxmultiregimpl19_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.337    
                         arrival time                           0.459    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl20_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl20_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.262ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.262     0.262    pix1p25x_clk
    SLICE_X163Y142       FDRE                                         r  xilinxmultiregimpl20_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDRE (Prop_fdre_C_Q)         0.141     0.403 r  xilinxmultiregimpl20_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.459    xilinxmultiregimpl20_regs0
    SLICE_X163Y142       FDRE                                         r  xilinxmultiregimpl20_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.298     0.298    pix1p25x_clk
    SLICE_X163Y142       FDRE                                         r  xilinxmultiregimpl20_regs1_reg/C
                         clock pessimism             -0.036     0.262    
    SLICE_X163Y142       FDRE (Hold_fdre_C_D)         0.075     0.337    xilinxmultiregimpl20_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.337    
                         arrival time                           0.459    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl25_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl25_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.299ns
    Source Clock Delay      (SCD):    0.262ns
    Clock Pessimism Removal (CPR):    0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.262     0.262    pix1p25x_clk
    SLICE_X159Y141       FDRE                                         r  xilinxmultiregimpl25_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y141       FDRE (Prop_fdre_C_Q)         0.141     0.403 r  xilinxmultiregimpl25_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.459    xilinxmultiregimpl25_regs0
    SLICE_X159Y141       FDRE                                         r  xilinxmultiregimpl25_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.299     0.299    pix1p25x_clk
    SLICE_X159Y141       FDRE                                         r  xilinxmultiregimpl25_regs1_reg/C
                         clock pessimism             -0.037     0.262    
    SLICE_X159Y141       FDRE (Hold_fdre_C_D)         0.075     0.337    xilinxmultiregimpl25_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.337    
                         arrival time                           0.459    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl21_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl21_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.262ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.262     0.262    pix1p25x_clk
    SLICE_X163Y142       FDRE                                         r  xilinxmultiregimpl21_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDRE (Prop_fdre_C_Q)         0.141     0.403 r  xilinxmultiregimpl21_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.459    xilinxmultiregimpl21_regs0
    SLICE_X163Y142       FDRE                                         r  xilinxmultiregimpl21_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.298     0.298    pix1p25x_clk
    SLICE_X163Y142       FDRE                                         r  xilinxmultiregimpl21_regs1_reg/C
                         clock pessimism             -0.036     0.262    
    SLICE_X163Y142       FDRE (Hold_fdre_C_D)         0.071     0.333    xilinxmultiregimpl21_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.333    
                         arrival time                           0.459    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pix1p25x_clk
Waveform(ns):       { 0.000 2.694 }
Period(ns):         5.387
Sources:            { BUFR/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y132   IDELAYE2_21/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y131   IDELAYE2_22/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y142   IDELAYE2_23/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y141   IDELAYE2_24/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y146   IDELAYE2_25/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y145   IDELAYE2_26/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y132   ISERDESE2_16/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y131   ISERDESE2_17/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y142   ISERDESE2_18/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y141   ISERDESE2_19/CLKDIV
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X158Y133  s7datacapture0_gearbox_storage_reg[10]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X158Y133  s7datacapture0_gearbox_storage_reg[11]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X158Y133  s7datacapture0_gearbox_storage_reg[12]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X158Y133  s7datacapture0_gearbox_storage_reg[13]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X158Y133  s7datacapture0_gearbox_storage_reg[14]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X158Y133  s7datacapture0_gearbox_storage_reg[15]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X156Y131  s7datacapture0_gearbox_storage_reg[16]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X156Y131  s7datacapture0_gearbox_storage_reg[17]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X156Y131  s7datacapture0_gearbox_storage_reg[18]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X156Y131  s7datacapture0_gearbox_storage_reg[19]/C
High Pulse Width  Slow    FDPE/C            n/a            0.500         2.693       2.193      SLICE_X159Y123  FDPE_12/C
High Pulse Width  Slow    FDPE/C            n/a            0.500         2.693       2.193      SLICE_X159Y123  FDPE_13/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X163Y127  s7datacapture0_do_delay_master_dec_toggle_o_r_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X162Y127  s7datacapture0_do_delay_master_inc_toggle_o_r_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X162Y127  s7datacapture0_do_delay_rst_toggle_o_r_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X156Y131  s7datacapture0_gearbox_storage_reg[16]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X156Y131  s7datacapture0_gearbox_storage_reg[17]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X156Y131  s7datacapture0_gearbox_storage_reg[18]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X156Y131  s7datacapture0_gearbox_storage_reg[19]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X156Y131  s7datacapture0_gearbox_storage_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/interrupt_unit/im_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.887ns  (logic 0.419ns (4.715%)  route 8.468ns (95.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 11.545 - 10.000 ) 
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        1.821     1.821    sys_clk
    SLICE_X163Y150       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y150       FDPE (Prop_fdpe_C_Q)         0.419     2.240 r  FDPE_1/Q
                         net (fo=3121, routed)        8.468    10.708    lm32_cpu/interrupt_unit/sys_rst
    SLICE_X99Y115        FDRE                                         r  lm32_cpu/interrupt_unit/im_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5002, routed)        1.545    11.545    lm32_cpu/interrupt_unit/out
    SLICE_X99Y115        FDRE                                         r  lm32_cpu/interrupt_unit/im_reg[18]/C
                         clock pessimism              0.000    11.545    
                         clock uncertainty           -0.057    11.489    
    SLICE_X99Y115        FDRE (Setup_fdre_C_R)       -0.604    10.885    lm32_cpu/interrupt_unit/im_reg[18]
  -------------------------------------------------------------------
                         required time                         10.885    
                         arrival time                         -10.708    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/interrupt_unit/im_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.888ns  (logic 0.419ns (4.714%)  route 8.469ns (95.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 11.552 - 10.000 ) 
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        1.821     1.821    sys_clk
    SLICE_X163Y150       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y150       FDPE (Prop_fdpe_C_Q)         0.419     2.240 r  FDPE_1/Q
                         net (fo=3121, routed)        8.469    10.709    lm32_cpu/interrupt_unit/sys_rst
    SLICE_X101Y110       FDRE                                         r  lm32_cpu/interrupt_unit/im_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5002, routed)        1.552    11.552    lm32_cpu/interrupt_unit/out
    SLICE_X101Y110       FDRE                                         r  lm32_cpu/interrupt_unit/im_reg[12]/C
                         clock pessimism              0.000    11.552    
                         clock uncertainty           -0.057    11.496    
    SLICE_X101Y110       FDRE (Setup_fdre_C_R)       -0.604    10.892    lm32_cpu/interrupt_unit/im_reg[12]
  -------------------------------------------------------------------
                         required time                         10.892    
                         arrival time                         -10.709    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.188ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/operand_0_x_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.873ns  (logic 0.419ns (4.722%)  route 8.454ns (95.278%))
  Logic Levels:           0  
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 11.543 - 10.000 ) 
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        1.821     1.821    sys_clk
    SLICE_X163Y150       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y150       FDPE (Prop_fdpe_C_Q)         0.419     2.240 r  FDPE_1/Q
                         net (fo=3121, routed)        8.454    10.694    lm32_cpu/sys_rst
    SLICE_X101Y120       FDRE                                         r  lm32_cpu/operand_0_x_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5002, routed)        1.543    11.543    lm32_cpu/out
    SLICE_X101Y120       FDRE                                         r  lm32_cpu/operand_0_x_reg[31]/C
                         clock pessimism              0.000    11.543    
                         clock uncertainty           -0.057    11.487    
    SLICE_X101Y120       FDRE (Setup_fdre_C_R)       -0.604    10.883    lm32_cpu/operand_0_x_reg[31]
  -------------------------------------------------------------------
                         required time                         10.883    
                         arrival time                         -10.694    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/p_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.883ns  (logic 0.419ns (4.717%)  route 8.464ns (95.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 11.556 - 10.000 ) 
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        1.821     1.821    sys_clk
    SLICE_X163Y150       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y150       FDPE (Prop_fdpe_C_Q)         0.419     2.240 r  FDPE_1/Q
                         net (fo=3121, routed)        8.464    10.704    lm32_cpu/mc_arithmetic/sys_rst
    SLICE_X103Y106       FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5002, routed)        1.556    11.556    lm32_cpu/mc_arithmetic/out
    SLICE_X103Y106       FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[0]/C
                         clock pessimism              0.000    11.556    
                         clock uncertainty           -0.057    11.500    
    SLICE_X103Y106       FDRE (Setup_fdre_C_R)       -0.604    10.896    lm32_cpu/mc_arithmetic/p_reg[0]
  -------------------------------------------------------------------
                         required time                         10.896    
                         arrival time                         -10.704    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/p_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.883ns  (logic 0.419ns (4.717%)  route 8.464ns (95.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 11.556 - 10.000 ) 
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        1.821     1.821    sys_clk
    SLICE_X163Y150       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y150       FDPE (Prop_fdpe_C_Q)         0.419     2.240 r  FDPE_1/Q
                         net (fo=3121, routed)        8.464    10.704    lm32_cpu/mc_arithmetic/sys_rst
    SLICE_X103Y106       FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5002, routed)        1.556    11.556    lm32_cpu/mc_arithmetic/out
    SLICE_X103Y106       FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[1]/C
                         clock pessimism              0.000    11.556    
                         clock uncertainty           -0.057    11.500    
    SLICE_X103Y106       FDRE (Setup_fdre_C_R)       -0.604    10.896    lm32_cpu/mc_arithmetic/p_reg[1]
  -------------------------------------------------------------------
                         required time                         10.896    
                         arrival time                         -10.704    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/p_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.883ns  (logic 0.419ns (4.717%)  route 8.464ns (95.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 11.556 - 10.000 ) 
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        1.821     1.821    sys_clk
    SLICE_X163Y150       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y150       FDPE (Prop_fdpe_C_Q)         0.419     2.240 r  FDPE_1/Q
                         net (fo=3121, routed)        8.464    10.704    lm32_cpu/mc_arithmetic/sys_rst
    SLICE_X103Y106       FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5002, routed)        1.556    11.556    lm32_cpu/mc_arithmetic/out
    SLICE_X103Y106       FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[2]/C
                         clock pessimism              0.000    11.556    
                         clock uncertainty           -0.057    11.500    
    SLICE_X103Y106       FDRE (Setup_fdre_C_R)       -0.604    10.896    lm32_cpu/mc_arithmetic/p_reg[2]
  -------------------------------------------------------------------
                         required time                         10.896    
                         arrival time                         -10.704    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/p_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.883ns  (logic 0.419ns (4.717%)  route 8.464ns (95.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 11.556 - 10.000 ) 
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        1.821     1.821    sys_clk
    SLICE_X163Y150       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y150       FDPE (Prop_fdpe_C_Q)         0.419     2.240 r  FDPE_1/Q
                         net (fo=3121, routed)        8.464    10.704    lm32_cpu/mc_arithmetic/sys_rst
    SLICE_X103Y106       FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5002, routed)        1.556    11.556    lm32_cpu/mc_arithmetic/out
    SLICE_X103Y106       FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[3]/C
                         clock pessimism              0.000    11.556    
                         clock uncertainty           -0.057    11.500    
    SLICE_X103Y106       FDRE (Setup_fdre_C_R)       -0.604    10.896    lm32_cpu/mc_arithmetic/p_reg[3]
  -------------------------------------------------------------------
                         required time                         10.896    
                         arrival time                         -10.704    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/p_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.880ns  (logic 0.419ns (4.718%)  route 8.461ns (95.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 11.555 - 10.000 ) 
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        1.821     1.821    sys_clk
    SLICE_X163Y150       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y150       FDPE (Prop_fdpe_C_Q)         0.419     2.240 r  FDPE_1/Q
                         net (fo=3121, routed)        8.461    10.701    lm32_cpu/mc_arithmetic/sys_rst
    SLICE_X103Y108       FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5002, routed)        1.555    11.555    lm32_cpu/mc_arithmetic/out
    SLICE_X103Y108       FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[12]/C
                         clock pessimism              0.000    11.555    
                         clock uncertainty           -0.057    11.499    
    SLICE_X103Y108       FDRE (Setup_fdre_C_R)       -0.604    10.895    lm32_cpu/mc_arithmetic/p_reg[12]
  -------------------------------------------------------------------
                         required time                         10.895    
                         arrival time                         -10.701    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/p_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.880ns  (logic 0.419ns (4.718%)  route 8.461ns (95.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 11.555 - 10.000 ) 
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        1.821     1.821    sys_clk
    SLICE_X163Y150       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y150       FDPE (Prop_fdpe_C_Q)         0.419     2.240 r  FDPE_1/Q
                         net (fo=3121, routed)        8.461    10.701    lm32_cpu/mc_arithmetic/sys_rst
    SLICE_X103Y108       FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5002, routed)        1.555    11.555    lm32_cpu/mc_arithmetic/out
    SLICE_X103Y108       FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[8]/C
                         clock pessimism              0.000    11.555    
                         clock uncertainty           -0.057    11.499    
    SLICE_X103Y108       FDRE (Setup_fdre_C_R)       -0.604    10.895    lm32_cpu/mc_arithmetic/p_reg[8]
  -------------------------------------------------------------------
                         required time                         10.895    
                         arrival time                         -10.701    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/p_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.880ns  (logic 0.419ns (4.718%)  route 8.461ns (95.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 11.555 - 10.000 ) 
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        1.821     1.821    sys_clk
    SLICE_X163Y150       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y150       FDPE (Prop_fdpe_C_Q)         0.419     2.240 r  FDPE_1/Q
                         net (fo=3121, routed)        8.461    10.701    lm32_cpu/mc_arithmetic/sys_rst
    SLICE_X103Y108       FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5002, routed)        1.555    11.555    lm32_cpu/mc_arithmetic/out
    SLICE_X103Y108       FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[9]/C
                         clock pessimism              0.000    11.555    
                         clock uncertainty           -0.057    11.499    
    SLICE_X103Y108       FDRE (Setup_fdre_C_R)       -0.604    10.895    lm32_cpu/mc_arithmetic/p_reg[9]
  -------------------------------------------------------------------
                         required time                         10.895    
                         arrival time                         -10.701    
  -------------------------------------------------------------------
                         slack                                  0.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dma_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_19_reg_0_15_30_35/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        0.616     0.616    sys_clk
    SLICE_X143Y157       FDRE                                         r  dma_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y157       FDRE (Prop_fdre_C_Q)         0.141     0.757 r  dma_fifo_produce_reg[0]/Q
                         net (fo=180, routed)         0.218     0.975    storage_19_reg_0_15_30_35/ADDRD0
    SLICE_X142Y157       RAMD32                                       r  storage_19_reg_0_15_30_35/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        0.887     0.887    storage_19_reg_0_15_30_35/WCLK
    SLICE_X142Y157       RAMD32                                       r  storage_19_reg_0_15_30_35/RAMA/CLK
                         clock pessimism             -0.259     0.629    
    SLICE_X142Y157       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.939    storage_19_reg_0_15_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dma_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_19_reg_0_15_30_35/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        0.616     0.616    sys_clk
    SLICE_X143Y157       FDRE                                         r  dma_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y157       FDRE (Prop_fdre_C_Q)         0.141     0.757 r  dma_fifo_produce_reg[0]/Q
                         net (fo=180, routed)         0.218     0.975    storage_19_reg_0_15_30_35/ADDRD0
    SLICE_X142Y157       RAMD32                                       r  storage_19_reg_0_15_30_35/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        0.887     0.887    storage_19_reg_0_15_30_35/WCLK
    SLICE_X142Y157       RAMD32                                       r  storage_19_reg_0_15_30_35/RAMA_D1/CLK
                         clock pessimism             -0.259     0.629    
    SLICE_X142Y157       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.939    storage_19_reg_0_15_30_35/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dma_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_19_reg_0_15_30_35/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        0.616     0.616    sys_clk
    SLICE_X143Y157       FDRE                                         r  dma_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y157       FDRE (Prop_fdre_C_Q)         0.141     0.757 r  dma_fifo_produce_reg[0]/Q
                         net (fo=180, routed)         0.218     0.975    storage_19_reg_0_15_30_35/ADDRD0
    SLICE_X142Y157       RAMD32                                       r  storage_19_reg_0_15_30_35/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        0.887     0.887    storage_19_reg_0_15_30_35/WCLK
    SLICE_X142Y157       RAMD32                                       r  storage_19_reg_0_15_30_35/RAMB/CLK
                         clock pessimism             -0.259     0.629    
    SLICE_X142Y157       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.939    storage_19_reg_0_15_30_35/RAMB
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dma_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_19_reg_0_15_30_35/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        0.616     0.616    sys_clk
    SLICE_X143Y157       FDRE                                         r  dma_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y157       FDRE (Prop_fdre_C_Q)         0.141     0.757 r  dma_fifo_produce_reg[0]/Q
                         net (fo=180, routed)         0.218     0.975    storage_19_reg_0_15_30_35/ADDRD0
    SLICE_X142Y157       RAMD32                                       r  storage_19_reg_0_15_30_35/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        0.887     0.887    storage_19_reg_0_15_30_35/WCLK
    SLICE_X142Y157       RAMD32                                       r  storage_19_reg_0_15_30_35/RAMB_D1/CLK
                         clock pessimism             -0.259     0.629    
    SLICE_X142Y157       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.939    storage_19_reg_0_15_30_35/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dma_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_19_reg_0_15_30_35/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        0.616     0.616    sys_clk
    SLICE_X143Y157       FDRE                                         r  dma_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y157       FDRE (Prop_fdre_C_Q)         0.141     0.757 r  dma_fifo_produce_reg[0]/Q
                         net (fo=180, routed)         0.218     0.975    storage_19_reg_0_15_30_35/ADDRD0
    SLICE_X142Y157       RAMD32                                       r  storage_19_reg_0_15_30_35/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        0.887     0.887    storage_19_reg_0_15_30_35/WCLK
    SLICE_X142Y157       RAMD32                                       r  storage_19_reg_0_15_30_35/RAMC/CLK
                         clock pessimism             -0.259     0.629    
    SLICE_X142Y157       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.939    storage_19_reg_0_15_30_35/RAMC
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dma_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_19_reg_0_15_30_35/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        0.616     0.616    sys_clk
    SLICE_X143Y157       FDRE                                         r  dma_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y157       FDRE (Prop_fdre_C_Q)         0.141     0.757 r  dma_fifo_produce_reg[0]/Q
                         net (fo=180, routed)         0.218     0.975    storage_19_reg_0_15_30_35/ADDRD0
    SLICE_X142Y157       RAMD32                                       r  storage_19_reg_0_15_30_35/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        0.887     0.887    storage_19_reg_0_15_30_35/WCLK
    SLICE_X142Y157       RAMD32                                       r  storage_19_reg_0_15_30_35/RAMC_D1/CLK
                         clock pessimism             -0.259     0.629    
    SLICE_X142Y157       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.939    storage_19_reg_0_15_30_35/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dma_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_19_reg_0_15_30_35/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        0.616     0.616    sys_clk
    SLICE_X143Y157       FDRE                                         r  dma_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y157       FDRE (Prop_fdre_C_Q)         0.141     0.757 r  dma_fifo_produce_reg[0]/Q
                         net (fo=180, routed)         0.218     0.975    storage_19_reg_0_15_30_35/ADDRD0
    SLICE_X142Y157       RAMS32                                       r  storage_19_reg_0_15_30_35/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        0.887     0.887    storage_19_reg_0_15_30_35/WCLK
    SLICE_X142Y157       RAMS32                                       r  storage_19_reg_0_15_30_35/RAMD/CLK
                         clock pessimism             -0.259     0.629    
    SLICE_X142Y157       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.939    storage_19_reg_0_15_30_35/RAMD
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dma_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_19_reg_0_15_30_35/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        0.616     0.616    sys_clk
    SLICE_X143Y157       FDRE                                         r  dma_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y157       FDRE (Prop_fdre_C_Q)         0.141     0.757 r  dma_fifo_produce_reg[0]/Q
                         net (fo=180, routed)         0.218     0.975    storage_19_reg_0_15_30_35/ADDRD0
    SLICE_X142Y157       RAMS32                                       r  storage_19_reg_0_15_30_35/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        0.887     0.887    storage_19_reg_0_15_30_35/WCLK
    SLICE_X142Y157       RAMS32                                       r  storage_19_reg_0_15_30_35/RAMD_D1/CLK
                         clock pessimism             -0.259     0.629    
    SLICE_X142Y157       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.939    storage_19_reg_0_15_30_35/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 videosoc_controllerinjector_bankmachine0_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_7_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        0.594     0.594    sys_clk
    SLICE_X129Y144       FDRE                                         r  videosoc_controllerinjector_bankmachine0_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y144       FDRE (Prop_fdre_C_Q)         0.141     0.735 r  videosoc_controllerinjector_bankmachine0_produce_reg[0]/Q
                         net (fo=35, routed)          0.218     0.953    storage_2_reg_0_7_6_11/ADDRD0
    SLICE_X128Y144       RAMD32                                       r  storage_2_reg_0_7_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        0.865     0.865    storage_2_reg_0_7_6_11/WCLK
    SLICE_X128Y144       RAMD32                                       r  storage_2_reg_0_7_6_11/RAMA/CLK
                         clock pessimism             -0.258     0.607    
    SLICE_X128Y144       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.917    storage_2_reg_0_7_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 videosoc_controllerinjector_bankmachine0_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_7_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        0.594     0.594    sys_clk
    SLICE_X129Y144       FDRE                                         r  videosoc_controllerinjector_bankmachine0_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y144       FDRE (Prop_fdre_C_Q)         0.141     0.735 r  videosoc_controllerinjector_bankmachine0_produce_reg[0]/Q
                         net (fo=35, routed)          0.218     0.953    storage_2_reg_0_7_6_11/ADDRD0
    SLICE_X128Y144       RAMD32                                       r  storage_2_reg_0_7_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        0.865     0.865    storage_2_reg_0_7_6_11/WCLK
    SLICE_X128Y144       RAMD32                                       r  storage_2_reg_0_7_6_11/RAMA_D1/CLK
                         clock pessimism             -0.258     0.607    
    SLICE_X128Y144       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.917    storage_2_reg_0_7_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y46      lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y47      lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y45     mem_2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y45     mem_2_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y45     mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y45     mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y24     memdat_reg_2/CLKARDCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y117   lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y117   lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y117   lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y117   lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y117   lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y117   lm32_cpu/registers_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y120   lm32_cpu/registers_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y120   lm32_cpu/registers_reg_r1_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y120   lm32_cpu/registers_reg_r1_0_31_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y120   lm32_cpu/registers_reg_r1_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y120   lm32_cpu/registers_reg_r1_0_31_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y120   lm32_cpu/registers_reg_r1_0_31_18_23/RAMC_D1/CLK



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-------------------+------------------+----------------+----------+---------------+---------+---------------+---------+---------------------+
Reference          | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal            |
Clock              | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock               |
-------------------+------------------+----------------+----------+---------------+---------+---------------+---------+---------------------+
clk100             | cpu_reset        | FDPE           | -        |    -0.240 (r) | FAST    |     3.252 (r) | SLOW    | videosoc_pll_clk200 |
clk100             | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.738 (r) | FAST    |     4.766 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.666 (f) | FAST    |     4.766 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.743 (r) | FAST    |     4.766 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.671 (f) | FAST    |     4.766 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.749 (r) | FAST    |     4.774 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.677 (f) | FAST    |     4.774 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.722 (r) | FAST    |     4.752 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.650 (f) | FAST    |     4.752 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.720 (r) | FAST    |     4.750 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.648 (f) | FAST    |     4.750 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.742 (r) | FAST    |     4.766 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.670 (f) | FAST    |     4.766 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.737 (r) | FAST    |     4.766 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.665 (f) | FAST    |     4.766 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.752 (r) | FAST    |     4.776 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.680 (f) | FAST    |     4.776 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.734 (r) | FAST    |     4.765 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.662 (f) | FAST    |     4.765 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.723 (r) | FAST    |     4.754 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.651 (f) | FAST    |     4.754 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.746 (r) | FAST    |     4.777 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.674 (f) | FAST    |     4.777 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.731 (r) | FAST    |     4.763 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.659 (f) | FAST    |     4.763 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.716 (r) | FAST    |     4.748 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.644 (f) | FAST    |     4.748 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.733 (r) | FAST    |     4.765 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.661 (f) | FAST    |     4.765 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | videosoc_pll_sys4x  |
eth_rx_clk         | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.392 (r) | FAST    |     0.346 (r) | FAST    |                     |
eth_rx_clk         | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.392 (f) | FAST    |     0.346 (f) | FAST    |                     |
eth_rx_clk         | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.374 (r) | FAST    |     0.364 (r) | FAST    |                     |
eth_rx_clk         | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.374 (f) | FAST    |     0.364 (f) | FAST    |                     |
eth_rx_clk         | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.371 (r) | FAST    |     0.367 (r) | FAST    |                     |
eth_rx_clk         | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.371 (f) | FAST    |     0.367 (f) | FAST    |                     |
eth_rx_clk         | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.383 (r) | FAST    |     0.356 (r) | FAST    |                     |
eth_rx_clk         | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.383 (f) | FAST    |     0.356 (f) | FAST    |                     |
eth_rx_clk         | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.381 (r) | FAST    |     0.357 (r) | FAST    |                     |
eth_rx_clk         | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.381 (f) | FAST    |     0.357 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data0_n  | ISERDESE2 (IO) | VARIABLE |     1.474 (r) | SLOW    |    -0.573 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data0_n  | ISERDESE2 (IO) | VARIABLE |     1.673 (f) | SLOW    |    -0.573 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data0_p  | ISERDESE2 (IO) | VARIABLE |     1.474 (r) | SLOW    |    -0.573 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data0_p  | ISERDESE2 (IO) | VARIABLE |     1.673 (f) | SLOW    |    -0.573 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data1_n  | ISERDESE2 (IO) | VARIABLE |     1.470 (r) | SLOW    |    -0.571 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data1_n  | ISERDESE2 (IO) | VARIABLE |     1.669 (f) | SLOW    |    -0.571 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data1_p  | ISERDESE2 (IO) | VARIABLE |     1.470 (r) | SLOW    |    -0.571 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data1_p  | ISERDESE2 (IO) | VARIABLE |     1.669 (f) | SLOW    |    -0.571 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data2_n  | ISERDESE2 (IO) | VARIABLE |     1.459 (r) | SLOW    |    -0.560 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data2_n  | ISERDESE2 (IO) | VARIABLE |     1.658 (f) | SLOW    |    -0.560 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data2_p  | ISERDESE2 (IO) | VARIABLE |     1.459 (r) | SLOW    |    -0.560 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data2_p  | ISERDESE2 (IO) | VARIABLE |     1.658 (f) | SLOW    |    -0.560 (f) | FAST    |                     |
sys_clk            | cpu_reset        | FDPE           | -        |     2.344 (r) | SLOW    |    -0.344 (r) | FAST    |                     |
sys_clk            | eth_mdio         | FDRE           | -        |     6.178 (r) | SLOW    |    -2.526 (r) | FAST    |                     |
sys_clk            | hdmi_in_scl      | FDRE           | -        |     1.756 (r) | SLOW    |    -0.153 (r) | FAST    |                     |
sys_clk            | hdmi_in_sda      | FDRE           | -        |     1.931 (r) | SLOW    |    -0.205 (r) | FAST    |                     |
sys_clk            | serial_rx        | FDRE           | -        |     6.104 (r) | SLOW    |    -2.311 (r) | FAST    |                     |
sys_clk            | spiflash_1x_miso | FDRE           | -        |     5.847 (r) | SLOW    |    -2.002 (r) | FAST    |                     |
sys_clk            | user_sw0         | FDRE           | -        |    10.353 (r) | SLOW    |    -3.077 (r) | FAST    |                     |
-------------------+------------------+----------------+----------+---------------+---------+---------------+---------+---------------------+


Output Ports Clock-to-out

--------------------+------------------+----------------+-------+----------------+---------+----------------+---------+------------------------+
Reference           | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal               |
Clock               | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                  |
--------------------+------------------+----------------+-------+----------------+---------+----------------+---------+------------------------+
clk100              | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.627 (r) | SLOW    |      2.538 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.647 (r) | SLOW    |      2.553 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.639 (r) | SLOW    |      2.550 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.549 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.611 (r) | SLOW    |      2.518 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.557 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.651 (r) | SLOW    |      2.559 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.636 (r) | SLOW    |      2.543 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.556 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.657 (r) | SLOW    |      2.565 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.614 (r) | SLOW    |      2.523 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.637 (r) | SLOW    |      2.544 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.661 (r) | SLOW    |      2.569 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.644 (r) | SLOW    |      2.551 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_a[14]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.542 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.618 (r) | SLOW    |      2.532 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.607 (r) | SLOW    |      2.517 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.622 (r) | SLOW    |      2.531 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.612 (r) | SLOW    |      2.526 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_cke        | OSERDESE2 (IO) | -     |      8.609 (r) | SLOW    |      2.519 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.793 (r) | SLOW    |      2.544 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.795 (r) | SLOW    |      2.547 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.613 (r) | SLOW    |      2.528 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.543 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.221 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.560 (r) | SLOW    |      2.206 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.203 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.237 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.239 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.562 (r) | SLOW    |      2.209 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.222 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.201 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.228 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.242 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.216 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.236 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.233 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.250 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.229 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.241 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_odt        | OSERDESE2 (IO) | -     |      8.608 (r) | SLOW    |      2.523 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.605 (r) | SLOW    |      2.520 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.632 (r) | SLOW    |      2.540 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_we_n       | OSERDESE2 (IO) | -     |      8.630 (r) | SLOW    |      2.544 (r) | FAST    | videosoc_pll_sys4x     |
clk100              | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |     10.192 (r) | SLOW    |      2.824 (r) | FAST    | videosoc_pll_sys4x_dqs |
clk100              | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |     10.199 (r) | SLOW    |      2.829 (r) | FAST    | videosoc_pll_sys4x_dqs |
clk100              | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |     10.193 (r) | SLOW    |      2.826 (r) | FAST    | videosoc_pll_sys4x_dqs |
clk100              | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |     10.200 (r) | SLOW    |      2.827 (r) | FAST    | videosoc_pll_sys4x_dqs |
eth_rx_clk          | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (r) | SLOW    |      5.703 (r) | FAST    | ethphy_pll_clk_tx90    |
eth_rx_clk          | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (f) | SLOW    |      5.703 (f) | FAST    | ethphy_pll_clk_tx90    |
eth_tx_clk          | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (r) | SLOW    |      1.969 (r) | FAST    |                        |
eth_tx_clk          | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (f) | SLOW    |      1.969 (f) | FAST    |                        |
eth_tx_clk          | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (r) | SLOW    |      1.939 (r) | FAST    |                        |
eth_tx_clk          | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (f) | SLOW    |      1.939 (f) | FAST    |                        |
eth_tx_clk          | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                        |
eth_tx_clk          | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                        |
eth_tx_clk          | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                        |
eth_tx_clk          | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                        |
eth_tx_clk          | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (r) | SLOW    |      1.941 (r) | FAST    |                        |
eth_tx_clk          | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (f) | SLOW    |      1.941 (f) | FAST    |                        |
hdmi_out0_pix5x_clk | hdmi_out_clk_n   | OSERDESE2 (IO) | -     |      4.355 (r) | SLOW    |      1.459 (r) | FAST    |                        |
hdmi_out0_pix5x_clk | hdmi_out_clk_p   | OSERDESE2 (IO) | -     |      4.354 (r) | SLOW    |      1.458 (r) | FAST    |                        |
hdmi_out0_pix5x_clk | hdmi_out_data0_n | OSERDESE2 (IO) | -     |      4.369 (r) | SLOW    |      1.473 (r) | FAST    |                        |
hdmi_out0_pix5x_clk | hdmi_out_data0_p | OSERDESE2 (IO) | -     |      4.368 (r) | SLOW    |      1.472 (r) | FAST    |                        |
hdmi_out0_pix5x_clk | hdmi_out_data1_n | OSERDESE2 (IO) | -     |      4.377 (r) | SLOW    |      1.482 (r) | FAST    |                        |
hdmi_out0_pix5x_clk | hdmi_out_data1_p | OSERDESE2 (IO) | -     |      4.376 (r) | SLOW    |      1.481 (r) | FAST    |                        |
hdmi_out0_pix5x_clk | hdmi_out_data2_n | OSERDESE2 (IO) | -     |      4.377 (r) | SLOW    |      1.484 (r) | FAST    |                        |
hdmi_out0_pix5x_clk | hdmi_out_data2_p | OSERDESE2 (IO) | -     |      4.376 (r) | SLOW    |      1.483 (r) | FAST    |                        |
sys_clk             | ddram_dq[0]      | FDRE           | -     |      7.261 (r) | SLOW    |      1.864 (r) | FAST    |                        |
sys_clk             | ddram_dq[1]      | FDRE           | -     |      6.644 (r) | SLOW    |      1.571 (r) | FAST    |                        |
sys_clk             | ddram_dq[2]      | FDRE           | -     |      6.947 (r) | SLOW    |      1.701 (r) | FAST    |                        |
sys_clk             | ddram_dq[3]      | FDRE           | -     |      7.433 (r) | SLOW    |      1.969 (r) | FAST    |                        |
sys_clk             | ddram_dq[4]      | FDRE           | -     |      7.573 (r) | SLOW    |      2.026 (r) | FAST    |                        |
sys_clk             | ddram_dq[5]      | FDRE           | -     |      6.806 (r) | SLOW    |      1.653 (r) | FAST    |                        |
sys_clk             | ddram_dq[6]      | FDRE           | -     |      7.274 (r) | SLOW    |      1.879 (r) | FAST    |                        |
sys_clk             | ddram_dq[7]      | FDRE           | -     |      6.959 (r) | SLOW    |      1.713 (r) | FAST    |                        |
sys_clk             | ddram_dq[8]      | FDRE           | -     |      7.586 (r) | SLOW    |      2.028 (r) | FAST    |                        |
sys_clk             | ddram_dq[9]      | FDRE           | -     |      8.344 (r) | SLOW    |      2.380 (r) | FAST    |                        |
sys_clk             | ddram_dq[10]     | FDRE           | -     |      7.736 (r) | SLOW    |      2.081 (r) | FAST    |                        |
sys_clk             | ddram_dq[11]     | FDRE           | -     |      8.029 (r) | SLOW    |      2.226 (r) | FAST    |                        |
sys_clk             | ddram_dq[12]     | FDRE           | -     |      8.494 (r) | SLOW    |      2.437 (r) | FAST    |                        |
sys_clk             | ddram_dq[13]     | FDRE           | -     |      8.487 (r) | SLOW    |      2.447 (r) | FAST    |                        |
sys_clk             | ddram_dq[14]     | FDRE           | -     |      8.341 (r) | SLOW    |      2.355 (r) | FAST    |                        |
sys_clk             | ddram_dq[15]     | FDRE           | -     |      8.637 (r) | SLOW    |      2.502 (r) | FAST    |                        |
sys_clk             | ddram_dqs_n[0]   | FDRE           | -     |      7.120 (r) | SLOW    |      1.788 (r) | FAST    |                        |
sys_clk             | ddram_dqs_n[1]   | FDRE           | -     |      8.341 (r) | SLOW    |      2.340 (r) | FAST    |                        |
sys_clk             | ddram_dqs_p[0]   | FDRE           | -     |      7.121 (r) | SLOW    |      1.790 (r) | FAST    |                        |
sys_clk             | ddram_dqs_p[1]   | FDRE           | -     |      8.342 (r) | SLOW    |      2.337 (r) | FAST    |                        |
sys_clk             | eth_mdc          | FDRE           | -     |     12.435 (r) | SLOW    |      4.819 (r) | FAST    |                        |
sys_clk             | eth_mdio         | FDRE           | -     |     12.245 (r) | SLOW    |      3.560 (r) | FAST    |                        |
sys_clk             | eth_rst_n        | FDRE           | -     |     13.430 (r) | SLOW    |      4.047 (r) | FAST    |                        |
sys_clk             | hdmi_in_hpd_en   | FDRE           | -     |     11.004 (r) | SLOW    |      4.093 (r) | FAST    |                        |
sys_clk             | hdmi_in_sda      | FDSE           | -     |      8.766 (r) | SLOW    |      2.621 (r) | FAST    |                        |
sys_clk             | oled_dc          | FDRE           | -     |     12.204 (r) | SLOW    |      4.589 (r) | FAST    |                        |
sys_clk             | oled_res         | FDRE           | -     |     10.265 (r) | SLOW    |      3.471 (r) | FAST    |                        |
sys_clk             | oled_sclk        | FDRE           | -     |      9.942 (r) | SLOW    |      3.336 (r) | FAST    |                        |
sys_clk             | oled_sdin        | FDRE           | -     |      9.939 (r) | SLOW    |      3.327 (r) | FAST    |                        |
sys_clk             | oled_vbat        | FDRE           | -     |     12.306 (r) | SLOW    |      4.625 (r) | FAST    |                        |
sys_clk             | oled_vdd         | FDRE           | -     |     10.249 (r) | SLOW    |      3.527 (r) | FAST    |                        |
sys_clk             | serial_tx        | FDSE           | -     |     10.281 (r) | SLOW    |      3.527 (r) | FAST    |                        |
sys_clk             | spiflash_1x_cs_n | FDRE           | -     |     11.507 (r) | SLOW    |      3.884 (r) | FAST    |                        |
sys_clk             | spiflash_1x_mosi | FDRE           | -     |     13.058 (r) | SLOW    |      4.780 (r) | FAST    |                        |
--------------------+------------------+----------------+-------+----------------+---------+----------------+---------+------------------------+


Setup between Clocks

------------------+---------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source            | Destination         |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock             | Clock               | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
------------------+---------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100            | clk100              |         2.286 | SLOW    |               |         |               |         |               |         |
eth_rx_clk        | eth_rx_clk          |         6.875 | SLOW    |               |         |               |         |               |         |
sys_clk           | eth_rx_clk          |         4.838 | SLOW    |               |         |               |         |               |         |
eth_tx_clk        | eth_tx_clk          |         7.456 | SLOW    |               |         |               |         |               |         |
sys_clk           | eth_tx_clk          |         5.771 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | hdmi_in0_pix_clk    |         6.293 | SLOW    |               |         |               |         |               |         |
pix1p25x_clk      | hdmi_in0_pix_clk    |         3.513 | SLOW    |               |         |               |         |               |         |
sys_clk           | hdmi_in0_pix_clk    |         2.477 | SLOW    |               |         |               |         |               |         |
hdmi_out0_pix_clk | hdmi_out0_pix5x_clk |         2.465 | SLOW    |               |         |               |         |               |         |
hdmi_out0_pix_clk | hdmi_out0_pix_clk   |         5.963 | SLOW    |               |         |               |         |               |         |
sys_clk           | hdmi_out0_pix_clk   |         4.210 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | pix1p25x_clk        |         5.046 | SLOW    |               |         |               |         |               |         |
pix1p25x_clk      | pix1p25x_clk        |         4.376 | SLOW    |               |         |               |         |               |         |
sys_clk           | pix1p25x_clk        |         2.759 | SLOW    |               |         |               |         |               |         |
eth_rx_clk        | sys_clk             |         1.796 | SLOW    |               |         |               |         |               |         |
eth_tx_clk        | sys_clk             |         1.723 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | sys_clk             |         2.470 | SLOW    |               |         |               |         |               |         |
hdmi_out0_pix_clk | sys_clk             |         5.039 | SLOW    |               |         |               |         |               |         |
pix1p25x_clk      | sys_clk             |         3.083 | SLOW    |               |         |               |         |               |         |
sys_clk           | sys_clk             |         9.824 | SLOW    |               |         |               |         |               |         |
------------------+---------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 4.133 ns
Ideal Clock Offset to Actual Clock: 2.711 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        | -0.738 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        | -0.666 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.743 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.671 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.749 (r) | FAST    |   4.774 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.677 (f) | FAST    |   4.774 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.722 (r) | FAST    |   4.752 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.650 (f) | FAST    |   4.752 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.720 (r) | FAST    |   4.750 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.648 (f) | FAST    |   4.750 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.742 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.670 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.737 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.665 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.752 (r) | FAST    |   4.776 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.680 (f) | FAST    |   4.776 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.734 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.662 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.723 (r) | FAST    |   4.754 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.651 (f) | FAST    |   4.754 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.746 (r) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.674 (f) | FAST    |   4.777 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.731 (r) | FAST    |   4.763 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.659 (f) | FAST    |   4.763 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.716 (r) | FAST    |   4.748 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.644 (f) | FAST    |   4.748 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.733 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.661 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.644 (f) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 0.750 ns
Ideal Clock Offset to Actual Clock: -0.008 ns
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
                   |            | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |  0.374 (r) | FAST    |  0.364 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[0]     |  0.374 (f) | FAST    |  0.364 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (f) | FAST    |  0.367 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (r) | FAST    |  0.356 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (f) | FAST    |  0.356 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (r) | FAST    |  0.357 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (f) | FAST    |  0.357 (f) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.383 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.051 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.627 (r) | SLOW    |   2.538 (r) | FAST    |    0.019 |
ddram_a[1]         |   8.647 (r) | SLOW    |   2.553 (r) | FAST    |    0.036 |
ddram_a[2]         |   8.639 (r) | SLOW    |   2.550 (r) | FAST    |    0.032 |
ddram_a[3]         |   8.635 (r) | SLOW    |   2.549 (r) | FAST    |    0.030 |
ddram_a[4]         |   8.611 (r) | SLOW    |   2.518 (r) | FAST    |    0.000 |
ddram_a[5]         |   8.649 (r) | SLOW    |   2.557 (r) | FAST    |    0.039 |
ddram_a[6]         |   8.651 (r) | SLOW    |   2.559 (r) | FAST    |    0.041 |
ddram_a[7]         |   8.636 (r) | SLOW    |   2.543 (r) | FAST    |    0.025 |
ddram_a[8]         |   8.649 (r) | SLOW    |   2.556 (r) | FAST    |    0.038 |
ddram_a[9]         |   8.657 (r) | SLOW    |   2.565 (r) | FAST    |    0.047 |
ddram_a[10]        |   8.614 (r) | SLOW    |   2.523 (r) | FAST    |    0.005 |
ddram_a[11]        |   8.637 (r) | SLOW    |   2.544 (r) | FAST    |    0.026 |
ddram_a[12]        |   8.661 (r) | SLOW    |   2.569 (r) | FAST    |    0.051 |
ddram_a[13]        |   8.644 (r) | SLOW    |   2.551 (r) | FAST    |    0.033 |
ddram_a[14]        |   8.635 (r) | SLOW    |   2.542 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.661 (r) | SLOW    |   2.518 (r) | FAST    |    0.051 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.618 (r) | SLOW    |   2.532 (r) | FAST    |    0.015 |
ddram_ba[1]        |   8.607 (r) | SLOW    |   2.517 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.622 (r) | SLOW    |   2.531 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.622 (r) | SLOW    |   2.517 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.022 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.613 (r) | SLOW    |   2.528 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.635 (r) | SLOW    |   2.543 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.635 (r) | SLOW    |   2.528 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.049 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.570 (r) | SLOW    |   2.221 (r) | FAST    |    0.020 |
ddram_dq[1]        |   9.560 (r) | SLOW    |   2.206 (r) | FAST    |    0.005 |
ddram_dq[2]        |   9.563 (r) | SLOW    |   2.203 (r) | FAST    |    0.003 |
ddram_dq[3]        |   9.571 (r) | SLOW    |   2.237 (r) | FAST    |    0.035 |
ddram_dq[4]        |   9.571 (r) | SLOW    |   2.239 (r) | FAST    |    0.037 |
ddram_dq[5]        |   9.562 (r) | SLOW    |   2.209 (r) | FAST    |    0.008 |
ddram_dq[6]        |   9.570 (r) | SLOW    |   2.222 (r) | FAST    |    0.020 |
ddram_dq[7]        |   9.563 (r) | SLOW    |   2.201 (r) | FAST    |    0.003 |
ddram_dq[8]        |   9.574 (r) | SLOW    |   2.228 (r) | FAST    |    0.027 |
ddram_dq[9]        |   9.576 (r) | SLOW    |   2.242 (r) | FAST    |    0.041 |
ddram_dq[10]       |   9.574 (r) | SLOW    |   2.216 (r) | FAST    |    0.015 |
ddram_dq[11]       |   9.575 (r) | SLOW    |   2.236 (r) | FAST    |    0.035 |
ddram_dq[12]       |   9.576 (r) | SLOW    |   2.233 (r) | FAST    |    0.032 |
ddram_dq[13]       |   9.577 (r) | SLOW    |   2.250 (r) | FAST    |    0.049 |
ddram_dq[14]       |   9.575 (r) | SLOW    |   2.229 (r) | FAST    |    0.028 |
ddram_dq[15]       |   9.577 (r) | SLOW    |   2.241 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.577 (r) | SLOW    |   2.201 (r) | FAST    |    0.049 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.993 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.261 (r) | SLOW    |   1.864 (r) | FAST    |    0.617 |
ddram_dq[1]        |   6.644 (r) | SLOW    |   1.571 (r) | FAST    |    0.000 |
ddram_dq[2]        |   6.947 (r) | SLOW    |   1.701 (r) | FAST    |    0.302 |
ddram_dq[3]        |   7.433 (r) | SLOW    |   1.969 (r) | FAST    |    0.789 |
ddram_dq[4]        |   7.573 (r) | SLOW    |   2.026 (r) | FAST    |    0.929 |
ddram_dq[5]        |   6.806 (r) | SLOW    |   1.653 (r) | FAST    |    0.162 |
ddram_dq[6]        |   7.274 (r) | SLOW    |   1.879 (r) | FAST    |    0.629 |
ddram_dq[7]        |   6.959 (r) | SLOW    |   1.713 (r) | FAST    |    0.315 |
ddram_dq[8]        |   7.586 (r) | SLOW    |   2.028 (r) | FAST    |    0.942 |
ddram_dq[9]        |   8.344 (r) | SLOW    |   2.380 (r) | FAST    |    1.700 |
ddram_dq[10]       |   7.736 (r) | SLOW    |   2.081 (r) | FAST    |    1.091 |
ddram_dq[11]       |   8.029 (r) | SLOW    |   2.226 (r) | FAST    |    1.385 |
ddram_dq[12]       |   8.494 (r) | SLOW    |   2.437 (r) | FAST    |    1.850 |
ddram_dq[13]       |   8.487 (r) | SLOW    |   2.447 (r) | FAST    |    1.843 |
ddram_dq[14]       |   8.341 (r) | SLOW    |   2.355 (r) | FAST    |    1.697 |
ddram_dq[15]       |   8.637 (r) | SLOW    |   2.502 (r) | FAST    |    1.993 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.637 (r) | SLOW    |   1.571 (r) | FAST    |    1.993 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   10.192 (r) | SLOW    |   2.824 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   10.199 (r) | SLOW    |   2.829 (r) | FAST    |    0.007 |
ddram_dqs_p[0]     |   10.193 (r) | SLOW    |   2.826 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   10.200 (r) | SLOW    |   2.827 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.200 (r) | SLOW    |   2.824 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.222 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.120 (r) | SLOW    |   1.788 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   8.341 (r) | SLOW    |   2.340 (r) | FAST    |    1.221 |
ddram_dqs_p[0]     |   7.121 (r) | SLOW    |   1.790 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   8.342 (r) | SLOW    |   2.337 (r) | FAST    |    1.222 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.342 (r) | SLOW    |   1.788 (r) | FAST    |    1.222 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.006 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   5.602 (r) | SLOW    |   1.939 (r) | FAST    |    0.000 |
eth_tx_data[0]     |   5.602 (f) | SLOW    |   1.939 (f) | FAST    |    0.000 |
eth_tx_data[1]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[1]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[3]     |   5.604 (r) | SLOW    |   1.941 (r) | FAST    |    0.002 |
eth_tx_data[3]     |   5.604 (f) | SLOW    |   1.941 (f) | FAST    |    0.002 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   5.607 (r) | SLOW    |   1.939 (r) | FAST    |    0.006 |
-------------------+-------------+---------+-------------+---------+----------+




