David Callahan , Ken Kennedy , Allan Porterfield, Software prefetching, Proceedings of the fourth international conference on Architectural support for programming languages and operating systems, p.40-52, April 08-11, 1991, Santa Clara, California, United States[doi>10.1145/106972.106979]
Tien-Fu Chen, Data prefetching for high-performance processors, University of Washington, Seattle, WA, 1993
T.-F. Chen , J.-L. Baer, A performance study of software and hardware data prefetching schemes, Proceedings of the 21ST annual international symposium on Computer architecture, p.223-232, April 18-21, 1994, Chicago, Illinois, United States[doi>10.1145/191995.192030]
Tien-Fu Chen , Jean-Loup Baer, Reducing memory latency via non-blocking and prefetching caches, Proceedings of the fifth international conference on Architectural support for programming languages and operating systems, p.51-61, October 12-15, 1992, Boston, Massachusetts, United States[doi>10.1145/143365.143486]
William Y. Chen , Roger A. Bringmann , Scott A. Mahlke , Richard E. Hank , James E. Sicolo, An efficient architecture for loop based data preloading, Proceedings of the 25th annual international symposium on Microarchitecture, p.92-101, December 01-04, 1992, Portland, Oregon, United States[doi>10.1145/144953.145004]
William Y. Chen , Scott A. Mahlke , Pohua P. Chang , Wen-mei W. Hwu, Data access microarchitectures for superscalar processors with compiler-assisted data prefetching, Proceedings of the 24th annual international symposium on Microarchitecture, p.69-73, September 1991, Albuquerque, New Mexico, Puerto Rico[doi>10.1145/123465.123478]
DEVADAS, S. ANn NEWTON, A.R. 1987. Topological optimization of multiple level array logic. IEEE Trans. Comput. Aid. Des. (Nov.), 915-941.
Michel Dubois , Jonas Skeppstedt , Livio Ricciulli , Krishnan Ramamurthy , Per StenstrÃ¶m, The detection and elimination of useless misses in multiprocessors, Proceedings of the 20th annual international symposium on Computer architecture, p.88-97, May 16-19, 1993, San Diego, California, United States[doi>10.1145/165123.165145]
EDMONDSON, J. AND RUBINFIELD, P. 1994. An overview of the 21164 AXP microprocessor. In Hot Chips V/, 1-8.
Susan J. Eggers, Simplicity Versus Accuracy in a Model of Cache Coherency Overhead, IEEE Transactions on Computers, v.40 n.8, p.893-906, August 1991[doi>10.1109/12.83635]
Susan J. Eggers, Simulation Analysis Data Sharing in Shared Memory Multiprocessors, University of California at Berkeley, Berkeley, CA, 1989
EGGERS, S. J. AND JEREMIASSEN, T. E. 1991 Eliminating false sharing In International Conference on Parallel Processing. Vol. 1. IEEE, New York, 377-381.
S. J. Eggers , David R. Keppel , Eric J. Koldinger , Henry M. Levy, Techniques for efficient inline tracing on a shared-memory multiprocessor, Proceedings of the 1990 ACM SIGMETRICS conference on Measurement and modeling of computer systems, p.37-47, April 1990, Univ. of Colorado, Boulder, Colorado, United States[doi>10.1145/98457.98501]
John L. Hennessy , Norman P. Jouppi, Computer Technology and Architecture: An Evolving Interaction, Computer, v.24 n.9, p.18-29, September 1991[doi>10.1109/2.84896]
Tor E. Jeremiassen , Susan J. Eggers, Static Analysis of Barrier Synchronization in Explicitly Parallel Programs, Proceedings of the IFIP WG10.3 Working Conference on Parallel Architectures and Compilation Techniques, p.171-180, August 24-26, 1994
Tor E. Jeremiassen , Susan J. Eggers, Computing Per-Process Summary Side-Effect Information, Proceedings of the 5th International Workshop on Languages and Compilers for Parallel Computing, p.175-191, August 03-05, 1992
Norman P. Jouppi, Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers, Proceedings of the 17th annual international symposium on Computer Architecture, p.364-373, May 28-31, 1990, Seattle, Washington, United States[doi>10.1145/325164.325162]
David Kroft, Lockup-free instruction fetch/prefetch cache organization, Proceedings of the 8th annual symposium on Computer Architecture, p.81-87, May 12-14, 1981, Minneapolis, Minnesota, United States
D. Lenoski , J. Laudon , T. Joe , D. Nakahira , L. Stevens , A. Gupta , J. Hennessy, The DASH Prototype: Logic Overhead and Performance, IEEE Transactions on Parallel and Distributed Systems, v.4 n.1, p.41-61, January 1993[doi>10.1109/71.205652]
LOVETT, R. AND THAKKAR, S. 1988. The symmetry multiprocessor system. In International Conference on Pclrallel Processing. IEEE, New York, 303 310.
H.-K. T. Ma , S. Devadas , A. Sangiovanni-Vincentelli , R. Wei, Logic verification algorithms and their parallel implementation, Proceedings of the 24th ACM/IEEE conference on Design automation, p.283-290, June 28-July 01, 1987, Miami Beach, Florida, United States[doi>10.1145/37888.37931]
MICROPROCESSOR. 1994a. M~croprocess. Rep. 8, 2, 1-8.
MICROPROCESSOR. 1994b. Mmroprocess. Rep. 8, 13, 1 9.
Motorola, MC88100 Microprocessors User's Manual, Prentice Hall PTR, Upper Saddle River, NJ, 1989
Todd Mowry , Anoop Gupta, Tolerating latency through software-controlled prefetching in shared-memory multiprocessors, Journal of Parallel and Distributed Computing, v.12 n.2, p.87-106, June 1991[doi>10.1016/0743-7315(91)90014-Z]
Todd C. Mowry , Monica S. Lam , Anoop Gupta, Design and evaluation of a compiler algorithm for prefetching, Proceedings of the fifth international conference on Architectural support for programming languages and operating systems, p.62-73, October 12-15, 1992, Boston, Massachusetts, United States[doi>10.1145/143365.143488]
Mark S. Papamarcos , Janak H. Patel, A low-overhead coherence solution for multiprocessors with private cache memories, Proceedings of the 11th annual international symposium on Computer architecture, p.348-354, January 1984[doi>10.1145/800015.808204]
C. Scheurich , M. Dubois, Lockup-free caches in high-performance multiprocessors, Journal of Parallel and Distributed Computing, v.11 n.1, p.25-36, Jan. 1991[doi>10.1016/0743-7315(91)90068-K]
Jaswinder P Singh , Wolf Weber , Anoop Gupta, SPLASH: Stanford parallel applications for shared-memory, Stanford University, Stanford, CA, 1991
Gurindar S. Sohi , Manoj Franklin, High-bandwidth data memory systems for superscalar processors, Proceedings of the fourth international conference on Architectural support for programming languages and operating systems, p.53-62, April 08-11, 1991, Santa Clara, California, United States[doi>10.1145/106972.106980]
J. Torrellas , H. S. Lam , J. L. Hennessy, False Sharing and Spatial Locality in Multiprocessor Caches, IEEE Transactions on Computers, v.43 n.6, p.651-663, June 1994[doi>10.1109/12.286299]
Dean M. Tullsen , Susan J. Eggers, Limitations of cache prefetching on a bus-based multiprocessor, Proceedings of the 20th annual international symposium on Computer architecture, p.278-288, May 16-19, 1993, San Diego, California, United States[doi>10.1145/165123.165163]
