{"aditional folders": ["./Flute/src_SSITH_P2/build_dir", "./tutorial", "/opt/tools/bsc/bsc-2021/lib/Libraries/AMBA_TLM2", "/opt/tools/bsc/bsc-2021/lib/Libraries/Bus", "/opt/tools/bsc/bsc-2021/lib/Libraries/GenC", "/opt/tools/bsc/bsc-2021/lib/Libraries/AMBA_TLM3", "/opt/tools/bsc/bsc-2021/lib/Libraries/COBS", "/opt/tools/bsc/bsc-2021/lib/Libraries/FPGA", "/opt/tools/bsc/bsc-2021/lib/Libraries/AMBA_TLM2/Axi", "/opt/tools/bsc/bsc-2021/lib/Libraries/AMBA_TLM2/AHB", "/opt/tools/bsc/bsc-2021/lib/Libraries/AMBA_TLM2/TLM", "/opt/tools/bsc/bsc-2021/lib/Libraries/GenC/GenCRepr", "/opt/tools/bsc/bsc-2021/lib/Libraries/GenC/GenCMsg", "/opt/tools/bsc/bsc-2021/lib/Libraries/AMBA_TLM3/TLM3", "/opt/tools/bsc/bsc-2021/lib/Libraries/AMBA_TLM3/Axi", "/opt/tools/bsc/bsc-2021/lib/Libraries/AMBA_TLM3/Ahb", "/opt/tools/bsc/bsc-2021/lib/Libraries/AMBA_TLM3/Axi4", "/opt/tools/bsc/bsc-2021/lib/Libraries/AMBA_TLM3/Apb", "/opt/tools/bsc/bsc-2021/lib/Libraries/FPGA/Altera", "/opt/tools/bsc/bsc-2021/lib/Libraries/FPGA/Misc", "/opt/tools/bsc/bsc-2021/lib/Libraries/FPGA/DDR2", "/opt/tools/bsc/bsc-2021/lib/Libraries/FPGA/Xilinx"], "packages": ["Connectable", "Vector", "MemUtils", "MemTypes", "Core", "Core_IFC", "AXI4_Types", "AXI4_Fake_16550", "Simplefifo", "AXI4_Interconnect"], "name": "top", "package_name": "LoadAllTestWithFLute", "typedefs": [{"name": "DATASIZE", "value": "64"}], "modules": [{"name": "memoryS", "function": "MemUtils::mkMem", "function_params": ["4096", "tagged Invalid"], "interface_params": ["Bit#(64)", "Bit#(64)"]}, {"name": "core", "function": "Core::mkCore", "function_params": [], "interface_params": []}, {"name": "memory", "function": "MemUtils::mkAXI4SimpleMem", "function_params": ["4096", "tagged Invalid"], "interface_params": ["6", "64", "DATASIZE", "0", "0", "0", "0", "0"]}, {"name": "aXI4_Fake_16550", "function": "AXI4_Fake_16550::mkAXI4_Fake_16550_Simple", "function_params": [], "interface_params": ["6", "64", "DATASIZE", "0", "0", "0", "0", "0"]}, {"name": "fifo1", "function": "Simplefifo::mkSimpleFIFO", "function_params": [], "interface_params": ["Bit#(32)"]}], "connections": [], "buses": [{"name": "bus1", "function": "AXI4_Interconnect::mkAXI4Bus", "masters": ["core.core_mem_master"], "slaves": [{"name": "memory", "routes": [[0, 4096]]}, {"name": "aXI4_Fake_16550", "routes": [[4096, 8192]]}]}], "interface": {"name": "SocExport", "members": [{"name": "coreImem", "value": "core.cpu_imem_master"}, {"name": "ffG", "value": "fifo1.enq"}, {"name": "ffG2", "value": "fifo1.first"}]}}