
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+112 (git sha1 c8b42b7d4, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)

-- Executing script file `design_smt2.ys' --

1. Executing RTLIL frontend.
Input filename: design_prep.il

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \muller_c_proj_formal
Used module:     $paramod\muller_c\N=s32'00000000000000000000000000000110

2.2. Analyzing design hierarchy..
Top module:  \muller_c_proj_formal
Used module:     $paramod\muller_c\N=s32'00000000000000000000000000000110
Removed 0 unused modules.
Module muller_c_proj_formal directly or indirectly contains formal properties -> setting "keep" attribute.

3. Executing FORMALFF pass.

4. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

5. Printing statistics.

=== muller_c_proj_formal ===

   Number of wires:                 25
   Number of wire bits:             30
   Number of public wires:           8
   Number of public wire bits:      13
   Number of ports:                  3
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 23
     $assert                         5
     $eq                             1
     $logic_not                      3
     $not                            1
     $or                            10
     $paramod\muller_c\N=s32'00000000000000000000000000000110      1
     $reduce_and                     1
     $reduce_or                      1

=== $paramod\muller_c\N=s32'00000000000000000000000000000110 ===

   Number of wires:                 13
   Number of wire bits:             18
   Number of public wires:           5
   Number of public wire bits:      10
   Number of ports:                  3
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $and                            2
     $ff                             2
     $logic_not                      1
     $mux                            3
     $not                            1
     $reduce_and                     1
     $reduce_or                      2

=== design hierarchy ===

   muller_c_proj_formal              1
     $paramod\muller_c\N=s32'00000000000000000000000000000110      1

   Number of wires:                 38
   Number of wire bits:             48
   Number of public wires:          13
   Number of public wire bits:      23
   Number of ports:                  6
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $and                            2
     $assert                         5
     $eq                             1
     $ff                             2
     $logic_not                      4
     $mux                            3
     $not                            2
     $or                            10
     $reduce_and                     2
     $reduce_or                      3

6. Executing SMT2 backend.

6.1. Executing BMUXMAP pass.

6.2. Executing DEMUXMAP pass.
Creating SMT-LIBv2 representation of module $paramod\muller_c\N=s32'00000000000000000000000000000110.
Creating SMT-LIBv2 representation of module muller_c_proj_formal.

End of script. Logfile hash: 0631c62f3f, CPU: user 0.00s system 0.01s, MEM: 15.38 MB peak
Yosys 0.45+112 (git sha1 c8b42b7d4, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
Time spent: 60% 2x write_smt2 (0 sec), 25% 2x read_ilang (0 sec), ...
