# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../RISC-V Processor 2.srcs/sources_1/ip/clk_wiz_0" \
"../../../../RISC-V Processor 2.ip_user_files/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../RISC-V Processor 2.ip_user_files/ip/fifo_generator_1/sim/fifo_generator_1.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
