library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;   


entity test is port(
CLOCK_50 : in std_logic;
SW : in  std_logic_vector(9 downto 0)
)


entity DEO_SALVA is
        port (
            clk_clk       : in std_logic := 'X'; -- clk
            reset_reset_n : in std_logic := 'X'  -- reset_n
        );
    end DEO_SALVA;

	 architecture main  of matrix is 
	 
    u0 : component DEO_SALVA
        port map (
            clk_clk       => CONNECTED_TO_clk_clk,       --   clk.clk
            reset_reset_n => CONNECTED_TO_reset_reset_n  -- reset.reset_n
        );
