Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Mar  3 09:45:06 2021
| Host         : sebastian-ZBook running 64-bit Linux Mint 20
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.157        0.000                      0                   54        0.268        0.000                      0                   54        3.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.157        0.000                      0                   39        0.268        0.000                      0                   39        3.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.840        0.000                      0                   15        0.613        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 prescaler_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.258ns  (logic 0.828ns (25.414%)  route 2.430ns (74.586%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.756     5.424    clk_8ns_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  prescaler_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDCE (Prop_fdce_C_Q)         0.456     5.880 r  prescaler_reg[10]/Q
                         net (fo=2, routed)           0.951     6.831    prescaler_reg[10]
    SLICE_X41Y40         LUT6 (Prop_lut6_I0_O)        0.124     6.955 r  prescaler[0]_i_4/O
                         net (fo=1, routed)           0.402     7.358    prescaler[0]_i_4_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.482 r  prescaler[0]_i_2/O
                         net (fo=21, routed)          0.500     7.982    clk_scaled
    SLICE_X42Y40         LUT3 (Prop_lut3_I2_O)        0.124     8.106 r  row[5]_i_1/O
                         net (fo=4, routed)           0.576     8.682    row[5]_i_1_n_0
    SLICE_X42Y40         FDRE                                         r  row_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.577    12.969    clk_8ns_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  row_reg[0]/C
                         clock pessimism              0.429    13.398    
                         clock uncertainty           -0.035    13.363    
    SLICE_X42Y40         FDRE (Setup_fdre_C_R)       -0.524    12.839    row_reg[0]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                          -8.682    
  -------------------------------------------------------------------
                         slack                                  4.157    

Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 prescaler_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.258ns  (logic 0.828ns (25.414%)  route 2.430ns (74.586%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.756     5.424    clk_8ns_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  prescaler_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDCE (Prop_fdce_C_Q)         0.456     5.880 r  prescaler_reg[10]/Q
                         net (fo=2, routed)           0.951     6.831    prescaler_reg[10]
    SLICE_X41Y40         LUT6 (Prop_lut6_I0_O)        0.124     6.955 r  prescaler[0]_i_4/O
                         net (fo=1, routed)           0.402     7.358    prescaler[0]_i_4_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.482 r  prescaler[0]_i_2/O
                         net (fo=21, routed)          0.500     7.982    clk_scaled
    SLICE_X42Y40         LUT3 (Prop_lut3_I2_O)        0.124     8.106 r  row[5]_i_1/O
                         net (fo=4, routed)           0.576     8.682    row[5]_i_1_n_0
    SLICE_X42Y40         FDRE                                         r  row_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.577    12.969    clk_8ns_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  row_reg[1]/C
                         clock pessimism              0.429    13.398    
                         clock uncertainty           -0.035    13.363    
    SLICE_X42Y40         FDRE (Setup_fdre_C_R)       -0.524    12.839    row_reg[1]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                          -8.682    
  -------------------------------------------------------------------
                         slack                                  4.157    

Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 prescaler_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.258ns  (logic 0.828ns (25.414%)  route 2.430ns (74.586%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.756     5.424    clk_8ns_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  prescaler_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDCE (Prop_fdce_C_Q)         0.456     5.880 r  prescaler_reg[10]/Q
                         net (fo=2, routed)           0.951     6.831    prescaler_reg[10]
    SLICE_X41Y40         LUT6 (Prop_lut6_I0_O)        0.124     6.955 r  prescaler[0]_i_4/O
                         net (fo=1, routed)           0.402     7.358    prescaler[0]_i_4_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.482 r  prescaler[0]_i_2/O
                         net (fo=21, routed)          0.500     7.982    clk_scaled
    SLICE_X42Y40         LUT3 (Prop_lut3_I2_O)        0.124     8.106 r  row[5]_i_1/O
                         net (fo=4, routed)           0.576     8.682    row[5]_i_1_n_0
    SLICE_X42Y40         FDRE                                         r  row_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.577    12.969    clk_8ns_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  row_reg[4]/C
                         clock pessimism              0.429    13.398    
                         clock uncertainty           -0.035    13.363    
    SLICE_X42Y40         FDRE (Setup_fdre_C_R)       -0.524    12.839    row_reg[4]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                          -8.682    
  -------------------------------------------------------------------
                         slack                                  4.157    

Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 prescaler_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.258ns  (logic 0.828ns (25.414%)  route 2.430ns (74.586%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.756     5.424    clk_8ns_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  prescaler_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDCE (Prop_fdce_C_Q)         0.456     5.880 r  prescaler_reg[10]/Q
                         net (fo=2, routed)           0.951     6.831    prescaler_reg[10]
    SLICE_X41Y40         LUT6 (Prop_lut6_I0_O)        0.124     6.955 r  prescaler[0]_i_4/O
                         net (fo=1, routed)           0.402     7.358    prescaler[0]_i_4_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.482 r  prescaler[0]_i_2/O
                         net (fo=21, routed)          0.500     7.982    clk_scaled
    SLICE_X42Y40         LUT3 (Prop_lut3_I2_O)        0.124     8.106 r  row[5]_i_1/O
                         net (fo=4, routed)           0.576     8.682    row[5]_i_1_n_0
    SLICE_X42Y40         FDRE                                         r  row_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.577    12.969    clk_8ns_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  row_reg[5]/C
                         clock pessimism              0.429    13.398    
                         clock uncertainty           -0.035    13.363    
    SLICE_X42Y40         FDRE (Setup_fdre_C_R)       -0.524    12.839    row_reg[5]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                          -8.682    
  -------------------------------------------------------------------
                         slack                                  4.157    

Slack (MET) :             4.484ns  (required time - arrival time)
  Source:                 prescaler_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.828ns (25.197%)  route 2.458ns (74.803%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.756     5.424    clk_8ns_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  prescaler_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDCE (Prop_fdce_C_Q)         0.456     5.880 r  prescaler_reg[10]/Q
                         net (fo=2, routed)           0.951     6.831    prescaler_reg[10]
    SLICE_X41Y40         LUT6 (Prop_lut6_I0_O)        0.124     6.955 r  prescaler[0]_i_4/O
                         net (fo=1, routed)           0.402     7.358    prescaler[0]_i_4_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.482 r  prescaler[0]_i_2/O
                         net (fo=21, routed)          0.714     8.195    clk_scaled
    SLICE_X42Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.319 r  row[7]_i_1/O
                         net (fo=8, routed)           0.391     8.710    row[7]_i_1_n_0
    SLICE_X42Y40         FDRE                                         r  row_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.577    12.969    clk_8ns_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  row_reg[0]/C
                         clock pessimism              0.429    13.398    
                         clock uncertainty           -0.035    13.363    
    SLICE_X42Y40         FDRE (Setup_fdre_C_CE)      -0.169    13.194    row_reg[0]
  -------------------------------------------------------------------
                         required time                         13.194    
                         arrival time                          -8.710    
  -------------------------------------------------------------------
                         slack                                  4.484    

Slack (MET) :             4.484ns  (required time - arrival time)
  Source:                 prescaler_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.828ns (25.197%)  route 2.458ns (74.803%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.756     5.424    clk_8ns_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  prescaler_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDCE (Prop_fdce_C_Q)         0.456     5.880 r  prescaler_reg[10]/Q
                         net (fo=2, routed)           0.951     6.831    prescaler_reg[10]
    SLICE_X41Y40         LUT6 (Prop_lut6_I0_O)        0.124     6.955 r  prescaler[0]_i_4/O
                         net (fo=1, routed)           0.402     7.358    prescaler[0]_i_4_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.482 r  prescaler[0]_i_2/O
                         net (fo=21, routed)          0.714     8.195    clk_scaled
    SLICE_X42Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.319 r  row[7]_i_1/O
                         net (fo=8, routed)           0.391     8.710    row[7]_i_1_n_0
    SLICE_X42Y40         FDRE                                         r  row_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.577    12.969    clk_8ns_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  row_reg[1]/C
                         clock pessimism              0.429    13.398    
                         clock uncertainty           -0.035    13.363    
    SLICE_X42Y40         FDRE (Setup_fdre_C_CE)      -0.169    13.194    row_reg[1]
  -------------------------------------------------------------------
                         required time                         13.194    
                         arrival time                          -8.710    
  -------------------------------------------------------------------
                         slack                                  4.484    

Slack (MET) :             4.484ns  (required time - arrival time)
  Source:                 prescaler_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.828ns (25.197%)  route 2.458ns (74.803%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.756     5.424    clk_8ns_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  prescaler_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDCE (Prop_fdce_C_Q)         0.456     5.880 r  prescaler_reg[10]/Q
                         net (fo=2, routed)           0.951     6.831    prescaler_reg[10]
    SLICE_X41Y40         LUT6 (Prop_lut6_I0_O)        0.124     6.955 r  prescaler[0]_i_4/O
                         net (fo=1, routed)           0.402     7.358    prescaler[0]_i_4_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.482 r  prescaler[0]_i_2/O
                         net (fo=21, routed)          0.714     8.195    clk_scaled
    SLICE_X42Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.319 r  row[7]_i_1/O
                         net (fo=8, routed)           0.391     8.710    row[7]_i_1_n_0
    SLICE_X42Y40         FDRE                                         r  row_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.577    12.969    clk_8ns_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  row_reg[4]/C
                         clock pessimism              0.429    13.398    
                         clock uncertainty           -0.035    13.363    
    SLICE_X42Y40         FDRE (Setup_fdre_C_CE)      -0.169    13.194    row_reg[4]
  -------------------------------------------------------------------
                         required time                         13.194    
                         arrival time                          -8.710    
  -------------------------------------------------------------------
                         slack                                  4.484    

Slack (MET) :             4.484ns  (required time - arrival time)
  Source:                 prescaler_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.828ns (25.197%)  route 2.458ns (74.803%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.756     5.424    clk_8ns_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  prescaler_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDCE (Prop_fdce_C_Q)         0.456     5.880 r  prescaler_reg[10]/Q
                         net (fo=2, routed)           0.951     6.831    prescaler_reg[10]
    SLICE_X41Y40         LUT6 (Prop_lut6_I0_O)        0.124     6.955 r  prescaler[0]_i_4/O
                         net (fo=1, routed)           0.402     7.358    prescaler[0]_i_4_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.482 r  prescaler[0]_i_2/O
                         net (fo=21, routed)          0.714     8.195    clk_scaled
    SLICE_X42Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.319 r  row[7]_i_1/O
                         net (fo=8, routed)           0.391     8.710    row[7]_i_1_n_0
    SLICE_X42Y40         FDRE                                         r  row_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.577    12.969    clk_8ns_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  row_reg[5]/C
                         clock pessimism              0.429    13.398    
                         clock uncertainty           -0.035    13.363    
    SLICE_X42Y40         FDRE (Setup_fdre_C_CE)      -0.169    13.194    row_reg[5]
  -------------------------------------------------------------------
                         required time                         13.194    
                         arrival time                          -8.710    
  -------------------------------------------------------------------
                         slack                                  4.484    

Slack (MET) :             4.534ns  (required time - arrival time)
  Source:                 prescaler_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.237ns  (logic 0.828ns (25.582%)  route 2.409ns (74.418%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.756     5.424    clk_8ns_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  prescaler_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDCE (Prop_fdce_C_Q)         0.456     5.880 r  prescaler_reg[10]/Q
                         net (fo=2, routed)           0.951     6.831    prescaler_reg[10]
    SLICE_X41Y40         LUT6 (Prop_lut6_I0_O)        0.124     6.955 r  prescaler[0]_i_4/O
                         net (fo=1, routed)           0.402     7.358    prescaler[0]_i_4_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.482 r  prescaler[0]_i_2/O
                         net (fo=21, routed)          0.714     8.195    clk_scaled
    SLICE_X42Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.319 r  row[7]_i_1/O
                         net (fo=8, routed)           0.342     8.661    row[7]_i_1_n_0
    SLICE_X42Y41         FDRE                                         r  row_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.578    12.970    clk_8ns_IBUF_BUFG
    SLICE_X42Y41         FDRE                                         r  row_reg[2]/C
                         clock pessimism              0.429    13.399    
                         clock uncertainty           -0.035    13.364    
    SLICE_X42Y41         FDRE (Setup_fdre_C_CE)      -0.169    13.195    row_reg[2]
  -------------------------------------------------------------------
                         required time                         13.195    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  4.534    

Slack (MET) :             4.534ns  (required time - arrival time)
  Source:                 prescaler_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.237ns  (logic 0.828ns (25.582%)  route 2.409ns (74.418%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.756     5.424    clk_8ns_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  prescaler_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDCE (Prop_fdce_C_Q)         0.456     5.880 r  prescaler_reg[10]/Q
                         net (fo=2, routed)           0.951     6.831    prescaler_reg[10]
    SLICE_X41Y40         LUT6 (Prop_lut6_I0_O)        0.124     6.955 r  prescaler[0]_i_4/O
                         net (fo=1, routed)           0.402     7.358    prescaler[0]_i_4_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.482 r  prescaler[0]_i_2/O
                         net (fo=21, routed)          0.714     8.195    clk_scaled
    SLICE_X42Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.319 r  row[7]_i_1/O
                         net (fo=8, routed)           0.342     8.661    row[7]_i_1_n_0
    SLICE_X42Y41         FDRE                                         r  row_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.578    12.970    clk_8ns_IBUF_BUFG
    SLICE_X42Y41         FDRE                                         r  row_reg[3]/C
                         clock pessimism              0.429    13.399    
                         clock uncertainty           -0.035    13.364    
    SLICE_X42Y41         FDRE (Setup_fdre_C_CE)      -0.169    13.195    row_reg[3]
  -------------------------------------------------------------------
                         required time                         13.195    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  4.534    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 prescaler_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.592     1.504    clk_8ns_IBUF_BUFG
    SLICE_X40Y39         FDCE                                         r  prescaler_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDCE (Prop_fdce_C_Q)         0.141     1.645 r  prescaler_reg[2]/Q
                         net (fo=1, routed)           0.121     1.766    prescaler_reg_n_0_[2]
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.877 r  prescaler_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.877    prescaler_reg[0]_i_1_n_5
    SLICE_X40Y39         FDCE                                         r  prescaler_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.861     2.020    clk_8ns_IBUF_BUFG
    SLICE_X40Y39         FDCE                                         r  prescaler_reg[2]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X40Y39         FDCE (Hold_fdce_C_D)         0.105     1.609    prescaler_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 prescaler_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.505    clk_8ns_IBUF_BUFG
    SLICE_X40Y40         FDCE                                         r  prescaler_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDCE (Prop_fdce_C_Q)         0.141     1.646 r  prescaler_reg[6]/Q
                         net (fo=2, routed)           0.133     1.778    prescaler_reg[6]
    SLICE_X40Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.889 r  prescaler_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.889    prescaler_reg[4]_i_1_n_5
    SLICE_X40Y40         FDCE                                         r  prescaler_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.862     2.021    clk_8ns_IBUF_BUFG
    SLICE_X40Y40         FDCE                                         r  prescaler_reg[6]/C
                         clock pessimism             -0.516     1.505    
    SLICE_X40Y40         FDCE (Hold_fdce_C_D)         0.105     1.610    prescaler_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 prescaler_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.505    clk_8ns_IBUF_BUFG
    SLICE_X40Y42         FDCE                                         r  prescaler_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDCE (Prop_fdce_C_Q)         0.141     1.646 r  prescaler_reg[14]/Q
                         net (fo=2, routed)           0.134     1.779    prescaler_reg[14]
    SLICE_X40Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.890 r  prescaler_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.890    prescaler_reg[12]_i_1_n_5
    SLICE_X40Y42         FDCE                                         r  prescaler_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.862     2.021    clk_8ns_IBUF_BUFG
    SLICE_X40Y42         FDCE                                         r  prescaler_reg[14]/C
                         clock pessimism             -0.516     1.505    
    SLICE_X40Y42         FDCE (Hold_fdce_C_D)         0.105     1.610    prescaler_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 prescaler_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.505    clk_8ns_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  prescaler_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDCE (Prop_fdce_C_Q)         0.141     1.646 r  prescaler_reg[10]/Q
                         net (fo=2, routed)           0.134     1.779    prescaler_reg[10]
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.890 r  prescaler_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.890    prescaler_reg[8]_i_1_n_5
    SLICE_X40Y41         FDCE                                         r  prescaler_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.862     2.021    clk_8ns_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  prescaler_reg[10]/C
                         clock pessimism             -0.516     1.505    
    SLICE_X40Y41         FDCE (Hold_fdce_C_D)         0.105     1.610    prescaler_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 row_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.210ns (48.366%)  route 0.224ns (51.634%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.505    clk_8ns_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  row_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  row_addr_reg[1]/Q
                         net (fo=7, routed)           0.224     1.893    row_addr[1]
    SLICE_X42Y41         LUT3 (Prop_lut3_I0_O)        0.046     1.939 r  row[7]_i_2/O
                         net (fo=1, routed)           0.000     1.939    row_hot[7]
    SLICE_X42Y41         FDRE                                         r  row_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.862     2.021    clk_8ns_IBUF_BUFG
    SLICE_X42Y41         FDRE                                         r  row_reg[7]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X42Y41         FDRE (Hold_fdre_C_D)         0.131     1.652    row_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 row_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.207ns (46.718%)  route 0.236ns (53.282%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.505    clk_8ns_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  row_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.164     1.669 f  row_addr_reg[0]/Q
                         net (fo=11, routed)          0.236     1.905    row_addr[0]
    SLICE_X42Y41         LUT3 (Prop_lut3_I2_O)        0.043     1.948 r  row[6]_i_1/O
                         net (fo=1, routed)           0.000     1.948    row_hot[6]
    SLICE_X42Y41         FDRE                                         r  row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.862     2.021    clk_8ns_IBUF_BUFG
    SLICE_X42Y41         FDRE                                         r  row_reg[6]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X42Y41         FDRE (Hold_fdre_C_D)         0.131     1.652    row_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 row_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.247%)  route 0.224ns (51.753%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.505    clk_8ns_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  row_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  row_addr_reg[1]/Q
                         net (fo=7, routed)           0.224     1.893    row_addr[1]
    SLICE_X42Y41         LUT3 (Prop_lut3_I1_O)        0.045     1.938 r  row[2]_i_1/O
                         net (fo=1, routed)           0.000     1.938    row_hot[2]
    SLICE_X42Y41         FDRE                                         r  row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.862     2.021    clk_8ns_IBUF_BUFG
    SLICE_X42Y41         FDRE                                         r  row_reg[2]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X42Y41         FDRE (Hold_fdre_C_D)         0.120     1.641    row_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.249ns (57.824%)  route 0.182ns (42.176%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.505    clk_8ns_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.148     1.653 r  state_reg/Q
                         net (fo=6, routed)           0.182     1.834    state
    SLICE_X42Y42         LUT5 (Prop_lut5_I3_O)        0.101     1.935 r  row_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.935    row_addr[2]_i_1_n_0
    SLICE_X42Y42         FDRE                                         r  row_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.862     2.021    clk_8ns_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  row_addr_reg[2]/C
                         clock pessimism             -0.516     1.505    
    SLICE_X42Y42         FDRE (Hold_fdre_C_D)         0.131     1.636    row_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 prescaler_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.592     1.504    clk_8ns_IBUF_BUFG
    SLICE_X40Y39         FDCE                                         r  prescaler_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDCE (Prop_fdce_C_Q)         0.141     1.645 r  prescaler_reg[2]/Q
                         net (fo=1, routed)           0.121     1.766    prescaler_reg_n_0_[2]
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.910 r  prescaler_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.910    prescaler_reg[0]_i_1_n_4
    SLICE_X40Y39         FDCE                                         r  prescaler_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.861     2.020    clk_8ns_IBUF_BUFG
    SLICE_X40Y39         FDCE                                         r  prescaler_reg[3]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X40Y39         FDCE (Hold_fdce_C_D)         0.105     1.609    prescaler_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            row_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.246ns (57.528%)  route 0.182ns (42.472%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.505    clk_8ns_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.148     1.653 r  state_reg/Q
                         net (fo=6, routed)           0.182     1.834    state
    SLICE_X42Y42         LUT4 (Prop_lut4_I2_O)        0.098     1.932 r  row_addr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.932    row_addr[1]_i_1_n_0
    SLICE_X42Y42         FDRE                                         r  row_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.862     2.021    clk_8ns_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  row_addr_reg[1]/C
                         clock pessimism             -0.516     1.505    
    SLICE_X42Y42         FDRE (Hold_fdre_C_D)         0.121     1.626    row_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.307    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_8ns }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_8ns_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y39    prescaler_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y41    prescaler_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y41    prescaler_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y42    prescaler_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y42    prescaler_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y42    prescaler_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y39    prescaler_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y39    prescaler_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y39    prescaler_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y39    prescaler_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y41    prescaler_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y41    prescaler_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y42    prescaler_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y42    prescaler_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y42    prescaler_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y39    prescaler_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y39    prescaler_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y39    prescaler_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y40    prescaler_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y39    prescaler_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y41    prescaler_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y41    prescaler_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y42    prescaler_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y42    prescaler_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y42    prescaler_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y39    prescaler_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y39    prescaler_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y39    prescaler_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y40    prescaler_reg[4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.840ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.613ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.840ns  (required time - arrival time)
  Source:                 prescaler_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.694ns  (logic 0.704ns (26.133%)  route 1.990ns (73.867%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.756     5.424    clk_8ns_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  prescaler_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDCE (Prop_fdce_C_Q)         0.456     5.880 f  prescaler_reg[10]/Q
                         net (fo=2, routed)           0.951     6.831    prescaler_reg[10]
    SLICE_X41Y40         LUT6 (Prop_lut6_I0_O)        0.124     6.955 f  prescaler[0]_i_4/O
                         net (fo=1, routed)           0.402     7.358    prescaler[0]_i_4_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.482 f  prescaler[0]_i_2/O
                         net (fo=21, routed)          0.637     8.118    clk_scaled
    SLICE_X40Y40         FDCE                                         f  prescaler_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.577    12.969    clk_8ns_IBUF_BUFG
    SLICE_X40Y40         FDCE                                         r  prescaler_reg[4]/C
                         clock pessimism              0.429    13.398    
                         clock uncertainty           -0.035    13.363    
    SLICE_X40Y40         FDCE (Recov_fdce_C_CLR)     -0.405    12.958    prescaler_reg[4]
  -------------------------------------------------------------------
                         required time                         12.958    
                         arrival time                          -8.118    
  -------------------------------------------------------------------
                         slack                                  4.840    

Slack (MET) :             4.840ns  (required time - arrival time)
  Source:                 prescaler_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.694ns  (logic 0.704ns (26.133%)  route 1.990ns (73.867%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.756     5.424    clk_8ns_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  prescaler_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDCE (Prop_fdce_C_Q)         0.456     5.880 f  prescaler_reg[10]/Q
                         net (fo=2, routed)           0.951     6.831    prescaler_reg[10]
    SLICE_X41Y40         LUT6 (Prop_lut6_I0_O)        0.124     6.955 f  prescaler[0]_i_4/O
                         net (fo=1, routed)           0.402     7.358    prescaler[0]_i_4_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.482 f  prescaler[0]_i_2/O
                         net (fo=21, routed)          0.637     8.118    clk_scaled
    SLICE_X40Y40         FDCE                                         f  prescaler_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.577    12.969    clk_8ns_IBUF_BUFG
    SLICE_X40Y40         FDCE                                         r  prescaler_reg[5]/C
                         clock pessimism              0.429    13.398    
                         clock uncertainty           -0.035    13.363    
    SLICE_X40Y40         FDCE (Recov_fdce_C_CLR)     -0.405    12.958    prescaler_reg[5]
  -------------------------------------------------------------------
                         required time                         12.958    
                         arrival time                          -8.118    
  -------------------------------------------------------------------
                         slack                                  4.840    

Slack (MET) :             4.840ns  (required time - arrival time)
  Source:                 prescaler_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.694ns  (logic 0.704ns (26.133%)  route 1.990ns (73.867%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.756     5.424    clk_8ns_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  prescaler_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDCE (Prop_fdce_C_Q)         0.456     5.880 f  prescaler_reg[10]/Q
                         net (fo=2, routed)           0.951     6.831    prescaler_reg[10]
    SLICE_X41Y40         LUT6 (Prop_lut6_I0_O)        0.124     6.955 f  prescaler[0]_i_4/O
                         net (fo=1, routed)           0.402     7.358    prescaler[0]_i_4_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.482 f  prescaler[0]_i_2/O
                         net (fo=21, routed)          0.637     8.118    clk_scaled
    SLICE_X40Y40         FDCE                                         f  prescaler_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.577    12.969    clk_8ns_IBUF_BUFG
    SLICE_X40Y40         FDCE                                         r  prescaler_reg[6]/C
                         clock pessimism              0.429    13.398    
                         clock uncertainty           -0.035    13.363    
    SLICE_X40Y40         FDCE (Recov_fdce_C_CLR)     -0.405    12.958    prescaler_reg[6]
  -------------------------------------------------------------------
                         required time                         12.958    
                         arrival time                          -8.118    
  -------------------------------------------------------------------
                         slack                                  4.840    

Slack (MET) :             4.840ns  (required time - arrival time)
  Source:                 prescaler_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.694ns  (logic 0.704ns (26.133%)  route 1.990ns (73.867%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.756     5.424    clk_8ns_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  prescaler_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDCE (Prop_fdce_C_Q)         0.456     5.880 f  prescaler_reg[10]/Q
                         net (fo=2, routed)           0.951     6.831    prescaler_reg[10]
    SLICE_X41Y40         LUT6 (Prop_lut6_I0_O)        0.124     6.955 f  prescaler[0]_i_4/O
                         net (fo=1, routed)           0.402     7.358    prescaler[0]_i_4_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.482 f  prescaler[0]_i_2/O
                         net (fo=21, routed)          0.637     8.118    clk_scaled
    SLICE_X40Y40         FDCE                                         f  prescaler_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.577    12.969    clk_8ns_IBUF_BUFG
    SLICE_X40Y40         FDCE                                         r  prescaler_reg[7]/C
                         clock pessimism              0.429    13.398    
                         clock uncertainty           -0.035    13.363    
    SLICE_X40Y40         FDCE (Recov_fdce_C_CLR)     -0.405    12.958    prescaler_reg[7]
  -------------------------------------------------------------------
                         required time                         12.958    
                         arrival time                          -8.118    
  -------------------------------------------------------------------
                         slack                                  4.840    

Slack (MET) :             4.854ns  (required time - arrival time)
  Source:                 prescaler_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 0.704ns (26.265%)  route 1.976ns (73.735%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.756     5.424    clk_8ns_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  prescaler_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDCE (Prop_fdce_C_Q)         0.456     5.880 f  prescaler_reg[10]/Q
                         net (fo=2, routed)           0.951     6.831    prescaler_reg[10]
    SLICE_X41Y40         LUT6 (Prop_lut6_I0_O)        0.124     6.955 f  prescaler[0]_i_4/O
                         net (fo=1, routed)           0.402     7.358    prescaler[0]_i_4_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.482 f  prescaler[0]_i_2/O
                         net (fo=21, routed)          0.623     8.105    clk_scaled
    SLICE_X40Y42         FDCE                                         f  prescaler_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.578    12.970    clk_8ns_IBUF_BUFG
    SLICE_X40Y42         FDCE                                         r  prescaler_reg[12]/C
                         clock pessimism              0.429    13.399    
                         clock uncertainty           -0.035    13.364    
    SLICE_X40Y42         FDCE (Recov_fdce_C_CLR)     -0.405    12.959    prescaler_reg[12]
  -------------------------------------------------------------------
                         required time                         12.959    
                         arrival time                          -8.105    
  -------------------------------------------------------------------
                         slack                                  4.854    

Slack (MET) :             4.854ns  (required time - arrival time)
  Source:                 prescaler_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 0.704ns (26.265%)  route 1.976ns (73.735%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.756     5.424    clk_8ns_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  prescaler_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDCE (Prop_fdce_C_Q)         0.456     5.880 f  prescaler_reg[10]/Q
                         net (fo=2, routed)           0.951     6.831    prescaler_reg[10]
    SLICE_X41Y40         LUT6 (Prop_lut6_I0_O)        0.124     6.955 f  prescaler[0]_i_4/O
                         net (fo=1, routed)           0.402     7.358    prescaler[0]_i_4_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.482 f  prescaler[0]_i_2/O
                         net (fo=21, routed)          0.623     8.105    clk_scaled
    SLICE_X40Y42         FDCE                                         f  prescaler_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.578    12.970    clk_8ns_IBUF_BUFG
    SLICE_X40Y42         FDCE                                         r  prescaler_reg[13]/C
                         clock pessimism              0.429    13.399    
                         clock uncertainty           -0.035    13.364    
    SLICE_X40Y42         FDCE (Recov_fdce_C_CLR)     -0.405    12.959    prescaler_reg[13]
  -------------------------------------------------------------------
                         required time                         12.959    
                         arrival time                          -8.105    
  -------------------------------------------------------------------
                         slack                                  4.854    

Slack (MET) :             4.854ns  (required time - arrival time)
  Source:                 prescaler_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 0.704ns (26.265%)  route 1.976ns (73.735%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.756     5.424    clk_8ns_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  prescaler_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDCE (Prop_fdce_C_Q)         0.456     5.880 f  prescaler_reg[10]/Q
                         net (fo=2, routed)           0.951     6.831    prescaler_reg[10]
    SLICE_X41Y40         LUT6 (Prop_lut6_I0_O)        0.124     6.955 f  prescaler[0]_i_4/O
                         net (fo=1, routed)           0.402     7.358    prescaler[0]_i_4_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.482 f  prescaler[0]_i_2/O
                         net (fo=21, routed)          0.623     8.105    clk_scaled
    SLICE_X40Y42         FDCE                                         f  prescaler_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.578    12.970    clk_8ns_IBUF_BUFG
    SLICE_X40Y42         FDCE                                         r  prescaler_reg[14]/C
                         clock pessimism              0.429    13.399    
                         clock uncertainty           -0.035    13.364    
    SLICE_X40Y42         FDCE (Recov_fdce_C_CLR)     -0.405    12.959    prescaler_reg[14]
  -------------------------------------------------------------------
                         required time                         12.959    
                         arrival time                          -8.105    
  -------------------------------------------------------------------
                         slack                                  4.854    

Slack (MET) :             4.915ns  (required time - arrival time)
  Source:                 prescaler_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 0.704ns (26.621%)  route 1.941ns (73.379%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.756     5.424    clk_8ns_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  prescaler_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDCE (Prop_fdce_C_Q)         0.456     5.880 f  prescaler_reg[10]/Q
                         net (fo=2, routed)           0.951     6.831    prescaler_reg[10]
    SLICE_X41Y40         LUT6 (Prop_lut6_I0_O)        0.124     6.955 f  prescaler[0]_i_4/O
                         net (fo=1, routed)           0.402     7.358    prescaler[0]_i_4_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.482 f  prescaler[0]_i_2/O
                         net (fo=21, routed)          0.587     8.069    clk_scaled
    SLICE_X40Y41         FDCE                                         f  prescaler_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.578    12.970    clk_8ns_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  prescaler_reg[10]/C
                         clock pessimism              0.454    13.424    
                         clock uncertainty           -0.035    13.389    
    SLICE_X40Y41         FDCE (Recov_fdce_C_CLR)     -0.405    12.984    prescaler_reg[10]
  -------------------------------------------------------------------
                         required time                         12.984    
                         arrival time                          -8.069    
  -------------------------------------------------------------------
                         slack                                  4.915    

Slack (MET) :             4.915ns  (required time - arrival time)
  Source:                 prescaler_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 0.704ns (26.621%)  route 1.941ns (73.379%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.756     5.424    clk_8ns_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  prescaler_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDCE (Prop_fdce_C_Q)         0.456     5.880 f  prescaler_reg[10]/Q
                         net (fo=2, routed)           0.951     6.831    prescaler_reg[10]
    SLICE_X41Y40         LUT6 (Prop_lut6_I0_O)        0.124     6.955 f  prescaler[0]_i_4/O
                         net (fo=1, routed)           0.402     7.358    prescaler[0]_i_4_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.482 f  prescaler[0]_i_2/O
                         net (fo=21, routed)          0.587     8.069    clk_scaled
    SLICE_X40Y41         FDCE                                         f  prescaler_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.578    12.970    clk_8ns_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  prescaler_reg[11]/C
                         clock pessimism              0.454    13.424    
                         clock uncertainty           -0.035    13.389    
    SLICE_X40Y41         FDCE (Recov_fdce_C_CLR)     -0.405    12.984    prescaler_reg[11]
  -------------------------------------------------------------------
                         required time                         12.984    
                         arrival time                          -8.069    
  -------------------------------------------------------------------
                         slack                                  4.915    

Slack (MET) :             4.915ns  (required time - arrival time)
  Source:                 prescaler_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 0.704ns (26.621%)  route 1.941ns (73.379%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.756     5.424    clk_8ns_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  prescaler_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDCE (Prop_fdce_C_Q)         0.456     5.880 f  prescaler_reg[10]/Q
                         net (fo=2, routed)           0.951     6.831    prescaler_reg[10]
    SLICE_X41Y40         LUT6 (Prop_lut6_I0_O)        0.124     6.955 f  prescaler[0]_i_4/O
                         net (fo=1, routed)           0.402     7.358    prescaler[0]_i_4_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.482 f  prescaler[0]_i_2/O
                         net (fo=21, routed)          0.587     8.069    clk_scaled
    SLICE_X40Y41         FDCE                                         f  prescaler_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.578    12.970    clk_8ns_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  prescaler_reg[8]/C
                         clock pessimism              0.454    13.424    
                         clock uncertainty           -0.035    13.389    
    SLICE_X40Y41         FDCE (Recov_fdce_C_CLR)     -0.405    12.984    prescaler_reg[8]
  -------------------------------------------------------------------
                         required time                         12.984    
                         arrival time                          -8.069    
  -------------------------------------------------------------------
                         slack                                  4.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 prescaler_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.631%)  route 0.351ns (65.369%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.505    clk_8ns_IBUF_BUFG
    SLICE_X40Y42         FDCE                                         r  prescaler_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDCE (Prop_fdce_C_Q)         0.141     1.646 f  prescaler_reg[14]/Q
                         net (fo=2, routed)           0.119     1.765    prescaler_reg[14]
    SLICE_X41Y41         LUT6 (Prop_lut6_I0_O)        0.045     1.810 f  prescaler[0]_i_2/O
                         net (fo=21, routed)          0.232     2.042    clk_scaled
    SLICE_X40Y41         FDCE                                         f  prescaler_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.862     2.021    clk_8ns_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  prescaler_reg[10]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X40Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.429    prescaler_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 prescaler_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.631%)  route 0.351ns (65.369%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.505    clk_8ns_IBUF_BUFG
    SLICE_X40Y42         FDCE                                         r  prescaler_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDCE (Prop_fdce_C_Q)         0.141     1.646 f  prescaler_reg[14]/Q
                         net (fo=2, routed)           0.119     1.765    prescaler_reg[14]
    SLICE_X41Y41         LUT6 (Prop_lut6_I0_O)        0.045     1.810 f  prescaler[0]_i_2/O
                         net (fo=21, routed)          0.232     2.042    clk_scaled
    SLICE_X40Y41         FDCE                                         f  prescaler_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.862     2.021    clk_8ns_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  prescaler_reg[11]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X40Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.429    prescaler_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 prescaler_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.631%)  route 0.351ns (65.369%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.505    clk_8ns_IBUF_BUFG
    SLICE_X40Y42         FDCE                                         r  prescaler_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDCE (Prop_fdce_C_Q)         0.141     1.646 f  prescaler_reg[14]/Q
                         net (fo=2, routed)           0.119     1.765    prescaler_reg[14]
    SLICE_X41Y41         LUT6 (Prop_lut6_I0_O)        0.045     1.810 f  prescaler[0]_i_2/O
                         net (fo=21, routed)          0.232     2.042    clk_scaled
    SLICE_X40Y41         FDCE                                         f  prescaler_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.862     2.021    clk_8ns_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  prescaler_reg[8]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X40Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.429    prescaler_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 prescaler_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.631%)  route 0.351ns (65.369%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.505    clk_8ns_IBUF_BUFG
    SLICE_X40Y42         FDCE                                         r  prescaler_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDCE (Prop_fdce_C_Q)         0.141     1.646 f  prescaler_reg[14]/Q
                         net (fo=2, routed)           0.119     1.765    prescaler_reg[14]
    SLICE_X41Y41         LUT6 (Prop_lut6_I0_O)        0.045     1.810 f  prescaler[0]_i_2/O
                         net (fo=21, routed)          0.232     2.042    clk_scaled
    SLICE_X40Y41         FDCE                                         f  prescaler_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.862     2.021    clk_8ns_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  prescaler_reg[9]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X40Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.429    prescaler_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 prescaler_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.696%)  route 0.350ns (65.304%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.505    clk_8ns_IBUF_BUFG
    SLICE_X40Y42         FDCE                                         r  prescaler_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDCE (Prop_fdce_C_Q)         0.141     1.646 f  prescaler_reg[14]/Q
                         net (fo=2, routed)           0.119     1.765    prescaler_reg[14]
    SLICE_X41Y41         LUT6 (Prop_lut6_I0_O)        0.045     1.810 f  prescaler[0]_i_2/O
                         net (fo=21, routed)          0.231     2.041    clk_scaled
    SLICE_X40Y39         FDCE                                         f  prescaler_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.861     2.020    clk_8ns_IBUF_BUFG
    SLICE_X40Y39         FDCE                                         r  prescaler_reg[0]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X40Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.428    prescaler_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 prescaler_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.696%)  route 0.350ns (65.304%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.505    clk_8ns_IBUF_BUFG
    SLICE_X40Y42         FDCE                                         r  prescaler_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDCE (Prop_fdce_C_Q)         0.141     1.646 f  prescaler_reg[14]/Q
                         net (fo=2, routed)           0.119     1.765    prescaler_reg[14]
    SLICE_X41Y41         LUT6 (Prop_lut6_I0_O)        0.045     1.810 f  prescaler[0]_i_2/O
                         net (fo=21, routed)          0.231     2.041    clk_scaled
    SLICE_X40Y39         FDCE                                         f  prescaler_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.861     2.020    clk_8ns_IBUF_BUFG
    SLICE_X40Y39         FDCE                                         r  prescaler_reg[1]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X40Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.428    prescaler_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 prescaler_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.696%)  route 0.350ns (65.304%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.505    clk_8ns_IBUF_BUFG
    SLICE_X40Y42         FDCE                                         r  prescaler_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDCE (Prop_fdce_C_Q)         0.141     1.646 f  prescaler_reg[14]/Q
                         net (fo=2, routed)           0.119     1.765    prescaler_reg[14]
    SLICE_X41Y41         LUT6 (Prop_lut6_I0_O)        0.045     1.810 f  prescaler[0]_i_2/O
                         net (fo=21, routed)          0.231     2.041    clk_scaled
    SLICE_X40Y39         FDCE                                         f  prescaler_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.861     2.020    clk_8ns_IBUF_BUFG
    SLICE_X40Y39         FDCE                                         r  prescaler_reg[2]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X40Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.428    prescaler_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 prescaler_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.696%)  route 0.350ns (65.304%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.505    clk_8ns_IBUF_BUFG
    SLICE_X40Y42         FDCE                                         r  prescaler_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDCE (Prop_fdce_C_Q)         0.141     1.646 f  prescaler_reg[14]/Q
                         net (fo=2, routed)           0.119     1.765    prescaler_reg[14]
    SLICE_X41Y41         LUT6 (Prop_lut6_I0_O)        0.045     1.810 f  prescaler[0]_i_2/O
                         net (fo=21, routed)          0.231     2.041    clk_scaled
    SLICE_X40Y39         FDCE                                         f  prescaler_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.861     2.020    clk_8ns_IBUF_BUFG
    SLICE_X40Y39         FDCE                                         r  prescaler_reg[3]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X40Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.428    prescaler_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 prescaler_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.161%)  route 0.358ns (65.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.505    clk_8ns_IBUF_BUFG
    SLICE_X40Y42         FDCE                                         r  prescaler_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDCE (Prop_fdce_C_Q)         0.141     1.646 f  prescaler_reg[14]/Q
                         net (fo=2, routed)           0.119     1.765    prescaler_reg[14]
    SLICE_X41Y41         LUT6 (Prop_lut6_I0_O)        0.045     1.810 f  prescaler[0]_i_2/O
                         net (fo=21, routed)          0.240     2.049    clk_scaled
    SLICE_X40Y40         FDCE                                         f  prescaler_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.862     2.021    clk_8ns_IBUF_BUFG
    SLICE_X40Y40         FDCE                                         r  prescaler_reg[4]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X40Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.429    prescaler_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 prescaler_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.161%)  route 0.358ns (65.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.505    clk_8ns_IBUF_BUFG
    SLICE_X40Y42         FDCE                                         r  prescaler_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDCE (Prop_fdce_C_Q)         0.141     1.646 f  prescaler_reg[14]/Q
                         net (fo=2, routed)           0.119     1.765    prescaler_reg[14]
    SLICE_X41Y41         LUT6 (Prop_lut6_I0_O)        0.045     1.810 f  prescaler[0]_i_2/O
                         net (fo=21, routed)          0.240     2.049    clk_scaled
    SLICE_X40Y40         FDCE                                         f  prescaler_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.862     2.021    clk_8ns_IBUF_BUFG
    SLICE_X40Y40         FDCE                                         r  prescaler_reg[5]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X40Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.429    prescaler_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.620    





