// Seed: 4117159801
module module_0;
  assign id_1 = id_1;
  wire id_2 = id_2;
endmodule
macromodule module_1 (
    input tri id_0,
    input wor id_1,
    input supply1 id_2,
    output uwire id_3,
    output tri0 id_4,
    input wand id_5
);
  tri0 id_7 = id_1 >= 1;
  module_0();
endmodule
module module_2 (
    output wand id_0,
    output tri id_1,
    output tri0 id_2,
    output tri id_3,
    output tri1 id_4,
    input supply1 id_5,
    input tri id_6
);
  assign id_2 = 1'b0;
  assign id_3 = 1;
  xnor (id_0, id_5, id_6);
  module_0();
endmodule
