INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FDU/IIII/Computer Organization and Architecture/Lab4/Lab4.srcs/sources_1/new/MIPS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FDU/IIII/Computer Organization and Architecture/Lab4/Lab4.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FDU/IIII/Computer Organization and Architecture/Lab4/Lab4.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FDU/IIII/Computer Organization and Architecture/Lab4/Lab4.srcs/sources_1/new/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FDU/IIII/Computer Organization and Architecture/Lab4/Lab4.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FDU/IIII/Computer Organization and Architecture/Lab4/Lab4.srcs/sources_1/new/data_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FDU/IIII/Computer Organization and Architecture/Lab4/Lab4.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FDU/IIII/Computer Organization and Architecture/Lab4/Lab4.srcs/sources_1/new/eqcmp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FDU/IIII/Computer Organization and Architecture/Lab4/Lab4.srcs/sources_1/new/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FDU/IIII/Computer Organization and Architecture/Lab4/Lab4.srcs/sources_1/new/flopenrc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FDU/IIII/Computer Organization and Architecture/Lab4/Lab4.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FDU/IIII/Computer Organization and Architecture/Lab4/Lab4.srcs/sources_1/new/floprc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FDU/IIII/Computer Organization and Architecture/Lab4/Lab4.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FDU/IIII/Computer Organization and Architecture/Lab4/Lab4.srcs/sources_1/new/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FDU/IIII/Computer Organization and Architecture/Lab4/Lab4.srcs/sources_1/new/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FDU/IIII/Computer Organization and Architecture/Lab4/Lab4.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FDU/IIII/Computer Organization and Architecture/Lab4/Lab4.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FDU/IIII/Computer Organization and Architecture/Lab4/Lab4.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FDU/IIII/Computer Organization and Architecture/Lab4/Lab4.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FDU/IIII/Computer Organization and Architecture/Lab4/Lab4.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FDU/IIII/Computer Organization and Architecture/Lab4/Lab4.srcs/sources_1/new/top_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FDU/IIII/Computer Organization and Architecture/Lab4/Lab4.srcs/sources_1/new/zeroext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FDU/IIII/Computer Organization and Architecture/Lab4/Lab4.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FDU/IIII/Computer Organization and Architecture/Lab4/Lab4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
