

================================================================
== Vivado HLS Report for 'conv'
================================================================
* Date:           Fri Aug  2 16:19:09 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv
* Solution:       W_Col_pipeline_ap_v2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.637|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  197473|  197473|  197473|  197473|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                                     |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter2_Loop     |  197472|  197472|       102|          -|          -|  1936|    no    |
        | + Row_Loop_Col_Loop_Filter2_Loop.1  |       6|       6|         1|          -|          -|     6|    no    |
        | + W_Row_Loop_W_Col_Loop             |      59|      59|        12|          6|          1|     9|    yes   |
        | + Row_Loop_Col_Loop_Filter2_Loop.3  |      30|      30|         5|          -|          -|     6|    no    |
        +-------------------------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 6, D = 12, States = { 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 4 5 
5 --> 17 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 5 
17 --> 18 
18 --> 19 23 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 18 
23 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([169 x float]* %input_5), !map !7"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([169 x float]* %input_4), !map !14"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([169 x float]* %input_3), !map !20"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([169 x float]* %input_2), !map !26"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([169 x float]* %input_1), !map !32"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([169 x float]* %input_0), !map !38"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1936 x float]* %conv_out), !map !44"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @conv_str) nounwind"   --->   Operation 31 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%w_sumf = alloca [6 x float], align 16" [conv/conv.cpp:48]   --->   Operation 32 'alloca' 'w_sumf' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%w_sumf_addr_2 = getelementptr inbounds [6 x float]* %w_sumf, i64 0, i64 0" [conv/conv.cpp:71]   --->   Operation 33 'getelementptr' 'w_sumf_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%w_sumf_addr_3 = getelementptr inbounds [6 x float]* %w_sumf, i64 0, i64 1" [conv/conv.cpp:71]   --->   Operation 34 'getelementptr' 'w_sumf_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%w_sumf_addr_4 = getelementptr inbounds [6 x float]* %w_sumf, i64 0, i64 2" [conv/conv.cpp:71]   --->   Operation 35 'getelementptr' 'w_sumf_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%w_sumf_addr_5 = getelementptr inbounds [6 x float]* %w_sumf, i64 0, i64 3" [conv/conv.cpp:71]   --->   Operation 36 'getelementptr' 'w_sumf_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%w_sumf_addr_6 = getelementptr inbounds [6 x float]* %w_sumf, i64 0, i64 4" [conv/conv.cpp:71]   --->   Operation 37 'getelementptr' 'w_sumf_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%w_sumf_addr_7 = getelementptr inbounds [6 x float]* %w_sumf, i64 0, i64 5" [conv/conv.cpp:71]   --->   Operation 38 'getelementptr' 'w_sumf_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.76ns)   --->   "br label %1" [conv/conv.cpp:51]   --->   Operation 39 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 7.10>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i11 [ 0, %0 ], [ %add_ln51, %Filter2_Loop_end ]" [conv/conv.cpp:51]   --->   Operation 40 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %select_ln79_1, %Filter2_Loop_end ]" [conv/conv.cpp:79]   --->   Operation 41 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i9 [ 0, %0 ], [ %select_ln54, %Filter2_Loop_end ]" [conv/conv.cpp:54]   --->   Operation 42 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %0 ], [ %select_ln79_3, %Filter2_Loop_end ]" [conv/conv.cpp:79]   --->   Operation 43 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%f_0 = phi i5 [ 0, %0 ], [ %f, %Filter2_Loop_end ]"   --->   Operation 44 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.88ns)   --->   "%icmp_ln51 = icmp eq i11 %indvar_flatten21, -112" [conv/conv.cpp:51]   --->   Operation 45 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.63ns)   --->   "%add_ln51 = add i11 %indvar_flatten21, 1" [conv/conv.cpp:51]   --->   Operation 46 'add' 'add_ln51' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln51, label %5, label %Filter2_Loop_begin" [conv/conv.cpp:51]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.66ns)   --->   "%icmp_ln54 = icmp eq i9 %indvar_flatten7, 176" [conv/conv.cpp:54]   --->   Operation 48 'icmp' 'icmp_ln54' <Predicate = (!icmp_ln51)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.02ns)   --->   "%select_ln79 = select i1 %icmp_ln54, i4 0, i4 %c_0" [conv/conv.cpp:79]   --->   Operation 49 'select' 'select_ln79' <Predicate = (!icmp_ln51)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln79)   --->   "%xor_ln79 = xor i1 %icmp_ln54, true" [conv/conv.cpp:79]   --->   Operation 50 'xor' 'xor_ln79' <Predicate = (!icmp_ln51)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.36ns)   --->   "%icmp_ln57 = icmp eq i5 %f_0, -16" [conv/conv.cpp:57]   --->   Operation 51 'icmp' 'icmp_ln57' <Predicate = (!icmp_ln51)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln79 = and i1 %icmp_ln57, %xor_ln79" [conv/conv.cpp:79]   --->   Operation 52 'and' 'and_ln79' <Predicate = (!icmp_ln51)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.73ns)   --->   "%c = add i4 %select_ln79, 1" [conv/conv.cpp:54]   --->   Operation 53 'add' 'c' <Predicate = (!icmp_ln51)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_2)   --->   "%or_ln79 = or i1 %and_ln79, %icmp_ln54" [conv/conv.cpp:79]   --->   Operation 54 'or' 'or_ln79' <Predicate = (!icmp_ln51)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln79_2 = select i1 %or_ln79, i5 0, i5 %f_0" [conv/conv.cpp:79]   --->   Operation 55 'select' 'select_ln79_2' <Predicate = (!icmp_ln51)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.02ns)   --->   "%select_ln79_3 = select i1 %and_ln79, i4 %c, i4 %select_ln79" [conv/conv.cpp:79]   --->   Operation 56 'select' 'select_ln79_3' <Predicate = (!icmp_ln51)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i5 %select_ln79_2 to i64" [conv/conv.cpp:59]   --->   Operation 57 'zext' 'zext_ln59' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%conv_bias_addr = getelementptr inbounds [16 x float]* @conv_bias, i64 0, i64 %zext_ln59" [conv/conv.cpp:59]   --->   Operation 58 'getelementptr' 'conv_bias_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (3.25ns)   --->   "%w_sum = load float* %conv_bias_addr, align 4" [conv/conv.cpp:59]   --->   Operation 59 'load' 'w_sum' <Predicate = (!icmp_ln51)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "ret void" [conv/conv.cpp:85]   --->   Operation 60 'ret' <Predicate = (icmp_ln51)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 10.6>
ST_3 : Operation 61 [1/1] (1.73ns)   --->   "%r = add i4 %r_0, 1" [conv/conv.cpp:51]   --->   Operation 61 'add' 'r' <Predicate = (icmp_ln54)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @Row_Loop_Col_Loop_Fi)"   --->   Operation 62 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1936, i64 1936, i64 1936)"   --->   Operation 63 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.02ns)   --->   "%select_ln79_1 = select i1 %icmp_ln54, i4 %r, i4 %r_0" [conv/conv.cpp:79]   --->   Operation 64 'select' 'select_ln79_1' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i4 %select_ln79_1 to i8" [conv/conv.cpp:79]   --->   Operation 65 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (3.36ns) (grouped into DSP with root node add_ln79)   --->   "%mul_ln79 = mul i8 %zext_ln79, 11" [conv/conv.cpp:79]   --->   Operation 66 'mul' 'mul_ln79' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @Col_Loop_Filter2_Loo)"   --->   Operation 67 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i4 %select_ln79_3 to i8" [conv/conv.cpp:79]   --->   Operation 68 'zext' 'zext_ln79_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln79 = add i8 %zext_ln79_1, %mul_ln79" [conv/conv.cpp:79]   --->   Operation 69 'add' 'add_ln79' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_2_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln79, i4 0)" [conv/conv.cpp:54]   --->   Operation 70 'bitconcatenate' 'tmp_2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str4) nounwind" [conv/conv.cpp:58]   --->   Operation 71 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str4) nounwind" [conv/conv.cpp:58]   --->   Operation 72 'specregionbegin' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln79_2 = zext i5 %select_ln79_2 to i9" [conv/conv.cpp:79]   --->   Operation 73 'zext' 'zext_ln79_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln79_3 = zext i5 %select_ln79_2 to i12" [conv/conv.cpp:79]   --->   Operation 74 'zext' 'zext_ln79_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.54ns)   --->   "%add_ln79_1 = add i12 %zext_ln79_3, %tmp_2_cast" [conv/conv.cpp:79]   --->   Operation 75 'add' 'add_ln79_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln79_4 = zext i12 %add_ln79_1 to i64" [conv/conv.cpp:79]   --->   Operation 76 'zext' 'zext_ln79_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln79_4" [conv/conv.cpp:79]   --->   Operation 77 'getelementptr' 'conv_out_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/2] (3.25ns)   --->   "%w_sum = load float* %conv_bias_addr, align 4" [conv/conv.cpp:59]   --->   Operation 78 'load' 'w_sum' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 79 [1/1] (1.76ns)   --->   "br label %2" [conv/conv.cpp:60]   --->   Operation 79 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%ch_0 = phi i3 [ 0, %Filter2_Loop_begin ], [ %ch, %3 ]"   --->   Operation 80 'phi' 'ch_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (1.13ns)   --->   "%icmp_ln60 = icmp eq i3 %ch_0, -2" [conv/conv.cpp:60]   --->   Operation 81 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 82 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (1.65ns)   --->   "%ch = add i3 %ch_0, 1" [conv/conv.cpp:60]   --->   Operation 83 'add' 'ch' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %icmp_ln60, label %.preheader1.preheader.preheader, label %3" [conv/conv.cpp:60]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i3 %ch_0 to i64" [conv/conv.cpp:61]   --->   Operation 85 'zext' 'zext_ln61' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%w_sumf_addr = getelementptr inbounds [6 x float]* %w_sumf, i64 0, i64 %zext_ln61" [conv/conv.cpp:61]   --->   Operation 86 'getelementptr' 'w_sumf_addr' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %w_sumf_addr, align 4" [conv/conv.cpp:61]   --->   Operation 87 'store' <Predicate = (!icmp_ln60)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "br label %2" [conv/conv.cpp:60]   --->   Operation 88 'br' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (1.76ns)   --->   "br label %.preheader1.preheader" [conv/conv.cpp:63]   --->   Operation 89 'br' <Predicate = (icmp_ln60)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 13.9>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ %add_ln63_1, %W_Col_Loop ], [ 0, %.preheader1.preheader.preheader ]" [conv/conv.cpp:63]   --->   Operation 90 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ %select_ln63_1, %W_Col_Loop ], [ 0, %.preheader1.preheader.preheader ]" [conv/conv.cpp:63]   --->   Operation 91 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%wc_0 = phi i2 [ %wc, %W_Col_Loop ], [ 0, %.preheader1.preheader.preheader ]"   --->   Operation 92 'phi' 'wc_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (1.30ns)   --->   "%icmp_ln63 = icmp eq i4 %indvar_flatten, -7" [conv/conv.cpp:63]   --->   Operation 93 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (1.73ns)   --->   "%add_ln63_1 = add i4 %indvar_flatten, 1" [conv/conv.cpp:63]   --->   Operation 94 'add' 'add_ln63_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %icmp_ln63, label %.preheader.preheader, label %W_Col_Loop" [conv/conv.cpp:63]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (1.56ns)   --->   "%wr = add i2 %wr_0, 1" [conv/conv.cpp:63]   --->   Operation 96 'add' 'wr' <Predicate = (!icmp_ln63)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.95ns)   --->   "%icmp_ln66 = icmp eq i2 %wc_0, -1" [conv/conv.cpp:66]   --->   Operation 97 'icmp' 'icmp_ln66' <Predicate = (!icmp_ln63)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.99ns)   --->   "%select_ln63 = select i1 %icmp_ln66, i2 0, i2 %wc_0" [conv/conv.cpp:63]   --->   Operation 98 'select' 'select_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.99ns)   --->   "%select_ln63_1 = select i1 %icmp_ln66, i2 %wr, i2 %wr_0" [conv/conv.cpp:63]   --->   Operation 99 'select' 'select_ln63_1' <Predicate = (!icmp_ln63)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i2 %select_ln63_1 to i5" [conv/conv.cpp:71]   --->   Operation 100 'zext' 'zext_ln71' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_4 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln63_1, i2 0)" [conv/conv.cpp:71]   --->   Operation 101 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln71_1 = zext i4 %tmp_4 to i5" [conv/conv.cpp:71]   --->   Operation 102 'zext' 'zext_ln71_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln71 = sub i5 %zext_ln71_1, %zext_ln71" [conv/conv.cpp:71]   --->   Operation 103 'sub' 'sub_ln71' <Predicate = (!icmp_ln63)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i2 %select_ln63_1 to i4" [conv/conv.cpp:63]   --->   Operation 104 'zext' 'zext_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (1.73ns)   --->   "%add_ln63 = add i4 %zext_ln63, %select_ln79_1" [conv/conv.cpp:63]   --->   Operation 105 'add' 'add_ln63' <Predicate = (!icmp_ln63)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln71_2 = zext i4 %add_ln63 to i8" [conv/conv.cpp:71]   --->   Operation 106 'zext' 'zext_ln71_2' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (3.36ns) (grouped into DSP with root node add_ln71_3)   --->   "%mul_ln71 = mul i8 %zext_ln71_2, 13" [conv/conv.cpp:71]   --->   Operation 107 'mul' 'mul_ln71' <Predicate = (!icmp_ln63)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i2 %select_ln63 to i4" [conv/conv.cpp:66]   --->   Operation 108 'zext' 'zext_ln66' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln71_3 = zext i2 %select_ln63 to i5" [conv/conv.cpp:71]   --->   Operation 109 'zext' 'zext_ln71_3' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%add_ln71 = add i5 %sub_ln71, %zext_ln71_3" [conv/conv.cpp:71]   --->   Operation 110 'add' 'add_ln71' <Predicate = (!icmp_ln63)> <Delay = 3.40> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_9_cast = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %add_ln71, i4 0)" [conv/conv.cpp:71]   --->   Operation 111 'bitconcatenate' 'tmp_9_cast' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (1.82ns)   --->   "%add_ln71_2 = add i9 %tmp_9_cast, %zext_ln79_2" [conv/conv.cpp:71]   --->   Operation 112 'add' 'add_ln71_2' <Predicate = (!icmp_ln63)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln71_4 = zext i9 %add_ln71_2 to i64" [conv/conv.cpp:71]   --->   Operation 113 'zext' 'zext_ln71_4' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%conv_weights_0_addr = getelementptr [144 x float]* @conv_weights_0, i64 0, i64 %zext_ln71_4" [conv/conv.cpp:71]   --->   Operation 114 'getelementptr' 'conv_weights_0_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%conv_weights_1_addr = getelementptr [144 x float]* @conv_weights_1, i64 0, i64 %zext_ln71_4" [conv/conv.cpp:71]   --->   Operation 115 'getelementptr' 'conv_weights_1_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%conv_weights_2_addr = getelementptr [144 x float]* @conv_weights_2, i64 0, i64 %zext_ln71_4" [conv/conv.cpp:71]   --->   Operation 116 'getelementptr' 'conv_weights_2_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%conv_weights_3_addr = getelementptr [144 x float]* @conv_weights_3, i64 0, i64 %zext_ln71_4" [conv/conv.cpp:71]   --->   Operation 117 'getelementptr' 'conv_weights_3_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%conv_weights_4_addr = getelementptr [144 x float]* @conv_weights_4, i64 0, i64 %zext_ln71_4" [conv/conv.cpp:71]   --->   Operation 118 'getelementptr' 'conv_weights_4_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%conv_weights_5_addr = getelementptr [144 x float]* @conv_weights_5, i64 0, i64 %zext_ln71_4" [conv/conv.cpp:71]   --->   Operation 119 'getelementptr' 'conv_weights_5_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (1.73ns)   --->   "%add_ln71_1 = add i4 %zext_ln66, %select_ln79_3" [conv/conv.cpp:71]   --->   Operation 120 'add' 'add_ln71_1' <Predicate = (!icmp_ln63)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln71_5 = zext i4 %add_ln71_1 to i8" [conv/conv.cpp:71]   --->   Operation 121 'zext' 'zext_ln71_5' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln71_3 = add i8 %mul_ln71, %zext_ln71_5" [conv/conv.cpp:71]   --->   Operation 122 'add' 'add_ln71_3' <Predicate = (!icmp_ln63)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln71_6 = zext i8 %add_ln71_3 to i64" [conv/conv.cpp:71]   --->   Operation 123 'zext' 'zext_ln71_6' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr [169 x float]* %input_0, i64 0, i64 %zext_ln71_6" [conv/conv.cpp:71]   --->   Operation 124 'getelementptr' 'input_0_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%input_1_addr = getelementptr [169 x float]* %input_1, i64 0, i64 %zext_ln71_6" [conv/conv.cpp:71]   --->   Operation 125 'getelementptr' 'input_1_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%input_2_addr = getelementptr [169 x float]* %input_2, i64 0, i64 %zext_ln71_6" [conv/conv.cpp:71]   --->   Operation 126 'getelementptr' 'input_2_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%input_3_addr = getelementptr [169 x float]* %input_3, i64 0, i64 %zext_ln71_6" [conv/conv.cpp:71]   --->   Operation 127 'getelementptr' 'input_3_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%input_4_addr = getelementptr [169 x float]* %input_4, i64 0, i64 %zext_ln71_6" [conv/conv.cpp:71]   --->   Operation 128 'getelementptr' 'input_4_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%input_5_addr = getelementptr [169 x float]* %input_5, i64 0, i64 %zext_ln71_6" [conv/conv.cpp:71]   --->   Operation 129 'getelementptr' 'input_5_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 130 [2/2] (3.25ns)   --->   "%conv_weights_0_load = load float* %conv_weights_0_addr, align 4" [conv/conv.cpp:71]   --->   Operation 130 'load' 'conv_weights_0_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 131 [2/2] (3.25ns)   --->   "%input_0_load = load float* %input_0_addr, align 4" [conv/conv.cpp:71]   --->   Operation 131 'load' 'input_0_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_5 : Operation 132 [2/2] (3.25ns)   --->   "%conv_weights_1_load = load float* %conv_weights_1_addr, align 4" [conv/conv.cpp:71]   --->   Operation 132 'load' 'conv_weights_1_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 133 [2/2] (3.25ns)   --->   "%input_1_load = load float* %input_1_addr, align 4" [conv/conv.cpp:71]   --->   Operation 133 'load' 'input_1_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_5 : Operation 134 [2/2] (3.25ns)   --->   "%conv_weights_2_load = load float* %conv_weights_2_addr, align 4" [conv/conv.cpp:71]   --->   Operation 134 'load' 'conv_weights_2_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 135 [2/2] (3.25ns)   --->   "%input_2_load = load float* %input_2_addr, align 4" [conv/conv.cpp:71]   --->   Operation 135 'load' 'input_2_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_5 : Operation 136 [2/2] (3.25ns)   --->   "%conv_weights_3_load = load float* %conv_weights_3_addr, align 4" [conv/conv.cpp:71]   --->   Operation 136 'load' 'conv_weights_3_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 137 [2/2] (3.25ns)   --->   "%input_3_load = load float* %input_3_addr, align 4" [conv/conv.cpp:71]   --->   Operation 137 'load' 'input_3_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_5 : Operation 138 [2/2] (3.25ns)   --->   "%conv_weights_4_load = load float* %conv_weights_4_addr, align 4" [conv/conv.cpp:71]   --->   Operation 138 'load' 'conv_weights_4_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 139 [2/2] (3.25ns)   --->   "%input_4_load = load float* %input_4_addr, align 4" [conv/conv.cpp:71]   --->   Operation 139 'load' 'input_4_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_5 : Operation 140 [2/2] (3.25ns)   --->   "%conv_weights_5_load = load float* %conv_weights_5_addr, align 4" [conv/conv.cpp:71]   --->   Operation 140 'load' 'conv_weights_5_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 141 [2/2] (3.25ns)   --->   "%input_5_load = load float* %input_5_addr, align 4" [conv/conv.cpp:71]   --->   Operation 141 'load' 'input_5_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>

State 6 <SV = 5> <Delay = 15.6>
ST_6 : Operation 142 [1/2] (3.25ns)   --->   "%conv_weights_0_load = load float* %conv_weights_0_addr, align 4" [conv/conv.cpp:71]   --->   Operation 142 'load' 'conv_weights_0_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 143 [1/2] (3.25ns)   --->   "%input_0_load = load float* %input_0_addr, align 4" [conv/conv.cpp:71]   --->   Operation 143 'load' 'input_0_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_6 : Operation 144 [2/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_weights_0_load, %input_0_load" [conv/conv.cpp:71]   --->   Operation 144 'fmul' 'tmp_s' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [2/2] (2.32ns)   --->   "%w_sumf_load_1 = load float* %w_sumf_addr_2, align 16" [conv/conv.cpp:71]   --->   Operation 145 'load' 'w_sumf_load_1' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_6 : Operation 146 [1/2] (3.25ns)   --->   "%conv_weights_1_load = load float* %conv_weights_1_addr, align 4" [conv/conv.cpp:71]   --->   Operation 146 'load' 'conv_weights_1_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 147 [1/2] (3.25ns)   --->   "%input_1_load = load float* %input_1_addr, align 4" [conv/conv.cpp:71]   --->   Operation 147 'load' 'input_1_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_6 : Operation 148 [1/2] (3.25ns)   --->   "%conv_weights_2_load = load float* %conv_weights_2_addr, align 4" [conv/conv.cpp:71]   --->   Operation 148 'load' 'conv_weights_2_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 149 [1/2] (3.25ns)   --->   "%input_2_load = load float* %input_2_addr, align 4" [conv/conv.cpp:71]   --->   Operation 149 'load' 'input_2_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_6 : Operation 150 [1/2] (3.25ns)   --->   "%conv_weights_3_load = load float* %conv_weights_3_addr, align 4" [conv/conv.cpp:71]   --->   Operation 150 'load' 'conv_weights_3_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 151 [1/2] (3.25ns)   --->   "%input_3_load = load float* %input_3_addr, align 4" [conv/conv.cpp:71]   --->   Operation 151 'load' 'input_3_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_6 : Operation 152 [1/2] (3.25ns)   --->   "%conv_weights_4_load = load float* %conv_weights_4_addr, align 4" [conv/conv.cpp:71]   --->   Operation 152 'load' 'conv_weights_4_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 153 [1/2] (3.25ns)   --->   "%input_4_load = load float* %input_4_addr, align 4" [conv/conv.cpp:71]   --->   Operation 153 'load' 'input_4_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_6 : Operation 154 [1/2] (3.25ns)   --->   "%conv_weights_5_load = load float* %conv_weights_5_addr, align 4" [conv/conv.cpp:71]   --->   Operation 154 'load' 'conv_weights_5_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 155 [1/2] (3.25ns)   --->   "%input_5_load = load float* %input_5_addr, align 4" [conv/conv.cpp:71]   --->   Operation 155 'load' 'input_5_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>

State 7 <SV = 6> <Delay = 12.3>
ST_7 : Operation 156 [1/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_weights_0_load, %input_0_load" [conv/conv.cpp:71]   --->   Operation 156 'fmul' 'tmp_s' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/2] (2.32ns)   --->   "%w_sumf_load_1 = load float* %w_sumf_addr_2, align 16" [conv/conv.cpp:71]   --->   Operation 157 'load' 'w_sumf_load_1' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_7 : Operation 158 [2/2] (12.3ns)   --->   "%tmp_2_1 = fmul float %conv_weights_1_load, %input_1_load" [conv/conv.cpp:71]   --->   Operation 158 'fmul' 'tmp_2_1' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [2/2] (2.32ns)   --->   "%w_sumf_load_2 = load float* %w_sumf_addr_3, align 4" [conv/conv.cpp:71]   --->   Operation 159 'load' 'w_sumf_load_2' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>

State 8 <SV = 7> <Delay = 12.3>
ST_8 : Operation 160 [4/4] (10.5ns)   --->   "%tmp_6 = fadd float %w_sumf_load_1, %tmp_s" [conv/conv.cpp:71]   --->   Operation 160 'fadd' 'tmp_6' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 161 [1/2] (12.3ns)   --->   "%tmp_2_1 = fmul float %conv_weights_1_load, %input_1_load" [conv/conv.cpp:71]   --->   Operation 161 'fmul' 'tmp_2_1' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 162 [1/2] (2.32ns)   --->   "%w_sumf_load_2 = load float* %w_sumf_addr_3, align 4" [conv/conv.cpp:71]   --->   Operation 162 'load' 'w_sumf_load_2' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_8 : Operation 163 [2/2] (12.3ns)   --->   "%tmp_2_2 = fmul float %conv_weights_2_load, %input_2_load" [conv/conv.cpp:71]   --->   Operation 163 'fmul' 'tmp_2_2' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [2/2] (2.32ns)   --->   "%w_sumf_load_3 = load float* %w_sumf_addr_4, align 8" [conv/conv.cpp:71]   --->   Operation 164 'load' 'w_sumf_load_3' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>

State 9 <SV = 8> <Delay = 12.3>
ST_9 : Operation 165 [3/4] (10.5ns)   --->   "%tmp_6 = fadd float %w_sumf_load_1, %tmp_s" [conv/conv.cpp:71]   --->   Operation 165 'fadd' 'tmp_6' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 166 [4/4] (10.5ns)   --->   "%tmp_3_1 = fadd float %w_sumf_load_2, %tmp_2_1" [conv/conv.cpp:71]   --->   Operation 166 'fadd' 'tmp_3_1' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 167 [1/2] (12.3ns)   --->   "%tmp_2_2 = fmul float %conv_weights_2_load, %input_2_load" [conv/conv.cpp:71]   --->   Operation 167 'fmul' 'tmp_2_2' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 168 [1/2] (2.32ns)   --->   "%w_sumf_load_3 = load float* %w_sumf_addr_4, align 8" [conv/conv.cpp:71]   --->   Operation 168 'load' 'w_sumf_load_3' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_9 : Operation 169 [2/2] (12.3ns)   --->   "%tmp_2_3 = fmul float %conv_weights_3_load, %input_3_load" [conv/conv.cpp:71]   --->   Operation 169 'fmul' 'tmp_2_3' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 170 [2/2] (2.32ns)   --->   "%w_sumf_load_4 = load float* %w_sumf_addr_5, align 4" [conv/conv.cpp:71]   --->   Operation 170 'load' 'w_sumf_load_4' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>

State 10 <SV = 9> <Delay = 12.3>
ST_10 : Operation 171 [2/4] (10.5ns)   --->   "%tmp_6 = fadd float %w_sumf_load_1, %tmp_s" [conv/conv.cpp:71]   --->   Operation 171 'fadd' 'tmp_6' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 172 [3/4] (10.5ns)   --->   "%tmp_3_1 = fadd float %w_sumf_load_2, %tmp_2_1" [conv/conv.cpp:71]   --->   Operation 172 'fadd' 'tmp_3_1' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 173 [4/4] (10.5ns)   --->   "%tmp_3_2 = fadd float %w_sumf_load_3, %tmp_2_2" [conv/conv.cpp:71]   --->   Operation 173 'fadd' 'tmp_3_2' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 174 [1/2] (12.3ns)   --->   "%tmp_2_3 = fmul float %conv_weights_3_load, %input_3_load" [conv/conv.cpp:71]   --->   Operation 174 'fmul' 'tmp_2_3' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 175 [1/2] (2.32ns)   --->   "%w_sumf_load_4 = load float* %w_sumf_addr_5, align 4" [conv/conv.cpp:71]   --->   Operation 175 'load' 'w_sumf_load_4' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_10 : Operation 176 [2/2] (12.3ns)   --->   "%tmp_2_4 = fmul float %conv_weights_4_load, %input_4_load" [conv/conv.cpp:71]   --->   Operation 176 'fmul' 'tmp_2_4' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 177 [2/2] (2.32ns)   --->   "%w_sumf_load_5 = load float* %w_sumf_addr_6, align 16" [conv/conv.cpp:71]   --->   Operation 177 'load' 'w_sumf_load_5' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_10 : Operation 178 [1/1] (1.56ns)   --->   "%wc = add i2 %select_ln63, 1" [conv/conv.cpp:66]   --->   Operation 178 'add' 'wc' <Predicate = (!icmp_ln63)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 12.8>
ST_11 : Operation 179 [1/4] (10.5ns)   --->   "%tmp_6 = fadd float %w_sumf_load_1, %tmp_s" [conv/conv.cpp:71]   --->   Operation 179 'fadd' 'tmp_6' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 180 [1/1] (2.32ns)   --->   "store float %tmp_6, float* %w_sumf_addr_2, align 16" [conv/conv.cpp:71]   --->   Operation 180 'store' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_11 : Operation 181 [2/4] (10.5ns)   --->   "%tmp_3_1 = fadd float %w_sumf_load_2, %tmp_2_1" [conv/conv.cpp:71]   --->   Operation 181 'fadd' 'tmp_3_1' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 182 [3/4] (10.5ns)   --->   "%tmp_3_2 = fadd float %w_sumf_load_3, %tmp_2_2" [conv/conv.cpp:71]   --->   Operation 182 'fadd' 'tmp_3_2' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 183 [4/4] (10.5ns)   --->   "%tmp_3_3 = fadd float %w_sumf_load_4, %tmp_2_3" [conv/conv.cpp:71]   --->   Operation 183 'fadd' 'tmp_3_3' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 184 [1/2] (12.3ns)   --->   "%tmp_2_4 = fmul float %conv_weights_4_load, %input_4_load" [conv/conv.cpp:71]   --->   Operation 184 'fmul' 'tmp_2_4' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 185 [1/2] (2.32ns)   --->   "%w_sumf_load_5 = load float* %w_sumf_addr_6, align 16" [conv/conv.cpp:71]   --->   Operation 185 'load' 'w_sumf_load_5' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_11 : Operation 186 [2/2] (12.3ns)   --->   "%tmp_2_5 = fmul float %conv_weights_5_load, %input_5_load" [conv/conv.cpp:71]   --->   Operation 186 'fmul' 'tmp_2_5' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 187 [2/2] (2.32ns)   --->   "%w_sumf_load_6 = load float* %w_sumf_addr_7, align 4" [conv/conv.cpp:71]   --->   Operation 187 'load' 'w_sumf_load_6' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>

State 12 <SV = 11> <Delay = 12.8>
ST_12 : Operation 188 [1/4] (10.5ns)   --->   "%tmp_3_1 = fadd float %w_sumf_load_2, %tmp_2_1" [conv/conv.cpp:71]   --->   Operation 188 'fadd' 'tmp_3_1' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 189 [1/1] (2.32ns)   --->   "store float %tmp_3_1, float* %w_sumf_addr_3, align 4" [conv/conv.cpp:71]   --->   Operation 189 'store' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_12 : Operation 190 [2/4] (10.5ns)   --->   "%tmp_3_2 = fadd float %w_sumf_load_3, %tmp_2_2" [conv/conv.cpp:71]   --->   Operation 190 'fadd' 'tmp_3_2' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 191 [3/4] (10.5ns)   --->   "%tmp_3_3 = fadd float %w_sumf_load_4, %tmp_2_3" [conv/conv.cpp:71]   --->   Operation 191 'fadd' 'tmp_3_3' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 192 [4/4] (10.5ns)   --->   "%tmp_3_4 = fadd float %w_sumf_load_5, %tmp_2_4" [conv/conv.cpp:71]   --->   Operation 192 'fadd' 'tmp_3_4' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 193 [1/2] (12.3ns)   --->   "%tmp_2_5 = fmul float %conv_weights_5_load, %input_5_load" [conv/conv.cpp:71]   --->   Operation 193 'fmul' 'tmp_2_5' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 194 [1/2] (2.32ns)   --->   "%w_sumf_load_6 = load float* %w_sumf_addr_7, align 4" [conv/conv.cpp:71]   --->   Operation 194 'load' 'w_sumf_load_6' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>

State 13 <SV = 12> <Delay = 12.8>
ST_13 : Operation 195 [1/4] (10.5ns)   --->   "%tmp_3_2 = fadd float %w_sumf_load_3, %tmp_2_2" [conv/conv.cpp:71]   --->   Operation 195 'fadd' 'tmp_3_2' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 196 [1/1] (2.32ns)   --->   "store float %tmp_3_2, float* %w_sumf_addr_4, align 8" [conv/conv.cpp:71]   --->   Operation 196 'store' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_13 : Operation 197 [2/4] (10.5ns)   --->   "%tmp_3_3 = fadd float %w_sumf_load_4, %tmp_2_3" [conv/conv.cpp:71]   --->   Operation 197 'fadd' 'tmp_3_3' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 198 [3/4] (10.5ns)   --->   "%tmp_3_4 = fadd float %w_sumf_load_5, %tmp_2_4" [conv/conv.cpp:71]   --->   Operation 198 'fadd' 'tmp_3_4' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 199 [4/4] (10.5ns)   --->   "%tmp_3_5 = fadd float %w_sumf_load_6, %tmp_2_5" [conv/conv.cpp:71]   --->   Operation 199 'fadd' 'tmp_3_5' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 12.8>
ST_14 : Operation 200 [1/4] (10.5ns)   --->   "%tmp_3_3 = fadd float %w_sumf_load_4, %tmp_2_3" [conv/conv.cpp:71]   --->   Operation 200 'fadd' 'tmp_3_3' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 201 [1/1] (2.32ns)   --->   "store float %tmp_3_3, float* %w_sumf_addr_5, align 4" [conv/conv.cpp:71]   --->   Operation 201 'store' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_14 : Operation 202 [2/4] (10.5ns)   --->   "%tmp_3_4 = fadd float %w_sumf_load_5, %tmp_2_4" [conv/conv.cpp:71]   --->   Operation 202 'fadd' 'tmp_3_4' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 203 [3/4] (10.5ns)   --->   "%tmp_3_5 = fadd float %w_sumf_load_6, %tmp_2_5" [conv/conv.cpp:71]   --->   Operation 203 'fadd' 'tmp_3_5' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 12.8>
ST_15 : Operation 204 [1/4] (10.5ns)   --->   "%tmp_3_4 = fadd float %w_sumf_load_5, %tmp_2_4" [conv/conv.cpp:71]   --->   Operation 204 'fadd' 'tmp_3_4' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 205 [1/1] (2.32ns)   --->   "store float %tmp_3_4, float* %w_sumf_addr_6, align 16" [conv/conv.cpp:71]   --->   Operation 205 'store' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_15 : Operation 206 [2/4] (10.5ns)   --->   "%tmp_3_5 = fadd float %w_sumf_load_6, %tmp_2_5" [conv/conv.cpp:71]   --->   Operation 206 'fadd' 'tmp_3_5' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 12.8>
ST_16 : Operation 207 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @W_Row_Loop_W_Col_Loo)"   --->   Operation 207 'specloopname' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_16 : Operation 208 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"   --->   Operation 208 'speclooptripcount' 'empty_5' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_16 : Operation 209 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str6) nounwind" [conv/conv.cpp:67]   --->   Operation 209 'specloopname' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_16 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str6) nounwind" [conv/conv.cpp:67]   --->   Operation 210 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_16 : Operation 211 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [conv/conv.cpp:68]   --->   Operation 211 'specpipeline' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_16 : Operation 212 [1/4] (10.5ns)   --->   "%tmp_3_5 = fadd float %w_sumf_load_6, %tmp_2_5" [conv/conv.cpp:71]   --->   Operation 212 'fadd' 'tmp_3_5' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 213 [1/1] (2.32ns)   --->   "store float %tmp_3_5, float* %w_sumf_addr_7, align 4" [conv/conv.cpp:71]   --->   Operation 213 'store' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_16 : Operation 214 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str6, i32 %tmp_5) nounwind" [conv/conv.cpp:73]   --->   Operation 214 'specregionend' 'empty_6' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_16 : Operation 215 [1/1] (0.00ns)   --->   "br label %.preheader1.preheader"   --->   Operation 215 'br' <Predicate = (!icmp_ln63)> <Delay = 0.00>

State 17 <SV = 5> <Delay = 1.76>
ST_17 : Operation 216 [1/1] (1.76ns)   --->   "br label %.preheader" [conv/conv.cpp:75]   --->   Operation 216 'br' <Predicate = true> <Delay = 1.76>

State 18 <SV = 6> <Delay = 5.43>
ST_18 : Operation 217 [1/1] (0.00ns)   --->   "%w_sum_0 = phi float [ %w_sum_1, %4 ], [ %w_sum, %.preheader.preheader ]"   --->   Operation 217 'phi' 'w_sum_0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 218 [1/1] (0.00ns)   --->   "%ch2_0 = phi i3 [ %ch_1, %4 ], [ 0, %.preheader.preheader ]"   --->   Operation 218 'phi' 'ch2_0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 219 [1/1] (1.13ns)   --->   "%icmp_ln75 = icmp eq i3 %ch2_0, -2" [conv/conv.cpp:75]   --->   Operation 219 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 220 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 220 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 221 [1/1] (1.65ns)   --->   "%ch_1 = add i3 %ch2_0, 1" [conv/conv.cpp:75]   --->   Operation 221 'add' 'ch_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 222 [1/1] (0.00ns)   --->   "br i1 %icmp_ln75, label %Filter2_Loop_end, label %4" [conv/conv.cpp:75]   --->   Operation 222 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i3 %ch2_0 to i64" [conv/conv.cpp:76]   --->   Operation 223 'zext' 'zext_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_18 : Operation 224 [1/1] (0.00ns)   --->   "%w_sumf_addr_1 = getelementptr inbounds [6 x float]* %w_sumf, i64 0, i64 %zext_ln76" [conv/conv.cpp:76]   --->   Operation 224 'getelementptr' 'w_sumf_addr_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_18 : Operation 225 [2/2] (2.32ns)   --->   "%w_sumf_load = load float* %w_sumf_addr_1, align 4" [conv/conv.cpp:76]   --->   Operation 225 'load' 'w_sumf_load' <Predicate = (!icmp_ln75)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_18 : Operation 226 [2/2] (5.43ns)   --->   "%tmp_7 = fcmp ogt float %w_sum_0, 0.000000e+00" [conv/conv.cpp:78]   --->   Operation 226 'fcmp' 'tmp_7' <Predicate = (icmp_ln75)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 227 [1/1] (1.78ns)   --->   "%f = add i5 1, %select_ln79_2" [conv/conv.cpp:57]   --->   Operation 227 'add' 'f' <Predicate = (icmp_ln75)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 228 [1/1] (1.82ns)   --->   "%add_ln54_1 = add i9 1, %indvar_flatten7" [conv/conv.cpp:54]   --->   Operation 228 'add' 'add_ln54_1' <Predicate = (icmp_ln75 & !icmp_ln54)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 229 [1/1] (0.96ns)   --->   "%select_ln54 = select i1 %icmp_ln54, i9 1, i9 %add_ln54_1" [conv/conv.cpp:54]   --->   Operation 229 'select' 'select_ln54' <Predicate = (icmp_ln75)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 19 <SV = 7> <Delay = 12.8>
ST_19 : Operation 230 [1/2] (2.32ns)   --->   "%w_sumf_load = load float* %w_sumf_addr_1, align 4" [conv/conv.cpp:76]   --->   Operation 230 'load' 'w_sumf_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_19 : Operation 231 [4/4] (10.5ns)   --->   "%w_sum_1 = fadd float %w_sum_0, %w_sumf_load" [conv/conv.cpp:76]   --->   Operation 231 'fadd' 'w_sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 8> <Delay = 10.5>
ST_20 : Operation 232 [3/4] (10.5ns)   --->   "%w_sum_1 = fadd float %w_sum_0, %w_sumf_load" [conv/conv.cpp:76]   --->   Operation 232 'fadd' 'w_sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 9> <Delay = 10.5>
ST_21 : Operation 233 [2/4] (10.5ns)   --->   "%w_sum_1 = fadd float %w_sum_0, %w_sumf_load" [conv/conv.cpp:76]   --->   Operation 233 'fadd' 'w_sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 10> <Delay = 10.5>
ST_22 : Operation 234 [1/4] (10.5ns)   --->   "%w_sum_1 = fadd float %w_sum_0, %w_sumf_load" [conv/conv.cpp:76]   --->   Operation 234 'fadd' 'w_sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 235 [1/1] (0.00ns)   --->   "br label %.preheader" [conv/conv.cpp:75]   --->   Operation 235 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 7> <Delay = 9.66>
ST_23 : Operation 236 [1/1] (0.00ns)   --->   "%bitcast_ln78 = bitcast float %w_sum_0 to i32" [conv/conv.cpp:78]   --->   Operation 236 'bitcast' 'bitcast_ln78' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 237 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln78, i32 23, i32 30)" [conv/conv.cpp:78]   --->   Operation 237 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i32 %bitcast_ln78 to i23" [conv/conv.cpp:78]   --->   Operation 238 'trunc' 'trunc_ln78' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 239 [1/1] (1.55ns)   --->   "%icmp_ln78 = icmp ne i8 %tmp, -1" [conv/conv.cpp:78]   --->   Operation 239 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 240 [1/1] (2.44ns)   --->   "%icmp_ln78_1 = icmp eq i23 %trunc_ln78, 0" [conv/conv.cpp:78]   --->   Operation 240 'icmp' 'icmp_ln78_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node select_ln78)   --->   "%or_ln78 = or i1 %icmp_ln78_1, %icmp_ln78" [conv/conv.cpp:78]   --->   Operation 241 'or' 'or_ln78' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 242 [1/2] (5.43ns)   --->   "%tmp_7 = fcmp ogt float %w_sum_0, 0.000000e+00" [conv/conv.cpp:78]   --->   Operation 242 'fcmp' 'tmp_7' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node select_ln78)   --->   "%and_ln78 = and i1 %or_ln78, %tmp_7" [conv/conv.cpp:78]   --->   Operation 243 'and' 'and_ln78' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 244 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln78 = select i1 %and_ln78, float %w_sum_0, float 0.000000e+00" [conv/conv.cpp:78]   --->   Operation 244 'select' 'select_ln78' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 245 [1/1] (3.25ns)   --->   "store float %select_ln78, float* %conv_out_addr, align 4" [conv/conv.cpp:79]   --->   Operation 245 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_23 : Operation 246 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str4, i32 %tmp_3) nounwind" [conv/conv.cpp:82]   --->   Operation 246 'specregionend' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 247 [1/1] (0.00ns)   --->   "br label %1" [conv/conv.cpp:57]   --->   Operation 247 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten21', conv/conv.cpp:51) with incoming values : ('add_ln51', conv/conv.cpp:51) [32]  (1.77 ns)

 <State 2>: 7.11ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten7', conv/conv.cpp:54) with incoming values : ('select_ln54', conv/conv.cpp:54) [34]  (0 ns)
	'icmp' operation ('icmp_ln54', conv/conv.cpp:54) [44]  (1.66 ns)
	'xor' operation ('xor_ln79', conv/conv.cpp:79) [49]  (0 ns)
	'and' operation ('and_ln79', conv/conv.cpp:79) [51]  (0.978 ns)
	'or' operation ('or_ln79', conv/conv.cpp:79) [54]  (0 ns)
	'select' operation ('select_ln79_2', conv/conv.cpp:79) [55]  (1.22 ns)
	'getelementptr' operation ('conv_bias_addr', conv/conv.cpp:59) [68]  (0 ns)
	'load' operation ('w_sum', conv/conv.cpp:59) on array 'conv_bias' [69]  (3.25 ns)

 <State 3>: 10.7ns
The critical path consists of the following:
	'add' operation ('r', conv/conv.cpp:51) [41]  (1.74 ns)
	'select' operation ('select_ln79_1', conv/conv.cpp:79) [46]  (1.02 ns)
	'mul' operation of DSP[58] ('mul_ln79', conv/conv.cpp:79) [48]  (3.36 ns)
	'add' operation of DSP[58] ('add_ln79', conv/conv.cpp:79) [58]  (3.02 ns)
	'add' operation ('add_ln79_1', conv/conv.cpp:79) [65]  (1.55 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'phi' operation ('ch') with incoming values : ('ch', conv/conv.cpp:60) [72]  (0 ns)
	'getelementptr' operation ('w_sumf_addr', conv/conv.cpp:61) [79]  (0 ns)
	'store' operation ('store_ln61', conv/conv.cpp:61) of constant 0 on array 'w_sumf', conv/conv.cpp:48 [80]  (2.32 ns)

 <State 5>: 13.9ns
The critical path consists of the following:
	'phi' operation ('wr_0', conv/conv.cpp:63) with incoming values : ('select_ln63_1', conv/conv.cpp:63) [86]  (0 ns)
	'add' operation ('wr', conv/conv.cpp:63) [92]  (1.56 ns)
	'select' operation ('select_ln63_1', conv/conv.cpp:63) [97]  (0.993 ns)
	'add' operation ('add_ln63', conv/conv.cpp:63) [103]  (1.74 ns)
	'mul' operation of DSP[123] ('mul_ln71', conv/conv.cpp:71) [105]  (3.36 ns)
	'add' operation of DSP[123] ('add_ln71_3', conv/conv.cpp:71) [123]  (3.02 ns)
	'getelementptr' operation ('input_0_addr', conv/conv.cpp:71) [125]  (0 ns)
	'load' operation ('input_0_load', conv/conv.cpp:71) on array 'input_0' [132]  (3.25 ns)

 <State 6>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_weights_0_load', conv/conv.cpp:71) on array 'conv_weights_0' [131]  (3.25 ns)
	'fmul' operation ('tmp_s', conv/conv.cpp:71) [133]  (12.4 ns)

 <State 7>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', conv/conv.cpp:71) [133]  (12.4 ns)

 <State 8>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_1', conv/conv.cpp:71) [139]  (12.4 ns)

 <State 9>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_2', conv/conv.cpp:71) [145]  (12.4 ns)

 <State 10>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_3', conv/conv.cpp:71) [151]  (12.4 ns)

 <State 11>: 12.9ns
The critical path consists of the following:
	'fadd' operation ('tmp_6', conv/conv.cpp:71) [135]  (10.5 ns)
	'store' operation ('store_ln71', conv/conv.cpp:71) of variable 'tmp_6', conv/conv.cpp:71 on array 'w_sumf', conv/conv.cpp:48 [136]  (2.32 ns)

 <State 12>: 12.9ns
The critical path consists of the following:
	'fadd' operation ('tmp_3_1', conv/conv.cpp:71) [141]  (10.5 ns)
	'store' operation ('store_ln71', conv/conv.cpp:71) of variable 'tmp_3_1', conv/conv.cpp:71 on array 'w_sumf', conv/conv.cpp:48 [142]  (2.32 ns)

 <State 13>: 12.9ns
The critical path consists of the following:
	'fadd' operation ('tmp_3_2', conv/conv.cpp:71) [147]  (10.5 ns)
	'store' operation ('store_ln71', conv/conv.cpp:71) of variable 'tmp_3_2', conv/conv.cpp:71 on array 'w_sumf', conv/conv.cpp:48 [148]  (2.32 ns)

 <State 14>: 12.9ns
The critical path consists of the following:
	'fadd' operation ('tmp_3_3', conv/conv.cpp:71) [153]  (10.5 ns)
	'store' operation ('store_ln71', conv/conv.cpp:71) of variable 'tmp_3_3', conv/conv.cpp:71 on array 'w_sumf', conv/conv.cpp:48 [154]  (2.32 ns)

 <State 15>: 12.9ns
The critical path consists of the following:
	'fadd' operation ('tmp_3_4', conv/conv.cpp:71) [159]  (10.5 ns)
	'store' operation ('store_ln71', conv/conv.cpp:71) of variable 'tmp_3_4', conv/conv.cpp:71 on array 'w_sumf', conv/conv.cpp:48 [160]  (2.32 ns)

 <State 16>: 12.9ns
The critical path consists of the following:
	'fadd' operation ('tmp_3_5', conv/conv.cpp:71) [165]  (10.5 ns)
	'store' operation ('store_ln71', conv/conv.cpp:71) of variable 'tmp_3_5', conv/conv.cpp:71 on array 'w_sumf', conv/conv.cpp:48 [166]  (2.32 ns)

 <State 17>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('w_sum') with incoming values : ('w_sum', conv/conv.cpp:59) ('w_sum', conv/conv.cpp:76) [173]  (1.77 ns)

 <State 18>: 5.43ns
The critical path consists of the following:
	'phi' operation ('w_sum') with incoming values : ('w_sum', conv/conv.cpp:59) ('w_sum', conv/conv.cpp:76) [173]  (0 ns)
	'fcmp' operation ('tmp_7', conv/conv.cpp:78) [192]  (5.43 ns)

 <State 19>: 12.9ns
The critical path consists of the following:
	'load' operation ('w_sumf_load', conv/conv.cpp:76) on array 'w_sumf', conv/conv.cpp:48 [182]  (2.32 ns)
	'fadd' operation ('w_sum', conv/conv.cpp:76) [183]  (10.5 ns)

 <State 20>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv/conv.cpp:76) [183]  (10.5 ns)

 <State 21>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv/conv.cpp:76) [183]  (10.5 ns)

 <State 22>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv/conv.cpp:76) [183]  (10.5 ns)

 <State 23>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_7', conv/conv.cpp:78) [192]  (5.43 ns)
	'and' operation ('and_ln78', conv/conv.cpp:78) [193]  (0 ns)
	'select' operation ('select_ln78', conv/conv.cpp:78) [194]  (0.978 ns)
	'store' operation ('store_ln79', conv/conv.cpp:79) of variable 'select_ln78', conv/conv.cpp:78 on array 'conv_out' [195]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
