==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.855 ; gain = 96.355
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.855 ; gain = 96.355
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.855 ; gain = 96.355
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.855 ; gain = 96.355
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.855 ; gain = 96.355
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.855 ; gain = 96.355
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel3' (Loop: loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('hist_addr_write_ln6', kernel3.cpp:6) of variable 'tmp', kernel3.cpp:6 on array 'hist' and 'load' operation ('hist_load', kernel3.cpp:6) on array 'hist'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel3' (Loop: loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('hist_addr_write_ln6', kernel3.cpp:6) of variable 'tmp', kernel3.cpp:6 on array 'hist' and 'load' operation ('hist_load', kernel3.cpp:6) on array 'hist'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel3' (Loop: loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('hist_addr_write_ln6', kernel3.cpp:6) of variable 'tmp', kernel3.cpp:6 on array 'hist' and 'load' operation ('hist_load', kernel3.cpp:6) on array 'hist'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel3' (Loop: loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('hist_addr_write_ln6', kernel3.cpp:6) of variable 'tmp', kernel3.cpp:6 on array 'hist' and 'load' operation ('hist_load', kernel3.cpp:6) on array 'hist'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel3' (Loop: loop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation ('hist_addr_write_ln6', kernel3.cpp:6) of variable 'tmp', kernel3.cpp:6 on array 'hist' and 'load' operation ('hist_load', kernel3.cpp:6) on array 'hist'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel3' (Loop: loop): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1)
   between 'store' operation ('hist_addr_write_ln6', kernel3.cpp:6) of variable 'tmp', kernel3.cpp:6 on array 'hist' and 'load' operation ('hist_load', kernel3.cpp:6) on array 'hist'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.769 seconds; current allocated memory: 101.669 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 101.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel3/hist' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel3/weight' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel3/index' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel3_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel3_fadd_32nsbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel3_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel3'.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 102.155 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 185.855 ; gain = 96.355
INFO: [VHDL 208-304] Generating VHDL RTL for kernel3.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel3.
INFO: [HLS 200-112] Total elapsed time: 8.417 seconds; peak allocated memory: 102.155 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.875 ; gain = 97.242
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.875 ; gain = 97.242
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.875 ; gain = 97.242
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.875 ; gain = 97.242
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.875 ; gain = 97.242
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.875 ; gain = 97.242
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel3' (Loop: loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('hist_addr_write_ln6', kernel3.cpp:6) of variable 'tmp', kernel3.cpp:6 on array 'hist' and 'load' operation ('hist_load', kernel3.cpp:6) on array 'hist'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel3' (Loop: loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('hist_addr_write_ln6', kernel3.cpp:6) of variable 'tmp', kernel3.cpp:6 on array 'hist' and 'load' operation ('hist_load', kernel3.cpp:6) on array 'hist'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel3' (Loop: loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('hist_addr_write_ln6', kernel3.cpp:6) of variable 'tmp', kernel3.cpp:6 on array 'hist' and 'load' operation ('hist_load', kernel3.cpp:6) on array 'hist'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel3' (Loop: loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('hist_addr_write_ln6', kernel3.cpp:6) of variable 'tmp', kernel3.cpp:6 on array 'hist' and 'load' operation ('hist_load', kernel3.cpp:6) on array 'hist'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel3' (Loop: loop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation ('hist_addr_write_ln6', kernel3.cpp:6) of variable 'tmp', kernel3.cpp:6 on array 'hist' and 'load' operation ('hist_load', kernel3.cpp:6) on array 'hist'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel3' (Loop: loop): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1)
   between 'store' operation ('hist_addr_write_ln6', kernel3.cpp:6) of variable 'tmp', kernel3.cpp:6 on array 'hist' and 'load' operation ('hist_load', kernel3.cpp:6) on array 'hist'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.888 seconds; current allocated memory: 101.701 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 101.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel3/hist' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel3/weight' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel3/index' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel3_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel3_fadd_32nsbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel3_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel3'.
INFO: [HLS 200-111]  Elapsed time: 0.605 seconds; current allocated memory: 102.239 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 186.875 ; gain = 97.242
INFO: [VHDL 208-304] Generating VHDL RTL for kernel3.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel3.
INFO: [HLS 200-112] Total elapsed time: 8.978 seconds; peak allocated memory: 102.239 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.176 ; gain = 96.547
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.176 ; gain = 96.547
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.176 ; gain = 96.547
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.176 ; gain = 96.547
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.176 ; gain = 96.547
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'index' (kernel3.cpp:3).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'weight' (kernel3.cpp:3).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.176 ; gain = 96.547
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel3' (Loop: loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('hist_addr_write_ln6', kernel3.cpp:6) of variable 'tmp', kernel3.cpp:6 on array 'hist' and 'load' operation ('hist_load', kernel3.cpp:6) on array 'hist'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel3' (Loop: loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('hist_addr_write_ln6', kernel3.cpp:6) of variable 'tmp', kernel3.cpp:6 on array 'hist' and 'load' operation ('hist_load', kernel3.cpp:6) on array 'hist'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel3' (Loop: loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('hist_addr_write_ln6', kernel3.cpp:6) of variable 'tmp', kernel3.cpp:6 on array 'hist' and 'load' operation ('hist_load', kernel3.cpp:6) on array 'hist'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel3' (Loop: loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('hist_addr_write_ln6', kernel3.cpp:6) of variable 'tmp', kernel3.cpp:6 on array 'hist' and 'load' operation ('hist_load', kernel3.cpp:6) on array 'hist'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel3' (Loop: loop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation ('hist_addr_write_ln6', kernel3.cpp:6) of variable 'tmp', kernel3.cpp:6 on array 'hist' and 'load' operation ('hist_load', kernel3.cpp:6) on array 'hist'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel3' (Loop: loop): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1)
   between 'store' operation ('hist_addr_write_ln6', kernel3.cpp:6) of variable 'tmp', kernel3.cpp:6 on array 'hist' and 'load' operation ('hist_load', kernel3.cpp:6) on array 'hist'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.716 seconds; current allocated memory: 101.735 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 101.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel3/hist' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel3/weight' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel3/index' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel3_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel3_fadd_32nsbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel3_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel3'.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 102.258 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 186.176 ; gain = 96.547
INFO: [VHDL 208-304] Generating VHDL RTL for kernel3.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel3.
INFO: [HLS 200-112] Total elapsed time: 8.265 seconds; peak allocated memory: 102.258 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.957 ; gain = 97.602
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.957 ; gain = 97.602
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.957 ; gain = 97.602
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.957 ; gain = 97.602
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.957 ; gain = 97.602
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hist' (kernel3.cpp:3).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.957 ; gain = 97.602
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.711 seconds; current allocated memory: 101.710 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 101.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel3/hist' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel3/weight' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel3/index' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel3_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel3_fadd_32nsbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel3_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel3'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 102.240 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 186.957 ; gain = 97.602
INFO: [VHDL 208-304] Generating VHDL RTL for kernel3.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel3.
INFO: [HLS 200-112] Total elapsed time: 8.321 seconds; peak allocated memory: 102.240 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.777 ; gain = 96.613
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.777 ; gain = 96.613
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.777 ; gain = 96.613
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.777 ; gain = 96.613
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.777 ; gain = 96.613
INFO: [ANALYSIS 214-51] Found 'RAW' inter dependency for variable 'hist' (kernel3.cpp:3) (distance = 1).
WARNING: [ANALYSIS 214-52] Found false 'WAR' inter dependency for variable 'hist' (kernel3.cpp:3).
WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'hist' (kernel3.cpp:3).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'hist' (kernel3.cpp:3).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.777 ; gain = 96.613
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel3' (Loop: loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('hist_addr_write_ln6', kernel3.cpp:6) of variable 'tmp', kernel3.cpp:6 on array 'hist' and 'load' operation ('hist_load', kernel3.cpp:6) on array 'hist'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel3' (Loop: loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('hist_addr_write_ln6', kernel3.cpp:6) of variable 'tmp', kernel3.cpp:6 on array 'hist' and 'load' operation ('hist_load', kernel3.cpp:6) on array 'hist'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel3' (Loop: loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('hist_addr_write_ln6', kernel3.cpp:6) of variable 'tmp', kernel3.cpp:6 on array 'hist' and 'load' operation ('hist_load', kernel3.cpp:6) on array 'hist'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel3' (Loop: loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('hist_addr_write_ln6', kernel3.cpp:6) of variable 'tmp', kernel3.cpp:6 on array 'hist' and 'load' operation ('hist_load', kernel3.cpp:6) on array 'hist'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel3' (Loop: loop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation ('hist_addr_write_ln6', kernel3.cpp:6) of variable 'tmp', kernel3.cpp:6 on array 'hist' and 'load' operation ('hist_load', kernel3.cpp:6) on array 'hist'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel3' (Loop: loop): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1)
   between 'store' operation ('hist_addr_write_ln6', kernel3.cpp:6) of variable 'tmp', kernel3.cpp:6 on array 'hist' and 'load' operation ('hist_load', kernel3.cpp:6) on array 'hist'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.762 seconds; current allocated memory: 101.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 101.909 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel3/hist' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel3/weight' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel3/index' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel3_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel3_fadd_32nsbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel3_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel3'.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 102.292 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 186.777 ; gain = 96.613
INFO: [VHDL 208-304] Generating VHDL RTL for kernel3.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel3.
INFO: [HLS 200-112] Total elapsed time: 8.504 seconds; peak allocated memory: 102.292 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.078 ; gain = 96.125
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.078 ; gain = 96.125
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.078 ; gain = 96.125
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.078 ; gain = 96.125
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.078 ; gain = 96.125
INFO: [ANALYSIS 214-51] Found 'RAW' inter dependency for variable 'hist' (kernel3.cpp:3) (distance = 1).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.078 ; gain = 96.125
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel3' (Loop: loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('hist_addr_write_ln6', kernel3.cpp:6) of variable 'tmp', kernel3.cpp:6 on array 'hist' and 'load' operation ('hist_load', kernel3.cpp:6) on array 'hist'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel3' (Loop: loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('hist_addr_write_ln6', kernel3.cpp:6) of variable 'tmp', kernel3.cpp:6 on array 'hist' and 'load' operation ('hist_load', kernel3.cpp:6) on array 'hist'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel3' (Loop: loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('hist_addr_write_ln6', kernel3.cpp:6) of variable 'tmp', kernel3.cpp:6 on array 'hist' and 'load' operation ('hist_load', kernel3.cpp:6) on array 'hist'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel3' (Loop: loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('hist_addr_write_ln6', kernel3.cpp:6) of variable 'tmp', kernel3.cpp:6 on array 'hist' and 'load' operation ('hist_load', kernel3.cpp:6) on array 'hist'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel3' (Loop: loop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation ('hist_addr_write_ln6', kernel3.cpp:6) of variable 'tmp', kernel3.cpp:6 on array 'hist' and 'load' operation ('hist_load', kernel3.cpp:6) on array 'hist'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel3' (Loop: loop): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1)
   between 'store' operation ('hist_addr_write_ln6', kernel3.cpp:6) of variable 'tmp', kernel3.cpp:6 on array 'hist' and 'load' operation ('hist_load', kernel3.cpp:6) on array 'hist'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.731 seconds; current allocated memory: 101.735 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 101.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel3/hist' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel3/weight' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel3/index' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel3_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel3_fadd_32nsbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel3_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel3'.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 102.289 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 186.078 ; gain = 96.125
INFO: [VHDL 208-304] Generating VHDL RTL for kernel3.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel3.
INFO: [HLS 200-112] Total elapsed time: 8.97 seconds; peak allocated memory: 102.289 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.777 ; gain = 97.574
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.777 ; gain = 97.574
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.777 ; gain = 97.574
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.777 ; gain = 97.574
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.777 ; gain = 97.574
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'hist' (kernel3.cpp:3).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.777 ; gain = 97.574
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.023 seconds; current allocated memory: 101.725 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 101.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel3/hist' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel3/weight' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel3/index' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel3_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel3_fadd_32nsbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel3_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel3'.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 102.255 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 186.777 ; gain = 97.574
INFO: [VHDL 208-304] Generating VHDL RTL for kernel3.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel3.
INFO: [HLS 200-112] Total elapsed time: 8.616 seconds; peak allocated memory: 102.255 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.109 ; gain = 96.508
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.109 ; gain = 96.508
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.109 ; gain = 96.508
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.109 ; gain = 96.508
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.109 ; gain = 96.508
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hist' (kernel3.cpp:3).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.109 ; gain = 96.508
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.671 seconds; current allocated memory: 101.710 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 101.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel3/hist' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel3/weight' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel3/index' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel3_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel3_fadd_32nsbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel3_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel3'.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 102.240 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 186.109 ; gain = 96.508
INFO: [VHDL 208-304] Generating VHDL RTL for kernel3.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel3.
INFO: [HLS 200-112] Total elapsed time: 8.219 seconds; peak allocated memory: 102.240 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.566 ; gain = 95.969
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.566 ; gain = 95.969
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.566 ; gain = 95.969
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.566 ; gain = 95.969
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.566 ; gain = 95.969
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'hist' (kernel3.cpp:3) (distance = 1).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.566 ; gain = 95.969
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel3' (Loop: loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('hist_addr_write_ln6', kernel3.cpp:6) of variable 'tmp', kernel3.cpp:6 on array 'hist' and 'load' operation ('hist_load', kernel3.cpp:6) on array 'hist'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel3' (Loop: loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('hist_addr_write_ln6', kernel3.cpp:6) of variable 'tmp', kernel3.cpp:6 on array 'hist' and 'load' operation ('hist_load', kernel3.cpp:6) on array 'hist'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel3' (Loop: loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('hist_addr_write_ln6', kernel3.cpp:6) of variable 'tmp', kernel3.cpp:6 on array 'hist' and 'load' operation ('hist_load', kernel3.cpp:6) on array 'hist'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel3' (Loop: loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('hist_addr_write_ln6', kernel3.cpp:6) of variable 'tmp', kernel3.cpp:6 on array 'hist' and 'load' operation ('hist_load', kernel3.cpp:6) on array 'hist'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel3' (Loop: loop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation ('hist_addr_write_ln6', kernel3.cpp:6) of variable 'tmp', kernel3.cpp:6 on array 'hist' and 'load' operation ('hist_load', kernel3.cpp:6) on array 'hist'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel3' (Loop: loop): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1)
   between 'store' operation ('hist_addr_write_ln6', kernel3.cpp:6) of variable 'tmp', kernel3.cpp:6 on array 'hist' and 'load' operation ('hist_load', kernel3.cpp:6) on array 'hist'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.708 seconds; current allocated memory: 101.735 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 101.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel3/hist' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel3/weight' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel3/index' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel3_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel3_fadd_32nsbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel3_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel3'.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 102.289 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 186.566 ; gain = 95.969
INFO: [VHDL 208-304] Generating VHDL RTL for kernel3.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel3.
INFO: [HLS 200-112] Total elapsed time: 8.318 seconds; peak allocated memory: 102.289 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.633 ; gain = 97.184
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.633 ; gain = 97.184
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.633 ; gain = 97.184
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.633 ; gain = 97.184
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.633 ; gain = 97.184
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hist' (kernel3.cpp:3).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.633 ; gain = 97.184
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.688 seconds; current allocated memory: 101.710 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 101.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel3/hist' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel3/weight' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel3/index' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel3_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel3_fadd_32nsbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel3_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel3'.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 102.240 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 186.633 ; gain = 97.184
INFO: [VHDL 208-304] Generating VHDL RTL for kernel3.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel3.
INFO: [HLS 200-112] Total elapsed time: 8.485 seconds; peak allocated memory: 102.240 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.422 ; gain = 96.199
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.422 ; gain = 96.199
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.422 ; gain = 96.199
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.422 ; gain = 96.199
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.422 ; gain = 96.199
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'hist' (kernel3.cpp:3).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.422 ; gain = 96.199
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.856 seconds; current allocated memory: 101.714 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 101.850 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel3/hist' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel3/weight' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel3/index' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel3_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel3_fadd_32nsbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel3_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel3'.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 102.244 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 186.422 ; gain = 96.199
INFO: [VHDL 208-304] Generating VHDL RTL for kernel3.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel3.
INFO: [HLS 200-112] Total elapsed time: 8.371 seconds; peak allocated memory: 102.244 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.914 ; gain = 96.777
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.914 ; gain = 96.777
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.914 ; gain = 96.777
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.914 ; gain = 96.777
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.914 ; gain = 96.777
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.914 ; gain = 96.777
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel3' (Loop: loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('hist_addr_write_ln7', kernel3.cpp:7) of variable 'tmp', kernel3.cpp:6 on array 'hist' and 'load' operation ('hist_load', kernel3.cpp:6) on array 'hist'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel3' (Loop: loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('hist_addr_write_ln7', kernel3.cpp:7) of variable 'tmp', kernel3.cpp:6 on array 'hist' and 'load' operation ('hist_load', kernel3.cpp:6) on array 'hist'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel3' (Loop: loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('hist_addr_write_ln7', kernel3.cpp:7) of variable 'tmp', kernel3.cpp:6 on array 'hist' and 'load' operation ('hist_load', kernel3.cpp:6) on array 'hist'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel3' (Loop: loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('hist_addr_write_ln7', kernel3.cpp:7) of variable 'tmp', kernel3.cpp:6 on array 'hist' and 'load' operation ('hist_load', kernel3.cpp:6) on array 'hist'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel3' (Loop: loop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation ('hist_addr_write_ln7', kernel3.cpp:7) of variable 'tmp', kernel3.cpp:6 on array 'hist' and 'load' operation ('hist_load', kernel3.cpp:6) on array 'hist'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel3' (Loop: loop): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1)
   between 'store' operation ('hist_addr_write_ln7', kernel3.cpp:7) of variable 'tmp', kernel3.cpp:6 on array 'hist' and 'load' operation ('hist_load', kernel3.cpp:6) on array 'hist'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.893 seconds; current allocated memory: 101.673 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 101.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel3/hist' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel3/weight' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel3/index' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel3_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel3_fadd_32nsbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel3_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel3'.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 102.159 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 185.914 ; gain = 96.777
INFO: [VHDL 208-304] Generating VHDL RTL for kernel3.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel3.
INFO: [HLS 200-112] Total elapsed time: 8.561 seconds; peak allocated memory: 102.159 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.855 ; gain = 96.211
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.855 ; gain = 96.211
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.855 ; gain = 96.211
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.855 ; gain = 96.211
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.855 ; gain = 96.211
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.855 ; gain = 96.211
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel3' (Loop: loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('hist_addr_write_ln6', kernel3.cpp:6) of variable 'tmp', kernel3.cpp:6 on array 'hist' and 'load' operation ('hist_load', kernel3.cpp:6) on array 'hist'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel3' (Loop: loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('hist_addr_write_ln6', kernel3.cpp:6) of variable 'tmp', kernel3.cpp:6 on array 'hist' and 'load' operation ('hist_load', kernel3.cpp:6) on array 'hist'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel3' (Loop: loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('hist_addr_write_ln6', kernel3.cpp:6) of variable 'tmp', kernel3.cpp:6 on array 'hist' and 'load' operation ('hist_load', kernel3.cpp:6) on array 'hist'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel3' (Loop: loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('hist_addr_write_ln6', kernel3.cpp:6) of variable 'tmp', kernel3.cpp:6 on array 'hist' and 'load' operation ('hist_load', kernel3.cpp:6) on array 'hist'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel3' (Loop: loop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation ('hist_addr_write_ln6', kernel3.cpp:6) of variable 'tmp', kernel3.cpp:6 on array 'hist' and 'load' operation ('hist_load', kernel3.cpp:6) on array 'hist'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel3' (Loop: loop): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1)
   between 'store' operation ('hist_addr_write_ln6', kernel3.cpp:6) of variable 'tmp', kernel3.cpp:6 on array 'hist' and 'load' operation ('hist_load', kernel3.cpp:6) on array 'hist'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.821 seconds; current allocated memory: 101.669 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 101.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel3/hist' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel3/weight' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel3/index' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel3_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel3_fadd_32nsbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel3_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel3'.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 102.155 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 185.855 ; gain = 96.211
INFO: [VHDL 208-304] Generating VHDL RTL for kernel3.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel3.
INFO: [HLS 200-112] Total elapsed time: 8.377 seconds; peak allocated memory: 102.155 MB.
