

================================================================
== Vivado HLS Report for 'Self_attention'
================================================================
* Date:           Thu Aug 31 05:17:42 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.634 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2019517|  2019517| 20.195 ms | 20.195 ms |  2019517|  2019517|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------+-----------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                            |                 |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |          Instance          |      Module     |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +----------------------------+-----------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_Context_layer_fu_247    |Context_layer    |    82293|    82293|  0.823 ms |  0.823 ms |  82293|  82293|   none  |
        |grp_Attention_layer_fu_254  |Attention_layer  |    77613|    77613|  0.776 ms |  0.776 ms |  77613|  77613|   none  |
        |grp_Softmax_layer_fu_261    |Softmax_layer    |     5259|     5259| 52.590 us | 52.590 us |   5259|   5259|   none  |
        +----------------------------+-----------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_h_0_h           |  2019516|  2019516|    168293|          -|          -|    12|    no    |
        | + l_mh_separate_i20  |     1560|     1560|       130|          -|          -|    12|    no    |
        |  ++ l_j20            |      128|      128|         2|          -|          -|    64|    no    |
        | + l_mh_merge_i21     |     1560|     1560|       130|          -|          -|    12|    no    |
        |  ++ l_j21            |      128|      128|         2|          -|          -|    64|    no    |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 3 
5 --> 4 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 2 
12 --> 13 11 
13 --> 12 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 14 [1/1] (3.25ns)   --->   "%Q_h = alloca [768 x float], align 4" [kernel.cpp:415]   --->   Operation 14 'alloca' 'Q_h' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 15 [1/1] (3.25ns)   --->   "%K_h = alloca [768 x float], align 4" [kernel.cpp:416]   --->   Operation 15 'alloca' 'K_h' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 16 [1/1] (3.25ns)   --->   "%V_h = alloca [768 x float], align 4" [kernel.cpp:417]   --->   Operation 16 'alloca' 'V_h' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 17 [1/1] (3.25ns)   --->   "%v254 = alloca [144 x float], align 4" [kernel.cpp:428]   --->   Operation 17 'alloca' 'v254' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 18 [1/1] (3.25ns)   --->   "%v255 = alloca [144 x float], align 4" [kernel.cpp:430]   --->   Operation 18 'alloca' 'v255' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 19 [1/1] (3.25ns)   --->   "%v256 = alloca [768 x float], align 4"   --->   Operation 19 'alloca' 'v256' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 20 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:414]   --->   Operation 20 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%h_0 = phi i4 [ 0, %0 ], [ %h, %l_S_h_0_h_end ]"   --->   Operation 21 'phi' 'h_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.30ns)   --->   "%icmp_ln414 = icmp eq i4 %h_0, -4" [kernel.cpp:414]   --->   Operation 22 'icmp' 'icmp_ln414' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.73ns)   --->   "%h = add i4 %h_0, 1" [kernel.cpp:414]   --->   Operation 24 'add' 'h' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln414, label %9, label %l_S_h_0_h_begin" [kernel.cpp:414]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str43) nounwind" [kernel.cpp:414]   --->   Operation 26 'specloopname' <Predicate = (!icmp_ln414)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str43)" [kernel.cpp:414]   --->   Operation 27 'specregionbegin' 'tmp' <Predicate = (!icmp_ln414)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %h_0, i6 0)" [kernel.cpp:420]   --->   Operation 28 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln414)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.76ns)   --->   "br label %2" [kernel.cpp:418]   --->   Operation 29 'br' <Predicate = (!icmp_ln414)> <Delay = 1.76>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:441]   --->   Operation 30 'ret' <Predicate = (icmp_ln414)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.81>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%i20_0 = phi i4 [ 0, %l_S_h_0_h_begin ], [ %i20, %l_mh_separate_i20_end ]"   --->   Operation 31 'phi' 'i20_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.30ns)   --->   "%icmp_ln418 = icmp eq i4 %i20_0, -4" [kernel.cpp:418]   --->   Operation 32 'icmp' 'icmp_ln418' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%empty_341 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 33 'speclooptripcount' 'empty_341' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.73ns)   --->   "%i20 = add i4 %i20_0, 1" [kernel.cpp:418]   --->   Operation 34 'add' 'i20' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln418, label %5, label %l_mh_separate_i20_begin" [kernel.cpp:418]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str44) nounwind" [kernel.cpp:418]   --->   Operation 36 'specloopname' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str44)" [kernel.cpp:418]   --->   Operation 37 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_19 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i20_0, i10 0)" [kernel.cpp:420]   --->   Operation 38 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln420 = zext i14 %tmp_19 to i15" [kernel.cpp:420]   --->   Operation 39 'zext' 'zext_ln420' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_20 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i20_0, i8 0)" [kernel.cpp:420]   --->   Operation 40 'bitconcatenate' 'tmp_20' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln420_1 = zext i12 %tmp_20 to i15" [kernel.cpp:420]   --->   Operation 41 'zext' 'zext_ln420_1' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.81ns)   --->   "%sub_ln420 = sub i15 %zext_ln420, %zext_ln420_1" [kernel.cpp:420]   --->   Operation 42 'sub' 'sub_ln420' <Predicate = (!icmp_ln418)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_21 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %i20_0, i6 0)" [kernel.cpp:421]   --->   Operation 43 'bitconcatenate' 'tmp_21' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln419_1 = zext i10 %tmp_21 to i11" [kernel.cpp:419]   --->   Operation 44 'zext' 'zext_ln419_1' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.76ns)   --->   "br label %3" [kernel.cpp:419]   --->   Operation 45 'br' <Predicate = (!icmp_ln418)> <Delay = 1.76>
ST_3 : Operation 46 [2/2] (0.00ns)   --->   "call fastcc void @Attention_layer([768 x float]* %Q_h, [768 x float]* %K_h, [144 x float]* %v254)" [kernel.cpp:429]   --->   Operation 46 'call' <Predicate = (icmp_ln418)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 6.92>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%j20_0 = phi i7 [ 0, %l_mh_separate_i20_begin ], [ %j20, %4 ]"   --->   Operation 47 'phi' 'j20_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln419 = zext i7 %j20_0 to i10" [kernel.cpp:419]   --->   Operation 48 'zext' 'zext_ln419' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.48ns)   --->   "%icmp_ln419 = icmp eq i7 %j20_0, -64" [kernel.cpp:419]   --->   Operation 49 'icmp' 'icmp_ln419' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%empty_342 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 50 'speclooptripcount' 'empty_342' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.87ns)   --->   "%j20 = add i7 %j20_0, 1" [kernel.cpp:419]   --->   Operation 51 'add' 'j20' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln419, label %l_mh_separate_i20_end, label %4" [kernel.cpp:419]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.73ns)   --->   "%add_ln420 = add i10 %zext_ln419, %shl_ln" [kernel.cpp:420]   --->   Operation 53 'add' 'add_ln420' <Predicate = (!icmp_ln419)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln420_2 = zext i10 %add_ln420 to i15" [kernel.cpp:420]   --->   Operation 54 'zext' 'zext_ln420_2' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.94ns)   --->   "%add_ln420_1 = add i15 %sub_ln420, %zext_ln420_2" [kernel.cpp:420]   --->   Operation 55 'add' 'add_ln420_1' <Predicate = (!icmp_ln419)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln420 = sext i15 %add_ln420_1 to i64" [kernel.cpp:420]   --->   Operation 56 'sext' 'sext_ln420' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%v241_addr = getelementptr [9216 x float]* %v241, i64 0, i64 %sext_ln420" [kernel.cpp:420]   --->   Operation 57 'getelementptr' 'v241_addr' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%v242_addr = getelementptr [9216 x float]* %v242, i64 0, i64 %sext_ln420" [kernel.cpp:422]   --->   Operation 58 'getelementptr' 'v242_addr' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%v243_addr = getelementptr [9216 x float]* %v243, i64 0, i64 %sext_ln420" [kernel.cpp:424]   --->   Operation 59 'getelementptr' 'v243_addr' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 60 [2/2] (3.25ns)   --->   "%v251 = load float* %v241_addr, align 4" [kernel.cpp:420]   --->   Operation 60 'load' 'v251' <Predicate = (!icmp_ln419)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln421 = zext i7 %j20_0 to i11" [kernel.cpp:421]   --->   Operation 61 'zext' 'zext_ln421' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.73ns)   --->   "%add_ln421 = add i11 %zext_ln419_1, %zext_ln421" [kernel.cpp:421]   --->   Operation 62 'add' 'add_ln421' <Predicate = (!icmp_ln419)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [2/2] (3.25ns)   --->   "%v252 = load float* %v242_addr, align 4" [kernel.cpp:422]   --->   Operation 63 'load' 'v252' <Predicate = (!icmp_ln419)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 64 [2/2] (3.25ns)   --->   "%v253 = load float* %v243_addr, align 4" [kernel.cpp:424]   --->   Operation 64 'load' 'v253' <Predicate = (!icmp_ln419)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%empty_343 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str44, i32 %tmp_s)" [kernel.cpp:427]   --->   Operation 65 'specregionend' 'empty_343' <Predicate = (icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:418]   --->   Operation 66 'br' <Predicate = (icmp_ln419)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.50>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str45) nounwind" [kernel.cpp:419]   --->   Operation 67 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/2] (3.25ns)   --->   "%v251 = load float* %v241_addr, align 4" [kernel.cpp:420]   --->   Operation 68 'load' 'v251' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln421_1 = zext i11 %add_ln421 to i64" [kernel.cpp:421]   --->   Operation 69 'zext' 'zext_ln421_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%Q_h_addr = getelementptr [768 x float]* %Q_h, i64 0, i64 %zext_ln421_1" [kernel.cpp:421]   --->   Operation 70 'getelementptr' 'Q_h_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%K_h_addr = getelementptr [768 x float]* %K_h, i64 0, i64 %zext_ln421_1" [kernel.cpp:423]   --->   Operation 71 'getelementptr' 'K_h_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%V_h_addr = getelementptr [768 x float]* %V_h, i64 0, i64 %zext_ln421_1" [kernel.cpp:425]   --->   Operation 72 'getelementptr' 'V_h_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (3.25ns)   --->   "store float %v251, float* %Q_h_addr, align 4" [kernel.cpp:421]   --->   Operation 73 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 74 [1/2] (3.25ns)   --->   "%v252 = load float* %v242_addr, align 4" [kernel.cpp:422]   --->   Operation 74 'load' 'v252' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 75 [1/1] (3.25ns)   --->   "store float %v252, float* %K_h_addr, align 4" [kernel.cpp:423]   --->   Operation 75 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 76 [1/2] (3.25ns)   --->   "%v253 = load float* %v243_addr, align 4" [kernel.cpp:424]   --->   Operation 76 'load' 'v253' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 77 [1/1] (3.25ns)   --->   "store float %v253, float* %V_h_addr, align 4" [kernel.cpp:425]   --->   Operation 77 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "br label %3" [kernel.cpp:419]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 79 [1/2] (0.00ns)   --->   "call fastcc void @Attention_layer([768 x float]* %Q_h, [768 x float]* %K_h, [144 x float]* %v254)" [kernel.cpp:429]   --->   Operation 79 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 80 [2/2] (0.00ns)   --->   "call fastcc void @Softmax_layer([144 x float]* %v254, [144 x float]* %v255)" [kernel.cpp:431]   --->   Operation 80 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 81 [1/2] (0.00ns)   --->   "call fastcc void @Softmax_layer([144 x float]* %v254, [144 x float]* %v255)" [kernel.cpp:431]   --->   Operation 81 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 82 [2/2] (0.00ns)   --->   "call fastcc void @Context_layer([144 x float]* %v255, [768 x float]* %V_h, [768 x float]* %v256)" [kernel.cpp:433]   --->   Operation 82 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 7> <Delay = 1.76>
ST_10 : Operation 83 [1/2] (0.00ns)   --->   "call fastcc void @Context_layer([144 x float]* %v255, [768 x float]* %V_h, [768 x float]* %v256)" [kernel.cpp:433]   --->   Operation 83 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 84 [1/1] (1.76ns)   --->   "br label %6" [kernel.cpp:434]   --->   Operation 84 'br' <Predicate = true> <Delay = 1.76>

State 11 <SV = 8> <Delay = 1.81>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%i21_0 = phi i4 [ 0, %5 ], [ %i21, %l_mh_merge_i21_end ]"   --->   Operation 85 'phi' 'i21_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (1.30ns)   --->   "%icmp_ln434 = icmp eq i4 %i21_0, -4" [kernel.cpp:434]   --->   Operation 86 'icmp' 'icmp_ln434' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%empty_344 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 87 'speclooptripcount' 'empty_344' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 88 [1/1] (1.73ns)   --->   "%i21 = add i4 %i21_0, 1" [kernel.cpp:434]   --->   Operation 88 'add' 'i21' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %icmp_ln434, label %l_S_h_0_h_end, label %l_mh_merge_i21_begin" [kernel.cpp:434]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str46) nounwind" [kernel.cpp:434]   --->   Operation 90 'specloopname' <Predicate = (!icmp_ln434)> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str46)" [kernel.cpp:434]   --->   Operation 91 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln434)> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_22 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i21_0, i10 0)" [kernel.cpp:437]   --->   Operation 92 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln434)> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln437 = zext i14 %tmp_22 to i15" [kernel.cpp:437]   --->   Operation 93 'zext' 'zext_ln437' <Predicate = (!icmp_ln434)> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_23 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i21_0, i8 0)" [kernel.cpp:437]   --->   Operation 94 'bitconcatenate' 'tmp_23' <Predicate = (!icmp_ln434)> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln437_1 = zext i12 %tmp_23 to i15" [kernel.cpp:437]   --->   Operation 95 'zext' 'zext_ln437_1' <Predicate = (!icmp_ln434)> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (1.81ns)   --->   "%sub_ln437 = sub i15 %zext_ln437, %zext_ln437_1" [kernel.cpp:437]   --->   Operation 96 'sub' 'sub_ln437' <Predicate = (!icmp_ln434)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_24 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %i21_0, i6 0)" [kernel.cpp:436]   --->   Operation 97 'bitconcatenate' 'tmp_24' <Predicate = (!icmp_ln434)> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln435_1 = zext i10 %tmp_24 to i11" [kernel.cpp:435]   --->   Operation 98 'zext' 'zext_ln435_1' <Predicate = (!icmp_ln434)> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (1.76ns)   --->   "br label %7" [kernel.cpp:435]   --->   Operation 99 'br' <Predicate = (!icmp_ln434)> <Delay = 1.76>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%empty_347 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str43, i32 %tmp)" [kernel.cpp:440]   --->   Operation 100 'specregionend' 'empty_347' <Predicate = (icmp_ln434)> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:414]   --->   Operation 101 'br' <Predicate = (icmp_ln434)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 4.98>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%j21_0 = phi i7 [ 0, %l_mh_merge_i21_begin ], [ %j21, %8 ]"   --->   Operation 102 'phi' 'j21_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln435 = zext i7 %j21_0 to i10" [kernel.cpp:435]   --->   Operation 103 'zext' 'zext_ln435' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (1.48ns)   --->   "%icmp_ln435 = icmp eq i7 %j21_0, -64" [kernel.cpp:435]   --->   Operation 104 'icmp' 'icmp_ln435' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%empty_345 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 105 'speclooptripcount' 'empty_345' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (1.87ns)   --->   "%j21 = add i7 %j21_0, 1" [kernel.cpp:435]   --->   Operation 106 'add' 'j21' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "br i1 %icmp_ln435, label %l_mh_merge_i21_end, label %8" [kernel.cpp:435]   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln436 = zext i7 %j21_0 to i11" [kernel.cpp:436]   --->   Operation 108 'zext' 'zext_ln436' <Predicate = (!icmp_ln435)> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (1.73ns)   --->   "%add_ln436 = add i11 %zext_ln435_1, %zext_ln436" [kernel.cpp:436]   --->   Operation 109 'add' 'add_ln436' <Predicate = (!icmp_ln435)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln436_1 = zext i11 %add_ln436 to i64" [kernel.cpp:436]   --->   Operation 110 'zext' 'zext_ln436_1' <Predicate = (!icmp_ln435)> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%v256_addr = getelementptr [768 x float]* %v256, i64 0, i64 %zext_ln436_1" [kernel.cpp:436]   --->   Operation 111 'getelementptr' 'v256_addr' <Predicate = (!icmp_ln435)> <Delay = 0.00>
ST_12 : Operation 112 [2/2] (3.25ns)   --->   "%v259 = load float* %v256_addr, align 4" [kernel.cpp:436]   --->   Operation 112 'load' 'v259' <Predicate = (!icmp_ln435)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_12 : Operation 113 [1/1] (1.73ns)   --->   "%add_ln437 = add i10 %zext_ln435, %shl_ln" [kernel.cpp:437]   --->   Operation 113 'add' 'add_ln437' <Predicate = (!icmp_ln435)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln437_2 = zext i10 %add_ln437 to i15" [kernel.cpp:437]   --->   Operation 114 'zext' 'zext_ln437_2' <Predicate = (!icmp_ln435)> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (1.94ns)   --->   "%add_ln437_1 = add i15 %sub_ln437, %zext_ln437_2" [kernel.cpp:437]   --->   Operation 115 'add' 'add_ln437_1' <Predicate = (!icmp_ln435)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%empty_346 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str46, i32 %tmp_5)" [kernel.cpp:439]   --->   Operation 116 'specregionend' 'empty_346' <Predicate = (icmp_ln435)> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "br label %6" [kernel.cpp:434]   --->   Operation 117 'br' <Predicate = (icmp_ln435)> <Delay = 0.00>

State 13 <SV = 10> <Delay = 6.50>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str47) nounwind" [kernel.cpp:435]   --->   Operation 118 'specloopname' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 119 [1/2] (3.25ns)   --->   "%v259 = load float* %v256_addr, align 4" [kernel.cpp:436]   --->   Operation 119 'load' 'v259' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln437 = sext i15 %add_ln437_1 to i64" [kernel.cpp:437]   --->   Operation 120 'sext' 'sext_ln437' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%v244_addr = getelementptr [9216 x float]* %v244, i64 0, i64 %sext_ln437" [kernel.cpp:437]   --->   Operation 121 'getelementptr' 'v244_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (3.25ns)   --->   "store float %v259, float* %v244_addr, align 4" [kernel.cpp:437]   --->   Operation 122 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "br label %7" [kernel.cpp:435]   --->   Operation 123 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v241]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v242]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v243]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v244]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
Q_h                (alloca           ) [ 00111111111111]
K_h                (alloca           ) [ 00111111111111]
V_h                (alloca           ) [ 00111111111111]
v254               (alloca           ) [ 00111111111111]
v255               (alloca           ) [ 00111111111111]
v256               (alloca           ) [ 00111111111111]
br_ln414           (br               ) [ 01111111111111]
h_0                (phi              ) [ 00100000000000]
icmp_ln414         (icmp             ) [ 00111111111111]
empty              (speclooptripcount) [ 00000000000000]
h                  (add              ) [ 01111111111111]
br_ln414           (br               ) [ 00000000000000]
specloopname_ln414 (specloopname     ) [ 00000000000000]
tmp                (specregionbegin  ) [ 00011111111111]
shl_ln             (bitconcatenate   ) [ 00011111111111]
br_ln418           (br               ) [ 00111111111111]
ret_ln441          (ret              ) [ 00000000000000]
i20_0              (phi              ) [ 00010000000000]
icmp_ln418         (icmp             ) [ 00111111111111]
empty_341          (speclooptripcount) [ 00000000000000]
i20                (add              ) [ 00111111111111]
br_ln418           (br               ) [ 00000000000000]
specloopname_ln418 (specloopname     ) [ 00000000000000]
tmp_s              (specregionbegin  ) [ 00001100000000]
tmp_19             (bitconcatenate   ) [ 00000000000000]
zext_ln420         (zext             ) [ 00000000000000]
tmp_20             (bitconcatenate   ) [ 00000000000000]
zext_ln420_1       (zext             ) [ 00000000000000]
sub_ln420          (sub              ) [ 00001100000000]
tmp_21             (bitconcatenate   ) [ 00000000000000]
zext_ln419_1       (zext             ) [ 00001100000000]
br_ln419           (br               ) [ 00111111111111]
j20_0              (phi              ) [ 00001000000000]
zext_ln419         (zext             ) [ 00000000000000]
icmp_ln419         (icmp             ) [ 00111111111111]
empty_342          (speclooptripcount) [ 00000000000000]
j20                (add              ) [ 00111111111111]
br_ln419           (br               ) [ 00000000000000]
add_ln420          (add              ) [ 00000000000000]
zext_ln420_2       (zext             ) [ 00000000000000]
add_ln420_1        (add              ) [ 00000000000000]
sext_ln420         (sext             ) [ 00000000000000]
v241_addr          (getelementptr    ) [ 00000100000000]
v242_addr          (getelementptr    ) [ 00000100000000]
v243_addr          (getelementptr    ) [ 00000100000000]
zext_ln421         (zext             ) [ 00000000000000]
add_ln421          (add              ) [ 00000100000000]
empty_343          (specregionend    ) [ 00000000000000]
br_ln418           (br               ) [ 00111111111111]
specloopname_ln419 (specloopname     ) [ 00000000000000]
v251               (load             ) [ 00000000000000]
zext_ln421_1       (zext             ) [ 00000000000000]
Q_h_addr           (getelementptr    ) [ 00000000000000]
K_h_addr           (getelementptr    ) [ 00000000000000]
V_h_addr           (getelementptr    ) [ 00000000000000]
store_ln421        (store            ) [ 00000000000000]
v252               (load             ) [ 00000000000000]
store_ln423        (store            ) [ 00000000000000]
v253               (load             ) [ 00000000000000]
store_ln425        (store            ) [ 00000000000000]
br_ln419           (br               ) [ 00111111111111]
call_ln429         (call             ) [ 00000000000000]
call_ln431         (call             ) [ 00000000000000]
call_ln433         (call             ) [ 00000000000000]
br_ln434           (br               ) [ 00111111111111]
i21_0              (phi              ) [ 00000000000100]
icmp_ln434         (icmp             ) [ 00111111111111]
empty_344          (speclooptripcount) [ 00000000000000]
i21                (add              ) [ 00111111111111]
br_ln434           (br               ) [ 00000000000000]
specloopname_ln434 (specloopname     ) [ 00000000000000]
tmp_5              (specregionbegin  ) [ 00000000000011]
tmp_22             (bitconcatenate   ) [ 00000000000000]
zext_ln437         (zext             ) [ 00000000000000]
tmp_23             (bitconcatenate   ) [ 00000000000000]
zext_ln437_1       (zext             ) [ 00000000000000]
sub_ln437          (sub              ) [ 00000000000011]
tmp_24             (bitconcatenate   ) [ 00000000000000]
zext_ln435_1       (zext             ) [ 00000000000011]
br_ln435           (br               ) [ 00111111111111]
empty_347          (specregionend    ) [ 00000000000000]
br_ln414           (br               ) [ 01111111111111]
j21_0              (phi              ) [ 00000000000010]
zext_ln435         (zext             ) [ 00000000000000]
icmp_ln435         (icmp             ) [ 00111111111111]
empty_345          (speclooptripcount) [ 00000000000000]
j21                (add              ) [ 00111111111111]
br_ln435           (br               ) [ 00000000000000]
zext_ln436         (zext             ) [ 00000000000000]
add_ln436          (add              ) [ 00000000000000]
zext_ln436_1       (zext             ) [ 00000000000000]
v256_addr          (getelementptr    ) [ 00000000000001]
add_ln437          (add              ) [ 00000000000000]
zext_ln437_2       (zext             ) [ 00000000000000]
add_ln437_1        (add              ) [ 00000000000001]
empty_346          (specregionend    ) [ 00000000000000]
br_ln434           (br               ) [ 00111111111111]
specloopname_ln435 (specloopname     ) [ 00000000000000]
v259               (load             ) [ 00000000000000]
sext_ln437         (sext             ) [ 00000000000000]
v244_addr          (getelementptr    ) [ 00000000000000]
store_ln437        (store            ) [ 00000000000000]
br_ln435           (br               ) [ 00111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v241">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v241"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v242">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v242"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v243">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v243"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v244">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v244"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str43"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str44"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i4.i10"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Attention_layer"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str45"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Softmax_layer"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Context_layer"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str46"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str47"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="Q_h_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Q_h/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="K_h_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="K_h/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="V_h_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="V_h/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="v254_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v254/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="v255_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v255/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="v256_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v256/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="v241_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="15" slack="0"/>
<pin id="92" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v241_addr/4 "/>
</bind>
</comp>

<comp id="95" class="1004" name="v242_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="15" slack="0"/>
<pin id="99" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v242_addr/4 "/>
</bind>
</comp>

<comp id="102" class="1004" name="v243_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="15" slack="0"/>
<pin id="106" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v243_addr/4 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="14" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v251/4 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="14" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v252/4 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="14" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v253/4 "/>
</bind>
</comp>

<comp id="127" class="1004" name="Q_h_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="11" slack="0"/>
<pin id="131" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_h_addr/5 "/>
</bind>
</comp>

<comp id="133" class="1004" name="K_h_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="11" slack="0"/>
<pin id="137" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="K_h_addr/5 "/>
</bind>
</comp>

<comp id="139" class="1004" name="V_h_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="11" slack="0"/>
<pin id="143" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_h_addr/5 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln421_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="10" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln421/5 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln423_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="10" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln423/5 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln425_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="10" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln425/5 "/>
</bind>
</comp>

<comp id="166" class="1004" name="v256_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="11" slack="0"/>
<pin id="170" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v256_addr/12 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="10" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v259/12 "/>
</bind>
</comp>

<comp id="178" class="1004" name="v244_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="15" slack="0"/>
<pin id="182" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v244_addr/13 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln437_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="14" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln437/13 "/>
</bind>
</comp>

<comp id="192" class="1005" name="h_0_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="1"/>
<pin id="194" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="h_0 (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="h_0_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="4" slack="0"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h_0/2 "/>
</bind>
</comp>

<comp id="203" class="1005" name="i20_0_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="1"/>
<pin id="205" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i20_0 (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="i20_0_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="4" slack="0"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i20_0/3 "/>
</bind>
</comp>

<comp id="214" class="1005" name="j20_0_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="7" slack="1"/>
<pin id="216" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j20_0 (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="j20_0_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="1"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="7" slack="0"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j20_0/4 "/>
</bind>
</comp>

<comp id="225" class="1005" name="i21_0_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="1"/>
<pin id="227" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i21_0 (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="i21_0_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="1"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="4" slack="0"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i21_0/11 "/>
</bind>
</comp>

<comp id="236" class="1005" name="j21_0_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="7" slack="1"/>
<pin id="238" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j21_0 (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="j21_0_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="1"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="7" slack="0"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j21_0/12 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_Context_layer_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="0" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="251" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln433/9 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_Attention_layer_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="0" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="258" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln429/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_Softmax_layer_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="0" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="265" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln431/7 "/>
</bind>
</comp>

<comp id="267" class="1004" name="icmp_ln414_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="0"/>
<pin id="269" dir="0" index="1" bw="3" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="h_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="4" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="shl_ln_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="10" slack="0"/>
<pin id="281" dir="0" index="1" bw="4" slack="0"/>
<pin id="282" dir="0" index="2" bw="1" slack="0"/>
<pin id="283" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="icmp_ln418_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="0"/>
<pin id="289" dir="0" index="1" bw="3" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln418/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="i20_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="4" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i20/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_19_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="14" slack="0"/>
<pin id="301" dir="0" index="1" bw="4" slack="0"/>
<pin id="302" dir="0" index="2" bw="1" slack="0"/>
<pin id="303" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="zext_ln420_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="14" slack="0"/>
<pin id="309" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln420/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_20_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="12" slack="0"/>
<pin id="313" dir="0" index="1" bw="4" slack="0"/>
<pin id="314" dir="0" index="2" bw="1" slack="0"/>
<pin id="315" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_20/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln420_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="12" slack="0"/>
<pin id="321" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln420_1/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="sub_ln420_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="14" slack="0"/>
<pin id="325" dir="0" index="1" bw="12" slack="0"/>
<pin id="326" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln420/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_21_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="10" slack="0"/>
<pin id="331" dir="0" index="1" bw="4" slack="0"/>
<pin id="332" dir="0" index="2" bw="1" slack="0"/>
<pin id="333" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="zext_ln419_1_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="10" slack="0"/>
<pin id="339" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln419_1/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="zext_ln419_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="7" slack="0"/>
<pin id="343" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln419/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="icmp_ln419_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="7" slack="0"/>
<pin id="347" dir="0" index="1" bw="7" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln419/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="j20_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="7" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j20/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="add_ln420_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="7" slack="0"/>
<pin id="359" dir="0" index="1" bw="10" slack="2"/>
<pin id="360" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln420/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln420_2_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="10" slack="0"/>
<pin id="364" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln420_2/4 "/>
</bind>
</comp>

<comp id="366" class="1004" name="add_ln420_1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="15" slack="1"/>
<pin id="368" dir="0" index="1" bw="10" slack="0"/>
<pin id="369" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln420_1/4 "/>
</bind>
</comp>

<comp id="371" class="1004" name="sext_ln420_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="15" slack="0"/>
<pin id="373" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln420/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="zext_ln421_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="7" slack="0"/>
<pin id="380" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln421/4 "/>
</bind>
</comp>

<comp id="382" class="1004" name="add_ln421_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="10" slack="1"/>
<pin id="384" dir="0" index="1" bw="7" slack="0"/>
<pin id="385" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln421/4 "/>
</bind>
</comp>

<comp id="387" class="1004" name="zext_ln421_1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="11" slack="1"/>
<pin id="389" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln421_1/5 "/>
</bind>
</comp>

<comp id="393" class="1004" name="icmp_ln434_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="4" slack="0"/>
<pin id="395" dir="0" index="1" bw="3" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln434/11 "/>
</bind>
</comp>

<comp id="399" class="1004" name="i21_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="4" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i21/11 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_22_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="14" slack="0"/>
<pin id="407" dir="0" index="1" bw="4" slack="0"/>
<pin id="408" dir="0" index="2" bw="1" slack="0"/>
<pin id="409" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22/11 "/>
</bind>
</comp>

<comp id="413" class="1004" name="zext_ln437_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="14" slack="0"/>
<pin id="415" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln437/11 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_23_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="12" slack="0"/>
<pin id="419" dir="0" index="1" bw="4" slack="0"/>
<pin id="420" dir="0" index="2" bw="1" slack="0"/>
<pin id="421" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_23/11 "/>
</bind>
</comp>

<comp id="425" class="1004" name="zext_ln437_1_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="12" slack="0"/>
<pin id="427" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln437_1/11 "/>
</bind>
</comp>

<comp id="429" class="1004" name="sub_ln437_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="14" slack="0"/>
<pin id="431" dir="0" index="1" bw="12" slack="0"/>
<pin id="432" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln437/11 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_24_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="10" slack="0"/>
<pin id="437" dir="0" index="1" bw="4" slack="0"/>
<pin id="438" dir="0" index="2" bw="1" slack="0"/>
<pin id="439" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_24/11 "/>
</bind>
</comp>

<comp id="443" class="1004" name="zext_ln435_1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="10" slack="0"/>
<pin id="445" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln435_1/11 "/>
</bind>
</comp>

<comp id="447" class="1004" name="zext_ln435_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="7" slack="0"/>
<pin id="449" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln435/12 "/>
</bind>
</comp>

<comp id="451" class="1004" name="icmp_ln435_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="7" slack="0"/>
<pin id="453" dir="0" index="1" bw="7" slack="0"/>
<pin id="454" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln435/12 "/>
</bind>
</comp>

<comp id="457" class="1004" name="j21_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="7" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j21/12 "/>
</bind>
</comp>

<comp id="463" class="1004" name="zext_ln436_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="7" slack="0"/>
<pin id="465" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln436/12 "/>
</bind>
</comp>

<comp id="467" class="1004" name="add_ln436_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="10" slack="1"/>
<pin id="469" dir="0" index="1" bw="7" slack="0"/>
<pin id="470" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln436/12 "/>
</bind>
</comp>

<comp id="472" class="1004" name="zext_ln436_1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="11" slack="0"/>
<pin id="474" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln436_1/12 "/>
</bind>
</comp>

<comp id="477" class="1004" name="add_ln437_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="7" slack="0"/>
<pin id="479" dir="0" index="1" bw="10" slack="8"/>
<pin id="480" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln437/12 "/>
</bind>
</comp>

<comp id="482" class="1004" name="zext_ln437_2_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="10" slack="0"/>
<pin id="484" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln437_2/12 "/>
</bind>
</comp>

<comp id="486" class="1004" name="add_ln437_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="15" slack="1"/>
<pin id="488" dir="0" index="1" bw="10" slack="0"/>
<pin id="489" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln437_1/12 "/>
</bind>
</comp>

<comp id="491" class="1004" name="sext_ln437_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="15" slack="1"/>
<pin id="493" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln437/13 "/>
</bind>
</comp>

<comp id="498" class="1005" name="h_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="4" slack="0"/>
<pin id="500" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="503" class="1005" name="shl_ln_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="10" slack="2"/>
<pin id="505" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="512" class="1005" name="i20_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="4" slack="0"/>
<pin id="514" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i20 "/>
</bind>
</comp>

<comp id="517" class="1005" name="sub_ln420_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="15" slack="1"/>
<pin id="519" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln420 "/>
</bind>
</comp>

<comp id="522" class="1005" name="zext_ln419_1_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="11" slack="1"/>
<pin id="524" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln419_1 "/>
</bind>
</comp>

<comp id="530" class="1005" name="j20_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="7" slack="0"/>
<pin id="532" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j20 "/>
</bind>
</comp>

<comp id="535" class="1005" name="v241_addr_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="14" slack="1"/>
<pin id="537" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="v241_addr "/>
</bind>
</comp>

<comp id="540" class="1005" name="v242_addr_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="14" slack="1"/>
<pin id="542" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="v242_addr "/>
</bind>
</comp>

<comp id="545" class="1005" name="v243_addr_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="14" slack="1"/>
<pin id="547" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="v243_addr "/>
</bind>
</comp>

<comp id="550" class="1005" name="add_ln421_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="11" slack="1"/>
<pin id="552" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln421 "/>
</bind>
</comp>

<comp id="558" class="1005" name="i21_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="4" slack="0"/>
<pin id="560" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i21 "/>
</bind>
</comp>

<comp id="563" class="1005" name="sub_ln437_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="15" slack="1"/>
<pin id="565" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln437 "/>
</bind>
</comp>

<comp id="568" class="1005" name="zext_ln435_1_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="11" slack="1"/>
<pin id="570" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln435_1 "/>
</bind>
</comp>

<comp id="576" class="1005" name="j21_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="7" slack="0"/>
<pin id="578" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j21 "/>
</bind>
</comp>

<comp id="581" class="1005" name="v256_addr_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="10" slack="1"/>
<pin id="583" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v256_addr "/>
</bind>
</comp>

<comp id="586" class="1005" name="add_ln437_1_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="15" slack="1"/>
<pin id="588" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln437_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="50" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="2" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="50" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="50" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="88" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="120"><net_src comp="95" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="126"><net_src comp="102" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="50" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="138"><net_src comp="50" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="144"><net_src comp="50" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="150"><net_src comp="109" pin="3"/><net_sink comp="145" pin=1"/></net>

<net id="151"><net_src comp="127" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="157"><net_src comp="115" pin="3"/><net_sink comp="152" pin=1"/></net>

<net id="158"><net_src comp="133" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="164"><net_src comp="121" pin="3"/><net_sink comp="159" pin=1"/></net>

<net id="165"><net_src comp="139" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="171"><net_src comp="50" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="166" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="183"><net_src comp="6" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="50" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="172" pin="3"/><net_sink comp="185" pin=1"/></net>

<net id="191"><net_src comp="178" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="10" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="10" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="42" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="10" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="42" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="236" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="253"><net_src comp="58" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="260"><net_src comp="40" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="266"><net_src comp="56" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="196" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="12" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="196" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="18" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="284"><net_src comp="26" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="196" pin="4"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="28" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="291"><net_src comp="207" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="12" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="207" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="18" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="304"><net_src comp="32" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="207" pin="4"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="34" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="310"><net_src comp="299" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="36" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="207" pin="4"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="38" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="322"><net_src comp="311" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="307" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="319" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="334"><net_src comp="26" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="207" pin="4"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="28" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="340"><net_src comp="329" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="218" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="218" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="44" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="218" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="48" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="341" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="365"><net_src comp="357" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="362" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="374"><net_src comp="366" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="376"><net_src comp="371" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="377"><net_src comp="371" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="381"><net_src comp="218" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="378" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="390"><net_src comp="387" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="392"><net_src comp="387" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="397"><net_src comp="229" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="12" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="229" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="18" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="410"><net_src comp="32" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="229" pin="4"/><net_sink comp="405" pin=1"/></net>

<net id="412"><net_src comp="34" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="416"><net_src comp="405" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="422"><net_src comp="36" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="229" pin="4"/><net_sink comp="417" pin=1"/></net>

<net id="424"><net_src comp="38" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="428"><net_src comp="417" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="433"><net_src comp="413" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="425" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="440"><net_src comp="26" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="229" pin="4"/><net_sink comp="435" pin=1"/></net>

<net id="442"><net_src comp="28" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="446"><net_src comp="435" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="240" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="455"><net_src comp="240" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="44" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="240" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="48" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="466"><net_src comp="240" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="471"><net_src comp="463" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="475"><net_src comp="467" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="481"><net_src comp="447" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="485"><net_src comp="477" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="490"><net_src comp="482" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="494"><net_src comp="491" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="501"><net_src comp="273" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="506"><net_src comp="279" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="508"><net_src comp="503" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="515"><net_src comp="293" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="520"><net_src comp="323" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="525"><net_src comp="337" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="533"><net_src comp="351" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="538"><net_src comp="88" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="543"><net_src comp="95" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="548"><net_src comp="102" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="553"><net_src comp="382" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="561"><net_src comp="399" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="566"><net_src comp="429" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="571"><net_src comp="443" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="579"><net_src comp="457" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="584"><net_src comp="166" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="589"><net_src comp="486" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="491" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v244 | {13 }
 - Input state : 
	Port: Self_attention : v241 | {4 5 }
	Port: Self_attention : v242 | {4 5 }
	Port: Self_attention : v243 | {4 5 }
  - Chain level:
	State 1
	State 2
		icmp_ln414 : 1
		h : 1
		br_ln414 : 2
		shl_ln : 1
	State 3
		icmp_ln418 : 1
		i20 : 1
		br_ln418 : 2
		tmp_19 : 1
		zext_ln420 : 2
		tmp_20 : 1
		zext_ln420_1 : 2
		sub_ln420 : 3
		tmp_21 : 1
		zext_ln419_1 : 2
	State 4
		zext_ln419 : 1
		icmp_ln419 : 1
		j20 : 1
		br_ln419 : 2
		add_ln420 : 2
		zext_ln420_2 : 3
		add_ln420_1 : 4
		sext_ln420 : 5
		v241_addr : 6
		v242_addr : 6
		v243_addr : 6
		v251 : 7
		zext_ln421 : 1
		add_ln421 : 2
		v252 : 7
		v253 : 7
	State 5
		Q_h_addr : 1
		K_h_addr : 1
		V_h_addr : 1
		store_ln421 : 2
		store_ln423 : 2
		store_ln425 : 2
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		icmp_ln434 : 1
		i21 : 1
		br_ln434 : 2
		tmp_22 : 1
		zext_ln437 : 2
		tmp_23 : 1
		zext_ln437_1 : 2
		sub_ln437 : 3
		tmp_24 : 1
		zext_ln435_1 : 2
	State 12
		zext_ln435 : 1
		icmp_ln435 : 1
		j21 : 1
		br_ln435 : 2
		zext_ln436 : 1
		add_ln436 : 2
		zext_ln436_1 : 3
		v256_addr : 4
		v259 : 5
		add_ln437 : 2
		zext_ln437_2 : 3
		add_ln437_1 : 4
	State 13
		v244_addr : 1
		store_ln437 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
| Operation|       Functional Unit      |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|          |  grp_Context_layer_fu_247  |    5    |    4    | 35.0576 |   2459  |   3946  |    0    |
|   call   | grp_Attention_layer_fu_254 |    3    |    4    | 35.1033 |   2513  |   3954  |    0    |
|          |  grp_Softmax_layer_fu_261  |    0    |    9    |  7.259  |   1613  |   2544  |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|          |          h_fu_273          |    0    |    0    |    0    |    0    |    13   |    0    |
|          |         i20_fu_293         |    0    |    0    |    0    |    0    |    13   |    0    |
|          |         j20_fu_351         |    0    |    0    |    0    |    0    |    15   |    0    |
|          |      add_ln420_fu_357      |    0    |    0    |    0    |    0    |    14   |    0    |
|          |     add_ln420_1_fu_366     |    0    |    0    |    0    |    0    |    21   |    0    |
|    add   |      add_ln421_fu_382      |    0    |    0    |    0    |    0    |    14   |    0    |
|          |         i21_fu_399         |    0    |    0    |    0    |    0    |    13   |    0    |
|          |         j21_fu_457         |    0    |    0    |    0    |    0    |    15   |    0    |
|          |      add_ln436_fu_467      |    0    |    0    |    0    |    0    |    14   |    0    |
|          |      add_ln437_fu_477      |    0    |    0    |    0    |    0    |    14   |    0    |
|          |     add_ln437_1_fu_486     |    0    |    0    |    0    |    0    |    21   |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|          |      icmp_ln414_fu_267     |    0    |    0    |    0    |    0    |    9    |    0    |
|          |      icmp_ln418_fu_287     |    0    |    0    |    0    |    0    |    9    |    0    |
|   icmp   |      icmp_ln419_fu_345     |    0    |    0    |    0    |    0    |    11   |    0    |
|          |      icmp_ln434_fu_393     |    0    |    0    |    0    |    0    |    9    |    0    |
|          |      icmp_ln435_fu_451     |    0    |    0    |    0    |    0    |    11   |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|    sub   |      sub_ln420_fu_323      |    0    |    0    |    0    |    0    |    19   |    0    |
|          |      sub_ln437_fu_429      |    0    |    0    |    0    |    0    |    19   |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|          |        shl_ln_fu_279       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_19_fu_299       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_20_fu_311       |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|        tmp_21_fu_329       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_22_fu_405       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_23_fu_417       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_24_fu_435       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|          |      zext_ln420_fu_307     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln420_1_fu_319    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln419_1_fu_337    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln419_fu_341     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln420_2_fu_362    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln421_fu_378     |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |     zext_ln421_1_fu_387    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln437_fu_413     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln437_1_fu_425    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln435_1_fu_443    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln435_fu_447     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln436_fu_463     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln436_1_fu_472    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln437_2_fu_482    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|   sext   |      sext_ln420_fu_371     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      sext_ln437_fu_491     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                            |    8    |    17   | 77.4199 |   6585  |  10698  |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
| K_h|    2   |    0   |    0   |    0   |
| Q_h|    2   |    0   |    0   |    0   |
| V_h|    2   |    0   |    0   |    0   |
|v254|    1   |    0   |    0   |    0   |
|v255|    1   |    0   |    0   |    0   |
|v256|    2   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|   10   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  add_ln421_reg_550 |   11   |
| add_ln437_1_reg_586|   15   |
|     h_0_reg_192    |    4   |
|      h_reg_498     |    4   |
|    i20_0_reg_203   |    4   |
|     i20_reg_512    |    4   |
|    i21_0_reg_225   |    4   |
|     i21_reg_558    |    4   |
|    j20_0_reg_214   |    7   |
|     j20_reg_530    |    7   |
|    j21_0_reg_236   |    7   |
|     j21_reg_576    |    7   |
|   shl_ln_reg_503   |   10   |
|  sub_ln420_reg_517 |   15   |
|  sub_ln437_reg_563 |   15   |
|  v241_addr_reg_535 |   14   |
|  v242_addr_reg_540 |   14   |
|  v243_addr_reg_545 |   14   |
|  v256_addr_reg_581 |   10   |
|zext_ln419_1_reg_522|   11   |
|zext_ln435_1_reg_568|   11   |
+--------------------+--------+
|        Total       |   192  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_109 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_115 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_121 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_172 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   104  ||  7.076  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    8   |   17   |   77   |  6585  |  10698 |    0   |
|   Memory  |   10   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    7   |    -   |   36   |    -   |
|  Register |    -   |    -   |    -   |   192  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   18   |   17   |   84   |  6777  |  10734 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
