I 000045 55 877           1475852376392 and2
(_unit VHDL (and2 0 28 (and2 0 38 ))
	(_version v98)
	(_time 1475852376393 2016.10.07 17:59:36)
	(_source (\./src/and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6e6e6c6e6e393e7d6c3d7f346a686a6d6c686f683b)
	(_entity
		(_time 1475852376388)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . and2 1 -1
	)
)
I 000044 55 826           1475852376926 Inv
(_unit VHDL (inv 0 28 (inv 0 37 ))
	(_version v98)
	(_time 1475852376927 2016.10.07 17:59:36)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 91919d9ec5c7c38798c3d4cac6979897c496979798)
	(_entity
		(_time 1475852376911)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Inv 1 -1
	)
)
I 000044 55 873           1475852377075 Or2
(_unit VHDL (or2 0 28 (or2 0 38 ))
	(_version v98)
	(_time 1475852377076 2016.10.07 17:59:37)
	(_source (\./src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1d1d4d1b4b4f4b0b4b4f0f424e1b4b1a1f1e1f1b4b)
	(_entity
		(_time 1475852377073)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Or2 1 -1
	)
)
I 000046 55 2510          1475852377175 task1
(_unit VHDL (task1 0 28 (task1 0 37 ))
	(_version v98)
	(_time 1475852377176 2016.10.07 17:59:37)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7b7a797a282d2c6d2b7f6a202e7d7a7c787d29787a)
	(_entity
		(_time 1475852377173)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 61 (_component Inv )
		(_port
			((a)(a1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 62 (_component and2 )
		(_port
			((a)(a1))
			((b)(t1))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U3 0 63 (_component and2 )
		(_port
			((a)(b1))
			((b)(s1))
			((c)(t3))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U4 0 64 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000046 55 2510          1475852617904 task1
(_unit VHDL (task1 0 28 (task1 0 37 ))
	(_version v98)
	(_time 1475852617905 2016.10.07 18:03:37)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d9dfdf8bd18f8ecf89ddc8828cdfd8dedadf8bdad8)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 61 (_component Inv )
		(_port
			((a)(a1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 62 (_component and2 )
		(_port
			((a)(a1))
			((b)(t1))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U3 0 63 (_component and2 )
		(_port
			((a)(b1))
			((b)(s1))
			((c)(t3))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U4 0 64 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 877           1475852628121 and2
(_unit VHDL (and2 0 28 (and2 0 38 ))
	(_version v98)
	(_time 1475852628122 2016.10.07 18:03:48)
	(_source (\./src/and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c4c19491959394d7c697d59ec0c2c0c7c6c2c5c291)
	(_entity
		(_time 1475852376387)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . and2 1 -1
	)
)
I 000044 55 826           1475852628237 Inv
(_unit VHDL (inv 0 28 (inv 0 37 ))
	(_version v98)
	(_time 1475852628238 2016.10.07 18:03:48)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 31346a34656763273863746a663738376436373738)
	(_entity
		(_time 1475852376910)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Inv 1 -1
	)
)
I 000044 55 873           1475852628290 Or2
(_unit VHDL (or2 0 28 (or2 0 38 ))
	(_version v98)
	(_time 1475852628291 2016.10.07 18:03:48)
	(_source (\./src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 70757470722226662622622f237626777273727626)
	(_entity
		(_time 1475852377072)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Or2 1 -1
	)
)
I 000046 55 2510          1475852628337 task1
(_unit VHDL (task1 0 28 (task1 0 37 ))
	(_version v98)
	(_time 1475852628338 2016.10.07 18:03:48)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9f9bc990c8c9c889cf9b8ec4ca999e989c99cd9c9e)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 61 (_component Inv )
		(_port
			((a)(a1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 62 (_component and2 )
		(_port
			((a)(a1))
			((b)(t1))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U3 0 63 (_component and2 )
		(_port
			((a)(b1))
			((b)(s1))
			((c)(t3))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U4 0 64 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000065 55 1013          1475852628341 BehaviorDescriptionTask1
(_unit VHDL (task1 0 28 (behaviordescriptiontask1 0 69 ))
	(_version v98)
	(_time 1475852628342 2016.10.07 18:03:48)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9f9bc990c8c9c889cdc88ec4ca999e989c99cd9c9e)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehaviorDescriptionTask1 1 -1
	)
)
I 000045 55 877           1475853370060 and2
(_unit VHDL (and2 0 28 (and2 0 38 ))
	(_version v98)
	(_time 1475853370061 2016.10.07 18:16:10)
	(_source (\./src/and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f6f8a4a6a5a1a6e5f4a5e7acf2f0f2f5f4f0f7f0a3)
	(_entity
		(_time 1475852376387)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . and2 1 -1
	)
)
I 000044 55 826           1475853370144 Inv
(_unit VHDL (inv 0 28 (inv 0 37 ))
	(_version v98)
	(_time 1475853370145 2016.10.07 18:16:10)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 444a1946151216524d16011f13424d42114342424d)
	(_entity
		(_time 1475852376910)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Inv 1 -1
	)
)
I 000044 55 873           1475853370245 Or2
(_unit VHDL (or2 0 28 (or2 0 38 ))
	(_version v98)
	(_time 1475853370246 2016.10.07 18:16:10)
	(_source (\./src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b1bfb3e4b2e3e7a7e7e3a3eee2b7e7b6b3b2b3b7e7)
	(_entity
		(_time 1475852377072)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Or2 1 -1
	)
)
V 000046 55 2510          1475853370375 task1
(_unit VHDL (task1 0 28 (task1 0 37 ))
	(_version v98)
	(_time 1475853370376 2016.10.07 18:16:10)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2e217f2a7a7879387e2a3f757b282f292d287c2d2f)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 61 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 62 (_component and2 )
		(_port
			((a)(a1))
			((b)(t1))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U3 0 63 (_component and2 )
		(_port
			((a)(s1))
			((b)(b1))
			((c)(t3))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U4 0 64 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000065 55 1013          1475853370379 BehaviorDescriptionTask1
(_unit VHDL (task1 0 28 (behaviordescriptiontask1 0 69 ))
	(_version v98)
	(_time 1475853370380 2016.10.07 18:16:10)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2e217f2a7a7879387c793f757b282f292d287c2d2f)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehaviorDescriptionTask1 1 -1
	)
)
I 000045 55 877           1475853678529 and2
(_unit VHDL (and2 0 28 (and2 0 38 ))
	(_version v98)
	(_time 1475853678530 2016.10.07 18:21:18)
	(_source (\./src/and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eae8eab9eebdbaf9e8b9fbb0eeeceee9e8ecebecbf)
	(_entity
		(_time 1475852376387)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . and2 1 -1
	)
)
I 000044 55 826           1475853678677 Inv
(_unit VHDL (inv 0 28 (inv 0 37 ))
	(_version v98)
	(_time 1475853678678 2016.10.07 18:21:18)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 77757c76252125617e25322c20717e71227071717e)
	(_entity
		(_time 1475852376910)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Inv 1 -1
	)
)
I 000044 55 873           1475853678761 Or2
(_unit VHDL (or2 0 28 (or2 0 38 ))
	(_version v98)
	(_time 1475853678762 2016.10.07 18:21:18)
	(_source (\./src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d5d78186d28783c38387c78a86d383d2d7d6d7d383)
	(_entity
		(_time 1475852377072)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Or2 1 -1
	)
)
I 000052 55 2516          1475853678808 structTask1
(_unit VHDL (task1 0 28 (structtask1 0 37 ))
	(_version v98)
	(_time 1475853678809 2016.10.07 18:21:18)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 04070302015253125400155f510205030702560705)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 61 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 62 (_component and2 )
		(_port
			((a)(a1))
			((b)(t1))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U3 0 63 (_component and2 )
		(_port
			((a)(s1))
			((b)(b1))
			((c)(t3))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U4 0 64 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000065 55 1013          1475853678827 BehaviorDescriptionTask1
(_unit VHDL (task1 0 28 (behaviordescriptiontask1 0 69 ))
	(_version v98)
	(_time 1475853678828 2016.10.07 18:21:18)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 131014141145440541440248461512141015411012)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehaviorDescriptionTask1 1 -1
	)
)
I 000052 55 2516          1475854206505 structTask1
(_unit VHDL (task1 0 28 (structtask1 0 37 ))
	(_version v98)
	(_time 1475854206506 2016.10.07 18:30:06)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5b595f58080d0c4d0b5f4a000e5d5a5c585d09585a)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 61 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 62 (_component and2 )
		(_port
			((a)(a1))
			((b)(t1))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U3 0 63 (_component and2 )
		(_port
			((a)(s1))
			((b)(b1))
			((c)(t3))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U4 0 64 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000065 55 1013          1475854206509 BehaviorDescriptionTask1
(_unit VHDL (task1 0 28 (behaviordescriptiontask1 0 69 ))
	(_version v98)
	(_time 1475854206510 2016.10.07 18:30:06)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5b595f58080d0c4d090c4a000e5d5a5c585d09585a)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehaviorDescriptionTask1 1 -1
	)
)
I 000052 55 2516          1475854273534 structTask1
(_unit VHDL (task1 0 28 (structtask1 0 37 ))
	(_version v98)
	(_time 1475854273535 2016.10.07 18:31:13)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 222020262174753472263379772423252124702123)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 61 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 62 (_component and2 )
		(_port
			((a)(a1))
			((b)(t1))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U3 0 63 (_component and2 )
		(_port
			((a)(s1))
			((b)(b1))
			((c)(t3))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U4 0 64 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000065 55 1013          1475854273538 BehaviorDescriptionTask1
(_unit VHDL (task1 0 28 (behaviordescriptiontask1 0 69 ))
	(_version v98)
	(_time 1475854273539 2016.10.07 18:31:13)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 222020262174753470753379772423252124702123)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehaviorDescriptionTask1 1 -1
	)
)
I 000062 55 2304          1475854273889 TB_ARCHITECTURE_task1
(_unit VHDL (task1_tb 0 6 (tb_architecture_task1 0 9 ))
	(_version v98)
	(_time 1475854273890 2016.10.07 18:31:13)
	(_source (\./src/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8a888984dadcdd9cdb8a9bd38d8d8e8c888d8e8c8b)
	(_entity
		(_time 1475854206758)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(task1
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 33 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z11))
		)
		(_use (_entity . task1)
		)
	)
	(_instantiation UUT2 0 41 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z12))
		)
		(_use (_entity . task1)
		)
	)
	(_object
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__49(_architecture 3 0 49 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE_task1 4 -1
	)
)
I 000038 55 461 0 testbench_for_task1
(_configuration VHDL (testbench_for_task1 0 54 (task1_tb))
	(_version v98)
	(_time 1475854273919 2016.10.07 18:31:13)
	(_source (\./src/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a9abaafea5fffebeadfebbf3fdaffcafaaafa1acff)
	(_architecture TB_ARCHITECTURE_task1
		(_instantiation UUT1
			(_entity . task1 behaviordescriptiontask1
			)
		)
		(_instantiation UUT2
			(_entity . task1 structTask1
			)
		)
	)
)
I 000045 55 877           1475854345959 and2
(_unit VHDL (and2 0 28 (and2 0 38 ))
	(_version v98)
	(_time 1475854345960 2016.10.07 18:32:25)
	(_source (\./src/and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1819181f454f480b1a4b09421c1e1c1b1a1e191e4d)
	(_entity
		(_time 1475852376387)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . and2 1 -1
	)
)
I 000044 55 826           1475854346088 Inv
(_unit VHDL (inv 0 28 (inv 0 37 ))
	(_version v98)
	(_time 1475854346089 2016.10.07 18:32:26)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 95949d9ac5c3c7839cc7d0cec2939c93c09293939c)
	(_entity
		(_time 1475852376910)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Inv 1 -1
	)
)
I 000044 55 873           1475854346190 Or2
(_unit VHDL (or2 0 28 (or2 0 38 ))
	(_version v98)
	(_time 1475854346191 2016.10.07 18:32:26)
	(_source (\./src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f3f2a4a2f2a1a5e5a5a1e1aca0f5a5f4f1f0f1f5a5)
	(_entity
		(_time 1475852377072)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Or2 1 -1
	)
)
I 000052 55 2516          1475854346275 structTask1
(_unit VHDL (task1 0 28 (structtask1 0 37 ))
	(_version v98)
	(_time 1475854346276 2016.10.07 18:32:26)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 50505653510607460054410b055651575356025351)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 61 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 62 (_component and2 )
		(_port
			((a)(a1))
			((b)(t1))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U3 0 63 (_component and2 )
		(_port
			((a)(s1))
			((b)(b1))
			((c)(t3))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U4 0 64 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000065 55 1013          1475854346279 BehaviorDescriptionTask1
(_unit VHDL (task1 0 28 (behaviordescriptiontask1 0 69 ))
	(_version v98)
	(_time 1475854346280 2016.10.07 18:32:26)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 50505653510607460207410b055651575356025351)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehaviorDescriptionTask1 1 -1
	)
)
I 000038 55 461 0 testbench_for_task1
(_configuration VHDL (testbench_for_task1 0 54 (task1_tb))
	(_version v98)
	(_time 1475854346405 2016.10.07 18:32:26)
	(_source (\./src/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cdcdcb989c9b9adac99adf9799cb98cbcecbc5c89b)
	(_architecture TB_ARCHITECTURE_task1
		(_instantiation UUT1
			(_entity . task1 behaviordescriptiontask1
			)
		)
		(_instantiation UUT2
			(_entity . task1 structTask1
			)
		)
	)
)
I 000045 55 877           1475854379463 and2
(_unit VHDL (and2 0 28 (and2 0 38 ))
	(_version v98)
	(_time 1475854379464 2016.10.07 18:32:59)
	(_source (\./src/and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f4a4f6a4a5a3a4e7f6a7e5aef0f2f0f7f6f2f5f2a1)
	(_entity
		(_time 1475852376387)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . and2 1 -1
	)
)
I 000044 55 826           1475854379563 Inv
(_unit VHDL (inv 0 28 (inv 0 37 ))
	(_version v98)
	(_time 1475854379564 2016.10.07 18:32:59)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 52025f51050400445b00170905545b54075554545b)
	(_entity
		(_time 1475852376910)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Inv 1 -1
	)
)
I 000044 55 873           1475854379663 Or2
(_unit VHDL (or2 0 28 (or2 0 38 ))
	(_version v98)
	(_time 1475854379664 2016.10.07 18:32:59)
	(_source (\./src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bfefedeaebede9a9e9edade0ecb9e9b8bdbcbdb9e9)
	(_entity
		(_time 1475852377072)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Or2 1 -1
	)
)
I 000052 55 2516          1475854379748 structTask1
(_unit VHDL (task1 0 28 (structtask1 0 37 ))
	(_version v98)
	(_time 1475854379749 2016.10.07 18:32:59)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0d5c0c0b585b5a1b5d091c56580b0c0a0e0b5f0e0c)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 61 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 62 (_component and2 )
		(_port
			((a)(a1))
			((b)(t1))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U3 0 63 (_component and2 )
		(_port
			((a)(s1))
			((b)(b1))
			((c)(t3))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U4 0 64 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000065 55 1013          1475854379752 BehaviorDescriptionTask1
(_unit VHDL (task1 0 28 (behaviordescriptiontask1 0 69 ))
	(_version v98)
	(_time 1475854379753 2016.10.07 18:32:59)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0d5c0c0b585b5a1b5f5a1c56580b0c0a0e0b5f0e0c)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehaviorDescriptionTask1 1 -1
	)
)
I 000038 55 461 0 testbench_for_task1
(_configuration VHDL (testbench_for_task1 0 54 (task1_tb))
	(_version v98)
	(_time 1475854379861 2016.10.07 18:32:59)
	(_source (\./src/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7a2b7b7b2e2c2d6d7e2d68202e7c2f7c797c727f2c)
	(_architecture TB_ARCHITECTURE_task1
		(_instantiation UUT1
			(_entity . task1 behaviordescriptiontask1
			)
		)
		(_instantiation UUT2
			(_entity . task1 structTask1
			)
		)
	)
)
I 000045 55 877           1475854414433 and2
(_unit VHDL (and2 0 28 (and2 0 38 ))
	(_version v98)
	(_time 1475854414434 2016.10.07 18:33:34)
	(_source (\./src/and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8d8cdf838cdadd9e8fde9cd7898b898e8f8b8c8bd8)
	(_entity
		(_time 1475852376387)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . and2 1 -1
	)
)
I 000044 55 826           1475854414518 Inv
(_unit VHDL (inv 0 28 (inv 0 37 ))
	(_version v98)
	(_time 1475854414519 2016.10.07 18:33:34)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dbda8189dc8d89cdd2899e808cddd2dd8edcddddd2)
	(_entity
		(_time 1475852376910)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Inv 1 -1
	)
)
I 000044 55 873           1475854414602 Or2
(_unit VHDL (or2 0 28 (or2 0 38 ))
	(_version v98)
	(_time 1475854414603 2016.10.07 18:33:34)
	(_source (\./src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 38393a3c326a6e2e6e6a2a676b3e6e3f3a3b3a3e6e)
	(_entity
		(_time 1475852377072)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Or2 1 -1
	)
)
I 000052 55 2516          1475854414703 structTask1
(_unit VHDL (task1 0 28 (structtask1 0 37 ))
	(_version v98)
	(_time 1475854414704 2016.10.07 18:33:34)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9696c69991c0c180c69287cdc39097919590c49597)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 61 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 62 (_component and2 )
		(_port
			((a)(a1))
			((b)(t1))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U3 0 63 (_component and2 )
		(_port
			((a)(s1))
			((b)(b1))
			((c)(t3))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U4 0 64 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000065 55 1013          1475854414707 BehaviorDescriptionTask1
(_unit VHDL (task1 0 28 (behaviordescriptiontask1 0 69 ))
	(_version v98)
	(_time 1475854414708 2016.10.07 18:33:34)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9696c69991c0c180c4c187cdc39097919590c49597)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehaviorDescriptionTask1 1 -1
	)
)
I 000062 55 2325          1475854414803 TB_ARCHITECTURE_task1
(_unit VHDL (task1_tb 0 6 (tb_architecture_task1 0 9 ))
	(_version v98)
	(_time 1475854414804 2016.10.07 18:33:34)
	(_source (\./src/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 04045502015253125504155d030300020603000205)
	(_entity
		(_time 1475854206758)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(task1
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 33 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z11))
		)
		(_use (_entity . task1)
		)
	)
	(_instantiation UUT2 0 41 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z12))
		)
		(_use (_entity . task1)
		)
	)
	(_object
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__49(_architecture 3 0 49 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE_task1 4 -1
	)
)
I 000038 55 461 0 testbench_for_task1
(_configuration VHDL (testbench_for_task1 0 54 (task1_tb))
	(_version v98)
	(_time 1475854414807 2016.10.07 18:33:34)
	(_source (\./src/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 04045502055253130053165e5002510207020c0152)
	(_architecture TB_ARCHITECTURE_task1
		(_instantiation UUT1
			(_entity . task1 behaviordescriptiontask1
			)
		)
		(_instantiation UUT2
			(_entity . task1 structTask1
			)
		)
	)
)
I 000052 55 2516          1475854444387 structTask1
(_unit VHDL (task1 0 28 (structtask1 0 37 ))
	(_version v98)
	(_time 1475854444388 2016.10.07 18:34:04)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8edf8b80dad8d998de8a9fd5db888f898d88dc8d8f)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 61 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 62 (_component and2 )
		(_port
			((a)(a1))
			((b)(t1))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U3 0 63 (_component and2 )
		(_port
			((a)(s1))
			((b)(b1))
			((c)(t3))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U4 0 64 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000065 55 1013          1475854444391 BehaviorDescriptionTask1
(_unit VHDL (task1 0 28 (behaviordescriptiontask1 0 69 ))
	(_version v98)
	(_time 1475854444392 2016.10.07 18:34:04)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8edf8b80dad8d998dcd99fd5db888f898d88dc8d8f)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehaviorDescriptionTask1 1 -1
	)
)
I 000062 55 2325          1475854444739 TB_ARCHITECTURE_task1
(_unit VHDL (task1_tb 0 6 (tb_architecture_task1 0 9 ))
	(_version v98)
	(_time 1475854444740 2016.10.07 18:34:04)
	(_source (\./src/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f5a4f3a5f1a3a2e3a4f5e4acf2f2f1f3f7f2f1f3f4)
	(_entity
		(_time 1475854206758)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(task1
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 33 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z11))
		)
		(_use (_entity . task1)
		)
	)
	(_instantiation UUT2 0 41 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z12))
		)
		(_use (_entity . task1)
		)
	)
	(_object
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__49(_architecture 3 0 49 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE_task1 4 -1
	)
)
I 000038 55 461 0 testbench_for_task1
(_configuration VHDL (testbench_for_task1 0 54 (task1_tb))
	(_version v98)
	(_time 1475854444743 2016.10.07 18:34:04)
	(_source (\./src/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f5a4f3a5f5a3a2e2f1a2e7afa1f3a0f3f6f3fdf0a3)
	(_architecture TB_ARCHITECTURE_task1
		(_instantiation UUT1
			(_entity . task1 behaviordescriptiontask1
			)
		)
		(_instantiation UUT2
			(_entity . task1 structTask1
			)
		)
	)
)
I 000052 55 2516          1475854512801 structTask1
(_unit VHDL (task1 0 28 (structtask1 0 37 ))
	(_version v98)
	(_time 1475854512802 2016.10.07 18:35:12)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d4858386d18283c284d0c58f81d2d5d3d7d286d7d5)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 61 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 62 (_component and2 )
		(_port
			((a)(a1))
			((b)(t1))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U3 0 63 (_component and2 )
		(_port
			((a)(s1))
			((b)(b1))
			((c)(t3))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U4 0 64 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000065 55 1013          1475854512805 BehaviorDescriptionTask1
(_unit VHDL (task1 0 28 (behaviordescriptiontask1 0 69 ))
	(_version v98)
	(_time 1475854512806 2016.10.07 18:35:12)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d4858386d18283c28683c58f81d2d5d3d7d286d7d5)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehaviorDescriptionTask1 1 -1
	)
)
I 000062 55 2325          1475854513151 TB_ARCHITECTURE_task1
(_unit VHDL (task1_tb 0 6 (tb_architecture_task1 0 9 ))
	(_version v98)
	(_time 1475854513152 2016.10.07 18:35:13)
	(_source (\./src/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3b6a6a3e686d6c2d6a3b2a623c3c3f3d393c3f3d3a)
	(_entity
		(_time 1475854206758)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(task1
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 33 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z11))
		)
		(_use (_entity . task1)
		)
	)
	(_instantiation UUT2 0 41 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z12))
		)
		(_use (_entity . task1)
		)
	)
	(_object
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__49(_architecture 3 0 49 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE_task1 4 -1
	)
)
I 000038 55 461 0 testbench_for_task1
(_configuration VHDL (testbench_for_task1 0 54 (task1_tb))
	(_version v98)
	(_time 1475854513166 2016.10.07 18:35:13)
	(_source (\./src/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3b6a6a3e6c6d6c2c3f6c29616f3d6e3d383d333e6d)
	(_architecture TB_ARCHITECTURE_task1
		(_instantiation UUT1
			(_entity . task1 behaviordescriptiontask1
			)
		)
		(_instantiation UUT2
			(_entity . task1 structTask1
			)
		)
	)
)
I 000052 55 2516          1475854573970 structTask1
(_unit VHDL (task1 0 28 (structtask1 0 37 ))
	(_version v98)
	(_time 1475854573971 2016.10.07 18:36:13)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b8eaeeecb1eeefaee8bca9e3edbeb9bfbbbeeabbb9)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 61 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 62 (_component and2 )
		(_port
			((a)(a1))
			((b)(t1))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U3 0 63 (_component and2 )
		(_port
			((a)(s1))
			((b)(b1))
			((c)(t3))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U4 0 64 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000065 55 1013          1475854573974 BehaviorDescriptionTask1
(_unit VHDL (task1 0 28 (behaviordescriptiontask1 0 69 ))
	(_version v98)
	(_time 1475854573975 2016.10.07 18:36:13)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b8eaeeecb1eeefaeeaefa9e3edbeb9bfbbbeeabbb9)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehaviorDescriptionTask1 1 -1
	)
)
I 000062 55 2325          1475854574319 TB_ARCHITECTURE_task1
(_unit VHDL (task1_tb 0 6 (tb_architecture_task1 0 9 ))
	(_version v98)
	(_time 1475854574320 2016.10.07 18:36:14)
	(_source (\./src/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1f4d4f18484948094e1f0e4618181b191d181b191e)
	(_entity
		(_time 1475854206758)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(task1
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 33 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z11))
		)
		(_use (_entity . task1)
		)
	)
	(_instantiation UUT2 0 41 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z12))
		)
		(_use (_entity . task1)
		)
	)
	(_object
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__49(_architecture 3 0 49 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE_task1 4 -1
	)
)
I 000038 55 461 0 testbench_for_task1
(_configuration VHDL (testbench_for_task1 0 54 (task1_tb))
	(_version v98)
	(_time 1475854574323 2016.10.07 18:36:14)
	(_source (\./src/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1f4d4f184c4948081b480d454b194a191c19171a49)
	(_architecture TB_ARCHITECTURE_task1
		(_instantiation UUT1
			(_entity . task1 behaviordescriptiontask1
			)
		)
		(_instantiation UUT2
			(_entity . task1 structTask1
			)
		)
	)
)
I 000052 55 2516          1475854689260 structTask1
(_unit VHDL (task1 0 28 (structtask1 0 37 ))
	(_version v98)
	(_time 1475854689261 2016.10.07 18:38:09)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 194f481e114f4e0f491d08424c1f181e1a1f4b1a18)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 61 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 62 (_component and2 )
		(_port
			((a)(a1))
			((b)(t1))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U3 0 63 (_component and2 )
		(_port
			((a)(s1))
			((b)(b1))
			((c)(t3))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U4 0 64 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000065 55 1013          1475854689264 BehaviorDescriptionTask1
(_unit VHDL (task1 0 28 (behaviordescriptiontask1 0 69 ))
	(_version v98)
	(_time 1475854689265 2016.10.07 18:38:09)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 194f481e114f4e0f4b4e08424c1f181e1a1f4b1a18)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehaviorDescriptionTask1 1 -1
	)
)
I 000062 55 2325          1475854689614 TB_ARCHITECTURE_task1
(_unit VHDL (task1_tb 0 6 (tb_architecture_task1 0 9 ))
	(_version v98)
	(_time 1475854689615 2016.10.07 18:38:09)
	(_source (\./src/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 702622717126276621706129777774767277747671)
	(_entity
		(_time 1475854206758)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(task1
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 33 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z11))
		)
		(_use (_entity . task1)
		)
	)
	(_instantiation UUT2 0 41 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z12))
		)
		(_use (_entity . task1)
		)
	)
	(_object
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__49(_architecture 3 0 49 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE_task1 4 -1
	)
)
I 000038 55 461 0 testbench_for_task1
(_configuration VHDL (testbench_for_task1 0 54 (task1_tb))
	(_version v98)
	(_time 1475854689627 2016.10.07 18:38:09)
	(_source (\./src/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 80d6d28e85d6d79784d792dad486d58683868885d6)
	(_architecture TB_ARCHITECTURE_task1
		(_instantiation UUT1
			(_entity . task1 behaviordescriptiontask1
			)
		)
		(_instantiation UUT2
			(_entity . task1 structTask1
			)
		)
	)
)
I 000052 55 2516          1476027019107 structTask1
(_unit VHDL (task1 0 28 (structtask1 0 37 ))
	(_version v98)
	(_time 1476027019108 2016.10.09 18:30:19)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code aca8a1fbfefafbbafca8bdf7f9aaadabafaafeafad)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 61 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 62 (_component and2 )
		(_port
			((a)(a1))
			((b)(t1))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U3 0 63 (_component and2 )
		(_port
			((a)(s1))
			((b)(b1))
			((c)(t3))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U4 0 64 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000065 55 1013          1476027019111 BehaviorDescriptionTask1
(_unit VHDL (task1 0 28 (behaviordescriptiontask1 0 69 ))
	(_version v98)
	(_time 1476027019112 2016.10.09 18:30:19)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code aca8a1fbfefafbbafefbbdf7f9aaadabafaafeafad)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehaviorDescriptionTask1 1 -1
	)
)
I 000062 55 2325          1476027019746 TB_ARCHITECTURE_task1
(_unit VHDL (task1_tb 0 6 (tb_architecture_task1 0 9 ))
	(_version v98)
	(_time 1476027019747 2016.10.09 18:30:19)
	(_source (\./src/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2c287b287e7a7b3a7d2c3d752b2b282a2e2b282a2d)
	(_entity
		(_time 1475854206758)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(task1
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 33 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z11))
		)
		(_use (_entity . task1)
		)
	)
	(_instantiation UUT2 0 41 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z12))
		)
		(_use (_entity . task1)
		)
	)
	(_object
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__49(_architecture 3 0 49 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE_task1 4 -1
	)
)
I 000038 55 461 0 testbench_for_task1
(_configuration VHDL (testbench_for_task1 0 54 (task1_tb))
	(_version v98)
	(_time 1476027019761 2016.10.09 18:30:19)
	(_source (\./src/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3c386b396a6a6b2b386b2e66683a693a3f3a34396a)
	(_architecture TB_ARCHITECTURE_task1
		(_instantiation UUT1
			(_entity . task1 behaviordescriptiontask1
			)
		)
		(_instantiation UUT2
			(_entity . task1 structTask1
			)
		)
	)
)
I 000052 55 2516          1476027187774 structTask1
(_unit VHDL (task1 0 28 (structtask1 0 37 ))
	(_version v98)
	(_time 1476027187775 2016.10.09 18:33:07)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8cd8db82dedadb9adc889dd7d98a8d8b8f8ade8f8d)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 61 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 62 (_component and2 )
		(_port
			((a)(a1))
			((b)(t1))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U3 0 63 (_component and2 )
		(_port
			((a)(s1))
			((b)(b1))
			((c)(t3))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U4 0 64 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000065 55 1013          1476027187778 BehaviorDescriptionTask1
(_unit VHDL (task1 0 28 (behaviordescriptiontask1 0 69 ))
	(_version v98)
	(_time 1476027187779 2016.10.09 18:33:07)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8cd8db82dedadb9adedb9dd7d98a8d8b8f8ade8f8d)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehaviorDescriptionTask1 1 -1
	)
)
I 000052 55 2516          1476027206413 structTask1
(_unit VHDL (task1 0 28 (structtask1 0 37 ))
	(_version v98)
	(_time 1476027206414 2016.10.09 18:33:26)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5c5a5d5f0e0a0b4a0c584d07095a5d5b5f5a0e5f5d)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 61 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 62 (_component and2 )
		(_port
			((a)(a1))
			((b)(t1))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U3 0 63 (_component and2 )
		(_port
			((a)(s1))
			((b)(b1))
			((c)(t3))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U4 0 64 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000065 55 1013          1476027206417 BehaviorDescriptionTask1
(_unit VHDL (task1 0 28 (behaviordescriptiontask1 0 69 ))
	(_version v98)
	(_time 1476027206418 2016.10.09 18:33:26)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5c5a5d5f0e0a0b4a0e0b4d07095a5d5b5f5a0e5f5d)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehaviorDescriptionTask1 1 -1
	)
)
I 000052 55 2516          1476027242689 structTask1
(_unit VHDL (task1 0 28 (structtask1 0 37 ))
	(_version v98)
	(_time 1476027242690 2016.10.09 18:34:02)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 06500100015051105602175d530007010500540507)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 61 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 62 (_component and2 )
		(_port
			((a)(a1))
			((b)(t1))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U3 0 63 (_component and2 )
		(_port
			((a)(s1))
			((b)(b1))
			((c)(t3))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U4 0 64 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000065 55 1013          1476027242693 BehaviorDescriptionTask1
(_unit VHDL (task1 0 28 (behaviordescriptiontask1 0 69 ))
	(_version v98)
	(_time 1476027242694 2016.10.09 18:34:02)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 15431212114342034742044e401314121613471614)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehaviorDescriptionTask1 1 -1
	)
)
I 000062 55 2363          1476027242967 TB_ARCHITECTURE_task1
(_unit VHDL (task1_tb 0 6 (tb_architecture_task1 1 9 ))
	(_version v98)
	(_time 1476027242968 2016.10.09 18:34:02)
	(_source (\./src/TestBench/task1_TB.vhd\(\./src/task1/TestBench/task1_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1f491f18484948094e1f0e4618181b191d181b191e)
	(_entity
		(_time 1475854206758)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(task1
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 13 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 14 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 1 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 1 33 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z11))
		)
		(_use (_entity . task1)
		)
	)
	(_instantiation UUT2 1 41 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z12))
		)
		(_use (_entity . task1)
		)
	)
	(_object
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 1 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 1 29 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__30(_architecture 1 1 30 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__31(_architecture 2 1 31 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__49(_architecture 3 1 49 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE_task1 4 -1
	)
)
I 000038 55 467 0 testbench_for_task1
(_configuration VHDL (testbench_for_task1 0 54 (task1_tb))
	(_version v98)
	(_time 1476027242974 2016.10.09 18:34:02)
	(_source (\./src/task1/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2f792f2b7c7978382b783d757b297a292c29272a79)
	(_architecture TB_ARCHITECTURE_task1
		(_instantiation UUT1
			(_entity . task1 behaviordescriptiontask1
			)
		)
		(_instantiation UUT2
			(_entity . task1 structTask1
			)
		)
	)
)
I 000045 55 877           1476028136772 and2
(_unit VHDL (and2 0 28 (and2 0 38 ))
	(_version v98)
	(_time 1476028136773 2016.10.09 18:48:56)
	(_source (\./src/and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9496929bc5c3c48796c785ce9092909796929592c1)
	(_entity
		(_time 1475852376387)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . and2 1 -1
	)
)
I 000044 55 826           1476028136837 Inv
(_unit VHDL (inv 0 28 (inv 0 37 ))
	(_version v98)
	(_time 1476028136838 2016.10.09 18:48:56)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d2d0dc80858480c4db80978985d4dbd487d5d4d4db)
	(_entity
		(_time 1475852376910)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Inv 1 -1
	)
)
I 000044 55 873           1476028136892 Or2
(_unit VHDL (or2 0 28 (or2 0 38 ))
	(_version v98)
	(_time 1476028136893 2016.10.09 18:48:56)
	(_source (\./src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 01035f06025357175753135e520757060302030757)
	(_entity
		(_time 1475852377072)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Or2 1 -1
	)
)
I 000052 55 2516          1476028136946 structTask1
(_unit VHDL (task1 0 28 (structtask1 0 37 ))
	(_version v98)
	(_time 1476028136947 2016.10.09 18:48:56)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3f3c333a686968296f3b2e646a393e383c396d3c3e)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 61 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 62 (_component and2 )
		(_port
			((a)(a1))
			((b)(t1))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U3 0 63 (_component and2 )
		(_port
			((a)(s1))
			((b)(b1))
			((c)(t3))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U4 0 64 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000065 55 1013          1476028136950 BehaviorDescriptionTask1
(_unit VHDL (task1 0 28 (behaviordescriptiontask1 0 69 ))
	(_version v98)
	(_time 1476028136951 2016.10.09 18:48:56)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3f3c333a686968296d682e646a393e383c396d3c3e)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehaviorDescriptionTask1 1 -1
	)
)
I 000062 55 2363          1476028136999 TB_ARCHITECTURE_task1
(_unit VHDL (task1_tb 0 6 (tb_architecture_task1 1 9 ))
	(_version v98)
	(_time 1476028137000 2016.10.09 18:48:56)
	(_source (\./src/TestBench/task1_TB.vhd\(\./src/task1/TestBench/task1_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6e6d626e3a3839783f6e7f3769696a686c696a686f)
	(_entity
		(_time 1475854206758)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(task1
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 13 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 14 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 1 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 1 33 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z11))
		)
		(_use (_entity . task1)
		)
	)
	(_instantiation UUT2 1 41 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z12))
		)
		(_use (_entity . task1)
		)
	)
	(_object
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 1 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 1 29 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__30(_architecture 1 1 30 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__31(_architecture 2 1 31 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__49(_architecture 3 1 49 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE_task1 4 -1
	)
)
I 000038 55 467 0 testbench_for_task1
(_configuration VHDL (testbench_for_task1 0 54 (task1_tb))
	(_version v98)
	(_time 1476028137006 2016.10.09 18:48:57)
	(_source (\./src/task1/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7e7d727f2e2829697a296c242a782b787d78767b28)
	(_architecture TB_ARCHITECTURE_task1
		(_instantiation UUT1
			(_entity . task1 behaviordescriptiontask1
			)
		)
		(_instantiation UUT2
			(_entity . task1 structTask1
			)
		)
	)
)
I 000045 55 877           1476028151215 and2
(_unit VHDL (and2 0 28 (and2 0 38 ))
	(_version v98)
	(_time 1476028151216 2016.10.09 18:49:11)
	(_source (\./src/and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f9f8aea9a5aea9eafbaae8a3fdfffdfafbfff8ffac)
	(_entity
		(_time 1475852376387)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . and2 1 -1
	)
)
I 000044 55 826           1476028151270 Inv
(_unit VHDL (inv 0 28 (inv 0 37 ))
	(_version v98)
	(_time 1476028151271 2016.10.09 18:49:11)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3836313d656e6a2e316a7d636f3e313e6d3f3e3e31)
	(_entity
		(_time 1475852376910)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Inv 1 -1
	)
)
I 000044 55 873           1476028151307 Or2
(_unit VHDL (or2 0 28 (or2 0 38 ))
	(_version v98)
	(_time 1476028151308 2016.10.09 18:49:11)
	(_source (\./src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 575901555205014101054508045101505554555101)
	(_entity
		(_time 1475852377072)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Or2 1 -1
	)
)
I 000052 55 2516          1476028151354 structTask1
(_unit VHDL (task1 0 28 (structtask1 0 37 ))
	(_version v98)
	(_time 1476028151355 2016.10.09 18:49:11)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8689828881d0d190d68297ddd38087818580d48587)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 61 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 62 (_component and2 )
		(_port
			((a)(a1))
			((b)(t1))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U3 0 63 (_component and2 )
		(_port
			((a)(s1))
			((b)(b1))
			((c)(t3))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U4 0 64 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000065 55 1013          1476028151358 BehaviorDescriptionTask1
(_unit VHDL (task1 0 28 (behaviordescriptiontask1 0 69 ))
	(_version v98)
	(_time 1476028151359 2016.10.09 18:49:11)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8689828881d0d190d4d197ddd38087818580d48587)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehaviorDescriptionTask1 1 -1
	)
)
I 000062 55 2363          1476028151390 TB_ARCHITECTURE_task1
(_unit VHDL (task1_tb 0 6 (tb_architecture_task1 1 9 ))
	(_version v98)
	(_time 1476028151391 2016.10.09 18:49:11)
	(_source (\./src/TestBench/task1_TB.vhd\(\./src/task1/TestBench/task1_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a5aaa1f2a1f3f2b3f4a5b4fca2a2a1a3a7a2a1a3a4)
	(_entity
		(_time 1475854206758)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(task1
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 13 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 14 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 1 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 1 33 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z11))
		)
		(_use (_entity . task1)
		)
	)
	(_instantiation UUT2 1 41 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z12))
		)
		(_use (_entity . task1)
		)
	)
	(_object
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 1 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 1 29 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__30(_architecture 1 1 30 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__31(_architecture 2 1 31 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__49(_architecture 3 1 49 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE_task1 4 -1
	)
)
I 000038 55 467 0 testbench_for_task1
(_configuration VHDL (testbench_for_task1 0 54 (task1_tb))
	(_version v98)
	(_time 1476028151394 2016.10.09 18:49:11)
	(_source (\./src/task1/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a5aaa1f2a5f3f2b2a1f2b7fff1a3f0a3a6a3ada0f3)
	(_architecture TB_ARCHITECTURE_task1
		(_instantiation UUT1
			(_entity . task1 behaviordescriptiontask1
			)
		)
		(_instantiation UUT2
			(_entity . task1 structTask1
			)
		)
	)
)
I 000045 55 877           1476028196927 and2
(_unit VHDL (and2 0 28 (and2 0 38 ))
	(_version v98)
	(_time 1476028196928 2016.10.09 18:49:56)
	(_source (\./src/and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9095939fc5c7c08392c381ca9496949392969196c5)
	(_entity
		(_time 1475852376387)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . and2 1 -1
	)
)
I 000044 55 826           1476028196984 Inv
(_unit VHDL (inv 0 28 (inv 0 37 ))
	(_version v98)
	(_time 1476028196985 2016.10.09 18:49:56)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bfbab4ebbce9eda9b6edfae4e8b9b6b9eab8b9b9b6)
	(_entity
		(_time 1475852376910)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Inv 1 -1
	)
)
I 000044 55 873           1476028197020 Or2
(_unit VHDL (or2 0 28 (or2 0 38 ))
	(_version v98)
	(_time 1476028197021 2016.10.09 18:49:57)
	(_source (\./src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eeebbabcb9bcb8f8b8bcfcb1bde8b8e9ecedece8b8)
	(_entity
		(_time 1475852377072)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Or2 1 -1
	)
)
I 000052 55 2516          1476028197057 structTask1
(_unit VHDL (task1 0 28 (structtask1 0 37 ))
	(_version v98)
	(_time 1476028197058 2016.10.09 18:49:57)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0d090a0b585b5a1b5d091c56580b0c0a0e0b5f0e0c)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 61 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 62 (_component and2 )
		(_port
			((a)(a1))
			((b)(t1))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U3 0 63 (_component and2 )
		(_port
			((a)(s1))
			((b)(b1))
			((c)(t3))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U4 0 64 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000065 55 1013          1476028197061 BehaviorDescriptionTask1
(_unit VHDL (task1 0 28 (behaviordescriptiontask1 0 69 ))
	(_version v98)
	(_time 1476028197062 2016.10.09 18:49:57)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0d090a0b585b5a1b5f5a1c56580b0c0a0e0b5f0e0c)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehaviorDescriptionTask1 1 -1
	)
)
I 000062 55 2363          1476028197093 TB_ARCHITECTURE_task1
(_unit VHDL (task1_tb 0 6 (tb_architecture_task1 1 9 ))
	(_version v98)
	(_time 1476028197094 2016.10.09 18:49:57)
	(_source (\./src/TestBench/task1_TB.vhd\(\./src/task1/TestBench/task1_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2c282b287e7a7b3a7d2c3d752b2b282a2e2b282a2d)
	(_entity
		(_time 1475854206758)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(task1
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 13 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 14 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 1 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 1 33 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z11))
		)
		(_use (_entity . task1)
		)
	)
	(_instantiation UUT2 1 41 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z12))
		)
		(_use (_entity . task1)
		)
	)
	(_object
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 1 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 1 29 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__30(_architecture 1 1 30 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__31(_architecture 2 1 31 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__49(_architecture 3 1 49 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE_task1 4 -1
	)
)
I 000038 55 467 0 testbench_for_task1
(_configuration VHDL (testbench_for_task1 0 54 (task1_tb))
	(_version v98)
	(_time 1476028197097 2016.10.09 18:49:57)
	(_source (\./src/task1/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2c282b287a7a7b3b287b3e76782a792a2f2a24297a)
	(_architecture TB_ARCHITECTURE_task1
		(_instantiation UUT1
			(_entity . task1 behaviordescriptiontask1
			)
		)
		(_instantiation UUT2
			(_entity . task1 structTask1
			)
		)
	)
)
I 000045 55 877           1476028224259 and2
(_unit VHDL (and2 0 28 (and2 0 38 ))
	(_version v98)
	(_time 1476028224260 2016.10.09 18:50:24)
	(_source (\./src/and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 505f0553050700435203410a545654535256515605)
	(_entity
		(_time 1475852376387)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . and2 1 -1
	)
)
I 000044 55 826           1476028224316 Inv
(_unit VHDL (inv 0 28 (inv 0 37 ))
	(_version v98)
	(_time 1476028224317 2016.10.09 18:50:24)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8e81d3808ed8dc9887dccbd5d9888788db89888887)
	(_entity
		(_time 1475852376910)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Inv 1 -1
	)
)
I 000044 55 873           1476028224368 Or2
(_unit VHDL (or2 0 28 (or2 0 38 ))
	(_version v98)
	(_time 1476028224369 2016.10.09 18:50:24)
	(_source (\./src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bdb2bfe8ebefebabebefafe2eebbebbabfbebfbbeb)
	(_entity
		(_time 1475852377072)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Or2 1 -1
	)
)
I 000052 55 2516          1476028224404 structTask1
(_unit VHDL (task1 0 28 (structtask1 0 37 ))
	(_version v98)
	(_time 1476028224405 2016.10.09 18:50:24)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ddd38d8f888b8acb8dd9cc8688dbdcdadedb8fdedc)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 61 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 62 (_component and2 )
		(_port
			((a)(a1))
			((b)(t1))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U3 0 63 (_component and2 )
		(_port
			((a)(s1))
			((b)(b1))
			((c)(t3))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U4 0 64 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000065 55 1013          1476028224408 BehaviorDescriptionTask1
(_unit VHDL (task1 0 28 (behaviordescriptiontask1 0 69 ))
	(_version v98)
	(_time 1476028224409 2016.10.09 18:50:24)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ddd38d8f888b8acb8f8acc8688dbdcdadedb8fdedc)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehaviorDescriptionTask1 1 -1
	)
)
I 000062 55 2363          1476028224440 TB_ARCHITECTURE_task1
(_unit VHDL (task1_tb 0 6 (tb_architecture_task1 1 9 ))
	(_version v98)
	(_time 1476028224441 2016.10.09 18:50:24)
	(_source (\./src/TestBench/task1_TB.vhd\(\./src/task1/TestBench/task1_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fcf2acacaeaaabeaadfceda5fbfbf8fafefbf8fafd)
	(_entity
		(_time 1475854206758)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(task1
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 13 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 14 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 1 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 1 33 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z11))
		)
		(_use (_entity . task1)
		)
	)
	(_instantiation UUT2 1 41 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z12))
		)
		(_use (_entity . task1)
		)
	)
	(_object
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 1 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 1 29 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__30(_architecture 1 1 30 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__31(_architecture 2 1 31 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__49(_architecture 3 1 49 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE_task1 4 -1
	)
)
I 000038 55 467 0 testbench_for_task1
(_configuration VHDL (testbench_for_task1 0 54 (task1_tb))
	(_version v98)
	(_time 1476028224444 2016.10.09 18:50:24)
	(_source (\./src/task1/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0b055a0d5c5d5c1c0f5c19515f0d5e0d080d030e5d)
	(_architecture TB_ARCHITECTURE_task1
		(_instantiation UUT1
			(_entity . task1 behaviordescriptiontask1
			)
		)
		(_instantiation UUT2
			(_entity . task1 structTask1
			)
		)
	)
)
I 000045 55 877           1476028232897 and2
(_unit VHDL (and2 0 28 (and2 0 38 ))
	(_version v98)
	(_time 1476028232898 2016.10.09 18:50:32)
	(_source (\./src/and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 11454616454641021342004b151715121317101744)
	(_entity
		(_time 1475852376387)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . and2 1 -1
	)
)
I 000044 55 826           1476028232951 Inv
(_unit VHDL (inv 0 28 (inv 0 37 ))
	(_version v98)
	(_time 1476028232952 2016.10.09 18:50:32)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3f6b603a3c696d29366d7a64683936396a38393936)
	(_entity
		(_time 1475852376910)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Inv 1 -1
	)
)
I 000044 55 873           1476028232990 Or2
(_unit VHDL (or2 0 28 (or2 0 38 ))
	(_version v98)
	(_time 1476028232991 2016.10.09 18:50:32)
	(_source (\./src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6e3a6e6f393c3878383c7c313d6838696c6d6c6838)
	(_entity
		(_time 1475852377072)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Or2 1 -1
	)
)
I 000052 55 2516          1476028233029 structTask1
(_unit VHDL (task1 0 28 (structtask1 0 37 ))
	(_version v98)
	(_time 1476028233030 2016.10.09 18:50:33)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8edbdc80dad8d998de8a9fd5db888f898d88dc8d8f)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 61 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 62 (_component and2 )
		(_port
			((a)(a1))
			((b)(t1))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U3 0 63 (_component and2 )
		(_port
			((a)(s1))
			((b)(b1))
			((c)(t3))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U4 0 64 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000065 55 1013          1476028233033 BehaviorDescriptionTask1
(_unit VHDL (task1 0 28 (behaviordescriptiontask1 0 69 ))
	(_version v98)
	(_time 1476028233034 2016.10.09 18:50:33)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8edbdc80dad8d998dcd99fd5db888f898d88dc8d8f)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehaviorDescriptionTask1 1 -1
	)
)
I 000062 55 2363          1476028233068 TB_ARCHITECTURE_task1
(_unit VHDL (task1_tb 0 6 (tb_architecture_task1 1 9 ))
	(_version v98)
	(_time 1476028233069 2016.10.09 18:50:33)
	(_source (\./src/TestBench/task1_TB.vhd\(\./src/task1/TestBench/task1_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bce9eee8eeeaebaaedbcade5bbbbb8babebbb8babd)
	(_entity
		(_time 1475854206758)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(task1
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 13 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 14 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 1 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 1 33 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z11))
		)
		(_use (_entity . task1)
		)
	)
	(_instantiation UUT2 1 41 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z12))
		)
		(_use (_entity . task1)
		)
	)
	(_object
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 1 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 1 29 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__30(_architecture 1 1 30 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__31(_architecture 2 1 31 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__49(_architecture 3 1 49 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE_task1 4 -1
	)
)
I 000038 55 467 0 testbench_for_task1
(_configuration VHDL (testbench_for_task1 0 54 (task1_tb))
	(_version v98)
	(_time 1476028233072 2016.10.09 18:50:33)
	(_source (\./src/task1/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bce9eee8eaeaebabb8ebaee6e8bae9babfbab4b9ea)
	(_architecture TB_ARCHITECTURE_task1
		(_instantiation UUT1
			(_entity . task1 behaviordescriptiontask1
			)
		)
		(_instantiation UUT2
			(_entity . task1 structTask1
			)
		)
	)
)
I 000045 55 877           1476028254773 and2
(_unit VHDL (and2 0 28 (and2 0 38 ))
	(_version v98)
	(_time 1476028254774 2016.10.09 18:50:54)
	(_source (\./src/and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8483818ad5d3d49786d795de8082808786828582d1)
	(_entity
		(_time 1475852376387)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . and2 1 -1
	)
)
I 000044 55 826           1476028254830 Inv
(_unit VHDL (inv 0 28 (inv 0 37 ))
	(_version v98)
	(_time 1476028254831 2016.10.09 18:50:54)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b2b5bfe6e5e4e0a4bbe0f7e9e5b4bbb4e7b5b4b4bb)
	(_entity
		(_time 1475852376910)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Inv 1 -1
	)
)
I 000044 55 873           1476028254865 Or2
(_unit VHDL (or2 0 28 (or2 0 38 ))
	(_version v98)
	(_time 1476028254866 2016.10.09 18:50:54)
	(_source (\./src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e1e6b3b3e2b3b7f7b7b3f3beb2e7b7e6e3e2e3e7b7)
	(_entity
		(_time 1475852377072)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Or2 1 -1
	)
)
I 000052 55 2516          1476028254902 structTask1
(_unit VHDL (task1 0 28 (structtask1 0 37 ))
	(_version v98)
	(_time 1476028254903 2016.10.09 18:50:54)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 01070007015756175105105a540700060207530200)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 61 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 62 (_component and2 )
		(_port
			((a)(a1))
			((b)(t1))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U3 0 63 (_component and2 )
		(_port
			((a)(s1))
			((b)(b1))
			((c)(t3))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U4 0 64 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000065 55 1013          1476028254906 BehaviorDescriptionTask1
(_unit VHDL (task1 0 28 (behaviordescriptiontask1 0 69 ))
	(_version v98)
	(_time 1476028254907 2016.10.09 18:50:54)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 01070007015756175356105a540700060207530200)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehaviorDescriptionTask1 1 -1
	)
)
I 000062 55 2363          1476028254940 TB_ARCHITECTURE_task1
(_unit VHDL (task1_tb 0 6 (tb_architecture_task1 1 9 ))
	(_version v98)
	(_time 1476028254941 2016.10.09 18:50:54)
	(_source (\./src/TestBench/task1_TB.vhd\(\./src/task1/TestBench/task1_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 202621242176773671203179272724262227242621)
	(_entity
		(_time 1475854206758)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(task1
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 13 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 14 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 1 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 1 33 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z11))
		)
		(_use (_entity . task1)
		)
	)
	(_instantiation UUT2 1 41 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z12))
		)
		(_use (_entity . task1)
		)
	)
	(_object
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 1 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 1 29 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__30(_architecture 1 1 30 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__31(_architecture 2 1 31 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__49(_architecture 3 1 49 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE_task1 4 -1
	)
)
I 000038 55 467 0 testbench_for_task1
(_configuration VHDL (testbench_for_task1 0 54 (task1_tb))
	(_version v98)
	(_time 1476028254944 2016.10.09 18:50:54)
	(_source (\./src/task1/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2f292e2b7c7978382b783d757b297a292c29272a79)
	(_architecture TB_ARCHITECTURE_task1
		(_instantiation UUT1
			(_entity . task1 behaviordescriptiontask1
			)
		)
		(_instantiation UUT2
			(_entity . task1 structTask1
			)
		)
	)
)
I 000051 55 2016          1476028254982 StructMux4
(_unit VHDL (mux4 0 28 (structmux4 0 42 ))
	(_version v98)
	(_time 1476028254983 2016.10.09 18:50:54)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4f481e4c1c19135c4a400b141b48474c4b491b484a)
	(_entity
		(_time 1476028137046)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Mux2
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 48 (_component Mux2 )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_implicit)
			(_port
				((a1)(a1))
				((b1)(b1))
				((s1)(s1))
				((z1)(z1))
			)
		)
	)
	(_instantiation U2 0 49 (_component Mux2 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_implicit)
			(_port
				((a1)(a1))
				((b1)(b1))
				((s1)(s1))
				((z1)(z1))
			)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 877           1476028370724 and2
(_unit VHDL (and2 0 28 (and2 0 38 ))
	(_version v98)
	(_time 1476028370725 2016.10.09 18:52:50)
	(_source (\./src/and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 75277d74252225667726642f717371767773747320)
	(_entity
		(_time 1475852376387)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . and2 1 -1
	)
)
I 000044 55 826           1476028370780 Inv
(_unit VHDL (inv 0 28 (inv 0 37 ))
	(_version v98)
	(_time 1476028370781 2016.10.09 18:52:50)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a4f6a4f3f5f2f6b2adf6e1fff3a2ada2f1a3a2a2ad)
	(_entity
		(_time 1475852376910)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Inv 1 -1
	)
)
I 000044 55 873           1476028370815 Or2
(_unit VHDL (or2 0 28 (or2 0 38 ))
	(_version v98)
	(_time 1476028370816 2016.10.09 18:52:50)
	(_source (\./src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c3919c97c29195d59591d19c90c595c4c1c0c1c595)
	(_entity
		(_time 1475852377072)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Or2 1 -1
	)
)
I 000052 55 2516          1476028370851 structTask1
(_unit VHDL (task1 0 28 (structtask1 0 37 ))
	(_version v98)
	(_time 1476028370852 2016.10.09 18:52:50)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f2a1ffa2f1a4a5e4a2f6e3a9a7f4f3f5f1f4a0f1f3)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 61 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 62 (_component and2 )
		(_port
			((a)(a1))
			((b)(t1))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U3 0 63 (_component and2 )
		(_port
			((a)(s1))
			((b)(b1))
			((c)(t3))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U4 0 64 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000065 55 1013          1476028370855 BehaviorDescriptionTask1
(_unit VHDL (task1 0 28 (behaviordescriptiontask1 0 69 ))
	(_version v98)
	(_time 1476028370856 2016.10.09 18:52:50)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f2a1ffa2f1a4a5e4a0a5e3a9a7f4f3f5f1f4a0f1f3)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehaviorDescriptionTask1 1 -1
	)
)
I 000062 55 2363          1476028370889 TB_ARCHITECTURE_task1
(_unit VHDL (task1_tb 0 6 (tb_architecture_task1 1 9 ))
	(_version v98)
	(_time 1476028370890 2016.10.09 18:52:50)
	(_source (\./src/TestBench/task1_TB.vhd\(\./src/task1/TestBench/task1_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 114244161147460740110048161615171316151710)
	(_entity
		(_time 1475854206758)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(task1
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 13 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 14 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 1 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 1 33 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z11))
		)
		(_use (_entity . task1)
		)
	)
	(_instantiation UUT2 1 41 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z12))
		)
		(_use (_entity . task1)
		)
	)
	(_object
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 1 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 1 29 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__30(_architecture 1 1 30 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__31(_architecture 2 1 31 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__49(_architecture 3 1 49 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE_task1 4 -1
	)
)
I 000038 55 467 0 testbench_for_task1
(_configuration VHDL (testbench_for_task1 0 54 (task1_tb))
	(_version v98)
	(_time 1476028370893 2016.10.09 18:52:50)
	(_source (\./src/task1/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 11424416154746061546034b451744171217191447)
	(_architecture TB_ARCHITECTURE_task1
		(_instantiation UUT1
			(_entity . task1 behaviordescriptiontask1
			)
		)
		(_instantiation UUT2
			(_entity . task1 structTask1
			)
		)
	)
)
I 000051 55 2016          1476028370930 StructMux4
(_unit VHDL (mux4 0 28 (structmux4 0 42 ))
	(_version v98)
	(_time 1476028370931 2016.10.09 18:52:50)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4012454345161c534517041b144748434446144745)
	(_entity
		(_time 1476028137046)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Mux2
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 49 (_component Mux2 )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_implicit)
			(_port
				((a1)(a1))
				((b1)(b1))
				((s1)(s1))
				((z1)(z1))
			)
		)
	)
	(_instantiation U2 0 50 (_component Mux2 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_implicit)
			(_port
				((a1)(a1))
				((b1)(b1))
				((s1)(s1))
				((z1)(z1))
			)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 1316          1476028370934 BehMux4
(_unit VHDL (mux4 0 28 (behmux4 0 55 ))
	(_version v98)
	(_time 1476028370935 2016.10.09 18:52:50)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4012454345161c534542041b144748434446144745)
	(_entity
		(_time 1476028137046)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehMux4 2 -1
	)
)
I 000045 55 877           1476028480265 and2
(_unit VHDL (and2 0 28 (and2 0 38 ))
	(_version v98)
	(_time 1476028480266 2016.10.09 18:54:40)
	(_source (\./src/and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 505e5453050700435203410a545654535256515605)
	(_entity
		(_time 1475852376387)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . and2 1 -1
	)
)
I 000044 55 826           1476028480323 Inv
(_unit VHDL (inv 0 28 (inv 0 37 ))
	(_version v98)
	(_time 1476028480324 2016.10.09 18:54:40)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8e8082808ed8dc9887dccbd5d9888788db89888887)
	(_entity
		(_time 1475852376910)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Inv 1 -1
	)
)
I 000044 55 873           1476028480364 Or2
(_unit VHDL (or2 0 28 (or2 0 38 ))
	(_version v98)
	(_time 1476028480365 2016.10.09 18:54:40)
	(_source (\./src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bdb3eee8ebefebabebefafe2eebbebbabfbebfbbeb)
	(_entity
		(_time 1475852377072)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Or2 1 -1
	)
)
I 000052 55 2516          1476028480404 structTask1
(_unit VHDL (task1 0 28 (structtask1 0 37 ))
	(_version v98)
	(_time 1476028480405 2016.10.09 18:54:40)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ddd2dc8f888b8acb8dd9cc8688dbdcdadedb8fdedc)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 61 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 62 (_component and2 )
		(_port
			((a)(a1))
			((b)(t1))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U3 0 63 (_component and2 )
		(_port
			((a)(s1))
			((b)(b1))
			((c)(t3))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U4 0 64 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000065 55 1013          1476028480408 BehaviorDescriptionTask1
(_unit VHDL (task1 0 28 (behaviordescriptiontask1 0 69 ))
	(_version v98)
	(_time 1476028480409 2016.10.09 18:54:40)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ddd2dc8f888b8acb8f8acc8688dbdcdadedb8fdedc)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehaviorDescriptionTask1 1 -1
	)
)
I 000062 55 2363          1476028480451 TB_ARCHITECTURE_task1
(_unit VHDL (task1_tb 0 6 (tb_architecture_task1 1 9 ))
	(_version v98)
	(_time 1476028480452 2016.10.09 18:54:40)
	(_source (\./src/TestBench/task1_TB.vhd\(\./src/task1/TestBench/task1_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0b04090d585d5c1d5a0b1a520c0c0f0d090c0f0d0a)
	(_entity
		(_time 1475854206758)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(task1
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 13 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 14 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 1 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 1 33 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z11))
		)
		(_use (_entity . task1)
		)
	)
	(_instantiation UUT2 1 41 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z12))
		)
		(_use (_entity . task1)
		)
	)
	(_object
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 1 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 1 29 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__30(_architecture 1 1 30 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__31(_architecture 2 1 31 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__49(_architecture 3 1 49 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE_task1 4 -1
	)
)
I 000038 55 467 0 testbench_for_task1
(_configuration VHDL (testbench_for_task1 0 54 (task1_tb))
	(_version v98)
	(_time 1476028480455 2016.10.09 18:54:40)
	(_source (\./src/task1/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0b04090d5c5d5c1c0f5c19515f0d5e0d080d030e5d)
	(_architecture TB_ARCHITECTURE_task1
		(_instantiation UUT1
			(_entity . task1 behaviordescriptiontask1
			)
		)
		(_instantiation UUT2
			(_entity . task1 structTask1
			)
		)
	)
)
I 000051 55 2016          1476028480489 StructMux4
(_unit VHDL (mux4 0 28 (structmux4 0 42 ))
	(_version v98)
	(_time 1476028480490 2016.10.09 18:54:40)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3a34683e6e6c66293f6d7e616e3d32393e3c6e3d3f)
	(_entity
		(_time 1476028137046)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux2
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 49 (_component mux2 )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_implicit)
			(_port
				((a1)(a1))
				((b1)(b1))
				((s1)(s1))
				((z1)(z1))
			)
		)
	)
	(_instantiation U2 0 50 (_component mux2 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_implicit)
			(_port
				((a1)(a1))
				((b1)(b1))
				((s1)(s1))
				((z1)(z1))
			)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 1316          1476028480494 BehMux4
(_unit VHDL (mux4 0 28 (behmux4 0 55 ))
	(_version v98)
	(_time 1476028480495 2016.10.09 18:54:40)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3a34683e6e6c66293f387e616e3d32393e3c6e3d3f)
	(_entity
		(_time 1476028137046)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehMux4 2 -1
	)
)
I 000045 55 877           1476028519672 and2
(_unit VHDL (and2 0 28 (and2 0 38 ))
	(_version v98)
	(_time 1476028519673 2016.10.09 18:55:19)
	(_source (\./src/and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3e39693b3e696e2d3c6d2f643a383a3d3c383f386b)
	(_entity
		(_time 1475852376387)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . and2 1 -1
	)
)
I 000044 55 826           1476028519729 Inv
(_unit VHDL (inv 0 28 (inv 0 37 ))
	(_version v98)
	(_time 1476028519730 2016.10.09 18:55:19)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7d7a227c7c2b2f6b742f38262a7b747b287a7b7b74)
	(_entity
		(_time 1475852376910)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Inv 1 -1
	)
)
I 000044 55 873           1476028519767 Or2
(_unit VHDL (or2 0 28 (or2 0 38 ))
	(_version v98)
	(_time 1476028519768 2016.10.09 18:55:19)
	(_source (\./src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9c9b9c92cdceca8acace8ec3cf9aca9b9e9f9e9aca)
	(_entity
		(_time 1475852377072)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Or2 1 -1
	)
)
I 000052 55 2516          1476028519806 structTask1
(_unit VHDL (task1 0 28 (structtask1 0 37 ))
	(_version v98)
	(_time 1476028519807 2016.10.09 18:55:19)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cbcd999e989d9cdd9bcfda909ecdcaccc8cd99c8ca)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 61 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 62 (_component and2 )
		(_port
			((a)(a1))
			((b)(t1))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U3 0 63 (_component and2 )
		(_port
			((a)(s1))
			((b)(b1))
			((c)(t3))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U4 0 64 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000065 55 1013          1476028519810 BehaviorDescriptionTask1
(_unit VHDL (task1 0 28 (behaviordescriptiontask1 0 69 ))
	(_version v98)
	(_time 1476028519811 2016.10.09 18:55:19)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cbcd999e989d9cdd999cda909ecdcaccc8cd99c8ca)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehaviorDescriptionTask1 1 -1
	)
)
I 000062 55 2363          1476028519846 TB_ARCHITECTURE_task1
(_unit VHDL (task1_tb 0 6 (tb_architecture_task1 1 9 ))
	(_version v98)
	(_time 1476028519847 2016.10.09 18:55:19)
	(_source (\./src/TestBench/task1_TB.vhd\(\./src/task1/TestBench/task1_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eaecb8b9babcbdfcbbeafbb3ededeeece8edeeeceb)
	(_entity
		(_time 1475854206758)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(task1
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 13 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 14 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 1 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 1 33 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z11))
		)
		(_use (_entity . task1)
		)
	)
	(_instantiation UUT2 1 41 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z12))
		)
		(_use (_entity . task1)
		)
	)
	(_object
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 1 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 1 29 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__30(_architecture 1 1 30 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__31(_architecture 2 1 31 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__49(_architecture 3 1 49 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE_task1 4 -1
	)
)
I 000038 55 467 0 testbench_for_task1
(_configuration VHDL (testbench_for_task1 0 54 (task1_tb))
	(_version v98)
	(_time 1476028519850 2016.10.09 18:55:19)
	(_source (\./src/task1/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fafca8aaaeacadedfeade8a0aefcaffcf9fcf2ffac)
	(_architecture TB_ARCHITECTURE_task1
		(_instantiation UUT1
			(_entity . task1 behaviordescriptiontask1
			)
		)
		(_instantiation UUT2
			(_entity . task1 structTask1
			)
		)
	)
)
I 000051 55 2031          1476028519885 StructMux4
(_unit VHDL (mux4 0 28 (structmux4 0 42 ))
	(_version v98)
	(_time 1476028519886 2016.10.09 18:55:19)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 191d4d1f154f450a1c4e5d424d1e111a1d1f4d1e1c)
	(_entity
		(_time 1476028137046)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 49 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_implicit)
			(_port
				((a1)(a1))
				((b1)(b1))
				((s1)(s1))
				((z1)(z1))
			)
		)
	)
	(_instantiation U2 0 50 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_implicit)
			(_port
				((a1)(a1))
				((b1)(b1))
				((s1)(s1))
				((z1)(z1))
			)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 1316          1476028519889 BehMux4
(_unit VHDL (mux4 0 28 (behmux4 0 55 ))
	(_version v98)
	(_time 1476028519890 2016.10.09 18:55:19)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 191d4d1f154f450a1c1b5d424d1e111a1d1f4d1e1c)
	(_entity
		(_time 1476028137046)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_process
			(line__58(_architecture 0 0 58 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehMux4 2 -1
	)
)
I 000051 55 2031          1476028601498 StructMux4
(_unit VHDL (mux4 0 28 (structmux4 0 42 ))
	(_version v98)
	(_time 1476028601499 2016.10.09 18:56:41)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e2e1e3b0e5b4bef1e7eca6b9b6e5eae1e6e4b6e5e7)
	(_entity
		(_time 1476028137046)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 49 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_implicit)
			(_port
				((a1)(a1))
				((b1)(b1))
				((s1)(s1))
				((z1)(z1))
			)
		)
	)
	(_instantiation U2 0 50 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_implicit)
			(_port
				((a1)(a1))
				((b1)(b1))
				((s1)(s1))
				((z1)(z1))
			)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 1316          1476028601504 BehMux4
(_unit VHDL (mux4 0 28 (behmux4 0 53 ))
	(_version v98)
	(_time 1476028601505 2016.10.09 18:56:41)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f2f1f3a3f5a4aee1f7f0b6a9a6f5faf1f6f4a6f5f7)
	(_entity
		(_time 1476028137046)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_process
			(line__56(_architecture 0 0 56 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehMux4 2 -1
	)
)
I 000051 55 2031          1476028645893 StructMux4
(_unit VHDL (mux4 0 28 (structmux4 0 42 ))
	(_version v98)
	(_time 1476028645894 2016.10.09 18:57:25)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 494f4e4a451f155a4f4d0d121d4e414a4d4f1d4e4c)
	(_entity
		(_time 1476028137046)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 49 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_implicit)
			(_port
				((a1)(a1))
				((b1)(b1))
				((s1)(s1))
				((z1)(z1))
			)
		)
	)
	(_instantiation U2 0 55 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_implicit)
			(_port
				((a1)(a1))
				((b1)(b1))
				((s1)(s1))
				((z1)(z1))
			)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 1316          1476028645919 BehMux4
(_unit VHDL (mux4 0 28 (behmux4 0 63 ))
	(_version v98)
	(_time 1476028645920 2016.10.09 18:57:25)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 686e6f69653e347b6d6a2c333c6f606b6c6e3c6f6d)
	(_entity
		(_time 1476028137046)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehMux4 2 -1
	)
)
I 000045 55 877           1476028704650 and2
(_unit VHDL (and2 0 28 (and2 0 38 ))
	(_version v98)
	(_time 1476028704651 2016.10.09 18:58:24)
	(_source (\./src/and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d787d785858087c4d584c68dd3d1d3d4d5d1d6d182)
	(_entity
		(_time 1475852376387)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . and2 1 -1
	)
)
I 000044 55 826           1476028704702 Inv
(_unit VHDL (inv 0 28 (inv 0 37 ))
	(_version v98)
	(_time 1476028704703 2016.10.09 18:58:24)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 05550e03555357130c57405e52030c03500203030c)
	(_entity
		(_time 1475852376910)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Inv 1 -1
	)
)
I 000044 55 873           1476028704738 Or2
(_unit VHDL (or2 0 28 (or2 0 38 ))
	(_version v98)
	(_time 1476028704739 2016.10.09 18:58:24)
	(_source (\./src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 34646030326662226266266b673262333637363262)
	(_entity
		(_time 1475852377072)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Or2 1 -1
	)
)
I 000052 55 2516          1476028704791 structTask1
(_unit VHDL (task1 0 28 (structtask1 0 37 ))
	(_version v98)
	(_time 1476028704792 2016.10.09 18:58:24)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 633265636135347533677238366562646065316062)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 61 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 62 (_component and2 )
		(_port
			((a)(a1))
			((b)(t1))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U3 0 63 (_component and2 )
		(_port
			((a)(s1))
			((b)(b1))
			((c)(t3))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U4 0 64 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000065 55 1013          1476028704795 BehaviorDescriptionTask1
(_unit VHDL (task1 0 28 (behaviordescriptiontask1 0 69 ))
	(_version v98)
	(_time 1476028704796 2016.10.09 18:58:24)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 633265636135347531347238366562646065316062)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehaviorDescriptionTask1 1 -1
	)
)
I 000062 55 2363          1476028704830 TB_ARCHITECTURE_task1
(_unit VHDL (task1_tb 0 6 (tb_architecture_task1 1 9 ))
	(_version v98)
	(_time 1476028704831 2016.10.09 18:58:24)
	(_source (\./src/TestBench/task1_TB.vhd\(\./src/task1/TestBench/task1_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 82d3848c81d4d594d38293db858586848085868483)
	(_entity
		(_time 1475854206758)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(task1
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 13 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 14 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 1 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 1 33 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z11))
		)
		(_use (_entity . task1)
		)
	)
	(_instantiation UUT2 1 41 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z12))
		)
		(_use (_entity . task1)
		)
	)
	(_object
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 1 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 1 29 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__30(_architecture 1 1 30 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__31(_architecture 2 1 31 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__49(_architecture 3 1 49 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE_task1 4 -1
	)
)
I 000038 55 467 0 testbench_for_task1
(_configuration VHDL (testbench_for_task1 0 54 (task1_tb))
	(_version v98)
	(_time 1476028704834 2016.10.09 18:58:24)
	(_source (\./src/task1/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 92c3949d95c4c58596c580c8c694c79491949a97c4)
	(_architecture TB_ARCHITECTURE_task1
		(_instantiation UUT1
			(_entity . task1 behaviordescriptiontask1
			)
		)
		(_instantiation UUT2
			(_entity . task1 structTask1
			)
		)
	)
)
I 000047 55 2027          1476028704884 Struct
(_unit VHDL (mux4 0 28 (struct 0 42 ))
	(_version v98)
	(_time 1476028704885 2016.10.09 18:58:24)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c1919795c5979dd2c7c5859a95c6c9c2c5c795c6c4)
	(_entity
		(_time 1476028137046)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 49 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_implicit)
			(_port
				((a1)(a1))
				((b1)(b1))
				((s1)(s1))
				((z1)(z1))
			)
		)
	)
	(_instantiation U2 0 55 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_implicit)
			(_port
				((a1)(a1))
				((b1)(b1))
				((s1)(s1))
				((z1)(z1))
			)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 1316          1476028704889 BehMux4
(_unit VHDL (mux4 0 28 (behmux4 0 64 ))
	(_version v98)
	(_time 1476028704890 2016.10.09 18:58:24)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c1919795c5979dd2c4c3859a95c6c9c2c5c795c6c4)
	(_entity
		(_time 1476028137046)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__68(_architecture 1 0 68 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehMux4 2 -1
	)
)
I 000045 55 877           1476029015852 and2
(_unit VHDL (and2 0 28 (and2 0 38 ))
	(_version v98)
	(_time 1476029015853 2016.10.09 19:03:35)
	(_source (\./src/and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7a2e7a7b7e2d2a6978296b207e7c7e79787c7b7c2f)
	(_entity
		(_time 1475852376387)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . and2 1 -1
	)
)
I 000044 55 826           1476029015907 Inv
(_unit VHDL (inv 0 28 (inv 0 37 ))
	(_version v98)
	(_time 1476029015908 2016.10.09 19:03:35)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a9fda1fef5fffbbfa0fbecf2feafa0affcaeafafa0)
	(_entity
		(_time 1475852376910)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Inv 1 -1
	)
)
I 000044 55 873           1476029015955 Or2
(_unit VHDL (or2 0 28 (or2 0 38 ))
	(_version v98)
	(_time 1476029015956 2016.10.09 19:03:35)
	(_source (\./src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d7838084d28581c18185c58884d181d0d5d4d5d181)
	(_entity
		(_time 1475852377072)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Or2 1 -1
	)
)
I 000052 55 2516          1476029016000 structTask1
(_unit VHDL (task1 0 28 (structtask1 0 37 ))
	(_version v98)
	(_time 1476029016001 2016.10.09 19:03:35)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 06530000015051105602175d530007010500540507)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 61 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 62 (_component and2 )
		(_port
			((a)(a1))
			((b)(t1))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U3 0 63 (_component and2 )
		(_port
			((a)(s1))
			((b)(b1))
			((c)(t3))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U4 0 64 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000065 55 1013          1476029016004 BehaviorDescriptionTask1
(_unit VHDL (task1 0 28 (behaviordescriptiontask1 0 69 ))
	(_version v98)
	(_time 1476029016005 2016.10.09 19:03:36)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 16431011114041004441074d431017111510441517)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehaviorDescriptionTask1 1 -1
	)
)
I 000062 55 2363          1476029016046 TB_ARCHITECTURE_task1
(_unit VHDL (task1_tb 0 6 (tb_architecture_task1 1 9 ))
	(_version v98)
	(_time 1476029016047 2016.10.09 19:03:36)
	(_source (\./src/TestBench/task1_TB.vhd\(\./src/task1/TestBench/task1_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 35603330316362236435246c323231333732313334)
	(_entity
		(_time 1475854206758)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(task1
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 13 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 14 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 1 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 1 33 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z11))
		)
		(_use (_entity . task1)
		)
	)
	(_instantiation UUT2 1 41 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z12))
		)
		(_use (_entity . task1)
		)
	)
	(_object
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 1 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 1 29 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__30(_architecture 1 1 30 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__31(_architecture 2 1 31 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__49(_architecture 3 1 49 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE_task1 4 -1
	)
)
I 000038 55 467 0 testbench_for_task1
(_configuration VHDL (testbench_for_task1 0 54 (task1_tb))
	(_version v98)
	(_time 1476029016050 2016.10.09 19:03:36)
	(_source (\./src/task1/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 45104347451312524112571f1143104346434d4013)
	(_architecture TB_ARCHITECTURE_task1
		(_instantiation UUT1
			(_entity . task1 behaviordescriptiontask1
			)
		)
		(_instantiation UUT2
			(_entity . task1 structTask1
			)
		)
	)
)
I 000047 55 2027          1476029016093 Struct
(_unit VHDL (mux4 0 28 (struct 0 42 ))
	(_version v98)
	(_time 1476029016094 2016.10.09 19:03:36)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 64303265653238776260203f30636c676062306361)
	(_entity
		(_time 1476028137046)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 49 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_implicit)
			(_port
				((a1)(a1))
				((b1)(b1))
				((s1)(s1))
				((z1)(z1))
			)
		)
	)
	(_instantiation U2 0 55 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_implicit)
			(_port
				((a1)(a1))
				((b1)(b1))
				((s1)(s1))
				((z1)(z1))
			)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 1316          1476029016099 BehMux4
(_unit VHDL (mux4 0 28 (behmux4 0 64 ))
	(_version v98)
	(_time 1476029016100 2016.10.09 19:03:36)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 74202274752228677176302f20737c777072207371)
	(_entity
		(_time 1476028137046)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_process
			(line__67(_architecture 0 0 67 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__68(_architecture 1 0 68 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehMux4 2 -1
	)
)
I 000045 55 877           1476029055516 and2
(_unit VHDL (and2 0 28 (and2 0 38 ))
	(_version v98)
	(_time 1476029055517 2016.10.09 19:04:15)
	(_source (\./src/and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 626030623535327160317338666466616064636437)
	(_entity
		(_time 1475852376387)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . and2 1 -1
	)
)
I 000044 55 826           1476029055582 Inv
(_unit VHDL (inv 0 28 (inv 0 37 ))
	(_version v98)
	(_time 1476029055583 2016.10.09 19:04:15)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b0b2eae4e5e6e2a6b9e2f5ebe7b6b9b6e5b7b6b6b9)
	(_entity
		(_time 1475852376910)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Inv 1 -1
	)
)
I 000044 55 873           1476029055626 Or2
(_unit VHDL (or2 0 28 (or2 0 38 ))
	(_version v98)
	(_time 1476029055627 2016.10.09 19:04:15)
	(_source (\./src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cfcdca9b9b9d99d9999ddd909cc999c8cdcccdc999)
	(_entity
		(_time 1475852377072)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Or2 1 -1
	)
)
I 000052 55 2516          1476029055703 structTask1
(_unit VHDL (task1 0 28 (structtask1 0 37 ))
	(_version v98)
	(_time 1476029055704 2016.10.09 19:04:15)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1d1e4d1a484b4a0b4d190c46481b1c1a1e1b4f1e1c)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 61 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 62 (_component and2 )
		(_port
			((a)(a1))
			((b)(t1))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U3 0 63 (_component and2 )
		(_port
			((a)(s1))
			((b)(b1))
			((c)(t3))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U4 0 64 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000065 55 1013          1476029055707 BehaviorDescriptionTask1
(_unit VHDL (task1 0 28 (behaviordescriptiontask1 0 69 ))
	(_version v98)
	(_time 1476029055708 2016.10.09 19:04:15)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1d1e4d1a484b4a0b4f4a0c46481b1c1a1e1b4f1e1c)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehaviorDescriptionTask1 1 -1
	)
)
I 000062 55 2363          1476029055756 TB_ARCHITECTURE_task1
(_unit VHDL (task1_tb 0 6 (tb_architecture_task1 1 9 ))
	(_version v98)
	(_time 1476029055757 2016.10.09 19:04:15)
	(_source (\./src/TestBench/task1_TB.vhd\(\./src/task1/TestBench/task1_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5c5f0c5f0e0a0b4a0d5c4d055b5b585a5e5b585a5d)
	(_entity
		(_time 1475854206758)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(task1
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 13 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 14 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 1 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 1 33 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z11))
		)
		(_use (_entity . task1)
		)
	)
	(_instantiation UUT2 1 41 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z12))
		)
		(_use (_entity . task1)
		)
	)
	(_object
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 1 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 1 29 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__30(_architecture 1 1 30 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__31(_architecture 2 1 31 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__49(_architecture 3 1 49 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE_task1 4 -1
	)
)
I 000038 55 467 0 testbench_for_task1
(_configuration VHDL (testbench_for_task1 0 54 (task1_tb))
	(_version v98)
	(_time 1476029055760 2016.10.09 19:04:15)
	(_source (\./src/task1/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5c5f0c5f0a0a0b4b580b4e06085a095a5f5a54590a)
	(_architecture TB_ARCHITECTURE_task1
		(_instantiation UUT1
			(_entity . task1 behaviordescriptiontask1
			)
		)
		(_instantiation UUT2
			(_entity . task1 structTask1
			)
		)
	)
)
I 000047 55 2022          1476029055815 Struct
(_unit VHDL (megamux 0 4 (struct 0 13 ))
	(_version v98)
	(_time 1476029055816 2016.10.09 19:04:15)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8b898b85dcdcd89d8bdbcfd0df8c838ddf8d8e8d8c)
	(_entity
		(_time 1476029055812)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 20 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_implicit)
			(_port
				((a1)(a1))
				((b1)(b1))
				((s1)(s1))
				((z1)(z1))
			)
		)
	)
	(_instantiation U2 0 26 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_implicit)
			(_port
				((a1)(a1))
				((b1)(b1))
				((s1)(s1))
				((z1)(z1))
			)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1303          1476029055820 Beh
(_unit VHDL (megamux 0 4 (beh 0 34 ))
	(_version v98)
	(_time 1476029055821 2016.10.09 19:04:15)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9a989a95cecdc98c9a9cdec1ce9d929cce9c9f9c9d)
	(_entity
		(_time 1476029055812)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(4)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000045 55 877           1476029075869 and2
(_unit VHDL (and2 0 28 (and2 0 38 ))
	(_version v98)
	(_time 1476029075870 2016.10.09 19:04:35)
	(_source (\./src/and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e9e6babab5beb9faebbaf8b3edefedeaebefe8efbc)
	(_entity
		(_time 1475852376387)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . and2 1 -1
	)
)
I 000044 55 826           1476029075924 Inv
(_unit VHDL (inv 0 28 (inv 0 37 ))
	(_version v98)
	(_time 1476029075925 2016.10.09 19:04:35)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1817421f454e4a0e114a5d434f1e111e4d1f1e1e11)
	(_entity
		(_time 1475852376910)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Inv 1 -1
	)
)
I 000044 55 873           1476029075959 Or2
(_unit VHDL (or2 0 28 (or2 0 38 ))
	(_version v98)
	(_time 1476029075960 2016.10.09 19:04:35)
	(_source (\./src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 474842444215115111155518144111404544454111)
	(_entity
		(_time 1475852377072)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Or2 1 -1
	)
)
I 000052 55 2516          1476029075997 structTask1
(_unit VHDL (task1 0 28 (structtask1 0 37 ))
	(_version v98)
	(_time 1476029075998 2016.10.09 19:04:35)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 66683166613031703662773d336067616560346567)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 61 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 62 (_component and2 )
		(_port
			((a)(a1))
			((b)(t1))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U3 0 63 (_component and2 )
		(_port
			((a)(s1))
			((b)(b1))
			((c)(t3))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U4 0 64 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000065 55 1013          1476029076001 BehaviorDescriptionTask1
(_unit VHDL (task1 0 28 (behaviordescriptiontask1 0 69 ))
	(_version v98)
	(_time 1476029076002 2016.10.09 19:04:35)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 66683166613031703431773d336067616560346567)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehaviorDescriptionTask1 1 -1
	)
)
I 000062 55 2363          1476029076038 TB_ARCHITECTURE_task1
(_unit VHDL (task1_tb 0 6 (tb_architecture_task1 1 9 ))
	(_version v98)
	(_time 1476029076039 2016.10.09 19:04:36)
	(_source (\./src/TestBench/task1_TB.vhd\(\./src/task1/TestBench/task1_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 959bc29a91c3c283c49584cc929291939792919394)
	(_entity
		(_time 1475854206758)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(task1
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 13 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 14 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 1 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 1 33 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z11))
		)
		(_use (_entity . task1)
		)
	)
	(_instantiation UUT2 1 41 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z12))
		)
		(_use (_entity . task1)
		)
	)
	(_object
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 1 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 1 29 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__30(_architecture 1 1 30 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__31(_architecture 2 1 31 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__49(_architecture 3 1 49 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE_task1 4 -1
	)
)
I 000038 55 467 0 testbench_for_task1
(_configuration VHDL (testbench_for_task1 0 54 (task1_tb))
	(_version v98)
	(_time 1476029076042 2016.10.09 19:04:36)
	(_source (\./src/task1/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 959bc29a95c3c28291c287cfc193c09396939d90c3)
	(_architecture TB_ARCHITECTURE_task1
		(_instantiation UUT1
			(_entity . task1 behaviordescriptiontask1
			)
		)
		(_instantiation UUT2
			(_entity . task1 structTask1
			)
		)
	)
)
V 000047 55 2022          1476029076090 Struct
(_unit VHDL (megamux 0 4 (struct 0 13 ))
	(_version v98)
	(_time 1476029076091 2016.10.09 19:04:36)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c4cbc391c59397d2c494809f90c3ccc290c2c1c2c3)
	(_entity
		(_time 1476029055811)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation T1 0 20 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_implicit)
			(_port
				((a1)(a1))
				((b1)(b1))
				((s1)(s1))
				((z1)(z1))
			)
		)
	)
	(_instantiation T2 0 26 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_implicit)
			(_port
				((a1)(a1))
				((b1)(b1))
				((s1)(s1))
				((z1)(z1))
			)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000044 55 1303          1476029076094 Beh
(_unit VHDL (megamux 0 4 (beh 0 34 ))
	(_version v98)
	(_time 1476029076095 2016.10.09 19:04:36)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c4cbc391c59397d2c4c2809f90c3ccc290c2c1c2c3)
	(_entity
		(_time 1476029055811)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(4)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 2 -1
	)
)
I 000045 55 877           1476029222758 and2
(_unit VHDL (and2 0 28 (and2 0 38 ))
	(_version v98)
	(_time 1476029222759 2016.10.09 19:07:02)
	(_source (\./src/and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b4e6bce0e5e3e4a7b6e7a5eeb0b2b0b7b6b2b5b2e1)
	(_entity
		(_time 1475852376387)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . and2 1 -1
	)
)
I 000044 55 826           1476029222812 Inv
(_unit VHDL (inv 0 28 (inv 0 37 ))
	(_version v98)
	(_time 1476029222813 2016.10.09 19:07:02)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e3b1e3b0b5b5b1f5eab1a6b8b4e5eae5b6e4e5e5ea)
	(_entity
		(_time 1475852376910)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Inv 1 -1
	)
)
I 000044 55 873           1476029222848 Or2
(_unit VHDL (or2 0 28 (or2 0 38 ))
	(_version v98)
	(_time 1476029222849 2016.10.09 19:07:02)
	(_source (\./src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 12401514124044044440004d411444151011101444)
	(_entity
		(_time 1475852377072)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Or2 1 -1
	)
)
I 000045 55 1068          1476029222892 mux4
(_unit VHDL (mux4 0 28 (mux4 0 42 ))
	(_version v98)
	(_time 1476029222893 2016.10.09 19:07:02)
	(_source (\./src/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3163343535676d223433756a653639323537653634)
	(_entity
		(_time 1476029222889)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000052 55 2516          1476029222903 structTask1
(_unit VHDL (task1 0 28 (structtask1 0 37 ))
	(_version v98)
	(_time 1476029222904 2016.10.09 19:07:02)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 41121443411716571145501a144740464247134240)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 61 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 62 (_component and2 )
		(_port
			((a)(a1))
			((b)(t1))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U3 0 63 (_component and2 )
		(_port
			((a)(s1))
			((b)(b1))
			((c)(t3))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U4 0 64 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000065 55 1013          1476029222907 BehaviorDescriptionTask1
(_unit VHDL (task1 0 28 (behaviordescriptiontask1 0 69 ))
	(_version v98)
	(_time 1476029222908 2016.10.09 19:07:02)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 41121443411716571316501a144740464247134240)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehaviorDescriptionTask1 1 -1
	)
)
I 000062 55 2363          1476029222949 TB_ARCHITECTURE_task1
(_unit VHDL (task1_tb 0 6 (tb_architecture_task1 1 9 ))
	(_version v98)
	(_time 1476029222950 2016.10.09 19:07:02)
	(_source (\./src/TestBench/task1_TB.vhd\(\./src/task1/TestBench/task1_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6f3c3a6f383938793e6f7e3668686b696d686b696e)
	(_entity
		(_time 1475854206758)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(task1
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 13 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 14 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 1 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 1 33 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z11))
		)
		(_use (_entity . task1)
		)
	)
	(_instantiation UUT2 1 41 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z12))
		)
		(_use (_entity . task1)
		)
	)
	(_object
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 1 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 1 29 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__30(_architecture 1 1 30 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__31(_architecture 2 1 31 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__49(_architecture 3 1 49 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE_task1 4 -1
	)
)
I 000038 55 467 0 testbench_for_task1
(_configuration VHDL (testbench_for_task1 0 54 (task1_tb))
	(_version v98)
	(_time 1476029222954 2016.10.09 19:07:02)
	(_source (\./src/task1/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6f3c3a6f3c3938786b387d353b693a696c69676a39)
	(_architecture TB_ARCHITECTURE_task1
		(_instantiation UUT1
			(_entity . task1 behaviordescriptiontask1
			)
		)
		(_instantiation UUT2
			(_entity . task1 structTask1
			)
		)
	)
)
I 000051 55 1074          1476029245116 StructMux4
(_unit VHDL (mux4 0 28 (structmux4 0 42 ))
	(_version v98)
	(_time 1476029245117 2016.10.09 19:07:25)
	(_source (\./src/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0b0e5e0c5c5d57180e094f505f0c03080f0d5f0c0e)
	(_entity
		(_time 1476029222888)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000045 55 877           1476029270440 and2
(_unit VHDL (and2 0 28 (and2 0 38 ))
	(_version v98)
	(_time 1476029270441 2016.10.09 19:07:50)
	(_source (\./src/and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ece3eebfeabbbcffeebffdb6e8eae8efeeeaedeab9)
	(_entity
		(_time 1475852376387)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . and2 1 -1
	)
)
I 000044 55 826           1476029270492 Inv
(_unit VHDL (inv 0 28 (inv 0 37 ))
	(_version v98)
	(_time 1476029270493 2016.10.09 19:07:50)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2a25272e2e7c783c23786f717d2c232c7f2d2c2c23)
	(_entity
		(_time 1475852376910)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Inv 1 -1
	)
)
I 000044 55 873           1476029270532 Or2
(_unit VHDL (or2 0 28 (or2 0 38 ))
	(_version v98)
	(_time 1476029270533 2016.10.09 19:07:50)
	(_source (\./src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4a45184919181c5c1c185815194c1c4d4849484c1c)
	(_entity
		(_time 1475852377072)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Or2 1 -1
	)
)
I 000051 55 2025          1476029270568 StructMux4
(_unit VHDL (mux4 0 28 (structmux4 0 42 ))
	(_version v98)
	(_time 1476029270569 2016.10.09 19:07:50)
	(_source (\./src/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 78772878752e246b7e7a3c232c7f707b7c7e2c7f7d)
	(_entity
		(_time 1476029222888)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 50 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_implicit)
			(_port
				((a1)(a1))
				((b1)(b1))
				((s1)(s1))
				((z1)(z1))
			)
		)
	)
	(_instantiation U2 0 56 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_implicit)
			(_port
				((a1)(a1))
				((b1)(b1))
				((s1)(s1))
				((z1)(z1))
			)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000052 55 2516          1476029270580 structTask1
(_unit VHDL (task1 0 28 (structtask1 0 37 ))
	(_version v98)
	(_time 1476029270581 2016.10.09 19:07:50)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8886888681dedf9ed88c99d3dd8e898f8b8eda8b89)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 61 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 62 (_component and2 )
		(_port
			((a)(a1))
			((b)(t1))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U3 0 63 (_component and2 )
		(_port
			((a)(s1))
			((b)(b1))
			((c)(t3))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U4 0 64 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000065 55 1013          1476029270584 BehaviorDescriptionTask1
(_unit VHDL (task1 0 28 (behaviordescriptiontask1 0 69 ))
	(_version v98)
	(_time 1476029270585 2016.10.09 19:07:50)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8886888681dedf9edadf99d3dd8e898f8b8eda8b89)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehaviorDescriptionTask1 1 -1
	)
)
I 000062 55 2363          1476029270626 TB_ARCHITECTURE_task1
(_unit VHDL (task1_tb 0 6 (tb_architecture_task1 1 9 ))
	(_version v98)
	(_time 1476029270627 2016.10.09 19:07:50)
	(_source (\./src/TestBench/task1_TB.vhd\(\./src/task1/TestBench/task1_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a7a9a7f0a1f1f0b1f6a7b6fea0a0a3a1a5a0a3a1a6)
	(_entity
		(_time 1475854206758)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(task1
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 13 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 14 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 1 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 1 33 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z11))
		)
		(_use (_entity . task1)
		)
	)
	(_instantiation UUT2 1 41 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z12))
		)
		(_use (_entity . task1)
		)
	)
	(_object
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 1 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 1 29 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__30(_architecture 1 1 30 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__31(_architecture 2 1 31 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__49(_architecture 3 1 49 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE_task1 4 -1
	)
)
I 000038 55 467 0 testbench_for_task1
(_configuration VHDL (testbench_for_task1 0 54 (task1_tb))
	(_version v98)
	(_time 1476029270631 2016.10.09 19:07:50)
	(_source (\./src/task1/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b7b9b7e3b5e1e0a0b3e0a5ede3b1e2b1b4b1bfb2e1)
	(_architecture TB_ARCHITECTURE_task1
		(_instantiation UUT1
			(_entity . task1 behaviordescriptiontask1
			)
		)
		(_instantiation UUT2
			(_entity . task1 structTask1
			)
		)
	)
)
I 000045 55 877           1476029425346 and2
(_unit VHDL (and2 0 28 (and2 0 38 ))
	(_version v98)
	(_time 1476029425347 2016.10.09 19:10:25)
	(_source (\./src/and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 06560600555156150455175c020002050400070053)
	(_entity
		(_time 1475852376387)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . and2 1 -1
	)
)
I 000044 55 826           1476029425430 Inv
(_unit VHDL (inv 0 28 (inv 0 37 ))
	(_version v98)
	(_time 1476029425431 2016.10.09 19:10:25)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 64346c64353236726d36213f33626d62316362626d)
	(_entity
		(_time 1475852376910)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Inv 1 -1
	)
)
I 000044 55 873           1476029425506 Or2
(_unit VHDL (or2 0 28 (or2 0 38 ))
	(_version v98)
	(_time 1476029425507 2016.10.09 19:10:25)
	(_source (\./src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b2e2e5e7b2e0e4a4e4e0a0ede1b4e4b5b0b1b0b4e4)
	(_entity
		(_time 1475852377072)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Or2 1 -1
	)
)
I 000052 55 2516          1476029425572 structTask1
(_unit VHDL (task1 0 28 (structtask1 0 37 ))
	(_version v98)
	(_time 1476029425573 2016.10.09 19:10:25)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f0a1f5a0f1a6a7e6a0f4e1aba5f6f1f7f3f6a2f3f1)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 61 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 62 (_component and2 )
		(_port
			((a)(a1))
			((b)(t1))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U3 0 63 (_component and2 )
		(_port
			((a)(s1))
			((b)(b1))
			((c)(t3))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U4 0 64 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000065 55 1013          1476029425576 BehaviorDescriptionTask1
(_unit VHDL (task1 0 28 (behaviordescriptiontask1 0 69 ))
	(_version v98)
	(_time 1476029425577 2016.10.09 19:10:25)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f0a1f5a0f1a6a7e6a2a7e1aba5f6f1f7f3f6a2f3f1)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehaviorDescriptionTask1 1 -1
	)
)
I 000062 55 2363          1476029425612 TB_ARCHITECTURE_task1
(_unit VHDL (task1_tb 0 6 (tb_architecture_task1 1 9 ))
	(_version v98)
	(_time 1476029425613 2016.10.09 19:10:25)
	(_source (\./src/TestBench/task1_TB.vhd\(\./src/task1/TestBench/task1_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 104116171146470641100149171714161217141611)
	(_entity
		(_time 1475854206758)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(task1
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 13 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 14 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 1 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 1 33 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z11))
		)
		(_use (_entity . task1)
		)
	)
	(_instantiation UUT2 1 41 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z12))
		)
		(_use (_entity . task1)
		)
	)
	(_object
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 1 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 1 29 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__30(_architecture 1 1 30 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__31(_architecture 2 1 31 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__49(_architecture 3 1 49 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE_task1 4 -1
	)
)
I 000038 55 467 0 testbench_for_task1
(_configuration VHDL (testbench_for_task1 0 54 (task1_tb))
	(_version v98)
	(_time 1476029425616 2016.10.09 19:10:25)
	(_source (\./src/task1/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1f4e19184c4948081b480d454b194a191c19171a49)
	(_architecture TB_ARCHITECTURE_task1
		(_instantiation UUT1
			(_entity . task1 behaviordescriptiontask1
			)
		)
		(_instantiation UUT2
			(_entity . task1 structTask1
			)
		)
	)
)
I 000045 55 877           1476029564614 and2
(_unit VHDL (and2 0 28 (and2 0 38 ))
	(_version v98)
	(_time 1476029564615 2016.10.09 19:12:44)
	(_source (\./src/and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 17101710454047041544064d131113141511161142)
	(_entity
		(_time 1475852376387)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . and2 1 -1
	)
)
I 000044 55 826           1476029564673 Inv
(_unit VHDL (inv 0 28 (inv 0 37 ))
	(_version v98)
	(_time 1476029564674 2016.10.09 19:12:44)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 46414e44151014504f14031d11404f40134140404f)
	(_entity
		(_time 1475852376910)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Inv 1 -1
	)
)
I 000044 55 873           1476029564709 Or2
(_unit VHDL (or2 0 28 (or2 0 38 ))
	(_version v98)
	(_time 1476029564710 2016.10.09 19:12:44)
	(_source (\./src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 75722275722723632327672a267323727776777323)
	(_entity
		(_time 1475852377072)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Or2 1 -1
	)
)
I 000052 55 2516          1476029564746 structTask1
(_unit VHDL (task1 0 28 (structtask1 0 37 ))
	(_version v98)
	(_time 1476029564747 2016.10.09 19:12:44)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9492919b91c2c382c49085cfc19295939792c69795)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 61 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 62 (_component and2 )
		(_port
			((a)(a1))
			((b)(t1))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U3 0 63 (_component and2 )
		(_port
			((a)(s1))
			((b)(b1))
			((c)(t3))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U4 0 64 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000065 55 1013          1476029564750 BehaviorDescriptionTask1
(_unit VHDL (task1 0 28 (behaviordescriptiontask1 0 69 ))
	(_version v98)
	(_time 1476029564751 2016.10.09 19:12:44)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9492919b91c2c382c6c385cfc19295939792c69795)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehaviorDescriptionTask1 1 -1
	)
)
I 000062 55 2363          1476029564784 TB_ARCHITECTURE_task1
(_unit VHDL (task1_tb 0 6 (tb_architecture_task1 1 9 ))
	(_version v98)
	(_time 1476029564785 2016.10.09 19:12:44)
	(_source (\./src/TestBench/task1_TB.vhd\(\./src/task1/TestBench/task1_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b4b2b1e0b1e2e3a2e5b4a5edb3b3b0b2b6b3b0b2b5)
	(_entity
		(_time 1475854206758)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(task1
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 13 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 14 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 1 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 1 33 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z11))
		)
		(_use (_entity . task1)
		)
	)
	(_instantiation UUT2 1 41 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z12))
		)
		(_use (_entity . task1)
		)
	)
	(_object
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 1 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 1 29 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__30(_architecture 1 1 30 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__31(_architecture 2 1 31 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__49(_architecture 3 1 49 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE_task1 4 -1
	)
)
I 000038 55 467 0 testbench_for_task1
(_configuration VHDL (testbench_for_task1 0 54 (task1_tb))
	(_version v98)
	(_time 1476029564788 2016.10.09 19:12:44)
	(_source (\./src/task1/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c3c5c696c59594d4c794d19997c596c5c0c5cbc695)
	(_architecture TB_ARCHITECTURE_task1
		(_instantiation UUT1
			(_entity . task1 behaviordescriptiontask1
			)
		)
		(_instantiation UUT2
			(_entity . task1 structTask1
			)
		)
	)
)
V 000045 55 2025          1476029564825 mux4
(_unit VHDL (mux4 0 28 (mux4 0 42 ))
	(_version v98)
	(_time 1476029564826 2016.10.09 19:12:44)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e2e5b7b0e5b4bef1e4e0a6b9b6e5eae1e6e4b6e5e7)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 50 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_implicit)
			(_port
				((a1)(a1))
				((b1)(b1))
				((s1)(s1))
				((z1)(z1))
			)
		)
	)
	(_instantiation U2 0 56 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_implicit)
			(_port
				((a1)(a1))
				((b1)(b1))
				((s1)(s1))
				((z1)(z1))
			)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 877           1476029657749 and2
(_unit VHDL (and2 0 28 (and2 0 38 ))
	(_version v98)
	(_time 1476029657750 2016.10.09 19:14:17)
	(_source (\./src/and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dcdd8e8eda8b8ccfde8fcd86d8dad8dfdedaddda89)
	(_entity
		(_time 1475852376387)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . and2 1 -1
	)
)
I 000044 55 826           1476029657807 Inv
(_unit VHDL (inv 0 28 (inv 0 37 ))
	(_version v98)
	(_time 1476029657808 2016.10.09 19:14:17)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1b1a461c1c4d490d12495e404c1d121d4e1c1d1d12)
	(_entity
		(_time 1475852376910)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Inv 1 -1
	)
)
I 000044 55 873           1476029657846 Or2
(_unit VHDL (or2 0 28 (or2 0 38 ))
	(_version v98)
	(_time 1476029657847 2016.10.09 19:14:17)
	(_source (\./src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3a3b383e69686c2c6c682865693c6c3d3839383c6c)
	(_entity
		(_time 1475852377072)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Or2 1 -1
	)
)
I 000052 55 2516          1476029657881 structTask1
(_unit VHDL (task1 0 28 (structtask1 0 37 ))
	(_version v98)
	(_time 1476029657882 2016.10.09 19:14:17)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 69693969613f3e7f396d78323c6f686e6a6f3b6a68)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 61 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 62 (_component and2 )
		(_port
			((a)(a1))
			((b)(t1))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U3 0 63 (_component and2 )
		(_port
			((a)(s1))
			((b)(b1))
			((c)(t3))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U4 0 64 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000065 55 1013          1476029657885 BehaviorDescriptionTask1
(_unit VHDL (task1 0 28 (behaviordescriptiontask1 0 69 ))
	(_version v98)
	(_time 1476029657886 2016.10.09 19:14:17)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 69693969613f3e7f3b3e78323c6f686e6a6f3b6a68)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehaviorDescriptionTask1 1 -1
	)
)
I 000062 55 2363          1476029657933 TB_ARCHITECTURE_task1
(_unit VHDL (task1_tb 0 6 (tb_architecture_task1 1 9 ))
	(_version v98)
	(_time 1476029657934 2016.10.09 19:14:17)
	(_source (\./src/TestBench/task1_TB.vhd\(\./src/task1/TestBench/task1_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9898c89791cecf8ec99889c19f9f9c9e9a9f9c9e99)
	(_entity
		(_time 1475854206758)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(task1
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 13 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 14 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 1 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 1 33 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z11))
		)
		(_use (_entity . task1)
		)
	)
	(_instantiation UUT2 1 41 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z12))
		)
		(_use (_entity . task1)
		)
	)
	(_object
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 1 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 1 29 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__30(_architecture 1 1 30 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__31(_architecture 2 1 31 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__49(_architecture 3 1 49 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE_task1 4 -1
	)
)
I 000038 55 467 0 testbench_for_task1
(_configuration VHDL (testbench_for_task1 0 54 (task1_tb))
	(_version v98)
	(_time 1476029657937 2016.10.09 19:14:17)
	(_source (\./src/task1/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9898c89795cecf8f9ccf8ac2cc9ecd9e9b9e909dce)
	(_architecture TB_ARCHITECTURE_task1
		(_instantiation UUT1
			(_entity . task1 behaviordescriptiontask1
			)
		)
		(_instantiation UUT2
			(_entity . task1 structTask1
			)
		)
	)
)
I 000051 55 2031          1476029657973 StructMux4
(_unit VHDL (mux4 0 28 (structmux4 0 42 ))
	(_version v98)
	(_time 1476029657974 2016.10.09 19:14:17)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c7c6c793c5919bd4c1c2839c93c0cfc4c3c193c0c2)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 50 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_implicit)
			(_port
				((a1)(a1))
				((b1)(b1))
				((s1)(s1))
				((z1)(z1))
			)
		)
	)
	(_instantiation U2 0 56 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_implicit)
			(_port
				((a1)(a1))
				((b1)(b1))
				((s1)(s1))
				((z1)(z1))
			)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 1316          1476029657979 BehMux4
(_unit VHDL (mux4 0 28 (behmux4 0 64 ))
	(_version v98)
	(_time 1476029657980 2016.10.09 19:14:17)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c7c6c793c5919bd4c2c2839c93c0cfc4c3c193c0c2)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehMux4 2 -1
	)
)
I 000045 55 877           1476029690643 and2
(_unit VHDL (and2 0 28 (and2 0 38 ))
	(_version v98)
	(_time 1476029690644 2016.10.09 19:14:50)
	(_source (\./src/and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 57070254050007445504460d535153545551565102)
	(_entity
		(_time 1475852376387)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . and2 1 -1
	)
)
I 000044 55 826           1476029690700 Inv
(_unit VHDL (inv 0 28 (inv 0 37 ))
	(_version v98)
	(_time 1476029690701 2016.10.09 19:14:50)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 95c5c89ac5c3c7839cc7d0cec2939c93c09293939c)
	(_entity
		(_time 1475852376910)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Inv 1 -1
	)
)
I 000044 55 873           1476029690735 Or2
(_unit VHDL (or2 0 28 (or2 0 38 ))
	(_version v98)
	(_time 1476029690736 2016.10.09 19:14:50)
	(_source (\./src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b5e5b7e0b2e7e3a3e3e7a7eae6b3e3b2b7b6b7b3e3)
	(_entity
		(_time 1475852377072)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Or2 1 -1
	)
)
I 000052 55 2516          1476029690770 structTask1
(_unit VHDL (task1 0 28 (structtask1 0 37 ))
	(_version v98)
	(_time 1476029690771 2016.10.09 19:14:50)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e4b5b4b7e1b2b3f2b4e0f5bfb1e2e5e3e7e2b6e7e5)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 61 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 62 (_component and2 )
		(_port
			((a)(a1))
			((b)(t1))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U3 0 63 (_component and2 )
		(_port
			((a)(s1))
			((b)(b1))
			((c)(t3))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U4 0 64 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000065 55 1013          1476029690774 BehaviorDescriptionTask1
(_unit VHDL (task1 0 28 (behaviordescriptiontask1 0 69 ))
	(_version v98)
	(_time 1476029690775 2016.10.09 19:14:50)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e4b5b4b7e1b2b3f2b6b3f5bfb1e2e5e3e7e2b6e7e5)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehaviorDescriptionTask1 1 -1
	)
)
I 000062 55 2363          1476029690812 TB_ARCHITECTURE_task1
(_unit VHDL (task1_tb 0 6 (tb_architecture_task1 1 9 ))
	(_version v98)
	(_time 1476029690813 2016.10.09 19:14:50)
	(_source (\./src/TestBench/task1_TB.vhd\(\./src/task1/TestBench/task1_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 03525205015554155203125a040407050104070502)
	(_entity
		(_time 1475854206758)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(task1
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 13 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 14 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 1 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 1 33 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z11))
		)
		(_use (_entity . task1)
		)
	)
	(_instantiation UUT2 1 41 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z12))
		)
		(_use (_entity . task1)
		)
	)
	(_object
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 1 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 1 29 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__30(_architecture 1 1 30 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__31(_architecture 2 1 31 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__49(_architecture 3 1 49 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE_task1 4 -1
	)
)
I 000038 55 467 0 testbench_for_task1
(_configuration VHDL (testbench_for_task1 0 54 (task1_tb))
	(_version v98)
	(_time 1476029690816 2016.10.09 19:14:50)
	(_source (\./src/task1/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0352520505555414075411595705560500050b0655)
	(_architecture TB_ARCHITECTURE_task1
		(_instantiation UUT1
			(_entity . task1 behaviordescriptiontask1
			)
		)
		(_instantiation UUT2
			(_entity . task1 structTask1
			)
		)
	)
)
I 000051 55 2031          1476029690853 StructMux4
(_unit VHDL (mux4 0 28 (structmux4 0 42 ))
	(_version v98)
	(_time 1476029690854 2016.10.09 19:14:50)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3262333635646e213437766966353a313634663537)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 50 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_implicit)
			(_port
				((a1)(a1))
				((b1)(b1))
				((s1)(s1))
				((z1)(z1))
			)
		)
	)
	(_instantiation U2 0 56 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_implicit)
			(_port
				((a1)(a1))
				((b1)(b1))
				((s1)(s1))
				((z1)(z1))
			)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 1316          1476029690857 BehMux4
(_unit VHDL (mux4 0 28 (behmux4 0 64 ))
	(_version v98)
	(_time 1476029690858 2016.10.09 19:14:50)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3262333635646e213737766966353a313634663537)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehMux4 2 -1
	)
)
I 000051 55 2031          1476032449146 StructMux4
(_unit VHDL (mux4 0 28 (structmux4 0 42 ))
	(_version v98)
	(_time 1476032449147 2016.10.09 20:00:49)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cbcc9b9f9c9d97d8cdce8f909fccc3c8cfcd9fccce)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 50 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_implicit)
			(_port
				((a1)(a1))
				((b1)(b1))
				((s1)(s1))
				((z1)(z1))
			)
		)
	)
	(_instantiation U2 0 56 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_implicit)
			(_port
				((a1)(a1))
				((b1)(b1))
				((s1)(s1))
				((z1)(z1))
			)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 1316          1476032449152 BehMux4
(_unit VHDL (mux4 0 28 (behmux4 0 64 ))
	(_version v98)
	(_time 1476032449153 2016.10.09 20:00:49)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cbcc9b9f9c9d97d8cece8f909fccc3c8cfcd9fccce)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehMux4 2 -1
	)
)
I 000045 55 877           1476032495302 and2
(_unit VHDL (and2 0 28 (and2 0 38 ))
	(_version v98)
	(_time 1476032495303 2016.10.09 20:01:35)
	(_source (\./src/and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 17421f10454047041544064d131113141511161142)
	(_entity
		(_time 1475852376387)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . and2 1 -1
	)
)
I 000044 55 826           1476032495356 Inv
(_unit VHDL (inv 0 28 (inv 0 37 ))
	(_version v98)
	(_time 1476032495357 2016.10.09 20:01:35)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 46134644151014504f14031d11404f40134140404f)
	(_entity
		(_time 1475852376910)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Inv 1 -1
	)
)
I 000044 55 873           1476032495403 Or2
(_unit VHDL (or2 0 28 (or2 0 38 ))
	(_version v98)
	(_time 1476032495404 2016.10.09 20:01:35)
	(_source (\./src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 75202a75722723632327672a267323727776777323)
	(_entity
		(_time 1475852377072)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Or2 1 -1
	)
)
I 000052 55 2516          1476032495458 structTask1
(_unit VHDL (task1 0 28 (structtask1 0 37 ))
	(_version v98)
	(_time 1476032495459 2016.10.09 20:01:35)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b3e7bee7b1e5e4a5e3b7a2e8e6b5b2b4b0b5e1b0b2)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 61 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 62 (_component and2 )
		(_port
			((a)(a1))
			((b)(t1))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U3 0 63 (_component and2 )
		(_port
			((a)(s1))
			((b)(b1))
			((c)(t3))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U4 0 64 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000065 55 1013          1476032495462 BehaviorDescriptionTask1
(_unit VHDL (task1 0 28 (behaviordescriptiontask1 0 69 ))
	(_version v98)
	(_time 1476032495463 2016.10.09 20:01:35)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b3e7bee7b1e5e4a5e1e4a2e8e6b5b2b4b0b5e1b0b2)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehaviorDescriptionTask1 1 -1
	)
)
I 000062 55 2363          1476032495501 TB_ARCHITECTURE_task1
(_unit VHDL (task1_tb 0 6 (tb_architecture_task1 1 9 ))
	(_version v98)
	(_time 1476032495502 2016.10.09 20:01:35)
	(_source (\./src/TestBench/task1_TB.vhd\(\./src/task1/TestBench/task1_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d286df80d18485c483d2c38bd5d5d6d4d0d5d6d4d3)
	(_entity
		(_time 1475854206758)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(task1
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 13 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 14 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 1 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 1 33 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z11))
		)
		(_use (_entity . task1)
		)
	)
	(_instantiation UUT2 1 41 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z12))
		)
		(_use (_entity . task1)
		)
	)
	(_object
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 1 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 1 29 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__30(_architecture 1 1 30 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__31(_architecture 2 1 31 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__49(_architecture 3 1 49 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE_task1 4 -1
	)
)
I 000038 55 467 0 testbench_for_task1
(_configuration VHDL (testbench_for_task1 0 54 (task1_tb))
	(_version v98)
	(_time 1476032495505 2016.10.09 20:01:35)
	(_source (\./src/task1/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e2b6efb1e5b4b5f5e6b5f0b8b6e4b7e4e1e4eae7b4)
	(_architecture TB_ARCHITECTURE_task1
		(_instantiation UUT1
			(_entity . task1 behaviordescriptiontask1
			)
		)
		(_instantiation UUT2
			(_entity . task1 structTask1
			)
		)
	)
)
I 000051 55 2031          1476032495546 StructMux4
(_unit VHDL (mux4 0 28 (structmux4 0 42 ))
	(_version v98)
	(_time 1476032495547 2016.10.09 20:01:35)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0154040605575d120704455a550609020507550604)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 50 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_implicit)
			(_port
				((a1)(a1))
				((b1)(b1))
				((s1)(s1))
				((z1)(z1))
			)
		)
	)
	(_instantiation U2 0 56 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_implicit)
			(_port
				((a1)(a1))
				((b1)(b1))
				((s1)(s1))
				((z1)(z1))
			)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 1316          1476032495550 BehMux4
(_unit VHDL (mux4 0 28 (behmux4 0 64 ))
	(_version v98)
	(_time 1476032495551 2016.10.09 20:01:35)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1144141715474d021414554a451619121517451614)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehMux4 2 -1
	)
)
I 000045 55 877           1476032512576 and2
(_unit VHDL (and2 0 28 (and2 0 38 ))
	(_version v98)
	(_time 1476032512577 2016.10.09 20:01:52)
	(_source (\./src/and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 888eda86d5dfd89b8adb99d28c8e8c8b8a8e898edd)
	(_entity
		(_time 1475852376387)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . and2 1 -1
	)
)
I 000044 55 826           1476032512634 Inv
(_unit VHDL (inv 0 28 (inv 0 37 ))
	(_version v98)
	(_time 1476032512635 2016.10.09 20:01:52)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c7c19d92959195d1ce95829c90c1cec192c0c1c1ce)
	(_entity
		(_time 1475852376910)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Inv 1 -1
	)
)
I 000044 55 873           1476032512672 Or2
(_unit VHDL (or2 0 28 (or2 0 38 ))
	(_version v98)
	(_time 1476032512673 2016.10.09 20:01:52)
	(_source (\./src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e6e0e3b4e2b4b0f0b0b4f4b9b5e0b0e1e4e5e4e0b0)
	(_entity
		(_time 1475852377072)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Or2 1 -1
	)
)
I 000052 55 2516          1476032512714 structTask1
(_unit VHDL (task1 0 28 (structtask1 0 37 ))
	(_version v98)
	(_time 1476032512715 2016.10.09 20:01:52)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 15124512114342034511044e401314121613471614)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 61 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 62 (_component and2 )
		(_port
			((a)(a1))
			((b)(t1))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U3 0 63 (_component and2 )
		(_port
			((a)(s1))
			((b)(b1))
			((c)(t3))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U4 0 64 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000065 55 1013          1476032512718 BehaviorDescriptionTask1
(_unit VHDL (task1 0 28 (behaviordescriptiontask1 0 69 ))
	(_version v98)
	(_time 1476032512719 2016.10.09 20:01:52)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 15124512114342034742044e401314121613471614)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehaviorDescriptionTask1 1 -1
	)
)
I 000062 55 2363          1476032512751 TB_ARCHITECTURE_task1
(_unit VHDL (task1_tb 0 6 (tb_architecture_task1 1 9 ))
	(_version v98)
	(_time 1476032512752 2016.10.09 20:01:52)
	(_source (\./src/TestBench/task1_TB.vhd\(\./src/task1/TestBench/task1_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 34336431316263226534256d333330323633303235)
	(_entity
		(_time 1475854206758)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(task1
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 13 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 14 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 1 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 1 33 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z11))
		)
		(_use (_entity . task1)
		)
	)
	(_instantiation UUT2 1 41 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z12))
		)
		(_use (_entity . task1)
		)
	)
	(_object
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 1 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 1 29 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__30(_architecture 1 1 30 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__31(_architecture 2 1 31 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__49(_architecture 3 1 49 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE_task1 4 -1
	)
)
I 000038 55 467 0 testbench_for_task1
(_configuration VHDL (testbench_for_task1 0 54 (task1_tb))
	(_version v98)
	(_time 1476032512755 2016.10.09 20:01:52)
	(_source (\./src/task1/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 44431446451213534013561e1042114247424c4112)
	(_architecture TB_ARCHITECTURE_task1
		(_instantiation UUT1
			(_entity . task1 behaviordescriptiontask1
			)
		)
		(_instantiation UUT2
			(_entity . task1 structTask1
			)
		)
	)
)
I 000051 55 2031          1476032512814 StructMux4
(_unit VHDL (mux4 0 28 (structmux4 0 42 ))
	(_version v98)
	(_time 1476032512815 2016.10.09 20:01:52)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7375737375252f607576372827747b707775277476)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 50 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_implicit)
			(_port
				((a1)(a1))
				((b1)(b1))
				((s1)(s1))
				((z1)(z1))
			)
		)
	)
	(_instantiation U2 0 56 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_implicit)
			(_port
				((a1)(a1))
				((b1)(b1))
				((s1)(s1))
				((z1)(z1))
			)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 1316          1476032512818 BehMux4
(_unit VHDL (mux4 0 28 (behmux4 0 64 ))
	(_version v98)
	(_time 1476032512819 2016.10.09 20:01:52)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8284828d85d4de918787c6d9d6858a818684d68587)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehMux4 2 -1
	)
)
I 000056 55 3382          1476032512856 TB_ARCHITECTURE
(_unit VHDL (mux4_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1476032512857 2016.10.09 20:01:52)
	(_source (\./src/TestBench/mux4_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a2a4a2f4a5f4feb1a2a4e4f9f7a4a0a4f6a5a7a5aa)
	(_entity
		(_time 1476032449429)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux4
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 43 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z11))
			((z1)(z12))
		)
		(_use (_entity . mux4)
		)
	)
	(_instantiation UUT2 0 54 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z21))
			((z1)(z22))
		)
		(_use (_entity . mux4)
		)
	)
	(_object
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ((i 2))))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ((i 2))))))
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal z21 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal z22 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal errorz1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal errorz2 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__38(_architecture 2 0 38 (_assignment (_simple)(_target(3))(_sensitivity(3)))))
			(line__39(_architecture 3 0 39 (_assignment (_simple)(_target(4))(_sensitivity(4)))))
			(line__40(_architecture 4 0 40 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(5)(6)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(10))(_sensitivity(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 7 -1
	)
)
I 000037 55 432 0 testbench_for_mux4
(_configuration VHDL (testbench_for_mux4 0 70 (mux4_tb))
	(_version v98)
	(_time 1476032512861 2016.10.09 20:01:52)
	(_source (\./src/TestBench/mux4_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a2a5f2f5a5f4f5b5a6f5b0f8f6a4f7a4a1a4aaa7f4)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT1
			(_entity . mux4 behmux4
			)
		)
		(_instantiation UUT2
			(_entity . mux4 StructMux4
			)
		)
	)
)
I 000051 55 2031          1476032544934 StructMux4
(_unit VHDL (mux4 0 28 (structmux4 0 42 ))
	(_version v98)
	(_time 1476032544935 2016.10.09 20:02:24)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f0fef5a1f5a6ace3f6f5b4aba4f7f8f3f4f6a4f7f5)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 50 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_implicit)
			(_port
				((a1)(a1))
				((b1)(b1))
				((s1)(s1))
				((z1)(z1))
			)
		)
	)
	(_instantiation U2 0 56 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_implicit)
			(_port
				((a1)(a1))
				((b1)(b1))
				((s1)(s1))
				((z1)(z1))
			)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 1316          1476032544938 BehMux4
(_unit VHDL (mux4 0 28 (behmux4 0 64 ))
	(_version v98)
	(_time 1476032544939 2016.10.09 20:02:24)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f0fef5a1f5a6ace3f5f5b4aba4f7f8f3f4f6a4f7f5)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehMux4 2 -1
	)
)
I 000056 55 3382          1476032545191 TB_ARCHITECTURE
(_unit VHDL (mux4_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1476032545192 2016.10.09 20:02:25)
	(_source (\./src/TestBench/mux4_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f9f7ffa8f5afa5eaf9ffbfa2acfffbffadfefcfef1)
	(_entity
		(_time 1476032449429)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux4
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 43 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z11))
			((z1)(z12))
		)
		(_use (_entity . mux4)
		)
	)
	(_instantiation UUT2 0 54 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z21))
			((z1)(z22))
		)
		(_use (_entity . mux4)
		)
	)
	(_object
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ((i 2))))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ((i 2))))))
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal z21 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal z22 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal errorz1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal errorz2 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__38(_architecture 2 0 38 (_assignment (_simple)(_target(3))(_sensitivity(3)))))
			(line__39(_architecture 3 0 39 (_assignment (_simple)(_target(4))(_sensitivity(4)))))
			(line__40(_architecture 4 0 40 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(5)(6)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(10))(_sensitivity(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 7 -1
	)
)
I 000037 55 432 0 testbench_for_mux4
(_configuration VHDL (testbench_for_mux4 0 70 (mux4_tb))
	(_version v98)
	(_time 1476032545196 2016.10.09 20:02:25)
	(_source (\./src/TestBench/mux4_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f9f6afa9f5afaeeefdaeeba3adffacfffafff1fcaf)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT1
			(_entity . mux4 behmux4
			)
		)
		(_instantiation UUT2
			(_entity . mux4 StructMux4
			)
		)
	)
)
I 000051 55 2031          1476032619681 StructMux4
(_unit VHDL (mux4 0 28 (structmux4 0 42 ))
	(_version v98)
	(_time 1476032619682 2016.10.09 20:03:39)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eeb9efbcbeb8b2fde8ebaab5bae9e6edeae8bae9eb)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 50 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_implicit)
			(_port
				((a1)(a1))
				((b1)(b1))
				((s1)(s1))
				((z1)(z1))
			)
		)
	)
	(_instantiation U2 0 56 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_implicit)
			(_port
				((a1)(a1))
				((b1)(b1))
				((s1)(s1))
				((z1)(z1))
			)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 1316          1476032619686 BehMux4
(_unit VHDL (mux4 0 28 (behmux4 0 64 ))
	(_version v98)
	(_time 1476032619687 2016.10.09 20:03:39)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eeb9efbcbeb8b2fdebebaab5bae9e6edeae8bae9eb)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehMux4 2 -1
	)
)
I 000056 55 3382          1476032619968 TB_ARCHITECTURE
(_unit VHDL (mux4_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1476032619969 2016.10.09 20:03:39)
	(_source (\./src/TestBench/mux4_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0753530005515b140701415c52010501530002000f)
	(_entity
		(_time 1476032449429)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux4
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 43 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z11))
			((z1)(z12))
		)
		(_use (_entity . mux4)
		)
	)
	(_instantiation UUT2 0 54 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z21))
			((z1)(z22))
		)
		(_use (_entity . mux4)
		)
	)
	(_object
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ((i 2))))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ((i 2))))))
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal z21 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal z22 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal errorz1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal errorz2 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__38(_architecture 2 0 38 (_assignment (_simple)(_target(3))(_sensitivity(3)))))
			(line__39(_architecture 3 0 39 (_assignment (_simple)(_target(4))(_sensitivity(4)))))
			(line__40(_architecture 4 0 40 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(5)(6)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(10))(_sensitivity(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 7 -1
	)
)
I 000037 55 432 0 testbench_for_mux4
(_configuration VHDL (testbench_for_mux4 0 70 (mux4_tb))
	(_version v98)
	(_time 1476032619972 2016.10.09 20:03:39)
	(_source (\./src/TestBench/mux4_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 07520301055150100350155d5301520104010f0251)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT1
			(_entity . mux4 behmux4
			)
		)
		(_instantiation UUT2
			(_entity . mux4 StructMux4
			)
		)
	)
)
I 000051 55 2031          1476032683295 StructMux4
(_unit VHDL (mux4 0 28 (structmux4 0 42 ))
	(_version v98)
	(_time 1476032683296 2016.10.09 20:04:43)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6730346665313b746162233c33606f646361336062)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 50 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_implicit)
			(_port
				((a1)(a1))
				((b1)(b1))
				((s1)(s1))
				((z1)(z1))
			)
		)
	)
	(_instantiation U2 0 56 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_implicit)
			(_port
				((a1)(a1))
				((b1)(b1))
				((s1)(s1))
				((z1)(z1))
			)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 1316          1476032683299 BehMux4
(_unit VHDL (mux4 0 28 (behmux4 0 64 ))
	(_version v98)
	(_time 1476032683300 2016.10.09 20:04:43)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6730346665313b746262233c33606f646361336062)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehMux4 2 -1
	)
)
I 000056 55 3382          1476032683572 TB_ARCHITECTURE
(_unit VHDL (mux4_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1476032683573 2016.10.09 20:04:43)
	(_source (\./src/TestBench/mux4_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 80d7dc8f85d6dc938086c6dbd5868286d487858788)
	(_entity
		(_time 1476032449429)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux4
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 43 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z11))
			((z1)(z12))
		)
		(_use (_entity . mux4)
		)
	)
	(_instantiation UUT2 0 54 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z21))
			((z1)(z22))
		)
		(_use (_entity . mux4)
		)
	)
	(_object
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ((i 2))))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ((i 2))))))
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal z21 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal z22 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal errorz1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal errorz2 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__38(_architecture 2 0 38 (_assignment (_simple)(_target(3))(_sensitivity(3)))))
			(line__39(_architecture 3 0 39 (_assignment (_simple)(_target(4))(_sensitivity(4)))))
			(line__40(_architecture 4 0 40 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(5)(6)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(10))(_sensitivity(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 7 -1
	)
)
I 000037 55 432 0 testbench_for_mux4
(_configuration VHDL (testbench_for_mux4 0 70 (mux4_tb))
	(_version v98)
	(_time 1476032683576 2016.10.09 20:04:43)
	(_source (\./src/TestBench/mux4_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 80d68c8e85d6d79784d792dad486d58683868885d6)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT1
			(_entity . mux4 behmux4
			)
		)
		(_instantiation UUT2
			(_entity . mux4 StructMux4
			)
		)
	)
)
I 000051 55 2031          1476032764215 StructMux4
(_unit VHDL (mux4 0 28 (structmux4 0 42 ))
	(_version v98)
	(_time 1476032764216 2016.10.09 20:06:04)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 81d2d68e85d7dd928784c5dad58689828587d58684)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(CustomMux
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 50 (_component CustomMux )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_implicit)
			(_port
				((a1)(a1))
				((b1)(b1))
				((s1)(s1))
				((z1)(z1))
			)
		)
	)
	(_instantiation U2 0 56 (_component CustomMux )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_implicit)
			(_port
				((a1)(a1))
				((b1)(b1))
				((s1)(s1))
				((z1)(z1))
			)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 1316          1476032764219 BehMux4
(_unit VHDL (mux4 0 28 (behmux4 0 64 ))
	(_version v98)
	(_time 1476032764220 2016.10.09 20:06:04)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 81d2d68e85d7dd928484c5dad58689828587d58684)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehMux4 2 -1
	)
)
I 000056 55 3382          1476032764495 TB_ARCHITECTURE
(_unit VHDL (mux4_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1476032764496 2016.10.09 20:06:04)
	(_source (\./src/TestBench/mux4_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9ac9ca94ceccc6899a9cdcc1cf9c989cce9d9f9d92)
	(_entity
		(_time 1476032449429)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux4
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 43 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z11))
			((z1)(z12))
		)
		(_use (_entity . mux4)
		)
	)
	(_instantiation UUT2 0 54 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z21))
			((z1)(z22))
		)
		(_use (_entity . mux4)
		)
	)
	(_object
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ((i 2))))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ((i 2))))))
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal z21 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal z22 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal errorz1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal errorz2 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__38(_architecture 2 0 38 (_assignment (_simple)(_target(3))(_sensitivity(3)))))
			(line__39(_architecture 3 0 39 (_assignment (_simple)(_target(4))(_sensitivity(4)))))
			(line__40(_architecture 4 0 40 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(5)(6)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(10))(_sensitivity(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 7 -1
	)
)
I 000037 55 432 0 testbench_for_mux4
(_configuration VHDL (testbench_for_mux4 0 70 (mux4_tb))
	(_version v98)
	(_time 1476032764499 2016.10.09 20:06:04)
	(_source (\./src/TestBench/mux4_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9ac89a95cecccd8d9ecd88c0ce9ccf9c999c929fcc)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT1
			(_entity . mux4 behmux4
			)
		)
		(_instantiation UUT2
			(_entity . mux4 StructMux4
			)
		)
	)
)
I 000045 55 877           1476033061316 and2
(_unit VHDL (and2 0 28 (and2 0 38 ))
	(_version v98)
	(_time 1476033061317 2016.10.09 20:11:01)
	(_source (\./src/and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 16164411454146051445074c121012151410171043)
	(_entity
		(_time 1475852376387)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . and2 1 -1
	)
)
I 000044 55 826           1476033061373 Inv
(_unit VHDL (inv 0 28 (inv 0 37 ))
	(_version v98)
	(_time 1476033061374 2016.10.09 20:11:01)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 45451f47151317534c17001e12434c43104243434c)
	(_entity
		(_time 1475852376910)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Inv 1 -1
	)
)
I 000044 55 873           1476033061414 Or2
(_unit VHDL (or2 0 28 (or2 0 38 ))
	(_version v98)
	(_time 1476033061415 2016.10.09 20:11:01)
	(_source (\./src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 74747174722622622226662b277222737677767222)
	(_entity
		(_time 1475852377072)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Or2 1 -1
	)
)
I 000052 55 2516          1476033061453 structTask1
(_unit VHDL (task1 0 28 (structtask1 0 37 ))
	(_version v98)
	(_time 1476033061454 2016.10.09 20:11:01)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9392c49c91c5c485c39782c8c69592949095c19092)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 61 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 62 (_component and2 )
		(_port
			((a)(a1))
			((b)(t1))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U3 0 63 (_component and2 )
		(_port
			((a)(s1))
			((b)(b1))
			((c)(t3))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U4 0 64 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000065 55 1013          1476033061457 BehaviorDescriptionTask1
(_unit VHDL (task1 0 28 (behaviordescriptiontask1 0 69 ))
	(_version v98)
	(_time 1476033061458 2016.10.09 20:11:01)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a3a2f4f4a1f5f4b5f1f4b2f8f6a5a2a4a0a5f1a0a2)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehaviorDescriptionTask1 1 -1
	)
)
I 000062 55 2363          1476033061571 TB_ARCHITECTURE_task1
(_unit VHDL (task1_tb 0 6 (tb_architecture_task1 1 9 ))
	(_version v98)
	(_time 1476033061572 2016.10.09 20:11:01)
	(_source (\./src/TestBench/task1_TB.vhd\(\./src/task1/TestBench/task1_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 101140171146470641100149171714161217141611)
	(_entity
		(_time 1475854206758)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(task1
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 13 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 14 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 1 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 1 33 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z11))
		)
		(_use (_entity . task1)
		)
	)
	(_instantiation UUT2 1 41 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z12))
		)
		(_use (_entity . task1)
		)
	)
	(_object
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 1 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 1 29 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__30(_architecture 1 1 30 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__31(_architecture 2 1 31 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__49(_architecture 3 1 49 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE_task1 4 -1
	)
)
I 000038 55 467 0 testbench_for_task1
(_configuration VHDL (testbench_for_task1 0 54 (task1_tb))
	(_version v98)
	(_time 1476033061581 2016.10.09 20:11:01)
	(_source (\./src/task1/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 20217024257677372477327a742675262326282576)
	(_architecture TB_ARCHITECTURE_task1
		(_instantiation UUT1
			(_entity . task1 behaviordescriptiontask1
			)
		)
		(_instantiation UUT2
			(_entity . task1 structTask1
			)
		)
	)
)
I 000051 55 1869          1476033061634 StructMux4
(_unit VHDL (mux4 0 28 (structmux4 0 42 ))
	(_version v98)
	(_time 1476033061635 2016.10.09 20:11:01)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4f4f4f4c1c19135c494a0b141b48474c4b491b484a)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(task1
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 50 (_component task1 )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . task1)
		)
	)
	(_instantiation U2 0 56 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . task1)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 1316          1476033061638 BehMux4
(_unit VHDL (mux4 0 28 (behmux4 0 64 ))
	(_version v98)
	(_time 1476033061639 2016.10.09 20:11:01)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4f4f4f4c1c19135c4a4a0b141b48474c4b491b484a)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehMux4 2 -1
	)
)
I 000056 55 3382          1476033061677 TB_ARCHITECTURE
(_unit VHDL (mux4_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1476033061678 2016.10.09 20:11:01)
	(_source (\./src/TestBench/mux4_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7e7e7e7e2e28226d7e7838252b787c782a797b7976)
	(_entity
		(_time 1476032449429)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux4
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 43 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z11))
			((z1)(z12))
		)
		(_use (_entity . mux4)
		)
	)
	(_instantiation UUT2 0 54 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z21))
			((z1)(z22))
		)
		(_use (_entity . mux4)
		)
	)
	(_object
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ((i 2))))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ((i 2))))))
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal z21 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal z22 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal errorz1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal errorz2 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__38(_architecture 2 0 38 (_assignment (_simple)(_target(3))(_sensitivity(3)))))
			(line__39(_architecture 3 0 39 (_assignment (_simple)(_target(4))(_sensitivity(4)))))
			(line__40(_architecture 4 0 40 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(5)(6)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(10))(_sensitivity(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 7 -1
	)
)
I 000037 55 432 0 testbench_for_mux4
(_configuration VHDL (testbench_for_mux4 0 70 (mux4_tb))
	(_version v98)
	(_time 1476033061681 2016.10.09 20:11:01)
	(_source (\./src/TestBench/mux4_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7e7f2e7f2e2829697a296c242a782b787d78767b28)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT1
			(_entity . mux4 behmux4
			)
		)
		(_instantiation UUT2
			(_entity . mux4 StructMux4
			)
		)
	)
)
I 000051 55 1869          1476033078635 StructMux4
(_unit VHDL (mux4 0 28 (structmux4 0 42 ))
	(_version v98)
	(_time 1476033078636 2016.10.09 20:11:18)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b7e0b5e2b5e1eba4b1b2f3ece3b0bfb4b3b1e3b0b2)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(task1
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 50 (_component task1 )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . task1)
		)
	)
	(_instantiation U2 0 56 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . task1)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 1316          1476033078639 BehMux4
(_unit VHDL (mux4 0 28 (behmux4 0 64 ))
	(_version v98)
	(_time 1476033078640 2016.10.09 20:11:18)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b7e0b5e2b5e1eba4b2b2f3ece3b0bfb4b3b1e3b0b2)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehMux4 2 -1
	)
)
I 000056 55 3382          1476033078902 TB_ARCHITECTURE
(_unit VHDL (mux4_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1476033078903 2016.10.09 20:11:18)
	(_source (\./src/TestBench/mux4_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c1959595c5979dd2c1c7879a94c7c3c795c6c4c6c9)
	(_entity
		(_time 1476032449429)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux4
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 43 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z11))
			((z1)(z12))
		)
		(_use (_entity . mux4)
		)
	)
	(_instantiation UUT2 0 54 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z21))
			((z1)(z22))
		)
		(_use (_entity . mux4)
		)
	)
	(_object
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ((i 2))))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ((i 2))))))
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal z21 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal z22 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal errorz1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal errorz2 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__38(_architecture 2 0 38 (_assignment (_simple)(_target(3))(_sensitivity(3)))))
			(line__39(_architecture 3 0 39 (_assignment (_simple)(_target(4))(_sensitivity(4)))))
			(line__40(_architecture 4 0 40 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(5)(6)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(10))(_sensitivity(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 7 -1
	)
)
I 000037 55 432 0 testbench_for_mux4
(_configuration VHDL (testbench_for_mux4 0 70 (mux4_tb))
	(_version v98)
	(_time 1476033078906 2016.10.09 20:11:18)
	(_source (\./src/TestBench/mux4_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c194c594c59796d6c596d39b95c794c7c2c7c9c497)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT1
			(_entity . mux4 behmux4
			)
		)
		(_instantiation UUT2
			(_entity . mux4 StructMux4
			)
		)
	)
)
I 000051 55 1869          1476033218592 StructMux4
(_unit VHDL (mux4 0 28 (structmux4 0 42 ))
	(_version v98)
	(_time 1476033218593 2016.10.09 20:13:38)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 683a3e69653e347b6e6d2c333c6f606b6c6e3c6f6d)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(task1
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 50 (_component task1 )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . task1)
		)
	)
	(_instantiation U2 0 56 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . task1)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 1316          1476033218596 BehMux4
(_unit VHDL (mux4 0 28 (behmux4 0 64 ))
	(_version v98)
	(_time 1476033218597 2016.10.09 20:13:38)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 683a3e69653e347b6d6d2c333c6f606b6c6e3c6f6d)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehMux4 2 -1
	)
)
I 000056 55 3382          1476033218898 TB_ARCHITECTURE
(_unit VHDL (mux4_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1476033218899 2016.10.09 20:13:38)
	(_source (\./src/TestBench/mux4_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a1f3f6f7a5f7fdb2a1a7e7faf4a7a3a7f5a6a4a6a9)
	(_entity
		(_time 1476032449429)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux4
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 43 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z11))
			((z1)(z12))
		)
		(_use (_entity . mux4)
		)
	)
	(_instantiation UUT2 0 54 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z21))
			((z1)(z22))
		)
		(_use (_entity . mux4)
		)
	)
	(_object
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ((i 2))))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ((i 2))))))
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal z21 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal z22 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal errorz1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal errorz2 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__38(_architecture 2 0 38 (_assignment (_simple)(_target(3))(_sensitivity(3)))))
			(line__39(_architecture 3 0 39 (_assignment (_simple)(_target(4))(_sensitivity(4)))))
			(line__40(_architecture 4 0 40 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(5)(6)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(10))(_sensitivity(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 7 -1
	)
)
I 000037 55 432 0 testbench_for_mux4
(_configuration VHDL (testbench_for_mux4 0 70 (mux4_tb))
	(_version v98)
	(_time 1476033218902 2016.10.09 20:13:38)
	(_source (\./src/TestBench/mux4_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a1f2a6f6a5f7f6b6a5f6b3fbf5a7f4a7a2a7a9a4f7)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT1
			(_entity . mux4 behmux4
			)
		)
		(_instantiation UUT2
			(_entity . mux4 StructMux4
			)
		)
	)
)
I 000051 55 1869          1476033451029 StructMux4
(_unit VHDL (mux4 0 28 (structmux4 0 42 ))
	(_version v98)
	(_time 1476033451030 2016.10.09 20:17:31)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5e5d5f5c0e08024d585b1a050a59565d5a580a595b)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(task1
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 50 (_component task1 )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . task1)
		)
	)
	(_instantiation U2 0 56 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . task1)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 1316          1476033451033 BehMux4
(_unit VHDL (mux4 0 28 (behmux4 0 64 ))
	(_version v98)
	(_time 1476033451034 2016.10.09 20:17:31)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5e5d5f5c0e08024d5b5b1a050a59565d5a580a595b)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehMux4 2 -1
	)
)
I 000056 55 3382          1476033451331 TB_ARCHITECTURE
(_unit VHDL (mux4_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1476033451332 2016.10.09 20:17:31)
	(_source (\./src/TestBench/mux4_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9695949895c0ca859690d0cdc3909490c29193919e)
	(_entity
		(_time 1476032449429)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux4
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 43 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z11))
			((z1)(z12))
		)
		(_use (_entity . mux4)
		)
	)
	(_instantiation UUT2 0 54 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z21))
			((z1)(z22))
		)
		(_use (_entity . mux4)
		)
	)
	(_object
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ((i 2))))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ((i 2))))))
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal z21 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal z22 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal errorz1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal errorz2 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__38(_architecture 2 0 38 (_assignment (_simple)(_target(3))(_sensitivity(3)))))
			(line__39(_architecture 3 0 39 (_assignment (_simple)(_target(4))(_sensitivity(4)))))
			(line__40(_architecture 4 0 40 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(5)(7)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(10))(_sensitivity(6)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 7 -1
	)
)
I 000037 55 432 0 testbench_for_mux4
(_configuration VHDL (testbench_for_mux4 0 70 (mux4_tb))
	(_version v98)
	(_time 1476033451336 2016.10.09 20:17:31)
	(_source (\./src/TestBench/mux4_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9694c49995c0c18192c184ccc290c39095909e93c0)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT1
			(_entity . mux4 behmux4
			)
		)
		(_instantiation UUT2
			(_entity . mux4 StructMux4
			)
		)
	)
)
I 000051 55 1869          1476034107105 StructMux4
(_unit VHDL (mux4 0 28 (structmux4 0 42 ))
	(_version v98)
	(_time 1476034107106 2016.10.09 20:28:27)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2c2c79297a7a703f2a296877782b242f282a782b29)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(task1
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 50 (_component task1 )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . task1)
		)
	)
	(_instantiation U2 0 56 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . task1)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 1316          1476034107109 BehMux4
(_unit VHDL (mux4 0 28 (behmux4 0 64 ))
	(_version v98)
	(_time 1476034107110 2016.10.09 20:28:27)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2c2c79297a7a703f29296877782b242f282a782b29)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehMux4 2 -1
	)
)
I 000056 55 3382          1476034107406 TB_ARCHITECTURE
(_unit VHDL (mux4_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1476034107407 2016.10.09 20:28:27)
	(_source (\./src/TestBench/mux4_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 55550357550309465553130e00535753015250525d)
	(_entity
		(_time 1476032449429)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux4
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 43 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z11))
			((z1)(z12))
		)
		(_use (_entity . mux4)
		)
	)
	(_instantiation UUT2 0 54 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z21))
			((z1)(z22))
		)
		(_use (_entity . mux4)
		)
	)
	(_object
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ((i 2))))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ((i 2))))))
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal z21 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal z22 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal errorz1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal errorz2 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__38(_architecture 2 0 38 (_assignment (_simple)(_target(3))(_sensitivity(3)))))
			(line__39(_architecture 3 0 39 (_assignment (_simple)(_target(4))(_sensitivity(4)))))
			(line__40(_architecture 4 0 40 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(5)(7)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(10))(_sensitivity(6)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 7 -1
	)
)
I 000037 55 432 0 testbench_for_mux4
(_configuration VHDL (testbench_for_mux4 0 70 (mux4_tb))
	(_version v98)
	(_time 1476034107410 2016.10.09 20:28:27)
	(_source (\./src/TestBench/mux4_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 55545356550302425102470f0153005356535d5003)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT1
			(_entity . mux4 behmux4
			)
		)
		(_instantiation UUT2
			(_entity . mux4 StructMux4
			)
		)
	)
)
I 000051 55 1869          1476034124749 StructMux4
(_unit VHDL (mux4 0 28 (structmux4 0 42 ))
	(_version v98)
	(_time 1476034124750 2016.10.09 20:28:44)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 14434612154248071211504f40131c171012401311)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(task1
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 50 (_component task1 )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . task1)
		)
	)
	(_instantiation U2 0 56 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . task1)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 1316          1476034124753 BehMux4
(_unit VHDL (mux4 0 28 (behmux4 0 64 ))
	(_version v98)
	(_time 1476034124754 2016.10.09 20:28:44)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 14434612154248071111504f40131c171012401311)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehMux4 2 -1
	)
)
I 000056 55 3382          1476034125019 TB_ARCHITECTURE
(_unit VHDL (mux4_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1476034125020 2016.10.09 20:28:45)
	(_source (\./src/TestBench/mux4_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2e797d2b7e78723d2e2868757b282c287a292b2926)
	(_entity
		(_time 1476032449429)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux4
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 43 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z11))
			((z1)(z12))
		)
		(_use (_entity . mux4)
		)
	)
	(_instantiation UUT2 0 54 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z21))
			((z1)(z22))
		)
		(_use (_entity . mux4)
		)
	)
	(_object
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ((i 2))))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ((i 2))))))
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal z21 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal z22 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal errorz1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal errorz2 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__38(_architecture 2 0 38 (_assignment (_simple)(_target(3))(_sensitivity(3)))))
			(line__39(_architecture 3 0 39 (_assignment (_simple)(_target(4))(_sensitivity(4)))))
			(line__40(_architecture 4 0 40 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(5)(7)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(10))(_sensitivity(6)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 7 -1
	)
)
I 000037 55 432 0 testbench_for_mux4
(_configuration VHDL (testbench_for_mux4 0 70 (mux4_tb))
	(_version v98)
	(_time 1476034125023 2016.10.09 20:28:45)
	(_source (\./src/TestBench/mux4_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2e782d2a7e7879392a793c747a287b282d28262b78)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT1
			(_entity . mux4 behmux4
			)
		)
		(_instantiation UUT2
			(_entity . mux4 StructMux4
			)
		)
	)
)
I 000051 55 1869          1476034246294 StructMux4
(_unit VHDL (mux4 0 28 (structmux4 0 42 ))
	(_version v98)
	(_time 1476034246295 2016.10.09 20:30:46)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dfd18b8c8c8983ccd9da9b848bd8d7dcdbd98bd8da)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(task1
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 50 (_component task1 )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . task1)
		)
	)
	(_instantiation U2 0 56 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . task1)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 1316          1476034246298 BehMux4
(_unit VHDL (mux4 0 28 (behmux4 0 64 ))
	(_version v98)
	(_time 1476034246299 2016.10.09 20:30:46)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dfd18b8c8c8983ccdada9b848bd8d7dcdbd98bd8da)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehMux4 2 -1
	)
)
I 000056 55 3578          1476034246566 TB_ARCHITECTURE
(_unit VHDL (mux4_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1476034246567 2016.10.09 20:30:46)
	(_source (\./src/TestBench/mux4_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f8f6ada9f5aea4ebf8f8bea3adfefafeacfffdfff0)
	(_entity
		(_time 1476032449429)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux4
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 44 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z11))
			((z1)(z12))
		)
		(_use (_entity . mux4)
		)
	)
	(_instantiation UUT2 0 55 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z21))
			((z1)(z22))
		)
		(_use (_entity . mux4)
		)
	)
	(_object
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ((i 2))))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ((i 2))))))
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal z21 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal z22 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal errorz1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal errorz2 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal errorz3 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__38(_architecture 1 0 38 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__39(_architecture 2 0 39 (_assignment (_simple)(_target(3))(_sensitivity(3)))))
			(line__40(_architecture 3 0 40 (_assignment (_simple)(_target(4))(_sensitivity(4)))))
			(line__41(_architecture 4 0 41 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(9))(_sensitivity(5)(7)))))
			(line__66(_architecture 6 0 66 (_assignment (_simple)(_target(10))(_sensitivity(6)(8)))))
			(line__67(_architecture 7 0 67 (_assignment (_simple)(_target(11))(_sensitivity(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000037 55 432 0 testbench_for_mux4
(_configuration VHDL (testbench_for_mux4 0 72 (mux4_tb))
	(_version v98)
	(_time 1476034246572 2016.10.09 20:30:46)
	(_source (\./src/TestBench/mux4_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f8f7fda8f5aeafeffcafeaa2acfeadfefbfef0fdae)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT1
			(_entity . mux4 behmux4
			)
		)
		(_instantiation UUT2
			(_entity . mux4 StructMux4
			)
		)
	)
)
I 000051 55 1869          1476034434936 StructMux4
(_unit VHDL (mux4 0 28 (structmux4 0 42 ))
	(_version v98)
	(_time 1476034434937 2016.10.09 20:33:54)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c0c09594c5969cd3c6c5849b94c7c8c3c4c694c7c5)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(task1
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 50 (_component task1 )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . task1)
		)
	)
	(_instantiation U2 0 56 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . task1)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 1316          1476034434940 BehMux4
(_unit VHDL (mux4 0 28 (behmux4 0 64 ))
	(_version v98)
	(_time 1476034434941 2016.10.09 20:33:54)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c0c09594c5969cd3c5c5849b94c7c8c3c4c694c7c5)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehMux4 2 -1
	)
)
I 000056 55 3578          1476034435211 TB_ARCHITECTURE
(_unit VHDL (mux4_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1476034435212 2016.10.09 20:33:55)
	(_source (\./src/TestBench/mux4_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d9d98f8ad58f85cad9d99f828cdfdbdf8ddedcded1)
	(_entity
		(_time 1476032449429)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux4
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 44 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z11))
			((z1)(z12))
		)
		(_use (_entity . mux4)
		)
	)
	(_instantiation UUT2 0 55 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z21))
			((z1)(z22))
		)
		(_use (_entity . mux4)
		)
	)
	(_object
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ((i 2))))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ((i 2))))))
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal z21 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal z22 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal errorz1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal errorz2 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal errorz3 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__38(_architecture 1 0 38 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__39(_architecture 2 0 39 (_assignment (_simple)(_target(3))(_sensitivity(3)))))
			(line__40(_architecture 3 0 40 (_assignment (_simple)(_target(4))(_sensitivity(4)))))
			(line__41(_architecture 4 0 41 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(9))(_sensitivity(5)(7)))))
			(line__66(_architecture 6 0 66 (_assignment (_simple)(_target(10))(_sensitivity(6)(8)))))
			(line__67(_architecture 7 0 67 (_assignment (_simple)(_target(11))(_sensitivity(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000037 55 432 0 testbench_for_mux4
(_configuration VHDL (testbench_for_mux4 0 72 (mux4_tb))
	(_version v98)
	(_time 1476034435218 2016.10.09 20:33:55)
	(_source (\./src/TestBench/mux4_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d9d8df8bd58f8ecedd8ecb838ddf8cdfdadfd1dc8f)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT1
			(_entity . mux4 behmux4
			)
		)
		(_instantiation UUT2
			(_entity . mux4 StructMux4
			)
		)
	)
)
I 000051 55 1869          1476034473459 StructMux4
(_unit VHDL (mux4 0 28 (structmux4 0 42 ))
	(_version v98)
	(_time 1476034473460 2016.10.09 20:34:33)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 43131f4045151f504546071817444b404745174446)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(task1
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 50 (_component task1 )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . task1)
		)
	)
	(_instantiation U2 0 56 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . task1)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 1316          1476034473463 BehMux4
(_unit VHDL (mux4 0 28 (behmux4 0 64 ))
	(_version v98)
	(_time 1476034473464 2016.10.09 20:34:33)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 43131f4045151f504646071817444b404745174446)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehMux4 2 -1
	)
)
I 000056 55 3578          1476034473735 TB_ARCHITECTURE
(_unit VHDL (mux4_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1476034473736 2016.10.09 20:34:33)
	(_source (\./src/TestBench/mux4_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4d1d104e1c1b115e4d4d0b16184b4f4b194a484a45)
	(_entity
		(_time 1476032449429)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux4
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 44 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z11))
			((z1)(z12))
		)
		(_use (_entity . mux4)
		)
	)
	(_instantiation UUT2 0 55 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z21))
			((z1)(z22))
		)
		(_use (_entity . mux4)
		)
	)
	(_object
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ((i 2))))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ((i 2))))))
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal z21 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal z22 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal errorz1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal errorz2 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal errorz3 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__38(_architecture 1 0 38 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__39(_architecture 2 0 39 (_assignment (_simple)(_target(3))(_sensitivity(3)))))
			(line__40(_architecture 3 0 40 (_assignment (_simple)(_target(4))(_sensitivity(4)))))
			(line__41(_architecture 4 0 41 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(9))(_sensitivity(5)(7)))))
			(line__66(_architecture 6 0 66 (_assignment (_simple)(_target(10))(_sensitivity(6)(8)))))
			(line__67(_architecture 7 0 67 (_assignment (_simple)(_target(11))(_sensitivity(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000037 55 432 0 testbench_for_mux4
(_configuration VHDL (testbench_for_mux4 0 72 (mux4_tb))
	(_version v98)
	(_time 1476034473741 2016.10.09 20:34:33)
	(_source (\./src/TestBench/mux4_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5c0d515f0a0a0b4b580b4e06085a095a5f5a54590a)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT1
			(_entity . mux4 behmux4
			)
		)
		(_instantiation UUT2
			(_entity . mux4 StructMux4
			)
		)
	)
)
I 000051 55 1869          1476034645654 StructMux4
(_unit VHDL (mux4 0 28 (structmux4 0 42 ))
	(_version v98)
	(_time 1476034645655 2016.10.09 20:37:25)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dfd0838c8c8983ccd9da9b848bd8d7dcdbd98bd8da)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(task1
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 50 (_component task1 )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . task1)
		)
	)
	(_instantiation U2 0 56 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . task1)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 1316          1476034645658 BehMux4
(_unit VHDL (mux4 0 28 (behmux4 0 64 ))
	(_version v98)
	(_time 1476034645659 2016.10.09 20:37:25)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dfd0838c8c8983ccdada9b848bd8d7dcdbd98bd8da)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehMux4 2 -1
	)
)
I 000056 55 3578          1476034645924 TB_ARCHITECTURE
(_unit VHDL (mux4_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1476034645925 2016.10.09 20:37:25)
	(_source (\./src/TestBench/mux4_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e8e7b5bae5beb4fbe8e8aeb3bdeeeaeebcefedefe0)
	(_entity
		(_time 1476032449429)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux4
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 44 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z11))
			((z1)(z12))
		)
		(_use (_entity . mux4)
		)
	)
	(_instantiation UUT2 0 55 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z21))
			((z1)(z22))
		)
		(_use (_entity . mux4)
		)
	)
	(_object
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ((i 2))))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ((i 2))))))
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal z21 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal z22 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal errorz1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal errorz2 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal errorz3 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__38(_architecture 1 0 38 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__39(_architecture 2 0 39 (_assignment (_simple)(_target(3))(_sensitivity(3)))))
			(line__40(_architecture 3 0 40 (_assignment (_simple)(_target(4))(_sensitivity(4)))))
			(line__41(_architecture 4 0 41 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(9))(_sensitivity(5)(7)))))
			(line__66(_architecture 6 0 66 (_assignment (_simple)(_target(10))(_sensitivity(6)(8)))))
			(line__67(_architecture 7 0 67 (_assignment (_simple)(_target(11))(_sensitivity(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000037 55 432 0 testbench_for_mux4
(_configuration VHDL (testbench_for_mux4 0 72 (mux4_tb))
	(_version v98)
	(_time 1476034645928 2016.10.09 20:37:25)
	(_source (\./src/TestBench/mux4_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f8f6f5a8f5aeafeffcafeaa2acfeadfefbfef0fdae)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT1
			(_entity . mux4 behmux4
			)
		)
		(_instantiation UUT2
			(_entity . mux4 StructMux4
			)
		)
	)
)
I 000051 55 1869          1476034674912 StructMux4
(_unit VHDL (mux4 0 28 (structmux4 0 42 ))
	(_version v98)
	(_time 1476034674913 2016.10.09 20:37:54)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3036363435666c233635746b643738333436643735)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(task1
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 50 (_component task1 )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . task1)
		)
	)
	(_instantiation U2 0 56 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . task1)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 1316          1476034674916 BehMux4
(_unit VHDL (mux4 0 28 (behmux4 0 64 ))
	(_version v98)
	(_time 1476034674917 2016.10.09 20:37:54)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3036363435666c233535746b643738333436643735)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehMux4 2 -1
	)
)
I 000056 55 3578          1476034675181 TB_ARCHITECTURE
(_unit VHDL (mux4_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1476034675182 2016.10.09 20:37:55)
	(_source (\./src/TestBench/mux4_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3a3c3d3e6e6c66293a3a7c616f3c383c6e3d3f3d32)
	(_entity
		(_time 1476032449429)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux4
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 44 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z11))
			((z1)(z12))
		)
		(_use (_entity . mux4)
		)
	)
	(_instantiation UUT2 0 55 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z21))
			((z1)(z22))
		)
		(_use (_entity . mux4)
		)
	)
	(_object
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ((i 2))))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ((i 2))))))
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal z21 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal z22 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal errorz1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal errorz2 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal errorz3 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__38(_architecture 1 0 38 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__39(_architecture 2 0 39 (_assignment (_simple)(_target(3))(_sensitivity(3)))))
			(line__40(_architecture 3 0 40 (_assignment (_simple)(_target(4))(_sensitivity(4)))))
			(line__41(_architecture 4 0 41 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__65(_architecture 5 0 65 (_assignment (_simple)(_target(9))(_sensitivity(5)(7)))))
			(line__66(_architecture 6 0 66 (_assignment (_simple)(_target(10))(_sensitivity(6)(8)))))
			(line__67(_architecture 7 0 67 (_assignment (_simple)(_target(11))(_sensitivity(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000037 55 432 0 testbench_for_mux4
(_configuration VHDL (testbench_for_mux4 0 72 (mux4_tb))
	(_version v98)
	(_time 1476034675185 2016.10.09 20:37:55)
	(_source (\./src/TestBench/mux4_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3a3d6d3f6e6c6d2d3e6d28606e3c6f3c393c323f6c)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT1
			(_entity . mux4 behmux4
			)
		)
		(_instantiation UUT2
			(_entity . mux4 StructMux4
			)
		)
	)
)
I 000051 55 1869          1476035102999 StructMux4
(_unit VHDL (mux4 0 28 (structmux4 0 42 ))
	(_version v98)
	(_time 1476035103000 2016.10.09 20:45:02)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5e51095c0e08024d585b1a050a59565d5a580a595b)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(task1
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 50 (_component task1 )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . task1)
		)
	)
	(_instantiation U2 0 56 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . task1)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 1316          1476035103003 BehMux4
(_unit VHDL (mux4 0 28 (behmux4 0 64 ))
	(_version v98)
	(_time 1476035103004 2016.10.09 20:45:02)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5e51095c0e08024d5b5b1a050a59565d5a580a595b)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehMux4 2 -1
	)
)
I 000045 55 877           1476035116000 and2
(_unit VHDL (and2 0 28 (and2 0 38 ))
	(_version v98)
	(_time 1476035116001 2016.10.09 20:45:16)
	(_source (\./src/and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 26732122757176352475377c222022252420272073)
	(_entity
		(_time 1475852376387)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . and2 1 -1
	)
)
I 000044 55 826           1476035116053 Inv
(_unit VHDL (inv 0 28 (inv 0 37 ))
	(_version v98)
	(_time 1476035116054 2016.10.09 20:45:16)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 65306a65353337736c37203e32636c63306263636c)
	(_entity
		(_time 1475852376910)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Inv 1 -1
	)
)
I 000044 55 873           1476035116097 Or2
(_unit VHDL (or2 0 28 (or2 0 38 ))
	(_version v98)
	(_time 1476035116098 2016.10.09 20:45:16)
	(_source (\./src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 94c1c49a92c6c282c2c686cbc792c29396979692c2)
	(_entity
		(_time 1475852377072)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Or2 1 -1
	)
)
V 000052 55 2516          1476035116146 structTask1
(_unit VHDL (task1 0 28 (structtask1 0 37 ))
	(_version v98)
	(_time 1476035116147 2016.10.09 20:45:16)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c397c196c19594d593c7d29896c5c2c4c0c591c0c2)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 61 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 62 (_component and2 )
		(_port
			((a)(a1))
			((b)(t1))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U3 0 63 (_component and2 )
		(_port
			((a)(s1))
			((b)(b1))
			((c)(t3))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U4 0 64 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000065 55 1013          1476035116150 BehaviorDescriptionTask1
(_unit VHDL (task1 0 28 (behaviordescriptiontask1 0 69 ))
	(_version v98)
	(_time 1476035116151 2016.10.09 20:45:16)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c397c196c19594d59194d29896c5c2c4c0c591c0c2)
	(_entity
		(_time 1475852377172)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehaviorDescriptionTask1 1 -1
	)
)
V 000062 55 2363          1476035116197 TB_ARCHITECTURE_task1
(_unit VHDL (task1_tb 0 6 (tb_architecture_task1 1 9 ))
	(_version v98)
	(_time 1476035116198 2016.10.09 20:45:16)
	(_source (\./src/TestBench/task1_TB.vhd\(\./src/task1/TestBench/task1_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f1a5f3a1f1a7a6e7a0f1e0a8f6f6f5f7f3f6f5f7f0)
	(_entity
		(_time 1475854206758)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(task1
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 13 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 14 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 1 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 1 33 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z11))
		)
		(_use (_entity . task1)
		)
	)
	(_instantiation UUT2 1 41 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z12))
		)
		(_use (_entity . task1)
		)
	)
	(_object
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 1 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 1 29 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__30(_architecture 1 1 30 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__31(_architecture 2 1 31 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__49(_architecture 3 1 49 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE_task1 4 -1
	)
)
V 000038 55 467 0 testbench_for_task1
(_configuration VHDL (testbench_for_task1 0 54 (task1_tb))
	(_version v98)
	(_time 1476035116204 2016.10.09 20:45:16)
	(_source (\./src/task1/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f1a5f3a1f5a7a6e6f5a6e3aba5f7a4f7f2f7f9f4a7)
	(_architecture TB_ARCHITECTURE_task1
		(_instantiation UUT1
			(_entity . task1 behaviordescriptiontask1
			)
		)
		(_instantiation UUT2
			(_entity . task1 structTask1
			)
		)
	)
)
I 000051 55 1869          1476035116243 StructMux4
(_unit VHDL (mux4 0 28 (structmux4 0 42 ))
	(_version v98)
	(_time 1476035116244 2016.10.09 20:45:16)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2075732525767c332625647b742728232426742725)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(task1
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 50 (_component task1 )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . task1)
		)
	)
	(_instantiation U2 0 56 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . task1)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 1316          1476035116247 BehMux4
(_unit VHDL (mux4 0 28 (behmux4 0 64 ))
	(_version v98)
	(_time 1476035116248 2016.10.09 20:45:16)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2075732525767c332525647b742728232426742725)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehMux4 2 -1
	)
)
I 000056 55 3615          1476035116311 TB_ARCHITECTURE
(_unit VHDL (mux4_tb 0 6 (tb_architecture 1 9 ))
	(_version v98)
	(_time 1476035116312 2016.10.09 20:45:16)
	(_source (\./src/TestBench/mux4_TB.vhd\(\./src/task2/TestBench/mux4_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5f0a0c5d0c09034c5f5f19040a595d590b585a5857)
	(_entity
		(_time 1476032449429)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux4
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 14 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_in ))))
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 16 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 17 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 18 (_entity (_out ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 1 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 1 44 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z11))
			((z1)(z12))
		)
		(_use (_entity . mux4)
		)
	)
	(_instantiation UUT2 1 55 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z21))
			((z1)(z22))
		)
		(_use (_entity . mux4)
		)
	)
	(_object
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ((i 2))))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 1 25 (_architecture (_uni ((i 2))))))
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 27 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 1 29 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 1 29 (_architecture (_uni ))))
		(_signal (_internal z21 ~extieee.std_logic_1164.STD_LOGIC 1 30 (_architecture (_uni ))))
		(_signal (_internal z22 ~extieee.std_logic_1164.STD_LOGIC 1 30 (_architecture (_uni ))))
		(_signal (_internal errorz1 ~extieee.std_logic_1164.STD_LOGIC 1 31 (_architecture (_uni ))))
		(_signal (_internal errorz2 ~extieee.std_logic_1164.STD_LOGIC 1 32 (_architecture (_uni ))))
		(_signal (_internal errorz3 ~extieee.std_logic_1164.STD_LOGIC 1 33 (_architecture (_uni ))))
		(_process
			(line__37(_architecture 0 1 37 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__38(_architecture 1 1 38 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__39(_architecture 2 1 39 (_assignment (_simple)(_target(3))(_sensitivity(3)))))
			(line__40(_architecture 3 1 40 (_assignment (_simple)(_target(4))(_sensitivity(4)))))
			(line__41(_architecture 4 1 41 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__65(_architecture 5 1 65 (_assignment (_simple)(_target(9))(_sensitivity(5)(7)))))
			(line__66(_architecture 6 1 66 (_assignment (_simple)(_target(10))(_sensitivity(6)(8)))))
			(line__67(_architecture 7 1 67 (_assignment (_simple)(_target(11))(_sensitivity(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000037 55 438 0 testbench_for_mux4
(_configuration VHDL (testbench_for_mux4 0 72 (mux4_tb))
	(_version v98)
	(_time 1476035116319 2016.10.09 20:45:16)
	(_source (\./src/task2/TestBench/mux4_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6e3a6d6e3e3839796a397c343a683b686d68666b38)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT1
			(_entity . mux4 behmux4
			)
		)
		(_instantiation UUT2
			(_entity . mux4 StructMux4
			)
		)
	)
)
I 000051 55 1869          1476035123698 StructMux4
(_unit VHDL (mux4 0 28 (structmux4 0 42 ))
	(_version v98)
	(_time 1476035123699 2016.10.09 20:45:23)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3d6e6d396c6b612e3b387966693a353e393b693a38)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(task1
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 50 (_component task1 )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . task1)
		)
	)
	(_instantiation U2 0 56 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . task1)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 1316          1476035123702 BehMux4
(_unit VHDL (mux4 0 28 (behmux4 0 64 ))
	(_version v98)
	(_time 1476035123703 2016.10.09 20:45:23)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3d6e6d396c6b612e38387966693a353e393b693a38)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehMux4 2 -1
	)
)
I 000051 55 1869          1476035148143 StructMux4
(_unit VHDL (mux4 0 28 (structmux4 0 42 ))
	(_version v98)
	(_time 1476035148144 2016.10.09 20:45:48)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b3b1e4e6b5e5efa0b5b6f7e8e7b4bbb0b7b5e7b4b6)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(task1
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 50 (_component task1 )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . task1)
		)
	)
	(_instantiation U2 0 56 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . task1)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 1316          1476035148147 BehMux4
(_unit VHDL (mux4 0 28 (behmux4 0 64 ))
	(_version v98)
	(_time 1476035148148 2016.10.09 20:45:48)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c3c19497c5959fd0c6c6879897c4cbc0c7c597c4c6)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehMux4 2 -1
	)
)
I 000056 55 3615          1476035148454 TB_ARCHITECTURE
(_unit VHDL (mux4_tb 0 6 (tb_architecture 1 9 ))
	(_version v98)
	(_time 1476035148455 2016.10.09 20:45:48)
	(_source (\./src/TestBench/mux4_TB.vhd\(\./src/task2/TestBench/mux4_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ebe9bbb9bcbdb7f8ebebadb0beede9edbfeceeece3)
	(_entity
		(_time 1476032449429)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux4
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 14 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_in ))))
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 16 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 17 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 18 (_entity (_out ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 1 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 1 44 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z11))
			((z1)(z12))
		)
		(_use (_entity . mux4)
		)
	)
	(_instantiation UUT2 1 55 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z21))
			((z1)(z22))
		)
		(_use (_entity . mux4)
		)
	)
	(_object
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ((i 2))))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 1 25 (_architecture (_uni ((i 2))))))
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 27 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 1 29 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 1 29 (_architecture (_uni ))))
		(_signal (_internal z21 ~extieee.std_logic_1164.STD_LOGIC 1 30 (_architecture (_uni ))))
		(_signal (_internal z22 ~extieee.std_logic_1164.STD_LOGIC 1 30 (_architecture (_uni ))))
		(_signal (_internal errorz1 ~extieee.std_logic_1164.STD_LOGIC 1 31 (_architecture (_uni ))))
		(_signal (_internal errorz2 ~extieee.std_logic_1164.STD_LOGIC 1 32 (_architecture (_uni ))))
		(_signal (_internal errorz3 ~extieee.std_logic_1164.STD_LOGIC 1 33 (_architecture (_uni ))))
		(_process
			(line__37(_architecture 0 1 37 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__38(_architecture 1 1 38 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__39(_architecture 2 1 39 (_assignment (_simple)(_target(3))(_sensitivity(3)))))
			(line__40(_architecture 3 1 40 (_assignment (_simple)(_target(4))(_sensitivity(4)))))
			(line__41(_architecture 4 1 41 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__65(_architecture 5 1 65 (_assignment (_simple)(_target(9))(_sensitivity(5)(7)))))
			(line__66(_architecture 6 1 66 (_assignment (_simple)(_target(10))(_sensitivity(6)(8)))))
			(line__67(_architecture 7 1 67 (_assignment (_simple)(_target(11))(_sensitivity(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000037 55 438 0 testbench_for_mux4
(_configuration VHDL (testbench_for_mux4 0 72 (mux4_tb))
	(_version v98)
	(_time 1476035148459 2016.10.09 20:45:48)
	(_source (\./src/task2/TestBench/mux4_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fbf8fbabacadacecfface9a1affdaefdf8fdf3fead)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT1
			(_entity . mux4 behmux4
			)
		)
		(_instantiation UUT2
			(_entity . mux4 StructMux4
			)
		)
	)
)
I 000045 55 877           1476035419691 and2
(_unit VHDL (and2 0 28 (and2 0 38 ))
	(_version v98)
	(_time 1476035419692 2016.10.09 20:50:19)
	(_source (\./src/and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7d7d747c7c2a2d6e7f2e6c27797b797e7f7b7c7b28)
	(_entity
		(_time 1475852376387)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . and2 1 -1
	)
)
I 000044 55 826           1476035419748 Inv
(_unit VHDL (inv 0 28 (inv 0 37 ))
	(_version v98)
	(_time 1476035419749 2016.10.09 20:50:19)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code acacadfbaafafebaa5fee9f7fbaaa5aaf9abaaaaa5)
	(_entity
		(_time 1475852376910)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Inv 1 -1
	)
)
I 000044 55 873           1476035419798 Or2
(_unit VHDL (or2 0 28 (or2 0 38 ))
	(_version v98)
	(_time 1476035419799 2016.10.09 20:50:19)
	(_source (\./src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dbdb85888b898dcd8d89c98488dd8ddcd9d8d9dd8d)
	(_entity
		(_time 1475852377072)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Or2 1 -1
	)
)
I 000061 55 2475          1476035419896 TB_ARCHITECTURE_mux2
(_unit VHDL (mux2_tb 0 6 (tb_architecture_mux2 0 9 ))
	(_version v98)
	(_time 1476035419897 2016.10.09 20:50:19)
	(_source (\./src/task1/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4949144a451f155a484f0f121c4f4b4f1d4e4c4e41)
	(_entity
		(_time 1476035419893)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux2
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 33 (_component mux2 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z11))
		)
		(_use (_implicit)
			(_port
				((a1)(a1))
				((b1)(b1))
				((s1)(s1))
				((z1)(z1))
			)
		)
	)
	(_instantiation UUT2 0 41 (_component mux2 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z12))
		)
		(_use (_implicit)
			(_port
				((a1)(a1))
				((b1)(b1))
				((s1)(s1))
				((z1)(z1))
			)
		)
	)
	(_object
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__49(_architecture 3 0 49 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE_mux2 4 -1
	)
)
I 000051 55 1869          1476035419956 StructMux4
(_unit VHDL (mux4 0 28 (structmux4 0 42 ))
	(_version v98)
	(_time 1476035419957 2016.10.09 20:50:19)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8787da8885d1db948182c3dcd3808f848381d38082)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(task1
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 50 (_component task1 )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . task1)
		)
	)
	(_instantiation U2 0 56 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . task1)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 1316          1476035419960 BehMux4
(_unit VHDL (mux4 0 28 (behmux4 0 64 ))
	(_version v98)
	(_time 1476035419961 2016.10.09 20:50:19)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8787da8885d1db948282c3dcd3808f848381d38082)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehMux4 2 -1
	)
)
I 000056 55 3615          1476035420005 TB_ARCHITECTURE
(_unit VHDL (mux4_tb 0 6 (tb_architecture 1 9 ))
	(_version v98)
	(_time 1476035420006 2016.10.09 20:50:20)
	(_source (\./src/TestBench/mux4_TB.vhd\(\./src/task2/TestBench/mux4_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b6b6ebe3b5e0eaa5b6b6f0ede3b0b4b0e2b1b3b1be)
	(_entity
		(_time 1476032449429)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux4
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 14 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_in ))))
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 16 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 17 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 18 (_entity (_out ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 1 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 1 44 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z11))
			((z1)(z12))
		)
		(_use (_entity . mux4)
		)
	)
	(_instantiation UUT2 1 55 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z21))
			((z1)(z22))
		)
		(_use (_entity . mux4)
		)
	)
	(_object
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ((i 2))))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 1 25 (_architecture (_uni ((i 2))))))
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 27 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 1 29 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 1 29 (_architecture (_uni ))))
		(_signal (_internal z21 ~extieee.std_logic_1164.STD_LOGIC 1 30 (_architecture (_uni ))))
		(_signal (_internal z22 ~extieee.std_logic_1164.STD_LOGIC 1 30 (_architecture (_uni ))))
		(_signal (_internal errorz1 ~extieee.std_logic_1164.STD_LOGIC 1 31 (_architecture (_uni ))))
		(_signal (_internal errorz2 ~extieee.std_logic_1164.STD_LOGIC 1 32 (_architecture (_uni ))))
		(_signal (_internal errorz3 ~extieee.std_logic_1164.STD_LOGIC 1 33 (_architecture (_uni ))))
		(_process
			(line__37(_architecture 0 1 37 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__38(_architecture 1 1 38 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__39(_architecture 2 1 39 (_assignment (_simple)(_target(3))(_sensitivity(3)))))
			(line__40(_architecture 3 1 40 (_assignment (_simple)(_target(4))(_sensitivity(4)))))
			(line__41(_architecture 4 1 41 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__65(_architecture 5 1 65 (_assignment (_simple)(_target(9))(_sensitivity(5)(7)))))
			(line__66(_architecture 6 1 66 (_assignment (_simple)(_target(10))(_sensitivity(6)(8)))))
			(line__67(_architecture 7 1 67 (_assignment (_simple)(_target(11))(_sensitivity(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000037 55 438 0 testbench_for_mux4
(_configuration VHDL (testbench_for_mux4 0 72 (mux4_tb))
	(_version v98)
	(_time 1476035420010 2016.10.09 20:50:20)
	(_source (\./src/task2/TestBench/mux4_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b6b7bbe2b5e0e1a1b2e1a4ece2b0e3b0b5b0beb3e0)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT1
			(_entity . mux4 behmux4
			)
		)
		(_instantiation UUT2
			(_entity . mux4 StructMux4
			)
		)
	)
)
I 000045 55 877           1476035429430 and2
(_unit VHDL (and2 0 28 (and2 0 38 ))
	(_version v98)
	(_time 1476035429431 2016.10.09 20:50:29)
	(_source (\./src/and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 848ad08ad5d3d49786d795de8082808786828582d1)
	(_entity
		(_time 1475852376387)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . and2 1 -1
	)
)
I 000044 55 826           1476035429487 Inv
(_unit VHDL (inv 0 28 (inv 0 37 ))
	(_version v98)
	(_time 1476035429488 2016.10.09 20:50:29)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c2cc9e97959490d4cb90879995c4cbc497c5c4c4cb)
	(_entity
		(_time 1475852376910)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Inv 1 -1
	)
)
I 000044 55 873           1476035429525 Or2
(_unit VHDL (or2 0 28 (or2 0 38 ))
	(_version v98)
	(_time 1476035429526 2016.10.09 20:50:29)
	(_source (\./src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e2ece1b0e2b0b4f4b4b0f0bdb1e4b4e5e0e1e0e4b4)
	(_entity
		(_time 1475852377072)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Or2 1 -1
	)
)
I 000051 55 2514          1476035429566 structMux2
(_unit VHDL (mux2 0 28 (structmux2 0 37 ))
	(_version v98)
	(_time 1476035429567 2016.10.09 20:50:29)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 101e121615464c031011544b441718131216441715)
	(_entity
		(_time 1476035429561)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 61 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 62 (_component and2 )
		(_port
			((a)(a1))
			((b)(t1))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U3 0 63 (_component and2 )
		(_port
			((a)(s1))
			((b)(b1))
			((c)(t3))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U4 0 64 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000064 55 1010          1476035429570 BehaviorDescriptionMux2
(_unit VHDL (mux2 0 28 (behaviordescriptionmux2 0 69 ))
	(_version v98)
	(_time 1476035429571 2016.10.09 20:50:29)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 101e121615464c031242544b441718131216441715)
	(_entity
		(_time 1476035429561)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehaviorDescriptionMux2 1 -1
	)
)
I 000061 55 2323          1476035429613 TB_ARCHITECTURE_mux2
(_unit VHDL (mux2_tb 0 6 (tb_architecture_mux2 0 9 ))
	(_version v98)
	(_time 1476035429614 2016.10.09 20:50:29)
	(_source (\./src/task1/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3f313d3b6c69632c3e3979646a393d396b383a3837)
	(_entity
		(_time 1476035419892)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux2
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 33 (_component mux2 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z11))
		)
		(_use (_entity . mux2)
		)
	)
	(_instantiation UUT2 0 41 (_component mux2 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z12))
		)
		(_use (_entity . mux2)
		)
	)
	(_object
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__49(_architecture 3 0 49 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE_mux2 4 -1
	)
)
I 000037 55 461 0 testbench_for_mux2
(_configuration VHDL (testbench_for_mux2 0 54 (mux2_tb))
	(_version v98)
	(_time 1476035429617 2016.10.09 20:50:29)
	(_source (\./src/task1/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3f306d3a6c6968283b682d656b396a393c39373a69)
	(_architecture TB_ARCHITECTURE_mux2
		(_instantiation UUT1
			(_entity . mux2 behaviordescriptiontask1
			)
		)
		(_instantiation UUT2
			(_entity . mux2 structMux2
			)
		)
	)
)
I 000051 55 1869          1476035429677 StructMux4
(_unit VHDL (mux4 0 28 (structmux4 0 42 ))
	(_version v98)
	(_time 1476035429678 2016.10.09 20:50:29)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7e707c7e2e28226d787b3a252a79767d7a782a797b)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(task1
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 50 (_component task1 )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . task1)
		)
	)
	(_instantiation U2 0 56 (_component task1 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . task1)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 1316          1476035429684 BehMux4
(_unit VHDL (mux4 0 28 (behmux4 0 64 ))
	(_version v98)
	(_time 1476035429685 2016.10.09 20:50:29)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7e707c7e2e28226d7b7b3a252a79767d7a782a797b)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehMux4 2 -1
	)
)
I 000056 55 3615          1476035429776 TB_ARCHITECTURE
(_unit VHDL (mux4_tb 0 6 (tb_architecture 1 9 ))
	(_version v98)
	(_time 1476035429777 2016.10.09 20:50:29)
	(_source (\./src/TestBench/mux4_TB.vhd\(\./src/task2/TestBench/mux4_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dcd2de8f8a8a80cfdcdc9a8789dadeda88dbd9dbd4)
	(_entity
		(_time 1476032449429)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux4
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 14 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_in ))))
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 16 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 17 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 18 (_entity (_out ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 1 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 1 44 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z11))
			((z1)(z12))
		)
		(_use (_entity . mux4)
		)
	)
	(_instantiation UUT2 1 55 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z21))
			((z1)(z22))
		)
		(_use (_entity . mux4)
		)
	)
	(_object
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ((i 2))))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 1 25 (_architecture (_uni ((i 2))))))
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 27 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 1 29 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 1 29 (_architecture (_uni ))))
		(_signal (_internal z21 ~extieee.std_logic_1164.STD_LOGIC 1 30 (_architecture (_uni ))))
		(_signal (_internal z22 ~extieee.std_logic_1164.STD_LOGIC 1 30 (_architecture (_uni ))))
		(_signal (_internal errorz1 ~extieee.std_logic_1164.STD_LOGIC 1 31 (_architecture (_uni ))))
		(_signal (_internal errorz2 ~extieee.std_logic_1164.STD_LOGIC 1 32 (_architecture (_uni ))))
		(_signal (_internal errorz3 ~extieee.std_logic_1164.STD_LOGIC 1 33 (_architecture (_uni ))))
		(_process
			(line__37(_architecture 0 1 37 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__38(_architecture 1 1 38 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__39(_architecture 2 1 39 (_assignment (_simple)(_target(3))(_sensitivity(3)))))
			(line__40(_architecture 3 1 40 (_assignment (_simple)(_target(4))(_sensitivity(4)))))
			(line__41(_architecture 4 1 41 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__65(_architecture 5 1 65 (_assignment (_simple)(_target(9))(_sensitivity(5)(7)))))
			(line__66(_architecture 6 1 66 (_assignment (_simple)(_target(10))(_sensitivity(6)(8)))))
			(line__67(_architecture 7 1 67 (_assignment (_simple)(_target(11))(_sensitivity(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000037 55 438 0 testbench_for_mux4
(_configuration VHDL (testbench_for_mux4 0 72 (mux4_tb))
	(_version v98)
	(_time 1476035429783 2016.10.09 20:50:29)
	(_source (\./src/task2/TestBench/mux4_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dcd38e8e8a8a8bcbd88bce8688da89dadfdad4d98a)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT1
			(_entity . mux4 behmux4
			)
		)
		(_instantiation UUT2
			(_entity . mux4 StructMux4
			)
		)
	)
)
I 000045 55 877           1476035472665 and2
(_unit VHDL (and2 0 28 (and2 0 38 ))
	(_version v98)
	(_time 1476035472666 2016.10.09 20:51:12)
	(_source (\./src/and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 66636066353136756435773c626062656460676033)
	(_entity
		(_time 1475852376387)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . and2 1 -1
	)
)
I 000044 55 826           1476035472727 Inv
(_unit VHDL (inv 0 28 (inv 0 37 ))
	(_version v98)
	(_time 1476035472728 2016.10.09 20:51:12)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a5a0abf2f5f3f7b3acf7e0fef2a3aca3f0a2a3a3ac)
	(_entity
		(_time 1475852376910)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Inv 1 -1
	)
)
I 000044 55 873           1476035472774 Or2
(_unit VHDL (or2 0 28 (or2 0 38 ))
	(_version v98)
	(_time 1476035472775 2016.10.09 20:51:12)
	(_source (\./src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d4d18587d28682c28286c68b87d282d3d6d7d6d282)
	(_entity
		(_time 1475852377072)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Or2 1 -1
	)
)
I 000051 55 2514          1476035472825 structMux2
(_unit VHDL (mux2 0 28 (structmux2 0 37 ))
	(_version v98)
	(_time 1476035472826 2016.10.09 20:51:12)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 02075e0505545e110203465956050a010004560507)
	(_entity
		(_time 1476035429560)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 61 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 62 (_component and2 )
		(_port
			((a)(a1))
			((b)(t1))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U3 0 63 (_component and2 )
		(_port
			((a)(s1))
			((b)(b1))
			((c)(t3))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U4 0 64 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000064 55 1010          1476035472829 BehaviorDescriptionMux2
(_unit VHDL (mux2 0 28 (behaviordescriptionmux2 0 69 ))
	(_version v98)
	(_time 1476035472830 2016.10.09 20:51:12)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 02075e0505545e110050465956050a010004560507)
	(_entity
		(_time 1476035429560)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehaviorDescriptionMux2 1 -1
	)
)
I 000061 55 2323          1476035472868 TB_ARCHITECTURE_mux2
(_unit VHDL (mux2_tb 0 6 (tb_architecture_mux2 0 9 ))
	(_version v98)
	(_time 1476035472869 2016.10.09 20:51:12)
	(_source (\./src/task1/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 31346d3535676d223037776a643733376536343639)
	(_entity
		(_time 1476035419892)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux2
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 33 (_component mux2 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z11))
		)
		(_use (_entity . mux2)
		)
	)
	(_instantiation UUT2 0 41 (_component mux2 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z12))
		)
		(_use (_entity . mux2)
		)
	)
	(_object
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__49(_architecture 3 0 49 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE_mux2 4 -1
	)
)
I 000037 55 461 0 testbench_for_mux2
(_configuration VHDL (testbench_for_mux2 0 54 (mux2_tb))
	(_version v98)
	(_time 1476035472872 2016.10.09 20:51:12)
	(_source (\./src/task1/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 31353d34356766263566236b653764373237393467)
	(_architecture TB_ARCHITECTURE_mux2
		(_instantiation UUT1
			(_entity . mux2 behaviordescriptiontask1
			)
		)
		(_instantiation UUT2
			(_entity . mux2 structMux2
			)
		)
	)
)
I 000051 55 1864          1476035472905 StructMux4
(_unit VHDL (mux4 0 28 (structmux4 0 42 ))
	(_version v98)
	(_time 1476035472906 2016.10.09 20:51:12)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 51540d5355070d425754150a055659525557055654)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux2
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 50 (_component mux2 )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . mux2)
		)
	)
	(_instantiation U2 0 56 (_component mux2 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . mux2)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 1316          1476035472909 BehMux4
(_unit VHDL (mux4 0 28 (behmux4 0 64 ))
	(_version v98)
	(_time 1476035472910 2016.10.09 20:51:12)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 51540d5355070d425454150a055659525557055654)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehMux4 2 -1
	)
)
I 000056 55 3615          1476035472946 TB_ARCHITECTURE
(_unit VHDL (mux4_tb 0 6 (tb_architecture 1 9 ))
	(_version v98)
	(_time 1476035472947 2016.10.09 20:51:12)
	(_source (\./src/TestBench/mux4_TB.vhd\(\./src/task2/TestBench/mux4_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7f7a237f2c29236c7f7f39242a797d792b787a7877)
	(_entity
		(_time 1476032449429)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux4
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 14 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_in ))))
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 16 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 17 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 18 (_entity (_out ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 1 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 1 44 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z11))
			((z1)(z12))
		)
		(_use (_entity . mux4)
		)
	)
	(_instantiation UUT2 1 55 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z21))
			((z1)(z22))
		)
		(_use (_entity . mux4)
		)
	)
	(_object
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ((i 2))))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 1 25 (_architecture (_uni ((i 2))))))
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 27 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 1 29 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 1 29 (_architecture (_uni ))))
		(_signal (_internal z21 ~extieee.std_logic_1164.STD_LOGIC 1 30 (_architecture (_uni ))))
		(_signal (_internal z22 ~extieee.std_logic_1164.STD_LOGIC 1 30 (_architecture (_uni ))))
		(_signal (_internal errorz1 ~extieee.std_logic_1164.STD_LOGIC 1 31 (_architecture (_uni ))))
		(_signal (_internal errorz2 ~extieee.std_logic_1164.STD_LOGIC 1 32 (_architecture (_uni ))))
		(_signal (_internal errorz3 ~extieee.std_logic_1164.STD_LOGIC 1 33 (_architecture (_uni ))))
		(_process
			(line__37(_architecture 0 1 37 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__38(_architecture 1 1 38 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__39(_architecture 2 1 39 (_assignment (_simple)(_target(3))(_sensitivity(3)))))
			(line__40(_architecture 3 1 40 (_assignment (_simple)(_target(4))(_sensitivity(4)))))
			(line__41(_architecture 4 1 41 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__65(_architecture 5 1 65 (_assignment (_simple)(_target(9))(_sensitivity(5)(7)))))
			(line__66(_architecture 6 1 66 (_assignment (_simple)(_target(10))(_sensitivity(6)(8)))))
			(line__67(_architecture 7 1 67 (_assignment (_simple)(_target(11))(_sensitivity(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000037 55 438 0 testbench_for_mux4
(_configuration VHDL (testbench_for_mux4 0 72 (mux4_tb))
	(_version v98)
	(_time 1476035472950 2016.10.09 20:51:12)
	(_source (\./src/task2/TestBench/mux4_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7f7b737e2c2928687b286d252b792a797c79777a29)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT1
			(_entity . mux4 behmux4
			)
		)
		(_instantiation UUT2
			(_entity . mux4 StructMux4
			)
		)
	)
)
I 000051 55 1864          1476035476783 StructMux4
(_unit VHDL (mux4 0 28 (structmux4 0 42 ))
	(_version v98)
	(_time 1476035476784 2016.10.09 20:51:16)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8381d08c85d5df908586c7d8d7848b808785d78486)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux2
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 50 (_component mux2 )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . mux2)
		)
	)
	(_instantiation U2 0 56 (_component mux2 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . mux2)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 1316          1476035476787 BehMux4
(_unit VHDL (mux4 0 28 (behmux4 0 64 ))
	(_version v98)
	(_time 1476035476788 2016.10.09 20:51:16)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8381d08c85d5df908686c7d8d7848b808785d78486)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehMux4 2 -1
	)
)
I 000056 55 3615          1476035477106 TB_ARCHITECTURE
(_unit VHDL (mux4_tb 0 6 (tb_architecture 1 9 ))
	(_version v98)
	(_time 1476035477107 2016.10.09 20:51:17)
	(_source (\./src/TestBench/mux4_TB.vhd\(\./src/task2/TestBench/mux4_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bcbee0e9eaeae0afbcbcfae7e9babebae8bbb9bbb4)
	(_entity
		(_time 1476032449429)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux4
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 14 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_in ))))
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 16 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 17 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 18 (_entity (_out ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 1 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 1 44 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z11))
			((z1)(z12))
		)
		(_use (_entity . mux4)
		)
	)
	(_instantiation UUT2 1 55 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z21))
			((z1)(z22))
		)
		(_use (_entity . mux4)
		)
	)
	(_object
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ((i 2))))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 1 25 (_architecture (_uni ((i 2))))))
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 27 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 1 29 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 1 29 (_architecture (_uni ))))
		(_signal (_internal z21 ~extieee.std_logic_1164.STD_LOGIC 1 30 (_architecture (_uni ))))
		(_signal (_internal z22 ~extieee.std_logic_1164.STD_LOGIC 1 30 (_architecture (_uni ))))
		(_signal (_internal errorz1 ~extieee.std_logic_1164.STD_LOGIC 1 31 (_architecture (_uni ))))
		(_signal (_internal errorz2 ~extieee.std_logic_1164.STD_LOGIC 1 32 (_architecture (_uni ))))
		(_signal (_internal errorz3 ~extieee.std_logic_1164.STD_LOGIC 1 33 (_architecture (_uni ))))
		(_process
			(line__37(_architecture 0 1 37 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__38(_architecture 1 1 38 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__39(_architecture 2 1 39 (_assignment (_simple)(_target(3))(_sensitivity(3)))))
			(line__40(_architecture 3 1 40 (_assignment (_simple)(_target(4))(_sensitivity(4)))))
			(line__41(_architecture 4 1 41 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__65(_architecture 5 1 65 (_assignment (_simple)(_target(9))(_sensitivity(5)(7)))))
			(line__66(_architecture 6 1 66 (_assignment (_simple)(_target(10))(_sensitivity(6)(8)))))
			(line__67(_architecture 7 1 67 (_assignment (_simple)(_target(11))(_sensitivity(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000037 55 438 0 testbench_for_mux4
(_configuration VHDL (testbench_for_mux4 0 72 (mux4_tb))
	(_version v98)
	(_time 1476035477110 2016.10.09 20:51:17)
	(_source (\./src/task2/TestBench/mux4_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bcbfb0e8eaeaebabb8ebaee6e8bae9babfbab4b9ea)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT1
			(_entity . mux4 behmux4
			)
		)
		(_instantiation UUT2
			(_entity . mux4 StructMux4
			)
		)
	)
)
I 000051 55 2514          1476035532708 structMux2
(_unit VHDL (mux2 0 28 (structmux2 0 37 ))
	(_version v98)
	(_time 1476035532709 2016.10.09 20:52:12)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f5f1a0a4f5a3a9e6f5f4b1aea1f2fdf6f7f3a1f2f0)
	(_entity
		(_time 1476035429560)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 61 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 62 (_component and2 )
		(_port
			((a)(a1))
			((b)(t1))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U3 0 63 (_component and2 )
		(_port
			((a)(s1))
			((b)(b1))
			((c)(t3))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U4 0 64 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000064 55 1010          1476035532712 BehaviorDescriptionMux2
(_unit VHDL (mux2 0 28 (behaviordescriptionmux2 0 69 ))
	(_version v98)
	(_time 1476035532713 2016.10.09 20:52:12)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f5f1a0a4f5a3a9e6f7a7b1aea1f2fdf6f7f3a1f2f0)
	(_entity
		(_time 1476035429560)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehaviorDescriptionMux2 1 -1
	)
)
I 000061 55 2323          1476035533004 TB_ARCHITECTURE_mux2
(_unit VHDL (mux2_tb 0 6 (tb_architecture_mux2 0 9 ))
	(_version v98)
	(_time 1476035533005 2016.10.09 20:52:13)
	(_source (\./src/task1/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1e1a49184e48420d1f1858454b181c184a191b1916)
	(_entity
		(_time 1476035419892)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux2
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 33 (_component mux2 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z11))
		)
		(_use (_entity . mux2)
		)
	)
	(_instantiation UUT2 0 41 (_component mux2 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z12))
		)
		(_use (_entity . mux2)
		)
	)
	(_object
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__49(_architecture 3 0 49 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE_mux2 4 -1
	)
)
I 000037 55 461 0 testbench_for_mux2
(_configuration VHDL (testbench_for_mux2 0 54 (mux2_tb))
	(_version v98)
	(_time 1476035533009 2016.10.09 20:52:13)
	(_source (\./src/task1/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1e1b19194e4849091a490c444a184b181d18161b48)
	(_architecture TB_ARCHITECTURE_mux2
		(_instantiation UUT1
			(_entity . mux2 behaviordescriptiontask1
			)
		)
		(_instantiation UUT2
			(_entity . mux2 structMux2
			)
		)
	)
)
I 000045 55 877           1476036626448 and2
(_unit VHDL (and2 0 28 (and2 0 38 ))
	(_version v98)
	(_time 1476036626449 2016.10.09 21:10:26)
	(_source (\./src/and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5b0958585c0c0b4859084a015f5d5f58595d5a5d0e)
	(_entity
		(_time 1475852376387)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . and2 1 -1
	)
)
I 000044 55 826           1476036626508 Inv
(_unit VHDL (inv 0 28 (inv 0 37 ))
	(_version v98)
	(_time 1476036626509 2016.10.09 21:10:26)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9ac891959eccc88c93c8dfc1cd9c939ccf9d9c9c93)
	(_entity
		(_time 1475852376910)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Inv 1 -1
	)
)
I 000044 55 873           1476036626558 Or2
(_unit VHDL (or2 0 28 (or2 0 38 ))
	(_version v98)
	(_time 1476036626559 2016.10.09 21:10:26)
	(_source (\./src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c99b9d9dc29b9fdf9f9bdb969acf9fcecbcacbcf9f)
	(_entity
		(_time 1475852377072)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Or2 1 -1
	)
)
I 000045 55 961           1476036626610 And3
(_unit VHDL (and3 0 28 (and3 0 39 ))
	(_version v98)
	(_time 1476036626611 2016.10.09 21:10:26)
	(_source (\./src/And3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f8aafba8a5afa8ebfaffe9a2fcfefcfbfbfef9fead)
	(_entity
		(_time 1476036626607)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . And3 1 -1
	)
)
I 000051 55 2514          1476036626661 structMux2
(_unit VHDL (mux2 0 28 (structmux2 0 37 ))
	(_version v98)
	(_time 1476036626662 2016.10.09 21:10:26)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3664613235606a253637726d62313e353430623133)
	(_entity
		(_time 1476035429560)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 61 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 62 (_component and2 )
		(_port
			((a)(a1))
			((b)(t1))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U3 0 63 (_component and2 )
		(_port
			((a)(s1))
			((b)(b1))
			((c)(t3))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U4 0 64 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000064 55 1010          1476036626665 BehaviorDescriptionMux2
(_unit VHDL (mux2 0 28 (behaviordescriptionmux2 0 69 ))
	(_version v98)
	(_time 1476036626666 2016.10.09 21:10:26)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3664613235606a253464726d62313e353430623133)
	(_entity
		(_time 1476035429560)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehaviorDescriptionMux2 1 -1
	)
)
I 000061 55 2323          1476036626711 TB_ARCHITECTURE_mux2
(_unit VHDL (mux2_tb 0 6 (tb_architecture_mux2 0 9 ))
	(_version v98)
	(_time 1476036626712 2016.10.09 21:10:26)
	(_source (\./src/task1/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 65373264653339766463233e30636763316260626d)
	(_entity
		(_time 1476035419892)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux2
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 33 (_component mux2 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z11))
		)
		(_use (_entity . mux2)
		)
	)
	(_instantiation UUT2 0 41 (_component mux2 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z12))
		)
		(_use (_entity . mux2)
		)
	)
	(_object
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__49(_architecture 3 0 49 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE_mux2 4 -1
	)
)
I 000037 55 461 0 testbench_for_mux2
(_configuration VHDL (testbench_for_mux2 0 54 (mux2_tb))
	(_version v98)
	(_time 1476036626718 2016.10.09 21:10:26)
	(_source (\./src/task1/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 65366265653332726132773f3163306366636d6033)
	(_architecture TB_ARCHITECTURE_mux2
		(_instantiation UUT1
			(_entity . mux2 behaviordescriptiontask1
			)
		)
		(_instantiation UUT2
			(_entity . mux2 structMux2
			)
		)
	)
)
I 000051 55 1864          1476036626767 StructMux4
(_unit VHDL (mux4 0 28 (structmux4 0 42 ))
	(_version v98)
	(_time 1476036626768 2016.10.09 21:10:26)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 94c6c39a95c2c8879291d0cfc0939c979092c09391)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux2
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 50 (_component mux2 )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . mux2)
		)
	)
	(_instantiation U2 0 56 (_component mux2 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . mux2)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 1316          1476036626771 BehMux4
(_unit VHDL (mux4 0 28 (behmux4 0 64 ))
	(_version v98)
	(_time 1476036626772 2016.10.09 21:10:26)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a4f6f3f2a5f2f8b7a1a1e0fff0a3aca7a0a2f0a3a1)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehMux4 2 -1
	)
)
I 000056 55 3615          1476036626821 TB_ARCHITECTURE
(_unit VHDL (mux4_tb 0 6 (tb_architecture 1 9 ))
	(_version v98)
	(_time 1476036626822 2016.10.09 21:10:26)
	(_source (\./src/TestBench/mux4_TB.vhd\(\./src/task2/TestBench/mux4_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d2808581d5848ec1d2d2948987d4d0d486d5d7d5da)
	(_entity
		(_time 1476032449429)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux4
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 14 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_in ))))
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 16 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 17 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 18 (_entity (_out ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 1 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 1 44 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z11))
			((z1)(z12))
		)
		(_use (_entity . mux4)
		)
	)
	(_instantiation UUT2 1 55 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z21))
			((z1)(z22))
		)
		(_use (_entity . mux4)
		)
	)
	(_object
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ((i 2))))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 1 25 (_architecture (_uni ((i 2))))))
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 27 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 1 29 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 1 29 (_architecture (_uni ))))
		(_signal (_internal z21 ~extieee.std_logic_1164.STD_LOGIC 1 30 (_architecture (_uni ))))
		(_signal (_internal z22 ~extieee.std_logic_1164.STD_LOGIC 1 30 (_architecture (_uni ))))
		(_signal (_internal errorz1 ~extieee.std_logic_1164.STD_LOGIC 1 31 (_architecture (_uni ))))
		(_signal (_internal errorz2 ~extieee.std_logic_1164.STD_LOGIC 1 32 (_architecture (_uni ))))
		(_signal (_internal errorz3 ~extieee.std_logic_1164.STD_LOGIC 1 33 (_architecture (_uni ))))
		(_process
			(line__37(_architecture 0 1 37 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__38(_architecture 1 1 38 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__39(_architecture 2 1 39 (_assignment (_simple)(_target(3))(_sensitivity(3)))))
			(line__40(_architecture 3 1 40 (_assignment (_simple)(_target(4))(_sensitivity(4)))))
			(line__41(_architecture 4 1 41 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__65(_architecture 5 1 65 (_assignment (_simple)(_target(9))(_sensitivity(5)(7)))))
			(line__66(_architecture 6 1 66 (_assignment (_simple)(_target(10))(_sensitivity(6)(8)))))
			(line__67(_architecture 7 1 67 (_assignment (_simple)(_target(11))(_sensitivity(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000037 55 438 0 testbench_for_mux4
(_configuration VHDL (testbench_for_mux4 0 72 (mux4_tb))
	(_version v98)
	(_time 1476036626826 2016.10.09 21:10:26)
	(_source (\./src/task2/TestBench/mux4_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d281d580d58485c5d685c08886d487d4d1d4dad784)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT1
			(_entity . mux4 behmux4
			)
		)
		(_instantiation UUT2
			(_entity . mux4 StructMux4
			)
		)
	)
)
I 000045 55 877           1476036639943 and2
(_unit VHDL (and2 0 28 (and2 0 38 ))
	(_version v98)
	(_time 1476036639944 2016.10.09 21:10:39)
	(_source (\./src/and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 17111110454047041544064d131113141511161142)
	(_entity
		(_time 1475852376387)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . and2 1 -1
	)
)
I 000044 55 826           1476036639999 Inv
(_unit VHDL (inv 0 28 (inv 0 37 ))
	(_version v98)
	(_time 1476036640000 2016.10.09 21:10:39)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 46404844151014504f14031d11404f40134140404f)
	(_entity
		(_time 1475852376910)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Inv 1 -1
	)
)
I 000044 55 873           1476036640038 Or2
(_unit VHDL (or2 0 28 (or2 0 38 ))
	(_version v98)
	(_time 1476036640039 2016.10.09 21:10:40)
	(_source (\./src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 75732475722723632327672a267323727776777323)
	(_entity
		(_time 1475852377072)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Or2 1 -1
	)
)
I 000045 55 961           1476036640074 And3
(_unit VHDL (and3 0 28 (and3 0 39 ))
	(_version v98)
	(_time 1476036640075 2016.10.09 21:10:40)
	(_source (\./src/And3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9492929bc5c3c487969385ce9092909797929592c1)
	(_entity
		(_time 1476036626606)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . And3 1 -1
	)
)
I 000051 55 2514          1476036640115 structMux2
(_unit VHDL (mux2 0 28 (structmux2 0 37 ))
	(_version v98)
	(_time 1476036640116 2016.10.09 21:10:40)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c3c59097c5959fd0c3c2879897c4cbc0c1c597c4c6)
	(_entity
		(_time 1476035429560)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 61 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 62 (_component and2 )
		(_port
			((a)(a1))
			((b)(t1))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U3 0 63 (_component and2 )
		(_port
			((a)(s1))
			((b)(b1))
			((c)(t3))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U4 0 64 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000064 55 1010          1476036640119 BehaviorDescriptionMux2
(_unit VHDL (mux2 0 28 (behaviordescriptionmux2 0 69 ))
	(_version v98)
	(_time 1476036640120 2016.10.09 21:10:40)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c3c59097c5959fd0c191879897c4cbc0c1c597c4c6)
	(_entity
		(_time 1476035429560)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehaviorDescriptionMux2 1 -1
	)
)
I 000061 55 2323          1476036640162 TB_ARCHITECTURE_mux2
(_unit VHDL (mux2_tb 0 6 (tb_architecture_mux2 0 9 ))
	(_version v98)
	(_time 1476036640163 2016.10.09 21:10:40)
	(_source (\./src/task1/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f2f4a1a3f5a4aee1f3f4b4a9a7f4f0f4a6f5f7f5fa)
	(_entity
		(_time 1476035419892)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux2
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 33 (_component mux2 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z11))
		)
		(_use (_entity . mux2)
		)
	)
	(_instantiation UUT2 0 41 (_component mux2 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z12))
		)
		(_use (_entity . mux2)
		)
	)
	(_object
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__49(_architecture 3 0 49 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE_mux2 4 -1
	)
)
I 000037 55 461 0 testbench_for_mux2
(_configuration VHDL (testbench_for_mux2 0 54 (mux2_tb))
	(_version v98)
	(_time 1476036640166 2016.10.09 21:10:40)
	(_source (\./src/task1/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f2f5f1a2f5a4a5e5f6a5e0a8a6f4a7f4f1f4faf7a4)
	(_architecture TB_ARCHITECTURE_mux2
		(_instantiation UUT1
			(_entity . mux2 behaviordescriptiontask1
			)
		)
		(_instantiation UUT2
			(_entity . mux2 structMux2
			)
		)
	)
)
I 000051 55 1864          1476036640237 StructMux4
(_unit VHDL (mux4 0 28 (structmux4 0 42 ))
	(_version v98)
	(_time 1476036640238 2016.10.09 21:10:40)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 31376d3535676d223734756a653639323537653634)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux2
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 50 (_component mux2 )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . mux2)
		)
	)
	(_instantiation U2 0 56 (_component mux2 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . mux2)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 1316          1476036640241 BehMux4
(_unit VHDL (mux4 0 28 (behmux4 0 64 ))
	(_version v98)
	(_time 1476036640242 2016.10.09 21:10:40)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 40461c4345161c534545041b144748434446144745)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehMux4 2 -1
	)
)
I 000056 55 3615          1476036640278 TB_ARCHITECTURE
(_unit VHDL (mux4_tb 0 6 (tb_architecture 1 9 ))
	(_version v98)
	(_time 1476036640279 2016.10.09 21:10:40)
	(_source (\./src/TestBench/mux4_TB.vhd\(\./src/task2/TestBench/mux4_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 60663c6165363c736060263b356662663467656768)
	(_entity
		(_time 1476032449429)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux4
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 14 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_in ))))
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 16 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 17 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 18 (_entity (_out ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 1 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 1 44 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z11))
			((z1)(z12))
		)
		(_use (_entity . mux4)
		)
	)
	(_instantiation UUT2 1 55 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z21))
			((z1)(z22))
		)
		(_use (_entity . mux4)
		)
	)
	(_object
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ((i 2))))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 1 25 (_architecture (_uni ((i 2))))))
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 27 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 1 29 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 1 29 (_architecture (_uni ))))
		(_signal (_internal z21 ~extieee.std_logic_1164.STD_LOGIC 1 30 (_architecture (_uni ))))
		(_signal (_internal z22 ~extieee.std_logic_1164.STD_LOGIC 1 30 (_architecture (_uni ))))
		(_signal (_internal errorz1 ~extieee.std_logic_1164.STD_LOGIC 1 31 (_architecture (_uni ))))
		(_signal (_internal errorz2 ~extieee.std_logic_1164.STD_LOGIC 1 32 (_architecture (_uni ))))
		(_signal (_internal errorz3 ~extieee.std_logic_1164.STD_LOGIC 1 33 (_architecture (_uni ))))
		(_process
			(line__37(_architecture 0 1 37 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__38(_architecture 1 1 38 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__39(_architecture 2 1 39 (_assignment (_simple)(_target(3))(_sensitivity(3)))))
			(line__40(_architecture 3 1 40 (_assignment (_simple)(_target(4))(_sensitivity(4)))))
			(line__41(_architecture 4 1 41 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__65(_architecture 5 1 65 (_assignment (_simple)(_target(9))(_sensitivity(5)(7)))))
			(line__66(_architecture 6 1 66 (_assignment (_simple)(_target(10))(_sensitivity(6)(8)))))
			(line__67(_architecture 7 1 67 (_assignment (_simple)(_target(11))(_sensitivity(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000037 55 438 0 testbench_for_mux4
(_configuration VHDL (testbench_for_mux4 0 72 (mux4_tb))
	(_version v98)
	(_time 1476036640282 2016.10.09 21:10:40)
	(_source (\./src/task2/TestBench/mux4_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 60676c60653637776437723a346635666366686536)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT1
			(_entity . mux4 behmux4
			)
		)
		(_instantiation UUT2
			(_entity . mux4 StructMux4
			)
		)
	)
)
I 000049 55 1478          1476036640318 variant1
(_unit VHDL (variant1 0 28 (variant1 0 39 ))
	(_version v98)
	(_time 1476036640319 2016.10.09 21:10:40)
	(_source (\./src/task3/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8e898080dad8d89885dd9fd48a898a8d8f8988888f)
	(_entity
		(_time 1476036626868)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 877           1476037038100 and2
(_unit VHDL (and2 0 28 (and2 0 38 ))
	(_version v98)
	(_time 1476037038101 2016.10.09 21:17:18)
	(_source (\./src/and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 64633464353334776637753e606260676662656231)
	(_entity
		(_time 1475852376387)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . and2 1 -1
	)
)
I 000044 55 826           1476037038158 Inv
(_unit VHDL (inv 0 28 (inv 0 37 ))
	(_version v98)
	(_time 1476037038159 2016.10.09 21:17:18)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9394cb9cc5c5c1859ac1d6c8c4959a95c69495959a)
	(_entity
		(_time 1475852376910)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Inv 1 -1
	)
)
I 000044 55 873           1476037038224 Or2
(_unit VHDL (or2 0 28 (or2 0 38 ))
	(_version v98)
	(_time 1476037038225 2016.10.09 21:17:18)
	(_source (\./src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e1e6e6b3e2b3b7f7b7b3f3beb2e7b7e6e3e2e3e7b7)
	(_entity
		(_time 1475852377072)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Or2 1 -1
	)
)
I 000045 55 961           1476037038262 And3
(_unit VHDL (and3 0 28 (and3 0 39 ))
	(_version v98)
	(_time 1476037038263 2016.10.09 21:17:18)
	(_source (\./src/And3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 00075306555750130207115a040604030306010655)
	(_entity
		(_time 1476036626606)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . And3 1 -1
	)
)
I 000051 55 2514          1476037038300 structMux2
(_unit VHDL (mux2 0 28 (structmux2 0 37 ))
	(_version v98)
	(_time 1476037038301 2016.10.09 21:17:18)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1f1819194c49430c1f1e5b444b18171c1d194b181a)
	(_entity
		(_time 1476035429560)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 61 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 62 (_component and2 )
		(_port
			((a)(a1))
			((b)(t1))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U3 0 63 (_component and2 )
		(_port
			((a)(s1))
			((b)(b1))
			((c)(t3))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U4 0 64 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000064 55 1010          1476037038304 BehaviorDescriptionMux2
(_unit VHDL (mux2 0 28 (behaviordescriptionmux2 0 69 ))
	(_version v98)
	(_time 1476037038305 2016.10.09 21:17:18)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2f28292a7c79733c2d7d6b747b28272c2d297b282a)
	(_entity
		(_time 1476035429560)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehaviorDescriptionMux2 1 -1
	)
)
I 000061 55 2323          1476037038342 TB_ARCHITECTURE_mux2
(_unit VHDL (mux2_tb 0 6 (tb_architecture_mux2 0 9 ))
	(_version v98)
	(_time 1476037038343 2016.10.09 21:17:18)
	(_source (\./src/task1/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4e49484d1e18125d4f4808151b484c481a494b4946)
	(_entity
		(_time 1476035419892)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux2
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 33 (_component mux2 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z11))
		)
		(_use (_entity . mux2)
		)
	)
	(_instantiation UUT2 0 41 (_component mux2 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z12))
		)
		(_use (_entity . mux2)
		)
	)
	(_object
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__49(_architecture 3 0 49 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE_mux2 4 -1
	)
)
I 000037 55 461 0 testbench_for_mux2
(_configuration VHDL (testbench_for_mux2 0 54 (mux2_tb))
	(_version v98)
	(_time 1476037038346 2016.10.09 21:17:18)
	(_source (\./src/task1/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4e48184c1e1819594a195c141a481b484d48464b18)
	(_architecture TB_ARCHITECTURE_mux2
		(_instantiation UUT1
			(_entity . mux2 behaviordescriptiontask1
			)
		)
		(_instantiation UUT2
			(_entity . mux2 structMux2
			)
		)
	)
)
I 000051 55 1864          1476037038383 StructMux4
(_unit VHDL (mux4 0 28 (structmux4 0 42 ))
	(_version v98)
	(_time 1476037038384 2016.10.09 21:17:18)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7d7a7b7d2c2b216e7b783926297a757e797b297a78)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux2
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 50 (_component mux2 )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . mux2)
		)
	)
	(_instantiation U2 0 56 (_component mux2 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . mux2)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 1316          1476037038387 BehMux4
(_unit VHDL (mux4 0 28 (behmux4 0 64 ))
	(_version v98)
	(_time 1476037038388 2016.10.09 21:17:18)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7d7a7b7d2c2b216e78783926297a757e797b297a78)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehMux4 2 -1
	)
)
I 000056 55 3615          1476037038421 TB_ARCHITECTURE
(_unit VHDL (mux4_tb 0 6 (tb_architecture 1 9 ))
	(_version v98)
	(_time 1476037038422 2016.10.09 21:17:18)
	(_source (\./src/TestBench/mux4_TB.vhd\(\./src/task2/TestBench/mux4_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9c9b9a92cacac08f9c9cdac7c99a9e9ac89b999b94)
	(_entity
		(_time 1476032449429)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux4
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 14 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_in ))))
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 16 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 17 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 18 (_entity (_out ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 1 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 1 44 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z11))
			((z1)(z12))
		)
		(_use (_entity . mux4)
		)
	)
	(_instantiation UUT2 1 55 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z21))
			((z1)(z22))
		)
		(_use (_entity . mux4)
		)
	)
	(_object
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ((i 2))))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 1 25 (_architecture (_uni ((i 2))))))
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 27 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 1 29 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 1 29 (_architecture (_uni ))))
		(_signal (_internal z21 ~extieee.std_logic_1164.STD_LOGIC 1 30 (_architecture (_uni ))))
		(_signal (_internal z22 ~extieee.std_logic_1164.STD_LOGIC 1 30 (_architecture (_uni ))))
		(_signal (_internal errorz1 ~extieee.std_logic_1164.STD_LOGIC 1 31 (_architecture (_uni ))))
		(_signal (_internal errorz2 ~extieee.std_logic_1164.STD_LOGIC 1 32 (_architecture (_uni ))))
		(_signal (_internal errorz3 ~extieee.std_logic_1164.STD_LOGIC 1 33 (_architecture (_uni ))))
		(_process
			(line__37(_architecture 0 1 37 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__38(_architecture 1 1 38 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__39(_architecture 2 1 39 (_assignment (_simple)(_target(3))(_sensitivity(3)))))
			(line__40(_architecture 3 1 40 (_assignment (_simple)(_target(4))(_sensitivity(4)))))
			(line__41(_architecture 4 1 41 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__65(_architecture 5 1 65 (_assignment (_simple)(_target(9))(_sensitivity(5)(7)))))
			(line__66(_architecture 6 1 66 (_assignment (_simple)(_target(10))(_sensitivity(6)(8)))))
			(line__67(_architecture 7 1 67 (_assignment (_simple)(_target(11))(_sensitivity(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000037 55 438 0 testbench_for_mux4
(_configuration VHDL (testbench_for_mux4 0 72 (mux4_tb))
	(_version v98)
	(_time 1476037038425 2016.10.09 21:17:18)
	(_source (\./src/task2/TestBench/mux4_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9c9aca93cacacb8b98cb8ec6c89ac99a9f9a9499ca)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT1
			(_entity . mux4 behmux4
			)
		)
		(_instantiation UUT2
			(_entity . mux4 StructMux4
			)
		)
	)
)
V 000049 55 3552          1476037038467 variant1
(_unit VHDL (variant1 0 28 (variant1 0 39 ))
	(_version v98)
	(_time 1476037038468 2016.10.09 21:17:18)
	(_source (\./src/task3/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cbcd9f9e989d9dddc1ceda91cfcccfc8cacccdcdca)
	(_entity
		(_time 1476036626868)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
		(And3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 70 (_component Inv )
		(_port
			((a)(X))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 71 (_component Inv )
		(_port
			((a)(Y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 72 (_component Inv )
		(_port
			((a)(Z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 73 (_component Or2 )
		(_port
			((a)(x))
			((b)(notY))
			((z)(t1))
		)
		(_use (_entity . Or2)
		)
	)
	(_instantiation U5 0 74 (_component and2 )
		(_port
			((a)(t1))
			((b)(z))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U6 0 75 (_component And3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . And3)
		)
	)
	(_instantiation U7 0 76 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(f))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 877           1476037377297 and2
(_unit VHDL (and2 0 28 (and2 0 38 ))
	(_version v98)
	(_time 1476037377298 2016.10.09 21:22:57)
	(_source (\./src/and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 57555154050007445504460d535153545551565102)
	(_entity
		(_time 1475852376387)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . and2 1 -1
	)
)
I 000044 55 826           1476037377355 Inv
(_unit VHDL (inv 0 28 (inv 0 37 ))
	(_version v98)
	(_time 1476037377356 2016.10.09 21:22:57)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 96949899c5c0c4809fc4d3cdc1909f90c39190909f)
	(_entity
		(_time 1475852376910)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Inv 1 -1
	)
)
I 000044 55 873           1476037377459 Or2
(_unit VHDL (or2 0 28 (or2 0 38 ))
	(_version v98)
	(_time 1476037377460 2016.10.09 21:22:57)
	(_source (\./src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 03015d04025155155551115c500555040100010555)
	(_entity
		(_time 1475852377072)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Or2 1 -1
	)
)
I 000045 55 961           1476037377517 And3
(_unit VHDL (and3 0 28 (and3 0 39 ))
	(_version v98)
	(_time 1476037377518 2016.10.09 21:22:57)
	(_source (\./src/And3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 32303b376565622130352368363436313134333467)
	(_entity
		(_time 1476036626606)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . And3 1 -1
	)
)
I 000051 55 2514          1476037377567 structMux2
(_unit VHDL (mux2 0 28 (structmux2 0 37 ))
	(_version v98)
	(_time 1476037377568 2016.10.09 21:22:57)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 70722c7075262c637071342b247778737276247775)
	(_entity
		(_time 1476035429560)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 61 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 62 (_component and2 )
		(_port
			((a)(a1))
			((b)(t1))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U3 0 63 (_component and2 )
		(_port
			((a)(s1))
			((b)(b1))
			((c)(t3))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U4 0 64 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000064 55 1010          1476037377571 BehaviorDescriptionMux2
(_unit VHDL (mux2 0 28 (behaviordescriptionmux2 0 69 ))
	(_version v98)
	(_time 1476037377572 2016.10.09 21:22:57)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 70722c7075262c637222342b247778737276247775)
	(_entity
		(_time 1476035429560)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehaviorDescriptionMux2 1 -1
	)
)
I 000061 55 2323          1476037377606 TB_ARCHITECTURE_mux2
(_unit VHDL (mux2_tb 0 6 (tb_architecture_mux2 0 9 ))
	(_version v98)
	(_time 1476037377607 2016.10.09 21:22:57)
	(_source (\./src/task1/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9092cc9e95c6cc839196d6cbc5969296c497959798)
	(_entity
		(_time 1476035419892)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux2
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 33 (_component mux2 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z11))
		)
		(_use (_entity . mux2)
		)
	)
	(_instantiation UUT2 0 41 (_component mux2 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z12))
		)
		(_use (_entity . mux2)
		)
	)
	(_object
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__49(_architecture 3 0 49 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE_mux2 4 -1
	)
)
I 000037 55 461 0 testbench_for_mux2
(_configuration VHDL (testbench_for_mux2 0 54 (mux2_tb))
	(_version v98)
	(_time 1476037377610 2016.10.09 21:22:57)
	(_source (\./src/task1/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 90939c9f95c6c78794c782cac496c59693969895c6)
	(_architecture TB_ARCHITECTURE_mux2
		(_instantiation UUT1
			(_entity . mux2 behaviordescriptiontask1
			)
		)
		(_instantiation UUT2
			(_entity . mux2 structMux2
			)
		)
	)
)
I 000051 55 1864          1476037377644 StructMux4
(_unit VHDL (mux4 0 28 (structmux4 0 42 ))
	(_version v98)
	(_time 1476037377645 2016.10.09 21:22:57)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code afadf3f9fcf9f3bca9aaebf4fba8a7acaba9fba8aa)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux2
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 50 (_component mux2 )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . mux2)
		)
	)
	(_instantiation U2 0 56 (_component mux2 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . mux2)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 1316          1476037377648 BehMux4
(_unit VHDL (mux4 0 28 (behmux4 0 64 ))
	(_version v98)
	(_time 1476037377649 2016.10.09 21:22:57)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bfbde3eaece9e3acbabafbe4ebb8b7bcbbb9ebb8ba)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehMux4 2 -1
	)
)
I 000056 55 3615          1476037377682 TB_ARCHITECTURE
(_unit VHDL (mux4_tb 0 6 (tb_architecture 1 9 ))
	(_version v98)
	(_time 1476037377683 2016.10.09 21:22:57)
	(_source (\./src/TestBench/mux4_TB.vhd\(\./src/task2/TestBench/mux4_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dedc828d8e8882cddede98858bd8dcd88ad9dbd9d6)
	(_entity
		(_time 1476032449429)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux4
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 14 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_in ))))
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 16 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 17 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 18 (_entity (_out ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 1 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 1 44 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z11))
			((z1)(z12))
		)
		(_use (_entity . mux4)
		)
	)
	(_instantiation UUT2 1 55 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z21))
			((z1)(z22))
		)
		(_use (_entity . mux4)
		)
	)
	(_object
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ((i 2))))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 1 25 (_architecture (_uni ((i 2))))))
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 27 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 1 29 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 1 29 (_architecture (_uni ))))
		(_signal (_internal z21 ~extieee.std_logic_1164.STD_LOGIC 1 30 (_architecture (_uni ))))
		(_signal (_internal z22 ~extieee.std_logic_1164.STD_LOGIC 1 30 (_architecture (_uni ))))
		(_signal (_internal errorz1 ~extieee.std_logic_1164.STD_LOGIC 1 31 (_architecture (_uni ))))
		(_signal (_internal errorz2 ~extieee.std_logic_1164.STD_LOGIC 1 32 (_architecture (_uni ))))
		(_signal (_internal errorz3 ~extieee.std_logic_1164.STD_LOGIC 1 33 (_architecture (_uni ))))
		(_process
			(line__37(_architecture 0 1 37 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__38(_architecture 1 1 38 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__39(_architecture 2 1 39 (_assignment (_simple)(_target(3))(_sensitivity(3)))))
			(line__40(_architecture 3 1 40 (_assignment (_simple)(_target(4))(_sensitivity(4)))))
			(line__41(_architecture 4 1 41 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__65(_architecture 5 1 65 (_assignment (_simple)(_target(9))(_sensitivity(5)(7)))))
			(line__66(_architecture 6 1 66 (_assignment (_simple)(_target(10))(_sensitivity(6)(8)))))
			(line__67(_architecture 7 1 67 (_assignment (_simple)(_target(11))(_sensitivity(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000037 55 438 0 testbench_for_mux4
(_configuration VHDL (testbench_for_mux4 0 72 (mux4_tb))
	(_version v98)
	(_time 1476037377686 2016.10.09 21:22:57)
	(_source (\./src/task2/TestBench/mux4_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code deddd28c8e8889c9da89cc848ad88bd8ddd8d6db88)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT1
			(_entity . mux4 behmux4
			)
		)
		(_instantiation UUT2
			(_entity . mux4 StructMux4
			)
		)
	)
)
I 000055 55 3558          1476037377722 variant1Struct
(_unit VHDL (variant1 0 28 (variant1struct 0 39 ))
	(_version v98)
	(_time 1476037377723 2016.10.09 21:22:57)
	(_source (\./src/task3/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0d0e020b585b5b1b07081c57090a090e0c0a0b0b0c)
	(_entity
		(_time 1476036626868)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
		(And3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 70 (_component Inv )
		(_port
			((a)(X))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 71 (_component Inv )
		(_port
			((a)(Y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 72 (_component Inv )
		(_port
			((a)(Z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 73 (_component Or2 )
		(_port
			((a)(x))
			((b)(notY))
			((z)(t1))
		)
		(_use (_entity . Or2)
		)
	)
	(_instantiation U5 0 74 (_component and2 )
		(_port
			((a)(t1))
			((b)(z))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U6 0 75 (_component And3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . And3)
		)
	)
	(_instantiation U7 0 76 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(f))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000052 55 985           1476037377726 variant1Beh
(_unit VHDL (variant1 0 28 (variant1beh 0 80 ))
	(_version v98)
	(_time 1476037377727 2016.10.09 21:22:57)
	(_source (\./src/task3/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0d0e020b585b5b1b045d1c57090a090e0c0a0b0b0c)
	(_entity
		(_time 1476036626868)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_process
			(line__82(_architecture 0 0 82 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . variant1Beh 1 -1
	)
)
I 000055 55 3558          1476037596154 variant1Struct
(_unit VHDL (variant1 0 28 (variant1struct 0 39 ))
	(_version v98)
	(_time 1476037596155 2016.10.09 21:26:36)
	(_source (\./src/task3/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 434d10414115155549465219474447404244454542)
	(_entity
		(_time 1476036626868)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
		(And3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 70 (_component Inv )
		(_port
			((a)(X))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 71 (_component Inv )
		(_port
			((a)(Y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 72 (_component Inv )
		(_port
			((a)(Z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 73 (_component Or2 )
		(_port
			((a)(x))
			((b)(notY))
			((z)(t1))
		)
		(_use (_entity . Or2)
		)
	)
	(_instantiation U5 0 74 (_component and2 )
		(_port
			((a)(t1))
			((b)(z))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U6 0 75 (_component And3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . And3)
		)
	)
	(_instantiation U7 0 76 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(f))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000052 55 985           1476037596158 variant1Beh
(_unit VHDL (variant1 0 28 (variant1beh 0 80 ))
	(_version v98)
	(_time 1476037596159 2016.10.09 21:26:36)
	(_source (\./src/task3/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 434d1041411515554a135219474447404244454542)
	(_entity
		(_time 1476036626868)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_process
			(line__82(_architecture 0 0 82 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . variant1Beh 1 -1
	)
)
I 000056 55 2309          1476037596445 TB_ARCHITECTURE
(_unit VHDL (variant1_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1476037596446 2016.10.09 21:26:36)
	(_source (\./src/TestBench/variant1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6b653b6b383d3d7d616f7a316f6c6f686a6e3d6c6f)
	(_entity
		(_time 1476037596442)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(variant1
			(_object
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 34 (_component variant1 )
		(_port
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f1))
		)
		(_use (_entity . variant1)
		)
	)
	(_instantiation UUT2 0 41 (_component variant1 )
		(_port
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f2))
		)
		(_use (_entity . variant1)
		)
	)
	(_object
		(_signal (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal f1 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal f2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__50(_architecture 3 0 50 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 4 -1
	)
)
I 000045 55 877           1476037615980 and2
(_unit VHDL (and2 0 28 (and2 0 38 ))
	(_version v98)
	(_time 1476037615981 2016.10.09 21:26:55)
	(_source (\./src/and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b7e4e4e3e5e0e7a4b5e4a6edb3b1b3b4b5b1b6b1e2)
	(_entity
		(_time 1475852376387)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . and2 1 -1
	)
)
I 000044 55 826           1476037616035 Inv
(_unit VHDL (inv 0 28 (inv 0 37 ))
	(_version v98)
	(_time 1476037616036 2016.10.09 21:26:56)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e6b5bdb5b5b0b4f0efb4a3bdb1e0efe0b3e1e0e0ef)
	(_entity
		(_time 1475852376910)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Inv 1 -1
	)
)
I 000044 55 873           1476037616073 Or2
(_unit VHDL (or2 0 28 (or2 0 38 ))
	(_version v98)
	(_time 1476037616074 2016.10.09 21:26:56)
	(_source (\./src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 14471112124642024246064b471242131617161242)
	(_entity
		(_time 1475852377072)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Or2 1 -1
	)
)
I 000045 55 961           1476037616110 And3
(_unit VHDL (and3 0 28 (and3 0 39 ))
	(_version v98)
	(_time 1476037616111 2016.10.09 21:26:56)
	(_source (\./src/And3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 34676631656364273633256e303230373732353261)
	(_entity
		(_time 1476036626606)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . And3 1 -1
	)
)
I 000051 55 2514          1476037616152 structMux2
(_unit VHDL (mux2 0 28 (structmux2 0 37 ))
	(_version v98)
	(_time 1476037616153 2016.10.09 21:26:56)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6330646265353f706362273837646b606165376466)
	(_entity
		(_time 1476035429560)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 61 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 62 (_component and2 )
		(_port
			((a)(a1))
			((b)(t1))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U3 0 63 (_component and2 )
		(_port
			((a)(s1))
			((b)(b1))
			((c)(t3))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U4 0 64 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000064 55 1010          1476037616156 BehaviorDescriptionMux2
(_unit VHDL (mux2 0 28 (behaviordescriptionmux2 0 69 ))
	(_version v98)
	(_time 1476037616157 2016.10.09 21:26:56)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6330646265353f706131273837646b606165376466)
	(_entity
		(_time 1476035429560)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehaviorDescriptionMux2 1 -1
	)
)
I 000061 55 2323          1476037616192 TB_ARCHITECTURE_mux2
(_unit VHDL (mux2_tb 0 6 (tb_architecture_mux2 0 9 ))
	(_version v98)
	(_time 1476037616193 2016.10.09 21:26:56)
	(_source (\./src/task1/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 91c2969f95c7cd829097d7cac4979397c596949699)
	(_entity
		(_time 1476035419892)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux2
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 33 (_component mux2 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z11))
		)
		(_use (_entity . mux2)
		)
	)
	(_instantiation UUT2 0 41 (_component mux2 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z12))
		)
		(_use (_entity . mux2)
		)
	)
	(_object
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__49(_architecture 3 0 49 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE_mux2 4 -1
	)
)
I 000037 55 461 0 testbench_for_mux2
(_configuration VHDL (testbench_for_mux2 0 54 (mux2_tb))
	(_version v98)
	(_time 1476037616196 2016.10.09 21:26:56)
	(_source (\./src/task1/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 91c3c69e95c7c68695c683cbc597c49792979994c7)
	(_architecture TB_ARCHITECTURE_mux2
		(_instantiation UUT1
			(_entity . mux2 behaviordescriptiontask1
			)
		)
		(_instantiation UUT2
			(_entity . mux2 structMux2
			)
		)
	)
)
I 000051 55 1864          1476037616234 StructMux4
(_unit VHDL (mux4 0 28 (structmux4 0 42 ))
	(_version v98)
	(_time 1476037616235 2016.10.09 21:26:56)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b1e2b6e4b5e7eda2b7b4f5eae5b6b9b2b5b7e5b6b4)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux2
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 50 (_component mux2 )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . mux2)
		)
	)
	(_instantiation U2 0 56 (_component mux2 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . mux2)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000048 55 1316          1476037616238 BehMux4
(_unit VHDL (mux4 0 28 (behmux4 0 64 ))
	(_version v98)
	(_time 1476037616239 2016.10.09 21:26:56)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b1e2b6e4b5e7eda2b4b4f5eae5b6b9b2b5b7e5b6b4)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehMux4 2 -1
	)
)
I 000056 55 3615          1476037616279 TB_ARCHITECTURE
(_unit VHDL (mux4_tb 0 6 (tb_architecture 1 9 ))
	(_version v98)
	(_time 1476037616280 2016.10.09 21:26:56)
	(_source (\./src/TestBench/mux4_TB.vhd\(\./src/task2/TestBench/mux4_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e0b3e7b2e5b6bcf3e0e0a6bbb5e6e2e6b4e7e5e7e8)
	(_entity
		(_time 1476032449429)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux4
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 14 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_in ))))
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 16 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 17 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 18 (_entity (_out ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 1 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 1 44 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z11))
			((z1)(z12))
		)
		(_use (_entity . mux4)
		)
	)
	(_instantiation UUT2 1 55 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z21))
			((z1)(z22))
		)
		(_use (_entity . mux4)
		)
	)
	(_object
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ((i 2))))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 1 25 (_architecture (_uni ((i 2))))))
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 27 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 1 29 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 1 29 (_architecture (_uni ))))
		(_signal (_internal z21 ~extieee.std_logic_1164.STD_LOGIC 1 30 (_architecture (_uni ))))
		(_signal (_internal z22 ~extieee.std_logic_1164.STD_LOGIC 1 30 (_architecture (_uni ))))
		(_signal (_internal errorz1 ~extieee.std_logic_1164.STD_LOGIC 1 31 (_architecture (_uni ))))
		(_signal (_internal errorz2 ~extieee.std_logic_1164.STD_LOGIC 1 32 (_architecture (_uni ))))
		(_signal (_internal errorz3 ~extieee.std_logic_1164.STD_LOGIC 1 33 (_architecture (_uni ))))
		(_process
			(line__37(_architecture 0 1 37 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__38(_architecture 1 1 38 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__39(_architecture 2 1 39 (_assignment (_simple)(_target(3))(_sensitivity(3)))))
			(line__40(_architecture 3 1 40 (_assignment (_simple)(_target(4))(_sensitivity(4)))))
			(line__41(_architecture 4 1 41 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__65(_architecture 5 1 65 (_assignment (_simple)(_target(9))(_sensitivity(5)(7)))))
			(line__66(_architecture 6 1 66 (_assignment (_simple)(_target(10))(_sensitivity(6)(8)))))
			(line__67(_architecture 7 1 67 (_assignment (_simple)(_target(11))(_sensitivity(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
I 000037 55 438 0 testbench_for_mux4
(_configuration VHDL (testbench_for_mux4 0 72 (mux4_tb))
	(_version v98)
	(_time 1476037616283 2016.10.09 21:26:56)
	(_source (\./src/task2/TestBench/mux4_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e0b2b7b3e5b6b7f7e4b7f2bab4e6b5e6e3e6e8e5b6)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT1
			(_entity . mux4 behmux4
			)
		)
		(_instantiation UUT2
			(_entity . mux4 StructMux4
			)
		)
	)
)
I 000055 55 3558          1476037616328 variant1Struct
(_unit VHDL (variant1 0 28 (variant1struct 0 39 ))
	(_version v98)
	(_time 1476037616329 2016.10.09 21:26:56)
	(_source (\./src/task3/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0e5c5c085a585818040b1f540a090a0d0f0908080f)
	(_entity
		(_time 1476036626868)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
		(And3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 70 (_component Inv )
		(_port
			((a)(X))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 71 (_component Inv )
		(_port
			((a)(Y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 72 (_component Inv )
		(_port
			((a)(Z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 0 73 (_component Or2 )
		(_port
			((a)(x))
			((b)(notY))
			((z)(t1))
		)
		(_use (_entity . Or2)
		)
	)
	(_instantiation U5 0 74 (_component and2 )
		(_port
			((a)(t1))
			((b)(z))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U6 0 75 (_component And3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . And3)
		)
	)
	(_instantiation U7 0 76 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(f))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000052 55 985           1476037616332 variant1Beh
(_unit VHDL (variant1 0 28 (variant1beh 0 80 ))
	(_version v98)
	(_time 1476037616333 2016.10.09 21:26:56)
	(_source (\./src/task3/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1e4c4c194a484808174e0f441a191a1d1f1918181f)
	(_entity
		(_time 1476036626868)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_process
			(line__82(_architecture 0 0 82 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . variant1Beh 1 -1
	)
)
I 000056 55 2309          1476037616411 TB_ARCHITECTURE
(_unit VHDL (variant1_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1476037616412 2016.10.09 21:26:56)
	(_source (\./src/TestBench/variant1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6c3e3e6c3e3a3a7a66687d36686b686f6d693a6b68)
	(_entity
		(_time 1476037596441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(variant1
			(_object
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 34 (_component variant1 )
		(_port
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f1))
		)
		(_use (_entity . variant1)
		)
	)
	(_instantiation UUT2 0 41 (_component variant1 )
		(_port
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f2))
		)
		(_use (_entity . variant1)
		)
	)
	(_object
		(_signal (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal f1 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal f2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__50(_architecture 3 0 50 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 4 -1
	)
)
V 000045 55 877           1476037715438 and2
(_unit VHDL (and2 0 28 (and2 0 38 ))
	(_version v98)
	(_time 1476037715439 2016.10.09 21:28:35)
	(_source (\./src/and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 34353531656364273667256e303230373632353261)
	(_entity
		(_time 1475852376387)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . and2 1 -1
	)
)
V 000044 55 826           1476037715494 Inv
(_unit VHDL (inv 0 28 (inv 0 37 ))
	(_version v98)
	(_time 1476037715495 2016.10.09 21:28:35)
	(_source (\./src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 72737b73252420647b20372925747b74277574747b)
	(_entity
		(_time 1475852376910)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Inv 1 -1
	)
)
V 000044 55 873           1476037715534 Or2
(_unit VHDL (or2 0 28 (or2 0 38 ))
	(_version v98)
	(_time 1476037715535 2016.10.09 21:28:35)
	(_source (\./src/Or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9293c49c92c0c484c4c080cdc194c49590919094c4)
	(_entity
		(_time 1475852377072)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Or2 1 -1
	)
)
V 000045 55 961           1476037715572 And3
(_unit VHDL (and3 0 28 (and3 0 39 ))
	(_version v98)
	(_time 1476037715573 2016.10.09 21:28:35)
	(_source (\./src/And3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c0c1c195959790d3c2c7d19ac4c6c4c3c3c6c1c695)
	(_entity
		(_time 1476036626606)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . And3 1 -1
	)
)
V 000051 55 2514          1476037715611 structMux2
(_unit VHDL (mux2 0 28 (structmux2 0 37 ))
	(_version v98)
	(_time 1476037715612 2016.10.09 21:28:35)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e0e1b4b2e5b6bcf3e0e1a4bbb4e7e8e3e2e6b4e7e5)
	(_entity
		(_time 1476035429560)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 61 (_component Inv )
		(_port
			((a)(s1))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 62 (_component and2 )
		(_port
			((a)(a1))
			((b)(t1))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U3 0 63 (_component and2 )
		(_port
			((a)(s1))
			((b)(b1))
			((c)(t3))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U4 0 64 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(z1))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000064 55 1010          1476037715615 BehaviorDescriptionMux2
(_unit VHDL (mux2 0 28 (behaviordescriptionmux2 0 69 ))
	(_version v98)
	(_time 1476037715616 2016.10.09 21:28:35)
	(_source (\./src/task1/task1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e0e1b4b2e5b6bcf3e2b2a4bbb4e7e8e3e2e6b4e7e5)
	(_entity
		(_time 1476035429560)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehaviorDescriptionMux2 1 -1
	)
)
V 000061 55 2323          1476037715650 TB_ARCHITECTURE_mux2
(_unit VHDL (mux2_tb 0 6 (tb_architecture_mux2 0 9 ))
	(_version v98)
	(_time 1476037715651 2016.10.09 21:28:35)
	(_source (\./src/task1/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0f0e5a085c59531c0e0949545a090d095b080a0807)
	(_entity
		(_time 1476035419892)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux2
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 33 (_component mux2 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z11))
		)
		(_use (_entity . mux2)
		)
	)
	(_instantiation UUT2 0 41 (_component mux2 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s1))
			((z1)(z12))
		)
		(_use (_entity . mux2)
		)
	)
	(_object
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__49(_architecture 3 0 49 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE_mux2 4 -1
	)
)
V 000037 55 461 0 testbench_for_mux2
(_configuration VHDL (testbench_for_mux2 0 54 (mux2_tb))
	(_version v98)
	(_time 1476037715654 2016.10.09 21:28:35)
	(_source (\./src/task1/TestBench/task1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0f0f0a095c5958180b581d555b095a090c09070a59)
	(_architecture TB_ARCHITECTURE_mux2
		(_instantiation UUT1
			(_entity . mux2 behaviordescriptiontask1
			)
		)
		(_instantiation UUT2
			(_entity . mux2 structMux2
			)
		)
	)
)
V 000051 55 1864          1476037715688 StructMux4
(_unit VHDL (mux4 0 28 (structmux4 0 42 ))
	(_version v98)
	(_time 1476037715689 2016.10.09 21:28:35)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2e2f7b2b7e78723d282b6a757a29262d2a287a292b)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux2
			(_object
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 50 (_component mux2 )
		(_port
			((a1)(a))
			((b1)(b))
			((s1)(s))
			((z1)(z))
		)
		(_use (_entity . mux2)
		)
	)
	(_instantiation U2 0 56 (_component mux2 )
		(_port
			((a1)(a1))
			((b1)(b1))
			((s1)(s))
			((z1)(z1))
		)
		(_use (_entity . mux2)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000048 55 1316          1476037715692 BehMux4
(_unit VHDL (mux4 0 28 (behmux4 0 64 ))
	(_version v98)
	(_time 1476037715693 2016.10.09 21:28:35)
	(_source (\./src/task2/mux4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2e2f7b2b7e78723d2b2b6a757a29262d2a287a292b)
	(_entity
		(_time 1476029425647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_process
			(line__66(_architecture 0 0 66 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
			(line__67(_architecture 1 0 67 (_assignment (_simple)(_target(6))(_sensitivity(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . BehMux4 2 -1
	)
)
V 000056 55 3615          1476037715731 TB_ARCHITECTURE
(_unit VHDL (mux4_tb 0 6 (tb_architecture 1 9 ))
	(_version v98)
	(_time 1476037715732 2016.10.09 21:28:35)
	(_source (\./src/TestBench/mux4_TB.vhd\(\./src/task2/TestBench/mux4_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5d5c085f0c0b014e5d5d1b06085b5f5b095a585a55)
	(_entity
		(_time 1476032449429)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux4
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 13 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 14 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_in ))))
				(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 16 (_entity (_in ))))
				(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 17 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 18 (_entity (_out ))))
				(_port (_internal z1 ~extieee.std_logic_1164.STD_LOGIC 1 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 1 44 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z11))
			((z1)(z12))
		)
		(_use (_entity . mux4)
		)
	)
	(_instantiation UUT2 1 55 (_component mux4 )
		(_port
			((a)(a))
			((b)(b))
			((s)(s))
			((a1)(a1))
			((b1)(b1))
			((z)(z21))
			((z1)(z22))
		)
		(_use (_entity . mux4)
		)
	)
	(_object
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ((i 2))))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 1 25 (_architecture (_uni ((i 2))))))
		(_signal (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 1 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 1 27 (_architecture (_uni ((i 2))))))
		(_signal (_internal z11 ~extieee.std_logic_1164.STD_LOGIC 1 29 (_architecture (_uni ))))
		(_signal (_internal z12 ~extieee.std_logic_1164.STD_LOGIC 1 29 (_architecture (_uni ))))
		(_signal (_internal z21 ~extieee.std_logic_1164.STD_LOGIC 1 30 (_architecture (_uni ))))
		(_signal (_internal z22 ~extieee.std_logic_1164.STD_LOGIC 1 30 (_architecture (_uni ))))
		(_signal (_internal errorz1 ~extieee.std_logic_1164.STD_LOGIC 1 31 (_architecture (_uni ))))
		(_signal (_internal errorz2 ~extieee.std_logic_1164.STD_LOGIC 1 32 (_architecture (_uni ))))
		(_signal (_internal errorz3 ~extieee.std_logic_1164.STD_LOGIC 1 33 (_architecture (_uni ))))
		(_process
			(line__37(_architecture 0 1 37 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__38(_architecture 1 1 38 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__39(_architecture 2 1 39 (_assignment (_simple)(_target(3))(_sensitivity(3)))))
			(line__40(_architecture 3 1 40 (_assignment (_simple)(_target(4))(_sensitivity(4)))))
			(line__41(_architecture 4 1 41 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__65(_architecture 5 1 65 (_assignment (_simple)(_target(9))(_sensitivity(5)(7)))))
			(line__66(_architecture 6 1 66 (_assignment (_simple)(_target(10))(_sensitivity(6)(8)))))
			(line__67(_architecture 7 1 67 (_assignment (_simple)(_target(11))(_sensitivity(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 8 -1
	)
)
V 000037 55 438 0 testbench_for_mux4
(_configuration VHDL (testbench_for_mux4 0 72 (mux4_tb))
	(_version v98)
	(_time 1476037715735 2016.10.09 21:28:35)
	(_source (\./src/task2/TestBench/mux4_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5d5d585e0c0b0a4a590a4f07095b085b5e5b55580b)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT1
			(_entity . mux4 behmux4
			)
		)
		(_instantiation UUT2
			(_entity . mux4 StructMux4
			)
		)
	)
)
I 000055 55 3586          1476037715776 variant1Struct
(_unit VHDL (variant1 0 28 (variant1struct 1 39 ))
	(_version v98)
	(_time 1476037715777 2016.10.09 21:28:35)
	(_source (\./src/task3/mux4.vhd\(\./src/task3/variant1.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8c8c8b82dedada9a86899dd6888b888f8d8b8a8a8d)
	(_entity
		(_time 1476036626868)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 55 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 41 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(And3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 60 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 61 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 1 62 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 63 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 70 (_component Inv )
		(_port
			((a)(X))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 71 (_component Inv )
		(_port
			((a)(Y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 1 72 (_component Inv )
		(_port
			((a)(Z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 1 73 (_component Or2 )
		(_port
			((a)(x))
			((b)(notY))
			((z)(t1))
		)
		(_use (_entity . Or2)
		)
	)
	(_instantiation U5 1 74 (_component and2 )
		(_port
			((a)(t1))
			((b)(z))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U6 1 75 (_component And3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . And3)
		)
	)
	(_instantiation U7 1 76 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(f))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 1 67 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 1 67 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 1 67 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 67 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 67 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 67 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000052 55 1013          1476037715780 variant1Beh
(_unit VHDL (variant1 0 28 (variant1beh 1 80 ))
	(_version v98)
	(_time 1476037715781 2016.10.09 21:28:35)
	(_source (\./src/task3/mux4.vhd\(\./src/task3/variant1.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8c8c8b82dedada9a85dc9dd6888b888f8d8b8a8a8d)
	(_entity
		(_time 1476036626868)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_process
			(line__82(_architecture 0 1 82 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . variant1Beh 1 -1
	)
)
I 000056 55 2309          1476037715853 TB_ARCHITECTURE
(_unit VHDL (variant1_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1476037715854 2016.10.09 21:28:35)
	(_source (\./src/TestBench/variant1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dadadd888a8c8cccd0decb80deddded9dbdf8cddde)
	(_entity
		(_time 1476037596441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(variant1
			(_object
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 34 (_component variant1 )
		(_port
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f1))
		)
		(_use (_entity . variant1)
		)
	)
	(_instantiation UUT2 0 41 (_component variant1 )
		(_port
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f2))
		)
		(_use (_entity . variant1)
		)
	)
	(_object
		(_signal (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal f1 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal f2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__50(_architecture 3 0 50 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 4 -1
	)
)
I 000041 55 451 0 testbench_for_variant1
(_configuration VHDL (testbench_for_variant1 0 53 (variant1_tb))
	(_version v98)
	(_time 1476037715858 2016.10.09 21:28:35)
	(_source (\./src/TestBench/variant1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dadadf888e8c8dcdde8dc8808edc8fdcd9dcd2df8c)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT1
			(_entity . variant1 variant1
			)
		)
		(_instantiation UUT2
			(_entity . variant1 variant1
			)
		)
	)
)
I 000055 55 3586          1476037721171 variant1Struct
(_unit VHDL (variant1 0 28 (variant1struct 1 39 ))
	(_version v98)
	(_time 1476037721172 2016.10.09 21:28:41)
	(_source (\./src/task3/mux4.vhd\(\./src/task3/variant1.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9a959a95cacccc8c909f8bc09e9d9e999b9d9c9c9b)
	(_entity
		(_time 1476036626868)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 55 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 41 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(And3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 60 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 61 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 1 62 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 63 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 70 (_component Inv )
		(_port
			((a)(X))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 71 (_component Inv )
		(_port
			((a)(Y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 1 72 (_component Inv )
		(_port
			((a)(Z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 1 73 (_component Or2 )
		(_port
			((a)(x))
			((b)(notY))
			((z)(t1))
		)
		(_use (_entity . Or2)
		)
	)
	(_instantiation U5 1 74 (_component and2 )
		(_port
			((a)(t1))
			((b)(z))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U6 1 75 (_component And3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . And3)
		)
	)
	(_instantiation U7 1 76 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(f))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 1 67 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 1 67 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 1 67 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 67 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 67 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 67 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000052 55 1013          1476037721175 variant1Beh
(_unit VHDL (variant1 0 28 (variant1beh 1 80 ))
	(_version v98)
	(_time 1476037721176 2016.10.09 21:28:41)
	(_source (\./src/task3/mux4.vhd\(\./src/task3/variant1.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code aaa5aafdfafcfcbca3fabbf0aeadaea9abadacacab)
	(_entity
		(_time 1476036626868)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_process
			(line__82(_architecture 0 1 82 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . variant1Beh 1 -1
	)
)
I 000055 55 3586          1476037740298 variant1Struct
(_unit VHDL (variant1 0 28 (variant1struct 1 39 ))
	(_version v98)
	(_time 1476037740299 2016.10.09 21:29:00)
	(_source (\./src/task3/mux4.vhd\(\./src/task3/variant1.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4f1c484d18191959454a5e154b484b4c4e4849494e)
	(_entity
		(_time 1476036626868)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 55 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 41 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(And3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 60 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 61 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 1 62 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 63 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 70 (_component Inv )
		(_port
			((a)(X))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 71 (_component Inv )
		(_port
			((a)(Y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 1 72 (_component Inv )
		(_port
			((a)(Z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 1 73 (_component Or2 )
		(_port
			((a)(x))
			((b)(notY))
			((z)(t1))
		)
		(_use (_entity . Or2)
		)
	)
	(_instantiation U5 1 74 (_component and2 )
		(_port
			((a)(t1))
			((b)(z))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U6 1 75 (_component And3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . And3)
		)
	)
	(_instantiation U7 1 76 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(f))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 1 67 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 1 67 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 1 67 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 67 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 67 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 67 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000052 55 1013          1476037740302 variant1Beh
(_unit VHDL (variant1 0 28 (variant1beh 1 80 ))
	(_version v98)
	(_time 1476037740303 2016.10.09 21:29:00)
	(_source (\./src/task3/mux4.vhd\(\./src/task3/variant1.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4f1c484d18191959461f5e154b484b4c4e4849494e)
	(_entity
		(_time 1476036626868)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_process
			(line__82(_architecture 0 1 82 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . variant1Beh 1 -1
	)
)
I 000056 55 2309          1476037740600 TB_ARCHITECTURE
(_unit VHDL (variant1_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1476037740601 2016.10.09 21:29:00)
	(_source (\./src/TestBench/variant1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 88db8c8681dede9e828c99d28c8f8c8b898dde8f8c)
	(_entity
		(_time 1476037596441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(variant1
			(_object
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 34 (_component variant1 )
		(_port
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f1))
		)
		(_use (_entity . variant1)
		)
	)
	(_instantiation UUT2 0 41 (_component variant1 )
		(_port
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f2))
		)
		(_use (_entity . variant1)
		)
	)
	(_object
		(_signal (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal f1 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal f2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__50(_architecture 3 0 50 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 4 -1
	)
)
I 000041 55 451 0 testbench_for_variant1
(_configuration VHDL (testbench_for_variant1 0 53 (variant1_tb))
	(_version v98)
	(_time 1476037740604 2016.10.09 21:29:00)
	(_source (\./src/TestBench/variant1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 88db8e8685dedf9f8cdf9ad2dc8edd8e8b8e808dde)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT1
			(_entity . variant1 variant1
			)
		)
		(_instantiation UUT2
			(_entity . variant1 variant1
			)
		)
	)
)
I 000055 55 3586          1476037769798 variant1Struct
(_unit VHDL (variant1 0 28 (variant1struct 1 39 ))
	(_version v98)
	(_time 1476037769799 2016.10.09 21:29:29)
	(_source (\./src/task3/mux4.vhd\(\./src/task3/variant1.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8b888985d8dddd9d818e9ad18f8c8f888a8c8d8d8a)
	(_entity
		(_time 1476036626868)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 55 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 41 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(And3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 60 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 61 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 1 62 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 63 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 70 (_component Inv )
		(_port
			((a)(X))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 71 (_component Inv )
		(_port
			((a)(Y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 1 72 (_component Inv )
		(_port
			((a)(Z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 1 73 (_component Or2 )
		(_port
			((a)(x))
			((b)(notY))
			((z)(t1))
		)
		(_use (_entity . Or2)
		)
	)
	(_instantiation U5 1 74 (_component and2 )
		(_port
			((a)(t1))
			((b)(z))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U6 1 75 (_component And3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . And3)
		)
	)
	(_instantiation U7 1 76 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(f))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 1 67 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 1 67 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 1 67 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 67 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 67 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 67 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000052 55 1013          1476037769802 variant1Beh
(_unit VHDL (variant1 0 28 (variant1beh 1 80 ))
	(_version v98)
	(_time 1476037769803 2016.10.09 21:29:29)
	(_source (\./src/task3/mux4.vhd\(\./src/task3/variant1.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9b989994c8cdcd8d92cb8ac19f9c9f989a9c9d9d9a)
	(_entity
		(_time 1476036626868)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_process
			(line__82(_architecture 0 1 82 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . variant1Beh 1 -1
	)
)
I 000056 55 2309          1476037770073 TB_ARCHITECTURE
(_unit VHDL (variant1_tb 0 6 (tb_architecture 0 9 ))
	(_version v98)
	(_time 1476037770074 2016.10.09 21:29:30)
	(_source (\./src/TestBench/variant1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a4a7a7f3a1f2f2b2aea0b5fea0a3a0a7a5a1f2a3a0)
	(_entity
		(_time 1476037596441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(variant1
			(_object
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 0 34 (_component variant1 )
		(_port
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f1))
		)
		(_use (_entity . variant1)
		)
	)
	(_instantiation UUT2 0 41 (_component variant1 )
		(_port
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f2))
		)
		(_use (_entity . variant1)
		)
	)
	(_object
		(_signal (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal f1 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal f2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__50(_architecture 3 0 50 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 4 -1
	)
)
I 000041 55 451 0 testbench_for_variant1
(_configuration VHDL (testbench_for_variant1 0 53 (variant1_tb))
	(_version v98)
	(_time 1476037770077 2016.10.09 21:29:30)
	(_source (\./src/TestBench/variant1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a4a7a5f3a5f2f3b3a0f3b6fef0a2f1a2a7a2aca1f2)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT1
			(_entity . variant1 variant1
			)
		)
		(_instantiation UUT2
			(_entity . variant1 variant1
			)
		)
	)
)
I 000055 55 3586          1476037876793 variant1Struct
(_unit VHDL (variant1 0 28 (variant1struct 1 39 ))
	(_version v98)
	(_time 1476037876794 2016.10.09 21:31:16)
	(_source (\./src/task3/mux4.vhd\(\./src/task3/variant1.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 83d1838d81d5d595898692d9878487808284858582)
	(_entity
		(_time 1476036626868)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 55 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 41 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(And3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 60 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 61 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 1 62 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 63 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 70 (_component Inv )
		(_port
			((a)(X))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 71 (_component Inv )
		(_port
			((a)(Y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 1 72 (_component Inv )
		(_port
			((a)(Z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 1 73 (_component Or2 )
		(_port
			((a)(x))
			((b)(notY))
			((z)(t1))
		)
		(_use (_entity . Or2)
		)
	)
	(_instantiation U5 1 74 (_component and2 )
		(_port
			((a)(t1))
			((b)(z))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U6 1 75 (_component And3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . And3)
		)
	)
	(_instantiation U7 1 76 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(f))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 1 67 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 1 67 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 1 67 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 67 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 67 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 67 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000052 55 1013          1476037876797 variant1Beh
(_unit VHDL (variant1 0 28 (variant1beh 1 80 ))
	(_version v98)
	(_time 1476037876798 2016.10.09 21:31:16)
	(_source (\./src/task3/mux4.vhd\(\./src/task3/variant1.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 83d1838d81d5d5958ad392d9878487808284858582)
	(_entity
		(_time 1476036626868)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_process
			(line__82(_architecture 0 1 82 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . variant1Beh 1 -1
	)
)
V 000055 55 3586          1476037893735 variant1Struct
(_unit VHDL (variant1 0 28 (variant1struct 1 39 ))
	(_version v98)
	(_time 1476037893736 2016.10.09 21:31:33)
	(_source (\./src/task3/mux4.vhd\(\./src/task3/variant1.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ada8a3faf8fbfbbba7a8bcf7a9aaa9aeacaaababac)
	(_entity
		(_time 1476036626868)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 54 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 55 (_entity (_out ))))
			)
		)
		(Or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 41 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 42 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 47 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 1 49 (_entity (_out ))))
			)
		)
		(And3
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 60 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 61 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 1 62 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 63 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 70 (_component Inv )
		(_port
			((a)(X))
			((z)(notX))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 71 (_component Inv )
		(_port
			((a)(Y))
			((z)(notY))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 1 72 (_component Inv )
		(_port
			((a)(Z))
			((z)(notZ))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U4 1 73 (_component Or2 )
		(_port
			((a)(x))
			((b)(notY))
			((z)(t1))
		)
		(_use (_entity . Or2)
		)
	)
	(_instantiation U5 1 74 (_component and2 )
		(_port
			((a)(t1))
			((b)(z))
			((c)(t2))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation U6 1 75 (_component And3 )
		(_port
			((a)(notX))
			((b)(y))
			((c)(notZ))
			((z)(t3))
		)
		(_use (_entity . And3)
		)
	)
	(_instantiation U7 1 76 (_component Or2 )
		(_port
			((a)(t2))
			((b)(t3))
			((z)(f))
		)
		(_use (_entity . Or2)
		)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_signal (_internal notX ~extieee.std_logic_1164.STD_LOGIC 1 67 (_architecture (_uni ))))
		(_signal (_internal notY ~extieee.std_logic_1164.STD_LOGIC 1 67 (_architecture (_uni ))))
		(_signal (_internal notZ ~extieee.std_logic_1164.STD_LOGIC 1 67 (_architecture (_uni ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 67 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 67 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 67 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000052 55 1013          1476037893739 variant1Beh
(_unit VHDL (variant1 0 28 (variant1beh 1 80 ))
	(_version v98)
	(_time 1476037893740 2016.10.09 21:31:33)
	(_source (\./src/task3/mux4.vhd\(\./src/task3/variant1.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ada8a3faf8fbfbbba4fdbcf7a9aaa9aeacaaababac)
	(_entity
		(_time 1476036626868)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_process
			(line__82(_architecture 0 1 82 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . variant1Beh 1 -1
	)
)
V 000056 55 2350          1476037894035 TB_ARCHITECTURE
(_unit VHDL (variant1_tb 0 6 (tb_architecture 1 9 ))
	(_version v98)
	(_time 1476037894036 2016.10.09 21:31:34)
	(_source (\./src/TestBench/variant1_TB.vhd\(\./src/task3/TestBench/variant1_TB.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e5e0eab6e1b3b3f3efe1f4bfe1e2e1e6e4e0b3e2e1)
	(_entity
		(_time 1476037596441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(variant1
			(_object
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 1 13 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 1 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_in ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 1 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT1 1 34 (_component variant1 )
		(_port
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f1))
		)
		(_use (_entity . variant1)
		)
	)
	(_instantiation UUT2 1 41 (_component variant1 )
		(_port
			((x)(x))
			((y)(y))
			((z)(z))
			((f)(f2))
		)
		(_use (_entity . variant1)
		)
	)
	(_object
		(_signal (_internal x ~extieee.std_logic_1164.STD_LOGIC 1 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 1 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal f1 ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_signal (_internal f2 ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 1 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 1 29 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__30(_architecture 1 1 30 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__31(_architecture 2 1 31 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__50(_architecture 3 1 50 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 4 -1
	)
)
V 000041 55 457 0 testbench_for_variant1
(_configuration VHDL (testbench_for_variant1 0 53 (variant1_tb))
	(_version v98)
	(_time 1476037894043 2016.10.09 21:31:34)
	(_source (\./src/task3/TestBench/variant1_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e5e0e8b6e5b3b2f2e1b2f7bfb1e3b0e3e6e3ede0b3)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT1
			(_entity . variant1 variant1
			)
		)
		(_instantiation UUT2
			(_entity . variant1 variant1
			)
		)
	)
)
