Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Feb 22 21:35:12 2023
| Host         : DESKTOP-V1DGMLK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab12_control_sets_placed.rpt
| Design       : lab12
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    38 |
|    Minimum number of control sets                        |    38 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   121 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    38 |
| >= 0 to < 4        |    12 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    15 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             181 |           87 |
| No           | No                    | Yes                    |              10 |            3 |
| No           | Yes                   | No                     |             132 |           38 |
| Yes          | No                    | No                     |             131 |           52 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              33 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+-----------------------------------------------+-----------------------------+------------------+----------------+--------------+
|         Clock Signal        |                 Enable Signal                 |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+-----------------------------------------------+-----------------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG        | mykbd/mykey/buffer[2]_i_1_n_1                 |                             |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG        | mykbd/mykey/buffer[4]_i_1_n_1                 |                             |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG        | mykbd/mykey/buffer[6]_i_1_n_1                 |                             |                1 |              1 |         1.00 |
|  mycpu/nextpc1/less_reg_i_5 |                                               |                             |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG        | mykbd/mykey/buffer[7]_i_1_n_1                 |                             |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG        | mykbd/mykey/buffer[1]_i_1_n_1                 |                             |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG        | mykbd/mykey/buffer[9]_i_1_n_1                 |                             |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG        | mykbd/mykey/buffer[0]_i_1_n_1                 |                             |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG        | mykbd/mykey/buffer[5]_i_1_n_1                 |                             |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG        | mykbd/mykey/buffer[8]_i_1_n_1                 |                             |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG        | mykbd/mykey/buffer[3]_i_1_n_1                 |                             |                1 |              1 |         1.00 |
|  myclk_10k/CLK              |                                               |                             |                2 |              3 |         1.50 |
|  myvgaclk/inst/clk_out1     |                                               | myvgactrl/h_font[3]_i_1_n_1 |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG        | mykbd/mykey/sampling                          |                             |                1 |              4 |         4.00 |
|  myvgaclk/inst/clk_out1     | mycpu/myregfile/E[0]                          |                             |                2 |              5 |         2.50 |
|  myvgaclk/inst/clk_out1     | myvgactrl/h_font[3]                           | myvgactrl/h_char[6]_i_1_n_1 |                2 |              7 |         3.50 |
|  dmemrdclk_BUFG             |                                               |                             |                4 |              7 |         1.75 |
|  CLK100MHZ_IBUF_BUFG        | mykbd/mykey/cur_key_reg[5]                    |                             |                3 |              8 |         2.67 |
|  CLK100MHZ_IBUF_BUFG        | mykbd/mykey/E[0]                              | mykbd/mykey/SR[0]           |                4 |              8 |         2.00 |
|  CLK100MHZ_IBUF_BUFG        | mykbd/mykey/ready_reg_2[0]                    | mykbd/mykey/ready_reg_1[0]  |                2 |              8 |         4.00 |
|  myvgaclk/inst/clk_out1     |                                               | SW_IBUF[0]                  |                3 |             10 |         3.33 |
|  myvgaclk/inst/clk_out1     | myvgactrl/y_cnt                               | myvgactrl/y_cnt[9]_i_1_n_1  |                3 |             10 |         3.33 |
|  dmemrdclk_BUFG             | mycpu/myregfile/regs_reg_r1_0_31_18_23_i_11_0 |                             |                3 |             12 |         4.00 |
|  myvgaclk/inst/clk_out1     | mycpu/myregfile/myled[15]_i_2_1[0]            |                             |                7 |             16 |         2.29 |
|  CLK100MHZ_IBUF_BUFG        | mykbd/mykey/fifo_reg_0_7_0_5_i_1_n_1          |                             |                2 |             16 |         8.00 |
|  CLK100MHZ_IBUF_BUFG        |                                               |                             |               14 |             24 |         1.71 |
|  dmemrdclk_BUFG             | mykbd/E[0]                                    |                             |                5 |             28 |         5.60 |
|  myvgaclk/inst/clk_out1     | mycpu/myregfile/cursorPosi[31]_i_2_0          |                             |               14 |             32 |         2.29 |
|  CLK100MHZ_IBUF_BUFG        |                                               | myclk_cur/cnt[0]_i_1__0_n_1 |                8 |             32 |         4.00 |
|  CLK100MHZ_IBUF_BUFG        |                                               | myclk_10k/cnt[0]_i_1__1_n_1 |                8 |             32 |         4.00 |
|  clk_BUFG                   |                                               |                             |                8 |             32 |         4.00 |
|  CLK100MHZ_IBUF_BUFG        |                                               | myclk_1s/clear              |                8 |             32 |         4.00 |
|  dmemrdclk_BUFG             |                                               | SW_IBUF[1]                  |               13 |             32 |         2.46 |
|  realdatain__0              |                                               |                             |               22 |             32 |         1.45 |
|  myvgaclk/inst/clk_out1     | mycpu/myregfile/myled[15]_i_2_0[0]            |                             |                9 |             32 |         3.56 |
|  n_0_859_BUFG               |                                               |                             |               14 |             32 |         2.29 |
|  myvgaclk/inst/clk_out1     |                                               |                             |               22 |             50 |         2.27 |
|  myvgaclk/inst/clk_out1     | mycpu/myregfile/p_0_in                        |                             |               12 |             96 |         8.00 |
+-----------------------------+-----------------------------------------------+-----------------------------+------------------+----------------+--------------+


