

================================================================
== Vivado HLS Report for 'shiftPhaseClass'
================================================================
* Date:           Fri Mar 22 22:30:19 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        correlator
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      2.51|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 1
  Pipeline-0: II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 2.51ns
ST_1: phaseClass_V_read (259)  [1/1] 0.00ns
:0  %phaseClass_V_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %phaseClass_V)

ST_1: newValue_V_read (260)  [1/1] 0.00ns
:1  %newValue_V_read = call i21 @_ssdm_op_Read.ap_auto.i21(i21 %newValue_V)

ST_1: StgValue_4 (261)  [1/1] 2.51ns  loc: correlator.cpp:121
:2  switch i4 %phaseClass_V_read, label %._crit_edge [
    i4 0, label %.preheader63.0
    i4 1, label %.preheader62.0
    i4 2, label %.preheader61.0
    i4 3, label %.preheader60.0
    i4 4, label %.preheader59.0
    i4 5, label %.preheader58.0
    i4 6, label %.preheader57.0
    i4 7, label %.preheader56.0
    i4 -8, label %.preheader55.0
    i4 -7, label %.preheader54.0
    i4 -6, label %.preheader53.0
    i4 -5, label %.preheader52.0
    i4 -4, label %.preheader51.0
    i4 -3, label %.preheader50.0
    i4 -2, label %.preheader49.0
    i4 -1, label %.preheader.0
  ]

ST_1: cor_phaseClass15_V_1 (263)  [1/1] 0.00ns  loc: correlator.cpp:230
.preheader.0:0  %cor_phaseClass15_V_1 = load i32* @cor_phaseClass15_V_14, align 8

ST_1: StgValue_6 (264)  [1/1] 0.00ns  loc: correlator.cpp:230
.preheader.0:1  store i32 %cor_phaseClass15_V_1, i32* @cor_phaseClass15_V_15, align 4

ST_1: cor_phaseClass15_V_1_1 (265)  [1/1] 0.00ns  loc: correlator.cpp:230
.preheader.0:2  %cor_phaseClass15_V_1_1 = load i32* @cor_phaseClass15_V_13, align 4

ST_1: StgValue_8 (266)  [1/1] 0.00ns  loc: correlator.cpp:230
.preheader.0:3  store i32 %cor_phaseClass15_V_1_1, i32* @cor_phaseClass15_V_14, align 8

ST_1: cor_phaseClass15_V_1_2 (267)  [1/1] 0.00ns  loc: correlator.cpp:230
.preheader.0:4  %cor_phaseClass15_V_1_2 = load i32* @cor_phaseClass15_V_12, align 16

ST_1: StgValue_10 (268)  [1/1] 0.00ns  loc: correlator.cpp:230
.preheader.0:5  store i32 %cor_phaseClass15_V_1_2, i32* @cor_phaseClass15_V_13, align 4

ST_1: cor_phaseClass15_V_1_3 (269)  [1/1] 0.00ns  loc: correlator.cpp:230
.preheader.0:6  %cor_phaseClass15_V_1_3 = load i32* @cor_phaseClass15_V_11, align 4

ST_1: StgValue_12 (270)  [1/1] 0.00ns  loc: correlator.cpp:230
.preheader.0:7  store i32 %cor_phaseClass15_V_1_3, i32* @cor_phaseClass15_V_12, align 16

ST_1: cor_phaseClass15_V_1_4 (271)  [1/1] 0.00ns  loc: correlator.cpp:230
.preheader.0:8  %cor_phaseClass15_V_1_4 = load i32* @cor_phaseClass15_V_10, align 8

ST_1: StgValue_14 (272)  [1/1] 0.00ns  loc: correlator.cpp:230
.preheader.0:9  store i32 %cor_phaseClass15_V_1_4, i32* @cor_phaseClass15_V_11, align 4

ST_1: cor_phaseClass15_V_9 (273)  [1/1] 0.00ns  loc: correlator.cpp:230
.preheader.0:10  %cor_phaseClass15_V_9 = load i32* @cor_phaseClass15_V_9, align 4

ST_1: StgValue_16 (274)  [1/1] 0.00ns  loc: correlator.cpp:230
.preheader.0:11  store i32 %cor_phaseClass15_V_9, i32* @cor_phaseClass15_V_10, align 8

ST_1: cor_phaseClass15_V_8 (275)  [1/1] 0.00ns  loc: correlator.cpp:230
.preheader.0:12  %cor_phaseClass15_V_8 = load i32* @cor_phaseClass15_V_8, align 16

ST_1: StgValue_18 (276)  [1/1] 0.00ns  loc: correlator.cpp:230
.preheader.0:13  store i32 %cor_phaseClass15_V_8, i32* @cor_phaseClass15_V_9, align 4

ST_1: cor_phaseClass15_V_7 (277)  [1/1] 0.00ns  loc: correlator.cpp:230
.preheader.0:14  %cor_phaseClass15_V_7 = load i32* @cor_phaseClass15_V_7, align 4

ST_1: StgValue_20 (278)  [1/1] 0.00ns  loc: correlator.cpp:230
.preheader.0:15  store i32 %cor_phaseClass15_V_7, i32* @cor_phaseClass15_V_8, align 16

ST_1: cor_phaseClass15_V_6 (279)  [1/1] 0.00ns  loc: correlator.cpp:230
.preheader.0:16  %cor_phaseClass15_V_6 = load i32* @cor_phaseClass15_V_6, align 8

ST_1: StgValue_22 (280)  [1/1] 0.00ns  loc: correlator.cpp:230
.preheader.0:17  store i32 %cor_phaseClass15_V_6, i32* @cor_phaseClass15_V_7, align 4

ST_1: cor_phaseClass15_V_5 (281)  [1/1] 0.00ns  loc: correlator.cpp:230
.preheader.0:18  %cor_phaseClass15_V_5 = load i32* @cor_phaseClass15_V_5, align 4

ST_1: StgValue_24 (282)  [1/1] 0.00ns  loc: correlator.cpp:230
.preheader.0:19  store i32 %cor_phaseClass15_V_5, i32* @cor_phaseClass15_V_6, align 8

ST_1: cor_phaseClass15_V_4 (283)  [1/1] 0.00ns  loc: correlator.cpp:230
.preheader.0:20  %cor_phaseClass15_V_4 = load i32* @cor_phaseClass15_V_4, align 16

ST_1: StgValue_26 (284)  [1/1] 0.00ns  loc: correlator.cpp:230
.preheader.0:21  store i32 %cor_phaseClass15_V_4, i32* @cor_phaseClass15_V_5, align 4

ST_1: cor_phaseClass15_V_3 (285)  [1/1] 0.00ns
.preheader.0:22  %cor_phaseClass15_V_3 = load i21* @cor_phaseClass15_V_3, align 4

ST_1: extLd15 (286)  [1/1] 0.00ns
.preheader.0:23  %extLd15 = sext i21 %cor_phaseClass15_V_3 to i32

ST_1: StgValue_29 (287)  [1/1] 0.00ns  loc: correlator.cpp:230
.preheader.0:24  store i32 %extLd15, i32* @cor_phaseClass15_V_4, align 16

ST_1: cor_phaseClass15_V_2 (288)  [1/1] 0.00ns
.preheader.0:25  %cor_phaseClass15_V_2 = load i21* @cor_phaseClass15_V_2, align 4

ST_1: StgValue_31 (289)  [1/1] 0.00ns  loc: correlator.cpp:230
.preheader.0:26  store i21 %cor_phaseClass15_V_2, i21* @cor_phaseClass15_V_3, align 4

ST_1: cor_phaseClass15_V_1_5 (290)  [1/1] 0.00ns
.preheader.0:27  %cor_phaseClass15_V_1_5 = load i21* @cor_phaseClass15_V_1, align 4

ST_1: StgValue_33 (291)  [1/1] 0.00ns  loc: correlator.cpp:230
.preheader.0:28  store i21 %cor_phaseClass15_V_1_5, i21* @cor_phaseClass15_V_2, align 4

ST_1: cor_phaseClass15_V_0 (292)  [1/1] 0.00ns
.preheader.0:29  %cor_phaseClass15_V_0 = load i21* @cor_phaseClass15_V_0, align 4

ST_1: StgValue_35 (293)  [1/1] 0.00ns  loc: correlator.cpp:230
.preheader.0:30  store i21 %cor_phaseClass15_V_0, i21* @cor_phaseClass15_V_1, align 4

ST_1: StgValue_36 (294)  [1/1] 0.00ns  loc: correlator.cpp:232
.preheader.0:31  store i21 %newValue_V_read, i21* @cor_phaseClass15_V_0, align 4

ST_1: StgValue_37 (295)  [1/1] 0.00ns  loc: correlator.cpp:233
.preheader.0:32  br label %._crit_edge

ST_1: cor_phaseClass14_V_1 (297)  [1/1] 0.00ns  loc: correlator.cpp:223
.preheader49.0:0  %cor_phaseClass14_V_1 = load i32* @cor_phaseClass14_V_14, align 8

ST_1: StgValue_39 (298)  [1/1] 0.00ns  loc: correlator.cpp:223
.preheader49.0:1  store i32 %cor_phaseClass14_V_1, i32* @cor_phaseClass14_V_15, align 4

ST_1: cor_phaseClass14_V_1_1 (299)  [1/1] 0.00ns  loc: correlator.cpp:223
.preheader49.0:2  %cor_phaseClass14_V_1_1 = load i32* @cor_phaseClass14_V_13, align 4

ST_1: StgValue_41 (300)  [1/1] 0.00ns  loc: correlator.cpp:223
.preheader49.0:3  store i32 %cor_phaseClass14_V_1_1, i32* @cor_phaseClass14_V_14, align 8

ST_1: cor_phaseClass14_V_1_2 (301)  [1/1] 0.00ns  loc: correlator.cpp:223
.preheader49.0:4  %cor_phaseClass14_V_1_2 = load i32* @cor_phaseClass14_V_12, align 16

ST_1: StgValue_43 (302)  [1/1] 0.00ns  loc: correlator.cpp:223
.preheader49.0:5  store i32 %cor_phaseClass14_V_1_2, i32* @cor_phaseClass14_V_13, align 4

ST_1: cor_phaseClass14_V_1_3 (303)  [1/1] 0.00ns  loc: correlator.cpp:223
.preheader49.0:6  %cor_phaseClass14_V_1_3 = load i32* @cor_phaseClass14_V_11, align 4

ST_1: StgValue_45 (304)  [1/1] 0.00ns  loc: correlator.cpp:223
.preheader49.0:7  store i32 %cor_phaseClass14_V_1_3, i32* @cor_phaseClass14_V_12, align 16

ST_1: cor_phaseClass14_V_1_4 (305)  [1/1] 0.00ns  loc: correlator.cpp:223
.preheader49.0:8  %cor_phaseClass14_V_1_4 = load i32* @cor_phaseClass14_V_10, align 8

ST_1: StgValue_47 (306)  [1/1] 0.00ns  loc: correlator.cpp:223
.preheader49.0:9  store i32 %cor_phaseClass14_V_1_4, i32* @cor_phaseClass14_V_11, align 4

ST_1: cor_phaseClass14_V_9 (307)  [1/1] 0.00ns  loc: correlator.cpp:223
.preheader49.0:10  %cor_phaseClass14_V_9 = load i32* @cor_phaseClass14_V_9, align 4

ST_1: StgValue_49 (308)  [1/1] 0.00ns  loc: correlator.cpp:223
.preheader49.0:11  store i32 %cor_phaseClass14_V_9, i32* @cor_phaseClass14_V_10, align 8

ST_1: cor_phaseClass14_V_8 (309)  [1/1] 0.00ns  loc: correlator.cpp:223
.preheader49.0:12  %cor_phaseClass14_V_8 = load i32* @cor_phaseClass14_V_8, align 16

ST_1: StgValue_51 (310)  [1/1] 0.00ns  loc: correlator.cpp:223
.preheader49.0:13  store i32 %cor_phaseClass14_V_8, i32* @cor_phaseClass14_V_9, align 4

ST_1: cor_phaseClass14_V_7 (311)  [1/1] 0.00ns  loc: correlator.cpp:223
.preheader49.0:14  %cor_phaseClass14_V_7 = load i32* @cor_phaseClass14_V_7, align 4

ST_1: StgValue_53 (312)  [1/1] 0.00ns  loc: correlator.cpp:223
.preheader49.0:15  store i32 %cor_phaseClass14_V_7, i32* @cor_phaseClass14_V_8, align 16

ST_1: cor_phaseClass14_V_6 (313)  [1/1] 0.00ns  loc: correlator.cpp:223
.preheader49.0:16  %cor_phaseClass14_V_6 = load i32* @cor_phaseClass14_V_6, align 8

ST_1: StgValue_55 (314)  [1/1] 0.00ns  loc: correlator.cpp:223
.preheader49.0:17  store i32 %cor_phaseClass14_V_6, i32* @cor_phaseClass14_V_7, align 4

ST_1: cor_phaseClass14_V_5 (315)  [1/1] 0.00ns  loc: correlator.cpp:223
.preheader49.0:18  %cor_phaseClass14_V_5 = load i32* @cor_phaseClass14_V_5, align 4

ST_1: StgValue_57 (316)  [1/1] 0.00ns  loc: correlator.cpp:223
.preheader49.0:19  store i32 %cor_phaseClass14_V_5, i32* @cor_phaseClass14_V_6, align 8

ST_1: cor_phaseClass14_V_4 (317)  [1/1] 0.00ns  loc: correlator.cpp:223
.preheader49.0:20  %cor_phaseClass14_V_4 = load i32* @cor_phaseClass14_V_4, align 16

ST_1: StgValue_59 (318)  [1/1] 0.00ns  loc: correlator.cpp:223
.preheader49.0:21  store i32 %cor_phaseClass14_V_4, i32* @cor_phaseClass14_V_5, align 4

ST_1: cor_phaseClass14_V_3 (319)  [1/1] 0.00ns
.preheader49.0:22  %cor_phaseClass14_V_3 = load i21* @cor_phaseClass14_V_3, align 4

ST_1: extLd14 (320)  [1/1] 0.00ns
.preheader49.0:23  %extLd14 = sext i21 %cor_phaseClass14_V_3 to i32

ST_1: StgValue_62 (321)  [1/1] 0.00ns  loc: correlator.cpp:223
.preheader49.0:24  store i32 %extLd14, i32* @cor_phaseClass14_V_4, align 16

ST_1: cor_phaseClass14_V_2 (322)  [1/1] 0.00ns
.preheader49.0:25  %cor_phaseClass14_V_2 = load i21* @cor_phaseClass14_V_2, align 4

ST_1: StgValue_64 (323)  [1/1] 0.00ns  loc: correlator.cpp:223
.preheader49.0:26  store i21 %cor_phaseClass14_V_2, i21* @cor_phaseClass14_V_3, align 4

ST_1: cor_phaseClass14_V_1_5 (324)  [1/1] 0.00ns
.preheader49.0:27  %cor_phaseClass14_V_1_5 = load i21* @cor_phaseClass14_V_1, align 4

ST_1: StgValue_66 (325)  [1/1] 0.00ns  loc: correlator.cpp:223
.preheader49.0:28  store i21 %cor_phaseClass14_V_1_5, i21* @cor_phaseClass14_V_2, align 4

ST_1: cor_phaseClass14_V_0 (326)  [1/1] 0.00ns
.preheader49.0:29  %cor_phaseClass14_V_0 = load i21* @cor_phaseClass14_V_0, align 4

ST_1: StgValue_68 (327)  [1/1] 0.00ns  loc: correlator.cpp:223
.preheader49.0:30  store i21 %cor_phaseClass14_V_0, i21* @cor_phaseClass14_V_1, align 4

ST_1: StgValue_69 (328)  [1/1] 0.00ns  loc: correlator.cpp:225
.preheader49.0:31  store i21 %newValue_V_read, i21* @cor_phaseClass14_V_0, align 4

ST_1: StgValue_70 (329)  [1/1] 0.00ns  loc: correlator.cpp:226
.preheader49.0:32  br label %._crit_edge

ST_1: cor_phaseClass13_V_1 (331)  [1/1] 0.00ns  loc: correlator.cpp:216
.preheader50.0:0  %cor_phaseClass13_V_1 = load i32* @cor_phaseClass13_V_14, align 8

ST_1: StgValue_72 (332)  [1/1] 0.00ns  loc: correlator.cpp:216
.preheader50.0:1  store i32 %cor_phaseClass13_V_1, i32* @cor_phaseClass13_V_15, align 4

ST_1: cor_phaseClass13_V_1_1 (333)  [1/1] 0.00ns  loc: correlator.cpp:216
.preheader50.0:2  %cor_phaseClass13_V_1_1 = load i32* @cor_phaseClass13_V_13, align 4

ST_1: StgValue_74 (334)  [1/1] 0.00ns  loc: correlator.cpp:216
.preheader50.0:3  store i32 %cor_phaseClass13_V_1_1, i32* @cor_phaseClass13_V_14, align 8

ST_1: cor_phaseClass13_V_1_2 (335)  [1/1] 0.00ns  loc: correlator.cpp:216
.preheader50.0:4  %cor_phaseClass13_V_1_2 = load i32* @cor_phaseClass13_V_12, align 16

ST_1: StgValue_76 (336)  [1/1] 0.00ns  loc: correlator.cpp:216
.preheader50.0:5  store i32 %cor_phaseClass13_V_1_2, i32* @cor_phaseClass13_V_13, align 4

ST_1: cor_phaseClass13_V_1_3 (337)  [1/1] 0.00ns  loc: correlator.cpp:216
.preheader50.0:6  %cor_phaseClass13_V_1_3 = load i32* @cor_phaseClass13_V_11, align 4

ST_1: StgValue_78 (338)  [1/1] 0.00ns  loc: correlator.cpp:216
.preheader50.0:7  store i32 %cor_phaseClass13_V_1_3, i32* @cor_phaseClass13_V_12, align 16

ST_1: cor_phaseClass13_V_1_4 (339)  [1/1] 0.00ns  loc: correlator.cpp:216
.preheader50.0:8  %cor_phaseClass13_V_1_4 = load i32* @cor_phaseClass13_V_10, align 8

ST_1: StgValue_80 (340)  [1/1] 0.00ns  loc: correlator.cpp:216
.preheader50.0:9  store i32 %cor_phaseClass13_V_1_4, i32* @cor_phaseClass13_V_11, align 4

ST_1: cor_phaseClass13_V_9 (341)  [1/1] 0.00ns  loc: correlator.cpp:216
.preheader50.0:10  %cor_phaseClass13_V_9 = load i32* @cor_phaseClass13_V_9, align 4

ST_1: StgValue_82 (342)  [1/1] 0.00ns  loc: correlator.cpp:216
.preheader50.0:11  store i32 %cor_phaseClass13_V_9, i32* @cor_phaseClass13_V_10, align 8

ST_1: cor_phaseClass13_V_8 (343)  [1/1] 0.00ns  loc: correlator.cpp:216
.preheader50.0:12  %cor_phaseClass13_V_8 = load i32* @cor_phaseClass13_V_8, align 16

ST_1: StgValue_84 (344)  [1/1] 0.00ns  loc: correlator.cpp:216
.preheader50.0:13  store i32 %cor_phaseClass13_V_8, i32* @cor_phaseClass13_V_9, align 4

ST_1: cor_phaseClass13_V_7 (345)  [1/1] 0.00ns  loc: correlator.cpp:216
.preheader50.0:14  %cor_phaseClass13_V_7 = load i32* @cor_phaseClass13_V_7, align 4

ST_1: StgValue_86 (346)  [1/1] 0.00ns  loc: correlator.cpp:216
.preheader50.0:15  store i32 %cor_phaseClass13_V_7, i32* @cor_phaseClass13_V_8, align 16

ST_1: cor_phaseClass13_V_6 (347)  [1/1] 0.00ns  loc: correlator.cpp:216
.preheader50.0:16  %cor_phaseClass13_V_6 = load i32* @cor_phaseClass13_V_6, align 8

ST_1: StgValue_88 (348)  [1/1] 0.00ns  loc: correlator.cpp:216
.preheader50.0:17  store i32 %cor_phaseClass13_V_6, i32* @cor_phaseClass13_V_7, align 4

ST_1: cor_phaseClass13_V_5 (349)  [1/1] 0.00ns  loc: correlator.cpp:216
.preheader50.0:18  %cor_phaseClass13_V_5 = load i32* @cor_phaseClass13_V_5, align 4

ST_1: StgValue_90 (350)  [1/1] 0.00ns  loc: correlator.cpp:216
.preheader50.0:19  store i32 %cor_phaseClass13_V_5, i32* @cor_phaseClass13_V_6, align 8

ST_1: cor_phaseClass13_V_4 (351)  [1/1] 0.00ns  loc: correlator.cpp:216
.preheader50.0:20  %cor_phaseClass13_V_4 = load i32* @cor_phaseClass13_V_4, align 16

ST_1: StgValue_92 (352)  [1/1] 0.00ns  loc: correlator.cpp:216
.preheader50.0:21  store i32 %cor_phaseClass13_V_4, i32* @cor_phaseClass13_V_5, align 4

ST_1: cor_phaseClass13_V_3 (353)  [1/1] 0.00ns
.preheader50.0:22  %cor_phaseClass13_V_3 = load i21* @cor_phaseClass13_V_3, align 4

ST_1: extLd13 (354)  [1/1] 0.00ns
.preheader50.0:23  %extLd13 = sext i21 %cor_phaseClass13_V_3 to i32

ST_1: StgValue_95 (355)  [1/1] 0.00ns  loc: correlator.cpp:216
.preheader50.0:24  store i32 %extLd13, i32* @cor_phaseClass13_V_4, align 16

ST_1: cor_phaseClass13_V_2 (356)  [1/1] 0.00ns
.preheader50.0:25  %cor_phaseClass13_V_2 = load i21* @cor_phaseClass13_V_2, align 4

ST_1: StgValue_97 (357)  [1/1] 0.00ns  loc: correlator.cpp:216
.preheader50.0:26  store i21 %cor_phaseClass13_V_2, i21* @cor_phaseClass13_V_3, align 4

ST_1: cor_phaseClass13_V_1_5 (358)  [1/1] 0.00ns
.preheader50.0:27  %cor_phaseClass13_V_1_5 = load i21* @cor_phaseClass13_V_1, align 4

ST_1: StgValue_99 (359)  [1/1] 0.00ns  loc: correlator.cpp:216
.preheader50.0:28  store i21 %cor_phaseClass13_V_1_5, i21* @cor_phaseClass13_V_2, align 4

ST_1: cor_phaseClass13_V_0 (360)  [1/1] 0.00ns
.preheader50.0:29  %cor_phaseClass13_V_0 = load i21* @cor_phaseClass13_V_0, align 4

ST_1: StgValue_101 (361)  [1/1] 0.00ns  loc: correlator.cpp:216
.preheader50.0:30  store i21 %cor_phaseClass13_V_0, i21* @cor_phaseClass13_V_1, align 4

ST_1: StgValue_102 (362)  [1/1] 0.00ns  loc: correlator.cpp:218
.preheader50.0:31  store i21 %newValue_V_read, i21* @cor_phaseClass13_V_0, align 4

ST_1: StgValue_103 (363)  [1/1] 0.00ns  loc: correlator.cpp:219
.preheader50.0:32  br label %._crit_edge

ST_1: cor_phaseClass12_V_1 (365)  [1/1] 0.00ns  loc: correlator.cpp:209
.preheader51.0:0  %cor_phaseClass12_V_1 = load i32* @cor_phaseClass12_V_14, align 8

ST_1: StgValue_105 (366)  [1/1] 0.00ns  loc: correlator.cpp:209
.preheader51.0:1  store i32 %cor_phaseClass12_V_1, i32* @cor_phaseClass12_V_15, align 4

ST_1: cor_phaseClass12_V_1_1 (367)  [1/1] 0.00ns  loc: correlator.cpp:209
.preheader51.0:2  %cor_phaseClass12_V_1_1 = load i32* @cor_phaseClass12_V_13, align 4

ST_1: StgValue_107 (368)  [1/1] 0.00ns  loc: correlator.cpp:209
.preheader51.0:3  store i32 %cor_phaseClass12_V_1_1, i32* @cor_phaseClass12_V_14, align 8

ST_1: cor_phaseClass12_V_1_2 (369)  [1/1] 0.00ns  loc: correlator.cpp:209
.preheader51.0:4  %cor_phaseClass12_V_1_2 = load i32* @cor_phaseClass12_V_12, align 16

ST_1: StgValue_109 (370)  [1/1] 0.00ns  loc: correlator.cpp:209
.preheader51.0:5  store i32 %cor_phaseClass12_V_1_2, i32* @cor_phaseClass12_V_13, align 4

ST_1: cor_phaseClass12_V_1_3 (371)  [1/1] 0.00ns  loc: correlator.cpp:209
.preheader51.0:6  %cor_phaseClass12_V_1_3 = load i32* @cor_phaseClass12_V_11, align 4

ST_1: StgValue_111 (372)  [1/1] 0.00ns  loc: correlator.cpp:209
.preheader51.0:7  store i32 %cor_phaseClass12_V_1_3, i32* @cor_phaseClass12_V_12, align 16

ST_1: cor_phaseClass12_V_1_4 (373)  [1/1] 0.00ns  loc: correlator.cpp:209
.preheader51.0:8  %cor_phaseClass12_V_1_4 = load i32* @cor_phaseClass12_V_10, align 8

ST_1: StgValue_113 (374)  [1/1] 0.00ns  loc: correlator.cpp:209
.preheader51.0:9  store i32 %cor_phaseClass12_V_1_4, i32* @cor_phaseClass12_V_11, align 4

ST_1: cor_phaseClass12_V_9 (375)  [1/1] 0.00ns  loc: correlator.cpp:209
.preheader51.0:10  %cor_phaseClass12_V_9 = load i32* @cor_phaseClass12_V_9, align 4

ST_1: StgValue_115 (376)  [1/1] 0.00ns  loc: correlator.cpp:209
.preheader51.0:11  store i32 %cor_phaseClass12_V_9, i32* @cor_phaseClass12_V_10, align 8

ST_1: cor_phaseClass12_V_8 (377)  [1/1] 0.00ns  loc: correlator.cpp:209
.preheader51.0:12  %cor_phaseClass12_V_8 = load i32* @cor_phaseClass12_V_8, align 16

ST_1: StgValue_117 (378)  [1/1] 0.00ns  loc: correlator.cpp:209
.preheader51.0:13  store i32 %cor_phaseClass12_V_8, i32* @cor_phaseClass12_V_9, align 4

ST_1: cor_phaseClass12_V_7 (379)  [1/1] 0.00ns  loc: correlator.cpp:209
.preheader51.0:14  %cor_phaseClass12_V_7 = load i32* @cor_phaseClass12_V_7, align 4

ST_1: StgValue_119 (380)  [1/1] 0.00ns  loc: correlator.cpp:209
.preheader51.0:15  store i32 %cor_phaseClass12_V_7, i32* @cor_phaseClass12_V_8, align 16

ST_1: cor_phaseClass12_V_6 (381)  [1/1] 0.00ns  loc: correlator.cpp:209
.preheader51.0:16  %cor_phaseClass12_V_6 = load i32* @cor_phaseClass12_V_6, align 8

ST_1: StgValue_121 (382)  [1/1] 0.00ns  loc: correlator.cpp:209
.preheader51.0:17  store i32 %cor_phaseClass12_V_6, i32* @cor_phaseClass12_V_7, align 4

ST_1: cor_phaseClass12_V_5 (383)  [1/1] 0.00ns  loc: correlator.cpp:209
.preheader51.0:18  %cor_phaseClass12_V_5 = load i32* @cor_phaseClass12_V_5, align 4

ST_1: StgValue_123 (384)  [1/1] 0.00ns  loc: correlator.cpp:209
.preheader51.0:19  store i32 %cor_phaseClass12_V_5, i32* @cor_phaseClass12_V_6, align 8

ST_1: cor_phaseClass12_V_4 (385)  [1/1] 0.00ns  loc: correlator.cpp:209
.preheader51.0:20  %cor_phaseClass12_V_4 = load i32* @cor_phaseClass12_V_4, align 16

ST_1: StgValue_125 (386)  [1/1] 0.00ns  loc: correlator.cpp:209
.preheader51.0:21  store i32 %cor_phaseClass12_V_4, i32* @cor_phaseClass12_V_5, align 4

ST_1: cor_phaseClass12_V_3 (387)  [1/1] 0.00ns
.preheader51.0:22  %cor_phaseClass12_V_3 = load i21* @cor_phaseClass12_V_3, align 4

ST_1: extLd12 (388)  [1/1] 0.00ns
.preheader51.0:23  %extLd12 = sext i21 %cor_phaseClass12_V_3 to i32

ST_1: StgValue_128 (389)  [1/1] 0.00ns  loc: correlator.cpp:209
.preheader51.0:24  store i32 %extLd12, i32* @cor_phaseClass12_V_4, align 16

ST_1: cor_phaseClass12_V_2 (390)  [1/1] 0.00ns
.preheader51.0:25  %cor_phaseClass12_V_2 = load i21* @cor_phaseClass12_V_2, align 4

ST_1: StgValue_130 (391)  [1/1] 0.00ns  loc: correlator.cpp:209
.preheader51.0:26  store i21 %cor_phaseClass12_V_2, i21* @cor_phaseClass12_V_3, align 4

ST_1: cor_phaseClass12_V_1_5 (392)  [1/1] 0.00ns
.preheader51.0:27  %cor_phaseClass12_V_1_5 = load i21* @cor_phaseClass12_V_1, align 4

ST_1: StgValue_132 (393)  [1/1] 0.00ns  loc: correlator.cpp:209
.preheader51.0:28  store i21 %cor_phaseClass12_V_1_5, i21* @cor_phaseClass12_V_2, align 4

ST_1: cor_phaseClass12_V_0 (394)  [1/1] 0.00ns
.preheader51.0:29  %cor_phaseClass12_V_0 = load i21* @cor_phaseClass12_V_0, align 4

ST_1: StgValue_134 (395)  [1/1] 0.00ns  loc: correlator.cpp:209
.preheader51.0:30  store i21 %cor_phaseClass12_V_0, i21* @cor_phaseClass12_V_1, align 4

ST_1: StgValue_135 (396)  [1/1] 0.00ns  loc: correlator.cpp:211
.preheader51.0:31  store i21 %newValue_V_read, i21* @cor_phaseClass12_V_0, align 4

ST_1: StgValue_136 (397)  [1/1] 0.00ns  loc: correlator.cpp:212
.preheader51.0:32  br label %._crit_edge

ST_1: cor_phaseClass11_V_1 (399)  [1/1] 0.00ns  loc: correlator.cpp:202
.preheader52.0:0  %cor_phaseClass11_V_1 = load i32* @cor_phaseClass11_V_14, align 8

ST_1: StgValue_138 (400)  [1/1] 0.00ns  loc: correlator.cpp:202
.preheader52.0:1  store i32 %cor_phaseClass11_V_1, i32* @cor_phaseClass11_V_15, align 4

ST_1: cor_phaseClass11_V_1_1 (401)  [1/1] 0.00ns  loc: correlator.cpp:202
.preheader52.0:2  %cor_phaseClass11_V_1_1 = load i32* @cor_phaseClass11_V_13, align 4

ST_1: StgValue_140 (402)  [1/1] 0.00ns  loc: correlator.cpp:202
.preheader52.0:3  store i32 %cor_phaseClass11_V_1_1, i32* @cor_phaseClass11_V_14, align 8

ST_1: cor_phaseClass11_V_1_2 (403)  [1/1] 0.00ns  loc: correlator.cpp:202
.preheader52.0:4  %cor_phaseClass11_V_1_2 = load i32* @cor_phaseClass11_V_12, align 16

ST_1: StgValue_142 (404)  [1/1] 0.00ns  loc: correlator.cpp:202
.preheader52.0:5  store i32 %cor_phaseClass11_V_1_2, i32* @cor_phaseClass11_V_13, align 4

ST_1: cor_phaseClass11_V_1_3 (405)  [1/1] 0.00ns  loc: correlator.cpp:202
.preheader52.0:6  %cor_phaseClass11_V_1_3 = load i32* @cor_phaseClass11_V_11, align 4

ST_1: StgValue_144 (406)  [1/1] 0.00ns  loc: correlator.cpp:202
.preheader52.0:7  store i32 %cor_phaseClass11_V_1_3, i32* @cor_phaseClass11_V_12, align 16

ST_1: cor_phaseClass11_V_1_4 (407)  [1/1] 0.00ns  loc: correlator.cpp:202
.preheader52.0:8  %cor_phaseClass11_V_1_4 = load i32* @cor_phaseClass11_V_10, align 8

ST_1: StgValue_146 (408)  [1/1] 0.00ns  loc: correlator.cpp:202
.preheader52.0:9  store i32 %cor_phaseClass11_V_1_4, i32* @cor_phaseClass11_V_11, align 4

ST_1: cor_phaseClass11_V_9 (409)  [1/1] 0.00ns  loc: correlator.cpp:202
.preheader52.0:10  %cor_phaseClass11_V_9 = load i32* @cor_phaseClass11_V_9, align 4

ST_1: StgValue_148 (410)  [1/1] 0.00ns  loc: correlator.cpp:202
.preheader52.0:11  store i32 %cor_phaseClass11_V_9, i32* @cor_phaseClass11_V_10, align 8

ST_1: cor_phaseClass11_V_8 (411)  [1/1] 0.00ns  loc: correlator.cpp:202
.preheader52.0:12  %cor_phaseClass11_V_8 = load i32* @cor_phaseClass11_V_8, align 16

ST_1: StgValue_150 (412)  [1/1] 0.00ns  loc: correlator.cpp:202
.preheader52.0:13  store i32 %cor_phaseClass11_V_8, i32* @cor_phaseClass11_V_9, align 4

ST_1: cor_phaseClass11_V_7 (413)  [1/1] 0.00ns  loc: correlator.cpp:202
.preheader52.0:14  %cor_phaseClass11_V_7 = load i32* @cor_phaseClass11_V_7, align 4

ST_1: StgValue_152 (414)  [1/1] 0.00ns  loc: correlator.cpp:202
.preheader52.0:15  store i32 %cor_phaseClass11_V_7, i32* @cor_phaseClass11_V_8, align 16

ST_1: cor_phaseClass11_V_6 (415)  [1/1] 0.00ns  loc: correlator.cpp:202
.preheader52.0:16  %cor_phaseClass11_V_6 = load i32* @cor_phaseClass11_V_6, align 8

ST_1: StgValue_154 (416)  [1/1] 0.00ns  loc: correlator.cpp:202
.preheader52.0:17  store i32 %cor_phaseClass11_V_6, i32* @cor_phaseClass11_V_7, align 4

ST_1: cor_phaseClass11_V_5 (417)  [1/1] 0.00ns  loc: correlator.cpp:202
.preheader52.0:18  %cor_phaseClass11_V_5 = load i32* @cor_phaseClass11_V_5, align 4

ST_1: StgValue_156 (418)  [1/1] 0.00ns  loc: correlator.cpp:202
.preheader52.0:19  store i32 %cor_phaseClass11_V_5, i32* @cor_phaseClass11_V_6, align 8

ST_1: cor_phaseClass11_V_4 (419)  [1/1] 0.00ns  loc: correlator.cpp:202
.preheader52.0:20  %cor_phaseClass11_V_4 = load i32* @cor_phaseClass11_V_4, align 16

ST_1: StgValue_158 (420)  [1/1] 0.00ns  loc: correlator.cpp:202
.preheader52.0:21  store i32 %cor_phaseClass11_V_4, i32* @cor_phaseClass11_V_5, align 4

ST_1: cor_phaseClass11_V_3 (421)  [1/1] 0.00ns
.preheader52.0:22  %cor_phaseClass11_V_3 = load i21* @cor_phaseClass11_V_3, align 4

ST_1: extLd11 (422)  [1/1] 0.00ns
.preheader52.0:23  %extLd11 = sext i21 %cor_phaseClass11_V_3 to i32

ST_1: StgValue_161 (423)  [1/1] 0.00ns  loc: correlator.cpp:202
.preheader52.0:24  store i32 %extLd11, i32* @cor_phaseClass11_V_4, align 16

ST_1: cor_phaseClass11_V_2 (424)  [1/1] 0.00ns
.preheader52.0:25  %cor_phaseClass11_V_2 = load i21* @cor_phaseClass11_V_2, align 4

ST_1: StgValue_163 (425)  [1/1] 0.00ns  loc: correlator.cpp:202
.preheader52.0:26  store i21 %cor_phaseClass11_V_2, i21* @cor_phaseClass11_V_3, align 4

ST_1: cor_phaseClass11_V_1_5 (426)  [1/1] 0.00ns
.preheader52.0:27  %cor_phaseClass11_V_1_5 = load i21* @cor_phaseClass11_V_1, align 4

ST_1: StgValue_165 (427)  [1/1] 0.00ns  loc: correlator.cpp:202
.preheader52.0:28  store i21 %cor_phaseClass11_V_1_5, i21* @cor_phaseClass11_V_2, align 4

ST_1: cor_phaseClass11_V_0 (428)  [1/1] 0.00ns
.preheader52.0:29  %cor_phaseClass11_V_0 = load i21* @cor_phaseClass11_V_0, align 4

ST_1: StgValue_167 (429)  [1/1] 0.00ns  loc: correlator.cpp:202
.preheader52.0:30  store i21 %cor_phaseClass11_V_0, i21* @cor_phaseClass11_V_1, align 4

ST_1: StgValue_168 (430)  [1/1] 0.00ns  loc: correlator.cpp:204
.preheader52.0:31  store i21 %newValue_V_read, i21* @cor_phaseClass11_V_0, align 4

ST_1: StgValue_169 (431)  [1/1] 0.00ns  loc: correlator.cpp:205
.preheader52.0:32  br label %._crit_edge

ST_1: cor_phaseClass10_V_1 (433)  [1/1] 0.00ns  loc: correlator.cpp:195
.preheader53.0:0  %cor_phaseClass10_V_1 = load i32* @cor_phaseClass10_V_14, align 8

ST_1: StgValue_171 (434)  [1/1] 0.00ns  loc: correlator.cpp:195
.preheader53.0:1  store i32 %cor_phaseClass10_V_1, i32* @cor_phaseClass10_V_15, align 4

ST_1: cor_phaseClass10_V_1_1 (435)  [1/1] 0.00ns  loc: correlator.cpp:195
.preheader53.0:2  %cor_phaseClass10_V_1_1 = load i32* @cor_phaseClass10_V_13, align 4

ST_1: StgValue_173 (436)  [1/1] 0.00ns  loc: correlator.cpp:195
.preheader53.0:3  store i32 %cor_phaseClass10_V_1_1, i32* @cor_phaseClass10_V_14, align 8

ST_1: cor_phaseClass10_V_1_2 (437)  [1/1] 0.00ns  loc: correlator.cpp:195
.preheader53.0:4  %cor_phaseClass10_V_1_2 = load i32* @cor_phaseClass10_V_12, align 16

ST_1: StgValue_175 (438)  [1/1] 0.00ns  loc: correlator.cpp:195
.preheader53.0:5  store i32 %cor_phaseClass10_V_1_2, i32* @cor_phaseClass10_V_13, align 4

ST_1: cor_phaseClass10_V_1_3 (439)  [1/1] 0.00ns  loc: correlator.cpp:195
.preheader53.0:6  %cor_phaseClass10_V_1_3 = load i32* @cor_phaseClass10_V_11, align 4

ST_1: StgValue_177 (440)  [1/1] 0.00ns  loc: correlator.cpp:195
.preheader53.0:7  store i32 %cor_phaseClass10_V_1_3, i32* @cor_phaseClass10_V_12, align 16

ST_1: cor_phaseClass10_V_1_4 (441)  [1/1] 0.00ns  loc: correlator.cpp:195
.preheader53.0:8  %cor_phaseClass10_V_1_4 = load i32* @cor_phaseClass10_V_10, align 8

ST_1: StgValue_179 (442)  [1/1] 0.00ns  loc: correlator.cpp:195
.preheader53.0:9  store i32 %cor_phaseClass10_V_1_4, i32* @cor_phaseClass10_V_11, align 4

ST_1: cor_phaseClass10_V_9 (443)  [1/1] 0.00ns  loc: correlator.cpp:195
.preheader53.0:10  %cor_phaseClass10_V_9 = load i32* @cor_phaseClass10_V_9, align 4

ST_1: StgValue_181 (444)  [1/1] 0.00ns  loc: correlator.cpp:195
.preheader53.0:11  store i32 %cor_phaseClass10_V_9, i32* @cor_phaseClass10_V_10, align 8

ST_1: cor_phaseClass10_V_8 (445)  [1/1] 0.00ns  loc: correlator.cpp:195
.preheader53.0:12  %cor_phaseClass10_V_8 = load i32* @cor_phaseClass10_V_8, align 16

ST_1: StgValue_183 (446)  [1/1] 0.00ns  loc: correlator.cpp:195
.preheader53.0:13  store i32 %cor_phaseClass10_V_8, i32* @cor_phaseClass10_V_9, align 4

ST_1: cor_phaseClass10_V_7 (447)  [1/1] 0.00ns  loc: correlator.cpp:195
.preheader53.0:14  %cor_phaseClass10_V_7 = load i32* @cor_phaseClass10_V_7, align 4

ST_1: StgValue_185 (448)  [1/1] 0.00ns  loc: correlator.cpp:195
.preheader53.0:15  store i32 %cor_phaseClass10_V_7, i32* @cor_phaseClass10_V_8, align 16

ST_1: cor_phaseClass10_V_6 (449)  [1/1] 0.00ns  loc: correlator.cpp:195
.preheader53.0:16  %cor_phaseClass10_V_6 = load i32* @cor_phaseClass10_V_6, align 8

ST_1: StgValue_187 (450)  [1/1] 0.00ns  loc: correlator.cpp:195
.preheader53.0:17  store i32 %cor_phaseClass10_V_6, i32* @cor_phaseClass10_V_7, align 4

ST_1: cor_phaseClass10_V_5 (451)  [1/1] 0.00ns  loc: correlator.cpp:195
.preheader53.0:18  %cor_phaseClass10_V_5 = load i32* @cor_phaseClass10_V_5, align 4

ST_1: StgValue_189 (452)  [1/1] 0.00ns  loc: correlator.cpp:195
.preheader53.0:19  store i32 %cor_phaseClass10_V_5, i32* @cor_phaseClass10_V_6, align 8

ST_1: cor_phaseClass10_V_4 (453)  [1/1] 0.00ns  loc: correlator.cpp:195
.preheader53.0:20  %cor_phaseClass10_V_4 = load i32* @cor_phaseClass10_V_4, align 16

ST_1: StgValue_191 (454)  [1/1] 0.00ns  loc: correlator.cpp:195
.preheader53.0:21  store i32 %cor_phaseClass10_V_4, i32* @cor_phaseClass10_V_5, align 4

ST_1: cor_phaseClass10_V_3 (455)  [1/1] 0.00ns
.preheader53.0:22  %cor_phaseClass10_V_3 = load i21* @cor_phaseClass10_V_3, align 4

ST_1: extLd10 (456)  [1/1] 0.00ns
.preheader53.0:23  %extLd10 = sext i21 %cor_phaseClass10_V_3 to i32

ST_1: StgValue_194 (457)  [1/1] 0.00ns  loc: correlator.cpp:195
.preheader53.0:24  store i32 %extLd10, i32* @cor_phaseClass10_V_4, align 16

ST_1: cor_phaseClass10_V_2 (458)  [1/1] 0.00ns
.preheader53.0:25  %cor_phaseClass10_V_2 = load i21* @cor_phaseClass10_V_2, align 4

ST_1: StgValue_196 (459)  [1/1] 0.00ns  loc: correlator.cpp:195
.preheader53.0:26  store i21 %cor_phaseClass10_V_2, i21* @cor_phaseClass10_V_3, align 4

ST_1: cor_phaseClass10_V_1_5 (460)  [1/1] 0.00ns
.preheader53.0:27  %cor_phaseClass10_V_1_5 = load i21* @cor_phaseClass10_V_1, align 4

ST_1: StgValue_198 (461)  [1/1] 0.00ns  loc: correlator.cpp:195
.preheader53.0:28  store i21 %cor_phaseClass10_V_1_5, i21* @cor_phaseClass10_V_2, align 4

ST_1: cor_phaseClass10_V_0 (462)  [1/1] 0.00ns
.preheader53.0:29  %cor_phaseClass10_V_0 = load i21* @cor_phaseClass10_V_0, align 4

ST_1: StgValue_200 (463)  [1/1] 0.00ns  loc: correlator.cpp:195
.preheader53.0:30  store i21 %cor_phaseClass10_V_0, i21* @cor_phaseClass10_V_1, align 4

ST_1: StgValue_201 (464)  [1/1] 0.00ns  loc: correlator.cpp:197
.preheader53.0:31  store i21 %newValue_V_read, i21* @cor_phaseClass10_V_0, align 4

ST_1: StgValue_202 (465)  [1/1] 0.00ns  loc: correlator.cpp:198
.preheader53.0:32  br label %._crit_edge

ST_1: cor_phaseClass9_V_14 (467)  [1/1] 0.00ns  loc: correlator.cpp:188
.preheader54.0:0  %cor_phaseClass9_V_14 = load i32* @cor_phaseClass9_V_14, align 8

ST_1: StgValue_204 (468)  [1/1] 0.00ns  loc: correlator.cpp:188
.preheader54.0:1  store i32 %cor_phaseClass9_V_14, i32* @cor_phaseClass9_V_15, align 4

ST_1: cor_phaseClass9_V_13 (469)  [1/1] 0.00ns  loc: correlator.cpp:188
.preheader54.0:2  %cor_phaseClass9_V_13 = load i32* @cor_phaseClass9_V_13, align 4

ST_1: StgValue_206 (470)  [1/1] 0.00ns  loc: correlator.cpp:188
.preheader54.0:3  store i32 %cor_phaseClass9_V_13, i32* @cor_phaseClass9_V_14, align 8

ST_1: cor_phaseClass9_V_12 (471)  [1/1] 0.00ns  loc: correlator.cpp:188
.preheader54.0:4  %cor_phaseClass9_V_12 = load i32* @cor_phaseClass9_V_12, align 16

ST_1: StgValue_208 (472)  [1/1] 0.00ns  loc: correlator.cpp:188
.preheader54.0:5  store i32 %cor_phaseClass9_V_12, i32* @cor_phaseClass9_V_13, align 4

ST_1: cor_phaseClass9_V_11 (473)  [1/1] 0.00ns  loc: correlator.cpp:188
.preheader54.0:6  %cor_phaseClass9_V_11 = load i32* @cor_phaseClass9_V_11, align 4

ST_1: StgValue_210 (474)  [1/1] 0.00ns  loc: correlator.cpp:188
.preheader54.0:7  store i32 %cor_phaseClass9_V_11, i32* @cor_phaseClass9_V_12, align 16

ST_1: cor_phaseClass9_V_10 (475)  [1/1] 0.00ns  loc: correlator.cpp:188
.preheader54.0:8  %cor_phaseClass9_V_10 = load i32* @cor_phaseClass9_V_10, align 8

ST_1: StgValue_212 (476)  [1/1] 0.00ns  loc: correlator.cpp:188
.preheader54.0:9  store i32 %cor_phaseClass9_V_10, i32* @cor_phaseClass9_V_11, align 4

ST_1: cor_phaseClass9_V_9_s (477)  [1/1] 0.00ns  loc: correlator.cpp:188
.preheader54.0:10  %cor_phaseClass9_V_9_s = load i32* @cor_phaseClass9_V_9, align 4

ST_1: StgValue_214 (478)  [1/1] 0.00ns  loc: correlator.cpp:188
.preheader54.0:11  store i32 %cor_phaseClass9_V_9_s, i32* @cor_phaseClass9_V_10, align 8

ST_1: cor_phaseClass9_V_8_s (479)  [1/1] 0.00ns  loc: correlator.cpp:188
.preheader54.0:12  %cor_phaseClass9_V_8_s = load i32* @cor_phaseClass9_V_8, align 16

ST_1: StgValue_216 (480)  [1/1] 0.00ns  loc: correlator.cpp:188
.preheader54.0:13  store i32 %cor_phaseClass9_V_8_s, i32* @cor_phaseClass9_V_9, align 4

ST_1: cor_phaseClass9_V_7_s (481)  [1/1] 0.00ns  loc: correlator.cpp:188
.preheader54.0:14  %cor_phaseClass9_V_7_s = load i32* @cor_phaseClass9_V_7, align 4

ST_1: StgValue_218 (482)  [1/1] 0.00ns  loc: correlator.cpp:188
.preheader54.0:15  store i32 %cor_phaseClass9_V_7_s, i32* @cor_phaseClass9_V_8, align 16

ST_1: cor_phaseClass9_V_6_s (483)  [1/1] 0.00ns  loc: correlator.cpp:188
.preheader54.0:16  %cor_phaseClass9_V_6_s = load i32* @cor_phaseClass9_V_6, align 8

ST_1: StgValue_220 (484)  [1/1] 0.00ns  loc: correlator.cpp:188
.preheader54.0:17  store i32 %cor_phaseClass9_V_6_s, i32* @cor_phaseClass9_V_7, align 4

ST_1: cor_phaseClass9_V_5_s (485)  [1/1] 0.00ns  loc: correlator.cpp:188
.preheader54.0:18  %cor_phaseClass9_V_5_s = load i32* @cor_phaseClass9_V_5, align 4

ST_1: StgValue_222 (486)  [1/1] 0.00ns  loc: correlator.cpp:188
.preheader54.0:19  store i32 %cor_phaseClass9_V_5_s, i32* @cor_phaseClass9_V_6, align 8

ST_1: cor_phaseClass9_V_4_s (487)  [1/1] 0.00ns  loc: correlator.cpp:188
.preheader54.0:20  %cor_phaseClass9_V_4_s = load i32* @cor_phaseClass9_V_4, align 16

ST_1: StgValue_224 (488)  [1/1] 0.00ns  loc: correlator.cpp:188
.preheader54.0:21  store i32 %cor_phaseClass9_V_4_s, i32* @cor_phaseClass9_V_5, align 4

ST_1: cor_phaseClass9_V_3_s (489)  [1/1] 0.00ns
.preheader54.0:22  %cor_phaseClass9_V_3_s = load i21* @cor_phaseClass9_V_3, align 4

ST_1: extLd9 (490)  [1/1] 0.00ns
.preheader54.0:23  %extLd9 = sext i21 %cor_phaseClass9_V_3_s to i32

ST_1: StgValue_227 (491)  [1/1] 0.00ns  loc: correlator.cpp:188
.preheader54.0:24  store i32 %extLd9, i32* @cor_phaseClass9_V_4, align 16

ST_1: cor_phaseClass9_V_2_s (492)  [1/1] 0.00ns
.preheader54.0:25  %cor_phaseClass9_V_2_s = load i21* @cor_phaseClass9_V_2, align 4

ST_1: StgValue_229 (493)  [1/1] 0.00ns  loc: correlator.cpp:188
.preheader54.0:26  store i21 %cor_phaseClass9_V_2_s, i21* @cor_phaseClass9_V_3, align 4

ST_1: cor_phaseClass9_V_1_s (494)  [1/1] 0.00ns
.preheader54.0:27  %cor_phaseClass9_V_1_s = load i21* @cor_phaseClass9_V_1, align 4

ST_1: StgValue_231 (495)  [1/1] 0.00ns  loc: correlator.cpp:188
.preheader54.0:28  store i21 %cor_phaseClass9_V_1_s, i21* @cor_phaseClass9_V_2, align 4

ST_1: cor_phaseClass9_V_0_s (496)  [1/1] 0.00ns
.preheader54.0:29  %cor_phaseClass9_V_0_s = load i21* @cor_phaseClass9_V_0, align 4

ST_1: StgValue_233 (497)  [1/1] 0.00ns  loc: correlator.cpp:188
.preheader54.0:30  store i21 %cor_phaseClass9_V_0_s, i21* @cor_phaseClass9_V_1, align 4

ST_1: StgValue_234 (498)  [1/1] 0.00ns  loc: correlator.cpp:190
.preheader54.0:31  store i21 %newValue_V_read, i21* @cor_phaseClass9_V_0, align 4

ST_1: StgValue_235 (499)  [1/1] 0.00ns  loc: correlator.cpp:191
.preheader54.0:32  br label %._crit_edge

ST_1: cor_phaseClass8_V_14 (501)  [1/1] 0.00ns  loc: correlator.cpp:181
.preheader55.0:0  %cor_phaseClass8_V_14 = load i32* @cor_phaseClass8_V_14, align 8

ST_1: StgValue_237 (502)  [1/1] 0.00ns  loc: correlator.cpp:181
.preheader55.0:1  store i32 %cor_phaseClass8_V_14, i32* @cor_phaseClass8_V_15, align 4

ST_1: cor_phaseClass8_V_13 (503)  [1/1] 0.00ns  loc: correlator.cpp:181
.preheader55.0:2  %cor_phaseClass8_V_13 = load i32* @cor_phaseClass8_V_13, align 4

ST_1: StgValue_239 (504)  [1/1] 0.00ns  loc: correlator.cpp:181
.preheader55.0:3  store i32 %cor_phaseClass8_V_13, i32* @cor_phaseClass8_V_14, align 8

ST_1: cor_phaseClass8_V_12 (505)  [1/1] 0.00ns  loc: correlator.cpp:181
.preheader55.0:4  %cor_phaseClass8_V_12 = load i32* @cor_phaseClass8_V_12, align 16

ST_1: StgValue_241 (506)  [1/1] 0.00ns  loc: correlator.cpp:181
.preheader55.0:5  store i32 %cor_phaseClass8_V_12, i32* @cor_phaseClass8_V_13, align 4

ST_1: cor_phaseClass8_V_11 (507)  [1/1] 0.00ns  loc: correlator.cpp:181
.preheader55.0:6  %cor_phaseClass8_V_11 = load i32* @cor_phaseClass8_V_11, align 4

ST_1: StgValue_243 (508)  [1/1] 0.00ns  loc: correlator.cpp:181
.preheader55.0:7  store i32 %cor_phaseClass8_V_11, i32* @cor_phaseClass8_V_12, align 16

ST_1: cor_phaseClass8_V_10 (509)  [1/1] 0.00ns  loc: correlator.cpp:181
.preheader55.0:8  %cor_phaseClass8_V_10 = load i32* @cor_phaseClass8_V_10, align 8

ST_1: StgValue_245 (510)  [1/1] 0.00ns  loc: correlator.cpp:181
.preheader55.0:9  store i32 %cor_phaseClass8_V_10, i32* @cor_phaseClass8_V_11, align 4

ST_1: cor_phaseClass8_V_9_s (511)  [1/1] 0.00ns  loc: correlator.cpp:181
.preheader55.0:10  %cor_phaseClass8_V_9_s = load i32* @cor_phaseClass8_V_9, align 4

ST_1: StgValue_247 (512)  [1/1] 0.00ns  loc: correlator.cpp:181
.preheader55.0:11  store i32 %cor_phaseClass8_V_9_s, i32* @cor_phaseClass8_V_10, align 8

ST_1: cor_phaseClass8_V_8_s (513)  [1/1] 0.00ns  loc: correlator.cpp:181
.preheader55.0:12  %cor_phaseClass8_V_8_s = load i32* @cor_phaseClass8_V_8, align 16

ST_1: StgValue_249 (514)  [1/1] 0.00ns  loc: correlator.cpp:181
.preheader55.0:13  store i32 %cor_phaseClass8_V_8_s, i32* @cor_phaseClass8_V_9, align 4

ST_1: cor_phaseClass8_V_7_s (515)  [1/1] 0.00ns  loc: correlator.cpp:181
.preheader55.0:14  %cor_phaseClass8_V_7_s = load i32* @cor_phaseClass8_V_7, align 4

ST_1: StgValue_251 (516)  [1/1] 0.00ns  loc: correlator.cpp:181
.preheader55.0:15  store i32 %cor_phaseClass8_V_7_s, i32* @cor_phaseClass8_V_8, align 16

ST_1: cor_phaseClass8_V_6_s (517)  [1/1] 0.00ns  loc: correlator.cpp:181
.preheader55.0:16  %cor_phaseClass8_V_6_s = load i32* @cor_phaseClass8_V_6, align 8

ST_1: StgValue_253 (518)  [1/1] 0.00ns  loc: correlator.cpp:181
.preheader55.0:17  store i32 %cor_phaseClass8_V_6_s, i32* @cor_phaseClass8_V_7, align 4

ST_1: cor_phaseClass8_V_5_s (519)  [1/1] 0.00ns  loc: correlator.cpp:181
.preheader55.0:18  %cor_phaseClass8_V_5_s = load i32* @cor_phaseClass8_V_5, align 4

ST_1: StgValue_255 (520)  [1/1] 0.00ns  loc: correlator.cpp:181
.preheader55.0:19  store i32 %cor_phaseClass8_V_5_s, i32* @cor_phaseClass8_V_6, align 8

ST_1: cor_phaseClass8_V_4_s (521)  [1/1] 0.00ns  loc: correlator.cpp:181
.preheader55.0:20  %cor_phaseClass8_V_4_s = load i32* @cor_phaseClass8_V_4, align 16

ST_1: StgValue_257 (522)  [1/1] 0.00ns  loc: correlator.cpp:181
.preheader55.0:21  store i32 %cor_phaseClass8_V_4_s, i32* @cor_phaseClass8_V_5, align 4

ST_1: cor_phaseClass8_V_3_s (523)  [1/1] 0.00ns
.preheader55.0:22  %cor_phaseClass8_V_3_s = load i21* @cor_phaseClass8_V_3, align 4

ST_1: extLd8 (524)  [1/1] 0.00ns
.preheader55.0:23  %extLd8 = sext i21 %cor_phaseClass8_V_3_s to i32

ST_1: StgValue_260 (525)  [1/1] 0.00ns  loc: correlator.cpp:181
.preheader55.0:24  store i32 %extLd8, i32* @cor_phaseClass8_V_4, align 16

ST_1: cor_phaseClass8_V_2_s (526)  [1/1] 0.00ns
.preheader55.0:25  %cor_phaseClass8_V_2_s = load i21* @cor_phaseClass8_V_2, align 4

ST_1: StgValue_262 (527)  [1/1] 0.00ns  loc: correlator.cpp:181
.preheader55.0:26  store i21 %cor_phaseClass8_V_2_s, i21* @cor_phaseClass8_V_3, align 4

ST_1: cor_phaseClass8_V_1_s (528)  [1/1] 0.00ns
.preheader55.0:27  %cor_phaseClass8_V_1_s = load i21* @cor_phaseClass8_V_1, align 4

ST_1: StgValue_264 (529)  [1/1] 0.00ns  loc: correlator.cpp:181
.preheader55.0:28  store i21 %cor_phaseClass8_V_1_s, i21* @cor_phaseClass8_V_2, align 4

ST_1: cor_phaseClass8_V_0_s (530)  [1/1] 0.00ns
.preheader55.0:29  %cor_phaseClass8_V_0_s = load i21* @cor_phaseClass8_V_0, align 4

ST_1: StgValue_266 (531)  [1/1] 0.00ns  loc: correlator.cpp:181
.preheader55.0:30  store i21 %cor_phaseClass8_V_0_s, i21* @cor_phaseClass8_V_1, align 4

ST_1: StgValue_267 (532)  [1/1] 0.00ns  loc: correlator.cpp:183
.preheader55.0:31  store i21 %newValue_V_read, i21* @cor_phaseClass8_V_0, align 4

ST_1: StgValue_268 (533)  [1/1] 0.00ns  loc: correlator.cpp:184
.preheader55.0:32  br label %._crit_edge

ST_1: cor_phaseClass7_V_14 (535)  [1/1] 0.00ns  loc: correlator.cpp:174
.preheader56.0:0  %cor_phaseClass7_V_14 = load i32* @cor_phaseClass7_V_14, align 8

ST_1: StgValue_270 (536)  [1/1] 0.00ns  loc: correlator.cpp:174
.preheader56.0:1  store i32 %cor_phaseClass7_V_14, i32* @cor_phaseClass7_V_15, align 4

ST_1: cor_phaseClass7_V_13 (537)  [1/1] 0.00ns  loc: correlator.cpp:174
.preheader56.0:2  %cor_phaseClass7_V_13 = load i32* @cor_phaseClass7_V_13, align 4

ST_1: StgValue_272 (538)  [1/1] 0.00ns  loc: correlator.cpp:174
.preheader56.0:3  store i32 %cor_phaseClass7_V_13, i32* @cor_phaseClass7_V_14, align 8

ST_1: cor_phaseClass7_V_12 (539)  [1/1] 0.00ns  loc: correlator.cpp:174
.preheader56.0:4  %cor_phaseClass7_V_12 = load i32* @cor_phaseClass7_V_12, align 16

ST_1: StgValue_274 (540)  [1/1] 0.00ns  loc: correlator.cpp:174
.preheader56.0:5  store i32 %cor_phaseClass7_V_12, i32* @cor_phaseClass7_V_13, align 4

ST_1: cor_phaseClass7_V_11 (541)  [1/1] 0.00ns  loc: correlator.cpp:174
.preheader56.0:6  %cor_phaseClass7_V_11 = load i32* @cor_phaseClass7_V_11, align 4

ST_1: StgValue_276 (542)  [1/1] 0.00ns  loc: correlator.cpp:174
.preheader56.0:7  store i32 %cor_phaseClass7_V_11, i32* @cor_phaseClass7_V_12, align 16

ST_1: cor_phaseClass7_V_10 (543)  [1/1] 0.00ns  loc: correlator.cpp:174
.preheader56.0:8  %cor_phaseClass7_V_10 = load i32* @cor_phaseClass7_V_10, align 8

ST_1: StgValue_278 (544)  [1/1] 0.00ns  loc: correlator.cpp:174
.preheader56.0:9  store i32 %cor_phaseClass7_V_10, i32* @cor_phaseClass7_V_11, align 4

ST_1: cor_phaseClass7_V_9_s (545)  [1/1] 0.00ns  loc: correlator.cpp:174
.preheader56.0:10  %cor_phaseClass7_V_9_s = load i32* @cor_phaseClass7_V_9, align 4

ST_1: StgValue_280 (546)  [1/1] 0.00ns  loc: correlator.cpp:174
.preheader56.0:11  store i32 %cor_phaseClass7_V_9_s, i32* @cor_phaseClass7_V_10, align 8

ST_1: cor_phaseClass7_V_8_s (547)  [1/1] 0.00ns  loc: correlator.cpp:174
.preheader56.0:12  %cor_phaseClass7_V_8_s = load i32* @cor_phaseClass7_V_8, align 16

ST_1: StgValue_282 (548)  [1/1] 0.00ns  loc: correlator.cpp:174
.preheader56.0:13  store i32 %cor_phaseClass7_V_8_s, i32* @cor_phaseClass7_V_9, align 4

ST_1: cor_phaseClass7_V_7_s (549)  [1/1] 0.00ns  loc: correlator.cpp:174
.preheader56.0:14  %cor_phaseClass7_V_7_s = load i32* @cor_phaseClass7_V_7, align 4

ST_1: StgValue_284 (550)  [1/1] 0.00ns  loc: correlator.cpp:174
.preheader56.0:15  store i32 %cor_phaseClass7_V_7_s, i32* @cor_phaseClass7_V_8, align 16

ST_1: cor_phaseClass7_V_6_s (551)  [1/1] 0.00ns  loc: correlator.cpp:174
.preheader56.0:16  %cor_phaseClass7_V_6_s = load i32* @cor_phaseClass7_V_6, align 8

ST_1: StgValue_286 (552)  [1/1] 0.00ns  loc: correlator.cpp:174
.preheader56.0:17  store i32 %cor_phaseClass7_V_6_s, i32* @cor_phaseClass7_V_7, align 4

ST_1: cor_phaseClass7_V_5_s (553)  [1/1] 0.00ns  loc: correlator.cpp:174
.preheader56.0:18  %cor_phaseClass7_V_5_s = load i32* @cor_phaseClass7_V_5, align 4

ST_1: StgValue_288 (554)  [1/1] 0.00ns  loc: correlator.cpp:174
.preheader56.0:19  store i32 %cor_phaseClass7_V_5_s, i32* @cor_phaseClass7_V_6, align 8

ST_1: cor_phaseClass7_V_4_s (555)  [1/1] 0.00ns  loc: correlator.cpp:174
.preheader56.0:20  %cor_phaseClass7_V_4_s = load i32* @cor_phaseClass7_V_4, align 16

ST_1: StgValue_290 (556)  [1/1] 0.00ns  loc: correlator.cpp:174
.preheader56.0:21  store i32 %cor_phaseClass7_V_4_s, i32* @cor_phaseClass7_V_5, align 4

ST_1: cor_phaseClass7_V_3_s (557)  [1/1] 0.00ns
.preheader56.0:22  %cor_phaseClass7_V_3_s = load i21* @cor_phaseClass7_V_3, align 4

ST_1: extLd7 (558)  [1/1] 0.00ns
.preheader56.0:23  %extLd7 = sext i21 %cor_phaseClass7_V_3_s to i32

ST_1: StgValue_293 (559)  [1/1] 0.00ns  loc: correlator.cpp:174
.preheader56.0:24  store i32 %extLd7, i32* @cor_phaseClass7_V_4, align 16

ST_1: cor_phaseClass7_V_2_s (560)  [1/1] 0.00ns
.preheader56.0:25  %cor_phaseClass7_V_2_s = load i21* @cor_phaseClass7_V_2, align 4

ST_1: StgValue_295 (561)  [1/1] 0.00ns  loc: correlator.cpp:174
.preheader56.0:26  store i21 %cor_phaseClass7_V_2_s, i21* @cor_phaseClass7_V_3, align 4

ST_1: cor_phaseClass7_V_1_s (562)  [1/1] 0.00ns
.preheader56.0:27  %cor_phaseClass7_V_1_s = load i21* @cor_phaseClass7_V_1, align 4

ST_1: StgValue_297 (563)  [1/1] 0.00ns  loc: correlator.cpp:174
.preheader56.0:28  store i21 %cor_phaseClass7_V_1_s, i21* @cor_phaseClass7_V_2, align 4

ST_1: cor_phaseClass7_V_0_s (564)  [1/1] 0.00ns
.preheader56.0:29  %cor_phaseClass7_V_0_s = load i21* @cor_phaseClass7_V_0, align 4

ST_1: StgValue_299 (565)  [1/1] 0.00ns  loc: correlator.cpp:174
.preheader56.0:30  store i21 %cor_phaseClass7_V_0_s, i21* @cor_phaseClass7_V_1, align 4

ST_1: StgValue_300 (566)  [1/1] 0.00ns  loc: correlator.cpp:176
.preheader56.0:31  store i21 %newValue_V_read, i21* @cor_phaseClass7_V_0, align 4

ST_1: StgValue_301 (567)  [1/1] 0.00ns  loc: correlator.cpp:177
.preheader56.0:32  br label %._crit_edge

ST_1: cor_phaseClass6_V_14 (569)  [1/1] 0.00ns  loc: correlator.cpp:167
.preheader57.0:0  %cor_phaseClass6_V_14 = load i32* @cor_phaseClass6_V_14, align 8

ST_1: StgValue_303 (570)  [1/1] 0.00ns  loc: correlator.cpp:167
.preheader57.0:1  store i32 %cor_phaseClass6_V_14, i32* @cor_phaseClass6_V_15, align 4

ST_1: cor_phaseClass6_V_13 (571)  [1/1] 0.00ns  loc: correlator.cpp:167
.preheader57.0:2  %cor_phaseClass6_V_13 = load i32* @cor_phaseClass6_V_13, align 4

ST_1: StgValue_305 (572)  [1/1] 0.00ns  loc: correlator.cpp:167
.preheader57.0:3  store i32 %cor_phaseClass6_V_13, i32* @cor_phaseClass6_V_14, align 8

ST_1: cor_phaseClass6_V_12 (573)  [1/1] 0.00ns  loc: correlator.cpp:167
.preheader57.0:4  %cor_phaseClass6_V_12 = load i32* @cor_phaseClass6_V_12, align 16

ST_1: StgValue_307 (574)  [1/1] 0.00ns  loc: correlator.cpp:167
.preheader57.0:5  store i32 %cor_phaseClass6_V_12, i32* @cor_phaseClass6_V_13, align 4

ST_1: cor_phaseClass6_V_11 (575)  [1/1] 0.00ns  loc: correlator.cpp:167
.preheader57.0:6  %cor_phaseClass6_V_11 = load i32* @cor_phaseClass6_V_11, align 4

ST_1: StgValue_309 (576)  [1/1] 0.00ns  loc: correlator.cpp:167
.preheader57.0:7  store i32 %cor_phaseClass6_V_11, i32* @cor_phaseClass6_V_12, align 16

ST_1: cor_phaseClass6_V_10 (577)  [1/1] 0.00ns  loc: correlator.cpp:167
.preheader57.0:8  %cor_phaseClass6_V_10 = load i32* @cor_phaseClass6_V_10, align 8

ST_1: StgValue_311 (578)  [1/1] 0.00ns  loc: correlator.cpp:167
.preheader57.0:9  store i32 %cor_phaseClass6_V_10, i32* @cor_phaseClass6_V_11, align 4

ST_1: cor_phaseClass6_V_9_s (579)  [1/1] 0.00ns  loc: correlator.cpp:167
.preheader57.0:10  %cor_phaseClass6_V_9_s = load i32* @cor_phaseClass6_V_9, align 4

ST_1: StgValue_313 (580)  [1/1] 0.00ns  loc: correlator.cpp:167
.preheader57.0:11  store i32 %cor_phaseClass6_V_9_s, i32* @cor_phaseClass6_V_10, align 8

ST_1: cor_phaseClass6_V_8_s (581)  [1/1] 0.00ns  loc: correlator.cpp:167
.preheader57.0:12  %cor_phaseClass6_V_8_s = load i32* @cor_phaseClass6_V_8, align 16

ST_1: StgValue_315 (582)  [1/1] 0.00ns  loc: correlator.cpp:167
.preheader57.0:13  store i32 %cor_phaseClass6_V_8_s, i32* @cor_phaseClass6_V_9, align 4

ST_1: cor_phaseClass6_V_7_s (583)  [1/1] 0.00ns  loc: correlator.cpp:167
.preheader57.0:14  %cor_phaseClass6_V_7_s = load i32* @cor_phaseClass6_V_7, align 4

ST_1: StgValue_317 (584)  [1/1] 0.00ns  loc: correlator.cpp:167
.preheader57.0:15  store i32 %cor_phaseClass6_V_7_s, i32* @cor_phaseClass6_V_8, align 16

ST_1: cor_phaseClass6_V_6_s (585)  [1/1] 0.00ns  loc: correlator.cpp:167
.preheader57.0:16  %cor_phaseClass6_V_6_s = load i32* @cor_phaseClass6_V_6, align 8

ST_1: StgValue_319 (586)  [1/1] 0.00ns  loc: correlator.cpp:167
.preheader57.0:17  store i32 %cor_phaseClass6_V_6_s, i32* @cor_phaseClass6_V_7, align 4

ST_1: cor_phaseClass6_V_5_s (587)  [1/1] 0.00ns  loc: correlator.cpp:167
.preheader57.0:18  %cor_phaseClass6_V_5_s = load i32* @cor_phaseClass6_V_5, align 4

ST_1: StgValue_321 (588)  [1/1] 0.00ns  loc: correlator.cpp:167
.preheader57.0:19  store i32 %cor_phaseClass6_V_5_s, i32* @cor_phaseClass6_V_6, align 8

ST_1: cor_phaseClass6_V_4_s (589)  [1/1] 0.00ns  loc: correlator.cpp:167
.preheader57.0:20  %cor_phaseClass6_V_4_s = load i32* @cor_phaseClass6_V_4, align 16

ST_1: StgValue_323 (590)  [1/1] 0.00ns  loc: correlator.cpp:167
.preheader57.0:21  store i32 %cor_phaseClass6_V_4_s, i32* @cor_phaseClass6_V_5, align 4

ST_1: cor_phaseClass6_V_3_s (591)  [1/1] 0.00ns
.preheader57.0:22  %cor_phaseClass6_V_3_s = load i21* @cor_phaseClass6_V_3, align 4

ST_1: extLd6 (592)  [1/1] 0.00ns
.preheader57.0:23  %extLd6 = sext i21 %cor_phaseClass6_V_3_s to i32

ST_1: StgValue_326 (593)  [1/1] 0.00ns  loc: correlator.cpp:167
.preheader57.0:24  store i32 %extLd6, i32* @cor_phaseClass6_V_4, align 16

ST_1: cor_phaseClass6_V_2_s (594)  [1/1] 0.00ns
.preheader57.0:25  %cor_phaseClass6_V_2_s = load i21* @cor_phaseClass6_V_2, align 4

ST_1: StgValue_328 (595)  [1/1] 0.00ns  loc: correlator.cpp:167
.preheader57.0:26  store i21 %cor_phaseClass6_V_2_s, i21* @cor_phaseClass6_V_3, align 4

ST_1: cor_phaseClass6_V_1_s (596)  [1/1] 0.00ns
.preheader57.0:27  %cor_phaseClass6_V_1_s = load i21* @cor_phaseClass6_V_1, align 4

ST_1: StgValue_330 (597)  [1/1] 0.00ns  loc: correlator.cpp:167
.preheader57.0:28  store i21 %cor_phaseClass6_V_1_s, i21* @cor_phaseClass6_V_2, align 4

ST_1: cor_phaseClass6_V_0_s (598)  [1/1] 0.00ns
.preheader57.0:29  %cor_phaseClass6_V_0_s = load i21* @cor_phaseClass6_V_0, align 4

ST_1: StgValue_332 (599)  [1/1] 0.00ns  loc: correlator.cpp:167
.preheader57.0:30  store i21 %cor_phaseClass6_V_0_s, i21* @cor_phaseClass6_V_1, align 4

ST_1: StgValue_333 (600)  [1/1] 0.00ns  loc: correlator.cpp:169
.preheader57.0:31  store i21 %newValue_V_read, i21* @cor_phaseClass6_V_0, align 4

ST_1: StgValue_334 (601)  [1/1] 0.00ns  loc: correlator.cpp:170
.preheader57.0:32  br label %._crit_edge

ST_1: cor_phaseClass5_V_14 (603)  [1/1] 0.00ns  loc: correlator.cpp:160
.preheader58.0:0  %cor_phaseClass5_V_14 = load i32* @cor_phaseClass5_V_14, align 8

ST_1: StgValue_336 (604)  [1/1] 0.00ns  loc: correlator.cpp:160
.preheader58.0:1  store i32 %cor_phaseClass5_V_14, i32* @cor_phaseClass5_V_15, align 4

ST_1: cor_phaseClass5_V_13 (605)  [1/1] 0.00ns  loc: correlator.cpp:160
.preheader58.0:2  %cor_phaseClass5_V_13 = load i32* @cor_phaseClass5_V_13, align 4

ST_1: StgValue_338 (606)  [1/1] 0.00ns  loc: correlator.cpp:160
.preheader58.0:3  store i32 %cor_phaseClass5_V_13, i32* @cor_phaseClass5_V_14, align 8

ST_1: cor_phaseClass5_V_12 (607)  [1/1] 0.00ns  loc: correlator.cpp:160
.preheader58.0:4  %cor_phaseClass5_V_12 = load i32* @cor_phaseClass5_V_12, align 16

ST_1: StgValue_340 (608)  [1/1] 0.00ns  loc: correlator.cpp:160
.preheader58.0:5  store i32 %cor_phaseClass5_V_12, i32* @cor_phaseClass5_V_13, align 4

ST_1: cor_phaseClass5_V_11 (609)  [1/1] 0.00ns  loc: correlator.cpp:160
.preheader58.0:6  %cor_phaseClass5_V_11 = load i32* @cor_phaseClass5_V_11, align 4

ST_1: StgValue_342 (610)  [1/1] 0.00ns  loc: correlator.cpp:160
.preheader58.0:7  store i32 %cor_phaseClass5_V_11, i32* @cor_phaseClass5_V_12, align 16

ST_1: cor_phaseClass5_V_10 (611)  [1/1] 0.00ns  loc: correlator.cpp:160
.preheader58.0:8  %cor_phaseClass5_V_10 = load i32* @cor_phaseClass5_V_10, align 8

ST_1: StgValue_344 (612)  [1/1] 0.00ns  loc: correlator.cpp:160
.preheader58.0:9  store i32 %cor_phaseClass5_V_10, i32* @cor_phaseClass5_V_11, align 4

ST_1: cor_phaseClass5_V_9_s (613)  [1/1] 0.00ns  loc: correlator.cpp:160
.preheader58.0:10  %cor_phaseClass5_V_9_s = load i32* @cor_phaseClass5_V_9, align 4

ST_1: StgValue_346 (614)  [1/1] 0.00ns  loc: correlator.cpp:160
.preheader58.0:11  store i32 %cor_phaseClass5_V_9_s, i32* @cor_phaseClass5_V_10, align 8

ST_1: cor_phaseClass5_V_8_s (615)  [1/1] 0.00ns  loc: correlator.cpp:160
.preheader58.0:12  %cor_phaseClass5_V_8_s = load i32* @cor_phaseClass5_V_8, align 16

ST_1: StgValue_348 (616)  [1/1] 0.00ns  loc: correlator.cpp:160
.preheader58.0:13  store i32 %cor_phaseClass5_V_8_s, i32* @cor_phaseClass5_V_9, align 4

ST_1: cor_phaseClass5_V_7_s (617)  [1/1] 0.00ns  loc: correlator.cpp:160
.preheader58.0:14  %cor_phaseClass5_V_7_s = load i32* @cor_phaseClass5_V_7, align 4

ST_1: StgValue_350 (618)  [1/1] 0.00ns  loc: correlator.cpp:160
.preheader58.0:15  store i32 %cor_phaseClass5_V_7_s, i32* @cor_phaseClass5_V_8, align 16

ST_1: cor_phaseClass5_V_6_s (619)  [1/1] 0.00ns  loc: correlator.cpp:160
.preheader58.0:16  %cor_phaseClass5_V_6_s = load i32* @cor_phaseClass5_V_6, align 8

ST_1: StgValue_352 (620)  [1/1] 0.00ns  loc: correlator.cpp:160
.preheader58.0:17  store i32 %cor_phaseClass5_V_6_s, i32* @cor_phaseClass5_V_7, align 4

ST_1: cor_phaseClass5_V_5_s (621)  [1/1] 0.00ns  loc: correlator.cpp:160
.preheader58.0:18  %cor_phaseClass5_V_5_s = load i32* @cor_phaseClass5_V_5, align 4

ST_1: StgValue_354 (622)  [1/1] 0.00ns  loc: correlator.cpp:160
.preheader58.0:19  store i32 %cor_phaseClass5_V_5_s, i32* @cor_phaseClass5_V_6, align 8

ST_1: cor_phaseClass5_V_4_s (623)  [1/1] 0.00ns  loc: correlator.cpp:160
.preheader58.0:20  %cor_phaseClass5_V_4_s = load i32* @cor_phaseClass5_V_4, align 16

ST_1: StgValue_356 (624)  [1/1] 0.00ns  loc: correlator.cpp:160
.preheader58.0:21  store i32 %cor_phaseClass5_V_4_s, i32* @cor_phaseClass5_V_5, align 4

ST_1: cor_phaseClass5_V_3_s (625)  [1/1] 0.00ns
.preheader58.0:22  %cor_phaseClass5_V_3_s = load i21* @cor_phaseClass5_V_3, align 4

ST_1: extLd5 (626)  [1/1] 0.00ns
.preheader58.0:23  %extLd5 = sext i21 %cor_phaseClass5_V_3_s to i32

ST_1: StgValue_359 (627)  [1/1] 0.00ns  loc: correlator.cpp:160
.preheader58.0:24  store i32 %extLd5, i32* @cor_phaseClass5_V_4, align 16

ST_1: cor_phaseClass5_V_2_s (628)  [1/1] 0.00ns
.preheader58.0:25  %cor_phaseClass5_V_2_s = load i21* @cor_phaseClass5_V_2, align 4

ST_1: StgValue_361 (629)  [1/1] 0.00ns  loc: correlator.cpp:160
.preheader58.0:26  store i21 %cor_phaseClass5_V_2_s, i21* @cor_phaseClass5_V_3, align 4

ST_1: cor_phaseClass5_V_1_s (630)  [1/1] 0.00ns
.preheader58.0:27  %cor_phaseClass5_V_1_s = load i21* @cor_phaseClass5_V_1, align 4

ST_1: StgValue_363 (631)  [1/1] 0.00ns  loc: correlator.cpp:160
.preheader58.0:28  store i21 %cor_phaseClass5_V_1_s, i21* @cor_phaseClass5_V_2, align 4

ST_1: cor_phaseClass5_V_0_s (632)  [1/1] 0.00ns
.preheader58.0:29  %cor_phaseClass5_V_0_s = load i21* @cor_phaseClass5_V_0, align 4

ST_1: StgValue_365 (633)  [1/1] 0.00ns  loc: correlator.cpp:160
.preheader58.0:30  store i21 %cor_phaseClass5_V_0_s, i21* @cor_phaseClass5_V_1, align 4

ST_1: StgValue_366 (634)  [1/1] 0.00ns  loc: correlator.cpp:162
.preheader58.0:31  store i21 %newValue_V_read, i21* @cor_phaseClass5_V_0, align 4

ST_1: StgValue_367 (635)  [1/1] 0.00ns  loc: correlator.cpp:163
.preheader58.0:32  br label %._crit_edge

ST_1: cor_phaseClass4_V_14 (637)  [1/1] 0.00ns  loc: correlator.cpp:153
.preheader59.0:0  %cor_phaseClass4_V_14 = load i32* @cor_phaseClass4_V_14, align 8

ST_1: StgValue_369 (638)  [1/1] 0.00ns  loc: correlator.cpp:153
.preheader59.0:1  store i32 %cor_phaseClass4_V_14, i32* @cor_phaseClass4_V_15, align 4

ST_1: cor_phaseClass4_V_13 (639)  [1/1] 0.00ns  loc: correlator.cpp:153
.preheader59.0:2  %cor_phaseClass4_V_13 = load i32* @cor_phaseClass4_V_13, align 4

ST_1: StgValue_371 (640)  [1/1] 0.00ns  loc: correlator.cpp:153
.preheader59.0:3  store i32 %cor_phaseClass4_V_13, i32* @cor_phaseClass4_V_14, align 8

ST_1: cor_phaseClass4_V_12 (641)  [1/1] 0.00ns  loc: correlator.cpp:153
.preheader59.0:4  %cor_phaseClass4_V_12 = load i32* @cor_phaseClass4_V_12, align 16

ST_1: StgValue_373 (642)  [1/1] 0.00ns  loc: correlator.cpp:153
.preheader59.0:5  store i32 %cor_phaseClass4_V_12, i32* @cor_phaseClass4_V_13, align 4

ST_1: cor_phaseClass4_V_11 (643)  [1/1] 0.00ns  loc: correlator.cpp:153
.preheader59.0:6  %cor_phaseClass4_V_11 = load i32* @cor_phaseClass4_V_11, align 4

ST_1: StgValue_375 (644)  [1/1] 0.00ns  loc: correlator.cpp:153
.preheader59.0:7  store i32 %cor_phaseClass4_V_11, i32* @cor_phaseClass4_V_12, align 16

ST_1: cor_phaseClass4_V_10 (645)  [1/1] 0.00ns  loc: correlator.cpp:153
.preheader59.0:8  %cor_phaseClass4_V_10 = load i32* @cor_phaseClass4_V_10, align 8

ST_1: StgValue_377 (646)  [1/1] 0.00ns  loc: correlator.cpp:153
.preheader59.0:9  store i32 %cor_phaseClass4_V_10, i32* @cor_phaseClass4_V_11, align 4

ST_1: cor_phaseClass4_V_9_s (647)  [1/1] 0.00ns  loc: correlator.cpp:153
.preheader59.0:10  %cor_phaseClass4_V_9_s = load i32* @cor_phaseClass4_V_9, align 4

ST_1: StgValue_379 (648)  [1/1] 0.00ns  loc: correlator.cpp:153
.preheader59.0:11  store i32 %cor_phaseClass4_V_9_s, i32* @cor_phaseClass4_V_10, align 8

ST_1: cor_phaseClass4_V_8_s (649)  [1/1] 0.00ns  loc: correlator.cpp:153
.preheader59.0:12  %cor_phaseClass4_V_8_s = load i32* @cor_phaseClass4_V_8, align 16

ST_1: StgValue_381 (650)  [1/1] 0.00ns  loc: correlator.cpp:153
.preheader59.0:13  store i32 %cor_phaseClass4_V_8_s, i32* @cor_phaseClass4_V_9, align 4

ST_1: cor_phaseClass4_V_7_s (651)  [1/1] 0.00ns  loc: correlator.cpp:153
.preheader59.0:14  %cor_phaseClass4_V_7_s = load i32* @cor_phaseClass4_V_7, align 4

ST_1: StgValue_383 (652)  [1/1] 0.00ns  loc: correlator.cpp:153
.preheader59.0:15  store i32 %cor_phaseClass4_V_7_s, i32* @cor_phaseClass4_V_8, align 16

ST_1: cor_phaseClass4_V_6_s (653)  [1/1] 0.00ns  loc: correlator.cpp:153
.preheader59.0:16  %cor_phaseClass4_V_6_s = load i32* @cor_phaseClass4_V_6, align 8

ST_1: StgValue_385 (654)  [1/1] 0.00ns  loc: correlator.cpp:153
.preheader59.0:17  store i32 %cor_phaseClass4_V_6_s, i32* @cor_phaseClass4_V_7, align 4

ST_1: cor_phaseClass4_V_5_s (655)  [1/1] 0.00ns  loc: correlator.cpp:153
.preheader59.0:18  %cor_phaseClass4_V_5_s = load i32* @cor_phaseClass4_V_5, align 4

ST_1: StgValue_387 (656)  [1/1] 0.00ns  loc: correlator.cpp:153
.preheader59.0:19  store i32 %cor_phaseClass4_V_5_s, i32* @cor_phaseClass4_V_6, align 8

ST_1: cor_phaseClass4_V_4_s (657)  [1/1] 0.00ns  loc: correlator.cpp:153
.preheader59.0:20  %cor_phaseClass4_V_4_s = load i32* @cor_phaseClass4_V_4, align 16

ST_1: StgValue_389 (658)  [1/1] 0.00ns  loc: correlator.cpp:153
.preheader59.0:21  store i32 %cor_phaseClass4_V_4_s, i32* @cor_phaseClass4_V_5, align 4

ST_1: cor_phaseClass4_V_3_s (659)  [1/1] 0.00ns
.preheader59.0:22  %cor_phaseClass4_V_3_s = load i21* @cor_phaseClass4_V_3, align 4

ST_1: extLd4 (660)  [1/1] 0.00ns
.preheader59.0:23  %extLd4 = sext i21 %cor_phaseClass4_V_3_s to i32

ST_1: StgValue_392 (661)  [1/1] 0.00ns  loc: correlator.cpp:153
.preheader59.0:24  store i32 %extLd4, i32* @cor_phaseClass4_V_4, align 16

ST_1: cor_phaseClass4_V_2_s (662)  [1/1] 0.00ns
.preheader59.0:25  %cor_phaseClass4_V_2_s = load i21* @cor_phaseClass4_V_2, align 4

ST_1: StgValue_394 (663)  [1/1] 0.00ns  loc: correlator.cpp:153
.preheader59.0:26  store i21 %cor_phaseClass4_V_2_s, i21* @cor_phaseClass4_V_3, align 4

ST_1: cor_phaseClass4_V_1_s (664)  [1/1] 0.00ns
.preheader59.0:27  %cor_phaseClass4_V_1_s = load i21* @cor_phaseClass4_V_1, align 4

ST_1: StgValue_396 (665)  [1/1] 0.00ns  loc: correlator.cpp:153
.preheader59.0:28  store i21 %cor_phaseClass4_V_1_s, i21* @cor_phaseClass4_V_2, align 4

ST_1: cor_phaseClass4_V_0_s (666)  [1/1] 0.00ns
.preheader59.0:29  %cor_phaseClass4_V_0_s = load i21* @cor_phaseClass4_V_0, align 4

ST_1: StgValue_398 (667)  [1/1] 0.00ns  loc: correlator.cpp:153
.preheader59.0:30  store i21 %cor_phaseClass4_V_0_s, i21* @cor_phaseClass4_V_1, align 4

ST_1: StgValue_399 (668)  [1/1] 0.00ns  loc: correlator.cpp:155
.preheader59.0:31  store i21 %newValue_V_read, i21* @cor_phaseClass4_V_0, align 4

ST_1: StgValue_400 (669)  [1/1] 0.00ns  loc: correlator.cpp:156
.preheader59.0:32  br label %._crit_edge

ST_1: cor_phaseClass3_V_14 (671)  [1/1] 0.00ns  loc: correlator.cpp:146
.preheader60.0:0  %cor_phaseClass3_V_14 = load i32* @cor_phaseClass3_V_14, align 8

ST_1: StgValue_402 (672)  [1/1] 0.00ns  loc: correlator.cpp:146
.preheader60.0:1  store i32 %cor_phaseClass3_V_14, i32* @cor_phaseClass3_V_15, align 4

ST_1: cor_phaseClass3_V_13 (673)  [1/1] 0.00ns  loc: correlator.cpp:146
.preheader60.0:2  %cor_phaseClass3_V_13 = load i32* @cor_phaseClass3_V_13, align 4

ST_1: StgValue_404 (674)  [1/1] 0.00ns  loc: correlator.cpp:146
.preheader60.0:3  store i32 %cor_phaseClass3_V_13, i32* @cor_phaseClass3_V_14, align 8

ST_1: cor_phaseClass3_V_12 (675)  [1/1] 0.00ns  loc: correlator.cpp:146
.preheader60.0:4  %cor_phaseClass3_V_12 = load i32* @cor_phaseClass3_V_12, align 16

ST_1: StgValue_406 (676)  [1/1] 0.00ns  loc: correlator.cpp:146
.preheader60.0:5  store i32 %cor_phaseClass3_V_12, i32* @cor_phaseClass3_V_13, align 4

ST_1: cor_phaseClass3_V_11 (677)  [1/1] 0.00ns  loc: correlator.cpp:146
.preheader60.0:6  %cor_phaseClass3_V_11 = load i32* @cor_phaseClass3_V_11, align 4

ST_1: StgValue_408 (678)  [1/1] 0.00ns  loc: correlator.cpp:146
.preheader60.0:7  store i32 %cor_phaseClass3_V_11, i32* @cor_phaseClass3_V_12, align 16

ST_1: cor_phaseClass3_V_10 (679)  [1/1] 0.00ns  loc: correlator.cpp:146
.preheader60.0:8  %cor_phaseClass3_V_10 = load i32* @cor_phaseClass3_V_10, align 8

ST_1: StgValue_410 (680)  [1/1] 0.00ns  loc: correlator.cpp:146
.preheader60.0:9  store i32 %cor_phaseClass3_V_10, i32* @cor_phaseClass3_V_11, align 4

ST_1: cor_phaseClass3_V_9_s (681)  [1/1] 0.00ns  loc: correlator.cpp:146
.preheader60.0:10  %cor_phaseClass3_V_9_s = load i32* @cor_phaseClass3_V_9, align 4

ST_1: StgValue_412 (682)  [1/1] 0.00ns  loc: correlator.cpp:146
.preheader60.0:11  store i32 %cor_phaseClass3_V_9_s, i32* @cor_phaseClass3_V_10, align 8

ST_1: cor_phaseClass3_V_8_s (683)  [1/1] 0.00ns  loc: correlator.cpp:146
.preheader60.0:12  %cor_phaseClass3_V_8_s = load i32* @cor_phaseClass3_V_8, align 16

ST_1: StgValue_414 (684)  [1/1] 0.00ns  loc: correlator.cpp:146
.preheader60.0:13  store i32 %cor_phaseClass3_V_8_s, i32* @cor_phaseClass3_V_9, align 4

ST_1: cor_phaseClass3_V_7_s (685)  [1/1] 0.00ns  loc: correlator.cpp:146
.preheader60.0:14  %cor_phaseClass3_V_7_s = load i32* @cor_phaseClass3_V_7, align 4

ST_1: StgValue_416 (686)  [1/1] 0.00ns  loc: correlator.cpp:146
.preheader60.0:15  store i32 %cor_phaseClass3_V_7_s, i32* @cor_phaseClass3_V_8, align 16

ST_1: cor_phaseClass3_V_6_s (687)  [1/1] 0.00ns  loc: correlator.cpp:146
.preheader60.0:16  %cor_phaseClass3_V_6_s = load i32* @cor_phaseClass3_V_6, align 8

ST_1: StgValue_418 (688)  [1/1] 0.00ns  loc: correlator.cpp:146
.preheader60.0:17  store i32 %cor_phaseClass3_V_6_s, i32* @cor_phaseClass3_V_7, align 4

ST_1: cor_phaseClass3_V_5_s (689)  [1/1] 0.00ns  loc: correlator.cpp:146
.preheader60.0:18  %cor_phaseClass3_V_5_s = load i32* @cor_phaseClass3_V_5, align 4

ST_1: StgValue_420 (690)  [1/1] 0.00ns  loc: correlator.cpp:146
.preheader60.0:19  store i32 %cor_phaseClass3_V_5_s, i32* @cor_phaseClass3_V_6, align 8

ST_1: cor_phaseClass3_V_4_s (691)  [1/1] 0.00ns  loc: correlator.cpp:146
.preheader60.0:20  %cor_phaseClass3_V_4_s = load i32* @cor_phaseClass3_V_4, align 16

ST_1: StgValue_422 (692)  [1/1] 0.00ns  loc: correlator.cpp:146
.preheader60.0:21  store i32 %cor_phaseClass3_V_4_s, i32* @cor_phaseClass3_V_5, align 4

ST_1: cor_phaseClass3_V_3_s (693)  [1/1] 0.00ns
.preheader60.0:22  %cor_phaseClass3_V_3_s = load i21* @cor_phaseClass3_V_3, align 4

ST_1: extLd3 (694)  [1/1] 0.00ns
.preheader60.0:23  %extLd3 = sext i21 %cor_phaseClass3_V_3_s to i32

ST_1: StgValue_425 (695)  [1/1] 0.00ns  loc: correlator.cpp:146
.preheader60.0:24  store i32 %extLd3, i32* @cor_phaseClass3_V_4, align 16

ST_1: cor_phaseClass3_V_2_s (696)  [1/1] 0.00ns
.preheader60.0:25  %cor_phaseClass3_V_2_s = load i21* @cor_phaseClass3_V_2, align 4

ST_1: StgValue_427 (697)  [1/1] 0.00ns  loc: correlator.cpp:146
.preheader60.0:26  store i21 %cor_phaseClass3_V_2_s, i21* @cor_phaseClass3_V_3, align 4

ST_1: cor_phaseClass3_V_1_s (698)  [1/1] 0.00ns
.preheader60.0:27  %cor_phaseClass3_V_1_s = load i21* @cor_phaseClass3_V_1, align 4

ST_1: StgValue_429 (699)  [1/1] 0.00ns  loc: correlator.cpp:146
.preheader60.0:28  store i21 %cor_phaseClass3_V_1_s, i21* @cor_phaseClass3_V_2, align 4

ST_1: cor_phaseClass3_V_0_s (700)  [1/1] 0.00ns
.preheader60.0:29  %cor_phaseClass3_V_0_s = load i21* @cor_phaseClass3_V_0, align 4

ST_1: StgValue_431 (701)  [1/1] 0.00ns  loc: correlator.cpp:146
.preheader60.0:30  store i21 %cor_phaseClass3_V_0_s, i21* @cor_phaseClass3_V_1, align 4

ST_1: StgValue_432 (702)  [1/1] 0.00ns  loc: correlator.cpp:148
.preheader60.0:31  store i21 %newValue_V_read, i21* @cor_phaseClass3_V_0, align 4

ST_1: StgValue_433 (703)  [1/1] 0.00ns  loc: correlator.cpp:149
.preheader60.0:32  br label %._crit_edge

ST_1: cor_phaseClass2_V_14 (705)  [1/1] 0.00ns  loc: correlator.cpp:139
.preheader61.0:0  %cor_phaseClass2_V_14 = load i32* @cor_phaseClass2_V_14, align 8

ST_1: StgValue_435 (706)  [1/1] 0.00ns  loc: correlator.cpp:139
.preheader61.0:1  store i32 %cor_phaseClass2_V_14, i32* @cor_phaseClass2_V_15, align 4

ST_1: cor_phaseClass2_V_13 (707)  [1/1] 0.00ns  loc: correlator.cpp:139
.preheader61.0:2  %cor_phaseClass2_V_13 = load i32* @cor_phaseClass2_V_13, align 4

ST_1: StgValue_437 (708)  [1/1] 0.00ns  loc: correlator.cpp:139
.preheader61.0:3  store i32 %cor_phaseClass2_V_13, i32* @cor_phaseClass2_V_14, align 8

ST_1: cor_phaseClass2_V_12 (709)  [1/1] 0.00ns  loc: correlator.cpp:139
.preheader61.0:4  %cor_phaseClass2_V_12 = load i32* @cor_phaseClass2_V_12, align 16

ST_1: StgValue_439 (710)  [1/1] 0.00ns  loc: correlator.cpp:139
.preheader61.0:5  store i32 %cor_phaseClass2_V_12, i32* @cor_phaseClass2_V_13, align 4

ST_1: cor_phaseClass2_V_11 (711)  [1/1] 0.00ns  loc: correlator.cpp:139
.preheader61.0:6  %cor_phaseClass2_V_11 = load i32* @cor_phaseClass2_V_11, align 4

ST_1: StgValue_441 (712)  [1/1] 0.00ns  loc: correlator.cpp:139
.preheader61.0:7  store i32 %cor_phaseClass2_V_11, i32* @cor_phaseClass2_V_12, align 16

ST_1: cor_phaseClass2_V_10 (713)  [1/1] 0.00ns  loc: correlator.cpp:139
.preheader61.0:8  %cor_phaseClass2_V_10 = load i32* @cor_phaseClass2_V_10, align 8

ST_1: StgValue_443 (714)  [1/1] 0.00ns  loc: correlator.cpp:139
.preheader61.0:9  store i32 %cor_phaseClass2_V_10, i32* @cor_phaseClass2_V_11, align 4

ST_1: cor_phaseClass2_V_9_s (715)  [1/1] 0.00ns  loc: correlator.cpp:139
.preheader61.0:10  %cor_phaseClass2_V_9_s = load i32* @cor_phaseClass2_V_9, align 4

ST_1: StgValue_445 (716)  [1/1] 0.00ns  loc: correlator.cpp:139
.preheader61.0:11  store i32 %cor_phaseClass2_V_9_s, i32* @cor_phaseClass2_V_10, align 8

ST_1: cor_phaseClass2_V_8_s (717)  [1/1] 0.00ns  loc: correlator.cpp:139
.preheader61.0:12  %cor_phaseClass2_V_8_s = load i32* @cor_phaseClass2_V_8, align 16

ST_1: StgValue_447 (718)  [1/1] 0.00ns  loc: correlator.cpp:139
.preheader61.0:13  store i32 %cor_phaseClass2_V_8_s, i32* @cor_phaseClass2_V_9, align 4

ST_1: cor_phaseClass2_V_7_s (719)  [1/1] 0.00ns  loc: correlator.cpp:139
.preheader61.0:14  %cor_phaseClass2_V_7_s = load i32* @cor_phaseClass2_V_7, align 4

ST_1: StgValue_449 (720)  [1/1] 0.00ns  loc: correlator.cpp:139
.preheader61.0:15  store i32 %cor_phaseClass2_V_7_s, i32* @cor_phaseClass2_V_8, align 16

ST_1: cor_phaseClass2_V_6_s (721)  [1/1] 0.00ns  loc: correlator.cpp:139
.preheader61.0:16  %cor_phaseClass2_V_6_s = load i32* @cor_phaseClass2_V_6, align 8

ST_1: StgValue_451 (722)  [1/1] 0.00ns  loc: correlator.cpp:139
.preheader61.0:17  store i32 %cor_phaseClass2_V_6_s, i32* @cor_phaseClass2_V_7, align 4

ST_1: cor_phaseClass2_V_5_s (723)  [1/1] 0.00ns  loc: correlator.cpp:139
.preheader61.0:18  %cor_phaseClass2_V_5_s = load i32* @cor_phaseClass2_V_5, align 4

ST_1: StgValue_453 (724)  [1/1] 0.00ns  loc: correlator.cpp:139
.preheader61.0:19  store i32 %cor_phaseClass2_V_5_s, i32* @cor_phaseClass2_V_6, align 8

ST_1: cor_phaseClass2_V_4_s (725)  [1/1] 0.00ns  loc: correlator.cpp:139
.preheader61.0:20  %cor_phaseClass2_V_4_s = load i32* @cor_phaseClass2_V_4, align 16

ST_1: StgValue_455 (726)  [1/1] 0.00ns  loc: correlator.cpp:139
.preheader61.0:21  store i32 %cor_phaseClass2_V_4_s, i32* @cor_phaseClass2_V_5, align 4

ST_1: cor_phaseClass2_V_3_s (727)  [1/1] 0.00ns
.preheader61.0:22  %cor_phaseClass2_V_3_s = load i21* @cor_phaseClass2_V_3, align 4

ST_1: extLd2 (728)  [1/1] 0.00ns
.preheader61.0:23  %extLd2 = sext i21 %cor_phaseClass2_V_3_s to i32

ST_1: StgValue_458 (729)  [1/1] 0.00ns  loc: correlator.cpp:139
.preheader61.0:24  store i32 %extLd2, i32* @cor_phaseClass2_V_4, align 16

ST_1: cor_phaseClass2_V_2_s (730)  [1/1] 0.00ns
.preheader61.0:25  %cor_phaseClass2_V_2_s = load i21* @cor_phaseClass2_V_2, align 4

ST_1: StgValue_460 (731)  [1/1] 0.00ns  loc: correlator.cpp:139
.preheader61.0:26  store i21 %cor_phaseClass2_V_2_s, i21* @cor_phaseClass2_V_3, align 4

ST_1: cor_phaseClass2_V_1_s (732)  [1/1] 0.00ns
.preheader61.0:27  %cor_phaseClass2_V_1_s = load i21* @cor_phaseClass2_V_1, align 4

ST_1: StgValue_462 (733)  [1/1] 0.00ns  loc: correlator.cpp:139
.preheader61.0:28  store i21 %cor_phaseClass2_V_1_s, i21* @cor_phaseClass2_V_2, align 4

ST_1: cor_phaseClass2_V_0_s (734)  [1/1] 0.00ns
.preheader61.0:29  %cor_phaseClass2_V_0_s = load i21* @cor_phaseClass2_V_0, align 4

ST_1: StgValue_464 (735)  [1/1] 0.00ns  loc: correlator.cpp:139
.preheader61.0:30  store i21 %cor_phaseClass2_V_0_s, i21* @cor_phaseClass2_V_1, align 4

ST_1: StgValue_465 (736)  [1/1] 0.00ns  loc: correlator.cpp:141
.preheader61.0:31  store i21 %newValue_V_read, i21* @cor_phaseClass2_V_0, align 4

ST_1: StgValue_466 (737)  [1/1] 0.00ns  loc: correlator.cpp:142
.preheader61.0:32  br label %._crit_edge

ST_1: cor_phaseClass1_V_14 (739)  [1/1] 0.00ns  loc: correlator.cpp:132
.preheader62.0:0  %cor_phaseClass1_V_14 = load i32* @cor_phaseClass1_V_14, align 8

ST_1: StgValue_468 (740)  [1/1] 0.00ns  loc: correlator.cpp:132
.preheader62.0:1  store i32 %cor_phaseClass1_V_14, i32* @cor_phaseClass1_V_15, align 4

ST_1: cor_phaseClass1_V_13 (741)  [1/1] 0.00ns  loc: correlator.cpp:132
.preheader62.0:2  %cor_phaseClass1_V_13 = load i32* @cor_phaseClass1_V_13, align 4

ST_1: StgValue_470 (742)  [1/1] 0.00ns  loc: correlator.cpp:132
.preheader62.0:3  store i32 %cor_phaseClass1_V_13, i32* @cor_phaseClass1_V_14, align 8

ST_1: cor_phaseClass1_V_12 (743)  [1/1] 0.00ns  loc: correlator.cpp:132
.preheader62.0:4  %cor_phaseClass1_V_12 = load i32* @cor_phaseClass1_V_12, align 16

ST_1: StgValue_472 (744)  [1/1] 0.00ns  loc: correlator.cpp:132
.preheader62.0:5  store i32 %cor_phaseClass1_V_12, i32* @cor_phaseClass1_V_13, align 4

ST_1: cor_phaseClass1_V_11 (745)  [1/1] 0.00ns  loc: correlator.cpp:132
.preheader62.0:6  %cor_phaseClass1_V_11 = load i32* @cor_phaseClass1_V_11, align 4

ST_1: StgValue_474 (746)  [1/1] 0.00ns  loc: correlator.cpp:132
.preheader62.0:7  store i32 %cor_phaseClass1_V_11, i32* @cor_phaseClass1_V_12, align 16

ST_1: cor_phaseClass1_V_10 (747)  [1/1] 0.00ns  loc: correlator.cpp:132
.preheader62.0:8  %cor_phaseClass1_V_10 = load i32* @cor_phaseClass1_V_10, align 8

ST_1: StgValue_476 (748)  [1/1] 0.00ns  loc: correlator.cpp:132
.preheader62.0:9  store i32 %cor_phaseClass1_V_10, i32* @cor_phaseClass1_V_11, align 4

ST_1: cor_phaseClass1_V_9_s (749)  [1/1] 0.00ns  loc: correlator.cpp:132
.preheader62.0:10  %cor_phaseClass1_V_9_s = load i32* @cor_phaseClass1_V_9, align 4

ST_1: StgValue_478 (750)  [1/1] 0.00ns  loc: correlator.cpp:132
.preheader62.0:11  store i32 %cor_phaseClass1_V_9_s, i32* @cor_phaseClass1_V_10, align 8

ST_1: cor_phaseClass1_V_8_s (751)  [1/1] 0.00ns  loc: correlator.cpp:132
.preheader62.0:12  %cor_phaseClass1_V_8_s = load i32* @cor_phaseClass1_V_8, align 16

ST_1: StgValue_480 (752)  [1/1] 0.00ns  loc: correlator.cpp:132
.preheader62.0:13  store i32 %cor_phaseClass1_V_8_s, i32* @cor_phaseClass1_V_9, align 4

ST_1: cor_phaseClass1_V_7_s (753)  [1/1] 0.00ns  loc: correlator.cpp:132
.preheader62.0:14  %cor_phaseClass1_V_7_s = load i32* @cor_phaseClass1_V_7, align 4

ST_1: StgValue_482 (754)  [1/1] 0.00ns  loc: correlator.cpp:132
.preheader62.0:15  store i32 %cor_phaseClass1_V_7_s, i32* @cor_phaseClass1_V_8, align 16

ST_1: cor_phaseClass1_V_6_s (755)  [1/1] 0.00ns  loc: correlator.cpp:132
.preheader62.0:16  %cor_phaseClass1_V_6_s = load i32* @cor_phaseClass1_V_6, align 8

ST_1: StgValue_484 (756)  [1/1] 0.00ns  loc: correlator.cpp:132
.preheader62.0:17  store i32 %cor_phaseClass1_V_6_s, i32* @cor_phaseClass1_V_7, align 4

ST_1: cor_phaseClass1_V_5_s (757)  [1/1] 0.00ns  loc: correlator.cpp:132
.preheader62.0:18  %cor_phaseClass1_V_5_s = load i32* @cor_phaseClass1_V_5, align 4

ST_1: StgValue_486 (758)  [1/1] 0.00ns  loc: correlator.cpp:132
.preheader62.0:19  store i32 %cor_phaseClass1_V_5_s, i32* @cor_phaseClass1_V_6, align 8

ST_1: cor_phaseClass1_V_4_s (759)  [1/1] 0.00ns  loc: correlator.cpp:132
.preheader62.0:20  %cor_phaseClass1_V_4_s = load i32* @cor_phaseClass1_V_4, align 16

ST_1: StgValue_488 (760)  [1/1] 0.00ns  loc: correlator.cpp:132
.preheader62.0:21  store i32 %cor_phaseClass1_V_4_s, i32* @cor_phaseClass1_V_5, align 4

ST_1: cor_phaseClass1_V_3_s (761)  [1/1] 0.00ns
.preheader62.0:22  %cor_phaseClass1_V_3_s = load i21* @cor_phaseClass1_V_3, align 4

ST_1: extLd1 (762)  [1/1] 0.00ns
.preheader62.0:23  %extLd1 = sext i21 %cor_phaseClass1_V_3_s to i32

ST_1: StgValue_491 (763)  [1/1] 0.00ns  loc: correlator.cpp:132
.preheader62.0:24  store i32 %extLd1, i32* @cor_phaseClass1_V_4, align 16

ST_1: cor_phaseClass1_V_2_s (764)  [1/1] 0.00ns
.preheader62.0:25  %cor_phaseClass1_V_2_s = load i21* @cor_phaseClass1_V_2, align 4

ST_1: StgValue_493 (765)  [1/1] 0.00ns  loc: correlator.cpp:132
.preheader62.0:26  store i21 %cor_phaseClass1_V_2_s, i21* @cor_phaseClass1_V_3, align 4

ST_1: cor_phaseClass1_V_1_s (766)  [1/1] 0.00ns
.preheader62.0:27  %cor_phaseClass1_V_1_s = load i21* @cor_phaseClass1_V_1, align 4

ST_1: StgValue_495 (767)  [1/1] 0.00ns  loc: correlator.cpp:132
.preheader62.0:28  store i21 %cor_phaseClass1_V_1_s, i21* @cor_phaseClass1_V_2, align 4

ST_1: cor_phaseClass1_V_0_s (768)  [1/1] 0.00ns
.preheader62.0:29  %cor_phaseClass1_V_0_s = load i21* @cor_phaseClass1_V_0, align 4

ST_1: StgValue_497 (769)  [1/1] 0.00ns  loc: correlator.cpp:132
.preheader62.0:30  store i21 %cor_phaseClass1_V_0_s, i21* @cor_phaseClass1_V_1, align 4

ST_1: StgValue_498 (770)  [1/1] 0.00ns  loc: correlator.cpp:134
.preheader62.0:31  store i21 %newValue_V_read, i21* @cor_phaseClass1_V_0, align 4

ST_1: StgValue_499 (771)  [1/1] 0.00ns  loc: correlator.cpp:135
.preheader62.0:32  br label %._crit_edge

ST_1: cor_phaseClass0_V_14 (773)  [1/1] 0.00ns  loc: correlator.cpp:125
.preheader63.0:0  %cor_phaseClass0_V_14 = load i32* @cor_phaseClass0_V_14, align 8

ST_1: StgValue_501 (774)  [1/1] 0.00ns  loc: correlator.cpp:125
.preheader63.0:1  store i32 %cor_phaseClass0_V_14, i32* @cor_phaseClass0_V_15, align 4

ST_1: cor_phaseClass0_V_13 (775)  [1/1] 0.00ns  loc: correlator.cpp:125
.preheader63.0:2  %cor_phaseClass0_V_13 = load i32* @cor_phaseClass0_V_13, align 4

ST_1: StgValue_503 (776)  [1/1] 0.00ns  loc: correlator.cpp:125
.preheader63.0:3  store i32 %cor_phaseClass0_V_13, i32* @cor_phaseClass0_V_14, align 8

ST_1: cor_phaseClass0_V_12 (777)  [1/1] 0.00ns  loc: correlator.cpp:125
.preheader63.0:4  %cor_phaseClass0_V_12 = load i32* @cor_phaseClass0_V_12, align 16

ST_1: StgValue_505 (778)  [1/1] 0.00ns  loc: correlator.cpp:125
.preheader63.0:5  store i32 %cor_phaseClass0_V_12, i32* @cor_phaseClass0_V_13, align 4

ST_1: cor_phaseClass0_V_11 (779)  [1/1] 0.00ns  loc: correlator.cpp:125
.preheader63.0:6  %cor_phaseClass0_V_11 = load i32* @cor_phaseClass0_V_11, align 4

ST_1: StgValue_507 (780)  [1/1] 0.00ns  loc: correlator.cpp:125
.preheader63.0:7  store i32 %cor_phaseClass0_V_11, i32* @cor_phaseClass0_V_12, align 16

ST_1: cor_phaseClass0_V_10 (781)  [1/1] 0.00ns  loc: correlator.cpp:125
.preheader63.0:8  %cor_phaseClass0_V_10 = load i32* @cor_phaseClass0_V_10, align 8

ST_1: StgValue_509 (782)  [1/1] 0.00ns  loc: correlator.cpp:125
.preheader63.0:9  store i32 %cor_phaseClass0_V_10, i32* @cor_phaseClass0_V_11, align 4

ST_1: cor_phaseClass0_V_9_s (783)  [1/1] 0.00ns  loc: correlator.cpp:125
.preheader63.0:10  %cor_phaseClass0_V_9_s = load i32* @cor_phaseClass0_V_9, align 4

ST_1: StgValue_511 (784)  [1/1] 0.00ns  loc: correlator.cpp:125
.preheader63.0:11  store i32 %cor_phaseClass0_V_9_s, i32* @cor_phaseClass0_V_10, align 8

ST_1: cor_phaseClass0_V_8_s (785)  [1/1] 0.00ns  loc: correlator.cpp:125
.preheader63.0:12  %cor_phaseClass0_V_8_s = load i32* @cor_phaseClass0_V_8, align 16

ST_1: StgValue_513 (786)  [1/1] 0.00ns  loc: correlator.cpp:125
.preheader63.0:13  store i32 %cor_phaseClass0_V_8_s, i32* @cor_phaseClass0_V_9, align 4

ST_1: cor_phaseClass0_V_7_s (787)  [1/1] 0.00ns  loc: correlator.cpp:125
.preheader63.0:14  %cor_phaseClass0_V_7_s = load i32* @cor_phaseClass0_V_7, align 4

ST_1: StgValue_515 (788)  [1/1] 0.00ns  loc: correlator.cpp:125
.preheader63.0:15  store i32 %cor_phaseClass0_V_7_s, i32* @cor_phaseClass0_V_8, align 16

ST_1: cor_phaseClass0_V_6_s (789)  [1/1] 0.00ns  loc: correlator.cpp:125
.preheader63.0:16  %cor_phaseClass0_V_6_s = load i32* @cor_phaseClass0_V_6, align 8

ST_1: StgValue_517 (790)  [1/1] 0.00ns  loc: correlator.cpp:125
.preheader63.0:17  store i32 %cor_phaseClass0_V_6_s, i32* @cor_phaseClass0_V_7, align 4

ST_1: cor_phaseClass0_V_5_s (791)  [1/1] 0.00ns  loc: correlator.cpp:125
.preheader63.0:18  %cor_phaseClass0_V_5_s = load i32* @cor_phaseClass0_V_5, align 4

ST_1: StgValue_519 (792)  [1/1] 0.00ns  loc: correlator.cpp:125
.preheader63.0:19  store i32 %cor_phaseClass0_V_5_s, i32* @cor_phaseClass0_V_6, align 8

ST_1: cor_phaseClass0_V_4_s (793)  [1/1] 0.00ns  loc: correlator.cpp:125
.preheader63.0:20  %cor_phaseClass0_V_4_s = load i32* @cor_phaseClass0_V_4, align 16

ST_1: StgValue_521 (794)  [1/1] 0.00ns  loc: correlator.cpp:125
.preheader63.0:21  store i32 %cor_phaseClass0_V_4_s, i32* @cor_phaseClass0_V_5, align 4

ST_1: cor_phaseClass0_V_3_s (795)  [1/1] 0.00ns
.preheader63.0:22  %cor_phaseClass0_V_3_s = load i21* @cor_phaseClass0_V_3, align 4

ST_1: extLd (796)  [1/1] 0.00ns
.preheader63.0:23  %extLd = sext i21 %cor_phaseClass0_V_3_s to i32

ST_1: StgValue_524 (797)  [1/1] 0.00ns  loc: correlator.cpp:125
.preheader63.0:24  store i32 %extLd, i32* @cor_phaseClass0_V_4, align 16

ST_1: cor_phaseClass0_V_2_s (798)  [1/1] 0.00ns
.preheader63.0:25  %cor_phaseClass0_V_2_s = load i21* @cor_phaseClass0_V_2, align 4

ST_1: StgValue_526 (799)  [1/1] 0.00ns  loc: correlator.cpp:125
.preheader63.0:26  store i21 %cor_phaseClass0_V_2_s, i21* @cor_phaseClass0_V_3, align 4

ST_1: cor_phaseClass0_V_1_s (800)  [1/1] 0.00ns
.preheader63.0:27  %cor_phaseClass0_V_1_s = load i21* @cor_phaseClass0_V_1, align 4

ST_1: StgValue_528 (801)  [1/1] 0.00ns  loc: correlator.cpp:125
.preheader63.0:28  store i21 %cor_phaseClass0_V_1_s, i21* @cor_phaseClass0_V_2, align 4

ST_1: cor_phaseClass0_V_0_s (802)  [1/1] 0.00ns
.preheader63.0:29  %cor_phaseClass0_V_0_s = load i21* @cor_phaseClass0_V_0, align 4

ST_1: StgValue_530 (803)  [1/1] 0.00ns  loc: correlator.cpp:125
.preheader63.0:30  store i21 %cor_phaseClass0_V_0_s, i21* @cor_phaseClass0_V_1, align 4

ST_1: StgValue_531 (804)  [1/1] 0.00ns  loc: correlator.cpp:127
.preheader63.0:31  store i21 %newValue_V_read, i21* @cor_phaseClass0_V_0, align 4

ST_1: StgValue_532 (805)  [1/1] 0.00ns  loc: correlator.cpp:128
.preheader63.0:32  br label %._crit_edge

ST_1: StgValue_533 (807)  [1/1] 0.00ns  loc: correlator.cpp:241
._crit_edge:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 2.51ns
The critical path consists of the following:
	wire read on port 'phaseClass_V' [259]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
