Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Sun May 19 11:51:37 2019
| Host              : u7-dzonilakoni running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -file COUPLER_timing_summary_routed.rpt -pb COUPLER_timing_summary_routed.pb -rpx COUPLER_timing_summary_routed.rpx -warn_on_violation
| Design            : COUPLER
| Device            : xcvu9p-fsgd2104
| Speed File        : -2L  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 130 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.448        0.000                      0                  613        0.050        0.000                      0                  613        1.468        0.000                       0                   339  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
i_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk               0.448        0.000                      0                  613        0.050        0.000                      0                  613        1.468        0.000                       0                   339  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk
  To Clock:  i_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.448ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 out_enq_reg/C
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_fifo/FIFO[13].fifo16/data_reg[0]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (i_clk rise@4.000ns - i_clk fall@2.000ns)
  Data Path Delay:        1.137ns  (logic 0.079ns (6.948%)  route 1.058ns (93.052%))
  Logic Levels:           0  
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)      2.000     2.000 f  
                                                      0.000     2.000 f  i_clk (IN)
                         net (fo=338, unset)          0.000     2.000    i_clk
    SLICE_X124Y217       FDRE                                         r  out_enq_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y217       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.079 r  out_enq_reg/Q
                         net (fo=137, routed)         1.058     3.137    out_fifo/FIFO[13].fifo16/o_data[13]
    SLICE_X129Y209       SRL16E                                       r  out_fifo/FIFO[13].fifo16/data_reg[0]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      4.000     4.000 r  
                                                      0.000     4.000 r  i_clk (IN)
                         net (fo=338, unset)          0.000     4.000    out_fifo/FIFO[13].fifo16/i_clk
    SLICE_X129Y209       SRL16E                                       r  out_fifo/FIFO[13].fifo16/data_reg[0]_srl8/CLK
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.235     3.765    
    SLICE_X129Y209       SRL16E (Setup_H6LUT_SLICEM_CLK_CE)
                                                     -0.180     3.585    out_fifo/FIFO[13].fifo16/data_reg[0]_srl8
  -------------------------------------------------------------------
                         required time                          3.585    
                         arrival time                          -3.137    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 out_enq_reg/C
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_fifo/FIFO[17].fifo16/data_reg[0]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (i_clk rise@4.000ns - i_clk fall@2.000ns)
  Data Path Delay:        1.137ns  (logic 0.079ns (6.948%)  route 1.058ns (93.052%))
  Logic Levels:           0  
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)      2.000     2.000 f  
                                                      0.000     2.000 f  i_clk (IN)
                         net (fo=338, unset)          0.000     2.000    i_clk
    SLICE_X124Y217       FDRE                                         r  out_enq_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y217       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.079 r  out_enq_reg/Q
                         net (fo=137, routed)         1.058     3.137    out_fifo/FIFO[17].fifo16/o_data[17]
    SLICE_X129Y209       SRL16E                                       r  out_fifo/FIFO[17].fifo16/data_reg[0]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      4.000     4.000 r  
                                                      0.000     4.000 r  i_clk (IN)
                         net (fo=338, unset)          0.000     4.000    out_fifo/FIFO[17].fifo16/i_clk
    SLICE_X129Y209       SRL16E                                       r  out_fifo/FIFO[17].fifo16/data_reg[0]_srl8/CLK
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.235     3.765    
    SLICE_X129Y209       SRL16E (Setup_G6LUT_SLICEM_CLK_CE)
                                                     -0.180     3.585    out_fifo/FIFO[17].fifo16/data_reg[0]_srl8
  -------------------------------------------------------------------
                         required time                          3.585    
                         arrival time                          -3.137    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 out_enq_reg/C
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_fifo/FIFO[18].fifo16/data_reg[0]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (i_clk rise@4.000ns - i_clk fall@2.000ns)
  Data Path Delay:        1.137ns  (logic 0.079ns (6.948%)  route 1.058ns (93.052%))
  Logic Levels:           0  
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)      2.000     2.000 f  
                                                      0.000     2.000 f  i_clk (IN)
                         net (fo=338, unset)          0.000     2.000    i_clk
    SLICE_X124Y217       FDRE                                         r  out_enq_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y217       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.079 r  out_enq_reg/Q
                         net (fo=137, routed)         1.058     3.137    out_fifo/FIFO[18].fifo16/o_data[18]
    SLICE_X129Y209       SRL16E                                       r  out_fifo/FIFO[18].fifo16/data_reg[0]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      4.000     4.000 r  
                                                      0.000     4.000 r  i_clk (IN)
                         net (fo=338, unset)          0.000     4.000    out_fifo/FIFO[18].fifo16/i_clk
    SLICE_X129Y209       SRL16E                                       r  out_fifo/FIFO[18].fifo16/data_reg[0]_srl8/CLK
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.235     3.765    
    SLICE_X129Y209       SRL16E (Setup_F6LUT_SLICEM_CLK_CE)
                                                     -0.180     3.585    out_fifo/FIFO[18].fifo16/data_reg[0]_srl8
  -------------------------------------------------------------------
                         required time                          3.585    
                         arrival time                          -3.137    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 out_enq_reg/C
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_fifo/FIFO[64].fifo16/data_reg[0]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (i_clk rise@4.000ns - i_clk fall@2.000ns)
  Data Path Delay:        1.137ns  (logic 0.079ns (6.948%)  route 1.058ns (93.052%))
  Logic Levels:           0  
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)      2.000     2.000 f  
                                                      0.000     2.000 f  i_clk (IN)
                         net (fo=338, unset)          0.000     2.000    i_clk
    SLICE_X124Y217       FDRE                                         r  out_enq_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y217       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.079 r  out_enq_reg/Q
                         net (fo=137, routed)         1.058     3.137    out_fifo/FIFO[64].fifo16/o_data[64]
    SLICE_X129Y209       SRL16E                                       r  out_fifo/FIFO[64].fifo16/data_reg[0]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      4.000     4.000 r  
                                                      0.000     4.000 r  i_clk (IN)
                         net (fo=338, unset)          0.000     4.000    out_fifo/FIFO[64].fifo16/i_clk
    SLICE_X129Y209       SRL16E                                       r  out_fifo/FIFO[64].fifo16/data_reg[0]_srl8/CLK
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.235     3.765    
    SLICE_X129Y209       SRL16E (Setup_E6LUT_SLICEM_CLK_CE)
                                                     -0.180     3.585    out_fifo/FIFO[64].fifo16/data_reg[0]_srl8
  -------------------------------------------------------------------
                         required time                          3.585    
                         arrival time                          -3.137    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 out_enq_reg/C
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_fifo/FIFO[71].fifo16/data_reg[0]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (i_clk rise@4.000ns - i_clk fall@2.000ns)
  Data Path Delay:        1.137ns  (logic 0.079ns (6.948%)  route 1.058ns (93.052%))
  Logic Levels:           0  
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)      2.000     2.000 f  
                                                      0.000     2.000 f  i_clk (IN)
                         net (fo=338, unset)          0.000     2.000    i_clk
    SLICE_X124Y217       FDRE                                         r  out_enq_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y217       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.079 r  out_enq_reg/Q
                         net (fo=137, routed)         1.058     3.137    out_fifo/FIFO[71].fifo16/o_data[71]
    SLICE_X129Y209       SRL16E                                       r  out_fifo/FIFO[71].fifo16/data_reg[0]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      4.000     4.000 r  
                                                      0.000     4.000 r  i_clk (IN)
                         net (fo=338, unset)          0.000     4.000    out_fifo/FIFO[71].fifo16/i_clk
    SLICE_X129Y209       SRL16E                                       r  out_fifo/FIFO[71].fifo16/data_reg[0]_srl8/CLK
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.235     3.765    
    SLICE_X129Y209       SRL16E (Setup_D6LUT_SLICEM_CLK_CE)
                                                     -0.180     3.585    out_fifo/FIFO[71].fifo16/data_reg[0]_srl8
  -------------------------------------------------------------------
                         required time                          3.585    
                         arrival time                          -3.137    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 out_enq_reg/C
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_fifo/FIFO[77].fifo16/data_reg[0]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (i_clk rise@4.000ns - i_clk fall@2.000ns)
  Data Path Delay:        1.137ns  (logic 0.079ns (6.948%)  route 1.058ns (93.052%))
  Logic Levels:           0  
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)      2.000     2.000 f  
                                                      0.000     2.000 f  i_clk (IN)
                         net (fo=338, unset)          0.000     2.000    i_clk
    SLICE_X124Y217       FDRE                                         r  out_enq_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y217       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.079 r  out_enq_reg/Q
                         net (fo=137, routed)         1.058     3.137    out_fifo/FIFO[77].fifo16/o_data[77]
    SLICE_X129Y209       SRL16E                                       r  out_fifo/FIFO[77].fifo16/data_reg[0]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      4.000     4.000 r  
                                                      0.000     4.000 r  i_clk (IN)
                         net (fo=338, unset)          0.000     4.000    out_fifo/FIFO[77].fifo16/i_clk
    SLICE_X129Y209       SRL16E                                       r  out_fifo/FIFO[77].fifo16/data_reg[0]_srl8/CLK
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.235     3.765    
    SLICE_X129Y209       SRL16E (Setup_C6LUT_SLICEM_CLK_CE)
                                                     -0.180     3.585    out_fifo/FIFO[77].fifo16/data_reg[0]_srl8
  -------------------------------------------------------------------
                         required time                          3.585    
                         arrival time                          -3.137    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 out_enq_reg/C
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_fifo/FIFO[7].fifo16/data_reg[0]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (i_clk rise@4.000ns - i_clk fall@2.000ns)
  Data Path Delay:        1.137ns  (logic 0.079ns (6.948%)  route 1.058ns (93.052%))
  Logic Levels:           0  
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)      2.000     2.000 f  
                                                      0.000     2.000 f  i_clk (IN)
                         net (fo=338, unset)          0.000     2.000    i_clk
    SLICE_X124Y217       FDRE                                         r  out_enq_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y217       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.079 r  out_enq_reg/Q
                         net (fo=137, routed)         1.058     3.137    out_fifo/FIFO[7].fifo16/o_data[7]
    SLICE_X129Y209       SRL16E                                       r  out_fifo/FIFO[7].fifo16/data_reg[0]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      4.000     4.000 r  
                                                      0.000     4.000 r  i_clk (IN)
                         net (fo=338, unset)          0.000     4.000    out_fifo/FIFO[7].fifo16/i_clk
    SLICE_X129Y209       SRL16E                                       r  out_fifo/FIFO[7].fifo16/data_reg[0]_srl8/CLK
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.235     3.765    
    SLICE_X129Y209       SRL16E (Setup_B6LUT_SLICEM_CLK_CE)
                                                     -0.180     3.585    out_fifo/FIFO[7].fifo16/data_reg[0]_srl8
  -------------------------------------------------------------------
                         required time                          3.585    
                         arrival time                          -3.137    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 out_enq_reg/C
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_fifo/FIFO[82].fifo16/data_reg[0]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (i_clk rise@4.000ns - i_clk fall@2.000ns)
  Data Path Delay:        1.137ns  (logic 0.079ns (6.948%)  route 1.058ns (93.052%))
  Logic Levels:           0  
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)      2.000     2.000 f  
                                                      0.000     2.000 f  i_clk (IN)
                         net (fo=338, unset)          0.000     2.000    i_clk
    SLICE_X124Y217       FDRE                                         r  out_enq_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y217       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.079 r  out_enq_reg/Q
                         net (fo=137, routed)         1.058     3.137    out_fifo/FIFO[82].fifo16/o_data[82]
    SLICE_X129Y209       SRL16E                                       r  out_fifo/FIFO[82].fifo16/data_reg[0]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      4.000     4.000 r  
                                                      0.000     4.000 r  i_clk (IN)
                         net (fo=338, unset)          0.000     4.000    out_fifo/FIFO[82].fifo16/i_clk
    SLICE_X129Y209       SRL16E                                       r  out_fifo/FIFO[82].fifo16/data_reg[0]_srl8/CLK
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.235     3.765    
    SLICE_X129Y209       SRL16E (Setup_A6LUT_SLICEM_CLK_CE)
                                                     -0.180     3.585    out_fifo/FIFO[82].fifo16/data_reg[0]_srl8
  -------------------------------------------------------------------
                         required time                          3.585    
                         arrival time                          -3.137    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 out_enq_reg/C
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_fifo/FIFO[2].fifo16/data_reg[0]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (i_clk rise@4.000ns - i_clk fall@2.000ns)
  Data Path Delay:        1.103ns  (logic 0.079ns (7.162%)  route 1.024ns (92.838%))
  Logic Levels:           0  
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)      2.000     2.000 f  
                                                      0.000     2.000 f  i_clk (IN)
                         net (fo=338, unset)          0.000     2.000    i_clk
    SLICE_X124Y217       FDRE                                         r  out_enq_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y217       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.079 r  out_enq_reg/Q
                         net (fo=137, routed)         1.024     3.103    out_fifo/FIFO[2].fifo16/o_data[2]
    SLICE_X125Y207       SRL16E                                       r  out_fifo/FIFO[2].fifo16/data_reg[0]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      4.000     4.000 r  
                                                      0.000     4.000 r  i_clk (IN)
                         net (fo=338, unset)          0.000     4.000    out_fifo/FIFO[2].fifo16/i_clk
    SLICE_X125Y207       SRL16E                                       r  out_fifo/FIFO[2].fifo16/data_reg[0]_srl8/CLK
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.235     3.765    
    SLICE_X125Y207       SRL16E (Setup_H6LUT_SLICEM_CLK_CE)
                                                     -0.180     3.585    out_fifo/FIFO[2].fifo16/data_reg[0]_srl8
  -------------------------------------------------------------------
                         required time                          3.585    
                         arrival time                          -3.103    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 out_enq_reg/C
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_fifo/FIFO[4].fifo16/data_reg[0]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (i_clk rise@4.000ns - i_clk fall@2.000ns)
  Data Path Delay:        1.103ns  (logic 0.079ns (7.162%)  route 1.024ns (92.838%))
  Logic Levels:           0  
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)      2.000     2.000 f  
                                                      0.000     2.000 f  i_clk (IN)
                         net (fo=338, unset)          0.000     2.000    i_clk
    SLICE_X124Y217       FDRE                                         r  out_enq_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y217       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.079 r  out_enq_reg/Q
                         net (fo=137, routed)         1.024     3.103    out_fifo/FIFO[4].fifo16/o_data[4]
    SLICE_X125Y207       SRL16E                                       r  out_fifo/FIFO[4].fifo16/data_reg[0]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      4.000     4.000 r  
                                                      0.000     4.000 r  i_clk (IN)
                         net (fo=338, unset)          0.000     4.000    out_fifo/FIFO[4].fifo16/i_clk
    SLICE_X125Y207       SRL16E                                       r  out_fifo/FIFO[4].fifo16/data_reg[0]_srl8/CLK
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.235     3.765    
    SLICE_X125Y207       SRL16E (Setup_G6LUT_SLICEM_CLK_CE)
                                                     -0.180     3.585    out_fifo/FIFO[4].fifo16/data_reg[0]_srl8
  -------------------------------------------------------------------
                         required time                          3.585    
                         arrival time                          -3.103    
  -------------------------------------------------------------------
                         slack                                  0.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 in_fifo/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            in_fifo/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=338, unset)          0.000     0.000    in_fifo/i_clk
    SLICE_X124Y218       FDRE                                         r  in_fifo/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y218       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.039 r  in_fifo/cnt_reg[3]/Q
                         net (fo=3, routed)           0.026     0.065    in_fifo/cnt_reg[3]_0[0]
    SLICE_X124Y218       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014     0.079 r  in_fifo/cnt[3]_i_1/O
                         net (fo=1, routed)           0.017     0.096    in_fifo/cnt[3]_i_1_n_0
    SLICE_X124Y218       FDRE                                         r  in_fifo/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=338, unset)          0.000     0.000    in_fifo/i_clk
    SLICE_X124Y218       FDRE                                         r  in_fifo/cnt_reg[3]/C
                         clock pessimism              0.000     0.000    
    SLICE_X124Y218       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.046    in_fifo/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 in_fifo/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            in_fifo/o_empty_reg/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.062ns (59.615%)  route 0.042ns (40.385%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=338, unset)          0.000     0.000    in_fifo/i_clk
    SLICE_X124Y218       FDRE                                         r  in_fifo/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y218       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  in_fifo/cnt_reg[1]/Q
                         net (fo=5, routed)           0.027     0.066    in_fifo/cnt[1]
    SLICE_X124Y218       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.023     0.089 r  in_fifo/o_empty0/O
                         net (fo=1, routed)           0.015     0.104    in_fifo/p_1_in
    SLICE_X124Y218       FDRE                                         r  in_fifo/o_empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=338, unset)          0.000     0.000    in_fifo/i_clk
    SLICE_X124Y218       FDRE                                         r  in_fifo/o_empty_reg/C
                         clock pessimism              0.000     0.000    
    SLICE_X124Y218       FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.046    in_fifo/o_empty_reg
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 out_fifo/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_fifo/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.061ns (52.586%)  route 0.055ns (47.414%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=338, unset)          0.000     0.000    out_fifo/i_clk
    SLICE_X125Y218       FDRE                                         r  out_fifo/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y218       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.039 r  out_fifo/cnt_reg[0]/Q
                         net (fo=6, routed)           0.034     0.073    out_fifo/cnt[0]
    SLICE_X125Y218       LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.022     0.095 r  out_fifo/cnt[3]_i_1/O
                         net (fo=1, routed)           0.021     0.116    out_fifo/cnt[3]_i_1_n_0
    SLICE_X125Y218       FDRE                                         r  out_fifo/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=338, unset)          0.000     0.000    out_fifo/i_clk
    SLICE_X125Y218       FDRE                                         r  out_fifo/cnt_reg[3]/C
                         clock pessimism              0.000     0.000    
    SLICE_X125Y218       FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.046    out_fifo/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 out_fifo/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_fifo/o_empty_reg/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.061ns (52.586%)  route 0.055ns (47.414%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=338, unset)          0.000     0.000    out_fifo/i_clk
    SLICE_X125Y218       FDRE                                         r  out_fifo/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y218       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.038 f  out_fifo/cnt_reg[3]/Q
                         net (fo=9, routed)           0.037     0.075    out_fifo/Q[0]
    SLICE_X125Y218       LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.023     0.098 r  out_fifo/o_empty0/O
                         net (fo=1, routed)           0.018     0.116    out_fifo/o_empty0_n_0
    SLICE_X125Y218       FDRE                                         r  out_fifo/o_empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=338, unset)          0.000     0.000    out_fifo/i_clk
    SLICE_X125Y218       FDRE                                         r  out_fifo/o_empty_reg/C
                         clock pessimism              0.000     0.000    
    SLICE_X125Y218       FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     0.046    out_fifo/o_empty_reg
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 out_fifo/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_fifo/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.075ns (63.559%)  route 0.043ns (36.441%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=338, unset)          0.000     0.000    out_fifo/i_clk
    SLICE_X125Y218       FDRE                                         r  out_fifo/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y218       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.039 r  out_fifo/cnt_reg[0]/Q
                         net (fo=6, routed)           0.035     0.074    out_fifo/cnt[0]
    SLICE_X125Y218       LUT5 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.036     0.110 r  out_fifo/cnt[2]_i_1/O
                         net (fo=1, routed)           0.008     0.118    out_fifo/cnt[2]_i_1_n_0
    SLICE_X125Y218       FDRE                                         r  out_fifo/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=338, unset)          0.000     0.000    out_fifo/i_clk
    SLICE_X125Y218       FDRE                                         r  out_fifo/cnt_reg[2]/C
                         clock pessimism              0.000     0.000    
    SLICE_X125Y218       FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     0.047    out_fifo/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 out_fifo/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_fifo/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.074ns (55.639%)  route 0.059ns (44.361%))
  Logic Levels:           1  (LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=338, unset)          0.000     0.000    out_fifo/i_clk
    SLICE_X125Y218       FDRE                                         r  out_fifo/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y218       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.039 r  out_fifo/cnt_reg[0]/Q
                         net (fo=6, routed)           0.035     0.074    out_fifo/cnt[0]
    SLICE_X125Y218       LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.035     0.109 r  out_fifo/cnt[1]_i_1/O
                         net (fo=1, routed)           0.024     0.133    out_fifo/cnt[1]_i_1_n_0
    SLICE_X125Y218       FDRE                                         r  out_fifo/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=338, unset)          0.000     0.000    out_fifo/i_clk
    SLICE_X125Y218       FDRE                                         r  out_fifo/cnt_reg[1]/C
                         clock pessimism              0.000     0.000    
    SLICE_X125Y218       FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.046    out_fifo/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 out_fifo/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_fifo/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.074ns (54.815%)  route 0.061ns (45.185%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=338, unset)          0.000     0.000    out_fifo/i_clk
    SLICE_X125Y218       FDRE                                         r  out_fifo/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y218       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.039 r  out_fifo/cnt_reg[0]/Q
                         net (fo=6, routed)           0.035     0.074    out_fifo/cnt[0]
    SLICE_X125Y218       LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.035     0.109 r  out_fifo/cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.026     0.135    out_fifo/cnt[0]_i_1__0_n_0
    SLICE_X125Y218       FDRE                                         r  out_fifo/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=338, unset)          0.000     0.000    out_fifo/i_clk
    SLICE_X125Y218       FDRE                                         r  out_fifo/cnt_reg[0]/C
                         clock pessimism              0.000     0.000    
    SLICE_X125Y218       FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     0.046    out_fifo/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 state_reg/C
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            in_deq_reg/D
                            (falling edge-triggered cell FDSE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk fall@2.000ns - i_clk fall@2.000ns)
  Data Path Delay:        0.139ns  (logic 0.076ns (54.676%)  route 0.063ns (45.324%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)      2.000     2.000 f  
                                                      0.000     2.000 f  i_clk (IN)
                         net (fo=338, unset)          0.000     2.000    i_clk
    SLICE_X125Y217       FDRE                                         r  state_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y217       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.038 r  state_reg/Q
                         net (fo=6, routed)           0.057     2.095    out_fifo/state
    SLICE_X124Y217       LUT5 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.038     2.133 r  out_fifo/in_deq_i_1/O
                         net (fo=1, routed)           0.006     2.139    out_fifo_n_130
    SLICE_X124Y217       FDSE                                         r  in_deq_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk fall edge)      2.000     2.000 f  
                                                      0.000     2.000 f  i_clk (IN)
                         net (fo=338, unset)          0.000     2.000    i_clk
    SLICE_X124Y217       FDSE                                         r  in_deq_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     2.000    
    SLICE_X124Y217       FDSE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.047    in_deq_reg
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 in_fifo/adr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            in_fifo/adr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.096ns (68.571%)  route 0.044ns (31.429%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=338, unset)          0.000     0.000    in_fifo/i_clk
    SLICE_X124Y217       FDRE                                         r  in_fifo/adr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y217       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  in_fifo/adr_reg[0]/Q
                         net (fo=67, routed)          0.038     0.077    in_fifo/adr[0]
    SLICE_X124Y217       LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.057     0.134 r  in_fifo/adr[2]_i_1/O
                         net (fo=1, routed)           0.006     0.140    in_fifo/adr[2]_i_1_n_0
    SLICE_X124Y217       FDRE                                         r  in_fifo/adr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=338, unset)          0.000     0.000    in_fifo/i_clk
    SLICE_X124Y217       FDRE                                         r  in_fifo/adr_reg[2]/C
                         clock pessimism              0.000     0.000    
    SLICE_X124Y217       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.047    in_fifo/adr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 in_fifo/adr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            in_fifo/adr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.080ns (54.054%)  route 0.068ns (45.946%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=338, unset)          0.000     0.000    in_fifo/i_clk
    SLICE_X124Y217       FDRE                                         r  in_fifo/adr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y217       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  in_fifo/adr_reg[0]/Q
                         net (fo=67, routed)          0.052     0.091    in_fifo/adr[0]
    SLICE_X124Y217       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.041     0.132 r  in_fifo/adr[0]_i_1/O
                         net (fo=1, routed)           0.016     0.148    in_fifo/adr[0]_i_1_n_0
    SLICE_X124Y217       FDRE                                         r  in_fifo/adr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=338, unset)          0.000     0.000    in_fifo/i_clk
    SLICE_X124Y217       FDRE                                         r  in_fifo/adr_reg[0]/C
                         clock pessimism              0.000     0.000    
    SLICE_X124Y217       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.046    in_fifo/adr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     SRL16E/CLK  n/a            1.064         4.000       2.936      SLICE_X129Y208  in_fifo/FIFO[0].fifo16/data_reg[0]_srl8/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         4.000       2.936      SLICE_X127Y208  in_fifo/FIFO[10].fifo16/data_reg[0]_srl8/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         4.000       2.936      SLICE_X127Y208  in_fifo/FIFO[11].fifo16/data_reg[0]_srl8/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         4.000       2.936      SLICE_X127Y208  in_fifo/FIFO[12].fifo16/data_reg[0]_srl8/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         4.000       2.936      SLICE_X129Y208  in_fifo/FIFO[13].fifo16/data_reg[0]_srl8/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         4.000       2.936      SLICE_X127Y213  in_fifo/FIFO[14].fifo16/data_reg[0]_srl8/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         4.000       2.936      SLICE_X127Y208  in_fifo/FIFO[15].fifo16/data_reg[0]_srl8/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         4.000       2.936      SLICE_X127Y208  in_fifo/FIFO[16].fifo16/data_reg[0]_srl8/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         4.000       2.936      SLICE_X129Y208  in_fifo/FIFO[17].fifo16/data_reg[0]_srl8/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         4.000       2.936      SLICE_X129Y208  in_fifo/FIFO[18].fifo16/data_reg[0]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         2.000       1.468      SLICE_X129Y208  in_fifo/FIFO[0].fifo16/data_reg[0]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         2.000       1.468      SLICE_X129Y208  in_fifo/FIFO[0].fifo16/data_reg[0]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         2.000       1.468      SLICE_X127Y208  in_fifo/FIFO[10].fifo16/data_reg[0]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         2.000       1.468      SLICE_X127Y208  in_fifo/FIFO[10].fifo16/data_reg[0]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         2.000       1.468      SLICE_X127Y208  in_fifo/FIFO[11].fifo16/data_reg[0]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         2.000       1.468      SLICE_X127Y208  in_fifo/FIFO[11].fifo16/data_reg[0]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         2.000       1.468      SLICE_X127Y208  in_fifo/FIFO[12].fifo16/data_reg[0]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         2.000       1.468      SLICE_X127Y208  in_fifo/FIFO[12].fifo16/data_reg[0]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         2.000       1.468      SLICE_X129Y208  in_fifo/FIFO[13].fifo16/data_reg[0]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         2.000       1.468      SLICE_X129Y208  in_fifo/FIFO[13].fifo16/data_reg[0]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         2.000       1.468      SLICE_X129Y208  in_fifo/FIFO[0].fifo16/data_reg[0]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         2.000       1.468      SLICE_X129Y208  in_fifo/FIFO[0].fifo16/data_reg[0]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         2.000       1.468      SLICE_X127Y208  in_fifo/FIFO[10].fifo16/data_reg[0]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         2.000       1.468      SLICE_X127Y208  in_fifo/FIFO[10].fifo16/data_reg[0]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         2.000       1.468      SLICE_X127Y208  in_fifo/FIFO[11].fifo16/data_reg[0]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         2.000       1.468      SLICE_X127Y208  in_fifo/FIFO[11].fifo16/data_reg[0]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         2.000       1.468      SLICE_X127Y208  in_fifo/FIFO[12].fifo16/data_reg[0]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         2.000       1.468      SLICE_X127Y208  in_fifo/FIFO[12].fifo16/data_reg[0]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         2.000       1.468      SLICE_X129Y208  in_fifo/FIFO[13].fifo16/data_reg[0]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         2.000       1.468      SLICE_X129Y208  in_fifo/FIFO[13].fifo16/data_reg[0]_srl8/CLK



