
ubuntu-preinstalled/devio:     file format elf32-littlearm


Disassembly of section .init:

000108f8 <.init>:
   108f8:	push	{r3, lr}
   108fc:	bl	1169c <close@plt+0xbec>
   10900:	pop	{r3, pc}

Disassembly of section .plt:

00010904 <raise@plt-0x14>:
   10904:	push	{lr}		; (str lr, [sp, #-4]!)
   10908:	ldr	lr, [pc, #4]	; 10914 <raise@plt-0x4>
   1090c:	add	lr, pc, lr
   10910:	ldr	pc, [lr, #8]!
   10914:	andeq	r5, r1, ip, ror #13

00010918 <raise@plt>:
   10918:	add	ip, pc, #0, 12
   1091c:	add	ip, ip, #86016	; 0x15000
   10920:	ldr	pc, [ip, #1772]!	; 0x6ec

00010924 <strcmp@plt>:
   10924:	add	ip, pc, #0, 12
   10928:	add	ip, ip, #86016	; 0x15000
   1092c:	ldr	pc, [ip, #1764]!	; 0x6e4

00010930 <read@plt>:
   10930:	add	ip, pc, #0, 12
   10934:	add	ip, ip, #86016	; 0x15000
   10938:	ldr	pc, [ip, #1756]!	; 0x6dc

0001093c <fflush@plt>:
   1093c:	add	ip, pc, #0, 12
   10940:	add	ip, ip, #86016	; 0x15000
   10944:	ldr	pc, [ip, #1748]!	; 0x6d4

00010948 <free@plt>:
   10948:	add	ip, pc, #0, 12
   1094c:	add	ip, ip, #86016	; 0x15000
   10950:	ldr	pc, [ip, #1740]!	; 0x6cc

00010954 <ferror@plt>:
   10954:	add	ip, pc, #0, 12
   10958:	add	ip, ip, #86016	; 0x15000
   1095c:	ldr	pc, [ip, #1732]!	; 0x6c4

00010960 <memcpy@plt>:
   10960:	add	ip, pc, #0, 12
   10964:	add	ip, ip, #86016	; 0x15000
   10968:	ldr	pc, [ip, #1724]!	; 0x6bc

0001096c <__open_2@plt>:
   1096c:	add	ip, pc, #0, 12
   10970:	add	ip, ip, #86016	; 0x15000
   10974:	ldr	pc, [ip, #1716]!	; 0x6b4

00010978 <lseek@plt>:
   10978:	add	ip, pc, #0, 12
   1097c:	add	ip, ip, #86016	; 0x15000
   10980:	ldr	pc, [ip, #1708]!	; 0x6ac

00010984 <_IO_getc@plt>:
   10984:	add	ip, pc, #0, 12
   10988:	add	ip, ip, #86016	; 0x15000
   1098c:	ldr	pc, [ip, #1700]!	; 0x6a4

00010990 <memcmp@plt>:
   10990:	add	ip, pc, #0, 12
   10994:	add	ip, ip, #86016	; 0x15000
   10998:	ldr	pc, [ip, #1692]!	; 0x69c

0001099c <__stack_chk_fail@plt>:
   1099c:	add	ip, pc, #0, 12
   109a0:	add	ip, ip, #86016	; 0x15000
   109a4:	ldr	pc, [ip, #1684]!	; 0x694

000109a8 <_IO_putc@plt>:
   109a8:	add	ip, pc, #0, 12
   109ac:	add	ip, ip, #86016	; 0x15000
   109b0:	ldr	pc, [ip, #1676]!	; 0x68c

000109b4 <fwrite@plt>:
   109b4:	add	ip, pc, #0, 12
   109b8:	add	ip, ip, #86016	; 0x15000
   109bc:	ldr	pc, [ip, #1668]!	; 0x684

000109c0 <malloc@plt>:
   109c0:	add	ip, pc, #0, 12
   109c4:	add	ip, ip, #86016	; 0x15000
   109c8:	ldr	pc, [ip, #1660]!	; 0x67c

000109cc <__libc_start_main@plt>:
   109cc:	add	ip, pc, #0, 12
   109d0:	add	ip, ip, #86016	; 0x15000
   109d4:	ldr	pc, [ip, #1652]!	; 0x674

000109d8 <strerror@plt>:
   109d8:	add	ip, pc, #0, 12
   109dc:	add	ip, ip, #86016	; 0x15000
   109e0:	ldr	pc, [ip, #1644]!	; 0x66c

000109e4 <__fxstat@plt>:
   109e4:	add	ip, pc, #0, 12
   109e8:	add	ip, ip, #86016	; 0x15000
   109ec:	ldr	pc, [ip, #1636]!	; 0x664

000109f0 <__gmon_start__@plt>:
   109f0:	add	ip, pc, #0, 12
   109f4:	add	ip, ip, #86016	; 0x15000
   109f8:	ldr	pc, [ip, #1628]!	; 0x65c

000109fc <__ctype_b_loc@plt>:
   109fc:	add	ip, pc, #0, 12
   10a00:	add	ip, ip, #86016	; 0x15000
   10a04:	ldr	pc, [ip, #1620]!	; 0x654

00010a08 <exit@plt>:
   10a08:	add	ip, pc, #0, 12
   10a0c:	add	ip, ip, #86016	; 0x15000
   10a10:	ldr	pc, [ip, #1612]!	; 0x64c

00010a14 <strtoul@plt>:
   10a14:	add	ip, pc, #0, 12
   10a18:	add	ip, ip, #86016	; 0x15000
   10a1c:	ldr	pc, [ip, #1604]!	; 0x644

00010a20 <strlen@plt>:
   10a20:	add	ip, pc, #0, 12
   10a24:	add	ip, ip, #86016	; 0x15000
   10a28:	ldr	pc, [ip, #1596]!	; 0x63c

00010a2c <__errno_location@plt>:
   10a2c:	add	ip, pc, #0, 12
   10a30:	add	ip, ip, #86016	; 0x15000
   10a34:	ldr	pc, [ip, #1588]!	; 0x634

00010a38 <memset@plt>:
   10a38:	add	ip, pc, #0, 12
   10a3c:	add	ip, ip, #86016	; 0x15000
   10a40:	ldr	pc, [ip, #1580]!	; 0x62c

00010a44 <putchar@plt>:
   10a44:	add	ip, pc, #0, 12
   10a48:	add	ip, ip, #86016	; 0x15000
   10a4c:	ldr	pc, [ip, #1572]!	; 0x624

00010a50 <__printf_chk@plt>:
   10a50:	add	ip, pc, #0, 12
   10a54:	add	ip, ip, #86016	; 0x15000
   10a58:	ldr	pc, [ip, #1564]!	; 0x61c

00010a5c <write@plt>:
   10a5c:	add	ip, pc, #0, 12
   10a60:	add	ip, ip, #86016	; 0x15000
   10a64:	ldr	pc, [ip, #1556]!	; 0x614

00010a68 <__fprintf_chk@plt>:
   10a68:	add	ip, pc, #0, 12
   10a6c:	add	ip, ip, #86016	; 0x15000
   10a70:	ldr	pc, [ip, #1548]!	; 0x60c

00010a74 <fclose@plt>:
   10a74:	add	ip, pc, #0, 12
   10a78:	add	ip, ip, #86016	; 0x15000
   10a7c:	ldr	pc, [ip, #1540]!	; 0x604

00010a80 <__fread_chk@plt>:
   10a80:	add	ip, pc, #0, 12
   10a84:	add	ip, ip, #86016	; 0x15000
   10a88:	ldr	pc, [ip, #1532]!	; 0x5fc

00010a8c <fputc@plt>:
   10a8c:	add	ip, pc, #0, 12
   10a90:	add	ip, ip, #86016	; 0x15000
   10a94:	ldr	pc, [ip, #1524]!	; 0x5f4

00010a98 <fdatasync@plt>:
   10a98:	add	ip, pc, #0, 12
   10a9c:	add	ip, ip, #86016	; 0x15000
   10aa0:	ldr	pc, [ip, #1516]!	; 0x5ec

00010aa4 <abort@plt>:
   10aa4:	add	ip, pc, #0, 12
   10aa8:	add	ip, ip, #86016	; 0x15000
   10aac:	ldr	pc, [ip, #1508]!	; 0x5e4

00010ab0 <close@plt>:
   10ab0:	add	ip, pc, #0, 12
   10ab4:	add	ip, ip, #86016	; 0x15000
   10ab8:	ldr	pc, [ip, #1500]!	; 0x5dc

Disassembly of section .text:

00010ac0 <.text>:
   10ac0:	svcmi	0x00f0e92d
   10ac4:			; <UNDEFINED> instruction: 0x03a8f246
   10ac8:	cfstr32pl	mvfx15, [r9, #-692]	; 0xfffffd4c
   10acc:	movweq	pc, #8896	; 0x22c0	; <UNPREDICTABLE>
   10ad0:	sfmeq	f7, 3, [r4], {70}	; 0x46
   10ad4:	sfmeq	f7, 1, [r2], {192}	; 0xc0
   10ad8:	ldmdavs	fp, {r0, r1, r2, r7, ip, sp, pc}
   10adc:	andpl	pc, r9, #54525952	; 0x3400000
   10ae0:	ldrdge	pc, [r0], -ip
   10ae4:	andscc	r2, r4, #0, 8
   10ae8:	strmi	r4, [r7], -lr, lsl #13
   10aec:	strtmi	r9, [r1], r6
   10af0:	strtmi	r1, [r6], -r8, lsl #26
   10af4:	strtmi	r4, [r5], -r1, lsr #12
   10af8:	strcc	r6, [r1, #-19]	; 0xffffffed
   10afc:	ble	6a15f8 <stdout@@GLIBC_2.4+0x67b53c>
   10b00:			; <UNDEFINED> instruction: 0xf8504680
   10b04:	ldmdavc	r3, {r2, r8, r9, fp, sp}
   10b08:	teqle	sl, sp, lsr #22
   10b0c:	svccc	0x0001f812
   10b10:	rscsle	r2, r2, r0, lsl #22
   10b14:	eorsle	r2, r0, r6, asr fp
   10b18:	blcs	b86bcc <stdout@@GLIBC_2.4+0xb60b10>
   10b1c:	blcs	1444efc <stdout@@GLIBC_2.4+0x141ee40>
   10b20:			; <UNDEFINED> instruction: 0xf812d12d
   10b24:	strcs	r3, [r1], #-3841	; 0xfffff0ff
   10b28:	strtmi	r4, [r1], r2, lsr #13
   10b2c:	mvnsle	r2, r0, lsl #22
   10b30:	adcsmi	r3, sp, #4194304	; 0x400000
   10b34:			; <UNDEFINED> instruction: 0x2c00dbe4
   10b38:	strhi	pc, [ip, #64]	; 0x40
   10b3c:	ldrdcc	pc, [r0], -lr
   10b40:	ldrteq	pc, [r0], #582	; 0x246	; <UNPREDICTABLE>
   10b44:	streq	pc, [r2], #-704	; 0xfffffd40
   10b48:	vrhadd.s8	d18, d5, d1
   10b4c:	vmlal.s<illegal width 8>	<illegal reg q10.5>, d0, d0[7]
   10b50:	movwls	r0, #513	; 0x201
   10b54:			; <UNDEFINED> instruction: 0xf7ff6820
   10b58:	vmax.f32	d30, d21, d8
   10b5c:	stmdavs	r3!, {r5, r7, ip, lr}
   10b60:	vrshr.s64	q9, q1, #64
   10b64:	tstcs	r1, r1
   10b68:	svc	0x0024f7ff
   10b6c:			; <UNDEFINED> instruction: 0xf7ff2001
   10b70:	blcs	1c4c8a8 <stdout@@GLIBC_2.4+0x1c267ec>
   10b74:	blcs	1dc4ed0 <stdout@@GLIBC_2.4+0x1d9ee14>
   10b78:	strcs	sp, [r1], -r1, lsl #2
   10b7c:	smlabtcs	r1, r6, r7, lr
   10b80:	stccs	7, cr14, [r0], {196}	; 0xc4
   10b84:	strbhi	pc, [r2, #-64]!	; 0xffffffc0	; <UNPREDICTABLE>
   10b88:			; <UNDEFINED> instruction: 0xf0402900
   10b8c:			; <UNDEFINED> instruction: 0xf50d8316
   10b90:			; <UNDEFINED> instruction: 0xf50d5a93
   10b94:			; <UNDEFINED> instruction: 0xf10a640f
   10b98:	vpmin.s8	d16, d1, d0
   10b9c:	stmdage	lr!, {r3, r4, r7, r9, ip}
   10ba0:	blcc	cce4 <raise@plt-0x3c34>
   10ba4:			; <UNDEFINED> instruction: 0xf7ff460f
   10ba8:	andcs	lr, r8, #72, 30	; 0x120
   10bac:			; <UNDEFINED> instruction: 0xf8cd962e
   10bb0:	eorsls	r9, r0, #188	; 0xbc
   10bb4:	stcvc	8, cr15, [r0], #-272	; 0xfffffef0
   10bb8:			; <UNDEFINED> instruction: 0xf8444620
   10bbc:	subscs	r7, r8, #28, 24	; 0x1c00
   10bc0:	ldcvc	8, cr15, [r8], {68}	; 0x44
   10bc4:			; <UNDEFINED> instruction: 0xf8442100
   10bc8:	ldrcc	r7, [r8], #3088	; 0xc10
   10bcc:	stcvc	8, cr15, [r4], #272	; 0x110
   10bd0:	stclt	8, cr15, [r0], #272	; 0x110
   10bd4:	svc	0x0030f7ff
   10bd8:	mcrrvc	8, 4, pc, r0, cr4	; <UNPREDICTABLE>
   10bdc:	ldcvc	8, cr15, [ip], #-272	; 0xfffffef0
   10be0:	ldcvc	8, cr15, [r8], #-272	; 0xfffffef0
   10be4:	ldcvc	8, cr15, [r4], #-272	; 0xfffffef0
   10be8:	ldclt	8, cr15, [r0], #-272	; 0xfffffef0
   10bec:	stcvc	8, cr15, [ip], #-272	; 0xfffffef0
   10bf0:	stcvc	8, cr15, [r8], #-272	; 0xfffffef0
   10bf4:	bicsle	r4, sp, r4, asr r5
   10bf8:			; <UNDEFINED> instruction: 0xf50d9b06
   10bfc:			; <UNDEFINED> instruction: 0xf1095992
   10c00:	vmul.i8	d16, d6, d4
   10c04:	blne	16d16fc <stdout@@GLIBC_2.4+0x16ab640>
   10c08:	movwcs	r9, #777	; 0x309
   10c0c:	cmppl	r0, r5, asr #4	; <UNPREDICTABLE>
   10c10:			; <UNDEFINED> instruction: 0xf2c0469b
   10c14:	vsubl.s8	q8, d0, d2
   10c18:	movwls	r0, #24833	; 0x6101
   10c1c:	tstls	fp, sl, lsl #4
   10c20:			; <UNDEFINED> instruction: 0xf8cd9307
   10c24:	blls	230cac <stdout@@GLIBC_2.4+0x20abf0>
   10c28:			; <UNDEFINED> instruction: 0xf8532400
   10c2c:	ldrtmi	r6, [r0], -fp, lsr #32
   10c30:	mrc	7, 7, APSR_nzcv, cr6, cr15, {7}
   10c34:	ldcpl	6, cr4, [r7, #-520]!	; 0xfffffdf8
   10c38:	svccs	0x00001935
   10c3c:			; <UNDEFINED> instruction: 0xf7ffd063
   10c40:	stmdavs	r3, {r1, r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
   10c44:	andscs	pc, r7, r3, lsr r8	; <UNPREDICTABLE>
   10c48:	movtcc	pc, #962	; 0x3c2	; <UNPREDICTABLE>
   10c4c:	svclt	0x00082f3b
   10c50:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   10c54:	cmple	r1, r0, lsl #22
   10c58:	svccs	0x00249906
   10c5c:	stmdbcs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   10c60:	tstcs	r1, r4, lsl pc
   10c64:	svccs	0x00232100
   10c68:			; <UNDEFINED> instruction: 0xf041bf08
   10c6c:	stmdbcs	r0, {r0, r8}
   10c70:	stmdavc	r8!, {r1, r2, r3, r4, r5, r8, ip, lr, pc}^
   10c74:	cfmsuba32vs	mvax2, mvax15, mvfx12, mvfx3
   10c78:	movwcs	lr, #31488	; 0x7b00
   10c7c:			; <UNDEFINED> instruction: 0xf0004573
   10c80:	lfmle	f0, 3, [r8, #-0]
   10c84:	cdpeq	2, 6, cr15, cr14, cr7, {2}
   10c88:			; <UNDEFINED> instruction: 0xf0004573
   10c8c:	ldclle	3, cr8, [r5], #-564	; 0xfffffdcc
   10c90:	cmncc	r0, r6, asr #4	; <UNPREDICTABLE>
   10c94:			; <UNDEFINED> instruction: 0xf000428b
   10c98:	vcgt.u8	d8, d16, d24
   10c9c:			; <UNDEFINED> instruction: 0xf64380d3
   10ca0:	addmi	r6, fp, #1073741839	; 0x4000000f
   10ca4:	bicshi	pc, r3, r0
   10ca8:	teqvs	lr, r3, asr #12	; <UNPREDICTABLE>
   10cac:			; <UNDEFINED> instruction: 0xf040428b
   10cb0:	sfmne	f0, 1, [r2], #204	; 0xcc
   10cb4:			; <UNDEFINED> instruction: 0x46484631
   10cb8:	stc2	0, cr15, [r0]
   10cbc:	mulcc	r0, r9, r8
   10cc0:	blcs	224d8 <close@plt+0x11a28>
   10cc4:	bicshi	pc, r3, #0
   10cc8:	stmdage	lr!, {r0, r3, r6, r9, sl, lr}
   10ccc:	cdp2	0, 3, cr15, cr2, cr0, {0}
   10cd0:			; <UNDEFINED> instruction: 0xf0002800
   10cd4:	stmdavs	r3, {r1, r2, r3, r5, r6, sl, pc}^
   10cd8:			; <UNDEFINED> instruction: 0xf0002b00
   10cdc:	eorsls	r8, r3, r1, ror r4
   10ce0:	svccs	0x0000e7a9
   10ce4:	svccs	0x0022d0a7
   10ce8:			; <UNDEFINED> instruction: 0xf815d01e
   10cec:	strcc	r7, [r1], #-3841	; 0xfffff0ff
   10cf0:	andle	r2, r3, sl, lsl #30
   10cf4:	mvnsle	r2, fp, lsr pc
   10cf8:	mvnsle	r2, r0, lsl #22
   10cfc:	ldmdbne	r5!, {r0, sl, ip, sp}
   10d00:	svccs	0x00005d37
   10d04:	blls	285378 <stdout@@GLIBC_2.4+0x25f2bc>
   10d08:	bleq	8d13c <stdout@@GLIBC_2.4+0x67080>
   10d0c:	cfstr32le	mvfx4, [sl], {91}	; 0x5b
   10d10:	blcs	37934 <stdout@@GLIBC_2.4+0x11878>
   10d14:	ldrbhi	pc, [pc], #-64	; 10d1c <close@plt+0x26c>	; <UNPREDICTABLE>
   10d18:	blcs	37938 <stdout@@GLIBC_2.4+0x1187c>
   10d1c:	ldrbhi	pc, [r7], #-64	; 0xffffffc0	; <UNPREDICTABLE>
   10d20:	stmdage	lr!, {r1, r2, r8, fp, ip, pc}
   10d24:			; <UNDEFINED> instruction: 0xff70f000
   10d28:	blcs	8bd19c <stdout@@GLIBC_2.4+0x8970e0>
   10d2c:	movwcs	fp, #3848	; 0xf08
   10d30:			; <UNDEFINED> instruction: 0x463be7db
   10d34:	vaba.s8	q15, q9, <illegal reg q4.5>
   10d38:	addmi	r4, fp, #-2147483634	; 0x8000000e
   10d3c:	andshi	pc, r5, #0
   10d40:			; <UNDEFINED> instruction: 0xf643dd47
   10d44:	addmi	r4, fp, #60, 2
   10d48:	teqhi	ip, #0	; <UNPREDICTABLE>
   10d4c:	rschi	pc, r4, r0, lsl #6
   10d50:	teqmi	pc, r2, asr #4	; <UNPREDICTABLE>
   10d54:			; <UNDEFINED> instruction: 0xf000428b
   10d58:			; <UNDEFINED> instruction: 0xf642814f
   10d5c:	addmi	r6, fp, #1073741839	; 0x4000000f
   10d60:	bicshi	pc, sl, r0, asr #32
   10d64:	smlatbcs	r0, r3, ip, r1
   10d68:	andge	pc, r0, sp, asr #17
   10d6c:	tstls	r1, r2, lsr r6
   10d70:	stmdbge	ip, {r1, r2, r3, r5, fp, sp, pc}
   10d74:	ldc2	0, cr15, [r0, #4]
   10d78:	ldrb	r4, [ip, -r4, lsl #12]
   10d7c:	msrvc	(UNDEF: 108), r7
   10d80:			; <UNDEFINED> instruction: 0xf000428b
   10d84:	vhsub.u8	q4, q8, <illegal reg q8.5>
   10d88:	vhadd.s8	d24, d23, d18
   10d8c:	addmi	r0, fp, #-2147483620	; 0x8000001c
   10d90:	mrshi	pc, (UNDEF: 76)	; <UNPREDICTABLE>
   10d94:	msrvc	(UNDEF: 98), r7
   10d98:			; <UNDEFINED> instruction: 0xf040428b
   10d9c:			; <UNDEFINED> instruction: 0xf10d81bd
   10da0:	stcne	8, cr0, [r3], #352	; 0x160
   10da4:	streq	pc, [r8, -r8, lsr #3]!
   10da8:			; <UNDEFINED> instruction: 0xf8cd2002
   10dac:	ldrtmi	sl, [r2], -r0
   10db0:	ldrtmi	r9, [r9], -r1
   10db4:			; <UNDEFINED> instruction: 0xf001a82e
   10db8:	ldmdavs	fp!, {r0, r1, r2, r3, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
   10dbc:	strmi	r3, [r4], -r1, lsl #22
   10dc0:	vqdmulh.s<illegal width 8>	d2, d0, d3
   10dc4:	ldm	pc, {r0, r3, r6, r7, r8, r9, pc}^	; <UNPREDICTABLE>
   10dc8:	orrseq	pc, r3, r3, lsl r0	; <UNPREDICTABLE>
   10dcc:	orrseq	r0, sp, r1, lsr #3
   10dd0:	vand	d16, d18, d8
   10dd4:	addmi	r1, fp, #-1073741809	; 0xc000000f
   10dd8:	sbcshi	pc, r6, #0
   10ddc:	svcpl	0x0005f5b3
   10de0:			; <UNDEFINED> instruction: 0x81b1f2c0
   10de4:	msrmi	R8_fiq, r2
   10de8:			; <UNDEFINED> instruction: 0xf000428b
   10dec:	vhadd.s8	q12, q9, <illegal reg q8.5>
   10df0:	addmi	r4, fp, #1073741834	; 0x4000000a
   10df4:	orrshi	pc, r0, r0, asr #32
   10df8:	blcs	37a1c <stdout@@GLIBC_2.4+0x11960>
   10dfc:	strthi	pc, [lr], #-0
   10e00:	movwls	r3, #31489	; 0x7b01
   10e04:	blcs	b7a24 <stdout@@GLIBC_2.4+0x91968>
   10e08:	bichi	pc, sl, #0, 6
   10e0c:	andcs	r1, r1, r3, lsr #25
   10e10:	andge	pc, r0, sp, asr #17
   10e14:	andls	sl, r1, ip, lsl #18
   10e18:	stmdage	lr!, {r1, r4, r5, r9, sl, lr}
   10e1c:	ldc2	0, cr15, [ip, #-4]!
   10e20:	strmi	r9, [r4], -ip, lsl #22
   10e24:			; <UNDEFINED> instruction: 0xf0002b00
   10e28:	stmdbls	r7, {r0, r2, r5, r8, r9, pc}
   10e2c:	andcs	sl, r0, #14336	; 0x3800
   10e30:			; <UNDEFINED> instruction: 0xf8539206
   10e34:	bl	fcf00 <stdout@@GLIBC_2.4+0xd6e44>
   10e38:	blls	211944 <stdout@@GLIBC_2.4+0x1eb888>
   10e3c:			; <UNDEFINED> instruction: 0xf8536854
   10e40:	ldrbt	r6, [r8], fp, lsr #32
   10e44:	msrvs	(UNDEF: 98), r6
   10e48:			; <UNDEFINED> instruction: 0xf000428b
   10e4c:	vhadd.s8	d24, d23, d11
   10e50:	addmi	r0, fp, #-2147483623	; 0x80000019
   10e54:	msrhi	SPSR_, r0, asr #32
   10e58:	ldrtmi	r1, [r1], -r2, lsr #25
   10e5c:	strcs	r4, [r8, #-1608]	; 0xfffff9b8
   10e60:	stc2l	0, cr15, [ip], {0}
   10e64:			; <UNDEFINED> instruction: 0xf50d9b30
   10e68:	ldrls	r6, [r0, #-666]!	; 0xfffffd66
   10e6c:	orrmi	pc, r0, #-1073741824	; 0xc0000000
   10e70:	blcc	6279c <stdout@@GLIBC_2.4+0x3c6e0>
   10e74:	vdiveq.f64	d14, d3, d2
   10e78:	eorcs	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   10e7c:	ldcpl	8, cr15, [r8], {94}	; 0x5e
   10e80:	ldcvc	8, cr15, [ip], {94}	; 0x5e
   10e84:	ldccc	8, cr15, [r4], {94}	; 0x5e
   10e88:	strls	r9, [r5, -r4, lsl #10]
   10e8c:	ldcpl	8, cr15, [r0], {94}	; 0x5e
   10e90:			; <UNDEFINED> instruction: 0xf85e9303
   10e94:	strls	r3, [r2, #-3084]	; 0xfffff3f4
   10e98:	stcpl	8, cr15, [r8], {94}	; 0x5e
   10e9c:			; <UNDEFINED> instruction: 0xf85e9301
   10ea0:	strls	r3, [r0, #-3076]	; 0xfffff3fc
   10ea4:	andcs	r4, r1, r4, lsl #12
   10ea8:	ldcl	7, cr15, [r2, #1020]	; 0x3fc
   10eac:	ldmdavs	r8, {r1, r3, r8, r9, fp, ip, pc}
   10eb0:	ldcl	7, cr15, [r0, #-1020]	; 0xfffffc04
   10eb4:			; <UNDEFINED> instruction: 0xf43f2800
   10eb8:			; <UNDEFINED> instruction: 0xf642aebe
   10ebc:			; <UNDEFINED> instruction: 0xf6426154
   10ec0:	vmov.i32	d23, #4	; 0x00000004
   10ec4:	vaddw.s8	q8, q0, d1
   10ec8:			; <UNDEFINED> instruction: 0xf0000001
   10ecc:	vadd.f32	<illegal reg q15.5>, <illegal reg q3.5>, <illegal reg q6.5>
   10ed0:	addmi	r7, fp, #-1073741796	; 0xc000001c
   10ed4:			; <UNDEFINED> instruction: 0xf647d037
   10ed8:	addmi	r0, fp, #112, 2
   10edc:	tsthi	ip, r0, asr #32	; <UNPREDICTABLE>
   10ee0:	andcs	r1, r2, #41728	; 0xa300
   10ee4:	andge	pc, r0, sp, asr #17
   10ee8:	andls	sl, r1, #12, 18	; 0x30000
   10eec:	ldrtmi	sl, [r2], -lr, lsr #16
   10ef0:	ldc2l	0, cr15, [r2], {1}
   10ef4:			; <UNDEFINED> instruction: 0xf5b29a0d
   10ef8:	strmi	r7, [r4], -r0, lsl #31
   10efc:	orrhi	pc, r3, #0, 4
   10f00:	andsmi	r1, sl, #1328	; 0x530
   10f04:	cmnhi	pc, #64	; 0x40	; <UNPREDICTABLE>
   10f08:	andmi	r9, fp, #12, 18	; 0x30000
   10f0c:	cmnhi	fp, #64	; 0x40	; <UNPREDICTABLE>
   10f10:			; <UNDEFINED> instruction: 0xf001a82e
   10f14:	pkhtb	pc, lr, r9, asr #16	; <UNPREDICTABLE>
   10f18:	teqmi	sp, r3, asr #12	; <UNPREDICTABLE>
   10f1c:			; <UNDEFINED> instruction: 0xf040428b
   10f20:	stcne	0, cr8, [r3], #688	; 0x2b0
   10f24:			; <UNDEFINED> instruction: 0xf8cd2001
   10f28:	stmdbge	ip, {sp, pc}
   10f2c:	ldrtmi	r9, [r2], -r1
   10f30:			; <UNDEFINED> instruction: 0xf001a82e
   10f34:	blls	cd0200 <stdout@@GLIBC_2.4+0xcaa144>
   10f38:	blcs	22750 <close@plt+0x11ca0>
   10f3c:	cmnhi	r8, #0	; <UNPREDICTABLE>
   10f40:	ldrbvs	r9, [sl, ip, lsl #20]
   10f44:	stcne	6, cr14, [r2], #476	; 0x1dc
   10f48:			; <UNDEFINED> instruction: 0x46484631
   10f4c:	mrrc2	0, 0, pc, r6, cr0	; <UNPREDICTABLE>
   10f50:	strbmi	r4, [r8], -r4, lsl #12
   10f54:	stcl	7, cr15, [r4, #-1020]!	; 0xfffffc04
   10f58:	strmi	r4, [r2], -r9, asr #12
   10f5c:			; <UNDEFINED> instruction: 0xf0009833
   10f60:			; <UNDEFINED> instruction: 0xe668ffd7
   10f64:	andcs	r1, r2, r3, lsr #25
   10f68:	andls	sl, r1, ip, lsl #18
   10f6c:	andge	pc, r0, sp, asr #17
   10f70:	stmdage	lr!, {r1, r4, r5, r9, sl, lr}
   10f74:	ldc2	0, cr15, [r0], {1}
   10f78:	ldmibcs	pc!, {r0, r2, r3, r8, fp, ip, pc}^	; <UNPREDICTABLE>
   10f7c:	vmax.s8	d4, d0, d4
   10f80:	stcls	3, cr8, [ip, #-320]	; 0xfffffec0
   10f84:	addvs	pc, r0, #1325400064	; 0x4f000000
   10f88:			; <UNDEFINED> instruction: 0xf7ff4648
   10f8c:	stccs	13, cr14, [r0, #-344]	; 0xfffffea8
   10f90:	mrcge	4, 2, APSR_nzcv, cr1, cr15, {1}
   10f94:	svcvs	0x0080f5b5
   10f98:	strbmi	r4, [r9], -pc, lsr #12
   10f9c:	svclt	0x00289833
   10fa0:	strvs	pc, [r0, pc, asr #8]
   10fa4:			; <UNDEFINED> instruction: 0xf000463a
   10fa8:	blne	ffb90e7c <stdout@@GLIBC_2.4+0xffb6adc0>
   10fac:			; <UNDEFINED> instruction: 0xe642d1f2
   10fb0:	blcs	3f7bd4 <stdout@@GLIBC_2.4+0x3d1b18>
   10fb4:	movthi	pc, #13056	; 0x3300	; <UNPREDICTABLE>
   10fb8:	blge	3b73dc <stdout@@GLIBC_2.4+0x391320>
   10fbc:	mvfeqs	f7, f1
   10fc0:	sbceq	lr, r1, #3072	; 0xc00
   10fc4:	eorslt	pc, r1, r3, asr #16
   10fc8:	subsvs	r9, r4, r6, lsl #22
   10fcc:			; <UNDEFINED> instruction: 0xf0402b00
   10fd0:	smlattcs	r1, r2, r2, r8
   10fd4:	smlatbls	r1, r3, ip, r1
   10fd8:	stmdbge	ip, {r1, r2, r3, r5, fp, sp, pc}
   10fdc:			; <UNDEFINED> instruction: 0xf8cd4632
   10fe0:			; <UNDEFINED> instruction: 0xf8cda000
   10fe4:			; <UNDEFINED> instruction: 0xf001e01c
   10fe8:	blls	35014c <stdout@@GLIBC_2.4+0x32a090>
   10fec:			; <UNDEFINED> instruction: 0xf383fab3
   10ff0:	movwls	r0, #26971	; 0x695b
   10ff4:	ldr	r4, [lr], -r4, lsl #12
   10ff8:	blcs	37c1c <stdout@@GLIBC_2.4+0x11b60>
   10ffc:	msrhi	CPSR_fsx, #0
   11000:	blcs	37c20 <stdout@@GLIBC_2.4+0x11b64>
   11004:	adcshi	pc, sp, r0, asr #32
   11008:	andcs	r1, r1, r3, lsr #25
   1100c:	andge	pc, r0, sp, asr #17
   11010:	andls	sl, r1, ip, lsl #18
   11014:	stmdage	lr!, {r1, r4, r5, r9, sl, lr}
   11018:	ldc2	0, cr15, [lr], #-4
   1101c:	blcs	37c54 <stdout@@GLIBC_2.4+0x11b98>
   11020:	svclt	0x00189b06
   11024:	movwls	r2, #25347	; 0x6303
   11028:	str	r4, [r4], -r4, lsl #12
   1102c:	stmdbge	ip, {r0, r1, r5, r7, sl, fp, ip}
   11030:	ldrtmi	r2, [r2], -r1, lsl #10
   11034:	andge	pc, r0, sp, asr #17
   11038:	strls	sl, [r1, #-2094]	; 0xfffff7d2
   1103c:	stc2	0, cr15, [ip], #-4
   11040:	stmdbls	fp, {r2, r3, r9, fp, ip, pc}
   11044:	strtmi	r4, [r8], -r4, lsl #12
   11048:	stc	7, cr15, [r2, #-1020]	; 0xfffffc04
   1104c:	stcne	7, cr14, [r3], #184	; 0xb8
   11050:			; <UNDEFINED> instruction: 0xf8cd2001
   11054:	stmdbge	ip, {sp, pc}
   11058:	ldrtmi	r9, [r2], -r1
   1105c:			; <UNDEFINED> instruction: 0xf001a82e
   11060:	blls	d100d4 <stdout@@GLIBC_2.4+0xcea018>
   11064:	blcs	2287c <close@plt+0x11dcc>
   11068:	svcge	0x006af47f
   1106c:	sbcsmi	pc, ip, r5, asr #4
   11070:	vsubhn.i16	d20, q0, <illegal reg q12.5>
   11074:			; <UNDEFINED> instruction: 0xf0000001
   11078:			; <UNDEFINED> instruction: 0xf643fb69
   1107c:	addmi	r4, fp, #-2147483633	; 0x8000000f
   11080:	stfned	f5, [r2], #296	; 0x128
   11084:			; <UNDEFINED> instruction: 0x46484631
   11088:	blx	fee4d092 <stdout@@GLIBC_2.4+0xfee26fd6>
   1108c:	mulcc	r0, r9, r8
   11090:	blcs	228a8 <close@plt+0x11df8>
   11094:	adchi	pc, r9, #0
   11098:	stmdage	lr!, {r0, r3, r6, r9, sl, lr}
   1109c:	mcrr2	0, 0, pc, sl, cr0	; <UNPREDICTABLE>
   110a0:			; <UNDEFINED> instruction: 0xf0002800
   110a4:	blls	cb1b50 <stdout@@GLIBC_2.4+0xc8ba94>
   110a8:	svclt	0x00044298
   110ac:	teqls	r2, #0, 6
   110b0:	addsmi	r9, r8, #52224	; 0xcc00
   110b4:	movwcs	fp, #3844	; 0xf04
   110b8:			; <UNDEFINED> instruction: 0xf0009333
   110bc:	ldr	pc, [sl, #3363]!	; 0xd23
   110c0:	stcne	8, cr15, [r8], #-352	; 0xfffffea0
   110c4:			; <UNDEFINED> instruction: 0xf0019833
   110c8:			; <UNDEFINED> instruction: 0xf858fc19
   110cc:	beq	6e0174 <stdout@@GLIBC_2.4+0x6ba0b8>
   110d0:	stccc	8, cr15, [r8], #-288	; 0xfffffee0
   110d4:	ldmdals	r3!, {r0, r3, r4, r5, fp, sp, lr}
   110d8:	ldc2	0, cr15, [r0], {1}
   110dc:	beq	6eb1d0 <stdout@@GLIBC_2.4+0x6c5114>
   110e0:	ldmdavs	r9!, {r0, r1, r3, r4, r5, sp, lr}
   110e4:			; <UNDEFINED> instruction: 0xf0019833
   110e8:	ldmdavs	fp!, {r0, r3, sl, fp, ip, sp, lr, pc}
   110ec:	eorsvs	r0, fp, fp, lsl sl
   110f0:	ldmdals	r3!, {r0, r3, r4, r5, fp, sp, lr}
   110f4:	stc2	0, cr15, [r2], {1}
   110f8:			; <UNDEFINED> instruction: 0xf818e59d
   110fc:	ldmdals	r3!, {r0, r2, r5, sl, fp, ip}
   11100:	blx	fff4d10e <stdout@@GLIBC_2.4+0xfff27052>
   11104:	ldmdals	r3!, {r0, r3, r4, r5, r6, fp, pc}
   11108:	blx	ffe4d116 <stdout@@GLIBC_2.4+0xffe2705a>
   1110c:	ldmdals	r3!, {r0, r3, r4, r5, fp, sp, lr}
   11110:			; <UNDEFINED> instruction: 0xf0010a09
   11114:			; <UNDEFINED> instruction: 0xe7ebfbf3
   11118:			; <UNDEFINED> instruction: 0xf14005d3
   1111c:	ldmdacs	sp!, {r0, r1, r3, r4, r5, r6, r9, pc}
   11120:	rsbshi	pc, r8, #64	; 0x40
   11124:	andcs	r1, r1, r3, lsr #25
   11128:	andls	r4, r1, r2, lsr r6
   1112c:	andge	pc, r0, sp, asr #17
   11130:	stmdage	lr!, {r2, r3, r8, fp, sp, pc}
   11134:			; <UNDEFINED> instruction: 0xf0013706
   11138:	blls	34fffc <stdout@@GLIBC_2.4+0x329f40>
   1113c:			; <UNDEFINED> instruction: 0xf842aa2e
   11140:	strmi	r3, [r4], -r7, lsr #32
   11144:	vqrshl.s8	q15, <illegal reg q11.5>, q1
   11148:	addmi	r1, fp, #1073741832	; 0x40000008
   1114c:	stfned	f5, [r3], #912	; 0x390
   11150:			; <UNDEFINED> instruction: 0xf8cda90c
   11154:	ldrtmi	sl, [r2], -r0
   11158:	stmdage	lr!, {r0, sl, sp}
   1115c:			; <UNDEFINED> instruction: 0xf0019401
   11160:	stmdbls	ip, {r0, r1, r3, r4, r7, r8, r9, fp, ip, sp, lr, pc}
   11164:			; <UNDEFINED> instruction: 0xf000a82e
   11168:	blls	2106ac <stdout@@GLIBC_2.4+0x1ea5f0>
   1116c:			; <UNDEFINED> instruction: 0xf0002b00
   11170:	blls	1b1b4c <stdout@@GLIBC_2.4+0x18ba90>
   11174:			; <UNDEFINED> instruction: 0xf0002b01
   11178:	blcs	31994 <stdout@@GLIBC_2.4+0xb8d8>
   1117c:	movwcs	fp, #12040	; 0x2f08
   11180:	svccs	0x000a9306
   11184:	cfldrsge	mvf15, [sl, #252]!	; 0xfc
   11188:	and	r2, sl, r0, lsl #6
   1118c:			; <UNDEFINED> instruction: 0xf43f2f00
   11190:	svccs	0x0022ad52
   11194:			; <UNDEFINED> instruction: 0xf815d00a
   11198:	strcc	r7, [r1], #-3841	; 0xfffff0ff
   1119c:			; <UNDEFINED> instruction: 0xf43f2f0a
   111a0:	svccs	0x003badad
   111a4:	blcs	45974 <stdout@@GLIBC_2.4+0x1f8b8>
   111a8:	str	sp, [r7, #501]!	; 0x1f5
   111ac:	blcs	8bd620 <stdout@@GLIBC_2.4+0x897564>
   111b0:	movwcs	fp, #3848	; 0xf08
   111b4:	ldrtmi	lr, [fp], -pc, ror #15
   111b8:			; <UNDEFINED> instruction: 0xf8dee7ed
   111bc:	vhadd.s8	d20, d6, d0
   111c0:			; <UNDEFINED> instruction: 0xf2c006b0
   111c4:	vmax.s8	d16, d5, d2
   111c8:	tstcs	r1, ip, ror #4
   111cc:	andeq	pc, r1, #192, 4
   111d0:			; <UNDEFINED> instruction: 0x46236830
   111d4:	bl	3b61dc <stdout@@GLIBC_2.4+0x390120>
   111d8:			; <UNDEFINED> instruction: 0xf7ff0485
   111dc:	svcls	0x0006ec46
   111e0:	ldmdavs	r4!, {r0, r2, r6, r9, ip, sp, lr, pc}^
   111e4:	bne	134daf8 <stdout@@GLIBC_2.4+0x1327a3c>
   111e8:	ldmibvc	r4!, {r2, r6, r9, sl, ip, sp, lr, pc}
   111ec:	stmdaeq	r1, {r6, r7, r9, ip, sp, lr, pc}
   111f0:	beq	8dcf8 <stdout@@GLIBC_2.4+0x67c3c>
   111f4:	stmdbeq	r1, {r6, r7, r9, ip, sp, lr, pc}
   111f8:	blcc	14f350 <stdout@@GLIBC_2.4+0x129294>
   111fc:	msrcc	(UNDEF: 111), r6
   11200:	ldmdavc	sl, {r3, r4, fp, ip, sp, lr}^
   11204:	andcs	lr, r0, #2048	; 0x800
   11208:			; <UNDEFINED> instruction: 0xf000428a
   1120c:	stfled	f0, [r0, #-416]!	; 0xfffffe60
   11210:	msreq	(UNDEF: 102), r7
   11214:			; <UNDEFINED> instruction: 0xf000428a
   11218:	ldfled	f0, [sl, #-372]!	; 0xfffffe8c
   1121c:	msrvc	(UNDEF: 98), r7
   11220:			; <UNDEFINED> instruction: 0xf000428a
   11224:	stflep	f0, [r4, #-452]!	; 0xfffffe3c
   11228:	cmnvc	r2, r7, asr #4	; <UNPREDICTABLE>
   1122c:			; <UNDEFINED> instruction: 0xf000428a
   11230:	vrhadd.u8	q12, q0, q11
   11234:	vand	d24, d23, d8
   11238:	addmi	r7, sl, #-1073741796	; 0xc000001c
   1123c:	mrshi	pc, (UNDEF: 64)	; <UNPREDICTABLE>
   11240:	cmneq	r0, r7, asr #12	; <UNPREDICTABLE>
   11244:	cmnle	r6, sl, lsl #5
   11248:	teqvs	r8, #68, 4	; 0x40000004	; <UNPREDICTABLE>
   1124c:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
   11250:			; <UNDEFINED> instruction: 0xf643e0ff
   11254:	addmi	r4, sl, #60, 2
   11258:	cmphi	fp, r0	; <UNPREDICTABLE>
   1125c:	vfma.f32	d29, d2, d18
   11260:	addmi	r4, sl, #1073741834	; 0x4000000a
   11264:	cmphi	pc, r0	; <UNPREDICTABLE>
   11268:	rschi	pc, r2, r0, lsl #6
   1126c:	teqne	pc, r2, asr #4	; <UNPREDICTABLE>
   11270:			; <UNDEFINED> instruction: 0xf000428a
   11274:	vand	q12, q1, <illegal reg q1.5>
   11278:	addmi	r4, sl, #40, 2
   1127c:	tsthi	r1, r0	; <UNPREDICTABLE>
   11280:	msrne	R9_usr, r2
   11284:	cmple	r6, sl, lsl #5
   11288:	orrpl	pc, r4, #68, 12	; 0x4400000
   1128c:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
   11290:			; <UNDEFINED> instruction: 0xf646e0df
   11294:	addmi	r1, sl, #-1073741797	; 0xc000001b
   11298:	msrhi	CPSR_fs, r0
   1129c:	vfma.f32	d29, d6, d28
   112a0:	addmi	r5, sl, #120, 2
   112a4:	msrhi	CPSR_c, r0
   112a8:	msrvs	(UNDEF: 98), r6
   112ac:			; <UNDEFINED> instruction: 0xf000428a
   112b0:	vqadd.s8	q12, q11, <illegal reg q9.5>
   112b4:	addmi	r3, sl, #112, 2
   112b8:	vand	d29, d4, d29
   112bc:	vrsra.s64	d22, d28, #64
   112c0:	sbc	r0, r6, r1, lsl #6
   112c4:	teqvs	sp, r3, asr #12	; <UNPREDICTABLE>
   112c8:			; <UNDEFINED> instruction: 0xf000428a
   112cc:	vrhadd.u8	q4, q0, q0
   112d0:			; <UNDEFINED> instruction: 0xf643809d
   112d4:	addmi	r4, sl, #-2147483633	; 0x8000000f
   112d8:	teqhi	r4, r0	; <UNPREDICTABLE>
   112dc:	sbcshi	pc, r7, r0, asr #5
   112e0:	teqvs	ip, r3, asr #12	; <UNPREDICTABLE>
   112e4:	smlawble	r6, sl, r2, r4
   112e8:	movtne	pc, #34372	; 0x8644	; <UNPREDICTABLE>
   112ec:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
   112f0:	vhadd.s8	d30, d23, d31
   112f4:	addmi	r0, sl, #-2147483620	; 0x8000001c
   112f8:	teqhi	pc, r0	; <UNPREDICTABLE>
   112fc:	cmncc	r4, r7, asr #4	; <UNPREDICTABLE>
   11300:			; <UNDEFINED> instruction: 0xf000428a
   11304:	vqadd.s8	d24, d23, d31
   11308:	addmi	r0, sl, #-2147483621	; 0x8000001b
   1130c:	vand	d29, d4, d3
   11310:	vbic.i32	d19, #2048	; 0x00000800
   11314:	adds	r0, ip, r1, lsl #6
   11318:	cmnvs	r5, r6, asr #12	; <UNPREDICTABLE>
   1131c:			; <UNDEFINED> instruction: 0xf000428a
   11320:			; <UNDEFINED> instruction: 0xf64680d4
   11324:	addmi	r7, sl, #112, 2
   11328:	adchi	pc, r7, r0
   1132c:	msrpl	(UNDEF: 101), r6
   11330:			; <UNDEFINED> instruction: 0xf000428a
   11334:	vqadd.s8	q12, <illegal reg q10.5>, <illegal reg q14.5>
   11338:	tstcs	r1, r0, lsr r2
   1133c:	andeq	pc, r1, #192, 4
   11340:			; <UNDEFINED> instruction: 0xf7ff6830
   11344:	umull	lr, r9, r2, fp
   11348:	ldmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}^
   1134c:			; <UNDEFINED> instruction: 0xf1a81ca3
   11350:	andcs	r0, r2, r8, lsr #14
   11354:	andge	pc, r0, sp, asr #17
   11358:	andls	r4, r1, r2, lsr r6
   1135c:	stmdage	lr!, {r0, r3, r4, r5, r9, sl, lr}
   11360:	blx	fe6cd36c <stdout@@GLIBC_2.4+0xfe6a72b0>
   11364:	blcc	6b558 <stdout@@GLIBC_2.4+0x4549c>
   11368:	blcs	e2b80 <stdout@@GLIBC_2.4+0xbcac4>
   1136c:	rscshi	pc, r4, r0, lsl #4
   11370:			; <UNDEFINED> instruction: 0xf852a201
   11374:	svclt	0x0000f023
   11378:	strdeq	r1, [r1], -r1	; <UNPREDICTABLE>
   1137c:	andeq	r1, r1, r3, ror #1
   11380:	ldrdeq	r1, [r1], -r5
   11384:	andeq	r1, r1, r1, asr #1
   11388:	stmdbge	ip, {r0, r1, r5, r7, sl, fp, ip}
   1138c:			; <UNDEFINED> instruction: 0xf8cd2001
   11390:	andls	sl, r1, r0
   11394:	stmdage	lr!, {r1, r4, r5, r9, sl, lr}
   11398:	blx	1fcd3a4 <stdout@@GLIBC_2.4+0x1fa72e8>
   1139c:	strmi	r9, [r4], -ip, lsl #18
   113a0:			; <UNDEFINED> instruction: 0xf43f2900
   113a4:	ldrb	sl, [sp], r8, asr #24
   113a8:	stfned	f1, [r3], #4
   113ac:	andge	pc, r0, sp, asr #17
   113b0:	stmdbge	ip, {r1, r4, r5, r9, sl, lr}
   113b4:			; <UNDEFINED> instruction: 0xf001a82e
   113b8:	strmi	pc, [r4], -pc, ror #20
   113bc:			; <UNDEFINED> instruction: 0xf7ff200a
   113c0:	ldrb	lr, [r3, #-2882]!	; 0xfffff4be
   113c4:	ldrtmi	r1, [r1], -r2, lsr #25
   113c8:			; <UNDEFINED> instruction: 0xf0004648
   113cc:			; <UNDEFINED> instruction: 0xf899fa17
   113d0:	strmi	r3, [r4], -r0
   113d4:	suble	r2, r7, r0, lsl #22
   113d8:	stmdage	lr!, {r0, r3, r6, r9, sl, lr}
   113dc:	blx	feacd3e4 <stdout@@GLIBC_2.4+0xfeaa7328>
   113e0:			; <UNDEFINED> instruction: 0xf0002800
   113e4:	eorsls	r8, r2, r0, ror #1
   113e8:	cfstrsne	mvf14, [r3], #148	; 0x94
   113ec:	strcs	sl, [r1, #-2316]	; 0xfffff6f4
   113f0:			; <UNDEFINED> instruction: 0xf8cd4632
   113f4:	stmdage	lr!, {sp, pc}
   113f8:			; <UNDEFINED> instruction: 0xf0019501
   113fc:	strtmi	pc, [sl], -sp, asr #20
   11400:	strmi	r9, [r4], -ip, lsl #18
   11404:			; <UNDEFINED> instruction: 0xf000a82e
   11408:	ldr	pc, [r4], #-3551	; 0xfffff221
   1140c:	msrne	(UNDEF: 100), r6
   11410:	subsle	r4, r0, sl, lsl #5
   11414:	cmnne	r3, r6, asr #4	; <UNPREDICTABLE>
   11418:			; <UNDEFINED> instruction: 0xf000428a
   1141c:			; <UNDEFINED> instruction: 0xf643808e
   11420:	addmi	r6, sl, #-2147483633	; 0x8000000f
   11424:			; <UNDEFINED> instruction: 0xf644d187
   11428:	vrsra.s64	<illegal reg q8.5>, q8, #64
   1142c:	ands	r0, r0, r1, lsl #6
   11430:	teqmi	pc, r2, asr #4	; <UNPREDICTABLE>
   11434:	eorsle	r4, r9, sl, lsl #5
   11438:	teqvs	sp, r2, asr #12	; <UNPREDICTABLE>
   1143c:	rsbsle	r4, ip, sl, lsl #5
   11440:	teqmi	sl, r2, asr #4	; <UNPREDICTABLE>
   11444:			; <UNDEFINED> instruction: 0xf47f428a
   11448:			; <UNDEFINED> instruction: 0xf644af76
   1144c:	vqdmlal.s<illegal width 8>	<illegal reg q11.5>, d0, d0[2]
   11450:	strbmi	r0, [r2], -r1, lsl #6
   11454:	ldmdavs	r0!, {r0, r8, sp}
   11458:	bl	1cf45c <stdout@@GLIBC_2.4+0x1a93a0>
   1145c:	adcmi	r3, pc, #4194304	; 0x400000
   11460:	mcrge	7, 6, pc, cr10, cr15, {1}	; <UNPREDICTABLE>
   11464:	bllt	fe0cf468 <stdout@@GLIBC_2.4+0xfe0a93ac>
   11468:			; <UNDEFINED> instruction: 0xf7ff9332
   1146c:	teqls	r3, #228, 22	; 0x39000
   11470:	bllt	ff88f474 <stdout@@GLIBC_2.4+0xff8693b8>
   11474:			; <UNDEFINED> instruction: 0xf7ff9306
   11478:	vpadd.i8	<illegal reg q13.5>, <illegal reg q9.5>, q7
   1147c:	vbic.i32	q10, #3072	; 0x00000c00
   11480:	strb	r0, [r6, r1, lsl #6]!
   11484:	orrsne	pc, r0, #68, 4	; 0x40000004
   11488:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
   1148c:			; <UNDEFINED> instruction: 0xf644e7e1
   11490:	vqdmlal.s<illegal width 8>	q8, d16, d0[0]
   11494:	ldrb	r0, [ip, r1, lsl #6]
   11498:	mvnsvs	pc, #68, 4	; 0x40000004
   1149c:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
   114a0:			; <UNDEFINED> instruction: 0xf644e7d7
   114a4:	vsubw.s8	<illegal reg q11.5>, q8, d0
   114a8:	ldrb	r0, [r2, r1, lsl #6]
   114ac:	mvnvs	pc, #68, 12	; 0x4400000
   114b0:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
   114b4:	vabd.s8	q15, <illegal reg q10.5>, <illegal reg q6.5>
   114b8:	vqdmlal.s<illegal width 8>	<illegal reg q9.5>, d16, d0[3]
   114bc:	strb	r0, [r8, r1, lsl #6]
   114c0:	teqvc	r8, #68, 4	; 0x40000004	; <UNPREDICTABLE>
   114c4:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
   114c8:			; <UNDEFINED> instruction: 0xf643e7c3
   114cc:	vorr.i32	d23, #0	; 0x00000000
   114d0:	ldr	r0, [lr, r1, lsl #6]!
   114d4:	cmncc	r0, #68, 4	; 0x40000004	; <UNPREDICTABLE>
   114d8:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
   114dc:	ldmvc	fp, {r0, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   114e0:	svclt	0x00142b6e
   114e4:			; <UNDEFINED> instruction: 0x464b4653
   114e8:			; <UNDEFINED> instruction: 0xf644e7b3
   114ec:	vrsra.s64	<illegal reg q10.5>, q0, #64
   114f0:	str	r0, [lr, r1, lsl #6]!
   114f4:	msrcs	SPSR_s, #68, 12	; 0x4400000
   114f8:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
   114fc:	vabd.s8	d30, d20, d25
   11500:	vqdmlal.s<illegal width 8>	<illegal reg q11.5>, d16, d0[5]
   11504:	str	r0, [r4, r1, lsl #6]!
   11508:			; <UNDEFINED> instruction: 0x73a4f244
   1150c:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
   11510:			; <UNDEFINED> instruction: 0xf644e79f
   11514:	vsubw.s8	<illegal reg q8.5>, q8, d0
   11518:	ldr	r0, [sl, r1, lsl #6]
   1151c:			; <UNDEFINED> instruction: 0x53a4f644
   11520:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
   11524:			; <UNDEFINED> instruction: 0xf644e795
   11528:	vorr.i32	d23, #1024	; 0x00000400
   1152c:	ldr	r0, [r0, r1, lsl #6]
   11530:	orrmi	pc, r0, #68, 4	; 0x40000004
   11534:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
   11538:	vabd.s8	d30, d20, d11
   1153c:	vqdmlal.s<illegal width 8>	q9, d16, d0[2]
   11540:	str	r0, [r6, r1, lsl #6]
   11544:	msrne	SPSR_s, #68, 12	; 0x4400000
   11548:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
   1154c:			; <UNDEFINED> instruction: 0xf644e781
   11550:	vsubw.s8	<illegal reg q8.5>, q0, d4
   11554:	ldrb	r0, [ip, -r1, lsl #6]!
   11558:	rscsmi	pc, ip, r5, asr #4
   1155c:	vsubhn.i16	d20, q0, <illegal reg q12.5>
   11560:			; <UNDEFINED> instruction: 0xf0000001
   11564:	vtst.8	<illegal reg q15.5>, <illegal reg q11.5>, <illegal reg q9.5>
   11568:	addmi	r7, sl, #108, 2
   1156c:	mcrge	4, 7, pc, cr3, cr15, {3}	; <UNPREDICTABLE>
   11570:	msrvc	SPSR_, #68, 4	; 0x40000004
   11574:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
   11578:	vabd.s8	q15, q2, <illegal reg q13.5>
   1157c:	vorr.i32	q10, #0	; 0x00000000
   11580:	strb	r0, [r6, -r1, lsl #6]!
   11584:	stmdbge	ip, {r1, r2, r8, r9, fp, ip, pc}
   11588:	andge	pc, r0, sp, asr #17
   1158c:	stmdage	lr!, {r1, r4, r5, r9, sl, lr}
   11590:	stcne	3, cr9, [r3], #4
   11594:	movwcc	lr, #13607	; 0x3527
   11598:	ands	pc, ip, sp, asr #17
   1159c:	ldrb	r9, [r0, #774]!	; 0x306
   115a0:	movwls	r3, #27395	; 0x6b03
   115a4:	andcs	lr, r0, #994050048	; 0x3b400000
   115a8:	stmdage	lr!, {r0, r3, r6, r9, sl, lr}
   115ac:			; <UNDEFINED> instruction: 0xf9f2f001
   115b0:	andcs	lr, r1, #6553600	; 0x640000
   115b4:	stmdage	lr!, {r0, r3, r6, r9, sl, lr}
   115b8:			; <UNDEFINED> instruction: 0xf9ecf001
   115bc:	bllt	fe40f5c0 <stdout@@GLIBC_2.4+0xfe3e9504>
   115c0:	rsbsmi	pc, ip, r5, asr #4
   115c4:	vmlsl.s<illegal width 8>	q10, d0, d1[2]
   115c8:			; <UNDEFINED> instruction: 0xf0000001
   115cc:	vst2.32	{d31-d32}, [pc :256]
   115d0:			; <UNDEFINED> instruction: 0xf00060c2
   115d4:	vtst.8	<illegal reg q15.5>, <illegal reg q10.5>, <illegal reg q14.5>
   115d8:	vand	<illegal reg q10.5>, <illegal reg q2.5>, q4
   115dc:	vmov.i32	<illegal reg q10.5>, #12	; 0x0000000c
   115e0:	vaddw.s8	q8, q0, d1
   115e4:			; <UNDEFINED> instruction: 0xf0000001
   115e8:	vtst.8	d31, d21, d17
   115ec:			; <UNDEFINED> instruction: 0x462940bc
   115f0:	andeq	pc, r1, r0, asr #5
   115f4:			; <UNDEFINED> instruction: 0xf8aaf000
   115f8:	adcmi	pc, r4, r5, asr #4
   115fc:	vmlsl.s<illegal width 8>	q10, d0, d1[2]
   11600:			; <UNDEFINED> instruction: 0xf0000001
   11604:	vadd.i8	d31, d21, d19
   11608:	strtmi	r5, [r9], -ip, lsr #32
   1160c:	andeq	pc, r1, r0, asr #5
   11610:			; <UNDEFINED> instruction: 0xf89cf000
   11614:	subpl	pc, r8, r5, asr #4
   11618:	vsubhn.i16	d20, q0, <illegal reg q12.5>
   1161c:			; <UNDEFINED> instruction: 0xf0000001
   11620:	vtst.8	d31, d21, d5
   11624:			; <UNDEFINED> instruction: 0x46295014
   11628:	andeq	pc, r1, r0, asr #5
   1162c:			; <UNDEFINED> instruction: 0xf88ef000
   11630:	rscmi	pc, ip, r5, asr #4
   11634:	vsubhn.i16	d20, q0, <illegal reg q12.5>
   11638:			; <UNDEFINED> instruction: 0xf0000001
   1163c:	vadd.i8	d31, d21, d7
   11640:			; <UNDEFINED> instruction: 0x46294050
   11644:	andeq	pc, r1, r0, asr #5
   11648:			; <UNDEFINED> instruction: 0xf880f000
   1164c:	andge	pc, r0, ip, asr #17
   11650:	blt	fe6cf654 <stdout@@GLIBC_2.4+0xfe6a9598>
   11654:	andge	pc, r0, ip, asr #17
   11658:	blt	1c4f65c <stdout@@GLIBC_2.4+0x1c295a0>
   1165c:	rsbmi	pc, r4, r5, asr #4
   11660:	vsubhn.i16	d20, q0, <illegal reg q12.5>
   11664:			; <UNDEFINED> instruction: 0xf0000001
   11668:	svclt	0x0000f871
   1166c:	bleq	4d7b0 <stdout@@GLIBC_2.4+0x276f4>
   11670:	cdpeq	0, 0, cr15, cr0, cr15, {2}
   11674:	strbtmi	fp, [sl], -r2, lsl #24
   11678:	strlt	fp, [r1], #-1028	; 0xfffffbfc
   1167c:			; <UNDEFINED> instruction: 0xc010f8df
   11680:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
   11684:	blmi	123698 <stdout@@GLIBC_2.4+0xfd5dc>
   11688:	stmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1168c:	b	2cf690 <stdout@@GLIBC_2.4+0x2a95d4>
   11690:	andeq	r2, r1, r9, ror #26
   11694:	andeq	r0, r1, r1, asr #21
   11698:	andeq	r2, r1, sp, lsr #26
   1169c:	ldr	r3, [pc, #20]	; 116b8 <close@plt+0xc08>
   116a0:	ldr	r2, [pc, #20]	; 116bc <close@plt+0xc0c>
   116a4:	add	r3, pc, r3
   116a8:	ldr	r2, [r3, r2]
   116ac:	cmp	r2, #0
   116b0:	bxeq	lr
   116b4:	b	109f0 <__gmon_start__@plt>
   116b8:	andeq	r4, r1, r4, asr r9
   116bc:	muleq	r0, r8, r0
   116c0:	vqdmulh.s<illegal width 8>	d20, d6, d7
   116c4:	vaddl.s8	q8, d16, d24
   116c8:	bne	6d16d8 <stdout@@GLIBC_2.4+0x6ab61c>
   116cc:	stmdble	r5, {r1, r2, r8, r9, fp, sp}
   116d0:	movweq	pc, #576	; 0x240	; <UNPREDICTABLE>
   116d4:	movweq	pc, #704	; 0x2c0	; <UNPREDICTABLE>
   116d8:	ldrmi	fp, [r8, -r3, lsl #2]
   116dc:	svclt	0x00004770
   116e0:	andeq	r6, r2, fp, lsr #1
   116e4:			; <UNDEFINED> instruction: 0x03a8f246
   116e8:	adceq	pc, r8, r6, asr #4
   116ec:	movweq	pc, #8896	; 0x22c0	; <UNPREDICTABLE>
   116f0:	andeq	pc, r2, r0, asr #5
   116f4:	addne	r1, r9, r9, lsl sl
   116f8:	bicsvc	lr, r1, r1, lsl #22
   116fc:	andle	r1, r5, r9, asr #32
   11700:	movweq	pc, #576	; 0x240	; <UNPREDICTABLE>
   11704:	movweq	pc, #704	; 0x2c0	; <UNPREDICTABLE>
   11708:	ldrmi	fp, [r8, -r3, lsl #2]
   1170c:	svclt	0x00004770
   11710:	vqrshl.s8	d27, d0, d6
   11714:	vmls.i<illegal width 8>	d16, d16, d0[0]
   11718:	stmdavc	r3!, {r1, sl}
   1171c:			; <UNDEFINED> instruction: 0xf7ffb91b
   11720:	movwcs	pc, #8143	; 0x1fcf	; <UNPREDICTABLE>
   11724:	ldclt	0, cr7, [r0, #-140]	; 0xffffff74
   11728:			; <UNDEFINED> instruction: 0xf645b508
   1172c:	vaddl.s8	<illegal reg q11.5>, d0, d12
   11730:	stmdavs	r3, {r1}
   11734:	pop	{r0, r1, r4, r8, fp, ip, sp, pc}
   11738:	ldrb	r4, [r3, r8]
   1173c:	movweq	pc, #576	; 0x240	; <UNPREDICTABLE>
   11740:	movweq	pc, #704	; 0x2c0	; <UNPREDICTABLE>
   11744:	rscsle	r2, r6, r0, lsl #22
   11748:			; <UNDEFINED> instruction: 0xe7f44798
   1174c:	sbceq	pc, r4, #1610612740	; 0x60000004
   11750:	andeq	pc, r2, #192, 4
   11754:	vrshl.s8	d27, d0, d6
   11758:	ldmdavs	r3, {r4, r5, r7, sl}
   1175c:	strmi	fp, [r5], -r3, lsl #1
   11760:	vsubhn.i16	d20, q0, q7
   11764:	stmiblt	r3, {r1, sl}
   11768:	stmdavs	r0!, {r0, r1, r4, r5, r9, sl, lr}
   1176c:			; <UNDEFINED> instruction: 0xf6429500
   11770:	tstcs	r1, r8, ror r2
   11774:	andeq	pc, r1, #192, 4
   11778:	ldmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1177c:			; <UNDEFINED> instruction: 0x03a4f246
   11780:	movweq	pc, #8896	; 0x22c0	; <UNPREDICTABLE>
   11784:			; <UNDEFINED> instruction: 0xf7ff6818
   11788:	stmdavs	r1!, {r6, r8, fp, sp, lr, pc}
   1178c:			; <UNDEFINED> instruction: 0xf7ff200a
   11790:			; <UNDEFINED> instruction: 0xe7e9e97e
   11794:	cfstr64ne	mvdx11, [sp, #224]	; 0xe0
   11798:	adcmi	r6, r5, #132, 16	; 0x840000
   1179c:	bne	1887fcc <stdout@@GLIBC_2.4+0x1861f10>
   117a0:	ldmibcs	pc!, {r0, r7, sp, lr}^	; <UNPREDICTABLE>
   117a4:			; <UNDEFINED> instruction: 0xf501dc0d
   117a8:	smlabbcc	r1, r3, r3, r7
   117ac:			; <UNDEFINED> instruction: 0xf8406081
   117b0:	ldclt	0, cr2, [r8, #-140]!	; 0xffffff74
   117b4:	addpl	pc, r8, r2, asr #12
   117b8:	vmov.i32	d20, #150994944	; 0x09000000
   117bc:			; <UNDEFINED> instruction: 0xf7ff0001
   117c0:			; <UNDEFINED> instruction: 0xf642ffc5
   117c4:			; <UNDEFINED> instruction: 0x46195098
   117c8:	andeq	pc, r1, r0, asr #5
   117cc:			; <UNDEFINED> instruction: 0xffbef7ff
   117d0:	asrseq	pc, r6, #4	; <UNPREDICTABLE>
   117d4:	smlabteq	r2, r0, r2, pc	; <UNPREDICTABLE>
   117d8:			; <UNDEFINED> instruction: 0xf642b508
   117dc:	strmi	r5, [r3], -r8, lsr #5
   117e0:	andeq	pc, r1, #192, 4
   117e4:	tstcs	r1, r8, lsl #16
   117e8:	ldmdb	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   117ec:			; <UNDEFINED> instruction: 0x03a4f246
   117f0:	movweq	pc, #8896	; 0x22c0	; <UNPREDICTABLE>
   117f4:			; <UNDEFINED> instruction: 0xf7ff6818
   117f8:	svclt	0x0000e908
   117fc:	mvnsmi	lr, sp, lsr #18
   11800:	ldrmi	r4, [r4], -lr, lsl #12
   11804:			; <UNDEFINED> instruction: 0xf7ff4605
   11808:	ldmdbne	r2!, {r1, r3, r4, r5, r6, r7, fp, sp, lr, pc}
   1180c:	and	r6, r2, r7, lsl #16
   11810:	subsle	r2, r0, sl, lsl #22
   11814:	ldmdavc	r3, {r0, sl, ip, sp}
   11818:	andcc	r4, r1, #17825792	; 0x1100000
   1181c:	andseq	pc, r3, r7, lsr r8	; <UNPREDICTABLE>
   11820:	ldrbtle	r0, [r5], #1152	; 0x480
   11824:	svclt	0x00182b27
   11828:	cmple	sl, r2, lsr #22
   1182c:	stmdaeq	r1, {r2, r8, ip, sp, lr, pc}
   11830:			; <UNDEFINED> instruction: 0x0c08eb06
   11834:	andeq	pc, r8, r6, lsl r8	; <UNPREDICTABLE>
   11838:	svclt	0x00182800
   1183c:	eorsle	r2, ip, sl, lsl #16
   11840:	eorsle	r4, ip, r3, lsl #5
   11844:	strbmi	r4, [r2], -r4, ror #12
   11848:	addmi	lr, r3, #1
   1184c:			; <UNDEFINED> instruction: 0xf814d008
   11850:	andcc	r0, r1, #1, 30
   11854:	svclt	0x00182800
   11858:	mvnsle	r2, sl, lsl #16
   1185c:	cmnle	r2, r3, lsl #5
   11860:	ldcpl	12, cr1, [r3, #-336]!	; 0xfffffeb0
   11864:	andseq	pc, r3, r7, lsr r8	; <UNPREDICTABLE>
   11868:	strle	r0, [sp, #-1152]	; 0xfffffb80
   1186c:	andle	r2, pc, sl, lsl #22
   11870:	and	r1, r1, r0, lsr r9
   11874:	andle	r2, fp, sl, lsl #22
   11878:	svccc	0x0001f810
   1187c:			; <UNDEFINED> instruction: 0xf8373401
   11880:			; <UNDEFINED> instruction: 0xf41ee013
   11884:	mvnsle	r5, r0, lsl #30
   11888:	svclt	0x00182b00
   1188c:	teqle	r9, fp, lsr fp
   11890:	streq	lr, [r8, -r2, lsr #23]
   11894:			; <UNDEFINED> instruction: 0xf5b74661
   11898:	ble	ee96a0 <stdout@@GLIBC_2.4+0xec35e4>
   1189c:	ldrtmi	r4, [sl], -r6, lsr #8
   118a0:			; <UNDEFINED> instruction: 0xf7ff4628
   118a4:	movwcs	lr, #2142	; 0x85e
   118a8:	ldmdavc	r3!, {r0, r1, r3, r5, r6, r7, r8, sl, ip, lr}
   118ac:	strcc	fp, [r1], #-259	; 0xfffffefd
   118b0:	pop	{r5, r9, sl, lr}
   118b4:			; <UNDEFINED> instruction: 0x270081f0
   118b8:			; <UNDEFINED> instruction: 0x4642e7f0
   118bc:	strbmi	lr, [r2], -lr, asr #15
   118c0:	blcs	4b800 <stdout@@GLIBC_2.4+0x25744>
   118c4:	blcs	f0152c <stdout@@GLIBC_2.4+0xedb470>
   118c8:	svclt	0x00144620
   118cc:	strcs	r2, [r0, -r1, lsl #14]
   118d0:	svclt	0x000c2b0a
   118d4:			; <UNDEFINED> instruction: 0xf0072300
   118d8:	ldmdbne	r7!, {r0, r8, r9}
   118dc:			; <UNDEFINED> instruction: 0xf817b303
   118e0:	andcc	r2, r1, r1, lsl #30
   118e4:	svclt	0x00182a00
   118e8:	svclt	0x00142a3b
   118ec:	movwcs	r2, #769	; 0x301
   118f0:	svclt	0x000c2a0a
   118f4:			; <UNDEFINED> instruction: 0xf0032300
   118f8:	blcs	12504 <close@plt+0x1a54>
   118fc:	blne	2060c0 <stdout@@GLIBC_2.4+0x1e0004>
   11900:	strb	r4, [r8, r4, lsl #12]
   11904:	sbcle	r2, r3, sl, lsl #22
   11908:	rscpl	pc, r0, r2, asr #12
   1190c:	andeq	pc, r1, r0, asr #5
   11910:			; <UNDEFINED> instruction: 0xff1cf7ff
   11914:	andvs	pc, r4, r2, asr #12
   11918:	andeq	pc, r1, r0, asr #5
   1191c:			; <UNDEFINED> instruction: 0xff16f7ff
   11920:			; <UNDEFINED> instruction: 0x460e461f
   11924:			; <UNDEFINED> instruction: 0xf642e7bb
   11928:	vmla.i<illegal width 8>	d21, d16, d0[1]
   1192c:			; <UNDEFINED> instruction: 0xf7ff0001
   11930:	svclt	0x0000ff0d
   11934:			; <UNDEFINED> instruction: 0x4607b5f8
   11938:	strmi	r4, [r5], -lr, lsl #12
   1193c:			; <UNDEFINED> instruction: 0xf8d52400
   11940:			; <UNDEFINED> instruction: 0x46303818
   11944:			; <UNDEFINED> instruction: 0x46193598
   11948:			; <UNDEFINED> instruction: 0xf7feb113
   1194c:			; <UNDEFINED> instruction: 0xb120efec
   11950:	cfldrscs	mvf3, [r0], {1}
   11954:	strdcs	sp, [r0], -r3
   11958:			; <UNDEFINED> instruction: 0xf607bdf8
   1195c:	orrscs	r0, r8, #24
   11960:	andeq	pc, r4, r3, lsl #22
   11964:	svclt	0x0000bdf8
   11968:	biceq	pc, r4, #1610612740	; 0x60000004
   1196c:	movweq	pc, #8896	; 0x22c0	; <UNPREDICTABLE>
   11970:	vrshl.s8	d27, d0, d6
   11974:	ldmdavs	fp, {r4, r5, r7, sl}
   11978:	strmi	fp, [r6], -r3, lsl #1
   1197c:	vsubhn.i16	d20, q0, <illegal reg q6.5>
   11980:	ldmiblt	fp!, {r1, sl}
   11984:	ldmda	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11988:	stmdavs	r0, {r2, r5, fp, sp, lr}
   1198c:	stmda	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11990:	strls	r4, [r0], -fp, lsr #12
   11994:	andsvs	pc, r4, #69206016	; 0x4200000
   11998:	vaddw.s8	q9, q0, d1
   1199c:	andls	r0, r1, r1, lsl #4
   119a0:			; <UNDEFINED> instruction: 0xf7ff4620
   119a4:	vadd.i8	q15, q3, q9
   119a8:	vsubw.s8	q8, q8, d20
   119ac:	ldmdavs	r8, {r1, r8, r9}
   119b0:	stmda	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   119b4:	andcs	r6, sl, r1, lsr #16
   119b8:	stmda	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   119bc:	svclt	0x0000e7e2
   119c0:	mvnsmi	lr, #737280	; 0xb4000
   119c4:			; <UNDEFINED> instruction: 0xf8d04604
   119c8:			; <UNDEFINED> instruction: 0xf8d4008c
   119cc:			; <UNDEFINED> instruction: 0xf8d43084
   119d0:			; <UNDEFINED> instruction: 0xf8d47080
   119d4:	blne	ff769c1c <stdout@@GLIBC_2.4+0xff743b60>
   119d8:	rsbsle	r2, r8, r0, lsl #16
   119dc:	rsbsle	r2, r2, r0, lsl #28
   119e0:	lfmle	f4, 2, [ip, #-748]!	; 0xfffffd14
   119e4:	ldrtmi	r6, [sl], #-4002	; 0xfffff05e
   119e8:	ldmdale	r4!, {r0, r1, r4, r7, r9, lr}^
   119ec:	ldrtmi	r4, [r1], -sl, lsr #12
   119f0:	svc	0x00cef7fe
   119f4:	eorsle	r2, r9, r0, lsl #16
   119f8:	bcs	2bc88 <stdout@@GLIBC_2.4+0x5bcc>
   119fc:			; <UNDEFINED> instruction: 0x4639d17a
   11a00:			; <UNDEFINED> instruction: 0xf7fe69a0
   11a04:			; <UNDEFINED> instruction: 0xf8d4efba
   11a08:	addsmi	r3, r8, #128	; 0x80
   11a0c:	vrhadd.s8	<illegal reg q14.5>, q3, <illegal reg q13.5>
   11a10:	vabdl.s8	q8, d16, d20
   11a14:			; <UNDEFINED> instruction: 0xf04f0702
   11a18:			; <UNDEFINED> instruction: 0xf04f0901
   11a1c:	strtmi	r0, [sl], -r3, lsl #16
   11a20:	stmibvs	r0!, {r0, r4, r5, r9, sl, lr}
   11a24:	ldmda	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11a28:	suble	r2, r4, r0, lsl #16
   11a2c:	movtle	r4, #25221	; 0x6285
   11a30:	blle	85ba38 <stdout@@GLIBC_2.4+0x83597c>
   11a34:			; <UNDEFINED> instruction: 0xf8c41a2d
   11a38:			; <UNDEFINED> instruction: 0xf8c79014
   11a3c:	mvnle	r8, r0
   11a40:	ldrdcc	pc, [r0], r4
   11a44:	ldrdcs	pc, [r4], r4
   11a48:			; <UNDEFINED> instruction: 0x1090f8d4
   11a4c:			; <UNDEFINED> instruction: 0xf8d41ad2
   11a50:			; <UNDEFINED> instruction: 0xf7fe008c
   11a54:	stmiavs	r3!, {r1, r2, r7, r8, r9, sl, fp, sp, lr, pc}^
   11a58:	vand	<illegal reg q13.5>, q3, <illegal reg q1.5>
   11a5c:	vrsra.s64	d16, d16, #64
   11a60:	eorcs	r0, fp, r2, lsl #6
   11a64:			; <UNDEFINED> instruction: 0xf7ff6819
   11a68:	and	lr, r1, r2, lsl r8
   11a6c:	ldmiblt	r3!, {r0, r1, r5, r6, r7, fp, sp, lr}
   11a70:			; <UNDEFINED> instruction: 0x61232300
   11a74:	mvnshi	lr, #12386304	; 0xbd0000
   11a78:	svc	0x00d8f7fe
   11a7c:	blcs	2eba90 <stdout@@GLIBC_2.4+0x2c59d4>
   11a80:	blcs	845dbc <stdout@@GLIBC_2.4+0x81fd00>
   11a84:	blcs	145aac <stdout@@GLIBC_2.4+0x11f9f0>
   11a88:	vhadd.s8	<illegal reg q14.5>, <illegal reg q10.5>, <illegal reg q4.5>
   11a8c:	stmdavs	r1!, {r2, r3, r4, r7, lr}
   11a90:	andeq	pc, r1, r0, asr #5
   11a94:			; <UNDEFINED> instruction: 0xff68f7ff
   11a98:			; <UNDEFINED> instruction: 0xf7fe2001
   11a9c:	vrecps.f32	d30, d22, d22
   11aa0:	vrsra.s64	d16, d16, #64
   11aa4:	eorcs	r0, lr, r2, lsl #6
   11aa8:			; <UNDEFINED> instruction: 0xf7fe6819
   11aac:	movwcs	lr, #4080	; 0xff0
   11ab0:	pop	{r0, r1, r5, r8, sp, lr}
   11ab4:	vcge.s8	q12, q8, q12
   11ab8:			; <UNDEFINED> instruction: 0xf7ff1025
   11abc:			; <UNDEFINED> instruction: 0xf44ffe89
   11ac0:			; <UNDEFINED> instruction: 0xf7ff7093
   11ac4:	vceq.f32	d31, d16, d5
   11ac8:			; <UNDEFINED> instruction: 0xf7ff100f
   11acc:			; <UNDEFINED> instruction: 0xf44ffe81
   11ad0:			; <UNDEFINED> instruction: 0xf7ff7087
   11ad4:			; <UNDEFINED> instruction: 0xf240fe7d
   11ad8:			; <UNDEFINED> instruction: 0xf7ff1011
   11adc:			; <UNDEFINED> instruction: 0xf44ffe79
   11ae0:			; <UNDEFINED> instruction: 0xf7ff7088
   11ae4:			; <UNDEFINED> instruction: 0xf642fe75
   11ae8:	stmdavs	r1!, {r2, r3, r4, r5, sp, lr}
   11aec:	andeq	pc, r1, r0, asr #5
   11af0:			; <UNDEFINED> instruction: 0xff3af7ff
   11af4:	eorvs	pc, r8, r2, asr #12
   11af8:	vmlal.s8	q11, d0, d17
   11afc:			; <UNDEFINED> instruction: 0xf7ff0001
   11b00:	svclt	0x0000fe25
   11b04:	ldrblt	r6, [r0, #-2307]!	; 0xfffff6fd
   11b08:	blcs	23320 <close@plt+0x12870>
   11b0c:			; <UNDEFINED> instruction: 0xf8d4d14b
   11b10:	smlawblt	r0, ip, r0, r0
   11b14:	svc	0x0018f7fe
   11b18:			; <UNDEFINED> instruction: 0xf8c42300
   11b1c:			; <UNDEFINED> instruction: 0xf8d4308c
   11b20:			; <UNDEFINED> instruction: 0xb1200090
   11b24:	svc	0x0010f7fe
   11b28:			; <UNDEFINED> instruction: 0xf8c42300
   11b2c:	stmibvs	r0!, {r4, r7, ip, sp}
   11b30:	blle	61bb38 <stdout@@GLIBC_2.4+0x5f5a7c>
   11b34:	blcs	2c0c8 <stdout@@GLIBC_2.4+0x600c>
   11b38:	stmiavs	r3!, {r1, r2, r3, r4, r5, ip, lr, pc}^
   11b3c:	teqle	lr, r0, lsl #22
   11b40:	svc	0x00aaf7fe
   11b44:			; <UNDEFINED> instruction: 0xf7feb120
   11b48:	stmdavs	r3, {r1, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   11b4c:	cmple	sp, r6, lsl fp
   11b50:	blcs	2bee4 <stdout@@GLIBC_2.4+0x5e28>
   11b54:	stmibvs	r0!, {r0, r6, r8, ip, lr, pc}
   11b58:	svc	0x00aaf7fe
   11b5c:	cmple	ip, r0, lsl #16
   11b60:	mvnscc	pc, #79	; 0x4f
   11b64:	stmdavs	r0!, {r0, r1, r5, r7, r8, sp, lr}
   11b68:			; <UNDEFINED> instruction: 0xf7feb108
   11b6c:	strcs	lr, [r0, #-3822]	; 0xfffff112
   11b70:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   11b74:	strtmi	r6, [r9], -r5, lsr #32
   11b78:	subscs	r6, r8, #101	; 0x65
   11b7c:			; <UNDEFINED> instruction: 0xf10460a5
   11b80:			; <UNDEFINED> instruction: 0x61250020
   11b84:			; <UNDEFINED> instruction: 0x61a66165
   11b88:	svc	0x0056f7fe
   11b8c:	strbvs	r6, [r5, r5, lsr #15]!
   11b90:	addpl	pc, r0, r4, asr #17
   11b94:	addpl	pc, r4, r4, asr #17
   11b98:	addvs	pc, r8, r4, asr #17
   11b9c:	addpl	pc, ip, r4, asr #17
   11ba0:	addspl	pc, r0, r4, asr #17
   11ba4:			; <UNDEFINED> instruction: 0xf7ffbd70
   11ba8:	stmdbvs	r3!, {r0, r1, r3, r8, r9, sl, fp, ip, sp, lr, pc}
   11bac:	adcle	r2, lr, r0, lsl #22
   11bb0:	rsbne	pc, r9, r0, asr #4
   11bb4:	mcr2	7, 0, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   11bb8:	svc	0x007af7fe
   11bbc:	vaba.s8	q15, q11, q0
   11bc0:	vrsra.s64	d16, d16, #64
   11bc4:	eorcs	r0, sl, r2, lsl #6
   11bc8:			; <UNDEFINED> instruction: 0xf7fe6819
   11bcc:	stmibvs	r0!, {r5, r6, r8, r9, sl, fp, sp, lr, pc}
   11bd0:	svc	0x0062f7fe
   11bd4:	adcsle	r2, fp, r0, lsl #16
   11bd8:	vaba.s8	d30, d22, d21
   11bdc:	vrsra.s64	d16, d16, #64
   11be0:	eorscs	r0, fp, r2, lsl #6
   11be4:			; <UNDEFINED> instruction: 0xf7fe6819
   11be8:	sbfx	lr, r2, #30, #21
   11bec:	subvs	pc, ip, r2, asr #12
   11bf0:	vmlal.s8	q11, d0, d17
   11bf4:			; <UNDEFINED> instruction: 0xf7ff0001
   11bf8:			; <UNDEFINED> instruction: 0xf245feb7
   11bfc:	stmdavs	r1!, {r2, r4, r5, r7, lr}
   11c00:	andeq	pc, r1, r0, asr #5
   11c04:	mrc2	7, 5, pc, cr0, cr15, {7}
   11c08:	strpl	pc, [ip, #1280]	; 0x500
   11c0c:	ldreq	pc, [r8], #-1536	; 0xfffffa00
   11c10:			; <UNDEFINED> instruction: 0x460e3518
   11c14:	stmdavs	r3!, {r3, r8, sl, ip, sp, pc}
   11c18:			; <UNDEFINED> instruction: 0x4620b113
   11c1c:			; <UNDEFINED> instruction: 0xff72f7ff
   11c20:	adcmi	r3, ip, #152, 8	; 0x98000000
   11c24:	vand	<illegal reg q14.5>, q11, <illegal reg q11.5>
   11c28:			; <UNDEFINED> instruction: 0xf2c004bc
   11c2c:	stmdavs	r0!, {r1, sl}
   11c30:	mcr	7, 4, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
   11c34:	andle	r3, r3, r1
   11c38:			; <UNDEFINED> instruction: 0xf7fe6820
   11c3c:	smlalbblt	lr, r8, ip, lr
   11c40:	cmpvs	r4, r2, asr #12	; <UNPREDICTABLE>
   11c44:	subsvs	pc, ip, r2, asr #12
   11c48:	smlabteq	r1, r0, r2, pc	; <UNPREDICTABLE>
   11c4c:	andeq	pc, r1, r0, asr #5
   11c50:	mcr2	7, 4, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   11c54:			; <UNDEFINED> instruction: 0xf7fe6820
   11c58:	andcc	lr, r1, lr, lsl #30
   11c5c:			; <UNDEFINED> instruction: 0x4630d0f0
   11c60:	mrc	7, 6, APSR_nzcv, cr2, cr14, {7}
   11c64:	ldrblt	r6, [r0, #-2819]!	; 0xfffff4fd
   11c68:	eorsmi	pc, r0, #50331648	; 0x3000000
   11c6c:	svcpl	0x0000f5b2
   11c70:	tstle	r4, r4, lsl #12
   11c74:	ldrdeq	pc, [r8], r0
   11c78:	andsle	r1, r3, r2, asr #24
   11c7c:			; <UNDEFINED> instruction: 0xf403bd70
   11c80:	vst1.16	{d4-d7}, [r3 :256], r0
   11c84:			; <UNDEFINED> instruction: 0xf5b343e0
   11c88:	svclt	0x00184f80
   11c8c:	svcpl	0x0080f5b2
   11c90:	stclvs	15, cr11, [r0], {24}
   11c94:			; <UNDEFINED> instruction: 0xf642d1f2
   11c98:	stmdavs	r1!, {r4, r7, sp, lr}
   11c9c:	andeq	pc, r1, r0, asr #5
   11ca0:	ldc2l	7, cr15, [r4, #-1020]	; 0xfffffc04
   11ca4:	bllt	1eed038 <stdout@@GLIBC_2.4+0x1ec6f7c>
   11ca8:	bllt	156d244 <stdout@@GLIBC_2.4+0x1547188>
   11cac:	stmdbcs	r0, {r0, r5, r8, sl, fp, sp, lr}
   11cb0:	submi	sp, r9, #36, 26	; 0x900
   11cb4:	stmibvs	r0!, {r1, r9, sp}
   11cb8:	mrc	7, 2, APSR_nzcv, cr14, cr14, {7}
   11cbc:	strmi	r1, [r6], -r3, asr #24
   11cc0:			; <UNDEFINED> instruction: 0x462ad015
   11cc4:	ldrdne	pc, [r4], r4
   11cc8:			; <UNDEFINED> instruction: 0xf7fe69a0
   11ccc:			; <UNDEFINED> instruction: 0xf8d4ee56
   11cd0:	addsmi	r3, r8, #132	; 0x84
   11cd4:	stfvsd	f5, [r0, #-16]!
   11cd8:			; <UNDEFINED> instruction: 0xf8c44430
   11cdc:	ldcllt	0, cr0, [r0, #-544]!	; 0xfffffde0
   11ce0:	rsbsvs	pc, ip, r2, asr #12
   11ce4:	vmlal.s8	q11, d0, d17
   11ce8:			; <UNDEFINED> instruction: 0xf7ff0001
   11cec:			; <UNDEFINED> instruction: 0xf642fe3d
   11cf0:	stmdavs	r1!, {r2, r3, r5, r6, sp, lr}
   11cf4:	andeq	pc, r1, r0, asr #5
   11cf8:	mrc2	7, 1, pc, cr6, cr15, {7}
   11cfc:			; <UNDEFINED> instruction: 0xf7ff20c5
   11d00:	sbccs	pc, r4, r7, ror #26
   11d04:	stc2l	7, cr15, [r4, #-1020]!	; 0xfffffc04
   11d08:			; <UNDEFINED> instruction: 0xf7ff20c3
   11d0c:	svclt	0x0000fd61
   11d10:	mvnsmi	lr, sp, lsr #18
   11d14:	ldrdcc	pc, [r0], r0
   11d18:	addsmi	r6, sp, #788	; 0x314
   11d1c:			; <UNDEFINED> instruction: 0xf8d0db03
   11d20:	addsmi	r3, sp, #132	; 0x84
   11d24:	vstrcs	d13, [r0, #-492]	; 0xfffffe14
   11d28:	vsubhn.i16	d20, q0, q2
   11d2c:			; <UNDEFINED> instruction: 0xf7ff80c7
   11d30:	addmi	pc, r5, #612	; 0x264
   11d34:	sbchi	pc, r2, r0, lsl #1
   11d38:	ldrdcc	pc, [ip], r4
   11d3c:	blcs	2dbd8 <stdout@@GLIBC_2.4+0x7b1c>
   11d40:	addshi	pc, r0, r0
   11d44:	ldrsbthi	pc, [ip], #-132	; 0xffffff7c	; <UNPREDICTABLE>
   11d48:	ldrdvs	pc, [r0], r4
   11d4c:	blle	3e3414 <stdout@@GLIBC_2.4+0x3bd358>
   11d50:			; <UNDEFINED> instruction: 0x46371973
   11d54:	andle	r4, fp, #152, 10	; 0x26000000
   11d58:	ldrdcs	pc, [r4], r4
   11d5c:	bl	fe8a27b0 <stdout@@GLIBC_2.4+0xfe87c6f4>
   11d60:	svclt	0x00880606
   11d64:	stmdale	r4!, {r0, r2, r3, r5, r7, r8, r9, fp, ip}
   11d68:	rscvc	pc, r9, pc, asr #8
   11d6c:	ldc2	7, cr15, [r0, #-1020]!	; 0xfffffc04
   11d70:	blcs	2c204 <stdout@@GLIBC_2.4+0x6148>
   11d74:	strtmi	sp, [r9], -sp, ror #2
   11d78:			; <UNDEFINED> instruction: 0xf0004640
   11d7c:			; <UNDEFINED> instruction: 0xf8d4fe95
   11d80:	blx	15df9a <stdout@@GLIBC_2.4+0x137ede>
   11d84:	addsmi	pc, pc, #0, 14
   11d88:	andcs	sp, r0, #12
   11d8c:	stmibvs	r0!, {r0, r3, r4, r5, r9, sl, lr}
   11d90:	ldcl	7, cr15, [r2, #1016]!	; 0x3f8
   11d94:	svclt	0x00044287
   11d98:	addvc	pc, r4, r4, asr #17
   11d9c:	ldrsbthi	pc, [ip], #-132	; 0xffffff7c	; <UNPREDICTABLE>
   11da0:	adchi	pc, pc, r0, asr #32
   11da4:			; <UNDEFINED> instruction: 0xf8c44547
   11da8:	svclt	0x00d87080
   11dac:	vmax.u8	d2, d0, d0
   11db0:	strtmi	r8, [pc], #-148	; 11db8 <close@plt+0x1308>
   11db4:	vrshl.s8	q10, <illegal reg q3.5>, q0
   11db8:			; <UNDEFINED> instruction: 0xf8d4808c
   11dbc:	strbmi	r3, [r3, #-132]	; 0xffffff7c
   11dc0:	add	sp, r2, r6, lsl sp
   11dc4:			; <UNDEFINED> instruction: 0xf8d4d073
   11dc8:			; <UNDEFINED> instruction: 0xb1300090
   11dcc:	ldrdne	pc, [ip], r4
   11dd0:			; <UNDEFINED> instruction: 0x463a4430
   11dd4:			; <UNDEFINED> instruction: 0xf7fe4431
   11dd8:			; <UNDEFINED> instruction: 0xf8d4edc4
   11ddc:	blne	ffb59ff4 <stdout@@GLIBC_2.4+0xffb33f38>
   11de0:	ldrtmi	r4, [sl], #-1086	; 0xfffffbc2
   11de4:	addcs	pc, r4, r4, asr #17
   11de8:			; <UNDEFINED> instruction: 0xb1b56fe3
   11dec:	blle	1462840 <stdout@@GLIBC_2.4+0x143c784>
   11df0:	ldrdne	pc, [ip], r4
   11df4:	stmibvs	r0!, {r1, r3, r5, r9, sl, lr}
   11df8:			; <UNDEFINED> instruction: 0xf7fe4431
   11dfc:	mcrne	13, 0, lr, cr7, cr10, {4}
   11e00:			; <UNDEFINED> instruction: 0xf7fedae0
   11e04:	stmdavs	r3, {r2, r4, r9, sl, fp, sp, lr, pc}
   11e08:	andsle	r2, r1, r4, lsl #22
   11e0c:	tstle	r8, fp, lsl #22
   11e10:	ldrdcs	pc, [r4], r4
   11e14:	stccs	15, cr6, [r0, #-908]	; 0xfffffc74
   11e18:	addsmi	sp, r3, #232, 2	; 0x3a
   11e1c:	pop	{r0, r5, r6, r9, fp, ip, lr, pc}
   11e20:			; <UNDEFINED> instruction: 0xf64281f0
   11e24:	stmdavs	r1!, {r2, r4, r5, r6, r7, sp, lr}
   11e28:	andeq	pc, r1, r0, asr #5
   11e2c:	ldc2	7, cr15, [ip, #1020]	; 0x3fc
   11e30:			; <UNDEFINED> instruction: 0xf8d42200
   11e34:	stmibvs	r0!, {r2, r7, ip}
   11e38:	ldc	7, cr15, [lr, #1016]	; 0x3f8
   11e3c:	ldrdcs	pc, [r4], r4
   11e40:	smullsle	r4, r1, r0, r2
   11e44:	rscvs	pc, r0, r2, asr #12
   11e48:	vmlal.s8	q11, d0, d17
   11e4c:			; <UNDEFINED> instruction: 0xf7ff0001
   11e50:	strtmi	pc, [r0], -fp, lsl #27
   11e54:	ldc2	7, cr15, [r4, #1020]!	; 0x3fc
   11e58:	blcs	2c2ec <stdout@@GLIBC_2.4+0x6230>
   11e5c:			; <UNDEFINED> instruction: 0xf8d4d14d
   11e60:			; <UNDEFINED> instruction: 0xe788807c
   11e64:	suble	r2, r4, r0, lsl #26
   11e68:			; <UNDEFINED> instruction: 0x3090f8d4
   11e6c:	teqle	ip, r0, lsl #22
   11e70:			; <UNDEFINED> instruction: 0xf7fe4628
   11e74:	stmdavs	r3!, {r1, r2, r5, r7, r8, sl, fp, sp, lr, pc}^
   11e78:			; <UNDEFINED> instruction: 0xf8c44606
   11e7c:	ldmdblt	fp, {r2, r3, r7}^
   11e80:			; <UNDEFINED> instruction: 0xf47f2800
   11e84:			; <UNDEFINED> instruction: 0xf642af5f
   11e88:	stmdavs	r1!, {r2, r6, r7, sp, lr}
   11e8c:	andeq	pc, r1, r0, asr #5
   11e90:	mrrc2	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
   11e94:	ldrhhi	lr, [r0, #141]!	; 0x8d
   11e98:			; <UNDEFINED> instruction: 0xf7fe4628
   11e9c:			; <UNDEFINED> instruction: 0xf8c4ed92
   11ea0:	mcrcs	0, 0, r0, cr0, cr0, {4}
   11ea4:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, r7, ip, lr, pc}
   11ea8:	svcge	0x004cf47f
   11eac:			; <UNDEFINED> instruction: 0xf642e7eb
   11eb0:	stmdavs	r1!, {r2, r3, r4, r5, r6, r7, sp, lr}
   11eb4:	andeq	pc, r1, r0, asr #5
   11eb8:	mcrr2	7, 15, pc, r8, cr15	; <UNPREDICTABLE>
   11ebc:	adcsvs	pc, r0, r2, asr #12
   11ec0:	vmlal.s8	q11, d0, d17
   11ec4:			; <UNDEFINED> instruction: 0xf7ff0001
   11ec8:	sha1c.32	<illegal reg q15.5>, q0, <illegal reg q0.5>
   11ecc:			; <UNDEFINED> instruction: 0xf7ff10eb
   11ed0:			; <UNDEFINED> instruction: 0xf44ffc7f
   11ed4:			; <UNDEFINED> instruction: 0xf7ff70f5
   11ed8:	vfma.f32	<illegal reg q15.5>, q0, <illegal reg q13.5>
   11edc:			; <UNDEFINED> instruction: 0xf7ff10e9
   11ee0:			; <UNDEFINED> instruction: 0xf44ffc77
   11ee4:			; <UNDEFINED> instruction: 0xf7ff7002
   11ee8:	vfma.f32	<illegal reg q15.5>, q0, <illegal reg q9.5>
   11eec:			; <UNDEFINED> instruction: 0xf7ff10a1
   11ef0:			; <UNDEFINED> instruction: 0xf44ffc6f
   11ef4:			; <UNDEFINED> instruction: 0xf7ff70d0
   11ef8:	sha1c.32	<illegal reg q15.5>, q0, <illegal reg q13.5>
   11efc:			; <UNDEFINED> instruction: 0xf7ff10d9
   11f00:			; <UNDEFINED> instruction: 0xf642fc67
   11f04:	stmdavs	r1!, {r2, r4, r6, r7, sp, lr}
   11f08:	andeq	pc, r1, r0, asr #5
   11f0c:	stc2	7, cr15, [ip, #-1020]!	; 0xfffffc04
   11f10:	mvnsmi	lr, #737280	; 0xb4000
   11f14:	ldrmi	r4, [r1], pc, lsl #12
   11f18:	stmdavs	r3, {r7, r8, r9, ip, sp, pc}^
   11f1c:	blcs	23738 <close@plt+0x12c88>
   11f20:	svcvs	0x00c3d04b
   11f24:			; <UNDEFINED> instruction: 0xf7ff18d4
   11f28:	addmi	pc, r4, #2512	; 0x9d0
   11f2c:			; <UNDEFINED> instruction: 0xf04fd83e
   11f30:			; <UNDEFINED> instruction: 0xf1b90801
   11f34:	eorsle	r0, r7, r0, lsl #30
   11f38:			; <UNDEFINED> instruction: 0xf7ff4628
   11f3c:	svcvs	0x00ebfee9
   11f40:	ldrdmi	pc, [r4], r5
   11f44:			; <UNDEFINED> instruction: 0xf8d54639
   11f48:	bne	ff912150 <stdout@@GLIBC_2.4+0xff8ec094>
   11f4c:	bl	fe8e3484 <stdout@@GLIBC_2.4+0xfe8bd3c8>
   11f50:			; <UNDEFINED> instruction: 0xf8d50000
   11f54:			; <UNDEFINED> instruction: 0x46263090
   11f58:	strbmi	fp, [lr], -r4, lsl #31
   11f5c:	ldrmi	r4, [r8], #-1612	; 0xfffff9b4
   11f60:			; <UNDEFINED> instruction: 0xf7fe4632
   11f64:	svcvs	0x00ebecfe
   11f68:	stmdbeq	r6, {r0, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   11f6c:	ldrmi	r4, [ip], #-1079	; 0xfffffbc9
   11f70:	andshi	pc, r0, r5, asr #17
   11f74:	bicsle	r6, pc, ip, ror #15
   11f78:	mvnshi	lr, #12386304	; 0xbd0000
   11f7c:			; <UNDEFINED> instruction: 0x03bcf246
   11f80:	movweq	pc, #8896	; 0x22c0	; <UNPREDICTABLE>
   11f84:			; <UNDEFINED> instruction: 0x46384611
   11f88:	andcs	r6, r1, #1769472	; 0x1b0000
   11f8c:	ldc	7, cr15, [r2, #-1016]	; 0xfffffc08
   11f90:	rscsle	r2, r1, r1, lsl #16
   11f94:	cmpvs	r4, r2, asr #12	; <UNPREDICTABLE>
   11f98:	andsvc	pc, r4, r2, asr #12
   11f9c:	smlabteq	r1, r0, r2, pc	; <UNPREDICTABLE>
   11fa0:	andeq	pc, r1, r0, asr #5
   11fa4:	stc2l	7, cr15, [r0], #1020	; 0x3fc
   11fa8:	mvnshi	lr, #12386304	; 0xbd0000
   11fac:	eorsvc	pc, r8, r2, asr #12
   11fb0:	vmlal.s8	q11, d0, d25
   11fb4:			; <UNDEFINED> instruction: 0xf7ff0001
   11fb8:	stmdavs	r1, {r0, r3, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   11fbc:	eorvc	pc, r0, r2, asr #12
   11fc0:	andeq	pc, r1, r0, asr #5
   11fc4:	blx	ff0cffca <stdout@@GLIBC_2.4+0xff0a9f0e>
   11fc8:	svcmi	0x00f0e92d
   11fcc:			; <UNDEFINED> instruction: 0x03a8f246
   11fd0:	sfmmi	f7, 1, [r4, #-692]!	; 0xfffffd4c
   11fd4:	movweq	pc, #8896	; 0x22c0	; <UNPREDICTABLE>
   11fd8:	ldmdavs	fp, {r0, r2, r8, r9, ip, pc}
   11fdc:	ldrcc	pc, [ip], #-2253	; 0xfffff733
   11fe0:	rsbsle	r2, r3, r0, lsl #18
   11fe4:	ldrmi	r4, [r6], -r3, lsl #13
   11fe8:	vmax.s8	d20, d22, d9
   11fec:	vrsra.s64	d16, d24, #64
   11ff0:	movwls	r0, #17154	; 0x4302
   11ff4:			; <UNDEFINED> instruction: 0x4010f8db
   11ff8:	svcvs	0x0080f5b9
   11ffc:	svclt	0x002846c8
   12000:	stmvs	r0, {r0, r1, r2, r3, r6, sl, ip, sp, lr, pc}
   12004:	rsble	r2, fp, r0, lsl #24
   12008:	strtmi	r6, [r0], -r3, ror #31
   1200c:	streq	lr, [r3, #-2824]	; 0xfffff4f8
   12010:	mcr2	7, 1, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   12014:	vhsub.s8	d4, d16, d5
   12018:	svcge	0x0007808b
   1201c:	strbmi	r4, [r2], r5, asr #12
   12020:	strtmi	r9, [r0], -r3, lsl #12
   12024:	mrc2	7, 3, pc, cr4, cr15, {7}
   12028:	ldrdeq	pc, [r4], r4
   1202c:	bl	fe82dfc0 <stdout@@GLIBC_2.4+0xfe807f04>
   12030:			; <UNDEFINED> instruction: 0xf1b80803
   12034:	stclle	15, cr0, [r9, #-0]
   12038:	strbmi	r6, [r2, #-4002]	; 0xfffff05e
   1203c:	strmi	sp, [r8, #870]!	; 0x366
   12040:	ldrdvs	pc, [r0], r4
   12044:	strtmi	fp, [r8], r8, lsr #30
   12048:	blle	1ae2b1c <stdout@@GLIBC_2.4+0x1abca60>
   1204c:	sfmle	f4, 2, [r5, #-608]!	; 0xfffffda0
   12050:	addsmi	r4, r0, #838860800	; 0x32000000
   12054:	bl	fe9081d4 <stdout@@GLIBC_2.4+0xfe8e2118>
   12058:			; <UNDEFINED> instruction: 0xf8d40e06
   1205c:			; <UNDEFINED> instruction: 0xf8d4108c
   12060:			; <UNDEFINED> instruction: 0x46383090
   12064:	strbmi	r6, [r2], -r6, ror #16
   12068:	cdpcs	4, 0, cr4, cr0, cr7, {2}
   1206c:	sadd16mi	fp, r9, r8
   12070:			; <UNDEFINED> instruction: 0xf7fe4471
   12074:	svcvs	0x00e3ec76
   12078:	streq	lr, [r8, #-2997]	; 0xfffff44b
   1207c:	strbvs	r4, [r3, r3, asr #8]!
   12080:	mvflsdm	f5, #10.0
   12084:	mcrcs	6, 0, r4, cr1, cr0, {6}
   12088:	strbmi	sp, [r6, #-2327]	; 0xfffff6e9
   1208c:	blge	2080e8 <stdout@@GLIBC_2.4+0x1e202c>
   12090:	streq	lr, [r6, -r8, lsr #23]
   12094:	blne	fea58710 <stdout@@GLIBC_2.4+0xfea32654>
   12098:	movwcs	r4, #1578	; 0x62a
   1209c:	movwcc	r7, #10248	; 0x2808
   120a0:	stcmi	8, cr15, [r1], {18}
   120a4:			; <UNDEFINED> instruction: 0xf80142b3
   120a8:			; <UNDEFINED> instruction: 0xf8024b01
   120ac:	mvnsle	r0, #1, 26	; 0x40
   120b0:	stmdale	r2, {r1, r2, r3, r4, r5, r7, r9, lr}
   120b4:	blne	fefe3190 <stdout@@GLIBC_2.4+0xfefbd0d4>
   120b8:	strbmi	lr, [r2], -sp, ror #15
   120bc:			; <UNDEFINED> instruction: 0xf8dba907
   120c0:			; <UNDEFINED> instruction: 0xf7ff0014
   120c4:	bl	fee91d60 <stdout@@GLIBC_2.4+0xfee6bca4>
   120c8:	orrsle	r0, r3, r8, lsl #18
   120cc:			; <UNDEFINED> instruction: 0xf8dd9b05
   120d0:	ldmdavs	fp, {r2, r3, r4, sl, sp}
   120d4:			; <UNDEFINED> instruction: 0xd129429a
   120d8:	sfmmi	f7, 1, [r4, #-52]!	; 0xffffffcc
   120dc:	svchi	0x00f0e8bd
   120e0:	strbmi	r9, [r2], -r4, lsl #22
   120e4:	orrvs	pc, r0, pc, asr #8
   120e8:	ldmdavs	ip, {r0, r1, r2, fp, sp, pc}
   120ec:	strls	r2, [r0], #-769	; 0xfffffcff
   120f0:	stcl	7, cr15, [r6], {254}	; 0xfe
   120f4:	sbcle	r2, r6, r1, lsl #16
   120f8:	cmpvc	r4, r2, asr #12	; <UNPREDICTABLE>
   120fc:	subsvc	pc, ip, r2, asr #12
   12100:	smlabteq	r1, r0, r2, pc	; <UNPREDICTABLE>
   12104:	andeq	pc, r1, r0, asr #5
   12108:	stc2	7, cr15, [lr], #-1020	; 0xfffffc04
   1210c:	andvc	pc, lr, pc, asr #8
   12110:	blx	17d0116 <stdout@@GLIBC_2.4+0x17aa05a>
   12114:	eorscs	pc, lr, r0, asr #4
   12118:	blx	16d011e <stdout@@GLIBC_2.4+0x16aa062>
   1211c:	eorscs	pc, sp, r0, asr #4
   12120:	blx	15d0126 <stdout@@GLIBC_2.4+0x15aa06a>
   12124:	andvc	pc, pc, pc, asr #8
   12128:	blx	14d012e <stdout@@GLIBC_2.4+0x14aa072>
   1212c:	ldc	7, cr15, [r6], #-1016	; 0xfffffc08
   12130:	rsbvc	pc, r8, r2, asr #12
   12134:	vmlal.s8	q11, d0, d17
   12138:			; <UNDEFINED> instruction: 0xf7ff0001
   1213c:	svclt	0x0000fb07
   12140:	svcmi	0x00f0e92d
   12144:	strteq	pc, [r8], #582	; 0x246
   12148:	streq	pc, [r2], #-704	; 0xfffffd40
   1214c:	addslt	r4, r9, lr, lsl #12
   12150:	stmdavs	r1!, {r1, r3, r4, r7, r9, lr}
   12154:	ldrmi	r9, [r4], -r1, lsl #8
   12158:	ble	17765bc <stdout@@GLIBC_2.4+0x1750500>
   1215c:	beq	4e2a0 <stdout@@GLIBC_2.4+0x281e4>
   12160:	ldrbmi	r4, [r5], -r1, lsl #13
   12164:			; <UNDEFINED> instruction: 0x46984657
   12168:	rsbseq	pc, r8, #805306372	; 0x30000004
   1216c:	moveq	pc, #805306372	; 0x30000004
   12170:	andeq	pc, r1, #192, 4
   12174:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
   12178:	movwls	r9, #8707	; 0x2203
   1217c:			; <UNDEFINED> instruction: 0x03b8f246
   12180:	andge	pc, r0, sp, asr #17
   12184:	movweq	pc, #8896	; 0x22c0	; <UNPREDICTABLE>
   12188:			; <UNDEFINED> instruction: 0xf8169304
   1218c:	bl	1be1a4 <stdout@@GLIBC_2.4+0x1980e8>
   12190:			; <UNDEFINED> instruction: 0xf1ab0a04
   12194:	bcs	14929c0 <stdout@@GLIBC_2.4+0x146c904>
   12198:	ldm	pc, {r0, r1, r3, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   1219c:	strtlt	pc, [sp], #-2
   121a0:	bcs	b5d65c <stdout@@GLIBC_2.4+0xb375a0>
   121a4:	bcs	a9ca54 <stdout@@GLIBC_2.4+0xa76998>
   121a8:	bcs	a9ca58 <stdout@@GLIBC_2.4+0xa7699c>
   121ac:	bcs	a9ca5c <stdout@@GLIBC_2.4+0xa769a0>
   121b0:	bcs	a9ca60 <stdout@@GLIBC_2.4+0xa769a4>
   121b4:	bcs	a9d664 <stdout@@GLIBC_2.4+0xa775a8>
   121b8:	bcs	a9ca68 <stdout@@GLIBC_2.4+0xa769ac>
   121bc:	bcs	1db866c <stdout@@GLIBC_2.4+0x1d925b0>
   121c0:	bcs	a9d670 <stdout@@GLIBC_2.4+0xa775b4>
   121c4:	bcs	a9ca74 <stdout@@GLIBC_2.4+0xa769b8>
   121c8:	bcs	a9ca78 <stdout@@GLIBC_2.4+0xa769bc>
   121cc:	vstmdbpl	sl!, {s4-s45}
   121d0:	bcs	a9cca8 <stdout@@GLIBC_2.4+0xa76bec>
   121d4:	bcs	a9ca84 <stdout@@GLIBC_2.4+0xa769c8>
   121d8:	bcs	a9ca88 <stdout@@GLIBC_2.4+0xa769cc>
   121dc:	bcs	a9ca8c <stdout@@GLIBC_2.4+0xa769d0>
   121e0:	bcs	a9ca90 <stdout@@GLIBC_2.4+0xa769d4>
   121e4:	bcs	a9ca94 <stdout@@GLIBC_2.4+0xa769d8>
   121e8:	bcs	a9ca98 <stdout@@GLIBC_2.4+0xa769dc>
   121ec:	bcs	a9ca9c <stdout@@GLIBC_2.4+0xa769e0>
   121f0:	stccs	0, cr0, [r0, #-284]	; 0xfffffee4
   121f4:	addhi	pc, r9, r0
   121f8:	strmi	r3, [r0, #1025]!	; 0x401
   121fc:	svccs	0x0000dcc5
   12200:	movwhi	pc, #64	; 0x40	; <UNPREDICTABLE>
   12204:	svclt	0x00182d00
   12208:			; <UNDEFINED> instruction: 0xf0402d03
   1220c:	stccs	3, cr8, [r3, #-16]
   12210:	movwcs	fp, #7940	; 0x1f04
   12214:	andcc	pc, ip, r9, asr #17
   12218:	strtmi	r9, [r0], -r1, lsl #22
   1221c:	ldmdavs	fp, {r0, r1, r2, r4, r9, fp, ip, pc}
   12220:			; <UNDEFINED> instruction: 0xf040429a
   12224:			; <UNDEFINED> instruction: 0xb01982f6
   12228:	svchi	0x00f0e8bd
   1222c:	stclle	13, cr2, [r3], #8
   12230:	bls	1de38 <close@plt+0xd388>
   12234:	movwcs	fp, #4044	; 0xfcc
   12238:	bcs	1ae44 <close@plt+0xa394>
   1223c:			; <UNDEFINED> instruction: 0xf043bf18
   12240:	blcs	12e4c <close@plt+0x239c>
   12244:	rschi	pc, fp, #64	; 0x40
   12248:	movwls	r1, #3171	; 0xc63
   1224c:	stccs	6, cr4, [r0, #-112]	; 0xffffff90
   12250:	stflsd	f5, [r0], {211}	; 0xd3
   12254:	ldrb	r2, [r0, r2, lsl #10]
   12258:	stclle	13, cr2, [sp], {2}
   1225c:	blcs	38e64 <stdout@@GLIBC_2.4+0x12da8>
   12260:	svccs	0x0000bf18
   12264:	sbcshi	pc, fp, #64, 6
   12268:			; <UNDEFINED> instruction: 0xf0002d00
   1226c:			; <UNDEFINED> instruction: 0xf8d982f1
   12270:			; <UNDEFINED> instruction: 0xf1bbb00c
   12274:			; <UNDEFINED> instruction: 0xf0400f00
   12278:	sfmcs	f0, 1, [r1, #-956]	; 0xfffffc44
   1227c:	mrshi	pc, (UNDEF: 12)	; <UNPREDICTABLE>
   12280:			; <UNDEFINED> instruction: 0xf8cd3401
   12284:	strcs	fp, [r2, #-0]
   12288:	svccs	0x0000e7b7
   1228c:	sbchi	pc, r7, #0
   12290:			; <UNDEFINED> instruction: 0xf1072d02
   12294:	svclt	0x00c437ff
   12298:	strcc	r3, [r1], #-3331	; 0xfffff2fd
   1229c:	blls	49558 <stdout@@GLIBC_2.4+0x2349c>
   122a0:			; <UNDEFINED> instruction: 0xf0002b00
   122a4:			; <UNDEFINED> instruction: 0xf8d982bc
   122a8:	stccs	0, cr5, [r0, #-48]	; 0xffffffd0
   122ac:	sbchi	pc, ip, #64	; 0x40
   122b0:	strtmi	r9, [r3], -r0, lsl #20
   122b4:			; <UNDEFINED> instruction: 0x46484631
   122b8:			; <UNDEFINED> instruction: 0xff42f7ff
   122bc:	ldrdcs	pc, [ip], -r9
   122c0:	eorsle	r2, lr, r0, lsl #20
   122c4:	strls	r4, [r0, #-1579]	; 0xfffff9d5
   122c8:	andpl	pc, ip, r9, asr #17
   122cc:	ldr	r3, [r4, r1, lsl #8]
   122d0:	vpmax.f32	d2, d0, d15
   122d4:	blge	632d88 <stdout@@GLIBC_2.4+0x60cccc>
   122d8:	orreq	lr, r7, #3072	; 0xc00
   122dc:			; <UNDEFINED> instruction: 0xf8433701
   122e0:	bllt	17653f8 <stdout@@GLIBC_2.4+0x173f33c>
   122e4:	ldrdcc	pc, [r8], -r9
   122e8:	vqrdmulh.s<illegal width 8>	d18, d0, d8
   122ec:	vhsub.s8	d8, d19, d22
   122f0:	strcc	r1, [r1], #-517	; 0xfffffdfb
   122f4:			; <UNDEFINED> instruction: 0xf8593b01
   122f8:			; <UNDEFINED> instruction: 0xf8c95022
   122fc:	blx	fed5e324 <stdout@@GLIBC_2.4+0xfed38268>
   12300:	stmdbeq	sp!, {r0, r2, r7, r8, sl, ip, sp, lr, pc}^
   12304:	strcc	lr, [r1], #-1913	; 0xfffff887
   12308:			; <UNDEFINED> instruction: 0xf7fee779
   1230c:	stmdavs	r3, {r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
   12310:	andscc	pc, fp, r3, lsr r8	; <UNPREDICTABLE>
   12314:	strle	r0, [sl, #-1496]!	; 0xfffffa28
   12318:	ldrdcs	pc, [r8], -r9
   1231c:	movweq	pc, #24843	; 0x610b	; <UNPREDICTABLE>
   12320:			; <UNDEFINED> instruction: 0xf8592aff
   12324:	vhadd.u8	d1, d0, d19
   12328:			; <UNDEFINED> instruction: 0xf5028150
   1232c:	strcc	r7, [r1], #-899	; 0xfffffc7d
   12330:			; <UNDEFINED> instruction: 0xf8c93201
   12334:			; <UNDEFINED> instruction: 0xf8492008
   12338:	ldrb	r1, [lr, -r3, lsr #32]
   1233c:	strcc	r3, [r1], #-1283	; 0xfffffafd
   12340:			; <UNDEFINED> instruction: 0xf8d9e75b
   12344:	blcs	21e36c <stdout@@GLIBC_2.4+0x1f82b0>
   12348:	rsbshi	pc, r7, #64, 6
   1234c:	tstne	r5, r3, lsl #4	; <UNPREDICTABLE>
   12350:			; <UNDEFINED> instruction: 0xf8c93b01
   12354:			; <UNDEFINED> instruction: 0xf8593008
   12358:	blcs	1e3e4 <close@plt+0xd934>
   1235c:	blge	64654c <stdout@@GLIBC_2.4+0x620490>
   12360:	bl	f6b68 <stdout@@GLIBC_2.4+0xd0aac>
   12364:	ldrmi	r0, [r5], -r7, lsl #7
   12368:	mcrrmi	8, 5, pc, r4, cr3	; <UNPREDICTABLE>
   1236c:	ldreq	lr, [r9, #-1861]	; 0xfffff8bb
   12370:			; <UNDEFINED> instruction: 0xf8d9d474
   12374:			; <UNDEFINED> instruction: 0xf1ab1008
   12378:	cdpne	3, 8, cr0, cr10, cr1, {1}
   1237c:	nrmcce	f7, f1
   12380:	bleq	fe08cfac <stdout@@GLIBC_2.4+0xfe066ef0>
   12384:			; <UNDEFINED> instruction: 0xf8db9205
   12388:			; <UNDEFINED> instruction: 0xf8db0410
   1238c:	blcs	175b3e4 <stdout@@GLIBC_2.4+0x1735328>
   12390:	eorhi	pc, r1, #0, 4
   12394:			; <UNDEFINED> instruction: 0xf013e8df
   12398:	andseq	r0, pc, #1342177281	; 0x50000001
   1239c:	mvnseq	r0, sl, lsl #4
   123a0:	strdeq	r0, [ip, #20]!
   123a4:	andseq	r0, pc, #-268435455	; 0xf0000001
   123a8:	cmpeq	sp, pc, lsl r2
   123ac:	andseq	r0, pc, #1073741841	; 0x40000011
   123b0:	adcseq	r0, sl, sp, lsr r1
   123b4:	andseq	r0, pc, #1073741854	; 0x4000001e
   123b8:	andseq	r0, pc, #-268435455	; 0xf0000001
   123bc:	andseq	r0, pc, #-268435455	; 0xf0000001
   123c0:	andseq	r0, pc, #-268435455	; 0xf0000001
   123c4:	andseq	r0, pc, #-268435455	; 0xf0000001
   123c8:	andseq	r0, pc, #-268435455	; 0xf0000001
   123cc:	cmneq	sp, pc, lsl r2
   123d0:	cmpeq	r6, r2, ror #2
   123d4:	asrseq	r0, sl	; <illegal shifter operand>
   123d8:	andseq	r0, pc, #-268435455	; 0xf0000001
   123dc:	andseq	r0, pc, #-268435455	; 0xf0000001
   123e0:	andseq	r0, pc, #-268435455	; 0xf0000001
   123e4:	andseq	r0, pc, #-268435455	; 0xf0000001
   123e8:	andseq	r0, pc, #-268435455	; 0xf0000001
   123ec:	andseq	r0, pc, #-268435455	; 0xf0000001
   123f0:	andseq	r0, pc, #-268435455	; 0xf0000001
   123f4:	andseq	r0, pc, #-268435455	; 0xf0000001
   123f8:	andseq	r0, pc, #-268435455	; 0xf0000001
   123fc:	andseq	r0, pc, #-268435455	; 0xf0000001
   12400:	andseq	r0, pc, #-268435455	; 0xf0000001
   12404:	andseq	r0, pc, #-268435455	; 0xf0000001
   12408:	andseq	r0, pc, #-268435455	; 0xf0000001
   1240c:	andseq	r0, pc, #-268435455	; 0xf0000001
   12410:	mvneq	r0, pc, lsl r2
   12414:	andseq	r0, pc, #-268435455	; 0xf0000001
   12418:			; <UNDEFINED> instruction: 0x01a8021f
   1241c:	adceq	r0, pc, pc, lsl r2	; <UNPREDICTABLE>
   12420:			; <UNDEFINED> instruction: 0x018f019b
   12424:	andseq	r0, pc, #-268435455	; 0xf0000001
   12428:	andseq	r0, pc, #132, 2	; 0x21
   1242c:			; <UNDEFINED> instruction: 0x012d021f
   12430:	andseq	r0, pc, #32, 2
   12434:	tsteq	sl, r1, lsl r1
   12438:	tsteq	r1, pc, lsl r2
   1243c:	sbcseq	r0, sp, ip, ror #1
   12440:	andseq	r0, pc, #-268435455	; 0xf0000001
   12444:	andseq	r0, pc, #-268435455	; 0xf0000001
   12448:	andseq	r0, pc, #-268435455	; 0xf0000001
   1244c:	ldrdeq	r0, [ip], #4
   12450:	teqeq	r5, r3, asr #1
   12454:	strcc	r9, [r1], #-768	; 0xfffffd00
   12458:			; <UNDEFINED> instruction: 0xe6ce461d
   1245c:			; <UNDEFINED> instruction: 0xf844ac18
   12460:			; <UNDEFINED> instruction: 0xf7fead48
   12464:	strtmi	lr, [sl], -r4, ror #21
   12468:	strmi	r4, [r3], r1, lsr #12
   1246c:			; <UNDEFINED> instruction: 0xf8cb4650
   12470:			; <UNDEFINED> instruction: 0xf7fe5000
   12474:	mcrrne	10, 13, lr, r2, cr0
   12478:			; <UNDEFINED> instruction: 0xf8d9d030
   1247c:	blcs	fffde4a4 <stdout@@GLIBC_2.4+0xfffb83e8>
   12480:	adchi	pc, r3, r0, lsl #6
   12484:	addvc	pc, r3, #12582912	; 0xc00000
   12488:	movwcc	r9, #7174	; 0x1c06
   1248c:	andcc	pc, r8, r9, asr #17
   12490:			; <UNDEFINED> instruction: 0xf8491ba4
   12494:	ldrt	r0, [r0], r2, lsr #32
   12498:	strtmi	r9, [r3], -r0, lsl #20
   1249c:			; <UNDEFINED> instruction: 0x46484631
   124a0:	mcr2	7, 2, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   124a4:	ldrdcs	pc, [ip], -r9
   124a8:			; <UNDEFINED> instruction: 0xf8d9b98a
   124ac:	blcs	21e4d4 <stdout@@GLIBC_2.4+0x1f8418>
   124b0:	bichi	pc, r3, r0, asr #6
   124b4:	tstne	r5, r3, lsl #4	; <UNPREDICTABLE>
   124b8:	blcc	5f4c4 <stdout@@GLIBC_2.4+0x39408>
   124bc:			; <UNDEFINED> instruction: 0xf8599200
   124c0:			; <UNDEFINED> instruction: 0xf8c95021
   124c4:	blx	fed5e4ec <stdout@@GLIBC_2.4+0xfed38430>
   124c8:	stmdbeq	sp!, {r0, r2, r7, r8, sl, ip, sp, lr, pc}^
   124cc:			; <UNDEFINED> instruction: 0xf8c9e695
   124d0:	strcc	fp, [r1], #-12
   124d4:	andlt	pc, r0, sp, asr #17
   124d8:	str	r2, [lr], r3, lsl #10
   124dc:	ldrdcc	pc, [r0], -fp
   124e0:	svclt	0x00182b22
   124e4:	bicle	r2, r8, r6, lsl fp
   124e8:	adcvc	pc, ip, r2, asr #12
   124ec:	vmov.i32	q10, #16777216	; 0x01000000
   124f0:			; <UNDEFINED> instruction: 0xf7ff0001
   124f4:			; <UNDEFINED> instruction: 0xf8d9fa39
   124f8:	stmdacs	r0, {r4}
   124fc:			; <UNDEFINED> instruction: 0x81b7f000
   12500:	tstcs	r0, #208, 18	; 0x340000
   12504:			; <UNDEFINED> instruction: 0x0e03ea52
   12508:	bvs	c2130 <stdout@@GLIBC_2.4+0x9c074>
   1250c:	mrrcle	9, 15, r2, ip, cr15	; <UNPREDICTABLE>
   12510:	strcc	r3, [r1], #-257	; 0xfffffeff
   12514:	andne	pc, r8, r9, asr #17
   12518:	ldrcs	pc, [r8], #-2251	; 0xfffff735
   1251c:	blx	84bed8 <stdout@@GLIBC_2.4+0x825e1c>
   12520:	ldrbmi	pc, [r3], -r2, lsl #4	; <UNPREDICTABLE>
   12524:	strbmi	r2, [r8], -r2, lsl #2
   12528:			; <UNDEFINED> instruction: 0xf7ff3401
   1252c:			; <UNDEFINED> instruction: 0xe664f933
   12530:	ldrbmi	r4, [r3], -r2, lsl #6
   12534:	strbmi	r2, [r8], -r2, lsl #2
   12538:			; <UNDEFINED> instruction: 0xf7ff3401
   1253c:	ldrb	pc, [ip], -fp, lsr #18	; <UNPREDICTABLE>
   12540:	vpmax.s8	d15, d2, d0
   12544:	tstcs	r2, r3, asr r6
   12548:	strcc	r4, [r1], #-1608	; 0xfffff9b8
   1254c:			; <UNDEFINED> instruction: 0xf922f7ff
   12550:			; <UNDEFINED> instruction: 0xf8d9e653
   12554:	blcs	1e5ac <close@plt+0xdafc>
   12558:	orrshi	pc, r7, r0
   1255c:	svcvs	0x00db29ff
   12560:	tstcc	r1, r3, lsr ip
   12564:			; <UNDEFINED> instruction: 0xf8c93401
   12568:			; <UNDEFINED> instruction: 0xf8cb1008
   1256c:			; <UNDEFINED> instruction: 0xe6443418
   12570:	vmls.i8	d18, d0, d9
   12574:	blls	172b04 <stdout@@GLIBC_2.4+0x14ca48>
   12578:			; <UNDEFINED> instruction: 0xf8c92bff
   1257c:	stcle	0, cr3, [r4], #-32	; 0xffffffe0
   12580:	svceq	0x00fff1be
   12584:	and	pc, r8, r9, asr #17
   12588:	ldrcs	pc, [r0], #-2251	; 0xfffff735
   1258c:			; <UNDEFINED> instruction: 0xf8c9dc1d
   12590:	strcc	r1, [r1], #-8
   12594:	ldreq	pc, [r4], #-2251	; 0xfffff735
   12598:	blx	184be5c <stdout@@GLIBC_2.4+0x1825da0>
   1259c:	ldrbmi	pc, [r3], -r2, lsl #4	; <UNPREDICTABLE>
   125a0:	strbmi	r2, [r8], -r2, lsl #2
   125a4:			; <UNDEFINED> instruction: 0xf7ff3401
   125a8:			; <UNDEFINED> instruction: 0xe626f8f5
   125ac:	vmls.i8	d18, d0, d8
   125b0:			; <UNDEFINED> instruction: 0xf8c98144
   125b4:	strcc	lr, [r1], #-8
   125b8:			; <UNDEFINED> instruction: 0xf8d9e61f
   125bc:	blcs	1e614 <close@plt+0xdb64>
   125c0:	cmphi	ip, r0	; <UNPREDICTABLE>
   125c4:	vldrvs.16	s4, [fp, #-510]	; 0xfffffe02	; <UNPREDICTABLE>
   125c8:			; <UNDEFINED> instruction: 0xf642ddcb
   125cc:			; <UNDEFINED> instruction: 0x46515098
   125d0:	andeq	pc, r1, r0, asr #5
   125d4:			; <UNDEFINED> instruction: 0xf8baf7ff
   125d8:	eoreq	pc, r0, #-2147483600	; 0x80000030
   125dc:	blx	23f30 <close@plt+0x13480>
   125e0:	tstcs	r2, r2, lsl #28	; <UNPREDICTABLE>
   125e4:	strcc	r4, [r1], #-1608	; 0xfffff9b8
   125e8:	vpmax.s8	d15, d2, d30
   125ec:			; <UNDEFINED> instruction: 0xf8d2f7ff
   125f0:			; <UNDEFINED> instruction: 0x2329e603
   125f4:	stmdbls	r2, {r9, sp}
   125f8:	strcc	r4, [r1], #-1608	; 0xfffff9b8
   125fc:	stc2	7, cr15, [r0, #1020]!	; 0x3fc
   12600:	strdcs	lr, [r1, -fp]
   12604:	bicsmi	r4, r2, #87031808	; 0x5300000
   12608:	strmi	r4, [ip], #-1608	; 0xfffff9b8
   1260c:			; <UNDEFINED> instruction: 0xf8c2f7ff
   12610:	bne	fe0cbde4 <stdout@@GLIBC_2.4+0xfe0a5d28>
   12614:	tstcs	r2, r3, asr r6
   12618:	strcc	r4, [r1], #-1608	; 0xfffff9b8
   1261c:			; <UNDEFINED> instruction: 0xf8baf7ff
   12620:	strmi	lr, [r2], #-1515	; 0xfffffa15
   12624:	tstcs	r2, r3, asr r6
   12628:	strcc	r4, [r1], #-1608	; 0xfffff9b8
   1262c:			; <UNDEFINED> instruction: 0xf8b2f7ff
   12630:	blx	cbdc6 <stdout@@GLIBC_2.4+0xa5d0a>
   12634:	ldrbmi	pc, [r3], -r0, lsl #4	; <UNPREDICTABLE>
   12638:	strbmi	r2, [r8], -r2, lsl #2
   1263c:			; <UNDEFINED> instruction: 0xf7ff3401
   12640:	ldrb	pc, [sl, #2217]	; 0x8a9	; <UNPREDICTABLE>
   12644:			; <UNDEFINED> instruction: 0x46534290
   12648:	tsteq	r2, pc, asr #32	; <UNPREDICTABLE>
   1264c:	svclt	0x00944648
   12650:	andcs	r2, r1, #0, 4
   12654:			; <UNDEFINED> instruction: 0xf7ff3401
   12658:	strb	pc, [lr, #2205]	; 0x89d	; <UNPREDICTABLE>
   1265c:	ldrbmi	r1, [r3], -r2, lsl #21
   12660:			; <UNDEFINED> instruction: 0xf282fab2
   12664:	strbmi	r2, [r8], -r2, lsl #2
   12668:	ldmdbeq	r2, {r0, sl, ip, sp}^
   1266c:			; <UNDEFINED> instruction: 0xf892f7ff
   12670:	addsmi	lr, r0, #817889280	; 0x30c00000
   12674:			; <UNDEFINED> instruction: 0xf04f4653
   12678:	strbmi	r0, [r8], -r2, lsl #2
   1267c:	andcs	fp, r0, #44, 30	; 0xb0
   12680:	strcc	r2, [r1], #-513	; 0xfffffdff
   12684:			; <UNDEFINED> instruction: 0xf886f7ff
   12688:			; <UNDEFINED> instruction: 0x4611e5b7
   1268c:			; <UNDEFINED> instruction: 0xf0003401
   12690:	ldrbmi	pc, [r3], -fp, lsl #20	; <UNPREDICTABLE>
   12694:	strmi	r2, [r2], -r2, lsl #2
   12698:			; <UNDEFINED> instruction: 0xf7ff4648
   1269c:	str	pc, [ip, #2171]!	; 0x87b
   126a0:			; <UNDEFINED> instruction: 0x3010f8d9
   126a4:	orrle	r2, sp, r0, lsl #22
   126a8:	subseq	pc, ip, r3, asr #4
   126ac:	vmov.i32	q10, #16777216	; 0x01000000
   126b0:			; <UNDEFINED> instruction: 0xf7ff0001
   126b4:			; <UNDEFINED> instruction: 0xf8d9f84b
   126b8:	blcs	1e700 <close@plt+0xdc50>
   126bc:	svcge	0x004ef47f
   126c0:	sbcsvc	pc, r4, r2, asr #12
   126c4:	vmov.i32	q10, #16777216	; 0x01000000
   126c8:			; <UNDEFINED> instruction: 0xf7ff0001
   126cc:			; <UNDEFINED> instruction: 0xf1c2f83f
   126d0:	ldrbmi	r0, [r3], -r0, lsr #4
   126d4:	vseleq.f32	s30, s4, s0
   126d8:	strbmi	r2, [r8], -r2, lsl #2
   126dc:	blx	139f6e8 <stdout@@GLIBC_2.4+0x137962c>
   126e0:			; <UNDEFINED> instruction: 0xf7fff202
   126e4:	str	pc, [r8, #2135]	; 0x857
   126e8:	andcs	r2, r0, #-1744830464	; 0x98000000
   126ec:	strbmi	r9, [r8], -r3, lsl #18
   126f0:			; <UNDEFINED> instruction: 0xf7ff3401
   126f4:	str	pc, [r0, #3365]	; 0xd25
   126f8:			; <UNDEFINED> instruction: 0xb010f8d9
   126fc:	svceq	0x0000f1bb
   12700:			; <UNDEFINED> instruction: 0x4658d070
   12704:	blx	15070a <stdout@@GLIBC_2.4+0x12a64e>
   12708:	ldrsbtcc	pc, [ip], #-139	; 0xffffff75	; <UNPREDICTABLE>
   1270c:	ldrdne	pc, [r0], fp
   12710:			; <UNDEFINED> instruction: 0xf8db1c58
   12714:	bne	16da94c <stdout@@GLIBC_2.4+0x16b4890>
   12718:	ldrd	pc, [r4], -fp
   1271c:			; <UNDEFINED> instruction: 0x1090f8db
   12720:	rsbseq	pc, ip, fp, asr #17
   12724:	svceq	0x0000f1be
   12728:			; <UNDEFINED> instruction: 0x460abf18
   1272c:			; <UNDEFINED> instruction: 0xf8d95cd0
   12730:	sbclt	r3, r0, #8
   12734:			; <UNDEFINED> instruction: 0xf73f2bff
   12738:			; <UNDEFINED> instruction: 0xf503af48
   1273c:	strcc	r7, [r1], #-643	; 0xfffffd7d
   12740:			; <UNDEFINED> instruction: 0xf8c93301
   12744:			; <UNDEFINED> instruction: 0xf8493008
   12748:	ldrb	r0, [r6, #-34]	; 0xffffffde
   1274c:			; <UNDEFINED> instruction: 0xdd742908
   12750:	and	pc, r8, r9, asr #17
   12754:	bcs	1f760 <close@plt+0xecb0>
   12758:	cfstrdge	mvd15, [pc, #-252]	; 12664 <close@plt+0x1bb4>
   1275c:	strb	r2, [ip, #-1283]	; 0xfffffafd
   12760:	ldrbmi	r4, [r3], -r2, asr #32
   12764:	strbmi	r2, [r8], -r2, lsl #2
   12768:			; <UNDEFINED> instruction: 0xf7ff3401
   1276c:	strb	pc, [r4, #-2067]	; 0xfffff7ed	; <UNPREDICTABLE>
   12770:	ldrbmi	r4, [r3], -r2
   12774:	strbmi	r2, [r8], -r2, lsl #2
   12778:			; <UNDEFINED> instruction: 0xf7ff3401
   1277c:	ldr	pc, [ip, #-2059]!	; 0xfffff7f5
   12780:	strcc	r4, [r1], #-1553	; 0xfffff9ef
   12784:	blx	fefce78c <stdout@@GLIBC_2.4+0xfefa86d0>
   12788:			; <UNDEFINED> instruction: 0x46484653
   1278c:	tstcs	r2, sl, lsl #12
   12790:			; <UNDEFINED> instruction: 0xf800f7ff
   12794:			; <UNDEFINED> instruction: 0xf8d9e531
   12798:	stmdacs	r0, {r4}
   1279c:			; <UNDEFINED> instruction: 0xf7ffd060
   127a0:			; <UNDEFINED> instruction: 0xf8d9fa61
   127a4:	blcs	fffde7cc <stdout@@GLIBC_2.4+0xfffb8710>
   127a8:	str	sp, [lr, -r7, asr #27]
   127ac:			; <UNDEFINED> instruction: 0x0014f8d9
   127b0:	mvnsle	r2, r0, lsl #16
   127b4:	rscsvc	pc, r0, r2, asr #12
   127b8:	vmov.i32	q10, #16777216	; 0x01000000
   127bc:			; <UNDEFINED> instruction: 0xf7fe0001
   127c0:	blx	fecd26dc <stdout@@GLIBC_2.4+0xfecac620>
   127c4:	smlabbcs	r1, r2, r2, pc	; <UNPREDICTABLE>
   127c8:			; <UNDEFINED> instruction: 0x46484653
   127cc:	strmi	r0, [ip], #-2386	; 0xfffff6ae
   127d0:			; <UNDEFINED> instruction: 0xffe0f7fe
   127d4:	vqrshl.s8	d30, d1, d3
   127d8:	ldrbmi	r0, [r1], -ip, asr #1
   127dc:	andeq	pc, r1, r0, asr #5
   127e0:			; <UNDEFINED> instruction: 0xffb4f7fe
   127e4:	ldmdavs	r8, {r2, r8, r9, fp, ip, pc}
   127e8:	stmia	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   127ec:	orrsle	r1, lr, r3, asr #24
   127f0:	cmpvc	r4, r2, asr #12	; <UNPREDICTABLE>
   127f4:	subsvc	pc, ip, r2, asr #12
   127f8:	smlabteq	r1, r0, r2, pc	; <UNPREDICTABLE>
   127fc:	andeq	pc, r1, r0, asr #5
   12800:			; <UNDEFINED> instruction: 0xf8b2f7ff
   12804:	rsceq	pc, r0, r3, asr #4
   12808:	vmvn.i32	d20, #16777216	; 0x01000000
   1280c:			; <UNDEFINED> instruction: 0xf7fe0001
   12810:			; <UNDEFINED> instruction: 0xf7feff9d
   12814:	vadd.i8	q15, q8, q2
   12818:			; <UNDEFINED> instruction: 0xf7fe4065
   1281c:			; <UNDEFINED> instruction: 0xf642ffd9
   12820:			; <UNDEFINED> instruction: 0x46517094
   12824:	andeq	pc, r1, r0, asr #5
   12828:			; <UNDEFINED> instruction: 0xff90f7fe
   1282c:	addvc	pc, r0, r2, asr #12
   12830:	vmov.i32	q10, #16777216	; 0x01000000
   12834:			; <UNDEFINED> instruction: 0xf7fe0001
   12838:			; <UNDEFINED> instruction: 0xf642ff89
   1283c:	ldrbmi	r5, [r1], -r8, lsl #1
   12840:	andeq	pc, r1, r0, asr #5
   12844:			; <UNDEFINED> instruction: 0xff82f7fe
   12848:	adccc	pc, r9, r0, asr #4
   1284c:			; <UNDEFINED> instruction: 0xffc0f7fe
   12850:	rsbscc	pc, pc, r0, asr #4
   12854:			; <UNDEFINED> instruction: 0xffbcf7fe
   12858:	rsbvc	pc, r0, pc, asr #8
   1285c:			; <UNDEFINED> instruction: 0xffb8f7fe
   12860:	adcsvc	pc, ip, r2, asr #12
   12864:	vmov.i32	q10, #16777216	; 0x01000000
   12868:			; <UNDEFINED> instruction: 0xf7fe0001
   1286c:	vmax.f32	<illegal reg q15.5>, <illegal reg q1.5>, <illegal reg q15.5>
   12870:	ldrbmi	r0, [r1], -r4, lsr #32
   12874:	andeq	pc, r1, r0, asr #5
   12878:			; <UNDEFINED> instruction: 0xff68f7fe
   1287c:	subeq	pc, r0, r3, asr #4
   12880:	vmov.i32	q10, #16777216	; 0x01000000
   12884:			; <UNDEFINED> instruction: 0xf7fe0001
   12888:	vmax.f32	<illegal reg q15.5>, <illegal reg q1.5>, <illegal reg q8.5>
   1288c:	ldrbmi	r0, [r1], -r8
   12890:	andeq	pc, r1, r0, asr #5
   12894:			; <UNDEFINED> instruction: 0xff5af7fe
   12898:	mvnsmi	lr, #737280	; 0xb4000
   1289c:	stcls	6, cr4, [r9, #-580]	; 0xfffffdbc
   128a0:			; <UNDEFINED> instruction: 0x4698461a
   128a4:	blls	2240dc <stdout@@GLIBC_2.4+0x1fe020>
   128a8:	strmi	r4, [r6], -r9, asr #12
   128ac:	mcrr2	7, 15, pc, r8, cr15	; <UNPREDICTABLE>
   128b0:	ldcle	13, cr2, [r7], {2}
   128b4:	stclne	8, cr6, [fp, #732]!	; 0x2dc
   128b8:	ble	5e33ac <stdout@@GLIBC_2.4+0x5bd2f0>
   128bc:	stcle	13, cr2, [sp, #-0]
   128c0:	andne	pc, r5, #1879048192	; 0x70000000
   128c4:	orreq	lr, r5, #4, 22	; 0x1000
   128c8:	addeq	lr, r2, #6144	; 0x1800
   128cc:	stmdbne	r4, {r1, r4, r6, fp, ip, sp, lr, pc}
   128d0:	stcne	8, cr15, [r4, #-268]	; 0xfffffef4
   128d4:	mvnsle	r4, r3, lsr #5
   128d8:	adcsvs	r1, r5, sp, ror fp
   128dc:	rscsvs	r2, r3, r0, lsl #6
   128e0:	mvnshi	lr, #12386304	; 0xbd0000
   128e4:	rsbsmi	pc, r1, r0, asr #4
   128e8:			; <UNDEFINED> instruction: 0xff72f7fe
   128ec:	rscseq	pc, r0, r3, asr #4
   128f0:	tsteq	r8, r9, lsl #22
   128f4:	andeq	pc, r1, r0, asr #5
   128f8:			; <UNDEFINED> instruction: 0xff28f7fe
   128fc:			; <UNDEFINED> instruction: 0x460db538
   12900:	stmdavs	r3, {r5, r7, r8, ip, sp, pc}^
   12904:			; <UNDEFINED> instruction: 0xb32b4604
   12908:	blx	d090c <stdout@@GLIBC_2.4+0xaa850>
   1290c:			; <UNDEFINED> instruction: 0xf8d46fe3
   12910:			; <UNDEFINED> instruction: 0xf8d42080
   12914:	bne	fe696b5c <stdout@@GLIBC_2.4+0xfe670aa0>
   12918:	addmi	r5, r5, #136, 24	; 0x8800
   1291c:	strpl	fp, [sp], #3871	; 0xf1f
   12920:	andcs	r6, r1, #908	; 0x38c
   12924:	movwcc	r6, #4386	; 0x1122
   12928:	ldclt	7, cr6, [r8, #-908]!	; 0xfffffc74
   1292c:			; <UNDEFINED> instruction: 0x03bcf246
   12930:	movweq	pc, #8896	; 0x22c0	; <UNPREDICTABLE>
   12934:	ldmdavs	r9, {r3, r9, sl, lr}
   12938:	ldmda	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1293c:	mvnsle	r3, r1
   12940:	cmpvs	r4, r2, asr #12	; <UNPREDICTABLE>
   12944:	andsvc	pc, r4, r2, asr #12
   12948:	smlabteq	r1, r0, r2, pc	; <UNPREDICTABLE>
   1294c:	andeq	pc, r1, r0, asr #5
   12950:			; <UNDEFINED> instruction: 0xf80af7ff
   12954:			; <UNDEFINED> instruction: 0xf6426801
   12958:	vaddl.s8	<illegal reg q11.5>, d0, d16
   1295c:			; <UNDEFINED> instruction: 0xf7fe0001
   12960:	svclt	0x0000fef5
   12964:			; <UNDEFINED> instruction: 0x4605b570
   12968:	ldmda	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1296c:	strtmi	r1, [r0], -r4, asr #24
   12970:	stmda	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12974:			; <UNDEFINED> instruction: 0x4606b130
   12978:	strtmi	r4, [r9], -r2, lsr #12
   1297c:	svc	0x00f0f7fd
   12980:	ldcllt	6, cr4, [r0, #-192]!	; 0xffffff40
   12984:	sbcvs	pc, r4, r2, asr #12
   12988:	vsubhn.i16	d20, q0, <illegal reg q12.5>
   1298c:			; <UNDEFINED> instruction: 0xf7fe0001
   12990:	svclt	0x0000fedd
   12994:	svcmi	0x00f0e92d
   12998:	ldrmi	fp, [r0], r3, lsl #1
   1299c:	strmi	r4, [pc], -r5, lsl #12
   129a0:	movwcs	r4, #1538	; 0x602
   129a4:	ldmdami	r8, {r1, r4, r6, r7, fp, ip, sp, lr, pc}
   129a8:	movwcc	fp, #4436	; 0x1154
   129ac:	blcs	41f414 <stdout@@GLIBC_2.4+0x3f9358>
   129b0:	vand	<illegal reg q14.5>, <illegal reg q9.5>, q12
   129b4:			; <UNDEFINED> instruction: 0x4639103c
   129b8:	andeq	pc, r1, r0, asr #5
   129bc:	mcr2	7, 6, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
   129c0:	tsteq	r0, r8, lsl r1	; <UNPREDICTABLE>
   129c4:	ldrdls	pc, [r0], -r5
   129c8:	ldreq	pc, [r8], pc, asr #32
   129cc:	svclt	0x00184638
   129d0:			; <UNDEFINED> instruction: 0xf1b92101
   129d4:	blx	1965de <stdout@@GLIBC_2.4+0x170522>
   129d8:	stmdavs	fp!, {r0, r1, r9, sl, ip, sp, lr, pc}^
   129dc:	tstcs	r0, r8, lsl pc
   129e0:	beq	6501fc <stdout@@GLIBC_2.4+0x62a140>
   129e4:	movwls	r0, #4169	; 0x1049
   129e8:	svc	0x00c0f7fd
   129ec:	streq	lr, [r6, #-2826]	; 0xfffff4f6
   129f0:	bleq	4f0b8 <stdout@@GLIBC_2.4+0x28ffc>
   129f4:			; <UNDEFINED> instruction: 0xf1bbdb4e
   129f8:	stclle	15, cr0, [r1, #-8]
   129fc:			; <UNDEFINED> instruction: 0xf7ff4638
   12a00:	blls	928cc <stdout@@GLIBC_2.4+0x6c810>
   12a04:			; <UNDEFINED> instruction: 0xf1054659
   12a08:			; <UNDEFINED> instruction: 0xf84a0220
   12a0c:	andcs	r0, r3, r6
   12a10:	andhi	pc, r4, r5, asr #17
   12a14:	andls	pc, r8, r5, asr #17
   12a18:			; <UNDEFINED> instruction: 0x612c60eb
   12a1c:			; <UNDEFINED> instruction: 0xf8c5616c
   12a20:			; <UNDEFINED> instruction: 0xf7fdb018
   12a24:	bllt	84e9ac <stdout@@GLIBC_2.4+0x8288f0>
   12a28:			; <UNDEFINED> instruction: 0xf4036b2b
   12a2c:	vst1.64	{d4-d7}, [r3 :128], r0
   12a30:			; <UNDEFINED> instruction: 0xf5b34370
   12a34:	svclt	0x00185f80
   12a38:	svcmi	0x0080f5b2
   12a3c:	stcvs	0, cr13, [fp, #-72]!	; 0xffffffb8
   12a40:	vst2.8	{d27,d29}, [pc], fp
   12a44:	strvs	r5, [fp, r0, lsl #7]!
   12a48:	movwcs	r4, #1576	; 0x628
   12a4c:			; <UNDEFINED> instruction: 0xf8c567eb
   12a50:			; <UNDEFINED> instruction: 0xf8c53080
   12a54:			; <UNDEFINED> instruction: 0xf8c53084
   12a58:			; <UNDEFINED> instruction: 0xf8c5308c
   12a5c:	mullt	r3, r0, r0
   12a60:	svchi	0x00f0e8bd
   12a64:	eorne	pc, ip, r3, asr #4
   12a68:	vmvn.i32	d20, #150994944	; 0x09000000
   12a6c:			; <UNDEFINED> instruction: 0xf7fe0001
   12a70:	vceq.f32	<illegal reg q15.5>, <illegal reg q1.5>, <illegal reg q14.5>
   12a74:	ldrtmi	r1, [r9], -r4, lsr #32
   12a78:	andeq	pc, r1, r0, asr #5
   12a7c:			; <UNDEFINED> instruction: 0xff74f7fe
   12a80:	tstne	ip, r3, asr #4	; <UNPREDICTABLE>
   12a84:	andsne	pc, r0, r3, asr #4
   12a88:	smlabteq	r1, r0, r2, pc	; <UNPREDICTABLE>
   12a8c:	andeq	pc, r1, r0, asr #5
   12a90:	mrc2	7, 2, pc, cr12, cr14, {7}
   12a94:	andne	pc, r4, r3, asr #4
   12a98:	vmvn.i32	d20, #150994944	; 0x09000000
   12a9c:			; <UNDEFINED> instruction: 0xf7fe0001
   12aa0:	svclt	0x0000ff63
   12aa4:	andeq	r0, r0, r0
   12aa8:	svclt	0x00081e4a
   12aac:			; <UNDEFINED> instruction: 0xf0c04770
   12ab0:	addmi	r8, r8, #36, 2
   12ab4:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
   12ab8:			; <UNDEFINED> instruction: 0xf0004211
   12abc:	blx	fec32f20 <stdout@@GLIBC_2.4+0xfec0ce64>
   12ac0:	blx	fec8f8c8 <stdout@@GLIBC_2.4+0xfec6980c>
   12ac4:	bl	fe8cf4d0 <stdout@@GLIBC_2.4+0xfe8a9414>
   12ac8:			; <UNDEFINED> instruction: 0xf1c30303
   12acc:	andge	r0, r4, #2080374784	; 0x7c000000
   12ad0:	movwne	lr, #15106	; 0x3b02
   12ad4:	andeq	pc, r0, #79	; 0x4f
   12ad8:	svclt	0x0000469f
   12adc:	andhi	pc, r0, pc, lsr #7
   12ae0:	svcvc	0x00c1ebb0
   12ae4:	bl	10c26ec <stdout@@GLIBC_2.4+0x109c630>
   12ae8:	svclt	0x00280202
   12aec:	sbcvc	lr, r1, r0, lsr #23
   12af0:	svcvc	0x0081ebb0
   12af4:	bl	10c26fc <stdout@@GLIBC_2.4+0x109c640>
   12af8:	svclt	0x00280202
   12afc:	addvc	lr, r1, r0, lsr #23
   12b00:	svcvc	0x0041ebb0
   12b04:	bl	10c270c <stdout@@GLIBC_2.4+0x109c650>
   12b08:	svclt	0x00280202
   12b0c:	subvc	lr, r1, r0, lsr #23
   12b10:	svcvc	0x0001ebb0
   12b14:	bl	10c271c <stdout@@GLIBC_2.4+0x109c660>
   12b18:	svclt	0x00280202
   12b1c:	andvc	lr, r1, r0, lsr #23
   12b20:	svcvs	0x00c1ebb0
   12b24:	bl	10c272c <stdout@@GLIBC_2.4+0x109c670>
   12b28:	svclt	0x00280202
   12b2c:	sbcvs	lr, r1, r0, lsr #23
   12b30:	svcvs	0x0081ebb0
   12b34:	bl	10c273c <stdout@@GLIBC_2.4+0x109c680>
   12b38:	svclt	0x00280202
   12b3c:	addvs	lr, r1, r0, lsr #23
   12b40:	svcvs	0x0041ebb0
   12b44:	bl	10c274c <stdout@@GLIBC_2.4+0x109c690>
   12b48:	svclt	0x00280202
   12b4c:	subvs	lr, r1, r0, lsr #23
   12b50:	svcvs	0x0001ebb0
   12b54:	bl	10c275c <stdout@@GLIBC_2.4+0x109c6a0>
   12b58:	svclt	0x00280202
   12b5c:	andvs	lr, r1, r0, lsr #23
   12b60:	svcpl	0x00c1ebb0
   12b64:	bl	10c276c <stdout@@GLIBC_2.4+0x109c6b0>
   12b68:	svclt	0x00280202
   12b6c:	sbcpl	lr, r1, r0, lsr #23
   12b70:	svcpl	0x0081ebb0
   12b74:	bl	10c277c <stdout@@GLIBC_2.4+0x109c6c0>
   12b78:	svclt	0x00280202
   12b7c:	addpl	lr, r1, r0, lsr #23
   12b80:	svcpl	0x0041ebb0
   12b84:	bl	10c278c <stdout@@GLIBC_2.4+0x109c6d0>
   12b88:	svclt	0x00280202
   12b8c:	subpl	lr, r1, r0, lsr #23
   12b90:	svcpl	0x0001ebb0
   12b94:	bl	10c279c <stdout@@GLIBC_2.4+0x109c6e0>
   12b98:	svclt	0x00280202
   12b9c:	andpl	lr, r1, r0, lsr #23
   12ba0:	svcmi	0x00c1ebb0
   12ba4:	bl	10c27ac <stdout@@GLIBC_2.4+0x109c6f0>
   12ba8:	svclt	0x00280202
   12bac:	sbcmi	lr, r1, r0, lsr #23
   12bb0:	svcmi	0x0081ebb0
   12bb4:	bl	10c27bc <stdout@@GLIBC_2.4+0x109c700>
   12bb8:	svclt	0x00280202
   12bbc:	addmi	lr, r1, r0, lsr #23
   12bc0:	svcmi	0x0041ebb0
   12bc4:	bl	10c27cc <stdout@@GLIBC_2.4+0x109c710>
   12bc8:	svclt	0x00280202
   12bcc:	submi	lr, r1, r0, lsr #23
   12bd0:	svcmi	0x0001ebb0
   12bd4:	bl	10c27dc <stdout@@GLIBC_2.4+0x109c720>
   12bd8:	svclt	0x00280202
   12bdc:	andmi	lr, r1, r0, lsr #23
   12be0:	svccc	0x00c1ebb0
   12be4:	bl	10c27ec <stdout@@GLIBC_2.4+0x109c730>
   12be8:	svclt	0x00280202
   12bec:	sbccc	lr, r1, r0, lsr #23
   12bf0:	svccc	0x0081ebb0
   12bf4:	bl	10c27fc <stdout@@GLIBC_2.4+0x109c740>
   12bf8:	svclt	0x00280202
   12bfc:	addcc	lr, r1, r0, lsr #23
   12c00:	svccc	0x0041ebb0
   12c04:	bl	10c280c <stdout@@GLIBC_2.4+0x109c750>
   12c08:	svclt	0x00280202
   12c0c:	subcc	lr, r1, r0, lsr #23
   12c10:	svccc	0x0001ebb0
   12c14:	bl	10c281c <stdout@@GLIBC_2.4+0x109c760>
   12c18:	svclt	0x00280202
   12c1c:	andcc	lr, r1, r0, lsr #23
   12c20:	svccs	0x00c1ebb0
   12c24:	bl	10c282c <stdout@@GLIBC_2.4+0x109c770>
   12c28:	svclt	0x00280202
   12c2c:	sbccs	lr, r1, r0, lsr #23
   12c30:	svccs	0x0081ebb0
   12c34:	bl	10c283c <stdout@@GLIBC_2.4+0x109c780>
   12c38:	svclt	0x00280202
   12c3c:	addcs	lr, r1, r0, lsr #23
   12c40:	svccs	0x0041ebb0
   12c44:	bl	10c284c <stdout@@GLIBC_2.4+0x109c790>
   12c48:	svclt	0x00280202
   12c4c:	subcs	lr, r1, r0, lsr #23
   12c50:	svccs	0x0001ebb0
   12c54:	bl	10c285c <stdout@@GLIBC_2.4+0x109c7a0>
   12c58:	svclt	0x00280202
   12c5c:	andcs	lr, r1, r0, lsr #23
   12c60:	svcne	0x00c1ebb0
   12c64:	bl	10c286c <stdout@@GLIBC_2.4+0x109c7b0>
   12c68:	svclt	0x00280202
   12c6c:	sbcne	lr, r1, r0, lsr #23
   12c70:	svcne	0x0081ebb0
   12c74:	bl	10c287c <stdout@@GLIBC_2.4+0x109c7c0>
   12c78:	svclt	0x00280202
   12c7c:	addne	lr, r1, r0, lsr #23
   12c80:	svcne	0x0041ebb0
   12c84:	bl	10c288c <stdout@@GLIBC_2.4+0x109c7d0>
   12c88:	svclt	0x00280202
   12c8c:	subne	lr, r1, r0, lsr #23
   12c90:	svcne	0x0001ebb0
   12c94:	bl	10c289c <stdout@@GLIBC_2.4+0x109c7e0>
   12c98:	svclt	0x00280202
   12c9c:	andne	lr, r1, r0, lsr #23
   12ca0:	svceq	0x00c1ebb0
   12ca4:	bl	10c28ac <stdout@@GLIBC_2.4+0x109c7f0>
   12ca8:	svclt	0x00280202
   12cac:	sbceq	lr, r1, r0, lsr #23
   12cb0:	svceq	0x0081ebb0
   12cb4:	bl	10c28bc <stdout@@GLIBC_2.4+0x109c800>
   12cb8:	svclt	0x00280202
   12cbc:	addeq	lr, r1, r0, lsr #23
   12cc0:	svceq	0x0041ebb0
   12cc4:	bl	10c28cc <stdout@@GLIBC_2.4+0x109c810>
   12cc8:	svclt	0x00280202
   12ccc:	subeq	lr, r1, r0, lsr #23
   12cd0:	svceq	0x0001ebb0
   12cd4:	bl	10c28dc <stdout@@GLIBC_2.4+0x109c820>
   12cd8:	svclt	0x00280202
   12cdc:	andeq	lr, r1, r0, lsr #23
   12ce0:			; <UNDEFINED> instruction: 0x47704610
   12ce4:	andcs	fp, r1, ip, lsl #30
   12ce8:	ldrbmi	r2, [r0, -r0]!
   12cec:			; <UNDEFINED> instruction: 0xf281fab1
   12cf0:	andseq	pc, pc, #-2147483600	; 0x80000030
   12cf4:			; <UNDEFINED> instruction: 0xf002fa20
   12cf8:	tstlt	r8, r0, ror r7
   12cfc:	rscscc	pc, pc, pc, asr #32
   12d00:	stmdalt	lr, {ip, sp, lr, pc}
   12d04:	rscsle	r2, r8, r0, lsl #18
   12d08:	andmi	lr, r3, sp, lsr #18
   12d0c:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   12d10:			; <UNDEFINED> instruction: 0x4006e8bd
   12d14:	vqrdmulh.s<illegal width 8>	d15, d0, d2
   12d18:	smlatbeq	r3, r1, fp, lr
   12d1c:	svclt	0x00004770
   12d20:			; <UNDEFINED> instruction: 0xf04fb502
   12d24:			; <UNDEFINED> instruction: 0xf7fd0008
   12d28:	stclt	13, cr14, [r2, #-992]	; 0xfffffc20
   12d2c:	mvnsmi	lr, #737280	; 0xb4000
   12d30:	cfmadd32mi	mvax0, mvfx4, mvfx11, mvfx7
   12d34:	stcmi	6, cr4, [fp, #-544]	; 0xfffffde0
   12d38:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
   12d3c:	ldcl	7, cr15, [ip, #1012]	; 0x3f4
   12d40:	blne	1da3f3c <stdout@@GLIBC_2.4+0x1d7de80>
   12d44:	strhle	r1, [r9], -r6
   12d48:	strcc	r2, [r1], #-1024	; 0xfffffc00
   12d4c:	blcc	150ea8 <stdout@@GLIBC_2.4+0x12adec>
   12d50:	strbmi	r4, [r1], -sl, asr #12
   12d54:			; <UNDEFINED> instruction: 0x47984638
   12d58:	ldrhle	r4, [r6, #36]!	; 0x24
   12d5c:	mvnshi	lr, #12386304	; 0xbd0000
   12d60:	andeq	r3, r1, sl, asr #3
   12d64:	andeq	r3, r1, r0, asr #3
   12d68:	svclt	0x00004770

Disassembly of section .fini:

00012d6c <.fini>:
   12d6c:	push	{r3, lr}
   12d70:	pop	{r3, pc}
