Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat Aug 21 04:49:45 2021
| Host         : Tars running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization -hierarchical -file AccQuant_cnn_utilization_hierarchical_place.rpt
| Design       : AccQuant_cnn
| Device       : 7z020clg400-1
| Design State : Fully Placed
--------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------+-------------------------+------------+------------+---------+------+------+--------+--------+--------------+
|          Instance          |          Module         | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+----------------------------+-------------------------+------------+------------+---------+------+------+--------+--------+--------------+
| AccQuant_cnn               |                   (top) |       6216 |       3340 |    2876 |    0 | 2185 |     15 |      9 |           27 |
|   (AccQuant_cnn)           |                   (top) |        200 |        184 |      16 |    0 |  587 |     14 |      0 |            0 |
|   VexRiscv                 |                VexRiscv |       2168 |       2168 |       0 |    0 | 1246 |      1 |      8 |            4 |
|     (VexRiscv)             |                VexRiscv |        887 |        887 |       0 |    0 | 1019 |      0 |      2 |            4 |
|     IBusCachedPlugin_cache |        InstructionCache |        688 |        688 |       0 |    0 |  106 |      1 |      1 |            0 |
|     dataCache_1_           |               DataCache |        606 |        606 |       0 |    0 |  121 |      0 |      5 |            0 |
|   accQuant_cnn             |            accQuant_cnn |       3849 |        989 |    2860 |    0 |  352 |      0 |      1 |           23 |
|     (accQuant_cnn)         |            accQuant_cnn |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|     clk_second             |           clock_divider |         11 |         11 |       0 |    0 |   29 |      0 |      0 |            0 |
|     conv1                  |             convolution |        181 |        181 |       0 |    0 |  287 |      0 |      0 |           14 |
|       (conv1)              |             convolution |        117 |        117 |       0 |    0 |  170 |      0 |      0 |            9 |
|       activation           |                    ReLu |         22 |         22 |       0 |    0 |   45 |      0 |      0 |            0 |
|       quant                |            quantization |         42 |         42 |       0 |    0 |   72 |      0 |      0 |            5 |
|     image                  |            memory_image |       3604 |        744 |    2860 |    0 |    1 |      0 |      0 |            9 |
|     pos_memory_conv        | counterPositionRstlConv |         14 |         14 |       0 |    0 |   11 |      0 |      0 |            0 |
|     positionImage          | controlMemoryAddressImg |         38 |         38 |       0 |    0 |   23 |      0 |      0 |            0 |
|       (positionImage)      | controlMemoryAddressImg |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|       counter_i            |             counter_row |         19 |         19 |       0 |    0 |   11 |      0 |      0 |            0 |
|       counter_j            |             counter_col |         18 |         18 |       0 |    0 |   11 |      0 |      0 |            0 |
|     save_data_1            |      memory_rstl_conv_1 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |            0 |
+----------------------------+-------------------------+------------+------------+---------+------+------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


