{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602000085177 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602000085187 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 06 13:01:25 2020 " "Processing started: Tue Oct 06 13:01:25 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602000085187 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602000085187 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off heapsort -c heapsort " "Command: quartus_map --read_settings_files=on --write_settings_files=off heapsort -c heapsort" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602000085187 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1602000086117 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1602000086117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/ram/ram_2_port_1.v 1 1 " "Found 1 design units, including 1 entities, in source file files/ram/ram_2_port_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_2_port_1 " "Found entity 1: RAM_2_port_1" {  } { { "files/RAM/RAM_2_port_1.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/RAM/RAM_2_port_1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602000095167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602000095167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/utils/ram_2_port_gen/ram_2_port_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file files/utils/ram_2_port_gen/ram_2_port_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_2_port_gen " "Found entity 1: RAM_2_port_gen" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602000095270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602000095270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/utils/strobe_relative.v 1 1 " "Found 1 design units, including 1 entities, in source file files/utils/strobe_relative.v" { { "Info" "ISGN_ENTITY_NAME" "1 strobe_relative " "Found entity 1: strobe_relative" {  } { { "files/utils/strobe_relative.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/strobe_relative.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602000095272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602000095272 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "heapsort.v(443) " "Verilog HDL information at heapsort.v(443): always construct contains both blocking and non-blocking assignments" {  } { { "heapsort.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 443 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1602000095275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "heapsort.v 1 1 " "Found 1 design units, including 1 entities, in source file heapsort.v" { { "Info" "ISGN_ENTITY_NAME" "1 heapsort " "Found entity 1: heapsort" {  } { { "heapsort.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602000095277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602000095277 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sorting_node.v(73) " "Verilog HDL information at sorting_node.v(73): always construct contains both blocking and non-blocking assignments" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v" 73 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1602000095279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/sorting_node/sorting_node.v 1 1 " "Found 1 design units, including 1 entities, in source file files/sorting_node/sorting_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 sorting_node " "Found entity 1: sorting_node" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602000095279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602000095279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "absolute_value.v 2 2 " "Found 2 design units, including 2 entities, in source file absolute_value.v" { { "Info" "ISGN_ENTITY_NAME" "1 absolute_value_altfp_abs_t0a " "Found entity 1: absolute_value_altfp_abs_t0a" {  } { { "absolute_value.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/absolute_value.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602000095309 ""} { "Info" "ISGN_ENTITY_NAME" "2 absolute_value " "Found entity 2: absolute_value" {  } { { "absolute_value.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/absolute_value.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602000095309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602000095309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_in.v 2 2 " "Found 2 design units, including 2 entities, in source file compare_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 compare_in_altfp_compare_88b " "Found entity 1: compare_in_altfp_compare_88b" {  } { { "compare_in.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/compare_in.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602000095344 ""} { "Info" "ISGN_ENTITY_NAME" "2 compare_in " "Found entity 2: compare_in" {  } { { "compare_in.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/compare_in.v" 319 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602000095344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602000095344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/translation_layer/translation_layer.v 1 1 " "Found 1 design units, including 1 entities, in source file files/translation_layer/translation_layer.v" { { "Info" "ISGN_ENTITY_NAME" "1 translation_layer " "Found entity 1: translation_layer" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602000095347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602000095347 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sorting_node_level_1.v(73) " "Verilog HDL information at sorting_node_level_1.v(73): always construct contains both blocking and non-blocking assignments" {  } { { "files/sorting_node/sorting_node_level_1.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node_level_1.v" 73 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1602000095349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/sorting_node/sorting_node_level_1.v 1 1 " "Found 1 design units, including 1 entities, in source file files/sorting_node/sorting_node_level_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sorting_node_level_1 " "Found entity 1: sorting_node_level_1" {  } { { "files/sorting_node/sorting_node_level_1.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node_level_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602000095350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602000095350 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "heapsort " "Elaborating entity \"heapsort\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1602000096150 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "median heapsort.v(14) " "Verilog HDL or VHDL warning at heapsort.v(14): object \"median\" assigned a value but never read" {  } { { "heapsort.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602000096215 "|heapsort"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "update_in_1_reg heapsort.v(492) " "Verilog HDL or VHDL warning at heapsort.v(492): object \"update_in_1_reg\" assigned a value but never read" {  } { { "heapsort.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 492 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602000096216 "|heapsort"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 heapsort.v(418) " "Verilog HDL assignment warning at heapsort.v(418): truncated value with size 32 to match size of target (1)" {  } { { "heapsort.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000096216 "|heapsort"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 heapsort.v(520) " "Verilog HDL assignment warning at heapsort.v(520): truncated value with size 32 to match size of target (1)" {  } { { "heapsort.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000096216 "|heapsort"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 heapsort.v(526) " "Verilog HDL assignment warning at heapsort.v(526): truncated value with size 32 to match size of target (1)" {  } { { "heapsort.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000096216 "|heapsort"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 heapsort.v(527) " "Verilog HDL assignment warning at heapsort.v(527): truncated value with size 32 to match size of target (1)" {  } { { "heapsort.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000096216 "|heapsort"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "strobe_relative strobe_relative:fs_stb_rise " "Elaborating entity \"strobe_relative\" for hierarchy \"strobe_relative:fs_stb_rise\"" {  } { { "heapsort.v" "fs_stb_rise" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000096216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_2_port_1 RAM_2_port_1:RAM_LEVEL_1 " "Elaborating entity \"RAM_2_port_1\" for hierarchy \"RAM_2_port_1:RAM_LEVEL_1\"" {  } { { "heapsort.v" "RAM_LEVEL_1" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000096243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component\"" {  } { { "files/RAM/RAM_2_port_1.v" "altsyncram_component" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/RAM/RAM_2_port_1.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000096334 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component\"" {  } { { "files/RAM/RAM_2_port_1.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/RAM/RAM_2_port_1.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000096349 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2 " "Parameter \"numwords_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2 " "Parameter \"numwords_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 1 " "Parameter \"widthad_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096349 ""}  } { { "files/RAM/RAM_2_port_1.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/RAM/RAM_2_port_1.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602000096349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_08h2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_08h2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_08h2 " "Found entity 1: altsyncram_08h2" {  } { { "db/altsyncram_08h2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/db/altsyncram_08h2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602000096400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602000096400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_08h2 RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component\|altsyncram_08h2:auto_generated " "Elaborating entity \"altsyncram_08h2\" for hierarchy \"RAM_2_port_1:RAM_LEVEL_1\|altsyncram:altsyncram_component\|altsyncram_08h2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000096400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sorting_node_level_1 sorting_node_level_1:sorting_node_1 " "Elaborating entity \"sorting_node_level_1\" for hierarchy \"sorting_node_level_1:sorting_node_1\"" {  } { { "heapsort.v" "sorting_node_1" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000096420 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_out_reg sorting_node_level_1.v(64) " "Verilog HDL or VHDL warning at sorting_node_level_1.v(64): object \"address_updated_out_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node_level_1.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node_level_1.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602000096421 "|heapsort|sorting_node_level_1:sorting_node_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_in_reg sorting_node_level_1.v(65) " "Verilog HDL or VHDL warning at sorting_node_level_1.v(65): object \"address_updated_in_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node_level_1.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node_level_1.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602000096421 "|heapsort|sorting_node_level_1:sorting_node_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_2_port_gen RAM_2_port_gen:RAM_LEVEL_2_L " "Elaborating entity \"RAM_2_port_gen\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_2_L\"" {  } { { "heapsort.v" "RAM_LEVEL_2_L" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000096449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_2_port_gen:RAM_LEVEL_2_L\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_2_L\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "altsyncram_component" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000096487 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_2_port_gen:RAM_LEVEL_2_L\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_2_port_gen:RAM_LEVEL_2_L\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000096505 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_2_port_gen:RAM_LEVEL_2_L\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_2_port_gen:RAM_LEVEL_2_L\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1 " "Parameter \"numwords_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1 " "Parameter \"numwords_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 1 " "Parameter \"widthad_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096505 ""}  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602000096505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v7h2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v7h2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v7h2 " "Found entity 1: altsyncram_v7h2" {  } { { "db/altsyncram_v7h2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/db/altsyncram_v7h2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602000096553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602000096553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v7h2 RAM_2_port_gen:RAM_LEVEL_2_L\|altsyncram:altsyncram_component\|altsyncram_v7h2:auto_generated " "Elaborating entity \"altsyncram_v7h2\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_2_L\|altsyncram:altsyncram_component\|altsyncram_v7h2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000096553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "translation_layer translation_layer:translation_layer_2 " "Elaborating entity \"translation_layer\" for hierarchy \"translation_layer:translation_layer_2\"" {  } { { "heapsort.v" "translation_layer_2" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000096578 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 translation_layer.v(28) " "Verilog HDL assignment warning at translation_layer.v(28): truncated value with size 32 to match size of target (1)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000096604 "|heapsort|translation_layer:translation_layer_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 translation_layer.v(29) " "Verilog HDL assignment warning at translation_layer.v(29): truncated value with size 32 to match size of target (1)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000096604 "|heapsort|translation_layer:translation_layer_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 translation_layer.v(31) " "Verilog HDL assignment warning at translation_layer.v(31): truncated value with size 32 to match size of target (16)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000096605 "|heapsort|translation_layer:translation_layer_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 translation_layer.v(32) " "Verilog HDL assignment warning at translation_layer.v(32): truncated value with size 32 to match size of target (16)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000096605 "|heapsort|translation_layer:translation_layer_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sorting_node sorting_node:sorting_node_2 " "Elaborating entity \"sorting_node\" for hierarchy \"sorting_node:sorting_node_2\"" {  } { { "heapsort.v" "sorting_node_2" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000096605 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_out_reg sorting_node.v(64) " "Verilog HDL or VHDL warning at sorting_node.v(64): object \"address_updated_out_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602000096606 "|heapsort|sorting_node:sorting_node_2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_in_reg sorting_node.v(65) " "Verilog HDL or VHDL warning at sorting_node.v(65): object \"address_updated_in_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602000096606 "|heapsort|sorting_node:sorting_node_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_2_port_gen RAM_2_port_gen:RAM_LEVEL_3_L " "Elaborating entity \"RAM_2_port_gen\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_3_L\"" {  } { { "heapsort.v" "RAM_LEVEL_3_L" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000096639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sorting_node sorting_node:sorting_node_3 " "Elaborating entity \"sorting_node\" for hierarchy \"sorting_node:sorting_node_3\"" {  } { { "heapsort.v" "sorting_node_3" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 787 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000096695 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_out_reg sorting_node.v(64) " "Verilog HDL or VHDL warning at sorting_node.v(64): object \"address_updated_out_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602000096696 "|heapsort|sorting_node:sorting_node_3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_in_reg sorting_node.v(65) " "Verilog HDL or VHDL warning at sorting_node.v(65): object \"address_updated_in_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602000096696 "|heapsort|sorting_node:sorting_node_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_2_port_gen RAM_2_port_gen:RAM_LEVEL_4_L " "Elaborating entity \"RAM_2_port_gen\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_4_L\"" {  } { { "heapsort.v" "RAM_LEVEL_4_L" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000096729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_2_port_gen:RAM_LEVEL_4_L\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_4_L\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "altsyncram_component" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000096769 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_2_port_gen:RAM_LEVEL_4_L\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_2_port_gen:RAM_LEVEL_4_L\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000096807 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_2_port_gen:RAM_LEVEL_4_L\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_2_port_gen:RAM_LEVEL_4_L\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000096807 ""}  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602000096807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_78h2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_78h2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_78h2 " "Found entity 1: altsyncram_78h2" {  } { { "db/altsyncram_78h2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/db/altsyncram_78h2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602000096858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602000096858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_78h2 RAM_2_port_gen:RAM_LEVEL_4_L\|altsyncram:altsyncram_component\|altsyncram_78h2:auto_generated " "Elaborating entity \"altsyncram_78h2\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_4_L\|altsyncram:altsyncram_component\|altsyncram_78h2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000096858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "translation_layer translation_layer:translation_layer_4 " "Elaborating entity \"translation_layer\" for hierarchy \"translation_layer:translation_layer_4\"" {  } { { "heapsort.v" "translation_layer_4" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000096903 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 translation_layer.v(28) " "Verilog HDL assignment warning at translation_layer.v(28): truncated value with size 32 to match size of target (1)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000096937 "|heapsort|translation_layer:translation_layer_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 translation_layer.v(29) " "Verilog HDL assignment warning at translation_layer.v(29): truncated value with size 32 to match size of target (1)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000096937 "|heapsort|translation_layer:translation_layer_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 translation_layer.v(31) " "Verilog HDL assignment warning at translation_layer.v(31): truncated value with size 32 to match size of target (16)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000096937 "|heapsort|translation_layer:translation_layer_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 translation_layer.v(32) " "Verilog HDL assignment warning at translation_layer.v(32): truncated value with size 32 to match size of target (16)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000096937 "|heapsort|translation_layer:translation_layer_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sorting_node sorting_node:sorting_node_4 " "Elaborating entity \"sorting_node\" for hierarchy \"sorting_node:sorting_node_4\"" {  } { { "heapsort.v" "sorting_node_4" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000096937 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_out_reg sorting_node.v(64) " "Verilog HDL or VHDL warning at sorting_node.v(64): object \"address_updated_out_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602000096938 "|heapsort|sorting_node:sorting_node_4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_in_reg sorting_node.v(65) " "Verilog HDL or VHDL warning at sorting_node.v(65): object \"address_updated_in_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602000096938 "|heapsort|sorting_node:sorting_node_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_2_port_gen RAM_2_port_gen:RAM_LEVEL_5_L " "Elaborating entity \"RAM_2_port_gen\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_5_L\"" {  } { { "heapsort.v" "RAM_LEVEL_5_L" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000096972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_2_port_gen:RAM_LEVEL_5_L\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_5_L\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "altsyncram_component" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000097015 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_2_port_gen:RAM_LEVEL_5_L\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_2_port_gen:RAM_LEVEL_5_L\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000097057 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_2_port_gen:RAM_LEVEL_5_L\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_2_port_gen:RAM_LEVEL_5_L\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097057 ""}  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602000097057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g8h2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g8h2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g8h2 " "Found entity 1: altsyncram_g8h2" {  } { { "db/altsyncram_g8h2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/db/altsyncram_g8h2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602000097105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602000097105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g8h2 RAM_2_port_gen:RAM_LEVEL_5_L\|altsyncram:altsyncram_component\|altsyncram_g8h2:auto_generated " "Elaborating entity \"altsyncram_g8h2\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_5_L\|altsyncram:altsyncram_component\|altsyncram_g8h2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000097106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "translation_layer translation_layer:translation_layer_5 " "Elaborating entity \"translation_layer\" for hierarchy \"translation_layer:translation_layer_5\"" {  } { { "heapsort.v" "translation_layer_5" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000097176 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 translation_layer.v(28) " "Verilog HDL assignment warning at translation_layer.v(28): truncated value with size 32 to match size of target (1)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000097204 "|heapsort|translation_layer:translation_layer_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 translation_layer.v(29) " "Verilog HDL assignment warning at translation_layer.v(29): truncated value with size 32 to match size of target (1)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000097204 "|heapsort|translation_layer:translation_layer_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 translation_layer.v(31) " "Verilog HDL assignment warning at translation_layer.v(31): truncated value with size 32 to match size of target (16)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000097204 "|heapsort|translation_layer:translation_layer_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 translation_layer.v(32) " "Verilog HDL assignment warning at translation_layer.v(32): truncated value with size 32 to match size of target (16)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000097204 "|heapsort|translation_layer:translation_layer_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sorting_node sorting_node:sorting_node_5 " "Elaborating entity \"sorting_node\" for hierarchy \"sorting_node:sorting_node_5\"" {  } { { "heapsort.v" "sorting_node_5" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000097205 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_out_reg sorting_node.v(64) " "Verilog HDL or VHDL warning at sorting_node.v(64): object \"address_updated_out_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602000097205 "|heapsort|sorting_node:sorting_node_5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_in_reg sorting_node.v(65) " "Verilog HDL or VHDL warning at sorting_node.v(65): object \"address_updated_in_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602000097205 "|heapsort|sorting_node:sorting_node_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_2_port_gen RAM_2_port_gen:RAM_LEVEL_6_L " "Elaborating entity \"RAM_2_port_gen\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_6_L\"" {  } { { "heapsort.v" "RAM_LEVEL_6_L" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000097290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_2_port_gen:RAM_LEVEL_6_L\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_6_L\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "altsyncram_component" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000097359 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_2_port_gen:RAM_LEVEL_6_L\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_2_port_gen:RAM_LEVEL_6_L\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000097392 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_2_port_gen:RAM_LEVEL_6_L\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_2_port_gen:RAM_LEVEL_6_L\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097392 ""}  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602000097392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hbh2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hbh2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hbh2 " "Found entity 1: altsyncram_hbh2" {  } { { "db/altsyncram_hbh2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/db/altsyncram_hbh2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602000097440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602000097440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hbh2 RAM_2_port_gen:RAM_LEVEL_6_L\|altsyncram:altsyncram_component\|altsyncram_hbh2:auto_generated " "Elaborating entity \"altsyncram_hbh2\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_6_L\|altsyncram:altsyncram_component\|altsyncram_hbh2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000097440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "translation_layer translation_layer:translation_layer_6 " "Elaborating entity \"translation_layer\" for hierarchy \"translation_layer:translation_layer_6\"" {  } { { "heapsort.v" "translation_layer_6" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000097505 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 translation_layer.v(28) " "Verilog HDL assignment warning at translation_layer.v(28): truncated value with size 32 to match size of target (1)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000097532 "|heapsort|translation_layer:translation_layer_6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 translation_layer.v(29) " "Verilog HDL assignment warning at translation_layer.v(29): truncated value with size 32 to match size of target (1)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000097532 "|heapsort|translation_layer:translation_layer_6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 translation_layer.v(31) " "Verilog HDL assignment warning at translation_layer.v(31): truncated value with size 32 to match size of target (16)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000097532 "|heapsort|translation_layer:translation_layer_6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 translation_layer.v(32) " "Verilog HDL assignment warning at translation_layer.v(32): truncated value with size 32 to match size of target (16)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000097532 "|heapsort|translation_layer:translation_layer_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sorting_node sorting_node:sorting_node_6 " "Elaborating entity \"sorting_node\" for hierarchy \"sorting_node:sorting_node_6\"" {  } { { "heapsort.v" "sorting_node_6" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 1013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000097533 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_out_reg sorting_node.v(64) " "Verilog HDL or VHDL warning at sorting_node.v(64): object \"address_updated_out_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602000097533 "|heapsort|sorting_node:sorting_node_6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_in_reg sorting_node.v(65) " "Verilog HDL or VHDL warning at sorting_node.v(65): object \"address_updated_in_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602000097533 "|heapsort|sorting_node:sorting_node_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_2_port_gen RAM_2_port_gen:RAM_LEVEL_7_L " "Elaborating entity \"RAM_2_port_gen\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_7_L\"" {  } { { "heapsort.v" "RAM_LEVEL_7_L" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 1029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000097563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_2_port_gen:RAM_LEVEL_7_L\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_7_L\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "altsyncram_component" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000097637 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_2_port_gen:RAM_LEVEL_7_L\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_2_port_gen:RAM_LEVEL_7_L\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000097680 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_2_port_gen:RAM_LEVEL_7_L\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_2_port_gen:RAM_LEVEL_7_L\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097680 ""}  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602000097680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fbh2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fbh2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fbh2 " "Found entity 1: altsyncram_fbh2" {  } { { "db/altsyncram_fbh2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/db/altsyncram_fbh2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602000097730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602000097730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fbh2 RAM_2_port_gen:RAM_LEVEL_7_L\|altsyncram:altsyncram_component\|altsyncram_fbh2:auto_generated " "Elaborating entity \"altsyncram_fbh2\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_7_L\|altsyncram:altsyncram_component\|altsyncram_fbh2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000097730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "translation_layer translation_layer:translation_layer_7 " "Elaborating entity \"translation_layer\" for hierarchy \"translation_layer:translation_layer_7\"" {  } { { "heapsort.v" "translation_layer_7" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 1062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000097782 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 translation_layer.v(28) " "Verilog HDL assignment warning at translation_layer.v(28): truncated value with size 32 to match size of target (1)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000097825 "|heapsort|translation_layer:translation_layer_7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 translation_layer.v(29) " "Verilog HDL assignment warning at translation_layer.v(29): truncated value with size 32 to match size of target (1)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000097825 "|heapsort|translation_layer:translation_layer_7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 translation_layer.v(31) " "Verilog HDL assignment warning at translation_layer.v(31): truncated value with size 32 to match size of target (16)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000097825 "|heapsort|translation_layer:translation_layer_7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 translation_layer.v(32) " "Verilog HDL assignment warning at translation_layer.v(32): truncated value with size 32 to match size of target (16)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000097825 "|heapsort|translation_layer:translation_layer_7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sorting_node sorting_node:sorting_node_7 " "Elaborating entity \"sorting_node\" for hierarchy \"sorting_node:sorting_node_7\"" {  } { { "heapsort.v" "sorting_node_7" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 1089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000097825 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_out_reg sorting_node.v(64) " "Verilog HDL or VHDL warning at sorting_node.v(64): object \"address_updated_out_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602000097826 "|heapsort|sorting_node:sorting_node_7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_in_reg sorting_node.v(65) " "Verilog HDL or VHDL warning at sorting_node.v(65): object \"address_updated_in_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602000097826 "|heapsort|sorting_node:sorting_node_7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_2_port_gen RAM_2_port_gen:RAM_LEVEL_8_L " "Elaborating entity \"RAM_2_port_gen\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_8_L\"" {  } { { "heapsort.v" "RAM_LEVEL_8_L" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 1105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000097855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_2_port_gen:RAM_LEVEL_8_L\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_8_L\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "altsyncram_component" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000097919 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_2_port_gen:RAM_LEVEL_8_L\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_2_port_gen:RAM_LEVEL_8_L\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000097957 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_2_port_gen:RAM_LEVEL_8_L\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_2_port_gen:RAM_LEVEL_8_L\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000097958 ""}  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602000097958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qbh2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qbh2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qbh2 " "Found entity 1: altsyncram_qbh2" {  } { { "db/altsyncram_qbh2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/db/altsyncram_qbh2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602000098005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602000098005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qbh2 RAM_2_port_gen:RAM_LEVEL_8_L\|altsyncram:altsyncram_component\|altsyncram_qbh2:auto_generated " "Elaborating entity \"altsyncram_qbh2\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_8_L\|altsyncram:altsyncram_component\|altsyncram_qbh2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000098006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "translation_layer translation_layer:translation_layer_8 " "Elaborating entity \"translation_layer\" for hierarchy \"translation_layer:translation_layer_8\"" {  } { { "heapsort.v" "translation_layer_8" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 1138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000098038 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 translation_layer.v(28) " "Verilog HDL assignment warning at translation_layer.v(28): truncated value with size 32 to match size of target (1)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000098066 "|heapsort|translation_layer:translation_layer_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 translation_layer.v(29) " "Verilog HDL assignment warning at translation_layer.v(29): truncated value with size 32 to match size of target (1)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000098066 "|heapsort|translation_layer:translation_layer_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 translation_layer.v(31) " "Verilog HDL assignment warning at translation_layer.v(31): truncated value with size 32 to match size of target (16)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000098066 "|heapsort|translation_layer:translation_layer_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 translation_layer.v(32) " "Verilog HDL assignment warning at translation_layer.v(32): truncated value with size 32 to match size of target (16)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000098066 "|heapsort|translation_layer:translation_layer_8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sorting_node sorting_node:sorting_node_8 " "Elaborating entity \"sorting_node\" for hierarchy \"sorting_node:sorting_node_8\"" {  } { { "heapsort.v" "sorting_node_8" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 1164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000098066 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_out_reg sorting_node.v(64) " "Verilog HDL or VHDL warning at sorting_node.v(64): object \"address_updated_out_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602000098067 "|heapsort|sorting_node:sorting_node_8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_in_reg sorting_node.v(65) " "Verilog HDL or VHDL warning at sorting_node.v(65): object \"address_updated_in_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602000098067 "|heapsort|sorting_node:sorting_node_8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_2_port_gen RAM_2_port_gen:RAM_LEVEL_9_L " "Elaborating entity \"RAM_2_port_gen\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_9_L\"" {  } { { "heapsort.v" "RAM_LEVEL_9_L" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 1180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000098097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_2_port_gen:RAM_LEVEL_9_L\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_9_L\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "altsyncram_component" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000098137 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_2_port_gen:RAM_LEVEL_9_L\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_2_port_gen:RAM_LEVEL_9_L\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000098178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_2_port_gen:RAM_LEVEL_9_L\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_2_port_gen:RAM_LEVEL_9_L\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098178 ""}  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602000098178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ueh2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ueh2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ueh2 " "Found entity 1: altsyncram_ueh2" {  } { { "db/altsyncram_ueh2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/db/altsyncram_ueh2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602000098226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602000098226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ueh2 RAM_2_port_gen:RAM_LEVEL_9_L\|altsyncram:altsyncram_component\|altsyncram_ueh2:auto_generated " "Elaborating entity \"altsyncram_ueh2\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_9_L\|altsyncram:altsyncram_component\|altsyncram_ueh2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000098227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "translation_layer translation_layer:translation_layer_9 " "Elaborating entity \"translation_layer\" for hierarchy \"translation_layer:translation_layer_9\"" {  } { { "heapsort.v" "translation_layer_9" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 1213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000098275 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 translation_layer.v(28) " "Verilog HDL assignment warning at translation_layer.v(28): truncated value with size 32 to match size of target (1)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000098310 "|heapsort|translation_layer:translation_layer_9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 translation_layer.v(29) " "Verilog HDL assignment warning at translation_layer.v(29): truncated value with size 32 to match size of target (1)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000098310 "|heapsort|translation_layer:translation_layer_9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 translation_layer.v(31) " "Verilog HDL assignment warning at translation_layer.v(31): truncated value with size 32 to match size of target (16)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000098310 "|heapsort|translation_layer:translation_layer_9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 translation_layer.v(32) " "Verilog HDL assignment warning at translation_layer.v(32): truncated value with size 32 to match size of target (16)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000098310 "|heapsort|translation_layer:translation_layer_9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sorting_node sorting_node:sorting_node_9 " "Elaborating entity \"sorting_node\" for hierarchy \"sorting_node:sorting_node_9\"" {  } { { "heapsort.v" "sorting_node_9" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 1239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000098310 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_out_reg sorting_node.v(64) " "Verilog HDL or VHDL warning at sorting_node.v(64): object \"address_updated_out_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602000098311 "|heapsort|sorting_node:sorting_node_9"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_in_reg sorting_node.v(65) " "Verilog HDL or VHDL warning at sorting_node.v(65): object \"address_updated_in_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602000098311 "|heapsort|sorting_node:sorting_node_9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_2_port_gen RAM_2_port_gen:RAM_LEVEL_10_L " "Elaborating entity \"RAM_2_port_gen\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_10_L\"" {  } { { "heapsort.v" "RAM_LEVEL_10_L" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 1255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000098340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_2_port_gen:RAM_LEVEL_10_L\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_10_L\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "altsyncram_component" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000098380 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_2_port_gen:RAM_LEVEL_10_L\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_2_port_gen:RAM_LEVEL_10_L\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000098416 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_2_port_gen:RAM_LEVEL_10_L\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_2_port_gen:RAM_LEVEL_10_L\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098416 ""}  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602000098416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4fh2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4fh2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4fh2 " "Found entity 1: altsyncram_4fh2" {  } { { "db/altsyncram_4fh2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/db/altsyncram_4fh2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602000098466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602000098466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4fh2 RAM_2_port_gen:RAM_LEVEL_10_L\|altsyncram:altsyncram_component\|altsyncram_4fh2:auto_generated " "Elaborating entity \"altsyncram_4fh2\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_10_L\|altsyncram:altsyncram_component\|altsyncram_4fh2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000098467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "translation_layer translation_layer:translation_layer_10 " "Elaborating entity \"translation_layer\" for hierarchy \"translation_layer:translation_layer_10\"" {  } { { "heapsort.v" "translation_layer_10" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 1288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000098515 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 translation_layer.v(28) " "Verilog HDL assignment warning at translation_layer.v(28): truncated value with size 32 to match size of target (1)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000098546 "|heapsort|translation_layer:translation_layer_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 translation_layer.v(29) " "Verilog HDL assignment warning at translation_layer.v(29): truncated value with size 32 to match size of target (1)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000098546 "|heapsort|translation_layer:translation_layer_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 translation_layer.v(31) " "Verilog HDL assignment warning at translation_layer.v(31): truncated value with size 32 to match size of target (16)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000098546 "|heapsort|translation_layer:translation_layer_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 translation_layer.v(32) " "Verilog HDL assignment warning at translation_layer.v(32): truncated value with size 32 to match size of target (16)" {  } { { "files/translation_layer/translation_layer.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/translation_layer/translation_layer.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602000098546 "|heapsort|translation_layer:translation_layer_10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sorting_node sorting_node:sorting_node_10 " "Elaborating entity \"sorting_node\" for hierarchy \"sorting_node:sorting_node_10\"" {  } { { "heapsort.v" "sorting_node_10" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 1315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000098546 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_out_reg sorting_node.v(64) " "Verilog HDL or VHDL warning at sorting_node.v(64): object \"address_updated_out_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602000098547 "|heapsort|sorting_node:sorting_node_10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_updated_in_reg sorting_node.v(65) " "Verilog HDL or VHDL warning at sorting_node.v(65): object \"address_updated_in_reg\" assigned a value but never read" {  } { { "files/sorting_node/sorting_node.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/sorting_node/sorting_node.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602000098547 "|heapsort|sorting_node:sorting_node_10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_2_port_gen RAM_2_port_gen:RAM_LEVEL_11_L " "Elaborating entity \"RAM_2_port_gen\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_11_L\"" {  } { { "heapsort.v" "RAM_LEVEL_11_L" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 1331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000098583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_2_port_gen:RAM_LEVEL_11_L\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_11_L\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "altsyncram_component" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000098623 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_2_port_gen:RAM_LEVEL_11_L\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_2_port_gen:RAM_LEVEL_11_L\|altsyncram:altsyncram_component\"" {  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000098646 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_2_port_gen:RAM_LEVEL_11_L\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_2_port_gen:RAM_LEVEL_11_L\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602000098646 ""}  } { { "files/utils/RAM_2_port_gen/RAM_2_port_gen.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/files/utils/RAM_2_port_gen/RAM_2_port_gen.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602000098646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_teh2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_teh2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_teh2 " "Found entity 1: altsyncram_teh2" {  } { { "db/altsyncram_teh2.tdf" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/db/altsyncram_teh2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602000098696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602000098696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_teh2 RAM_2_port_gen:RAM_LEVEL_11_L\|altsyncram:altsyncram_component\|altsyncram_teh2:auto_generated " "Elaborating entity \"altsyncram_teh2\" for hierarchy \"RAM_2_port_gen:RAM_LEVEL_11_L\|altsyncram:altsyncram_component\|altsyncram_teh2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000098696 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098918 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098918 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000098918 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098919 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098919 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000098919 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098920 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098920 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000098920 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098921 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098921 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000098921 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098922 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098922 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000098922 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098922 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098922 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000098922 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098923 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098923 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000098923 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098924 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098924 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000098924 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098925 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098925 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000098925 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098926 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098926 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000098926 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098927 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000098927 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098927 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000098927 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098928 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098928 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000098928 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098929 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098929 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000098929 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098930 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098930 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000098930 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098931 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098931 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000098931 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098932 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098932 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000098932 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098932 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098932 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000098932 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098933 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098933 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000098933 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098934 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098934 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000098934 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098935 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098935 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000098935 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098935 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098935 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000098935 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098936 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098936 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000098936 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098937 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098937 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000098937 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098938 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098938 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000098938 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098938 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098938 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000098938 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098939 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098939 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000098939 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098940 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098940 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000098940 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098941 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098941 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000098941 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098941 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098941 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000098941 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098942 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098942 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000098942 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098942 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098942 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000098942 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098943 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000098943 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098944 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000098944 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098945 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098945 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000098945 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098945 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098945 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000098945 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098946 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098946 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000098946 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098948 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000098948 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_L_11\[9\] " "Net \"addr_L_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_L_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 299 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addr_R_11\[9\] " "Net \"addr_R_11\[9\]\" is missing source, defaulting to GND" {  } { { "heapsort.v" "addr_R_11\[9\]" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 310 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602000098948 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1602000098948 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1602000100430 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1602000101134 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1602000102093 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/output_files/heapsort.map.smsg " "Generated suppressed messages file D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/output_files/heapsort.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602000102340 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1602000102676 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602000102676 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2725 " "Implemented 2725 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1602000102899 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1602000102899 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2353 " "Implemented 2353 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1602000102899 ""} { "Info" "ICUT_CUT_TM_RAMS" "336 " "Implemented 336 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1602000102899 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1602000102899 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 177 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 177 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602000102960 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 06 13:01:42 2020 " "Processing ended: Tue Oct 06 13:01:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602000102960 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602000102960 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602000102960 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602000102960 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1602000104556 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602000104565 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 06 13:01:44 2020 " "Processing started: Tue Oct 06 13:01:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602000104565 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1602000104565 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off heapsort -c heapsort " "Command: quartus_fit --read_settings_files=off --write_settings_files=off heapsort -c heapsort" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1602000104565 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1602000104750 ""}
{ "Info" "0" "" "Project  = heapsort" {  } {  } 0 0 "Project  = heapsort" 0 0 "Fitter" 0 0 1602000104750 ""}
{ "Info" "0" "" "Revision = heapsort" {  } {  } 0 0 "Revision = heapsort" 0 0 "Fitter" 0 0 1602000104750 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1602000104869 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1602000104870 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "heapsort EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"heapsort\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1602000104900 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1602000104962 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1602000104962 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1602000105285 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1602000105295 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1602000105715 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1602000105715 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1602000105715 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1602000105715 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1602000105715 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1602000105715 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1602000105715 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1602000105715 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1602000105715 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1602000105715 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/" { { 0 { 0 ""} 0 11516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1602000105721 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/" { { 0 { 0 ""} 0 11518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1602000105721 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/" { { 0 { 0 ""} 0 11520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1602000105721 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/" { { 0 { 0 ""} 0 11522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1602000105721 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/" { { 0 { 0 ""} 0 11524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1602000105721 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1602000105721 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1602000105724 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1602000106012 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "36 36 " "No exact pin location assignment(s) for 36 pins of 36 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1602000106694 ""}
{ "Info" "ISTA_SDC_FOUND" "heapsort.sdc " "Reading SDC File: 'heapsort.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1602000107238 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fs (Rise) clk (Rise) setup and hold " "From fs (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1602000107277 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fs (Fall) clk (Rise) setup and hold " "From fs (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1602000107277 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1602000107277 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1602000107277 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602000107277 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602000107277 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602000107277 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  80.000           fs " "  80.000           fs" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602000107277 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1602000107277 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1602000107517 ""}  } { { "heapsort.v" "" { Text "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/heapsort.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/" { { 0 { 0 ""} 0 11510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602000107517 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1602000107957 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1602000107959 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1602000107959 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1602000107962 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1602000107966 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1602000107969 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1602000107970 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1602000107971 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1602000108082 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1602000108084 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1602000108084 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "35 unused 2.5V 19 16 0 " "Number of I/O pins in group: 35 (unused VREF, 2.5V VCCIO, 19 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1602000108090 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1602000108090 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1602000108090 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1602000108091 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1602000108091 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1602000108091 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1602000108091 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1602000108091 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1602000108091 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1602000108091 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1602000108091 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1602000108091 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1602000108091 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602000108467 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1602000108480 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1602000110516 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602000110953 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1602000111009 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1602000113276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602000113276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1602000113779 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 12 { 0 ""} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1602000117097 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1602000117097 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1602000117660 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1602000117660 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1602000117660 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602000117663 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.93 " "Total time spent on timing analysis during the Fitter is 0.93 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1602000117953 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1602000117984 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1602000118314 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1602000118315 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1602000118637 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602000119517 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/output_files/heapsort.fit.smsg " "Generated suppressed messages file D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/output_files/heapsort.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1602000120389 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5875 " "Peak virtual memory: 5875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602000122736 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 06 13:02:02 2020 " "Processing ended: Tue Oct 06 13:02:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602000122736 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602000122736 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602000122736 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1602000122736 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1602000123896 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602000123906 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 06 13:02:03 2020 " "Processing started: Tue Oct 06 13:02:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602000123906 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1602000123906 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off heapsort -c heapsort " "Command: quartus_asm --read_settings_files=off --write_settings_files=off heapsort -c heapsort" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1602000123906 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1602000124305 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1602000126547 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1602000126682 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4698 " "Peak virtual memory: 4698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602000127055 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 06 13:02:07 2020 " "Processing ended: Tue Oct 06 13:02:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602000127055 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602000127055 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602000127055 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1602000127055 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1602000127797 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1602000128770 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602000128779 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 06 13:02:08 2020 " "Processing started: Tue Oct 06 13:02:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602000128779 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1602000128779 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta heapsort -c heapsort " "Command: quartus_sta heapsort -c heapsort" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1602000128780 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1602000128966 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1602000129433 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1602000129433 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1602000129486 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1602000129487 ""}
{ "Info" "ISTA_SDC_FOUND" "heapsort.sdc " "Reading SDC File: 'heapsort.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1602000129960 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fs (Rise) clk (Rise) setup and hold " "From fs (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1602000129982 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fs (Fall) clk (Rise) setup and hold " "From fs (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1602000129982 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1602000129982 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1602000129982 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1602000130053 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.819 " "Worst-case setup slack is 6.819" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602000130117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602000130117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.819               0.000 clk  " "    6.819               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602000130117 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1602000130117 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.295 " "Worst-case hold slack is 0.295" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602000130132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602000130132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.295               0.000 clk  " "    0.295               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602000130132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1602000130132 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1602000130138 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1602000130145 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.628 " "Worst-case minimum pulse width slack is 9.628" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602000130154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602000130154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.628               0.000 clk  " "    9.628               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602000130154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   76.000               0.000 fs  " "   76.000               0.000 fs " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602000130154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1602000130154 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 161 synchronizer chains. " "Report Metastability: Found 161 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1602000130292 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 161 " "Number of Synchronizer Chains Found: 161" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1602000130292 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1602000130292 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1602000130292 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.852 ns " "Worst Case Available Settling Time: 17.852 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1602000130292 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1602000130292 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1602000130292 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1602000130300 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1602000130320 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1602000130709 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fs (Rise) clk (Rise) setup and hold " "From fs (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1602000130838 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fs (Fall) clk (Rise) setup and hold " "From fs (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1602000130838 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1602000130838 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.896 " "Worst-case setup slack is 7.896" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602000130878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602000130878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.896               0.000 clk  " "    7.896               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602000130878 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1602000130878 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.304 " "Worst-case hold slack is 0.304" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602000130894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602000130894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 clk  " "    0.304               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602000130894 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1602000130894 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1602000130902 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1602000130911 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.646 " "Worst-case minimum pulse width slack is 9.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602000130920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602000130920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.646               0.000 clk  " "    9.646               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602000130920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   76.000               0.000 fs  " "   76.000               0.000 fs " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602000130920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1602000130920 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 161 synchronizer chains. " "Report Metastability: Found 161 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1602000131064 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 161 " "Number of Synchronizer Chains Found: 161" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1602000131064 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1602000131064 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1602000131064 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.029 ns " "Worst Case Available Settling Time: 18.029 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1602000131064 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1602000131064 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1602000131064 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1602000131073 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fs (Rise) clk (Rise) setup and hold " "From fs (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1602000131178 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fs (Fall) clk (Rise) setup and hold " "From fs (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1602000131178 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1602000131178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.551 " "Worst-case setup slack is 13.551" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602000131194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602000131194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.551               0.000 clk  " "   13.551               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602000131194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1602000131194 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.115 " "Worst-case hold slack is 0.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602000131291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602000131291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.115               0.000 clk  " "    0.115               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602000131291 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1602000131291 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1602000131299 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1602000131309 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.374 " "Worst-case minimum pulse width slack is 9.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602000131316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602000131316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.374               0.000 clk  " "    9.374               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602000131316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   76.000               0.000 fs  " "   76.000               0.000 fs " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602000131316 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1602000131316 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 161 synchronizer chains. " "Report Metastability: Found 161 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1602000131444 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 161 " "Number of Synchronizer Chains Found: 161" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1602000131444 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1602000131444 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1602000131444 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.794 ns " "Worst Case Available Settling Time: 18.794 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1602000131444 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1602000131444 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1602000131444 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1602000131784 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1602000131787 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 10 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4898 " "Peak virtual memory: 4898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602000131884 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 06 13:02:11 2020 " "Processing ended: Tue Oct 06 13:02:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602000131884 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602000131884 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602000131884 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1602000131884 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1602000133312 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602000133322 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 06 13:02:13 2020 " "Processing started: Tue Oct 06 13:02:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602000133322 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1602000133322 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off heapsort -c heapsort " "Command: quartus_eda --read_settings_files=off --write_settings_files=off heapsort -c heapsort" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1602000133322 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1602000134152 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "heapsort_7_1200mv_85c_slow.vo D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/simulation/modelsim/ simulation " "Generated file heapsort_7_1200mv_85c_slow.vo in folder \"D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1602000134569 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "heapsort_7_1200mv_0c_slow.vo D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/simulation/modelsim/ simulation " "Generated file heapsort_7_1200mv_0c_slow.vo in folder \"D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1602000134803 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "heapsort_min_1200mv_0c_fast.vo D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/simulation/modelsim/ simulation " "Generated file heapsort_min_1200mv_0c_fast.vo in folder \"D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1602000135084 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "heapsort.vo D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/simulation/modelsim/ simulation " "Generated file heapsort.vo in folder \"D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1602000135316 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "heapsort_7_1200mv_85c_v_slow.sdo D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/simulation/modelsim/ simulation " "Generated file heapsort_7_1200mv_85c_v_slow.sdo in folder \"D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1602000135668 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "heapsort_7_1200mv_0c_v_slow.sdo D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/simulation/modelsim/ simulation " "Generated file heapsort_7_1200mv_0c_v_slow.sdo in folder \"D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1602000136122 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "heapsort_min_1200mv_0c_v_fast.sdo D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/simulation/modelsim/ simulation " "Generated file heapsort_min_1200mv_0c_v_fast.sdo in folder \"D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1602000136458 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "heapsort_v.sdo D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/simulation/modelsim/ simulation " "Generated file heapsort_v.sdo in folder \"D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort_dual/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1602000136892 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602000136976 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 06 13:02:16 2020 " "Processing ended: Tue Oct 06 13:02:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602000136976 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602000136976 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602000136976 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1602000136976 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 196 s " "Quartus Prime Full Compilation was successful. 0 errors, 196 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1602000137612 ""}
