[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/FuncRetArray/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/FuncRetArray/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<300> s<299> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<7> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<7> s<4> l<1:8> el<1:11>
n<> u<4> t<Parameter_port_list> p<7> s<6> l<1:12> el<1:15>
n<> u<5> t<Port> p<6> l<1:17> el<1:17>
n<> u<6> t<List_of_ports> p<7> c<5> l<1:16> el<1:18>
n<> u<7> t<Module_nonansi_header> p<281> c<2> s<25> l<1:1> el<1:19>
n<> u<8> t<IntegerAtomType_Int> p<10> s<9> l<2:13> el<2:16>
n<> u<9> t<Signing_Unsigned> p<10> l<2:17> el<2:25>
n<> u<10> t<Data_type> p<18> c<8> s<11> l<2:13> el<2:25>
n<ASSIGN_VADDR_RET_T> u<11> t<StringConst> p<18> s<17> l<2:26> el<2:44>
n<2> u<12> t<IntConst> p<13> l<2:45> el<2:46>
n<> u<13> t<Primary_literal> p<14> c<12> l<2:45> el<2:46>
n<> u<14> t<Constant_primary> p<15> c<13> l<2:45> el<2:46>
n<> u<15> t<Constant_expression> p<16> c<14> l<2:45> el<2:46>
n<> u<16> t<Unpacked_dimension> p<17> c<15> l<2:44> el<2:47>
n<> u<17> t<Variable_dimension> p<18> c<16> l<2:44> el<2:47>
n<> u<18> t<Type_declaration> p<19> c<10> l<2:5> el<2:48>
n<> u<19> t<Data_declaration> p<20> c<18> l<2:5> el<2:48>
n<> u<20> t<Package_or_generate_item_declaration> p<21> c<19> l<2:5> el<2:48>
n<> u<21> t<Module_or_generate_item_declaration> p<22> c<20> l<2:5> el<2:48>
n<> u<22> t<Module_common_item> p<23> c<21> l<2:5> el<2:48>
n<> u<23> t<Module_or_generate_item> p<24> c<22> l<2:5> el<2:48>
n<> u<24> t<Non_port_module_item> p<25> c<23> l<2:5> el<2:48>
n<> u<25> t<Module_item> p<281> c<24> s<97> l<2:5> el<2:48>
n<> u<26> t<Lifetime_Static> p<91> s<90> l<3:14> el<3:20>
n<ASSIGN_VADDR_RET_T> u<27> t<StringConst> p<28> l<3:21> el<3:39>
n<> u<28> t<Data_type> p<29> c<27> l<3:21> el<3:39>
n<> u<29> t<Function_data_type> p<30> c<28> l<3:21> el<3:39>
n<> u<30> t<Function_data_type_or_implicit> p<90> c<29> s<31> l<3:21> el<3:39>
n<ASSIGN_VADDR> u<31> t<StringConst> p<90> s<88> l<3:40> el<3:52>
n<> u<32> t<IntegerAtomType_Int> p<33> l<4:14> el<4:17>
n<> u<33> t<Data_type> p<39> c<32> s<34> l<4:14> el<4:17>
n<i> u<34> t<StringConst> p<39> s<38> l<4:18> el<4:19>
n<0> u<35> t<IntConst> p<36> l<4:22> el<4:23>
n<> u<36> t<Primary_literal> p<37> c<35> l<4:22> el<4:23>
n<> u<37> t<Primary> p<38> c<36> l<4:22> el<4:23>
n<> u<38> t<Expression> p<39> c<37> l<4:22> el<4:23>
n<> u<39> t<For_variable_declaration> p<40> c<33> l<4:14> el<4:23>
n<> u<40> t<For_initialization> p<85> c<39> s<50> l<4:14> el<4:23>
n<i> u<41> t<StringConst> p<42> l<4:25> el<4:26>
n<> u<42> t<Primary_literal> p<43> c<41> l<4:25> el<4:26>
n<> u<43> t<Primary> p<44> c<42> l<4:25> el<4:26>
n<> u<44> t<Expression> p<50> c<43> s<49> l<4:25> el<4:26>
n<2> u<45> t<IntConst> p<46> l<4:29> el<4:30>
n<> u<46> t<Primary_literal> p<47> c<45> l<4:29> el<4:30>
n<> u<47> t<Primary> p<48> c<46> l<4:29> el<4:30>
n<> u<48> t<Expression> p<50> c<47> l<4:29> el<4:30>
n<> u<49> t<BinOp_Less> p<50> s<48> l<4:27> el<4:28>
n<> u<50> t<Expression> p<85> c<44> s<59> l<4:25> el<4:30>
n<i> u<51> t<StringConst> p<52> l<4:32> el<4:33>
n<> u<52> t<Ps_or_hierarchical_identifier> p<55> c<51> s<54> l<4:32> el<4:33>
n<> u<53> t<Bit_select> p<54> l<4:33> el<4:33>
n<> u<54> t<Select> p<55> c<53> l<4:33> el<4:33>
n<> u<55> t<Variable_lvalue> p<57> c<52> s<56> l<4:32> el<4:33>
n<> u<56> t<IncDec_PlusPlus> p<57> l<4:33> el<4:35>
n<> u<57> t<Inc_or_dec_expression> p<58> c<55> l<4:32> el<4:35>
n<> u<58> t<For_step_assignment> p<59> c<57> l<4:32> el<4:35>
n<> u<59> t<For_step> p<85> c<58> s<83> l<4:32> el<4:35>
n<ASSIGN_VADDR> u<60> t<StringConst> p<61> l<5:14> el<5:26>
n<> u<61> t<Ps_or_hierarchical_identifier> p<68> c<60> s<67> l<5:14> el<5:26>
n<i> u<62> t<StringConst> p<63> l<5:27> el<5:28>
n<> u<63> t<Primary_literal> p<64> c<62> l<5:27> el<5:28>
n<> u<64> t<Primary> p<65> c<63> l<5:27> el<5:28>
n<> u<65> t<Expression> p<66> c<64> l<5:27> el<5:28>
n<> u<66> t<Bit_select> p<67> c<65> l<5:26> el<5:29>
n<> u<67> t<Select> p<68> c<66> l<5:26> el<5:29>
n<> u<68> t<Variable_lvalue> p<74> c<61> s<69> l<5:14> el<5:29>
n<> u<69> t<AssignOp_Assign> p<74> s<73> l<5:30> el<5:31>
n<5> u<70> t<IntConst> p<71> l<5:32> el<5:33>
n<> u<71> t<Primary_literal> p<72> c<70> l<5:32> el<5:33>
n<> u<72> t<Primary> p<73> c<71> l<5:32> el<5:33>
n<> u<73> t<Expression> p<74> c<72> l<5:32> el<5:33>
n<> u<74> t<Operator_assignment> p<75> c<68> l<5:14> el<5:33>
n<> u<75> t<Blocking_assignment> p<76> c<74> l<5:14> el<5:33>
n<> u<76> t<Statement_item> p<77> c<75> l<5:14> el<5:34>
n<> u<77> t<Statement> p<78> c<76> l<5:14> el<5:34>
n<> u<78> t<Statement_or_null> p<80> c<77> s<79> l<5:14> el<5:34>
n<> u<79> t<End> p<80> l<6:9> el<6:12>
n<> u<80> t<Seq_block> p<81> c<78> l<4:37> el<6:12>
n<> u<81> t<Statement_item> p<82> c<80> l<4:37> el<6:12>
n<> u<82> t<Statement> p<83> c<81> l<4:37> el<6:12>
n<> u<83> t<Statement_or_null> p<85> c<82> l<4:37> el<6:12>
n<> u<84> t<For> p<85> s<40> l<4:9> el<4:12>
n<> u<85> t<Loop_statement> p<86> c<84> l<4:9> el<6:12>
n<> u<86> t<Statement_item> p<87> c<85> l<4:9> el<6:12>
n<> u<87> t<Statement> p<88> c<86> l<4:9> el<6:12>
n<> u<88> t<Function_statement_or_null> p<90> c<87> s<89> l<4:9> el<6:12>
n<> u<89> t<Endfunction> p<90> l<7:5> el<7:16>
n<> u<90> t<Function_body_declaration> p<91> c<30> l<3:21> el<7:16>
n<> u<91> t<Function_declaration> p<92> c<26> l<3:5> el<7:16>
n<> u<92> t<Package_or_generate_item_declaration> p<93> c<91> l<3:5> el<7:16>
n<> u<93> t<Module_or_generate_item_declaration> p<94> c<92> l<3:5> el<7:16>
n<> u<94> t<Module_common_item> p<95> c<93> l<3:5> el<7:16>
n<> u<95> t<Module_or_generate_item> p<96> c<94> l<3:5> el<7:16>
n<> u<96> t<Non_port_module_item> p<97> c<95> l<3:5> el<7:16>
n<> u<97> t<Module_item> p<281> c<96> s<123> l<3:5> el<7:16>
n<> u<98> t<IntegerAtomType_Int> p<100> s<99> l<9:16> el<9:19>
n<> u<99> t<Signing_Unsigned> p<100> l<9:20> el<9:28>
n<> u<100> t<Data_type> p<101> c<98> l<9:16> el<9:28>
n<> u<101> t<Data_type_or_implicit> p<117> c<100> s<116> l<9:16> el<9:28>
n<VADDR> u<102> t<StringConst> p<115> s<107> l<9:29> el<9:34>
n<2> u<103> t<IntConst> p<104> l<9:35> el<9:36>
n<> u<104> t<Primary_literal> p<105> c<103> l<9:35> el<9:36>
n<> u<105> t<Constant_primary> p<106> c<104> l<9:35> el<9:36>
n<> u<106> t<Constant_expression> p<107> c<105> l<9:35> el<9:36>
n<> u<107> t<Unpacked_dimension> p<115> c<106> s<114> l<9:34> el<9:37>
n<ASSIGN_VADDR> u<108> t<StringConst> p<110> s<109> l<9:40> el<9:52>
n<> u<109> t<List_of_arguments> p<110> l<9:53> el<9:53>
n<> u<110> t<Subroutine_call> p<111> c<108> l<9:40> el<9:54>
n<> u<111> t<Constant_primary> p<112> c<110> l<9:40> el<9:54>
n<> u<112> t<Constant_expression> p<113> c<111> l<9:40> el<9:54>
n<> u<113> t<Constant_mintypmax_expression> p<114> c<112> l<9:40> el<9:54>
n<> u<114> t<Constant_param_expression> p<115> c<113> l<9:40> el<9:54>
n<> u<115> t<Param_assignment> p<116> c<102> l<9:29> el<9:54>
n<> u<116> t<List_of_param_assignments> p<117> c<115> l<9:29> el<9:54>
n<> u<117> t<Local_parameter_declaration> p<118> c<101> l<9:5> el<9:54>
n<> u<118> t<Package_or_generate_item_declaration> p<119> c<117> l<9:5> el<9:55>
n<> u<119> t<Module_or_generate_item_declaration> p<120> c<118> l<9:5> el<9:55>
n<> u<120> t<Module_common_item> p<121> c<119> l<9:5> el<9:55>
n<> u<121> t<Module_or_generate_item> p<122> c<120> l<9:5> el<9:55>
n<> u<122> t<Non_port_module_item> p<123> c<121> l<9:5> el<9:55>
n<> u<123> t<Module_item> p<281> c<122> s<169> l<9:5> el<9:55>
n<VADDR> u<124> t<StringConst> p<131> s<130> l<11:6> el<11:11>
n<0> u<125> t<IntConst> p<126> l<11:12> el<11:13>
n<> u<126> t<Primary_literal> p<127> c<125> l<11:12> el<11:13>
n<> u<127> t<Constant_primary> p<128> c<126> l<11:12> el<11:13>
n<> u<128> t<Constant_expression> p<129> c<127> l<11:12> el<11:13>
n<> u<129> t<Constant_bit_select> p<130> c<128> l<11:11> el<11:14>
n<> u<130> t<Constant_select> p<131> c<129> l<11:11> el<11:14>
n<> u<131> t<Constant_primary> p<132> c<124> l<11:6> el<11:14>
n<> u<132> t<Constant_expression> p<138> c<131> s<137> l<11:6> el<11:14>
n<5> u<133> t<IntConst> p<134> l<11:18> el<11:19>
n<> u<134> t<Primary_literal> p<135> c<133> l<11:18> el<11:19>
n<> u<135> t<Constant_primary> p<136> c<134> l<11:18> el<11:19>
n<> u<136> t<Constant_expression> p<138> c<135> l<11:18> el<11:19>
n<> u<137> t<BinOp_Not> p<138> s<136> l<11:15> el<11:17>
n<> u<138> t<Constant_expression> p<164> c<132> s<162> l<11:6> el<11:19>
n<"--[0] (%d) should be 5"> u<139> t<StringLiteral> p<140> l<12:9> el<12:33>
n<> u<140> t<Primary_literal> p<141> c<139> l<12:9> el<12:33>
n<> u<141> t<Primary> p<142> c<140> l<12:9> el<12:33>
n<> u<142> t<Expression> p<154> c<141> s<153> l<12:9> el<12:33>
n<VADDR> u<143> t<StringConst> p<150> s<149> l<12:34> el<12:39>
n<0> u<144> t<IntConst> p<145> l<12:40> el<12:41>
n<> u<145> t<Primary_literal> p<146> c<144> l<12:40> el<12:41>
n<> u<146> t<Primary> p<147> c<145> l<12:40> el<12:41>
n<> u<147> t<Expression> p<148> c<146> l<12:40> el<12:41>
n<> u<148> t<Bit_select> p<149> c<147> l<12:39> el<12:42>
n<> u<149> t<Select> p<150> c<148> l<12:39> el<12:42>
n<> u<150> t<Complex_func_call> p<151> c<143> l<12:34> el<12:42>
n<> u<151> t<Primary> p<152> c<150> l<12:34> el<12:42>
n<> u<152> t<Expression> p<153> c<151> l<12:34> el<12:42>
n<> u<153> t<Argument> p<154> c<152> l<12:34> el<12:42>
n<> u<154> t<List_of_arguments> p<156> c<142> l<12:9> el<12:42>
n<info> u<155> t<StringConst> p<156> s<154> l<12:4> el<12:8>
n<> u<156> t<Elaboration_system_task> p<157> c<155> l<12:3> el<12:44>
n<> u<157> t<Module_common_item> p<158> c<156> l<12:3> el<12:44>
n<> u<158> t<Module_or_generate_item> p<159> c<157> l<12:3> el<12:44>
n<> u<159> t<Generate_item> p<160> c<158> l<12:3> el<12:44>
n<> u<160> t<Generate_block> p<162> c<159> s<161> l<12:3> el<12:44>
n<> u<161> t<End> p<162> l<13:2> el<13:5>
n<> u<162> t<Generate_block> p<164> c<160> l<11:21> el<13:5>
n<> u<163> t<IF> p<164> s<138> l<11:2> el<11:4>
n<> u<164> t<If_generate_construct> p<165> c<163> l<11:2> el<13:5>
n<> u<165> t<Conditional_generate_construct> p<166> c<164> l<11:2> el<13:5>
n<> u<166> t<Module_common_item> p<167> c<165> l<11:2> el<13:5>
n<> u<167> t<Module_or_generate_item> p<168> c<166> l<11:2> el<13:5>
n<> u<168> t<Non_port_module_item> p<169> c<167> l<11:2> el<13:5>
n<> u<169> t<Module_item> p<281> c<168> s<175> l<11:2> el<13:5>
n<> u<170> t<Package_or_generate_item_declaration> p<171> l<13:5> el<13:6>
n<> u<171> t<Module_or_generate_item_declaration> p<172> c<170> l<13:5> el<13:6>
n<> u<172> t<Module_common_item> p<173> c<171> l<13:5> el<13:6>
n<> u<173> t<Module_or_generate_item> p<174> c<172> l<13:5> el<13:6>
n<> u<174> t<Non_port_module_item> p<175> c<173> l<13:5> el<13:6>
n<> u<175> t<Module_item> p<281> c<174> s<221> l<13:5> el<13:6>
n<VADDR> u<176> t<StringConst> p<183> s<182> l<14:6> el<14:11>
n<1> u<177> t<IntConst> p<178> l<14:12> el<14:13>
n<> u<178> t<Primary_literal> p<179> c<177> l<14:12> el<14:13>
n<> u<179> t<Constant_primary> p<180> c<178> l<14:12> el<14:13>
n<> u<180> t<Constant_expression> p<181> c<179> l<14:12> el<14:13>
n<> u<181> t<Constant_bit_select> p<182> c<180> l<14:11> el<14:14>
n<> u<182> t<Constant_select> p<183> c<181> l<14:11> el<14:14>
n<> u<183> t<Constant_primary> p<184> c<176> l<14:6> el<14:14>
n<> u<184> t<Constant_expression> p<190> c<183> s<189> l<14:6> el<14:14>
n<5> u<185> t<IntConst> p<186> l<14:18> el<14:19>
n<> u<186> t<Primary_literal> p<187> c<185> l<14:18> el<14:19>
n<> u<187> t<Constant_primary> p<188> c<186> l<14:18> el<14:19>
n<> u<188> t<Constant_expression> p<190> c<187> l<14:18> el<14:19>
n<> u<189> t<BinOp_Not> p<190> s<188> l<14:15> el<14:17>
n<> u<190> t<Constant_expression> p<216> c<184> s<214> l<14:6> el<14:19>
n<"--[1] (%d) should be 5"> u<191> t<StringLiteral> p<192> l<15:9> el<15:33>
n<> u<192> t<Primary_literal> p<193> c<191> l<15:9> el<15:33>
n<> u<193> t<Primary> p<194> c<192> l<15:9> el<15:33>
n<> u<194> t<Expression> p<206> c<193> s<205> l<15:9> el<15:33>
n<VADDR> u<195> t<StringConst> p<202> s<201> l<15:34> el<15:39>
n<1> u<196> t<IntConst> p<197> l<15:40> el<15:41>
n<> u<197> t<Primary_literal> p<198> c<196> l<15:40> el<15:41>
n<> u<198> t<Primary> p<199> c<197> l<15:40> el<15:41>
n<> u<199> t<Expression> p<200> c<198> l<15:40> el<15:41>
n<> u<200> t<Bit_select> p<201> c<199> l<15:39> el<15:42>
n<> u<201> t<Select> p<202> c<200> l<15:39> el<15:42>
n<> u<202> t<Complex_func_call> p<203> c<195> l<15:34> el<15:42>
n<> u<203> t<Primary> p<204> c<202> l<15:34> el<15:42>
n<> u<204> t<Expression> p<205> c<203> l<15:34> el<15:42>
n<> u<205> t<Argument> p<206> c<204> l<15:34> el<15:42>
n<> u<206> t<List_of_arguments> p<208> c<194> l<15:9> el<15:42>
n<info> u<207> t<StringConst> p<208> s<206> l<15:4> el<15:8>
n<> u<208> t<Elaboration_system_task> p<209> c<207> l<15:3> el<15:44>
n<> u<209> t<Module_common_item> p<210> c<208> l<15:3> el<15:44>
n<> u<210> t<Module_or_generate_item> p<211> c<209> l<15:3> el<15:44>
n<> u<211> t<Generate_item> p<212> c<210> l<15:3> el<15:44>
n<> u<212> t<Generate_block> p<214> c<211> s<213> l<15:3> el<15:44>
n<> u<213> t<End> p<214> l<16:2> el<16:5>
n<> u<214> t<Generate_block> p<216> c<212> l<14:21> el<16:5>
n<> u<215> t<IF> p<216> s<190> l<14:2> el<14:4>
n<> u<216> t<If_generate_construct> p<217> c<215> l<14:2> el<16:5>
n<> u<217> t<Conditional_generate_construct> p<218> c<216> l<14:2> el<16:5>
n<> u<218> t<Module_common_item> p<219> c<217> l<14:2> el<16:5>
n<> u<219> t<Module_or_generate_item> p<220> c<218> l<14:2> el<16:5>
n<> u<220> t<Non_port_module_item> p<221> c<219> l<14:2> el<16:5>
n<> u<221> t<Module_item> p<281> c<220> s<227> l<14:2> el<16:5>
n<> u<222> t<Package_or_generate_item_declaration> p<223> l<16:5> el<16:6>
n<> u<223> t<Module_or_generate_item_declaration> p<224> c<222> l<16:5> el<16:6>
n<> u<224> t<Module_common_item> p<225> c<223> l<16:5> el<16:6>
n<> u<225> t<Module_or_generate_item> p<226> c<224> l<16:5> el<16:6>
n<> u<226> t<Non_port_module_item> p<227> c<225> l<16:5> el<16:6>
n<> u<227> t<Module_item> p<281> c<226> s<273> l<16:5> el<16:6>
n<VADDR> u<228> t<StringConst> p<235> s<234> l<17:6> el<17:11>
n<1> u<229> t<IntConst> p<230> l<17:12> el<17:13>
n<> u<230> t<Primary_literal> p<231> c<229> l<17:12> el<17:13>
n<> u<231> t<Constant_primary> p<232> c<230> l<17:12> el<17:13>
n<> u<232> t<Constant_expression> p<233> c<231> l<17:12> el<17:13>
n<> u<233> t<Constant_bit_select> p<234> c<232> l<17:11> el<17:14>
n<> u<234> t<Constant_select> p<235> c<233> l<17:11> el<17:14>
n<> u<235> t<Constant_primary> p<236> c<228> l<17:6> el<17:14>
n<> u<236> t<Constant_expression> p<242> c<235> s<241> l<17:6> el<17:14>
n<5> u<237> t<IntConst> p<238> l<17:18> el<17:19>
n<> u<238> t<Primary_literal> p<239> c<237> l<17:18> el<17:19>
n<> u<239> t<Constant_primary> p<240> c<238> l<17:18> el<17:19>
n<> u<240> t<Constant_expression> p<242> c<239> l<17:18> el<17:19>
n<> u<241> t<BinOp_Equiv> p<242> s<240> l<17:15> el<17:17>
n<> u<242> t<Constant_expression> p<268> c<236> s<266> l<17:6> el<17:19>
n<"--[1] (%d) is 5!!!"> u<243> t<StringLiteral> p<244> l<18:9> el<18:29>
n<> u<244> t<Primary_literal> p<245> c<243> l<18:9> el<18:29>
n<> u<245> t<Primary> p<246> c<244> l<18:9> el<18:29>
n<> u<246> t<Expression> p<258> c<245> s<257> l<18:9> el<18:29>
n<VADDR> u<247> t<StringConst> p<254> s<253> l<18:30> el<18:35>
n<1> u<248> t<IntConst> p<249> l<18:36> el<18:37>
n<> u<249> t<Primary_literal> p<250> c<248> l<18:36> el<18:37>
n<> u<250> t<Primary> p<251> c<249> l<18:36> el<18:37>
n<> u<251> t<Expression> p<252> c<250> l<18:36> el<18:37>
n<> u<252> t<Bit_select> p<253> c<251> l<18:35> el<18:38>
n<> u<253> t<Select> p<254> c<252> l<18:35> el<18:38>
n<> u<254> t<Complex_func_call> p<255> c<247> l<18:30> el<18:38>
n<> u<255> t<Primary> p<256> c<254> l<18:30> el<18:38>
n<> u<256> t<Expression> p<257> c<255> l<18:30> el<18:38>
n<> u<257> t<Argument> p<258> c<256> l<18:30> el<18:38>
n<> u<258> t<List_of_arguments> p<260> c<246> l<18:9> el<18:38>
n<info> u<259> t<StringConst> p<260> s<258> l<18:4> el<18:8>
n<> u<260> t<Elaboration_system_task> p<261> c<259> l<18:3> el<18:40>
n<> u<261> t<Module_common_item> p<262> c<260> l<18:3> el<18:40>
n<> u<262> t<Module_or_generate_item> p<263> c<261> l<18:3> el<18:40>
n<> u<263> t<Generate_item> p<264> c<262> l<18:3> el<18:40>
n<> u<264> t<Generate_block> p<266> c<263> s<265> l<18:3> el<18:40>
n<> u<265> t<End> p<266> l<19:2> el<19:5>
n<> u<266> t<Generate_block> p<268> c<264> l<17:21> el<19:5>
n<> u<267> t<IF> p<268> s<242> l<17:2> el<17:4>
n<> u<268> t<If_generate_construct> p<269> c<267> l<17:2> el<19:5>
n<> u<269> t<Conditional_generate_construct> p<270> c<268> l<17:2> el<19:5>
n<> u<270> t<Module_common_item> p<271> c<269> l<17:2> el<19:5>
n<> u<271> t<Module_or_generate_item> p<272> c<270> l<17:2> el<19:5>
n<> u<272> t<Non_port_module_item> p<273> c<271> l<17:2> el<19:5>
n<> u<273> t<Module_item> p<281> c<272> s<279> l<17:2> el<19:5>
n<> u<274> t<Package_or_generate_item_declaration> p<275> l<19:5> el<19:6>
n<> u<275> t<Module_or_generate_item_declaration> p<276> c<274> l<19:5> el<19:6>
n<> u<276> t<Module_common_item> p<277> c<275> l<19:5> el<19:6>
n<> u<277> t<Module_or_generate_item> p<278> c<276> l<19:5> el<19:6>
n<> u<278> t<Non_port_module_item> p<279> c<277> l<19:5> el<19:6>
n<> u<279> t<Module_item> p<281> c<278> s<280> l<19:5> el<19:6>
n<> u<280> t<Endmodule> p<281> l<20:1> el<20:10>
n<> u<281> t<Module_declaration> p<282> c<7> l<1:1> el<20:10>
n<> u<282> t<Description> p<299> c<281> s<298> l<1:1> el<20:10>
n<module> u<283> t<Module_keyword> p<285> s<284> l<22:1> el<22:7>
n<main> u<284> t<StringConst> p<285> l<22:8> el<22:12>
n<> u<285> t<Module_ansi_header> p<297> c<283> s<295> l<22:1> el<22:13>
n<top> u<286> t<StringConst> p<293> s<287> l<23:5> el<23:8>
n<> u<287> t<Parameter_value_assignment> p<293> s<292> l<23:9> el<23:12>
n<top1> u<288> t<StringConst> p<289> l<23:12> el<23:16>
n<> u<289> t<Name_of_instance> p<292> c<288> s<291> l<23:12> el<23:16>
n<> u<290> t<Ordered_port_connection> p<291> l<23:18> el<23:18>
n<> u<291> t<List_of_port_connections> p<292> c<290> l<23:18> el<23:18>
n<> u<292> t<Hierarchical_instance> p<293> c<289> l<23:12> el<23:19>
n<> u<293> t<Module_instantiation> p<294> c<286> l<23:5> el<23:20>
n<> u<294> t<Module_or_generate_item> p<295> c<293> l<23:5> el<23:20>
n<> u<295> t<Non_port_module_item> p<297> c<294> s<296> l<23:5> el<23:20>
n<> u<296> t<Endmodule> p<297> l<24:1> el<24:10>
n<> u<297> t<Module_declaration> p<298> c<285> l<22:1> el<24:10>
n<> u<298> t<Description> p<299> c<297> l<22:1> el<24:10>
n<> u<299> t<Source_text> p<300> c<282> l<1:1> el<24:10>
n<> u<300> t<Top_level_rule> c<1> l<1:1> el<26:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/FuncRetArray/dut.sv:1:1: No timescale set for "top".

[WRN:PA0205] ${SURELOG_DIR}/tests/FuncRetArray/dut.sv:22:1: No timescale set for "main".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/FuncRetArray/dut.sv:22:1: Compile module "work@main".

[INF:CP0303] ${SURELOG_DIR}/tests/FuncRetArray/dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/tests/FuncRetArray/dut.sv:17:2: Compile generate block "work@main.top1.genblk4".

[NTE:EL0503] ${SURELOG_DIR}/tests/FuncRetArray/dut.sv:22:1: Top level module "work@main".

[INF:EL0549] ${SURELOG_DIR}/tests/FuncRetArray/dut.sv:18:3: Elaboration info "--[1] (%d) is 5!!!".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
array_expr                                             3
array_typespec                                         5
array_var                                              1
assign_stmt                                            1
assignment                                             1
begin                                                  4
bit_select                                             7
constant                                              49
design                                                 1
for_stmt                                               1
func_call                                              3
function                                               1
gen_if                                                 3
gen_scope                                              2
gen_scope_array                                        2
int_typespec                                           5
int_var                                                1
module_inst                                            8
operation                                             13
param_assign                                          14
parameter                                             14
range                                                  5
ref_module                                             1
ref_obj                                                3
sys_task_call                                          1
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
array_expr                                             3
array_typespec                                         5
array_var                                              1
assign_stmt                                            2
assignment                                             2
begin                                                  5
bit_select                                             8
constant                                              49
design                                                 1
for_stmt                                               2
func_call                                              3
function                                               2
gen_if                                                 3
gen_scope                                              3
gen_scope_array                                        3
int_typespec                                           5
int_var                                                2
module_inst                                            8
operation                                             15
param_assign                                          14
parameter                                             14
range                                                  5
ref_module                                             1
ref_obj                                                6
sys_task_call                                          2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/FuncRetArray/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/FuncRetArray/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/FuncRetArray/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@main)
|vpiElaborated:1
|vpiName:work@main
|uhdmallModules:
\_module_inst: work@main (work@main), file:${SURELOG_DIR}/tests/FuncRetArray/dut.sv, line:22:1, endln:24:10
  |vpiParent:
  \_design: (work@main)
  |vpiFullName:work@main
  |vpiDefName:work@main
  |vpiRefModule:
  \_ref_module: work@top (top1), line:23:12, endln:23:16
    |vpiParent:
    \_module_inst: work@main (work@main), file:${SURELOG_DIR}/tests/FuncRetArray/dut.sv, line:22:1, endln:24:10
    |vpiName:top1
    |vpiDefName:work@top
    |vpiActual:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncRetArray/dut.sv, line:1:1, endln:20:10
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncRetArray/dut.sv, line:1:1, endln:20:10
  |vpiParent:
  \_design: (work@main)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.VADDR), line:9:29, endln:9:34
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncRetArray/dut.sv, line:1:1, endln:20:10
    |vpiSize:1
    |vpiTypespec:
    \_array_typespec: , line:9:16, endln:9:37
      |vpiParent:
      \_parameter: (work@top.VADDR), line:9:29, endln:9:34
      |vpiRange:
      \_range: , line:9:35, endln:9:36
        |vpiParent:
        \_parameter: (work@top.VADDR), line:9:29, endln:9:34
        |vpiLeftRange:
        \_constant: 
          |vpiParent:
          \_range: , line:9:35, endln:9:36
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_operation: , line:9:35, endln:9:36
          |vpiParent:
          \_range: , line:9:35, endln:9:36
          |vpiOpType:11
          |vpiOperand:
          \_constant: , line:9:35, endln:9:36
            |vpiParent:
            \_operation: , line:9:35, endln:9:36
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiOperand:
          \_constant: 
            |vpiSize:64
            |INT:1
            |vpiConstType:7
      |vpiElemTypespec:
      \_int_typespec: , line:9:16, endln:9:28
    |vpiRange:
    \_range: , line:9:35, endln:9:36
    |vpiLocalParam:1
    |vpiName:VADDR
    |vpiFullName:work@top.VADDR
  |vpiParamAssign:
  \_param_assign: , line:9:29, endln:9:54
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncRetArray/dut.sv, line:1:1, endln:20:10
    |vpiRhs:
    \_func_call: (ASSIGN_VADDR), line:9:40, endln:9:52
      |vpiParent:
      \_param_assign: , line:9:29, endln:9:54
      |vpiName:ASSIGN_VADDR
      |vpiFunction:
      \_function: (work@top.ASSIGN_VADDR), line:3:5, endln:7:16
    |vpiLhs:
    \_parameter: (work@top.VADDR), line:9:29, endln:9:34
  |vpiTypedef:
  \_array_typespec: (ASSIGN_VADDR_RET_T), line:2:13, endln:2:47
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncRetArray/dut.sv, line:1:1, endln:20:10
    |vpiName:ASSIGN_VADDR_RET_T
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncRetArray/dut.sv, line:1:1, endln:20:10
    |vpiRange:
    \_range: , line:2:45, endln:2:46
      |vpiParent:
      \_array_typespec: (ASSIGN_VADDR_RET_T), line:2:13, endln:2:47
      |vpiLeftRange:
      \_constant: 
        |vpiParent:
        \_range: , line:2:45, endln:2:46
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiRightRange:
      \_operation: , line:2:45, endln:2:46
        |vpiParent:
        \_range: , line:2:45, endln:2:46
        |vpiOpType:11
        |vpiOperand:
        \_constant: , line:2:45, endln:2:46
          |vpiParent:
          \_operation: , line:2:45, endln:2:46
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiOperand:
        \_constant: 
          |vpiSize:64
          |INT:1
          |vpiConstType:7
    |vpiElemTypespec:
    \_int_typespec: , line:2:13, endln:2:25
  |vpiDefName:work@top
  |vpiTaskFunc:
  \_function: (work@top.ASSIGN_VADDR), line:3:5, endln:7:16
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncRetArray/dut.sv, line:1:1, endln:20:10
    |vpiName:ASSIGN_VADDR
    |vpiFullName:work@top.ASSIGN_VADDR
    |vpiVisibility:1
    |vpiReturn:
    \_array_var: (work@top.ASSIGN_VADDR), line:3:21, endln:3:39
      |vpiParent:
      \_function: (work@top.ASSIGN_VADDR), line:3:5, endln:7:16
      |vpiTypespec:
      \_array_typespec: (ASSIGN_VADDR_RET_T), line:2:13, endln:2:47
        |vpiName:ASSIGN_VADDR_RET_T
        |vpiTypedefAlias:
        \_array_typespec: (ASSIGN_VADDR_RET_T), line:2:13, endln:2:47
        |vpiRange:
        \_range: , line:2:45, endln:2:46
          |vpiParent:
          \_array_typespec: (ASSIGN_VADDR_RET_T), line:2:13, endln:2:47
          |vpiLeftRange:
          \_constant: 
            |vpiParent:
            \_range: , line:2:45, endln:2:46
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiRightRange:
          \_operation: , line:2:45, endln:2:46
            |vpiParent:
            \_range: , line:2:45, endln:2:46
            |vpiOpType:11
            |vpiOperand:
            \_constant: , line:2:45, endln:2:46
              |vpiParent:
              \_operation: , line:2:45, endln:2:46
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
              |vpiConstType:9
            |vpiOperand:
            \_constant: 
              |vpiParent:
              \_operation: , line:2:45, endln:2:46
              |vpiSize:64
              |INT:1
              |vpiConstType:7
        |vpiElemTypespec:
        \_int_typespec: , line:2:13, endln:2:25
          |vpiParent:
          \_array_typespec: (ASSIGN_VADDR_RET_T), line:2:13, endln:2:47
      |vpiFullName:work@top.ASSIGN_VADDR
    |vpiStmt:
    \_for_stmt: (work@top.ASSIGN_VADDR), line:4:9, endln:4:12
      |vpiParent:
      \_function: (work@top.ASSIGN_VADDR), line:3:5, endln:7:16
      |vpiFullName:work@top.ASSIGN_VADDR
      |vpiForInitStmt:
      \_assign_stmt: , line:4:14, endln:4:23
        |vpiParent:
        \_for_stmt: (work@top.ASSIGN_VADDR), line:4:9, endln:4:12
        |vpiRhs:
        \_constant: , line:4:22, endln:4:23
          |vpiParent:
          \_assign_stmt: , line:4:14, endln:4:23
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_int_var: (work@top.ASSIGN_VADDR.i), line:4:18, endln:4:19
          |vpiParent:
          \_assign_stmt: , line:4:14, endln:4:23
          |vpiTypespec:
          \_int_typespec: , line:4:14, endln:4:17
            |vpiSigned:1
          |vpiName:i
          |vpiFullName:work@top.ASSIGN_VADDR.i
          |vpiSigned:1
      |vpiForIncStmt:
      \_operation: , line:4:32, endln:4:35
        |vpiParent:
        \_for_stmt: (work@top.ASSIGN_VADDR), line:4:9, endln:4:12
        |vpiOpType:62
        |vpiOperand:
        \_ref_obj: (work@top.ASSIGN_VADDR.i), line:4:32, endln:4:33
          |vpiParent:
          \_operation: , line:4:32, endln:4:35
          |vpiName:i
          |vpiFullName:work@top.ASSIGN_VADDR.i
          |vpiActual:
          \_int_var: (work@top.ASSIGN_VADDR.i), line:4:18, endln:4:19
      |vpiCondition:
      \_operation: , line:4:25, endln:4:30
        |vpiParent:
        \_for_stmt: (work@top.ASSIGN_VADDR), line:4:9, endln:4:12
        |vpiOpType:20
        |vpiOperand:
        \_ref_obj: (work@top.ASSIGN_VADDR.i), line:4:25, endln:4:26
          |vpiParent:
          \_operation: , line:4:25, endln:4:30
          |vpiName:i
          |vpiFullName:work@top.ASSIGN_VADDR.i
          |vpiActual:
          \_int_var: (work@top.ASSIGN_VADDR.i), line:4:18, endln:4:19
        |vpiOperand:
        \_constant: , line:4:29, endln:4:30
          |vpiParent:
          \_operation: , line:4:25, endln:4:30
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
      |vpiStmt:
      \_begin: (work@top.ASSIGN_VADDR), line:4:37, endln:6:12
        |vpiParent:
        \_for_stmt: (work@top.ASSIGN_VADDR), line:4:9, endln:4:12
        |vpiFullName:work@top.ASSIGN_VADDR
        |vpiStmt:
        \_assignment: , line:5:14, endln:5:33
          |vpiParent:
          \_begin: (work@top.ASSIGN_VADDR), line:4:37, endln:6:12
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:5:32, endln:5:33
            |vpiParent:
            \_operation: , line:17:6, endln:17:19
            |vpiDecompile:5
            |vpiSize:64
            |UINT:5
            |vpiConstType:9
          |vpiLhs:
          \_bit_select: (work@top.ASSIGN_VADDR.ASSIGN_VADDR), line:5:14, endln:5:29
            |vpiParent:
            \_assignment: , line:5:14, endln:5:33
            |vpiName:ASSIGN_VADDR
            |vpiFullName:work@top.ASSIGN_VADDR.ASSIGN_VADDR
            |vpiActual:
            \_array_var: (work@top.ASSIGN_VADDR), line:3:21, endln:3:39
            |vpiIndex:
            \_ref_obj: (work@top.ASSIGN_VADDR.i), line:5:27, endln:5:28
              |vpiParent:
              \_bit_select: (work@top.ASSIGN_VADDR.ASSIGN_VADDR), line:5:14, endln:5:29
              |vpiName:i
              |vpiFullName:work@top.ASSIGN_VADDR.i
              |vpiActual:
              \_int_var: (work@top.ASSIGN_VADDR.i), line:4:18, endln:4:19
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncRetArray/dut.sv, line:1:1, endln:20:10
  |vpiGenStmt:
  \_gen_if: , line:11:2, endln:11:4
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncRetArray/dut.sv, line:1:1, endln:20:10
    |vpiCondition:
    \_operation: , line:11:6, endln:11:19
      |vpiParent:
      \_gen_if: , line:11:2, endln:11:4
      |vpiOpType:15
      |vpiOperand:
      \_bit_select: (work@top.VADDR), line:11:6, endln:11:14
        |vpiParent:
        \_operation: , line:11:6, endln:11:19
        |vpiName:VADDR
        |vpiFullName:work@top.VADDR
        |vpiIndex:
        \_constant: , line:11:12, endln:11:13
          |vpiParent:
          \_bit_select: (work@top.VADDR), line:11:6, endln:11:14
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiOperand:
      \_constant: , line:11:18, endln:11:19
        |vpiParent:
        \_operation: , line:11:6, endln:11:19
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiConstType:9
    |vpiStmt:
    \_begin: (work@top)
      |vpiParent:
      \_gen_if: , line:11:2, endln:11:4
      |vpiFullName:work@top
  |vpiGenStmt:
  \_gen_if: , line:14:2, endln:14:4
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncRetArray/dut.sv, line:1:1, endln:20:10
    |vpiCondition:
    \_operation: , line:14:6, endln:14:19
      |vpiParent:
      \_gen_if: , line:14:2, endln:14:4
      |vpiOpType:15
      |vpiOperand:
      \_bit_select: (work@top.VADDR), line:14:6, endln:14:14
        |vpiParent:
        \_operation: , line:14:6, endln:14:19
        |vpiName:VADDR
        |vpiFullName:work@top.VADDR
        |vpiIndex:
        \_constant: , line:14:12, endln:14:13
          |vpiParent:
          \_bit_select: (work@top.VADDR), line:14:6, endln:14:14
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiOperand:
      \_constant: , line:14:18, endln:14:19
        |vpiParent:
        \_operation: , line:14:6, endln:14:19
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiConstType:9
    |vpiStmt:
    \_begin: (work@top)
      |vpiParent:
      \_gen_if: , line:14:2, endln:14:4
      |vpiFullName:work@top
  |vpiGenStmt:
  \_gen_if: , line:17:2, endln:17:4
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncRetArray/dut.sv, line:1:1, endln:20:10
    |vpiCondition:
    \_operation: , line:17:6, endln:17:19
      |vpiParent:
      \_gen_if: , line:17:2, endln:17:4
      |vpiOpType:14
      |vpiOperand:
      \_bit_select: (work@top.VADDR), line:17:6, endln:17:14
        |vpiParent:
        \_operation: , line:17:6, endln:17:19
        |vpiName:VADDR
        |vpiFullName:work@top.VADDR
        |vpiIndex:
        \_constant: , line:17:12, endln:17:13
          |vpiParent:
          \_bit_select: (work@top.VADDR), line:17:6, endln:17:14
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiOperand:
      \_constant: , line:17:18, endln:17:19
        |vpiParent:
        \_operation: , line:17:6, endln:17:19
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiConstType:9
    |vpiStmt:
    \_begin: (work@top)
      |vpiParent:
      \_gen_if: , line:17:2, endln:17:4
      |vpiFullName:work@top
|uhdmtopModules:
\_module_inst: work@main (work@main), file:${SURELOG_DIR}/tests/FuncRetArray/dut.sv, line:22:1, endln:24:10
  |vpiName:work@main
  |vpiDefName:work@main
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module_inst: work@top (work@main.top1), file:${SURELOG_DIR}/tests/FuncRetArray/dut.sv, line:23:5, endln:23:20
    |vpiParent:
    \_module_inst: work@main (work@main), file:${SURELOG_DIR}/tests/FuncRetArray/dut.sv, line:22:1, endln:24:10
    |vpiName:top1
    |vpiFullName:work@main.top1
    |vpiParameter:
    \_parameter: (work@main.top1.VADDR), line:9:29, endln:9:34
      |vpiParent:
      \_module_inst: work@top (work@main.top1), file:${SURELOG_DIR}/tests/FuncRetArray/dut.sv, line:23:5, endln:23:20
      |vpiSize:1
      |vpiTypespec:
      \_array_typespec: , line:9:16, endln:9:37
        |vpiParent:
        \_parameter: (work@main.top1.VADDR), line:9:29, endln:9:34
        |vpiRange:
        \_range: , line:9:35, endln:9:36
          |vpiParent:
          \_array_typespec: , line:9:16, endln:9:37
          |vpiLeftRange:
          \_constant: 
            |vpiParent:
            \_range: , line:9:35, endln:9:36
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiRightRange:
          \_operation: , line:9:35, endln:9:36
            |vpiParent:
            \_range: , line:9:35, endln:9:36
            |vpiOpType:11
            |vpiOperand:
            \_constant: , line:9:35, endln:9:36
              |vpiParent:
              \_operation: , line:9:35, endln:9:36
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
              |vpiConstType:9
            |vpiOperand:
            \_constant: 
              |vpiParent:
              \_operation: , line:9:35, endln:9:36
              |vpiSize:64
              |INT:1
              |vpiConstType:7
        |vpiElemTypespec:
        \_int_typespec: , line:9:16, endln:9:28
          |vpiParent:
          \_array_typespec: , line:9:16, endln:9:37
      |vpiRange:
      \_range: , line:9:35, endln:9:36
        |vpiParent:
        \_parameter: (work@main.top1.VADDR), line:9:29, endln:9:34
        |vpiLeftRange:
        \_constant: 
          |vpiParent:
          \_range: , line:9:35, endln:9:36
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_operation: , line:9:35, endln:9:36
          |vpiParent:
          \_range: , line:9:35, endln:9:36
          |vpiOpType:11
          |vpiOperand:
          \_constant: , line:9:35, endln:9:36
            |vpiParent:
            \_operation: , line:9:35, endln:9:36
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiOperand:
          \_constant: 
            |vpiParent:
            \_operation: , line:9:35, endln:9:36
            |vpiSize:64
            |INT:1
            |vpiConstType:7
      |vpiLocalParam:1
      |vpiName:VADDR
      |vpiFullName:work@main.top1.VADDR
    |vpiParamAssign:
    \_param_assign: , line:9:29, endln:9:54
      |vpiParent:
      \_module_inst: work@top (work@main.top1), file:${SURELOG_DIR}/tests/FuncRetArray/dut.sv, line:23:5, endln:23:20
      |vpiRhs:
      \_func_call: (ASSIGN_VADDR), line:9:40, endln:9:52
        |vpiParent:
        \_param_assign: , line:9:29, endln:9:54
        |vpiName:ASSIGN_VADDR
        |vpiFunction:
        \_function: (work@top.ASSIGN_VADDR), line:3:5, endln:7:16
      |vpiLhs:
      \_parameter: (work@main.top1.VADDR), line:9:29, endln:9:34
    |vpiTypedef:
    \_array_typespec: (ASSIGN_VADDR_RET_T), line:2:13, endln:2:47
    |vpiDefName:work@top
    |vpiDefFile:${SURELOG_DIR}/tests/FuncRetArray/dut.sv
    |vpiDefLineNo:1
    |vpiTaskFunc:
    \_function: (work@main.top1.ASSIGN_VADDR), line:3:5, endln:7:16
      |vpiParent:
      \_module_inst: work@top (work@main.top1), file:${SURELOG_DIR}/tests/FuncRetArray/dut.sv, line:23:5, endln:23:20
      |vpiName:ASSIGN_VADDR
      |vpiFullName:work@main.top1.ASSIGN_VADDR
      |vpiVisibility:1
      |vpiReturn:
      \_array_var: (work@top.ASSIGN_VADDR), line:3:21, endln:3:39
      |vpiStmt:
      \_for_stmt: (work@main.top1.ASSIGN_VADDR), line:4:9, endln:4:12
        |vpiParent:
        \_function: (work@main.top1.ASSIGN_VADDR), line:3:5, endln:7:16
        |vpiFullName:work@main.top1.ASSIGN_VADDR
        |vpiForInitStmt:
        \_assign_stmt: , line:4:14, endln:4:23
          |vpiParent:
          \_for_stmt: (work@main.top1.ASSIGN_VADDR), line:4:9, endln:4:12
          |vpiRhs:
          \_constant: , line:4:22, endln:4:23
          |vpiLhs:
          \_int_var: (work@main.top1.ASSIGN_VADDR.i), line:4:18, endln:4:19
            |vpiParent:
            \_assign_stmt: , line:4:14, endln:4:23
            |vpiTypespec:
            \_int_typespec: , line:4:14, endln:4:17
            |vpiName:i
            |vpiFullName:work@main.top1.ASSIGN_VADDR.i
            |vpiSigned:1
        |vpiForIncStmt:
        \_operation: , line:4:32, endln:4:35
          |vpiParent:
          \_for_stmt: (work@main.top1.ASSIGN_VADDR), line:4:9, endln:4:12
          |vpiOpType:62
          |vpiOperand:
          \_ref_obj: (work@main.top1.ASSIGN_VADDR.i), line:4:32, endln:4:33
            |vpiParent:
            \_operation: , line:4:32, endln:4:35
            |vpiName:i
            |vpiFullName:work@main.top1.ASSIGN_VADDR.i
            |vpiActual:
            \_int_var: (work@main.top1.ASSIGN_VADDR.i), line:4:18, endln:4:19
        |vpiCondition:
        \_operation: , line:4:25, endln:4:30
          |vpiParent:
          \_for_stmt: (work@main.top1.ASSIGN_VADDR), line:4:9, endln:4:12
          |vpiOpType:20
          |vpiOperand:
          \_ref_obj: (work@main.top1.ASSIGN_VADDR.i), line:4:25, endln:4:26
            |vpiParent:
            \_operation: , line:4:25, endln:4:30
            |vpiName:i
            |vpiFullName:work@main.top1.ASSIGN_VADDR.i
            |vpiActual:
            \_int_var: (work@main.top1.ASSIGN_VADDR.i), line:4:18, endln:4:19
          |vpiOperand:
          \_constant: , line:4:29, endln:4:30
        |vpiStmt:
        \_begin: (work@main.top1.ASSIGN_VADDR), line:4:37, endln:6:12
          |vpiParent:
          \_for_stmt: (work@main.top1.ASSIGN_VADDR), line:4:9, endln:4:12
          |vpiFullName:work@main.top1.ASSIGN_VADDR
          |vpiStmt:
          \_assignment: , line:5:14, endln:5:33
            |vpiParent:
            \_begin: (work@main.top1.ASSIGN_VADDR), line:4:37, endln:6:12
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_constant: , line:5:32, endln:5:33
            |vpiLhs:
            \_bit_select: (work@main.top1.ASSIGN_VADDR.ASSIGN_VADDR), line:5:14, endln:5:29
              |vpiParent:
              \_assignment: , line:5:14, endln:5:33
              |vpiName:ASSIGN_VADDR
              |vpiFullName:work@main.top1.ASSIGN_VADDR.ASSIGN_VADDR
              |vpiActual:
              \_array_var: (work@top.ASSIGN_VADDR), line:3:21, endln:3:39
              |vpiIndex:
              \_ref_obj: (work@main.top1.ASSIGN_VADDR.i), line:5:27, endln:5:28
                |vpiParent:
                \_bit_select: (work@main.top1.ASSIGN_VADDR.ASSIGN_VADDR), line:5:14, endln:5:29
                |vpiName:i
                |vpiFullName:work@main.top1.ASSIGN_VADDR.i
                |vpiActual:
                \_int_var: (work@main.top1.ASSIGN_VADDR.i), line:4:18, endln:4:19
      |vpiInstance:
      \_module_inst: work@top (work@main.top1), file:${SURELOG_DIR}/tests/FuncRetArray/dut.sv, line:23:5, endln:23:20
    |vpiInstance:
    \_module_inst: work@main (work@main), file:${SURELOG_DIR}/tests/FuncRetArray/dut.sv, line:22:1, endln:24:10
    |vpiGenScopeArray:
    \_gen_scope_array: (work@main.top1.genblk4), line:17:2, endln:19:5
      |vpiParent:
      \_module_inst: work@top (work@main.top1), file:${SURELOG_DIR}/tests/FuncRetArray/dut.sv, line:23:5, endln:23:20
      |vpiName:genblk4
      |vpiFullName:work@main.top1.genblk4
      |vpiGenScope:
      \_gen_scope: (work@main.top1.genblk4), line:17:2, endln:19:5
        |vpiParent:
        \_gen_scope_array: (work@main.top1.genblk4), line:17:2, endln:19:5
        |vpiFullName:work@main.top1.genblk4
        |vpiSysTaskCall:
        \_sys_task_call: (info), line:18:3, endln:18:40
          |vpiParent:
          \_gen_scope: (work@main.top1.genblk4), line:17:2, endln:19:5
          |vpiArgument:
          \_constant: 
            |vpiDecompile:"--[1] (%d) is 5!!!"
            |STRING:"--[1] (%d) is 5!!!"
            |vpiConstType:6
          |vpiName:info
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/FuncRetArray/dut.sv | ${SURELOG_DIR}/build/regression/FuncRetArray/roundtrip/dut_000.sv | 13 | 24 |