<dec f='llvm/llvm/include/llvm/IR/CallingConv.h' l='42' type='8'/>
<doc f='llvm/llvm/include/llvm/IR/CallingConv.h' l='36'>// Generic LLVM calling conventions.  None of these calling conventions
    // support varargs calls, and all assume that the caller and callee
    // prototype exactly match.

    /// Fast - This calling convention attempts to make calls as fast as
    /// possible (e.g. by passing things in registers).</doc>
<use f='llvm/llvm/lib/AsmParser/LLParser.cpp' l='2103' u='r' c='_ZN4llvm8LLParser24parseOptionalCallingConvERj'/>
<use f='llvm/llvm/lib/IR/AsmWriter.cpp' l='358' c='_ZL16PrintCallingConvjRN4llvm11raw_ostreamE'/>
<use f='llvm/llvm/lib/IR/Verifier.cpp' l='2381' c='_ZN12_GLOBAL__N_18Verifier13visitFunctionERKN4llvm8FunctionE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64Subtarget.h' l='567' c='_ZNK4llvm16AArch64Subtarget18isCallingConvWin64Ej'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='3293' u='r' c='_ZNK4llvm21AArch64TargetLowering12LowerFSINCOSENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='4515' c='_ZNK4llvm21AArch64TargetLowering17CCAssignFnForCallEjb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='4990' u='r' c='_ZL15canGuaranteeTCOj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='5186' u='r' c='_ZNK4llvm21AArch64TargetLowering22DoesCalleeRestoreStackEjb'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64CallLowering.cpp' l='234' u='r' c='_ZL22doesCalleeRestoreStackjb'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64CallLowering.cpp' l='525' u='r' c='_ZL15canGuaranteeTCOj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='945' c='_ZN4llvm18AMDGPUCallLowering17CCAssignFnForCallEjb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='974' c='_ZN4llvm18AMDGPUCallLowering19CCAssignFnForReturnEjb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='1537' c='_ZNK4llvm18R600TargetLowering17CCAssignFnForCallEjb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2763' u='r' c='_ZL15canGuaranteeTCOj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='7430' c='_ZN4llvm11SIInstrInfo20getDSShaderTypeValueERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='122' c='_ZNK4llvm14SIRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='143' c='_ZNK4llvm14SIRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='1835' c='_ZN12_GLOBAL__N_111ARMFastISel17CCAssignFnForCallEjbb'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='3017' c='_ZN12_GLOBAL__N_111ARMFastISel18fastLowerArgumentsEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='2011' c='_ZNK4llvm17ARMTargetLowering23getEffectiveCallingConvEjb'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='2015' u='r' c='_ZNK4llvm17ARMTargetLowering23getEffectiveCallingConvEjb'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='2049' c='_ZNK4llvm17ARMTargetLowering17CCAssignFnForNodeEjbb'/>
<use f='llvm/llvm/lib/Target/BPF/BPFISelLowering.cpp' l='247' c='_ZNK4llvm17BPFTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/BPF/BPFISelLowering.cpp' l='327' c='_ZNK4llvm17BPFTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='3389' u='r' c='_ZNK4llvm21HexagonTargetLowering33IsEligibleForTailCallOptimizationENS_7SDValueEjbbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_13260380'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='3390' u='r' c='_ZNK4llvm21HexagonTargetLowering33IsEligibleForTailCallOptimizationENS_7SDValueEjbbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_13260380'/>
<use f='llvm/llvm/lib/Target/Lanai/LanaiISelLowering.cpp' l='161' u='r' c='_ZN4llvm19LanaiTargetLoweringC1ERKNS_13TargetMachineERKNS_14LanaiSubtargetE'/>
<use f='llvm/llvm/lib/Target/Lanai/LanaiISelLowering.cpp' l='402' c='_ZNK4llvm19LanaiTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/Lanai/LanaiISelLowering.cpp' l='426' c='_ZNK4llvm19LanaiTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/Lanai/LanaiISelLowering.cpp' l='450' u='r' c='_ZNK4llvm19LanaiTargetLowering17LowerCCCArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/Lanai/LanaiISelLowering.cpp' l='618' u='r' c='_ZNK4llvm19LanaiTargetLowering14LowerCCCCallToENS_7SDValueES1_jbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputArgEEERKNS_5S11208842'/>
<use f='llvm/llvm/lib/Target/MSP430/MSP430ISelLowering.cpp' l='575' c='_ZNK4llvm20MSP430TargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/MSP430/MSP430ISelLowering.cpp' l='605' c='_ZNK4llvm20MSP430TargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsABIInfo.cpp' l='50' u='r' c='_ZNK4llvm11MipsABIInfo29GetCalleeAllocdArgSizeInBytesEj'/>
<use f='llvm/build/lib/Target/Mips/MipsGenCallingConv.inc' l='552' u='r' c='_ZL16CC_Mips_FixedArgjN4llvm3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE'/>
<use f='llvm/build/lib/Target/Mips/MipsGenCallingConv.inc' l='573' u='r' c='_ZL16CC_Mips_FixedArgjN4llvm3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsFastISel.cpp' l='1501' u='r' c='_ZN12_GLOBAL__N_112MipsFastISel13fastLowerCallERN4llvm8FastISel16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsFastISel.cpp' l='1695' u='r' c='_ZN12_GLOBAL__N_112MipsFastISel9selectRetEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='3195' u='r' c='_ZNK4llvm18MipsTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='4524' u='r' c='_ZNK4llvm18MipsTargetLowering11HandleByValEPNS_7CCStateERjNS_5AlignE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCFastISel.cpp' l='1476' u='r' c='_ZN12_GLOBAL__N_111PPCFastISel15processCallArgsERN4llvm15SmallVectorImplIPNS1_5ValueEEERNS2_IjEERNS2_INS1_3MVTEEERNS2_INS1_3ISD10ArgFlagsTyEEES8_jRjb'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCFrameLowering.cpp' l='1810' u='r' c='_ZNK4llvm16PPCFrameLowering12emitEpilogueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='3762' u='r' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_32SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='4005' u='r' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_64SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='4077' u='r' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_64SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='4090' u='r' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_64SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='4217' u='r' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_64SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='4223' u='r' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_64SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='4247' u='r' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_64SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='4267' u='r' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_64SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='4276' u='r' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_64SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='4299' u='r' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_64SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='4303' u='r' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_64SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='4541' u='r' c='_ZL35areCallingConvEligibleForTCO_64SVR4jj'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='4617' u='r' c='_ZNK4llvm17PPCTargetLowering40IsEligibleForTailCallOptimization_64SVR4ENS_7SDValueEjPKNS_8CallBaseEbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS5_I4490656'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='4655' u='r' c='_ZNK4llvm17PPCTargetLowering33IsEligibleForTailCallOptimizationENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='5326' u='r' c='_ZNK4llvm17PPCTargetLowering10FinishCallENS0_9CallFlagsERKNS_5SDLocERNS_12SelectionDAGERNS_11SmallVectorISt4pairIjNS_7SDValueEELj8EEES9_S9_S9_RS9_ijRK14580630'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='5445' u='r' c='_ZNK4llvm17PPCTargetLowering16LowerCall_32SVR4ENS_7SDValueES1_NS0_9CallFlagsERKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS3_IS1_EERKNS3_INS4_8InputA14755763'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='5682' u='r' c='_ZNK4llvm17PPCTargetLowering16LowerCall_64SVR4ENS_7SDValueES1_NS0_9CallFlagsERKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS3_IS1_EERKNS3_INS4_8InputA10912499'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='6678' u='r' c='_ZNK4llvm17PPCTargetLowering24LowerFormalArguments_AIXENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='3431' c='_ZNK4llvm19RISCVTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='3464' u='r' c='_ZNK4llvm19RISCVTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='3666' u='r' c='_ZNK4llvm19RISCVTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyISelLowering.cpp' l='795' u='r' c='_ZL20callingConvSupportedj'/>
<use f='llvm/llvm/lib/Target/X86/X86Subtarget.h' l='885' c='_ZNK4llvm12X86Subtarget18isCallingConvWin64Ej'/>
<use f='llvm/build/lib/Target/X86/X86GenCallingConv.inc' l='346' u='r' c='_ZL9CC_X86_32jN4llvm3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE'/>
<use f='llvm/build/lib/Target/X86/X86GenCallingConv.inc' l='2868' u='r' c='_ZL12RetCC_X86_32jN4llvm3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE'/>
<use f='llvm/llvm/lib/Target/X86/X86FastISel.cpp' l='1190' u='r' c='_ZN12_GLOBAL__N_111X86FastISel12X86SelectRetEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/X86/X86FastISel.cpp' l='1205' u='r' c='_ZN12_GLOBAL__N_111X86FastISel12X86SelectRetEPKN4llvm11InstructionE'/>
<use f='llvm/llvm/lib/Target/X86/X86FastISel.cpp' l='3189' u='r' c='_ZL33computeBytesPoppedByCalleeForSRetPKN4llvm12X86SubtargetEjPKNS_8CallBaseE'/>
<use f='llvm/llvm/lib/Target/X86/X86FastISel.cpp' l='3238' c='_ZN12_GLOBAL__N_111X86FastISel13fastLowerCallERN4llvm8FastISel16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86FastISel.cpp' l='3257' u='r' c='_ZN12_GLOBAL__N_111X86FastISel13fastLowerCallERN4llvm8FastISel16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86FrameLowering.cpp' l='2615' u='r' c='_ZL18GetScratchRegisterbbRKN4llvm15MachineFunctionEb'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='3184' u='r' c='_ZL15canGuaranteeTCOj'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='26806' c='_ZNK4llvm17X86TargetLowering20LowerINIT_TRAMPOLINEENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='1051' c='_ZNK4llvm19XCoreTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='1249' c='_ZNK4llvm19XCoreTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Transforms/Coroutines/CoroInternal.h' l='242' u='r' c='_ZNK4llvm4coro5Shape19getResumeFunctionCCEv'/>
<use f='llvm/llvm/lib/Transforms/Coroutines/CoroEarly.cpp' l='50' u='r' c='_ZN12_GLOBAL__N_17Lowerer20lowerResumeOrDestroyERN4llvm8CallBaseENS1_13CoroSubFnInst10ResumeKindE'/>
<use f='llvm/llvm/lib/Transforms/Coroutines/CoroEarly.cpp' l='120' u='r' c='_ZN12_GLOBAL__N_17Lowerer13lowerCoroNoopEPN4llvm13IntrinsicInstE'/>
<use f='llvm/llvm/lib/Transforms/IPO/GlobalOpt.cpp' l='2140' u='r' c='_ZL23ChangeCalleesToFastCallPN4llvm8FunctionE'/>
<use f='llvm/llvm/lib/Transforms/IPO/GlobalOpt.cpp' l='2485' u='r' c='_ZL17OptimizeFunctionsRN4llvm6ModuleENS_12function_refIFRNS_17TargetLibraryInfoERNS_8FunctionEEEENS2_IFRNS_19TargetTransformInfoES6_EEENS2_IFRNS_18Blo2122226'/>
