// Seed: 1705191019
module module_0 (
    output wire id_0,
    output tri  id_1,
    input  wor  id_2
);
  assign id_1 = id_2;
endmodule
module module_1 #(
    parameter id_15 = 32'd24,
    parameter id_2  = 32'd10,
    parameter id_3  = 32'd64,
    parameter id_4  = 32'd38,
    parameter id_5  = 32'd23
) (
    input uwire id_0[{  id_4  ,  id_3  } : id_5  &  id_2],
    output tri0 id_1,
    input tri void _id_2,
    output tri0 _id_3,
    output uwire _id_4,
    input wor _id_5
    , id_20,
    input tri id_6,
    output wand id_7,
    input wor id_8,
    input wire id_9,
    input tri0 id_10,
    input supply0 id_11[id_2 : -1],
    input uwire id_12,
    input wand id_13,
    output supply0 id_14,
    input wand _id_15,
    input tri id_16,
    input tri1 id_17,
    output supply0 id_18
);
  wire [(  -1  )  + $realtime : 1] id_21;
  module_0 modCall_1 (
      id_14,
      id_18,
      id_17
  );
  assign modCall_1.id_0 = 0;
  assign id_1 = -1;
  logic [7:0][id_15] id_22;
  ;
  assign id_18 = id_6;
  wire id_23;
endmodule
